Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Sep 23 17:20:31 2024
| Host         : Mr-Lee running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325tl-ffg676
| Speed File   : -2L  PRODUCTION 1.09 2013-11-03
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description            Violations  
---------  ----------------  ---------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree  1           
TIMING-16  Warning           Large setup violation  352         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.017    -2017.922                    384                 7187        0.075        0.000                      0                 7187        1.100        0.000                       0                  3024  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_200M_P  {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         
  clkout2   {0.000 20.000}       40.000          25.000          
  clkout3   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M_P                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.214        0.000                       0                     3  
  clkout0          -4.530      -30.074                      7                   14        0.287        0.000                      0                   14        3.890        0.000                       0                   264  
  clkout2          31.533        0.000                      0                  298        0.075        0.000                      0                  298       19.095        0.000                       0                   162  
  clkout3          36.694        0.000                      0                 4991        0.121        0.000                      0                 4991       49.500        0.000                       0                  2594  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0            -3.777     -747.406                    351                  575        0.323        0.000                      0                  575  
clkout3       clkout0           -10.017    -1695.191                    194                  194        1.582        0.000                      0                  194  
clkout0       clkout2             5.061        0.000                      0                   12        0.152        0.000                      0                   12  
clkout3       clkout2            10.219        0.000                      0                  135        3.643        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 41.908        0.000                      0                 1276        0.553        0.000                      0                 1276  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_P
  To Clock:  CLK_200M_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_200M_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.786         5.000       3.214      BUFGCTRL_X0Y4    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            7  Failing Endpoints,  Worst Slack       -4.530ns,  Total Violation      -30.074ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.530ns  (required time - arrival time)
  Source:                 vga/code_wb_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        9.405ns  (logic 1.023ns (10.877%)  route 8.382ns (89.123%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.111ns = ( 8.889 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns = ( 4.028 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     6.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     7.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -1.254 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065     1.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.904 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         2.124     4.028    vga/CLK_OUT1
    SLICE_X2Y61          FDRE                                         r  vga/code_wb_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.393     4.421 r  vga/code_wb_reg[4]/Q
                         net (fo=27, routed)          0.776     5.197    vga/c2i5/Q[4]
    SLICE_X1Y58          LUT5 (Prop_lut5_I2_O)        0.070     5.267 r  vga/c2i5/i_/ascii_code[6]_i_301/O
                         net (fo=142, routed)         3.205     8.471    vga/c2i5/code_wb_reg[2]_2
    SLICE_X55Y64         LUT6 (Prop_lut6_I4_O)        0.070     8.541 f  vga/c2i5/i_/ascii_code[6]_i_395/O
                         net (fo=5, routed)           0.404     8.945    vga/c2i5_n_69
    SLICE_X50Y64         LUT6 (Prop_lut6_I0_O)        0.070     9.015 f  vga/ascii_code[4]_i_184/O
                         net (fo=4, routed)           0.953     9.968    vga/c2i5/ascii_code[2]_i_58
    SLICE_X47Y66         LUT2 (Prop_lut2_I1_O)        0.070    10.038 f  vga/c2i5/i_/ascii_code[4]_i_110/O
                         net (fo=2, routed)           0.675    10.712    vga/U12/ascii_code[2]_i_23_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I3_O)        0.070    10.782 r  vga/U12/ascii_code[4]_i_50/O
                         net (fo=1, routed)           0.891    11.673    vga/U12/ascii_code[4]_i_50_n_0
    SLICE_X44Y77         LUT6 (Prop_lut6_I1_O)        0.070    11.743 r  vga/U12/ascii_code[4]_i_21/O
                         net (fo=1, routed)           0.343    12.086    vga/U12/data4[4]
    SLICE_X44Y77         LUT6 (Prop_lut6_I1_O)        0.070    12.156 r  vga/U12/ascii_code[4]_i_7/O
                         net (fo=1, routed)           0.723    12.878    vga/U12/ascii_code[4]_i_7_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I4_O)        0.070    12.948 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.414    13.363    vga/U12/ascii_code[4]_i_2_n_0
    SLICE_X33Y86         LUT6 (Prop_lut6_I0_O)        0.070    13.433 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000    13.433    vga/U12_n_39
    SLICE_X33Y86         FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.910     8.889    vga/CLK_OUT1
    SLICE_X33Y86         FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism              0.024     8.913    
                         clock uncertainty           -0.066     8.847    
    SLICE_X33Y86         FDRE (Setup_fdre_C_D)        0.056     8.903    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          8.903    
                         arrival time                         -13.433    
  -------------------------------------------------------------------
                         slack                                 -4.530    

Slack (VIOLATED) :        -4.473ns  (required time - arrival time)
  Source:                 vga/code_wb_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        9.343ns  (logic 1.023ns (10.950%)  route 8.320ns (89.050%))
  Logic Levels:           9  (LUT5=3 LUT6=6)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.117ns = ( 8.883 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns = ( 4.028 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     6.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     7.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -1.254 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065     1.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.904 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         2.124     4.028    vga/CLK_OUT1
    SLICE_X2Y61          FDRE                                         r  vga/code_wb_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.393     4.421 r  vga/code_wb_reg[4]/Q
                         net (fo=27, routed)          0.776     5.197    vga/c2i5/Q[4]
    SLICE_X1Y58          LUT5 (Prop_lut5_I2_O)        0.070     5.267 f  vga/c2i5/i_/ascii_code[6]_i_301/O
                         net (fo=142, routed)         3.332     8.598    vga/c2i5_n_31
    SLICE_X48Y66         LUT5 (Prop_lut5_I4_O)        0.070     8.668 r  vga/ascii_code[6]_i_396/O
                         net (fo=4, routed)           0.518     9.187    vga/c2i5/ascii_code[5]_i_113
    SLICE_X48Y65         LUT6 (Prop_lut6_I1_O)        0.070     9.257 f  vga/c2i5/i_/ascii_code[0]_inv_i_219/O
                         net (fo=1, routed)           0.768    10.025    vga/U12/ascii_code[0]_inv_i_55_2
    SLICE_X47Y62         LUT6 (Prop_lut6_I3_O)        0.070    10.095 f  vga/U12/ascii_code[0]_inv_i_123/O
                         net (fo=1, routed)           0.305    10.400    vga/U12/ascii_code[0]_inv_i_123_n_0
    SLICE_X47Y62         LUT5 (Prop_lut5_I4_O)        0.070    10.470 f  vga/U12/ascii_code[0]_inv_i_55/O
                         net (fo=1, routed)           0.514    10.984    vga/U12/ascii_code[0]_inv_i_55_n_0
    SLICE_X47Y64         LUT6 (Prop_lut6_I1_O)        0.070    11.054 f  vga/U12/ascii_code[0]_inv_i_22/O
                         net (fo=1, routed)           0.937    11.991    vga/U12/data4[0]
    SLICE_X36Y75         LUT6 (Prop_lut6_I1_O)        0.070    12.061 f  vga/U12/ascii_code[0]_inv_i_7/O
                         net (fo=1, routed)           0.813    12.874    vga/U12/ascii_code[0]_inv_i_7_n_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I4_O)        0.070    12.944 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.356    13.301    vga/U12/ascii_code[0]_inv_i_2_n_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I0_O)        0.070    13.371 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000    13.371    vga/U12_n_43
    SLICE_X34Y81         FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.904     8.883    vga/CLK_OUT1
    SLICE_X34Y81         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism              0.024     8.907    
                         clock uncertainty           -0.066     8.841    
    SLICE_X34Y81         FDRE (Setup_fdre_C_D)        0.057     8.898    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          8.898    
                         arrival time                         -13.371    
  -------------------------------------------------------------------
                         slack                                 -4.473    

Slack (VIOLATED) :        -4.467ns  (required time - arrival time)
  Source:                 vga/code_wb_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        9.343ns  (logic 1.293ns (13.840%)  route 8.050ns (86.160%))
  Logic Levels:           10  (LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.111ns = ( 8.889 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns = ( 4.028 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     6.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     7.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -1.254 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065     1.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.904 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         2.124     4.028    vga/CLK_OUT1
    SLICE_X2Y61          FDRE                                         r  vga/code_wb_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.393     4.421 r  vga/code_wb_reg[4]/Q
                         net (fo=27, routed)          3.466     7.886    vga/c2i5/Q[4]
    SLICE_X44Y66         LUT5 (Prop_lut5_I2_O)        0.070     7.956 f  vga/c2i5/i_/ascii_code[5]_i_170/O
                         net (fo=7, routed)           1.424     9.380    vga/c2i5/code_wb_reg[3]_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I2_O)        0.070     9.450 f  vga/c2i5/i_/ascii_code[3]_i_346/O
                         net (fo=1, routed)           0.228     9.679    vga/c2i5/i_/ascii_code[3]_i_346_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I5_O)        0.070     9.749 r  vga/c2i5/i_/ascii_code[3]_i_318/O
                         net (fo=1, routed)           0.440    10.189    vga/U12/ascii_code_reg[3]_i_124_1
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.070    10.259 r  vga/U12/ascii_code[3]_i_239/O
                         net (fo=1, routed)           0.000    10.259    vga/U12/ascii_code[3]_i_239_n_0
    SLICE_X52Y64         MUXF7 (Prop_muxf7_I1_O)      0.158    10.417 r  vga/U12/ascii_code_reg[3]_i_124/O
                         net (fo=1, routed)           0.000    10.417    vga/U12/ascii_code_reg[3]_i_124_n_0
    SLICE_X52Y64         MUXF8 (Prop_muxf8_I1_O)      0.067    10.484 r  vga/U12/ascii_code_reg[3]_i_53/O
                         net (fo=1, routed)           0.261    10.744    vga/U12/ascii_code_reg[3]_i_53_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I3_O)        0.185    10.929 r  vga/U12/ascii_code[3]_i_23/O
                         net (fo=1, routed)           1.490    12.419    vga/U12/data4[3]
    SLICE_X33Y83         LUT6 (Prop_lut6_I1_O)        0.070    12.489 r  vga/U12/ascii_code[3]_i_7/O
                         net (fo=1, routed)           0.126    12.615    vga/U12/ascii_code[3]_i_7_n_0
    SLICE_X33Y83         LUT6 (Prop_lut6_I4_O)        0.070    12.685 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.616    13.300    vga/U12/ascii_code[3]_i_2_n_0
    SLICE_X33Y86         LUT6 (Prop_lut6_I0_O)        0.070    13.370 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000    13.370    vga/U12_n_40
    SLICE_X33Y86         FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.910     8.889    vga/CLK_OUT1
    SLICE_X33Y86         FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism              0.024     8.913    
                         clock uncertainty           -0.066     8.847    
    SLICE_X33Y86         FDRE (Setup_fdre_C_D)        0.057     8.904    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          8.904    
                         arrival time                         -13.370    
  -------------------------------------------------------------------
                         slack                                 -4.467    

Slack (VIOLATED) :        -4.442ns  (required time - arrival time)
  Source:                 vga/code_exe_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        9.394ns  (logic 1.114ns (11.859%)  route 8.280ns (88.141%))
  Logic Levels:           11  (LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.112ns = ( 8.888 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.050ns = ( 3.950 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     6.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     7.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -1.254 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065     1.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.904 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         2.046     3.950    vga/CLK_OUT1
    SLICE_X9Y79          FDRE                                         r  vga/code_exe_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.344     4.294 r  vga/code_exe_reg[11]/Q
                         net (fo=12, routed)          1.430     5.724    vga/c2i3/Q[11]
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.070     5.794 r  vga/c2i3/i_/ascii_code[5]_i_235/O
                         net (fo=1, routed)           1.779     7.573    vga/c2i3/i_/ascii_code[5]_i_235_n_0
    SLICE_X36Y71         LUT5 (Prop_lut5_I4_O)        0.070     7.643 f  vga/c2i3/i_/ascii_code[5]_i_216/O
                         net (fo=1, routed)           0.238     7.881    vga/c2i3/i_/ascii_code[5]_i_216_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I5_O)        0.070     7.951 r  vga/c2i3/i_/ascii_code[5]_i_180/O
                         net (fo=3, routed)           0.425     8.376    vga/c2i3/i_/ascii_code[5]_i_180_n_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I5_O)        0.070     8.446 f  vga/c2i3/i_/ascii_code[5]_i_117/O
                         net (fo=27, routed)          1.102     9.548    vga/inst_exe[146]
    SLICE_X50Y73         LUT5 (Prop_lut5_I0_O)        0.070     9.618 r  vga/ascii_code[6]_i_267/O
                         net (fo=1, routed)           0.488    10.106    vga/U12/ascii_code[6]_i_91_3
    SLICE_X50Y73         LUT6 (Prop_lut6_I0_O)        0.070    10.176 r  vga/U12/ascii_code[6]_i_197/O
                         net (fo=1, routed)           0.504    10.680    vga/U12/ascii_code[6]_i_197_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I5_O)        0.070    10.750 r  vga/U12/ascii_code[6]_i_91/O
                         net (fo=1, routed)           0.691    11.441    vga/U12/ascii_code[6]_i_91_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I1_O)        0.070    11.511 r  vga/U12/ascii_code[6]_i_41/O
                         net (fo=1, routed)           0.636    12.147    vga/U12/data2[6]
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.070    12.217 r  vga/U12/ascii_code[6]_i_21/O
                         net (fo=1, routed)           0.635    12.851    vga/U12/ascii_code[6]_i_21_n_0
    SLICE_X33Y85         LUT6 (Prop_lut6_I4_O)        0.070    12.921 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.352    13.273    vga/U12/ascii_code[6]_i_6_n_0
    SLICE_X33Y85         LUT6 (Prop_lut6_I0_O)        0.070    13.343 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000    13.343    vga/U12_n_37
    SLICE_X33Y85         FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.909     8.888    vga/CLK_OUT1
    SLICE_X33Y85         FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism              0.024     8.912    
                         clock uncertainty           -0.066     8.846    
    SLICE_X33Y85         FDRE (Setup_fdre_C_D)        0.056     8.902    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          8.902    
                         arrival time                         -13.343    
  -------------------------------------------------------------------
                         slack                                 -4.442    

Slack (VIOLATED) :        -4.155ns  (required time - arrival time)
  Source:                 vga/code_id_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        9.086ns  (logic 0.834ns (9.179%)  route 8.252ns (90.821%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.118ns = ( 8.882 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.035ns = ( 3.965 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     6.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     7.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -1.254 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065     1.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.904 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         2.061     3.965    vga/CLK_OUT1
    SLICE_X9Y57          FDRE                                         r  vga/code_id_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.344     4.309 r  vga/code_id_reg[3]/Q
                         net (fo=27, routed)          3.311     7.620    vga/c2i2/Q[3]
    SLICE_X26Y83         LUT5 (Prop_lut5_I1_O)        0.070     7.690 f  vga/c2i2/i_/ascii_code[6]_i_151/O
                         net (fo=115, routed)         0.959     8.650    vga/c2i2/code_id_reg[6]
    SLICE_X23Y77         LUT6 (Prop_lut6_I1_O)        0.070     8.720 f  vga/c2i2/i_/ascii_code[6]_i_167/O
                         net (fo=17, routed)          1.431    10.151    vga/U12/inst_id[28]
    SLICE_X30Y81         LUT5 (Prop_lut5_I4_O)        0.070    10.221 r  vga/U12/ascii_code[5]_i_41/O
                         net (fo=1, routed)           0.403    10.624    vga/U12/ascii_code[5]_i_41_n_0
    SLICE_X31Y81         LUT6 (Prop_lut6_I0_O)        0.070    10.694 r  vga/U12/ascii_code[5]_i_19/O
                         net (fo=1, routed)           0.556    11.249    vga/U12/ascii_code[5]_i_19_n_0
    SLICE_X31Y80         LUT6 (Prop_lut6_I1_O)        0.070    11.319 r  vga/U12/ascii_code[5]_i_7/O
                         net (fo=1, routed)           0.781    12.101    vga/U12/ascii_code[5]_i_7_n_0
    SLICE_X44Y75         LUT6 (Prop_lut6_I1_O)        0.070    12.171 r  vga/U12/ascii_code[5]_i_3/O
                         net (fo=1, routed)           0.809    12.980    vga/U12/ascii_code[5]_i_3_n_0
    SLICE_X45Y88         LUT6 (Prop_lut6_I1_O)        0.070    13.050 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000    13.050    vga/U12_n_38
    SLICE_X45Y88         FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.903     8.882    vga/CLK_OUT1
    SLICE_X45Y88         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism              0.024     8.906    
                         clock uncertainty           -0.066     8.840    
    SLICE_X45Y88         FDRE (Setup_fdre_C_D)        0.056     8.896    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          8.896    
                         arrival time                         -13.050    
  -------------------------------------------------------------------
                         slack                                 -4.155    

Slack (VIOLATED) :        -4.041ns  (required time - arrival time)
  Source:                 vga/code_if_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        8.909ns  (logic 1.443ns (16.197%)  route 7.466ns (83.803%))
  Logic Levels:           9  (LUT3=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.115ns = ( 8.885 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns = ( 4.031 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     6.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     7.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -1.254 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065     1.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.904 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         2.127     4.031    vga/CLK_OUT1
    SLICE_X2Y59          FDRE                                         r  vga/code_if_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE (Prop_fdre_C_Q)         0.393     4.424 f  vga/code_if_reg[12]/Q
                         net (fo=88, routed)          3.414     7.838    vga/code_if[12]
    SLICE_X44Y80         LUT3 (Prop_lut3_I1_O)        0.070     7.908 f  vga/ascii_code[6]_i_131/O
                         net (fo=46, routed)          1.120     9.028    vga/c2i1/i_/ascii_code[2]_i_142_0
    SLICE_X34Y84         LUT6 (Prop_lut6_I5_O)        0.070     9.098 f  vga/c2i1/i_/ascii_code[2]_i_238/O
                         net (fo=1, routed)           0.000     9.098    vga/c2i1/i_/ascii_code[2]_i_238_n_0
    SLICE_X34Y84         MUXF7 (Prop_muxf7_I0_O)      0.171     9.269 f  vga/c2i1/i_/ascii_code_reg[2]_i_151/O
                         net (fo=1, routed)           0.358     9.627    vga/c2i1/i_/ascii_code_reg[2]_i_151_n_0
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.177     9.804 f  vga/c2i1/i_/ascii_code[2]_i_85/O
                         net (fo=1, routed)           0.654    10.457    vga/U12/ascii_code_reg[2]_i_17_3
    SLICE_X34Y83         LUT6 (Prop_lut6_I1_O)        0.070    10.527 r  vga/U12/ascii_code[2]_i_42/O
                         net (fo=1, routed)           0.000    10.527    vga/U12/ascii_code[2]_i_42_n_0
    SLICE_X34Y83         MUXF7 (Prop_muxf7_I1_O)      0.175    10.702 r  vga/U12/ascii_code_reg[2]_i_17/O
                         net (fo=1, routed)           0.859    11.562    vga/U12/ascii_code_reg[2]_i_17_n_0
    SLICE_X37Y83         LUT6 (Prop_lut6_I5_O)        0.177    11.739 r  vga/U12/ascii_code[2]_i_5/O
                         net (fo=1, routed)           0.664    12.403    vga/U12/ascii_code[2]_i_5_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I0_O)        0.070    12.473 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.397    12.870    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X33Y83         LUT6 (Prop_lut6_I0_O)        0.070    12.940 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000    12.940    vga/U12_n_41
    SLICE_X33Y83         FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.906     8.885    vga/CLK_OUT1
    SLICE_X33Y83         FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism              0.024     8.909    
                         clock uncertainty           -0.066     8.843    
    SLICE_X33Y83         FDRE (Setup_fdre_C_D)        0.056     8.899    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          8.899    
                         arrival time                         -12.940    
  -------------------------------------------------------------------
                         slack                                 -4.041    

Slack (VIOLATED) :        -3.966ns  (required time - arrival time)
  Source:                 vga/code_wb_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        8.838ns  (logic 1.023ns (11.574%)  route 7.815ns (88.426%))
  Logic Levels:           9  (LUT5=1 LUT6=8)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.113ns = ( 8.887 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns = ( 4.028 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     6.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     7.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -1.254 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065     1.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.904 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         2.124     4.028    vga/CLK_OUT1
    SLICE_X2Y61          FDRE                                         r  vga/code_wb_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.393     4.421 r  vga/code_wb_reg[4]/Q
                         net (fo=27, routed)          0.776     5.197    vga/c2i5/Q[4]
    SLICE_X1Y58          LUT5 (Prop_lut5_I2_O)        0.070     5.267 f  vga/c2i5/i_/ascii_code[6]_i_301/O
                         net (fo=142, routed)         2.913     8.179    vga/c2i5/code_wb_reg[2]_2
    SLICE_X56Y61         LUT6 (Prop_lut6_I1_O)        0.070     8.249 r  vga/c2i5/i_/ascii_code[1]_i_281/O
                         net (fo=1, routed)           0.368     8.618    vga/c2i5/i_/ascii_code[1]_i_281_n_0
    SLICE_X56Y61         LUT6 (Prop_lut6_I2_O)        0.070     8.688 r  vga/c2i5/i_/ascii_code[1]_i_214/O
                         net (fo=1, routed)           0.976     9.663    vga/U12/ascii_code[1]_i_62_0
    SLICE_X46Y62         LUT6 (Prop_lut6_I5_O)        0.070     9.733 r  vga/U12/ascii_code[1]_i_133/O
                         net (fo=1, routed)           0.576    10.310    vga/U12/ascii_code[1]_i_133_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I0_O)        0.070    10.380 r  vga/U12/ascii_code[1]_i_62/O
                         net (fo=1, routed)           0.639    11.019    vga/U12/ascii_code[1]_i_62_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I1_O)        0.070    11.089 r  vga/U12/ascii_code[1]_i_23/O
                         net (fo=1, routed)           0.830    11.919    vga/U12/data4[1]
    SLICE_X32Y77         LUT6 (Prop_lut6_I1_O)        0.070    11.989 r  vga/U12/ascii_code[1]_i_7/O
                         net (fo=1, routed)           0.385    12.374    vga/U12/ascii_code[1]_i_7_n_0
    SLICE_X29Y83         LUT6 (Prop_lut6_I4_O)        0.070    12.444 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.352    12.796    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X29Y83         LUT6 (Prop_lut6_I0_O)        0.070    12.866 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000    12.866    vga/U12_n_42
    SLICE_X29Y83         FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.908     8.887    vga/CLK_OUT1
    SLICE_X29Y83         FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism              0.024     8.911    
                         clock uncertainty           -0.066     8.845    
    SLICE_X29Y83         FDRE (Setup_fdre_C_D)        0.056     8.901    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          8.901    
                         arrival time                         -12.866    
  -------------------------------------------------------------------
                         slack                                 -3.966    

Slack (MET) :             7.975ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.338ns (25.511%)  route 0.987ns (74.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.063ns = ( 8.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.051ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         2.045    -1.051    vga/CLK_OUT1
    SLICE_X33Y85         FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.338    -0.713 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.987     0.274    vga/FONT_8X16/ADDR[13]
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.958     8.937    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.024     8.961    
                         clock uncertainty           -0.066     8.895    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.646     8.249    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          8.249    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  7.975    

Slack (MET) :             8.030ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.277ns  (logic 0.338ns (26.461%)  route 0.939ns (73.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.063ns = ( 8.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.058ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         2.038    -1.058    vga/CLK_OUT1
    SLICE_X34Y81         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.338    -0.720 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.939     0.219    vga/FONT_8X16/ADDR[7]
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.958     8.937    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.024     8.961    
                         clock uncertainty           -0.066     8.895    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.646     8.249    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          8.249    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  8.030    

Slack (MET) :             8.107ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.338ns (28.268%)  route 0.858ns (71.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.063ns = ( 8.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.054ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         2.042    -1.054    vga/CLK_OUT1
    SLICE_X33Y83         FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.338    -0.716 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.858     0.141    vga/FONT_8X16/ADDR[9]
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.958     8.937    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.024     8.961    
                         clock uncertainty           -0.066     8.895    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.646     8.249    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          8.249    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  8.107    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.132ns (25.101%)  route 0.394ns (74.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.874    -0.628    vga/CLK_OUT1
    SLICE_X33Y86         FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.132    -0.496 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.394    -0.102    vga/FONT_8X16/ADDR[11]
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.206    -0.773    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.225    -0.548    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.159    -0.389    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.132ns (24.652%)  route 0.403ns (75.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.876    -0.626    vga/CLK_OUT1
    SLICE_X29Y83         FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.132    -0.494 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.403    -0.091    vga/FONT_8X16/ADDR[8]
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.206    -0.773    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.225    -0.548    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.159    -0.389    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.132ns (23.085%)  route 0.440ns (76.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.874    -0.628    vga/CLK_OUT1
    SLICE_X33Y86         FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.132    -0.496 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.440    -0.056    vga/FONT_8X16/ADDR[10]
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.206    -0.773    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.225    -0.548    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.159    -0.389    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.132ns (22.454%)  route 0.456ns (77.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.866    -0.636    vga/CLK_OUT1
    SLICE_X45Y88         FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.132    -0.504 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.456    -0.048    vga/FONT_8X16/ADDR[12]
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.206    -0.773    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.225    -0.548    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.159    -0.389    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.132ns (22.575%)  route 0.453ns (77.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.873    -0.629    vga/CLK_OUT1
    SLICE_X33Y83         FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.132    -0.497 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.453    -0.044    vga/FONT_8X16/ADDR[9]
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.206    -0.773    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.225    -0.548    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.159    -0.389    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.132ns (20.791%)  route 0.503ns (79.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.874    -0.628    vga/CLK_OUT1
    SLICE_X33Y85         FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.132    -0.496 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.503     0.007    vga/FONT_8X16/ADDR[13]
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.206    -0.773    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.225    -0.548    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.159    -0.389    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.132ns (20.582%)  route 0.509ns (79.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.871    -0.631    vga/CLK_OUT1
    SLICE_X34Y81         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.132    -0.499 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.509     0.010    vga/FONT_8X16/ADDR[7]
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.206    -0.773    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.225    -0.548    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.159    -0.389    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 vga/strdata_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.342ns (41.254%)  route 0.487ns (58.746%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.872    -0.630    vga/CLK_OUT1
    SLICE_X36Y89         FDRE                                         r  vga/strdata_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.132    -0.498 r  vga/strdata_reg[54]/Q
                         net (fo=1, routed)           0.175    -0.323    vga/U12/strdata[48]
    SLICE_X38Y90         LUT6 (Prop_lut6_I0_O)        0.035    -0.288 r  vga/U12/ascii_code[6]_i_47/O
                         net (fo=1, routed)           0.000    -0.288    vga/U12/ascii_code[6]_i_47_n_0
    SLICE_X38Y90         MUXF7 (Prop_muxf7_I0_O)      0.057    -0.231 r  vga/U12/ascii_code_reg[6]_i_24/O
                         net (fo=1, routed)           0.255     0.024    vga/U12/ascii_code_reg[6]_i_24_n_0
    SLICE_X33Y85         LUT5 (Prop_lut5_I3_O)        0.083     0.107 r  vga/U12/ascii_code[6]_i_7/O
                         net (fo=1, routed)           0.057     0.164    vga/U12/ascii_code[6]_i_7_n_0
    SLICE_X33Y85         LUT6 (Prop_lut6_I1_O)        0.035     0.199 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     0.199    vga/U12_n_37
    SLICE_X33Y85         FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.154    -0.825    vga/CLK_OUT1
    SLICE_X33Y85         FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism              0.225    -0.600    
    SLICE_X33Y85         FDRE (Hold_fdre_C_D)         0.102    -0.498    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 vga/strdata_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.346ns (39.508%)  route 0.530ns (60.492%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.870    -0.632    vga/CLK_OUT1
    SLICE_X41Y91         FDRE                                         r  vga/strdata_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.132    -0.500 r  vga/strdata_reg[52]/Q
                         net (fo=1, routed)           0.116    -0.384    vga/U12/strdata[46]
    SLICE_X41Y89         LUT6 (Prop_lut6_I0_O)        0.035    -0.349 r  vga/U12/ascii_code[4]_i_23/O
                         net (fo=1, routed)           0.000    -0.349    vga/U12/ascii_code[4]_i_23_n_0
    SLICE_X41Y89         MUXF7 (Prop_muxf7_I0_O)      0.061    -0.288 r  vga/U12/ascii_code_reg[4]_i_8/O
                         net (fo=1, routed)           0.287    -0.001    vga/U12/ascii_code_reg[4]_i_8_n_0
    SLICE_X31Y87         LUT5 (Prop_lut5_I3_O)        0.083     0.082 r  vga/U12/ascii_code[4]_i_3/O
                         net (fo=1, routed)           0.127     0.209    vga/U12/ascii_code[4]_i_3_n_0
    SLICE_X33Y86         LUT6 (Prop_lut6_I1_O)        0.035     0.244 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     0.244    vga/U12_n_39
    SLICE_X33Y86         FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.154    -0.825    vga/CLK_OUT1
    SLICE_X33Y86         FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism              0.225    -0.600    
    SLICE_X33Y86         FDRE (Hold_fdre_C_D)         0.102    -0.498    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 vga/strdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.342ns (36.382%)  route 0.598ns (63.618%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.866    -0.636    vga/CLK_OUT1
    SLICE_X43Y89         FDRE                                         r  vga/strdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.132    -0.504 r  vga/strdata_reg[19]/Q
                         net (fo=1, routed)           0.099    -0.405    vga/U12/strdata[17]
    SLICE_X42Y89         LUT6 (Prop_lut6_I1_O)        0.035    -0.370 r  vga/U12/ascii_code[3]_i_25/O
                         net (fo=1, routed)           0.000    -0.370    vga/U12/ascii_code[3]_i_25_n_0
    SLICE_X42Y89         MUXF7 (Prop_muxf7_I0_O)      0.057    -0.313 r  vga/U12/ascii_code_reg[3]_i_10/O
                         net (fo=1, routed)           0.443     0.130    vga/U12/ascii_code_reg[3]_i_10_n_0
    SLICE_X33Y86         LUT6 (Prop_lut6_I4_O)        0.083     0.213 r  vga/U12/ascii_code[3]_i_3/O
                         net (fo=1, routed)           0.056     0.269    vga/U12/ascii_code[3]_i_3_n_0
    SLICE_X33Y86         LUT6 (Prop_lut6_I1_O)        0.035     0.304 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     0.304    vga/U12_n_40
    SLICE_X33Y86         FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.154    -0.825    vga/CLK_OUT1
    SLICE_X33Y86         FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism              0.225    -0.600    
    SLICE_X33Y86         FDRE (Hold_fdre_C_D)         0.102    -0.498    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.802    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.685         10.000      7.315      RAMB18_X1Y36     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.786         10.000      8.214      BUFGCTRL_X0Y1    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y81     vga/ascii_code_reg[0]_inv/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y83     vga/ascii_code_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y83     vga/ascii_code_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y86     vga/ascii_code_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y86     vga/ascii_code_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y88     vga/ascii_code_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y85     vga/ascii_code_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X22Y74     vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X22Y74     vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X22Y74     vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X22Y74     vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X22Y74     vga/data_buf_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X22Y74     vga/data_buf_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X22Y74     vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X22Y74     vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X22Y74     vga/data_buf_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X22Y74     vga/data_buf_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X22Y74     vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X22Y74     vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X22Y74     vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X22Y74     vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X22Y74     vga/data_buf_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X22Y74     vga/data_buf_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X22Y74     vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X22Y74     vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X22Y74     vga/data_buf_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X22Y74     vga/data_buf_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       31.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.533ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.202ns  (logic 0.975ns (11.887%)  route 7.227ns (88.113%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.113ns = ( 38.887 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.036    -1.060    vga/U12/CLK_OUT3
    SLICE_X25Y71         FDRE                                         r  vga/U12/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y71         FDRE (Prop_fdre_C_Q)         0.338    -0.722 r  vga/U12/h_count_reg[5]/Q
                         net (fo=18, routed)          1.356     0.634    vga/U12/h_count_reg_n_0_[5]
    SLICE_X13Y68         LUT6 (Prop_lut6_I5_O)        0.070     0.704 r  vga/U12/data_buf_reg_0_3_0_5_i_188/O
                         net (fo=4, routed)           0.676     1.379    vga/U12/data_buf_reg_0_3_0_5_i_188_n_0
    SLICE_X14Y67         LUT3 (Prop_lut3_I1_O)        0.070     1.449 r  vga/U12/data_buf_reg_0_3_0_5_i_99/O
                         net (fo=80, routed)          2.764     4.213    vga/U12/col_addr[7]
    SLICE_X29Y88         LUT5 (Prop_lut5_I2_O)        0.082     4.295 r  vga/U12/R[2]_i_21/O
                         net (fo=1, routed)           0.127     4.422    vga/U12/R[2]_i_21_n_0
    SLICE_X29Y88         LUT6 (Prop_lut6_I5_O)        0.190     4.612 r  vga/U12/R[2]_i_12/O
                         net (fo=2, routed)           0.515     5.126    vga/U12/p_33_in
    SLICE_X30Y88         LUT6 (Prop_lut6_I5_O)        0.070     5.196 r  vga/U12/R[2]_i_3/O
                         net (fo=1, routed)           0.553     5.749    vga/U12/R[2]_i_3_n_0
    SLICE_X30Y86         LUT6 (Prop_lut6_I1_O)        0.070     5.819 r  vga/U12/R[2]_i_2/O
                         net (fo=3, routed)           0.708     6.527    vga/U12/dout1
    SLICE_X26Y82         LUT5 (Prop_lut5_I4_O)        0.085     6.612 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.529     7.142    vga/U12/G[3]_i_1_n_0
    SLICE_X26Y82         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.908    38.887    vga/U12/CLK_OUT3
    SLICE_X26Y82         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.024    38.911    
                         clock uncertainty           -0.081    38.829    
    SLICE_X26Y82         FDRE (Setup_fdre_C_D)       -0.154    38.675    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         38.675    
                         arrival time                          -7.142    
  -------------------------------------------------------------------
                         slack                                 31.533    

Slack (MET) :             31.633ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.233ns  (logic 0.960ns (11.661%)  route 7.273ns (88.339%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.113ns = ( 38.887 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.036    -1.060    vga/U12/CLK_OUT3
    SLICE_X25Y71         FDRE                                         r  vga/U12/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y71         FDRE (Prop_fdre_C_Q)         0.338    -0.722 r  vga/U12/h_count_reg[5]/Q
                         net (fo=18, routed)          1.356     0.634    vga/U12/h_count_reg_n_0_[5]
    SLICE_X13Y68         LUT6 (Prop_lut6_I5_O)        0.070     0.704 r  vga/U12/data_buf_reg_0_3_0_5_i_188/O
                         net (fo=4, routed)           0.676     1.379    vga/U12/data_buf_reg_0_3_0_5_i_188_n_0
    SLICE_X14Y67         LUT3 (Prop_lut3_I1_O)        0.070     1.449 r  vga/U12/data_buf_reg_0_3_0_5_i_99/O
                         net (fo=80, routed)          2.764     4.213    vga/U12/col_addr[7]
    SLICE_X29Y88         LUT5 (Prop_lut5_I2_O)        0.082     4.295 r  vga/U12/R[2]_i_21/O
                         net (fo=1, routed)           0.127     4.422    vga/U12/R[2]_i_21_n_0
    SLICE_X29Y88         LUT6 (Prop_lut6_I5_O)        0.190     4.612 r  vga/U12/R[2]_i_12/O
                         net (fo=2, routed)           0.515     5.126    vga/U12/p_33_in
    SLICE_X30Y88         LUT6 (Prop_lut6_I5_O)        0.070     5.196 r  vga/U12/R[2]_i_3/O
                         net (fo=1, routed)           0.553     5.749    vga/U12/R[2]_i_3_n_0
    SLICE_X30Y86         LUT6 (Prop_lut6_I1_O)        0.070     5.819 r  vga/U12/R[2]_i_2/O
                         net (fo=3, routed)           0.708     6.527    vga/U12/dout1
    SLICE_X26Y82         LUT5 (Prop_lut5_I4_O)        0.070     6.597 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.575     7.172    vga/U12/B[2]_i_1_n_0
    SLICE_X27Y82         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.908    38.887    vga/U12/CLK_OUT3
    SLICE_X27Y82         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.024    38.911    
                         clock uncertainty           -0.081    38.829    
    SLICE_X27Y82         FDRE (Setup_fdre_C_D)       -0.024    38.805    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         38.805    
                         arrival time                          -7.172    
  -------------------------------------------------------------------
                         slack                                 31.633    

Slack (MET) :             31.672ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.077ns  (logic 0.972ns (12.035%)  route 7.105ns (87.965%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.113ns = ( 38.887 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.036    -1.060    vga/U12/CLK_OUT3
    SLICE_X25Y71         FDRE                                         r  vga/U12/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y71         FDRE (Prop_fdre_C_Q)         0.338    -0.722 r  vga/U12/h_count_reg[5]/Q
                         net (fo=18, routed)          1.356     0.634    vga/U12/h_count_reg_n_0_[5]
    SLICE_X13Y68         LUT6 (Prop_lut6_I5_O)        0.070     0.704 r  vga/U12/data_buf_reg_0_3_0_5_i_188/O
                         net (fo=4, routed)           0.676     1.379    vga/U12/data_buf_reg_0_3_0_5_i_188_n_0
    SLICE_X14Y67         LUT3 (Prop_lut3_I1_O)        0.070     1.449 r  vga/U12/data_buf_reg_0_3_0_5_i_99/O
                         net (fo=80, routed)          2.764     4.213    vga/U12/col_addr[7]
    SLICE_X29Y88         LUT5 (Prop_lut5_I2_O)        0.082     4.295 r  vga/U12/R[2]_i_21/O
                         net (fo=1, routed)           0.127     4.422    vga/U12/R[2]_i_21_n_0
    SLICE_X29Y88         LUT6 (Prop_lut6_I5_O)        0.190     4.612 r  vga/U12/R[2]_i_12/O
                         net (fo=2, routed)           0.515     5.126    vga/U12/p_33_in
    SLICE_X30Y88         LUT6 (Prop_lut6_I5_O)        0.070     5.196 r  vga/U12/R[2]_i_3/O
                         net (fo=1, routed)           0.553     5.749    vga/U12/R[2]_i_3_n_0
    SLICE_X30Y86         LUT6 (Prop_lut6_I1_O)        0.070     5.819 r  vga/U12/R[2]_i_2/O
                         net (fo=3, routed)           0.717     6.536    vga/U12/dout1
    SLICE_X26Y82         LUT2 (Prop_lut2_I0_O)        0.082     6.618 r  vga/U12/R[2]_i_1/O
                         net (fo=2, routed)           0.398     7.016    vga/U12/R[2]_i_1_n_0
    SLICE_X26Y82         FDRE                                         r  vga/U12/R_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.908    38.887    vga/U12/CLK_OUT3
    SLICE_X26Y82         FDRE                                         r  vga/U12/R_reg[2]_lopt_replica/C
                         clock pessimism              0.024    38.911    
                         clock uncertainty           -0.081    38.829    
    SLICE_X26Y82         FDRE (Setup_fdre_C_D)       -0.141    38.688    vga/U12/R_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.688    
                         arrival time                          -7.016    
  -------------------------------------------------------------------
                         slack                                 31.672    

Slack (MET) :             31.807ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.942ns  (logic 0.972ns (12.239%)  route 6.970ns (87.761%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.113ns = ( 38.887 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.036    -1.060    vga/U12/CLK_OUT3
    SLICE_X25Y71         FDRE                                         r  vga/U12/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y71         FDRE (Prop_fdre_C_Q)         0.338    -0.722 r  vga/U12/h_count_reg[5]/Q
                         net (fo=18, routed)          1.356     0.634    vga/U12/h_count_reg_n_0_[5]
    SLICE_X13Y68         LUT6 (Prop_lut6_I5_O)        0.070     0.704 r  vga/U12/data_buf_reg_0_3_0_5_i_188/O
                         net (fo=4, routed)           0.676     1.379    vga/U12/data_buf_reg_0_3_0_5_i_188_n_0
    SLICE_X14Y67         LUT3 (Prop_lut3_I1_O)        0.070     1.449 r  vga/U12/data_buf_reg_0_3_0_5_i_99/O
                         net (fo=80, routed)          2.764     4.213    vga/U12/col_addr[7]
    SLICE_X29Y88         LUT5 (Prop_lut5_I2_O)        0.082     4.295 r  vga/U12/R[2]_i_21/O
                         net (fo=1, routed)           0.127     4.422    vga/U12/R[2]_i_21_n_0
    SLICE_X29Y88         LUT6 (Prop_lut6_I5_O)        0.190     4.612 r  vga/U12/R[2]_i_12/O
                         net (fo=2, routed)           0.515     5.126    vga/U12/p_33_in
    SLICE_X30Y88         LUT6 (Prop_lut6_I5_O)        0.070     5.196 r  vga/U12/R[2]_i_3/O
                         net (fo=1, routed)           0.553     5.749    vga/U12/R[2]_i_3_n_0
    SLICE_X30Y86         LUT6 (Prop_lut6_I1_O)        0.070     5.819 r  vga/U12/R[2]_i_2/O
                         net (fo=3, routed)           0.717     6.536    vga/U12/dout1
    SLICE_X26Y82         LUT2 (Prop_lut2_I0_O)        0.082     6.618 r  vga/U12/R[2]_i_1/O
                         net (fo=2, routed)           0.263     6.882    vga/U12/R[2]_i_1_n_0
    SLICE_X26Y82         FDRE                                         r  vga/U12/R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.908    38.887    vga/U12/CLK_OUT3
    SLICE_X26Y82         FDRE                                         r  vga/U12/R_reg[2]/C
                         clock pessimism              0.024    38.911    
                         clock uncertainty           -0.081    38.829    
    SLICE_X26Y82         FDRE (Setup_fdre_C_D)       -0.141    38.688    vga/U12/R_reg[2]
  -------------------------------------------------------------------
                         required time                         38.688    
                         arrival time                          -6.882    
  -------------------------------------------------------------------
                         slack                                 31.807    

Slack (MET) :             32.271ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.673ns  (logic 0.975ns (12.707%)  route 6.698ns (87.293%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.113ns = ( 38.887 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.036    -1.060    vga/U12/CLK_OUT3
    SLICE_X25Y71         FDRE                                         r  vga/U12/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y71         FDRE (Prop_fdre_C_Q)         0.338    -0.722 r  vga/U12/h_count_reg[5]/Q
                         net (fo=18, routed)          1.356     0.634    vga/U12/h_count_reg_n_0_[5]
    SLICE_X13Y68         LUT6 (Prop_lut6_I5_O)        0.070     0.704 r  vga/U12/data_buf_reg_0_3_0_5_i_188/O
                         net (fo=4, routed)           0.676     1.379    vga/U12/data_buf_reg_0_3_0_5_i_188_n_0
    SLICE_X14Y67         LUT3 (Prop_lut3_I1_O)        0.070     1.449 r  vga/U12/data_buf_reg_0_3_0_5_i_99/O
                         net (fo=80, routed)          2.764     4.213    vga/U12/col_addr[7]
    SLICE_X29Y88         LUT5 (Prop_lut5_I2_O)        0.082     4.295 r  vga/U12/R[2]_i_21/O
                         net (fo=1, routed)           0.127     4.422    vga/U12/R[2]_i_21_n_0
    SLICE_X29Y88         LUT6 (Prop_lut6_I5_O)        0.190     4.612 r  vga/U12/R[2]_i_12/O
                         net (fo=2, routed)           0.515     5.126    vga/U12/p_33_in
    SLICE_X30Y88         LUT6 (Prop_lut6_I5_O)        0.070     5.196 r  vga/U12/R[2]_i_3/O
                         net (fo=1, routed)           0.553     5.749    vga/U12/R[2]_i_3_n_0
    SLICE_X30Y86         LUT6 (Prop_lut6_I1_O)        0.070     5.819 r  vga/U12/R[2]_i_2/O
                         net (fo=3, routed)           0.708     6.527    vga/U12/dout1
    SLICE_X26Y82         LUT5 (Prop_lut5_I4_O)        0.085     6.612 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.000     6.612    vga/U12/G[3]_i_1_n_0
    SLICE_X26Y82         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.908    38.887    vga/U12/CLK_OUT3
    SLICE_X26Y82         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.024    38.911    
                         clock uncertainty           -0.081    38.829    
    SLICE_X26Y82         FDRE (Setup_fdre_C_D)        0.054    38.883    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.883    
                         arrival time                          -6.612    
  -------------------------------------------------------------------
                         slack                                 32.271    

Slack (MET) :             33.431ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/h_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.008ns  (logic 0.610ns (10.153%)  route 5.398ns (89.847%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.107ns = ( 38.893 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.048ns
    Clock Pessimism Removal (CPR):    0.059ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.048    -1.048    vga/U12/CLK_OUT3
    SLICE_X9Y68          FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.338    -0.710 r  vga/U12/h_count_reg[0]/Q
                         net (fo=32, routed)          3.138     2.428    vga/U12/h_count_reg[4]_0[0]
    SLICE_X29Y85         LUT5 (Prop_lut5_I3_O)        0.082     2.510 r  vga/U12/h_count[9]_i_3/O
                         net (fo=6, routed)           1.113     3.623    vga/U12/h_count[9]_i_3_n_0
    SLICE_X23Y73         LUT6 (Prop_lut6_I0_O)        0.190     3.813 r  vga/U12/h_count[9]_i_1/O
                         net (fo=10, routed)          1.147     4.960    vga/U12/h_count[9]_i_1_n_0
    SLICE_X9Y68          FDRE                                         r  vga/U12/h_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.914    38.893    vga/U12/CLK_OUT3
    SLICE_X9Y68          FDRE                                         r  vga/U12/h_count_reg[0]/C
                         clock pessimism              0.059    38.952    
                         clock uncertainty           -0.081    38.870    
    SLICE_X9Y68          FDRE (Setup_fdre_C_R)       -0.479    38.391    vga/U12/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.391    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                 33.431    

Slack (MET) :             33.431ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/h_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.008ns  (logic 0.610ns (10.153%)  route 5.398ns (89.847%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.107ns = ( 38.893 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.048ns
    Clock Pessimism Removal (CPR):    0.059ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.048    -1.048    vga/U12/CLK_OUT3
    SLICE_X9Y68          FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.338    -0.710 r  vga/U12/h_count_reg[0]/Q
                         net (fo=32, routed)          3.138     2.428    vga/U12/h_count_reg[4]_0[0]
    SLICE_X29Y85         LUT5 (Prop_lut5_I3_O)        0.082     2.510 r  vga/U12/h_count[9]_i_3/O
                         net (fo=6, routed)           1.113     3.623    vga/U12/h_count[9]_i_3_n_0
    SLICE_X23Y73         LUT6 (Prop_lut6_I0_O)        0.190     3.813 r  vga/U12/h_count[9]_i_1/O
                         net (fo=10, routed)          1.147     4.960    vga/U12/h_count[9]_i_1_n_0
    SLICE_X9Y68          FDRE                                         r  vga/U12/h_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.914    38.893    vga/U12/CLK_OUT3
    SLICE_X9Y68          FDRE                                         r  vga/U12/h_count_reg[4]/C
                         clock pessimism              0.059    38.952    
                         clock uncertainty           -0.081    38.870    
    SLICE_X9Y68          FDRE (Setup_fdre_C_R)       -0.479    38.391    vga/U12/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.391    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                 33.431    

Slack (MET) :             33.679ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/h_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.718ns  (logic 0.610ns (10.667%)  route 5.108ns (89.333%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.114ns = ( 38.886 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.048ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.048    -1.048    vga/U12/CLK_OUT3
    SLICE_X9Y68          FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.338    -0.710 r  vga/U12/h_count_reg[0]/Q
                         net (fo=32, routed)          3.138     2.428    vga/U12/h_count_reg[4]_0[0]
    SLICE_X29Y85         LUT5 (Prop_lut5_I3_O)        0.082     2.510 r  vga/U12/h_count[9]_i_3/O
                         net (fo=6, routed)           1.113     3.623    vga/U12/h_count[9]_i_3_n_0
    SLICE_X23Y73         LUT6 (Prop_lut6_I0_O)        0.190     3.813 r  vga/U12/h_count[9]_i_1/O
                         net (fo=10, routed)          0.857     4.670    vga/U12/h_count[9]_i_1_n_0
    SLICE_X27Y68         FDRE                                         r  vga/U12/h_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.907    38.886    vga/U12/CLK_OUT3
    SLICE_X27Y68         FDRE                                         r  vga/U12/h_count_reg[1]/C
                         clock pessimism              0.024    38.910    
                         clock uncertainty           -0.081    38.828    
    SLICE_X27Y68         FDRE (Setup_fdre_C_R)       -0.479    38.349    vga/U12/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.349    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                 33.679    

Slack (MET) :             33.679ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/h_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.718ns  (logic 0.610ns (10.667%)  route 5.108ns (89.333%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.114ns = ( 38.886 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.048ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.048    -1.048    vga/U12/CLK_OUT3
    SLICE_X9Y68          FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.338    -0.710 r  vga/U12/h_count_reg[0]/Q
                         net (fo=32, routed)          3.138     2.428    vga/U12/h_count_reg[4]_0[0]
    SLICE_X29Y85         LUT5 (Prop_lut5_I3_O)        0.082     2.510 r  vga/U12/h_count[9]_i_3/O
                         net (fo=6, routed)           1.113     3.623    vga/U12/h_count[9]_i_3_n_0
    SLICE_X23Y73         LUT6 (Prop_lut6_I0_O)        0.190     3.813 r  vga/U12/h_count[9]_i_1/O
                         net (fo=10, routed)          0.857     4.670    vga/U12/h_count[9]_i_1_n_0
    SLICE_X27Y68         FDRE                                         r  vga/U12/h_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.907    38.886    vga/U12/CLK_OUT3
    SLICE_X27Y68         FDRE                                         r  vga/U12/h_count_reg[2]/C
                         clock pessimism              0.024    38.910    
                         clock uncertainty           -0.081    38.828    
    SLICE_X27Y68         FDRE (Setup_fdre_C_R)       -0.479    38.349    vga/U12/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.349    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                 33.679    

Slack (MET) :             33.840ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/h_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.592ns  (logic 0.610ns (10.909%)  route 4.982ns (89.091%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.110ns = ( 38.890 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.048ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.048    -1.048    vga/U12/CLK_OUT3
    SLICE_X9Y68          FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.338    -0.710 r  vga/U12/h_count_reg[0]/Q
                         net (fo=32, routed)          3.138     2.428    vga/U12/h_count_reg[4]_0[0]
    SLICE_X29Y85         LUT5 (Prop_lut5_I3_O)        0.082     2.510 r  vga/U12/h_count[9]_i_3/O
                         net (fo=6, routed)           1.113     3.623    vga/U12/h_count[9]_i_3_n_0
    SLICE_X23Y73         LUT6 (Prop_lut6_I0_O)        0.190     3.813 r  vga/U12/h_count[9]_i_1/O
                         net (fo=10, routed)          0.731     4.543    vga/U12/h_count[9]_i_1_n_0
    SLICE_X22Y68         FDRE                                         r  vga/U12/h_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.911    38.890    vga/U12/CLK_OUT3
    SLICE_X22Y68         FDRE                                         r  vga/U12/h_count_reg[3]/C
                         clock pessimism              0.024    38.914    
                         clock uncertainty           -0.081    38.832    
    SLICE_X22Y68         FDRE (Setup_fdre_C_R)       -0.449    38.383    vga/U12/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.383    
                         arrival time                          -4.543    
  -------------------------------------------------------------------
                         slack                                 33.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[47]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.116ns (51.204%)  route 0.111ns (48.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.931    -0.571    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y90          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDSE (Prop_fdse_C_Q)         0.116    -0.455 r  DISPLAY/P2S_SEG/buff_reg[47]/Q
                         net (fo=1, routed)           0.111    -0.344    DISPLAY/P2S_SEG/buff__0[47]
    SLICE_X6Y90          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.210    -0.769    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X6Y90          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.214    -0.555    
    SLICE_X6Y90          SRL16E (Hold_srl16e_CLK_D)
                                                      0.136    -0.419    DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.132ns (44.548%)  route 0.164ns (55.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.931    -0.571    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y90          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDSE (Prop_fdse_C_Q)         0.132    -0.439 r  DISPLAY/P2S_SEG/buff_reg[7]/Q
                         net (fo=1, routed)           0.164    -0.275    DISPLAY/P2S_SEG/buff__0[7]
    SLICE_X6Y90          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.210    -0.769    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X6Y90          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.214    -0.555    
    SLICE_X6Y90          SRL16E (Hold_srl16e_CLK_D)
                                                      0.189    -0.366    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/FSM_onehot_btn_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.132ns (64.989%)  route 0.071ns (35.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.891    -0.611    BTN_SCAN/CLK_OUT3
    SLICE_X11Y88         FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDRE (Prop_fdre_C_Q)         0.132    -0.479 r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/Q
                         net (fo=6, routed)           0.071    -0.408    BTN_SCAN/FSM_onehot_btn_x_reg_n_0_[4]
    SLICE_X11Y88         FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.172    -0.807    BTN_SCAN/CLK_OUT3
    SLICE_X11Y88         FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
                         clock pessimism              0.196    -0.611    
    SLICE_X11Y88         FDRE (Hold_fdre_C_D)         0.077    -0.534    BTN_SCAN/FSM_onehot_btn_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.116ns (38.695%)  route 0.184ns (61.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.931    -0.571    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y90          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDSE (Prop_fdse_C_Q)         0.116    -0.455 r  DISPLAY/P2S_SEG/buff_reg[23]/Q
                         net (fo=1, routed)           0.184    -0.271    DISPLAY/P2S_SEG/buff__0[23]
    SLICE_X2Y90          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.212    -0.767    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y90          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.225    -0.542    
    SLICE_X2Y90          SRL16E (Hold_srl16e_CLK_D)
                                                      0.144    -0.398    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[39]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.116ns (39.034%)  route 0.181ns (60.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.931    -0.571    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y90          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDSE (Prop_fdse_C_Q)         0.116    -0.455 r  DISPLAY/P2S_SEG/buff_reg[39]/Q
                         net (fo=1, routed)           0.181    -0.274    DISPLAY/P2S_SEG/buff__0[39]
    SLICE_X2Y90          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.212    -0.767    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y90          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.225    -0.542    
    SLICE_X2Y90          SRL16E (Hold_srl16e_CLK_D)
                                                      0.135    -0.407    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.132ns (54.310%)  route 0.111ns (45.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.933    -0.569    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X5Y97          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.132    -0.437 r  DISPLAY/P2S_LED/buff_reg[7]/Q
                         net (fo=1, routed)           0.111    -0.326    DISPLAY/P2S_LED/buff[7]
    SLICE_X4Y96          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.212    -0.767    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X4Y96          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/C
                         clock pessimism              0.214    -0.553    
    SLICE_X4Y96          FDRE (Hold_fdre_C_D)         0.076    -0.477    DISPLAY/P2S_LED/buff_reg[8]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[55]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.116ns (28.659%)  route 0.289ns (71.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.931    -0.571    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y90          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDSE (Prop_fdse_C_Q)         0.116    -0.455 r  DISPLAY/P2S_SEG/buff_reg[55]/Q
                         net (fo=1, routed)           0.289    -0.166    DISPLAY/P2S_SEG/buff__0[55]
    SLICE_X2Y90          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.212    -0.767    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y90          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.225    -0.542    
    SLICE_X2Y90          SRL16E (Hold_srl16e_CLK_D)
                                                      0.217    -0.325    DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.184ns (62.532%)  route 0.110ns (37.468%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.933    -0.569    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X6Y97          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDRE (Prop_fdre_C_Q)         0.149    -0.420 r  DISPLAY/P2S_LED/buff_reg[4]/Q
                         net (fo=1, routed)           0.110    -0.310    DISPLAY/P2S_LED/buff[4]
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.035    -0.275 r  DISPLAY/P2S_LED/buff[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    DISPLAY/P2S_LED/buff[5]_i_1_n_0
    SLICE_X5Y97          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.212    -0.767    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X5Y97          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[5]/C
                         clock pessimism              0.214    -0.553    
    SLICE_X5Y97          FDRE (Hold_fdre_C_D)         0.102    -0.451    DISPLAY/P2S_LED/buff_reg[5]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[63]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.116ns (49.975%)  route 0.116ns (50.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.931    -0.571    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y90          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDSE (Prop_fdse_C_Q)         0.116    -0.455 r  DISPLAY/P2S_SEG/buff_reg[63]/Q
                         net (fo=1, routed)           0.116    -0.339    DISPLAY/P2S_SEG/buff__0[63]
    SLICE_X4Y91          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.210    -0.769    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y91          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[64]/C
                         clock pessimism              0.214    -0.555    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.034    -0.521    DISPLAY/P2S_SEG/buff_reg[64]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/data_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.192ns (58.170%)  route 0.138ns (41.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.933    -0.569    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y91          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.116    -0.453 r  DISPLAY/P2S_SEG/data_count_reg[2]/Q
                         net (fo=4, routed)           0.138    -0.315    DISPLAY/P2S_SEG/sel0[2]
    SLICE_X2Y91          LUT6 (Prop_lut6_I1_O)        0.076    -0.239 r  DISPLAY/P2S_SEG/data_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    DISPLAY/P2S_SEG/data_count[4]_i_1_n_0
    SLICE_X2Y91          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.212    -0.767    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y91          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[4]/C
                         clock pessimism              0.214    -0.553    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.131    -0.422    DISPLAY/P2S_SEG/data_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.786         40.000      38.214     BUFGCTRL_X0Y2    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X11Y88     BTN_SCAN/FSM_onehot_btn_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X11Y88     BTN_SCAN/FSM_onehot_btn_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X11Y88     BTN_SCAN/FSM_onehot_btn_x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X11Y88     BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X11Y88     BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y87     BTN_SCAN/clk_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y89     BTN_SCAN/clk_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y89     BTN_SCAN/clk_count_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X6Y90      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X6Y90      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y90      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y90      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y90      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y90      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X6Y90      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X6Y90      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y90      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y90      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X6Y90      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X6Y90      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y90      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y90      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y90      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y90      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X6Y90      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X6Y90      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y90      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y90      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       36.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.694ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[127][3]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        13.232ns  (logic 0.681ns (5.147%)  route 12.551ns (94.854%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 51.451 - 50.000 ) 
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        2.061     1.822    core/reg_EXE_MEM/debug_clk
    SLICE_X15Y57         FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.338     2.160 f  core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/Q
                         net (fo=162, routed)         4.998     7.158    core/data_ram/MDR_WB_reg[15][0]
    SLICE_X44Y41         LUT2 (Prop_lut2_I1_O)        0.083     7.241 r  core/data_ram/i___80_i_1/O
                         net (fo=111, routed)         6.156    13.397    core/data_ram/i___80_i_1_n_0
    SLICE_X11Y61         LUT6 (Prop_lut6_I0_O)        0.190    13.587 f  core/data_ram/data[127][3]_i_3/O
                         net (fo=1, routed)           1.398    14.985    core/data_ram/data[127][3]_i_3_n_0
    SLICE_X23Y57         LUT6 (Prop_lut6_I5_O)        0.070    15.055 r  core/data_ram/data[127][3]_i_1/O
                         net (fo=1, routed)           0.000    15.055    core/data_ram/data[127][3]_i_1_n_0
    SLICE_X23Y57         FDRE                                         r  core/data_ram/data_reg[127][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.921    51.451    core/data_ram/debug_clk
    SLICE_X23Y57         FDRE                                         r  core/data_ram/data_reg[127][3]/C  (IS_INVERTED)
                         clock pessimism              0.330    51.781    
                         clock uncertainty           -0.095    51.687    
    SLICE_X23Y57         FDRE (Setup_fdre_C_D)        0.062    51.749    core/data_ram/data_reg[127][3]
  -------------------------------------------------------------------
                         required time                         51.749    
                         arrival time                         -15.055    
  -------------------------------------------------------------------
                         slack                                 36.694    

Slack (MET) :             36.745ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[60][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        13.193ns  (logic 0.751ns (5.693%)  route 12.442ns (94.307%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 51.453 - 50.000 ) 
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        2.061     1.822    core/reg_EXE_MEM/debug_clk
    SLICE_X15Y57         FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.338     2.160 r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/Q
                         net (fo=162, routed)         4.986     7.146    core/data_ram/MDR_WB_reg[15][0]
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.083     7.229 f  core/data_ram/i___38_i_1/O
                         net (fo=111, routed)         2.217     9.446    core/data_ram/i___38_i_1_n_0
    SLICE_X19Y30         LUT6 (Prop_lut6_I2_O)        0.190     9.636 f  core/data_ram/data[52][7]_i_2/O
                         net (fo=5, routed)           4.088    13.724    core/data_ram/data[52][7]_i_2_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I0_O)        0.070    13.794 r  core/data_ram/data[60][7]_i_2/O
                         net (fo=1, routed)           1.151    14.945    core/data_ram/data[60][7]_i_2_n_0
    SLICE_X15Y59         LUT6 (Prop_lut6_I0_O)        0.070    15.015 r  core/data_ram/data[60][7]_i_1/O
                         net (fo=1, routed)           0.000    15.015    core/data_ram/data[60][7]_i_1_n_0
    SLICE_X15Y59         FDRE                                         r  core/data_ram/data_reg[60][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.923    51.453    core/data_ram/debug_clk
    SLICE_X15Y59         FDRE                                         r  core/data_ram/data_reg[60][7]/C  (IS_INVERTED)
                         clock pessimism              0.340    51.793    
                         clock uncertainty           -0.095    51.699    
    SLICE_X15Y59         FDRE (Setup_fdre_C_D)        0.061    51.760    core/data_ram/data_reg[60][7]
  -------------------------------------------------------------------
                         required time                         51.760    
                         arrival time                         -15.015    
  -------------------------------------------------------------------
                         slack                                 36.745    

Slack (MET) :             36.917ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[115][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        13.005ns  (logic 0.681ns (5.236%)  route 12.324ns (94.764%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 51.447 - 50.000 ) 
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        2.061     1.822    core/reg_EXE_MEM/debug_clk
    SLICE_X15Y57         FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.338     2.160 r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/Q
                         net (fo=162, routed)         4.986     7.146    core/data_ram/MDR_WB_reg[15][0]
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.083     7.229 f  core/data_ram/i___38_i_1/O
                         net (fo=111, routed)         3.941    11.170    core/data_ram/i___38_i_1_n_0
    SLICE_X3Y47          LUT6 (Prop_lut6_I2_O)        0.190    11.360 f  core/data_ram/data[115][7]_i_4/O
                         net (fo=4, routed)           3.397    14.757    core/data_ram/data[115][7]_i_4_n_0
    SLICE_X28Y52         LUT6 (Prop_lut6_I4_O)        0.070    14.827 r  core/data_ram/data[115][7]_i_1/O
                         net (fo=1, routed)           0.000    14.827    core/data_ram/data[115][7]_i_1_n_0
    SLICE_X28Y52         FDRE                                         r  core/data_ram/data_reg[115][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.917    51.447    core/data_ram/debug_clk
    SLICE_X28Y52         FDRE                                         r  core/data_ram/data_reg[115][7]/C  (IS_INVERTED)
                         clock pessimism              0.330    51.777    
                         clock uncertainty           -0.095    51.683    
    SLICE_X28Y52         FDRE (Setup_fdre_C_D)        0.062    51.745    core/data_ram/data_reg[115][7]
  -------------------------------------------------------------------
                         required time                         51.745    
                         arrival time                         -14.827    
  -------------------------------------------------------------------
                         slack                                 36.917    

Slack (MET) :             37.291ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[119][0]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.572ns  (logic 0.684ns (5.441%)  route 11.888ns (94.559%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 51.455 - 50.000 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        2.129     1.890    core/reg_EXE_MEM/debug_clk
    SLICE_X3Y53          FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.338     2.228 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__5/Q
                         net (fo=120, routed)         4.311     6.539    core/data_ram/data_reg[78][2]_0
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.085     6.624 r  core/data_ram/i___186/O
                         net (fo=181, routed)         5.935    12.559    core/data_ram/i___186_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I3_O)        0.191    12.750 r  core/data_ram/data[119][0]_i_2/O
                         net (fo=1, routed)           1.641    14.392    core/data_ram/data[119][0]_i_2_n_0
    SLICE_X13Y51         LUT6 (Prop_lut6_I2_O)        0.070    14.462 r  core/data_ram/data[119][0]_i_1/O
                         net (fo=1, routed)           0.000    14.462    core/data_ram/data[119][0]_i_1_n_0
    SLICE_X13Y51         FDRE                                         r  core/data_ram/data_reg[119][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.925    51.455    core/data_ram/debug_clk
    SLICE_X13Y51         FDRE                                         r  core/data_ram/data_reg[119][0]/C  (IS_INVERTED)
                         clock pessimism              0.330    51.785    
                         clock uncertainty           -0.095    51.691    
    SLICE_X13Y51         FDRE (Setup_fdre_C_D)        0.062    51.753    core/data_ram/data_reg[119][0]
  -------------------------------------------------------------------
                         required time                         51.753    
                         arrival time                         -14.462    
  -------------------------------------------------------------------
                         slack                                 37.291    

Slack (MET) :             37.393ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[109][1]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.545ns  (logic 0.681ns (5.428%)  route 11.864ns (94.572%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 51.453 - 50.000 ) 
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        2.061     1.822    core/reg_EXE_MEM/debug_clk
    SLICE_X15Y57         FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.338     2.160 f  core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/Q
                         net (fo=162, routed)         4.998     7.158    core/data_ram/MDR_WB_reg[15][0]
    SLICE_X44Y41         LUT2 (Prop_lut2_I1_O)        0.083     7.241 r  core/data_ram/i___80_i_1/O
                         net (fo=111, routed)         5.323    12.564    core/data_ram/i___80_i_1_n_0
    SLICE_X1Y58          LUT6 (Prop_lut6_I1_O)        0.190    12.754 f  core/data_ram/data[109][1]_i_2/O
                         net (fo=1, routed)           1.543    14.298    core/data_ram/data[109][1]_i_2_n_0
    SLICE_X13Y58         LUT6 (Prop_lut6_I5_O)        0.070    14.368 r  core/data_ram/data[109][1]_i_1/O
                         net (fo=1, routed)           0.000    14.368    core/data_ram/data[109][1]_i_1_n_0
    SLICE_X13Y58         FDRE                                         r  core/data_ram/data_reg[109][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.923    51.453    core/data_ram/debug_clk
    SLICE_X13Y58         FDRE                                         r  core/data_ram/data_reg[109][1]/C  (IS_INVERTED)
                         clock pessimism              0.340    51.793    
                         clock uncertainty           -0.095    51.699    
    SLICE_X13Y58         FDRE (Setup_fdre_C_D)        0.062    51.761    core/data_ram/data_reg[109][1]
  -------------------------------------------------------------------
                         required time                         51.761    
                         arrival time                         -14.368    
  -------------------------------------------------------------------
                         slack                                 37.393    

Slack (MET) :             37.487ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[64][3]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.420ns  (logic 0.885ns (7.126%)  route 11.535ns (92.874%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 51.455 - 50.000 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        2.129     1.890    core/reg_EXE_MEM/debug_clk
    SLICE_X3Y53          FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.338     2.228 f  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__5/Q
                         net (fo=120, routed)         4.109     6.337    core/data_ram/data_reg[78][2]_0
    SLICE_X40Y40         LUT3 (Prop_lut3_I1_O)        0.085     6.422 r  core/data_ram/i___72_i_1/O
                         net (fo=135, routed)         2.734     9.156    core/data_ram/i___72_i_1_n_0
    SLICE_X44Y50         LUT5 (Prop_lut5_I1_O)        0.202     9.358 r  core/data_ram/data[66][7]_i_3/O
                         net (fo=16, routed)          3.138    12.496    core/data_ram/data[66][7]_i_3_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I3_O)        0.190    12.686 f  core/data_ram/data[64][3]_i_2/O
                         net (fo=1, routed)           1.554    14.240    core/data_ram/data[64][3]_i_2_n_0
    SLICE_X14Y55         LUT6 (Prop_lut6_I2_O)        0.070    14.310 r  core/data_ram/data[64][3]_i_1/O
                         net (fo=1, routed)           0.000    14.310    core/data_ram/data[64][3]_i_1_n_0
    SLICE_X14Y55         FDRE                                         r  core/data_ram/data_reg[64][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.925    51.455    core/data_ram/debug_clk
    SLICE_X14Y55         FDRE                                         r  core/data_ram/data_reg[64][3]/C  (IS_INVERTED)
                         clock pessimism              0.330    51.785    
                         clock uncertainty           -0.095    51.691    
    SLICE_X14Y55         FDRE (Setup_fdre_C_D)        0.106    51.797    core/data_ram/data_reg[64][3]
  -------------------------------------------------------------------
                         required time                         51.797    
                         arrival time                         -14.310    
  -------------------------------------------------------------------
                         slack                                 37.487    

Slack (MET) :             37.567ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[70][3]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.294ns  (logic 0.684ns (5.564%)  route 11.610ns (94.436%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 51.455 - 50.000 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        2.129     1.890    core/reg_EXE_MEM/debug_clk
    SLICE_X3Y53          FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.338     2.228 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__5/Q
                         net (fo=120, routed)         4.311     6.539    core/data_ram/data_reg[78][2]_0
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.085     6.624 r  core/data_ram/i___186/O
                         net (fo=181, routed)         6.163    12.787    core/data_ram/i___186_n_0
    SLICE_X5Y56          LUT6 (Prop_lut6_I3_O)        0.191    12.978 f  core/data_ram/data[70][3]_i_3/O
                         net (fo=1, routed)           1.137    14.115    core/data_ram/data[70][3]_i_3_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I2_O)        0.070    14.185 r  core/data_ram/data[70][3]_i_1/O
                         net (fo=1, routed)           0.000    14.185    core/data_ram/data[70][3]_i_1_n_0
    SLICE_X15Y55         FDRE                                         r  core/data_ram/data_reg[70][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.925    51.455    core/data_ram/debug_clk
    SLICE_X15Y55         FDRE                                         r  core/data_ram/data_reg[70][3]/C  (IS_INVERTED)
                         clock pessimism              0.330    51.785    
                         clock uncertainty           -0.095    51.691    
    SLICE_X15Y55         FDRE (Setup_fdre_C_D)        0.061    51.752    core/data_ram/data_reg[70][3]
  -------------------------------------------------------------------
                         required time                         51.752    
                         arrival time                         -14.185    
  -------------------------------------------------------------------
                         slack                                 37.567    

Slack (MET) :             37.626ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[110][4]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.298ns  (logic 0.681ns (5.538%)  route 11.617ns (94.462%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 51.448 - 50.000 ) 
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        2.061     1.822    core/reg_EXE_MEM/debug_clk
    SLICE_X15Y57         FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.338     2.160 f  core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/Q
                         net (fo=162, routed)         4.998     7.158    core/data_ram/MDR_WB_reg[15][0]
    SLICE_X44Y41         LUT2 (Prop_lut2_I1_O)        0.083     7.241 r  core/data_ram/i___80_i_1/O
                         net (fo=111, routed)         4.986    12.227    core/data_ram/i___80_i_1_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I0_O)        0.190    12.417 f  core/data_ram/data[110][4]_i_2/O
                         net (fo=1, routed)           1.633    14.050    core/data_ram/data[110][4]_i_2_n_0
    SLICE_X24Y52         LUT6 (Prop_lut6_I0_O)        0.070    14.120 r  core/data_ram/data[110][4]_i_1/O
                         net (fo=1, routed)           0.000    14.120    core/data_ram/data[110][4]_i_1_n_0
    SLICE_X24Y52         FDRE                                         r  core/data_ram/data_reg[110][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.918    51.448    core/data_ram/debug_clk
    SLICE_X24Y52         FDRE                                         r  core/data_ram/data_reg[110][4]/C  (IS_INVERTED)
                         clock pessimism              0.330    51.778    
                         clock uncertainty           -0.095    51.684    
    SLICE_X24Y52         FDRE (Setup_fdre_C_D)        0.062    51.746    core/data_ram/data_reg[110][4]
  -------------------------------------------------------------------
                         required time                         51.746    
                         arrival time                         -14.120    
  -------------------------------------------------------------------
                         slack                                 37.626    

Slack (MET) :             37.704ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[75][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.214ns  (logic 0.681ns (5.575%)  route 11.533ns (94.425%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 51.443 - 50.000 ) 
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        2.061     1.822    core/reg_EXE_MEM/debug_clk
    SLICE_X15Y57         FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.338     2.160 r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/Q
                         net (fo=162, routed)         4.986     7.146    core/data_ram/MDR_WB_reg[15][0]
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.083     7.229 f  core/data_ram/i___38_i_1/O
                         net (fo=111, routed)         3.941    11.170    core/data_ram/i___38_i_1_n_0
    SLICE_X3Y47          LUT6 (Prop_lut6_I2_O)        0.190    11.360 f  core/data_ram/data[115][7]_i_4/O
                         net (fo=4, routed)           2.607    13.967    core/data_ram/data[115][7]_i_4_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I5_O)        0.070    14.037 r  core/data_ram/data[75][7]_i_1/O
                         net (fo=1, routed)           0.000    14.037    core/data_ram/data[75][7]_i_1_n_0
    SLICE_X35Y59         FDRE                                         r  core/data_ram/data_reg[75][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.913    51.443    core/data_ram/debug_clk
    SLICE_X35Y59         FDRE                                         r  core/data_ram/data_reg[75][7]/C  (IS_INVERTED)
                         clock pessimism              0.330    51.773    
                         clock uncertainty           -0.095    51.679    
    SLICE_X35Y59         FDRE (Setup_fdre_C_D)        0.062    51.741    core/data_ram/data_reg[75][7]
  -------------------------------------------------------------------
                         required time                         51.741    
                         arrival time                         -14.037    
  -------------------------------------------------------------------
                         slack                                 37.704    

Slack (MET) :             37.761ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[124][1]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.208ns  (logic 0.681ns (5.578%)  route 11.527ns (94.422%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 51.452 - 50.000 ) 
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        2.061     1.822    core/reg_EXE_MEM/debug_clk
    SLICE_X15Y57         FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.338     2.160 r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/Q
                         net (fo=162, routed)         4.998     7.158    core/data_ram/MDR_WB_reg[15][0]
    SLICE_X44Y41         LUT2 (Prop_lut2_I1_O)        0.083     7.241 f  core/data_ram/i___80_i_1/O
                         net (fo=111, routed)         4.799    12.039    core/data_ram/i___80_i_1_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I2_O)        0.190    12.229 f  core/data_ram/data[124][1]_i_4/O
                         net (fo=3, routed)           1.731    13.961    core/data_ram/data[124][1]_i_4_n_0
    SLICE_X16Y58         LUT6 (Prop_lut6_I5_O)        0.070    14.031 r  core/data_ram/data[124][1]_i_1/O
                         net (fo=1, routed)           0.000    14.031    core/data_ram/data[124][1]_i_1_n_0
    SLICE_X16Y58         FDRE                                         r  core/data_ram/data_reg[124][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.922    51.452    core/data_ram/debug_clk
    SLICE_X16Y58         FDRE                                         r  core/data_ram/data_reg[124][1]/C  (IS_INVERTED)
                         clock pessimism              0.330    51.782    
                         clock uncertainty           -0.095    51.688    
    SLICE_X16Y58         FDRE (Setup_fdre_C_D)        0.104    51.792    core/data_ram/data_reg[124][1]
  -------------------------------------------------------------------
                         required time                         51.792    
                         arrival time                         -14.031    
  -------------------------------------------------------------------
                         slack                                 37.761    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/MDR_WB_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.167ns (63.196%)  route 0.097ns (36.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.932     0.694    core/reg_EXE_MEM/debug_clk
    SLICE_X7Y56          FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.132     0.826 f  core/reg_EXE_MEM/ALUO_MEM_reg[24]/Q
                         net (fo=6, routed)           0.097     0.924    core/reg_EXE_MEM/Q[24]
    SLICE_X6Y56          LUT6 (Prop_lut6_I2_O)        0.035     0.959 r  core/reg_EXE_MEM/MDR_WB[7]_i_1/O
                         net (fo=1, routed)           0.000     0.959    core/reg_MEM_WB/Datain_MEM[7]
    SLICE_X6Y56          FDRE                                         r  core/reg_MEM_WB/MDR_WB_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.211     0.867    core/reg_MEM_WB/debug_clk
    SLICE_X6Y56          FDRE                                         r  core/reg_MEM_WB/MDR_WB_reg[7]/C
                         clock pessimism             -0.159     0.707    
    SLICE_X6Y56          FDRE (Hold_fdre_C_D)         0.130     0.837    core/reg_MEM_WB/MDR_WB_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/WR_EX_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/WR_MEM_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.132ns (66.230%)  route 0.067ns (33.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.696ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.934     0.696    core/reg_ID_EX/debug_clk
    SLICE_X0Y57          FDCE                                         r  core/reg_ID_EX/WR_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDCE (Prop_fdce_C_Q)         0.132     0.828 r  core/reg_ID_EX/WR_EX_reg/Q
                         net (fo=1, routed)           0.067     0.896    core/reg_EXE_MEM/mem_w_EXE
    SLICE_X0Y57          FDCE                                         r  core/reg_EXE_MEM/WR_MEM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.213     0.869    core/reg_EXE_MEM/debug_clk
    SLICE_X0Y57          FDCE                                         r  core/reg_EXE_MEM/WR_MEM_reg/C
                         clock pessimism             -0.172     0.696    
    SLICE_X0Y57          FDCE (Hold_fdce_C_D)         0.075     0.771    core/reg_EXE_MEM/WR_MEM_reg
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.132ns (64.910%)  route 0.071ns (35.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.932     0.694    core/reg_EXE_MEM/debug_clk
    SLICE_X1Y61          FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDCE (Prop_fdce_C_Q)         0.132     0.826 r  core/reg_EXE_MEM/IR_MEM_reg[12]/Q
                         net (fo=2, routed)           0.071     0.898    core/reg_MEM_WB/inst_MEM[6]
    SLICE_X1Y61          FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.211     0.867    core/reg_MEM_WB/debug_clk
    SLICE_X1Y61          FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[12]/C
                         clock pessimism             -0.172     0.694    
    SLICE_X1Y61          FDCE (Hold_fdce_C_D)         0.076     0.770    core/reg_MEM_WB/IR_WB_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.132ns (51.766%)  route 0.123ns (48.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.931     0.693    core/reg_EXE_MEM/debug_clk
    SLICE_X3Y62          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDCE (Prop_fdce_C_Q)         0.132     0.825 r  core/reg_EXE_MEM/PCurrent_MEM_reg[9]/Q
                         net (fo=2, routed)           0.123     0.948    core/reg_MEM_WB/PC_MEM[9]
    SLICE_X1Y62          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.209     0.865    core/reg_MEM_WB/debug_clk
    SLICE_X1Y62          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[9]/C
                         clock pessimism             -0.156     0.708    
    SLICE_X1Y62          FDCE (Hold_fdce_C_D)         0.076     0.784    core/reg_MEM_WB/PCurrent_WB_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.132ns (53.408%)  route 0.115ns (46.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.933     0.695    core/reg_EXE_MEM/debug_clk
    SLICE_X0Y59          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDCE (Prop_fdce_C_Q)         0.132     0.827 r  core/reg_EXE_MEM/PCurrent_MEM_reg[1]/Q
                         net (fo=2, routed)           0.115     0.942    core/reg_MEM_WB/PC_MEM[1]
    SLICE_X0Y59          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.212     0.868    core/reg_MEM_WB/debug_clk
    SLICE_X0Y59          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[1]/C
                         clock pessimism             -0.172     0.695    
    SLICE_X0Y59          FDCE (Hold_fdce_C_D)         0.076     0.771    core/reg_MEM_WB/PCurrent_WB_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.132ns (52.884%)  route 0.118ns (47.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    0.171ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.931     0.693    core/reg_EXE_MEM/debug_clk
    SLICE_X1Y62          FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDCE (Prop_fdce_C_Q)         0.132     0.825 r  core/reg_EXE_MEM/IR_MEM_reg[15]/Q
                         net (fo=2, routed)           0.118     0.943    core/reg_MEM_WB/inst_MEM[9]
    SLICE_X1Y62          FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.209     0.865    core/reg_MEM_WB/debug_clk
    SLICE_X1Y62          FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[15]/C
                         clock pessimism             -0.171     0.693    
    SLICE_X1Y62          FDCE (Hold_fdce_C_D)         0.077     0.770    core/reg_MEM_WB/IR_WB_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.132ns (52.527%)  route 0.119ns (47.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.653ns
    Clock Pessimism Removal (CPR):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.891     0.653    core/reg_EXE_MEM/debug_clk
    SLICE_X9Y61          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDCE (Prop_fdce_C_Q)         0.132     0.785 r  core/reg_EXE_MEM/PCurrent_MEM_reg[16]/Q
                         net (fo=2, routed)           0.119     0.905    core/reg_MEM_WB/PC_MEM[16]
    SLICE_X9Y61          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.172     0.828    core/reg_MEM_WB/debug_clk
    SLICE_X9Y61          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[16]/C
                         clock pessimism             -0.174     0.653    
    SLICE_X9Y61          FDCE (Hold_fdce_C_D)         0.077     0.730    core/reg_MEM_WB/PCurrent_WB_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.132ns (50.181%)  route 0.131ns (49.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.932     0.694    core/reg_EXE_MEM/debug_clk
    SLICE_X0Y60          FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDCE (Prop_fdce_C_Q)         0.132     0.826 r  core/reg_EXE_MEM/IR_MEM_reg[1]/Q
                         net (fo=3, routed)           0.131     0.957    core/reg_MEM_WB/inst_MEM[0]
    SLICE_X0Y59          FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.212     0.868    core/reg_MEM_WB/debug_clk
    SLICE_X0Y59          FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[1]/C
                         clock pessimism             -0.156     0.711    
    SLICE_X0Y59          FDCE (Hold_fdce_C_D)         0.070     0.781    core/reg_MEM_WB/IR_WB_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 rst_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.132ns (49.268%)  route 0.136ns (50.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.010    -0.492    clk_cpu
    SLICE_X1Y28          FDRE                                         r  rst_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.132    -0.360 r  rst_count_reg[11]/Q
                         net (fo=2, routed)           0.136    -0.224    rst_count[11]
    SLICE_X0Y28          FDRE                                         r  rst_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.292    -0.687    clk_cpu
    SLICE_X0Y28          FDRE                                         r  rst_count_reg[12]/C
                         clock pessimism              0.209    -0.479    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.075    -0.404    rst_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.149ns (54.430%)  route 0.125ns (45.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.935     0.697    core/reg_EXE_MEM/debug_clk
    SLICE_X2Y53          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDCE (Prop_fdce_C_Q)         0.149     0.846 r  core/reg_EXE_MEM/PCurrent_MEM_reg[4]/Q
                         net (fo=2, routed)           0.125     0.971    core/reg_MEM_WB/PC_MEM[4]
    SLICE_X3Y52          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.214     0.870    core/reg_MEM_WB/debug_clk
    SLICE_X3Y52          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[4]/C
                         clock pessimism             -0.156     0.713    
    SLICE_X3Y52          FDCE (Hold_fdce_C_D)         0.076     0.789    core/reg_MEM_WB/PCurrent_WB_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.786         100.000     98.214     BUFGCTRL_X0Y0    data_reg[126][7]_i_3/I
Min Period        n/a     BUFG/I              n/a            1.786         100.000     98.214     BUFGCTRL_X0Y3    CLK_GEN/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y30      rst_all_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y27      rst_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y28      rst_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y28      rst_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y28      rst_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y28      rst_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y28      rst_count_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y30      rst_all_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y30      rst_all_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y27      rst_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y27      rst_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y28      rst_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y28      rst_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y28      rst_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y28      rst_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y28      rst_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y28      rst_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y30      rst_all_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y30      rst_all_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y27      rst_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y27      rst_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y28      rst_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y28      rst_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y28      rst_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y28      rst_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y28      rst_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y28      rst_count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :          351  Failing Endpoints,  Worst Slack       -3.777ns,  Total Violation     -747.406ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.323ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.777ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_exe_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.273ns  (logic 0.618ns (7.470%)  route 7.655ns (92.530%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.113ns = ( 3.887 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.043ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.053    -1.043    vga/U12/CLK_OUT3
    SLICE_X24Y90         FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y90         FDRE (Prop_fdre_C_Q)         0.338    -0.705 r  vga/U12/v_count_reg[1]/Q
                         net (fo=18, routed)          1.167     0.462    vga/U12/PRow[1]
    SLICE_X27Y89         LUT6 (Prop_lut6_I3_O)        0.070     0.532 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.346     0.877    vga/U12/G[3]_i_8_n_0
    SLICE_X27Y89         LUT2 (Prop_lut2_I0_O)        0.070     0.947 r  vga/U12/G[3]_i_4/O
                         net (fo=8, routed)           1.174     2.121    vga/U12/G[3]_i_4_n_0
    SLICE_X25Y74         LUT3 (Prop_lut3_I2_O)        0.070     2.191 r  vga/U12/data_buf_reg_0_3_0_5_i_14/O
                         net (fo=171, routed)         4.304     6.495    core/code_mem_reg[0]
    SLICE_X10Y63         LUT6 (Prop_lut6_I3_O)        0.070     6.565 r  core/code_wb[0]_i_1/O
                         net (fo=5, routed)           0.664     7.229    vga/Debug_data[0]
    SLICE_X10Y72         FDRE                                         r  vga/code_exe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.908     3.887    vga/CLK_OUT1
    SLICE_X10Y72         FDRE                                         r  vga/code_exe_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.664    
                         clock uncertainty           -0.201     3.462    
    SLICE_X10Y72         FDRE (Setup_fdre_C_D)       -0.010     3.452    vga/code_exe_reg[0]
  -------------------------------------------------------------------
                         required time                          3.452    
                         arrival time                          -7.229    
  -------------------------------------------------------------------
                         slack                                 -3.777    

Slack (VIOLATED) :        -3.713ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_mem_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.290ns  (logic 0.942ns (11.363%)  route 7.348ns (88.637%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.030ns = ( 3.970 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.051    -1.045    vga/U12/CLK_OUT3
    SLICE_X26Y89         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_fdre_C_Q)         0.310    -0.735 r  vga/U12/v_count_reg[3]/Q
                         net (fo=16, routed)          1.153     0.418    vga/U12/PRow[3]
    SLICE_X24Y88         LUT5 (Prop_lut5_I0_O)        0.164     0.582 r  vga/U12/code_mem[31]_i_4/O
                         net (fo=104, routed)         0.520     1.102    vga/U12/v_count_reg[3]_3
    SLICE_X23Y86         LUT2 (Prop_lut2_I0_O)        0.070     1.172 r  vga/U12/code_mem[31]_i_2/O
                         net (fo=164, routed)         4.149     5.321    core/register/code_mem_reg[31]
    SLICE_X7Y63          MUXF8 (Prop_muxf8_S_O)       0.215     5.536 r  core/register/code_wb_reg[4]_i_2/O
                         net (fo=1, routed)           1.139     6.675    core/register_n_87
    SLICE_X2Y60          LUT6 (Prop_lut6_I2_O)        0.183     6.858 r  core/code_wb[4]_i_1/O
                         net (fo=5, routed)           0.387     7.245    vga/Debug_data[4]
    SLICE_X3Y59          FDRE                                         r  vga/code_mem_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.991     3.970    vga/CLK_OUT1
    SLICE_X3Y59          FDRE                                         r  vga/code_mem_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.747    
                         clock uncertainty           -0.201     3.545    
    SLICE_X3Y59          FDRE (Setup_fdre_C_D)       -0.014     3.531    vga/code_mem_reg[4]
  -------------------------------------------------------------------
                         required time                          3.531    
                         arrival time                          -7.245    
  -------------------------------------------------------------------
                         slack                                 -3.713    

Slack (VIOLATED) :        -3.701ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.276ns  (logic 0.942ns (11.383%)  route 7.334ns (88.617%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.030ns = ( 3.970 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.051    -1.045    vga/U12/CLK_OUT3
    SLICE_X26Y89         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_fdre_C_Q)         0.310    -0.735 r  vga/U12/v_count_reg[3]/Q
                         net (fo=16, routed)          1.153     0.418    vga/U12/PRow[3]
    SLICE_X24Y88         LUT5 (Prop_lut5_I0_O)        0.164     0.582 r  vga/U12/code_mem[31]_i_4/O
                         net (fo=104, routed)         0.520     1.102    vga/U12/v_count_reg[3]_3
    SLICE_X23Y86         LUT2 (Prop_lut2_I0_O)        0.070     1.172 r  vga/U12/code_mem[31]_i_2/O
                         net (fo=164, routed)         4.149     5.321    core/register/code_mem_reg[31]
    SLICE_X7Y63          MUXF8 (Prop_muxf8_S_O)       0.215     5.536 r  core/register/code_wb_reg[4]_i_2/O
                         net (fo=1, routed)           1.139     6.675    core/register_n_87
    SLICE_X2Y60          LUT6 (Prop_lut6_I2_O)        0.183     6.858 r  core/code_wb[4]_i_1/O
                         net (fo=5, routed)           0.373     7.230    vga/Debug_data[4]
    SLICE_X1Y59          FDRE                                         r  vga/code_id_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.991     3.970    vga/CLK_OUT1
    SLICE_X1Y59          FDRE                                         r  vga/code_id_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.747    
                         clock uncertainty           -0.201     3.545    
    SLICE_X1Y59          FDRE (Setup_fdre_C_D)       -0.016     3.529    vga/code_id_reg[4]
  -------------------------------------------------------------------
                         required time                          3.529    
                         arrival time                          -7.230    
  -------------------------------------------------------------------
                         slack                                 -3.701    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.230ns  (logic 0.684ns (8.311%)  route 7.546ns (91.689%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.045ns = ( 3.955 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.051    -1.045    vga/U12/CLK_OUT3
    SLICE_X26Y89         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_fdre_C_Q)         0.310    -0.735 r  vga/U12/v_count_reg[3]/Q
                         net (fo=16, routed)          1.153     0.418    vga/U12/PRow[3]
    SLICE_X24Y88         LUT5 (Prop_lut5_I0_O)        0.164     0.582 r  vga/U12/code_mem[31]_i_4/O
                         net (fo=104, routed)         0.520     1.102    vga/U12/v_count_reg[3]_3
    SLICE_X23Y86         LUT2 (Prop_lut2_I0_O)        0.070     1.172 r  vga/U12/code_mem[31]_i_2/O
                         net (fo=164, routed)         5.124     6.296    core/U1_3/code_mem_reg[31]
    SLICE_X6Y69          LUT6 (Prop_lut6_I2_O)        0.070     6.366 r  core/U1_3/data_buf_reg_0_3_18_23_i_17/O
                         net (fo=2, routed)           0.384     6.749    core/Datao_MEM_reg[20]
    SLICE_X2Y69          LUT6 (Prop_lut6_I1_O)        0.070     6.819 r  core/code_wb[20]_i_1/O
                         net (fo=5, routed)           0.365     7.185    vga/Debug_data[20]
    SLICE_X2Y72          FDRE                                         r  vga/code_id_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.976     3.955    vga/CLK_OUT1
    SLICE_X2Y72          FDRE                                         r  vga/code_id_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.732    
                         clock uncertainty           -0.201     3.530    
    SLICE_X2Y72          FDRE (Setup_fdre_C_D)       -0.010     3.520    vga/code_id_reg[20]
  -------------------------------------------------------------------
                         required time                          3.520    
                         arrival time                          -7.185    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.663ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_mem_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.231ns  (logic 0.684ns (8.310%)  route 7.547ns (91.690%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.045ns = ( 3.955 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.051    -1.045    vga/U12/CLK_OUT3
    SLICE_X26Y89         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_fdre_C_Q)         0.310    -0.735 r  vga/U12/v_count_reg[3]/Q
                         net (fo=16, routed)          1.153     0.418    vga/U12/PRow[3]
    SLICE_X24Y88         LUT5 (Prop_lut5_I0_O)        0.164     0.582 r  vga/U12/code_mem[31]_i_4/O
                         net (fo=104, routed)         0.520     1.102    vga/U12/v_count_reg[3]_3
    SLICE_X23Y86         LUT2 (Prop_lut2_I0_O)        0.070     1.172 r  vga/U12/code_mem[31]_i_2/O
                         net (fo=164, routed)         5.124     6.296    core/U1_3/code_mem_reg[31]
    SLICE_X6Y69          LUT6 (Prop_lut6_I2_O)        0.070     6.366 r  core/U1_3/data_buf_reg_0_3_18_23_i_17/O
                         net (fo=2, routed)           0.384     6.749    core/Datao_MEM_reg[20]
    SLICE_X2Y69          LUT6 (Prop_lut6_I1_O)        0.070     6.819 r  core/code_wb[20]_i_1/O
                         net (fo=5, routed)           0.367     7.186    vga/Debug_data[20]
    SLICE_X3Y72          FDRE                                         r  vga/code_mem_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.976     3.955    vga/CLK_OUT1
    SLICE_X3Y72          FDRE                                         r  vga/code_mem_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.732    
                         clock uncertainty           -0.201     3.530    
    SLICE_X3Y72          FDRE (Setup_fdre_C_D)       -0.008     3.522    vga/code_mem_reg[20]
  -------------------------------------------------------------------
                         required time                          3.522    
                         arrival time                          -7.186    
  -------------------------------------------------------------------
                         slack                                 -3.663    

Slack (VIOLATED) :        -3.650ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_exe_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.211ns  (logic 0.684ns (8.331%)  route 7.527ns (91.669%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.041ns = ( 3.959 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.051    -1.045    vga/U12/CLK_OUT3
    SLICE_X26Y89         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_fdre_C_Q)         0.310    -0.735 r  vga/U12/v_count_reg[3]/Q
                         net (fo=16, routed)          1.153     0.418    vga/U12/PRow[3]
    SLICE_X24Y88         LUT5 (Prop_lut5_I0_O)        0.164     0.582 r  vga/U12/code_mem[31]_i_4/O
                         net (fo=104, routed)         0.520     1.102    vga/U12/v_count_reg[3]_3
    SLICE_X23Y86         LUT2 (Prop_lut2_I0_O)        0.070     1.172 r  vga/U12/code_mem[31]_i_2/O
                         net (fo=164, routed)         5.124     6.296    core/U1_3/code_mem_reg[31]
    SLICE_X6Y69          LUT6 (Prop_lut6_I2_O)        0.070     6.366 r  core/U1_3/data_buf_reg_0_3_18_23_i_17/O
                         net (fo=2, routed)           0.384     6.749    core/Datao_MEM_reg[20]
    SLICE_X2Y69          LUT6 (Prop_lut6_I1_O)        0.070     6.819 r  core/code_wb[20]_i_1/O
                         net (fo=5, routed)           0.346     7.165    vga/Debug_data[20]
    SLICE_X0Y70          FDRE                                         r  vga/code_exe_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.980     3.959    vga/CLK_OUT1
    SLICE_X0Y70          FDRE                                         r  vga/code_exe_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.736    
                         clock uncertainty           -0.201     3.534    
    SLICE_X0Y70          FDRE (Setup_fdre_C_D)       -0.019     3.515    vga/code_exe_reg[20]
  -------------------------------------------------------------------
                         required time                          3.515    
                         arrival time                          -7.165    
  -------------------------------------------------------------------
                         slack                                 -3.650    

Slack (VIOLATED) :        -3.647ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_if_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.215ns  (logic 0.684ns (8.326%)  route 7.531ns (91.674%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.044ns = ( 3.956 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.051    -1.045    vga/U12/CLK_OUT3
    SLICE_X26Y89         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_fdre_C_Q)         0.310    -0.735 r  vga/U12/v_count_reg[3]/Q
                         net (fo=16, routed)          1.153     0.418    vga/U12/PRow[3]
    SLICE_X24Y88         LUT5 (Prop_lut5_I0_O)        0.164     0.582 r  vga/U12/code_mem[31]_i_4/O
                         net (fo=104, routed)         0.520     1.102    vga/U12/v_count_reg[3]_3
    SLICE_X23Y86         LUT2 (Prop_lut2_I0_O)        0.070     1.172 r  vga/U12/code_mem[31]_i_2/O
                         net (fo=164, routed)         5.124     6.296    core/U1_3/code_mem_reg[31]
    SLICE_X6Y69          LUT6 (Prop_lut6_I2_O)        0.070     6.366 r  core/U1_3/data_buf_reg_0_3_18_23_i_17/O
                         net (fo=2, routed)           0.384     6.749    core/Datao_MEM_reg[20]
    SLICE_X2Y69          LUT6 (Prop_lut6_I1_O)        0.070     6.819 r  core/code_wb[20]_i_1/O
                         net (fo=5, routed)           0.351     7.170    vga/Debug_data[20]
    SLICE_X1Y71          FDRE                                         r  vga/code_if_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.977     3.956    vga/CLK_OUT1
    SLICE_X1Y71          FDRE                                         r  vga/code_if_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.733    
                         clock uncertainty           -0.201     3.531    
    SLICE_X1Y71          FDRE (Setup_fdre_C_D)       -0.008     3.523    vga/code_if_reg[20]
  -------------------------------------------------------------------
                         required time                          3.523    
                         arrival time                          -7.170    
  -------------------------------------------------------------------
                         slack                                 -3.647    

Slack (VIOLATED) :        -3.597ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_mem_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.120ns  (logic 0.618ns (7.610%)  route 7.502ns (92.390%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.097ns = ( 3.903 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.043ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.053    -1.043    vga/U12/CLK_OUT3
    SLICE_X24Y90         FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y90         FDRE (Prop_fdre_C_Q)         0.338    -0.705 r  vga/U12/v_count_reg[1]/Q
                         net (fo=18, routed)          1.167     0.462    vga/U12/PRow[1]
    SLICE_X27Y89         LUT6 (Prop_lut6_I3_O)        0.070     0.532 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.346     0.877    vga/U12/G[3]_i_8_n_0
    SLICE_X27Y89         LUT2 (Prop_lut2_I0_O)        0.070     0.947 r  vga/U12/G[3]_i_4/O
                         net (fo=8, routed)           1.174     2.121    vga/U12/G[3]_i_4_n_0
    SLICE_X25Y74         LUT3 (Prop_lut3_I2_O)        0.070     2.191 r  vga/U12/data_buf_reg_0_3_0_5_i_14/O
                         net (fo=171, routed)         4.305     6.496    core/code_mem_reg[0]
    SLICE_X9Y58          LUT6 (Prop_lut6_I3_O)        0.070     6.566 r  core/code_wb[16]_i_1/O
                         net (fo=5, routed)           0.511     7.077    vga/Debug_data[16]
    SLICE_X8Y57          FDRE                                         r  vga/code_mem_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.924     3.903    vga/CLK_OUT1
    SLICE_X8Y57          FDRE                                         r  vga/code_mem_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.680    
                         clock uncertainty           -0.201     3.478    
    SLICE_X8Y57          FDRE (Setup_fdre_C_D)        0.002     3.480    vga/code_mem_reg[16]
  -------------------------------------------------------------------
                         required time                          3.480    
                         arrival time                          -7.077    
  -------------------------------------------------------------------
                         slack                                 -3.597    

Slack (VIOLATED) :        -3.590ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_wb_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.134ns  (logic 0.684ns (8.409%)  route 7.450ns (91.591%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.044ns = ( 3.956 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.051    -1.045    vga/U12/CLK_OUT3
    SLICE_X26Y89         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_fdre_C_Q)         0.310    -0.735 r  vga/U12/v_count_reg[3]/Q
                         net (fo=16, routed)          1.153     0.418    vga/U12/PRow[3]
    SLICE_X24Y88         LUT5 (Prop_lut5_I0_O)        0.164     0.582 r  vga/U12/code_mem[31]_i_4/O
                         net (fo=104, routed)         0.520     1.102    vga/U12/v_count_reg[3]_3
    SLICE_X23Y86         LUT2 (Prop_lut2_I0_O)        0.070     1.172 r  vga/U12/code_mem[31]_i_2/O
                         net (fo=164, routed)         5.124     6.296    core/U1_3/code_mem_reg[31]
    SLICE_X6Y69          LUT6 (Prop_lut6_I2_O)        0.070     6.366 r  core/U1_3/data_buf_reg_0_3_18_23_i_17/O
                         net (fo=2, routed)           0.384     6.749    core/Datao_MEM_reg[20]
    SLICE_X2Y69          LUT6 (Prop_lut6_I1_O)        0.070     6.819 r  core/code_wb[20]_i_1/O
                         net (fo=5, routed)           0.269     7.088    vga/Debug_data[20]
    SLICE_X3Y71          FDRE                                         r  vga/code_wb_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.977     3.956    vga/CLK_OUT1
    SLICE_X3Y71          FDRE                                         r  vga/code_wb_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.733    
                         clock uncertainty           -0.201     3.531    
    SLICE_X3Y71          FDRE (Setup_fdre_C_D)       -0.033     3.498    vga/code_wb_reg[20]
  -------------------------------------------------------------------
                         required time                          3.498    
                         arrival time                          -7.088    
  -------------------------------------------------------------------
                         slack                                 -3.590    

Slack (VIOLATED) :        -3.578ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_if_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.102ns  (logic 0.618ns (7.628%)  route 7.484ns (92.372%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.100ns = ( 3.900 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.043ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.053    -1.043    vga/U12/CLK_OUT3
    SLICE_X24Y90         FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y90         FDRE (Prop_fdre_C_Q)         0.338    -0.705 r  vga/U12/v_count_reg[1]/Q
                         net (fo=18, routed)          1.167     0.462    vga/U12/PRow[1]
    SLICE_X27Y89         LUT6 (Prop_lut6_I3_O)        0.070     0.532 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.346     0.877    vga/U12/G[3]_i_8_n_0
    SLICE_X27Y89         LUT2 (Prop_lut2_I0_O)        0.070     0.947 r  vga/U12/G[3]_i_4/O
                         net (fo=8, routed)           1.174     2.121    vga/U12/G[3]_i_4_n_0
    SLICE_X25Y74         LUT3 (Prop_lut3_I2_O)        0.070     2.191 r  vga/U12/data_buf_reg_0_3_0_5_i_14/O
                         net (fo=171, routed)         4.304     6.495    core/code_mem_reg[0]
    SLICE_X10Y63         LUT6 (Prop_lut6_I3_O)        0.070     6.565 r  core/code_wb[0]_i_1/O
                         net (fo=5, routed)           0.493     7.058    vga/Debug_data[0]
    SLICE_X12Y60         FDRE                                         r  vga/code_if_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.921     3.900    vga/CLK_OUT1
    SLICE_X12Y60         FDRE                                         r  vga/code_if_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.677    
                         clock uncertainty           -0.201     3.475    
    SLICE_X12Y60         FDRE (Setup_fdre_C_D)        0.005     3.480    vga/code_if_reg[0]
  -------------------------------------------------------------------
                         required time                          3.480    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                 -3.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.167ns (16.209%)  route 0.863ns (83.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.881    -0.621    vga/U12/CLK_OUT3
    SLICE_X26Y89         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_fdre_C_Q)         0.132    -0.489 r  vga/U12/v_count_reg[0]/Q
                         net (fo=19, routed)          0.352    -0.137    vga/U12/PRow[0]
    SLICE_X24Y90         LUT3 (Prop_lut3_I2_O)        0.035    -0.102 r  vga/U12/BRAM_PC_VGA_0_i_2/O
                         net (fo=1, routed)           0.511     0.409    vga/FONT_8X16/ADDR[5]
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.206    -0.773    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.547    -0.226    
                         clock uncertainty            0.201    -0.025    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.111     0.086    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.167ns (15.341%)  route 0.922ns (84.659%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.881    -0.621    vga/U12/CLK_OUT3
    SLICE_X26Y89         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_fdre_C_Q)         0.132    -0.489 r  vga/U12/v_count_reg[0]/Q
                         net (fo=19, routed)          0.352    -0.137    vga/U12/PRow[0]
    SLICE_X24Y90         LUT2 (Prop_lut2_I0_O)        0.035    -0.102 r  vga/U12/BRAM_PC_VGA_0_i_3/O
                         net (fo=1, routed)           0.570     0.468    vga/FONT_8X16/ADDR[4]
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.206    -0.773    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.547    -0.226    
                         clock uncertainty            0.201    -0.025    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.159     0.134    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.134    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.167ns (14.487%)  route 0.986ns (85.513%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.881    -0.621    vga/U12/CLK_OUT3
    SLICE_X26Y89         FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_fdre_C_Q)         0.132    -0.489 r  vga/U12/v_count_reg[2]/Q
                         net (fo=18, routed)          0.384    -0.105    vga/U12/PRow[2]
    SLICE_X25Y89         LUT4 (Prop_lut4_I3_O)        0.035    -0.070 r  vga/U12/BRAM_PC_VGA_0_i_1/O
                         net (fo=1, routed)           0.601     0.532    vga/FONT_8X16/ADDR[6]
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.206    -0.773    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.547    -0.226    
                         clock uncertainty            0.201    -0.025    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.159     0.134    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.134    
                         arrival time                           0.532    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.202ns (19.189%)  route 0.851ns (80.811%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.881    -0.621    vga/U12/CLK_OUT3
    SLICE_X25Y89         FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y89         FDRE (Prop_fdre_C_Q)         0.132    -0.489 r  vga/U12/v_count_reg[4]/Q
                         net (fo=11, routed)          0.431    -0.058    vga/U12/PRow[4]
    SLICE_X24Y88         LUT5 (Prop_lut5_I4_O)        0.035    -0.023 f  vga/U12/code_mem[31]_i_4/O
                         net (fo=104, routed)         0.419     0.397    vga/U12/v_count_reg[3]_3
    SLICE_X37Y89         LUT6 (Prop_lut6_I3_O)        0.035     0.432 r  vga/U12/strdata[53]_i_2/O
                         net (fo=1, routed)           0.000     0.432    vga/U12_n_15
    SLICE_X37Y89         FDRE                                         r  vga/strdata_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.152    -0.827    vga/CLK_OUT1
    SLICE_X37Y89         FDRE                                         r  vga/strdata_reg[53]/C
                         clock pessimism              0.547    -0.281    
                         clock uncertainty            0.201    -0.079    
    SLICE_X37Y89         FDRE (Hold_fdre_C_D)         0.102     0.023    vga/strdata_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.432    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.167ns (14.140%)  route 1.014ns (85.860%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.881    -0.621    vga/U12/CLK_OUT3
    SLICE_X26Y89         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_fdre_C_Q)         0.132    -0.489 f  vga/U12/v_count_reg[0]/Q
                         net (fo=19, routed)          0.488    -0.001    vga/U12/PRow[0]
    SLICE_X24Y89         LUT1 (Prop_lut1_I0_O)        0.035     0.034 r  vga/U12/BRAM_PC_VGA_0_i_4/O
                         net (fo=1, routed)           0.526     0.560    vga/FONT_8X16/ADDR[3]
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.206    -0.773    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.547    -0.226    
                         clock uncertainty            0.201    -0.025    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.159     0.134    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.134    
                         arrival time                           0.560    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.272ns (25.051%)  route 0.814ns (74.949%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.879    -0.623    vga/U12/CLK_OUT3
    SLICE_X28Y89         FDRE                                         r  vga/U12/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDRE (Prop_fdre_C_Q)         0.132    -0.491 r  vga/U12/v_count_reg[9]/Q
                         net (fo=8, routed)           0.267    -0.224    vga/U12/PRow[9]
    SLICE_X29Y89         LUT6 (Prop_lut6_I4_O)        0.035    -0.189 r  vga/U12/ascii_code[6]_i_13/O
                         net (fo=1, routed)           0.266     0.077    vga/U12/ascii_code[6]_i_13_n_0
    SLICE_X30Y85         LUT6 (Prop_lut6_I1_O)        0.035     0.112 f  vga/U12/ascii_code[6]_i_5/O
                         net (fo=17, routed)          0.225     0.337    vga/U12/flag117_out
    SLICE_X33Y86         LUT6 (Prop_lut6_I3_O)        0.035     0.372 r  vga/U12/ascii_code[3]_i_3/O
                         net (fo=1, routed)           0.056     0.428    vga/U12/ascii_code[3]_i_3_n_0
    SLICE_X33Y86         LUT6 (Prop_lut6_I1_O)        0.035     0.463 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     0.463    vga/U12_n_40
    SLICE_X33Y86         FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.154    -0.825    vga/CLK_OUT1
    SLICE_X33Y86         FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism              0.547    -0.279    
                         clock uncertainty            0.201    -0.077    
    SLICE_X33Y86         FDRE (Hold_fdre_C_D)         0.102     0.025    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.463    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.167ns (15.700%)  route 0.897ns (84.300%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.876    -0.626    vga/U12/CLK_OUT3
    SLICE_X27Y68         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y68         FDRE (Prop_fdre_C_Q)         0.132    -0.494 f  vga/U12/h_count_reg[2]/Q
                         net (fo=28, routed)          0.546     0.052    vga/U12/h_count_reg_n_0_[2]
    SLICE_X24Y77         LUT5 (Prop_lut5_I2_O)        0.035     0.087 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=44, routed)          0.351     0.438    vga/data_buf_reg_0_3_18_23/WE
    SLICE_X22Y76         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.154    -0.825    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y76         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
                         clock pessimism              0.547    -0.279    
                         clock uncertainty            0.201    -0.077    
    SLICE_X22Y76         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.063    -0.014    vga/data_buf_reg_0_3_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.167ns (15.700%)  route 0.897ns (84.300%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.876    -0.626    vga/U12/CLK_OUT3
    SLICE_X27Y68         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y68         FDRE (Prop_fdre_C_Q)         0.132    -0.494 f  vga/U12/h_count_reg[2]/Q
                         net (fo=28, routed)          0.546     0.052    vga/U12/h_count_reg_n_0_[2]
    SLICE_X24Y77         LUT5 (Prop_lut5_I2_O)        0.035     0.087 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=44, routed)          0.351     0.438    vga/data_buf_reg_0_3_18_23/WE
    SLICE_X22Y76         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.154    -0.825    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y76         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
                         clock pessimism              0.547    -0.279    
                         clock uncertainty            0.201    -0.077    
    SLICE_X22Y76         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.063    -0.014    vga/data_buf_reg_0_3_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.167ns (15.700%)  route 0.897ns (84.300%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.876    -0.626    vga/U12/CLK_OUT3
    SLICE_X27Y68         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y68         FDRE (Prop_fdre_C_Q)         0.132    -0.494 f  vga/U12/h_count_reg[2]/Q
                         net (fo=28, routed)          0.546     0.052    vga/U12/h_count_reg_n_0_[2]
    SLICE_X24Y77         LUT5 (Prop_lut5_I2_O)        0.035     0.087 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=44, routed)          0.351     0.438    vga/data_buf_reg_0_3_18_23/WE
    SLICE_X22Y76         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.154    -0.825    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y76         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/CLK
                         clock pessimism              0.547    -0.279    
                         clock uncertainty            0.201    -0.077    
    SLICE_X22Y76         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.063    -0.014    vga/data_buf_reg_0_3_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.167ns (15.700%)  route 0.897ns (84.300%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.876    -0.626    vga/U12/CLK_OUT3
    SLICE_X27Y68         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y68         FDRE (Prop_fdre_C_Q)         0.132    -0.494 f  vga/U12/h_count_reg[2]/Q
                         net (fo=28, routed)          0.546     0.052    vga/U12/h_count_reg_n_0_[2]
    SLICE_X24Y77         LUT5 (Prop_lut5_I2_O)        0.035     0.087 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=44, routed)          0.351     0.438    vga/data_buf_reg_0_3_18_23/WE
    SLICE_X22Y76         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.154    -0.825    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y76         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/CLK
                         clock pessimism              0.547    -0.279    
                         clock uncertainty            0.201    -0.077    
    SLICE_X22Y76         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.063    -0.014    vga/data_buf_reg_0_3_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.452    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :          194  Failing Endpoints,  Worst Slack      -10.017ns,  Total Violation    -1695.191ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.582ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.017ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_exe_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.452ns  (logic 1.901ns (16.599%)  route 9.551ns (83.401%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -3.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.102ns = ( 3.898 - 5.000 ) 
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        2.272     2.034    core/reg_EXE_MEM/debug_clk
    SLICE_X29Y44         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.338     2.372 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__8/Q
                         net (fo=120, routed)         1.095     3.466    core/data_ram/data_reg[11][6]_0
    SLICE_X24Y36         LUT6 (Prop_lut6_I2_O)        0.070     3.536 r  core/data_ram/i___223_i_8/O
                         net (fo=1, routed)           0.000     3.536    core/data_ram/i___223_i_8_n_0
    SLICE_X24Y36         MUXF7 (Prop_muxf7_I0_O)      0.171     3.707 r  core/data_ram/i___223_i_3/O
                         net (fo=2, routed)           1.244     4.951    core/data_ram/i___223_i_3_n_0
    SLICE_X21Y62         LUT6 (Prop_lut6_I4_O)        0.177     5.128 r  core/data_ram/i___223/O
                         net (fo=2, routed)           0.347     5.475    core/data_ram/i___223_n_0
    SLICE_X19Y62         LUT6 (Prop_lut6_I5_O)        0.070     5.545 f  core/data_ram/MDR_WB[31]_i_2/O
                         net (fo=20, routed)          1.331     6.875    core/data_ram/MDR_WB[31]_i_2_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I3_O)        0.070     6.945 r  core/data_ram/MDR_WB[20]_i_1/O
                         net (fo=5, routed)           0.505     7.451    core/hazard_unit/A_EX_reg[31]_0[19]
    SLICE_X25Y61         LUT6 (Prop_lut6_I5_O)        0.070     7.521 r  core/hazard_unit/B_EX[20]_i_2/O
                         net (fo=1, routed)           0.511     8.032    core/hazard_unit/B_EX[20]_i_2_n_0
    SLICE_X21Y60         LUT5 (Prop_lut5_I0_O)        0.070     8.102 r  core/hazard_unit/B_EX[20]_i_1/O
                         net (fo=4, routed)           0.860     8.962    core/hazard_unit/rs2_data_ID[20]
    SLICE_X17Y60         LUT4 (Prop_lut4_I2_O)        0.070     9.032 r  core/hazard_unit/Q[31]_i_44/O
                         net (fo=1, routed)           0.000     9.032    core/cmp_ID/Q_reg[31]_i_18_1[2]
    SLICE_X17Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.305     9.337 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.337    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X17Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070     9.407 r  core/cmp_ID/Q_reg[31]_i_18/CO[3]
                         net (fo=2, routed)           0.694    10.101    core/hazard_unit/CO[0]
    SLICE_X14Y65         LUT3 (Prop_lut3_I0_O)        0.070    10.171 r  core/hazard_unit/Q[31]_i_16/O
                         net (fo=1, routed)           0.342    10.513    core/hazard_unit/cmp_ID/res_LT
    SLICE_X14Y63         LUT6 (Prop_lut6_I3_O)        0.070    10.583 r  core/hazard_unit/Q[31]_i_5/O
                         net (fo=33, routed)          0.433    11.016    core/ctrl/cmp_res_ID
    SLICE_X8Y64          LUT5 (Prop_lut5_I4_O)        0.070    11.086 r  core/ctrl/i_/IR_ID[31]_i_3/O
                         net (fo=60, routed)          1.163    12.250    core/U1_3/Branch_ctrl
    SLICE_X17Y84         LUT6 (Prop_lut6_I1_O)        0.070    12.320 r  core/U1_3/code_wb[30]_i_11/O
                         net (fo=1, routed)           0.224    12.543    core/U1_3/code_wb[30]_i_11_n_0
    SLICE_X16Y85         LUT6 (Prop_lut6_I5_O)        0.070    12.613 r  core/U1_3/code_wb[30]_i_3/O
                         net (fo=2, routed)           0.324    12.938    core/Datao_MEM_reg[30]
    SLICE_X15Y85         LUT6 (Prop_lut6_I1_O)        0.070    13.008 r  core/code_wb[30]_i_1/O
                         net (fo=5, routed)           0.478    13.486    vga/Debug_data[30]
    SLICE_X16Y86         FDRE                                         r  vga/code_exe_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.919     3.898    vga/CLK_OUT1
    SLICE_X16Y86         FDRE                                         r  vga/code_exe_reg[30]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.675    
                         clock uncertainty           -0.215     3.460    
    SLICE_X16Y86         FDRE (Setup_fdre_C_D)        0.009     3.469    vga/code_exe_reg[30]
  -------------------------------------------------------------------
                         required time                          3.469    
                         arrival time                         -13.486    
  -------------------------------------------------------------------
                         slack                                -10.017    

Slack (VIOLATED) :        -9.982ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.389ns  (logic 1.901ns (16.691%)  route 9.488ns (83.309%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -3.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.107ns = ( 3.893 - 5.000 ) 
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        2.272     2.034    core/reg_EXE_MEM/debug_clk
    SLICE_X29Y44         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.338     2.372 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__8/Q
                         net (fo=120, routed)         1.095     3.466    core/data_ram/data_reg[11][6]_0
    SLICE_X24Y36         LUT6 (Prop_lut6_I2_O)        0.070     3.536 r  core/data_ram/i___223_i_8/O
                         net (fo=1, routed)           0.000     3.536    core/data_ram/i___223_i_8_n_0
    SLICE_X24Y36         MUXF7 (Prop_muxf7_I0_O)      0.171     3.707 r  core/data_ram/i___223_i_3/O
                         net (fo=2, routed)           1.244     4.951    core/data_ram/i___223_i_3_n_0
    SLICE_X21Y62         LUT6 (Prop_lut6_I4_O)        0.177     5.128 r  core/data_ram/i___223/O
                         net (fo=2, routed)           0.347     5.475    core/data_ram/i___223_n_0
    SLICE_X19Y62         LUT6 (Prop_lut6_I5_O)        0.070     5.545 f  core/data_ram/MDR_WB[31]_i_2/O
                         net (fo=20, routed)          1.331     6.875    core/data_ram/MDR_WB[31]_i_2_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I3_O)        0.070     6.945 r  core/data_ram/MDR_WB[20]_i_1/O
                         net (fo=5, routed)           0.505     7.451    core/hazard_unit/A_EX_reg[31]_0[19]
    SLICE_X25Y61         LUT6 (Prop_lut6_I5_O)        0.070     7.521 r  core/hazard_unit/B_EX[20]_i_2/O
                         net (fo=1, routed)           0.511     8.032    core/hazard_unit/B_EX[20]_i_2_n_0
    SLICE_X21Y60         LUT5 (Prop_lut5_I0_O)        0.070     8.102 r  core/hazard_unit/B_EX[20]_i_1/O
                         net (fo=4, routed)           0.860     8.962    core/hazard_unit/rs2_data_ID[20]
    SLICE_X17Y60         LUT4 (Prop_lut4_I2_O)        0.070     9.032 r  core/hazard_unit/Q[31]_i_44/O
                         net (fo=1, routed)           0.000     9.032    core/cmp_ID/Q_reg[31]_i_18_1[2]
    SLICE_X17Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.305     9.337 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.337    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X17Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070     9.407 r  core/cmp_ID/Q_reg[31]_i_18/CO[3]
                         net (fo=2, routed)           0.694    10.101    core/hazard_unit/CO[0]
    SLICE_X14Y65         LUT3 (Prop_lut3_I0_O)        0.070    10.171 r  core/hazard_unit/Q[31]_i_16/O
                         net (fo=1, routed)           0.342    10.513    core/hazard_unit/cmp_ID/res_LT
    SLICE_X14Y63         LUT6 (Prop_lut6_I3_O)        0.070    10.583 r  core/hazard_unit/Q[31]_i_5/O
                         net (fo=33, routed)          0.433    11.016    core/ctrl/cmp_res_ID
    SLICE_X8Y64          LUT5 (Prop_lut5_I4_O)        0.070    11.086 r  core/ctrl/i_/IR_ID[31]_i_3/O
                         net (fo=60, routed)          1.043    12.130    core/U1_3/Branch_ctrl
    SLICE_X14Y79         LUT6 (Prop_lut6_I1_O)        0.070    12.200 r  core/U1_3/data_buf_reg_0_3_24_29_i_52/O
                         net (fo=1, routed)           0.250    12.450    core/U1_3/data_buf_reg_0_3_24_29_i_52_n_0
    SLICE_X16Y79         LUT6 (Prop_lut6_I5_O)        0.070    12.520 r  core/U1_3/data_buf_reg_0_3_24_29_i_14/O
                         net (fo=2, routed)           0.322    12.841    core/Datao_MEM_reg[27]
    SLICE_X19Y80         LUT6 (Prop_lut6_I1_O)        0.070    12.911 r  core/code_wb[27]_i_1/O
                         net (fo=5, routed)           0.512    13.423    vga/Debug_data[27]
    SLICE_X19Y82         FDRE                                         r  vga/code_mem_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.914     3.893    vga/CLK_OUT1
    SLICE_X19Y82         FDRE                                         r  vga/code_mem_reg[27]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.670    
                         clock uncertainty           -0.215     3.455    
    SLICE_X19Y82         FDRE (Setup_fdre_C_D)       -0.014     3.441    vga/code_mem_reg[27]
  -------------------------------------------------------------------
                         required time                          3.441    
                         arrival time                         -13.423    
  -------------------------------------------------------------------
                         slack                                 -9.982    

Slack (VIOLATED) :        -9.963ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_wb_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.372ns  (logic 1.901ns (16.716%)  route 9.471ns (83.284%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -3.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.105ns = ( 3.895 - 5.000 ) 
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        2.272     2.034    core/reg_EXE_MEM/debug_clk
    SLICE_X29Y44         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.338     2.372 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__8/Q
                         net (fo=120, routed)         1.095     3.466    core/data_ram/data_reg[11][6]_0
    SLICE_X24Y36         LUT6 (Prop_lut6_I2_O)        0.070     3.536 r  core/data_ram/i___223_i_8/O
                         net (fo=1, routed)           0.000     3.536    core/data_ram/i___223_i_8_n_0
    SLICE_X24Y36         MUXF7 (Prop_muxf7_I0_O)      0.171     3.707 r  core/data_ram/i___223_i_3/O
                         net (fo=2, routed)           1.244     4.951    core/data_ram/i___223_i_3_n_0
    SLICE_X21Y62         LUT6 (Prop_lut6_I4_O)        0.177     5.128 r  core/data_ram/i___223/O
                         net (fo=2, routed)           0.347     5.475    core/data_ram/i___223_n_0
    SLICE_X19Y62         LUT6 (Prop_lut6_I5_O)        0.070     5.545 f  core/data_ram/MDR_WB[31]_i_2/O
                         net (fo=20, routed)          1.331     6.875    core/data_ram/MDR_WB[31]_i_2_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I3_O)        0.070     6.945 r  core/data_ram/MDR_WB[20]_i_1/O
                         net (fo=5, routed)           0.505     7.451    core/hazard_unit/A_EX_reg[31]_0[19]
    SLICE_X25Y61         LUT6 (Prop_lut6_I5_O)        0.070     7.521 r  core/hazard_unit/B_EX[20]_i_2/O
                         net (fo=1, routed)           0.511     8.032    core/hazard_unit/B_EX[20]_i_2_n_0
    SLICE_X21Y60         LUT5 (Prop_lut5_I0_O)        0.070     8.102 r  core/hazard_unit/B_EX[20]_i_1/O
                         net (fo=4, routed)           0.860     8.962    core/hazard_unit/rs2_data_ID[20]
    SLICE_X17Y60         LUT4 (Prop_lut4_I2_O)        0.070     9.032 r  core/hazard_unit/Q[31]_i_44/O
                         net (fo=1, routed)           0.000     9.032    core/cmp_ID/Q_reg[31]_i_18_1[2]
    SLICE_X17Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.305     9.337 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.337    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X17Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070     9.407 r  core/cmp_ID/Q_reg[31]_i_18/CO[3]
                         net (fo=2, routed)           0.694    10.101    core/hazard_unit/CO[0]
    SLICE_X14Y65         LUT3 (Prop_lut3_I0_O)        0.070    10.171 r  core/hazard_unit/Q[31]_i_16/O
                         net (fo=1, routed)           0.342    10.513    core/hazard_unit/cmp_ID/res_LT
    SLICE_X14Y63         LUT6 (Prop_lut6_I3_O)        0.070    10.583 r  core/hazard_unit/Q[31]_i_5/O
                         net (fo=33, routed)          0.433    11.016    core/ctrl/cmp_res_ID
    SLICE_X8Y64          LUT5 (Prop_lut5_I4_O)        0.070    11.086 r  core/ctrl/i_/IR_ID[31]_i_3/O
                         net (fo=60, routed)          0.764    11.850    core/U1_3/Branch_ctrl
    SLICE_X14Y73         LUT6 (Prop_lut6_I1_O)        0.070    11.920 r  core/U1_3/code_wb[31]_i_14/O
                         net (fo=1, routed)           0.305    12.225    core/U1_3/code_wb[31]_i_14_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I5_O)        0.070    12.295 r  core/U1_3/code_wb[31]_i_6/O
                         net (fo=2, routed)           0.457    12.752    core/Datao_MEM_reg[31]
    SLICE_X15Y77         LUT6 (Prop_lut6_I1_O)        0.070    12.822 r  core/code_wb[31]_i_2/O
                         net (fo=5, routed)           0.584    13.406    vga/Debug_data[31]
    SLICE_X15Y83         FDRE                                         r  vga/code_wb_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.916     3.895    vga/CLK_OUT1
    SLICE_X15Y83         FDRE                                         r  vga/code_wb_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.672    
                         clock uncertainty           -0.215     3.457    
    SLICE_X15Y83         FDRE (Setup_fdre_C_D)       -0.014     3.443    vga/code_wb_reg[31]
  -------------------------------------------------------------------
                         required time                          3.443    
                         arrival time                         -13.406    
  -------------------------------------------------------------------
                         slack                                 -9.963    

Slack (VIOLATED) :        -9.950ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.426ns  (logic 1.901ns (16.638%)  route 9.525ns (83.362%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.045ns = ( 3.955 - 5.000 ) 
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        2.272     2.034    core/reg_EXE_MEM/debug_clk
    SLICE_X29Y44         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.338     2.372 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__8/Q
                         net (fo=120, routed)         1.095     3.466    core/data_ram/data_reg[11][6]_0
    SLICE_X24Y36         LUT6 (Prop_lut6_I2_O)        0.070     3.536 r  core/data_ram/i___223_i_8/O
                         net (fo=1, routed)           0.000     3.536    core/data_ram/i___223_i_8_n_0
    SLICE_X24Y36         MUXF7 (Prop_muxf7_I0_O)      0.171     3.707 r  core/data_ram/i___223_i_3/O
                         net (fo=2, routed)           1.244     4.951    core/data_ram/i___223_i_3_n_0
    SLICE_X21Y62         LUT6 (Prop_lut6_I4_O)        0.177     5.128 r  core/data_ram/i___223/O
                         net (fo=2, routed)           0.347     5.475    core/data_ram/i___223_n_0
    SLICE_X19Y62         LUT6 (Prop_lut6_I5_O)        0.070     5.545 f  core/data_ram/MDR_WB[31]_i_2/O
                         net (fo=20, routed)          1.331     6.875    core/data_ram/MDR_WB[31]_i_2_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I3_O)        0.070     6.945 r  core/data_ram/MDR_WB[20]_i_1/O
                         net (fo=5, routed)           0.505     7.451    core/hazard_unit/A_EX_reg[31]_0[19]
    SLICE_X25Y61         LUT6 (Prop_lut6_I5_O)        0.070     7.521 r  core/hazard_unit/B_EX[20]_i_2/O
                         net (fo=1, routed)           0.511     8.032    core/hazard_unit/B_EX[20]_i_2_n_0
    SLICE_X21Y60         LUT5 (Prop_lut5_I0_O)        0.070     8.102 r  core/hazard_unit/B_EX[20]_i_1/O
                         net (fo=4, routed)           0.860     8.962    core/hazard_unit/rs2_data_ID[20]
    SLICE_X17Y60         LUT4 (Prop_lut4_I2_O)        0.070     9.032 r  core/hazard_unit/Q[31]_i_44/O
                         net (fo=1, routed)           0.000     9.032    core/cmp_ID/Q_reg[31]_i_18_1[2]
    SLICE_X17Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.305     9.337 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.337    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X17Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070     9.407 r  core/cmp_ID/Q_reg[31]_i_18/CO[3]
                         net (fo=2, routed)           0.694    10.101    core/hazard_unit/CO[0]
    SLICE_X14Y65         LUT3 (Prop_lut3_I0_O)        0.070    10.171 r  core/hazard_unit/Q[31]_i_16/O
                         net (fo=1, routed)           0.342    10.513    core/hazard_unit/cmp_ID/res_LT
    SLICE_X14Y63         LUT6 (Prop_lut6_I3_O)        0.070    10.583 r  core/hazard_unit/Q[31]_i_5/O
                         net (fo=33, routed)          0.433    11.016    core/ctrl/cmp_res_ID
    SLICE_X8Y64          LUT5 (Prop_lut5_I4_O)        0.070    11.086 r  core/ctrl/i_/IR_ID[31]_i_3/O
                         net (fo=60, routed)          0.608    11.695    core/U1_3/Branch_ctrl
    SLICE_X9Y64          LUT6 (Prop_lut6_I1_O)        0.070    11.765 r  core/U1_3/data_buf_reg_0_3_18_23_i_84/O
                         net (fo=1, routed)           0.550    12.314    core/U1_3/data_buf_reg_0_3_18_23_i_84_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I5_O)        0.070    12.384 r  core/U1_3/data_buf_reg_0_3_18_23_i_23/O
                         net (fo=2, routed)           0.427    12.811    core/Datao_MEM_reg[22]
    SLICE_X5Y71          LUT6 (Prop_lut6_I1_O)        0.070    12.881 r  core/code_wb[22]_i_1/O
                         net (fo=5, routed)           0.578    13.459    vga/Debug_data[22]
    SLICE_X3Y72          FDRE                                         r  vga/code_mem_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.976     3.955    vga/CLK_OUT1
    SLICE_X3Y72          FDRE                                         r  vga/code_mem_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.732    
                         clock uncertainty           -0.215     3.517    
    SLICE_X3Y72          FDRE (Setup_fdre_C_D)       -0.008     3.509    vga/code_mem_reg[22]
  -------------------------------------------------------------------
                         required time                          3.509    
                         arrival time                         -13.459    
  -------------------------------------------------------------------
                         slack                                 -9.950    

Slack (VIOLATED) :        -9.915ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_id_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.435ns  (logic 1.901ns (16.625%)  route 9.534ns (83.375%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.045ns = ( 3.955 - 5.000 ) 
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        2.272     2.034    core/reg_EXE_MEM/debug_clk
    SLICE_X29Y44         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.338     2.372 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__8/Q
                         net (fo=120, routed)         1.095     3.466    core/data_ram/data_reg[11][6]_0
    SLICE_X24Y36         LUT6 (Prop_lut6_I2_O)        0.070     3.536 r  core/data_ram/i___223_i_8/O
                         net (fo=1, routed)           0.000     3.536    core/data_ram/i___223_i_8_n_0
    SLICE_X24Y36         MUXF7 (Prop_muxf7_I0_O)      0.171     3.707 r  core/data_ram/i___223_i_3/O
                         net (fo=2, routed)           1.244     4.951    core/data_ram/i___223_i_3_n_0
    SLICE_X21Y62         LUT6 (Prop_lut6_I4_O)        0.177     5.128 r  core/data_ram/i___223/O
                         net (fo=2, routed)           0.347     5.475    core/data_ram/i___223_n_0
    SLICE_X19Y62         LUT6 (Prop_lut6_I5_O)        0.070     5.545 f  core/data_ram/MDR_WB[31]_i_2/O
                         net (fo=20, routed)          1.331     6.875    core/data_ram/MDR_WB[31]_i_2_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I3_O)        0.070     6.945 r  core/data_ram/MDR_WB[20]_i_1/O
                         net (fo=5, routed)           0.505     7.451    core/hazard_unit/A_EX_reg[31]_0[19]
    SLICE_X25Y61         LUT6 (Prop_lut6_I5_O)        0.070     7.521 r  core/hazard_unit/B_EX[20]_i_2/O
                         net (fo=1, routed)           0.511     8.032    core/hazard_unit/B_EX[20]_i_2_n_0
    SLICE_X21Y60         LUT5 (Prop_lut5_I0_O)        0.070     8.102 r  core/hazard_unit/B_EX[20]_i_1/O
                         net (fo=4, routed)           0.860     8.962    core/hazard_unit/rs2_data_ID[20]
    SLICE_X17Y60         LUT4 (Prop_lut4_I2_O)        0.070     9.032 r  core/hazard_unit/Q[31]_i_44/O
                         net (fo=1, routed)           0.000     9.032    core/cmp_ID/Q_reg[31]_i_18_1[2]
    SLICE_X17Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.305     9.337 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.337    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X17Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070     9.407 r  core/cmp_ID/Q_reg[31]_i_18/CO[3]
                         net (fo=2, routed)           0.694    10.101    core/hazard_unit/CO[0]
    SLICE_X14Y65         LUT3 (Prop_lut3_I0_O)        0.070    10.171 r  core/hazard_unit/Q[31]_i_16/O
                         net (fo=1, routed)           0.342    10.513    core/hazard_unit/cmp_ID/res_LT
    SLICE_X14Y63         LUT6 (Prop_lut6_I3_O)        0.070    10.583 r  core/hazard_unit/Q[31]_i_5/O
                         net (fo=33, routed)          0.433    11.016    core/ctrl/cmp_res_ID
    SLICE_X8Y64          LUT5 (Prop_lut5_I4_O)        0.070    11.086 r  core/ctrl/i_/IR_ID[31]_i_3/O
                         net (fo=60, routed)          0.608    11.695    core/U1_3/Branch_ctrl
    SLICE_X9Y64          LUT6 (Prop_lut6_I1_O)        0.070    11.765 r  core/U1_3/data_buf_reg_0_3_18_23_i_84/O
                         net (fo=1, routed)           0.550    12.314    core/U1_3/data_buf_reg_0_3_18_23_i_84_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I5_O)        0.070    12.384 r  core/U1_3/data_buf_reg_0_3_18_23_i_23/O
                         net (fo=2, routed)           0.427    12.811    core/Datao_MEM_reg[22]
    SLICE_X5Y71          LUT6 (Prop_lut6_I1_O)        0.070    12.881 r  core/code_wb[22]_i_1/O
                         net (fo=5, routed)           0.587    13.468    vga/Debug_data[22]
    SLICE_X2Y72          FDRE                                         r  vga/code_id_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.976     3.955    vga/CLK_OUT1
    SLICE_X2Y72          FDRE                                         r  vga/code_id_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.732    
                         clock uncertainty           -0.215     3.517    
    SLICE_X2Y72          FDRE (Setup_fdre_C_D)        0.036     3.553    vga/code_id_reg[22]
  -------------------------------------------------------------------
                         required time                          3.553    
                         arrival time                         -13.468    
  -------------------------------------------------------------------
                         slack                                 -9.915    

Slack (VIOLATED) :        -9.911ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_wb_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.344ns  (logic 1.901ns (16.758%)  route 9.443ns (83.242%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -3.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.101ns = ( 3.899 - 5.000 ) 
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        2.272     2.034    core/reg_EXE_MEM/debug_clk
    SLICE_X29Y44         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.338     2.372 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__8/Q
                         net (fo=120, routed)         1.095     3.466    core/data_ram/data_reg[11][6]_0
    SLICE_X24Y36         LUT6 (Prop_lut6_I2_O)        0.070     3.536 r  core/data_ram/i___223_i_8/O
                         net (fo=1, routed)           0.000     3.536    core/data_ram/i___223_i_8_n_0
    SLICE_X24Y36         MUXF7 (Prop_muxf7_I0_O)      0.171     3.707 r  core/data_ram/i___223_i_3/O
                         net (fo=2, routed)           1.244     4.951    core/data_ram/i___223_i_3_n_0
    SLICE_X21Y62         LUT6 (Prop_lut6_I4_O)        0.177     5.128 r  core/data_ram/i___223/O
                         net (fo=2, routed)           0.347     5.475    core/data_ram/i___223_n_0
    SLICE_X19Y62         LUT6 (Prop_lut6_I5_O)        0.070     5.545 f  core/data_ram/MDR_WB[31]_i_2/O
                         net (fo=20, routed)          1.331     6.875    core/data_ram/MDR_WB[31]_i_2_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I3_O)        0.070     6.945 r  core/data_ram/MDR_WB[20]_i_1/O
                         net (fo=5, routed)           0.505     7.451    core/hazard_unit/A_EX_reg[31]_0[19]
    SLICE_X25Y61         LUT6 (Prop_lut6_I5_O)        0.070     7.521 r  core/hazard_unit/B_EX[20]_i_2/O
                         net (fo=1, routed)           0.511     8.032    core/hazard_unit/B_EX[20]_i_2_n_0
    SLICE_X21Y60         LUT5 (Prop_lut5_I0_O)        0.070     8.102 r  core/hazard_unit/B_EX[20]_i_1/O
                         net (fo=4, routed)           0.860     8.962    core/hazard_unit/rs2_data_ID[20]
    SLICE_X17Y60         LUT4 (Prop_lut4_I2_O)        0.070     9.032 r  core/hazard_unit/Q[31]_i_44/O
                         net (fo=1, routed)           0.000     9.032    core/cmp_ID/Q_reg[31]_i_18_1[2]
    SLICE_X17Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.305     9.337 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.337    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X17Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070     9.407 r  core/cmp_ID/Q_reg[31]_i_18/CO[3]
                         net (fo=2, routed)           0.694    10.101    core/hazard_unit/CO[0]
    SLICE_X14Y65         LUT3 (Prop_lut3_I0_O)        0.070    10.171 r  core/hazard_unit/Q[31]_i_16/O
                         net (fo=1, routed)           0.342    10.513    core/hazard_unit/cmp_ID/res_LT
    SLICE_X14Y63         LUT6 (Prop_lut6_I3_O)        0.070    10.583 r  core/hazard_unit/Q[31]_i_5/O
                         net (fo=33, routed)          0.433    11.016    core/ctrl/cmp_res_ID
    SLICE_X8Y64          LUT5 (Prop_lut5_I4_O)        0.070    11.086 r  core/ctrl/i_/IR_ID[31]_i_3/O
                         net (fo=60, routed)          1.163    12.250    core/U1_3/Branch_ctrl
    SLICE_X17Y84         LUT6 (Prop_lut6_I1_O)        0.070    12.320 r  core/U1_3/code_wb[30]_i_11/O
                         net (fo=1, routed)           0.224    12.543    core/U1_3/code_wb[30]_i_11_n_0
    SLICE_X16Y85         LUT6 (Prop_lut6_I5_O)        0.070    12.613 r  core/U1_3/code_wb[30]_i_3/O
                         net (fo=2, routed)           0.324    12.938    core/Datao_MEM_reg[30]
    SLICE_X15Y85         LUT6 (Prop_lut6_I1_O)        0.070    13.008 r  core/code_wb[30]_i_1/O
                         net (fo=5, routed)           0.370    13.378    vga/Debug_data[30]
    SLICE_X14Y87         FDRE                                         r  vga/code_wb_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.920     3.899    vga/CLK_OUT1
    SLICE_X14Y87         FDRE                                         r  vga/code_wb_reg[30]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.676    
                         clock uncertainty           -0.215     3.461    
    SLICE_X14Y87         FDRE (Setup_fdre_C_D)        0.006     3.467    vga/code_wb_reg[30]
  -------------------------------------------------------------------
                         required time                          3.467    
                         arrival time                         -13.378    
  -------------------------------------------------------------------
                         slack                                 -9.911    

Slack (VIOLATED) :        -9.885ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_if_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.317ns  (logic 1.901ns (16.798%)  route 9.416ns (83.202%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -3.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.106ns = ( 3.894 - 5.000 ) 
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        2.272     2.034    core/reg_EXE_MEM/debug_clk
    SLICE_X29Y44         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.338     2.372 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__8/Q
                         net (fo=120, routed)         1.095     3.466    core/data_ram/data_reg[11][6]_0
    SLICE_X24Y36         LUT6 (Prop_lut6_I2_O)        0.070     3.536 r  core/data_ram/i___223_i_8/O
                         net (fo=1, routed)           0.000     3.536    core/data_ram/i___223_i_8_n_0
    SLICE_X24Y36         MUXF7 (Prop_muxf7_I0_O)      0.171     3.707 r  core/data_ram/i___223_i_3/O
                         net (fo=2, routed)           1.244     4.951    core/data_ram/i___223_i_3_n_0
    SLICE_X21Y62         LUT6 (Prop_lut6_I4_O)        0.177     5.128 r  core/data_ram/i___223/O
                         net (fo=2, routed)           0.347     5.475    core/data_ram/i___223_n_0
    SLICE_X19Y62         LUT6 (Prop_lut6_I5_O)        0.070     5.545 f  core/data_ram/MDR_WB[31]_i_2/O
                         net (fo=20, routed)          1.331     6.875    core/data_ram/MDR_WB[31]_i_2_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I3_O)        0.070     6.945 r  core/data_ram/MDR_WB[20]_i_1/O
                         net (fo=5, routed)           0.505     7.451    core/hazard_unit/A_EX_reg[31]_0[19]
    SLICE_X25Y61         LUT6 (Prop_lut6_I5_O)        0.070     7.521 r  core/hazard_unit/B_EX[20]_i_2/O
                         net (fo=1, routed)           0.511     8.032    core/hazard_unit/B_EX[20]_i_2_n_0
    SLICE_X21Y60         LUT5 (Prop_lut5_I0_O)        0.070     8.102 r  core/hazard_unit/B_EX[20]_i_1/O
                         net (fo=4, routed)           0.860     8.962    core/hazard_unit/rs2_data_ID[20]
    SLICE_X17Y60         LUT4 (Prop_lut4_I2_O)        0.070     9.032 r  core/hazard_unit/Q[31]_i_44/O
                         net (fo=1, routed)           0.000     9.032    core/cmp_ID/Q_reg[31]_i_18_1[2]
    SLICE_X17Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.305     9.337 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.337    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X17Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070     9.407 r  core/cmp_ID/Q_reg[31]_i_18/CO[3]
                         net (fo=2, routed)           0.694    10.101    core/hazard_unit/CO[0]
    SLICE_X14Y65         LUT3 (Prop_lut3_I0_O)        0.070    10.171 r  core/hazard_unit/Q[31]_i_16/O
                         net (fo=1, routed)           0.342    10.513    core/hazard_unit/cmp_ID/res_LT
    SLICE_X14Y63         LUT6 (Prop_lut6_I3_O)        0.070    10.583 r  core/hazard_unit/Q[31]_i_5/O
                         net (fo=33, routed)          0.433    11.016    core/ctrl/cmp_res_ID
    SLICE_X8Y64          LUT5 (Prop_lut5_I4_O)        0.070    11.086 r  core/ctrl/i_/IR_ID[31]_i_3/O
                         net (fo=60, routed)          0.764    11.850    core/U1_3/Branch_ctrl
    SLICE_X14Y73         LUT6 (Prop_lut6_I1_O)        0.070    11.920 r  core/U1_3/code_wb[31]_i_14/O
                         net (fo=1, routed)           0.305    12.225    core/U1_3/code_wb[31]_i_14_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I5_O)        0.070    12.295 r  core/U1_3/code_wb[31]_i_6/O
                         net (fo=2, routed)           0.457    12.752    core/Datao_MEM_reg[31]
    SLICE_X15Y77         LUT6 (Prop_lut6_I1_O)        0.070    12.822 r  core/code_wb[31]_i_2/O
                         net (fo=5, routed)           0.529    13.350    vga/Debug_data[31]
    SLICE_X16Y83         FDRE                                         r  vga/code_if_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.915     3.894    vga/CLK_OUT1
    SLICE_X16Y83         FDRE                                         r  vga/code_if_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.671    
                         clock uncertainty           -0.215     3.456    
    SLICE_X16Y83         FDRE (Setup_fdre_C_D)        0.009     3.465    vga/code_if_reg[31]
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                         -13.350    
  -------------------------------------------------------------------
                         slack                                 -9.885    

Slack (VIOLATED) :        -9.872ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_wb_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.273ns  (logic 1.901ns (16.864%)  route 9.372ns (83.136%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -3.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.111ns = ( 3.889 - 5.000 ) 
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        2.272     2.034    core/reg_EXE_MEM/debug_clk
    SLICE_X29Y44         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.338     2.372 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__8/Q
                         net (fo=120, routed)         1.095     3.466    core/data_ram/data_reg[11][6]_0
    SLICE_X24Y36         LUT6 (Prop_lut6_I2_O)        0.070     3.536 r  core/data_ram/i___223_i_8/O
                         net (fo=1, routed)           0.000     3.536    core/data_ram/i___223_i_8_n_0
    SLICE_X24Y36         MUXF7 (Prop_muxf7_I0_O)      0.171     3.707 r  core/data_ram/i___223_i_3/O
                         net (fo=2, routed)           1.244     4.951    core/data_ram/i___223_i_3_n_0
    SLICE_X21Y62         LUT6 (Prop_lut6_I4_O)        0.177     5.128 r  core/data_ram/i___223/O
                         net (fo=2, routed)           0.347     5.475    core/data_ram/i___223_n_0
    SLICE_X19Y62         LUT6 (Prop_lut6_I5_O)        0.070     5.545 f  core/data_ram/MDR_WB[31]_i_2/O
                         net (fo=20, routed)          1.331     6.875    core/data_ram/MDR_WB[31]_i_2_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I3_O)        0.070     6.945 r  core/data_ram/MDR_WB[20]_i_1/O
                         net (fo=5, routed)           0.505     7.451    core/hazard_unit/A_EX_reg[31]_0[19]
    SLICE_X25Y61         LUT6 (Prop_lut6_I5_O)        0.070     7.521 r  core/hazard_unit/B_EX[20]_i_2/O
                         net (fo=1, routed)           0.511     8.032    core/hazard_unit/B_EX[20]_i_2_n_0
    SLICE_X21Y60         LUT5 (Prop_lut5_I0_O)        0.070     8.102 r  core/hazard_unit/B_EX[20]_i_1/O
                         net (fo=4, routed)           0.860     8.962    core/hazard_unit/rs2_data_ID[20]
    SLICE_X17Y60         LUT4 (Prop_lut4_I2_O)        0.070     9.032 r  core/hazard_unit/Q[31]_i_44/O
                         net (fo=1, routed)           0.000     9.032    core/cmp_ID/Q_reg[31]_i_18_1[2]
    SLICE_X17Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.305     9.337 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.337    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X17Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070     9.407 r  core/cmp_ID/Q_reg[31]_i_18/CO[3]
                         net (fo=2, routed)           0.694    10.101    core/hazard_unit/CO[0]
    SLICE_X14Y65         LUT3 (Prop_lut3_I0_O)        0.070    10.171 r  core/hazard_unit/Q[31]_i_16/O
                         net (fo=1, routed)           0.342    10.513    core/hazard_unit/cmp_ID/res_LT
    SLICE_X14Y63         LUT6 (Prop_lut6_I3_O)        0.070    10.583 r  core/hazard_unit/Q[31]_i_5/O
                         net (fo=33, routed)          0.433    11.016    core/ctrl/cmp_res_ID
    SLICE_X8Y64          LUT5 (Prop_lut5_I4_O)        0.070    11.086 r  core/ctrl/i_/IR_ID[31]_i_3/O
                         net (fo=60, routed)          1.043    12.130    core/U1_3/Branch_ctrl
    SLICE_X14Y79         LUT6 (Prop_lut6_I1_O)        0.070    12.200 r  core/U1_3/data_buf_reg_0_3_24_29_i_52/O
                         net (fo=1, routed)           0.250    12.450    core/U1_3/data_buf_reg_0_3_24_29_i_52_n_0
    SLICE_X16Y79         LUT6 (Prop_lut6_I5_O)        0.070    12.520 r  core/U1_3/data_buf_reg_0_3_24_29_i_14/O
                         net (fo=2, routed)           0.322    12.841    core/Datao_MEM_reg[27]
    SLICE_X19Y80         LUT6 (Prop_lut6_I1_O)        0.070    12.911 r  core/code_wb[27]_i_1/O
                         net (fo=5, routed)           0.395    13.306    vga/Debug_data[27]
    SLICE_X23Y80         FDRE                                         r  vga/code_wb_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.910     3.889    vga/CLK_OUT1
    SLICE_X23Y80         FDRE                                         r  vga/code_wb_reg[27]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.666    
                         clock uncertainty           -0.215     3.451    
    SLICE_X23Y80         FDRE (Setup_fdre_C_D)       -0.017     3.434    vga/code_wb_reg[27]
  -------------------------------------------------------------------
                         required time                          3.434    
                         arrival time                         -13.306    
  -------------------------------------------------------------------
                         slack                                 -9.872    

Slack (VIOLATED) :        -9.846ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_id_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.271ns  (logic 1.901ns (16.867%)  route 9.370ns (83.133%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -3.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.109ns = ( 3.891 - 5.000 ) 
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        2.272     2.034    core/reg_EXE_MEM/debug_clk
    SLICE_X29Y44         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.338     2.372 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__8/Q
                         net (fo=120, routed)         1.095     3.466    core/data_ram/data_reg[11][6]_0
    SLICE_X24Y36         LUT6 (Prop_lut6_I2_O)        0.070     3.536 r  core/data_ram/i___223_i_8/O
                         net (fo=1, routed)           0.000     3.536    core/data_ram/i___223_i_8_n_0
    SLICE_X24Y36         MUXF7 (Prop_muxf7_I0_O)      0.171     3.707 r  core/data_ram/i___223_i_3/O
                         net (fo=2, routed)           1.244     4.951    core/data_ram/i___223_i_3_n_0
    SLICE_X21Y62         LUT6 (Prop_lut6_I4_O)        0.177     5.128 r  core/data_ram/i___223/O
                         net (fo=2, routed)           0.347     5.475    core/data_ram/i___223_n_0
    SLICE_X19Y62         LUT6 (Prop_lut6_I5_O)        0.070     5.545 f  core/data_ram/MDR_WB[31]_i_2/O
                         net (fo=20, routed)          1.331     6.875    core/data_ram/MDR_WB[31]_i_2_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I3_O)        0.070     6.945 r  core/data_ram/MDR_WB[20]_i_1/O
                         net (fo=5, routed)           0.505     7.451    core/hazard_unit/A_EX_reg[31]_0[19]
    SLICE_X25Y61         LUT6 (Prop_lut6_I5_O)        0.070     7.521 r  core/hazard_unit/B_EX[20]_i_2/O
                         net (fo=1, routed)           0.511     8.032    core/hazard_unit/B_EX[20]_i_2_n_0
    SLICE_X21Y60         LUT5 (Prop_lut5_I0_O)        0.070     8.102 r  core/hazard_unit/B_EX[20]_i_1/O
                         net (fo=4, routed)           0.860     8.962    core/hazard_unit/rs2_data_ID[20]
    SLICE_X17Y60         LUT4 (Prop_lut4_I2_O)        0.070     9.032 r  core/hazard_unit/Q[31]_i_44/O
                         net (fo=1, routed)           0.000     9.032    core/cmp_ID/Q_reg[31]_i_18_1[2]
    SLICE_X17Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.305     9.337 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.337    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X17Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070     9.407 r  core/cmp_ID/Q_reg[31]_i_18/CO[3]
                         net (fo=2, routed)           0.694    10.101    core/hazard_unit/CO[0]
    SLICE_X14Y65         LUT3 (Prop_lut3_I0_O)        0.070    10.171 r  core/hazard_unit/Q[31]_i_16/O
                         net (fo=1, routed)           0.342    10.513    core/hazard_unit/cmp_ID/res_LT
    SLICE_X14Y63         LUT6 (Prop_lut6_I3_O)        0.070    10.583 r  core/hazard_unit/Q[31]_i_5/O
                         net (fo=33, routed)          0.433    11.016    core/ctrl/cmp_res_ID
    SLICE_X8Y64          LUT5 (Prop_lut5_I4_O)        0.070    11.086 r  core/ctrl/i_/IR_ID[31]_i_3/O
                         net (fo=60, routed)          0.518    11.605    core/U1_3/Branch_ctrl
    SLICE_X12Y64         LUT6 (Prop_lut6_I1_O)        0.070    11.675 r  core/U1_3/data_buf_reg_0_3_18_23_i_54/O
                         net (fo=1, routed)           0.470    12.145    core/U1_3/data_buf_reg_0_3_18_23_i_54_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I5_O)        0.070    12.215 r  core/U1_3/data_buf_reg_0_3_18_23_i_14/O
                         net (fo=2, routed)           0.414    12.628    core/Datao_MEM_reg[21]
    SLICE_X11Y75         LUT6 (Prop_lut6_I1_O)        0.070    12.698 r  core/code_wb[21]_i_1/O
                         net (fo=5, routed)           0.606    13.304    vga/Debug_data[21]
    SLICE_X10Y70         FDRE                                         r  vga/code_id_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.912     3.891    vga/CLK_OUT1
    SLICE_X10Y70         FDRE                                         r  vga/code_id_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.668    
                         clock uncertainty           -0.215     3.453    
    SLICE_X10Y70         FDRE (Setup_fdre_C_D)        0.005     3.458    vga/code_id_reg[21]
  -------------------------------------------------------------------
                         required time                          3.458    
                         arrival time                         -13.304    
  -------------------------------------------------------------------
                         slack                                 -9.846    

Slack (VIOLATED) :        -9.842ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_wb_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.319ns  (logic 1.901ns (16.795%)  route 9.418ns (83.205%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.044ns = ( 3.956 - 5.000 ) 
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        2.272     2.034    core/reg_EXE_MEM/debug_clk
    SLICE_X29Y44         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.338     2.372 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__8/Q
                         net (fo=120, routed)         1.095     3.466    core/data_ram/data_reg[11][6]_0
    SLICE_X24Y36         LUT6 (Prop_lut6_I2_O)        0.070     3.536 r  core/data_ram/i___223_i_8/O
                         net (fo=1, routed)           0.000     3.536    core/data_ram/i___223_i_8_n_0
    SLICE_X24Y36         MUXF7 (Prop_muxf7_I0_O)      0.171     3.707 r  core/data_ram/i___223_i_3/O
                         net (fo=2, routed)           1.244     4.951    core/data_ram/i___223_i_3_n_0
    SLICE_X21Y62         LUT6 (Prop_lut6_I4_O)        0.177     5.128 r  core/data_ram/i___223/O
                         net (fo=2, routed)           0.347     5.475    core/data_ram/i___223_n_0
    SLICE_X19Y62         LUT6 (Prop_lut6_I5_O)        0.070     5.545 f  core/data_ram/MDR_WB[31]_i_2/O
                         net (fo=20, routed)          1.331     6.875    core/data_ram/MDR_WB[31]_i_2_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I3_O)        0.070     6.945 r  core/data_ram/MDR_WB[20]_i_1/O
                         net (fo=5, routed)           0.505     7.451    core/hazard_unit/A_EX_reg[31]_0[19]
    SLICE_X25Y61         LUT6 (Prop_lut6_I5_O)        0.070     7.521 r  core/hazard_unit/B_EX[20]_i_2/O
                         net (fo=1, routed)           0.511     8.032    core/hazard_unit/B_EX[20]_i_2_n_0
    SLICE_X21Y60         LUT5 (Prop_lut5_I0_O)        0.070     8.102 r  core/hazard_unit/B_EX[20]_i_1/O
                         net (fo=4, routed)           0.860     8.962    core/hazard_unit/rs2_data_ID[20]
    SLICE_X17Y60         LUT4 (Prop_lut4_I2_O)        0.070     9.032 r  core/hazard_unit/Q[31]_i_44/O
                         net (fo=1, routed)           0.000     9.032    core/cmp_ID/Q_reg[31]_i_18_1[2]
    SLICE_X17Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.305     9.337 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.337    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X17Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070     9.407 r  core/cmp_ID/Q_reg[31]_i_18/CO[3]
                         net (fo=2, routed)           0.694    10.101    core/hazard_unit/CO[0]
    SLICE_X14Y65         LUT3 (Prop_lut3_I0_O)        0.070    10.171 r  core/hazard_unit/Q[31]_i_16/O
                         net (fo=1, routed)           0.342    10.513    core/hazard_unit/cmp_ID/res_LT
    SLICE_X14Y63         LUT6 (Prop_lut6_I3_O)        0.070    10.583 r  core/hazard_unit/Q[31]_i_5/O
                         net (fo=33, routed)          0.433    11.016    core/ctrl/cmp_res_ID
    SLICE_X8Y64          LUT5 (Prop_lut5_I4_O)        0.070    11.086 r  core/ctrl/i_/IR_ID[31]_i_3/O
                         net (fo=60, routed)          0.608    11.695    core/U1_3/Branch_ctrl
    SLICE_X9Y64          LUT6 (Prop_lut6_I1_O)        0.070    11.765 r  core/U1_3/data_buf_reg_0_3_18_23_i_84/O
                         net (fo=1, routed)           0.550    12.314    core/U1_3/data_buf_reg_0_3_18_23_i_84_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I5_O)        0.070    12.384 r  core/U1_3/data_buf_reg_0_3_18_23_i_23/O
                         net (fo=2, routed)           0.427    12.811    core/Datao_MEM_reg[22]
    SLICE_X5Y71          LUT6 (Prop_lut6_I1_O)        0.070    12.881 r  core/code_wb[22]_i_1/O
                         net (fo=5, routed)           0.471    13.352    vga/Debug_data[22]
    SLICE_X3Y71          FDRE                                         r  vga/code_wb_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.977     3.956    vga/CLK_OUT1
    SLICE_X3Y71          FDRE                                         r  vga/code_wb_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.733    
                         clock uncertainty           -0.215     3.518    
    SLICE_X3Y71          FDRE (Setup_fdre_C_D)       -0.008     3.510    vga/code_wb_reg[22]
  -------------------------------------------------------------------
                         required time                          3.510    
                         arrival time                         -13.352    
  -------------------------------------------------------------------
                         slack                                 -9.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.582ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/Datao_MEM_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.263ns (25.035%)  route 0.788ns (74.965%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.876     0.638    core/reg_EXE_MEM/debug_clk
    SLICE_X25Y68         FDRE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y68         FDRE (Prop_fdre_C_Q)         0.116     0.754 r  core/reg_EXE_MEM/Datao_MEM_reg[8]/Q
                         net (fo=80, routed)          0.178     0.932    core/reg_IF_ID/data_buf_reg_0_3_6_11_i_14[2]
    SLICE_X23Y68         LUT6 (Prop_lut6_I3_O)        0.077     1.009 r  core/reg_IF_ID/data_buf_reg_0_3_6_11_i_59/O
                         net (fo=1, routed)           0.173     1.182    core/U1_3/code_mem_reg[8]
    SLICE_X22Y68         LUT6 (Prop_lut6_I0_O)        0.035     1.217 r  core/U1_3/data_buf_reg_0_3_6_11_i_17/O
                         net (fo=2, routed)           0.196     1.413    vga/U12/data_buf_reg_0_3_6_11_3
    SLICE_X21Y73         LUT6 (Prop_lut6_I3_O)        0.035     1.448 r  vga/U12/data_buf_reg_0_3_6_11_i_4/O
                         net (fo=1, routed)           0.240     1.689    vga/data_buf_reg_0_3_6_11/DIB0
    SLICE_X20Y77         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.157    -0.822    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X20Y77         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/CLK
                         clock pessimism              0.547    -0.276    
                         clock uncertainty            0.215    -0.061    
    SLICE_X20Y77         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.168     0.107    vga/data_buf_reg_0_3_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.740ns  (arrival time - required time)
  Source:                 core/reg_MEM_WB/PCurrent_WB_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.237ns (19.919%)  route 0.953ns (80.081%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.653ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.891     0.653    core/reg_MEM_WB/debug_clk
    SLICE_X9Y61          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDCE (Prop_fdce_C_Q)         0.132     0.785 r  core/reg_MEM_WB/PCurrent_WB_reg[16]/Q
                         net (fo=1, routed)           0.220     1.005    core/U1_3/PC_WB[16]
    SLICE_X10Y61         LUT6 (Prop_lut6_I5_O)        0.035     1.040 r  core/U1_3/data_buf_reg_0_3_12_17_i_84/O
                         net (fo=1, routed)           0.127     1.167    core/U1_3/data_buf_reg_0_3_12_17_i_84_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I5_O)        0.035     1.202 r  core/U1_3/data_buf_reg_0_3_12_17_i_23/O
                         net (fo=2, routed)           0.383     1.585    vga/U12/data_buf_reg_0_3_12_17_7
    SLICE_X20Y70         LUT6 (Prop_lut6_I3_O)        0.035     1.620 r  vga/U12/data_buf_reg_0_3_12_17_i_6/O
                         net (fo=1, routed)           0.223     1.843    vga/data_buf_reg_0_3_12_17/DIC0
    SLICE_X20Y74         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.154    -0.825    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X20Y74         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/CLK
                         clock pessimism              0.547    -0.279    
                         clock uncertainty            0.215    -0.064    
    SLICE_X20Y74         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.167     0.103    vga/data_buf_reg_0_3_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  1.740    

Slack (MET) :             1.784ns  (arrival time - required time)
  Source:                 core/reg_MEM_WB/IR_WB_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.284ns (23.382%)  route 0.931ns (76.618%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.883     0.645    core/reg_MEM_WB/debug_clk
    SLICE_X14Y70         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDCE (Prop_fdce_C_Q)         0.136     0.781 r  core/reg_MEM_WB/IR_WB_reg[17]/Q
                         net (fo=1, routed)           0.453     1.234    core/U1_3/inst_WB[11]
    SLICE_X16Y74         LUT6 (Prop_lut6_I3_O)        0.078     1.312 r  core/U1_3/data_buf_reg_0_3_12_17_i_72/O
                         net (fo=1, routed)           0.112     1.424    core/U1_3/data_buf_reg_0_3_12_17_i_72_n_0
    SLICE_X18Y74         LUT6 (Prop_lut6_I5_O)        0.035     1.459 r  core/U1_3/data_buf_reg_0_3_12_17_i_20/O
                         net (fo=2, routed)           0.167     1.625    vga/U12/data_buf_reg_0_3_12_17_9
    SLICE_X18Y75         LUT6 (Prop_lut6_I3_O)        0.035     1.660 r  vga/U12/data_buf_reg_0_3_12_17_i_5/O
                         net (fo=1, routed)           0.199     1.860    vga/data_buf_reg_0_3_12_17/DIC1
    SLICE_X20Y74         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.154    -0.825    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X20Y74         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC_D1/CLK
                         clock pessimism              0.547    -0.279    
                         clock uncertainty            0.215    -0.064    
    SLICE_X20Y74         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.140     0.076    vga/data_buf_reg_0_3_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  1.784    

Slack (MET) :             1.807ns  (arrival time - required time)
  Source:                 core/register/register_reg[26][31]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31__0/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        1.268ns  (logic 0.353ns (27.842%)  route 0.915ns (72.158%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.920ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns = ( 49.174 - 50.000 ) 
    Source Clock Delay      (SCD):    0.640ns = ( 50.640 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506    50.506 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618    51.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    47.117 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    48.457    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    48.498 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    49.384    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    49.419 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.302    49.721    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    49.762 f  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.878    50.640    core/register/debug_clk
    SLICE_X21Y76         FDCE                                         r  core/register/register_reg[26][31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y76         FDCE (Prop_fdce_C_Q)         0.139    50.779 r  core/register/register_reg[26][31]/Q
                         net (fo=3, routed)           0.204    50.983    core/register/register_reg[26]_153[31]
    SLICE_X21Y74         LUT6 (Prop_lut6_I1_O)        0.035    51.018 r  core/register/code_wb[31]_i_28/O
                         net (fo=1, routed)           0.000    51.018    core/register/code_wb[31]_i_28_n_0
    SLICE_X21Y74         MUXF7 (Prop_muxf7_I0_O)      0.061    51.079 r  core/register/code_wb_reg[31]_i_18/O
                         net (fo=2, routed)           0.157    51.236    core/register/code_wb_reg[31]_i_18_n_0
    SLICE_X22Y75         LUT6 (Prop_lut6_I3_O)        0.083    51.319 r  core/register/data_buf_reg_0_3_30_31__0_i_2/O
                         net (fo=1, routed)           0.321    51.640    vga/U12/Debug_regs[31]
    SLICE_X23Y75         LUT6 (Prop_lut6_I2_O)        0.035    51.675 r  vga/U12/data_buf_reg_0_3_30_31__0_i_1/O
                         net (fo=2, routed)           0.233    51.908    vga/data_buf_reg_0_3_30_31__0/D
    SLICE_X22Y75         RAMD32                                       r  vga/data_buf_reg_0_3_30_31__0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554    50.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656    51.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    46.571 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    47.978    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    48.021 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.153    49.174    vga/data_buf_reg_0_3_30_31__0/WCLK
    SLICE_X22Y75         RAMD32                                       r  vga/data_buf_reg_0_3_30_31__0/SP/CLK
                         clock pessimism              0.547    49.720    
                         clock uncertainty            0.215    49.935    
    SLICE_X22Y75         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.166    50.101    vga/data_buf_reg_0_3_30_31__0/SP
  -------------------------------------------------------------------
                         required time                        -50.101    
                         arrival time                          51.908    
  -------------------------------------------------------------------
                         slack                                  1.807    

Slack (MET) :             1.828ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/Datao_MEM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.337ns (27.267%)  route 0.899ns (72.733%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.932     0.694    core/reg_EXE_MEM/debug_clk
    SLICE_X1Y60          FDRE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.132     0.826 r  core/reg_EXE_MEM/Datao_MEM_reg[4]/Q
                         net (fo=119, routed)         0.125     0.951    core/U1_3/code_wb[31]_i_6_1[4]
    SLICE_X3Y61          LUT5 (Prop_lut5_I0_O)        0.035     0.986 r  core/U1_3/data_buf_reg_0_3_0_5_i_187/O
                         net (fo=1, routed)           0.000     0.986    core/U1_3/data_buf_reg_0_3_0_5_i_187_n_0
    SLICE_X3Y61          MUXF7 (Prop_muxf7_I1_O)      0.062     1.048 r  core/U1_3/data_buf_reg_0_3_0_5_i_91/O
                         net (fo=1, routed)           0.000     1.048    core/U1_3/data_buf_reg_0_3_0_5_i_91_n_0
    SLICE_X3Y61          MUXF8 (Prop_muxf8_I1_O)      0.021     1.069 r  core/U1_3/data_buf_reg_0_3_0_5_i_29/O
                         net (fo=2, routed)           0.267     1.336    vga/U12/data_buf_reg_0_3_0_5_7
    SLICE_X2Y68          LUT6 (Prop_lut6_I3_O)        0.087     1.423 r  vga/U12/data_buf_reg_0_3_0_5_i_7/O
                         net (fo=1, routed)           0.507     1.930    vga/data_buf_reg_0_3_0_5/DIC0
    SLICE_X22Y74         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.153    -0.826    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X22Y74         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/CLK
                         clock pessimism              0.547    -0.280    
                         clock uncertainty            0.215    -0.065    
    SLICE_X22Y74         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.167     0.102    vga/data_buf_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.828ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.312ns (25.033%)  route 0.934ns (74.967%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.924     0.686    core/reg_EXE_MEM/debug_clk
    SLICE_X0Y71          FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.132     0.818 r  core/reg_EXE_MEM/IR_MEM_reg[20]/Q
                         net (fo=2, routed)           0.301     1.119    core/U1_3/inst_MEM[9]
    SLICE_X3Y70          LUT6 (Prop_lut6_I2_O)        0.035     1.154 r  core/U1_3/data_buf_reg_0_3_18_23_i_66/O
                         net (fo=1, routed)           0.000     1.154    core/U1_3/data_buf_reg_0_3_18_23_i_66_n_0
    SLICE_X3Y70          MUXF7 (Prop_muxf7_I1_O)      0.062     1.216 r  core/U1_3/data_buf_reg_0_3_18_23_i_18/O
                         net (fo=2, routed)           0.344     1.560    vga/U12/data_buf_reg_0_3_18_23_4
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.083     1.643 r  vga/U12/data_buf_reg_0_3_18_23_i_4/O
                         net (fo=1, routed)           0.289     1.933    vga/data_buf_reg_0_3_18_23/DIB0
    SLICE_X22Y76         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.154    -0.825    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y76         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/CLK
                         clock pessimism              0.547    -0.279    
                         clock uncertainty            0.215    -0.064    
    SLICE_X22Y76         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.168     0.104    vga/data_buf_reg_0_3_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.837ns  (arrival time - required time)
  Source:                 core/register/register_reg[26][31]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31__0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        1.268ns  (logic 0.353ns (27.842%)  route 0.915ns (72.158%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.920ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns = ( 49.174 - 50.000 ) 
    Source Clock Delay      (SCD):    0.640ns = ( 50.640 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506    50.506 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618    51.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    47.117 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    48.457    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    48.498 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    49.384    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    49.419 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.302    49.721    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    49.762 f  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.878    50.640    core/register/debug_clk
    SLICE_X21Y76         FDCE                                         r  core/register/register_reg[26][31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y76         FDCE (Prop_fdce_C_Q)         0.139    50.779 r  core/register/register_reg[26][31]/Q
                         net (fo=3, routed)           0.204    50.983    core/register/register_reg[26]_153[31]
    SLICE_X21Y74         LUT6 (Prop_lut6_I1_O)        0.035    51.018 r  core/register/code_wb[31]_i_28/O
                         net (fo=1, routed)           0.000    51.018    core/register/code_wb[31]_i_28_n_0
    SLICE_X21Y74         MUXF7 (Prop_muxf7_I0_O)      0.061    51.079 r  core/register/code_wb_reg[31]_i_18/O
                         net (fo=2, routed)           0.157    51.236    core/register/code_wb_reg[31]_i_18_n_0
    SLICE_X22Y75         LUT6 (Prop_lut6_I3_O)        0.083    51.319 r  core/register/data_buf_reg_0_3_30_31__0_i_2/O
                         net (fo=1, routed)           0.321    51.640    vga/U12/Debug_regs[31]
    SLICE_X23Y75         LUT6 (Prop_lut6_I2_O)        0.035    51.675 r  vga/U12/data_buf_reg_0_3_30_31__0_i_1/O
                         net (fo=2, routed)           0.233    51.908    vga/data_buf_reg_0_3_30_31__0/D
    SLICE_X22Y75         RAMD32                                       r  vga/data_buf_reg_0_3_30_31__0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554    50.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656    51.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    46.571 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    47.978    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    48.021 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.153    49.174    vga/data_buf_reg_0_3_30_31__0/WCLK
    SLICE_X22Y75         RAMD32                                       r  vga/data_buf_reg_0_3_30_31__0/DP/CLK
                         clock pessimism              0.547    49.720    
                         clock uncertainty            0.215    49.935    
    SLICE_X22Y75         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.136    50.071    vga/data_buf_reg_0_3_30_31__0/DP
  -------------------------------------------------------------------
                         required time                        -50.071    
                         arrival time                          51.908    
  -------------------------------------------------------------------
                         slack                                  1.837    

Slack (MET) :             1.849ns  (arrival time - required time)
  Source:                 core/register/register_reg[10][22]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        1.303ns  (logic 0.353ns (27.081%)  route 0.950ns (72.919%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 49.175 - 50.000 ) 
    Source Clock Delay      (SCD):    0.648ns = ( 50.648 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506    50.506 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618    51.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    47.117 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    48.457    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    48.498 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    49.384    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    49.419 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.302    49.721    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    49.762 f  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.886    50.648    core/register/debug_clk
    SLICE_X11Y81         FDCE                                         r  core/register/register_reg[10][22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDCE (Prop_fdce_C_Q)         0.139    50.787 r  core/register/register_reg[10][22]/Q
                         net (fo=3, routed)           0.137    50.924    core/register/register_reg[10]_137[22]
    SLICE_X11Y82         LUT6 (Prop_lut6_I1_O)        0.035    50.959 r  core/register/data_buf_reg_0_3_18_23_i_144/O
                         net (fo=1, routed)           0.000    50.959    core/register/data_buf_reg_0_3_18_23_i_144_n_0
    SLICE_X11Y82         MUXF7 (Prop_muxf7_I0_O)      0.061    51.020 r  core/register/data_buf_reg_0_3_18_23_i_77/O
                         net (fo=2, routed)           0.207    51.227    core/register/data_buf_reg_0_3_18_23_i_77_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I0_O)        0.083    51.310 r  core/register/data_buf_reg_0_3_18_23_i_22/O
                         net (fo=1, routed)           0.346    51.656    vga/U12/Debug_regs[22]
    SLICE_X12Y76         LUT6 (Prop_lut6_I2_O)        0.035    51.691 r  vga/U12/data_buf_reg_0_3_18_23_i_6/O
                         net (fo=1, routed)           0.261    51.952    vga/data_buf_reg_0_3_18_23/DIC0
    SLICE_X22Y76         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554    50.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656    51.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    46.571 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    47.978    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    48.021 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.154    49.175    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y76         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/CLK
                         clock pessimism              0.547    49.721    
                         clock uncertainty            0.215    49.936    
    SLICE_X22Y76         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.167    50.103    vga/data_buf_reg_0_3_18_23/RAMC
  -------------------------------------------------------------------
                         required time                        -50.103    
                         arrival time                          51.952    
  -------------------------------------------------------------------
                         slack                                  1.849    

Slack (MET) :             1.857ns  (arrival time - required time)
  Source:                 core/register/register_reg[25][28]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        1.312ns  (logic 0.353ns (26.914%)  route 0.959ns (73.086%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns = ( 49.176 - 50.000 ) 
    Source Clock Delay      (SCD):    0.649ns = ( 50.649 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506    50.506 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618    51.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    47.117 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    48.457    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    48.498 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    49.384    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    49.419 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.302    49.721    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    49.762 f  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.887    50.649    core/register/debug_clk
    SLICE_X13Y83         FDCE                                         r  core/register/register_reg[25][28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDCE (Prop_fdce_C_Q)         0.139    50.788 r  core/register/register_reg[25][28]/Q
                         net (fo=3, routed)           0.237    51.025    core/register/register_reg[25]_152[28]
    SLICE_X13Y82         LUT6 (Prop_lut6_I3_O)        0.035    51.060 r  core/register/data_buf_reg_0_3_24_29_i_147/O
                         net (fo=1, routed)           0.000    51.060    core/register/data_buf_reg_0_3_24_29_i_147_n_0
    SLICE_X13Y82         MUXF7 (Prop_muxf7_I0_O)      0.061    51.121 r  core/register/data_buf_reg_0_3_24_29_i_77/O
                         net (fo=2, routed)           0.190    51.311    core/register/data_buf_reg_0_3_24_29_i_77_n_0
    SLICE_X16Y82         LUT6 (Prop_lut6_I3_O)        0.083    51.394 r  core/register/data_buf_reg_0_3_24_29_i_22/O
                         net (fo=1, routed)           0.355    51.748    vga/U12/Debug_regs[28]
    SLICE_X17Y76         LUT6 (Prop_lut6_I2_O)        0.035    51.783 r  vga/U12/data_buf_reg_0_3_24_29_i_6/O
                         net (fo=1, routed)           0.178    51.961    vga/data_buf_reg_0_3_24_29/DIC0
    SLICE_X20Y76         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554    50.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656    51.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    46.571 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    47.978    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    48.021 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.155    49.176    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X20Y76         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/CLK
                         clock pessimism              0.547    49.722    
                         clock uncertainty            0.215    49.937    
    SLICE_X20Y76         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.167    50.104    vga/data_buf_reg_0_3_24_29/RAMC
  -------------------------------------------------------------------
                         required time                        -50.104    
                         arrival time                          51.961    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.857ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.303ns  (logic 0.329ns (25.255%)  route 0.974ns (74.745%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.877     0.639    core/reg_EXE_MEM/debug_clk
    SLICE_X22Y73         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y73         FDCE (Prop_fdce_C_Q)         0.149     0.788 r  core/reg_EXE_MEM/IR_MEM_reg[31]/Q
                         net (fo=6, routed)           0.465     1.253    core/U1_3/inst_MEM[16]
    SLICE_X17Y81         LUT6 (Prop_lut6_I2_O)        0.035     1.288 r  core/U1_3/data_buf_reg_0_3_24_29_i_54/O
                         net (fo=1, routed)           0.000     1.288    core/U1_3/data_buf_reg_0_3_24_29_i_54_n_0
    SLICE_X17Y81         MUXF7 (Prop_muxf7_I1_O)      0.062     1.350 r  core/U1_3/data_buf_reg_0_3_24_29_i_15/O
                         net (fo=2, routed)           0.326     1.677    vga/U12/data_buf_reg_0_3_24_29_6
    SLICE_X19Y76         LUT6 (Prop_lut6_I5_O)        0.083     1.760 r  vga/U12/data_buf_reg_0_3_24_29_i_3/O
                         net (fo=1, routed)           0.182     1.942    vga/data_buf_reg_0_3_24_29/DIB1
    SLICE_X20Y76         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.155    -0.824    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X20Y76         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/CLK
                         clock pessimism              0.547    -0.278    
                         clock uncertainty            0.215    -0.063    
    SLICE_X20Y76         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.148     0.085    vga/data_buf_reg_0_3_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  1.857    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        5.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.245ns  (logic 2.510ns (59.125%)  route 1.735ns (40.875%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.112ns = ( 38.888 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.001ns = ( 28.999 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         2.095    28.999    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.432 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.723    32.155    vga/U12/DO[0]
    SLICE_X25Y83         LUT4 (Prop_lut4_I1_O)        0.077    32.232 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           1.012    33.244    vga/U12/G[1]_i_1_n_0
    SLICE_X24Y83         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.909    38.888    vga/U12/CLK_OUT3
    SLICE_X24Y83         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.223    38.665    
                         clock uncertainty           -0.201    38.463    
    SLICE_X24Y83         FDRE (Setup_fdre_C_D)       -0.158    38.305    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         38.305    
                         arrival time                         -33.244    
  -------------------------------------------------------------------
                         slack                                  5.061    

Slack (MET) :             5.094ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.216ns  (logic 2.518ns (59.726%)  route 1.698ns (40.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.113ns = ( 38.887 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.001ns = ( 28.999 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         2.095    28.999    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.432 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.169    32.600    vga/U12/DO[0]
    SLICE_X26Y82         LUT5 (Prop_lut5_I3_O)        0.085    32.685 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.529    33.215    vga/U12/G[3]_i_1_n_0
    SLICE_X26Y82         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.908    38.887    vga/U12/CLK_OUT3
    SLICE_X26Y82         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.223    38.664    
                         clock uncertainty           -0.201    38.462    
    SLICE_X26Y82         FDRE (Setup_fdre_C_D)       -0.154    38.308    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         38.308    
                         arrival time                         -33.215    
  -------------------------------------------------------------------
                         slack                                  5.094    

Slack (MET) :             5.168ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.257ns  (logic 2.503ns (58.794%)  route 1.754ns (41.206%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.113ns = ( 38.887 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.001ns = ( 28.999 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         2.095    28.999    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.432 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.170    32.602    vga/U12/DO[0]
    SLICE_X26Y82         LUT4 (Prop_lut4_I0_O)        0.070    32.672 r  vga/U12/B[0]_i_1/O
                         net (fo=2, routed)           0.584    33.256    vga/U12/B[0]_i_1_n_0
    SLICE_X24Y82         FDRE                                         r  vga/U12/B_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.908    38.887    vga/U12/CLK_OUT3
    SLICE_X24Y82         FDRE                                         r  vga/U12/B_reg[0]_lopt_replica/C
                         clock pessimism             -0.223    38.664    
                         clock uncertainty           -0.201    38.462    
    SLICE_X24Y82         FDRE (Setup_fdre_C_D)       -0.038    38.424    vga/U12/B_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.424    
                         arrival time                         -33.256    
  -------------------------------------------------------------------
                         slack                                  5.168    

Slack (MET) :             5.177ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.262ns  (logic 2.503ns (58.728%)  route 1.759ns (41.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.113ns = ( 38.887 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.001ns = ( 28.999 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         2.095    28.999    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.432 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.170    32.602    vga/U12/DO[0]
    SLICE_X26Y82         LUT4 (Prop_lut4_I0_O)        0.070    32.672 r  vga/U12/B[0]_i_1/O
                         net (fo=2, routed)           0.589    33.261    vga/U12/B[0]_i_1_n_0
    SLICE_X24Y82         FDRE                                         r  vga/U12/B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.908    38.887    vga/U12/CLK_OUT3
    SLICE_X24Y82         FDRE                                         r  vga/U12/B_reg[0]/C
                         clock pessimism             -0.223    38.664    
                         clock uncertainty           -0.201    38.462    
    SLICE_X24Y82         FDRE (Setup_fdre_C_D)       -0.024    38.438    vga/U12/B_reg[0]
  -------------------------------------------------------------------
                         required time                         38.438    
                         arrival time                         -33.261    
  -------------------------------------------------------------------
                         slack                                  5.177    

Slack (MET) :             5.193ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.246ns  (logic 2.503ns (58.945%)  route 1.743ns (41.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.113ns = ( 38.887 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.001ns = ( 28.999 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         2.095    28.999    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.432 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.169    32.600    vga/U12/DO[0]
    SLICE_X26Y82         LUT5 (Prop_lut5_I3_O)        0.070    32.670 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.575    33.245    vga/U12/B[2]_i_1_n_0
    SLICE_X27Y82         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.908    38.887    vga/U12/CLK_OUT3
    SLICE_X27Y82         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.223    38.664    
                         clock uncertainty           -0.201    38.462    
    SLICE_X27Y82         FDRE (Setup_fdre_C_D)       -0.024    38.438    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         38.438    
                         arrival time                         -33.245    
  -------------------------------------------------------------------
                         slack                                  5.193    

Slack (MET) :             5.240ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.082ns  (logic 2.514ns (61.581%)  route 1.568ns (38.419%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.113ns = ( 38.887 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.001ns = ( 28.999 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         2.095    28.999    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.432 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.170    32.602    vga/U12/DO[0]
    SLICE_X26Y82         LUT2 (Prop_lut2_I1_O)        0.081    32.683 r  vga/U12/R[2]_i_1/O
                         net (fo=2, routed)           0.398    33.081    vga/U12/R[2]_i_1_n_0
    SLICE_X26Y82         FDRE                                         r  vga/U12/R_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.908    38.887    vga/U12/CLK_OUT3
    SLICE_X26Y82         FDRE                                         r  vga/U12/R_reg[2]_lopt_replica/C
                         clock pessimism             -0.223    38.664    
                         clock uncertainty           -0.201    38.462    
    SLICE_X26Y82         FDRE (Setup_fdre_C_D)       -0.141    38.321    vga/U12/R_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.321    
                         arrival time                         -33.081    
  -------------------------------------------------------------------
                         slack                                  5.240    

Slack (MET) :             5.375ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.948ns  (logic 2.514ns (63.682%)  route 1.434ns (36.318%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.113ns = ( 38.887 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.001ns = ( 28.999 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         2.095    28.999    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.432 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.170    32.602    vga/U12/DO[0]
    SLICE_X26Y82         LUT2 (Prop_lut2_I1_O)        0.081    32.683 r  vga/U12/R[2]_i_1/O
                         net (fo=2, routed)           0.263    32.947    vga/U12/R[2]_i_1_n_0
    SLICE_X26Y82         FDRE                                         r  vga/U12/R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.908    38.887    vga/U12/CLK_OUT3
    SLICE_X26Y82         FDRE                                         r  vga/U12/R_reg[2]/C
                         clock pessimism             -0.223    38.664    
                         clock uncertainty           -0.201    38.462    
    SLICE_X26Y82         FDRE (Setup_fdre_C_D)       -0.141    38.321    vga/U12/R_reg[2]
  -------------------------------------------------------------------
                         required time                         38.321    
                         arrival time                         -32.947    
  -------------------------------------------------------------------
                         slack                                  5.375    

Slack (MET) :             5.485ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.838ns  (logic 2.510ns (65.397%)  route 1.328ns (34.603%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.112ns = ( 38.888 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.001ns = ( 28.999 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         2.095    28.999    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.432 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.723    32.155    vga/U12/DO[0]
    SLICE_X25Y83         LUT4 (Prop_lut4_I1_O)        0.077    32.232 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.605    32.837    vga/U12/G[1]_i_1_n_0
    SLICE_X24Y83         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.909    38.888    vga/U12/CLK_OUT3
    SLICE_X24Y83         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.223    38.665    
                         clock uncertainty           -0.201    38.463    
    SLICE_X24Y83         FDRE (Setup_fdre_C_D)       -0.141    38.322    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                         -32.837    
  -------------------------------------------------------------------
                         slack                                  5.485    

Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.687ns  (logic 2.518ns (68.303%)  route 1.169ns (31.697%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.113ns = ( 38.887 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.001ns = ( 28.999 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         2.095    28.999    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.432 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.169    32.600    vga/U12/DO[0]
    SLICE_X26Y82         LUT5 (Prop_lut5_I3_O)        0.085    32.685 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.000    32.685    vga/U12/G[3]_i_1_n_0
    SLICE_X26Y82         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.908    38.887    vga/U12/CLK_OUT3
    SLICE_X26Y82         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.223    38.664    
                         clock uncertainty           -0.201    38.462    
    SLICE_X26Y82         FDRE (Setup_fdre_C_D)        0.054    38.516    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.516    
                         arrival time                         -32.685    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             5.849ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.591ns  (logic 2.503ns (69.702%)  route 1.088ns (30.298%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.112ns = ( 38.888 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.001ns = ( 28.999 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         2.095    28.999    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.432 f  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.723    32.155    vga/U12/DO[0]
    SLICE_X25Y83         LUT4 (Prop_lut4_I0_O)        0.070    32.225 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.365    32.590    vga/U12/B[3]_i_1_n_0
    SLICE_X24Y83         FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.909    38.888    vga/U12/CLK_OUT3
    SLICE_X24Y83         FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.223    38.665    
                         clock uncertainty           -0.201    38.463    
    SLICE_X24Y83         FDRE (Setup_fdre_C_D)       -0.024    38.439    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         38.439    
                         arrival time                         -32.590    
  -------------------------------------------------------------------
                         slack                                  5.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.170ns (21.020%)  route 0.639ns (78.980%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.877    -0.625    vga/CLK_OUT1
    SLICE_X29Y85         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.132    -0.493 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.639     0.146    vga/U12/flag
    SLICE_X26Y82         LUT5 (Prop_lut5_I0_O)        0.038     0.184 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.000     0.184    vga/U12/G[3]_i_1_n_0
    SLICE_X26Y82         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.155    -0.824    vga/U12/CLK_OUT3
    SLICE_X26Y82         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.547    -0.278    
                         clock uncertainty            0.201    -0.076    
    SLICE_X26Y82         FDRE (Hold_fdre_C_D)         0.108     0.032    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.167ns (16.531%)  route 0.843ns (83.469%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.877    -0.625    vga/CLK_OUT1
    SLICE_X29Y85         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.132    -0.493 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.666     0.173    vga/U12/flag
    SLICE_X25Y83         LUT4 (Prop_lut4_I2_O)        0.035     0.208 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.178     0.385    vga/U12/B[3]_i_1_n_0
    SLICE_X24Y83         FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.156    -0.823    vga/U12/CLK_OUT3
    SLICE_X24Y83         FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.547    -0.277    
                         clock uncertainty            0.201    -0.075    
    SLICE_X24Y83         FDRE (Hold_fdre_C_D)         0.075    -0.000    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.167ns (15.092%)  route 0.940ns (84.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.877    -0.625    vga/CLK_OUT1
    SLICE_X29Y85         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.132    -0.493 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.639     0.146    vga/U12/flag
    SLICE_X26Y82         LUT5 (Prop_lut5_I1_O)        0.035     0.181 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.301     0.482    vga/U12/B[2]_i_1_n_0
    SLICE_X27Y82         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.155    -0.824    vga/U12/CLK_OUT3
    SLICE_X27Y82         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.547    -0.278    
                         clock uncertainty            0.201    -0.076    
    SLICE_X27Y82         FDRE (Hold_fdre_C_D)         0.075    -0.001    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.167ns (14.932%)  route 0.951ns (85.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.877    -0.625    vga/CLK_OUT1
    SLICE_X29Y85         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.132    -0.493 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.637     0.144    vga/U12/flag
    SLICE_X26Y82         LUT4 (Prop_lut4_I1_O)        0.035     0.179 r  vga/U12/B[0]_i_1/O
                         net (fo=2, routed)           0.315     0.493    vga/U12/B[0]_i_1_n_0
    SLICE_X24Y82         FDRE                                         r  vga/U12/B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.155    -0.824    vga/U12/CLK_OUT3
    SLICE_X24Y82         FDRE                                         r  vga/U12/B_reg[0]/C
                         clock pessimism              0.547    -0.278    
                         clock uncertainty            0.201    -0.076    
    SLICE_X24Y82         FDRE (Hold_fdre_C_D)         0.075    -0.001    vga/U12/B_reg[0]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.493    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.167ns (14.997%)  route 0.947ns (85.003%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.877    -0.625    vga/CLK_OUT1
    SLICE_X29Y85         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.132    -0.493 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.637     0.144    vga/U12/flag
    SLICE_X26Y82         LUT4 (Prop_lut4_I1_O)        0.035     0.179 r  vga/U12/B[0]_i_1/O
                         net (fo=2, routed)           0.310     0.489    vga/U12/B[0]_i_1_n_0
    SLICE_X24Y82         FDRE                                         r  vga/U12/B_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.155    -0.824    vga/U12/CLK_OUT3
    SLICE_X24Y82         FDRE                                         r  vga/U12/B_reg[0]_lopt_replica/C
                         clock pessimism              0.547    -0.278    
                         clock uncertainty            0.201    -0.076    
    SLICE_X24Y82         FDRE (Hold_fdre_C_D)         0.070    -0.006    vga/U12/B_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.489    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.170ns (15.695%)  route 0.913ns (84.305%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.877    -0.625    vga/CLK_OUT1
    SLICE_X29Y85         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.132    -0.493 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.639     0.146    vga/U12/flag
    SLICE_X26Y82         LUT5 (Prop_lut5_I0_O)        0.038     0.184 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.274     0.458    vga/U12/G[3]_i_1_n_0
    SLICE_X26Y82         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.155    -0.824    vga/U12/CLK_OUT3
    SLICE_X26Y82         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.547    -0.278    
                         clock uncertainty            0.201    -0.076    
    SLICE_X26Y82         FDRE (Hold_fdre_C_D)         0.024    -0.052    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.458    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.167ns (14.632%)  route 0.974ns (85.368%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.877    -0.625    vga/CLK_OUT1
    SLICE_X29Y85         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.132    -0.493 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.666     0.173    vga/U12/flag
    SLICE_X25Y83         LUT4 (Prop_lut4_I0_O)        0.035     0.208 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.309     0.516    vga/U12/G[1]_i_1_n_0
    SLICE_X24Y83         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.156    -0.823    vga/U12/CLK_OUT3
    SLICE_X24Y83         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.547    -0.277    
                         clock uncertainty            0.201    -0.075    
    SLICE_X24Y83         FDRE (Hold_fdre_C_D)         0.028    -0.047    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.047    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.746ns (63.715%)  route 0.425ns (36.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.926    -0.576    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.746     0.170 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.425     0.595    vga/U12/DO[0]
    SLICE_X24Y82         FDRE                                         r  vga/U12/R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.155    -0.824    vga/U12/CLK_OUT3
    SLICE_X24Y82         FDRE                                         r  vga/U12/R_reg[0]/C
                         clock pessimism              0.547    -0.278    
                         clock uncertainty            0.201    -0.076    
    SLICE_X24Y82         FDRE (Hold_fdre_C_D)         0.076    -0.000    vga/U12/R_reg[0]
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                           0.595    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.746ns (60.479%)  route 0.487ns (39.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.926    -0.576    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.746     0.170 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.487     0.658    vga/U12/DO[0]
    SLICE_X24Y82         FDRE                                         r  vga/U12/R_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.155    -0.824    vga/U12/CLK_OUT3
    SLICE_X24Y82         FDRE                                         r  vga/U12/R_reg[0]_lopt_replica/C
                         clock pessimism              0.547    -0.278    
                         clock uncertainty            0.201    -0.076    
    SLICE_X24Y82         FDRE (Hold_fdre_C_D)         0.077     0.001    vga/U12/R_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.658    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.167ns (11.824%)  route 1.245ns (88.176%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.877    -0.625    vga/CLK_OUT1
    SLICE_X29Y85         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.132    -0.493 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.666     0.173    vga/U12/flag
    SLICE_X25Y83         LUT4 (Prop_lut4_I0_O)        0.035     0.208 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.580     0.787    vga/U12/G[1]_i_1_n_0
    SLICE_X24Y83         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.156    -0.823    vga/U12/CLK_OUT3
    SLICE_X24Y83         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.547    -0.277    
                         clock uncertainty            0.201    -0.075    
    SLICE_X24Y83         FDRE (Hold_fdre_C_D)         0.022    -0.053    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.841    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       10.219ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.643ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.219ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        8.476ns  (logic 0.419ns (4.943%)  route 8.057ns (95.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.032ns = ( 118.968 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.764ns = ( 99.236 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.332    99.236    clk_cpu
    SLICE_X1Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.338    99.574 f  rst_all_reg/Q
                         net (fo=1326, routed)        7.459   107.033    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y96          LUT2 (Prop_lut2_I0_O)        0.081   107.114 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.598   107.712    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X4Y91          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.989   118.968    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y91          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[13]/C
                         clock pessimism             -0.223   118.745    
                         clock uncertainty           -0.215   118.530    
    SLICE_X4Y91          FDRE (Setup_fdre_C_R)       -0.599   117.931    DISPLAY/P2S_SEG/buff_reg[13]
  -------------------------------------------------------------------
                         required time                        117.931    
                         arrival time                        -107.712    
  -------------------------------------------------------------------
                         slack                                 10.219    

Slack (MET) :             10.219ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        8.476ns  (logic 0.419ns (4.943%)  route 8.057ns (95.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.032ns = ( 118.968 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.764ns = ( 99.236 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.332    99.236    clk_cpu
    SLICE_X1Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.338    99.574 f  rst_all_reg/Q
                         net (fo=1326, routed)        7.459   107.033    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y96          LUT2 (Prop_lut2_I0_O)        0.081   107.114 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.598   107.712    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X4Y91          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.989   118.968    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y91          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[21]/C
                         clock pessimism             -0.223   118.745    
                         clock uncertainty           -0.215   118.530    
    SLICE_X4Y91          FDRE (Setup_fdre_C_R)       -0.599   117.931    DISPLAY/P2S_SEG/buff_reg[21]
  -------------------------------------------------------------------
                         required time                        117.931    
                         arrival time                        -107.712    
  -------------------------------------------------------------------
                         slack                                 10.219    

Slack (MET) :             10.219ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        8.476ns  (logic 0.419ns (4.943%)  route 8.057ns (95.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.032ns = ( 118.968 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.764ns = ( 99.236 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.332    99.236    clk_cpu
    SLICE_X1Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.338    99.574 f  rst_all_reg/Q
                         net (fo=1326, routed)        7.459   107.033    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y96          LUT2 (Prop_lut2_I0_O)        0.081   107.114 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.598   107.712    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X4Y91          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.989   118.968    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y91          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[29]/C
                         clock pessimism             -0.223   118.745    
                         clock uncertainty           -0.215   118.530    
    SLICE_X4Y91          FDRE (Setup_fdre_C_R)       -0.599   117.931    DISPLAY/P2S_SEG/buff_reg[29]
  -------------------------------------------------------------------
                         required time                        117.931    
                         arrival time                        -107.712    
  -------------------------------------------------------------------
                         slack                                 10.219    

Slack (MET) :             10.219ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[64]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        8.476ns  (logic 0.419ns (4.943%)  route 8.057ns (95.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.032ns = ( 118.968 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.764ns = ( 99.236 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.332    99.236    clk_cpu
    SLICE_X1Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.338    99.574 f  rst_all_reg/Q
                         net (fo=1326, routed)        7.459   107.033    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y96          LUT2 (Prop_lut2_I0_O)        0.081   107.114 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.598   107.712    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X4Y91          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[64]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.989   118.968    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y91          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[64]/C
                         clock pessimism             -0.223   118.745    
                         clock uncertainty           -0.215   118.530    
    SLICE_X4Y91          FDRE (Setup_fdre_C_R)       -0.599   117.931    DISPLAY/P2S_SEG/buff_reg[64]
  -------------------------------------------------------------------
                         required time                        117.931    
                         arrival time                        -107.712    
  -------------------------------------------------------------------
                         slack                                 10.219    

Slack (MET) :             10.222ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        8.473ns  (logic 0.419ns (4.945%)  route 8.054ns (95.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.032ns = ( 118.968 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.764ns = ( 99.236 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.332    99.236    clk_cpu
    SLICE_X1Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.338    99.574 f  rst_all_reg/Q
                         net (fo=1326, routed)        7.459   107.033    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y96          LUT2 (Prop_lut2_I0_O)        0.081   107.114 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.595   107.709    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X5Y91          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.989   118.968    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y91          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[37]/C
                         clock pessimism             -0.223   118.745    
                         clock uncertainty           -0.215   118.530    
    SLICE_X5Y91          FDRE (Setup_fdre_C_R)       -0.599   117.931    DISPLAY/P2S_SEG/buff_reg[37]
  -------------------------------------------------------------------
                         required time                        117.931    
                         arrival time                        -107.709    
  -------------------------------------------------------------------
                         slack                                 10.222    

Slack (MET) :             10.222ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        8.473ns  (logic 0.419ns (4.945%)  route 8.054ns (95.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.032ns = ( 118.968 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.764ns = ( 99.236 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.332    99.236    clk_cpu
    SLICE_X1Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.338    99.574 f  rst_all_reg/Q
                         net (fo=1326, routed)        7.459   107.033    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y96          LUT2 (Prop_lut2_I0_O)        0.081   107.114 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.595   107.709    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X5Y91          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.989   118.968    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y91          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[45]/C
                         clock pessimism             -0.223   118.745    
                         clock uncertainty           -0.215   118.530    
    SLICE_X5Y91          FDRE (Setup_fdre_C_R)       -0.599   117.931    DISPLAY/P2S_SEG/buff_reg[45]
  -------------------------------------------------------------------
                         required time                        117.931    
                         arrival time                        -107.709    
  -------------------------------------------------------------------
                         slack                                 10.222    

Slack (MET) :             10.222ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[53]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        8.473ns  (logic 0.419ns (4.945%)  route 8.054ns (95.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.032ns = ( 118.968 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.764ns = ( 99.236 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.332    99.236    clk_cpu
    SLICE_X1Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.338    99.574 f  rst_all_reg/Q
                         net (fo=1326, routed)        7.459   107.033    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y96          LUT2 (Prop_lut2_I0_O)        0.081   107.114 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.595   107.709    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X5Y91          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[53]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.989   118.968    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y91          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[53]/C
                         clock pessimism             -0.223   118.745    
                         clock uncertainty           -0.215   118.530    
    SLICE_X5Y91          FDRE (Setup_fdre_C_R)       -0.599   117.931    DISPLAY/P2S_SEG/buff_reg[53]
  -------------------------------------------------------------------
                         required time                        117.931    
                         arrival time                        -107.709    
  -------------------------------------------------------------------
                         slack                                 10.222    

Slack (MET) :             10.222ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[61]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        8.473ns  (logic 0.419ns (4.945%)  route 8.054ns (95.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.032ns = ( 118.968 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.764ns = ( 99.236 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.332    99.236    clk_cpu
    SLICE_X1Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.338    99.574 f  rst_all_reg/Q
                         net (fo=1326, routed)        7.459   107.033    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y96          LUT2 (Prop_lut2_I0_O)        0.081   107.114 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.595   107.709    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X5Y91          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[61]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.989   118.968    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y91          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[61]/C
                         clock pessimism             -0.223   118.745    
                         clock uncertainty           -0.215   118.530    
    SLICE_X5Y91          FDRE (Setup_fdre_C_R)       -0.599   117.931    DISPLAY/P2S_SEG/buff_reg[61]
  -------------------------------------------------------------------
                         required time                        117.931    
                         arrival time                        -107.709    
  -------------------------------------------------------------------
                         slack                                 10.222    

Slack (MET) :             10.330ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg_r_0/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        8.366ns  (logic 0.419ns (5.008%)  route 7.947ns (94.992%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.031ns = ( 118.969 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.764ns = ( 99.236 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.332    99.236    clk_cpu
    SLICE_X1Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.338    99.574 f  rst_all_reg/Q
                         net (fo=1326, routed)        7.459   107.033    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y96          LUT2 (Prop_lut2_I0_O)        0.081   107.114 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.489   107.602    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X4Y93          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_0/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.990   118.969    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y93          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_0/C
                         clock pessimism             -0.223   118.746    
                         clock uncertainty           -0.215   118.531    
    SLICE_X4Y93          FDRE (Setup_fdre_C_R)       -0.599   117.932    DISPLAY/P2S_SEG/buff_reg_r_0
  -------------------------------------------------------------------
                         required time                        117.932    
                         arrival time                        -107.602    
  -------------------------------------------------------------------
                         slack                                 10.330    

Slack (MET) :             10.330ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg_r_1/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        8.366ns  (logic 0.419ns (5.008%)  route 7.947ns (94.992%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.031ns = ( 118.969 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.764ns = ( 99.236 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.332    99.236    clk_cpu
    SLICE_X1Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.338    99.574 f  rst_all_reg/Q
                         net (fo=1326, routed)        7.459   107.033    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y96          LUT2 (Prop_lut2_I0_O)        0.081   107.114 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.489   107.602    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X4Y93          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_1/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.990   118.969    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y93          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_1/C
                         clock pessimism             -0.223   118.746    
                         clock uncertainty           -0.215   118.531    
    SLICE_X4Y93          FDRE (Setup_fdre_C_R)       -0.599   117.932    DISPLAY/P2S_SEG/buff_reg_r_1
  -------------------------------------------------------------------
                         required time                        117.932    
                         arrival time                        -107.602    
  -------------------------------------------------------------------
                         slack                                 10.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.643ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.132ns (3.214%)  route 3.975ns (96.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.012    -0.490    clk_cpu
    SLICE_X1Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.132    -0.358 r  rst_all_reg/Q
                         net (fo=1326, routed)        3.975     3.617    DISPLAY/P2S_SEG/rst_all
    SLICE_X1Y91          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.212    -0.767    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y91          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/C
                         clock pessimism              0.547    -0.221    
                         clock uncertainty            0.215    -0.006    
    SLICE_X1Y91          FDRE (Hold_fdre_C_R)        -0.020    -0.026    DISPLAY/P2S_SEG/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           3.617    
  -------------------------------------------------------------------
                         slack                                  3.643    

Slack (MET) :             3.643ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.132ns (3.214%)  route 3.975ns (96.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.012    -0.490    clk_cpu
    SLICE_X1Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.132    -0.358 r  rst_all_reg/Q
                         net (fo=1326, routed)        3.975     3.617    DISPLAY/P2S_SEG/rst_all
    SLICE_X1Y91          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.212    -0.767    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y91          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[1]/C
                         clock pessimism              0.547    -0.221    
                         clock uncertainty            0.215    -0.006    
    SLICE_X1Y91          FDRE (Hold_fdre_C_R)        -0.020    -0.026    DISPLAY/P2S_SEG/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           3.617    
  -------------------------------------------------------------------
                         slack                                  3.643    

Slack (MET) :             3.643ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.132ns (3.214%)  route 3.975ns (96.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.012    -0.490    clk_cpu
    SLICE_X1Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.132    -0.358 r  rst_all_reg/Q
                         net (fo=1326, routed)        3.975     3.617    DISPLAY/P2S_SEG/rst_all
    SLICE_X1Y91          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.212    -0.767    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y91          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/C
                         clock pessimism              0.547    -0.221    
                         clock uncertainty            0.215    -0.006    
    SLICE_X1Y91          FDRE (Hold_fdre_C_R)        -0.020    -0.026    DISPLAY/P2S_SEG/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           3.617    
  -------------------------------------------------------------------
                         slack                                  3.643    

Slack (MET) :             3.648ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.167ns (4.061%)  route 3.946ns (95.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.012    -0.490    clk_cpu
    SLICE_X1Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.132    -0.358 f  rst_all_reg/Q
                         net (fo=1326, routed)        3.867     3.509    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y91          LUT6 (Prop_lut6_I5_O)        0.035     3.544 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.078     3.623    DISPLAY/P2S_SEG/buff
    SLICE_X4Y91          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.210    -0.769    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y91          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[13]/C
                         clock pessimism              0.547    -0.223    
                         clock uncertainty            0.215    -0.008    
    SLICE_X4Y91          FDRE (Hold_fdre_C_CE)       -0.017    -0.025    DISPLAY/P2S_SEG/buff_reg[13]
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           3.623    
  -------------------------------------------------------------------
                         slack                                  3.648    

Slack (MET) :             3.648ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.167ns (4.061%)  route 3.946ns (95.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.012    -0.490    clk_cpu
    SLICE_X1Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.132    -0.358 f  rst_all_reg/Q
                         net (fo=1326, routed)        3.867     3.509    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y91          LUT6 (Prop_lut6_I5_O)        0.035     3.544 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.078     3.623    DISPLAY/P2S_SEG/buff
    SLICE_X4Y91          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.210    -0.769    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y91          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[21]/C
                         clock pessimism              0.547    -0.223    
                         clock uncertainty            0.215    -0.008    
    SLICE_X4Y91          FDRE (Hold_fdre_C_CE)       -0.017    -0.025    DISPLAY/P2S_SEG/buff_reg[21]
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           3.623    
  -------------------------------------------------------------------
                         slack                                  3.648    

Slack (MET) :             3.648ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.167ns (4.061%)  route 3.946ns (95.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.012    -0.490    clk_cpu
    SLICE_X1Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.132    -0.358 f  rst_all_reg/Q
                         net (fo=1326, routed)        3.867     3.509    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y91          LUT6 (Prop_lut6_I5_O)        0.035     3.544 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.078     3.623    DISPLAY/P2S_SEG/buff
    SLICE_X4Y91          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.210    -0.769    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y91          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[29]/C
                         clock pessimism              0.547    -0.223    
                         clock uncertainty            0.215    -0.008    
    SLICE_X4Y91          FDRE (Hold_fdre_C_CE)       -0.017    -0.025    DISPLAY/P2S_SEG/buff_reg[29]
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           3.623    
  -------------------------------------------------------------------
                         slack                                  3.648    

Slack (MET) :             3.648ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[64]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.167ns (4.061%)  route 3.946ns (95.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.012    -0.490    clk_cpu
    SLICE_X1Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.132    -0.358 f  rst_all_reg/Q
                         net (fo=1326, routed)        3.867     3.509    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y91          LUT6 (Prop_lut6_I5_O)        0.035     3.544 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.078     3.623    DISPLAY/P2S_SEG/buff
    SLICE_X4Y91          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[64]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.210    -0.769    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y91          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[64]/C
                         clock pessimism              0.547    -0.223    
                         clock uncertainty            0.215    -0.008    
    SLICE_X4Y91          FDRE (Hold_fdre_C_CE)       -0.017    -0.025    DISPLAY/P2S_SEG/buff_reg[64]
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           3.623    
  -------------------------------------------------------------------
                         slack                                  3.648    

Slack (MET) :             3.653ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.167ns (4.001%)  route 4.007ns (95.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.012    -0.490    clk_cpu
    SLICE_X1Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.132    -0.358 f  rst_all_reg/Q
                         net (fo=1326, routed)        3.867     3.509    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y91          LUT6 (Prop_lut6_I5_O)        0.035     3.544 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.140     3.685    DISPLAY/P2S_SEG/buff
    SLICE_X6Y90          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.210    -0.769    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X6Y90          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.547    -0.223    
                         clock uncertainty            0.215    -0.008    
    SLICE_X6Y90          SRL16E (Hold_srl16e_CLK_CE)
                                                      0.040     0.032    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           3.685    
  -------------------------------------------------------------------
                         slack                                  3.653    

Slack (MET) :             3.653ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.167ns (4.001%)  route 4.007ns (95.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.012    -0.490    clk_cpu
    SLICE_X1Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.132    -0.358 f  rst_all_reg/Q
                         net (fo=1326, routed)        3.867     3.509    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y91          LUT6 (Prop_lut6_I5_O)        0.035     3.544 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.140     3.685    DISPLAY/P2S_SEG/buff
    SLICE_X6Y90          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.210    -0.769    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X6Y90          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.547    -0.223    
                         clock uncertainty            0.215    -0.008    
    SLICE_X6Y90          SRL16E (Hold_srl16e_CLK_CE)
                                                      0.040     0.032    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           3.685    
  -------------------------------------------------------------------
                         slack                                  3.653    

Slack (MET) :             3.653ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.167ns (4.001%)  route 4.007ns (95.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.012    -0.490    clk_cpu
    SLICE_X1Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.132    -0.358 f  rst_all_reg/Q
                         net (fo=1326, routed)        3.867     3.509    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y91          LUT6 (Prop_lut6_I5_O)        0.035     3.544 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.140     3.685    DISPLAY/P2S_SEG/buff
    SLICE_X6Y90          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.210    -0.769    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X6Y90          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.547    -0.223    
                         clock uncertainty            0.215    -0.008    
    SLICE_X6Y90          SRL16E (Hold_srl16e_CLK_CE)
                                                      0.040     0.032    DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           3.685    
  -------------------------------------------------------------------
                         slack                                  3.653    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       41.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.908ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[12][25]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.793ns  (logic 0.338ns (3.451%)  route 9.455ns (96.549%))
  Logic Levels:           0  
  Clock Path Skew:        2.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 51.432 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.332    -0.764    clk_cpu
    SLICE_X1Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.338    -0.426 f  rst_all_reg/Q
                         net (fo=1326, routed)        9.455     9.030    core/register/rst_all
    SLICE_X24Y71         FDCE                                         f  core/register/register_reg[12][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.902    51.432    core/register/debug_clk
    SLICE_X24Y71         FDCE                                         r  core/register/register_reg[12][25]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.357    
                         clock uncertainty           -0.095    51.262    
    SLICE_X24Y71         FDCE (Recov_fdce_C_CLR)     -0.324    50.938    core/register/register_reg[12][25]
  -------------------------------------------------------------------
                         required time                         50.938    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                 41.908    

Slack (MET) :             42.067ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[3][23]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.636ns  (logic 0.338ns (3.508%)  route 9.298ns (96.492%))
  Logic Levels:           0  
  Clock Path Skew:        2.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 51.433 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.332    -0.764    clk_cpu
    SLICE_X1Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.338    -0.426 f  rst_all_reg/Q
                         net (fo=1326, routed)        9.298     8.872    core/register/rst_all
    SLICE_X23Y73         FDCE                                         f  core/register/register_reg[3][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.903    51.433    core/register/debug_clk
    SLICE_X23Y73         FDCE                                         r  core/register/register_reg[3][23]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.358    
                         clock uncertainty           -0.095    51.263    
    SLICE_X23Y73         FDCE (Recov_fdce_C_CLR)     -0.324    50.939    core/register/register_reg[3][23]
  -------------------------------------------------------------------
                         required time                         50.939    
                         arrival time                          -8.872    
  -------------------------------------------------------------------
                         slack                                 42.067    

Slack (MET) :             42.154ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[11][18]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.545ns  (logic 0.338ns (3.541%)  route 9.207ns (96.459%))
  Logic Levels:           0  
  Clock Path Skew:        2.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 51.429 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.332    -0.764    clk_cpu
    SLICE_X1Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.338    -0.426 f  rst_all_reg/Q
                         net (fo=1326, routed)        9.207     8.781    core/register/rst_all
    SLICE_X24Y73         FDCE                                         f  core/register/register_reg[11][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.899    51.429    core/register/debug_clk
    SLICE_X24Y73         FDCE                                         r  core/register/register_reg[11][18]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.354    
                         clock uncertainty           -0.095    51.259    
    SLICE_X24Y73         FDCE (Recov_fdce_C_CLR)     -0.324    50.935    core/register/register_reg[11][18]
  -------------------------------------------------------------------
                         required time                         50.935    
                         arrival time                          -8.781    
  -------------------------------------------------------------------
                         slack                                 42.154    

Slack (MET) :             42.224ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[30][23]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.479ns  (logic 0.338ns (3.566%)  route 9.141ns (96.434%))
  Logic Levels:           0  
  Clock Path Skew:        2.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 51.433 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.332    -0.764    clk_cpu
    SLICE_X1Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.338    -0.426 f  rst_all_reg/Q
                         net (fo=1326, routed)        9.141     8.715    core/register/rst_all
    SLICE_X21Y74         FDCE                                         f  core/register/register_reg[30][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.903    51.433    core/register/debug_clk
    SLICE_X21Y74         FDCE                                         r  core/register/register_reg[30][23]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.358    
                         clock uncertainty           -0.095    51.263    
    SLICE_X21Y74         FDCE (Recov_fdce_C_CLR)     -0.324    50.939    core/register/register_reg[30][23]
  -------------------------------------------------------------------
                         required time                         50.939    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                 42.224    

Slack (MET) :             42.635ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[21][29]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.063ns  (logic 0.338ns (3.729%)  route 8.725ns (96.271%))
  Logic Levels:           0  
  Clock Path Skew:        2.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 51.428 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.332    -0.764    clk_cpu
    SLICE_X1Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.338    -0.426 f  rst_all_reg/Q
                         net (fo=1326, routed)        8.725     8.299    core/register/rst_all
    SLICE_X24Y75         FDCE                                         f  core/register/register_reg[21][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.898    51.428    core/register/debug_clk
    SLICE_X24Y75         FDCE                                         r  core/register/register_reg[21][29]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.353    
                         clock uncertainty           -0.095    51.258    
    SLICE_X24Y75         FDCE (Recov_fdce_C_CLR)     -0.324    50.934    core/register/register_reg[21][29]
  -------------------------------------------------------------------
                         required time                         50.934    
                         arrival time                          -8.299    
  -------------------------------------------------------------------
                         slack                                 42.635    

Slack (MET) :             42.642ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[26][15]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.063ns  (logic 0.338ns (3.729%)  route 8.725ns (96.271%))
  Logic Levels:           0  
  Clock Path Skew:        2.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 51.435 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.332    -0.764    clk_cpu
    SLICE_X1Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.338    -0.426 f  rst_all_reg/Q
                         net (fo=1326, routed)        8.725     8.299    core/register/rst_all
    SLICE_X15Y74         FDCE                                         f  core/register/register_reg[26][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.905    51.435    core/register/debug_clk
    SLICE_X15Y74         FDCE                                         r  core/register/register_reg[26][15]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.360    
                         clock uncertainty           -0.095    51.265    
    SLICE_X15Y74         FDCE (Recov_fdce_C_CLR)     -0.324    50.941    core/register/register_reg[26][15]
  -------------------------------------------------------------------
                         required time                         50.941    
                         arrival time                          -8.299    
  -------------------------------------------------------------------
                         slack                                 42.642    

Slack (MET) :             42.642ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[26][28]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.063ns  (logic 0.338ns (3.729%)  route 8.725ns (96.271%))
  Logic Levels:           0  
  Clock Path Skew:        2.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 51.435 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.332    -0.764    clk_cpu
    SLICE_X1Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.338    -0.426 f  rst_all_reg/Q
                         net (fo=1326, routed)        8.725     8.299    core/register/rst_all
    SLICE_X15Y74         FDCE                                         f  core/register/register_reg[26][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.905    51.435    core/register/debug_clk
    SLICE_X15Y74         FDCE                                         r  core/register/register_reg[26][28]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.360    
                         clock uncertainty           -0.095    51.265    
    SLICE_X15Y74         FDCE (Recov_fdce_C_CLR)     -0.324    50.941    core/register/register_reg[26][28]
  -------------------------------------------------------------------
                         required time                         50.941    
                         arrival time                          -8.299    
  -------------------------------------------------------------------
                         slack                                 42.642    

Slack (MET) :             42.669ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[9][0]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.063ns  (logic 0.338ns (3.729%)  route 8.725ns (96.271%))
  Logic Levels:           0  
  Clock Path Skew:        2.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 51.435 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.332    -0.764    clk_cpu
    SLICE_X1Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.338    -0.426 f  rst_all_reg/Q
                         net (fo=1326, routed)        8.725     8.299    core/register/rst_all
    SLICE_X14Y74         FDCE                                         f  core/register/register_reg[9][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.905    51.435    core/register/debug_clk
    SLICE_X14Y74         FDCE                                         r  core/register/register_reg[9][0]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.360    
                         clock uncertainty           -0.095    51.265    
    SLICE_X14Y74         FDCE (Recov_fdce_C_CLR)     -0.297    50.968    core/register/register_reg[9][0]
  -------------------------------------------------------------------
                         required time                         50.968    
                         arrival time                          -8.299    
  -------------------------------------------------------------------
                         slack                                 42.669    

Slack (MET) :             42.669ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[9][22]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.063ns  (logic 0.338ns (3.729%)  route 8.725ns (96.271%))
  Logic Levels:           0  
  Clock Path Skew:        2.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 51.435 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.332    -0.764    clk_cpu
    SLICE_X1Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.338    -0.426 f  rst_all_reg/Q
                         net (fo=1326, routed)        8.725     8.299    core/register/rst_all
    SLICE_X14Y74         FDCE                                         f  core/register/register_reg[9][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.905    51.435    core/register/debug_clk
    SLICE_X14Y74         FDCE                                         r  core/register/register_reg[9][22]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.360    
                         clock uncertainty           -0.095    51.265    
    SLICE_X14Y74         FDCE (Recov_fdce_C_CLR)     -0.297    50.968    core/register/register_reg[9][22]
  -------------------------------------------------------------------
                         required time                         50.968    
                         arrival time                          -8.299    
  -------------------------------------------------------------------
                         slack                                 42.669    

Slack (MET) :             42.669ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[9][7]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.063ns  (logic 0.338ns (3.729%)  route 8.725ns (96.271%))
  Logic Levels:           0  
  Clock Path Skew:        2.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 51.435 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.332    -0.764    clk_cpu
    SLICE_X1Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.338    -0.426 f  rst_all_reg/Q
                         net (fo=1326, routed)        8.725     8.299    core/register/rst_all
    SLICE_X14Y74         FDCE                                         f  core/register/register_reg[9][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.905    51.435    core/register/debug_clk
    SLICE_X14Y74         FDCE                                         r  core/register/register_reg[9][7]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.360    
                         clock uncertainty           -0.095    51.265    
    SLICE_X14Y74         FDCE (Recov_fdce_C_CLR)     -0.297    50.968    core/register/register_reg[9][7]
  -------------------------------------------------------------------
                         required time                         50.968    
                         arrival time                          -8.299    
  -------------------------------------------------------------------
                         slack                                 42.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[6]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 0.132ns (5.729%)  route 2.172ns (94.271%))
  Logic Levels:           0  
  Clock Path Skew:        1.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.012    -0.490    clk_cpu
    SLICE_X1Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.132    -0.358 f  rst_all_reg/Q
                         net (fo=1326, routed)        2.172     1.814    core/reg_EXE_MEM/rst_all
    SLICE_X3Y56          FDCE                                         f  core/reg_EXE_MEM/IR_MEM_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.213     0.869    core/reg_EXE_MEM/debug_clk
    SLICE_X3Y56          FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[6]/C
                         clock pessimism              0.477     1.346    
    SLICE_X3Y56          FDCE (Remov_fdce_C_CLR)     -0.085     1.261    core/reg_EXE_MEM/IR_MEM_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/PCurrent_MEM_reg[6]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 0.132ns (5.729%)  route 2.172ns (94.271%))
  Logic Levels:           0  
  Clock Path Skew:        1.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.012    -0.490    clk_cpu
    SLICE_X1Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.132    -0.358 f  rst_all_reg/Q
                         net (fo=1326, routed)        2.172     1.814    core/reg_EXE_MEM/rst_all
    SLICE_X3Y56          FDCE                                         f  core/reg_EXE_MEM/PCurrent_MEM_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.213     0.869    core/reg_EXE_MEM/debug_clk
    SLICE_X3Y56          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[6]/C
                         clock pessimism              0.477     1.346    
    SLICE_X3Y56          FDCE (Remov_fdce_C_CLR)     -0.085     1.261    core/reg_EXE_MEM/PCurrent_MEM_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[2]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.132ns (5.671%)  route 2.196ns (94.329%))
  Logic Levels:           0  
  Clock Path Skew:        1.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.012    -0.490    clk_cpu
    SLICE_X1Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.132    -0.358 f  rst_all_reg/Q
                         net (fo=1326, routed)        2.196     1.838    core/reg_EXE_MEM/rst_all
    SLICE_X2Y51          FDCE                                         f  core/reg_EXE_MEM/IR_MEM_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.214     0.870    core/reg_EXE_MEM/debug_clk
    SLICE_X2Y51          FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[2]/C
                         clock pessimism              0.477     1.347    
    SLICE_X2Y51          FDCE (Remov_fdce_C_CLR)     -0.065     1.282    core/reg_EXE_MEM/IR_MEM_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/PCurrent_MEM_reg[2]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.132ns (5.671%)  route 2.196ns (94.329%))
  Logic Levels:           0  
  Clock Path Skew:        1.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.012    -0.490    clk_cpu
    SLICE_X1Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.132    -0.358 f  rst_all_reg/Q
                         net (fo=1326, routed)        2.196     1.838    core/reg_EXE_MEM/rst_all
    SLICE_X2Y51          FDCE                                         f  core/reg_EXE_MEM/PCurrent_MEM_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.214     0.870    core/reg_EXE_MEM/debug_clk
    SLICE_X2Y51          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[2]/C
                         clock pessimism              0.477     1.347    
    SLICE_X2Y51          FDCE (Remov_fdce_C_CLR)     -0.065     1.282    core/reg_EXE_MEM/PCurrent_MEM_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[1]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.132ns (5.708%)  route 2.180ns (94.292%))
  Logic Levels:           0  
  Clock Path Skew:        1.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.012    -0.490    clk_cpu
    SLICE_X1Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.132    -0.358 f  rst_all_reg/Q
                         net (fo=1326, routed)        2.180     1.823    core/REG_PC/rst_all
    SLICE_X5Y57          FDCE                                         f  core/REG_PC/Q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.211     0.867    core/REG_PC/debug_clk
    SLICE_X5Y57          FDCE                                         r  core/REG_PC/Q_reg[1]/C
                         clock pessimism              0.477     1.344    
    SLICE_X5Y57          FDCE (Remov_fdce_C_CLR)     -0.085     1.259    core/REG_PC/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[29]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.132ns (5.708%)  route 2.180ns (94.292%))
  Logic Levels:           0  
  Clock Path Skew:        1.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.012    -0.490    clk_cpu
    SLICE_X1Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.132    -0.358 f  rst_all_reg/Q
                         net (fo=1326, routed)        2.180     1.823    core/REG_PC/rst_all
    SLICE_X5Y57          FDCE                                         f  core/REG_PC/Q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.211     0.867    core/REG_PC/debug_clk
    SLICE_X5Y57          FDCE                                         r  core/REG_PC/Q_reg[29]/C
                         clock pessimism              0.477     1.344    
    SLICE_X5Y57          FDCE (Remov_fdce_C_CLR)     -0.085     1.259    core/REG_PC/Q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[7]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 0.132ns (5.701%)  route 2.183ns (94.299%))
  Logic Levels:           0  
  Clock Path Skew:        1.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.012    -0.490    clk_cpu
    SLICE_X1Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.132    -0.358 f  rst_all_reg/Q
                         net (fo=1326, routed)        2.183     1.826    core/REG_PC/rst_all
    SLICE_X4Y57          FDCE                                         f  core/REG_PC/Q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.211     0.867    core/REG_PC/debug_clk
    SLICE_X4Y57          FDCE                                         r  core/REG_PC/Q_reg[7]/C
                         clock pessimism              0.477     1.344    
    SLICE_X4Y57          FDCE (Remov_fdce_C_CLR)     -0.085     1.259    core/REG_PC/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[3]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.132ns (5.608%)  route 2.222ns (94.392%))
  Logic Levels:           0  
  Clock Path Skew:        1.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.012    -0.490    clk_cpu
    SLICE_X1Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.132    -0.358 f  rst_all_reg/Q
                         net (fo=1326, routed)        2.222     1.864    core/reg_EXE_MEM/rst_all
    SLICE_X3Y55          FDCE                                         f  core/reg_EXE_MEM/IR_MEM_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.213     0.869    core/reg_EXE_MEM/debug_clk
    SLICE_X3Y55          FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[3]/C
                         clock pessimism              0.477     1.346    
    SLICE_X3Y55          FDCE (Remov_fdce_C_CLR)     -0.085     1.261    core/reg_EXE_MEM/IR_MEM_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/PCurrent_MEM_reg[3]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.132ns (5.608%)  route 2.222ns (94.392%))
  Logic Levels:           0  
  Clock Path Skew:        1.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.012    -0.490    clk_cpu
    SLICE_X1Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.132    -0.358 f  rst_all_reg/Q
                         net (fo=1326, routed)        2.222     1.864    core/reg_EXE_MEM/rst_all
    SLICE_X3Y55          FDCE                                         f  core/reg_EXE_MEM/PCurrent_MEM_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.213     0.869    core/reg_EXE_MEM/debug_clk
    SLICE_X3Y55          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[3]/C
                         clock pessimism              0.477     1.346    
    SLICE_X3Y55          FDCE (Remov_fdce_C_CLR)     -0.085     1.261    core/reg_EXE_MEM/PCurrent_MEM_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[3]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.132ns (5.608%)  route 2.222ns (94.392%))
  Logic Levels:           0  
  Clock Path Skew:        1.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.012    -0.490    clk_cpu
    SLICE_X1Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.132    -0.358 f  rst_all_reg/Q
                         net (fo=1326, routed)        2.222     1.864    core/reg_MEM_WB/rst_all
    SLICE_X3Y55          FDCE                                         f  core/reg_MEM_WB/IR_WB_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.213     0.869    core/reg_MEM_WB/debug_clk
    SLICE_X3Y55          FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[3]/C
                         clock pessimism              0.477     1.346    
    SLICE_X3Y55          FDCE (Remov_fdce_C_CLR)     -0.085     1.261    core/reg_MEM_WB/IR_WB_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.603    





