# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../project_0422PR.srcs/sources_1/imports/sources_1/imports/test/APB_Slave.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
