
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
use ieee.std_logic_unsigned.all;

entity tb4 is
end tb4;

architecture tb5 of tb4 is

procedure tutorial(ir : in std_logic_vector(31 downto 0);
						  d : out std_logic_vector(31 downto 0)
) is
begin
d := ir + 12;
end tutorial;

signal i,i0 : std_logic_vector(31 downto 0) := (others => '0');
begin

p1 : process(i)
variable temp : std_logic_vector(31 downto 0) := (others => '0');
begin
tutorial(i,temp);
i0 <= temp;
end process;
end tb5;

