$date
	Wed Jan 24 14:32:22 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_q2 $end
$var wire 1 ! out $end
$var reg 1 " x $end
$var reg 1 # y $end
$var reg 1 $ z $end
$scope module dut $end
$var wire 1 ! out $end
$var wire 1 " x $end
$var wire 1 # y $end
$var wire 1 $ z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1!
1$
1"
#20
0!
0$
1#
#30
1!
1$
0"
#40
