#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Apr  4 22:23:20 2024
# Process ID: 8544
# Current directory: D:/NEW/TYUT/FPGA/Code/3_Test/ch22_ACZ7015_AD128S_SPI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4980 D:\NEW\TYUT\FPGA\Code\3_Test\ch22_ACZ7015_AD128S_SPI\AD128S_SPI.xpr
# Log file: D:/NEW/TYUT/FPGA/Code/3_Test/ch22_ACZ7015_AD128S_SPI/vivado.log
# Journal file: D:/NEW/TYUT/FPGA/Code/3_Test/ch22_ACZ7015_AD128S_SPI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/NEW/TYUT/FPGA/Code/3_Test/ch22_ACZ7015_AD128S_SPI/AD128S_SPI.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/NEW/TYUT/FPGA/Code/3_Test/ch22_ACZ7015_AD128S_SPI/AD128S_SPI.srcs/sources_1/bd/system/system.bd}
launch_sdk -workspace D:/NEW/TYUT/FPGA/Code/3_Test/ch22_ACZ7015_AD128S_SPI/AD128S_SPI.sdk -hwspec D:/NEW/TYUT/FPGA/Code/3_Test/ch22_ACZ7015_AD128S_SPI/AD128S_SPI.sdk/system_wrapper.hdf
reset_run system_processing_system7_0_0_synth_1
launch_runs system_processing_system7_0_0_synth_1
wait_on_run system_processing_system7_0_0_synth_1
generate_target all [get_files D:/NEW/TYUT/FPGA/Code/3_Test/ch22_ACZ7015_AD128S_SPI/AD128S_SPI.srcs/sources_1/bd/system/system.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/NEW/TYUT/FPGA/Code/3_Test/ch22_ACZ7015_AD128S_SPI/AD128S_SPI.srcs/sources_1/bd/system/system.bd]
synth_design -rtl -name rtl_1
