
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003600                       # Number of seconds simulated
sim_ticks                                  3599870511                       # Number of ticks simulated
final_tick                               533164250448                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  58140                       # Simulator instruction rate (inst/s)
host_op_rate                                    73623                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 103360                       # Simulator tick rate (ticks/s)
host_mem_usage                               16891616                       # Number of bytes of host memory used
host_seconds                                 34828.44                       # Real time elapsed on the host
sim_insts                                  2024917474                       # Number of instructions simulated
sim_ops                                    2564189995                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       236672                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       257792                       # Number of bytes read from this memory
system.physmem.bytes_read::total               497408                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       114688                       # Number of bytes written to this memory
system.physmem.bytes_written::total            114688                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1849                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2014                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3886                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             896                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  896                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       355568                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     65744587                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       462239                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     71611465                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               138173859                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       355568                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       462239                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             817807                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          31858924                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               31858924                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          31858924                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       355568                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     65744587                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       462239                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     71611465                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              170032783                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8632784                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3112548                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2555530                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202869                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1267240                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1203831                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314895                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8753                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3200554                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17052145                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3112548                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1518726                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3661269                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1084821                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        736686                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1564066                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        79402                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8477389                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.472740                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.331521                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4816120     56.81%     56.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          365662      4.31%     61.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318766      3.76%     64.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342371      4.04%     68.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          301278      3.55%     72.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          155651      1.84%     74.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101636      1.20%     75.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          268351      3.17%     78.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1807554     21.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8477389                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.360550                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.975278                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3370319                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       692823                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3479730                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56472                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        878036                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507482                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1017                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20221330                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6337                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        878036                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3537599                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         335797                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        79583                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3364805                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       281561                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19535443                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          588                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        177280                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76518                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            4                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27121576                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91061790                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91061790                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10314595                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3329                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1732                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           745908                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1940557                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1007985                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        25818                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       292511                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18418385                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3326                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14774472                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29354                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6141576                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18765463                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          130                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8477389                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.742809                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.910050                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3059857     36.09%     36.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1793501     21.16%     57.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1181799     13.94%     71.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       761096      8.98%     80.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       759241      8.96%     89.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       441903      5.21%     94.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       338265      3.99%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        75800      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65927      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8477389                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108102     69.12%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21351     13.65%     82.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26949     17.23%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12142362     82.18%     82.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200369      1.36%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1579024     10.69%     94.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       851120      5.76%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14774472                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.711438                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             156407                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010586                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38212092                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24563416                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14357133                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14930879                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26727                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       711354                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          131                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       228085                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           73                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        878036                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         259271                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16314                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18421711                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        29390                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1940557                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1007985                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1728                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11427                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          750                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          131                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       121977                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115484                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237461                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14514595                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1485752                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       259875                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2312271                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2057888                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            826519                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.681334                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14371764                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14357133                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9358786                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26121953                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.663094                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358273                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6182765                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205008                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7599353                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.610575                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.169907                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3073640     40.45%     40.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2042926     26.88%     67.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       836526     11.01%     78.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       428651      5.64%     83.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       366282      4.82%     88.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       179745      2.37%     91.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       199172      2.62%     93.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       100777      1.33%     95.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       371634      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7599353                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       371634                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25649811                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37723176                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3962                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 155395                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.863278                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.863278                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.158375                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.158375                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65541272                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19680133                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18977589                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8632784                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3075411                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2499480                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       211603                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1278550                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1195567                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          323440                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9056                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3082550                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17041607                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3075411                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1519007                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3745144                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1131191                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        687688                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1509303                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        90622                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8430420                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.497535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.302244                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4685276     55.58%     55.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          327950      3.89%     59.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          265310      3.15%     62.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          645115      7.65%     70.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          175862      2.09%     72.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          224454      2.66%     75.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          162446      1.93%     76.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           91095      1.08%     78.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1852912     21.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8430420                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.356248                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.974057                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3226206                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       669094                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3600208                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        24551                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        910352                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       525185                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4721                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20368363                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        11068                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        910352                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3463569                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         154228                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       166719                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3381903                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       353641                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19641538                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2967                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        146076                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       110238                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          483                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27490965                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91684860                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91684860                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16804397                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10686477                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4016                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2279                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           971135                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1833150                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       934080                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        14812                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       271845                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18561493                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3887                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14724520                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30651                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6442038                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19688541                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          631                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8430420                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.746594                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.887565                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2976411     35.31%     35.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1808796     21.46%     56.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1161150     13.77%     70.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       872191     10.35%     80.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       754922      8.95%     89.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       389634      4.62%     94.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       333300      3.95%     98.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        62935      0.75%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        71081      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8430420                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          86508     71.08%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17549     14.42%     85.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17649     14.50%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12266102     83.30%     83.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       208899      1.42%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1628      0.01%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1462922      9.94%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       784969      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14724520                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.705651                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             121706                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008266                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38031815                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25007487                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14343700                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14846226                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        55239                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       727233                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          285                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       242397                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        910352                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          73299                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8485                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18565382                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        40093                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1833150                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       934080                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2259                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7543                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           69                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       124743                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119995                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       244738                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14486471                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1372169                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       238047                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2135606                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2043362                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            763437                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.678076                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14353606                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14343700                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9338710                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26375506                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.661538                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354068                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9844334                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12089890                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6475551                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3256                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       211469                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7520068                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.607684                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.134927                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2966815     39.45%     39.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2066107     27.47%     66.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       839617     11.17%     78.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       472813      6.29%     84.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       384696      5.12%     89.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       156332      2.08%     91.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       185363      2.46%     94.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        93112      1.24%     95.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       355213      4.72%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7520068                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9844334                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12089890                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1797589                       # Number of memory references committed
system.switch_cpus1.commit.loads              1105909                       # Number of loads committed
system.switch_cpus1.commit.membars               1628                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1736980                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10893560                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       246151                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       355213                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25730296                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38041901                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4390                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 202364                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9844334                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12089890                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9844334                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.876929                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.876929                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.140343                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.140343                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65166023                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19823679                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18795834                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3256                       # number of misc regfile writes
system.l20.replacements                          1859                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          598653                       # Total number of references to valid blocks.
system.l20.sampled_refs                         10051                       # Sample count of references to valid blocks.
system.l20.avg_refs                         59.561536                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           23.334378                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.975712                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   947.986996                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7210.702913                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.002848                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001218                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.115721                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.880213                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         8033                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   8033                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1816                       # number of Writeback hits
system.l20.Writeback_hits::total                 1816                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         8033                       # number of demand (read+write) hits
system.l20.demand_hits::total                    8033                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         8033                       # number of overall hits
system.l20.overall_hits::total                   8033                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1849                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1859                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1849                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1859                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1849                       # number of overall misses
system.l20.overall_misses::total                 1859                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst       709890                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    168696823                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      169406713                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst       709890                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    168696823                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       169406713                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst       709890                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    168696823                       # number of overall miss cycles
system.l20.overall_miss_latency::total      169406713                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         9882                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               9892                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1816                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1816                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         9882                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                9892                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         9882                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               9892                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.187108                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.187930                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.187108                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.187930                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.187108                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.187930                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst        70989                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 91236.789075                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 91127.871436                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst        70989                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 91236.789075                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 91127.871436                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst        70989                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 91236.789075                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 91127.871436                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 495                       # number of writebacks
system.l20.writebacks::total                      495                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1849                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1859                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1849                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1859                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1849                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1859                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       635887                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    154967917                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    155603804                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       635887                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    154967917                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    155603804                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       635887                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    154967917                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    155603804                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.187108                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.187930                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.187108                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.187930                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.187108                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.187930                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 63588.700000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 83811.745268                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 83702.960732                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 63588.700000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 83811.745268                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 83702.960732                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 63588.700000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 83811.745268                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 83702.960732                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2027                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          674218                       # Total number of references to valid blocks.
system.l21.sampled_refs                         10219                       # Sample count of references to valid blocks.
system.l21.avg_refs                         65.976906                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks                 206                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.375982                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   989.003179                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          6984.620839                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.025146                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001511                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.120728                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.852615                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         5298                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   5298                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1976                       # number of Writeback hits
system.l21.Writeback_hits::total                 1976                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         5298                       # number of demand (read+write) hits
system.l21.demand_hits::total                    5298                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         5298                       # number of overall hits
system.l21.overall_hits::total                   5298                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2014                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2027                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2014                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2027                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2014                       # number of overall misses
system.l21.overall_misses::total                 2027                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst       913653                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    177898185                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      178811838                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst       913653                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    177898185                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       178811838                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst       913653                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    177898185                       # number of overall miss cycles
system.l21.overall_miss_latency::total      178811838                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         7312                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               7325                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1976                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1976                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         7312                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                7325                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         7312                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               7325                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.275438                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.276724                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.275438                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.276724                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.275438                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.276724                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst        70281                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 88330.777061                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 88215.016280                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst        70281                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 88330.777061                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 88215.016280                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst        70281                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 88330.777061                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 88215.016280                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 401                       # number of writebacks
system.l21.writebacks::total                      401                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2014                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2027                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2014                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2027                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2014                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2027                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst       811623                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    162272427                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    163084050                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst       811623                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    162272427                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    163084050                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst       811623                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    162272427                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    163084050                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.275438                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.276724                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.275438                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.276724                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.275438                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.276724                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 62432.538462                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 80572.208044                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 80455.870745                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 62432.538462                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 80572.208044                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 80455.870745                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 62432.538462                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 80572.208044                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 80455.870745                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.975692                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001571716                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1821039.483636                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.975692                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015987                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881371                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1564055                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1564055                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1564055                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1564055                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1564055                       # number of overall hits
system.cpu0.icache.overall_hits::total        1564055                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       855471                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       855471                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       855471                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       855471                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       855471                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       855471                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1564066                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1564066                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1564066                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1564066                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1564066                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1564066                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 77770.090909                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 77770.090909                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 77770.090909                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 77770.090909                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 77770.090909                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 77770.090909                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       719890                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       719890                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       719890                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       719890                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       719890                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       719890                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        71989                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total        71989                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst        71989                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total        71989                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst        71989                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total        71989                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9882                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174468934                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10138                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17209.403630                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.054333                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.945667                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.898650                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.101350                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1167185                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1167185                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776682                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776682                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1647                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1647                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1943867                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1943867                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1943867                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1943867                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38175                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38175                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           10                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38185                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38185                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38185                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38185                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1354633763                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1354633763                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       509232                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       509232                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1355142995                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1355142995                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1355142995                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1355142995                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1205360                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1205360                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1647                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1647                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1982052                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1982052                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1982052                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1982052                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031671                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031671                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019265                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019265                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019265                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019265                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 35484.839895                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 35484.839895                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 50923.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50923.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 35488.882938                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 35488.882938                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 35488.882938                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 35488.882938                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1816                       # number of writebacks
system.cpu0.dcache.writebacks::total             1816                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28293                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28293                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28303                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28303                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28303                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28303                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9882                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9882                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9882                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9882                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9882                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9882                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    237946254                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    237946254                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    237946254                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    237946254                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    237946254                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    237946254                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008198                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008198                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004986                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004986                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004986                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004986                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 24078.754706                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24078.754706                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 24078.754706                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24078.754706                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 24078.754706                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24078.754706                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.967150                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006590041                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2029415.405242                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.967150                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020781                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794819                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1509286                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1509286                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1509286                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1509286                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1509286                       # number of overall hits
system.cpu1.icache.overall_hits::total        1509286                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1237044                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1237044                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1237044                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1237044                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1237044                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1237044                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1509303                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1509303                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1509303                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1509303                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1509303                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1509303                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 72767.294118                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72767.294118                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 72767.294118                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72767.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 72767.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72767.294118                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       926653                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       926653                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       926653                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       926653                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       926653                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       926653                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        71281                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total        71281                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst        71281                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total        71281                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst        71281                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total        71281                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7312                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165467826                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7568                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              21864.141913                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   225.041000                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    30.959000                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.879066                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.120934                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1042042                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1042042                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       688424                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        688424                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2172                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2172                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1628                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1628                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1730466                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1730466                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1730466                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1730466                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        16094                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16094                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        16094                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         16094                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        16094                       # number of overall misses
system.cpu1.dcache.overall_misses::total        16094                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    725251816                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    725251816                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    725251816                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    725251816                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    725251816                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    725251816                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1058136                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1058136                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       688424                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       688424                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2172                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2172                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1628                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1628                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1746560                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1746560                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1746560                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1746560                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015210                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015210                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009215                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009215                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009215                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009215                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 45063.490493                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 45063.490493                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 45063.490493                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 45063.490493                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 45063.490493                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 45063.490493                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1976                       # number of writebacks
system.cpu1.dcache.writebacks::total             1976                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8782                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8782                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8782                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8782                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8782                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8782                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7312                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7312                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7312                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7312                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7312                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7312                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    221839875                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    221839875                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    221839875                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    221839875                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    221839875                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    221839875                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006910                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006910                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004187                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004187                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004187                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004187                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 30339.151395                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 30339.151395                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 30339.151395                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 30339.151395                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 30339.151395                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 30339.151395                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
