\doxysubsubsubsubsubsubsubsubsubsection{Floating Point Unit (FPU)}
\hypertarget{group__CMSIS__FPU}{}\label{group__CMSIS__FPU}\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}


Type definitions for the Floating Point Unit (FPU)  


\doxysubsubsubsubsubsubsubsubsubsubsubsection*{Topics}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__CMSIS__CoreDebug}{Core Debug Registers (\+Core\+Debug)}}
\begin{DoxyCompactList}\small\item\em Type definitions for the Core Debug Registers. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsubsubsubsubsubsubsubsubsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structFPU__Type}{FPU\+\_\+\+Type}}
\begin{DoxyCompactList}\small\item\em Structure type to access the Floating Point Unit (FPU). \end{DoxyCompactList}\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga4228a923ddf665f868e56b4b9e9bff7b}{FPU\+\_\+\+FPCCR\+\_\+\+ASPEN\+\_\+\+Pos}}~31U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga309886ff6bbd25cb13c061c6683c6c0c}{FPU\+\_\+\+FPCCR\+\_\+\+ASPEN\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga4228a923ddf665f868e56b4b9e9bff7b}{FPU\+\_\+\+FPCCR\+\_\+\+ASPEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gac7d70e051fe759ad8fed83bf5b5aebc1}{FPU\+\_\+\+FPCCR\+\_\+\+LSPEN\+\_\+\+Pos}}~30U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaf4ab19de45df6522dd882bc116f938e9}{FPU\+\_\+\+FPCCR\+\_\+\+LSPEN\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gac7d70e051fe759ad8fed83bf5b5aebc1}{FPU\+\_\+\+FPCCR\+\_\+\+LSPEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gae0a4effc79209d821ded517c2be326ba}{FPU\+\_\+\+FPCCR\+\_\+\+MONRDY\+\_\+\+Pos}}~8U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga42067729a887081cf56b8fe1029be7a1}{FPU\+\_\+\+FPCCR\+\_\+\+MONRDY\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gae0a4effc79209d821ded517c2be326ba}{FPU\+\_\+\+FPCCR\+\_\+\+MONRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga6d633920f92c3ce4133d769701619b17}{FPU\+\_\+\+FPCCR\+\_\+\+BFRDY\+\_\+\+Pos}}~6U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gad349eb1323d8399d54a04c0bfd520cb2}{FPU\+\_\+\+FPCCR\+\_\+\+BFRDY\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga6d633920f92c3ce4133d769701619b17}{FPU\+\_\+\+FPCCR\+\_\+\+BFRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaccdb481211629f9440431439231187f1}{FPU\+\_\+\+FPCCR\+\_\+\+MMRDY\+\_\+\+Pos}}~5U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gadedfaec9fdd07261573e823a4dcfb5c4}{FPU\+\_\+\+FPCCR\+\_\+\+MMRDY\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaccdb481211629f9440431439231187f1}{FPU\+\_\+\+FPCCR\+\_\+\+MMRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gab12733991487acc2da41ca300fe36fb6}{FPU\+\_\+\+FPCCR\+\_\+\+HFRDY\+\_\+\+Pos}}~4U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaf4beaa279abff34828344bd594fff8a1}{FPU\+\_\+\+FPCCR\+\_\+\+HFRDY\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gab12733991487acc2da41ca300fe36fb6}{FPU\+\_\+\+FPCCR\+\_\+\+HFRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga0937d64c42374200af44b22e5b49fd26}{FPU\+\_\+\+FPCCR\+\_\+\+THREAD\+\_\+\+Pos}}~3U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga8d18cd88336d63d4b1810383aa8da700}{FPU\+\_\+\+FPCCR\+\_\+\+THREAD\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga0937d64c42374200af44b22e5b49fd26}{FPU\+\_\+\+FPCCR\+\_\+\+THREAD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaea663104375ce6be15470e3db294c92d}{FPU\+\_\+\+FPCCR\+\_\+\+USER\+\_\+\+Pos}}~1U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga2eb70427eeaa7344196219cf5a8620a4}{FPU\+\_\+\+FPCCR\+\_\+\+USER\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaea663104375ce6be15470e3db294c92d}{FPU\+\_\+\+FPCCR\+\_\+\+USER\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga803bf3f6d15b04deaad0801bee5b35ed}{FPU\+\_\+\+FPCCR\+\_\+\+LSPACT\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga86e7c2fa52ba65c3b535dfa33f2586eb}{FPU\+\_\+\+FPCCR\+\_\+\+LSPACT\+\_\+\+Msk}}~(1UL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga803bf3f6d15b04deaad0801bee5b35ed}{FPU\+\_\+\+FPCCR\+\_\+\+LSPACT\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaf45377b7e45be8517ddbcf2028b80ae7}{FPU\+\_\+\+FPCAR\+\_\+\+ADDRESS\+\_\+\+Pos}}~3U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga517d89370c81325c5387b9c3085ac554}{FPU\+\_\+\+FPCAR\+\_\+\+ADDRESS\+\_\+\+Msk}}~(0x1\+FFFFFFFUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaf45377b7e45be8517ddbcf2028b80ae7}{FPU\+\_\+\+FPCAR\+\_\+\+ADDRESS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga138f54bc002629ab3e4de814c58abb29}{FPU\+\_\+\+FPDSCR\+\_\+\+AHP\+\_\+\+Pos}}~26U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gab2789cebebda5fda8c4e9d87e24f32be}{FPU\+\_\+\+FPDSCR\+\_\+\+AHP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga138f54bc002629ab3e4de814c58abb29}{FPU\+\_\+\+FPDSCR\+\_\+\+AHP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga41776b80fa450ef2ea6d3fee89aa35f2}{FPU\+\_\+\+FPDSCR\+\_\+\+DN\+\_\+\+Pos}}~25U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga40c2d4a297ca2ceffe174703a4ad17f6}{FPU\+\_\+\+FPDSCR\+\_\+\+DN\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga41776b80fa450ef2ea6d3fee89aa35f2}{FPU\+\_\+\+FPDSCR\+\_\+\+DN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gab3c2fc96e312ba47b902d5f80d9b8575}{FPU\+\_\+\+FPDSCR\+\_\+\+FZ\+\_\+\+Pos}}~24U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaae7d901442d4af97c6d22939cffc8ad9}{FPU\+\_\+\+FPDSCR\+\_\+\+FZ\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gab3c2fc96e312ba47b902d5f80d9b8575}{FPU\+\_\+\+FPDSCR\+\_\+\+FZ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga7aeedf36be8f170dd3e276028e8e29ed}{FPU\+\_\+\+FPDSCR\+\_\+\+RMode\+\_\+\+Pos}}~22U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga449beb50211f8e97df6b2640c82c4741}{FPU\+\_\+\+FPDSCR\+\_\+\+RMode\+\_\+\+Msk}}~(3UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga7aeedf36be8f170dd3e276028e8e29ed}{FPU\+\_\+\+FPDSCR\+\_\+\+RMode\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga1ebcc9076f08013f0ea814540df03e82}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+rounding\+\_\+modes\+\_\+\+Pos}}~28U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gae6dc9339ac72227d5d54360bb9fbef1b}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+rounding\+\_\+modes\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga1ebcc9076f08013f0ea814540df03e82}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+rounding\+\_\+modes\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gabbf83a918536ebf10889cee71a0404c7}{FPU\+\_\+\+MVFR0\+\_\+\+Short\+\_\+vectors\+\_\+\+Pos}}~24U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gabf261a72023fdfc64f32c6b21d55c5b9}{FPU\+\_\+\+MVFR0\+\_\+\+Short\+\_\+vectors\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gabbf83a918536ebf10889cee71a0404c7}{FPU\+\_\+\+MVFR0\+\_\+\+Short\+\_\+vectors\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga176c85453ba03257bf263adec05f7344}{FPU\+\_\+\+MVFR0\+\_\+\+Square\+\_\+root\+\_\+\+Pos}}~20U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga3ec0bfec1640bdaf9dff027f275b446d}{FPU\+\_\+\+MVFR0\+\_\+\+Square\+\_\+root\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga176c85453ba03257bf263adec05f7344}{FPU\+\_\+\+MVFR0\+\_\+\+Square\+\_\+root\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga167be203091e6cc7d00ad40ca48c4396}{FPU\+\_\+\+MVFR0\+\_\+\+Divide\+\_\+\+Pos}}~16U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaeb7370768c6cdf06f8a15c86c6102ed2}{FPU\+\_\+\+MVFR0\+\_\+\+Divide\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga167be203091e6cc7d00ad40ca48c4396}{FPU\+\_\+\+MVFR0\+\_\+\+Divide\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga5c0715c41c4470f8bb0b6dcd34707f1c}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+excep\+\_\+trapping\+\_\+\+Pos}}~12U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga29bbddd679e821e050699fda23e6c85e}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+excep\+\_\+trapping\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga5c0715c41c4470f8bb0b6dcd34707f1c}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+excep\+\_\+trapping\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga461e26147be0c39402a78cb6249e8f84}{FPU\+\_\+\+MVFR0\+\_\+\+Double\+\_\+precision\+\_\+\+Pos}}~8U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga3f2c8c6c759ffe70f548a165602ea901}{FPU\+\_\+\+MVFR0\+\_\+\+Double\+\_\+precision\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga461e26147be0c39402a78cb6249e8f84}{FPU\+\_\+\+MVFR0\+\_\+\+Double\+\_\+precision\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga1b4e9fe31992b1495c7a158747d42571}{FPU\+\_\+\+MVFR0\+\_\+\+Single\+\_\+precision\+\_\+\+Pos}}~4U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga95008f205c9d25e4ffebdbdc50d5ae44}{FPU\+\_\+\+MVFR0\+\_\+\+Single\+\_\+precision\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga1b4e9fe31992b1495c7a158747d42571}{FPU\+\_\+\+MVFR0\+\_\+\+Single\+\_\+precision\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaa1de44af3e3162c8c176a57564611618}{FPU\+\_\+\+MVFR0\+\_\+\+A\+\_\+\+SIMD\+\_\+registers\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga118f13f9562805356e92b5ad52573021}{FPU\+\_\+\+MVFR0\+\_\+\+A\+\_\+\+SIMD\+\_\+registers\+\_\+\+Msk}}~(0x\+FUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaa1de44af3e3162c8c176a57564611618}{FPU\+\_\+\+MVFR0\+\_\+\+A\+\_\+\+SIMD\+\_\+registers\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga68c53771f02f4c73122a7b40796549cc}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+fused\+\_\+\+MAC\+\_\+\+Pos}}~28U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaf5129ab18948ff573a1ab29f0be47bc2}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+fused\+\_\+\+MAC\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga68c53771f02f4c73122a7b40796549cc}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+fused\+\_\+\+MAC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga02ceac0abcbdc8670633056bec005bfd}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+\+HPFP\+\_\+\+Pos}}~24U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gafe29dd327ed3b723b3f01759568e116d}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+\+HPFP\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga02ceac0abcbdc8670633056bec005bfd}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+\+HPFP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gae34d7ce42e50e2f1ea3e654fd3ba690a}{FPU\+\_\+\+MVFR1\+\_\+\+D\+\_\+\+Na\+N\+\_\+mode\+\_\+\+Pos}}~4U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gad6af7c4632dba5a417307d456fe9b8a7}{FPU\+\_\+\+MVFR1\+\_\+\+D\+\_\+\+Na\+N\+\_\+mode\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gae34d7ce42e50e2f1ea3e654fd3ba690a}{FPU\+\_\+\+MVFR1\+\_\+\+D\+\_\+\+Na\+N\+\_\+mode\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga7faa5bfa85036f8511793234cbbc2409}{FPU\+\_\+\+MVFR1\+\_\+\+Ft\+Z\+\_\+mode\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gac566bde39a7afcceffbb21d830c269c1}{FPU\+\_\+\+MVFR1\+\_\+\+Ft\+Z\+\_\+mode\+\_\+\+Msk}}~(0x\+FUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga7faa5bfa85036f8511793234cbbc2409}{FPU\+\_\+\+MVFR1\+\_\+\+Ft\+Z\+\_\+mode\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga4228a923ddf665f868e56b4b9e9bff7b}{FPU\+\_\+\+FPCCR\+\_\+\+ASPEN\+\_\+\+Pos}}~31U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga309886ff6bbd25cb13c061c6683c6c0c}{FPU\+\_\+\+FPCCR\+\_\+\+ASPEN\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga4228a923ddf665f868e56b4b9e9bff7b}{FPU\+\_\+\+FPCCR\+\_\+\+ASPEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gac7d70e051fe759ad8fed83bf5b5aebc1}{FPU\+\_\+\+FPCCR\+\_\+\+LSPEN\+\_\+\+Pos}}~30U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaf4ab19de45df6522dd882bc116f938e9}{FPU\+\_\+\+FPCCR\+\_\+\+LSPEN\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gac7d70e051fe759ad8fed83bf5b5aebc1}{FPU\+\_\+\+FPCCR\+\_\+\+LSPEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gae0a4effc79209d821ded517c2be326ba}{FPU\+\_\+\+FPCCR\+\_\+\+MONRDY\+\_\+\+Pos}}~8U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga42067729a887081cf56b8fe1029be7a1}{FPU\+\_\+\+FPCCR\+\_\+\+MONRDY\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gae0a4effc79209d821ded517c2be326ba}{FPU\+\_\+\+FPCCR\+\_\+\+MONRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga6d633920f92c3ce4133d769701619b17}{FPU\+\_\+\+FPCCR\+\_\+\+BFRDY\+\_\+\+Pos}}~6U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gad349eb1323d8399d54a04c0bfd520cb2}{FPU\+\_\+\+FPCCR\+\_\+\+BFRDY\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga6d633920f92c3ce4133d769701619b17}{FPU\+\_\+\+FPCCR\+\_\+\+BFRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaccdb481211629f9440431439231187f1}{FPU\+\_\+\+FPCCR\+\_\+\+MMRDY\+\_\+\+Pos}}~5U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gadedfaec9fdd07261573e823a4dcfb5c4}{FPU\+\_\+\+FPCCR\+\_\+\+MMRDY\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaccdb481211629f9440431439231187f1}{FPU\+\_\+\+FPCCR\+\_\+\+MMRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gab12733991487acc2da41ca300fe36fb6}{FPU\+\_\+\+FPCCR\+\_\+\+HFRDY\+\_\+\+Pos}}~4U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaf4beaa279abff34828344bd594fff8a1}{FPU\+\_\+\+FPCCR\+\_\+\+HFRDY\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gab12733991487acc2da41ca300fe36fb6}{FPU\+\_\+\+FPCCR\+\_\+\+HFRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga0937d64c42374200af44b22e5b49fd26}{FPU\+\_\+\+FPCCR\+\_\+\+THREAD\+\_\+\+Pos}}~3U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga8d18cd88336d63d4b1810383aa8da700}{FPU\+\_\+\+FPCCR\+\_\+\+THREAD\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga0937d64c42374200af44b22e5b49fd26}{FPU\+\_\+\+FPCCR\+\_\+\+THREAD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaea663104375ce6be15470e3db294c92d}{FPU\+\_\+\+FPCCR\+\_\+\+USER\+\_\+\+Pos}}~1U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga2eb70427eeaa7344196219cf5a8620a4}{FPU\+\_\+\+FPCCR\+\_\+\+USER\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaea663104375ce6be15470e3db294c92d}{FPU\+\_\+\+FPCCR\+\_\+\+USER\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga803bf3f6d15b04deaad0801bee5b35ed}{FPU\+\_\+\+FPCCR\+\_\+\+LSPACT\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga86e7c2fa52ba65c3b535dfa33f2586eb}{FPU\+\_\+\+FPCCR\+\_\+\+LSPACT\+\_\+\+Msk}}~(1UL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga803bf3f6d15b04deaad0801bee5b35ed}{FPU\+\_\+\+FPCCR\+\_\+\+LSPACT\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaf45377b7e45be8517ddbcf2028b80ae7}{FPU\+\_\+\+FPCAR\+\_\+\+ADDRESS\+\_\+\+Pos}}~3U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga517d89370c81325c5387b9c3085ac554}{FPU\+\_\+\+FPCAR\+\_\+\+ADDRESS\+\_\+\+Msk}}~(0x1\+FFFFFFFUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaf45377b7e45be8517ddbcf2028b80ae7}{FPU\+\_\+\+FPCAR\+\_\+\+ADDRESS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga138f54bc002629ab3e4de814c58abb29}{FPU\+\_\+\+FPDSCR\+\_\+\+AHP\+\_\+\+Pos}}~26U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gab2789cebebda5fda8c4e9d87e24f32be}{FPU\+\_\+\+FPDSCR\+\_\+\+AHP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga138f54bc002629ab3e4de814c58abb29}{FPU\+\_\+\+FPDSCR\+\_\+\+AHP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga41776b80fa450ef2ea6d3fee89aa35f2}{FPU\+\_\+\+FPDSCR\+\_\+\+DN\+\_\+\+Pos}}~25U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga40c2d4a297ca2ceffe174703a4ad17f6}{FPU\+\_\+\+FPDSCR\+\_\+\+DN\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga41776b80fa450ef2ea6d3fee89aa35f2}{FPU\+\_\+\+FPDSCR\+\_\+\+DN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gab3c2fc96e312ba47b902d5f80d9b8575}{FPU\+\_\+\+FPDSCR\+\_\+\+FZ\+\_\+\+Pos}}~24U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaae7d901442d4af97c6d22939cffc8ad9}{FPU\+\_\+\+FPDSCR\+\_\+\+FZ\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gab3c2fc96e312ba47b902d5f80d9b8575}{FPU\+\_\+\+FPDSCR\+\_\+\+FZ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga7aeedf36be8f170dd3e276028e8e29ed}{FPU\+\_\+\+FPDSCR\+\_\+\+RMode\+\_\+\+Pos}}~22U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga449beb50211f8e97df6b2640c82c4741}{FPU\+\_\+\+FPDSCR\+\_\+\+RMode\+\_\+\+Msk}}~(3UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga7aeedf36be8f170dd3e276028e8e29ed}{FPU\+\_\+\+FPDSCR\+\_\+\+RMode\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga1ebcc9076f08013f0ea814540df03e82}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+rounding\+\_\+modes\+\_\+\+Pos}}~28U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gae6dc9339ac72227d5d54360bb9fbef1b}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+rounding\+\_\+modes\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga1ebcc9076f08013f0ea814540df03e82}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+rounding\+\_\+modes\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gabbf83a918536ebf10889cee71a0404c7}{FPU\+\_\+\+MVFR0\+\_\+\+Short\+\_\+vectors\+\_\+\+Pos}}~24U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gabf261a72023fdfc64f32c6b21d55c5b9}{FPU\+\_\+\+MVFR0\+\_\+\+Short\+\_\+vectors\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gabbf83a918536ebf10889cee71a0404c7}{FPU\+\_\+\+MVFR0\+\_\+\+Short\+\_\+vectors\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga176c85453ba03257bf263adec05f7344}{FPU\+\_\+\+MVFR0\+\_\+\+Square\+\_\+root\+\_\+\+Pos}}~20U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga3ec0bfec1640bdaf9dff027f275b446d}{FPU\+\_\+\+MVFR0\+\_\+\+Square\+\_\+root\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga176c85453ba03257bf263adec05f7344}{FPU\+\_\+\+MVFR0\+\_\+\+Square\+\_\+root\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga167be203091e6cc7d00ad40ca48c4396}{FPU\+\_\+\+MVFR0\+\_\+\+Divide\+\_\+\+Pos}}~16U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaeb7370768c6cdf06f8a15c86c6102ed2}{FPU\+\_\+\+MVFR0\+\_\+\+Divide\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga167be203091e6cc7d00ad40ca48c4396}{FPU\+\_\+\+MVFR0\+\_\+\+Divide\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga5c0715c41c4470f8bb0b6dcd34707f1c}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+excep\+\_\+trapping\+\_\+\+Pos}}~12U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga29bbddd679e821e050699fda23e6c85e}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+excep\+\_\+trapping\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga5c0715c41c4470f8bb0b6dcd34707f1c}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+excep\+\_\+trapping\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga461e26147be0c39402a78cb6249e8f84}{FPU\+\_\+\+MVFR0\+\_\+\+Double\+\_\+precision\+\_\+\+Pos}}~8U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga3f2c8c6c759ffe70f548a165602ea901}{FPU\+\_\+\+MVFR0\+\_\+\+Double\+\_\+precision\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga461e26147be0c39402a78cb6249e8f84}{FPU\+\_\+\+MVFR0\+\_\+\+Double\+\_\+precision\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga1b4e9fe31992b1495c7a158747d42571}{FPU\+\_\+\+MVFR0\+\_\+\+Single\+\_\+precision\+\_\+\+Pos}}~4U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga95008f205c9d25e4ffebdbdc50d5ae44}{FPU\+\_\+\+MVFR0\+\_\+\+Single\+\_\+precision\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga1b4e9fe31992b1495c7a158747d42571}{FPU\+\_\+\+MVFR0\+\_\+\+Single\+\_\+precision\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaa1de44af3e3162c8c176a57564611618}{FPU\+\_\+\+MVFR0\+\_\+\+A\+\_\+\+SIMD\+\_\+registers\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga118f13f9562805356e92b5ad52573021}{FPU\+\_\+\+MVFR0\+\_\+\+A\+\_\+\+SIMD\+\_\+registers\+\_\+\+Msk}}~(0x\+FUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaa1de44af3e3162c8c176a57564611618}{FPU\+\_\+\+MVFR0\+\_\+\+A\+\_\+\+SIMD\+\_\+registers\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga68c53771f02f4c73122a7b40796549cc}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+fused\+\_\+\+MAC\+\_\+\+Pos}}~28U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaf5129ab18948ff573a1ab29f0be47bc2}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+fused\+\_\+\+MAC\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga68c53771f02f4c73122a7b40796549cc}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+fused\+\_\+\+MAC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga02ceac0abcbdc8670633056bec005bfd}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+\+HPFP\+\_\+\+Pos}}~24U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gafe29dd327ed3b723b3f01759568e116d}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+\+HPFP\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga02ceac0abcbdc8670633056bec005bfd}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+\+HPFP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gae34d7ce42e50e2f1ea3e654fd3ba690a}{FPU\+\_\+\+MVFR1\+\_\+\+D\+\_\+\+Na\+N\+\_\+mode\+\_\+\+Pos}}~4U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gad6af7c4632dba5a417307d456fe9b8a7}{FPU\+\_\+\+MVFR1\+\_\+\+D\+\_\+\+Na\+N\+\_\+mode\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gae34d7ce42e50e2f1ea3e654fd3ba690a}{FPU\+\_\+\+MVFR1\+\_\+\+D\+\_\+\+Na\+N\+\_\+mode\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga7faa5bfa85036f8511793234cbbc2409}{FPU\+\_\+\+MVFR1\+\_\+\+Ft\+Z\+\_\+mode\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gac566bde39a7afcceffbb21d830c269c1}{FPU\+\_\+\+MVFR1\+\_\+\+Ft\+Z\+\_\+mode\+\_\+\+Msk}}~(0x\+FUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga7faa5bfa85036f8511793234cbbc2409}{FPU\+\_\+\+MVFR1\+\_\+\+Ft\+Z\+\_\+mode\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga4228a923ddf665f868e56b4b9e9bff7b}{FPU\+\_\+\+FPCCR\+\_\+\+ASPEN\+\_\+\+Pos}}~31U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga309886ff6bbd25cb13c061c6683c6c0c}{FPU\+\_\+\+FPCCR\+\_\+\+ASPEN\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga4228a923ddf665f868e56b4b9e9bff7b}{FPU\+\_\+\+FPCCR\+\_\+\+ASPEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gac7d70e051fe759ad8fed83bf5b5aebc1}{FPU\+\_\+\+FPCCR\+\_\+\+LSPEN\+\_\+\+Pos}}~30U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaf4ab19de45df6522dd882bc116f938e9}{FPU\+\_\+\+FPCCR\+\_\+\+LSPEN\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gac7d70e051fe759ad8fed83bf5b5aebc1}{FPU\+\_\+\+FPCCR\+\_\+\+LSPEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gae0a4effc79209d821ded517c2be326ba}{FPU\+\_\+\+FPCCR\+\_\+\+MONRDY\+\_\+\+Pos}}~8U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga42067729a887081cf56b8fe1029be7a1}{FPU\+\_\+\+FPCCR\+\_\+\+MONRDY\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gae0a4effc79209d821ded517c2be326ba}{FPU\+\_\+\+FPCCR\+\_\+\+MONRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga6d633920f92c3ce4133d769701619b17}{FPU\+\_\+\+FPCCR\+\_\+\+BFRDY\+\_\+\+Pos}}~6U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gad349eb1323d8399d54a04c0bfd520cb2}{FPU\+\_\+\+FPCCR\+\_\+\+BFRDY\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga6d633920f92c3ce4133d769701619b17}{FPU\+\_\+\+FPCCR\+\_\+\+BFRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaccdb481211629f9440431439231187f1}{FPU\+\_\+\+FPCCR\+\_\+\+MMRDY\+\_\+\+Pos}}~5U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gadedfaec9fdd07261573e823a4dcfb5c4}{FPU\+\_\+\+FPCCR\+\_\+\+MMRDY\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaccdb481211629f9440431439231187f1}{FPU\+\_\+\+FPCCR\+\_\+\+MMRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gab12733991487acc2da41ca300fe36fb6}{FPU\+\_\+\+FPCCR\+\_\+\+HFRDY\+\_\+\+Pos}}~4U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaf4beaa279abff34828344bd594fff8a1}{FPU\+\_\+\+FPCCR\+\_\+\+HFRDY\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gab12733991487acc2da41ca300fe36fb6}{FPU\+\_\+\+FPCCR\+\_\+\+HFRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga0937d64c42374200af44b22e5b49fd26}{FPU\+\_\+\+FPCCR\+\_\+\+THREAD\+\_\+\+Pos}}~3U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga8d18cd88336d63d4b1810383aa8da700}{FPU\+\_\+\+FPCCR\+\_\+\+THREAD\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga0937d64c42374200af44b22e5b49fd26}{FPU\+\_\+\+FPCCR\+\_\+\+THREAD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaea663104375ce6be15470e3db294c92d}{FPU\+\_\+\+FPCCR\+\_\+\+USER\+\_\+\+Pos}}~1U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga2eb70427eeaa7344196219cf5a8620a4}{FPU\+\_\+\+FPCCR\+\_\+\+USER\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaea663104375ce6be15470e3db294c92d}{FPU\+\_\+\+FPCCR\+\_\+\+USER\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga803bf3f6d15b04deaad0801bee5b35ed}{FPU\+\_\+\+FPCCR\+\_\+\+LSPACT\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga86e7c2fa52ba65c3b535dfa33f2586eb}{FPU\+\_\+\+FPCCR\+\_\+\+LSPACT\+\_\+\+Msk}}~(1UL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga803bf3f6d15b04deaad0801bee5b35ed}{FPU\+\_\+\+FPCCR\+\_\+\+LSPACT\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaf45377b7e45be8517ddbcf2028b80ae7}{FPU\+\_\+\+FPCAR\+\_\+\+ADDRESS\+\_\+\+Pos}}~3U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga517d89370c81325c5387b9c3085ac554}{FPU\+\_\+\+FPCAR\+\_\+\+ADDRESS\+\_\+\+Msk}}~(0x1\+FFFFFFFUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaf45377b7e45be8517ddbcf2028b80ae7}{FPU\+\_\+\+FPCAR\+\_\+\+ADDRESS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga138f54bc002629ab3e4de814c58abb29}{FPU\+\_\+\+FPDSCR\+\_\+\+AHP\+\_\+\+Pos}}~26U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gab2789cebebda5fda8c4e9d87e24f32be}{FPU\+\_\+\+FPDSCR\+\_\+\+AHP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga138f54bc002629ab3e4de814c58abb29}{FPU\+\_\+\+FPDSCR\+\_\+\+AHP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga41776b80fa450ef2ea6d3fee89aa35f2}{FPU\+\_\+\+FPDSCR\+\_\+\+DN\+\_\+\+Pos}}~25U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga40c2d4a297ca2ceffe174703a4ad17f6}{FPU\+\_\+\+FPDSCR\+\_\+\+DN\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga41776b80fa450ef2ea6d3fee89aa35f2}{FPU\+\_\+\+FPDSCR\+\_\+\+DN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gab3c2fc96e312ba47b902d5f80d9b8575}{FPU\+\_\+\+FPDSCR\+\_\+\+FZ\+\_\+\+Pos}}~24U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaae7d901442d4af97c6d22939cffc8ad9}{FPU\+\_\+\+FPDSCR\+\_\+\+FZ\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gab3c2fc96e312ba47b902d5f80d9b8575}{FPU\+\_\+\+FPDSCR\+\_\+\+FZ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga7aeedf36be8f170dd3e276028e8e29ed}{FPU\+\_\+\+FPDSCR\+\_\+\+RMode\+\_\+\+Pos}}~22U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga449beb50211f8e97df6b2640c82c4741}{FPU\+\_\+\+FPDSCR\+\_\+\+RMode\+\_\+\+Msk}}~(3UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga7aeedf36be8f170dd3e276028e8e29ed}{FPU\+\_\+\+FPDSCR\+\_\+\+RMode\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga1ebcc9076f08013f0ea814540df03e82}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+rounding\+\_\+modes\+\_\+\+Pos}}~28U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gae6dc9339ac72227d5d54360bb9fbef1b}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+rounding\+\_\+modes\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga1ebcc9076f08013f0ea814540df03e82}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+rounding\+\_\+modes\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gabbf83a918536ebf10889cee71a0404c7}{FPU\+\_\+\+MVFR0\+\_\+\+Short\+\_\+vectors\+\_\+\+Pos}}~24U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gabf261a72023fdfc64f32c6b21d55c5b9}{FPU\+\_\+\+MVFR0\+\_\+\+Short\+\_\+vectors\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gabbf83a918536ebf10889cee71a0404c7}{FPU\+\_\+\+MVFR0\+\_\+\+Short\+\_\+vectors\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga176c85453ba03257bf263adec05f7344}{FPU\+\_\+\+MVFR0\+\_\+\+Square\+\_\+root\+\_\+\+Pos}}~20U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga3ec0bfec1640bdaf9dff027f275b446d}{FPU\+\_\+\+MVFR0\+\_\+\+Square\+\_\+root\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga176c85453ba03257bf263adec05f7344}{FPU\+\_\+\+MVFR0\+\_\+\+Square\+\_\+root\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga167be203091e6cc7d00ad40ca48c4396}{FPU\+\_\+\+MVFR0\+\_\+\+Divide\+\_\+\+Pos}}~16U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaeb7370768c6cdf06f8a15c86c6102ed2}{FPU\+\_\+\+MVFR0\+\_\+\+Divide\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga167be203091e6cc7d00ad40ca48c4396}{FPU\+\_\+\+MVFR0\+\_\+\+Divide\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga5c0715c41c4470f8bb0b6dcd34707f1c}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+excep\+\_\+trapping\+\_\+\+Pos}}~12U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga29bbddd679e821e050699fda23e6c85e}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+excep\+\_\+trapping\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga5c0715c41c4470f8bb0b6dcd34707f1c}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+excep\+\_\+trapping\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga461e26147be0c39402a78cb6249e8f84}{FPU\+\_\+\+MVFR0\+\_\+\+Double\+\_\+precision\+\_\+\+Pos}}~8U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga3f2c8c6c759ffe70f548a165602ea901}{FPU\+\_\+\+MVFR0\+\_\+\+Double\+\_\+precision\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga461e26147be0c39402a78cb6249e8f84}{FPU\+\_\+\+MVFR0\+\_\+\+Double\+\_\+precision\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga1b4e9fe31992b1495c7a158747d42571}{FPU\+\_\+\+MVFR0\+\_\+\+Single\+\_\+precision\+\_\+\+Pos}}~4U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga95008f205c9d25e4ffebdbdc50d5ae44}{FPU\+\_\+\+MVFR0\+\_\+\+Single\+\_\+precision\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga1b4e9fe31992b1495c7a158747d42571}{FPU\+\_\+\+MVFR0\+\_\+\+Single\+\_\+precision\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaa1de44af3e3162c8c176a57564611618}{FPU\+\_\+\+MVFR0\+\_\+\+A\+\_\+\+SIMD\+\_\+registers\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga118f13f9562805356e92b5ad52573021}{FPU\+\_\+\+MVFR0\+\_\+\+A\+\_\+\+SIMD\+\_\+registers\+\_\+\+Msk}}~(0x\+FUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaa1de44af3e3162c8c176a57564611618}{FPU\+\_\+\+MVFR0\+\_\+\+A\+\_\+\+SIMD\+\_\+registers\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga68c53771f02f4c73122a7b40796549cc}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+fused\+\_\+\+MAC\+\_\+\+Pos}}~28U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaf5129ab18948ff573a1ab29f0be47bc2}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+fused\+\_\+\+MAC\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga68c53771f02f4c73122a7b40796549cc}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+fused\+\_\+\+MAC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga02ceac0abcbdc8670633056bec005bfd}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+\+HPFP\+\_\+\+Pos}}~24U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gafe29dd327ed3b723b3f01759568e116d}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+\+HPFP\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga02ceac0abcbdc8670633056bec005bfd}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+\+HPFP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gae34d7ce42e50e2f1ea3e654fd3ba690a}{FPU\+\_\+\+MVFR1\+\_\+\+D\+\_\+\+Na\+N\+\_\+mode\+\_\+\+Pos}}~4U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gad6af7c4632dba5a417307d456fe9b8a7}{FPU\+\_\+\+MVFR1\+\_\+\+D\+\_\+\+Na\+N\+\_\+mode\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gae34d7ce42e50e2f1ea3e654fd3ba690a}{FPU\+\_\+\+MVFR1\+\_\+\+D\+\_\+\+Na\+N\+\_\+mode\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga7faa5bfa85036f8511793234cbbc2409}{FPU\+\_\+\+MVFR1\+\_\+\+Ft\+Z\+\_\+mode\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gac566bde39a7afcceffbb21d830c269c1}{FPU\+\_\+\+MVFR1\+\_\+\+Ft\+Z\+\_\+mode\+\_\+\+Msk}}~(0x\+FUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga7faa5bfa85036f8511793234cbbc2409}{FPU\+\_\+\+MVFR1\+\_\+\+Ft\+Z\+\_\+mode\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga4228a923ddf665f868e56b4b9e9bff7b}{FPU\+\_\+\+FPCCR\+\_\+\+ASPEN\+\_\+\+Pos}}~31U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga309886ff6bbd25cb13c061c6683c6c0c}{FPU\+\_\+\+FPCCR\+\_\+\+ASPEN\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga4228a923ddf665f868e56b4b9e9bff7b}{FPU\+\_\+\+FPCCR\+\_\+\+ASPEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gac7d70e051fe759ad8fed83bf5b5aebc1}{FPU\+\_\+\+FPCCR\+\_\+\+LSPEN\+\_\+\+Pos}}~30U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaf4ab19de45df6522dd882bc116f938e9}{FPU\+\_\+\+FPCCR\+\_\+\+LSPEN\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gac7d70e051fe759ad8fed83bf5b5aebc1}{FPU\+\_\+\+FPCCR\+\_\+\+LSPEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gae0a4effc79209d821ded517c2be326ba}{FPU\+\_\+\+FPCCR\+\_\+\+MONRDY\+\_\+\+Pos}}~8U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga42067729a887081cf56b8fe1029be7a1}{FPU\+\_\+\+FPCCR\+\_\+\+MONRDY\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gae0a4effc79209d821ded517c2be326ba}{FPU\+\_\+\+FPCCR\+\_\+\+MONRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga6d633920f92c3ce4133d769701619b17}{FPU\+\_\+\+FPCCR\+\_\+\+BFRDY\+\_\+\+Pos}}~6U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gad349eb1323d8399d54a04c0bfd520cb2}{FPU\+\_\+\+FPCCR\+\_\+\+BFRDY\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga6d633920f92c3ce4133d769701619b17}{FPU\+\_\+\+FPCCR\+\_\+\+BFRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaccdb481211629f9440431439231187f1}{FPU\+\_\+\+FPCCR\+\_\+\+MMRDY\+\_\+\+Pos}}~5U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gadedfaec9fdd07261573e823a4dcfb5c4}{FPU\+\_\+\+FPCCR\+\_\+\+MMRDY\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaccdb481211629f9440431439231187f1}{FPU\+\_\+\+FPCCR\+\_\+\+MMRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gab12733991487acc2da41ca300fe36fb6}{FPU\+\_\+\+FPCCR\+\_\+\+HFRDY\+\_\+\+Pos}}~4U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaf4beaa279abff34828344bd594fff8a1}{FPU\+\_\+\+FPCCR\+\_\+\+HFRDY\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gab12733991487acc2da41ca300fe36fb6}{FPU\+\_\+\+FPCCR\+\_\+\+HFRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga0937d64c42374200af44b22e5b49fd26}{FPU\+\_\+\+FPCCR\+\_\+\+THREAD\+\_\+\+Pos}}~3U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga8d18cd88336d63d4b1810383aa8da700}{FPU\+\_\+\+FPCCR\+\_\+\+THREAD\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga0937d64c42374200af44b22e5b49fd26}{FPU\+\_\+\+FPCCR\+\_\+\+THREAD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaea663104375ce6be15470e3db294c92d}{FPU\+\_\+\+FPCCR\+\_\+\+USER\+\_\+\+Pos}}~1U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga2eb70427eeaa7344196219cf5a8620a4}{FPU\+\_\+\+FPCCR\+\_\+\+USER\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaea663104375ce6be15470e3db294c92d}{FPU\+\_\+\+FPCCR\+\_\+\+USER\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga803bf3f6d15b04deaad0801bee5b35ed}{FPU\+\_\+\+FPCCR\+\_\+\+LSPACT\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga86e7c2fa52ba65c3b535dfa33f2586eb}{FPU\+\_\+\+FPCCR\+\_\+\+LSPACT\+\_\+\+Msk}}~(1UL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga803bf3f6d15b04deaad0801bee5b35ed}{FPU\+\_\+\+FPCCR\+\_\+\+LSPACT\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaf45377b7e45be8517ddbcf2028b80ae7}{FPU\+\_\+\+FPCAR\+\_\+\+ADDRESS\+\_\+\+Pos}}~3U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga517d89370c81325c5387b9c3085ac554}{FPU\+\_\+\+FPCAR\+\_\+\+ADDRESS\+\_\+\+Msk}}~(0x1\+FFFFFFFUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaf45377b7e45be8517ddbcf2028b80ae7}{FPU\+\_\+\+FPCAR\+\_\+\+ADDRESS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga138f54bc002629ab3e4de814c58abb29}{FPU\+\_\+\+FPDSCR\+\_\+\+AHP\+\_\+\+Pos}}~26U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gab2789cebebda5fda8c4e9d87e24f32be}{FPU\+\_\+\+FPDSCR\+\_\+\+AHP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga138f54bc002629ab3e4de814c58abb29}{FPU\+\_\+\+FPDSCR\+\_\+\+AHP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga41776b80fa450ef2ea6d3fee89aa35f2}{FPU\+\_\+\+FPDSCR\+\_\+\+DN\+\_\+\+Pos}}~25U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga40c2d4a297ca2ceffe174703a4ad17f6}{FPU\+\_\+\+FPDSCR\+\_\+\+DN\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga41776b80fa450ef2ea6d3fee89aa35f2}{FPU\+\_\+\+FPDSCR\+\_\+\+DN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gab3c2fc96e312ba47b902d5f80d9b8575}{FPU\+\_\+\+FPDSCR\+\_\+\+FZ\+\_\+\+Pos}}~24U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaae7d901442d4af97c6d22939cffc8ad9}{FPU\+\_\+\+FPDSCR\+\_\+\+FZ\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gab3c2fc96e312ba47b902d5f80d9b8575}{FPU\+\_\+\+FPDSCR\+\_\+\+FZ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga7aeedf36be8f170dd3e276028e8e29ed}{FPU\+\_\+\+FPDSCR\+\_\+\+RMode\+\_\+\+Pos}}~22U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga449beb50211f8e97df6b2640c82c4741}{FPU\+\_\+\+FPDSCR\+\_\+\+RMode\+\_\+\+Msk}}~(3UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga7aeedf36be8f170dd3e276028e8e29ed}{FPU\+\_\+\+FPDSCR\+\_\+\+RMode\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga1ebcc9076f08013f0ea814540df03e82}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+rounding\+\_\+modes\+\_\+\+Pos}}~28U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gae6dc9339ac72227d5d54360bb9fbef1b}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+rounding\+\_\+modes\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga1ebcc9076f08013f0ea814540df03e82}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+rounding\+\_\+modes\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gabbf83a918536ebf10889cee71a0404c7}{FPU\+\_\+\+MVFR0\+\_\+\+Short\+\_\+vectors\+\_\+\+Pos}}~24U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gabf261a72023fdfc64f32c6b21d55c5b9}{FPU\+\_\+\+MVFR0\+\_\+\+Short\+\_\+vectors\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gabbf83a918536ebf10889cee71a0404c7}{FPU\+\_\+\+MVFR0\+\_\+\+Short\+\_\+vectors\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga176c85453ba03257bf263adec05f7344}{FPU\+\_\+\+MVFR0\+\_\+\+Square\+\_\+root\+\_\+\+Pos}}~20U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga3ec0bfec1640bdaf9dff027f275b446d}{FPU\+\_\+\+MVFR0\+\_\+\+Square\+\_\+root\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga176c85453ba03257bf263adec05f7344}{FPU\+\_\+\+MVFR0\+\_\+\+Square\+\_\+root\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga167be203091e6cc7d00ad40ca48c4396}{FPU\+\_\+\+MVFR0\+\_\+\+Divide\+\_\+\+Pos}}~16U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaeb7370768c6cdf06f8a15c86c6102ed2}{FPU\+\_\+\+MVFR0\+\_\+\+Divide\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga167be203091e6cc7d00ad40ca48c4396}{FPU\+\_\+\+MVFR0\+\_\+\+Divide\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga5c0715c41c4470f8bb0b6dcd34707f1c}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+excep\+\_\+trapping\+\_\+\+Pos}}~12U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga29bbddd679e821e050699fda23e6c85e}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+excep\+\_\+trapping\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga5c0715c41c4470f8bb0b6dcd34707f1c}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+excep\+\_\+trapping\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga461e26147be0c39402a78cb6249e8f84}{FPU\+\_\+\+MVFR0\+\_\+\+Double\+\_\+precision\+\_\+\+Pos}}~8U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga3f2c8c6c759ffe70f548a165602ea901}{FPU\+\_\+\+MVFR0\+\_\+\+Double\+\_\+precision\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga461e26147be0c39402a78cb6249e8f84}{FPU\+\_\+\+MVFR0\+\_\+\+Double\+\_\+precision\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga1b4e9fe31992b1495c7a158747d42571}{FPU\+\_\+\+MVFR0\+\_\+\+Single\+\_\+precision\+\_\+\+Pos}}~4U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga95008f205c9d25e4ffebdbdc50d5ae44}{FPU\+\_\+\+MVFR0\+\_\+\+Single\+\_\+precision\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga1b4e9fe31992b1495c7a158747d42571}{FPU\+\_\+\+MVFR0\+\_\+\+Single\+\_\+precision\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaa1de44af3e3162c8c176a57564611618}{FPU\+\_\+\+MVFR0\+\_\+\+A\+\_\+\+SIMD\+\_\+registers\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga118f13f9562805356e92b5ad52573021}{FPU\+\_\+\+MVFR0\+\_\+\+A\+\_\+\+SIMD\+\_\+registers\+\_\+\+Msk}}~(0x\+FUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaa1de44af3e3162c8c176a57564611618}{FPU\+\_\+\+MVFR0\+\_\+\+A\+\_\+\+SIMD\+\_\+registers\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga68c53771f02f4c73122a7b40796549cc}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+fused\+\_\+\+MAC\+\_\+\+Pos}}~28U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaf5129ab18948ff573a1ab29f0be47bc2}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+fused\+\_\+\+MAC\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga68c53771f02f4c73122a7b40796549cc}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+fused\+\_\+\+MAC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga02ceac0abcbdc8670633056bec005bfd}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+\+HPFP\+\_\+\+Pos}}~24U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gafe29dd327ed3b723b3f01759568e116d}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+\+HPFP\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga02ceac0abcbdc8670633056bec005bfd}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+\+HPFP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gae34d7ce42e50e2f1ea3e654fd3ba690a}{FPU\+\_\+\+MVFR1\+\_\+\+D\+\_\+\+Na\+N\+\_\+mode\+\_\+\+Pos}}~4U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gad6af7c4632dba5a417307d456fe9b8a7}{FPU\+\_\+\+MVFR1\+\_\+\+D\+\_\+\+Na\+N\+\_\+mode\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gae34d7ce42e50e2f1ea3e654fd3ba690a}{FPU\+\_\+\+MVFR1\+\_\+\+D\+\_\+\+Na\+N\+\_\+mode\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga7faa5bfa85036f8511793234cbbc2409}{FPU\+\_\+\+MVFR1\+\_\+\+Ft\+Z\+\_\+mode\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gac566bde39a7afcceffbb21d830c269c1}{FPU\+\_\+\+MVFR1\+\_\+\+Ft\+Z\+\_\+mode\+\_\+\+Msk}}~(0x\+FUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga7faa5bfa85036f8511793234cbbc2409}{FPU\+\_\+\+MVFR1\+\_\+\+Ft\+Z\+\_\+mode\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga4228a923ddf665f868e56b4b9e9bff7b}{FPU\+\_\+\+FPCCR\+\_\+\+ASPEN\+\_\+\+Pos}}~31U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga309886ff6bbd25cb13c061c6683c6c0c}{FPU\+\_\+\+FPCCR\+\_\+\+ASPEN\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga4228a923ddf665f868e56b4b9e9bff7b}{FPU\+\_\+\+FPCCR\+\_\+\+ASPEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gac7d70e051fe759ad8fed83bf5b5aebc1}{FPU\+\_\+\+FPCCR\+\_\+\+LSPEN\+\_\+\+Pos}}~30U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaf4ab19de45df6522dd882bc116f938e9}{FPU\+\_\+\+FPCCR\+\_\+\+LSPEN\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gac7d70e051fe759ad8fed83bf5b5aebc1}{FPU\+\_\+\+FPCCR\+\_\+\+LSPEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gae0a4effc79209d821ded517c2be326ba}{FPU\+\_\+\+FPCCR\+\_\+\+MONRDY\+\_\+\+Pos}}~8U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga42067729a887081cf56b8fe1029be7a1}{FPU\+\_\+\+FPCCR\+\_\+\+MONRDY\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gae0a4effc79209d821ded517c2be326ba}{FPU\+\_\+\+FPCCR\+\_\+\+MONRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga6d633920f92c3ce4133d769701619b17}{FPU\+\_\+\+FPCCR\+\_\+\+BFRDY\+\_\+\+Pos}}~6U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gad349eb1323d8399d54a04c0bfd520cb2}{FPU\+\_\+\+FPCCR\+\_\+\+BFRDY\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga6d633920f92c3ce4133d769701619b17}{FPU\+\_\+\+FPCCR\+\_\+\+BFRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaccdb481211629f9440431439231187f1}{FPU\+\_\+\+FPCCR\+\_\+\+MMRDY\+\_\+\+Pos}}~5U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gadedfaec9fdd07261573e823a4dcfb5c4}{FPU\+\_\+\+FPCCR\+\_\+\+MMRDY\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaccdb481211629f9440431439231187f1}{FPU\+\_\+\+FPCCR\+\_\+\+MMRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gab12733991487acc2da41ca300fe36fb6}{FPU\+\_\+\+FPCCR\+\_\+\+HFRDY\+\_\+\+Pos}}~4U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaf4beaa279abff34828344bd594fff8a1}{FPU\+\_\+\+FPCCR\+\_\+\+HFRDY\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gab12733991487acc2da41ca300fe36fb6}{FPU\+\_\+\+FPCCR\+\_\+\+HFRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga0937d64c42374200af44b22e5b49fd26}{FPU\+\_\+\+FPCCR\+\_\+\+THREAD\+\_\+\+Pos}}~3U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga8d18cd88336d63d4b1810383aa8da700}{FPU\+\_\+\+FPCCR\+\_\+\+THREAD\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga0937d64c42374200af44b22e5b49fd26}{FPU\+\_\+\+FPCCR\+\_\+\+THREAD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaea663104375ce6be15470e3db294c92d}{FPU\+\_\+\+FPCCR\+\_\+\+USER\+\_\+\+Pos}}~1U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga2eb70427eeaa7344196219cf5a8620a4}{FPU\+\_\+\+FPCCR\+\_\+\+USER\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaea663104375ce6be15470e3db294c92d}{FPU\+\_\+\+FPCCR\+\_\+\+USER\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga803bf3f6d15b04deaad0801bee5b35ed}{FPU\+\_\+\+FPCCR\+\_\+\+LSPACT\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga86e7c2fa52ba65c3b535dfa33f2586eb}{FPU\+\_\+\+FPCCR\+\_\+\+LSPACT\+\_\+\+Msk}}~(1UL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga803bf3f6d15b04deaad0801bee5b35ed}{FPU\+\_\+\+FPCCR\+\_\+\+LSPACT\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaf45377b7e45be8517ddbcf2028b80ae7}{FPU\+\_\+\+FPCAR\+\_\+\+ADDRESS\+\_\+\+Pos}}~3U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga517d89370c81325c5387b9c3085ac554}{FPU\+\_\+\+FPCAR\+\_\+\+ADDRESS\+\_\+\+Msk}}~(0x1\+FFFFFFFUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaf45377b7e45be8517ddbcf2028b80ae7}{FPU\+\_\+\+FPCAR\+\_\+\+ADDRESS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga138f54bc002629ab3e4de814c58abb29}{FPU\+\_\+\+FPDSCR\+\_\+\+AHP\+\_\+\+Pos}}~26U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gab2789cebebda5fda8c4e9d87e24f32be}{FPU\+\_\+\+FPDSCR\+\_\+\+AHP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga138f54bc002629ab3e4de814c58abb29}{FPU\+\_\+\+FPDSCR\+\_\+\+AHP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga41776b80fa450ef2ea6d3fee89aa35f2}{FPU\+\_\+\+FPDSCR\+\_\+\+DN\+\_\+\+Pos}}~25U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga40c2d4a297ca2ceffe174703a4ad17f6}{FPU\+\_\+\+FPDSCR\+\_\+\+DN\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga41776b80fa450ef2ea6d3fee89aa35f2}{FPU\+\_\+\+FPDSCR\+\_\+\+DN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gab3c2fc96e312ba47b902d5f80d9b8575}{FPU\+\_\+\+FPDSCR\+\_\+\+FZ\+\_\+\+Pos}}~24U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaae7d901442d4af97c6d22939cffc8ad9}{FPU\+\_\+\+FPDSCR\+\_\+\+FZ\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gab3c2fc96e312ba47b902d5f80d9b8575}{FPU\+\_\+\+FPDSCR\+\_\+\+FZ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga7aeedf36be8f170dd3e276028e8e29ed}{FPU\+\_\+\+FPDSCR\+\_\+\+RMode\+\_\+\+Pos}}~22U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga449beb50211f8e97df6b2640c82c4741}{FPU\+\_\+\+FPDSCR\+\_\+\+RMode\+\_\+\+Msk}}~(3UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga7aeedf36be8f170dd3e276028e8e29ed}{FPU\+\_\+\+FPDSCR\+\_\+\+RMode\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga1ebcc9076f08013f0ea814540df03e82}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+rounding\+\_\+modes\+\_\+\+Pos}}~28U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gae6dc9339ac72227d5d54360bb9fbef1b}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+rounding\+\_\+modes\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga1ebcc9076f08013f0ea814540df03e82}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+rounding\+\_\+modes\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gabbf83a918536ebf10889cee71a0404c7}{FPU\+\_\+\+MVFR0\+\_\+\+Short\+\_\+vectors\+\_\+\+Pos}}~24U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gabf261a72023fdfc64f32c6b21d55c5b9}{FPU\+\_\+\+MVFR0\+\_\+\+Short\+\_\+vectors\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gabbf83a918536ebf10889cee71a0404c7}{FPU\+\_\+\+MVFR0\+\_\+\+Short\+\_\+vectors\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga176c85453ba03257bf263adec05f7344}{FPU\+\_\+\+MVFR0\+\_\+\+Square\+\_\+root\+\_\+\+Pos}}~20U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga3ec0bfec1640bdaf9dff027f275b446d}{FPU\+\_\+\+MVFR0\+\_\+\+Square\+\_\+root\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga176c85453ba03257bf263adec05f7344}{FPU\+\_\+\+MVFR0\+\_\+\+Square\+\_\+root\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga167be203091e6cc7d00ad40ca48c4396}{FPU\+\_\+\+MVFR0\+\_\+\+Divide\+\_\+\+Pos}}~16U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaeb7370768c6cdf06f8a15c86c6102ed2}{FPU\+\_\+\+MVFR0\+\_\+\+Divide\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga167be203091e6cc7d00ad40ca48c4396}{FPU\+\_\+\+MVFR0\+\_\+\+Divide\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga5c0715c41c4470f8bb0b6dcd34707f1c}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+excep\+\_\+trapping\+\_\+\+Pos}}~12U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga29bbddd679e821e050699fda23e6c85e}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+excep\+\_\+trapping\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga5c0715c41c4470f8bb0b6dcd34707f1c}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+excep\+\_\+trapping\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga461e26147be0c39402a78cb6249e8f84}{FPU\+\_\+\+MVFR0\+\_\+\+Double\+\_\+precision\+\_\+\+Pos}}~8U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga3f2c8c6c759ffe70f548a165602ea901}{FPU\+\_\+\+MVFR0\+\_\+\+Double\+\_\+precision\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga461e26147be0c39402a78cb6249e8f84}{FPU\+\_\+\+MVFR0\+\_\+\+Double\+\_\+precision\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga1b4e9fe31992b1495c7a158747d42571}{FPU\+\_\+\+MVFR0\+\_\+\+Single\+\_\+precision\+\_\+\+Pos}}~4U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga95008f205c9d25e4ffebdbdc50d5ae44}{FPU\+\_\+\+MVFR0\+\_\+\+Single\+\_\+precision\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga1b4e9fe31992b1495c7a158747d42571}{FPU\+\_\+\+MVFR0\+\_\+\+Single\+\_\+precision\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaa1de44af3e3162c8c176a57564611618}{FPU\+\_\+\+MVFR0\+\_\+\+A\+\_\+\+SIMD\+\_\+registers\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga118f13f9562805356e92b5ad52573021}{FPU\+\_\+\+MVFR0\+\_\+\+A\+\_\+\+SIMD\+\_\+registers\+\_\+\+Msk}}~(0x\+FUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaa1de44af3e3162c8c176a57564611618}{FPU\+\_\+\+MVFR0\+\_\+\+A\+\_\+\+SIMD\+\_\+registers\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga68c53771f02f4c73122a7b40796549cc}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+fused\+\_\+\+MAC\+\_\+\+Pos}}~28U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaf5129ab18948ff573a1ab29f0be47bc2}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+fused\+\_\+\+MAC\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga68c53771f02f4c73122a7b40796549cc}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+fused\+\_\+\+MAC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga02ceac0abcbdc8670633056bec005bfd}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+\+HPFP\+\_\+\+Pos}}~24U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gafe29dd327ed3b723b3f01759568e116d}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+\+HPFP\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga02ceac0abcbdc8670633056bec005bfd}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+\+HPFP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gae34d7ce42e50e2f1ea3e654fd3ba690a}{FPU\+\_\+\+MVFR1\+\_\+\+D\+\_\+\+Na\+N\+\_\+mode\+\_\+\+Pos}}~4U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gad6af7c4632dba5a417307d456fe9b8a7}{FPU\+\_\+\+MVFR1\+\_\+\+D\+\_\+\+Na\+N\+\_\+mode\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gae34d7ce42e50e2f1ea3e654fd3ba690a}{FPU\+\_\+\+MVFR1\+\_\+\+D\+\_\+\+Na\+N\+\_\+mode\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga7faa5bfa85036f8511793234cbbc2409}{FPU\+\_\+\+MVFR1\+\_\+\+Ft\+Z\+\_\+mode\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gac566bde39a7afcceffbb21d830c269c1}{FPU\+\_\+\+MVFR1\+\_\+\+Ft\+Z\+\_\+mode\+\_\+\+Msk}}~(0x\+FUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga7faa5bfa85036f8511793234cbbc2409}{FPU\+\_\+\+MVFR1\+\_\+\+Ft\+Z\+\_\+mode\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga98723f6017d05f2ca5d8351829a43d7c}{FPU\+\_\+\+MVFR2\+\_\+\+VFP\+\_\+\+Misc\+\_\+\+Pos}}~4U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaf3f9795202dc9a2cfd0c51d7214db5d1}{FPU\+\_\+\+MVFR2\+\_\+\+VFP\+\_\+\+Misc\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga98723f6017d05f2ca5d8351829a43d7c}{FPU\+\_\+\+MVFR2\+\_\+\+VFP\+\_\+\+Misc\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga4228a923ddf665f868e56b4b9e9bff7b}{FPU\+\_\+\+FPCCR\+\_\+\+ASPEN\+\_\+\+Pos}}~31U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga309886ff6bbd25cb13c061c6683c6c0c}{FPU\+\_\+\+FPCCR\+\_\+\+ASPEN\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga4228a923ddf665f868e56b4b9e9bff7b}{FPU\+\_\+\+FPCCR\+\_\+\+ASPEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gac7d70e051fe759ad8fed83bf5b5aebc1}{FPU\+\_\+\+FPCCR\+\_\+\+LSPEN\+\_\+\+Pos}}~30U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaf4ab19de45df6522dd882bc116f938e9}{FPU\+\_\+\+FPCCR\+\_\+\+LSPEN\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gac7d70e051fe759ad8fed83bf5b5aebc1}{FPU\+\_\+\+FPCCR\+\_\+\+LSPEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gae0a4effc79209d821ded517c2be326ba}{FPU\+\_\+\+FPCCR\+\_\+\+MONRDY\+\_\+\+Pos}}~8U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga42067729a887081cf56b8fe1029be7a1}{FPU\+\_\+\+FPCCR\+\_\+\+MONRDY\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gae0a4effc79209d821ded517c2be326ba}{FPU\+\_\+\+FPCCR\+\_\+\+MONRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga6d633920f92c3ce4133d769701619b17}{FPU\+\_\+\+FPCCR\+\_\+\+BFRDY\+\_\+\+Pos}}~6U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gad349eb1323d8399d54a04c0bfd520cb2}{FPU\+\_\+\+FPCCR\+\_\+\+BFRDY\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga6d633920f92c3ce4133d769701619b17}{FPU\+\_\+\+FPCCR\+\_\+\+BFRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaccdb481211629f9440431439231187f1}{FPU\+\_\+\+FPCCR\+\_\+\+MMRDY\+\_\+\+Pos}}~5U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gadedfaec9fdd07261573e823a4dcfb5c4}{FPU\+\_\+\+FPCCR\+\_\+\+MMRDY\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaccdb481211629f9440431439231187f1}{FPU\+\_\+\+FPCCR\+\_\+\+MMRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gab12733991487acc2da41ca300fe36fb6}{FPU\+\_\+\+FPCCR\+\_\+\+HFRDY\+\_\+\+Pos}}~4U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaf4beaa279abff34828344bd594fff8a1}{FPU\+\_\+\+FPCCR\+\_\+\+HFRDY\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gab12733991487acc2da41ca300fe36fb6}{FPU\+\_\+\+FPCCR\+\_\+\+HFRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga0937d64c42374200af44b22e5b49fd26}{FPU\+\_\+\+FPCCR\+\_\+\+THREAD\+\_\+\+Pos}}~3U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga8d18cd88336d63d4b1810383aa8da700}{FPU\+\_\+\+FPCCR\+\_\+\+THREAD\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga0937d64c42374200af44b22e5b49fd26}{FPU\+\_\+\+FPCCR\+\_\+\+THREAD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaea663104375ce6be15470e3db294c92d}{FPU\+\_\+\+FPCCR\+\_\+\+USER\+\_\+\+Pos}}~1U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga2eb70427eeaa7344196219cf5a8620a4}{FPU\+\_\+\+FPCCR\+\_\+\+USER\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaea663104375ce6be15470e3db294c92d}{FPU\+\_\+\+FPCCR\+\_\+\+USER\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga803bf3f6d15b04deaad0801bee5b35ed}{FPU\+\_\+\+FPCCR\+\_\+\+LSPACT\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga86e7c2fa52ba65c3b535dfa33f2586eb}{FPU\+\_\+\+FPCCR\+\_\+\+LSPACT\+\_\+\+Msk}}~(1UL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga803bf3f6d15b04deaad0801bee5b35ed}{FPU\+\_\+\+FPCCR\+\_\+\+LSPACT\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaf45377b7e45be8517ddbcf2028b80ae7}{FPU\+\_\+\+FPCAR\+\_\+\+ADDRESS\+\_\+\+Pos}}~3U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga517d89370c81325c5387b9c3085ac554}{FPU\+\_\+\+FPCAR\+\_\+\+ADDRESS\+\_\+\+Msk}}~(0x1\+FFFFFFFUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaf45377b7e45be8517ddbcf2028b80ae7}{FPU\+\_\+\+FPCAR\+\_\+\+ADDRESS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga138f54bc002629ab3e4de814c58abb29}{FPU\+\_\+\+FPDSCR\+\_\+\+AHP\+\_\+\+Pos}}~26U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gab2789cebebda5fda8c4e9d87e24f32be}{FPU\+\_\+\+FPDSCR\+\_\+\+AHP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga138f54bc002629ab3e4de814c58abb29}{FPU\+\_\+\+FPDSCR\+\_\+\+AHP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga41776b80fa450ef2ea6d3fee89aa35f2}{FPU\+\_\+\+FPDSCR\+\_\+\+DN\+\_\+\+Pos}}~25U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga40c2d4a297ca2ceffe174703a4ad17f6}{FPU\+\_\+\+FPDSCR\+\_\+\+DN\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga41776b80fa450ef2ea6d3fee89aa35f2}{FPU\+\_\+\+FPDSCR\+\_\+\+DN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gab3c2fc96e312ba47b902d5f80d9b8575}{FPU\+\_\+\+FPDSCR\+\_\+\+FZ\+\_\+\+Pos}}~24U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaae7d901442d4af97c6d22939cffc8ad9}{FPU\+\_\+\+FPDSCR\+\_\+\+FZ\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gab3c2fc96e312ba47b902d5f80d9b8575}{FPU\+\_\+\+FPDSCR\+\_\+\+FZ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga7aeedf36be8f170dd3e276028e8e29ed}{FPU\+\_\+\+FPDSCR\+\_\+\+RMode\+\_\+\+Pos}}~22U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga449beb50211f8e97df6b2640c82c4741}{FPU\+\_\+\+FPDSCR\+\_\+\+RMode\+\_\+\+Msk}}~(3UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga7aeedf36be8f170dd3e276028e8e29ed}{FPU\+\_\+\+FPDSCR\+\_\+\+RMode\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga1ebcc9076f08013f0ea814540df03e82}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+rounding\+\_\+modes\+\_\+\+Pos}}~28U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gae6dc9339ac72227d5d54360bb9fbef1b}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+rounding\+\_\+modes\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga1ebcc9076f08013f0ea814540df03e82}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+rounding\+\_\+modes\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gabbf83a918536ebf10889cee71a0404c7}{FPU\+\_\+\+MVFR0\+\_\+\+Short\+\_\+vectors\+\_\+\+Pos}}~24U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gabf261a72023fdfc64f32c6b21d55c5b9}{FPU\+\_\+\+MVFR0\+\_\+\+Short\+\_\+vectors\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gabbf83a918536ebf10889cee71a0404c7}{FPU\+\_\+\+MVFR0\+\_\+\+Short\+\_\+vectors\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga176c85453ba03257bf263adec05f7344}{FPU\+\_\+\+MVFR0\+\_\+\+Square\+\_\+root\+\_\+\+Pos}}~20U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga3ec0bfec1640bdaf9dff027f275b446d}{FPU\+\_\+\+MVFR0\+\_\+\+Square\+\_\+root\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga176c85453ba03257bf263adec05f7344}{FPU\+\_\+\+MVFR0\+\_\+\+Square\+\_\+root\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga167be203091e6cc7d00ad40ca48c4396}{FPU\+\_\+\+MVFR0\+\_\+\+Divide\+\_\+\+Pos}}~16U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaeb7370768c6cdf06f8a15c86c6102ed2}{FPU\+\_\+\+MVFR0\+\_\+\+Divide\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga167be203091e6cc7d00ad40ca48c4396}{FPU\+\_\+\+MVFR0\+\_\+\+Divide\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga5c0715c41c4470f8bb0b6dcd34707f1c}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+excep\+\_\+trapping\+\_\+\+Pos}}~12U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga29bbddd679e821e050699fda23e6c85e}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+excep\+\_\+trapping\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga5c0715c41c4470f8bb0b6dcd34707f1c}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+excep\+\_\+trapping\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga461e26147be0c39402a78cb6249e8f84}{FPU\+\_\+\+MVFR0\+\_\+\+Double\+\_\+precision\+\_\+\+Pos}}~8U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga3f2c8c6c759ffe70f548a165602ea901}{FPU\+\_\+\+MVFR0\+\_\+\+Double\+\_\+precision\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga461e26147be0c39402a78cb6249e8f84}{FPU\+\_\+\+MVFR0\+\_\+\+Double\+\_\+precision\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga1b4e9fe31992b1495c7a158747d42571}{FPU\+\_\+\+MVFR0\+\_\+\+Single\+\_\+precision\+\_\+\+Pos}}~4U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga95008f205c9d25e4ffebdbdc50d5ae44}{FPU\+\_\+\+MVFR0\+\_\+\+Single\+\_\+precision\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga1b4e9fe31992b1495c7a158747d42571}{FPU\+\_\+\+MVFR0\+\_\+\+Single\+\_\+precision\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaa1de44af3e3162c8c176a57564611618}{FPU\+\_\+\+MVFR0\+\_\+\+A\+\_\+\+SIMD\+\_\+registers\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga118f13f9562805356e92b5ad52573021}{FPU\+\_\+\+MVFR0\+\_\+\+A\+\_\+\+SIMD\+\_\+registers\+\_\+\+Msk}}~(0x\+FUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaa1de44af3e3162c8c176a57564611618}{FPU\+\_\+\+MVFR0\+\_\+\+A\+\_\+\+SIMD\+\_\+registers\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga68c53771f02f4c73122a7b40796549cc}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+fused\+\_\+\+MAC\+\_\+\+Pos}}~28U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaf5129ab18948ff573a1ab29f0be47bc2}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+fused\+\_\+\+MAC\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga68c53771f02f4c73122a7b40796549cc}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+fused\+\_\+\+MAC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga02ceac0abcbdc8670633056bec005bfd}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+\+HPFP\+\_\+\+Pos}}~24U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gafe29dd327ed3b723b3f01759568e116d}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+\+HPFP\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga02ceac0abcbdc8670633056bec005bfd}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+\+HPFP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gae34d7ce42e50e2f1ea3e654fd3ba690a}{FPU\+\_\+\+MVFR1\+\_\+\+D\+\_\+\+Na\+N\+\_\+mode\+\_\+\+Pos}}~4U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gad6af7c4632dba5a417307d456fe9b8a7}{FPU\+\_\+\+MVFR1\+\_\+\+D\+\_\+\+Na\+N\+\_\+mode\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gae34d7ce42e50e2f1ea3e654fd3ba690a}{FPU\+\_\+\+MVFR1\+\_\+\+D\+\_\+\+Na\+N\+\_\+mode\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga7faa5bfa85036f8511793234cbbc2409}{FPU\+\_\+\+MVFR1\+\_\+\+Ft\+Z\+\_\+mode\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gac566bde39a7afcceffbb21d830c269c1}{FPU\+\_\+\+MVFR1\+\_\+\+Ft\+Z\+\_\+mode\+\_\+\+Msk}}~(0x\+FUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga7faa5bfa85036f8511793234cbbc2409}{FPU\+\_\+\+MVFR1\+\_\+\+Ft\+Z\+\_\+mode\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga98723f6017d05f2ca5d8351829a43d7c}{FPU\+\_\+\+MVFR2\+\_\+\+VFP\+\_\+\+Misc\+\_\+\+Pos}}~4U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaf3f9795202dc9a2cfd0c51d7214db5d1}{FPU\+\_\+\+MVFR2\+\_\+\+VFP\+\_\+\+Misc\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga98723f6017d05f2ca5d8351829a43d7c}{FPU\+\_\+\+MVFR2\+\_\+\+VFP\+\_\+\+Misc\+\_\+\+Pos}})
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga705368bf3c52b5bb4edfbcb3e2631e1c}{FPU\+\_\+\+FPCCR\+\_\+\+LSPENS\+\_\+\+Pos}}~29U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga73afcf0fe09c69e9625e11035cabb1c0}{FPU\+\_\+\+FPCCR\+\_\+\+LSPENS\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga705368bf3c52b5bb4edfbcb3e2631e1c}{FPU\+\_\+\+FPCCR\+\_\+\+LSPENS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga0b97b2fdac794f4fddab1e4342e0c104}{FPU\+\_\+\+FPCCR\+\_\+\+CLRONRET\+\_\+\+Pos}}~28U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gadedc12ec237657721a613c6f47abed6f}{FPU\+\_\+\+FPCCR\+\_\+\+CLRONRET\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga0b97b2fdac794f4fddab1e4342e0c104}{FPU\+\_\+\+FPCCR\+\_\+\+CLRONRET\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gabb18ccf9d1b0a4bef3b0823f18eb96ba}{FPU\+\_\+\+FPCCR\+\_\+\+CLRONRETS\+\_\+\+Pos}}~27U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga103d932807c15250d96711952878eeb2}{FPU\+\_\+\+FPCCR\+\_\+\+CLRONRETS\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gabb18ccf9d1b0a4bef3b0823f18eb96ba}{FPU\+\_\+\+FPCCR\+\_\+\+CLRONRETS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga624474f408fde177df519460775a74a1}{FPU\+\_\+\+FPCCR\+\_\+\+TS\+\_\+\+Pos}}~26U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga1377a5dfb4b9c6b18e379ac15e0dc23e}{FPU\+\_\+\+FPCCR\+\_\+\+TS\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga624474f408fde177df519460775a74a1}{FPU\+\_\+\+FPCCR\+\_\+\+TS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gac48b42e143b93411977dcb9086a5e4e4}{FPU\+\_\+\+FPCCR\+\_\+\+UFRDY\+\_\+\+Pos}}~10U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga97c610927aab580cac3fb166f080b6a6}{FPU\+\_\+\+FPCCR\+\_\+\+UFRDY\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gac48b42e143b93411977dcb9086a5e4e4}{FPU\+\_\+\+FPCCR\+\_\+\+UFRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gac90e551e3cfda27c089bf381acba5aa0}{FPU\+\_\+\+FPCCR\+\_\+\+SPLIMVIOL\+\_\+\+Pos}}~9U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaa5e511cae62f922a9a91af0972f7a5e6}{FPU\+\_\+\+FPCCR\+\_\+\+SPLIMVIOL\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gac90e551e3cfda27c089bf381acba5aa0}{FPU\+\_\+\+FPCCR\+\_\+\+SPLIMVIOL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga571354f040a9372c0ad0cb87e296ea7d}{FPU\+\_\+\+FPCCR\+\_\+\+SFRDY\+\_\+\+Pos}}~7U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga419a1e5609bbedf94f518c72214bddbc}{FPU\+\_\+\+FPCCR\+\_\+\+SFRDY\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga571354f040a9372c0ad0cb87e296ea7d}{FPU\+\_\+\+FPCCR\+\_\+\+SFRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga4123d3881e5342251f559cec19e23b4e}{FPU\+\_\+\+FPCCR\+\_\+\+S\+\_\+\+Pos}}~2U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga47d3d3b29514c7d7581cfcc304368cea}{FPU\+\_\+\+FPCCR\+\_\+\+S\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga4123d3881e5342251f559cec19e23b4e}{FPU\+\_\+\+FPCCR\+\_\+\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga705368bf3c52b5bb4edfbcb3e2631e1c}{FPU\+\_\+\+FPCCR\+\_\+\+LSPENS\+\_\+\+Pos}}~29U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga73afcf0fe09c69e9625e11035cabb1c0}{FPU\+\_\+\+FPCCR\+\_\+\+LSPENS\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga705368bf3c52b5bb4edfbcb3e2631e1c}{FPU\+\_\+\+FPCCR\+\_\+\+LSPENS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga0b97b2fdac794f4fddab1e4342e0c104}{FPU\+\_\+\+FPCCR\+\_\+\+CLRONRET\+\_\+\+Pos}}~28U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gadedc12ec237657721a613c6f47abed6f}{FPU\+\_\+\+FPCCR\+\_\+\+CLRONRET\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga0b97b2fdac794f4fddab1e4342e0c104}{FPU\+\_\+\+FPCCR\+\_\+\+CLRONRET\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gabb18ccf9d1b0a4bef3b0823f18eb96ba}{FPU\+\_\+\+FPCCR\+\_\+\+CLRONRETS\+\_\+\+Pos}}~27U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga103d932807c15250d96711952878eeb2}{FPU\+\_\+\+FPCCR\+\_\+\+CLRONRETS\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gabb18ccf9d1b0a4bef3b0823f18eb96ba}{FPU\+\_\+\+FPCCR\+\_\+\+CLRONRETS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga624474f408fde177df519460775a74a1}{FPU\+\_\+\+FPCCR\+\_\+\+TS\+\_\+\+Pos}}~26U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga1377a5dfb4b9c6b18e379ac15e0dc23e}{FPU\+\_\+\+FPCCR\+\_\+\+TS\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga624474f408fde177df519460775a74a1}{FPU\+\_\+\+FPCCR\+\_\+\+TS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gac48b42e143b93411977dcb9086a5e4e4}{FPU\+\_\+\+FPCCR\+\_\+\+UFRDY\+\_\+\+Pos}}~10U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga97c610927aab580cac3fb166f080b6a6}{FPU\+\_\+\+FPCCR\+\_\+\+UFRDY\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gac48b42e143b93411977dcb9086a5e4e4}{FPU\+\_\+\+FPCCR\+\_\+\+UFRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gac90e551e3cfda27c089bf381acba5aa0}{FPU\+\_\+\+FPCCR\+\_\+\+SPLIMVIOL\+\_\+\+Pos}}~9U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaa5e511cae62f922a9a91af0972f7a5e6}{FPU\+\_\+\+FPCCR\+\_\+\+SPLIMVIOL\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gac90e551e3cfda27c089bf381acba5aa0}{FPU\+\_\+\+FPCCR\+\_\+\+SPLIMVIOL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga571354f040a9372c0ad0cb87e296ea7d}{FPU\+\_\+\+FPCCR\+\_\+\+SFRDY\+\_\+\+Pos}}~7U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga419a1e5609bbedf94f518c72214bddbc}{FPU\+\_\+\+FPCCR\+\_\+\+SFRDY\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga571354f040a9372c0ad0cb87e296ea7d}{FPU\+\_\+\+FPCCR\+\_\+\+SFRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga4123d3881e5342251f559cec19e23b4e}{FPU\+\_\+\+FPCCR\+\_\+\+S\+\_\+\+Pos}}~2U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga47d3d3b29514c7d7581cfcc304368cea}{FPU\+\_\+\+FPCCR\+\_\+\+S\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga4123d3881e5342251f559cec19e23b4e}{FPU\+\_\+\+FPCCR\+\_\+\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga705368bf3c52b5bb4edfbcb3e2631e1c}{FPU\+\_\+\+FPCCR\+\_\+\+LSPENS\+\_\+\+Pos}}~29U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga73afcf0fe09c69e9625e11035cabb1c0}{FPU\+\_\+\+FPCCR\+\_\+\+LSPENS\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga705368bf3c52b5bb4edfbcb3e2631e1c}{FPU\+\_\+\+FPCCR\+\_\+\+LSPENS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga0b97b2fdac794f4fddab1e4342e0c104}{FPU\+\_\+\+FPCCR\+\_\+\+CLRONRET\+\_\+\+Pos}}~28U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gadedc12ec237657721a613c6f47abed6f}{FPU\+\_\+\+FPCCR\+\_\+\+CLRONRET\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga0b97b2fdac794f4fddab1e4342e0c104}{FPU\+\_\+\+FPCCR\+\_\+\+CLRONRET\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gabb18ccf9d1b0a4bef3b0823f18eb96ba}{FPU\+\_\+\+FPCCR\+\_\+\+CLRONRETS\+\_\+\+Pos}}~27U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga103d932807c15250d96711952878eeb2}{FPU\+\_\+\+FPCCR\+\_\+\+CLRONRETS\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gabb18ccf9d1b0a4bef3b0823f18eb96ba}{FPU\+\_\+\+FPCCR\+\_\+\+CLRONRETS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga624474f408fde177df519460775a74a1}{FPU\+\_\+\+FPCCR\+\_\+\+TS\+\_\+\+Pos}}~26U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga1377a5dfb4b9c6b18e379ac15e0dc23e}{FPU\+\_\+\+FPCCR\+\_\+\+TS\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga624474f408fde177df519460775a74a1}{FPU\+\_\+\+FPCCR\+\_\+\+TS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gac48b42e143b93411977dcb9086a5e4e4}{FPU\+\_\+\+FPCCR\+\_\+\+UFRDY\+\_\+\+Pos}}~10U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga97c610927aab580cac3fb166f080b6a6}{FPU\+\_\+\+FPCCR\+\_\+\+UFRDY\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gac48b42e143b93411977dcb9086a5e4e4}{FPU\+\_\+\+FPCCR\+\_\+\+UFRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gac90e551e3cfda27c089bf381acba5aa0}{FPU\+\_\+\+FPCCR\+\_\+\+SPLIMVIOL\+\_\+\+Pos}}~9U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaa5e511cae62f922a9a91af0972f7a5e6}{FPU\+\_\+\+FPCCR\+\_\+\+SPLIMVIOL\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gac90e551e3cfda27c089bf381acba5aa0}{FPU\+\_\+\+FPCCR\+\_\+\+SPLIMVIOL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga571354f040a9372c0ad0cb87e296ea7d}{FPU\+\_\+\+FPCCR\+\_\+\+SFRDY\+\_\+\+Pos}}~7U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga419a1e5609bbedf94f518c72214bddbc}{FPU\+\_\+\+FPCCR\+\_\+\+SFRDY\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga571354f040a9372c0ad0cb87e296ea7d}{FPU\+\_\+\+FPCCR\+\_\+\+SFRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga4123d3881e5342251f559cec19e23b4e}{FPU\+\_\+\+FPCCR\+\_\+\+S\+\_\+\+Pos}}~2U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga47d3d3b29514c7d7581cfcc304368cea}{FPU\+\_\+\+FPCCR\+\_\+\+S\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga4123d3881e5342251f559cec19e23b4e}{FPU\+\_\+\+FPCCR\+\_\+\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga705368bf3c52b5bb4edfbcb3e2631e1c}{FPU\+\_\+\+FPCCR\+\_\+\+LSPENS\+\_\+\+Pos}}~29U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga73afcf0fe09c69e9625e11035cabb1c0}{FPU\+\_\+\+FPCCR\+\_\+\+LSPENS\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga705368bf3c52b5bb4edfbcb3e2631e1c}{FPU\+\_\+\+FPCCR\+\_\+\+LSPENS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga0b97b2fdac794f4fddab1e4342e0c104}{FPU\+\_\+\+FPCCR\+\_\+\+CLRONRET\+\_\+\+Pos}}~28U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gadedc12ec237657721a613c6f47abed6f}{FPU\+\_\+\+FPCCR\+\_\+\+CLRONRET\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga0b97b2fdac794f4fddab1e4342e0c104}{FPU\+\_\+\+FPCCR\+\_\+\+CLRONRET\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gabb18ccf9d1b0a4bef3b0823f18eb96ba}{FPU\+\_\+\+FPCCR\+\_\+\+CLRONRETS\+\_\+\+Pos}}~27U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga103d932807c15250d96711952878eeb2}{FPU\+\_\+\+FPCCR\+\_\+\+CLRONRETS\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gabb18ccf9d1b0a4bef3b0823f18eb96ba}{FPU\+\_\+\+FPCCR\+\_\+\+CLRONRETS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga624474f408fde177df519460775a74a1}{FPU\+\_\+\+FPCCR\+\_\+\+TS\+\_\+\+Pos}}~26U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga1377a5dfb4b9c6b18e379ac15e0dc23e}{FPU\+\_\+\+FPCCR\+\_\+\+TS\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga624474f408fde177df519460775a74a1}{FPU\+\_\+\+FPCCR\+\_\+\+TS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gac48b42e143b93411977dcb9086a5e4e4}{FPU\+\_\+\+FPCCR\+\_\+\+UFRDY\+\_\+\+Pos}}~10U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga97c610927aab580cac3fb166f080b6a6}{FPU\+\_\+\+FPCCR\+\_\+\+UFRDY\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gac48b42e143b93411977dcb9086a5e4e4}{FPU\+\_\+\+FPCCR\+\_\+\+UFRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gac90e551e3cfda27c089bf381acba5aa0}{FPU\+\_\+\+FPCCR\+\_\+\+SPLIMVIOL\+\_\+\+Pos}}~9U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_gaa5e511cae62f922a9a91af0972f7a5e6}{FPU\+\_\+\+FPCCR\+\_\+\+SPLIMVIOL\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gac90e551e3cfda27c089bf381acba5aa0}{FPU\+\_\+\+FPCCR\+\_\+\+SPLIMVIOL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga571354f040a9372c0ad0cb87e296ea7d}{FPU\+\_\+\+FPCCR\+\_\+\+SFRDY\+\_\+\+Pos}}~7U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga419a1e5609bbedf94f518c72214bddbc}{FPU\+\_\+\+FPCCR\+\_\+\+SFRDY\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga571354f040a9372c0ad0cb87e296ea7d}{FPU\+\_\+\+FPCCR\+\_\+\+SFRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga4123d3881e5342251f559cec19e23b4e}{FPU\+\_\+\+FPCCR\+\_\+\+S\+\_\+\+Pos}}~2U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CORE_ga47d3d3b29514c7d7581cfcc304368cea}{FPU\+\_\+\+FPCCR\+\_\+\+S\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga4123d3881e5342251f559cec19e23b4e}{FPU\+\_\+\+FPCCR\+\_\+\+S\+\_\+\+Pos}})
\end{DoxyCompactItemize}


\doxysubsubsubsubsubsubsubsubsubsubsection{Detailed Description}
Type definitions for the Floating Point Unit (FPU) 



\doxysubsubsubsubsubsubsubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__CMSIS__CORE_ga517d89370c81325c5387b9c3085ac554}\label{group__CMSIS__CORE_ga517d89370c81325c5387b9c3085ac554} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCAR\_ADDRESS\_Msk@{FPU\_FPCAR\_ADDRESS\_Msk}}
\index{FPU\_FPCAR\_ADDRESS\_Msk@{FPU\_FPCAR\_ADDRESS\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCAR\_ADDRESS\_Msk}{FPU\_FPCAR\_ADDRESS\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCAR\+\_\+\+ADDRESS\+\_\+\+Msk~(0x1\+FFFFFFFUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaf45377b7e45be8517ddbcf2028b80ae7}{FPU\+\_\+\+FPCAR\+\_\+\+ADDRESS\+\_\+\+Pos}})}

FPCAR\+: ADDRESS bit Mask 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01810}{1810}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga517d89370c81325c5387b9c3085ac554}\label{group__CMSIS__CORE_ga517d89370c81325c5387b9c3085ac554} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCAR\_ADDRESS\_Msk@{FPU\_FPCAR\_ADDRESS\_Msk}}
\index{FPU\_FPCAR\_ADDRESS\_Msk@{FPU\_FPCAR\_ADDRESS\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCAR\_ADDRESS\_Msk}{FPU\_FPCAR\_ADDRESS\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCAR\+\_\+\+ADDRESS\+\_\+\+Msk~(0x1\+FFFFFFFUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaf45377b7e45be8517ddbcf2028b80ae7}{FPU\+\_\+\+FPCAR\+\_\+\+ADDRESS\+\_\+\+Pos}})}

FPCAR\+: ADDRESS bit Mask 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01654}{1654}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga517d89370c81325c5387b9c3085ac554}\label{group__CMSIS__CORE_ga517d89370c81325c5387b9c3085ac554} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCAR\_ADDRESS\_Msk@{FPU\_FPCAR\_ADDRESS\_Msk}}
\index{FPU\_FPCAR\_ADDRESS\_Msk@{FPU\_FPCAR\_ADDRESS\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCAR\_ADDRESS\_Msk}{FPU\_FPCAR\_ADDRESS\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCAR\+\_\+\+ADDRESS\+\_\+\+Msk~(0x1\+FFFFFFFUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaf45377b7e45be8517ddbcf2028b80ae7}{FPU\+\_\+\+FPCAR\+\_\+\+ADDRESS\+\_\+\+Pos}})}

FPCAR\+: ADDRESS bit Mask 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01729}{1729}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga517d89370c81325c5387b9c3085ac554}\label{group__CMSIS__CORE_ga517d89370c81325c5387b9c3085ac554} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCAR\_ADDRESS\_Msk@{FPU\_FPCAR\_ADDRESS\_Msk}}
\index{FPU\_FPCAR\_ADDRESS\_Msk@{FPU\_FPCAR\_ADDRESS\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCAR\_ADDRESS\_Msk}{FPU\_FPCAR\_ADDRESS\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCAR\+\_\+\+ADDRESS\+\_\+\+Msk~(0x1\+FFFFFFFUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaf45377b7e45be8517ddbcf2028b80ae7}{FPU\+\_\+\+FPCAR\+\_\+\+ADDRESS\+\_\+\+Pos}})}

FPCAR\+: ADDRESS bit Mask 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01729}{1729}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga517d89370c81325c5387b9c3085ac554}\label{group__CMSIS__CORE_ga517d89370c81325c5387b9c3085ac554} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCAR\_ADDRESS\_Msk@{FPU\_FPCAR\_ADDRESS\_Msk}}
\index{FPU\_FPCAR\_ADDRESS\_Msk@{FPU\_FPCAR\_ADDRESS\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCAR\_ADDRESS\_Msk}{FPU\_FPCAR\_ADDRESS\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCAR\+\_\+\+ADDRESS\+\_\+\+Msk~(0x1\+FFFFFFFUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaf45377b7e45be8517ddbcf2028b80ae7}{FPU\+\_\+\+FPCAR\+\_\+\+ADDRESS\+\_\+\+Pos}})}

FPCAR\+: ADDRESS bit Mask 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01345}{1345}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga517d89370c81325c5387b9c3085ac554}\label{group__CMSIS__CORE_ga517d89370c81325c5387b9c3085ac554} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCAR\_ADDRESS\_Msk@{FPU\_FPCAR\_ADDRESS\_Msk}}
\index{FPU\_FPCAR\_ADDRESS\_Msk@{FPU\_FPCAR\_ADDRESS\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCAR\_ADDRESS\_Msk}{FPU\_FPCAR\_ADDRESS\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCAR\+\_\+\+ADDRESS\+\_\+\+Msk~(0x1\+FFFFFFFUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaf45377b7e45be8517ddbcf2028b80ae7}{FPU\+\_\+\+FPCAR\+\_\+\+ADDRESS\+\_\+\+Pos}})}

FPCAR\+: ADDRESS bit Mask 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01568}{1568}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaf45377b7e45be8517ddbcf2028b80ae7}\label{group__CMSIS__CORE_gaf45377b7e45be8517ddbcf2028b80ae7} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCAR\_ADDRESS\_Pos@{FPU\_FPCAR\_ADDRESS\_Pos}}
\index{FPU\_FPCAR\_ADDRESS\_Pos@{FPU\_FPCAR\_ADDRESS\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCAR\_ADDRESS\_Pos}{FPU\_FPCAR\_ADDRESS\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCAR\+\_\+\+ADDRESS\+\_\+\+Pos~3U}

FPCAR\+: ADDRESS bit Position 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01809}{1809}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaf45377b7e45be8517ddbcf2028b80ae7}\label{group__CMSIS__CORE_gaf45377b7e45be8517ddbcf2028b80ae7} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCAR\_ADDRESS\_Pos@{FPU\_FPCAR\_ADDRESS\_Pos}}
\index{FPU\_FPCAR\_ADDRESS\_Pos@{FPU\_FPCAR\_ADDRESS\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCAR\_ADDRESS\_Pos}{FPU\_FPCAR\_ADDRESS\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCAR\+\_\+\+ADDRESS\+\_\+\+Pos~3U}

FPCAR\+: ADDRESS bit Position 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01653}{1653}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaf45377b7e45be8517ddbcf2028b80ae7}\label{group__CMSIS__CORE_gaf45377b7e45be8517ddbcf2028b80ae7} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCAR\_ADDRESS\_Pos@{FPU\_FPCAR\_ADDRESS\_Pos}}
\index{FPU\_FPCAR\_ADDRESS\_Pos@{FPU\_FPCAR\_ADDRESS\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCAR\_ADDRESS\_Pos}{FPU\_FPCAR\_ADDRESS\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCAR\+\_\+\+ADDRESS\+\_\+\+Pos~3U}

FPCAR\+: ADDRESS bit Position 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01728}{1728}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaf45377b7e45be8517ddbcf2028b80ae7}\label{group__CMSIS__CORE_gaf45377b7e45be8517ddbcf2028b80ae7} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCAR\_ADDRESS\_Pos@{FPU\_FPCAR\_ADDRESS\_Pos}}
\index{FPU\_FPCAR\_ADDRESS\_Pos@{FPU\_FPCAR\_ADDRESS\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCAR\_ADDRESS\_Pos}{FPU\_FPCAR\_ADDRESS\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCAR\+\_\+\+ADDRESS\+\_\+\+Pos~3U}

FPCAR\+: ADDRESS bit Position 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01728}{1728}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaf45377b7e45be8517ddbcf2028b80ae7}\label{group__CMSIS__CORE_gaf45377b7e45be8517ddbcf2028b80ae7} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCAR\_ADDRESS\_Pos@{FPU\_FPCAR\_ADDRESS\_Pos}}
\index{FPU\_FPCAR\_ADDRESS\_Pos@{FPU\_FPCAR\_ADDRESS\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCAR\_ADDRESS\_Pos}{FPU\_FPCAR\_ADDRESS\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCAR\+\_\+\+ADDRESS\+\_\+\+Pos~3U}

FPCAR\+: ADDRESS bit Position 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01344}{1344}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaf45377b7e45be8517ddbcf2028b80ae7}\label{group__CMSIS__CORE_gaf45377b7e45be8517ddbcf2028b80ae7} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCAR\_ADDRESS\_Pos@{FPU\_FPCAR\_ADDRESS\_Pos}}
\index{FPU\_FPCAR\_ADDRESS\_Pos@{FPU\_FPCAR\_ADDRESS\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCAR\_ADDRESS\_Pos}{FPU\_FPCAR\_ADDRESS\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCAR\+\_\+\+ADDRESS\+\_\+\+Pos~3U}

FPCAR\+: ADDRESS bit Position 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01567}{1567}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga309886ff6bbd25cb13c061c6683c6c0c}\label{group__CMSIS__CORE_ga309886ff6bbd25cb13c061c6683c6c0c} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_ASPEN\_Msk@{FPU\_FPCCR\_ASPEN\_Msk}}
\index{FPU\_FPCCR\_ASPEN\_Msk@{FPU\_FPCCR\_ASPEN\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_ASPEN\_Msk}{FPU\_FPCCR\_ASPEN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+ASPEN\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga4228a923ddf665f868e56b4b9e9bff7b}{FPU\+\_\+\+FPCCR\+\_\+\+ASPEN\+\_\+\+Pos}})}

FPCCR\+: ASPEN bit Mask 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01758}{1758}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga309886ff6bbd25cb13c061c6683c6c0c}\label{group__CMSIS__CORE_ga309886ff6bbd25cb13c061c6683c6c0c} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_ASPEN\_Msk@{FPU\_FPCCR\_ASPEN\_Msk}}
\index{FPU\_FPCCR\_ASPEN\_Msk@{FPU\_FPCCR\_ASPEN\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_ASPEN\_Msk}{FPU\_FPCCR\_ASPEN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+ASPEN\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga4228a923ddf665f868e56b4b9e9bff7b}{FPU\+\_\+\+FPCCR\+\_\+\+ASPEN\+\_\+\+Pos}})}

FPCCR\+: ASPEN bit Mask 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01602}{1602}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga309886ff6bbd25cb13c061c6683c6c0c}\label{group__CMSIS__CORE_ga309886ff6bbd25cb13c061c6683c6c0c} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_ASPEN\_Msk@{FPU\_FPCCR\_ASPEN\_Msk}}
\index{FPU\_FPCCR\_ASPEN\_Msk@{FPU\_FPCCR\_ASPEN\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_ASPEN\_Msk}{FPU\_FPCCR\_ASPEN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+ASPEN\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga4228a923ddf665f868e56b4b9e9bff7b}{FPU\+\_\+\+FPCCR\+\_\+\+ASPEN\+\_\+\+Pos}})}

FPCCR\+: ASPEN bit Mask 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01677}{1677}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga309886ff6bbd25cb13c061c6683c6c0c}\label{group__CMSIS__CORE_ga309886ff6bbd25cb13c061c6683c6c0c} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_ASPEN\_Msk@{FPU\_FPCCR\_ASPEN\_Msk}}
\index{FPU\_FPCCR\_ASPEN\_Msk@{FPU\_FPCCR\_ASPEN\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_ASPEN\_Msk}{FPU\_FPCCR\_ASPEN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+ASPEN\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga4228a923ddf665f868e56b4b9e9bff7b}{FPU\+\_\+\+FPCCR\+\_\+\+ASPEN\+\_\+\+Pos}})}

FPCCR\+: ASPEN bit Mask 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01677}{1677}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga309886ff6bbd25cb13c061c6683c6c0c}\label{group__CMSIS__CORE_ga309886ff6bbd25cb13c061c6683c6c0c} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_ASPEN\_Msk@{FPU\_FPCCR\_ASPEN\_Msk}}
\index{FPU\_FPCCR\_ASPEN\_Msk@{FPU\_FPCCR\_ASPEN\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_ASPEN\_Msk}{FPU\_FPCCR\_ASPEN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+ASPEN\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga4228a923ddf665f868e56b4b9e9bff7b}{FPU\+\_\+\+FPCCR\+\_\+\+ASPEN\+\_\+\+Pos}})}

FPCCR\+: ASPEN bit Mask 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01317}{1317}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga309886ff6bbd25cb13c061c6683c6c0c}\label{group__CMSIS__CORE_ga309886ff6bbd25cb13c061c6683c6c0c} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_ASPEN\_Msk@{FPU\_FPCCR\_ASPEN\_Msk}}
\index{FPU\_FPCCR\_ASPEN\_Msk@{FPU\_FPCCR\_ASPEN\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_ASPEN\_Msk}{FPU\_FPCCR\_ASPEN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+ASPEN\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga4228a923ddf665f868e56b4b9e9bff7b}{FPU\+\_\+\+FPCCR\+\_\+\+ASPEN\+\_\+\+Pos}})}

FPCCR\+: ASPEN bit Mask 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01540}{1540}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga4228a923ddf665f868e56b4b9e9bff7b}\label{group__CMSIS__CORE_ga4228a923ddf665f868e56b4b9e9bff7b} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_ASPEN\_Pos@{FPU\_FPCCR\_ASPEN\_Pos}}
\index{FPU\_FPCCR\_ASPEN\_Pos@{FPU\_FPCCR\_ASPEN\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_ASPEN\_Pos}{FPU\_FPCCR\_ASPEN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+ASPEN\+\_\+\+Pos~31U}

FPCCR\+: ASPEN bit Position 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01757}{1757}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga4228a923ddf665f868e56b4b9e9bff7b}\label{group__CMSIS__CORE_ga4228a923ddf665f868e56b4b9e9bff7b} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_ASPEN\_Pos@{FPU\_FPCCR\_ASPEN\_Pos}}
\index{FPU\_FPCCR\_ASPEN\_Pos@{FPU\_FPCCR\_ASPEN\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_ASPEN\_Pos}{FPU\_FPCCR\_ASPEN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+ASPEN\+\_\+\+Pos~31U}

FPCCR\+: ASPEN bit Position 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01601}{1601}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga4228a923ddf665f868e56b4b9e9bff7b}\label{group__CMSIS__CORE_ga4228a923ddf665f868e56b4b9e9bff7b} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_ASPEN\_Pos@{FPU\_FPCCR\_ASPEN\_Pos}}
\index{FPU\_FPCCR\_ASPEN\_Pos@{FPU\_FPCCR\_ASPEN\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_ASPEN\_Pos}{FPU\_FPCCR\_ASPEN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+ASPEN\+\_\+\+Pos~31U}

FPCCR\+: ASPEN bit Position 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01676}{1676}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga4228a923ddf665f868e56b4b9e9bff7b}\label{group__CMSIS__CORE_ga4228a923ddf665f868e56b4b9e9bff7b} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_ASPEN\_Pos@{FPU\_FPCCR\_ASPEN\_Pos}}
\index{FPU\_FPCCR\_ASPEN\_Pos@{FPU\_FPCCR\_ASPEN\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_ASPEN\_Pos}{FPU\_FPCCR\_ASPEN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+ASPEN\+\_\+\+Pos~31U}

FPCCR\+: ASPEN bit Position 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01676}{1676}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga4228a923ddf665f868e56b4b9e9bff7b}\label{group__CMSIS__CORE_ga4228a923ddf665f868e56b4b9e9bff7b} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_ASPEN\_Pos@{FPU\_FPCCR\_ASPEN\_Pos}}
\index{FPU\_FPCCR\_ASPEN\_Pos@{FPU\_FPCCR\_ASPEN\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_ASPEN\_Pos}{FPU\_FPCCR\_ASPEN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+ASPEN\+\_\+\+Pos~31U}

FPCCR\+: ASPEN bit Position 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01316}{1316}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga4228a923ddf665f868e56b4b9e9bff7b}\label{group__CMSIS__CORE_ga4228a923ddf665f868e56b4b9e9bff7b} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_ASPEN\_Pos@{FPU\_FPCCR\_ASPEN\_Pos}}
\index{FPU\_FPCCR\_ASPEN\_Pos@{FPU\_FPCCR\_ASPEN\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_ASPEN\_Pos}{FPU\_FPCCR\_ASPEN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+ASPEN\+\_\+\+Pos~31U}

FPCCR\+: ASPEN bit Position 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01539}{1539}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_gad349eb1323d8399d54a04c0bfd520cb2}\label{group__CMSIS__CORE_gad349eb1323d8399d54a04c0bfd520cb2} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_BFRDY\_Msk@{FPU\_FPCCR\_BFRDY\_Msk}}
\index{FPU\_FPCCR\_BFRDY\_Msk@{FPU\_FPCCR\_BFRDY\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_BFRDY\_Msk}{FPU\_FPCCR\_BFRDY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+BFRDY\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga6d633920f92c3ce4133d769701619b17}{FPU\+\_\+\+FPCCR\+\_\+\+BFRDY\+\_\+\+Pos}})}

FPCCR\+: BFRDY bit Mask 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01788}{1788}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gad349eb1323d8399d54a04c0bfd520cb2}\label{group__CMSIS__CORE_gad349eb1323d8399d54a04c0bfd520cb2} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_BFRDY\_Msk@{FPU\_FPCCR\_BFRDY\_Msk}}
\index{FPU\_FPCCR\_BFRDY\_Msk@{FPU\_FPCCR\_BFRDY\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_BFRDY\_Msk}{FPU\_FPCCR\_BFRDY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+BFRDY\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga6d633920f92c3ce4133d769701619b17}{FPU\+\_\+\+FPCCR\+\_\+\+BFRDY\+\_\+\+Pos}})}

FPCCR\+: BFRDY bit Mask 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01632}{1632}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gad349eb1323d8399d54a04c0bfd520cb2}\label{group__CMSIS__CORE_gad349eb1323d8399d54a04c0bfd520cb2} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_BFRDY\_Msk@{FPU\_FPCCR\_BFRDY\_Msk}}
\index{FPU\_FPCCR\_BFRDY\_Msk@{FPU\_FPCCR\_BFRDY\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_BFRDY\_Msk}{FPU\_FPCCR\_BFRDY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+BFRDY\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga6d633920f92c3ce4133d769701619b17}{FPU\+\_\+\+FPCCR\+\_\+\+BFRDY\+\_\+\+Pos}})}

FPCCR\+: BFRDY bit Mask 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01707}{1707}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_gad349eb1323d8399d54a04c0bfd520cb2}\label{group__CMSIS__CORE_gad349eb1323d8399d54a04c0bfd520cb2} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_BFRDY\_Msk@{FPU\_FPCCR\_BFRDY\_Msk}}
\index{FPU\_FPCCR\_BFRDY\_Msk@{FPU\_FPCCR\_BFRDY\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_BFRDY\_Msk}{FPU\_FPCCR\_BFRDY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+BFRDY\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga6d633920f92c3ce4133d769701619b17}{FPU\+\_\+\+FPCCR\+\_\+\+BFRDY\+\_\+\+Pos}})}

FPCCR\+: BFRDY bit Mask 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01707}{1707}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_gad349eb1323d8399d54a04c0bfd520cb2}\label{group__CMSIS__CORE_gad349eb1323d8399d54a04c0bfd520cb2} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_BFRDY\_Msk@{FPU\_FPCCR\_BFRDY\_Msk}}
\index{FPU\_FPCCR\_BFRDY\_Msk@{FPU\_FPCCR\_BFRDY\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_BFRDY\_Msk}{FPU\_FPCCR\_BFRDY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+BFRDY\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga6d633920f92c3ce4133d769701619b17}{FPU\+\_\+\+FPCCR\+\_\+\+BFRDY\+\_\+\+Pos}})}

FPCCR\+: BFRDY bit Mask 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01326}{1326}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_gad349eb1323d8399d54a04c0bfd520cb2}\label{group__CMSIS__CORE_gad349eb1323d8399d54a04c0bfd520cb2} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_BFRDY\_Msk@{FPU\_FPCCR\_BFRDY\_Msk}}
\index{FPU\_FPCCR\_BFRDY\_Msk@{FPU\_FPCCR\_BFRDY\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_BFRDY\_Msk}{FPU\_FPCCR\_BFRDY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+BFRDY\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga6d633920f92c3ce4133d769701619b17}{FPU\+\_\+\+FPCCR\+\_\+\+BFRDY\+\_\+\+Pos}})}

FPCCR\+: BFRDY bit Mask 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01549}{1549}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga6d633920f92c3ce4133d769701619b17}\label{group__CMSIS__CORE_ga6d633920f92c3ce4133d769701619b17} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_BFRDY\_Pos@{FPU\_FPCCR\_BFRDY\_Pos}}
\index{FPU\_FPCCR\_BFRDY\_Pos@{FPU\_FPCCR\_BFRDY\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_BFRDY\_Pos}{FPU\_FPCCR\_BFRDY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+BFRDY\+\_\+\+Pos~6U}

FPCCR\+: BFRDY Position 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01787}{1787}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga6d633920f92c3ce4133d769701619b17}\label{group__CMSIS__CORE_ga6d633920f92c3ce4133d769701619b17} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_BFRDY\_Pos@{FPU\_FPCCR\_BFRDY\_Pos}}
\index{FPU\_FPCCR\_BFRDY\_Pos@{FPU\_FPCCR\_BFRDY\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_BFRDY\_Pos}{FPU\_FPCCR\_BFRDY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+BFRDY\+\_\+\+Pos~6U}

FPCCR\+: BFRDY Position 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01631}{1631}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga6d633920f92c3ce4133d769701619b17}\label{group__CMSIS__CORE_ga6d633920f92c3ce4133d769701619b17} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_BFRDY\_Pos@{FPU\_FPCCR\_BFRDY\_Pos}}
\index{FPU\_FPCCR\_BFRDY\_Pos@{FPU\_FPCCR\_BFRDY\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_BFRDY\_Pos}{FPU\_FPCCR\_BFRDY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+BFRDY\+\_\+\+Pos~6U}

FPCCR\+: BFRDY Position 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01706}{1706}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga6d633920f92c3ce4133d769701619b17}\label{group__CMSIS__CORE_ga6d633920f92c3ce4133d769701619b17} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_BFRDY\_Pos@{FPU\_FPCCR\_BFRDY\_Pos}}
\index{FPU\_FPCCR\_BFRDY\_Pos@{FPU\_FPCCR\_BFRDY\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_BFRDY\_Pos}{FPU\_FPCCR\_BFRDY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+BFRDY\+\_\+\+Pos~6U}

FPCCR\+: BFRDY Position 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01706}{1706}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga6d633920f92c3ce4133d769701619b17}\label{group__CMSIS__CORE_ga6d633920f92c3ce4133d769701619b17} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_BFRDY\_Pos@{FPU\_FPCCR\_BFRDY\_Pos}}
\index{FPU\_FPCCR\_BFRDY\_Pos@{FPU\_FPCCR\_BFRDY\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_BFRDY\_Pos}{FPU\_FPCCR\_BFRDY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+BFRDY\+\_\+\+Pos~6U}

FPCCR\+: BFRDY Position 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01325}{1325}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga6d633920f92c3ce4133d769701619b17}\label{group__CMSIS__CORE_ga6d633920f92c3ce4133d769701619b17} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_BFRDY\_Pos@{FPU\_FPCCR\_BFRDY\_Pos}}
\index{FPU\_FPCCR\_BFRDY\_Pos@{FPU\_FPCCR\_BFRDY\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_BFRDY\_Pos}{FPU\_FPCCR\_BFRDY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+BFRDY\+\_\+\+Pos~6U}

FPCCR\+: BFRDY Position 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01548}{1548}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_gadedc12ec237657721a613c6f47abed6f}\label{group__CMSIS__CORE_gadedc12ec237657721a613c6f47abed6f} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_CLRONRET\_Msk@{FPU\_FPCCR\_CLRONRET\_Msk}}
\index{FPU\_FPCCR\_CLRONRET\_Msk@{FPU\_FPCCR\_CLRONRET\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_CLRONRET\_Msk}{FPU\_FPCCR\_CLRONRET\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+CLRONRET\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga0b97b2fdac794f4fddab1e4342e0c104}{FPU\+\_\+\+FPCCR\+\_\+\+CLRONRET\+\_\+\+Pos}})}

FPCCR\+: CLRONRET bit Mask 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01767}{1767}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gadedc12ec237657721a613c6f47abed6f}\label{group__CMSIS__CORE_gadedc12ec237657721a613c6f47abed6f} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_CLRONRET\_Msk@{FPU\_FPCCR\_CLRONRET\_Msk}}
\index{FPU\_FPCCR\_CLRONRET\_Msk@{FPU\_FPCCR\_CLRONRET\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_CLRONRET\_Msk}{FPU\_FPCCR\_CLRONRET\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+CLRONRET\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga0b97b2fdac794f4fddab1e4342e0c104}{FPU\+\_\+\+FPCCR\+\_\+\+CLRONRET\+\_\+\+Pos}})}

FPCCR\+: CLRONRET bit Mask 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01611}{1611}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gadedc12ec237657721a613c6f47abed6f}\label{group__CMSIS__CORE_gadedc12ec237657721a613c6f47abed6f} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_CLRONRET\_Msk@{FPU\_FPCCR\_CLRONRET\_Msk}}
\index{FPU\_FPCCR\_CLRONRET\_Msk@{FPU\_FPCCR\_CLRONRET\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_CLRONRET\_Msk}{FPU\_FPCCR\_CLRONRET\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+CLRONRET\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga0b97b2fdac794f4fddab1e4342e0c104}{FPU\+\_\+\+FPCCR\+\_\+\+CLRONRET\+\_\+\+Pos}})}

FPCCR\+: CLRONRET bit Mask 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01686}{1686}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_gadedc12ec237657721a613c6f47abed6f}\label{group__CMSIS__CORE_gadedc12ec237657721a613c6f47abed6f} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_CLRONRET\_Msk@{FPU\_FPCCR\_CLRONRET\_Msk}}
\index{FPU\_FPCCR\_CLRONRET\_Msk@{FPU\_FPCCR\_CLRONRET\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_CLRONRET\_Msk}{FPU\_FPCCR\_CLRONRET\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+CLRONRET\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga0b97b2fdac794f4fddab1e4342e0c104}{FPU\+\_\+\+FPCCR\+\_\+\+CLRONRET\+\_\+\+Pos}})}

FPCCR\+: CLRONRET bit Mask 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01686}{1686}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga0b97b2fdac794f4fddab1e4342e0c104}\label{group__CMSIS__CORE_ga0b97b2fdac794f4fddab1e4342e0c104} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_CLRONRET\_Pos@{FPU\_FPCCR\_CLRONRET\_Pos}}
\index{FPU\_FPCCR\_CLRONRET\_Pos@{FPU\_FPCCR\_CLRONRET\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_CLRONRET\_Pos}{FPU\_FPCCR\_CLRONRET\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+CLRONRET\+\_\+\+Pos~28U}

FPCCR\+: CLRONRET Position 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01766}{1766}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga0b97b2fdac794f4fddab1e4342e0c104}\label{group__CMSIS__CORE_ga0b97b2fdac794f4fddab1e4342e0c104} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_CLRONRET\_Pos@{FPU\_FPCCR\_CLRONRET\_Pos}}
\index{FPU\_FPCCR\_CLRONRET\_Pos@{FPU\_FPCCR\_CLRONRET\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_CLRONRET\_Pos}{FPU\_FPCCR\_CLRONRET\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+CLRONRET\+\_\+\+Pos~28U}

FPCCR\+: CLRONRET Position 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01610}{1610}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga0b97b2fdac794f4fddab1e4342e0c104}\label{group__CMSIS__CORE_ga0b97b2fdac794f4fddab1e4342e0c104} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_CLRONRET\_Pos@{FPU\_FPCCR\_CLRONRET\_Pos}}
\index{FPU\_FPCCR\_CLRONRET\_Pos@{FPU\_FPCCR\_CLRONRET\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_CLRONRET\_Pos}{FPU\_FPCCR\_CLRONRET\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+CLRONRET\+\_\+\+Pos~28U}

FPCCR\+: CLRONRET Position 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01685}{1685}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga0b97b2fdac794f4fddab1e4342e0c104}\label{group__CMSIS__CORE_ga0b97b2fdac794f4fddab1e4342e0c104} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_CLRONRET\_Pos@{FPU\_FPCCR\_CLRONRET\_Pos}}
\index{FPU\_FPCCR\_CLRONRET\_Pos@{FPU\_FPCCR\_CLRONRET\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_CLRONRET\_Pos}{FPU\_FPCCR\_CLRONRET\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+CLRONRET\+\_\+\+Pos~28U}

FPCCR\+: CLRONRET Position 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01685}{1685}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga103d932807c15250d96711952878eeb2}\label{group__CMSIS__CORE_ga103d932807c15250d96711952878eeb2} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_CLRONRETS\_Msk@{FPU\_FPCCR\_CLRONRETS\_Msk}}
\index{FPU\_FPCCR\_CLRONRETS\_Msk@{FPU\_FPCCR\_CLRONRETS\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_CLRONRETS\_Msk}{FPU\_FPCCR\_CLRONRETS\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+CLRONRETS\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gabb18ccf9d1b0a4bef3b0823f18eb96ba}{FPU\+\_\+\+FPCCR\+\_\+\+CLRONRETS\+\_\+\+Pos}})}

FPCCR\+: CLRONRETS bit Mask 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01770}{1770}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga103d932807c15250d96711952878eeb2}\label{group__CMSIS__CORE_ga103d932807c15250d96711952878eeb2} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_CLRONRETS\_Msk@{FPU\_FPCCR\_CLRONRETS\_Msk}}
\index{FPU\_FPCCR\_CLRONRETS\_Msk@{FPU\_FPCCR\_CLRONRETS\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_CLRONRETS\_Msk}{FPU\_FPCCR\_CLRONRETS\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+CLRONRETS\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gabb18ccf9d1b0a4bef3b0823f18eb96ba}{FPU\+\_\+\+FPCCR\+\_\+\+CLRONRETS\+\_\+\+Pos}})}

FPCCR\+: CLRONRETS bit Mask 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01614}{1614}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga103d932807c15250d96711952878eeb2}\label{group__CMSIS__CORE_ga103d932807c15250d96711952878eeb2} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_CLRONRETS\_Msk@{FPU\_FPCCR\_CLRONRETS\_Msk}}
\index{FPU\_FPCCR\_CLRONRETS\_Msk@{FPU\_FPCCR\_CLRONRETS\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_CLRONRETS\_Msk}{FPU\_FPCCR\_CLRONRETS\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+CLRONRETS\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gabb18ccf9d1b0a4bef3b0823f18eb96ba}{FPU\+\_\+\+FPCCR\+\_\+\+CLRONRETS\+\_\+\+Pos}})}

FPCCR\+: CLRONRETS bit Mask 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01689}{1689}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga103d932807c15250d96711952878eeb2}\label{group__CMSIS__CORE_ga103d932807c15250d96711952878eeb2} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_CLRONRETS\_Msk@{FPU\_FPCCR\_CLRONRETS\_Msk}}
\index{FPU\_FPCCR\_CLRONRETS\_Msk@{FPU\_FPCCR\_CLRONRETS\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_CLRONRETS\_Msk}{FPU\_FPCCR\_CLRONRETS\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+CLRONRETS\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gabb18ccf9d1b0a4bef3b0823f18eb96ba}{FPU\+\_\+\+FPCCR\+\_\+\+CLRONRETS\+\_\+\+Pos}})}

FPCCR\+: CLRONRETS bit Mask 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01689}{1689}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_gabb18ccf9d1b0a4bef3b0823f18eb96ba}\label{group__CMSIS__CORE_gabb18ccf9d1b0a4bef3b0823f18eb96ba} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_CLRONRETS\_Pos@{FPU\_FPCCR\_CLRONRETS\_Pos}}
\index{FPU\_FPCCR\_CLRONRETS\_Pos@{FPU\_FPCCR\_CLRONRETS\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_CLRONRETS\_Pos}{FPU\_FPCCR\_CLRONRETS\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+CLRONRETS\+\_\+\+Pos~27U}

FPCCR\+: CLRONRETS Position 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01769}{1769}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gabb18ccf9d1b0a4bef3b0823f18eb96ba}\label{group__CMSIS__CORE_gabb18ccf9d1b0a4bef3b0823f18eb96ba} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_CLRONRETS\_Pos@{FPU\_FPCCR\_CLRONRETS\_Pos}}
\index{FPU\_FPCCR\_CLRONRETS\_Pos@{FPU\_FPCCR\_CLRONRETS\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_CLRONRETS\_Pos}{FPU\_FPCCR\_CLRONRETS\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+CLRONRETS\+\_\+\+Pos~27U}

FPCCR\+: CLRONRETS Position 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01613}{1613}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gabb18ccf9d1b0a4bef3b0823f18eb96ba}\label{group__CMSIS__CORE_gabb18ccf9d1b0a4bef3b0823f18eb96ba} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_CLRONRETS\_Pos@{FPU\_FPCCR\_CLRONRETS\_Pos}}
\index{FPU\_FPCCR\_CLRONRETS\_Pos@{FPU\_FPCCR\_CLRONRETS\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_CLRONRETS\_Pos}{FPU\_FPCCR\_CLRONRETS\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+CLRONRETS\+\_\+\+Pos~27U}

FPCCR\+: CLRONRETS Position 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01688}{1688}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_gabb18ccf9d1b0a4bef3b0823f18eb96ba}\label{group__CMSIS__CORE_gabb18ccf9d1b0a4bef3b0823f18eb96ba} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_CLRONRETS\_Pos@{FPU\_FPCCR\_CLRONRETS\_Pos}}
\index{FPU\_FPCCR\_CLRONRETS\_Pos@{FPU\_FPCCR\_CLRONRETS\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_CLRONRETS\_Pos}{FPU\_FPCCR\_CLRONRETS\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+CLRONRETS\+\_\+\+Pos~27U}

FPCCR\+: CLRONRETS Position 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01688}{1688}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaf4beaa279abff34828344bd594fff8a1}\label{group__CMSIS__CORE_gaf4beaa279abff34828344bd594fff8a1} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_HFRDY\_Msk@{FPU\_FPCCR\_HFRDY\_Msk}}
\index{FPU\_FPCCR\_HFRDY\_Msk@{FPU\_FPCCR\_HFRDY\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_HFRDY\_Msk}{FPU\_FPCCR\_HFRDY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+HFRDY\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gab12733991487acc2da41ca300fe36fb6}{FPU\+\_\+\+FPCCR\+\_\+\+HFRDY\+\_\+\+Pos}})}

FPCCR\+: HFRDY bit Mask 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01794}{1794}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaf4beaa279abff34828344bd594fff8a1}\label{group__CMSIS__CORE_gaf4beaa279abff34828344bd594fff8a1} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_HFRDY\_Msk@{FPU\_FPCCR\_HFRDY\_Msk}}
\index{FPU\_FPCCR\_HFRDY\_Msk@{FPU\_FPCCR\_HFRDY\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_HFRDY\_Msk}{FPU\_FPCCR\_HFRDY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+HFRDY\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gab12733991487acc2da41ca300fe36fb6}{FPU\+\_\+\+FPCCR\+\_\+\+HFRDY\+\_\+\+Pos}})}

FPCCR\+: HFRDY bit Mask 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01638}{1638}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaf4beaa279abff34828344bd594fff8a1}\label{group__CMSIS__CORE_gaf4beaa279abff34828344bd594fff8a1} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_HFRDY\_Msk@{FPU\_FPCCR\_HFRDY\_Msk}}
\index{FPU\_FPCCR\_HFRDY\_Msk@{FPU\_FPCCR\_HFRDY\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_HFRDY\_Msk}{FPU\_FPCCR\_HFRDY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+HFRDY\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gab12733991487acc2da41ca300fe36fb6}{FPU\+\_\+\+FPCCR\+\_\+\+HFRDY\+\_\+\+Pos}})}

FPCCR\+: HFRDY bit Mask 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01713}{1713}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaf4beaa279abff34828344bd594fff8a1}\label{group__CMSIS__CORE_gaf4beaa279abff34828344bd594fff8a1} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_HFRDY\_Msk@{FPU\_FPCCR\_HFRDY\_Msk}}
\index{FPU\_FPCCR\_HFRDY\_Msk@{FPU\_FPCCR\_HFRDY\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_HFRDY\_Msk}{FPU\_FPCCR\_HFRDY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+HFRDY\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gab12733991487acc2da41ca300fe36fb6}{FPU\+\_\+\+FPCCR\+\_\+\+HFRDY\+\_\+\+Pos}})}

FPCCR\+: HFRDY bit Mask 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01713}{1713}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaf4beaa279abff34828344bd594fff8a1}\label{group__CMSIS__CORE_gaf4beaa279abff34828344bd594fff8a1} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_HFRDY\_Msk@{FPU\_FPCCR\_HFRDY\_Msk}}
\index{FPU\_FPCCR\_HFRDY\_Msk@{FPU\_FPCCR\_HFRDY\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_HFRDY\_Msk}{FPU\_FPCCR\_HFRDY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+HFRDY\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gab12733991487acc2da41ca300fe36fb6}{FPU\+\_\+\+FPCCR\+\_\+\+HFRDY\+\_\+\+Pos}})}

FPCCR\+: HFRDY bit Mask 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01332}{1332}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaf4beaa279abff34828344bd594fff8a1}\label{group__CMSIS__CORE_gaf4beaa279abff34828344bd594fff8a1} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_HFRDY\_Msk@{FPU\_FPCCR\_HFRDY\_Msk}}
\index{FPU\_FPCCR\_HFRDY\_Msk@{FPU\_FPCCR\_HFRDY\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_HFRDY\_Msk}{FPU\_FPCCR\_HFRDY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+HFRDY\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gab12733991487acc2da41ca300fe36fb6}{FPU\+\_\+\+FPCCR\+\_\+\+HFRDY\+\_\+\+Pos}})}

FPCCR\+: HFRDY bit Mask 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01555}{1555}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_gab12733991487acc2da41ca300fe36fb6}\label{group__CMSIS__CORE_gab12733991487acc2da41ca300fe36fb6} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_HFRDY\_Pos@{FPU\_FPCCR\_HFRDY\_Pos}}
\index{FPU\_FPCCR\_HFRDY\_Pos@{FPU\_FPCCR\_HFRDY\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_HFRDY\_Pos}{FPU\_FPCCR\_HFRDY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+HFRDY\+\_\+\+Pos~4U}

FPCCR\+: HFRDY Position 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01793}{1793}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gab12733991487acc2da41ca300fe36fb6}\label{group__CMSIS__CORE_gab12733991487acc2da41ca300fe36fb6} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_HFRDY\_Pos@{FPU\_FPCCR\_HFRDY\_Pos}}
\index{FPU\_FPCCR\_HFRDY\_Pos@{FPU\_FPCCR\_HFRDY\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_HFRDY\_Pos}{FPU\_FPCCR\_HFRDY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+HFRDY\+\_\+\+Pos~4U}

FPCCR\+: HFRDY Position 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01637}{1637}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gab12733991487acc2da41ca300fe36fb6}\label{group__CMSIS__CORE_gab12733991487acc2da41ca300fe36fb6} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_HFRDY\_Pos@{FPU\_FPCCR\_HFRDY\_Pos}}
\index{FPU\_FPCCR\_HFRDY\_Pos@{FPU\_FPCCR\_HFRDY\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_HFRDY\_Pos}{FPU\_FPCCR\_HFRDY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+HFRDY\+\_\+\+Pos~4U}

FPCCR\+: HFRDY Position 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01712}{1712}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_gab12733991487acc2da41ca300fe36fb6}\label{group__CMSIS__CORE_gab12733991487acc2da41ca300fe36fb6} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_HFRDY\_Pos@{FPU\_FPCCR\_HFRDY\_Pos}}
\index{FPU\_FPCCR\_HFRDY\_Pos@{FPU\_FPCCR\_HFRDY\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_HFRDY\_Pos}{FPU\_FPCCR\_HFRDY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+HFRDY\+\_\+\+Pos~4U}

FPCCR\+: HFRDY Position 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01712}{1712}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_gab12733991487acc2da41ca300fe36fb6}\label{group__CMSIS__CORE_gab12733991487acc2da41ca300fe36fb6} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_HFRDY\_Pos@{FPU\_FPCCR\_HFRDY\_Pos}}
\index{FPU\_FPCCR\_HFRDY\_Pos@{FPU\_FPCCR\_HFRDY\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_HFRDY\_Pos}{FPU\_FPCCR\_HFRDY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+HFRDY\+\_\+\+Pos~4U}

FPCCR\+: HFRDY Position 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01331}{1331}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_gab12733991487acc2da41ca300fe36fb6}\label{group__CMSIS__CORE_gab12733991487acc2da41ca300fe36fb6} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_HFRDY\_Pos@{FPU\_FPCCR\_HFRDY\_Pos}}
\index{FPU\_FPCCR\_HFRDY\_Pos@{FPU\_FPCCR\_HFRDY\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_HFRDY\_Pos}{FPU\_FPCCR\_HFRDY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+HFRDY\+\_\+\+Pos~4U}

FPCCR\+: HFRDY Position 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01554}{1554}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga86e7c2fa52ba65c3b535dfa33f2586eb}\label{group__CMSIS__CORE_ga86e7c2fa52ba65c3b535dfa33f2586eb} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_LSPACT\_Msk@{FPU\_FPCCR\_LSPACT\_Msk}}
\index{FPU\_FPCCR\_LSPACT\_Msk@{FPU\_FPCCR\_LSPACT\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_LSPACT\_Msk}{FPU\_FPCCR\_LSPACT\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+LSPACT\+\_\+\+Msk~(1UL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga803bf3f6d15b04deaad0801bee5b35ed}{FPU\+\_\+\+FPCCR\+\_\+\+LSPACT\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

FPCCR\+: Lazy state preservation active bit Mask 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01806}{1806}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga86e7c2fa52ba65c3b535dfa33f2586eb}\label{group__CMSIS__CORE_ga86e7c2fa52ba65c3b535dfa33f2586eb} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_LSPACT\_Msk@{FPU\_FPCCR\_LSPACT\_Msk}}
\index{FPU\_FPCCR\_LSPACT\_Msk@{FPU\_FPCCR\_LSPACT\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_LSPACT\_Msk}{FPU\_FPCCR\_LSPACT\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+LSPACT\+\_\+\+Msk~(1UL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga803bf3f6d15b04deaad0801bee5b35ed}{FPU\+\_\+\+FPCCR\+\_\+\+LSPACT\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

FPCCR\+: Lazy state preservation active bit Mask 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01650}{1650}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga86e7c2fa52ba65c3b535dfa33f2586eb}\label{group__CMSIS__CORE_ga86e7c2fa52ba65c3b535dfa33f2586eb} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_LSPACT\_Msk@{FPU\_FPCCR\_LSPACT\_Msk}}
\index{FPU\_FPCCR\_LSPACT\_Msk@{FPU\_FPCCR\_LSPACT\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_LSPACT\_Msk}{FPU\_FPCCR\_LSPACT\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+LSPACT\+\_\+\+Msk~(1UL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga803bf3f6d15b04deaad0801bee5b35ed}{FPU\+\_\+\+FPCCR\+\_\+\+LSPACT\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

FPCCR\+: Lazy state preservation active bit Mask 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01725}{1725}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga86e7c2fa52ba65c3b535dfa33f2586eb}\label{group__CMSIS__CORE_ga86e7c2fa52ba65c3b535dfa33f2586eb} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_LSPACT\_Msk@{FPU\_FPCCR\_LSPACT\_Msk}}
\index{FPU\_FPCCR\_LSPACT\_Msk@{FPU\_FPCCR\_LSPACT\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_LSPACT\_Msk}{FPU\_FPCCR\_LSPACT\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+LSPACT\+\_\+\+Msk~(1UL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga803bf3f6d15b04deaad0801bee5b35ed}{FPU\+\_\+\+FPCCR\+\_\+\+LSPACT\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

FPCCR\+: Lazy state preservation active bit Mask 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01725}{1725}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga86e7c2fa52ba65c3b535dfa33f2586eb}\label{group__CMSIS__CORE_ga86e7c2fa52ba65c3b535dfa33f2586eb} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_LSPACT\_Msk@{FPU\_FPCCR\_LSPACT\_Msk}}
\index{FPU\_FPCCR\_LSPACT\_Msk@{FPU\_FPCCR\_LSPACT\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_LSPACT\_Msk}{FPU\_FPCCR\_LSPACT\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+LSPACT\+\_\+\+Msk~(1UL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga803bf3f6d15b04deaad0801bee5b35ed}{FPU\+\_\+\+FPCCR\+\_\+\+LSPACT\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

FPCCR\+: Lazy state preservation active bit Mask 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01341}{1341}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga86e7c2fa52ba65c3b535dfa33f2586eb}\label{group__CMSIS__CORE_ga86e7c2fa52ba65c3b535dfa33f2586eb} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_LSPACT\_Msk@{FPU\_FPCCR\_LSPACT\_Msk}}
\index{FPU\_FPCCR\_LSPACT\_Msk@{FPU\_FPCCR\_LSPACT\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_LSPACT\_Msk}{FPU\_FPCCR\_LSPACT\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+LSPACT\+\_\+\+Msk~(1UL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga803bf3f6d15b04deaad0801bee5b35ed}{FPU\+\_\+\+FPCCR\+\_\+\+LSPACT\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

FPCCR\+: Lazy state preservation active bit Mask 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01564}{1564}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga803bf3f6d15b04deaad0801bee5b35ed}\label{group__CMSIS__CORE_ga803bf3f6d15b04deaad0801bee5b35ed} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_LSPACT\_Pos@{FPU\_FPCCR\_LSPACT\_Pos}}
\index{FPU\_FPCCR\_LSPACT\_Pos@{FPU\_FPCCR\_LSPACT\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_LSPACT\_Pos}{FPU\_FPCCR\_LSPACT\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+LSPACT\+\_\+\+Pos~0U}

FPCCR\+: Lazy state preservation active bit Position 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01805}{1805}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga803bf3f6d15b04deaad0801bee5b35ed}\label{group__CMSIS__CORE_ga803bf3f6d15b04deaad0801bee5b35ed} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_LSPACT\_Pos@{FPU\_FPCCR\_LSPACT\_Pos}}
\index{FPU\_FPCCR\_LSPACT\_Pos@{FPU\_FPCCR\_LSPACT\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_LSPACT\_Pos}{FPU\_FPCCR\_LSPACT\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+LSPACT\+\_\+\+Pos~0U}

FPCCR\+: Lazy state preservation active bit Position 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01649}{1649}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga803bf3f6d15b04deaad0801bee5b35ed}\label{group__CMSIS__CORE_ga803bf3f6d15b04deaad0801bee5b35ed} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_LSPACT\_Pos@{FPU\_FPCCR\_LSPACT\_Pos}}
\index{FPU\_FPCCR\_LSPACT\_Pos@{FPU\_FPCCR\_LSPACT\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_LSPACT\_Pos}{FPU\_FPCCR\_LSPACT\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+LSPACT\+\_\+\+Pos~0U}

FPCCR\+: Lazy state preservation active bit Position 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01724}{1724}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga803bf3f6d15b04deaad0801bee5b35ed}\label{group__CMSIS__CORE_ga803bf3f6d15b04deaad0801bee5b35ed} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_LSPACT\_Pos@{FPU\_FPCCR\_LSPACT\_Pos}}
\index{FPU\_FPCCR\_LSPACT\_Pos@{FPU\_FPCCR\_LSPACT\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_LSPACT\_Pos}{FPU\_FPCCR\_LSPACT\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+LSPACT\+\_\+\+Pos~0U}

FPCCR\+: Lazy state preservation active bit Position 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01724}{1724}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga803bf3f6d15b04deaad0801bee5b35ed}\label{group__CMSIS__CORE_ga803bf3f6d15b04deaad0801bee5b35ed} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_LSPACT\_Pos@{FPU\_FPCCR\_LSPACT\_Pos}}
\index{FPU\_FPCCR\_LSPACT\_Pos@{FPU\_FPCCR\_LSPACT\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_LSPACT\_Pos}{FPU\_FPCCR\_LSPACT\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+LSPACT\+\_\+\+Pos~0U}

FPCCR\+: Lazy state preservation active bit Position 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01340}{1340}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga803bf3f6d15b04deaad0801bee5b35ed}\label{group__CMSIS__CORE_ga803bf3f6d15b04deaad0801bee5b35ed} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_LSPACT\_Pos@{FPU\_FPCCR\_LSPACT\_Pos}}
\index{FPU\_FPCCR\_LSPACT\_Pos@{FPU\_FPCCR\_LSPACT\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_LSPACT\_Pos}{FPU\_FPCCR\_LSPACT\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+LSPACT\+\_\+\+Pos~0U}

FPCCR\+: Lazy state preservation active bit Position 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01563}{1563}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaf4ab19de45df6522dd882bc116f938e9}\label{group__CMSIS__CORE_gaf4ab19de45df6522dd882bc116f938e9} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_LSPEN\_Msk@{FPU\_FPCCR\_LSPEN\_Msk}}
\index{FPU\_FPCCR\_LSPEN\_Msk@{FPU\_FPCCR\_LSPEN\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_LSPEN\_Msk}{FPU\_FPCCR\_LSPEN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+LSPEN\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gac7d70e051fe759ad8fed83bf5b5aebc1}{FPU\+\_\+\+FPCCR\+\_\+\+LSPEN\+\_\+\+Pos}})}

FPCCR\+: LSPEN bit Mask 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01761}{1761}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaf4ab19de45df6522dd882bc116f938e9}\label{group__CMSIS__CORE_gaf4ab19de45df6522dd882bc116f938e9} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_LSPEN\_Msk@{FPU\_FPCCR\_LSPEN\_Msk}}
\index{FPU\_FPCCR\_LSPEN\_Msk@{FPU\_FPCCR\_LSPEN\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_LSPEN\_Msk}{FPU\_FPCCR\_LSPEN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+LSPEN\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gac7d70e051fe759ad8fed83bf5b5aebc1}{FPU\+\_\+\+FPCCR\+\_\+\+LSPEN\+\_\+\+Pos}})}

FPCCR\+: LSPEN bit Mask 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01605}{1605}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaf4ab19de45df6522dd882bc116f938e9}\label{group__CMSIS__CORE_gaf4ab19de45df6522dd882bc116f938e9} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_LSPEN\_Msk@{FPU\_FPCCR\_LSPEN\_Msk}}
\index{FPU\_FPCCR\_LSPEN\_Msk@{FPU\_FPCCR\_LSPEN\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_LSPEN\_Msk}{FPU\_FPCCR\_LSPEN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+LSPEN\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gac7d70e051fe759ad8fed83bf5b5aebc1}{FPU\+\_\+\+FPCCR\+\_\+\+LSPEN\+\_\+\+Pos}})}

FPCCR\+: LSPEN bit Mask 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01680}{1680}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaf4ab19de45df6522dd882bc116f938e9}\label{group__CMSIS__CORE_gaf4ab19de45df6522dd882bc116f938e9} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_LSPEN\_Msk@{FPU\_FPCCR\_LSPEN\_Msk}}
\index{FPU\_FPCCR\_LSPEN\_Msk@{FPU\_FPCCR\_LSPEN\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_LSPEN\_Msk}{FPU\_FPCCR\_LSPEN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+LSPEN\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gac7d70e051fe759ad8fed83bf5b5aebc1}{FPU\+\_\+\+FPCCR\+\_\+\+LSPEN\+\_\+\+Pos}})}

FPCCR\+: LSPEN bit Mask 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01680}{1680}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaf4ab19de45df6522dd882bc116f938e9}\label{group__CMSIS__CORE_gaf4ab19de45df6522dd882bc116f938e9} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_LSPEN\_Msk@{FPU\_FPCCR\_LSPEN\_Msk}}
\index{FPU\_FPCCR\_LSPEN\_Msk@{FPU\_FPCCR\_LSPEN\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_LSPEN\_Msk}{FPU\_FPCCR\_LSPEN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+LSPEN\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gac7d70e051fe759ad8fed83bf5b5aebc1}{FPU\+\_\+\+FPCCR\+\_\+\+LSPEN\+\_\+\+Pos}})}

FPCCR\+: LSPEN bit Mask 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01320}{1320}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaf4ab19de45df6522dd882bc116f938e9}\label{group__CMSIS__CORE_gaf4ab19de45df6522dd882bc116f938e9} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_LSPEN\_Msk@{FPU\_FPCCR\_LSPEN\_Msk}}
\index{FPU\_FPCCR\_LSPEN\_Msk@{FPU\_FPCCR\_LSPEN\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_LSPEN\_Msk}{FPU\_FPCCR\_LSPEN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+LSPEN\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gac7d70e051fe759ad8fed83bf5b5aebc1}{FPU\+\_\+\+FPCCR\+\_\+\+LSPEN\+\_\+\+Pos}})}

FPCCR\+: LSPEN bit Mask 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01543}{1543}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_gac7d70e051fe759ad8fed83bf5b5aebc1}\label{group__CMSIS__CORE_gac7d70e051fe759ad8fed83bf5b5aebc1} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_LSPEN\_Pos@{FPU\_FPCCR\_LSPEN\_Pos}}
\index{FPU\_FPCCR\_LSPEN\_Pos@{FPU\_FPCCR\_LSPEN\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_LSPEN\_Pos}{FPU\_FPCCR\_LSPEN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+LSPEN\+\_\+\+Pos~30U}

FPCCR\+: LSPEN Position 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01760}{1760}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gac7d70e051fe759ad8fed83bf5b5aebc1}\label{group__CMSIS__CORE_gac7d70e051fe759ad8fed83bf5b5aebc1} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_LSPEN\_Pos@{FPU\_FPCCR\_LSPEN\_Pos}}
\index{FPU\_FPCCR\_LSPEN\_Pos@{FPU\_FPCCR\_LSPEN\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_LSPEN\_Pos}{FPU\_FPCCR\_LSPEN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+LSPEN\+\_\+\+Pos~30U}

FPCCR\+: LSPEN Position 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01604}{1604}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gac7d70e051fe759ad8fed83bf5b5aebc1}\label{group__CMSIS__CORE_gac7d70e051fe759ad8fed83bf5b5aebc1} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_LSPEN\_Pos@{FPU\_FPCCR\_LSPEN\_Pos}}
\index{FPU\_FPCCR\_LSPEN\_Pos@{FPU\_FPCCR\_LSPEN\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_LSPEN\_Pos}{FPU\_FPCCR\_LSPEN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+LSPEN\+\_\+\+Pos~30U}

FPCCR\+: LSPEN Position 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01679}{1679}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_gac7d70e051fe759ad8fed83bf5b5aebc1}\label{group__CMSIS__CORE_gac7d70e051fe759ad8fed83bf5b5aebc1} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_LSPEN\_Pos@{FPU\_FPCCR\_LSPEN\_Pos}}
\index{FPU\_FPCCR\_LSPEN\_Pos@{FPU\_FPCCR\_LSPEN\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_LSPEN\_Pos}{FPU\_FPCCR\_LSPEN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+LSPEN\+\_\+\+Pos~30U}

FPCCR\+: LSPEN Position 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01679}{1679}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_gac7d70e051fe759ad8fed83bf5b5aebc1}\label{group__CMSIS__CORE_gac7d70e051fe759ad8fed83bf5b5aebc1} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_LSPEN\_Pos@{FPU\_FPCCR\_LSPEN\_Pos}}
\index{FPU\_FPCCR\_LSPEN\_Pos@{FPU\_FPCCR\_LSPEN\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_LSPEN\_Pos}{FPU\_FPCCR\_LSPEN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+LSPEN\+\_\+\+Pos~30U}

FPCCR\+: LSPEN Position 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01319}{1319}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_gac7d70e051fe759ad8fed83bf5b5aebc1}\label{group__CMSIS__CORE_gac7d70e051fe759ad8fed83bf5b5aebc1} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_LSPEN\_Pos@{FPU\_FPCCR\_LSPEN\_Pos}}
\index{FPU\_FPCCR\_LSPEN\_Pos@{FPU\_FPCCR\_LSPEN\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_LSPEN\_Pos}{FPU\_FPCCR\_LSPEN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+LSPEN\+\_\+\+Pos~30U}

FPCCR\+: LSPEN Position 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01542}{1542}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga73afcf0fe09c69e9625e11035cabb1c0}\label{group__CMSIS__CORE_ga73afcf0fe09c69e9625e11035cabb1c0} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_LSPENS\_Msk@{FPU\_FPCCR\_LSPENS\_Msk}}
\index{FPU\_FPCCR\_LSPENS\_Msk@{FPU\_FPCCR\_LSPENS\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_LSPENS\_Msk}{FPU\_FPCCR\_LSPENS\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+LSPENS\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga705368bf3c52b5bb4edfbcb3e2631e1c}{FPU\+\_\+\+FPCCR\+\_\+\+LSPENS\+\_\+\+Pos}})}

FPCCR\+: LSPENS bit Mask 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01764}{1764}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga73afcf0fe09c69e9625e11035cabb1c0}\label{group__CMSIS__CORE_ga73afcf0fe09c69e9625e11035cabb1c0} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_LSPENS\_Msk@{FPU\_FPCCR\_LSPENS\_Msk}}
\index{FPU\_FPCCR\_LSPENS\_Msk@{FPU\_FPCCR\_LSPENS\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_LSPENS\_Msk}{FPU\_FPCCR\_LSPENS\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+LSPENS\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga705368bf3c52b5bb4edfbcb3e2631e1c}{FPU\+\_\+\+FPCCR\+\_\+\+LSPENS\+\_\+\+Pos}})}

FPCCR\+: LSPENS bit Mask 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01608}{1608}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga73afcf0fe09c69e9625e11035cabb1c0}\label{group__CMSIS__CORE_ga73afcf0fe09c69e9625e11035cabb1c0} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_LSPENS\_Msk@{FPU\_FPCCR\_LSPENS\_Msk}}
\index{FPU\_FPCCR\_LSPENS\_Msk@{FPU\_FPCCR\_LSPENS\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_LSPENS\_Msk}{FPU\_FPCCR\_LSPENS\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+LSPENS\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga705368bf3c52b5bb4edfbcb3e2631e1c}{FPU\+\_\+\+FPCCR\+\_\+\+LSPENS\+\_\+\+Pos}})}

FPCCR\+: LSPENS bit Mask 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01683}{1683}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga73afcf0fe09c69e9625e11035cabb1c0}\label{group__CMSIS__CORE_ga73afcf0fe09c69e9625e11035cabb1c0} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_LSPENS\_Msk@{FPU\_FPCCR\_LSPENS\_Msk}}
\index{FPU\_FPCCR\_LSPENS\_Msk@{FPU\_FPCCR\_LSPENS\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_LSPENS\_Msk}{FPU\_FPCCR\_LSPENS\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+LSPENS\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga705368bf3c52b5bb4edfbcb3e2631e1c}{FPU\+\_\+\+FPCCR\+\_\+\+LSPENS\+\_\+\+Pos}})}

FPCCR\+: LSPENS bit Mask 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01683}{1683}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga705368bf3c52b5bb4edfbcb3e2631e1c}\label{group__CMSIS__CORE_ga705368bf3c52b5bb4edfbcb3e2631e1c} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_LSPENS\_Pos@{FPU\_FPCCR\_LSPENS\_Pos}}
\index{FPU\_FPCCR\_LSPENS\_Pos@{FPU\_FPCCR\_LSPENS\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_LSPENS\_Pos}{FPU\_FPCCR\_LSPENS\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+LSPENS\+\_\+\+Pos~29U}

FPCCR\+: LSPENS Position 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01763}{1763}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga705368bf3c52b5bb4edfbcb3e2631e1c}\label{group__CMSIS__CORE_ga705368bf3c52b5bb4edfbcb3e2631e1c} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_LSPENS\_Pos@{FPU\_FPCCR\_LSPENS\_Pos}}
\index{FPU\_FPCCR\_LSPENS\_Pos@{FPU\_FPCCR\_LSPENS\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_LSPENS\_Pos}{FPU\_FPCCR\_LSPENS\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+LSPENS\+\_\+\+Pos~29U}

FPCCR\+: LSPENS Position 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01607}{1607}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga705368bf3c52b5bb4edfbcb3e2631e1c}\label{group__CMSIS__CORE_ga705368bf3c52b5bb4edfbcb3e2631e1c} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_LSPENS\_Pos@{FPU\_FPCCR\_LSPENS\_Pos}}
\index{FPU\_FPCCR\_LSPENS\_Pos@{FPU\_FPCCR\_LSPENS\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_LSPENS\_Pos}{FPU\_FPCCR\_LSPENS\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+LSPENS\+\_\+\+Pos~29U}

FPCCR\+: LSPENS Position 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01682}{1682}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga705368bf3c52b5bb4edfbcb3e2631e1c}\label{group__CMSIS__CORE_ga705368bf3c52b5bb4edfbcb3e2631e1c} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_LSPENS\_Pos@{FPU\_FPCCR\_LSPENS\_Pos}}
\index{FPU\_FPCCR\_LSPENS\_Pos@{FPU\_FPCCR\_LSPENS\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_LSPENS\_Pos}{FPU\_FPCCR\_LSPENS\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+LSPENS\+\_\+\+Pos~29U}

FPCCR\+: LSPENS Position 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01682}{1682}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_gadedfaec9fdd07261573e823a4dcfb5c4}\label{group__CMSIS__CORE_gadedfaec9fdd07261573e823a4dcfb5c4} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_MMRDY\_Msk@{FPU\_FPCCR\_MMRDY\_Msk}}
\index{FPU\_FPCCR\_MMRDY\_Msk@{FPU\_FPCCR\_MMRDY\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_MMRDY\_Msk}{FPU\_FPCCR\_MMRDY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+MMRDY\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaccdb481211629f9440431439231187f1}{FPU\+\_\+\+FPCCR\+\_\+\+MMRDY\+\_\+\+Pos}})}

FPCCR\+: MMRDY bit Mask 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01791}{1791}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gadedfaec9fdd07261573e823a4dcfb5c4}\label{group__CMSIS__CORE_gadedfaec9fdd07261573e823a4dcfb5c4} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_MMRDY\_Msk@{FPU\_FPCCR\_MMRDY\_Msk}}
\index{FPU\_FPCCR\_MMRDY\_Msk@{FPU\_FPCCR\_MMRDY\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_MMRDY\_Msk}{FPU\_FPCCR\_MMRDY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+MMRDY\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaccdb481211629f9440431439231187f1}{FPU\+\_\+\+FPCCR\+\_\+\+MMRDY\+\_\+\+Pos}})}

FPCCR\+: MMRDY bit Mask 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01635}{1635}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gadedfaec9fdd07261573e823a4dcfb5c4}\label{group__CMSIS__CORE_gadedfaec9fdd07261573e823a4dcfb5c4} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_MMRDY\_Msk@{FPU\_FPCCR\_MMRDY\_Msk}}
\index{FPU\_FPCCR\_MMRDY\_Msk@{FPU\_FPCCR\_MMRDY\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_MMRDY\_Msk}{FPU\_FPCCR\_MMRDY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+MMRDY\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaccdb481211629f9440431439231187f1}{FPU\+\_\+\+FPCCR\+\_\+\+MMRDY\+\_\+\+Pos}})}

FPCCR\+: MMRDY bit Mask 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01710}{1710}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_gadedfaec9fdd07261573e823a4dcfb5c4}\label{group__CMSIS__CORE_gadedfaec9fdd07261573e823a4dcfb5c4} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_MMRDY\_Msk@{FPU\_FPCCR\_MMRDY\_Msk}}
\index{FPU\_FPCCR\_MMRDY\_Msk@{FPU\_FPCCR\_MMRDY\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_MMRDY\_Msk}{FPU\_FPCCR\_MMRDY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+MMRDY\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaccdb481211629f9440431439231187f1}{FPU\+\_\+\+FPCCR\+\_\+\+MMRDY\+\_\+\+Pos}})}

FPCCR\+: MMRDY bit Mask 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01710}{1710}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_gadedfaec9fdd07261573e823a4dcfb5c4}\label{group__CMSIS__CORE_gadedfaec9fdd07261573e823a4dcfb5c4} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_MMRDY\_Msk@{FPU\_FPCCR\_MMRDY\_Msk}}
\index{FPU\_FPCCR\_MMRDY\_Msk@{FPU\_FPCCR\_MMRDY\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_MMRDY\_Msk}{FPU\_FPCCR\_MMRDY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+MMRDY\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaccdb481211629f9440431439231187f1}{FPU\+\_\+\+FPCCR\+\_\+\+MMRDY\+\_\+\+Pos}})}

FPCCR\+: MMRDY bit Mask 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01329}{1329}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_gadedfaec9fdd07261573e823a4dcfb5c4}\label{group__CMSIS__CORE_gadedfaec9fdd07261573e823a4dcfb5c4} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_MMRDY\_Msk@{FPU\_FPCCR\_MMRDY\_Msk}}
\index{FPU\_FPCCR\_MMRDY\_Msk@{FPU\_FPCCR\_MMRDY\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_MMRDY\_Msk}{FPU\_FPCCR\_MMRDY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+MMRDY\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaccdb481211629f9440431439231187f1}{FPU\+\_\+\+FPCCR\+\_\+\+MMRDY\+\_\+\+Pos}})}

FPCCR\+: MMRDY bit Mask 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01552}{1552}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaccdb481211629f9440431439231187f1}\label{group__CMSIS__CORE_gaccdb481211629f9440431439231187f1} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_MMRDY\_Pos@{FPU\_FPCCR\_MMRDY\_Pos}}
\index{FPU\_FPCCR\_MMRDY\_Pos@{FPU\_FPCCR\_MMRDY\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_MMRDY\_Pos}{FPU\_FPCCR\_MMRDY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+MMRDY\+\_\+\+Pos~5U}

FPCCR\+: MMRDY Position 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01790}{1790}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaccdb481211629f9440431439231187f1}\label{group__CMSIS__CORE_gaccdb481211629f9440431439231187f1} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_MMRDY\_Pos@{FPU\_FPCCR\_MMRDY\_Pos}}
\index{FPU\_FPCCR\_MMRDY\_Pos@{FPU\_FPCCR\_MMRDY\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_MMRDY\_Pos}{FPU\_FPCCR\_MMRDY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+MMRDY\+\_\+\+Pos~5U}

FPCCR\+: MMRDY Position 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01634}{1634}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaccdb481211629f9440431439231187f1}\label{group__CMSIS__CORE_gaccdb481211629f9440431439231187f1} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_MMRDY\_Pos@{FPU\_FPCCR\_MMRDY\_Pos}}
\index{FPU\_FPCCR\_MMRDY\_Pos@{FPU\_FPCCR\_MMRDY\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_MMRDY\_Pos}{FPU\_FPCCR\_MMRDY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+MMRDY\+\_\+\+Pos~5U}

FPCCR\+: MMRDY Position 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01709}{1709}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaccdb481211629f9440431439231187f1}\label{group__CMSIS__CORE_gaccdb481211629f9440431439231187f1} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_MMRDY\_Pos@{FPU\_FPCCR\_MMRDY\_Pos}}
\index{FPU\_FPCCR\_MMRDY\_Pos@{FPU\_FPCCR\_MMRDY\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_MMRDY\_Pos}{FPU\_FPCCR\_MMRDY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+MMRDY\+\_\+\+Pos~5U}

FPCCR\+: MMRDY Position 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01709}{1709}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaccdb481211629f9440431439231187f1}\label{group__CMSIS__CORE_gaccdb481211629f9440431439231187f1} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_MMRDY\_Pos@{FPU\_FPCCR\_MMRDY\_Pos}}
\index{FPU\_FPCCR\_MMRDY\_Pos@{FPU\_FPCCR\_MMRDY\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_MMRDY\_Pos}{FPU\_FPCCR\_MMRDY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+MMRDY\+\_\+\+Pos~5U}

FPCCR\+: MMRDY Position 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01328}{1328}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaccdb481211629f9440431439231187f1}\label{group__CMSIS__CORE_gaccdb481211629f9440431439231187f1} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_MMRDY\_Pos@{FPU\_FPCCR\_MMRDY\_Pos}}
\index{FPU\_FPCCR\_MMRDY\_Pos@{FPU\_FPCCR\_MMRDY\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_MMRDY\_Pos}{FPU\_FPCCR\_MMRDY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+MMRDY\+\_\+\+Pos~5U}

FPCCR\+: MMRDY Position 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01551}{1551}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga42067729a887081cf56b8fe1029be7a1}\label{group__CMSIS__CORE_ga42067729a887081cf56b8fe1029be7a1} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_MONRDY\_Msk@{FPU\_FPCCR\_MONRDY\_Msk}}
\index{FPU\_FPCCR\_MONRDY\_Msk@{FPU\_FPCCR\_MONRDY\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_MONRDY\_Msk}{FPU\_FPCCR\_MONRDY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+MONRDY\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gae0a4effc79209d821ded517c2be326ba}{FPU\+\_\+\+FPCCR\+\_\+\+MONRDY\+\_\+\+Pos}})}

FPCCR\+: MONRDY bit Mask 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01782}{1782}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga42067729a887081cf56b8fe1029be7a1}\label{group__CMSIS__CORE_ga42067729a887081cf56b8fe1029be7a1} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_MONRDY\_Msk@{FPU\_FPCCR\_MONRDY\_Msk}}
\index{FPU\_FPCCR\_MONRDY\_Msk@{FPU\_FPCCR\_MONRDY\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_MONRDY\_Msk}{FPU\_FPCCR\_MONRDY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+MONRDY\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gae0a4effc79209d821ded517c2be326ba}{FPU\+\_\+\+FPCCR\+\_\+\+MONRDY\+\_\+\+Pos}})}

FPCCR\+: MONRDY bit Mask 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01626}{1626}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga42067729a887081cf56b8fe1029be7a1}\label{group__CMSIS__CORE_ga42067729a887081cf56b8fe1029be7a1} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_MONRDY\_Msk@{FPU\_FPCCR\_MONRDY\_Msk}}
\index{FPU\_FPCCR\_MONRDY\_Msk@{FPU\_FPCCR\_MONRDY\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_MONRDY\_Msk}{FPU\_FPCCR\_MONRDY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+MONRDY\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gae0a4effc79209d821ded517c2be326ba}{FPU\+\_\+\+FPCCR\+\_\+\+MONRDY\+\_\+\+Pos}})}

FPCCR\+: MONRDY bit Mask 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01701}{1701}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga42067729a887081cf56b8fe1029be7a1}\label{group__CMSIS__CORE_ga42067729a887081cf56b8fe1029be7a1} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_MONRDY\_Msk@{FPU\_FPCCR\_MONRDY\_Msk}}
\index{FPU\_FPCCR\_MONRDY\_Msk@{FPU\_FPCCR\_MONRDY\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_MONRDY\_Msk}{FPU\_FPCCR\_MONRDY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+MONRDY\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gae0a4effc79209d821ded517c2be326ba}{FPU\+\_\+\+FPCCR\+\_\+\+MONRDY\+\_\+\+Pos}})}

FPCCR\+: MONRDY bit Mask 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01701}{1701}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga42067729a887081cf56b8fe1029be7a1}\label{group__CMSIS__CORE_ga42067729a887081cf56b8fe1029be7a1} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_MONRDY\_Msk@{FPU\_FPCCR\_MONRDY\_Msk}}
\index{FPU\_FPCCR\_MONRDY\_Msk@{FPU\_FPCCR\_MONRDY\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_MONRDY\_Msk}{FPU\_FPCCR\_MONRDY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+MONRDY\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gae0a4effc79209d821ded517c2be326ba}{FPU\+\_\+\+FPCCR\+\_\+\+MONRDY\+\_\+\+Pos}})}

FPCCR\+: MONRDY bit Mask 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01323}{1323}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga42067729a887081cf56b8fe1029be7a1}\label{group__CMSIS__CORE_ga42067729a887081cf56b8fe1029be7a1} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_MONRDY\_Msk@{FPU\_FPCCR\_MONRDY\_Msk}}
\index{FPU\_FPCCR\_MONRDY\_Msk@{FPU\_FPCCR\_MONRDY\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_MONRDY\_Msk}{FPU\_FPCCR\_MONRDY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+MONRDY\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gae0a4effc79209d821ded517c2be326ba}{FPU\+\_\+\+FPCCR\+\_\+\+MONRDY\+\_\+\+Pos}})}

FPCCR\+: MONRDY bit Mask 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01546}{1546}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_gae0a4effc79209d821ded517c2be326ba}\label{group__CMSIS__CORE_gae0a4effc79209d821ded517c2be326ba} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_MONRDY\_Pos@{FPU\_FPCCR\_MONRDY\_Pos}}
\index{FPU\_FPCCR\_MONRDY\_Pos@{FPU\_FPCCR\_MONRDY\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_MONRDY\_Pos}{FPU\_FPCCR\_MONRDY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+MONRDY\+\_\+\+Pos~8U}

FPCCR\+: MONRDY Position 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01781}{1781}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gae0a4effc79209d821ded517c2be326ba}\label{group__CMSIS__CORE_gae0a4effc79209d821ded517c2be326ba} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_MONRDY\_Pos@{FPU\_FPCCR\_MONRDY\_Pos}}
\index{FPU\_FPCCR\_MONRDY\_Pos@{FPU\_FPCCR\_MONRDY\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_MONRDY\_Pos}{FPU\_FPCCR\_MONRDY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+MONRDY\+\_\+\+Pos~8U}

FPCCR\+: MONRDY Position 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01625}{1625}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gae0a4effc79209d821ded517c2be326ba}\label{group__CMSIS__CORE_gae0a4effc79209d821ded517c2be326ba} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_MONRDY\_Pos@{FPU\_FPCCR\_MONRDY\_Pos}}
\index{FPU\_FPCCR\_MONRDY\_Pos@{FPU\_FPCCR\_MONRDY\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_MONRDY\_Pos}{FPU\_FPCCR\_MONRDY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+MONRDY\+\_\+\+Pos~8U}

FPCCR\+: MONRDY Position 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01700}{1700}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_gae0a4effc79209d821ded517c2be326ba}\label{group__CMSIS__CORE_gae0a4effc79209d821ded517c2be326ba} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_MONRDY\_Pos@{FPU\_FPCCR\_MONRDY\_Pos}}
\index{FPU\_FPCCR\_MONRDY\_Pos@{FPU\_FPCCR\_MONRDY\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_MONRDY\_Pos}{FPU\_FPCCR\_MONRDY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+MONRDY\+\_\+\+Pos~8U}

FPCCR\+: MONRDY Position 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01700}{1700}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_gae0a4effc79209d821ded517c2be326ba}\label{group__CMSIS__CORE_gae0a4effc79209d821ded517c2be326ba} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_MONRDY\_Pos@{FPU\_FPCCR\_MONRDY\_Pos}}
\index{FPU\_FPCCR\_MONRDY\_Pos@{FPU\_FPCCR\_MONRDY\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_MONRDY\_Pos}{FPU\_FPCCR\_MONRDY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+MONRDY\+\_\+\+Pos~8U}

FPCCR\+: MONRDY Position 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01322}{1322}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_gae0a4effc79209d821ded517c2be326ba}\label{group__CMSIS__CORE_gae0a4effc79209d821ded517c2be326ba} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_MONRDY\_Pos@{FPU\_FPCCR\_MONRDY\_Pos}}
\index{FPU\_FPCCR\_MONRDY\_Pos@{FPU\_FPCCR\_MONRDY\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_MONRDY\_Pos}{FPU\_FPCCR\_MONRDY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+MONRDY\+\_\+\+Pos~8U}

FPCCR\+: MONRDY Position 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01545}{1545}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga47d3d3b29514c7d7581cfcc304368cea}\label{group__CMSIS__CORE_ga47d3d3b29514c7d7581cfcc304368cea} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_S\_Msk@{FPU\_FPCCR\_S\_Msk}}
\index{FPU\_FPCCR\_S\_Msk@{FPU\_FPCCR\_S\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_S\_Msk}{FPU\_FPCCR\_S\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+S\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga4123d3881e5342251f559cec19e23b4e}{FPU\+\_\+\+FPCCR\+\_\+\+S\+\_\+\+Pos}})}

FPCCR\+: Security status of the FP context bit Mask 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01800}{1800}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga47d3d3b29514c7d7581cfcc304368cea}\label{group__CMSIS__CORE_ga47d3d3b29514c7d7581cfcc304368cea} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_S\_Msk@{FPU\_FPCCR\_S\_Msk}}
\index{FPU\_FPCCR\_S\_Msk@{FPU\_FPCCR\_S\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_S\_Msk}{FPU\_FPCCR\_S\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+S\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga4123d3881e5342251f559cec19e23b4e}{FPU\+\_\+\+FPCCR\+\_\+\+S\+\_\+\+Pos}})}

FPCCR\+: Security status of the FP context bit Mask 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01644}{1644}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga47d3d3b29514c7d7581cfcc304368cea}\label{group__CMSIS__CORE_ga47d3d3b29514c7d7581cfcc304368cea} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_S\_Msk@{FPU\_FPCCR\_S\_Msk}}
\index{FPU\_FPCCR\_S\_Msk@{FPU\_FPCCR\_S\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_S\_Msk}{FPU\_FPCCR\_S\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+S\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga4123d3881e5342251f559cec19e23b4e}{FPU\+\_\+\+FPCCR\+\_\+\+S\+\_\+\+Pos}})}

FPCCR\+: Security status of the FP context bit Mask 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01719}{1719}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga47d3d3b29514c7d7581cfcc304368cea}\label{group__CMSIS__CORE_ga47d3d3b29514c7d7581cfcc304368cea} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_S\_Msk@{FPU\_FPCCR\_S\_Msk}}
\index{FPU\_FPCCR\_S\_Msk@{FPU\_FPCCR\_S\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_S\_Msk}{FPU\_FPCCR\_S\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+S\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga4123d3881e5342251f559cec19e23b4e}{FPU\+\_\+\+FPCCR\+\_\+\+S\+\_\+\+Pos}})}

FPCCR\+: Security status of the FP context bit Mask 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01719}{1719}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga4123d3881e5342251f559cec19e23b4e}\label{group__CMSIS__CORE_ga4123d3881e5342251f559cec19e23b4e} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_S\_Pos@{FPU\_FPCCR\_S\_Pos}}
\index{FPU\_FPCCR\_S\_Pos@{FPU\_FPCCR\_S\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_S\_Pos}{FPU\_FPCCR\_S\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+S\+\_\+\+Pos~2U}

FPCCR\+: Security status of the FP context bit Position 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01799}{1799}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga4123d3881e5342251f559cec19e23b4e}\label{group__CMSIS__CORE_ga4123d3881e5342251f559cec19e23b4e} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_S\_Pos@{FPU\_FPCCR\_S\_Pos}}
\index{FPU\_FPCCR\_S\_Pos@{FPU\_FPCCR\_S\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_S\_Pos}{FPU\_FPCCR\_S\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+S\+\_\+\+Pos~2U}

FPCCR\+: Security status of the FP context bit Position 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01643}{1643}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga4123d3881e5342251f559cec19e23b4e}\label{group__CMSIS__CORE_ga4123d3881e5342251f559cec19e23b4e} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_S\_Pos@{FPU\_FPCCR\_S\_Pos}}
\index{FPU\_FPCCR\_S\_Pos@{FPU\_FPCCR\_S\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_S\_Pos}{FPU\_FPCCR\_S\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+S\+\_\+\+Pos~2U}

FPCCR\+: Security status of the FP context bit Position 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01718}{1718}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga4123d3881e5342251f559cec19e23b4e}\label{group__CMSIS__CORE_ga4123d3881e5342251f559cec19e23b4e} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_S\_Pos@{FPU\_FPCCR\_S\_Pos}}
\index{FPU\_FPCCR\_S\_Pos@{FPU\_FPCCR\_S\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_S\_Pos}{FPU\_FPCCR\_S\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+S\+\_\+\+Pos~2U}

FPCCR\+: Security status of the FP context bit Position 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01718}{1718}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga419a1e5609bbedf94f518c72214bddbc}\label{group__CMSIS__CORE_ga419a1e5609bbedf94f518c72214bddbc} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_SFRDY\_Msk@{FPU\_FPCCR\_SFRDY\_Msk}}
\index{FPU\_FPCCR\_SFRDY\_Msk@{FPU\_FPCCR\_SFRDY\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_SFRDY\_Msk}{FPU\_FPCCR\_SFRDY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+SFRDY\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga571354f040a9372c0ad0cb87e296ea7d}{FPU\+\_\+\+FPCCR\+\_\+\+SFRDY\+\_\+\+Pos}})}

FPCCR\+: SFRDY bit Mask 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01785}{1785}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga419a1e5609bbedf94f518c72214bddbc}\label{group__CMSIS__CORE_ga419a1e5609bbedf94f518c72214bddbc} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_SFRDY\_Msk@{FPU\_FPCCR\_SFRDY\_Msk}}
\index{FPU\_FPCCR\_SFRDY\_Msk@{FPU\_FPCCR\_SFRDY\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_SFRDY\_Msk}{FPU\_FPCCR\_SFRDY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+SFRDY\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga571354f040a9372c0ad0cb87e296ea7d}{FPU\+\_\+\+FPCCR\+\_\+\+SFRDY\+\_\+\+Pos}})}

FPCCR\+: SFRDY bit Mask 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01629}{1629}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga419a1e5609bbedf94f518c72214bddbc}\label{group__CMSIS__CORE_ga419a1e5609bbedf94f518c72214bddbc} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_SFRDY\_Msk@{FPU\_FPCCR\_SFRDY\_Msk}}
\index{FPU\_FPCCR\_SFRDY\_Msk@{FPU\_FPCCR\_SFRDY\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_SFRDY\_Msk}{FPU\_FPCCR\_SFRDY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+SFRDY\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga571354f040a9372c0ad0cb87e296ea7d}{FPU\+\_\+\+FPCCR\+\_\+\+SFRDY\+\_\+\+Pos}})}

FPCCR\+: SFRDY bit Mask 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01704}{1704}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga419a1e5609bbedf94f518c72214bddbc}\label{group__CMSIS__CORE_ga419a1e5609bbedf94f518c72214bddbc} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_SFRDY\_Msk@{FPU\_FPCCR\_SFRDY\_Msk}}
\index{FPU\_FPCCR\_SFRDY\_Msk@{FPU\_FPCCR\_SFRDY\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_SFRDY\_Msk}{FPU\_FPCCR\_SFRDY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+SFRDY\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga571354f040a9372c0ad0cb87e296ea7d}{FPU\+\_\+\+FPCCR\+\_\+\+SFRDY\+\_\+\+Pos}})}

FPCCR\+: SFRDY bit Mask 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01704}{1704}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga571354f040a9372c0ad0cb87e296ea7d}\label{group__CMSIS__CORE_ga571354f040a9372c0ad0cb87e296ea7d} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_SFRDY\_Pos@{FPU\_FPCCR\_SFRDY\_Pos}}
\index{FPU\_FPCCR\_SFRDY\_Pos@{FPU\_FPCCR\_SFRDY\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_SFRDY\_Pos}{FPU\_FPCCR\_SFRDY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+SFRDY\+\_\+\+Pos~7U}

FPCCR\+: SFRDY Position 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01784}{1784}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga571354f040a9372c0ad0cb87e296ea7d}\label{group__CMSIS__CORE_ga571354f040a9372c0ad0cb87e296ea7d} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_SFRDY\_Pos@{FPU\_FPCCR\_SFRDY\_Pos}}
\index{FPU\_FPCCR\_SFRDY\_Pos@{FPU\_FPCCR\_SFRDY\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_SFRDY\_Pos}{FPU\_FPCCR\_SFRDY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+SFRDY\+\_\+\+Pos~7U}

FPCCR\+: SFRDY Position 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01628}{1628}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga571354f040a9372c0ad0cb87e296ea7d}\label{group__CMSIS__CORE_ga571354f040a9372c0ad0cb87e296ea7d} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_SFRDY\_Pos@{FPU\_FPCCR\_SFRDY\_Pos}}
\index{FPU\_FPCCR\_SFRDY\_Pos@{FPU\_FPCCR\_SFRDY\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_SFRDY\_Pos}{FPU\_FPCCR\_SFRDY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+SFRDY\+\_\+\+Pos~7U}

FPCCR\+: SFRDY Position 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01703}{1703}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga571354f040a9372c0ad0cb87e296ea7d}\label{group__CMSIS__CORE_ga571354f040a9372c0ad0cb87e296ea7d} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_SFRDY\_Pos@{FPU\_FPCCR\_SFRDY\_Pos}}
\index{FPU\_FPCCR\_SFRDY\_Pos@{FPU\_FPCCR\_SFRDY\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_SFRDY\_Pos}{FPU\_FPCCR\_SFRDY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+SFRDY\+\_\+\+Pos~7U}

FPCCR\+: SFRDY Position 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01703}{1703}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaa5e511cae62f922a9a91af0972f7a5e6}\label{group__CMSIS__CORE_gaa5e511cae62f922a9a91af0972f7a5e6} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_SPLIMVIOL\_Msk@{FPU\_FPCCR\_SPLIMVIOL\_Msk}}
\index{FPU\_FPCCR\_SPLIMVIOL\_Msk@{FPU\_FPCCR\_SPLIMVIOL\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_SPLIMVIOL\_Msk}{FPU\_FPCCR\_SPLIMVIOL\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+SPLIMVIOL\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gac90e551e3cfda27c089bf381acba5aa0}{FPU\+\_\+\+FPCCR\+\_\+\+SPLIMVIOL\+\_\+\+Pos}})}

FPCCR\+: SPLIMVIOL bit Mask 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01779}{1779}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaa5e511cae62f922a9a91af0972f7a5e6}\label{group__CMSIS__CORE_gaa5e511cae62f922a9a91af0972f7a5e6} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_SPLIMVIOL\_Msk@{FPU\_FPCCR\_SPLIMVIOL\_Msk}}
\index{FPU\_FPCCR\_SPLIMVIOL\_Msk@{FPU\_FPCCR\_SPLIMVIOL\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_SPLIMVIOL\_Msk}{FPU\_FPCCR\_SPLIMVIOL\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+SPLIMVIOL\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gac90e551e3cfda27c089bf381acba5aa0}{FPU\+\_\+\+FPCCR\+\_\+\+SPLIMVIOL\+\_\+\+Pos}})}

FPCCR\+: SPLIMVIOL bit Mask 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01623}{1623}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaa5e511cae62f922a9a91af0972f7a5e6}\label{group__CMSIS__CORE_gaa5e511cae62f922a9a91af0972f7a5e6} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_SPLIMVIOL\_Msk@{FPU\_FPCCR\_SPLIMVIOL\_Msk}}
\index{FPU\_FPCCR\_SPLIMVIOL\_Msk@{FPU\_FPCCR\_SPLIMVIOL\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_SPLIMVIOL\_Msk}{FPU\_FPCCR\_SPLIMVIOL\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+SPLIMVIOL\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gac90e551e3cfda27c089bf381acba5aa0}{FPU\+\_\+\+FPCCR\+\_\+\+SPLIMVIOL\+\_\+\+Pos}})}

FPCCR\+: SPLIMVIOL bit Mask 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01698}{1698}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaa5e511cae62f922a9a91af0972f7a5e6}\label{group__CMSIS__CORE_gaa5e511cae62f922a9a91af0972f7a5e6} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_SPLIMVIOL\_Msk@{FPU\_FPCCR\_SPLIMVIOL\_Msk}}
\index{FPU\_FPCCR\_SPLIMVIOL\_Msk@{FPU\_FPCCR\_SPLIMVIOL\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_SPLIMVIOL\_Msk}{FPU\_FPCCR\_SPLIMVIOL\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+SPLIMVIOL\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gac90e551e3cfda27c089bf381acba5aa0}{FPU\+\_\+\+FPCCR\+\_\+\+SPLIMVIOL\+\_\+\+Pos}})}

FPCCR\+: SPLIMVIOL bit Mask 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01698}{1698}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_gac90e551e3cfda27c089bf381acba5aa0}\label{group__CMSIS__CORE_gac90e551e3cfda27c089bf381acba5aa0} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_SPLIMVIOL\_Pos@{FPU\_FPCCR\_SPLIMVIOL\_Pos}}
\index{FPU\_FPCCR\_SPLIMVIOL\_Pos@{FPU\_FPCCR\_SPLIMVIOL\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_SPLIMVIOL\_Pos}{FPU\_FPCCR\_SPLIMVIOL\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+SPLIMVIOL\+\_\+\+Pos~9U}

FPCCR\+: SPLIMVIOL Position 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01778}{1778}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gac90e551e3cfda27c089bf381acba5aa0}\label{group__CMSIS__CORE_gac90e551e3cfda27c089bf381acba5aa0} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_SPLIMVIOL\_Pos@{FPU\_FPCCR\_SPLIMVIOL\_Pos}}
\index{FPU\_FPCCR\_SPLIMVIOL\_Pos@{FPU\_FPCCR\_SPLIMVIOL\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_SPLIMVIOL\_Pos}{FPU\_FPCCR\_SPLIMVIOL\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+SPLIMVIOL\+\_\+\+Pos~9U}

FPCCR\+: SPLIMVIOL Position 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01622}{1622}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gac90e551e3cfda27c089bf381acba5aa0}\label{group__CMSIS__CORE_gac90e551e3cfda27c089bf381acba5aa0} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_SPLIMVIOL\_Pos@{FPU\_FPCCR\_SPLIMVIOL\_Pos}}
\index{FPU\_FPCCR\_SPLIMVIOL\_Pos@{FPU\_FPCCR\_SPLIMVIOL\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_SPLIMVIOL\_Pos}{FPU\_FPCCR\_SPLIMVIOL\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+SPLIMVIOL\+\_\+\+Pos~9U}

FPCCR\+: SPLIMVIOL Position 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01697}{1697}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_gac90e551e3cfda27c089bf381acba5aa0}\label{group__CMSIS__CORE_gac90e551e3cfda27c089bf381acba5aa0} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_SPLIMVIOL\_Pos@{FPU\_FPCCR\_SPLIMVIOL\_Pos}}
\index{FPU\_FPCCR\_SPLIMVIOL\_Pos@{FPU\_FPCCR\_SPLIMVIOL\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_SPLIMVIOL\_Pos}{FPU\_FPCCR\_SPLIMVIOL\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+SPLIMVIOL\+\_\+\+Pos~9U}

FPCCR\+: SPLIMVIOL Position 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01697}{1697}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga8d18cd88336d63d4b1810383aa8da700}\label{group__CMSIS__CORE_ga8d18cd88336d63d4b1810383aa8da700} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_THREAD\_Msk@{FPU\_FPCCR\_THREAD\_Msk}}
\index{FPU\_FPCCR\_THREAD\_Msk@{FPU\_FPCCR\_THREAD\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_THREAD\_Msk}{FPU\_FPCCR\_THREAD\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+THREAD\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga0937d64c42374200af44b22e5b49fd26}{FPU\+\_\+\+FPCCR\+\_\+\+THREAD\+\_\+\+Pos}})}

FPCCR\+: processor mode active bit Mask 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01797}{1797}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga8d18cd88336d63d4b1810383aa8da700}\label{group__CMSIS__CORE_ga8d18cd88336d63d4b1810383aa8da700} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_THREAD\_Msk@{FPU\_FPCCR\_THREAD\_Msk}}
\index{FPU\_FPCCR\_THREAD\_Msk@{FPU\_FPCCR\_THREAD\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_THREAD\_Msk}{FPU\_FPCCR\_THREAD\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+THREAD\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga0937d64c42374200af44b22e5b49fd26}{FPU\+\_\+\+FPCCR\+\_\+\+THREAD\+\_\+\+Pos}})}

FPCCR\+: processor mode active bit Mask 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01641}{1641}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga8d18cd88336d63d4b1810383aa8da700}\label{group__CMSIS__CORE_ga8d18cd88336d63d4b1810383aa8da700} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_THREAD\_Msk@{FPU\_FPCCR\_THREAD\_Msk}}
\index{FPU\_FPCCR\_THREAD\_Msk@{FPU\_FPCCR\_THREAD\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_THREAD\_Msk}{FPU\_FPCCR\_THREAD\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+THREAD\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga0937d64c42374200af44b22e5b49fd26}{FPU\+\_\+\+FPCCR\+\_\+\+THREAD\+\_\+\+Pos}})}

FPCCR\+: processor mode active bit Mask 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01716}{1716}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga8d18cd88336d63d4b1810383aa8da700}\label{group__CMSIS__CORE_ga8d18cd88336d63d4b1810383aa8da700} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_THREAD\_Msk@{FPU\_FPCCR\_THREAD\_Msk}}
\index{FPU\_FPCCR\_THREAD\_Msk@{FPU\_FPCCR\_THREAD\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_THREAD\_Msk}{FPU\_FPCCR\_THREAD\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+THREAD\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga0937d64c42374200af44b22e5b49fd26}{FPU\+\_\+\+FPCCR\+\_\+\+THREAD\+\_\+\+Pos}})}

FPCCR\+: processor mode active bit Mask 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01716}{1716}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga8d18cd88336d63d4b1810383aa8da700}\label{group__CMSIS__CORE_ga8d18cd88336d63d4b1810383aa8da700} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_THREAD\_Msk@{FPU\_FPCCR\_THREAD\_Msk}}
\index{FPU\_FPCCR\_THREAD\_Msk@{FPU\_FPCCR\_THREAD\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_THREAD\_Msk}{FPU\_FPCCR\_THREAD\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+THREAD\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga0937d64c42374200af44b22e5b49fd26}{FPU\+\_\+\+FPCCR\+\_\+\+THREAD\+\_\+\+Pos}})}

FPCCR\+: processor mode active bit Mask 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01335}{1335}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga8d18cd88336d63d4b1810383aa8da700}\label{group__CMSIS__CORE_ga8d18cd88336d63d4b1810383aa8da700} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_THREAD\_Msk@{FPU\_FPCCR\_THREAD\_Msk}}
\index{FPU\_FPCCR\_THREAD\_Msk@{FPU\_FPCCR\_THREAD\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_THREAD\_Msk}{FPU\_FPCCR\_THREAD\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+THREAD\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga0937d64c42374200af44b22e5b49fd26}{FPU\+\_\+\+FPCCR\+\_\+\+THREAD\+\_\+\+Pos}})}

FPCCR\+: processor mode active bit Mask 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01558}{1558}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga0937d64c42374200af44b22e5b49fd26}\label{group__CMSIS__CORE_ga0937d64c42374200af44b22e5b49fd26} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_THREAD\_Pos@{FPU\_FPCCR\_THREAD\_Pos}}
\index{FPU\_FPCCR\_THREAD\_Pos@{FPU\_FPCCR\_THREAD\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_THREAD\_Pos}{FPU\_FPCCR\_THREAD\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+THREAD\+\_\+\+Pos~3U}

FPCCR\+: processor mode bit Position 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01796}{1796}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga0937d64c42374200af44b22e5b49fd26}\label{group__CMSIS__CORE_ga0937d64c42374200af44b22e5b49fd26} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_THREAD\_Pos@{FPU\_FPCCR\_THREAD\_Pos}}
\index{FPU\_FPCCR\_THREAD\_Pos@{FPU\_FPCCR\_THREAD\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_THREAD\_Pos}{FPU\_FPCCR\_THREAD\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+THREAD\+\_\+\+Pos~3U}

FPCCR\+: processor mode bit Position 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01640}{1640}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga0937d64c42374200af44b22e5b49fd26}\label{group__CMSIS__CORE_ga0937d64c42374200af44b22e5b49fd26} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_THREAD\_Pos@{FPU\_FPCCR\_THREAD\_Pos}}
\index{FPU\_FPCCR\_THREAD\_Pos@{FPU\_FPCCR\_THREAD\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_THREAD\_Pos}{FPU\_FPCCR\_THREAD\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+THREAD\+\_\+\+Pos~3U}

FPCCR\+: processor mode bit Position 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01715}{1715}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga0937d64c42374200af44b22e5b49fd26}\label{group__CMSIS__CORE_ga0937d64c42374200af44b22e5b49fd26} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_THREAD\_Pos@{FPU\_FPCCR\_THREAD\_Pos}}
\index{FPU\_FPCCR\_THREAD\_Pos@{FPU\_FPCCR\_THREAD\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_THREAD\_Pos}{FPU\_FPCCR\_THREAD\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+THREAD\+\_\+\+Pos~3U}

FPCCR\+: processor mode bit Position 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01715}{1715}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga0937d64c42374200af44b22e5b49fd26}\label{group__CMSIS__CORE_ga0937d64c42374200af44b22e5b49fd26} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_THREAD\_Pos@{FPU\_FPCCR\_THREAD\_Pos}}
\index{FPU\_FPCCR\_THREAD\_Pos@{FPU\_FPCCR\_THREAD\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_THREAD\_Pos}{FPU\_FPCCR\_THREAD\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+THREAD\+\_\+\+Pos~3U}

FPCCR\+: processor mode bit Position 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01334}{1334}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga0937d64c42374200af44b22e5b49fd26}\label{group__CMSIS__CORE_ga0937d64c42374200af44b22e5b49fd26} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_THREAD\_Pos@{FPU\_FPCCR\_THREAD\_Pos}}
\index{FPU\_FPCCR\_THREAD\_Pos@{FPU\_FPCCR\_THREAD\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_THREAD\_Pos}{FPU\_FPCCR\_THREAD\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+THREAD\+\_\+\+Pos~3U}

FPCCR\+: processor mode bit Position 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01557}{1557}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga1377a5dfb4b9c6b18e379ac15e0dc23e}\label{group__CMSIS__CORE_ga1377a5dfb4b9c6b18e379ac15e0dc23e} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_TS\_Msk@{FPU\_FPCCR\_TS\_Msk}}
\index{FPU\_FPCCR\_TS\_Msk@{FPU\_FPCCR\_TS\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_TS\_Msk}{FPU\_FPCCR\_TS\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+TS\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga624474f408fde177df519460775a74a1}{FPU\+\_\+\+FPCCR\+\_\+\+TS\+\_\+\+Pos}})}

FPCCR\+: TS bit Mask 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01773}{1773}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga1377a5dfb4b9c6b18e379ac15e0dc23e}\label{group__CMSIS__CORE_ga1377a5dfb4b9c6b18e379ac15e0dc23e} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_TS\_Msk@{FPU\_FPCCR\_TS\_Msk}}
\index{FPU\_FPCCR\_TS\_Msk@{FPU\_FPCCR\_TS\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_TS\_Msk}{FPU\_FPCCR\_TS\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+TS\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga624474f408fde177df519460775a74a1}{FPU\+\_\+\+FPCCR\+\_\+\+TS\+\_\+\+Pos}})}

FPCCR\+: TS bit Mask 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01617}{1617}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga1377a5dfb4b9c6b18e379ac15e0dc23e}\label{group__CMSIS__CORE_ga1377a5dfb4b9c6b18e379ac15e0dc23e} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_TS\_Msk@{FPU\_FPCCR\_TS\_Msk}}
\index{FPU\_FPCCR\_TS\_Msk@{FPU\_FPCCR\_TS\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_TS\_Msk}{FPU\_FPCCR\_TS\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+TS\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga624474f408fde177df519460775a74a1}{FPU\+\_\+\+FPCCR\+\_\+\+TS\+\_\+\+Pos}})}

FPCCR\+: TS bit Mask 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01692}{1692}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga1377a5dfb4b9c6b18e379ac15e0dc23e}\label{group__CMSIS__CORE_ga1377a5dfb4b9c6b18e379ac15e0dc23e} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_TS\_Msk@{FPU\_FPCCR\_TS\_Msk}}
\index{FPU\_FPCCR\_TS\_Msk@{FPU\_FPCCR\_TS\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_TS\_Msk}{FPU\_FPCCR\_TS\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+TS\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga624474f408fde177df519460775a74a1}{FPU\+\_\+\+FPCCR\+\_\+\+TS\+\_\+\+Pos}})}

FPCCR\+: TS bit Mask 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01692}{1692}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga624474f408fde177df519460775a74a1}\label{group__CMSIS__CORE_ga624474f408fde177df519460775a74a1} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_TS\_Pos@{FPU\_FPCCR\_TS\_Pos}}
\index{FPU\_FPCCR\_TS\_Pos@{FPU\_FPCCR\_TS\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_TS\_Pos}{FPU\_FPCCR\_TS\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+TS\+\_\+\+Pos~26U}

FPCCR\+: TS Position 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01772}{1772}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga624474f408fde177df519460775a74a1}\label{group__CMSIS__CORE_ga624474f408fde177df519460775a74a1} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_TS\_Pos@{FPU\_FPCCR\_TS\_Pos}}
\index{FPU\_FPCCR\_TS\_Pos@{FPU\_FPCCR\_TS\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_TS\_Pos}{FPU\_FPCCR\_TS\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+TS\+\_\+\+Pos~26U}

FPCCR\+: TS Position 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01616}{1616}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga624474f408fde177df519460775a74a1}\label{group__CMSIS__CORE_ga624474f408fde177df519460775a74a1} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_TS\_Pos@{FPU\_FPCCR\_TS\_Pos}}
\index{FPU\_FPCCR\_TS\_Pos@{FPU\_FPCCR\_TS\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_TS\_Pos}{FPU\_FPCCR\_TS\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+TS\+\_\+\+Pos~26U}

FPCCR\+: TS Position 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01691}{1691}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga624474f408fde177df519460775a74a1}\label{group__CMSIS__CORE_ga624474f408fde177df519460775a74a1} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_TS\_Pos@{FPU\_FPCCR\_TS\_Pos}}
\index{FPU\_FPCCR\_TS\_Pos@{FPU\_FPCCR\_TS\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_TS\_Pos}{FPU\_FPCCR\_TS\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+TS\+\_\+\+Pos~26U}

FPCCR\+: TS Position 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01691}{1691}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga97c610927aab580cac3fb166f080b6a6}\label{group__CMSIS__CORE_ga97c610927aab580cac3fb166f080b6a6} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_UFRDY\_Msk@{FPU\_FPCCR\_UFRDY\_Msk}}
\index{FPU\_FPCCR\_UFRDY\_Msk@{FPU\_FPCCR\_UFRDY\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_UFRDY\_Msk}{FPU\_FPCCR\_UFRDY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+UFRDY\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gac48b42e143b93411977dcb9086a5e4e4}{FPU\+\_\+\+FPCCR\+\_\+\+UFRDY\+\_\+\+Pos}})}

FPCCR\+: UFRDY bit Mask 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01776}{1776}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga97c610927aab580cac3fb166f080b6a6}\label{group__CMSIS__CORE_ga97c610927aab580cac3fb166f080b6a6} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_UFRDY\_Msk@{FPU\_FPCCR\_UFRDY\_Msk}}
\index{FPU\_FPCCR\_UFRDY\_Msk@{FPU\_FPCCR\_UFRDY\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_UFRDY\_Msk}{FPU\_FPCCR\_UFRDY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+UFRDY\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gac48b42e143b93411977dcb9086a5e4e4}{FPU\+\_\+\+FPCCR\+\_\+\+UFRDY\+\_\+\+Pos}})}

FPCCR\+: UFRDY bit Mask 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01620}{1620}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga97c610927aab580cac3fb166f080b6a6}\label{group__CMSIS__CORE_ga97c610927aab580cac3fb166f080b6a6} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_UFRDY\_Msk@{FPU\_FPCCR\_UFRDY\_Msk}}
\index{FPU\_FPCCR\_UFRDY\_Msk@{FPU\_FPCCR\_UFRDY\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_UFRDY\_Msk}{FPU\_FPCCR\_UFRDY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+UFRDY\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gac48b42e143b93411977dcb9086a5e4e4}{FPU\+\_\+\+FPCCR\+\_\+\+UFRDY\+\_\+\+Pos}})}

FPCCR\+: UFRDY bit Mask 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01695}{1695}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga97c610927aab580cac3fb166f080b6a6}\label{group__CMSIS__CORE_ga97c610927aab580cac3fb166f080b6a6} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_UFRDY\_Msk@{FPU\_FPCCR\_UFRDY\_Msk}}
\index{FPU\_FPCCR\_UFRDY\_Msk@{FPU\_FPCCR\_UFRDY\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_UFRDY\_Msk}{FPU\_FPCCR\_UFRDY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+UFRDY\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gac48b42e143b93411977dcb9086a5e4e4}{FPU\+\_\+\+FPCCR\+\_\+\+UFRDY\+\_\+\+Pos}})}

FPCCR\+: UFRDY bit Mask 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01695}{1695}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_gac48b42e143b93411977dcb9086a5e4e4}\label{group__CMSIS__CORE_gac48b42e143b93411977dcb9086a5e4e4} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_UFRDY\_Pos@{FPU\_FPCCR\_UFRDY\_Pos}}
\index{FPU\_FPCCR\_UFRDY\_Pos@{FPU\_FPCCR\_UFRDY\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_UFRDY\_Pos}{FPU\_FPCCR\_UFRDY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+UFRDY\+\_\+\+Pos~10U}

FPCCR\+: UFRDY Position 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01775}{1775}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gac48b42e143b93411977dcb9086a5e4e4}\label{group__CMSIS__CORE_gac48b42e143b93411977dcb9086a5e4e4} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_UFRDY\_Pos@{FPU\_FPCCR\_UFRDY\_Pos}}
\index{FPU\_FPCCR\_UFRDY\_Pos@{FPU\_FPCCR\_UFRDY\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_UFRDY\_Pos}{FPU\_FPCCR\_UFRDY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+UFRDY\+\_\+\+Pos~10U}

FPCCR\+: UFRDY Position 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01619}{1619}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gac48b42e143b93411977dcb9086a5e4e4}\label{group__CMSIS__CORE_gac48b42e143b93411977dcb9086a5e4e4} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_UFRDY\_Pos@{FPU\_FPCCR\_UFRDY\_Pos}}
\index{FPU\_FPCCR\_UFRDY\_Pos@{FPU\_FPCCR\_UFRDY\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_UFRDY\_Pos}{FPU\_FPCCR\_UFRDY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+UFRDY\+\_\+\+Pos~10U}

FPCCR\+: UFRDY Position 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01694}{1694}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_gac48b42e143b93411977dcb9086a5e4e4}\label{group__CMSIS__CORE_gac48b42e143b93411977dcb9086a5e4e4} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_UFRDY\_Pos@{FPU\_FPCCR\_UFRDY\_Pos}}
\index{FPU\_FPCCR\_UFRDY\_Pos@{FPU\_FPCCR\_UFRDY\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_UFRDY\_Pos}{FPU\_FPCCR\_UFRDY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+UFRDY\+\_\+\+Pos~10U}

FPCCR\+: UFRDY Position 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01694}{1694}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga2eb70427eeaa7344196219cf5a8620a4}\label{group__CMSIS__CORE_ga2eb70427eeaa7344196219cf5a8620a4} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_USER\_Msk@{FPU\_FPCCR\_USER\_Msk}}
\index{FPU\_FPCCR\_USER\_Msk@{FPU\_FPCCR\_USER\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_USER\_Msk}{FPU\_FPCCR\_USER\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+USER\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaea663104375ce6be15470e3db294c92d}{FPU\+\_\+\+FPCCR\+\_\+\+USER\+\_\+\+Pos}})}

FPCCR\+: privilege level bit Mask 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01803}{1803}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga2eb70427eeaa7344196219cf5a8620a4}\label{group__CMSIS__CORE_ga2eb70427eeaa7344196219cf5a8620a4} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_USER\_Msk@{FPU\_FPCCR\_USER\_Msk}}
\index{FPU\_FPCCR\_USER\_Msk@{FPU\_FPCCR\_USER\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_USER\_Msk}{FPU\_FPCCR\_USER\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+USER\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaea663104375ce6be15470e3db294c92d}{FPU\+\_\+\+FPCCR\+\_\+\+USER\+\_\+\+Pos}})}

FPCCR\+: privilege level bit Mask 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01647}{1647}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga2eb70427eeaa7344196219cf5a8620a4}\label{group__CMSIS__CORE_ga2eb70427eeaa7344196219cf5a8620a4} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_USER\_Msk@{FPU\_FPCCR\_USER\_Msk}}
\index{FPU\_FPCCR\_USER\_Msk@{FPU\_FPCCR\_USER\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_USER\_Msk}{FPU\_FPCCR\_USER\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+USER\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaea663104375ce6be15470e3db294c92d}{FPU\+\_\+\+FPCCR\+\_\+\+USER\+\_\+\+Pos}})}

FPCCR\+: privilege level bit Mask 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01722}{1722}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga2eb70427eeaa7344196219cf5a8620a4}\label{group__CMSIS__CORE_ga2eb70427eeaa7344196219cf5a8620a4} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_USER\_Msk@{FPU\_FPCCR\_USER\_Msk}}
\index{FPU\_FPCCR\_USER\_Msk@{FPU\_FPCCR\_USER\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_USER\_Msk}{FPU\_FPCCR\_USER\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+USER\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaea663104375ce6be15470e3db294c92d}{FPU\+\_\+\+FPCCR\+\_\+\+USER\+\_\+\+Pos}})}

FPCCR\+: privilege level bit Mask 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01722}{1722}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga2eb70427eeaa7344196219cf5a8620a4}\label{group__CMSIS__CORE_ga2eb70427eeaa7344196219cf5a8620a4} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_USER\_Msk@{FPU\_FPCCR\_USER\_Msk}}
\index{FPU\_FPCCR\_USER\_Msk@{FPU\_FPCCR\_USER\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_USER\_Msk}{FPU\_FPCCR\_USER\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+USER\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaea663104375ce6be15470e3db294c92d}{FPU\+\_\+\+FPCCR\+\_\+\+USER\+\_\+\+Pos}})}

FPCCR\+: privilege level bit Mask 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01338}{1338}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga2eb70427eeaa7344196219cf5a8620a4}\label{group__CMSIS__CORE_ga2eb70427eeaa7344196219cf5a8620a4} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_USER\_Msk@{FPU\_FPCCR\_USER\_Msk}}
\index{FPU\_FPCCR\_USER\_Msk@{FPU\_FPCCR\_USER\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_USER\_Msk}{FPU\_FPCCR\_USER\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+USER\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaea663104375ce6be15470e3db294c92d}{FPU\+\_\+\+FPCCR\+\_\+\+USER\+\_\+\+Pos}})}

FPCCR\+: privilege level bit Mask 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01561}{1561}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaea663104375ce6be15470e3db294c92d}\label{group__CMSIS__CORE_gaea663104375ce6be15470e3db294c92d} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_USER\_Pos@{FPU\_FPCCR\_USER\_Pos}}
\index{FPU\_FPCCR\_USER\_Pos@{FPU\_FPCCR\_USER\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_USER\_Pos}{FPU\_FPCCR\_USER\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+USER\+\_\+\+Pos~1U}

FPCCR\+: privilege level bit Position 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01802}{1802}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaea663104375ce6be15470e3db294c92d}\label{group__CMSIS__CORE_gaea663104375ce6be15470e3db294c92d} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_USER\_Pos@{FPU\_FPCCR\_USER\_Pos}}
\index{FPU\_FPCCR\_USER\_Pos@{FPU\_FPCCR\_USER\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_USER\_Pos}{FPU\_FPCCR\_USER\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+USER\+\_\+\+Pos~1U}

FPCCR\+: privilege level bit Position 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01646}{1646}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaea663104375ce6be15470e3db294c92d}\label{group__CMSIS__CORE_gaea663104375ce6be15470e3db294c92d} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_USER\_Pos@{FPU\_FPCCR\_USER\_Pos}}
\index{FPU\_FPCCR\_USER\_Pos@{FPU\_FPCCR\_USER\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_USER\_Pos}{FPU\_FPCCR\_USER\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+USER\+\_\+\+Pos~1U}

FPCCR\+: privilege level bit Position 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01721}{1721}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaea663104375ce6be15470e3db294c92d}\label{group__CMSIS__CORE_gaea663104375ce6be15470e3db294c92d} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_USER\_Pos@{FPU\_FPCCR\_USER\_Pos}}
\index{FPU\_FPCCR\_USER\_Pos@{FPU\_FPCCR\_USER\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_USER\_Pos}{FPU\_FPCCR\_USER\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+USER\+\_\+\+Pos~1U}

FPCCR\+: privilege level bit Position 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01721}{1721}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaea663104375ce6be15470e3db294c92d}\label{group__CMSIS__CORE_gaea663104375ce6be15470e3db294c92d} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_USER\_Pos@{FPU\_FPCCR\_USER\_Pos}}
\index{FPU\_FPCCR\_USER\_Pos@{FPU\_FPCCR\_USER\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_USER\_Pos}{FPU\_FPCCR\_USER\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+USER\+\_\+\+Pos~1U}

FPCCR\+: privilege level bit Position 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01337}{1337}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaea663104375ce6be15470e3db294c92d}\label{group__CMSIS__CORE_gaea663104375ce6be15470e3db294c92d} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPCCR\_USER\_Pos@{FPU\_FPCCR\_USER\_Pos}}
\index{FPU\_FPCCR\_USER\_Pos@{FPU\_FPCCR\_USER\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPCCR\_USER\_Pos}{FPU\_FPCCR\_USER\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPCCR\+\_\+\+USER\+\_\+\+Pos~1U}

FPCCR\+: privilege level bit Position 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01560}{1560}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_gab2789cebebda5fda8c4e9d87e24f32be}\label{group__CMSIS__CORE_gab2789cebebda5fda8c4e9d87e24f32be} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_AHP\_Msk@{FPU\_FPDSCR\_AHP\_Msk}}
\index{FPU\_FPDSCR\_AHP\_Msk@{FPU\_FPDSCR\_AHP\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_AHP\_Msk}{FPU\_FPDSCR\_AHP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+AHP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga138f54bc002629ab3e4de814c58abb29}{FPU\+\_\+\+FPDSCR\+\_\+\+AHP\+\_\+\+Pos}})}

FPDSCR\+: AHP bit Mask 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01814}{1814}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gab2789cebebda5fda8c4e9d87e24f32be}\label{group__CMSIS__CORE_gab2789cebebda5fda8c4e9d87e24f32be} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_AHP\_Msk@{FPU\_FPDSCR\_AHP\_Msk}}
\index{FPU\_FPDSCR\_AHP\_Msk@{FPU\_FPDSCR\_AHP\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_AHP\_Msk}{FPU\_FPDSCR\_AHP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+AHP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga138f54bc002629ab3e4de814c58abb29}{FPU\+\_\+\+FPDSCR\+\_\+\+AHP\+\_\+\+Pos}})}

FPDSCR\+: AHP bit Mask 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01658}{1658}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gab2789cebebda5fda8c4e9d87e24f32be}\label{group__CMSIS__CORE_gab2789cebebda5fda8c4e9d87e24f32be} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_AHP\_Msk@{FPU\_FPDSCR\_AHP\_Msk}}
\index{FPU\_FPDSCR\_AHP\_Msk@{FPU\_FPDSCR\_AHP\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_AHP\_Msk}{FPU\_FPDSCR\_AHP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+AHP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga138f54bc002629ab3e4de814c58abb29}{FPU\+\_\+\+FPDSCR\+\_\+\+AHP\+\_\+\+Pos}})}

FPDSCR\+: AHP bit Mask 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01733}{1733}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_gab2789cebebda5fda8c4e9d87e24f32be}\label{group__CMSIS__CORE_gab2789cebebda5fda8c4e9d87e24f32be} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_AHP\_Msk@{FPU\_FPDSCR\_AHP\_Msk}}
\index{FPU\_FPDSCR\_AHP\_Msk@{FPU\_FPDSCR\_AHP\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_AHP\_Msk}{FPU\_FPDSCR\_AHP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+AHP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga138f54bc002629ab3e4de814c58abb29}{FPU\+\_\+\+FPDSCR\+\_\+\+AHP\+\_\+\+Pos}})}

FPDSCR\+: AHP bit Mask 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01733}{1733}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_gab2789cebebda5fda8c4e9d87e24f32be}\label{group__CMSIS__CORE_gab2789cebebda5fda8c4e9d87e24f32be} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_AHP\_Msk@{FPU\_FPDSCR\_AHP\_Msk}}
\index{FPU\_FPDSCR\_AHP\_Msk@{FPU\_FPDSCR\_AHP\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_AHP\_Msk}{FPU\_FPDSCR\_AHP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+AHP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga138f54bc002629ab3e4de814c58abb29}{FPU\+\_\+\+FPDSCR\+\_\+\+AHP\+\_\+\+Pos}})}

FPDSCR\+: AHP bit Mask 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01349}{1349}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_gab2789cebebda5fda8c4e9d87e24f32be}\label{group__CMSIS__CORE_gab2789cebebda5fda8c4e9d87e24f32be} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_AHP\_Msk@{FPU\_FPDSCR\_AHP\_Msk}}
\index{FPU\_FPDSCR\_AHP\_Msk@{FPU\_FPDSCR\_AHP\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_AHP\_Msk}{FPU\_FPDSCR\_AHP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+AHP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga138f54bc002629ab3e4de814c58abb29}{FPU\+\_\+\+FPDSCR\+\_\+\+AHP\+\_\+\+Pos}})}

FPDSCR\+: AHP bit Mask 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01572}{1572}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga138f54bc002629ab3e4de814c58abb29}\label{group__CMSIS__CORE_ga138f54bc002629ab3e4de814c58abb29} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_AHP\_Pos@{FPU\_FPDSCR\_AHP\_Pos}}
\index{FPU\_FPDSCR\_AHP\_Pos@{FPU\_FPDSCR\_AHP\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_AHP\_Pos}{FPU\_FPDSCR\_AHP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+AHP\+\_\+\+Pos~26U}

FPDSCR\+: AHP bit Position 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01813}{1813}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga138f54bc002629ab3e4de814c58abb29}\label{group__CMSIS__CORE_ga138f54bc002629ab3e4de814c58abb29} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_AHP\_Pos@{FPU\_FPDSCR\_AHP\_Pos}}
\index{FPU\_FPDSCR\_AHP\_Pos@{FPU\_FPDSCR\_AHP\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_AHP\_Pos}{FPU\_FPDSCR\_AHP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+AHP\+\_\+\+Pos~26U}

FPDSCR\+: AHP bit Position 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01657}{1657}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga138f54bc002629ab3e4de814c58abb29}\label{group__CMSIS__CORE_ga138f54bc002629ab3e4de814c58abb29} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_AHP\_Pos@{FPU\_FPDSCR\_AHP\_Pos}}
\index{FPU\_FPDSCR\_AHP\_Pos@{FPU\_FPDSCR\_AHP\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_AHP\_Pos}{FPU\_FPDSCR\_AHP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+AHP\+\_\+\+Pos~26U}

FPDSCR\+: AHP bit Position 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01732}{1732}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga138f54bc002629ab3e4de814c58abb29}\label{group__CMSIS__CORE_ga138f54bc002629ab3e4de814c58abb29} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_AHP\_Pos@{FPU\_FPDSCR\_AHP\_Pos}}
\index{FPU\_FPDSCR\_AHP\_Pos@{FPU\_FPDSCR\_AHP\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_AHP\_Pos}{FPU\_FPDSCR\_AHP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+AHP\+\_\+\+Pos~26U}

FPDSCR\+: AHP bit Position 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01732}{1732}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga138f54bc002629ab3e4de814c58abb29}\label{group__CMSIS__CORE_ga138f54bc002629ab3e4de814c58abb29} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_AHP\_Pos@{FPU\_FPDSCR\_AHP\_Pos}}
\index{FPU\_FPDSCR\_AHP\_Pos@{FPU\_FPDSCR\_AHP\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_AHP\_Pos}{FPU\_FPDSCR\_AHP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+AHP\+\_\+\+Pos~26U}

FPDSCR\+: AHP bit Position 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01348}{1348}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga138f54bc002629ab3e4de814c58abb29}\label{group__CMSIS__CORE_ga138f54bc002629ab3e4de814c58abb29} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_AHP\_Pos@{FPU\_FPDSCR\_AHP\_Pos}}
\index{FPU\_FPDSCR\_AHP\_Pos@{FPU\_FPDSCR\_AHP\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_AHP\_Pos}{FPU\_FPDSCR\_AHP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+AHP\+\_\+\+Pos~26U}

FPDSCR\+: AHP bit Position 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01571}{1571}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga40c2d4a297ca2ceffe174703a4ad17f6}\label{group__CMSIS__CORE_ga40c2d4a297ca2ceffe174703a4ad17f6} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_DN\_Msk@{FPU\_FPDSCR\_DN\_Msk}}
\index{FPU\_FPDSCR\_DN\_Msk@{FPU\_FPDSCR\_DN\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_DN\_Msk}{FPU\_FPDSCR\_DN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+DN\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga41776b80fa450ef2ea6d3fee89aa35f2}{FPU\+\_\+\+FPDSCR\+\_\+\+DN\+\_\+\+Pos}})}

FPDSCR\+: DN bit Mask 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01817}{1817}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga40c2d4a297ca2ceffe174703a4ad17f6}\label{group__CMSIS__CORE_ga40c2d4a297ca2ceffe174703a4ad17f6} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_DN\_Msk@{FPU\_FPDSCR\_DN\_Msk}}
\index{FPU\_FPDSCR\_DN\_Msk@{FPU\_FPDSCR\_DN\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_DN\_Msk}{FPU\_FPDSCR\_DN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+DN\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga41776b80fa450ef2ea6d3fee89aa35f2}{FPU\+\_\+\+FPDSCR\+\_\+\+DN\+\_\+\+Pos}})}

FPDSCR\+: DN bit Mask 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01661}{1661}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga40c2d4a297ca2ceffe174703a4ad17f6}\label{group__CMSIS__CORE_ga40c2d4a297ca2ceffe174703a4ad17f6} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_DN\_Msk@{FPU\_FPDSCR\_DN\_Msk}}
\index{FPU\_FPDSCR\_DN\_Msk@{FPU\_FPDSCR\_DN\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_DN\_Msk}{FPU\_FPDSCR\_DN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+DN\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga41776b80fa450ef2ea6d3fee89aa35f2}{FPU\+\_\+\+FPDSCR\+\_\+\+DN\+\_\+\+Pos}})}

FPDSCR\+: DN bit Mask 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01736}{1736}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga40c2d4a297ca2ceffe174703a4ad17f6}\label{group__CMSIS__CORE_ga40c2d4a297ca2ceffe174703a4ad17f6} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_DN\_Msk@{FPU\_FPDSCR\_DN\_Msk}}
\index{FPU\_FPDSCR\_DN\_Msk@{FPU\_FPDSCR\_DN\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_DN\_Msk}{FPU\_FPDSCR\_DN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+DN\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga41776b80fa450ef2ea6d3fee89aa35f2}{FPU\+\_\+\+FPDSCR\+\_\+\+DN\+\_\+\+Pos}})}

FPDSCR\+: DN bit Mask 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01736}{1736}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga40c2d4a297ca2ceffe174703a4ad17f6}\label{group__CMSIS__CORE_ga40c2d4a297ca2ceffe174703a4ad17f6} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_DN\_Msk@{FPU\_FPDSCR\_DN\_Msk}}
\index{FPU\_FPDSCR\_DN\_Msk@{FPU\_FPDSCR\_DN\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_DN\_Msk}{FPU\_FPDSCR\_DN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+DN\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga41776b80fa450ef2ea6d3fee89aa35f2}{FPU\+\_\+\+FPDSCR\+\_\+\+DN\+\_\+\+Pos}})}

FPDSCR\+: DN bit Mask 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01352}{1352}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga40c2d4a297ca2ceffe174703a4ad17f6}\label{group__CMSIS__CORE_ga40c2d4a297ca2ceffe174703a4ad17f6} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_DN\_Msk@{FPU\_FPDSCR\_DN\_Msk}}
\index{FPU\_FPDSCR\_DN\_Msk@{FPU\_FPDSCR\_DN\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_DN\_Msk}{FPU\_FPDSCR\_DN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+DN\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga41776b80fa450ef2ea6d3fee89aa35f2}{FPU\+\_\+\+FPDSCR\+\_\+\+DN\+\_\+\+Pos}})}

FPDSCR\+: DN bit Mask 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01575}{1575}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga41776b80fa450ef2ea6d3fee89aa35f2}\label{group__CMSIS__CORE_ga41776b80fa450ef2ea6d3fee89aa35f2} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_DN\_Pos@{FPU\_FPDSCR\_DN\_Pos}}
\index{FPU\_FPDSCR\_DN\_Pos@{FPU\_FPDSCR\_DN\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_DN\_Pos}{FPU\_FPDSCR\_DN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+DN\+\_\+\+Pos~25U}

FPDSCR\+: DN bit Position 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01816}{1816}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga41776b80fa450ef2ea6d3fee89aa35f2}\label{group__CMSIS__CORE_ga41776b80fa450ef2ea6d3fee89aa35f2} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_DN\_Pos@{FPU\_FPDSCR\_DN\_Pos}}
\index{FPU\_FPDSCR\_DN\_Pos@{FPU\_FPDSCR\_DN\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_DN\_Pos}{FPU\_FPDSCR\_DN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+DN\+\_\+\+Pos~25U}

FPDSCR\+: DN bit Position 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01660}{1660}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga41776b80fa450ef2ea6d3fee89aa35f2}\label{group__CMSIS__CORE_ga41776b80fa450ef2ea6d3fee89aa35f2} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_DN\_Pos@{FPU\_FPDSCR\_DN\_Pos}}
\index{FPU\_FPDSCR\_DN\_Pos@{FPU\_FPDSCR\_DN\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_DN\_Pos}{FPU\_FPDSCR\_DN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+DN\+\_\+\+Pos~25U}

FPDSCR\+: DN bit Position 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01735}{1735}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga41776b80fa450ef2ea6d3fee89aa35f2}\label{group__CMSIS__CORE_ga41776b80fa450ef2ea6d3fee89aa35f2} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_DN\_Pos@{FPU\_FPDSCR\_DN\_Pos}}
\index{FPU\_FPDSCR\_DN\_Pos@{FPU\_FPDSCR\_DN\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_DN\_Pos}{FPU\_FPDSCR\_DN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+DN\+\_\+\+Pos~25U}

FPDSCR\+: DN bit Position 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01735}{1735}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga41776b80fa450ef2ea6d3fee89aa35f2}\label{group__CMSIS__CORE_ga41776b80fa450ef2ea6d3fee89aa35f2} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_DN\_Pos@{FPU\_FPDSCR\_DN\_Pos}}
\index{FPU\_FPDSCR\_DN\_Pos@{FPU\_FPDSCR\_DN\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_DN\_Pos}{FPU\_FPDSCR\_DN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+DN\+\_\+\+Pos~25U}

FPDSCR\+: DN bit Position 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01351}{1351}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga41776b80fa450ef2ea6d3fee89aa35f2}\label{group__CMSIS__CORE_ga41776b80fa450ef2ea6d3fee89aa35f2} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_DN\_Pos@{FPU\_FPDSCR\_DN\_Pos}}
\index{FPU\_FPDSCR\_DN\_Pos@{FPU\_FPDSCR\_DN\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_DN\_Pos}{FPU\_FPDSCR\_DN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+DN\+\_\+\+Pos~25U}

FPDSCR\+: DN bit Position 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01574}{1574}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaae7d901442d4af97c6d22939cffc8ad9}\label{group__CMSIS__CORE_gaae7d901442d4af97c6d22939cffc8ad9} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_FZ\_Msk@{FPU\_FPDSCR\_FZ\_Msk}}
\index{FPU\_FPDSCR\_FZ\_Msk@{FPU\_FPDSCR\_FZ\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_FZ\_Msk}{FPU\_FPDSCR\_FZ\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+FZ\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gab3c2fc96e312ba47b902d5f80d9b8575}{FPU\+\_\+\+FPDSCR\+\_\+\+FZ\+\_\+\+Pos}})}

FPDSCR\+: FZ bit Mask 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01820}{1820}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaae7d901442d4af97c6d22939cffc8ad9}\label{group__CMSIS__CORE_gaae7d901442d4af97c6d22939cffc8ad9} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_FZ\_Msk@{FPU\_FPDSCR\_FZ\_Msk}}
\index{FPU\_FPDSCR\_FZ\_Msk@{FPU\_FPDSCR\_FZ\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_FZ\_Msk}{FPU\_FPDSCR\_FZ\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+FZ\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gab3c2fc96e312ba47b902d5f80d9b8575}{FPU\+\_\+\+FPDSCR\+\_\+\+FZ\+\_\+\+Pos}})}

FPDSCR\+: FZ bit Mask 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01664}{1664}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaae7d901442d4af97c6d22939cffc8ad9}\label{group__CMSIS__CORE_gaae7d901442d4af97c6d22939cffc8ad9} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_FZ\_Msk@{FPU\_FPDSCR\_FZ\_Msk}}
\index{FPU\_FPDSCR\_FZ\_Msk@{FPU\_FPDSCR\_FZ\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_FZ\_Msk}{FPU\_FPDSCR\_FZ\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+FZ\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gab3c2fc96e312ba47b902d5f80d9b8575}{FPU\+\_\+\+FPDSCR\+\_\+\+FZ\+\_\+\+Pos}})}

FPDSCR\+: FZ bit Mask 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01739}{1739}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaae7d901442d4af97c6d22939cffc8ad9}\label{group__CMSIS__CORE_gaae7d901442d4af97c6d22939cffc8ad9} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_FZ\_Msk@{FPU\_FPDSCR\_FZ\_Msk}}
\index{FPU\_FPDSCR\_FZ\_Msk@{FPU\_FPDSCR\_FZ\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_FZ\_Msk}{FPU\_FPDSCR\_FZ\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+FZ\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gab3c2fc96e312ba47b902d5f80d9b8575}{FPU\+\_\+\+FPDSCR\+\_\+\+FZ\+\_\+\+Pos}})}

FPDSCR\+: FZ bit Mask 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01739}{1739}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaae7d901442d4af97c6d22939cffc8ad9}\label{group__CMSIS__CORE_gaae7d901442d4af97c6d22939cffc8ad9} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_FZ\_Msk@{FPU\_FPDSCR\_FZ\_Msk}}
\index{FPU\_FPDSCR\_FZ\_Msk@{FPU\_FPDSCR\_FZ\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_FZ\_Msk}{FPU\_FPDSCR\_FZ\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+FZ\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gab3c2fc96e312ba47b902d5f80d9b8575}{FPU\+\_\+\+FPDSCR\+\_\+\+FZ\+\_\+\+Pos}})}

FPDSCR\+: FZ bit Mask 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01355}{1355}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaae7d901442d4af97c6d22939cffc8ad9}\label{group__CMSIS__CORE_gaae7d901442d4af97c6d22939cffc8ad9} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_FZ\_Msk@{FPU\_FPDSCR\_FZ\_Msk}}
\index{FPU\_FPDSCR\_FZ\_Msk@{FPU\_FPDSCR\_FZ\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_FZ\_Msk}{FPU\_FPDSCR\_FZ\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+FZ\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gab3c2fc96e312ba47b902d5f80d9b8575}{FPU\+\_\+\+FPDSCR\+\_\+\+FZ\+\_\+\+Pos}})}

FPDSCR\+: FZ bit Mask 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01578}{1578}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_gab3c2fc96e312ba47b902d5f80d9b8575}\label{group__CMSIS__CORE_gab3c2fc96e312ba47b902d5f80d9b8575} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_FZ\_Pos@{FPU\_FPDSCR\_FZ\_Pos}}
\index{FPU\_FPDSCR\_FZ\_Pos@{FPU\_FPDSCR\_FZ\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_FZ\_Pos}{FPU\_FPDSCR\_FZ\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+FZ\+\_\+\+Pos~24U}

FPDSCR\+: FZ bit Position 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01819}{1819}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gab3c2fc96e312ba47b902d5f80d9b8575}\label{group__CMSIS__CORE_gab3c2fc96e312ba47b902d5f80d9b8575} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_FZ\_Pos@{FPU\_FPDSCR\_FZ\_Pos}}
\index{FPU\_FPDSCR\_FZ\_Pos@{FPU\_FPDSCR\_FZ\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_FZ\_Pos}{FPU\_FPDSCR\_FZ\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+FZ\+\_\+\+Pos~24U}

FPDSCR\+: FZ bit Position 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01663}{1663}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gab3c2fc96e312ba47b902d5f80d9b8575}\label{group__CMSIS__CORE_gab3c2fc96e312ba47b902d5f80d9b8575} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_FZ\_Pos@{FPU\_FPDSCR\_FZ\_Pos}}
\index{FPU\_FPDSCR\_FZ\_Pos@{FPU\_FPDSCR\_FZ\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_FZ\_Pos}{FPU\_FPDSCR\_FZ\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+FZ\+\_\+\+Pos~24U}

FPDSCR\+: FZ bit Position 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01738}{1738}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_gab3c2fc96e312ba47b902d5f80d9b8575}\label{group__CMSIS__CORE_gab3c2fc96e312ba47b902d5f80d9b8575} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_FZ\_Pos@{FPU\_FPDSCR\_FZ\_Pos}}
\index{FPU\_FPDSCR\_FZ\_Pos@{FPU\_FPDSCR\_FZ\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_FZ\_Pos}{FPU\_FPDSCR\_FZ\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+FZ\+\_\+\+Pos~24U}

FPDSCR\+: FZ bit Position 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01738}{1738}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_gab3c2fc96e312ba47b902d5f80d9b8575}\label{group__CMSIS__CORE_gab3c2fc96e312ba47b902d5f80d9b8575} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_FZ\_Pos@{FPU\_FPDSCR\_FZ\_Pos}}
\index{FPU\_FPDSCR\_FZ\_Pos@{FPU\_FPDSCR\_FZ\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_FZ\_Pos}{FPU\_FPDSCR\_FZ\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+FZ\+\_\+\+Pos~24U}

FPDSCR\+: FZ bit Position 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01354}{1354}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_gab3c2fc96e312ba47b902d5f80d9b8575}\label{group__CMSIS__CORE_gab3c2fc96e312ba47b902d5f80d9b8575} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_FZ\_Pos@{FPU\_FPDSCR\_FZ\_Pos}}
\index{FPU\_FPDSCR\_FZ\_Pos@{FPU\_FPDSCR\_FZ\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_FZ\_Pos}{FPU\_FPDSCR\_FZ\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+FZ\+\_\+\+Pos~24U}

FPDSCR\+: FZ bit Position 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01577}{1577}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga449beb50211f8e97df6b2640c82c4741}\label{group__CMSIS__CORE_ga449beb50211f8e97df6b2640c82c4741} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_RMode\_Msk@{FPU\_FPDSCR\_RMode\_Msk}}
\index{FPU\_FPDSCR\_RMode\_Msk@{FPU\_FPDSCR\_RMode\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_RMode\_Msk}{FPU\_FPDSCR\_RMode\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+RMode\+\_\+\+Msk~(3UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga7aeedf36be8f170dd3e276028e8e29ed}{FPU\+\_\+\+FPDSCR\+\_\+\+RMode\+\_\+\+Pos}})}

FPDSCR\+: RMode bit Mask 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01823}{1823}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga449beb50211f8e97df6b2640c82c4741}\label{group__CMSIS__CORE_ga449beb50211f8e97df6b2640c82c4741} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_RMode\_Msk@{FPU\_FPDSCR\_RMode\_Msk}}
\index{FPU\_FPDSCR\_RMode\_Msk@{FPU\_FPDSCR\_RMode\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_RMode\_Msk}{FPU\_FPDSCR\_RMode\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+RMode\+\_\+\+Msk~(3UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga7aeedf36be8f170dd3e276028e8e29ed}{FPU\+\_\+\+FPDSCR\+\_\+\+RMode\+\_\+\+Pos}})}

FPDSCR\+: RMode bit Mask 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01667}{1667}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga449beb50211f8e97df6b2640c82c4741}\label{group__CMSIS__CORE_ga449beb50211f8e97df6b2640c82c4741} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_RMode\_Msk@{FPU\_FPDSCR\_RMode\_Msk}}
\index{FPU\_FPDSCR\_RMode\_Msk@{FPU\_FPDSCR\_RMode\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_RMode\_Msk}{FPU\_FPDSCR\_RMode\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+RMode\+\_\+\+Msk~(3UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga7aeedf36be8f170dd3e276028e8e29ed}{FPU\+\_\+\+FPDSCR\+\_\+\+RMode\+\_\+\+Pos}})}

FPDSCR\+: RMode bit Mask 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01742}{1742}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga449beb50211f8e97df6b2640c82c4741}\label{group__CMSIS__CORE_ga449beb50211f8e97df6b2640c82c4741} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_RMode\_Msk@{FPU\_FPDSCR\_RMode\_Msk}}
\index{FPU\_FPDSCR\_RMode\_Msk@{FPU\_FPDSCR\_RMode\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_RMode\_Msk}{FPU\_FPDSCR\_RMode\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+RMode\+\_\+\+Msk~(3UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga7aeedf36be8f170dd3e276028e8e29ed}{FPU\+\_\+\+FPDSCR\+\_\+\+RMode\+\_\+\+Pos}})}

FPDSCR\+: RMode bit Mask 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01742}{1742}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga449beb50211f8e97df6b2640c82c4741}\label{group__CMSIS__CORE_ga449beb50211f8e97df6b2640c82c4741} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_RMode\_Msk@{FPU\_FPDSCR\_RMode\_Msk}}
\index{FPU\_FPDSCR\_RMode\_Msk@{FPU\_FPDSCR\_RMode\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_RMode\_Msk}{FPU\_FPDSCR\_RMode\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+RMode\+\_\+\+Msk~(3UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga7aeedf36be8f170dd3e276028e8e29ed}{FPU\+\_\+\+FPDSCR\+\_\+\+RMode\+\_\+\+Pos}})}

FPDSCR\+: RMode bit Mask 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01358}{1358}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga449beb50211f8e97df6b2640c82c4741}\label{group__CMSIS__CORE_ga449beb50211f8e97df6b2640c82c4741} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_RMode\_Msk@{FPU\_FPDSCR\_RMode\_Msk}}
\index{FPU\_FPDSCR\_RMode\_Msk@{FPU\_FPDSCR\_RMode\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_RMode\_Msk}{FPU\_FPDSCR\_RMode\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+RMode\+\_\+\+Msk~(3UL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga7aeedf36be8f170dd3e276028e8e29ed}{FPU\+\_\+\+FPDSCR\+\_\+\+RMode\+\_\+\+Pos}})}

FPDSCR\+: RMode bit Mask 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01581}{1581}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga7aeedf36be8f170dd3e276028e8e29ed}\label{group__CMSIS__CORE_ga7aeedf36be8f170dd3e276028e8e29ed} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_RMode\_Pos@{FPU\_FPDSCR\_RMode\_Pos}}
\index{FPU\_FPDSCR\_RMode\_Pos@{FPU\_FPDSCR\_RMode\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_RMode\_Pos}{FPU\_FPDSCR\_RMode\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+RMode\+\_\+\+Pos~22U}

FPDSCR\+: RMode bit Position 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01822}{1822}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga7aeedf36be8f170dd3e276028e8e29ed}\label{group__CMSIS__CORE_ga7aeedf36be8f170dd3e276028e8e29ed} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_RMode\_Pos@{FPU\_FPDSCR\_RMode\_Pos}}
\index{FPU\_FPDSCR\_RMode\_Pos@{FPU\_FPDSCR\_RMode\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_RMode\_Pos}{FPU\_FPDSCR\_RMode\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+RMode\+\_\+\+Pos~22U}

FPDSCR\+: RMode bit Position 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01666}{1666}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga7aeedf36be8f170dd3e276028e8e29ed}\label{group__CMSIS__CORE_ga7aeedf36be8f170dd3e276028e8e29ed} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_RMode\_Pos@{FPU\_FPDSCR\_RMode\_Pos}}
\index{FPU\_FPDSCR\_RMode\_Pos@{FPU\_FPDSCR\_RMode\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_RMode\_Pos}{FPU\_FPDSCR\_RMode\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+RMode\+\_\+\+Pos~22U}

FPDSCR\+: RMode bit Position 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01741}{1741}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga7aeedf36be8f170dd3e276028e8e29ed}\label{group__CMSIS__CORE_ga7aeedf36be8f170dd3e276028e8e29ed} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_RMode\_Pos@{FPU\_FPDSCR\_RMode\_Pos}}
\index{FPU\_FPDSCR\_RMode\_Pos@{FPU\_FPDSCR\_RMode\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_RMode\_Pos}{FPU\_FPDSCR\_RMode\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+RMode\+\_\+\+Pos~22U}

FPDSCR\+: RMode bit Position 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01741}{1741}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga7aeedf36be8f170dd3e276028e8e29ed}\label{group__CMSIS__CORE_ga7aeedf36be8f170dd3e276028e8e29ed} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_RMode\_Pos@{FPU\_FPDSCR\_RMode\_Pos}}
\index{FPU\_FPDSCR\_RMode\_Pos@{FPU\_FPDSCR\_RMode\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_RMode\_Pos}{FPU\_FPDSCR\_RMode\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+RMode\+\_\+\+Pos~22U}

FPDSCR\+: RMode bit Position 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01357}{1357}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga7aeedf36be8f170dd3e276028e8e29ed}\label{group__CMSIS__CORE_ga7aeedf36be8f170dd3e276028e8e29ed} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_FPDSCR\_RMode\_Pos@{FPU\_FPDSCR\_RMode\_Pos}}
\index{FPU\_FPDSCR\_RMode\_Pos@{FPU\_FPDSCR\_RMode\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_FPDSCR\_RMode\_Pos}{FPU\_FPDSCR\_RMode\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+FPDSCR\+\_\+\+RMode\+\_\+\+Pos~22U}

FPDSCR\+: RMode bit Position 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01580}{1580}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga118f13f9562805356e92b5ad52573021}\label{group__CMSIS__CORE_ga118f13f9562805356e92b5ad52573021} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_A\_SIMD\_registers\_Msk@{FPU\_MVFR0\_A\_SIMD\_registers\_Msk}}
\index{FPU\_MVFR0\_A\_SIMD\_registers\_Msk@{FPU\_MVFR0\_A\_SIMD\_registers\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_A\_SIMD\_registers\_Msk}{FPU\_MVFR0\_A\_SIMD\_registers\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+A\+\_\+\+SIMD\+\_\+registers\+\_\+\+Msk~(0x\+FUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaa1de44af3e3162c8c176a57564611618}{FPU\+\_\+\+MVFR0\+\_\+\+A\+\_\+\+SIMD\+\_\+registers\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

MVFR0\+: A\+\_\+\+SIMD registers bits Mask 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01848}{1848}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga118f13f9562805356e92b5ad52573021}\label{group__CMSIS__CORE_ga118f13f9562805356e92b5ad52573021} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_A\_SIMD\_registers\_Msk@{FPU\_MVFR0\_A\_SIMD\_registers\_Msk}}
\index{FPU\_MVFR0\_A\_SIMD\_registers\_Msk@{FPU\_MVFR0\_A\_SIMD\_registers\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_A\_SIMD\_registers\_Msk}{FPU\_MVFR0\_A\_SIMD\_registers\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+A\+\_\+\+SIMD\+\_\+registers\+\_\+\+Msk~(0x\+FUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaa1de44af3e3162c8c176a57564611618}{FPU\+\_\+\+MVFR0\+\_\+\+A\+\_\+\+SIMD\+\_\+registers\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

MVFR0\+: A\+\_\+\+SIMD registers bits Mask 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01692}{1692}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga118f13f9562805356e92b5ad52573021}\label{group__CMSIS__CORE_ga118f13f9562805356e92b5ad52573021} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_A\_SIMD\_registers\_Msk@{FPU\_MVFR0\_A\_SIMD\_registers\_Msk}}
\index{FPU\_MVFR0\_A\_SIMD\_registers\_Msk@{FPU\_MVFR0\_A\_SIMD\_registers\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_A\_SIMD\_registers\_Msk}{FPU\_MVFR0\_A\_SIMD\_registers\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+A\+\_\+\+SIMD\+\_\+registers\+\_\+\+Msk~(0x\+FUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaa1de44af3e3162c8c176a57564611618}{FPU\+\_\+\+MVFR0\+\_\+\+A\+\_\+\+SIMD\+\_\+registers\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

MVFR0\+: A\+\_\+\+SIMD registers bits Mask 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01767}{1767}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga118f13f9562805356e92b5ad52573021}\label{group__CMSIS__CORE_ga118f13f9562805356e92b5ad52573021} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_A\_SIMD\_registers\_Msk@{FPU\_MVFR0\_A\_SIMD\_registers\_Msk}}
\index{FPU\_MVFR0\_A\_SIMD\_registers\_Msk@{FPU\_MVFR0\_A\_SIMD\_registers\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_A\_SIMD\_registers\_Msk}{FPU\_MVFR0\_A\_SIMD\_registers\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+A\+\_\+\+SIMD\+\_\+registers\+\_\+\+Msk~(0x\+FUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaa1de44af3e3162c8c176a57564611618}{FPU\+\_\+\+MVFR0\+\_\+\+A\+\_\+\+SIMD\+\_\+registers\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

MVFR0\+: A\+\_\+\+SIMD registers bits Mask 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01767}{1767}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga118f13f9562805356e92b5ad52573021}\label{group__CMSIS__CORE_ga118f13f9562805356e92b5ad52573021} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_A\_SIMD\_registers\_Msk@{FPU\_MVFR0\_A\_SIMD\_registers\_Msk}}
\index{FPU\_MVFR0\_A\_SIMD\_registers\_Msk@{FPU\_MVFR0\_A\_SIMD\_registers\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_A\_SIMD\_registers\_Msk}{FPU\_MVFR0\_A\_SIMD\_registers\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+A\+\_\+\+SIMD\+\_\+registers\+\_\+\+Msk~(0x\+FUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaa1de44af3e3162c8c176a57564611618}{FPU\+\_\+\+MVFR0\+\_\+\+A\+\_\+\+SIMD\+\_\+registers\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

MVFR0\+: A\+\_\+\+SIMD registers bits Mask 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01383}{1383}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga118f13f9562805356e92b5ad52573021}\label{group__CMSIS__CORE_ga118f13f9562805356e92b5ad52573021} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_A\_SIMD\_registers\_Msk@{FPU\_MVFR0\_A\_SIMD\_registers\_Msk}}
\index{FPU\_MVFR0\_A\_SIMD\_registers\_Msk@{FPU\_MVFR0\_A\_SIMD\_registers\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_A\_SIMD\_registers\_Msk}{FPU\_MVFR0\_A\_SIMD\_registers\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+A\+\_\+\+SIMD\+\_\+registers\+\_\+\+Msk~(0x\+FUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gaa1de44af3e3162c8c176a57564611618}{FPU\+\_\+\+MVFR0\+\_\+\+A\+\_\+\+SIMD\+\_\+registers\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

MVFR0\+: A\+\_\+\+SIMD registers bits Mask 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01606}{1606}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaa1de44af3e3162c8c176a57564611618}\label{group__CMSIS__CORE_gaa1de44af3e3162c8c176a57564611618} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_A\_SIMD\_registers\_Pos@{FPU\_MVFR0\_A\_SIMD\_registers\_Pos}}
\index{FPU\_MVFR0\_A\_SIMD\_registers\_Pos@{FPU\_MVFR0\_A\_SIMD\_registers\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_A\_SIMD\_registers\_Pos}{FPU\_MVFR0\_A\_SIMD\_registers\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+A\+\_\+\+SIMD\+\_\+registers\+\_\+\+Pos~0U}

MVFR0\+: A\+\_\+\+SIMD registers bits Position 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01847}{1847}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaa1de44af3e3162c8c176a57564611618}\label{group__CMSIS__CORE_gaa1de44af3e3162c8c176a57564611618} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_A\_SIMD\_registers\_Pos@{FPU\_MVFR0\_A\_SIMD\_registers\_Pos}}
\index{FPU\_MVFR0\_A\_SIMD\_registers\_Pos@{FPU\_MVFR0\_A\_SIMD\_registers\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_A\_SIMD\_registers\_Pos}{FPU\_MVFR0\_A\_SIMD\_registers\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+A\+\_\+\+SIMD\+\_\+registers\+\_\+\+Pos~0U}

MVFR0\+: A\+\_\+\+SIMD registers bits Position 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01691}{1691}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaa1de44af3e3162c8c176a57564611618}\label{group__CMSIS__CORE_gaa1de44af3e3162c8c176a57564611618} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_A\_SIMD\_registers\_Pos@{FPU\_MVFR0\_A\_SIMD\_registers\_Pos}}
\index{FPU\_MVFR0\_A\_SIMD\_registers\_Pos@{FPU\_MVFR0\_A\_SIMD\_registers\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_A\_SIMD\_registers\_Pos}{FPU\_MVFR0\_A\_SIMD\_registers\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+A\+\_\+\+SIMD\+\_\+registers\+\_\+\+Pos~0U}

MVFR0\+: A\+\_\+\+SIMD registers bits Position 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01766}{1766}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaa1de44af3e3162c8c176a57564611618}\label{group__CMSIS__CORE_gaa1de44af3e3162c8c176a57564611618} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_A\_SIMD\_registers\_Pos@{FPU\_MVFR0\_A\_SIMD\_registers\_Pos}}
\index{FPU\_MVFR0\_A\_SIMD\_registers\_Pos@{FPU\_MVFR0\_A\_SIMD\_registers\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_A\_SIMD\_registers\_Pos}{FPU\_MVFR0\_A\_SIMD\_registers\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+A\+\_\+\+SIMD\+\_\+registers\+\_\+\+Pos~0U}

MVFR0\+: A\+\_\+\+SIMD registers bits Position 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01766}{1766}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaa1de44af3e3162c8c176a57564611618}\label{group__CMSIS__CORE_gaa1de44af3e3162c8c176a57564611618} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_A\_SIMD\_registers\_Pos@{FPU\_MVFR0\_A\_SIMD\_registers\_Pos}}
\index{FPU\_MVFR0\_A\_SIMD\_registers\_Pos@{FPU\_MVFR0\_A\_SIMD\_registers\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_A\_SIMD\_registers\_Pos}{FPU\_MVFR0\_A\_SIMD\_registers\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+A\+\_\+\+SIMD\+\_\+registers\+\_\+\+Pos~0U}

MVFR0\+: A\+\_\+\+SIMD registers bits Position 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01382}{1382}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaa1de44af3e3162c8c176a57564611618}\label{group__CMSIS__CORE_gaa1de44af3e3162c8c176a57564611618} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_A\_SIMD\_registers\_Pos@{FPU\_MVFR0\_A\_SIMD\_registers\_Pos}}
\index{FPU\_MVFR0\_A\_SIMD\_registers\_Pos@{FPU\_MVFR0\_A\_SIMD\_registers\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_A\_SIMD\_registers\_Pos}{FPU\_MVFR0\_A\_SIMD\_registers\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+A\+\_\+\+SIMD\+\_\+registers\+\_\+\+Pos~0U}

MVFR0\+: A\+\_\+\+SIMD registers bits Position 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01605}{1605}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaeb7370768c6cdf06f8a15c86c6102ed2}\label{group__CMSIS__CORE_gaeb7370768c6cdf06f8a15c86c6102ed2} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Divide\_Msk@{FPU\_MVFR0\_Divide\_Msk}}
\index{FPU\_MVFR0\_Divide\_Msk@{FPU\_MVFR0\_Divide\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Divide\_Msk}{FPU\_MVFR0\_Divide\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Divide\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga167be203091e6cc7d00ad40ca48c4396}{FPU\+\_\+\+MVFR0\+\_\+\+Divide\+\_\+\+Pos}})}

MVFR0\+: Divide bits Mask 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01836}{1836}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaeb7370768c6cdf06f8a15c86c6102ed2}\label{group__CMSIS__CORE_gaeb7370768c6cdf06f8a15c86c6102ed2} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Divide\_Msk@{FPU\_MVFR0\_Divide\_Msk}}
\index{FPU\_MVFR0\_Divide\_Msk@{FPU\_MVFR0\_Divide\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Divide\_Msk}{FPU\_MVFR0\_Divide\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Divide\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga167be203091e6cc7d00ad40ca48c4396}{FPU\+\_\+\+MVFR0\+\_\+\+Divide\+\_\+\+Pos}})}

MVFR0\+: Divide bits Mask 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01680}{1680}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaeb7370768c6cdf06f8a15c86c6102ed2}\label{group__CMSIS__CORE_gaeb7370768c6cdf06f8a15c86c6102ed2} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Divide\_Msk@{FPU\_MVFR0\_Divide\_Msk}}
\index{FPU\_MVFR0\_Divide\_Msk@{FPU\_MVFR0\_Divide\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Divide\_Msk}{FPU\_MVFR0\_Divide\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Divide\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga167be203091e6cc7d00ad40ca48c4396}{FPU\+\_\+\+MVFR0\+\_\+\+Divide\+\_\+\+Pos}})}

MVFR0\+: Divide bits Mask 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01755}{1755}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaeb7370768c6cdf06f8a15c86c6102ed2}\label{group__CMSIS__CORE_gaeb7370768c6cdf06f8a15c86c6102ed2} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Divide\_Msk@{FPU\_MVFR0\_Divide\_Msk}}
\index{FPU\_MVFR0\_Divide\_Msk@{FPU\_MVFR0\_Divide\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Divide\_Msk}{FPU\_MVFR0\_Divide\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Divide\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga167be203091e6cc7d00ad40ca48c4396}{FPU\+\_\+\+MVFR0\+\_\+\+Divide\+\_\+\+Pos}})}

MVFR0\+: Divide bits Mask 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01755}{1755}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaeb7370768c6cdf06f8a15c86c6102ed2}\label{group__CMSIS__CORE_gaeb7370768c6cdf06f8a15c86c6102ed2} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Divide\_Msk@{FPU\_MVFR0\_Divide\_Msk}}
\index{FPU\_MVFR0\_Divide\_Msk@{FPU\_MVFR0\_Divide\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Divide\_Msk}{FPU\_MVFR0\_Divide\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Divide\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga167be203091e6cc7d00ad40ca48c4396}{FPU\+\_\+\+MVFR0\+\_\+\+Divide\+\_\+\+Pos}})}

MVFR0\+: Divide bits Mask 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01371}{1371}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaeb7370768c6cdf06f8a15c86c6102ed2}\label{group__CMSIS__CORE_gaeb7370768c6cdf06f8a15c86c6102ed2} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Divide\_Msk@{FPU\_MVFR0\_Divide\_Msk}}
\index{FPU\_MVFR0\_Divide\_Msk@{FPU\_MVFR0\_Divide\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Divide\_Msk}{FPU\_MVFR0\_Divide\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Divide\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga167be203091e6cc7d00ad40ca48c4396}{FPU\+\_\+\+MVFR0\+\_\+\+Divide\+\_\+\+Pos}})}

MVFR0\+: Divide bits Mask 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01594}{1594}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga167be203091e6cc7d00ad40ca48c4396}\label{group__CMSIS__CORE_ga167be203091e6cc7d00ad40ca48c4396} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Divide\_Pos@{FPU\_MVFR0\_Divide\_Pos}}
\index{FPU\_MVFR0\_Divide\_Pos@{FPU\_MVFR0\_Divide\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Divide\_Pos}{FPU\_MVFR0\_Divide\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Divide\+\_\+\+Pos~16U}

MVFR0\+: Divide bits Position 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01835}{1835}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga167be203091e6cc7d00ad40ca48c4396}\label{group__CMSIS__CORE_ga167be203091e6cc7d00ad40ca48c4396} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Divide\_Pos@{FPU\_MVFR0\_Divide\_Pos}}
\index{FPU\_MVFR0\_Divide\_Pos@{FPU\_MVFR0\_Divide\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Divide\_Pos}{FPU\_MVFR0\_Divide\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Divide\+\_\+\+Pos~16U}

MVFR0\+: Divide bits Position 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01679}{1679}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga167be203091e6cc7d00ad40ca48c4396}\label{group__CMSIS__CORE_ga167be203091e6cc7d00ad40ca48c4396} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Divide\_Pos@{FPU\_MVFR0\_Divide\_Pos}}
\index{FPU\_MVFR0\_Divide\_Pos@{FPU\_MVFR0\_Divide\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Divide\_Pos}{FPU\_MVFR0\_Divide\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Divide\+\_\+\+Pos~16U}

MVFR0\+: Divide bits Position 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01754}{1754}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga167be203091e6cc7d00ad40ca48c4396}\label{group__CMSIS__CORE_ga167be203091e6cc7d00ad40ca48c4396} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Divide\_Pos@{FPU\_MVFR0\_Divide\_Pos}}
\index{FPU\_MVFR0\_Divide\_Pos@{FPU\_MVFR0\_Divide\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Divide\_Pos}{FPU\_MVFR0\_Divide\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Divide\+\_\+\+Pos~16U}

MVFR0\+: Divide bits Position 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01754}{1754}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga167be203091e6cc7d00ad40ca48c4396}\label{group__CMSIS__CORE_ga167be203091e6cc7d00ad40ca48c4396} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Divide\_Pos@{FPU\_MVFR0\_Divide\_Pos}}
\index{FPU\_MVFR0\_Divide\_Pos@{FPU\_MVFR0\_Divide\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Divide\_Pos}{FPU\_MVFR0\_Divide\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Divide\+\_\+\+Pos~16U}

MVFR0\+: Divide bits Position 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01370}{1370}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga167be203091e6cc7d00ad40ca48c4396}\label{group__CMSIS__CORE_ga167be203091e6cc7d00ad40ca48c4396} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Divide\_Pos@{FPU\_MVFR0\_Divide\_Pos}}
\index{FPU\_MVFR0\_Divide\_Pos@{FPU\_MVFR0\_Divide\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Divide\_Pos}{FPU\_MVFR0\_Divide\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Divide\+\_\+\+Pos~16U}

MVFR0\+: Divide bits Position 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01593}{1593}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga3f2c8c6c759ffe70f548a165602ea901}\label{group__CMSIS__CORE_ga3f2c8c6c759ffe70f548a165602ea901} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Double\_precision\_Msk@{FPU\_MVFR0\_Double\_precision\_Msk}}
\index{FPU\_MVFR0\_Double\_precision\_Msk@{FPU\_MVFR0\_Double\_precision\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Double\_precision\_Msk}{FPU\_MVFR0\_Double\_precision\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Double\+\_\+precision\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga461e26147be0c39402a78cb6249e8f84}{FPU\+\_\+\+MVFR0\+\_\+\+Double\+\_\+precision\+\_\+\+Pos}})}

MVFR0\+: Double-\/precision bits Mask 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01842}{1842}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga3f2c8c6c759ffe70f548a165602ea901}\label{group__CMSIS__CORE_ga3f2c8c6c759ffe70f548a165602ea901} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Double\_precision\_Msk@{FPU\_MVFR0\_Double\_precision\_Msk}}
\index{FPU\_MVFR0\_Double\_precision\_Msk@{FPU\_MVFR0\_Double\_precision\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Double\_precision\_Msk}{FPU\_MVFR0\_Double\_precision\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Double\+\_\+precision\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga461e26147be0c39402a78cb6249e8f84}{FPU\+\_\+\+MVFR0\+\_\+\+Double\+\_\+precision\+\_\+\+Pos}})}

MVFR0\+: Double-\/precision bits Mask 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01686}{1686}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga3f2c8c6c759ffe70f548a165602ea901}\label{group__CMSIS__CORE_ga3f2c8c6c759ffe70f548a165602ea901} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Double\_precision\_Msk@{FPU\_MVFR0\_Double\_precision\_Msk}}
\index{FPU\_MVFR0\_Double\_precision\_Msk@{FPU\_MVFR0\_Double\_precision\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Double\_precision\_Msk}{FPU\_MVFR0\_Double\_precision\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Double\+\_\+precision\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga461e26147be0c39402a78cb6249e8f84}{FPU\+\_\+\+MVFR0\+\_\+\+Double\+\_\+precision\+\_\+\+Pos}})}

MVFR0\+: Double-\/precision bits Mask 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01761}{1761}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga3f2c8c6c759ffe70f548a165602ea901}\label{group__CMSIS__CORE_ga3f2c8c6c759ffe70f548a165602ea901} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Double\_precision\_Msk@{FPU\_MVFR0\_Double\_precision\_Msk}}
\index{FPU\_MVFR0\_Double\_precision\_Msk@{FPU\_MVFR0\_Double\_precision\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Double\_precision\_Msk}{FPU\_MVFR0\_Double\_precision\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Double\+\_\+precision\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga461e26147be0c39402a78cb6249e8f84}{FPU\+\_\+\+MVFR0\+\_\+\+Double\+\_\+precision\+\_\+\+Pos}})}

MVFR0\+: Double-\/precision bits Mask 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01761}{1761}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga3f2c8c6c759ffe70f548a165602ea901}\label{group__CMSIS__CORE_ga3f2c8c6c759ffe70f548a165602ea901} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Double\_precision\_Msk@{FPU\_MVFR0\_Double\_precision\_Msk}}
\index{FPU\_MVFR0\_Double\_precision\_Msk@{FPU\_MVFR0\_Double\_precision\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Double\_precision\_Msk}{FPU\_MVFR0\_Double\_precision\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Double\+\_\+precision\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga461e26147be0c39402a78cb6249e8f84}{FPU\+\_\+\+MVFR0\+\_\+\+Double\+\_\+precision\+\_\+\+Pos}})}

MVFR0\+: Double-\/precision bits Mask 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01377}{1377}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga3f2c8c6c759ffe70f548a165602ea901}\label{group__CMSIS__CORE_ga3f2c8c6c759ffe70f548a165602ea901} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Double\_precision\_Msk@{FPU\_MVFR0\_Double\_precision\_Msk}}
\index{FPU\_MVFR0\_Double\_precision\_Msk@{FPU\_MVFR0\_Double\_precision\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Double\_precision\_Msk}{FPU\_MVFR0\_Double\_precision\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Double\+\_\+precision\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga461e26147be0c39402a78cb6249e8f84}{FPU\+\_\+\+MVFR0\+\_\+\+Double\+\_\+precision\+\_\+\+Pos}})}

MVFR0\+: Double-\/precision bits Mask 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01600}{1600}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga461e26147be0c39402a78cb6249e8f84}\label{group__CMSIS__CORE_ga461e26147be0c39402a78cb6249e8f84} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Double\_precision\_Pos@{FPU\_MVFR0\_Double\_precision\_Pos}}
\index{FPU\_MVFR0\_Double\_precision\_Pos@{FPU\_MVFR0\_Double\_precision\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Double\_precision\_Pos}{FPU\_MVFR0\_Double\_precision\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Double\+\_\+precision\+\_\+\+Pos~8U}

MVFR0\+: Double-\/precision bits Position 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01841}{1841}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga461e26147be0c39402a78cb6249e8f84}\label{group__CMSIS__CORE_ga461e26147be0c39402a78cb6249e8f84} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Double\_precision\_Pos@{FPU\_MVFR0\_Double\_precision\_Pos}}
\index{FPU\_MVFR0\_Double\_precision\_Pos@{FPU\_MVFR0\_Double\_precision\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Double\_precision\_Pos}{FPU\_MVFR0\_Double\_precision\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Double\+\_\+precision\+\_\+\+Pos~8U}

MVFR0\+: Double-\/precision bits Position 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01685}{1685}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga461e26147be0c39402a78cb6249e8f84}\label{group__CMSIS__CORE_ga461e26147be0c39402a78cb6249e8f84} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Double\_precision\_Pos@{FPU\_MVFR0\_Double\_precision\_Pos}}
\index{FPU\_MVFR0\_Double\_precision\_Pos@{FPU\_MVFR0\_Double\_precision\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Double\_precision\_Pos}{FPU\_MVFR0\_Double\_precision\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Double\+\_\+precision\+\_\+\+Pos~8U}

MVFR0\+: Double-\/precision bits Position 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01760}{1760}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga461e26147be0c39402a78cb6249e8f84}\label{group__CMSIS__CORE_ga461e26147be0c39402a78cb6249e8f84} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Double\_precision\_Pos@{FPU\_MVFR0\_Double\_precision\_Pos}}
\index{FPU\_MVFR0\_Double\_precision\_Pos@{FPU\_MVFR0\_Double\_precision\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Double\_precision\_Pos}{FPU\_MVFR0\_Double\_precision\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Double\+\_\+precision\+\_\+\+Pos~8U}

MVFR0\+: Double-\/precision bits Position 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01760}{1760}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga461e26147be0c39402a78cb6249e8f84}\label{group__CMSIS__CORE_ga461e26147be0c39402a78cb6249e8f84} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Double\_precision\_Pos@{FPU\_MVFR0\_Double\_precision\_Pos}}
\index{FPU\_MVFR0\_Double\_precision\_Pos@{FPU\_MVFR0\_Double\_precision\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Double\_precision\_Pos}{FPU\_MVFR0\_Double\_precision\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Double\+\_\+precision\+\_\+\+Pos~8U}

MVFR0\+: Double-\/precision bits Position 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01376}{1376}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga461e26147be0c39402a78cb6249e8f84}\label{group__CMSIS__CORE_ga461e26147be0c39402a78cb6249e8f84} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Double\_precision\_Pos@{FPU\_MVFR0\_Double\_precision\_Pos}}
\index{FPU\_MVFR0\_Double\_precision\_Pos@{FPU\_MVFR0\_Double\_precision\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Double\_precision\_Pos}{FPU\_MVFR0\_Double\_precision\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Double\+\_\+precision\+\_\+\+Pos~8U}

MVFR0\+: Double-\/precision bits Position 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01599}{1599}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga29bbddd679e821e050699fda23e6c85e}\label{group__CMSIS__CORE_ga29bbddd679e821e050699fda23e6c85e} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_FP\_excep\_trapping\_Msk@{FPU\_MVFR0\_FP\_excep\_trapping\_Msk}}
\index{FPU\_MVFR0\_FP\_excep\_trapping\_Msk@{FPU\_MVFR0\_FP\_excep\_trapping\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_FP\_excep\_trapping\_Msk}{FPU\_MVFR0\_FP\_excep\_trapping\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+excep\+\_\+trapping\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga5c0715c41c4470f8bb0b6dcd34707f1c}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+excep\+\_\+trapping\+\_\+\+Pos}})}

MVFR0\+: FP exception trapping bits Mask 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01839}{1839}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga29bbddd679e821e050699fda23e6c85e}\label{group__CMSIS__CORE_ga29bbddd679e821e050699fda23e6c85e} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_FP\_excep\_trapping\_Msk@{FPU\_MVFR0\_FP\_excep\_trapping\_Msk}}
\index{FPU\_MVFR0\_FP\_excep\_trapping\_Msk@{FPU\_MVFR0\_FP\_excep\_trapping\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_FP\_excep\_trapping\_Msk}{FPU\_MVFR0\_FP\_excep\_trapping\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+excep\+\_\+trapping\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga5c0715c41c4470f8bb0b6dcd34707f1c}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+excep\+\_\+trapping\+\_\+\+Pos}})}

MVFR0\+: FP exception trapping bits Mask 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01683}{1683}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga29bbddd679e821e050699fda23e6c85e}\label{group__CMSIS__CORE_ga29bbddd679e821e050699fda23e6c85e} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_FP\_excep\_trapping\_Msk@{FPU\_MVFR0\_FP\_excep\_trapping\_Msk}}
\index{FPU\_MVFR0\_FP\_excep\_trapping\_Msk@{FPU\_MVFR0\_FP\_excep\_trapping\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_FP\_excep\_trapping\_Msk}{FPU\_MVFR0\_FP\_excep\_trapping\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+excep\+\_\+trapping\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga5c0715c41c4470f8bb0b6dcd34707f1c}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+excep\+\_\+trapping\+\_\+\+Pos}})}

MVFR0\+: FP exception trapping bits Mask 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01758}{1758}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga29bbddd679e821e050699fda23e6c85e}\label{group__CMSIS__CORE_ga29bbddd679e821e050699fda23e6c85e} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_FP\_excep\_trapping\_Msk@{FPU\_MVFR0\_FP\_excep\_trapping\_Msk}}
\index{FPU\_MVFR0\_FP\_excep\_trapping\_Msk@{FPU\_MVFR0\_FP\_excep\_trapping\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_FP\_excep\_trapping\_Msk}{FPU\_MVFR0\_FP\_excep\_trapping\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+excep\+\_\+trapping\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga5c0715c41c4470f8bb0b6dcd34707f1c}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+excep\+\_\+trapping\+\_\+\+Pos}})}

MVFR0\+: FP exception trapping bits Mask 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01758}{1758}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga29bbddd679e821e050699fda23e6c85e}\label{group__CMSIS__CORE_ga29bbddd679e821e050699fda23e6c85e} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_FP\_excep\_trapping\_Msk@{FPU\_MVFR0\_FP\_excep\_trapping\_Msk}}
\index{FPU\_MVFR0\_FP\_excep\_trapping\_Msk@{FPU\_MVFR0\_FP\_excep\_trapping\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_FP\_excep\_trapping\_Msk}{FPU\_MVFR0\_FP\_excep\_trapping\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+excep\+\_\+trapping\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga5c0715c41c4470f8bb0b6dcd34707f1c}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+excep\+\_\+trapping\+\_\+\+Pos}})}

MVFR0\+: FP exception trapping bits Mask 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01374}{1374}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga29bbddd679e821e050699fda23e6c85e}\label{group__CMSIS__CORE_ga29bbddd679e821e050699fda23e6c85e} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_FP\_excep\_trapping\_Msk@{FPU\_MVFR0\_FP\_excep\_trapping\_Msk}}
\index{FPU\_MVFR0\_FP\_excep\_trapping\_Msk@{FPU\_MVFR0\_FP\_excep\_trapping\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_FP\_excep\_trapping\_Msk}{FPU\_MVFR0\_FP\_excep\_trapping\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+excep\+\_\+trapping\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga5c0715c41c4470f8bb0b6dcd34707f1c}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+excep\+\_\+trapping\+\_\+\+Pos}})}

MVFR0\+: FP exception trapping bits Mask 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01597}{1597}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga5c0715c41c4470f8bb0b6dcd34707f1c}\label{group__CMSIS__CORE_ga5c0715c41c4470f8bb0b6dcd34707f1c} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_FP\_excep\_trapping\_Pos@{FPU\_MVFR0\_FP\_excep\_trapping\_Pos}}
\index{FPU\_MVFR0\_FP\_excep\_trapping\_Pos@{FPU\_MVFR0\_FP\_excep\_trapping\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_FP\_excep\_trapping\_Pos}{FPU\_MVFR0\_FP\_excep\_trapping\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+excep\+\_\+trapping\+\_\+\+Pos~12U}

MVFR0\+: FP exception trapping bits Position 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01838}{1838}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga5c0715c41c4470f8bb0b6dcd34707f1c}\label{group__CMSIS__CORE_ga5c0715c41c4470f8bb0b6dcd34707f1c} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_FP\_excep\_trapping\_Pos@{FPU\_MVFR0\_FP\_excep\_trapping\_Pos}}
\index{FPU\_MVFR0\_FP\_excep\_trapping\_Pos@{FPU\_MVFR0\_FP\_excep\_trapping\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_FP\_excep\_trapping\_Pos}{FPU\_MVFR0\_FP\_excep\_trapping\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+excep\+\_\+trapping\+\_\+\+Pos~12U}

MVFR0\+: FP exception trapping bits Position 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01682}{1682}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga5c0715c41c4470f8bb0b6dcd34707f1c}\label{group__CMSIS__CORE_ga5c0715c41c4470f8bb0b6dcd34707f1c} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_FP\_excep\_trapping\_Pos@{FPU\_MVFR0\_FP\_excep\_trapping\_Pos}}
\index{FPU\_MVFR0\_FP\_excep\_trapping\_Pos@{FPU\_MVFR0\_FP\_excep\_trapping\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_FP\_excep\_trapping\_Pos}{FPU\_MVFR0\_FP\_excep\_trapping\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+excep\+\_\+trapping\+\_\+\+Pos~12U}

MVFR0\+: FP exception trapping bits Position 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01757}{1757}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga5c0715c41c4470f8bb0b6dcd34707f1c}\label{group__CMSIS__CORE_ga5c0715c41c4470f8bb0b6dcd34707f1c} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_FP\_excep\_trapping\_Pos@{FPU\_MVFR0\_FP\_excep\_trapping\_Pos}}
\index{FPU\_MVFR0\_FP\_excep\_trapping\_Pos@{FPU\_MVFR0\_FP\_excep\_trapping\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_FP\_excep\_trapping\_Pos}{FPU\_MVFR0\_FP\_excep\_trapping\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+excep\+\_\+trapping\+\_\+\+Pos~12U}

MVFR0\+: FP exception trapping bits Position 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01757}{1757}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga5c0715c41c4470f8bb0b6dcd34707f1c}\label{group__CMSIS__CORE_ga5c0715c41c4470f8bb0b6dcd34707f1c} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_FP\_excep\_trapping\_Pos@{FPU\_MVFR0\_FP\_excep\_trapping\_Pos}}
\index{FPU\_MVFR0\_FP\_excep\_trapping\_Pos@{FPU\_MVFR0\_FP\_excep\_trapping\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_FP\_excep\_trapping\_Pos}{FPU\_MVFR0\_FP\_excep\_trapping\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+excep\+\_\+trapping\+\_\+\+Pos~12U}

MVFR0\+: FP exception trapping bits Position 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01373}{1373}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga5c0715c41c4470f8bb0b6dcd34707f1c}\label{group__CMSIS__CORE_ga5c0715c41c4470f8bb0b6dcd34707f1c} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_FP\_excep\_trapping\_Pos@{FPU\_MVFR0\_FP\_excep\_trapping\_Pos}}
\index{FPU\_MVFR0\_FP\_excep\_trapping\_Pos@{FPU\_MVFR0\_FP\_excep\_trapping\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_FP\_excep\_trapping\_Pos}{FPU\_MVFR0\_FP\_excep\_trapping\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+excep\+\_\+trapping\+\_\+\+Pos~12U}

MVFR0\+: FP exception trapping bits Position 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01596}{1596}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_gae6dc9339ac72227d5d54360bb9fbef1b}\label{group__CMSIS__CORE_gae6dc9339ac72227d5d54360bb9fbef1b} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_FP\_rounding\_modes\_Msk@{FPU\_MVFR0\_FP\_rounding\_modes\_Msk}}
\index{FPU\_MVFR0\_FP\_rounding\_modes\_Msk@{FPU\_MVFR0\_FP\_rounding\_modes\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_FP\_rounding\_modes\_Msk}{FPU\_MVFR0\_FP\_rounding\_modes\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+rounding\+\_\+modes\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga1ebcc9076f08013f0ea814540df03e82}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+rounding\+\_\+modes\+\_\+\+Pos}})}

MVFR0\+: FP rounding modes bits Mask 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01827}{1827}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gae6dc9339ac72227d5d54360bb9fbef1b}\label{group__CMSIS__CORE_gae6dc9339ac72227d5d54360bb9fbef1b} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_FP\_rounding\_modes\_Msk@{FPU\_MVFR0\_FP\_rounding\_modes\_Msk}}
\index{FPU\_MVFR0\_FP\_rounding\_modes\_Msk@{FPU\_MVFR0\_FP\_rounding\_modes\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_FP\_rounding\_modes\_Msk}{FPU\_MVFR0\_FP\_rounding\_modes\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+rounding\+\_\+modes\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga1ebcc9076f08013f0ea814540df03e82}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+rounding\+\_\+modes\+\_\+\+Pos}})}

MVFR0\+: FP rounding modes bits Mask 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01671}{1671}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gae6dc9339ac72227d5d54360bb9fbef1b}\label{group__CMSIS__CORE_gae6dc9339ac72227d5d54360bb9fbef1b} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_FP\_rounding\_modes\_Msk@{FPU\_MVFR0\_FP\_rounding\_modes\_Msk}}
\index{FPU\_MVFR0\_FP\_rounding\_modes\_Msk@{FPU\_MVFR0\_FP\_rounding\_modes\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_FP\_rounding\_modes\_Msk}{FPU\_MVFR0\_FP\_rounding\_modes\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+rounding\+\_\+modes\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga1ebcc9076f08013f0ea814540df03e82}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+rounding\+\_\+modes\+\_\+\+Pos}})}

MVFR0\+: FP rounding modes bits Mask 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01746}{1746}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_gae6dc9339ac72227d5d54360bb9fbef1b}\label{group__CMSIS__CORE_gae6dc9339ac72227d5d54360bb9fbef1b} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_FP\_rounding\_modes\_Msk@{FPU\_MVFR0\_FP\_rounding\_modes\_Msk}}
\index{FPU\_MVFR0\_FP\_rounding\_modes\_Msk@{FPU\_MVFR0\_FP\_rounding\_modes\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_FP\_rounding\_modes\_Msk}{FPU\_MVFR0\_FP\_rounding\_modes\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+rounding\+\_\+modes\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga1ebcc9076f08013f0ea814540df03e82}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+rounding\+\_\+modes\+\_\+\+Pos}})}

MVFR0\+: FP rounding modes bits Mask 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01746}{1746}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_gae6dc9339ac72227d5d54360bb9fbef1b}\label{group__CMSIS__CORE_gae6dc9339ac72227d5d54360bb9fbef1b} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_FP\_rounding\_modes\_Msk@{FPU\_MVFR0\_FP\_rounding\_modes\_Msk}}
\index{FPU\_MVFR0\_FP\_rounding\_modes\_Msk@{FPU\_MVFR0\_FP\_rounding\_modes\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_FP\_rounding\_modes\_Msk}{FPU\_MVFR0\_FP\_rounding\_modes\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+rounding\+\_\+modes\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga1ebcc9076f08013f0ea814540df03e82}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+rounding\+\_\+modes\+\_\+\+Pos}})}

MVFR0\+: FP rounding modes bits Mask 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01362}{1362}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_gae6dc9339ac72227d5d54360bb9fbef1b}\label{group__CMSIS__CORE_gae6dc9339ac72227d5d54360bb9fbef1b} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_FP\_rounding\_modes\_Msk@{FPU\_MVFR0\_FP\_rounding\_modes\_Msk}}
\index{FPU\_MVFR0\_FP\_rounding\_modes\_Msk@{FPU\_MVFR0\_FP\_rounding\_modes\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_FP\_rounding\_modes\_Msk}{FPU\_MVFR0\_FP\_rounding\_modes\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+rounding\+\_\+modes\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga1ebcc9076f08013f0ea814540df03e82}{FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+rounding\+\_\+modes\+\_\+\+Pos}})}

MVFR0\+: FP rounding modes bits Mask 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01585}{1585}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga1ebcc9076f08013f0ea814540df03e82}\label{group__CMSIS__CORE_ga1ebcc9076f08013f0ea814540df03e82} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_FP\_rounding\_modes\_Pos@{FPU\_MVFR0\_FP\_rounding\_modes\_Pos}}
\index{FPU\_MVFR0\_FP\_rounding\_modes\_Pos@{FPU\_MVFR0\_FP\_rounding\_modes\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_FP\_rounding\_modes\_Pos}{FPU\_MVFR0\_FP\_rounding\_modes\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+rounding\+\_\+modes\+\_\+\+Pos~28U}

MVFR0\+: FP rounding modes bits Position 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01826}{1826}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga1ebcc9076f08013f0ea814540df03e82}\label{group__CMSIS__CORE_ga1ebcc9076f08013f0ea814540df03e82} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_FP\_rounding\_modes\_Pos@{FPU\_MVFR0\_FP\_rounding\_modes\_Pos}}
\index{FPU\_MVFR0\_FP\_rounding\_modes\_Pos@{FPU\_MVFR0\_FP\_rounding\_modes\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_FP\_rounding\_modes\_Pos}{FPU\_MVFR0\_FP\_rounding\_modes\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+rounding\+\_\+modes\+\_\+\+Pos~28U}

MVFR0\+: FP rounding modes bits Position 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01670}{1670}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga1ebcc9076f08013f0ea814540df03e82}\label{group__CMSIS__CORE_ga1ebcc9076f08013f0ea814540df03e82} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_FP\_rounding\_modes\_Pos@{FPU\_MVFR0\_FP\_rounding\_modes\_Pos}}
\index{FPU\_MVFR0\_FP\_rounding\_modes\_Pos@{FPU\_MVFR0\_FP\_rounding\_modes\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_FP\_rounding\_modes\_Pos}{FPU\_MVFR0\_FP\_rounding\_modes\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+rounding\+\_\+modes\+\_\+\+Pos~28U}

MVFR0\+: FP rounding modes bits Position 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01745}{1745}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga1ebcc9076f08013f0ea814540df03e82}\label{group__CMSIS__CORE_ga1ebcc9076f08013f0ea814540df03e82} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_FP\_rounding\_modes\_Pos@{FPU\_MVFR0\_FP\_rounding\_modes\_Pos}}
\index{FPU\_MVFR0\_FP\_rounding\_modes\_Pos@{FPU\_MVFR0\_FP\_rounding\_modes\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_FP\_rounding\_modes\_Pos}{FPU\_MVFR0\_FP\_rounding\_modes\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+rounding\+\_\+modes\+\_\+\+Pos~28U}

MVFR0\+: FP rounding modes bits Position 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01745}{1745}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga1ebcc9076f08013f0ea814540df03e82}\label{group__CMSIS__CORE_ga1ebcc9076f08013f0ea814540df03e82} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_FP\_rounding\_modes\_Pos@{FPU\_MVFR0\_FP\_rounding\_modes\_Pos}}
\index{FPU\_MVFR0\_FP\_rounding\_modes\_Pos@{FPU\_MVFR0\_FP\_rounding\_modes\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_FP\_rounding\_modes\_Pos}{FPU\_MVFR0\_FP\_rounding\_modes\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+rounding\+\_\+modes\+\_\+\+Pos~28U}

MVFR0\+: FP rounding modes bits Position 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01361}{1361}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga1ebcc9076f08013f0ea814540df03e82}\label{group__CMSIS__CORE_ga1ebcc9076f08013f0ea814540df03e82} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_FP\_rounding\_modes\_Pos@{FPU\_MVFR0\_FP\_rounding\_modes\_Pos}}
\index{FPU\_MVFR0\_FP\_rounding\_modes\_Pos@{FPU\_MVFR0\_FP\_rounding\_modes\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_FP\_rounding\_modes\_Pos}{FPU\_MVFR0\_FP\_rounding\_modes\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+FP\+\_\+rounding\+\_\+modes\+\_\+\+Pos~28U}

MVFR0\+: FP rounding modes bits Position 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01584}{1584}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_gabf261a72023fdfc64f32c6b21d55c5b9}\label{group__CMSIS__CORE_gabf261a72023fdfc64f32c6b21d55c5b9} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Short\_vectors\_Msk@{FPU\_MVFR0\_Short\_vectors\_Msk}}
\index{FPU\_MVFR0\_Short\_vectors\_Msk@{FPU\_MVFR0\_Short\_vectors\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Short\_vectors\_Msk}{FPU\_MVFR0\_Short\_vectors\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Short\+\_\+vectors\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gabbf83a918536ebf10889cee71a0404c7}{FPU\+\_\+\+MVFR0\+\_\+\+Short\+\_\+vectors\+\_\+\+Pos}})}

MVFR0\+: Short vectors bits Mask 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01830}{1830}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gabf261a72023fdfc64f32c6b21d55c5b9}\label{group__CMSIS__CORE_gabf261a72023fdfc64f32c6b21d55c5b9} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Short\_vectors\_Msk@{FPU\_MVFR0\_Short\_vectors\_Msk}}
\index{FPU\_MVFR0\_Short\_vectors\_Msk@{FPU\_MVFR0\_Short\_vectors\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Short\_vectors\_Msk}{FPU\_MVFR0\_Short\_vectors\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Short\+\_\+vectors\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gabbf83a918536ebf10889cee71a0404c7}{FPU\+\_\+\+MVFR0\+\_\+\+Short\+\_\+vectors\+\_\+\+Pos}})}

MVFR0\+: Short vectors bits Mask 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01674}{1674}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gabf261a72023fdfc64f32c6b21d55c5b9}\label{group__CMSIS__CORE_gabf261a72023fdfc64f32c6b21d55c5b9} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Short\_vectors\_Msk@{FPU\_MVFR0\_Short\_vectors\_Msk}}
\index{FPU\_MVFR0\_Short\_vectors\_Msk@{FPU\_MVFR0\_Short\_vectors\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Short\_vectors\_Msk}{FPU\_MVFR0\_Short\_vectors\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Short\+\_\+vectors\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gabbf83a918536ebf10889cee71a0404c7}{FPU\+\_\+\+MVFR0\+\_\+\+Short\+\_\+vectors\+\_\+\+Pos}})}

MVFR0\+: Short vectors bits Mask 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01749}{1749}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_gabf261a72023fdfc64f32c6b21d55c5b9}\label{group__CMSIS__CORE_gabf261a72023fdfc64f32c6b21d55c5b9} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Short\_vectors\_Msk@{FPU\_MVFR0\_Short\_vectors\_Msk}}
\index{FPU\_MVFR0\_Short\_vectors\_Msk@{FPU\_MVFR0\_Short\_vectors\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Short\_vectors\_Msk}{FPU\_MVFR0\_Short\_vectors\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Short\+\_\+vectors\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gabbf83a918536ebf10889cee71a0404c7}{FPU\+\_\+\+MVFR0\+\_\+\+Short\+\_\+vectors\+\_\+\+Pos}})}

MVFR0\+: Short vectors bits Mask 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01749}{1749}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_gabf261a72023fdfc64f32c6b21d55c5b9}\label{group__CMSIS__CORE_gabf261a72023fdfc64f32c6b21d55c5b9} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Short\_vectors\_Msk@{FPU\_MVFR0\_Short\_vectors\_Msk}}
\index{FPU\_MVFR0\_Short\_vectors\_Msk@{FPU\_MVFR0\_Short\_vectors\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Short\_vectors\_Msk}{FPU\_MVFR0\_Short\_vectors\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Short\+\_\+vectors\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gabbf83a918536ebf10889cee71a0404c7}{FPU\+\_\+\+MVFR0\+\_\+\+Short\+\_\+vectors\+\_\+\+Pos}})}

MVFR0\+: Short vectors bits Mask 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01365}{1365}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_gabf261a72023fdfc64f32c6b21d55c5b9}\label{group__CMSIS__CORE_gabf261a72023fdfc64f32c6b21d55c5b9} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Short\_vectors\_Msk@{FPU\_MVFR0\_Short\_vectors\_Msk}}
\index{FPU\_MVFR0\_Short\_vectors\_Msk@{FPU\_MVFR0\_Short\_vectors\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Short\_vectors\_Msk}{FPU\_MVFR0\_Short\_vectors\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Short\+\_\+vectors\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gabbf83a918536ebf10889cee71a0404c7}{FPU\+\_\+\+MVFR0\+\_\+\+Short\+\_\+vectors\+\_\+\+Pos}})}

MVFR0\+: Short vectors bits Mask 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01588}{1588}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_gabbf83a918536ebf10889cee71a0404c7}\label{group__CMSIS__CORE_gabbf83a918536ebf10889cee71a0404c7} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Short\_vectors\_Pos@{FPU\_MVFR0\_Short\_vectors\_Pos}}
\index{FPU\_MVFR0\_Short\_vectors\_Pos@{FPU\_MVFR0\_Short\_vectors\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Short\_vectors\_Pos}{FPU\_MVFR0\_Short\_vectors\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Short\+\_\+vectors\+\_\+\+Pos~24U}

MVFR0\+: Short vectors bits Position 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01829}{1829}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gabbf83a918536ebf10889cee71a0404c7}\label{group__CMSIS__CORE_gabbf83a918536ebf10889cee71a0404c7} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Short\_vectors\_Pos@{FPU\_MVFR0\_Short\_vectors\_Pos}}
\index{FPU\_MVFR0\_Short\_vectors\_Pos@{FPU\_MVFR0\_Short\_vectors\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Short\_vectors\_Pos}{FPU\_MVFR0\_Short\_vectors\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Short\+\_\+vectors\+\_\+\+Pos~24U}

MVFR0\+: Short vectors bits Position 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01673}{1673}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gabbf83a918536ebf10889cee71a0404c7}\label{group__CMSIS__CORE_gabbf83a918536ebf10889cee71a0404c7} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Short\_vectors\_Pos@{FPU\_MVFR0\_Short\_vectors\_Pos}}
\index{FPU\_MVFR0\_Short\_vectors\_Pos@{FPU\_MVFR0\_Short\_vectors\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Short\_vectors\_Pos}{FPU\_MVFR0\_Short\_vectors\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Short\+\_\+vectors\+\_\+\+Pos~24U}

MVFR0\+: Short vectors bits Position 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01748}{1748}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_gabbf83a918536ebf10889cee71a0404c7}\label{group__CMSIS__CORE_gabbf83a918536ebf10889cee71a0404c7} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Short\_vectors\_Pos@{FPU\_MVFR0\_Short\_vectors\_Pos}}
\index{FPU\_MVFR0\_Short\_vectors\_Pos@{FPU\_MVFR0\_Short\_vectors\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Short\_vectors\_Pos}{FPU\_MVFR0\_Short\_vectors\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Short\+\_\+vectors\+\_\+\+Pos~24U}

MVFR0\+: Short vectors bits Position 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01748}{1748}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_gabbf83a918536ebf10889cee71a0404c7}\label{group__CMSIS__CORE_gabbf83a918536ebf10889cee71a0404c7} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Short\_vectors\_Pos@{FPU\_MVFR0\_Short\_vectors\_Pos}}
\index{FPU\_MVFR0\_Short\_vectors\_Pos@{FPU\_MVFR0\_Short\_vectors\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Short\_vectors\_Pos}{FPU\_MVFR0\_Short\_vectors\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Short\+\_\+vectors\+\_\+\+Pos~24U}

MVFR0\+: Short vectors bits Position 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01364}{1364}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_gabbf83a918536ebf10889cee71a0404c7}\label{group__CMSIS__CORE_gabbf83a918536ebf10889cee71a0404c7} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Short\_vectors\_Pos@{FPU\_MVFR0\_Short\_vectors\_Pos}}
\index{FPU\_MVFR0\_Short\_vectors\_Pos@{FPU\_MVFR0\_Short\_vectors\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Short\_vectors\_Pos}{FPU\_MVFR0\_Short\_vectors\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Short\+\_\+vectors\+\_\+\+Pos~24U}

MVFR0\+: Short vectors bits Position 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01587}{1587}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga95008f205c9d25e4ffebdbdc50d5ae44}\label{group__CMSIS__CORE_ga95008f205c9d25e4ffebdbdc50d5ae44} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Single\_precision\_Msk@{FPU\_MVFR0\_Single\_precision\_Msk}}
\index{FPU\_MVFR0\_Single\_precision\_Msk@{FPU\_MVFR0\_Single\_precision\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Single\_precision\_Msk}{FPU\_MVFR0\_Single\_precision\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Single\+\_\+precision\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga1b4e9fe31992b1495c7a158747d42571}{FPU\+\_\+\+MVFR0\+\_\+\+Single\+\_\+precision\+\_\+\+Pos}})}

MVFR0\+: Single-\/precision bits Mask 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01845}{1845}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga95008f205c9d25e4ffebdbdc50d5ae44}\label{group__CMSIS__CORE_ga95008f205c9d25e4ffebdbdc50d5ae44} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Single\_precision\_Msk@{FPU\_MVFR0\_Single\_precision\_Msk}}
\index{FPU\_MVFR0\_Single\_precision\_Msk@{FPU\_MVFR0\_Single\_precision\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Single\_precision\_Msk}{FPU\_MVFR0\_Single\_precision\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Single\+\_\+precision\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga1b4e9fe31992b1495c7a158747d42571}{FPU\+\_\+\+MVFR0\+\_\+\+Single\+\_\+precision\+\_\+\+Pos}})}

MVFR0\+: Single-\/precision bits Mask 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01689}{1689}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga95008f205c9d25e4ffebdbdc50d5ae44}\label{group__CMSIS__CORE_ga95008f205c9d25e4ffebdbdc50d5ae44} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Single\_precision\_Msk@{FPU\_MVFR0\_Single\_precision\_Msk}}
\index{FPU\_MVFR0\_Single\_precision\_Msk@{FPU\_MVFR0\_Single\_precision\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Single\_precision\_Msk}{FPU\_MVFR0\_Single\_precision\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Single\+\_\+precision\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga1b4e9fe31992b1495c7a158747d42571}{FPU\+\_\+\+MVFR0\+\_\+\+Single\+\_\+precision\+\_\+\+Pos}})}

MVFR0\+: Single-\/precision bits Mask 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01764}{1764}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga95008f205c9d25e4ffebdbdc50d5ae44}\label{group__CMSIS__CORE_ga95008f205c9d25e4ffebdbdc50d5ae44} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Single\_precision\_Msk@{FPU\_MVFR0\_Single\_precision\_Msk}}
\index{FPU\_MVFR0\_Single\_precision\_Msk@{FPU\_MVFR0\_Single\_precision\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Single\_precision\_Msk}{FPU\_MVFR0\_Single\_precision\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Single\+\_\+precision\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga1b4e9fe31992b1495c7a158747d42571}{FPU\+\_\+\+MVFR0\+\_\+\+Single\+\_\+precision\+\_\+\+Pos}})}

MVFR0\+: Single-\/precision bits Mask 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01764}{1764}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga95008f205c9d25e4ffebdbdc50d5ae44}\label{group__CMSIS__CORE_ga95008f205c9d25e4ffebdbdc50d5ae44} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Single\_precision\_Msk@{FPU\_MVFR0\_Single\_precision\_Msk}}
\index{FPU\_MVFR0\_Single\_precision\_Msk@{FPU\_MVFR0\_Single\_precision\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Single\_precision\_Msk}{FPU\_MVFR0\_Single\_precision\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Single\+\_\+precision\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga1b4e9fe31992b1495c7a158747d42571}{FPU\+\_\+\+MVFR0\+\_\+\+Single\+\_\+precision\+\_\+\+Pos}})}

MVFR0\+: Single-\/precision bits Mask 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01380}{1380}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga95008f205c9d25e4ffebdbdc50d5ae44}\label{group__CMSIS__CORE_ga95008f205c9d25e4ffebdbdc50d5ae44} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Single\_precision\_Msk@{FPU\_MVFR0\_Single\_precision\_Msk}}
\index{FPU\_MVFR0\_Single\_precision\_Msk@{FPU\_MVFR0\_Single\_precision\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Single\_precision\_Msk}{FPU\_MVFR0\_Single\_precision\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Single\+\_\+precision\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga1b4e9fe31992b1495c7a158747d42571}{FPU\+\_\+\+MVFR0\+\_\+\+Single\+\_\+precision\+\_\+\+Pos}})}

MVFR0\+: Single-\/precision bits Mask 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01603}{1603}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga1b4e9fe31992b1495c7a158747d42571}\label{group__CMSIS__CORE_ga1b4e9fe31992b1495c7a158747d42571} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Single\_precision\_Pos@{FPU\_MVFR0\_Single\_precision\_Pos}}
\index{FPU\_MVFR0\_Single\_precision\_Pos@{FPU\_MVFR0\_Single\_precision\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Single\_precision\_Pos}{FPU\_MVFR0\_Single\_precision\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Single\+\_\+precision\+\_\+\+Pos~4U}

MVFR0\+: Single-\/precision bits Position 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01844}{1844}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga1b4e9fe31992b1495c7a158747d42571}\label{group__CMSIS__CORE_ga1b4e9fe31992b1495c7a158747d42571} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Single\_precision\_Pos@{FPU\_MVFR0\_Single\_precision\_Pos}}
\index{FPU\_MVFR0\_Single\_precision\_Pos@{FPU\_MVFR0\_Single\_precision\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Single\_precision\_Pos}{FPU\_MVFR0\_Single\_precision\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Single\+\_\+precision\+\_\+\+Pos~4U}

MVFR0\+: Single-\/precision bits Position 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01688}{1688}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga1b4e9fe31992b1495c7a158747d42571}\label{group__CMSIS__CORE_ga1b4e9fe31992b1495c7a158747d42571} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Single\_precision\_Pos@{FPU\_MVFR0\_Single\_precision\_Pos}}
\index{FPU\_MVFR0\_Single\_precision\_Pos@{FPU\_MVFR0\_Single\_precision\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Single\_precision\_Pos}{FPU\_MVFR0\_Single\_precision\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Single\+\_\+precision\+\_\+\+Pos~4U}

MVFR0\+: Single-\/precision bits Position 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01763}{1763}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga1b4e9fe31992b1495c7a158747d42571}\label{group__CMSIS__CORE_ga1b4e9fe31992b1495c7a158747d42571} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Single\_precision\_Pos@{FPU\_MVFR0\_Single\_precision\_Pos}}
\index{FPU\_MVFR0\_Single\_precision\_Pos@{FPU\_MVFR0\_Single\_precision\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Single\_precision\_Pos}{FPU\_MVFR0\_Single\_precision\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Single\+\_\+precision\+\_\+\+Pos~4U}

MVFR0\+: Single-\/precision bits Position 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01763}{1763}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga1b4e9fe31992b1495c7a158747d42571}\label{group__CMSIS__CORE_ga1b4e9fe31992b1495c7a158747d42571} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Single\_precision\_Pos@{FPU\_MVFR0\_Single\_precision\_Pos}}
\index{FPU\_MVFR0\_Single\_precision\_Pos@{FPU\_MVFR0\_Single\_precision\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Single\_precision\_Pos}{FPU\_MVFR0\_Single\_precision\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Single\+\_\+precision\+\_\+\+Pos~4U}

MVFR0\+: Single-\/precision bits Position 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01379}{1379}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga1b4e9fe31992b1495c7a158747d42571}\label{group__CMSIS__CORE_ga1b4e9fe31992b1495c7a158747d42571} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Single\_precision\_Pos@{FPU\_MVFR0\_Single\_precision\_Pos}}
\index{FPU\_MVFR0\_Single\_precision\_Pos@{FPU\_MVFR0\_Single\_precision\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Single\_precision\_Pos}{FPU\_MVFR0\_Single\_precision\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Single\+\_\+precision\+\_\+\+Pos~4U}

MVFR0\+: Single-\/precision bits Position 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01602}{1602}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga3ec0bfec1640bdaf9dff027f275b446d}\label{group__CMSIS__CORE_ga3ec0bfec1640bdaf9dff027f275b446d} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Square\_root\_Msk@{FPU\_MVFR0\_Square\_root\_Msk}}
\index{FPU\_MVFR0\_Square\_root\_Msk@{FPU\_MVFR0\_Square\_root\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Square\_root\_Msk}{FPU\_MVFR0\_Square\_root\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Square\+\_\+root\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga176c85453ba03257bf263adec05f7344}{FPU\+\_\+\+MVFR0\+\_\+\+Square\+\_\+root\+\_\+\+Pos}})}

MVFR0\+: Square root bits Mask 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01833}{1833}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga3ec0bfec1640bdaf9dff027f275b446d}\label{group__CMSIS__CORE_ga3ec0bfec1640bdaf9dff027f275b446d} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Square\_root\_Msk@{FPU\_MVFR0\_Square\_root\_Msk}}
\index{FPU\_MVFR0\_Square\_root\_Msk@{FPU\_MVFR0\_Square\_root\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Square\_root\_Msk}{FPU\_MVFR0\_Square\_root\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Square\+\_\+root\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga176c85453ba03257bf263adec05f7344}{FPU\+\_\+\+MVFR0\+\_\+\+Square\+\_\+root\+\_\+\+Pos}})}

MVFR0\+: Square root bits Mask 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01677}{1677}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga3ec0bfec1640bdaf9dff027f275b446d}\label{group__CMSIS__CORE_ga3ec0bfec1640bdaf9dff027f275b446d} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Square\_root\_Msk@{FPU\_MVFR0\_Square\_root\_Msk}}
\index{FPU\_MVFR0\_Square\_root\_Msk@{FPU\_MVFR0\_Square\_root\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Square\_root\_Msk}{FPU\_MVFR0\_Square\_root\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Square\+\_\+root\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga176c85453ba03257bf263adec05f7344}{FPU\+\_\+\+MVFR0\+\_\+\+Square\+\_\+root\+\_\+\+Pos}})}

MVFR0\+: Square root bits Mask 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01752}{1752}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga3ec0bfec1640bdaf9dff027f275b446d}\label{group__CMSIS__CORE_ga3ec0bfec1640bdaf9dff027f275b446d} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Square\_root\_Msk@{FPU\_MVFR0\_Square\_root\_Msk}}
\index{FPU\_MVFR0\_Square\_root\_Msk@{FPU\_MVFR0\_Square\_root\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Square\_root\_Msk}{FPU\_MVFR0\_Square\_root\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Square\+\_\+root\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga176c85453ba03257bf263adec05f7344}{FPU\+\_\+\+MVFR0\+\_\+\+Square\+\_\+root\+\_\+\+Pos}})}

MVFR0\+: Square root bits Mask 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01752}{1752}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga3ec0bfec1640bdaf9dff027f275b446d}\label{group__CMSIS__CORE_ga3ec0bfec1640bdaf9dff027f275b446d} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Square\_root\_Msk@{FPU\_MVFR0\_Square\_root\_Msk}}
\index{FPU\_MVFR0\_Square\_root\_Msk@{FPU\_MVFR0\_Square\_root\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Square\_root\_Msk}{FPU\_MVFR0\_Square\_root\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Square\+\_\+root\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga176c85453ba03257bf263adec05f7344}{FPU\+\_\+\+MVFR0\+\_\+\+Square\+\_\+root\+\_\+\+Pos}})}

MVFR0\+: Square root bits Mask 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01368}{1368}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga3ec0bfec1640bdaf9dff027f275b446d}\label{group__CMSIS__CORE_ga3ec0bfec1640bdaf9dff027f275b446d} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Square\_root\_Msk@{FPU\_MVFR0\_Square\_root\_Msk}}
\index{FPU\_MVFR0\_Square\_root\_Msk@{FPU\_MVFR0\_Square\_root\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Square\_root\_Msk}{FPU\_MVFR0\_Square\_root\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Square\+\_\+root\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga176c85453ba03257bf263adec05f7344}{FPU\+\_\+\+MVFR0\+\_\+\+Square\+\_\+root\+\_\+\+Pos}})}

MVFR0\+: Square root bits Mask 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01591}{1591}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga176c85453ba03257bf263adec05f7344}\label{group__CMSIS__CORE_ga176c85453ba03257bf263adec05f7344} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Square\_root\_Pos@{FPU\_MVFR0\_Square\_root\_Pos}}
\index{FPU\_MVFR0\_Square\_root\_Pos@{FPU\_MVFR0\_Square\_root\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Square\_root\_Pos}{FPU\_MVFR0\_Square\_root\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Square\+\_\+root\+\_\+\+Pos~20U}

MVFR0\+: Square root bits Position 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01832}{1832}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga176c85453ba03257bf263adec05f7344}\label{group__CMSIS__CORE_ga176c85453ba03257bf263adec05f7344} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Square\_root\_Pos@{FPU\_MVFR0\_Square\_root\_Pos}}
\index{FPU\_MVFR0\_Square\_root\_Pos@{FPU\_MVFR0\_Square\_root\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Square\_root\_Pos}{FPU\_MVFR0\_Square\_root\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Square\+\_\+root\+\_\+\+Pos~20U}

MVFR0\+: Square root bits Position 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01676}{1676}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga176c85453ba03257bf263adec05f7344}\label{group__CMSIS__CORE_ga176c85453ba03257bf263adec05f7344} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Square\_root\_Pos@{FPU\_MVFR0\_Square\_root\_Pos}}
\index{FPU\_MVFR0\_Square\_root\_Pos@{FPU\_MVFR0\_Square\_root\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Square\_root\_Pos}{FPU\_MVFR0\_Square\_root\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Square\+\_\+root\+\_\+\+Pos~20U}

MVFR0\+: Square root bits Position 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01751}{1751}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga176c85453ba03257bf263adec05f7344}\label{group__CMSIS__CORE_ga176c85453ba03257bf263adec05f7344} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Square\_root\_Pos@{FPU\_MVFR0\_Square\_root\_Pos}}
\index{FPU\_MVFR0\_Square\_root\_Pos@{FPU\_MVFR0\_Square\_root\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Square\_root\_Pos}{FPU\_MVFR0\_Square\_root\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Square\+\_\+root\+\_\+\+Pos~20U}

MVFR0\+: Square root bits Position 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01751}{1751}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga176c85453ba03257bf263adec05f7344}\label{group__CMSIS__CORE_ga176c85453ba03257bf263adec05f7344} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Square\_root\_Pos@{FPU\_MVFR0\_Square\_root\_Pos}}
\index{FPU\_MVFR0\_Square\_root\_Pos@{FPU\_MVFR0\_Square\_root\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Square\_root\_Pos}{FPU\_MVFR0\_Square\_root\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Square\+\_\+root\+\_\+\+Pos~20U}

MVFR0\+: Square root bits Position 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01367}{1367}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga176c85453ba03257bf263adec05f7344}\label{group__CMSIS__CORE_ga176c85453ba03257bf263adec05f7344} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR0\_Square\_root\_Pos@{FPU\_MVFR0\_Square\_root\_Pos}}
\index{FPU\_MVFR0\_Square\_root\_Pos@{FPU\_MVFR0\_Square\_root\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR0\_Square\_root\_Pos}{FPU\_MVFR0\_Square\_root\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR0\+\_\+\+Square\+\_\+root\+\_\+\+Pos~20U}

MVFR0\+: Square root bits Position 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01590}{1590}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_gad6af7c4632dba5a417307d456fe9b8a7}\label{group__CMSIS__CORE_gad6af7c4632dba5a417307d456fe9b8a7} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_D\_NaN\_mode\_Msk@{FPU\_MVFR1\_D\_NaN\_mode\_Msk}}
\index{FPU\_MVFR1\_D\_NaN\_mode\_Msk@{FPU\_MVFR1\_D\_NaN\_mode\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_D\_NaN\_mode\_Msk}{FPU\_MVFR1\_D\_NaN\_mode\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+D\+\_\+\+Na\+N\+\_\+mode\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gae34d7ce42e50e2f1ea3e654fd3ba690a}{FPU\+\_\+\+MVFR1\+\_\+\+D\+\_\+\+Na\+N\+\_\+mode\+\_\+\+Pos}})}

MVFR1\+: D\+\_\+\+NaN mode bits Mask 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01858}{1858}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gad6af7c4632dba5a417307d456fe9b8a7}\label{group__CMSIS__CORE_gad6af7c4632dba5a417307d456fe9b8a7} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_D\_NaN\_mode\_Msk@{FPU\_MVFR1\_D\_NaN\_mode\_Msk}}
\index{FPU\_MVFR1\_D\_NaN\_mode\_Msk@{FPU\_MVFR1\_D\_NaN\_mode\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_D\_NaN\_mode\_Msk}{FPU\_MVFR1\_D\_NaN\_mode\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+D\+\_\+\+Na\+N\+\_\+mode\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gae34d7ce42e50e2f1ea3e654fd3ba690a}{FPU\+\_\+\+MVFR1\+\_\+\+D\+\_\+\+Na\+N\+\_\+mode\+\_\+\+Pos}})}

MVFR1\+: D\+\_\+\+NaN mode bits Mask 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01702}{1702}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gad6af7c4632dba5a417307d456fe9b8a7}\label{group__CMSIS__CORE_gad6af7c4632dba5a417307d456fe9b8a7} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_D\_NaN\_mode\_Msk@{FPU\_MVFR1\_D\_NaN\_mode\_Msk}}
\index{FPU\_MVFR1\_D\_NaN\_mode\_Msk@{FPU\_MVFR1\_D\_NaN\_mode\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_D\_NaN\_mode\_Msk}{FPU\_MVFR1\_D\_NaN\_mode\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+D\+\_\+\+Na\+N\+\_\+mode\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gae34d7ce42e50e2f1ea3e654fd3ba690a}{FPU\+\_\+\+MVFR1\+\_\+\+D\+\_\+\+Na\+N\+\_\+mode\+\_\+\+Pos}})}

MVFR1\+: D\+\_\+\+NaN mode bits Mask 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01777}{1777}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_gad6af7c4632dba5a417307d456fe9b8a7}\label{group__CMSIS__CORE_gad6af7c4632dba5a417307d456fe9b8a7} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_D\_NaN\_mode\_Msk@{FPU\_MVFR1\_D\_NaN\_mode\_Msk}}
\index{FPU\_MVFR1\_D\_NaN\_mode\_Msk@{FPU\_MVFR1\_D\_NaN\_mode\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_D\_NaN\_mode\_Msk}{FPU\_MVFR1\_D\_NaN\_mode\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+D\+\_\+\+Na\+N\+\_\+mode\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gae34d7ce42e50e2f1ea3e654fd3ba690a}{FPU\+\_\+\+MVFR1\+\_\+\+D\+\_\+\+Na\+N\+\_\+mode\+\_\+\+Pos}})}

MVFR1\+: D\+\_\+\+NaN mode bits Mask 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01777}{1777}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_gad6af7c4632dba5a417307d456fe9b8a7}\label{group__CMSIS__CORE_gad6af7c4632dba5a417307d456fe9b8a7} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_D\_NaN\_mode\_Msk@{FPU\_MVFR1\_D\_NaN\_mode\_Msk}}
\index{FPU\_MVFR1\_D\_NaN\_mode\_Msk@{FPU\_MVFR1\_D\_NaN\_mode\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_D\_NaN\_mode\_Msk}{FPU\_MVFR1\_D\_NaN\_mode\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+D\+\_\+\+Na\+N\+\_\+mode\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gae34d7ce42e50e2f1ea3e654fd3ba690a}{FPU\+\_\+\+MVFR1\+\_\+\+D\+\_\+\+Na\+N\+\_\+mode\+\_\+\+Pos}})}

MVFR1\+: D\+\_\+\+NaN mode bits Mask 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01393}{1393}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_gad6af7c4632dba5a417307d456fe9b8a7}\label{group__CMSIS__CORE_gad6af7c4632dba5a417307d456fe9b8a7} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_D\_NaN\_mode\_Msk@{FPU\_MVFR1\_D\_NaN\_mode\_Msk}}
\index{FPU\_MVFR1\_D\_NaN\_mode\_Msk@{FPU\_MVFR1\_D\_NaN\_mode\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_D\_NaN\_mode\_Msk}{FPU\_MVFR1\_D\_NaN\_mode\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+D\+\_\+\+Na\+N\+\_\+mode\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_gae34d7ce42e50e2f1ea3e654fd3ba690a}{FPU\+\_\+\+MVFR1\+\_\+\+D\+\_\+\+Na\+N\+\_\+mode\+\_\+\+Pos}})}

MVFR1\+: D\+\_\+\+NaN mode bits Mask 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01616}{1616}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_gae34d7ce42e50e2f1ea3e654fd3ba690a}\label{group__CMSIS__CORE_gae34d7ce42e50e2f1ea3e654fd3ba690a} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_D\_NaN\_mode\_Pos@{FPU\_MVFR1\_D\_NaN\_mode\_Pos}}
\index{FPU\_MVFR1\_D\_NaN\_mode\_Pos@{FPU\_MVFR1\_D\_NaN\_mode\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_D\_NaN\_mode\_Pos}{FPU\_MVFR1\_D\_NaN\_mode\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+D\+\_\+\+Na\+N\+\_\+mode\+\_\+\+Pos~4U}

MVFR1\+: D\+\_\+\+NaN mode bits Position 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01857}{1857}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gae34d7ce42e50e2f1ea3e654fd3ba690a}\label{group__CMSIS__CORE_gae34d7ce42e50e2f1ea3e654fd3ba690a} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_D\_NaN\_mode\_Pos@{FPU\_MVFR1\_D\_NaN\_mode\_Pos}}
\index{FPU\_MVFR1\_D\_NaN\_mode\_Pos@{FPU\_MVFR1\_D\_NaN\_mode\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_D\_NaN\_mode\_Pos}{FPU\_MVFR1\_D\_NaN\_mode\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+D\+\_\+\+Na\+N\+\_\+mode\+\_\+\+Pos~4U}

MVFR1\+: D\+\_\+\+NaN mode bits Position 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01701}{1701}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gae34d7ce42e50e2f1ea3e654fd3ba690a}\label{group__CMSIS__CORE_gae34d7ce42e50e2f1ea3e654fd3ba690a} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_D\_NaN\_mode\_Pos@{FPU\_MVFR1\_D\_NaN\_mode\_Pos}}
\index{FPU\_MVFR1\_D\_NaN\_mode\_Pos@{FPU\_MVFR1\_D\_NaN\_mode\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_D\_NaN\_mode\_Pos}{FPU\_MVFR1\_D\_NaN\_mode\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+D\+\_\+\+Na\+N\+\_\+mode\+\_\+\+Pos~4U}

MVFR1\+: D\+\_\+\+NaN mode bits Position 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01776}{1776}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_gae34d7ce42e50e2f1ea3e654fd3ba690a}\label{group__CMSIS__CORE_gae34d7ce42e50e2f1ea3e654fd3ba690a} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_D\_NaN\_mode\_Pos@{FPU\_MVFR1\_D\_NaN\_mode\_Pos}}
\index{FPU\_MVFR1\_D\_NaN\_mode\_Pos@{FPU\_MVFR1\_D\_NaN\_mode\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_D\_NaN\_mode\_Pos}{FPU\_MVFR1\_D\_NaN\_mode\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+D\+\_\+\+Na\+N\+\_\+mode\+\_\+\+Pos~4U}

MVFR1\+: D\+\_\+\+NaN mode bits Position 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01776}{1776}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_gae34d7ce42e50e2f1ea3e654fd3ba690a}\label{group__CMSIS__CORE_gae34d7ce42e50e2f1ea3e654fd3ba690a} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_D\_NaN\_mode\_Pos@{FPU\_MVFR1\_D\_NaN\_mode\_Pos}}
\index{FPU\_MVFR1\_D\_NaN\_mode\_Pos@{FPU\_MVFR1\_D\_NaN\_mode\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_D\_NaN\_mode\_Pos}{FPU\_MVFR1\_D\_NaN\_mode\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+D\+\_\+\+Na\+N\+\_\+mode\+\_\+\+Pos~4U}

MVFR1\+: D\+\_\+\+NaN mode bits Position 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01392}{1392}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_gae34d7ce42e50e2f1ea3e654fd3ba690a}\label{group__CMSIS__CORE_gae34d7ce42e50e2f1ea3e654fd3ba690a} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_D\_NaN\_mode\_Pos@{FPU\_MVFR1\_D\_NaN\_mode\_Pos}}
\index{FPU\_MVFR1\_D\_NaN\_mode\_Pos@{FPU\_MVFR1\_D\_NaN\_mode\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_D\_NaN\_mode\_Pos}{FPU\_MVFR1\_D\_NaN\_mode\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+D\+\_\+\+Na\+N\+\_\+mode\+\_\+\+Pos~4U}

MVFR1\+: D\+\_\+\+NaN mode bits Position 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01615}{1615}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaf5129ab18948ff573a1ab29f0be47bc2}\label{group__CMSIS__CORE_gaf5129ab18948ff573a1ab29f0be47bc2} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_FP\_fused\_MAC\_Msk@{FPU\_MVFR1\_FP\_fused\_MAC\_Msk}}
\index{FPU\_MVFR1\_FP\_fused\_MAC\_Msk@{FPU\_MVFR1\_FP\_fused\_MAC\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_FP\_fused\_MAC\_Msk}{FPU\_MVFR1\_FP\_fused\_MAC\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+fused\+\_\+\+MAC\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga68c53771f02f4c73122a7b40796549cc}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+fused\+\_\+\+MAC\+\_\+\+Pos}})}

MVFR1\+: FP fused MAC bits Mask 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01852}{1852}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaf5129ab18948ff573a1ab29f0be47bc2}\label{group__CMSIS__CORE_gaf5129ab18948ff573a1ab29f0be47bc2} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_FP\_fused\_MAC\_Msk@{FPU\_MVFR1\_FP\_fused\_MAC\_Msk}}
\index{FPU\_MVFR1\_FP\_fused\_MAC\_Msk@{FPU\_MVFR1\_FP\_fused\_MAC\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_FP\_fused\_MAC\_Msk}{FPU\_MVFR1\_FP\_fused\_MAC\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+fused\+\_\+\+MAC\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga68c53771f02f4c73122a7b40796549cc}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+fused\+\_\+\+MAC\+\_\+\+Pos}})}

MVFR1\+: FP fused MAC bits Mask 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01696}{1696}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaf5129ab18948ff573a1ab29f0be47bc2}\label{group__CMSIS__CORE_gaf5129ab18948ff573a1ab29f0be47bc2} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_FP\_fused\_MAC\_Msk@{FPU\_MVFR1\_FP\_fused\_MAC\_Msk}}
\index{FPU\_MVFR1\_FP\_fused\_MAC\_Msk@{FPU\_MVFR1\_FP\_fused\_MAC\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_FP\_fused\_MAC\_Msk}{FPU\_MVFR1\_FP\_fused\_MAC\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+fused\+\_\+\+MAC\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga68c53771f02f4c73122a7b40796549cc}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+fused\+\_\+\+MAC\+\_\+\+Pos}})}

MVFR1\+: FP fused MAC bits Mask 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01771}{1771}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaf5129ab18948ff573a1ab29f0be47bc2}\label{group__CMSIS__CORE_gaf5129ab18948ff573a1ab29f0be47bc2} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_FP\_fused\_MAC\_Msk@{FPU\_MVFR1\_FP\_fused\_MAC\_Msk}}
\index{FPU\_MVFR1\_FP\_fused\_MAC\_Msk@{FPU\_MVFR1\_FP\_fused\_MAC\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_FP\_fused\_MAC\_Msk}{FPU\_MVFR1\_FP\_fused\_MAC\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+fused\+\_\+\+MAC\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga68c53771f02f4c73122a7b40796549cc}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+fused\+\_\+\+MAC\+\_\+\+Pos}})}

MVFR1\+: FP fused MAC bits Mask 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01771}{1771}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaf5129ab18948ff573a1ab29f0be47bc2}\label{group__CMSIS__CORE_gaf5129ab18948ff573a1ab29f0be47bc2} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_FP\_fused\_MAC\_Msk@{FPU\_MVFR1\_FP\_fused\_MAC\_Msk}}
\index{FPU\_MVFR1\_FP\_fused\_MAC\_Msk@{FPU\_MVFR1\_FP\_fused\_MAC\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_FP\_fused\_MAC\_Msk}{FPU\_MVFR1\_FP\_fused\_MAC\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+fused\+\_\+\+MAC\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga68c53771f02f4c73122a7b40796549cc}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+fused\+\_\+\+MAC\+\_\+\+Pos}})}

MVFR1\+: FP fused MAC bits Mask 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01387}{1387}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaf5129ab18948ff573a1ab29f0be47bc2}\label{group__CMSIS__CORE_gaf5129ab18948ff573a1ab29f0be47bc2} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_FP\_fused\_MAC\_Msk@{FPU\_MVFR1\_FP\_fused\_MAC\_Msk}}
\index{FPU\_MVFR1\_FP\_fused\_MAC\_Msk@{FPU\_MVFR1\_FP\_fused\_MAC\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_FP\_fused\_MAC\_Msk}{FPU\_MVFR1\_FP\_fused\_MAC\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+fused\+\_\+\+MAC\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga68c53771f02f4c73122a7b40796549cc}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+fused\+\_\+\+MAC\+\_\+\+Pos}})}

MVFR1\+: FP fused MAC bits Mask 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01610}{1610}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga68c53771f02f4c73122a7b40796549cc}\label{group__CMSIS__CORE_ga68c53771f02f4c73122a7b40796549cc} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_FP\_fused\_MAC\_Pos@{FPU\_MVFR1\_FP\_fused\_MAC\_Pos}}
\index{FPU\_MVFR1\_FP\_fused\_MAC\_Pos@{FPU\_MVFR1\_FP\_fused\_MAC\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_FP\_fused\_MAC\_Pos}{FPU\_MVFR1\_FP\_fused\_MAC\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+fused\+\_\+\+MAC\+\_\+\+Pos~28U}

MVFR1\+: FP fused MAC bits Position 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01851}{1851}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga68c53771f02f4c73122a7b40796549cc}\label{group__CMSIS__CORE_ga68c53771f02f4c73122a7b40796549cc} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_FP\_fused\_MAC\_Pos@{FPU\_MVFR1\_FP\_fused\_MAC\_Pos}}
\index{FPU\_MVFR1\_FP\_fused\_MAC\_Pos@{FPU\_MVFR1\_FP\_fused\_MAC\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_FP\_fused\_MAC\_Pos}{FPU\_MVFR1\_FP\_fused\_MAC\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+fused\+\_\+\+MAC\+\_\+\+Pos~28U}

MVFR1\+: FP fused MAC bits Position 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01695}{1695}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga68c53771f02f4c73122a7b40796549cc}\label{group__CMSIS__CORE_ga68c53771f02f4c73122a7b40796549cc} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_FP\_fused\_MAC\_Pos@{FPU\_MVFR1\_FP\_fused\_MAC\_Pos}}
\index{FPU\_MVFR1\_FP\_fused\_MAC\_Pos@{FPU\_MVFR1\_FP\_fused\_MAC\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_FP\_fused\_MAC\_Pos}{FPU\_MVFR1\_FP\_fused\_MAC\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+fused\+\_\+\+MAC\+\_\+\+Pos~28U}

MVFR1\+: FP fused MAC bits Position 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01770}{1770}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga68c53771f02f4c73122a7b40796549cc}\label{group__CMSIS__CORE_ga68c53771f02f4c73122a7b40796549cc} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_FP\_fused\_MAC\_Pos@{FPU\_MVFR1\_FP\_fused\_MAC\_Pos}}
\index{FPU\_MVFR1\_FP\_fused\_MAC\_Pos@{FPU\_MVFR1\_FP\_fused\_MAC\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_FP\_fused\_MAC\_Pos}{FPU\_MVFR1\_FP\_fused\_MAC\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+fused\+\_\+\+MAC\+\_\+\+Pos~28U}

MVFR1\+: FP fused MAC bits Position 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01770}{1770}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga68c53771f02f4c73122a7b40796549cc}\label{group__CMSIS__CORE_ga68c53771f02f4c73122a7b40796549cc} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_FP\_fused\_MAC\_Pos@{FPU\_MVFR1\_FP\_fused\_MAC\_Pos}}
\index{FPU\_MVFR1\_FP\_fused\_MAC\_Pos@{FPU\_MVFR1\_FP\_fused\_MAC\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_FP\_fused\_MAC\_Pos}{FPU\_MVFR1\_FP\_fused\_MAC\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+fused\+\_\+\+MAC\+\_\+\+Pos~28U}

MVFR1\+: FP fused MAC bits Position 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01386}{1386}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga68c53771f02f4c73122a7b40796549cc}\label{group__CMSIS__CORE_ga68c53771f02f4c73122a7b40796549cc} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_FP\_fused\_MAC\_Pos@{FPU\_MVFR1\_FP\_fused\_MAC\_Pos}}
\index{FPU\_MVFR1\_FP\_fused\_MAC\_Pos@{FPU\_MVFR1\_FP\_fused\_MAC\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_FP\_fused\_MAC\_Pos}{FPU\_MVFR1\_FP\_fused\_MAC\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+fused\+\_\+\+MAC\+\_\+\+Pos~28U}

MVFR1\+: FP fused MAC bits Position 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01609}{1609}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_gafe29dd327ed3b723b3f01759568e116d}\label{group__CMSIS__CORE_gafe29dd327ed3b723b3f01759568e116d} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_FP\_HPFP\_Msk@{FPU\_MVFR1\_FP\_HPFP\_Msk}}
\index{FPU\_MVFR1\_FP\_HPFP\_Msk@{FPU\_MVFR1\_FP\_HPFP\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_FP\_HPFP\_Msk}{FPU\_MVFR1\_FP\_HPFP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+\+HPFP\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga02ceac0abcbdc8670633056bec005bfd}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+\+HPFP\+\_\+\+Pos}})}

MVFR1\+: FP HPFP bits Mask 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01855}{1855}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gafe29dd327ed3b723b3f01759568e116d}\label{group__CMSIS__CORE_gafe29dd327ed3b723b3f01759568e116d} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_FP\_HPFP\_Msk@{FPU\_MVFR1\_FP\_HPFP\_Msk}}
\index{FPU\_MVFR1\_FP\_HPFP\_Msk@{FPU\_MVFR1\_FP\_HPFP\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_FP\_HPFP\_Msk}{FPU\_MVFR1\_FP\_HPFP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+\+HPFP\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga02ceac0abcbdc8670633056bec005bfd}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+\+HPFP\+\_\+\+Pos}})}

MVFR1\+: FP HPFP bits Mask 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01699}{1699}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gafe29dd327ed3b723b3f01759568e116d}\label{group__CMSIS__CORE_gafe29dd327ed3b723b3f01759568e116d} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_FP\_HPFP\_Msk@{FPU\_MVFR1\_FP\_HPFP\_Msk}}
\index{FPU\_MVFR1\_FP\_HPFP\_Msk@{FPU\_MVFR1\_FP\_HPFP\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_FP\_HPFP\_Msk}{FPU\_MVFR1\_FP\_HPFP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+\+HPFP\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga02ceac0abcbdc8670633056bec005bfd}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+\+HPFP\+\_\+\+Pos}})}

MVFR1\+: FP HPFP bits Mask 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01774}{1774}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_gafe29dd327ed3b723b3f01759568e116d}\label{group__CMSIS__CORE_gafe29dd327ed3b723b3f01759568e116d} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_FP\_HPFP\_Msk@{FPU\_MVFR1\_FP\_HPFP\_Msk}}
\index{FPU\_MVFR1\_FP\_HPFP\_Msk@{FPU\_MVFR1\_FP\_HPFP\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_FP\_HPFP\_Msk}{FPU\_MVFR1\_FP\_HPFP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+\+HPFP\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga02ceac0abcbdc8670633056bec005bfd}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+\+HPFP\+\_\+\+Pos}})}

MVFR1\+: FP HPFP bits Mask 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01774}{1774}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_gafe29dd327ed3b723b3f01759568e116d}\label{group__CMSIS__CORE_gafe29dd327ed3b723b3f01759568e116d} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_FP\_HPFP\_Msk@{FPU\_MVFR1\_FP\_HPFP\_Msk}}
\index{FPU\_MVFR1\_FP\_HPFP\_Msk@{FPU\_MVFR1\_FP\_HPFP\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_FP\_HPFP\_Msk}{FPU\_MVFR1\_FP\_HPFP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+\+HPFP\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga02ceac0abcbdc8670633056bec005bfd}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+\+HPFP\+\_\+\+Pos}})}

MVFR1\+: FP HPFP bits Mask 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01390}{1390}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_gafe29dd327ed3b723b3f01759568e116d}\label{group__CMSIS__CORE_gafe29dd327ed3b723b3f01759568e116d} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_FP\_HPFP\_Msk@{FPU\_MVFR1\_FP\_HPFP\_Msk}}
\index{FPU\_MVFR1\_FP\_HPFP\_Msk@{FPU\_MVFR1\_FP\_HPFP\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_FP\_HPFP\_Msk}{FPU\_MVFR1\_FP\_HPFP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+\+HPFP\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga02ceac0abcbdc8670633056bec005bfd}{FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+\+HPFP\+\_\+\+Pos}})}

MVFR1\+: FP HPFP bits Mask 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01613}{1613}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga02ceac0abcbdc8670633056bec005bfd}\label{group__CMSIS__CORE_ga02ceac0abcbdc8670633056bec005bfd} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_FP\_HPFP\_Pos@{FPU\_MVFR1\_FP\_HPFP\_Pos}}
\index{FPU\_MVFR1\_FP\_HPFP\_Pos@{FPU\_MVFR1\_FP\_HPFP\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_FP\_HPFP\_Pos}{FPU\_MVFR1\_FP\_HPFP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+\+HPFP\+\_\+\+Pos~24U}

MVFR1\+: FP HPFP bits Position 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01854}{1854}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga02ceac0abcbdc8670633056bec005bfd}\label{group__CMSIS__CORE_ga02ceac0abcbdc8670633056bec005bfd} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_FP\_HPFP\_Pos@{FPU\_MVFR1\_FP\_HPFP\_Pos}}
\index{FPU\_MVFR1\_FP\_HPFP\_Pos@{FPU\_MVFR1\_FP\_HPFP\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_FP\_HPFP\_Pos}{FPU\_MVFR1\_FP\_HPFP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+\+HPFP\+\_\+\+Pos~24U}

MVFR1\+: FP HPFP bits Position 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01698}{1698}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga02ceac0abcbdc8670633056bec005bfd}\label{group__CMSIS__CORE_ga02ceac0abcbdc8670633056bec005bfd} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_FP\_HPFP\_Pos@{FPU\_MVFR1\_FP\_HPFP\_Pos}}
\index{FPU\_MVFR1\_FP\_HPFP\_Pos@{FPU\_MVFR1\_FP\_HPFP\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_FP\_HPFP\_Pos}{FPU\_MVFR1\_FP\_HPFP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+\+HPFP\+\_\+\+Pos~24U}

MVFR1\+: FP HPFP bits Position 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01773}{1773}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga02ceac0abcbdc8670633056bec005bfd}\label{group__CMSIS__CORE_ga02ceac0abcbdc8670633056bec005bfd} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_FP\_HPFP\_Pos@{FPU\_MVFR1\_FP\_HPFP\_Pos}}
\index{FPU\_MVFR1\_FP\_HPFP\_Pos@{FPU\_MVFR1\_FP\_HPFP\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_FP\_HPFP\_Pos}{FPU\_MVFR1\_FP\_HPFP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+\+HPFP\+\_\+\+Pos~24U}

MVFR1\+: FP HPFP bits Position 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01773}{1773}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga02ceac0abcbdc8670633056bec005bfd}\label{group__CMSIS__CORE_ga02ceac0abcbdc8670633056bec005bfd} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_FP\_HPFP\_Pos@{FPU\_MVFR1\_FP\_HPFP\_Pos}}
\index{FPU\_MVFR1\_FP\_HPFP\_Pos@{FPU\_MVFR1\_FP\_HPFP\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_FP\_HPFP\_Pos}{FPU\_MVFR1\_FP\_HPFP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+\+HPFP\+\_\+\+Pos~24U}

MVFR1\+: FP HPFP bits Position 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01389}{1389}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga02ceac0abcbdc8670633056bec005bfd}\label{group__CMSIS__CORE_ga02ceac0abcbdc8670633056bec005bfd} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_FP\_HPFP\_Pos@{FPU\_MVFR1\_FP\_HPFP\_Pos}}
\index{FPU\_MVFR1\_FP\_HPFP\_Pos@{FPU\_MVFR1\_FP\_HPFP\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_FP\_HPFP\_Pos}{FPU\_MVFR1\_FP\_HPFP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+FP\+\_\+\+HPFP\+\_\+\+Pos~24U}

MVFR1\+: FP HPFP bits Position 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01612}{1612}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_gac566bde39a7afcceffbb21d830c269c1}\label{group__CMSIS__CORE_gac566bde39a7afcceffbb21d830c269c1} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_FtZ\_mode\_Msk@{FPU\_MVFR1\_FtZ\_mode\_Msk}}
\index{FPU\_MVFR1\_FtZ\_mode\_Msk@{FPU\_MVFR1\_FtZ\_mode\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_FtZ\_mode\_Msk}{FPU\_MVFR1\_FtZ\_mode\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+Ft\+Z\+\_\+mode\+\_\+\+Msk~(0x\+FUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga7faa5bfa85036f8511793234cbbc2409}{FPU\+\_\+\+MVFR1\+\_\+\+Ft\+Z\+\_\+mode\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

MVFR1\+: FtZ mode bits Mask 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01861}{1861}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gac566bde39a7afcceffbb21d830c269c1}\label{group__CMSIS__CORE_gac566bde39a7afcceffbb21d830c269c1} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_FtZ\_mode\_Msk@{FPU\_MVFR1\_FtZ\_mode\_Msk}}
\index{FPU\_MVFR1\_FtZ\_mode\_Msk@{FPU\_MVFR1\_FtZ\_mode\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_FtZ\_mode\_Msk}{FPU\_MVFR1\_FtZ\_mode\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+Ft\+Z\+\_\+mode\+\_\+\+Msk~(0x\+FUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga7faa5bfa85036f8511793234cbbc2409}{FPU\+\_\+\+MVFR1\+\_\+\+Ft\+Z\+\_\+mode\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

MVFR1\+: FtZ mode bits Mask 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01705}{1705}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_gac566bde39a7afcceffbb21d830c269c1}\label{group__CMSIS__CORE_gac566bde39a7afcceffbb21d830c269c1} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_FtZ\_mode\_Msk@{FPU\_MVFR1\_FtZ\_mode\_Msk}}
\index{FPU\_MVFR1\_FtZ\_mode\_Msk@{FPU\_MVFR1\_FtZ\_mode\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_FtZ\_mode\_Msk}{FPU\_MVFR1\_FtZ\_mode\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+Ft\+Z\+\_\+mode\+\_\+\+Msk~(0x\+FUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga7faa5bfa85036f8511793234cbbc2409}{FPU\+\_\+\+MVFR1\+\_\+\+Ft\+Z\+\_\+mode\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

MVFR1\+: FtZ mode bits Mask 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01780}{1780}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_gac566bde39a7afcceffbb21d830c269c1}\label{group__CMSIS__CORE_gac566bde39a7afcceffbb21d830c269c1} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_FtZ\_mode\_Msk@{FPU\_MVFR1\_FtZ\_mode\_Msk}}
\index{FPU\_MVFR1\_FtZ\_mode\_Msk@{FPU\_MVFR1\_FtZ\_mode\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_FtZ\_mode\_Msk}{FPU\_MVFR1\_FtZ\_mode\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+Ft\+Z\+\_\+mode\+\_\+\+Msk~(0x\+FUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga7faa5bfa85036f8511793234cbbc2409}{FPU\+\_\+\+MVFR1\+\_\+\+Ft\+Z\+\_\+mode\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

MVFR1\+: FtZ mode bits Mask 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01780}{1780}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_gac566bde39a7afcceffbb21d830c269c1}\label{group__CMSIS__CORE_gac566bde39a7afcceffbb21d830c269c1} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_FtZ\_mode\_Msk@{FPU\_MVFR1\_FtZ\_mode\_Msk}}
\index{FPU\_MVFR1\_FtZ\_mode\_Msk@{FPU\_MVFR1\_FtZ\_mode\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_FtZ\_mode\_Msk}{FPU\_MVFR1\_FtZ\_mode\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+Ft\+Z\+\_\+mode\+\_\+\+Msk~(0x\+FUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga7faa5bfa85036f8511793234cbbc2409}{FPU\+\_\+\+MVFR1\+\_\+\+Ft\+Z\+\_\+mode\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

MVFR1\+: FtZ mode bits Mask 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01396}{1396}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_gac566bde39a7afcceffbb21d830c269c1}\label{group__CMSIS__CORE_gac566bde39a7afcceffbb21d830c269c1} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_FtZ\_mode\_Msk@{FPU\_MVFR1\_FtZ\_mode\_Msk}}
\index{FPU\_MVFR1\_FtZ\_mode\_Msk@{FPU\_MVFR1\_FtZ\_mode\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_FtZ\_mode\_Msk}{FPU\_MVFR1\_FtZ\_mode\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+Ft\+Z\+\_\+mode\+\_\+\+Msk~(0x\+FUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga7faa5bfa85036f8511793234cbbc2409}{FPU\+\_\+\+MVFR1\+\_\+\+Ft\+Z\+\_\+mode\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

MVFR1\+: FtZ mode bits Mask 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01619}{1619}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga7faa5bfa85036f8511793234cbbc2409}\label{group__CMSIS__CORE_ga7faa5bfa85036f8511793234cbbc2409} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_FtZ\_mode\_Pos@{FPU\_MVFR1\_FtZ\_mode\_Pos}}
\index{FPU\_MVFR1\_FtZ\_mode\_Pos@{FPU\_MVFR1\_FtZ\_mode\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_FtZ\_mode\_Pos}{FPU\_MVFR1\_FtZ\_mode\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+Ft\+Z\+\_\+mode\+\_\+\+Pos~0U}

MVFR1\+: FtZ mode bits Position 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01860}{1860}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga7faa5bfa85036f8511793234cbbc2409}\label{group__CMSIS__CORE_ga7faa5bfa85036f8511793234cbbc2409} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_FtZ\_mode\_Pos@{FPU\_MVFR1\_FtZ\_mode\_Pos}}
\index{FPU\_MVFR1\_FtZ\_mode\_Pos@{FPU\_MVFR1\_FtZ\_mode\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_FtZ\_mode\_Pos}{FPU\_MVFR1\_FtZ\_mode\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+Ft\+Z\+\_\+mode\+\_\+\+Pos~0U}

MVFR1\+: FtZ mode bits Position 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01704}{1704}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga7faa5bfa85036f8511793234cbbc2409}\label{group__CMSIS__CORE_ga7faa5bfa85036f8511793234cbbc2409} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_FtZ\_mode\_Pos@{FPU\_MVFR1\_FtZ\_mode\_Pos}}
\index{FPU\_MVFR1\_FtZ\_mode\_Pos@{FPU\_MVFR1\_FtZ\_mode\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_FtZ\_mode\_Pos}{FPU\_MVFR1\_FtZ\_mode\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+Ft\+Z\+\_\+mode\+\_\+\+Pos~0U}

MVFR1\+: FtZ mode bits Position 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01779}{1779}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga7faa5bfa85036f8511793234cbbc2409}\label{group__CMSIS__CORE_ga7faa5bfa85036f8511793234cbbc2409} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_FtZ\_mode\_Pos@{FPU\_MVFR1\_FtZ\_mode\_Pos}}
\index{FPU\_MVFR1\_FtZ\_mode\_Pos@{FPU\_MVFR1\_FtZ\_mode\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_FtZ\_mode\_Pos}{FPU\_MVFR1\_FtZ\_mode\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+Ft\+Z\+\_\+mode\+\_\+\+Pos~0U}

MVFR1\+: FtZ mode bits Position 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01779}{1779}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga7faa5bfa85036f8511793234cbbc2409}\label{group__CMSIS__CORE_ga7faa5bfa85036f8511793234cbbc2409} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_FtZ\_mode\_Pos@{FPU\_MVFR1\_FtZ\_mode\_Pos}}
\index{FPU\_MVFR1\_FtZ\_mode\_Pos@{FPU\_MVFR1\_FtZ\_mode\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_FtZ\_mode\_Pos}{FPU\_MVFR1\_FtZ\_mode\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+Ft\+Z\+\_\+mode\+\_\+\+Pos~0U}

MVFR1\+: FtZ mode bits Position 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01395}{1395}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga7faa5bfa85036f8511793234cbbc2409}\label{group__CMSIS__CORE_ga7faa5bfa85036f8511793234cbbc2409} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR1\_FtZ\_mode\_Pos@{FPU\_MVFR1\_FtZ\_mode\_Pos}}
\index{FPU\_MVFR1\_FtZ\_mode\_Pos@{FPU\_MVFR1\_FtZ\_mode\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR1\_FtZ\_mode\_Pos}{FPU\_MVFR1\_FtZ\_mode\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR1\+\_\+\+Ft\+Z\+\_\+mode\+\_\+\+Pos~0U}

MVFR1\+: FtZ mode bits Position 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01618}{1618}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaf3f9795202dc9a2cfd0c51d7214db5d1}\label{group__CMSIS__CORE_gaf3f9795202dc9a2cfd0c51d7214db5d1} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR2\_VFP\_Misc\_Msk@{FPU\_MVFR2\_VFP\_Misc\_Msk}}
\index{FPU\_MVFR2\_VFP\_Misc\_Msk@{FPU\_MVFR2\_VFP\_Misc\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR2\_VFP\_Misc\_Msk}{FPU\_MVFR2\_VFP\_Misc\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR2\+\_\+\+VFP\+\_\+\+Misc\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga98723f6017d05f2ca5d8351829a43d7c}{FPU\+\_\+\+MVFR2\+\_\+\+VFP\+\_\+\+Misc\+\_\+\+Pos}})}

MVFR2\+: VFP Misc bits Mask 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01401}{1401}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_gaf3f9795202dc9a2cfd0c51d7214db5d1}\label{group__CMSIS__CORE_gaf3f9795202dc9a2cfd0c51d7214db5d1} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR2\_VFP\_Misc\_Msk@{FPU\_MVFR2\_VFP\_Misc\_Msk}}
\index{FPU\_MVFR2\_VFP\_Misc\_Msk@{FPU\_MVFR2\_VFP\_Misc\_Msk}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR2\_VFP\_Misc\_Msk}{FPU\_MVFR2\_VFP\_Misc\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR2\+\_\+\+VFP\+\_\+\+Misc\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group__CMSIS__CORE_ga98723f6017d05f2ca5d8351829a43d7c}{FPU\+\_\+\+MVFR2\+\_\+\+VFP\+\_\+\+Misc\+\_\+\+Pos}})}

MVFR2\+: VFP Misc bits Mask 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01624}{1624}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga98723f6017d05f2ca5d8351829a43d7c}\label{group__CMSIS__CORE_ga98723f6017d05f2ca5d8351829a43d7c} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR2\_VFP\_Misc\_Pos@{FPU\_MVFR2\_VFP\_Misc\_Pos}}
\index{FPU\_MVFR2\_VFP\_Misc\_Pos@{FPU\_MVFR2\_VFP\_Misc\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR2\_VFP\_Misc\_Pos}{FPU\_MVFR2\_VFP\_Misc\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR2\+\_\+\+VFP\+\_\+\+Misc\+\_\+\+Pos~4U}

MVFR2\+: VFP Misc bits Position 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01400}{1400}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__CORE_ga98723f6017d05f2ca5d8351829a43d7c}\label{group__CMSIS__CORE_ga98723f6017d05f2ca5d8351829a43d7c} 
\index{Floating Point Unit (FPU)@{Floating Point Unit (FPU)}!FPU\_MVFR2\_VFP\_Misc\_Pos@{FPU\_MVFR2\_VFP\_Misc\_Pos}}
\index{FPU\_MVFR2\_VFP\_Misc\_Pos@{FPU\_MVFR2\_VFP\_Misc\_Pos}!Floating Point Unit (FPU)@{Floating Point Unit (FPU)}}
\doxysubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPU\_MVFR2\_VFP\_Misc\_Pos}{FPU\_MVFR2\_VFP\_Misc\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define FPU\+\_\+\+MVFR2\+\_\+\+VFP\+\_\+\+Misc\+\_\+\+Pos~4U}

MVFR2\+: VFP Misc bits Position 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01623}{1623}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\input{group__CMSIS__CoreDebug}
