Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: current_state_reg[0]/Q
    (Clocked by sysclk R)
Endpoint: current_state_reg[2]/D
    (Clocked by sysclk R)
Path Group: default
Data required time: 1460.0
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 40.0)
Data arrival time: 555.8
Slack: 904.2
Logic depth: 6
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
Clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      3     0,   34                       
current_state_reg[0]/CK->Q
                         DFF_X1*                 rr    157.5    157.5    157.5      0.0      0.0      3.7     56.0      6    35,   35  /PD_TOP        (1.10)
i_0_0_49/A->ZN           INV_X8                  rf    170.7     13.2     13.1      0.1     15.3      4.3     27.8      6    35,   35  /PD_TOP        (1.10)
i_0_0_34/A2->ZN          NOR2_X4*                fr    233.5     62.8     62.7      0.1      6.2      2.8     37.9      4    35,   35  /PD_TOP        (1.10)
i_0_0_32/A3->ZN          NOR3_X2                 rf    245.6     12.1     12.0      0.1     15.3      0.8      2.4      1    35,   35  /PD_TOP        (1.10)
i_0_0_29/B3->ZN          OAI33_X1                fr    519.2    273.6    273.6      0.0      6.1      0.8     26.2      1    35,   35  /PD_TOP        (1.10)
i_0_0_28/A->ZN           INV_X8                  rf    506.1    -13.1    -13.1      0.0    244.0      0.8      3.4      1    35,   35  /PD_TOP        (1.10)
i_0_0_26/C2->ZN          AOI221_X2               fr    555.8     49.7     49.7      0.0      3.3      0.8      2.0      1    35,   35  /PD_TOP        (1.10)
current_state_reg[2]/D   DFF_X1                   r    555.8      0.0               0.0     39.9                             35,   35  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: SFA
    (Clocked by rtDefaultClock R)
Endpoint: current_state_reg[2]/D
    (Clocked by sysclk R)
Path Group: I2R
Data required time: 1460.0
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 40.0)
Data arrival time: 1059.6
Slack: 400.4
Logic depth: 5
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
SFA                      {set_input_delay}        f    700.0    700.0    700.0                        5.3     34.6      2     0,   35                       
i_0_0_48/A->ZN           INV_X8                  fr    745.8     45.8     45.4      0.4    100.0      4.2     26.0      6    35,   35  /PD_TOP        (1.10)
i_0_0_31/A1->ZN          NAND2_X4                rf    763.0     17.2     17.1      0.1     10.6      2.2     11.9      3    35,   35  /PD_TOP        (1.10)
i_0_0_29/B1->ZN          OAI33_X1                fr   1023.0    260.0    260.0      0.0     10.0      0.8     26.2      1    35,   35  /PD_TOP        (1.10)
i_0_0_28/A->ZN           INV_X8                  rf   1009.9    -13.1    -13.1      0.0    244.0      0.8      3.4      1    35,   35  /PD_TOP        (1.10)
i_0_0_26/C2->ZN          AOI221_X2               fr   1059.6     49.7     49.7      0.0      3.3      0.8      2.0      1    35,   35  /PD_TOP        (1.10)
current_state_reg[2]/D   DFF_X1                   r   1059.6      0.0               0.0     39.9                             35,   35  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: SFA
    (Clocked by rtDefaultClock R)
Endpoint: alarmbuzz
    (Clocked by vsysclk R)
Path Group: I2O
Data required time: 1050.0
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 450.0)
Data arrival time: 824.3
Slack: 225.7
Logic depth: 2
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
SFA                      {set_input_delay}        r    700.0    700.0    700.0                        4.6     34.6      2     0,   35                       
i_0_0_48/A->ZN           INV_X8                  rf    715.8     15.8     15.4      0.4    100.0      4.2     26.0      6    35,   35  /PD_TOP        (1.10)
i_0_0_3/A4->ZN           NOR4_X4                 fr    823.9    108.1    108.0      0.1      5.9      4.6     14.6      1    35,   35  /PD_TOP        (1.10)
alarmbuzz                                         r    824.3      0.4               0.4     67.7                             35,   70                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: current_state_reg[0]/Q
    (Clocked by sysclk R)
Endpoint: fdoor
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 1050.0
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 450.0)
Data arrival time: 307.4
Slack: 742.6
Logic depth: 4
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
Clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      3     0,   34                       
current_state_reg[0]/CK->Q
                         DFF_X1*                 rr    157.5    157.5    157.5      0.0      0.0      3.7     56.0      6    35,   35  /PD_TOP        (1.10)
i_0_0_49/A->ZN           INV_X8                  rf    170.7     13.2     13.1      0.1     15.3      4.3     27.8      6    35,   35  /PD_TOP        (1.10)
i_0_0_34/A2->ZN          NOR2_X4*                fr    233.5     62.8     62.7      0.1      6.2      2.8     37.9      4    35,   35  /PD_TOP        (1.10)
i_0_0_33/A->ZN           INV_X8                  rf    241.3      7.8      7.7      0.1     15.3      1.5      7.0      2    35,   35  /PD_TOP        (1.10)
i_0_0_0/A2->ZN           NOR3_X4                 fr    307.0     65.7     65.7      0.0      3.8      4.6     14.6      1    35,   35  /PD_TOP        (1.10)
fdoor                                             r    307.4      0.4               0.4     46.2                              0,   36                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
