module module_0 (
    id_1,
    id_2,
    id_3,
    input logic [id_2 : 1] id_4
);
  id_5 id_6 (
      .id_2(id_3),
      .id_5(1),
      .id_1(id_5),
      .id_2(id_3)
  );
  assign id_5 = id_4[1'b0];
  logic id_7;
  always @(posedge id_2 or posedge id_1) begin
    id_3 = 1'b0;
  end
  assign id_8 = id_8;
endmodule
