#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Jan 25 15:59:28 2020
# Process ID: 6752
# Current directory: D:/BaiduNetdiskDownload/crz01/psmem/design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6456 D:\BaiduNetdiskDownload\crz01\psmem\design\PS_Embedded_Design.xpr
# Log file: D:/BaiduNetdiskDownload/crz01/psmem/design/vivado.log
# Journal file: D:/BaiduNetdiskDownload/crz01/psmem/design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/BaiduNetdiskDownload/crz01/psmem/design/PS_Embedded_Design.xpr
INFO: [Project 1-313] Project file moved from 'D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/11_SoC_Embedded_Design_MemTest/design' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/BaiduNetdiskDownload/crz01/psmem/design/ip_repo', nor could it be found using path 'D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/11_SoC_Embedded_Design_MemTest/design/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/BaiduNetdiskDownload/crz01/psmem/design/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'ps_subsys.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
ps_subsys_processing_system7_0_0

open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 789.934 ; gain = 89.836
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:ip:processing_system7:5.5 [get_ips  ps_subsys_processing_system7_0_0] -log ip_upgrade.log
Adding cell -- xilinx.com:ip:processing_system7:5.5 - proc_arm
Adding cell -- xilinx.com:ip:axi_iic:2.0 - axi_iic_main
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Successfully read diagram <ps_subsys> from BD file <D:/BaiduNetdiskDownload/crz01/psmem/design/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ps_subsys.bd>
Upgrading 'D:/BaiduNetdiskDownload/crz01/psmem/design/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ps_subsys.bd'
INFO: [IP_Flow 19-3422] Upgraded ps_subsys_processing_system7_0_0 (ZYNQ7 Processing System 5.5) from revision 3 to revision 6
Wrote  : <D:/BaiduNetdiskDownload/crz01/psmem/design/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ps_subsys.bd> 
Wrote  : <D:/BaiduNetdiskDownload/crz01/psmem/design/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ui/bd_3ca71b69.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/BaiduNetdiskDownload/crz01/psmem/design/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 939.039 ; gain = 125.938
export_ip_user_files -of_objects [get_ips ps_subsys_processing_system7_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/BaiduNetdiskDownload/crz01/psmem/design/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ps_subsys.bd]
CRITICAL WARNING: [BD 41-1356] Address block </axi_uartlite_0/S_AXI/Reg> is not mapped into </proc_arm/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_iic_main/S_AXI/Reg> is not mapped into </proc_arm/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_uartlite_0/S_AXI/Reg> is not mapped into </proc_arm/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_iic_main/S_AXI/Reg> is not mapped into </proc_arm/Data>. Please use Address Editor to either map or exclude it.
Wrote  : <D:/BaiduNetdiskDownload/crz01/psmem/design/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ps_subsys.bd> 
VHDL Output written to : D:/BaiduNetdiskDownload/crz01/psmem/design/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/synth/ps_subsys.v
VHDL Output written to : D:/BaiduNetdiskDownload/crz01/psmem/design/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/sim/ps_subsys.v
VHDL Output written to : D:/BaiduNetdiskDownload/crz01/psmem/design/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/hdl/ps_subsys_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_arm .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_main .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_mmu .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/BaiduNetdiskDownload/crz01/psmem/design/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ip/ps_subsys_auto_pc_0/ps_subsys_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_pc .
Exporting to file D:/BaiduNetdiskDownload/crz01/psmem/design/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/hw_handoff/ps_subsys.hwh
Generated Block Design Tcl file D:/BaiduNetdiskDownload/crz01/psmem/design/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/hw_handoff/ps_subsys_bd.tcl
Generated Hardware Definition File D:/BaiduNetdiskDownload/crz01/psmem/design/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/synth/ps_subsys.hwdef
generate_target: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1117.348 ; gain = 161.875
export_ip_user_files -of_objects [get_files D:/BaiduNetdiskDownload/crz01/psmem/design/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ps_subsys.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/BaiduNetdiskDownload/crz01/psmem/design/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ps_subsys.bd] -directory D:/BaiduNetdiskDownload/crz01/psmem/design/PS_Embedded_Design.ip_user_files/sim_scripts -ip_user_files_dir D:/BaiduNetdiskDownload/crz01/psmem/design/PS_Embedded_Design.ip_user_files -ipstatic_source_dir D:/BaiduNetdiskDownload/crz01/psmem/design/PS_Embedded_Design.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/BaiduNetdiskDownload/crz01/psmem/design/PS_Embedded_Design.cache/compile_simlib/modelsim} {questa=D:/BaiduNetdiskDownload/crz01/psmem/design/PS_Embedded_Design.cache/compile_simlib/questa} {riviera=D:/BaiduNetdiskDownload/crz01/psmem/design/PS_Embedded_Design.cache/compile_simlib/riviera} {activehdl=D:/BaiduNetdiskDownload/crz01/psmem/design/PS_Embedded_Design.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.058 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.054 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 16:02:18 2020...
