#ifndef PM_H
#define PM_H

#define BIT0           (1<<0)
#define BIT1           (1<<1)
#define BIT2           (1<<2)
#define BIT3           (1<<3)
#define BIT4           (1<<4)
#define BIT5           (1<<5)
#define BIT6           (1<<6)
#define BIT7           (1<<7)

/* REGISTERS */

#define REG_BASE	     0x2000
#define TILEMAP        ((char *)(0x1360))

struct oam_attr {
  char x;
  char y;
  char tile;
  char ctrl;
};
#define OAM            ((struct oam_attr *)(0x1300))
#define OAM_FLIPH      (1<<0)
#define OAM_FLIPV      (1<<1)
#define OAM_INVERT     (1<<2)
#define OAM_ENABLE     (1<<3)

/* Seconds timer */
#define SEC_CTRL       (*(char *)(REG_BASE+0x08))
#define SEC_CNT        (*(long *)(REG_BASE+0x09))
#define SEC_CNT_LO     (*(char *)(REG_BASE+0x09))
#define SEC_CNT_MID    (*(char *)(REG_BASE+0x0A))
#define SEC_CNT_HI     (*(char *)(REG_BASE+0x0B))

/* Timer 1 */
#define TMR1_CTRL      (*(int *) (REG_BASE+0x30))
#define TMR1_SCALE     (*(char *)(REG_BASE+0x18))
#define TMR1_OSC       (*(char *)(REG_BASE+0x19))
#define TMR1_PRE       (*(int *) (REG_BASE+0x32))
#define TMR1_PVT       (*(int *) (REG_BASE+0x34))
#define TMR1_CNT       (*(int *) (REG_BASE+0x36))

/* Timer 2 */
#define TMR2_CTRL      (*(int *) (REG_BASE+0x38))
#define TMR2_SCALE     (*(char *)(REG_BASE+0x1A))
#define TMR2_OSC       (*(char *)(REG_BASE+0x1B))
#define TMR2_PRE       (*(int *) (REG_BASE+0x3A))
#define TMR2_PVT       (*(int *) (REG_BASE+0x3C))
#define TMR2_CNT       (*(int *) (REG_BASE+0x3E))

/* Timer 3 */
#define TMR3_CTRL      (*(int *) (REG_BASE+0x48))
#define TMR3_SCALE     (*(char *)(REG_BASE+0x1C))
#define TMR3_OSC       (*(char *)(REG_BASE+0x1D))
#define TMR3_PRE       (*(int *) (REG_BASE+0x4A))
#define TMR3_PVT       (*(int *) (REG_BASE+0x4C))
#define TMR3_CNT       (*(int *) (REG_BASE+0x4E))

/* 256 Hz Timer */
#define TMR256_CTRL    (*(char *)(REG_BASE+0x40))
#define TMR256_CNT     (*(char *)(REG_BASE+0x41))

/* System */
#define SYS_CTRL1      (*(char *)(REG_BASE+0x00))
#define SYS_CTRL2      (*(char *)(REG_BASE+0x01))
#define SYS_CTRL3      (*(char *)(REG_BASE+0x02))
#define SYS_BATT       (*(char *)(REG_BASE+0x10))
#define KEY_PAD        (*(char *)(REG_BASE+0x52))
#define CART_BUS       (*(char *)(REG_BASE+0x53))
#define IO_DIR         (*(char *)(REG_BASE+0x60))
#define IO_DATA        (*(char *)(REG_BASE+0x61))
#define LCD_CTRL       (*(char *)(REG_BASE+0xFE))
#define LCD_DATA       (*(char *)(REG_BASE+0xFF))

#define KEY_A           (1<<0)
#define KEY_B           (1<<1)
#define KEY_C           (1<<2)
#define KEY_UP          (1<<3)
#define KEY_DOWN        (1<<4)
#define KEY_LEFT        (1<<5)
#define KEY_RIGHT       (1<<6)
#define KEY_POWER       (1<<7)


/* IRQs */
#define IRQ_PRI1       (*(char *)(REG_BASE+0x20))
#define IRQ_PRI2       (*(char *)(REG_BASE+0x21))
#define IRQ_PRI3       (*(char *)(REG_BASE+0x22))
#define IRQ_ENA1       (*(char *)(REG_BASE+0x23))
#define IRQ_ENA2       (*(char *)(REG_BASE+0x24))
#define IRQ_ENA3       (*(char *)(REG_BASE+0x25))
#define IRQ_ENA4       (*(char *)(REG_BASE+0x26))
#define IRQ_ACT1       (*(char *)(REG_BASE+0x27))
#define IRQ_ACT2       (*(char *)(REG_BASE+0x28))
#define IRQ_ACT3       (*(char *)(REG_BASE+0x29))
#define IRQ_ACT4       (*(char *)(REG_BASE+0x2A))

// IRQ priority bit definitions
#define PRI1_PRC(x)     ((x&0x3)<<6)
#define PRI1_TIM2(x)    ((x&0x3)<<4)
#define PRI1_TIM1(x)    ((x&0x3)<<2)
#define PRI1_TIM3(x)    ((x&0x3)<<0)

#define PRI2_TIM256(x)  ((x&0x3)<<6)
#define PRI2_CART(x)    ((x&0x3)<<4)
#define PRI2_KEY(x)     ((x&0x3)<<2)

#define PRI3_IRSHOCK(x) ((x&0x3)<<0)


// IRQ_ENA1/IRQ_ACT1 registers
#define IRQ1_PRC_COMPLETE  BIT7 // 0x03
#define IRQ1_DIV_OVF       BIT6 // 0x04
#define IRQ1_TIM2_HI_UF    BIT5 // 0x05
#define IRQ1_TIM2_LO_UF    BIT4 // 0x06
#define IRQ1_TIM1_HI_UF    BIT3 // 0x07
#define IRQ1_TIM1_LO_UF    BIT2 // 0x08
#define IRQ1_TIM3_HI_UF    BIT1 // 0x09
#define IRQ1_TIM3_PIVOT    BIT0 // 0x0A

// IRQ_ENA2/IRQ_ACT2 registers
#define IRQ2_32HZ          BIT5 // 0x0B
#define IRQ2_8HZ           BIT4 // 0x0C
#define IRQ2_2HZ           BIT3 // 0x0D
#define IRQ2_1HZ           BIT2 // 0x0E
#define IRQ2_CART_EJECT    BIT1 // 0x13
#define IRQ2_CART          BIT0 // 0x14

// IRQ_ENA3/IRQ_ACT3 registers
#define IRQ3_KEYPOWER      BIT7 // 0x15
#define IRQ3_KEYRIGHT      BIT6 // 0x16
#define IRQ3_KEYLEFT       BIT5 // 0x17
#define IRQ3_KEYDOWN       BIT4 // 0x18
#define IRQ3_KEYUP         BIT3 // 0x19
#define IRQ3_KEYC          BIT2 // 0x1A
#define IRQ3_KEYB          BIT1 // 0x1B
#define IRQ3_KEYA          BIT0 // 0x1C

// IRQ_ENA4/IRQ_ACT4 registers
#define IRQ4_IR_RECV       BIT7 // 0x0F
#define IRQ4_SHOCK         BIT6 // 0x10


/* Audio */
#define AUD_CTRL       (*(char *)(REG_BASE+0x70))
#define AUD_VOL        (*(char *)(REG_BASE+0x71))

/* PRC */
#define PRC_MODE       (*(char *)(REG_BASE+0x80))
#define PRC_RATE       (*(char *)(REG_BASE+0x81))
#define PRC_MAP        (*(long *)(REG_BASE+0x82))
#define PRC_MAP_LO     (*(char *)(REG_BASE+0x82))
#define PRC_MAP_MID    (*(char *)(REG_BASE+0x83))
#define PRC_MAP_HI     (*(char *)(REG_BASE+0x84))
#define PRC_SCROLL_X   (*(char *)(REG_BASE+0x86))
#define PRC_SCROLL_Y   (*(char *)(REG_BASE+0x85))
#define PRC_SPR        (*(long *)(REG_BASE+0x87))
#define PRC_SPR_LO     (*(char *)(REG_BASE+0x87))
#define PRC_SPR_MID    (*(char *)(REG_BASE+0x88))
#define PRC_SPR_HI     (*(char *)(REG_BASE+0x89))
#define PRC_CONT       (*(char *)(REG_BASE+0x8A))

#define MAP_INVERT      (1<<0)
#define MAP_ENABLE      (1<<1)
#define SPRITE_ENABLE   (1<<2)
#define COPY_ENABLE     (1<<3)
#define MAP_12X16       (0<<4)  // 96*128 pixels
#define MAP_16X12       (1<<4)  // 128*96 pixels
#define MAP_24X8        (2<<4)  // 192*64 pixels
#define MAP_24X16       (3<<4)  // 192*128 pixels

#define RATE_24FPS      (0<<1)  // 72Hz/3
#define RATE_12FPS      (1<<1)  // 72Hz/6
#define RATE_8FPS       (2<<1)  // 72Hz/9
#define RATE_6FPS       (3<<1)  // 72Hz/12
#define RATE_36FPS      (4<<1)  // 72Hz/2
#define RATE_18FPS      (5<<1)  // 72Hz/4
//#define RATE_12FPS      (6<<1)  // 72Hz/6
#define RATE_9FPS       (7<<1)  // 72Hz/8

/* CONSTANTS */


#define TIMER1 0
#define TIMER2 1
#define TIMER3 2
#define CLK_CPU_2MHZ    0
#define CLK_CPU_500KHZ  1
#define CLK_CPU_125KHZ  2
#define CLK_CPU_62500HZ 3
#define CLK_CPU_31250HZ 4
#define CLK_CPU_15625HZ 5
#define CLK_CPU_3906HZ  6
#define CLK_CPU_976HZ   6

#endif