
---------- Begin Simulation Statistics ----------
final_tick                                 1561155282                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  64060                       # Simulator instruction rate (inst/s)
host_mem_usage                                 696324                       # Number of bytes of host memory used
host_op_rate                                   130320                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    75.90                       # Real time elapsed on the host
host_tick_rate                               20568395                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4862165                       # Number of instructions simulated
sim_ops                                       9891369                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001561                       # Number of seconds simulated
sim_ticks                                  1561155282                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1136993                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             63135                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            905806                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             716247                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1136993                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           420746                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1521533                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  310414                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        43087                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4099993                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2264164                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             63281                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1122937                       # Number of branches committed
system.cpu.commit.bw_lim_events                584513                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              44                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1704901                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              4862165                       # Number of instructions committed
system.cpu.commit.committedOps                9891369                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      3842336                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.574311                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.843862                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1364758     35.52%     35.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       477089     12.42%     47.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       476518     12.40%     60.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       435186     11.33%     71.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       268759      6.99%     78.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        81090      2.11%     80.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        81865      2.13%     82.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        72558      1.89%     84.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       584513     15.21%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3842336                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      21233                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               241912                       # Number of function calls committed.
system.cpu.commit.int_insts                   9695149                       # Number of committed integer instructions.
system.cpu.commit.loads                       1422997                       # Number of loads committed
system.cpu.commit.membars                          20                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       184043      1.86%      1.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6993515     70.70%     72.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           11885      0.12%     72.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.00%     72.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1003      0.01%     72.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     72.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     72.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     72.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     72.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     72.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     72.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     72.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               4      0.00%     72.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     72.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              47      0.00%     72.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     72.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            4052      0.04%     72.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          11069      0.11%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             3      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     72.85% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1418955     14.35%     87.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1262737     12.77%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         4042      0.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           9891369                       # Class of committed instruction
system.cpu.commit.refs                        2685734                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     4862165                       # Number of Instructions Simulated
system.cpu.committedOps                       9891369                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.964211                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.964211                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                646297                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               12420200                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1477403                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1716441                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  63764                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                190195                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     1535522                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          5006                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1313794                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            39                       # TLB misses on write requests
system.cpu.fetch.Branches                     1521533                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1012121                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2420909                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 17979                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          156                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        6198512                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  155                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           910                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  127528                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.324548                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1608199                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1026661                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.322164                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            4094100                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.175136                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.539186                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2008895     49.07%     49.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    96654      2.36%     51.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   127615      3.12%     54.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   209316      5.11%     59.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   123743      3.02%     62.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   100547      2.46%     65.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    87901      2.15%     67.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   221052      5.40%     72.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1118377     27.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4094100                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     34083                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    18553                       # number of floating regfile writes
system.cpu.idleCycles                          594055                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                76404                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1195801                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.281714                       # Inst execution rate
system.cpu.iew.exec_refs                      2848766                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1313760                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  201028                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1693192                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1407                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              7212                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1426624                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11596286                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1535006                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            104704                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              10697031                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    299                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   190                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  63764                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   552                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            10                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           715421                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          511                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          650                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       270192                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       163886                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            650                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        62974                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          13430                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  13495000                       # num instructions consuming a value
system.cpu.iew.wb_count                      10655540                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.544392                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7346567                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.272864                       # insts written-back per cycle
system.cpu.iew.wb_sent                       10680135                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 17609859                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8126266                       # number of integer regfile writes
system.cpu.ipc                               1.037117                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.037117                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            209238      1.94%      1.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7680249     71.10%     73.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                12259      0.11%     73.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    14      0.00%     73.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1015      0.01%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    6      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   82      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 4709      0.04%     73.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               11731      0.11%     73.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  5      0.00%     73.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     73.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     73.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     73.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     73.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     73.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     73.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1549932     14.35%     87.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1327546     12.29%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            4943      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             12      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10801741                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   23550                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               47079                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        23248                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              26839                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      129649                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012003                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   88686     68.40%     68.40% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     68.40% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     68.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     68.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     68.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     68.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     68.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     68.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     68.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     68.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     68.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     68.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     68.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      5      0.00%     68.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     68.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     21      0.02%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  26105     20.14%     88.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 14829     11.44%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                3      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               10698602                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           25786035                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10632292                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13274972                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11592042                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  10801741                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                4244                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1704897                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              5889                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           4200                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      2797108                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4094100                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.638368                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.188823                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1111976     27.16%     27.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              304995      7.45%     34.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              596511     14.57%     49.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              600370     14.66%     63.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              637823     15.58%     79.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              361003      8.82%     88.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              276996      6.77%     95.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              151077      3.69%     98.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               53349      1.30%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4094100                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.304049                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1012275                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           201                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads            340449                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            65304                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1693192                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1426624                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 4717928                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.numCycles                          4688155                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  207116                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               9593846                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  94461                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1571349                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1607                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  1406                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              30501608                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               12135835                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            11893246                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1802507                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 319984                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  63764                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                448341                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  2299368                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             35304                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         20227038                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1023                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 19                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    731709                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             14                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     14854093                       # The number of ROB reads
system.cpu.rob.rob_writes                    23446528                       # The number of ROB writes
system.cpu.timesIdled                           14917                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        17138                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         35547                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1561155282                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              17274                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          316                       # Transaction distribution
system.membus.trans_dist::WritebackClean        16641                       # Transaction distribution
system.membus.trans_dist::CleanEvict              180                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1136                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1136                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          16890                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           384                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        50421                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        50421                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         3536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         3536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  53957                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      2145984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      2145984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       117504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       117504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2263488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             18410                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000272                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016478                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   18405     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                       5      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               18410                       # Request fanout histogram
system.membus.reqLayer2.occupancy           111860040                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           84754758                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy            8134957                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1561155282                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        1080960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          97280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1178240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      1080960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1080960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        20224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           20224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           16890                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18410                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          316                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                316                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         692410302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          62312828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             754723129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    692410302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        692410302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       12954509                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             12954509                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       12954509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        692410302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         62312828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            767677638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       933.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000547421904                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           86                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           86                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               22128                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1411                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       18410                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      16955                       # Number of write requests accepted
system.mem_ctrls.readBursts                     18410                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    16955                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  15957                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 15438                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               97                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                77                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               57                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               64                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.09                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     27794788                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   12265000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                73788538                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11330.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30080.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1689                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1069                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 18410                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                16955                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1187                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    212.704297                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   155.205387                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   202.503262                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          366     30.83%     30.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          463     39.01%     69.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          204     17.19%     87.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           61      5.14%     92.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           28      2.36%     94.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           14      1.18%     95.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           10      0.84%     96.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      0.67%     97.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           33      2.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1187                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           86                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.488372                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.765808                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     50.688146                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             31     36.05%     36.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31            42     48.84%     84.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             7      8.14%     93.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             3      3.49%     96.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             1      1.16%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      1.16%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-399            1      1.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            86                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           86                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.406977                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.374145                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.066913                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               29     33.72%     33.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      2.33%     36.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               46     53.49%     89.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9     10.47%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            86                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 156992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1021248                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   95808                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1178240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1085120                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       100.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        61.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    754.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    695.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1561152285                       # Total gap between requests
system.mem_ctrls.avgGap                      44143.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        59712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        97280                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        95808                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 38248597.489612184465                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 62312827.635809771717                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 61369936.165004760027                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        16890                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1520                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        16955                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     29250399                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     44538139                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  43571126782                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      1731.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29301.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2569809.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4134060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2193510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             8061060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            3455640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     122928000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        483481980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        192341280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          816595530                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        523.071305                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    495098216                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     52000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1014057066                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4376820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2311155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             9453360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            4358700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     122928000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        585384870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        106528320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          835341225                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        535.078883                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    271857252                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     52000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1237298030                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      1561155282                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1561155282                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       993243                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           993243                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       993243                       # number of overall hits
system.cpu.icache.overall_hits::total          993243                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        18878                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          18878                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        18878                       # number of overall misses
system.cpu.icache.overall_misses::total         18878                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    476315208                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    476315208                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    476315208                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    476315208                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1012121                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1012121                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1012121                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1012121                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.018652                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.018652                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.018652                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.018652                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 25231.232546                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25231.232546                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 25231.232546                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25231.232546                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          220                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          110                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        16641                       # number of writebacks
system.cpu.icache.writebacks::total             16641                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1988                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1988                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1988                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1988                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        16890                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        16890                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        16890                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        16890                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    417753950                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    417753950                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    417753950                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    417753950                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016688                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016688                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016688                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016688                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24733.804026                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24733.804026                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24733.804026                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24733.804026                       # average overall mshr miss latency
system.cpu.icache.replacements                  16641                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       993243                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          993243                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        18878                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         18878                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    476315208                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    476315208                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1012121                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1012121                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.018652                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.018652                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 25231.232546                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25231.232546                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1988                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1988                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        16890                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        16890                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    417753950                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    417753950                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016688                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016688                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24733.804026                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24733.804026                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1561155282                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           245.968651                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              208248                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             16641                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.514152                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   245.968651                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.960815                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.960815                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          249                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          190                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.972656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2041132                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2041132                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1561155282                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           5328                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1561155282                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1561155282                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1561155282                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1561155282                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1561155282                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1561155282                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2075712                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2075712                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2075712                       # number of overall hits
system.cpu.dcache.overall_hits::total         2075712                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2168                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2168                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2168                       # number of overall misses
system.cpu.dcache.overall_misses::total          2168                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    131743104                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    131743104                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    131743104                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    131743104                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2077880                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2077880                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2077880                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2077880                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001043                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001043                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001043                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001043                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60767.114391                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60767.114391                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60767.114391                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60767.114391                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          506                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    50.600000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          316                       # number of writebacks
system.cpu.dcache.writebacks::total               316                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          648                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          648                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          648                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          648                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1520                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1520                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1520                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1520                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     92565602                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     92565602                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     92565602                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     92565602                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000732                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000732                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000732                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000732                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60898.422368                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60898.422368                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60898.422368                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60898.422368                       # average overall mshr miss latency
system.cpu.dcache.replacements                    496                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       814079                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          814079                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1031                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1031                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     64289764                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     64289764                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       815110                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       815110                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001265                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001265                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62356.706111                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62356.706111                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          647                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          647                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          384                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          384                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     26079756                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     26079756                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000471                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000471                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67916.031250                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67916.031250                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1261633                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1261633                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1137                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1137                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     67453340                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     67453340                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1262770                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1262770                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000900                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000900                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59325.716799                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59325.716799                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1136                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1136                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     66485846                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     66485846                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000900                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000900                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58526.272887                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58526.272887                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1561155282                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           787.704000                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               42608                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               496                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             85.903226                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            144000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   787.704000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.769242                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.769242                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          485                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          432                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4157280                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4157280                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 3061008927                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 113403                       # Simulator instruction rate (inst/s)
host_mem_usage                                 697348                       # Number of bytes of host memory used
host_op_rate                                   210820                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    98.74                       # Real time elapsed on the host
host_tick_rate                               15190484                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11197021                       # Number of instructions simulated
sim_ops                                      20815575                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001500                       # Number of seconds simulated
sim_ticks                                  1499853645                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               714989                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             26891                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            168041                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             714446                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          714989                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              543                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1275326                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  547185                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           84                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   1390255                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1182752                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             26891                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     976706                       # Number of branches committed
system.cpu.commit.bw_lim_events                738004                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         2712866                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              6334856                       # Number of instructions committed
system.cpu.commit.committedOps               10924206                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      4153464                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.630143                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.117841                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1504145     36.21%     36.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       940498     22.64%     58.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       281655      6.78%     65.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       138783      3.34%     68.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       216860      5.22%     74.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        36936      0.89%     75.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        28184      0.68%     75.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       268399      6.46%     82.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       738004     17.77%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4153464                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               420608                       # Number of function calls committed.
system.cpu.commit.int_insts                  10924206                       # Number of committed integer instructions.
system.cpu.commit.loads                       2450757                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6684469     61.19%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2450757     22.43%     83.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1788980     16.38%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10924206                       # Class of committed instruction
system.cpu.commit.refs                        4239737                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     6334856                       # Number of Instructions Simulated
system.cpu.committedOps                      10924206                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.710997                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.710997                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1181281                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               13943821                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1160754                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1803447                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  27292                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                329674                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     2682429                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             1                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     2054878                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                     1275326                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1624839                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2840713                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 13167                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        8256823                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   54584                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.283150                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1634443                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1261631                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.833194                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            4502448                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.166287                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.421428                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2063606     45.83%     45.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   128856      2.86%     48.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   227520      5.05%     53.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   246001      5.46%     59.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   222512      4.94%     64.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    58167      1.29%     65.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   201473      4.47%     69.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   290082      6.44%     76.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1064231     23.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4502448                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                            1617                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                26952                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1162333                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.805774                       # Inst execution rate
system.cpu.iew.exec_refs                      4737307                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    2054878                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  338517                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3031518                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  1                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 5                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2256068                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            13637080                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2682429                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             87583                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              12637388                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    128                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 39951                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  27292                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 40209                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          2029885                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         2966                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          498                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       580762                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       467086                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            498                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         4763                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          22189                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  16081475                       # num instructions consuming a value
system.cpu.iew.wb_count                      12589716                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.534969                       # average fanout of values written-back
system.cpu.iew.wb_producers                   8603088                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.795190                       # insts written-back per cycle
system.cpu.iew.wb_sent                       12633921                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 23456792                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9416709                       # number of integer regfile writes
system.cpu.ipc                               1.406475                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.406475                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7924917     62.28%     62.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     62.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     62.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     62.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     62.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     62.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     62.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     62.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     62.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     62.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     62.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     62.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     62.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     62.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     62.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     62.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     62.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     62.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     62.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     62.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     62.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     62.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     62.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     62.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     62.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     62.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     62.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     62.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     62.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     62.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     62.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     62.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     62.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     62.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     62.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     62.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     62.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     62.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     62.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     62.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     62.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     62.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2719140     21.37%     83.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2080912     16.35%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12724969                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       56032                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.004403                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     140      0.25%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  39352     70.23%     70.48% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 16540     29.52%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               12781001                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           30008441                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     12589716                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          16350409                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   13637079                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  12724969                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   1                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         2712866                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                21                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedOperandsExamined      3341260                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4502448                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.826233                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.782218                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              731703     16.25%     16.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              314031      6.97%     23.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              728008     16.17%     39.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1081743     24.03%     63.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              862198     19.15%     82.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              526668     11.70%     94.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              190633      4.23%     98.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               55949      1.24%     99.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               11515      0.26%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4502448                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.825219                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1624839                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads           1665500                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           377793                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3031518                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2256068                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6592745                       # number of misc regfile reads
system.cpu.numCycles                          4504065                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  413978                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               9256761                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 327736                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1314063                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 326028                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    15                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              35118991                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               13815077                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            11629425                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1974705                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 171210                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  27292                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                772410                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  2372664                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         26174953                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1645222                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     17052532                       # The number of ROB reads
system.cpu.rob.rob_writes                    27623159                       # The number of ROB writes
system.cpu.timesIdled                              10                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          862                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1726                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1499853645                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                863                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          189                       # Transaction distribution
system.membus.trans_dist::WritebackClean           13                       # Transaction distribution
system.membus.trans_dist::CleanEvict              661                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq             13                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           850                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port           39                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total           39                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         2550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2589                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        66496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        66496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   68160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               863                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     863    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 863                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3114427                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy              69074                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            4456403                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1499853645                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          54400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              55232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        12096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           12096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst              13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             850                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 863                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          189                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                189                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            554721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          36270206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              36824926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       554721                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           554721                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        8064787                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              8064787                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        8064787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           554721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         36270206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             44889713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       202.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples        13.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       728.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000079592860                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           11                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           11                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2066                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                179                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         863                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        202                       # Number of write requests accepted
system.mem_ctrls.readBursts                       863                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      202                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    122                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                52                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                73                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               10                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      30.54                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      4912425                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3705000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                18806175                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6629.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25379.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      645                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     160                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.21                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   863                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  202                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          131                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    457.282443                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   294.804505                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   361.613910                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           32     24.43%     24.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           15     11.45%     35.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           20     15.27%     51.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           11      8.40%     59.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      8.40%     67.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      6.11%     74.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      2.29%     76.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      5.34%     81.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           24     18.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          131                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           11                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.727273                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.014206                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.422005                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17             3     27.27%     27.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19             1      9.09%     36.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23             1      9.09%     45.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27             1      9.09%     54.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29             1      9.09%     63.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31             2     18.18%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-45             2     18.18%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            11                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           11                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.272727                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.245333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.009050                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                4     36.36%     36.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                7     63.64%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            11                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  47424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   12160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   55232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                12928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        31.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         8.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     36.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      8.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1486058787                       # Total gap between requests
system.mem_ctrls.avgGap                    1395360.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst          832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        46592                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        12160                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 554720.790774222463                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 31064364.283356461674                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 8107457.711315559223                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst           13                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          850                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          202                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst       410578                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     18395597                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   2386998675                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31582.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     21641.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11816825.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               378420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               204930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2484720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             198360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     118625520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        114649230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        479397120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          715938300                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        477.338774                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1245188779                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     50180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    204484866                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               521220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               292215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2806020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             793440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     118625520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        123054450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        472319040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          718411905                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        478.988005                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1226548213                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     50180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    223125432                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      1499853645                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1499853645                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1624820                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1624820                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1624820                       # number of overall hits
system.cpu.icache.overall_hits::total         1624820                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           19                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             19                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           19                       # number of overall misses
system.cpu.icache.overall_misses::total            19                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1257408                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1257408                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1257408                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1257408                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1624839                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1624839                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1624839                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1624839                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000012                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000012                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66179.368421                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66179.368421                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66179.368421                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66179.368421                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           13                       # number of writebacks
system.cpu.icache.writebacks::total                13                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst            6                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            6                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           13                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           13                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst       831604                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       831604                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst       831604                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       831604                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63969.538462                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63969.538462                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63969.538462                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63969.538462                       # average overall mshr miss latency
system.cpu.icache.replacements                     13                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1624820                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1624820                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           19                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            19                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1257408                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1257408                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1624839                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1624839                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66179.368421                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66179.368421                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            6                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           13                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst       831604                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       831604                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63969.538462                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63969.538462                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1499853645                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  249                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               52772                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                13                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4059.384615                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          249                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.972656                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.972656                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          249                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          249                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.972656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3249691                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3249691                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1499853645                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           5328                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1499853645                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1499853645                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1499853645                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1499853645                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1499853645                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1499853645                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2440671                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2440671                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2440671                       # number of overall hits
system.cpu.dcache.overall_hits::total         2440671                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          853                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            853                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          853                       # number of overall misses
system.cpu.dcache.overall_misses::total           853                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     44758863                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     44758863                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     44758863                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     44758863                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2441524                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2441524                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2441524                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2441524                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000349                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000349                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000349                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000349                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 52472.289566                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52472.289566                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 52472.289566                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52472.289566                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          189                       # number of writebacks
system.cpu.dcache.writebacks::total               189                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            3                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            3                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          850                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          850                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          850                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          850                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     43882764                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     43882764                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     43882764                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     43882764                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000348                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000348                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000348                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000348                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 51626.781176                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51626.781176                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 51626.781176                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51626.781176                       # average overall mshr miss latency
system.cpu.dcache.replacements                    850                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       651691                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          651691                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          853                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           853                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     44758863                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     44758863                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       652544                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       652544                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001307                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001307                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52472.289566                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52472.289566                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          850                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          850                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     43882764                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     43882764                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001303                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001303                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 51626.781176                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 51626.781176                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1788980                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1788980                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data      1788980                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1788980                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1499853645                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1444733                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               850                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1699.685882                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1000                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4883898                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4883898                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 3175806348                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1596902                       # Simulator instruction rate (inst/s)
host_mem_usage                                 700420                       # Number of bytes of host memory used
host_op_rate                                  2965662                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     7.33                       # Real time elapsed on the host
host_tick_rate                               15659634                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11706243                       # Number of instructions simulated
sim_ops                                      21740477                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000115                       # Number of seconds simulated
sim_ticks                                   114797421                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                56946                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               509                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             30014                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              42611                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           56946                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            14335                       # Number of indirect misses.
system.cpu.branchPred.lookups                   89807                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   29862                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          420                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    193303                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   148773                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               523                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      86709                       # Number of branches committed
system.cpu.commit.bw_lim_events                 65565                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               4                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           16774                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               509222                       # Number of instructions committed
system.cpu.commit.committedOps                 924902                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       315231                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.934045                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.109130                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       105203     33.37%     33.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        42634     13.52%     46.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        35148     11.15%     58.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        30332      9.62%     67.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         9698      3.08%     70.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        11551      3.66%     74.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         5791      1.84%     76.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         9309      2.95%     79.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        65565     20.80%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       315231                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                         70                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                29123                       # Number of function calls committed.
system.cpu.commit.int_insts                    924839                       # Number of committed integer instructions.
system.cpu.commit.loads                        180003                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           13      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           609161     65.86%     65.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               3      0.00%     65.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               4      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              16      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             30      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     65.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          179995     19.46%     85.33% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         135656     14.67%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            924902                       # Class of committed instruction
system.cpu.commit.refs                         315659                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      509222                       # Number of Instructions Simulated
system.cpu.committedOps                        924902                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.676988                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.676988                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                141542                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 947791                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    46854                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     85472                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    630                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 43352                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      183988                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            31                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      136513                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             2                       # TLB misses on write requests
system.cpu.fetch.Branches                       89807                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     86815                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        223472                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   310                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         522951                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   17                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            5                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles            91                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1260                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.260509                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              93635                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              72473                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.516956                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             317850                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.995768                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.393022                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   151575     47.69%     47.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    13720      4.32%     52.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    16868      5.31%     57.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    12149      3.82%     61.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    11240      3.54%     64.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    10852      3.41%     68.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     7463      2.35%     70.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    27560      8.67%     79.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    66423     20.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               317850                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       153                       # number of floating regfile reads
system.cpu.fp_regfile_writes                       62                       # number of floating regfile writes
system.cpu.idleCycles                           26887                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  684                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    87516                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.717756                       # Inst execution rate
system.cpu.iew.exec_refs                       320503                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     136513                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    7492                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                182840                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 28                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 4                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               137431                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              941649                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                183990                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1038                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                936911                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     66                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     1                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    630                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   115                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           136801                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          146                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         2596                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2839                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1778                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            146                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          619                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             65                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1226364                       # num instructions consuming a value
system.cpu.iew.wb_count                        933786                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.540254                       # average fanout of values written-back
system.cpu.iew.wb_producers                    662548                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.708691                       # insts written-back per cycle
system.cpu.iew.wb_sent                         934085                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1689542                       # number of integer regfile reads
system.cpu.int_regfile_writes                  709856                       # number of integer regfile writes
system.cpu.ipc                               1.477132                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.477132                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               143      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                616828     65.76%     65.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    3      0.00%     65.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    14      0.00%     65.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     65.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     65.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     65.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     65.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     65.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     65.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     65.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     65.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     65.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     65.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    4      0.00%     65.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     65.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   20      0.00%     65.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  34      0.00%     65.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     65.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     65.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     65.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     65.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     65.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     65.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     65.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     65.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     65.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     65.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     65.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     65.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     65.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     65.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     65.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     65.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     65.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               184168     19.64%     85.42% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              136695     14.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              14      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             20      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 937945                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     111                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                 221                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses           97                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                154                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        9145                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009750                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    3550     38.82%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     38.82% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   4074     44.55%     83.37% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1516     16.58%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                5      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 946836                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            2202772                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       933689                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            958414                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     941575                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    937945                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  74                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           16774                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               104                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             70                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        22932                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        317850                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.950905                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.078230                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               48577     15.28%     15.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               33273     10.47%     25.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               57357     18.05%     43.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               63255     19.90%     63.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               45362     14.27%     77.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               31404      9.88%     87.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               17329      5.45%     93.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               12593      3.96%     97.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                8700      2.74%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          317850                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.720755                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       86832                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            25                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             65463                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            18120                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               182840                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              137431                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  469974                       # number of misc regfile reads
system.cpu.numCycles                           344737                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   13242                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                850086                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  28934                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    65551                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  16854                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4596                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2376575                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 945636                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              870027                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    109973                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  74870                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    630                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                128403                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    19973                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups               171                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          1705641                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles             51                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  5                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    224376                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              5                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      1191342                       # The number of ROB reads
system.cpu.rob.rob_writes                     1885959                       # The number of ROB writes
system.cpu.timesIdled                             171                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     4                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          485                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           977                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    114797421                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                470                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          121                       # Transaction distribution
system.membus.trans_dist::WritebackClean          243                       # Transaction distribution
system.membus.trans_dist::CleanEvict              121                       # Transaction distribution
system.membus.trans_dist::ReadExReq                22                       # Transaction distribution
system.membus.trans_dist::ReadExResp               22                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            250                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           220                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          743                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          743                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total          726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1469                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        31552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        31552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        23232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        23232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   54784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               492                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.006098                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.077928                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     489     99.39%     99.39% # Request fanout histogram
system.membus.snoop_fanout::1                       3      0.61%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 492                       # Request fanout histogram
system.membus.reqLayer2.occupancy             2632382                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1325821                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1280934                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    114797421                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          16000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          15488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              31488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        16000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         16000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         7744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            7744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             250                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             242                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 492                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          121                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                121                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         139375953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         134915923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             274291876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    139375953                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        139375953                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       67457961                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             67457961                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       67457961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        139375953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        134915923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            341749838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       363.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       246.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       220.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002825196508                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           23                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           23                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1247                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                353                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         492                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        363                       # Number of write requests accepted
system.mem_ctrls.readBursts                       492                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      363                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     26                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                90                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                46                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                57                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                69                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               34                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      7031370                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2330000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                15768870                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15088.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33838.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      366                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     295                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.27                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   492                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  363                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          169                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    294.627219                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   192.980609                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   277.586897                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           50     29.59%     29.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           46     27.22%     56.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           23     13.61%     70.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           14      8.28%     78.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      6.51%     85.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      3.55%     88.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      4.14%     92.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      2.37%     95.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            8      4.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          169                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           23                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.782609                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.680239                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     90.211850                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15              6     26.09%     26.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31            13     56.52%     82.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             3     13.04%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-463            1      4.35%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            23                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           23                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.347826                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.331124                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.775107                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               19     82.61%     82.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                4     17.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            23                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  29824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   24064                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   31488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                23232                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       259.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       209.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    274.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    202.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.64                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     128590947                       # Total gap between requests
system.mem_ctrls.avgGap                     150398.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        15744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        14080                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        24064                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 137145938.147861361504                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 122650838.994022339582                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 209621433.917056381702                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          250                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          242                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          363                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      8676092                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      7092778                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  45761414709                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34704.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29309.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 126064503.33                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               492660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               235290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1499400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             642060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8604960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         25514340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         22596480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           59585190                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        519.046417                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     58482539                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      3640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     52674882                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               799680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               406065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             1827840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            1320660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8604960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         28408230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         20159520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           61526955                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        535.961126                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     52194455                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      3640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     58962966                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON       114797421                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    114797421                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        86492                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            86492                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        86492                       # number of overall hits
system.cpu.icache.overall_hits::total           86492                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          323                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            323                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          323                       # number of overall misses
system.cpu.icache.overall_misses::total           323                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     20464182                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     20464182                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     20464182                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     20464182                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        86815                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        86815                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        86815                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        86815                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003721                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003721                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003721                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003721                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 63356.600619                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63356.600619                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 63356.600619                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63356.600619                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           29                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           29                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          243                       # number of writebacks
system.cpu.icache.writebacks::total               243                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst           73                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           73                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           73                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           73                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          250                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          250                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          250                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          250                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     16916507                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     16916507                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     16916507                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     16916507                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002880                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002880                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002880                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002880                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 67666.028000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 67666.028000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 67666.028000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 67666.028000                       # average overall mshr miss latency
system.cpu.icache.replacements                    243                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        86492                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           86492                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          323                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           323                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     20464182                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     20464182                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        86815                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        86815                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003721                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003721                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 63356.600619                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63356.600619                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           73                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           73                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          250                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          250                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     16916507                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     16916507                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002880                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002880                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 67666.028000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67666.028000                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    114797421                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.492880                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2460688                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               499                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4931.238477                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.492880                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.994113                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.994113                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          100                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           81                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            173880                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           173880                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    114797421                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           5328                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    114797421                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    114797421                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    114797421                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    114797421                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    114797421                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    114797421                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       179876                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           179876                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       179876                       # number of overall hits
system.cpu.dcache.overall_hits::total          179876                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          339                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            339                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          339                       # number of overall misses
system.cpu.dcache.overall_misses::total           339                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     20044806                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     20044806                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     20044806                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     20044806                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       180215                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       180215                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       180215                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       180215                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001881                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001881                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001881                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001881                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59129.221239                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59129.221239                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59129.221239                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59129.221239                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          608                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          152                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          121                       # number of writebacks
system.cpu.dcache.writebacks::total               121                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           97                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           97                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           97                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           97                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          242                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          242                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          242                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          242                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     14641899                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     14641899                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     14641899                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     14641899                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001343                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001343                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001343                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001343                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60503.714876                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60503.714876                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60503.714876                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60503.714876                       # average overall mshr miss latency
system.cpu.dcache.replacements                    242                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        44242                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           44242                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          317                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           317                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     18785400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18785400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        44559                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        44559                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007114                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007114                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 59259.936909                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59259.936909                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           97                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           97                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          220                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          220                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     13400888                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13400888                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004937                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004937                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60913.127273                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60913.127273                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       135634                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         135634                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           22                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           22                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1259406                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1259406                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       135656                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       135656                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000162                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000162                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57245.727273                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57245.727273                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           22                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           22                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1241011                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1241011                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000162                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000162                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 56409.590909                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56409.590909                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    114797421                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3211530                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1266                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2536.753555                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          852                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            360672                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           360672                       # Number of data accesses

---------- End Simulation Statistics   ----------
