INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado_project/20191/cache_proj/cache_proj.srcs/sources_1/new/cache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-311] analyzing module cache_set
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado_project/20191/cache_proj/cache_proj.srcs/sources_1/new/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado_project/20191/cache_proj/cache_proj.srcs/sources_1/new/proc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module proc
WARNING: [VRFC 10-3824] variable 'bus' must explicitly be declared as automatic or static [D:/vivado_project/20191/cache_proj/cache_proj.srcs/sources_1/new/proc.sv:80]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado_project/20191/cache_proj/cache_proj.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-311] analyzing module top_pm
