Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Jan 11 02:56:46 2021
| Host         : yurigagarin running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 75 register/latch pins with no clock driven by root clock pin: clock_divider1/divided_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 169 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.800        0.000                      0                   64        0.178        0.000                      0                   64        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.800        0.000                      0                   64        0.178        0.000                      0                   64        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.800ns  (required time - arrival time)
  Source:                 clock_divider1/counter_value_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider1/counter_value_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.605ns  (logic 0.828ns (17.981%)  route 3.777ns (82.019%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  myclk (IN)
                         net (fo=0)                   0.000     0.000    myclk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  myclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.490    myclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.586 r  myclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.153    clock_divider1/myclk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clock_divider1/counter_value_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  clock_divider1/counter_value_reg[23]/Q
                         net (fo=2, routed)           1.240     6.849    clock_divider1/counter_value[23]
    SLICE_X37Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.973 f  clock_divider1/counter_value[0]_i_5/O
                         net (fo=1, routed)           0.433     7.406    clock_divider1/counter_value[0]_i_5_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.530 f  clock_divider1/counter_value[0]_i_2/O
                         net (fo=3, routed)           1.139     8.669    clock_divider1/counter_value[0]_i_2_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.793 r  clock_divider1/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.965     9.758    clock_divider1/divided_clk
    SLICE_X36Y50         FDRE                                         r  clock_divider1/counter_value_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  myclk (IN)
                         net (fo=0)                   0.000    10.000    myclk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  myclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.316    myclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.407 r  myclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.843    clock_divider1/myclk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clock_divider1/counter_value_reg[25]/C
                         clock pessimism              0.179    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.558    clock_divider1/counter_value_reg[25]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                  4.800    

Slack (MET) :             4.800ns  (required time - arrival time)
  Source:                 clock_divider1/counter_value_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider1/counter_value_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.605ns  (logic 0.828ns (17.981%)  route 3.777ns (82.019%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  myclk (IN)
                         net (fo=0)                   0.000     0.000    myclk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  myclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.490    myclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.586 r  myclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.153    clock_divider1/myclk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clock_divider1/counter_value_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  clock_divider1/counter_value_reg[23]/Q
                         net (fo=2, routed)           1.240     6.849    clock_divider1/counter_value[23]
    SLICE_X37Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.973 f  clock_divider1/counter_value[0]_i_5/O
                         net (fo=1, routed)           0.433     7.406    clock_divider1/counter_value[0]_i_5_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.530 f  clock_divider1/counter_value[0]_i_2/O
                         net (fo=3, routed)           1.139     8.669    clock_divider1/counter_value[0]_i_2_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.793 r  clock_divider1/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.965     9.758    clock_divider1/divided_clk
    SLICE_X36Y50         FDRE                                         r  clock_divider1/counter_value_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  myclk (IN)
                         net (fo=0)                   0.000    10.000    myclk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  myclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.316    myclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.407 r  myclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.843    clock_divider1/myclk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clock_divider1/counter_value_reg[26]/C
                         clock pessimism              0.179    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.558    clock_divider1/counter_value_reg[26]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                  4.800    

Slack (MET) :             4.800ns  (required time - arrival time)
  Source:                 clock_divider1/counter_value_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider1/counter_value_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.605ns  (logic 0.828ns (17.981%)  route 3.777ns (82.019%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  myclk (IN)
                         net (fo=0)                   0.000     0.000    myclk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  myclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.490    myclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.586 r  myclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.153    clock_divider1/myclk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clock_divider1/counter_value_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  clock_divider1/counter_value_reg[23]/Q
                         net (fo=2, routed)           1.240     6.849    clock_divider1/counter_value[23]
    SLICE_X37Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.973 f  clock_divider1/counter_value[0]_i_5/O
                         net (fo=1, routed)           0.433     7.406    clock_divider1/counter_value[0]_i_5_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.530 f  clock_divider1/counter_value[0]_i_2/O
                         net (fo=3, routed)           1.139     8.669    clock_divider1/counter_value[0]_i_2_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.793 r  clock_divider1/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.965     9.758    clock_divider1/divided_clk
    SLICE_X36Y50         FDRE                                         r  clock_divider1/counter_value_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  myclk (IN)
                         net (fo=0)                   0.000    10.000    myclk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  myclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.316    myclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.407 r  myclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.843    clock_divider1/myclk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clock_divider1/counter_value_reg[27]/C
                         clock pessimism              0.179    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.558    clock_divider1/counter_value_reg[27]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                  4.800    

Slack (MET) :             4.800ns  (required time - arrival time)
  Source:                 clock_divider1/counter_value_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider1/counter_value_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.605ns  (logic 0.828ns (17.981%)  route 3.777ns (82.019%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  myclk (IN)
                         net (fo=0)                   0.000     0.000    myclk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  myclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.490    myclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.586 r  myclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.153    clock_divider1/myclk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clock_divider1/counter_value_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  clock_divider1/counter_value_reg[23]/Q
                         net (fo=2, routed)           1.240     6.849    clock_divider1/counter_value[23]
    SLICE_X37Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.973 f  clock_divider1/counter_value[0]_i_5/O
                         net (fo=1, routed)           0.433     7.406    clock_divider1/counter_value[0]_i_5_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.530 f  clock_divider1/counter_value[0]_i_2/O
                         net (fo=3, routed)           1.139     8.669    clock_divider1/counter_value[0]_i_2_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.793 r  clock_divider1/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.965     9.758    clock_divider1/divided_clk
    SLICE_X36Y50         FDRE                                         r  clock_divider1/counter_value_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  myclk (IN)
                         net (fo=0)                   0.000    10.000    myclk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  myclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.316    myclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.407 r  myclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.843    clock_divider1/myclk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clock_divider1/counter_value_reg[28]/C
                         clock pessimism              0.179    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.558    clock_divider1/counter_value_reg[28]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                  4.800    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 clock_divider1/counter_value_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider1/counter_value_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 0.828ns (18.617%)  route 3.620ns (81.383%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  myclk (IN)
                         net (fo=0)                   0.000     0.000    myclk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  myclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.490    myclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.586 r  myclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.153    clock_divider1/myclk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clock_divider1/counter_value_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  clock_divider1/counter_value_reg[23]/Q
                         net (fo=2, routed)           1.240     6.849    clock_divider1/counter_value[23]
    SLICE_X37Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.973 f  clock_divider1/counter_value[0]_i_5/O
                         net (fo=1, routed)           0.433     7.406    clock_divider1/counter_value[0]_i_5_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.530 f  clock_divider1/counter_value[0]_i_2/O
                         net (fo=3, routed)           1.139     8.669    clock_divider1/counter_value[0]_i_2_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.793 r  clock_divider1/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.807     9.600    clock_divider1/divided_clk
    SLICE_X36Y51         FDRE                                         r  clock_divider1/counter_value_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  myclk (IN)
                         net (fo=0)                   0.000    10.000    myclk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  myclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.316    myclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.407 r  myclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.843    clock_divider1/myclk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  clock_divider1/counter_value_reg[29]/C
                         clock pessimism              0.179    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X36Y51         FDRE (Setup_fdre_C_R)       -0.429    14.558    clock_divider1/counter_value_reg[29]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 clock_divider1/counter_value_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider1/counter_value_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 0.828ns (18.617%)  route 3.620ns (81.383%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  myclk (IN)
                         net (fo=0)                   0.000     0.000    myclk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  myclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.490    myclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.586 r  myclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.153    clock_divider1/myclk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clock_divider1/counter_value_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  clock_divider1/counter_value_reg[23]/Q
                         net (fo=2, routed)           1.240     6.849    clock_divider1/counter_value[23]
    SLICE_X37Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.973 f  clock_divider1/counter_value[0]_i_5/O
                         net (fo=1, routed)           0.433     7.406    clock_divider1/counter_value[0]_i_5_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.530 f  clock_divider1/counter_value[0]_i_2/O
                         net (fo=3, routed)           1.139     8.669    clock_divider1/counter_value[0]_i_2_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.793 r  clock_divider1/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.807     9.600    clock_divider1/divided_clk
    SLICE_X36Y51         FDRE                                         r  clock_divider1/counter_value_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  myclk (IN)
                         net (fo=0)                   0.000    10.000    myclk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  myclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.316    myclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.407 r  myclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.843    clock_divider1/myclk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  clock_divider1/counter_value_reg[30]/C
                         clock pessimism              0.179    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X36Y51         FDRE (Setup_fdre_C_R)       -0.429    14.558    clock_divider1/counter_value_reg[30]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 clock_divider1/counter_value_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider1/counter_value_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 0.828ns (18.617%)  route 3.620ns (81.383%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  myclk (IN)
                         net (fo=0)                   0.000     0.000    myclk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  myclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.490    myclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.586 r  myclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.153    clock_divider1/myclk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clock_divider1/counter_value_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  clock_divider1/counter_value_reg[23]/Q
                         net (fo=2, routed)           1.240     6.849    clock_divider1/counter_value[23]
    SLICE_X37Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.973 f  clock_divider1/counter_value[0]_i_5/O
                         net (fo=1, routed)           0.433     7.406    clock_divider1/counter_value[0]_i_5_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.530 f  clock_divider1/counter_value[0]_i_2/O
                         net (fo=3, routed)           1.139     8.669    clock_divider1/counter_value[0]_i_2_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.793 r  clock_divider1/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.807     9.600    clock_divider1/divided_clk
    SLICE_X36Y51         FDRE                                         r  clock_divider1/counter_value_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  myclk (IN)
                         net (fo=0)                   0.000    10.000    myclk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  myclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.316    myclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.407 r  myclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.843    clock_divider1/myclk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  clock_divider1/counter_value_reg[31]/C
                         clock pessimism              0.179    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X36Y51         FDRE (Setup_fdre_C_R)       -0.429    14.558    clock_divider1/counter_value_reg[31]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             5.214ns  (required time - arrival time)
  Source:                 clock_divider1/counter_value_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider1/counter_value_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 0.828ns (19.277%)  route 3.467ns (80.723%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  myclk (IN)
                         net (fo=0)                   0.000     0.000    myclk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  myclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.490    myclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.586 r  myclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.153    clock_divider1/myclk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clock_divider1/counter_value_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  clock_divider1/counter_value_reg[23]/Q
                         net (fo=2, routed)           1.240     6.849    clock_divider1/counter_value[23]
    SLICE_X37Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.973 f  clock_divider1/counter_value[0]_i_5/O
                         net (fo=1, routed)           0.433     7.406    clock_divider1/counter_value[0]_i_5_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.530 f  clock_divider1/counter_value[0]_i_2/O
                         net (fo=3, routed)           1.139     8.669    clock_divider1/counter_value[0]_i_2_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.793 r  clock_divider1/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.655     9.448    clock_divider1/divided_clk
    SLICE_X36Y46         FDRE                                         r  clock_divider1/counter_value_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  myclk (IN)
                         net (fo=0)                   0.000    10.000    myclk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  myclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.316    myclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.407 r  myclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.852    clock_divider1/myclk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clock_divider1/counter_value_reg[10]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.091    
    SLICE_X36Y46         FDRE (Setup_fdre_C_R)       -0.429    14.662    clock_divider1/counter_value_reg[10]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -9.448    
  -------------------------------------------------------------------
                         slack                                  5.214    

Slack (MET) :             5.214ns  (required time - arrival time)
  Source:                 clock_divider1/counter_value_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider1/counter_value_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 0.828ns (19.277%)  route 3.467ns (80.723%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  myclk (IN)
                         net (fo=0)                   0.000     0.000    myclk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  myclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.490    myclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.586 r  myclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.153    clock_divider1/myclk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clock_divider1/counter_value_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  clock_divider1/counter_value_reg[23]/Q
                         net (fo=2, routed)           1.240     6.849    clock_divider1/counter_value[23]
    SLICE_X37Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.973 f  clock_divider1/counter_value[0]_i_5/O
                         net (fo=1, routed)           0.433     7.406    clock_divider1/counter_value[0]_i_5_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.530 f  clock_divider1/counter_value[0]_i_2/O
                         net (fo=3, routed)           1.139     8.669    clock_divider1/counter_value[0]_i_2_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.793 r  clock_divider1/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.655     9.448    clock_divider1/divided_clk
    SLICE_X36Y46         FDRE                                         r  clock_divider1/counter_value_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  myclk (IN)
                         net (fo=0)                   0.000    10.000    myclk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  myclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.316    myclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.407 r  myclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.852    clock_divider1/myclk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clock_divider1/counter_value_reg[11]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.091    
    SLICE_X36Y46         FDRE (Setup_fdre_C_R)       -0.429    14.662    clock_divider1/counter_value_reg[11]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -9.448    
  -------------------------------------------------------------------
                         slack                                  5.214    

Slack (MET) :             5.214ns  (required time - arrival time)
  Source:                 clock_divider1/counter_value_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider1/counter_value_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 0.828ns (19.277%)  route 3.467ns (80.723%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  myclk (IN)
                         net (fo=0)                   0.000     0.000    myclk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  myclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.490    myclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.586 r  myclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.153    clock_divider1/myclk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clock_divider1/counter_value_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  clock_divider1/counter_value_reg[23]/Q
                         net (fo=2, routed)           1.240     6.849    clock_divider1/counter_value[23]
    SLICE_X37Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.973 f  clock_divider1/counter_value[0]_i_5/O
                         net (fo=1, routed)           0.433     7.406    clock_divider1/counter_value[0]_i_5_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.530 f  clock_divider1/counter_value[0]_i_2/O
                         net (fo=3, routed)           1.139     8.669    clock_divider1/counter_value[0]_i_2_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.793 r  clock_divider1/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.655     9.448    clock_divider1/divided_clk
    SLICE_X36Y46         FDRE                                         r  clock_divider1/counter_value_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  myclk (IN)
                         net (fo=0)                   0.000    10.000    myclk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  myclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.316    myclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.407 r  myclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.852    clock_divider1/myclk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clock_divider1/counter_value_reg[12]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.091    
    SLICE_X36Y46         FDRE (Setup_fdre_C_R)       -0.429    14.662    clock_divider1/counter_value_reg[12]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -9.448    
  -------------------------------------------------------------------
                         slack                                  5.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 clock_divider1/counter_value_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider1/counter_value_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.355ns (64.586%)  route 0.195ns (35.414%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  myclk (IN)
                         net (fo=0)                   0.000     0.000    myclk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  myclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.920    myclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.946 r  myclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.510    clock_divider1/myclk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clock_divider1/counter_value_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  clock_divider1/counter_value_reg[24]/Q
                         net (fo=2, routed)           0.194     1.845    clock_divider1/counter_value[24]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.005 r  clock_divider1/counter_value0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.006    clock_divider1/counter_value0_carry__4_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.060 r  clock_divider1/counter_value0_carry__5/O[0]
                         net (fo=1, routed)           0.000     2.060    clock_divider1/data0[25]
    SLICE_X36Y50         FDRE                                         r  clock_divider1/counter_value_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  myclk (IN)
                         net (fo=0)                   0.000     0.000    myclk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  myclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.163    myclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.192 r  myclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     2.023    clock_divider1/myclk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clock_divider1/counter_value_reg[25]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.882    clock_divider1/counter_value_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 clock_divider1/counter_value_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider1/counter_value_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.366ns (65.281%)  route 0.195ns (34.719%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  myclk (IN)
                         net (fo=0)                   0.000     0.000    myclk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  myclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.920    myclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.946 r  myclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.510    clock_divider1/myclk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clock_divider1/counter_value_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  clock_divider1/counter_value_reg[24]/Q
                         net (fo=2, routed)           0.194     1.845    clock_divider1/counter_value[24]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.005 r  clock_divider1/counter_value0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.006    clock_divider1/counter_value0_carry__4_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.071 r  clock_divider1/counter_value0_carry__5/O[2]
                         net (fo=1, routed)           0.000     2.071    clock_divider1/data0[27]
    SLICE_X36Y50         FDRE                                         r  clock_divider1/counter_value_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  myclk (IN)
                         net (fo=0)                   0.000     0.000    myclk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  myclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.163    myclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.192 r  myclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     2.023    clock_divider1/myclk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clock_divider1/counter_value_reg[27]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.882    clock_divider1/counter_value_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 clock_divider1/counter_value_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider1/counter_value_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.391ns (66.763%)  route 0.195ns (33.237%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  myclk (IN)
                         net (fo=0)                   0.000     0.000    myclk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  myclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.920    myclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.946 r  myclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.510    clock_divider1/myclk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clock_divider1/counter_value_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  clock_divider1/counter_value_reg[24]/Q
                         net (fo=2, routed)           0.194     1.845    clock_divider1/counter_value[24]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.005 r  clock_divider1/counter_value0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.006    clock_divider1/counter_value0_carry__4_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.096 r  clock_divider1/counter_value0_carry__5/O[1]
                         net (fo=1, routed)           0.000     2.096    clock_divider1/data0[26]
    SLICE_X36Y50         FDRE                                         r  clock_divider1/counter_value_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  myclk (IN)
                         net (fo=0)                   0.000     0.000    myclk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  myclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.163    myclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.192 r  myclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     2.023    clock_divider1/myclk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clock_divider1/counter_value_reg[26]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.882    clock_divider1/counter_value_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 clock_divider1/counter_value_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider1/counter_value_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.391ns (66.763%)  route 0.195ns (33.237%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  myclk (IN)
                         net (fo=0)                   0.000     0.000    myclk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  myclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.920    myclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.946 r  myclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.510    clock_divider1/myclk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clock_divider1/counter_value_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  clock_divider1/counter_value_reg[24]/Q
                         net (fo=2, routed)           0.194     1.845    clock_divider1/counter_value[24]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.005 r  clock_divider1/counter_value0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.006    clock_divider1/counter_value0_carry__4_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.096 r  clock_divider1/counter_value0_carry__5/O[3]
                         net (fo=1, routed)           0.000     2.096    clock_divider1/data0[28]
    SLICE_X36Y50         FDRE                                         r  clock_divider1/counter_value_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  myclk (IN)
                         net (fo=0)                   0.000     0.000    myclk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  myclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.163    myclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.192 r  myclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     2.023    clock_divider1/myclk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clock_divider1/counter_value_reg[28]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.882    clock_divider1/counter_value_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 clock_divider1/counter_value_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider1/counter_value_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.394ns (66.932%)  route 0.195ns (33.068%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  myclk (IN)
                         net (fo=0)                   0.000     0.000    myclk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  myclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.920    myclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.946 r  myclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.510    clock_divider1/myclk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clock_divider1/counter_value_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  clock_divider1/counter_value_reg[24]/Q
                         net (fo=2, routed)           0.194     1.845    clock_divider1/counter_value[24]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.005 r  clock_divider1/counter_value0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.006    clock_divider1/counter_value0_carry__4_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.045 r  clock_divider1/counter_value0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.045    clock_divider1/counter_value0_carry__5_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.099 r  clock_divider1/counter_value0_carry__6/O[0]
                         net (fo=1, routed)           0.000     2.099    clock_divider1/data0[29]
    SLICE_X36Y51         FDRE                                         r  clock_divider1/counter_value_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  myclk (IN)
                         net (fo=0)                   0.000     0.000    myclk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  myclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.163    myclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.192 r  myclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     2.023    clock_divider1/myclk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  clock_divider1/counter_value_reg[29]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.882    clock_divider1/counter_value_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 clock_divider1/counter_value_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider1/counter_value_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.405ns (67.539%)  route 0.195ns (32.461%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  myclk (IN)
                         net (fo=0)                   0.000     0.000    myclk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  myclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.920    myclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.946 r  myclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.510    clock_divider1/myclk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clock_divider1/counter_value_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  clock_divider1/counter_value_reg[24]/Q
                         net (fo=2, routed)           0.194     1.845    clock_divider1/counter_value[24]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.005 r  clock_divider1/counter_value0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.006    clock_divider1/counter_value0_carry__4_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.045 r  clock_divider1/counter_value0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.045    clock_divider1/counter_value0_carry__5_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.110 r  clock_divider1/counter_value0_carry__6/O[2]
                         net (fo=1, routed)           0.000     2.110    clock_divider1/data0[31]
    SLICE_X36Y51         FDRE                                         r  clock_divider1/counter_value_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  myclk (IN)
                         net (fo=0)                   0.000     0.000    myclk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  myclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.163    myclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.192 r  myclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     2.023    clock_divider1/myclk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  clock_divider1/counter_value_reg[31]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.882    clock_divider1/counter_value_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 clock_divider1/counter_value_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider1/counter_value_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.430ns (68.838%)  route 0.195ns (31.162%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  myclk (IN)
                         net (fo=0)                   0.000     0.000    myclk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  myclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.920    myclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.946 r  myclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.510    clock_divider1/myclk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clock_divider1/counter_value_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  clock_divider1/counter_value_reg[24]/Q
                         net (fo=2, routed)           0.194     1.845    clock_divider1/counter_value[24]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.005 r  clock_divider1/counter_value0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.006    clock_divider1/counter_value0_carry__4_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.045 r  clock_divider1/counter_value0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.045    clock_divider1/counter_value0_carry__5_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.135 r  clock_divider1/counter_value0_carry__6/O[1]
                         net (fo=1, routed)           0.000     2.135    clock_divider1/data0[30]
    SLICE_X36Y51         FDRE                                         r  clock_divider1/counter_value_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  myclk (IN)
                         net (fo=0)                   0.000     0.000    myclk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  myclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.163    myclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.192 r  myclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     2.023    clock_divider1/myclk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  clock_divider1/counter_value_reg[30]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.882    clock_divider1/counter_value_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 clock_divider1/counter_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider1/counter_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.077%)  route 0.185ns (41.923%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  myclk (IN)
                         net (fo=0)                   0.000     0.000    myclk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  myclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.920    myclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.946 r  myclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.509    clock_divider1/myclk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clock_divider1/counter_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  clock_divider1/counter_value_reg[1]/Q
                         net (fo=2, routed)           0.185     1.835    clock_divider1/counter_value[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.950 r  clock_divider1/counter_value0_carry/O[0]
                         net (fo=1, routed)           0.000     1.950    clock_divider1/data0[1]
    SLICE_X36Y44         FDRE                                         r  clock_divider1/counter_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  myclk (IN)
                         net (fo=0)                   0.000     0.000    myclk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  myclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.163    myclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.192 r  myclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     2.024    clock_divider1/myclk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clock_divider1/counter_value_reg[1]/C
                         clock pessimism             -0.515     1.509    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.614    clock_divider1/counter_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 clock_divider1/counter_value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider1/counter_value_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.249ns (56.213%)  route 0.194ns (43.787%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  myclk (IN)
                         net (fo=0)                   0.000     0.000    myclk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  myclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.920    myclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.946 r  myclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.509    clock_divider1/myclk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clock_divider1/counter_value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  clock_divider1/counter_value_reg[12]/Q
                         net (fo=2, routed)           0.194     1.844    clock_divider1/counter_value[12]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.952 r  clock_divider1/counter_value0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.952    clock_divider1/data0[12]
    SLICE_X36Y46         FDRE                                         r  clock_divider1/counter_value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  myclk (IN)
                         net (fo=0)                   0.000     0.000    myclk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  myclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.163    myclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.192 r  myclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     2.024    clock_divider1/myclk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clock_divider1/counter_value_reg[12]/C
                         clock pessimism             -0.515     1.509    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     1.614    clock_divider1/counter_value_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 clock_divider1/counter_value_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider1/counter_value_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.249ns (56.213%)  route 0.194ns (43.787%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  myclk (IN)
                         net (fo=0)                   0.000     0.000    myclk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  myclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.920    myclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.946 r  myclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.510    clock_divider1/myclk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clock_divider1/counter_value_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  clock_divider1/counter_value_reg[16]/Q
                         net (fo=2, routed)           0.194     1.845    clock_divider1/counter_value[16]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.953 r  clock_divider1/counter_value0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.953    clock_divider1/data0[16]
    SLICE_X36Y47         FDRE                                         r  clock_divider1/counter_value_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  myclk (IN)
                         net (fo=0)                   0.000     0.000    myclk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  myclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.163    myclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.192 r  myclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     2.025    clock_divider1/myclk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clock_divider1/counter_value_reg[16]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.105     1.615    clock_divider1/counter_value_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.338    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { myclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  myclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   clock_divider1/counter_value_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clock_divider1/counter_value_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clock_divider1/counter_value_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clock_divider1/counter_value_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   clock_divider1/counter_value_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   clock_divider1/counter_value_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   clock_divider1/counter_value_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   clock_divider1/counter_value_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   clock_divider1/counter_value_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clock_divider1/counter_value_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clock_divider1/counter_value_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clock_divider1/counter_value_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clock_divider1/counter_value_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clock_divider1/counter_value_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clock_divider1/counter_value_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clock_divider1/counter_value_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clock_divider1/counter_value_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clock_divider1/counter_value_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clock_divider1/counter_value_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y51   clock_divider1/counter_value_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y51   clock_divider1/counter_value_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   clock_divider1/counter_value_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   clock_divider1/counter_value_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   clock_divider1/counter_value_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   clock_divider1/counter_value_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y51   clock_divider1/counter_value_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clock_divider1/counter_value_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clock_divider1/counter_value_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clock_divider1/counter_value_reg[11]/C



