<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>ModelSim Coverage Report</title>
  <!-- original name: _tb_top_U_FPGA_TOP_SIMA_DRAM_BIST0ContentFrame6.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <script type="text/javascript" src="../scripts/showhide.js"></script>
  <script type="text/javascript" src="../scripts/popup.js"></script>
</head>
<body id="ucdb2html_detail" onload="showLast()">
  <h1><span class="strip">ModelSim</span> Toggle Coverage Report</h1>
  <h3>Scope: /<a href="z000031.htm">tb_top</a>/<a href="z032928.htm">U_FPGA_TOP_SIMA</a>/<a href="z048935.htm">DRAM_BIST0</a></h3>
  <!-- use script block so buttons vanish when JavaScript is disabled -->
  <script type="text/javascript">
  <!--
  document.write(
    '<table class="buttons" cellspacing="2" cellpadding="2"><tr>' +
       '<td id="showAll" width="100" onclick="showAll()" class="button_on" ' +
           'title="Display all coverage scopes and bins.">Show All</td>' +
       '<td id="showCov" width="100" onclick="showCov()" class="button_off" ' +
           'title="Display only covered scopes and bins.">Show Covered</td>' +
       '<td id="showMis" width="100" onclick="showMis()" class="button_off" ' +
           'title="Display only uncovered scopes and bins.">Show Missing</td>' +
    '</tr></table>');
  //-->
  </script>
  <hr/><table>
  <tr/>
  <tr/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#19" z="CLK" LH="48954_1$048935" h1="8" HL="48954_0$048935" h2="8" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#34" z="DRAM_RD_ACK" LH="48955_1$048935" h1="2" HL="48955_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[0]" LH="48957_1$048935" h1="2" HL="48957_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[1]" LH="48958_1$048935" h1="2" HL="48958_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[2]" LH="48959_1$048935" h1="2" HL="48959_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[3]" LH="48960_1$048935" h1="2" HL="48960_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[4]" LH="48961_1$048935" h1="2" HL="48961_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[5]" LH="48962_1$048935" h1="2" HL="48962_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[6]" LH="48963_1$048935" h1="3" HL="48963_0$048935" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[7]" LH="48964_1$048935" h1="3" HL="48964_0$048935" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[8]" LH="48965_1$048935" h1="2" HL="48965_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#35" z="DRAM_RD_ADDR[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[0]" LH="48983_1$048935" h1="2" HL="48983_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[1]" LH="48984_1$048935" h1="2" HL="48984_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[2]" LH="48985_1$048935" h1="2" HL="48985_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[3]" LH="48986_1$048935" h1="2" HL="48986_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[4]" LH="48987_1$048935" h1="2" HL="48987_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[5]" LH="48988_1$048935" h1="2" HL="48988_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[6]" LH="48989_1$048935" h1="2" HL="48989_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#40" z="DRAM_RD_DATA[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#39" z="DRAM_RD_DVLD" LH="49015_1$048935" h1="2" HL="49015_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#38" z="DRAM_RD_EOP" LH="49016_1$048935" h1="2" HL="49016_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#32" z="DRAM_RD_RDY" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#33" z="DRAM_RD_REQ" LH="49018_1$048935" h1="2" HL="49018_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#36" z="DRAM_RD_SIZE[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#36" z="DRAM_RD_SIZE[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#36" z="DRAM_RD_SIZE[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#36" z="DRAM_RD_SIZE[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#36" z="DRAM_RD_SIZE[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#36" z="DRAM_RD_SIZE[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#36" z="DRAM_RD_SIZE[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#36" z="DRAM_RD_SIZE[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#36" z="DRAM_RD_SIZE[8]" LH="49028_1$048935" h1="2" HL="49028_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#36" z="DRAM_RD_SIZE[9]" LH="49029_1$048935" h1="2" HL="49029_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#36" z="DRAM_RD_SIZE[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#36" z="DRAM_RD_SIZE[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#37" z="DRAM_RD_SOP" LH="49032_1$048935" h1="2" HL="49032_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#24" z="DRAM_WR_ACK" LH="49033_1$048935" h1="2" HL="49033_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[6]" LH="49041_1$048935" h1="3" HL="49041_0$048935" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[7]" LH="49042_1$048935" h1="3" HL="49042_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#25" z="DRAM_WR_ADDR[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[0]" LH="49061_1$048935" h1="3" HL="49061_0$048935" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[1]" LH="49062_1$048935" h1="3" HL="49062_0$048935" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[2]" LH="49063_1$048935" h1="3" HL="49063_0$048935" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[3]" LH="49064_1$048935" h1="3" HL="49064_0$048935" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[4]" LH="49065_1$048935" h1="3" HL="49065_0$048935" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[5]" LH="49066_1$048935" h1="3" HL="49066_0$048935" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[6]" LH="49067_1$048935" h1="3" HL="49067_0$048935" h2="3" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#30" z="DRAM_WR_DATA[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#29" z="DRAM_WR_DVLD" LH="49093_1$048935" h1="2" HL="49093_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#28" z="DRAM_WR_EOP" LH="49094_1$048935" h1="2" HL="49094_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#22" z="DRAM_WR_RDY" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#23" z="DRAM_WR_REQ" LH="49096_1$048935" h1="2" HL="49096_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#26" z="DRAM_WR_SIZE[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#26" z="DRAM_WR_SIZE[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#26" z="DRAM_WR_SIZE[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#26" z="DRAM_WR_SIZE[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#26" z="DRAM_WR_SIZE[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#26" z="DRAM_WR_SIZE[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#26" z="DRAM_WR_SIZE[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#26" z="DRAM_WR_SIZE[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#26" z="DRAM_WR_SIZE[8]" LH="49106_1$048935" h1="2" HL="49106_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#26" z="DRAM_WR_SIZE[9]" LH="49107_1$048935" h1="2" HL="49107_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#26" z="DRAM_WR_SIZE[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#26" z="DRAM_WR_SIZE[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#27" z="DRAM_WR_SOP" LH="49110_1$048935" h1="2" HL="49110_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIMA/RST" lnk="__HDL_srcfile_12.htm#20"" z="RST" LH="49111_1$048935" h1="2" HL="49111_0$048935" h2="8" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#55" z="r_DRAM_RADR[0]" LH="49113_1$048935" h1="2" HL="49113_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#55" z="r_DRAM_RADR[1]" LH="49114_1$048935" h1="2" HL="49114_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#55" z="r_DRAM_RADR[2]" LH="49115_1$048935" h1="2" HL="49115_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#55" z="r_DRAM_RADR[3]" LH="49116_1$048935" h1="2" HL="49116_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#55" z="r_DRAM_RADR[4]" LH="49117_1$048935" h1="2" HL="49117_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#55" z="r_DRAM_RADR[5]" LH="49118_1$048935" h1="2" HL="49118_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#55" z="r_DRAM_RADR[6]" LH="49119_1$048935" h1="2" HL="49119_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#55" z="r_DRAM_RADR[7]" LH="49120_1$048935" h1="2" HL="49120_0$048935" h2="2" c="G" p="100.00"/>
  <tr s="2" lnk="__HDL_srcfile_12.htm#55" z="r_DRAM_RADR[8]" LH="49121_1$048935" h1="2" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#55" z="r_DRAM_RADR[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#55" z="r_DRAM_RADR[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#55" z="r_DRAM_RADR[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#55" z="r_DRAM_RADR[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#55" z="r_DRAM_RADR[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#55" z="r_DRAM_RADR[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#55" z="r_DRAM_RADR[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#57" z="r_DRAM_RCNT[0]" LH="49130_1$048935" h1="2" HL="49130_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#57" z="r_DRAM_RCNT[1]" LH="49131_1$048935" h1="2" HL="49131_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#57" z="r_DRAM_RCNT[2]" LH="49132_1$048935" h1="2" HL="49132_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#57" z="r_DRAM_RCNT[3]" LH="49133_1$048935" h1="2" HL="49133_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#57" z="r_DRAM_RCNT[4]" LH="49134_1$048935" h1="2" HL="49134_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#57" z="r_DRAM_RCNT[5]" LH="49135_1$048935" h1="2" HL="49135_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#57" z="r_DRAM_RCNT[6]" LH="49136_1$048935" h1="2" HL="49136_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#57" z="r_DRAM_RCNT[7]" LH="49137_1$048935" h1="2" HL="49137_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#57" z="r_DRAM_RCNT[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#57" z="r_DRAM_RCNT[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#54" z="r_DRAM_RD_ACK" LH="49140_1$048935" h1="2" HL="49140_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[0]" LH="49142_1$048935" h1="2" HL="49142_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[1]" LH="49143_1$048935" h1="2" HL="49143_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[2]" LH="49144_1$048935" h1="2" HL="49144_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[3]" LH="49145_1$048935" h1="2" HL="49145_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[4]" LH="49146_1$048935" h1="2" HL="49146_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[5]" LH="49147_1$048935" h1="2" HL="49147_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[6]" LH="49148_1$048935" h1="2" HL="49148_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#68" z="r_DRAM_RD_DATA[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#67" z="r_DRAM_RD_DVLD" LH="49174_1$048935" h1="2" HL="49174_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#66" z="r_DRAM_RD_EOP" LH="49175_1$048935" h1="2" HL="49175_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#53" z="r_DRAM_RD_REQ[0]" LH="49177_1$048935" h1="2" HL="49177_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#53" z="r_DRAM_RD_REQ[1]" LH="49178_1$048935" h1="2" HL="49178_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#53" z="r_DRAM_RD_REQ[2]" LH="49179_1$048935" h1="2" HL="49179_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#53" z="r_DRAM_RD_REQ[3]" LH="49180_1$048935" h1="2" HL="49180_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#65" z="r_DRAM_RD_SOP" LH="49181_1$048935" h1="2" HL="49181_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#63" z="r_DRAM_REN" LH="49182_1$048935" h1="2" HL="49182_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#62" z="r_DRAM_REOP" LH="49183_1$048935" h1="2" HL="49183_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#61" z="r_DRAM_RSOP" LH="49184_1$048935" h1="2" HL="49184_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#51" z="r_DRAM_WADR[0]" LH="49186_1$048935" h1="2" HL="49186_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#51" z="r_DRAM_WADR[1]" LH="49187_1$048935" h1="2" HL="49187_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#51" z="r_DRAM_WADR[2]" LH="49188_1$048935" h1="2" HL="49188_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#51" z="r_DRAM_WADR[3]" LH="49189_1$048935" h1="2" HL="49189_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#51" z="r_DRAM_WADR[4]" LH="49190_1$048935" h1="2" HL="49190_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#51" z="r_DRAM_WADR[5]" LH="49191_1$048935" h1="2" HL="49191_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#51" z="r_DRAM_WADR[6]" LH="49192_1$048935" h1="2" HL="49192_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#51" z="r_DRAM_WADR[7]" LH="49193_1$048935" h1="2" HL="49193_0$048935" h2="2" c="G" p="100.00"/>
  <tr s="2" lnk="__HDL_srcfile_12.htm#51" z="r_DRAM_WADR[8]" LH="49194_1$048935" h1="2" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#51" z="r_DRAM_WADR[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#51" z="r_DRAM_WADR[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#51" z="r_DRAM_WADR[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#51" z="r_DRAM_WADR[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#51" z="r_DRAM_WADR[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#51" z="r_DRAM_WADR[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#51" z="r_DRAM_WADR[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[0]" LH="49203_1$048935" h1="3" HL="49203_0$048935" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[1]" LH="49204_1$048935" h1="3" HL="49204_0$048935" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[2]" LH="49205_1$048935" h1="3" HL="49205_0$048935" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[3]" LH="49206_1$048935" h1="3" HL="49206_0$048935" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[4]" LH="49207_1$048935" h1="3" HL="49207_0$048935" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[5]" LH="49208_1$048935" h1="3" HL="49208_0$048935" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[6]" LH="49209_1$048935" h1="3" HL="49209_0$048935" h2="3" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_12.htm#50" z="r_DRAM_WDT[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#49" z="r_DRAM_WEN" LH="49235_1$048935" h1="2" HL="49235_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#48" z="r_DRAM_WR_ACK" LH="49236_1$048935" h1="2" HL="49236_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#47" z="r_DRAM_WR_REQ[0]" LH="49238_1$048935" h1="2" HL="49238_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#47" z="r_DRAM_WR_REQ[1]" LH="49239_1$048935" h1="2" HL="49239_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#47" z="r_DRAM_WR_REQ[2]" LH="49240_1$048935" h1="2" HL="49240_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#47" z="r_DRAM_WR_REQ[3]" LH="49241_1$048935" h1="2" HL="49241_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST0/s_DRAM_RDT[0]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[0]" LH="49243_1$048935" h1="2" HL="49243_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST0/s_DRAM_RDT[1]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[1]" LH="49244_1$048935" h1="2" HL="49244_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST0/s_DRAM_RDT[2]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[2]" LH="49245_1$048935" h1="2" HL="49245_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST0/s_DRAM_RDT[3]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[3]" LH="49246_1$048935" h1="2" HL="49246_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST0/s_DRAM_RDT[4]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[4]" LH="49247_1$048935" h1="2" HL="49247_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST0/s_DRAM_RDT[5]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[5]" LH="49248_1$048935" h1="2" HL="49248_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST0/s_DRAM_RDT[6]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[6]" LH="49249_1$048935" h1="2" HL="49249_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST0/s_DRAM_RDT[7]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST0/s_DRAM_RDT[8]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST0/s_DRAM_RDT[9]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST0/s_DRAM_RDT[10]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST0/s_DRAM_RDT[11]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST0/s_DRAM_RDT[12]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST0/s_DRAM_RDT[13]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST0/s_DRAM_RDT[14]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST0/s_DRAM_RDT[15]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST0/s_DRAM_RDT[16]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST0/s_DRAM_RDT[17]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST0/s_DRAM_RDT[18]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST0/s_DRAM_RDT[19]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST0/s_DRAM_RDT[20]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST0/s_DRAM_RDT[21]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST0/s_DRAM_RDT[22]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST0/s_DRAM_RDT[23]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST0/s_DRAM_RDT[24]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST0/s_DRAM_RDT[25]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST0/s_DRAM_RDT[26]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST0/s_DRAM_RDT[27]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST0/s_DRAM_RDT[28]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST0/s_DRAM_RDT[29]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST0/s_DRAM_RDT[30]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIMA/DRAM_BIST0/s_DRAM_RDT[31]" lnk="__HDL_srcfile_12.htm#56"" z="s_DRAM_RDT[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#60" z="s_DRAM_REN" LH="49275_1$048935" h1="2" HL="49275_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#59" z="s_DRAM_REOP" LH="49276_1$048935" h1="2" HL="49276_0$048935" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_12.htm#58" z="s_DRAM_RSOP" LH="49277_1$048935" h1="2" HL="49277_0$048935" h2="2" c="G" p="100.00"/>
  </table>
<h5>Note:<br/>[alias] denotes that the togglenode is an alias of a canonical node elsewhere in the design.</h5>
<script type="text/javascript" src="../scripts/buildtogglepage.js"></script>
  <!-- make sure jumps to last few line nos work -->
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
  
</body>
</html>
