$date
	Thu Jan 16 00:31:33 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! s $end
$var wire 1 " c_out $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c_in $end
$scope module fa $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 & c_and1 $end
$var wire 1 ' c_and2 $end
$var wire 1 ( c_and3 $end
$var wire 1 % c_in $end
$var wire 1 ) c_or1 $end
$var wire 1 " c_out $end
$var wire 1 ! s $end
$var wire 1 * sw1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#1
0"
0!
0)
0*
0&
0'
0(
0$
0#
0%
#2
1!
1*
1$
#3
0$
1#
#4
1"
0!
1)
0*
1&
1$
#5
0"
0)
0&
1!
0$
0#
1%
#6
0!
1"
1*
1(
1$
#7
1)
0(
1'
0$
1#
#8
1!
0*
1&
1(
1$
