/**
 * @file furi_hal_nfc.c
 * @brief NFC HAL implementation for ESP32 with PN532 (I2C).
 *
 * Implements the full furi_hal_nfc API on top of the PN532 NFC controller.
 * The PN532 is a command/response device while the Flipper NFC stack expects
 * an event-driven (interrupt) model like the ST25R3916. This implementation
 * bridges the gap by:
 *  - Running PN532 commands synchronously inside poller_tx / short_frame / sdd
 *  - Buffering the card response from the combined TX+RX PN532 command
 *  - Signaling the correct event sequence (TxEnd → RxStart → RxEnd) so that
 *    nfc.c's TRX state machine works unmodified
 *  - Using ESP high-resolution timers for FWT and BlockTx timing
 *  - Supporting listener mode via TgInitAsTarget / TgGetData / TgSetData
 *
 * On boards without NFC (BOARD_HAS_NFC == 0), all functions return errors.
 */

#include "furi_hal_nfc.h"
#include <furi.h>
#include <board.h>

#define TAG "FuriHalNfc"

#if BOARD_HAS_NFC

#include <driver/i2c.h>
#include <driver/gpio.h>
#include <esp_timer.h>
#include <string.h>

/* ──────────────────────────── PN532 Protocol Constants ──────────────────── */

#define PN532_I2C_ADDR          0x24

#define PN532_PREAMBLE          0x00
#define PN532_STARTCODE1        0x00
#define PN532_STARTCODE2        0xFF
#define PN532_HOSTTOPN532       0xD4
#define PN532_PN532TOHOST       0xD5
#define PN532_ACK_LENGTH        7

/* PN532 Commands */
#define PN532_CMD_GETFIRMWAREVERSION    0x02
#define PN532_CMD_SAMCONFIGURATION      0x14
#define PN532_CMD_POWERDOWN             0x16
#define PN532_CMD_RFCONFIGURATION       0x32
#define PN532_CMD_INLISTPASSIVETARGET   0x4A
#define PN532_CMD_INDATAEXCHANGE        0x40
#define PN532_CMD_INCOMMUNICATETHRU     0x42
#define PN532_CMD_INJUMPFORDEP          0x56
#define PN532_CMD_TGINITASTARGET        0x8C
#define PN532_CMD_TGGETDATA             0x86
#define PN532_CMD_TGSETDATA             0x8E
#define PN532_CMD_TGRESPONSETOINITIATOR 0x90

/* RF Configuration items */
#define PN532_RFCFG_FIELD               0x01
#define PN532_RFCFG_TIMINGS             0x02
#define PN532_RFCFG_RETRIES             0x05

/* InListPassiveTarget baud rates */
#define PN532_BRTY_ISO14443A            0x00
#define PN532_BRTY_FELICA_212           0x01
#define PN532_BRTY_FELICA_424           0x02
#define PN532_BRTY_ISO14443B            0x03
#define PN532_BRTY_JEWEL                0x04

/* PN532 error codes (InDataExchange / InCommunicateThru status byte) */
#define PN532_STATUS_OK                 0x00
#define PN532_STATUS_TIMEOUT            0x01
#define PN532_STATUS_CRC_ERROR          0x02
#define PN532_STATUS_PARITY_ERROR       0x03
#define PN532_STATUS_COLLISION          0x04
#define PN532_STATUS_MIFARE_AUTH        0x14

/* ──────────────────────────── All valid event bits ───────────────────────── */

#define NFC_EVENT_ALL_BITS (                    \
    FuriHalNfcEventOscOn |                      \
    FuriHalNfcEventFieldOn |                    \
    FuriHalNfcEventFieldOff |                   \
    FuriHalNfcEventListenerActive |             \
    FuriHalNfcEventTxStart |                    \
    FuriHalNfcEventTxEnd |                      \
    FuriHalNfcEventRxStart |                    \
    FuriHalNfcEventRxEnd |                      \
    FuriHalNfcEventCollision |                  \
    FuriHalNfcEventTimerFwtExpired |            \
    FuriHalNfcEventTimerBlockTxExpired |        \
    FuriHalNfcEventTimeout |                    \
    FuriHalNfcEventAbortRequest)

/* ──────────────────────────── Module State ───────────────────────────────── */

static bool nfc_hal_ready = false;
static FuriMutex* nfc_mutex = NULL;
static FuriHalNfcMode nfc_current_mode = FuriHalNfcModeNum;
static FuriHalNfcTech nfc_current_tech = FuriHalNfcTechInvalid;

/* Event signaling — used by worker thread for poller/listener wait_event */
static FuriEventFlag* nfc_event_flags = NULL;

/* RX buffer: PN532 does TX+RX in one command, poller_rx retrieves buffered data */
static uint8_t pn532_rx_buf[256];
static size_t pn532_rx_bits = 0;

/* Cached target from InListPassiveTarget (for SDD frame emulation) */
static uint8_t pn532_target_atqa[2];
static uint8_t pn532_target_sak;
static uint8_t pn532_target_uid[10];
static uint8_t pn532_target_uid_len;
static uint8_t pn532_target_number; /* 0 = no target listed */

/* ISO-DEP state: PN532 manages ISO-DEP internally for ISO14443-4 tags.
 * We cache the ATS and handle I-block framing translation. */
static uint8_t pn532_cached_ats[64];
static uint8_t pn532_cached_ats_len;
static bool pn532_iso_dep_active; /* SAK & 0x20 → PN532 activated ISO-DEP */
static bool pn532_iso_dep_mode;   /* RATS completed, Flipper stack in ISO-DEP mode */
static uint8_t pn532_block_number; /* I-block sequence toggle (0/1) */
static int64_t pn532_cache_time_us; /* esp_timer_get_time() at last activation */
#define PN532_CACHE_TTL_US (1000000) /* 1 second; longer = stale, force fresh poll */

/* Software timers */
static esp_timer_handle_t fwt_timer = NULL;
static esp_timer_handle_t block_tx_timer = NULL;
static volatile bool block_tx_running = false;

/* CRC-A computation (ISO 14443-3A, init=0x6363) */
static void crc_a_append(uint8_t* data, size_t len) {
    uint16_t crc = 0x6363;
    for(size_t i = 0; i < len; i++) {
        uint8_t bt = data[i] ^ (uint8_t)(crc & 0xFF);
        bt ^= bt << 4;
        crc = (crc >> 8) ^ ((uint16_t)bt << 8) ^ ((uint16_t)bt << 3) ^ ((uint16_t)bt >> 4);
    }
    data[len] = (uint8_t)(crc & 0xFF);
    data[len + 1] = (uint8_t)(crc >> 8);
}

/* Listener emulation state */
static uint8_t listener_uid[10];
static uint8_t listener_uid_len;
static uint8_t listener_atqa[2];
static uint8_t listener_sak;
static bool listener_configured = false;   /* TgInitAsTarget params cached */
static bool listener_activated = false;    /* PN532 target mode active (reader present) */

/* Listener RX buffer: stores data from TgInitAsTarget or TgGetData responses */
static uint8_t listener_rx_buf[253];
static size_t listener_rx_len = 0;

/* Type-4 (ISO-DEP) NDEF emulation: when set, listener_wait_event runs a
 * self-contained Bruce-style TgInitAsTarget/TgGetData/TgSetData APDU loop
 * (PN532 handles RATS/ATS + ISO-DEP framing + WTX in hardware, so the slow
 * host round-trip no longer blows the MIFARE-UL FWT). Detected by readers as
 * a generic ISO14443-4 NDEF tag — not a byte-exact NTAG clone — but the NDEF
 * payload transfers reliably. emu_ndef_len == 0 → fall back to raw type-A. */
static uint8_t emu_ndef_msg[888];
static size_t emu_ndef_len = 0;

/* FeliCa listener configuration state */
static uint8_t felica_idm[8];
static uint8_t felica_pmm[8];
static uint16_t felica_sys_code;
static bool felica_listener_configured = false;

/* PN532 Mifare Classic native auth state */
static bool pn532_mf_authed = false;

/* ──────────────────────────── Timer Callbacks ────────────────────────────── */

static void fwt_timer_cb(void* arg) {
    UNUSED(arg);
    if(nfc_event_flags) {
        furi_event_flag_set(nfc_event_flags, FuriHalNfcEventTimerFwtExpired);
    }
}

static void block_tx_timer_cb(void* arg) {
    UNUSED(arg);
    block_tx_running = false;
    if(nfc_event_flags) {
        furi_event_flag_set(nfc_event_flags, FuriHalNfcEventTimerBlockTxExpired);
    }
}

/* ──────────────────────────── PN532 I2C Low-Level ───────────────────────── */

static esp_err_t pn532_i2c_init(void) {
    /* I2C bus may already be initialized by furi_hal_power (shared QWIIC/NFC pins).
     * Try to install; if already running, just reuse it. */
    i2c_config_t conf = {
        .mode = I2C_MODE_MASTER,
        .sda_io_num = BOARD_PIN_NFC_SDA,
        .scl_io_num = BOARD_PIN_NFC_SCL,
        .sda_pullup_en = GPIO_PULLUP_ENABLE,
        .scl_pullup_en = GPIO_PULLUP_ENABLE,
        .master.clk_speed = 100000,
    };

    esp_err_t err = i2c_driver_install(BOARD_NFC_I2C_PORT, conf.mode, 0, 0, 0);
    if(err == ESP_OK) {
        /* Fresh install — configure pins */
        i2c_param_config(BOARD_NFC_I2C_PORT, &conf);
    } else {
        /* Already installed (by power or touch) — reuse as-is */
        FURI_LOG_I(TAG, "I2C bus %d already initialized, reusing", BOARD_NFC_I2C_PORT);
        err = ESP_OK;
    }
    return err;
}

/** Wait for PN532 ready: IRQ pin LOW or I2C RDY byte polling */
static bool pn532_wait_ready(uint32_t timeout_ms) {
#ifdef BOARD_PIN_NFC_IRQ
    uint32_t start = furi_get_tick();
    while((furi_get_tick() - start) < timeout_ms) {
        if(gpio_get_level(BOARD_PIN_NFC_IRQ) == 0) return true;
        furi_delay_ms(2);
    }
    return false;
#else
    uint8_t status;
    uint32_t start = furi_get_tick();
    while((furi_get_tick() - start) < timeout_ms) {
        esp_err_t err = i2c_master_read_from_device(
            BOARD_NFC_I2C_PORT, PN532_I2C_ADDR, &status, 1, pdMS_TO_TICKS(10));
        if(err == ESP_OK && (status & 0x01)) return true;
        furi_delay_ms(5);
    }
    return false;
#endif
}

/** Read a PN532 I2C response frame.
 *
 * PN532 I2C delivers the complete response in a single read transaction,
 * prepended with a RDY byte. We read enough bytes to capture the full frame.
 * Frame: [RDY(1)] [00 00 FF] [LEN] [LCS] [TFI] [CMD] [payload...] [DCS] [00]
 */
static FuriHalNfcError pn532_read_response(uint8_t* response, size_t* response_len, size_t max_len) {
    /* Read enough for: RDY(1) + preamble(3) + LEN(1) + LCS(1) + data(max_len) + DCS(1) + postamble(1) */
    size_t read_len = max_len + 8;
    if(read_len > 255) read_len = 255;

    uint8_t rx_buf[read_len];
    esp_err_t err = i2c_master_read_from_device(
        BOARD_NFC_I2C_PORT, PN532_I2C_ADDR, rx_buf, read_len, pdMS_TO_TICKS(200));
    if(err != ESP_OK) return FuriHalNfcErrorCommunication;

    /* Validate: [RDY=0x01] [00] [00] [FF] [LEN] [LCS] [TFI=0xD5] ... */
    if(rx_buf[0] != 0x01) return FuriHalNfcErrorCommunication;
    if(rx_buf[1] != 0x00 || rx_buf[2] != 0x00 || rx_buf[3] != 0xFF)
        return FuriHalNfcErrorDataFormat;

    uint8_t data_len = rx_buf[4];
    if(data_len < 2) return FuriHalNfcErrorDataFormat;
    if(rx_buf[6] != PN532_PN532TOHOST) return FuriHalNfcErrorDataFormat;

    /* Payload = everything after TFI and command code */
    size_t payload_len = data_len - 2;
    if(response && response_len) {
        if(payload_len > *response_len) return FuriHalNfcErrorBufferOverflow;
        memcpy(response, &rx_buf[8], payload_len);
        *response_len = payload_len;
    }
    return FuriHalNfcErrorNone;
}

/**
 * Send a PN532 command and receive the response.
 * Handles: I2C write → wait ACK → read ACK → wait response → read response.
 */
static FuriHalNfcError pn532_send_command(
    const uint8_t* cmd,
    size_t cmd_len,
    uint8_t* response,
    size_t* response_len,
    uint32_t timeout_ms) {

    /* Build I2C frame: [SFI=0x00] [00 00 FF] [LEN] [LCS] [TFI=0xD4] [cmd...] [DCS] [00] */
    uint8_t frame[cmd_len + 9];
    size_t idx = 0;
    frame[idx++] = 0x00; /* I2C SFI byte */
    frame[idx++] = PN532_PREAMBLE;
    frame[idx++] = PN532_STARTCODE1;
    frame[idx++] = PN532_STARTCODE2;
    uint8_t data_len = cmd_len + 1;
    frame[idx++] = data_len;
    frame[idx++] = (~data_len) + 1;
    frame[idx++] = PN532_HOSTTOPN532;

    uint8_t checksum = PN532_HOSTTOPN532;
    for(size_t i = 0; i < cmd_len; i++) {
        frame[idx++] = cmd[i];
        checksum += cmd[i];
    }
    frame[idx++] = (~checksum) + 1;
    frame[idx++] = 0x00;

    /* Reset I2C FIFOs */
    i2c_reset_tx_fifo(BOARD_NFC_I2C_PORT);
    i2c_reset_rx_fifo(BOARD_NFC_I2C_PORT);

    esp_err_t err = i2c_master_write_to_device(
        BOARD_NFC_I2C_PORT, PN532_I2C_ADDR, frame, idx, pdMS_TO_TICKS(1000));
    if(err != ESP_OK) {
        /* DEBUG: log which PN532 command failed (cmd[0] = opcode, e.g.
         * 0x8C TgInitAsTarget, 0x86 TgGetData, 0x4A InListPassiveTarget) so
         * we can tell the poller→listener transition apart from a real bus
         * lockup. */
        FURI_LOG_E(TAG, "I2C write failed: %s (cmd=0x%02X len=%u)",
            esp_err_to_name(err), cmd_len ? cmd[0] : 0xFF, (unsigned)cmd_len);
        return FuriHalNfcErrorCommunication;
    }

    /* Phase 1: Wait for and read ACK frame */
    if(!pn532_wait_ready(timeout_ms)) {
        return FuriHalNfcErrorCommunicationTimeout;
    }

    uint8_t ack_buf[PN532_ACK_LENGTH];
    err = i2c_master_read_from_device(
        BOARD_NFC_I2C_PORT, PN532_I2C_ADDR, ack_buf, sizeof(ack_buf), pdMS_TO_TICKS(200));
    if(err != ESP_OK) return FuriHalNfcErrorCommunication;

    /* Verify ACK: [RDY=0x01] [00 00 FF 00 FF 00] */
    if(ack_buf[0] != 0x01 || ack_buf[3] != 0xFF || ack_buf[4] != 0x00 || ack_buf[5] != 0xFF) {
        FURI_LOG_E(TAG, "Bad ACK: %02X %02X %02X %02X %02X %02X %02X",
            ack_buf[0], ack_buf[1], ack_buf[2], ack_buf[3], ack_buf[4], ack_buf[5], ack_buf[6]);
        return FuriHalNfcErrorCommunication;
    }

    /* Phase 2: Wait for and read response */
    if(!pn532_wait_ready(timeout_ms)) {
        return FuriHalNfcErrorCommunicationTimeout;
    }

    return pn532_read_response(response, response_len, response_len ? *response_len : 0);
}

/** Convert PN532 InCommunicateThru/InDataExchange status byte to HAL error */
static FuriHalNfcError pn532_status_to_error(uint8_t status) {
    switch(status) {
    case PN532_STATUS_OK: return FuriHalNfcErrorNone;
    case PN532_STATUS_TIMEOUT: return FuriHalNfcErrorCommunicationTimeout;
    case PN532_STATUS_CRC_ERROR: return FuriHalNfcErrorDataFormat;
    case PN532_STATUS_PARITY_ERROR: return FuriHalNfcErrorDataFormat;
    case PN532_STATUS_COLLISION: return FuriHalNfcErrorIncompleteFrame;
    default: return FuriHalNfcErrorCommunication;
    }
}

/* ──────────────────────────── HAL Public API ─────────────────────────────── */

FuriHalNfcError furi_hal_nfc_init(void) {
    FURI_LOG_I(TAG, "Initializing NFC HAL (PN532 I2C)");

    nfc_mutex = furi_mutex_alloc(FuriMutexTypeNormal);
    nfc_event_flags = furi_event_flag_alloc();

    /* Create software timers */
    const esp_timer_create_args_t fwt_args = { .callback = fwt_timer_cb, .name = "nfc_fwt" };
    const esp_timer_create_args_t btx_args = { .callback = block_tx_timer_cb, .name = "nfc_btx" };
    esp_timer_create(&fwt_args, &fwt_timer);
    esp_timer_create(&btx_args, &block_tx_timer);

    /* Configure IRQ pin */
#ifdef BOARD_PIN_NFC_IRQ
    gpio_config_t irq_conf = {
        .pin_bit_mask = (1ULL << BOARD_PIN_NFC_IRQ),
        .mode = GPIO_MODE_INPUT,
        .pull_up_en = GPIO_PULLUP_ENABLE,
    };
    gpio_config(&irq_conf);
#endif

    /* Ensure RST is HIGH (PN532 powered from board power-on) */
#ifdef BOARD_PIN_NFC_RST
    gpio_config_t rst_conf = {
        .pin_bit_mask = (1ULL << BOARD_PIN_NFC_RST),
        .mode = GPIO_MODE_OUTPUT,
    };
    gpio_config(&rst_conf);
    gpio_set_level(BOARD_PIN_NFC_RST, 1);
#endif

    /* Init I2C (bus likely already initialized by furi_hal_power) */
    esp_err_t err = pn532_i2c_init();
    if(err != ESP_OK) {
        FURI_LOG_E(TAG, "I2C init failed: %s", esp_err_to_name(err));
        return FuriHalNfcErrorCommunication;
    }

    furi_delay_ms(150);

    /* Verify PN532 with GetFirmwareVersion */
    uint8_t cmd[] = {PN532_CMD_GETFIRMWAREVERSION};
    uint8_t resp[4];
    size_t resp_len = sizeof(resp);
    FuriHalNfcError nfc_err = pn532_send_command(cmd, sizeof(cmd), resp, &resp_len, 2000);
    if(nfc_err != FuriHalNfcErrorNone) {
        FURI_LOG_E(TAG, "PN532 not found");
        return FuriHalNfcErrorCommunication;
    }

    FURI_LOG_I(TAG, "PN532 IC=0x%02X FW=%d.%d Support=0x%02X", resp[0], resp[1], resp[2], resp[3]);

    /* SAM Configuration: normal mode, timeout=0x14 (1s), use IRQ pin
     * (matches Adafruit_PN532::SAMConfig) */
    uint8_t sam_cmd[] = {PN532_CMD_SAMCONFIGURATION, 0x01, 0x14, 0x01};
    nfc_err = pn532_send_command(sam_cmd, sizeof(sam_cmd), NULL, NULL, 1000);
    if(nfc_err != FuriHalNfcErrorNone) {
        FURI_LOG_E(TAG, "SAM config failed");
        return FuriHalNfcErrorCommunication;
    }

    /* Configure retries: ATR_RES=0xFF, PSL_RES=0x01, passive_activation=0xFF
     * (match PN532 defaults / Adafruit behavior for reliable detection) */
    uint8_t retry_cmd[] = {PN532_CMD_RFCONFIGURATION, PN532_RFCFG_RETRIES, 0xFF, 0x01, 0xFF};
    pn532_send_command(retry_cmd, sizeof(retry_cmd), NULL, NULL, 1000);

    nfc_hal_ready = true;
    pn532_target_number = 0;
    FURI_LOG_I(TAG, "NFC HAL initialized");
    return FuriHalNfcErrorNone;
}

FuriHalNfcError furi_hal_nfc_is_hal_ready(void) {
    return nfc_hal_ready ? FuriHalNfcErrorNone : FuriHalNfcErrorCommunication;
}

FuriHalNfcError furi_hal_nfc_acquire(void) {
    if(!nfc_hal_ready) return FuriHalNfcErrorCommunication;
    furi_check(furi_mutex_acquire(nfc_mutex, FuriWaitForever) == FuriStatusOk);
    return FuriHalNfcErrorNone;
}

FuriHalNfcError furi_hal_nfc_release(void) {
    furi_check(furi_mutex_release(nfc_mutex) == FuriStatusOk);
    return FuriHalNfcErrorNone;
}

FuriHalNfcError furi_hal_nfc_low_power_mode_start(void) {
    if(!nfc_hal_ready) return FuriHalNfcErrorNone;
    /* Turn off RF field */
    uint8_t cmd[] = {PN532_CMD_RFCONFIGURATION, PN532_RFCFG_FIELD, 0x00};
    pn532_send_command(cmd, sizeof(cmd), NULL, NULL, 500);
    pn532_target_number = 0;
    return FuriHalNfcErrorNone;
}

FuriHalNfcError furi_hal_nfc_low_power_mode_stop(void) {
    if(!nfc_hal_ready) return FuriHalNfcErrorNone;
    /* Wake up: SAM config ensures normal mode */
    uint8_t cmd[] = {PN532_CMD_SAMCONFIGURATION, 0x01, 0x00, 0x01};
    return pn532_send_command(cmd, sizeof(cmd), NULL, NULL, 1000);
}

FuriHalNfcError furi_hal_nfc_set_mode(FuriHalNfcMode mode, FuriHalNfcTech tech) {
    if(!nfc_hal_ready) return FuriHalNfcErrorCommunication;
    /* Preserve cached target across set_mode() within the same tech.
     * Sor3nt's NfcScanner allocs a new NfcPoller per child protocol it tries
     * (Ntag4xx -> Type4Tag -> Emv, all under Iso14443_4a -> Iso14443_3a).
     * Each cycle calls nfc_set_mode() which wiped the activation cache,
     * forcing the chip to re-poll. PN532's InListPassiveTarget issues REQA,
     * which doesn't wake a card already in IDLE-in-field state, so subsequent
     * child pollers fail to even activate and the EMV poller never gets to
     * send PPSE. By preserving target_number/atqa/sak/uid/ats across same-tech
     * transitions, the next short-frame REQA can use the existing cache. */
    /* Any poller start cancels a pending Type-4 NDEF emulation arm so a
     * subsequent card read is never hijacked by the emulation path. */
    if(mode == FuriHalNfcModePoller) emu_ndef_len = 0;
    bool tech_changed = (tech != nfc_current_tech);
    nfc_current_mode = mode;
    nfc_current_tech = tech;
    pn532_iso_dep_mode = false;
    pn532_block_number = 0;
    if(tech_changed) {
        pn532_target_number = 0;
    }

    /* Log unsupported technologies */
    if(tech == FuriHalNfcTechIso15693) {
        FURI_LOG_D(TAG, "ISO15693 (NFC-V) not supported by PN532 hardware");
    }

    /* For poller mode, use short passive-activation retries so InListPassiveTarget
     * doesn't block too long when no card is present, but still retries enough
     * for reliable detection. */
    if(mode == FuriHalNfcModePoller) {
        uint8_t cmd[] = {PN532_CMD_RFCONFIGURATION, PN532_RFCFG_RETRIES, 0xFF, 0x01, 0x02};
        pn532_send_command(cmd, sizeof(cmd), NULL, NULL, 500);
    }
    return FuriHalNfcErrorNone;
}

FuriHalNfcError furi_hal_nfc_reset_mode(void) {
    /* Don't wipe target/ATS cache here. The upper stack calls reset_mode()
     * between every nfc_poller_alloc/free cycle (i.e. between each child
     * protocol the scanner tries). Wiping forces every child poller to
     * re-activate from scratch via REQA, which fails for ISO14443-4 cards
     * already in IDLE-in-field. The cache only invalidates on:
     *   - HALT (50 00) interception
     *   - tech change in set_mode()
     *   - low_power_mode_start (RF off)
     * Don't toggle RF field off either — leave it on so the card stays
     * powered and the cache stays valid for the next poller's REQA hit. */
    nfc_current_mode = FuriHalNfcModeNum;
    nfc_current_tech = FuriHalNfcTechInvalid;
    pn532_iso_dep_mode = false;
    pn532_block_number = 0;
    pn532_mf_authed = false;
    listener_configured = false;
    listener_activated = false;
    listener_rx_len = 0;
    felica_listener_configured = false;
    return FuriHalNfcErrorNone;
}

FuriHalNfcError furi_hal_nfc_field_detect_start(void) {
    /* PN532 doesn't directly support passive field detection.
     * For listener mode, TgInitAsTarget handles field detection. */
    return FuriHalNfcErrorNone;
}

FuriHalNfcError furi_hal_nfc_field_detect_stop(void) {
    return FuriHalNfcErrorNone;
}

bool furi_hal_nfc_field_is_present(void) {
    /* Could probe with InListPassiveTarget timeout=0, but too slow for polling */
    return false;
}

FuriHalNfcError furi_hal_nfc_poller_field_on(void) {
    if(!nfc_hal_ready) return FuriHalNfcErrorCommunication;
    uint8_t cmd[] = {PN532_CMD_RFCONFIGURATION, PN532_RFCFG_FIELD, 0x01};
    return pn532_send_command(cmd, sizeof(cmd), NULL, NULL, 1000);
}

/* ──────────────────────────── Event System ───────────────────────────────── */

FuriHalNfcEvent furi_hal_nfc_poller_wait_event(uint32_t timeout_ms) {
    if(!nfc_hal_ready) return FuriHalNfcEventTimeout;
    if(!nfc_event_flags) return FuriHalNfcEventTimeout;

    uint32_t flags = furi_event_flag_wait(
        nfc_event_flags, NFC_EVENT_ALL_BITS, FuriFlagWaitAny | FuriFlagNoClear, timeout_ms);

    if(flags & FuriFlagError) return FuriHalNfcEventTimeout;

    furi_event_flag_clear(nfc_event_flags, flags & NFC_EVENT_ALL_BITS);
    return (FuriHalNfcEvent)(flags & NFC_EVENT_ALL_BITS);
}

/* Per-iteration PN532 timeout while polling for reader activation / RX.
 * Short enough that an abort request from another thread is honored within
 * ~200 ms; the outer loop continues until the caller's overall timeout. */
#define PN532_LISTENER_POLL_MS 200U

static bool nfc_listener_abort_requested(void) {
    if(!nfc_event_flags) return false;
    uint32_t flags = furi_event_flag_wait(
        nfc_event_flags, FuriHalNfcEventAbortRequest, FuriFlagWaitAny, 0);
    if((flags & FuriFlagError) || !(flags & FuriHalNfcEventAbortRequest)) return false;
    furi_event_flag_clear(nfc_event_flags, FuriHalNfcEventAbortRequest);
    return true;
}

void furi_hal_nfc_emu_set_ndef(const uint8_t* msg, size_t len) {
    if(msg == NULL || len == 0 || len > sizeof(emu_ndef_msg)) {
        emu_ndef_len = 0;
        return;
    }
    memcpy(emu_ndef_msg, msg, len);
    emu_ndef_len = len;
}

/* Bruce-style ISO-DEP Type-4 NDEF tag emulation, run entirely inside the HAL.
 * The PN532 handles ISO14443-3A activation, RATS/ATS and ISO-DEP framing
 * (incl. WTX) in hardware; we only service ISO7816 SELECT / READ BINARY
 * APDUs from an in-memory CC + NDEF file. No upper-stack thread round-trip,
 * and ISO-DEP WTX tolerates the host latency that killed raw NTAG emulation.
 * Returns AbortRequest when the user aborts. */
static FuriHalNfcEvent pn532_type4_ndef_emulate(void) {
    /* Standard NFC-Forum Type-4 Capability Container (mirrors Bruce):
     *  CCLEN=000F, mapping v2.0, MLe=003B, MLc=0034,
     *  NDEF File Control TLV: T=04 L=06 FileID=E104 MaxLen WriteAccess(FF=ro) */
    size_t ndef_file_len = 2 + emu_ndef_len; /* NLEN(2) + message */
    uint16_t ndef_cap = (ndef_file_len > 0xFFFE) ? 0xFFFE : (uint16_t)ndef_file_len;
    uint8_t cc[15] = {
        0x00, 0x0F, 0x20, 0x00, 0x3B, 0x00, 0x34, 0x04,
        0x06, 0xE1, 0x04, (uint8_t)(ndef_cap >> 8), (uint8_t)(ndef_cap & 0xFF), 0x00, 0xFF};

    /* TgInitAsTarget payload — SEL_RES=0x60 (bit5 set ⇒ ISO14443-4 capable),
     * so the reader runs RATS and the PN532 takes over ISO-DEP framing.
     * SENS_RES (bytes 2-3) and NFCID1t (bytes 4-6) are overridden below with
     * the original tag's ATQA / first 3 UID bytes so the ISO-DEP clone is as
     * close to the source NTAG as the PN532 allows (it can only present a
     * 3-byte single-size NFCID1 in target mode — a 7-byte UID can't be
     * cloned exactly, and SEL_RES must stay 0x60 for ISO-DEP to work). */
    uint8_t tg_init[] = {
        PN532_CMD_TGINITASTARGET, 0x00, 0x08, 0x00, 0xDC, 0x44, 0x20, 0x60,
        0x01, 0xFE, 0xA2, 0xA3, 0xA4, 0xA5, 0xA6, 0xA7, 0xC0, 0xC1, 0xC2, 0xC3,
        0xC4, 0xC5, 0xC6, 0xC7, 0xFF, 0xFF, 0xAA, 0x99, 0x88, 0x77, 0x66, 0x55,
        0x44, 0x33, 0x22, 0x11, 0x01, 0x00, 0x0D, 0x52, 0x46, 0x49, 0x44, 0x49,
        0x4F, 0x74, 0x20, 0x50, 0x4E, 0x35, 0x33, 0x32};
    /* Do NOT override SENS_RES / NFCID1 with the scanned tag's ATQA/UID.
     * The known-working Bruce reference (same PN532 HW, its PN532.cpp
     * tgInitAsTargetIrq) uses these FIXED defaults — overriding
     * SENS_RES with e.g. NTAG213's ATQA produced an invalid value (00 44)
     * that the phone never activates. For Type-4 ISO-DEP NDEF the reader
     * only needs a valid ISO14443-4 PICC (SEL_RES=0x60), not a UID clone. */

    enum { FILE_NONE, FILE_CC, FILE_NDEF } cur_file = FILE_NONE;
    bool armed = false;
    uint32_t tginit_tries = 0; /* throttle the retry log */

    FURI_LOG_I(TAG, "Type-4 NDEF emu: enter (ndef_len=%u, SENS=%02X%02X SEL=%02X)",
        (unsigned)emu_ndef_len, tg_init[2], tg_init[3], tg_init[7]);

    while(true) {
        if(nfc_listener_abort_requested()) {
            return FuriHalNfcEventAbortRequest;
        }

        if(!armed) {
            uint8_t r[16];
            size_t rl = sizeof(r);
            /* 1500 ms single wait (matches Bruce): each re-issue cancels the
             * PN532's pending TgInitAsTarget, so a short 300 ms window churned
             * faster than a phone can detect+activate the emulated PICC. */
            FuriHalNfcError e =
                pn532_send_command((uint8_t*)tg_init, sizeof(tg_init), r, &rl, 1500);
            if(e == FuriHalNfcErrorNone && rl >= 1) {
                armed = true;
                cur_file = FILE_NONE;
                /* r[0] = TgInitAsTarget "Mode" byte: bits0-1 baud, bit2 PICC
                 * ISO14443-4, bit3 DEP. 0x04/0x05 = activated as ISO-DEP PICC. */
                FURI_LOG_I(TAG, "Type-4 emu: target ACTIVATED (mode=%02X, rl=%u) after %lu tries",
                    r[0], (unsigned)rl, (unsigned long)tginit_tries);
            } else {
                /* Log first attempt + every ~2s so we can tell "never
                 * activated" (reader not seeing the tag) from a crash. */
                if(tginit_tries == 0 || (tginit_tries % 100) == 0) {
                    FURI_LOG_I(TAG, "Type-4 emu: TgInitAsTarget waiting (err=%d rl=%u try=%lu)",
                        (int)e, (unsigned)rl, (unsigned long)tginit_tries);
                }
                tginit_tries++;
                furi_delay_ms(20);
                continue;
            }
        }

        /* TgGetData: fetch reader APDU */
        uint8_t gd = PN532_CMD_TGGETDATA;
        uint8_t req[262];
        size_t req_len = sizeof(req);
        FuriHalNfcError ge = pn532_send_command(&gd, 1, req, &req_len, 500);

        if(ge != FuriHalNfcErrorNone || req_len < 1) {
            furi_delay_ms(10);
            continue;
        }
        uint8_t status = req[0];
        if(status == 0x29 || status == 0x25 || status == 0x0A) {
            /* RF lost / target released — re-arm */
            FURI_LOG_I(TAG, "Type-4 emu: RF lost (status=%02X) — re-arming", status);
            armed = false;
            furi_delay_ms(10);
            continue;
        }
        if(status != 0x00 || req_len < 5) {
            FURI_LOG_D(TAG, "Type-4 emu: TgGetData status=%02X len=%u (skip)",
                status, (unsigned)req_len);
            furi_delay_ms(5);
            continue;
        }

        /* APDU = req[1..] : CLA INS P1 P2 LC [DATA] [LE] */
        const uint8_t* a = &req[1];
        size_t alen = req_len - 1;
        uint8_t ins = a[1];
        uint8_t p1 = a[2];
        uint8_t p2 = a[3];
        uint8_t lc = a[4];
        uint16_t off = ((uint16_t)p1 << 8) | p2;

        FURI_LOG_I(TAG, "Type-4 emu: APDU CLA=%02X INS=%02X P1P2=%04X Lc=%02X (alen=%u)",
            a[0], ins, off, lc, (unsigned)alen);

        uint8_t resp[260];
        size_t resp_len = 0;

        if(ins == 0xA4) { /* SELECT */
            if(p1 == 0x04) { /* by name (AID) */
                resp[0] = 0x90;
                resp[1] = 0x00;
                resp_len = 2;
            } else if(p1 == 0x00 && lc == 2 && alen >= 7) { /* by file id */
                uint8_t f0 = a[5], f1 = a[6];
                if(f0 == 0xE1 && f1 == 0x03) {
                    cur_file = FILE_CC;
                    resp[0] = 0x90;
                    resp[1] = 0x00;
                    resp_len = 2;
                } else if(f0 == 0xE1 && f1 == 0x04) {
                    cur_file = FILE_NDEF;
                    resp[0] = 0x90;
                    resp[1] = 0x00;
                    resp_len = 2;
                } else {
                    resp[0] = 0x6A;
                    resp[1] = 0x82;
                    resp_len = 2;
                }
            } else {
                resp[0] = 0x6A;
                resp[1] = 0x82;
                resp_len = 2;
            }
        } else if(ins == 0xB0) { /* READ BINARY */
            uint8_t le = (alen >= 5) ? a[4] : 0;
            size_t want = (le == 0) ? 0xFF : le;
            if(want > sizeof(resp) - 2) want = sizeof(resp) - 2;
            if(cur_file == FILE_CC) {
                for(size_t i = 0; i < want; i++)
                    resp[i] = (off + i < sizeof(cc)) ? cc[off + i] : 0x00;
                resp_len = want;
            } else if(cur_file == FILE_NDEF) {
                for(size_t i = 0; i < want; i++) {
                    size_t idx = off + i;
                    uint8_t b;
                    if(idx == 0)
                        b = (uint8_t)(emu_ndef_len >> 8);
                    else if(idx == 1)
                        b = (uint8_t)(emu_ndef_len & 0xFF);
                    else if(idx - 2 < emu_ndef_len)
                        b = emu_ndef_msg[idx - 2];
                    else
                        b = 0x00;
                    resp[i] = b;
                }
                resp_len = want;
            } else {
                resp_len = 0;
            }
            resp[resp_len++] = 0x90;
            resp[resp_len++] = 0x00;
        } else { /* UPDATE BINARY / unsupported → read-only */
            resp[0] = 0x6A;
            resp[1] = 0x81;
            resp_len = 2;
        }

        /* TgSetData: send R-APDU back to the reader */
        uint8_t sd[2 + sizeof(resp)];
        sd[0] = PN532_CMD_TGSETDATA;
        memcpy(&sd[1], resp, resp_len);
        uint8_t sr[8];
        size_t srl = sizeof(sr);
        FuriHalNfcError se = pn532_send_command(sd, resp_len + 1, sr, &srl, 500);
        if(se != FuriHalNfcErrorNone) {
            armed = false;
            furi_delay_ms(10);
        }
    }
}

FuriHalNfcEvent furi_hal_nfc_listener_wait_event(uint32_t timeout_ms) {
    if(!nfc_hal_ready) return FuriHalNfcEventTimeout;

    if(nfc_listener_abort_requested()) return FuriHalNfcEventAbortRequest;

    /* Type-4 NDEF emulation path (Bruce-style) — bypasses the raw type-A
     * listener entirely when an NDEF message has been armed. */
    if(emu_ndef_len > 0) {
        return pn532_type4_ndef_emulate();
    }

    if(!listener_activated && listener_configured) {
        /* TgInitAsTarget: wait for a reader to activate us. We poll in short
         * slices so an abort from the UI thread (Side button → nfc_stop →
         * furi_hal_nfc_abort) is honored quickly instead of being stuck in
         * a single multi-minute PN532 command. */
        uint8_t cmd[40];
        size_t idx = 0;
        cmd[idx++] = PN532_CMD_TGINITASTARGET;
        /* Mode 0x01 = PassiveOnly (bit0). PICCOnly (bit2) MUST NOT be set:
         * it tells the PN532 to emulate an ISO14443-4 PICC, which makes
         * readers see the tag as a generic ISO14443-3A / ISO-DEP target (or
         * fall back to a FeliCa probe) instead of MIFARE Classic. With
         * PassiveOnly the PN532 answers REQA/anti-collision with our cached
         * SENS_RES (ATQA) / NFCID1 / SEL_RES (SAK), so the reader detects a
         * MIFARE Classic 1K. (Crypto1 AUTH still can't be answered — PN532
         * hardware limitation — but UID/SAK-level emulation works.) */
        cmd[idx++] = 0x01;

        /* Mifare params: SENS_RES (2) + NFCID1 (3) + SEL_RES (1).
         * TgInitAsTarget only accepts a 3-byte NFCID1 — for a 4-byte MIFARE
         * UID the PN532 generates the 4th byte itself, so the emulated UID's
         * last byte cannot be controlled (PN532 limitation). */
        cmd[idx++] = listener_atqa[0];
        cmd[idx++] = listener_atqa[1];
        cmd[idx++] = (listener_uid_len >= 1) ? listener_uid[0] : 0x00;
        cmd[idx++] = (listener_uid_len >= 2) ? listener_uid[1] : 0x00;
        cmd[idx++] = (listener_uid_len >= 3) ? listener_uid[2] : 0x00;
        cmd[idx++] = listener_sak;

        /* FeliCa params (18 bytes): zeros */
        for(int i = 0; i < 18; i++) cmd[idx++] = 0x00;
        /* NFCID3t (10 bytes) */
        for(int i = 0; i < 10; i++)
            cmd[idx++] = (i < listener_uid_len) ? listener_uid[i] : 0x00;
        /* General Bytes len = 0, Historical Bytes len = 0 */
        cmd[idx++] = 0x00;
        cmd[idx++] = 0x00;

        uint32_t remaining = timeout_ms;
        while(true) {
            if(nfc_listener_abort_requested()) return FuriHalNfcEventAbortRequest;

            uint32_t slice = remaining < PN532_LISTENER_POLL_MS ? remaining : PN532_LISTENER_POLL_MS;
            if(timeout_ms == FURI_HAL_NFC_EVENT_WAIT_FOREVER) slice = PN532_LISTENER_POLL_MS;

            uint8_t resp[64];
            size_t resp_len = sizeof(resp);
            FuriHalNfcError err = pn532_send_command(cmd, idx, resp, &resp_len, slice);

            if(err == FuriHalNfcErrorNone && resp_len >= 1) {
                /* TgInitAsTarget response "Mode" byte (UM0701 §7.3.21):
                 *   bits 0-1 = baud rate (0=106, 1=212, 2=424 kbps)
                 *   bit 2    = ISO/IEC 14443-4 PICC activated
                 *   bit 3    = DEP (NFC-DEP / P2P)
                 * MIFARE Ultralight / NTAG is bare ISO14443-3A @106 kbps.
                 * FeliCa runs at 212/424 kbps, so any non-106 baud (or DEP)
                 * means the reader probed FeliCa/P2P, not our type-A tag —
                 * a reading Flipper would then mis-detect it as FeliCa.
                 * Reject those activations and keep re-issuing TgInitAsTarget
                 * so we only "go live" on the ISO14443-3A activation. */
                uint8_t pn532_mode = resp[0];
                bool is_iso14443a_106 =
                    ((pn532_mode & 0x03) == 0x00) && ((pn532_mode & 0x08) == 0x00);

                if(!is_iso14443a_106) {
                    /* Wrong protocol — discard and retry TgInitAsTarget */
                    if(timeout_ms != FURI_HAL_NFC_EVENT_WAIT_FOREVER) {
                        if(remaining <= slice) return FuriHalNfcEventTimeout;
                        remaining -= slice;
                    }
                    continue;
                }

                FURI_LOG_I(TAG, "Listener activated: mode=%02X", pn532_mode);
                listener_activated = true;

                bool have_first_cmd = false;
                if(resp_len > 1) {
                    size_t n = resp_len - 1;
                    if(n > sizeof(listener_rx_buf) - 2) n = sizeof(listener_rx_buf) - 2;
                    memcpy(listener_rx_buf, &resp[1], n);
                    /* PN532 strips the reader's CRC in target mode; the upper
                     * iso14443_3a listener runs iso14443_crc_check and only
                     * dispatches a StandardFrame if it passes. Re-append CRC-A
                     * (mirrors the poller RX crc_a_append translation). */
                    crc_a_append(listener_rx_buf, n);
                    listener_rx_len = n + 2;
                    have_first_cmd = true;
                }

                /* If a reader command was buffered at activation, it MUST be
                 * delivered with RxEnd — the nfc.c listener loop only calls
                 * furi_hal_nfc_listener_rx() on RxEnd. FieldOn/ListenerActive
                 * alone just sets state, so the command would be dropped and
                 * the reader would time out (PN532 status 0x25). */
                FuriHalNfcEvent ev = FuriHalNfcEventFieldOn | FuriHalNfcEventListenerActive;
                if(have_first_cmd) ev |= FuriHalNfcEventRxEnd;
                return ev;
            }

            if(timeout_ms != FURI_HAL_NFC_EVENT_WAIT_FOREVER) {
                if(remaining <= slice) return FuriHalNfcEventTimeout;
                remaining -= slice;
            }
        }
    }

    if(listener_activated) {
        /* TgGetData: receive next reader command. Poll in slices to allow abort. */
        uint8_t cmd[] = {PN532_CMD_TGGETDATA};
        uint32_t remaining = timeout_ms;
        while(true) {
            if(nfc_listener_abort_requested()) return FuriHalNfcEventAbortRequest;

            uint32_t slice = remaining < PN532_LISTENER_POLL_MS ? remaining : PN532_LISTENER_POLL_MS;
            if(timeout_ms == FURI_HAL_NFC_EVENT_WAIT_FOREVER) slice = PN532_LISTENER_POLL_MS;

            uint8_t resp[253];
            size_t resp_len = sizeof(resp);
            FuriHalNfcError err = pn532_send_command(cmd, sizeof(cmd), resp, &resp_len, slice);

            if(err == FuriHalNfcErrorNone && resp_len >= 1 && resp[0] == PN532_STATUS_OK) {
                size_t n = (resp_len > 1) ? (resp_len - 1) : 0;
                if(n > sizeof(listener_rx_buf) - 2) n = sizeof(listener_rx_buf) - 2;
                if(n > 0) {
                    memcpy(listener_rx_buf, &resp[1], n);
                    /* Re-append CRC-A stripped by the PN532 (see first-cmd path) */
                    crc_a_append(listener_rx_buf, n);
                    listener_rx_len = n + 2;
                } else {
                    listener_rx_len = 0;
                }

                return (FuriHalNfcEvent)(FuriHalNfcEventRxEnd);
            }

            if(err != FuriHalNfcErrorCommunicationTimeout) {
                /* Field lost or other error */
                listener_activated = false;
                return FuriHalNfcEventFieldOff;
            }

            if(timeout_ms != FURI_HAL_NFC_EVENT_WAIT_FOREVER) {
                if(remaining <= slice) return FuriHalNfcEventTimeout;
                remaining -= slice;
            }
        }
    }

    /* Not configured yet — just wait for any event flags */
    return furi_hal_nfc_poller_wait_event(timeout_ms);
}

FuriHalNfcError furi_hal_nfc_event_start(void) {
    if(nfc_event_flags) furi_event_flag_clear(nfc_event_flags, NFC_EVENT_ALL_BITS);
    return FuriHalNfcErrorNone;
}

FuriHalNfcError furi_hal_nfc_event_stop(void) {
    return FuriHalNfcErrorNone;
}

FuriHalNfcError furi_hal_nfc_abort(void) {
    if(nfc_event_flags) furi_event_flag_set(nfc_event_flags, FuriHalNfcEventAbortRequest);
    return FuriHalNfcErrorNone;
}

FuriHalNfcError furi_hal_nfc_abort_with_origin(uintptr_t origin) {
    /* PN532 后端没有跨复位诊断区，保留统一接口即可。 */
    UNUSED(origin);
    return furi_hal_nfc_abort();
}

/* ──────────────────────────── Timer System ───────────────────────────────── */

void furi_hal_nfc_timer_fwt_start(uint32_t time_fc) {
    if(!fwt_timer) return;
    /* Convert carrier cycles to microseconds: 1 fc = 1/13.56MHz ≈ 73.75ns */
    uint64_t us = ((uint64_t)time_fc * 1000ULL) / 13560ULL;
    if(us < 10) us = 10;
    esp_timer_stop(fwt_timer); /* stop if already running */
    esp_timer_start_once(fwt_timer, us);
}

void furi_hal_nfc_timer_fwt_stop(void) {
    if(fwt_timer) esp_timer_stop(fwt_timer);
}

void furi_hal_nfc_timer_block_tx_start(uint32_t time_fc) {
    if(!block_tx_timer) return;
    uint64_t us = ((uint64_t)time_fc * 1000ULL) / 13560ULL;
    if(us < 10) us = 10;
    block_tx_running = true;
    esp_timer_stop(block_tx_timer);
    esp_timer_start_once(block_tx_timer, us);
}

void furi_hal_nfc_timer_block_tx_start_us(uint32_t time_us) {
    if(!block_tx_timer) return;
    if(time_us < 10) time_us = 10;
    block_tx_running = true;
    esp_timer_stop(block_tx_timer);
    esp_timer_start_once(block_tx_timer, time_us);
}

void furi_hal_nfc_timer_block_tx_stop(void) {
    if(block_tx_timer) esp_timer_stop(block_tx_timer);
    block_tx_running = false;
}

bool furi_hal_nfc_timer_block_tx_is_running(void) {
    return block_tx_running;
}

/* ──────────────────────────── TRX & Communication ────────────────────────── */

FuriHalNfcError furi_hal_nfc_trx_reset(void) {
    if(nfc_event_flags) furi_event_flag_clear(nfc_event_flags, NFC_EVENT_ALL_BITS);
    pn532_rx_bits = 0;
    return FuriHalNfcErrorNone;
}

/**
 * Poller TX: Send data to card and buffer the response.
 *
 * Bridges the gap between Flipper's raw-transceiver model and PN532's
 * high-level protocol management:
 * - SELECT commands: answered from InListPassiveTarget cache
 * - RATS: answered from cached ATS (PN532 already did RATS internally)
 * - HALT: releases PN532 target
 * - ISO-DEP I-blocks: strip/add I-block header, pass payload via InDataExchange
 * - Raw commands (non-ISO-DEP): pass via InDataExchange with CRC translation
 */
FuriHalNfcError furi_hal_nfc_poller_tx(const uint8_t* tx_data, size_t tx_bits) {
    if(!nfc_hal_ready) return FuriHalNfcErrorCommunication;

    size_t tx_bytes = (tx_bits + 7) / 8;
    pn532_rx_bits = 0;

    /* === 0. MIFARE Backdoor Auth (FM11RF08 clones): 0x64/0x65 ===
     * The PN532 cannot send raw Crypto1 frames through InDataExchange — it
     * interprets 0x60/0x61 as native MIFARE Auth and rejects the unknown
     * 0x64/0x65 commands with a data-format error. The Flipper's MIFARE
     * Classic poller probes these to detect Fudan/Infineon backdoors and
     * expects a Timeout / Protocol error to mean "no backdoor". Returning
     * the data-format error from the PN532 leaves the poller stuck in
     * MfClassicPollerStateAnalyzeBackdoor (no state transition matches
     * MfClassicErrorNotPresent). Short-circuit with a clean Timeout so the
     * backdoor probe terminates and the standard dictionary attack starts. */
    if(pn532_target_number > 0 && tx_bytes >= 2 &&
       (tx_data[0] == 0x64 || tx_data[0] == 0x65)) {
        if(nfc_event_flags)
            furi_event_flag_set(nfc_event_flags,
                FuriHalNfcEventTxEnd | FuriHalNfcEventTimerFwtExpired);
        return FuriHalNfcErrorCommunicationTimeout;
    }

    /* === 1. SELECT interception (CL1/CL2/CL3 with NVB=0x70) === */
    if(pn532_target_number > 0 && tx_bytes >= 2 &&
       (tx_data[0] == 0x93 || tx_data[0] == 0x95 || tx_data[0] == 0x97) &&
       tx_data[1] == 0x70) {
        uint8_t cascade = (tx_data[0] - 0x93) / 2;
        uint8_t max_cascade = (pn532_target_uid_len <= 4) ? 0 :
                              (pn532_target_uid_len <= 7) ? 1 : 2;
        uint8_t sak = (cascade < max_cascade) ? 0x04 : pn532_target_sak;
        pn532_rx_buf[0] = sak;
        crc_a_append(pn532_rx_buf, 1);
        pn532_rx_bits = 24;
        FURI_LOG_D(TAG, "SELECT CL%d SAK=%02X", cascade + 1, sak);
        if(nfc_event_flags)
            furi_event_flag_set(nfc_event_flags,
                FuriHalNfcEventTxEnd | FuriHalNfcEventRxStart | FuriHalNfcEventRxEnd);
        return FuriHalNfcErrorNone;
    }

    /* === 2. RATS interception (0xE0) → return cached ATS === */
    if(pn532_target_number > 0 && tx_bytes >= 2 && tx_data[0] == 0xE0 &&
       pn532_iso_dep_active && pn532_cached_ats_len > 0) {
        memcpy(pn532_rx_buf, pn532_cached_ats, pn532_cached_ats_len);
        crc_a_append(pn532_rx_buf, pn532_cached_ats_len);
        pn532_rx_bits = (pn532_cached_ats_len + 2) * 8;
        pn532_iso_dep_mode = true;
        pn532_block_number = 0;
        FURI_LOG_I(TAG, "RATS -> ATS (%d bytes)", pn532_cached_ats_len);
        if(nfc_event_flags)
            furi_event_flag_set(nfc_event_flags,
                FuriHalNfcEventTxEnd | FuriHalNfcEventRxStart | FuriHalNfcEventRxEnd);
        return FuriHalNfcErrorNone;
    }

    /* === 3. HALT interception (0x50 0x00) → release target === */
    if(tx_bytes >= 2 && tx_data[0] == 0x50 && tx_data[1] == 0x00) {
        if(pn532_target_number > 0) {
            uint8_t rel_cmd[] = {0x52, 0x00}; /* InRelease all targets */
            pn532_send_command(rel_cmd, sizeof(rel_cmd), NULL, NULL, 200);
            pn532_target_number = 0;
            pn532_iso_dep_mode = false;
        }
        if(nfc_event_flags)
            furi_event_flag_set(nfc_event_flags,
                FuriHalNfcEventTxEnd | FuriHalNfcEventTimerFwtExpired);
        return FuriHalNfcErrorCommunicationTimeout;
    }

    /* === 4. PPS interception (0xD0) → return success === */
    if(tx_bytes >= 1 && (tx_data[0] & 0xF0) == 0xD0) {
        pn532_rx_buf[0] = tx_data[0]; /* PPS response echoes PPS byte */
        crc_a_append(pn532_rx_buf, 1);
        pn532_rx_bits = 24;
        FURI_LOG_D(TAG, "PPS intercepted");
        if(nfc_event_flags)
            furi_event_flag_set(nfc_event_flags,
                FuriHalNfcEventTxEnd | FuriHalNfcEventRxStart | FuriHalNfcEventRxEnd);
        return FuriHalNfcErrorNone;
    }

    /* === 5. Data exchange via InDataExchange === */

    /* Determine payload to send to PN532:
     * - Strip CRC_A (last 2 bytes) — PN532 handles CRC internally
     * - If in ISO-DEP mode: strip I-block header (PCB + optional CID/NAD)
     *   since PN532 manages I-block framing via InDataExchange */
    const uint8_t* payload = tx_data;
    size_t payload_len = tx_bytes;

    /* Strip CRC (Flipper stack appends it, PN532 adds its own) */
    if(payload_len >= 3) payload_len -= 2;

    uint8_t saved_pcb = 0;
    if(pn532_iso_dep_mode && payload_len >= 1) {
        saved_pcb = payload[0]; /* Save PCB for building response I-block */
        /* Strip I-block/R-block/S-block header */
        size_t hdr_len = 1; /* PCB byte */
        if(saved_pcb & 0x08) hdr_len++; /* CID follows */
        if(saved_pcb & 0x04) hdr_len++; /* NAD follows */

        /* S-block (WTX, DESELECT): PN532 handles internally.
         * Return S-block response with matching INF field. */
        if((saved_pcb & 0xC0) == 0xC0) {
            FURI_LOG_D(TAG, "poller_tx: S-block PCB=%02X", saved_pcb);
            /* S(DESELECT) = 0xC2: respond with S(DESELECT) */
            /* S(WTX) = 0xF2: respond with S(WTX) echoing the WTXM value */
            pn532_rx_buf[0] = saved_pcb; /* Echo S-block PCB */
            size_t inf_len = (payload_len > hdr_len) ? (payload_len - hdr_len) : 0;
            if(inf_len > 0) {
                memcpy(&pn532_rx_buf[1], &payload[hdr_len], inf_len);
            }
            size_t resp_sz = 1 + inf_len;
            crc_a_append(pn532_rx_buf, resp_sz);
            pn532_rx_bits = (resp_sz + 2) * 8;
            if(nfc_event_flags)
                furi_event_flag_set(nfc_event_flags,
                    FuriHalNfcEventTxEnd | FuriHalNfcEventRxStart | FuriHalNfcEventRxEnd);
            return FuriHalNfcErrorNone;
        }

        /* R-block (ACK/NAK): PN532 manages retransmission internally.
         * If the Flipper stack sends R(ACK) it means the previous I-block was
         * received OK and it wants the next chained block.
         * If R(NAK) it wants retransmission.
         * Since InDataExchange handles this transparently, we return R(ACK)
         * with the current block number to keep the stack in sync. */
        if((saved_pcb & 0xC0) == 0x80) {
            FURI_LOG_D(TAG, "poller_tx: R-block %02X", saved_pcb);
            uint8_t r_ack = 0xA2 | (pn532_block_number & 1); /* R(ACK) + block num */
            pn532_rx_buf[0] = r_ack;
            crc_a_append(pn532_rx_buf, 1);
            pn532_rx_bits = 24;
            if(nfc_event_flags)
                furi_event_flag_set(nfc_event_flags,
                    FuriHalNfcEventTxEnd | FuriHalNfcEventRxStart | FuriHalNfcEventRxEnd);
            return FuriHalNfcErrorNone;
        }

        /* I-block: strip header, send payload via InDataExchange */
        if(hdr_len < payload_len) {
            payload += hdr_len;
            payload_len -= hdr_len;
        } else {
            payload_len = 0;
        }
    }

    /* === 6. FeliCa POLLING interception: detect card via InListPassiveTarget === */
    if(pn532_target_number == 0 && nfc_current_tech == FuriHalNfcTechFelica &&
       payload_len >= 5 && payload[1] == 0x04) {
        /* FeliCa POLLING frame: [LEN] [0x04] [SysCode_HI] [SysCode_LO] [ReqCode] [TimeSlot] */
        FURI_LOG_I(TAG, "FeliCa POLLING: sys=%02X%02X", payload[2], payload[3]);

        /* Build InListPassiveTarget for FeliCa 212kbps:
         * [CMD] [MaxTg=1] [BrTy=0x01] [payload (initiator data)] */
        uint8_t ilpt_cmd[payload_len + 3];
        ilpt_cmd[0] = PN532_CMD_INLISTPASSIVETARGET;
        ilpt_cmd[1] = 0x01; /* MaxTg = 1 */
        ilpt_cmd[2] = PN532_BRTY_FELICA_212; /* 212 kbps */
        memcpy(&ilpt_cmd[3], payload, payload_len); /* POLLING frame as initiator data */

        uint8_t resp[64];
        size_t resp_len = sizeof(resp);
        FuriHalNfcError err = pn532_send_command(ilpt_cmd, payload_len + 3, resp, &resp_len, 500);

        if(err == FuriHalNfcErrorNone && resp_len >= 1 && resp[0] > 0) {
            /* Response: [NbTg] [Tg] [LEN] [ResponseCode=0x01] [IDm(8)] [PMm(8)] [RD...] */
            pn532_target_number = resp[1];
            size_t felica_resp_len = (resp_len >= 3) ? resp[2] : 0;

            /* Build POLLING_RESPONSE for the stack:
             * [LEN] [0x01] [IDm(8)] [PMm(8)] [RD(0 or 2)] */
            if(felica_resp_len > 0 && felica_resp_len <= sizeof(pn532_rx_buf)) {
                memcpy(pn532_rx_buf, &resp[2], felica_resp_len);
                pn532_rx_bits = felica_resp_len * 8;
            } else {
                pn532_rx_bits = 0;
            }

            FURI_LOG_I(TAG, "FeliCa detected: target=%d resp_len=%u",
                pn532_target_number, (unsigned)felica_resp_len);
            if(nfc_event_flags)
                furi_event_flag_set(nfc_event_flags,
                    FuriHalNfcEventTxEnd | FuriHalNfcEventRxStart | FuriHalNfcEventRxEnd);
            return FuriHalNfcErrorNone;
        }

        /* No FeliCa card found */
        if(nfc_event_flags)
            furi_event_flag_set(nfc_event_flags,
                FuriHalNfcEventTxEnd | FuriHalNfcEventTimerFwtExpired);
        return FuriHalNfcErrorCommunicationTimeout;
    }

    /* === 7. ISO14443B detection via InListPassiveTarget === */
    if(pn532_target_number == 0 && nfc_current_tech == FuriHalNfcTechIso14443b &&
       payload_len >= 3 && payload[0] == 0x05) {
        /* REQB/WUPB: [APF=0x05] [AFI] [PARAM] */
        FURI_LOG_D(TAG, "ISO14443B REQB/WUPB");

        uint8_t ilpt_cmd[] = {PN532_CMD_INLISTPASSIVETARGET, 0x01, PN532_BRTY_ISO14443B};
        uint8_t resp[64];
        size_t resp_len = sizeof(resp);
        FuriHalNfcError err = pn532_send_command(ilpt_cmd, sizeof(ilpt_cmd), resp, &resp_len, 300);

        if(err == FuriHalNfcErrorNone && resp_len >= 1 && resp[0] > 0) {
            pn532_target_number = resp[1];
            /* Return ATQB to stack: everything after NbTg and Tg */
            if(resp_len > 2) {
                size_t data_len = resp_len - 2;
                if(data_len > sizeof(pn532_rx_buf)) data_len = sizeof(pn532_rx_buf);
                memcpy(pn532_rx_buf, &resp[2], data_len);
                pn532_rx_bits = data_len * 8;
            }
            FURI_LOG_I(TAG, "ISO14443B detected: target=%d", pn532_target_number);
            if(nfc_event_flags)
                furi_event_flag_set(nfc_event_flags,
                    FuriHalNfcEventTxEnd | FuriHalNfcEventRxStart | FuriHalNfcEventRxEnd);
            return FuriHalNfcErrorNone;
        }

        if(nfc_event_flags)
            furi_event_flag_set(nfc_event_flags,
                FuriHalNfcEventTxEnd | FuriHalNfcEventTimerFwtExpired);
        return FuriHalNfcErrorCommunicationTimeout;
    }

    /* No target listed → return timeout immediately */
    if(pn532_target_number == 0) {
        if(nfc_event_flags)
            furi_event_flag_set(nfc_event_flags,
                FuriHalNfcEventTxEnd | FuriHalNfcEventTimerFwtExpired);
        return FuriHalNfcErrorCommunicationTimeout;
    }

    FURI_LOG_D(TAG, "TRX: %u bytes dep=%d cmd=%02X",
        (unsigned)payload_len, pn532_iso_dep_mode,
        payload_len > 0 ? payload[0] : 0);

    /* NTAG/Ultralight raw commands (READ, GET_VERSION, READ_SIG, READ_CNT,
     * FAST_READ, CHECK_TEARING) are NOT handled correctly by the PN532's
     * InDataExchange MIFARE state machine — it returns an error status and
     * de-selects the target instead of relaying the card's reply (e.g. READ
     * of the NTAG213 PWD/PACK config pages 43/44 fails, making a blank tag
     * look password-protected). The PN532 still has automatic CRC+parity
     * enabled from InListPassiveTarget (type A), so InCommunicateThru relays
     * these frames transparently with identical CRC translation.
     *
     * Gated on !pn532_mf_authed: MIFARE Classic also uses READ (0x30) but its
     * post-authentication reads MUST stay on InDataExchange so the PN532
     * applies the Crypto1 stream cipher. Classic only issues 0x30 after a
     * successful native auth (pn532_mf_authed == true), so blank/NTAG reads
     * (always unauthed) safely take the InCommunicateThru path. */
    bool use_comm_thru = !pn532_iso_dep_mode && !pn532_mf_authed && payload_len >= 1 &&
                         (payload[0] == 0x30 || /* READ */
                          payload[0] == 0x60 || /* GET_VERSION */
                          payload[0] == 0x3C || /* READ_SIG */
                          payload[0] == 0x39 || /* READ_CNT */
                          payload[0] == 0x3A || /* FAST_READ */
                          payload[0] == 0x3E || /* CHECK_TEARING */
                          payload[0] == 0x1A || /* AUTH (Ultralight-C) */
                          payload[0] == 0x1B); /* PWD_AUTH (NTAG/UL EV1) */

    /* Build PN532 command:
     *   InDataExchange:    [0x40] [Tg] [payload...]
     *   InCommunicateThru: [0x42] [payload...]   (no target number byte) */
    size_t cmd_hdr = use_comm_thru ? 1 : 2;
    uint8_t cmd[payload_len + cmd_hdr];
    if(use_comm_thru) {
        cmd[0] = PN532_CMD_INCOMMUNICATETHRU;
    } else {
        cmd[0] = PN532_CMD_INDATAEXCHANGE;
        cmd[1] = pn532_target_number;
    }
    if(payload_len > 0) memcpy(&cmd[cmd_hdr], payload, payload_len);

    uint8_t resp[253];
    size_t resp_len = sizeof(resp);

    FuriHalNfcError err = pn532_send_command(cmd, payload_len + cmd_hdr, resp, &resp_len, 5000);

    if(err == FuriHalNfcErrorNone && resp_len >= 1) {
        uint8_t status = resp[0];
        if(status == PN532_STATUS_OK) {
            /* Refresh cache timestamp on every successful card transaction.
             * This keeps the cache "alive" through a multi-APDU EMV read
             * that may take longer than the TTL window. */
            pn532_cache_time_us = esp_timer_get_time();
            size_t data_len = resp_len - 1; /* strip status byte */

            if(pn532_iso_dep_mode) {
                /* Rebuild I-block: [PCB] [response data] [CRC] */
                uint8_t resp_pcb = 0x02 | (pn532_block_number & 1); /* I-block + block num */
                pn532_rx_buf[0] = resp_pcb;
                if(data_len > 0 && data_len < sizeof(pn532_rx_buf) - 3) {
                    memcpy(&pn532_rx_buf[1], &resp[1], data_len);
                }
                crc_a_append(pn532_rx_buf, 1 + data_len);
                pn532_rx_bits = (1 + data_len + 2) * 8;
                pn532_block_number ^= 1; /* Toggle block number */
            } else {
                /* Raw mode: [data] [CRC] */
                if(data_len > sizeof(pn532_rx_buf) - 2) data_len = sizeof(pn532_rx_buf) - 2;
                if(data_len > 0) memcpy(pn532_rx_buf, &resp[1], data_len);
                crc_a_append(pn532_rx_buf, data_len);
                pn532_rx_bits = (data_len + 2) * 8;
            }

            FURI_LOG_D(TAG, "TRX OK: %u bits [%02X %02X %02X %02X...]",
                (unsigned)pn532_rx_bits,
                pn532_rx_buf[0],
                pn532_rx_bits > 8 ? pn532_rx_buf[1] : 0,
                pn532_rx_bits > 16 ? pn532_rx_buf[2] : 0,
                pn532_rx_bits > 24 ? pn532_rx_buf[3] : 0);
            if(nfc_event_flags)
                furi_event_flag_set(nfc_event_flags,
                    FuriHalNfcEventTxEnd | FuriHalNfcEventRxStart | FuriHalNfcEventRxEnd);
        } else {
            err = pn532_status_to_error(status);
            FURI_LOG_D(TAG, "TRX err: %02X", status);
            /* Self-heal stale cache: clear on any PN532 status that means "the
             * cached target is no longer present / valid". Comm-level errors
             * (CRC 0x02, parity 0x03, framing 0x05 within ISO-DEP, collision
             * 0x06) leave cache intact since the card is still there.
             *   0x01 timeout, 0x0A RF active too long, 0x25 invalid device state,
             *   0x26 operation not allowed, 0x29 target released,
             *   0x2A UID mismatch, anything >= 0x40 catastrophic. */
            if(status == 0x01 || status == 0x0A || status == 0x25 || status == 0x26 ||
               status == 0x29 || status == 0x2A || status >= 0x40) {
                FURI_LOG_D(TAG, "InDataExchange err 0x%02X -> invalidate cache", status);
                pn532_target_number = 0;
                pn532_iso_dep_active = false;
                pn532_iso_dep_mode = false;
                pn532_cached_ats_len = 0;
                pn532_target_uid_len = 0;
            }
            if(nfc_event_flags)
                furi_event_flag_set(nfc_event_flags,
                    FuriHalNfcEventTxEnd | FuriHalNfcEventTimerFwtExpired);
        }
    } else {
        if(err == FuriHalNfcErrorNone) err = FuriHalNfcErrorCommunicationTimeout;
        /* Communication-level failure (I2C error or no response) — also stale */
        FURI_LOG_D(TAG, "InDataExchange comm fail err=%d -> invalidate cache", (int)err);
        pn532_target_number = 0;
        pn532_iso_dep_active = false;
        pn532_iso_dep_mode = false;
        pn532_cached_ats_len = 0;
        pn532_target_uid_len = 0;
        if(nfc_event_flags)
            furi_event_flag_set(nfc_event_flags,
                FuriHalNfcEventTxEnd | FuriHalNfcEventTimerFwtExpired);
    }

    return err;
}

FuriHalNfcError furi_hal_nfc_poller_rx(uint8_t* rx_data, size_t rx_data_size, size_t* rx_bits) {
    if(!nfc_hal_ready) return FuriHalNfcErrorCommunication;

    size_t rx_bytes = (pn532_rx_bits + 7) / 8;
    if(rx_bytes > rx_data_size) {
        *rx_bits = 0;
        return FuriHalNfcErrorBufferOverflow;
    }
    if(rx_bytes > 0) memcpy(rx_data, pn532_rx_buf, rx_bytes);
    *rx_bits = pn532_rx_bits;
    pn532_rx_bits = 0;
    return FuriHalNfcErrorNone;
}

/* ──────────────────────────── Listener TX/RX ─────────────────────────────── */

FuriHalNfcError furi_hal_nfc_listener_tx(const uint8_t* tx_data, size_t tx_bits) {
    if(!nfc_hal_ready) return FuriHalNfcErrorCommunication;

    size_t tx_bytes = (tx_bits + 7) / 8;
    /* The iso14443_3a listener appends CRC-A to standard frames, but the PN532
     * adds its own CRC in type-A target mode (same as InDataExchange on the
     * poller side). Strip the trailing 2-byte CRC so the reader doesn't see a
     * double CRC. 4-bit ACK/NAK frames (tx_bytes < 3) carry no CRC. */
    size_t payload_len = tx_bytes;
    if(payload_len >= 3) payload_len -= 2;

    uint8_t cmd[payload_len + 1];
    cmd[0] = PN532_CMD_TGRESPONSETOINITIATOR;
    memcpy(&cmd[1], tx_data, payload_len);

    return pn532_send_command(cmd, payload_len + 1, NULL, NULL, 1000);
}

FuriHalNfcError furi_hal_nfc_listener_rx(uint8_t* rx_data, size_t rx_data_size, size_t* rx_bits) {
    if(!nfc_hal_ready) return FuriHalNfcErrorCommunication;

    /* Return data cached by listener_wait_event (from TgInitAsTarget or TgGetData) */
    if(listener_rx_len > 0) {
        if(listener_rx_len > rx_data_size) {
            *rx_bits = 0;
            return FuriHalNfcErrorBufferOverflow;
        }
        memcpy(rx_data, listener_rx_buf, listener_rx_len);
        *rx_bits = listener_rx_len * 8;
        listener_rx_len = 0;
        return FuriHalNfcErrorNone;
    }

    /* No cached data — try TgGetData directly as fallback */
    uint8_t cmd[] = {PN532_CMD_TGGETDATA};
    uint8_t resp[253];
    size_t resp_len = sizeof(resp);
    FuriHalNfcError err = pn532_send_command(cmd, sizeof(cmd), resp, &resp_len, 1000);
    if(err == FuriHalNfcErrorNone && resp_len >= 1) {
        if(resp[0] == PN532_STATUS_OK && resp_len > 1) {
            size_t data_len = resp_len - 1;
            if(data_len > rx_data_size) return FuriHalNfcErrorBufferOverflow;
            memcpy(rx_data, &resp[1], data_len);
            *rx_bits = data_len * 8;
        } else {
            *rx_bits = 0;
            err = pn532_status_to_error(resp[0]);
        }
    }
    return err;
}

FuriHalNfcError furi_hal_nfc_listener_sleep(void) {
    /* Re-enter idle state so next listener_wait_event re-runs TgInitAsTarget */
    listener_activated = false;
    listener_rx_len = 0;
    return FuriHalNfcErrorNone;
}

FuriHalNfcError furi_hal_nfc_listener_idle(void) {
    /* Re-enter idle state so next listener_wait_event re-runs TgInitAsTarget */
    listener_activated = false;
    listener_rx_len = 0;
    return FuriHalNfcErrorNone;
}

FuriHalNfcError furi_hal_nfc_listener_enable_rx(void) {
    return FuriHalNfcErrorNone;
}

/* ──────────────────────────── ISO14443A Poller ────────────────────────────── */

/**
 * Short frame (REQA/WUPA): PN532 handles this via InListPassiveTarget.
 * We cache the full target info (ATQA, SAK, UID) and return ATQA to the caller.
 * Subsequent SDD and SELECT commands use the cached data.
 */
FuriHalNfcError furi_hal_nfc_iso14443a_poller_trx_short_frame(FuriHalNfcaShortFrame frame) {
    if(!nfc_hal_ready) return FuriHalNfcErrorCommunication;
    UNUSED(frame); /* PN532 always does REQA internally */

    /* Time-based cache invalidation: if the cached activation is older than
     * PN532_CACHE_TTL_US, treat it as stale. The cache is valuable for
     * back-to-back child poller transitions during a single scan (a few
     * hundred ms apart), but a re-tap or a re-entered NFC scene more than
     * 1s later is almost certainly a fresh attempt that needs a real poll. */
    if(pn532_target_number > 0) {
        int64_t now = esp_timer_get_time();
        if(now - pn532_cache_time_us > PN532_CACHE_TTL_US) {
            FURI_LOG_I(TAG, "REQA cache aged out (%lld us) - invalidating",
                (long long)(now - pn532_cache_time_us));
            pn532_target_number = 0;
            pn532_iso_dep_active = false;
            pn532_iso_dep_mode = false;
            pn532_cached_ats_len = 0;
            pn532_target_uid_len = 0;
        }
    }

    /* If we already have a fresh cached target from a prior activation
     * (same tech, < 1 s old), synthesize the ATQA response without polling
     * the chip. PN532 issues REQA in InListPassiveTarget; an ISO14443-4 card
     * already activated (by a prior child poller's RATS) is in IDLE-in-field
     * and will not respond to REQA - only WUPA wakes it. Cache hit lets the
     * upper-stack flow continue using the existing UID/SAK/ATS, then the
     * SELECT and RATS interceptions further down also hit cache, and the
     * next I-block exchange (PPSE for EMV) goes to the chip via
     * InDataExchange. */
    if(pn532_target_number > 0 && pn532_target_uid_len > 0) {
        pn532_rx_buf[0] = pn532_target_atqa[0];
        pn532_rx_buf[1] = pn532_target_atqa[1];
        pn532_rx_bits = 16;
        FURI_LOG_I(TAG, "REQA cache hit (target=%u ATQA=%02X%02X)",
            pn532_target_number, pn532_target_atqa[0], pn532_target_atqa[1]);
        if(nfc_event_flags)
            furi_event_flag_set(nfc_event_flags,
                FuriHalNfcEventTxEnd | FuriHalNfcEventRxStart | FuriHalNfcEventRxEnd);
        return FuriHalNfcErrorNone;
    }

    FURI_LOG_D(TAG, "InListPassiveTarget");

    uint8_t cmd[] = {PN532_CMD_INLISTPASSIVETARGET, 0x01, PN532_BRTY_ISO14443A};
    uint8_t resp[64];
    size_t resp_len = sizeof(resp);
    FuriHalNfcError err = pn532_send_command(cmd, sizeof(cmd), resp, &resp_len, 1000);

    FURI_LOG_D(TAG, "InListPassiveTarget: err=%d resp_len=%u", (int)err, (unsigned)resp_len);

    pn532_rx_bits = 0;

    if(err == FuriHalNfcErrorNone && resp_len >= 6 && resp[0] > 0) {
        /* Parse: [NbTg] [Tg] [ATQA0] [ATQA1] [SAK] [UIDLen] [UID...] */
        pn532_target_number = resp[1];
        pn532_target_atqa[0] = resp[2];
        pn532_target_atqa[1] = resp[3];
        pn532_target_sak = resp[4];
        pn532_target_uid_len = resp[5];
        if(pn532_target_uid_len > sizeof(pn532_target_uid))
            pn532_target_uid_len = sizeof(pn532_target_uid);
        if(resp_len >= 6u + pn532_target_uid_len) {
            memcpy(pn532_target_uid, &resp[6], pn532_target_uid_len);
        }

        /* Cache ATS if present (ISO14443-4 capable tags include ATS after UID) */
        pn532_iso_dep_active = (pn532_target_sak & 0x20) != 0;
        pn532_iso_dep_mode = false;
        pn532_block_number = 0;
        pn532_cached_ats_len = 0;
        size_t ats_offset = 6 + pn532_target_uid_len;
        if(pn532_iso_dep_active && resp_len > ats_offset) {
            pn532_cached_ats_len = resp_len - ats_offset;
            if(pn532_cached_ats_len > sizeof(pn532_cached_ats))
                pn532_cached_ats_len = sizeof(pn532_cached_ats);
            memcpy(pn532_cached_ats, &resp[ats_offset], pn532_cached_ats_len);
        }

        pn532_cache_time_us = esp_timer_get_time();
        FURI_LOG_D(TAG, "Tag: ATQA=%02X%02X SAK=%02X UID=%dB iso_dep=%d",
            pn532_target_atqa[0], pn532_target_atqa[1], pn532_target_sak,
            pn532_target_uid_len, pn532_iso_dep_active);

        /* Return ATQA as the response (what the ISO14443-3A poller expects) */
        pn532_rx_buf[0] = pn532_target_atqa[0];
        pn532_rx_buf[1] = pn532_target_atqa[1];
        pn532_rx_bits = 16;

        if(nfc_event_flags) {
            furi_event_flag_set(nfc_event_flags,
                FuriHalNfcEventTxEnd | FuriHalNfcEventRxStart | FuriHalNfcEventRxEnd);
        }
    } else {
        FURI_LOG_D(TAG, "short_frame: no target (err=%d resp_len=%u resp[0]=%02X)",
            (int)err, (unsigned)resp_len, resp_len > 0 ? resp[0] : 0xFF);
        pn532_target_number = 0;
        if(nfc_event_flags) {
            furi_event_flag_set(nfc_event_flags,
                FuriHalNfcEventTxEnd | FuriHalNfcEventTimerFwtExpired);
        }
        err = FuriHalNfcErrorCommunicationTimeout;
    }

    return err;
}

/**
 * SDD frame TX: The Flipper stack sends SELECT/anticollision commands here.
 * PN532 already did anticollision in InListPassiveTarget, so we fake it by
 * returning cached UID data. We detect what the stack is asking for based
 * on the SELECT command bytes.
 */
FuriHalNfcError furi_hal_nfc_iso14443a_tx_sdd_frame(const uint8_t* tx_data, size_t tx_bits) {
    if(!nfc_hal_ready) return FuriHalNfcErrorCommunication;

    size_t tx_bytes_dbg = (tx_bits + 7) / 8;
    FURI_LOG_D(TAG, "sdd: cmd=%02X %02X",
        tx_bytes_dbg > 0 ? tx_data[0] : 0, tx_bytes_dbg > 1 ? tx_data[1] : 0);

    pn532_rx_bits = 0;

    if(pn532_target_number == 0) {
        /* No target listed — cannot fake SDD */
        if(nfc_event_flags) {
            furi_event_flag_set(nfc_event_flags,
                FuriHalNfcEventTxEnd | FuriHalNfcEventTimerFwtExpired);
        }
        return FuriHalNfcErrorCommunicationTimeout;
    }

    size_t tx_bytes = (tx_bits + 7) / 8;

    /* Detect SELECT cascade level from first byte:
     * 0x93 = SEL_CL1, 0x95 = SEL_CL2, 0x97 = SEL_CL3
     * Second byte 0x20 = request UID bits (NVB=2 → request all 4 bytes)
     * Second byte 0x70 = full SELECT with UID (NVB=7) */

    if(tx_bytes >= 2 && (tx_data[0] == 0x93 || tx_data[0] == 0x95 || tx_data[0] == 0x97)) {
        uint8_t cascade = (tx_data[0] - 0x93) / 2; /* 0, 1, or 2 */

        if(tx_data[1] == 0x20) {
            /* Request UID bits for this cascade level */
            size_t uid_offset = cascade * 3; /* Simplified: PN532 returns flat UID */
            size_t remaining = (pn532_target_uid_len > uid_offset) ?
                               (pn532_target_uid_len - uid_offset) : 0;

            if(pn532_target_uid_len <= 4) {
                /* Single-size UID: return [UID0..UID3] + BCC */
                if(remaining >= 4) {
                    memcpy(pn532_rx_buf, &pn532_target_uid[uid_offset], 4);
                    pn532_rx_buf[4] = pn532_rx_buf[0] ^ pn532_rx_buf[1] ^
                                      pn532_rx_buf[2] ^ pn532_rx_buf[3];
                    pn532_rx_bits = 40;
                } else {
                    memcpy(pn532_rx_buf, pn532_target_uid, pn532_target_uid_len);
                    pn532_rx_bits = pn532_target_uid_len * 8;
                }
            } else if(pn532_target_uid_len <= 7) {
                /* Double-size UID */
                if(cascade == 0) {
                    /* CL1: [0x88] [UID0] [UID1] [UID2] + BCC */
                    pn532_rx_buf[0] = 0x88; /* CT (cascade tag) */
                    memcpy(&pn532_rx_buf[1], pn532_target_uid, 3);
                    pn532_rx_buf[4] = pn532_rx_buf[0] ^ pn532_rx_buf[1] ^
                                      pn532_rx_buf[2] ^ pn532_rx_buf[3];
                    pn532_rx_bits = 40;
                } else {
                    /* CL2: [UID3] [UID4] [UID5] [UID6] + BCC */
                    memcpy(pn532_rx_buf, &pn532_target_uid[3], 4);
                    pn532_rx_buf[4] = pn532_rx_buf[0] ^ pn532_rx_buf[1] ^
                                      pn532_rx_buf[2] ^ pn532_rx_buf[3];
                    pn532_rx_bits = 40;
                }
            } else {
                /* Triple-size UID (10 bytes) */
                if(cascade == 0) {
                    pn532_rx_buf[0] = 0x88;
                    memcpy(&pn532_rx_buf[1], pn532_target_uid, 3);
                    pn532_rx_buf[4] = pn532_rx_buf[0] ^ pn532_rx_buf[1] ^
                                      pn532_rx_buf[2] ^ pn532_rx_buf[3];
                    pn532_rx_bits = 40;
                } else if(cascade == 1) {
                    pn532_rx_buf[0] = 0x88;
                    memcpy(&pn532_rx_buf[1], &pn532_target_uid[3], 3);
                    pn532_rx_buf[4] = pn532_rx_buf[0] ^ pn532_rx_buf[1] ^
                                      pn532_rx_buf[2] ^ pn532_rx_buf[3];
                    pn532_rx_bits = 40;
                } else {
                    memcpy(pn532_rx_buf, &pn532_target_uid[6], 4);
                    pn532_rx_buf[4] = pn532_rx_buf[0] ^ pn532_rx_buf[1] ^
                                      pn532_rx_buf[2] ^ pn532_rx_buf[3];
                    pn532_rx_bits = 40;
                }
            }

            if(nfc_event_flags) {
                furi_event_flag_set(nfc_event_flags,
                    FuriHalNfcEventTxEnd | FuriHalNfcEventRxStart | FuriHalNfcEventRxEnd);
            }
        } else if(tx_data[1] == 0x70) {
            /* Full SELECT command — return SAK + CRC_A */
            uint8_t max_cascade = (pn532_target_uid_len <= 4) ? 0 :
                                  (pn532_target_uid_len <= 7) ? 1 : 2;
            uint8_t sak = (cascade < max_cascade) ? 0x04 : pn532_target_sak;
            pn532_rx_buf[0] = sak;
            crc_a_append(pn532_rx_buf, 1);
            pn532_rx_bits = 24; /* SAK (8 bits) + CRC_A (16 bits) */
            FURI_LOG_D(TAG, "SDD SELECT CL%d -> SAK=%02X", cascade + 1, sak);
            if(nfc_event_flags) {
                furi_event_flag_set(nfc_event_flags,
                    FuriHalNfcEventTxEnd | FuriHalNfcEventRxStart | FuriHalNfcEventRxEnd);
            }
        } else {
            /* Partial SDD (NVB between 0x20 and 0x70): PN532 already resolved
             * collisions, so return the full UID for this cascade level.
             * The Flipper stack will merge partial results. */
            FURI_LOG_D(TAG, "SDD partial NVB=%02X CL%d -> return full UID", tx_data[1], cascade + 1);

            if(pn532_target_uid_len <= 4) {
                memcpy(pn532_rx_buf, pn532_target_uid, 4);
                pn532_rx_buf[4] = pn532_rx_buf[0] ^ pn532_rx_buf[1] ^
                                  pn532_rx_buf[2] ^ pn532_rx_buf[3];
                pn532_rx_bits = 40;
            } else if(pn532_target_uid_len <= 7) {
                if(cascade == 0) {
                    pn532_rx_buf[0] = 0x88;
                    memcpy(&pn532_rx_buf[1], pn532_target_uid, 3);
                    pn532_rx_buf[4] = pn532_rx_buf[0] ^ pn532_rx_buf[1] ^
                                      pn532_rx_buf[2] ^ pn532_rx_buf[3];
                    pn532_rx_bits = 40;
                } else {
                    memcpy(pn532_rx_buf, &pn532_target_uid[3], 4);
                    pn532_rx_buf[4] = pn532_rx_buf[0] ^ pn532_rx_buf[1] ^
                                      pn532_rx_buf[2] ^ pn532_rx_buf[3];
                    pn532_rx_bits = 40;
                }
            } else {
                if(cascade == 0) {
                    pn532_rx_buf[0] = 0x88;
                    memcpy(&pn532_rx_buf[1], pn532_target_uid, 3);
                } else if(cascade == 1) {
                    pn532_rx_buf[0] = 0x88;
                    memcpy(&pn532_rx_buf[1], &pn532_target_uid[3], 3);
                } else {
                    memcpy(pn532_rx_buf, &pn532_target_uid[6], 4);
                }
                pn532_rx_buf[4] = pn532_rx_buf[0] ^ pn532_rx_buf[1] ^
                                  pn532_rx_buf[2] ^ pn532_rx_buf[3];
                pn532_rx_bits = 40;
            }

            if(nfc_event_flags) {
                furi_event_flag_set(nfc_event_flags,
                    FuriHalNfcEventTxEnd | FuriHalNfcEventRxStart | FuriHalNfcEventRxEnd);
            }
        }
    } else {
        /* Unknown command via SDD path — pass through to InCommunicateThru */
        return furi_hal_nfc_poller_tx(tx_data, tx_bits);
    }

    return FuriHalNfcErrorNone;
}

FuriHalNfcError furi_hal_nfc_iso14443a_rx_sdd_frame(
    uint8_t* rx_data,
    size_t rx_data_size,
    size_t* rx_bits) {
    /* Return buffered SDD response from tx_sdd_frame */
    return furi_hal_nfc_poller_rx(rx_data, rx_data_size, rx_bits);
}

FuriHalNfcError furi_hal_nfc_iso14443a_poller_tx_custom_parity(
    const uint8_t* tx_data,
    size_t tx_bits) {
    /* PN532 computes parity internally — send as normal TX.
     * Custom parity is used for Crypto1 (Mifare Classic) where the stream cipher
     * encrypts parity bits. PN532 handles Mifare auth natively. */
    return furi_hal_nfc_poller_tx(tx_data, tx_bits);
}

/* ──────────────────────────── ISO14443A Listener ──────────────────────────── */

FuriHalNfcError furi_hal_nfc_iso14443a_listener_set_col_res_data(
    uint8_t* uid,
    uint8_t uid_len,
    uint8_t* atqa,
    uint8_t sak) {
    if(!nfc_hal_ready) return FuriHalNfcErrorCommunication;

    /* Cache for TgInitAsTarget — actual activation happens in listener_wait_event */
    memcpy(listener_uid, uid, uid_len > sizeof(listener_uid) ? sizeof(listener_uid) : uid_len);
    listener_uid_len = uid_len;
    memcpy(listener_atqa, atqa, 2);
    listener_sak = sak;
    listener_configured = true;
    listener_activated = false;
    listener_rx_len = 0;

    FURI_LOG_I(TAG, "Listener configured: ATQA=%02X%02X SAK=%02X UID=%dB → emu path: %s",
        atqa[0], atqa[1], sak, uid_len,
        (emu_ndef_len > 0) ? "Type-4 ISO-DEP NDEF" : "RAW type-A (PN532 can't emulate NTAG)");

    return FuriHalNfcErrorNone;
}

FuriHalNfcError furi_hal_nfc_iso14443a_listener_tx_custom_parity(
    const uint8_t* tx_data,
    const uint8_t* tx_parity,
    size_t tx_bits) {
    UNUSED(tx_parity);
    /* PN532 computes parity internally */
    return furi_hal_nfc_listener_tx(tx_data, tx_bits);
}

/* ──────────────────────────── ISO15693 ───────────────────────────────────── */

/* NOTE: The PN532 does NOT support ISO15693 (NFC-V).
 * It only supports ISO14443A, ISO14443B, and FeliCa.
 * These functions return success as no-ops so the stack doesn't crash,
 * but ISO15693 cards cannot be read or emulated with PN532 hardware. */

FuriHalNfcError furi_hal_nfc_iso15693_listener_tx_sof(void) {
    return FuriHalNfcErrorNone;
}

FuriHalNfcError furi_hal_nfc_iso15693_detect_mode(void) {
    return FuriHalNfcErrorNone;
}

FuriHalNfcError furi_hal_nfc_iso15693_force_1outof4(void) {
    return FuriHalNfcErrorNone;
}

FuriHalNfcError furi_hal_nfc_iso15693_force_1outof256(void) {
    return FuriHalNfcErrorNone;
}

/* ──────────────────────────── FeliCa ─────────────────────────────────────── */

FuriHalNfcError furi_hal_nfc_felica_listener_set_sensf_res_data(
    const uint8_t* idm,
    const uint8_t idm_len,
    const uint8_t* pmm,
    const uint8_t pmm_len,
    const uint16_t sys_code) {
    if(!nfc_hal_ready) return FuriHalNfcErrorCommunication;

    /* Cache FeliCa params for TgInitAsTarget.
     * Activation happens in listener_wait_event when tech == FeliCa. */
    memset(felica_idm, 0, sizeof(felica_idm));
    memset(felica_pmm, 0, sizeof(felica_pmm));
    if(idm && idm_len > 0) {
        size_t copy_len = idm_len > sizeof(felica_idm) ? sizeof(felica_idm) : idm_len;
        memcpy(felica_idm, idm, copy_len);
    }
    if(pmm && pmm_len > 0) {
        size_t copy_len = pmm_len > sizeof(felica_pmm) ? sizeof(felica_pmm) : pmm_len;
        memcpy(felica_pmm, pmm, copy_len);
    }
    felica_sys_code = sys_code;
    felica_listener_configured = true;

    FURI_LOG_I(TAG, "FeliCa listener configured: IDm=%02X%02X%02X... sys=%04X",
        felica_idm[0], felica_idm[1], felica_idm[2], sys_code);

    return FuriHalNfcErrorNone;
}

/* ──────────────────────────── PN532 Mifare Classic Native Auth ─────────── */

FuriHalNfcError furi_hal_nfc_pn532_mf_auth(
    uint8_t block_num,
    const uint8_t* key,
    uint8_t key_type,
    const uint8_t* uid,
    uint8_t uid_len) {
    if(!nfc_hal_ready || pn532_target_number == 0) return FuriHalNfcErrorCommunication;

    /* PN532 InDataExchange Mifare auth format:
     * [CMD] [Tg] [AuthCmd] [BlockAddr] [Key 6B] [UID 4B] */
    uint8_t cmd[14];
    cmd[0] = PN532_CMD_INDATAEXCHANGE;
    cmd[1] = pn532_target_number;
    cmd[2] = (key_type == 1) ? 0x61 : 0x60; /* AUTH_KEY_B : AUTH_KEY_A */
    cmd[3] = block_num;
    memcpy(&cmd[4], key, 6);
    /* Use first 4 bytes of UID for auth (Mifare Classic always uses 4B) */
    size_t copy_len = (uid_len >= 4) ? 4 : uid_len;
    memcpy(&cmd[10], uid, copy_len);
    if(copy_len < 4) memset(&cmd[10 + copy_len], 0, 4 - copy_len);

    uint8_t resp[4];
    size_t resp_len = sizeof(resp);
    FuriHalNfcError err = pn532_send_command(cmd, sizeof(cmd), resp, &resp_len, 1000);

    if(err == FuriHalNfcErrorNone && resp_len >= 1 && resp[0] == PN532_STATUS_OK) {
        pn532_mf_authed = true;
        FURI_LOG_D(TAG, "MF auth OK: block=%d key_type=%d", block_num, key_type);
        return FuriHalNfcErrorNone;
    }

    FURI_LOG_W(TAG, "MF auth FAILED: block=%d err=%d status=%02X",
        block_num, (int)err, resp_len > 0 ? resp[0] : 0xFF);
    pn532_mf_authed = false;
    return FuriHalNfcErrorCommunication;
}

bool furi_hal_nfc_pn532_mf_is_authed(void) {
    return pn532_mf_authed;
}

void furi_hal_nfc_pn532_mf_deauth(void) {
    pn532_mf_authed = false;
}

#else /* !BOARD_HAS_NFC */

/* ── No NFC hardware: all functions return errors or no-ops ────────────── */

FuriHalNfcError furi_hal_nfc_init(void) {
    FURI_LOG_I(TAG, "NFC HAL: no NFC hardware on this board");
    return FuriHalNfcErrorNone;
}

FuriHalNfcError furi_hal_nfc_is_hal_ready(void) { return FuriHalNfcErrorCommunication; }
FuriHalNfcError furi_hal_nfc_acquire(void) { return FuriHalNfcErrorCommunication; }
FuriHalNfcError furi_hal_nfc_release(void) { return FuriHalNfcErrorNone; }
FuriHalNfcError furi_hal_nfc_low_power_mode_start(void) { return FuriHalNfcErrorNone; }
FuriHalNfcError furi_hal_nfc_low_power_mode_stop(void) { return FuriHalNfcErrorNone; }

FuriHalNfcError furi_hal_nfc_set_mode(FuriHalNfcMode mode, FuriHalNfcTech tech) {
    UNUSED(mode); UNUSED(tech); return FuriHalNfcErrorCommunication;
}

FuriHalNfcError furi_hal_nfc_reset_mode(void) { return FuriHalNfcErrorNone; }
FuriHalNfcError furi_hal_nfc_field_detect_start(void) { return FuriHalNfcErrorNone; }
FuriHalNfcError furi_hal_nfc_field_detect_stop(void) { return FuriHalNfcErrorNone; }
bool furi_hal_nfc_field_is_present(void) { return false; }
FuriHalNfcError furi_hal_nfc_poller_field_on(void) { return FuriHalNfcErrorCommunication; }

FuriHalNfcEvent furi_hal_nfc_poller_wait_event(uint32_t t) { UNUSED(t); return FuriHalNfcEventTimeout; }
FuriHalNfcEvent furi_hal_nfc_listener_wait_event(uint32_t t) { UNUSED(t); return FuriHalNfcEventTimeout; }

FuriHalNfcError furi_hal_nfc_poller_tx(const uint8_t* d, size_t b) { UNUSED(d); UNUSED(b); return FuriHalNfcErrorCommunication; }
FuriHalNfcError furi_hal_nfc_poller_rx(uint8_t* d, size_t s, size_t* b) { UNUSED(d); UNUSED(s); UNUSED(b); return FuriHalNfcErrorCommunication; }
FuriHalNfcError furi_hal_nfc_listener_tx(const uint8_t* d, size_t b) { UNUSED(d); UNUSED(b); return FuriHalNfcErrorCommunication; }
FuriHalNfcError furi_hal_nfc_listener_rx(uint8_t* d, size_t s, size_t* b) { UNUSED(d); UNUSED(s); UNUSED(b); return FuriHalNfcErrorCommunication; }
FuriHalNfcError furi_hal_nfc_listener_sleep(void) { return FuriHalNfcErrorNone; }
FuriHalNfcError furi_hal_nfc_listener_idle(void) { return FuriHalNfcErrorNone; }
FuriHalNfcError furi_hal_nfc_listener_enable_rx(void) { return FuriHalNfcErrorNone; }
FuriHalNfcError furi_hal_nfc_trx_reset(void) { return FuriHalNfcErrorNone; }
FuriHalNfcError furi_hal_nfc_event_start(void) { return FuriHalNfcErrorNone; }
FuriHalNfcError furi_hal_nfc_event_stop(void) { return FuriHalNfcErrorNone; }
FuriHalNfcError furi_hal_nfc_abort(void) { return FuriHalNfcErrorNone; }
FuriHalNfcError furi_hal_nfc_abort_with_origin(uintptr_t origin) {
    UNUSED(origin);
    return furi_hal_nfc_abort();
}

void furi_hal_nfc_timer_fwt_start(uint32_t t) { UNUSED(t); }
void furi_hal_nfc_timer_fwt_stop(void) {}
void furi_hal_nfc_timer_block_tx_start(uint32_t t) { UNUSED(t); }
void furi_hal_nfc_timer_block_tx_start_us(uint32_t t) { UNUSED(t); }
void furi_hal_nfc_timer_block_tx_stop(void) {}
bool furi_hal_nfc_timer_block_tx_is_running(void) { return false; }

FuriHalNfcError furi_hal_nfc_iso14443a_poller_trx_short_frame(FuriHalNfcaShortFrame f) { UNUSED(f); return FuriHalNfcErrorCommunication; }
FuriHalNfcError furi_hal_nfc_iso14443a_tx_sdd_frame(const uint8_t* d, size_t b) { UNUSED(d); UNUSED(b); return FuriHalNfcErrorCommunication; }
FuriHalNfcError furi_hal_nfc_iso14443a_rx_sdd_frame(uint8_t* d, size_t s, size_t* b) { UNUSED(d); UNUSED(s); UNUSED(b); return FuriHalNfcErrorCommunication; }
FuriHalNfcError furi_hal_nfc_iso14443a_poller_tx_custom_parity(const uint8_t* d, size_t b) { UNUSED(d); UNUSED(b); return FuriHalNfcErrorCommunication; }

FuriHalNfcError furi_hal_nfc_iso14443a_listener_set_col_res_data(uint8_t* u, uint8_t ul, uint8_t* a, uint8_t s) {
    UNUSED(u); UNUSED(ul); UNUSED(a); UNUSED(s); return FuriHalNfcErrorCommunication;
}

FuriHalNfcError furi_hal_nfc_iso14443a_listener_tx_custom_parity(const uint8_t* d, const uint8_t* p, size_t b) {
    UNUSED(d); UNUSED(p); UNUSED(b); return FuriHalNfcErrorCommunication;
}

FuriHalNfcError furi_hal_nfc_iso15693_listener_tx_sof(void) { return FuriHalNfcErrorCommunication; }
FuriHalNfcError furi_hal_nfc_iso15693_detect_mode(void) { return FuriHalNfcErrorCommunication; }
FuriHalNfcError furi_hal_nfc_iso15693_force_1outof4(void) { return FuriHalNfcErrorCommunication; }
FuriHalNfcError furi_hal_nfc_iso15693_force_1outof256(void) { return FuriHalNfcErrorCommunication; }

FuriHalNfcError furi_hal_nfc_felica_listener_set_sensf_res_data(
    const uint8_t* i, const uint8_t il, const uint8_t* p, const uint8_t pl, const uint16_t s) {
    UNUSED(i); UNUSED(il); UNUSED(p); UNUSED(pl); UNUSED(s); return FuriHalNfcErrorCommunication;
}

FuriHalNfcError furi_hal_nfc_pn532_mf_auth(uint8_t b, const uint8_t* k, uint8_t kt, const uint8_t* u, uint8_t ul) {
    UNUSED(b); UNUSED(k); UNUSED(kt); UNUSED(u); UNUSED(ul); return FuriHalNfcErrorCommunication;
}
bool furi_hal_nfc_pn532_mf_is_authed(void) { return false; }
void furi_hal_nfc_pn532_mf_deauth(void) {}

#endif /* BOARD_HAS_NFC */
