2 /*n_tbl*/
1 /*nreg*/
240 /*n_entry*/
0 /*tblidx_min*/
0x30 /*sensorMode of this tbl*/
0 /*expidx0_tvscale*/
16 /*exp_tvscale*/
1 /*n_burst_tbl*/
0x09
0
0
/*loop1 for n_burst_tbl*/
240 /*n_entry_burst*/
2 /*nbyte_entry*/
0 /*burstidx_min*/
1 /*nreg_involved*/
0 /*reg# in template*/
0 /*lsb right shift*/
8 /*lsb left shift*/
16 /*nbit_mask*/
/*contains for n_entry_burst*/
93 
192 
89 
199 
85 
249 
82 
84 
78 
214 
75 
126 
72 
75 
69 
58 
66 
75 
63 
124 
60 
203 
58 
55 
55 
191 
53 
98 
51 
31 
48 
244 
46 
224 
44 
228 
42 
253 
41 
42 
39 
107 
37 
191 
36 
38 
34 
157 
33 
38 
31 
190 
30 
102 
29 
28 
27 
224 
26 
177 
25 
144 
24 
122 
23 
112 
22 
114 
21 
127 
20 
149 
19 
182 
18 
224 
18 
19 
17 
79 
16 
147 
15 
223 
15 
51 
14 
142 
13 
240 
13 
89 
12 
200 
12 
61 
11 
184 
11 
57 
10 
192 
10 
75 
9 
219 
9 
112 
9 
10 
8 
168 
8 
74 
7 
240 
7 
154 
7 
71 
6 
248 
6 
173 
6 
100 
6 
31 
5 
220 
5 
157 
5 
96 
5 
38 
4 
238 
4 
184 
4 
133 
4 
84 
4 
37 
3 
248 
3 
205 
3 
164 
3 
124 
3 
87 
3 
50 
3 
16 
2 
238 
2 
207 
2 
176 
2 
147 
2 
119 
2 
92 
2 
67 
2 
42 
2 
19 
1 
252 
1 
231 
1 
210 
1 
190 
1 
172 
1 
153 
1 
136 
1 
119 
1 
104 
1 
88 
1 
74 
1 
60 
1 
46 
1 
34 
1 
21 
1 
10 
0 
254 
0 
244 
0 
233 
0 
223 
0 
214 
0 
205 
0 
196 
0 
188 
0 
180 
0 
172 
0 
165 
0 
158 
0 
151 
0 
145 
0 
139 
0 
133 
0 
127 
0 
122 
0 
117 
0 
112 
0 
107 
0 
103 
0 
98 
0 
94 
0 
90 
0 
86 
0 
83 
0 
79 
0 
76 
0 
73 
0 
70 
0 
67 
0 
64 
0 
61 
0 
59 
0 
56 
0 
54 
0 
52 
0 
49 
0 
47 
0 
45 
0 
43 
0 
42 
0 
40 
0 
38 
0 
37 
0 
35 
0 
34 
0 
32 
0 
31 
0 
30 
0 
28 
0 
27 
0 
26 
0 
25 
0 
24 
0 
23 
0 
22 
0 
21 
0 
20 
0 
19 
0 
19 
0 
18 
0 
17 
0 
16 
0 
16 
0 
15 
0 
14 
0 
14 
0 
13 
0 
13 
0 
12 
0 
12 
0 
11 
0 
11 
0 
10 
0 
10 
0 
10 
0 
9 
0 
9 
0 
8 
0 
8 
0 
8 
0 
7 
0 
7 
0 
7 
0 
7 
0 
6 
0 
6 
0 
6 
0 
6 
0 
5 
0 
5 
0 
5 
0 
5 
0 
5 
0 
4 
0 
4 
0 
4 
0 
4 
0 
4 
0 
4 
0 
4 
0 
3 
0 
3 
0 
3 
0 
3 
0 
3 
0 
3 
0 
3 
0 
3 
0 
3 
0 
2 
0 
2 
0 
2 
0 
2 
0 
2 
0 
2 
0 
2 
0 
2 
0 
2 
0 
2 
0 
2 
0 
2 
0 
2 
0 
2 
0 
2 
0 
2 
0 
1 
0 
1 
0 
1 
0 
1 
0 
1 
0 
1 
0 
1 
/*end contains*/
/*vtable Start*/
1
2 /*vtable,n_vtbl,def_vtype(0:no used)*/
80 /*for n_vtbl*/
0
0 /*Min Table index in evtbl*/
2 /*vtable End*/
240 /*error table entry*/
0
64
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
-1
0
0
0
0
-1
0
-1
-1
0
0
0
0
0
-1
0
-1
-1
-1
-1
0
-1
-1
-1
-2
-1
-1
-1
-1
-1
-2
0
-1
-2
-1
-3
-2
-1
-3
-2
-2
-1
-1
-1
-1
-1
-2
-3
-4
-5
-1
-3
-5
-1
-3
-6
-2
-5
-1
-5
-1
-6
-2
-8
-4
-11
-7
-3
-11
-7
-3
-13
-9
-5
-1
-14
-10
-6
-2
-19
-15
-11
-7
-3
-25
-21
-17
-13
-9
-5
-1
-35
-31
-27
-23
-19
-15
-11
-7
-3
-63
-59
-55
-51
-47
-43
-39
-35
-31
-27
-23
-19
-15
-11
-7
-3
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
/*end Tbl=1*/
/*start of Tbl=2 */
240 /*n_entry*/
0 /*tblidx_min*/
0x40 /*sensorMode of this tbl*/
0 /*expidx0_tvscale*/
16 /*exp_tvscale*/
1 /*n_burst_tbl*/
0x09
0
0
/*loop1 for n_burst_tbl*/
240 /*n_entry_burst*/
2 /*nbyte_entry*/
0 /*burstidx_min*/
1 /*nreg_involved*/
0 /*reg# in template*/
0 /*lsb right shift*/
8 /*lsb left shift*/
16 /*nbit_mask*/
/*contains for n_entry_burst*/
93 
192 
89 
199 
85 
249 
82 
84 
78 
214 
75 
126 
72 
75 
69 
58 
66 
75 
63 
124 
60 
203 
58 
55 
55 
191 
53 
98 
51 
31 
48 
244 
46 
224 
44 
228 
42 
253 
41 
42 
39 
107 
37 
191 
36 
38 
34 
157 
33 
38 
31 
190 
30 
102 
29 
28 
27 
224 
26 
177 
25 
144 
24 
122 
23 
112 
22 
114 
21 
127 
20 
149 
19 
182 
18 
224 
18 
19 
17 
79 
16 
147 
15 
223 
15 
51 
14 
142 
13 
240 
13 
89 
12 
200 
12 
61 
11 
184 
11 
57 
10 
192 
10 
75 
9 
219 
9 
112 
9 
10 
8 
168 
8 
74 
7 
240 
7 
154 
7 
71 
6 
248 
6 
173 
6 
100 
6 
31 
5 
220 
5 
157 
5 
96 
5 
38 
4 
238 
4 
184 
4 
133 
4 
84 
4 
37 
3 
248 
3 
205 
3 
164 
3 
124 
3 
87 
3 
50 
3 
16 
2 
238 
2 
207 
2 
176 
2 
147 
2 
119 
2 
92 
2 
67 
2 
42 
2 
19 
1 
252 
1 
231 
1 
210 
1 
190 
1 
172 
1 
153 
1 
136 
1 
119 
1 
104 
1 
88 
1 
74 
1 
60 
1 
46 
1 
34 
1 
21 
1 
10 
0 
254 
0 
244 
0 
233 
0 
223 
0 
214 
0 
205 
0 
196 
0 
188 
0 
180 
0 
172 
0 
165 
0 
158 
0 
151 
0 
145 
0 
139 
0 
133 
0 
127 
0 
122 
0 
117 
0 
112 
0 
107 
0 
103 
0 
98 
0 
94 
0 
90 
0 
86 
0 
83 
0 
79 
0 
76 
0 
73 
0 
70 
0 
67 
0 
64 
0 
61 
0 
59 
0 
56 
0 
54 
0 
52 
0 
49 
0 
47 
0 
45 
0 
43 
0 
42 
0 
40 
0 
38 
0 
37 
0 
35 
0 
34 
0 
32 
0 
31 
0 
30 
0 
28 
0 
27 
0 
26 
0 
25 
0 
24 
0 
23 
0 
22 
0 
21 
0 
20 
0 
19 
0 
19 
0 
18 
0 
17 
0 
16 
0 
16 
0 
15 
0 
14 
0 
14 
0 
13 
0 
13 
0 
12 
0 
12 
0 
11 
0 
11 
0 
10 
0 
10 
0 
10 
0 
9 
0 
9 
0 
8 
0 
8 
0 
8 
0 
7 
0 
7 
0 
7 
0 
7 
0 
6 
0 
6 
0 
6 
0 
6 
0 
5 
0 
5 
0 
5 
0 
5 
0 
5 
0 
4 
0 
4 
0 
4 
0 
4 
0 
4 
0 
4 
0 
4 
0 
3 
0 
3 
0 
3 
0 
3 
0 
3 
0 
3 
0 
3 
0 
3 
0 
3 
0 
2 
0 
2 
0 
2 
0 
2 
0 
2 
0 
2 
0 
2 
0 
2 
0 
2 
0 
2 
0 
2 
0 
2 
0 
2 
0 
2 
0 
2 
0 
2 
0 
1 
0 
1 
0 
1 
0 
1 
0 
1 
0 
1 
0 
1  
/*end contains*/
/*vtable Start*/
1
2 /*vtable,n_vtbl,def_vtype(0:no used)*/
80 /*for n_vtbl*/
0
0 /*Min Table index in evtbl*/
2 /*vtable End*/
240 /*error table entry*/
0
64
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
-1
0
0
0
0
-1
0
-1
-1
0
0
0
0
0
-1
0
-1
-1
-1
-1
0
-1
-1
-1
-2
-1
-1
-1
-1
-1
-2
0
-1
-2
-1
-3
-2
-1
-3
-2
-2
-1
-1
-1
-1
-1
-2
-3
-4
-5
-1
-3
-5
-1
-3
-6
-2
-5
-1
-5
-1
-6
-2
-8
-4
-11
-7
-3
-11
-7
-3
-13
-9
-5
-1
-14
-10
-6
-2
-19
-15
-11
-7
-3
-25
-21
-17
-13
-9
-5
-1
-35
-31
-27
-23
-19
-15
-11
-7
-3
-63
-59
-55
-51
-47
-43
-39
-35
-31
-27
-23
-19
-15
-11
-7
-3
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
/*end Tbl=2*/