Accel-Sim [build accelsim-commit-_modified_0.0_25-11-18-17-26-56]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      46 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132:1132:1132:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f99aae00000,65536
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-1-ctx_0x55c61387dff0.traceg.xz
-kernel name = _Z11srad_cuda_1PfS_S_S_S_S_iif
-kernel id = 1
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 6144
-nregs = 23
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f99c9000000
-local mem base_addr = 0x00007f99c7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-1-ctx_0x55c61387dff0.traceg.xz
launching kernel name: _Z11srad_cuda_1PfS_S_S_S_S_iif uid: 1 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 112KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 1: size 0
kernel_name = _Z11srad_cuda_1PfS_S_S_S_S_iif 
kernel_launch_uid = 1 
kernel_stream_id = 0
gpu_sim_cycle = 10127
gpu_sim_insn = 2899761
gpu_ipc =     286.3396
gpu_tot_sim_cycle = 10127
gpu_tot_sim_insn = 2899761
gpu_tot_ipc =     286.3396
gpu_tot_issued_cta = 64
gpu_occupancy = 23.4370% 
gpu_tot_occupancy = 23.4370% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.4409
partiton_level_parallism_total  =       1.4409
partiton_level_parallism_util =       5.8205
partiton_level_parallism_util_total  =       5.8205
L2_BW  =      52.1952 GB/Sec
L2_BW_total  =      52.1952 GB/Sec
gpu_total_sim_rate=1449880

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 544, Miss = 456, Miss_rate = 0.838, Pending_hits = 70, Reservation_fails = 132
	L1D_cache_core[1]: Access = 544, Miss = 456, Miss_rate = 0.838, Pending_hits = 70, Reservation_fails = 145
	L1D_cache_core[2]: Access = 544, Miss = 456, Miss_rate = 0.838, Pending_hits = 70, Reservation_fails = 130
	L1D_cache_core[3]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 70, Reservation_fails = 132
	L1D_cache_core[4]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 70, Reservation_fails = 132
	L1D_cache_core[5]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 70, Reservation_fails = 132
	L1D_cache_core[6]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 70, Reservation_fails = 132
	L1D_cache_core[7]: Access = 544, Miss = 456, Miss_rate = 0.838, Pending_hits = 70, Reservation_fails = 132
	L1D_cache_core[8]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 56, Reservation_fails = 132
	L1D_cache_core[9]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 56, Reservation_fails = 132
	L1D_cache_core[10]: Access = 544, Miss = 456, Miss_rate = 0.838, Pending_hits = 70, Reservation_fails = 130
	L1D_cache_core[11]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 70, Reservation_fails = 134
	L1D_cache_core[12]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 70, Reservation_fails = 150
	L1D_cache_core[13]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 70, Reservation_fails = 132
	L1D_cache_core[14]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 70, Reservation_fails = 132
	L1D_cache_core[15]: Access = 544, Miss = 456, Miss_rate = 0.838, Pending_hits = 70, Reservation_fails = 130
	L1D_cache_core[16]: Access = 544, Miss = 456, Miss_rate = 0.838, Pending_hits = 70, Reservation_fails = 137
	L1D_cache_core[17]: Access = 544, Miss = 456, Miss_rate = 0.838, Pending_hits = 70, Reservation_fails = 164
	L1D_cache_core[18]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[19]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[20]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[21]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[22]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[23]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 28, Reservation_fails = 65
	L1D_cache_core[24]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 28, Reservation_fails = 65
	L1D_cache_core[25]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[26]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[27]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[28]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[29]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[30]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[31]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 28, Reservation_fails = 65
	L1D_cache_core[32]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 28, Reservation_fails = 65
	L1D_cache_core[33]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[34]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[35]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[36]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[37]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[38]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[39]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 28, Reservation_fails = 65
	L1D_cache_core[40]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 28, Reservation_fails = 65
	L1D_cache_core[41]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[42]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[43]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[44]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[45]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_total_cache_accesses = 16896
	L1D_total_cache_misses = 14592
	L1D_total_cache_miss_rate = 0.8636
	L1D_total_cache_pending_hits = 2016
	L1D_total_cache_reservation_fails = 4304
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2016
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4182
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10240

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 122
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4182
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
219, 196, 196, 196, 196, 196, 196, 220, 219, 196, 196, 196, 196, 196, 196, 220, 
gpgpu_n_tot_thrd_icount = 3334144
gpgpu_n_tot_w_icount = 104192
gpgpu_n_stall_shd_mem = 7781
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4352
gpgpu_n_mem_write_global = 10240
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 90112
gpgpu_n_store_insn = 81920
gpgpu_n_shmem_insn = 204800
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 1024
gpgpu_n_l1cache_bkconflict = 6757
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1024
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6757
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:62937	W0_Idle:70605	W0_Scoreboard:528828	W1:3478	W2:4942	W3:210	W4:174	W5:146	W6:78	W7:64	W8:44	W9:24	W10:6	W11:2	W12:4	W13:2	W14:1408	W15:832	W16:0	W17:0	W18:0	W19:1	W20:2	W21:1	W22:3	W23:12	W24:22	W25:32	W26:39	W27:73	W28:855	W29:105	W30:2631	W31:363	W32:85269
single_issue_nums: WS0:26768	WS1:25296	WS2:25296	WS3:26832	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 34816 {8:4352,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 409600 {40:10240,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 174080 {40:4352,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 81920 {8:10240,}
maxmflatency = 573 
max_icnt2mem_latency = 161 
maxmrqlatency = 46 
max_icnt2sh_latency = 18 
averagemflatency = 305 
avg_icnt2mem_latency = 76 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 2 
mrq_lat_table:659 	69 	147 	482 	601 	122 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5233 	8082 	1277 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	7000 	6700 	892 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	14200 	332 	59 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5548      5572         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5572      5552      5581      5581         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5552      5552      5581      5582         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5577      5577         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5577      5577         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5572      5572         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5572      5572         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5570      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5552      5552         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5552      5570         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0      5570      5570 
dram[15]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0      5570      5570 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000 
average row locality = 2080/40 = 52.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         4         4 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         4         4 
total dram reads = 2080
min_bank_accesses = 0!
chip skew: 136/128 = 1.06
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        789       789    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        789       789    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        788       788      4817      4696    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        790       791      4894      4782    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        784       783    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        774       785    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        781       777    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        778       780    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        790       792    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        790       790    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        793       792    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        793       793    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        788       789    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        791       790    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        789       786    none      none      none      none      none      none      none      none      none      none      none      none         515       569
dram[15]:        790       791    none      none      none      none      none      none      none      none      none      none      none      none         513       510
maximum mf latency per bank:
dram[0]:        550       541       326       322       342       348       345       340       331       332       331       331         0         0         0         0
dram[1]:        553       558       339       337       332       327       331       329       343       340       342       340         0         0         0         0
dram[2]:        545       550       519       520       342       348       346       340       331       332       331       330         0         0         0         0
dram[3]:        553       548       513       518       332       327       331       329       342       340       342       340         0         0         0         0
dram[4]:        560       573       329       320       342       352       345       352       331       329       333       333         0         0         0         0
dram[5]:        565       567       338       344       336       322       336       332       337       340       337       348         0         0         0         0
dram[6]:        553       551       329       320       342       352       345       352       331       329       332       333         0         0         0         0
dram[7]:        558       557       338       340       336       322       336       332       337       340       337       348         0         0         0         0
dram[8]:        550       551       329       320       337       337       342       341       336       329       331       333         0         0         0         0
dram[9]:        556       548       339       336       331       321       332       323       345       348       337       352         0         0         0         0
dram[10]:        554       551       329       319       337       340       342       341       336       329       331       333         0         0         0         0
dram[11]:        562       557       339       336       331       323       332       323       345       348       337       352         0         0         0         0
dram[12]:        547       541       332       333       340       351       342       348       337       332       331       331         0         0         0         0
dram[13]:        554       551       337       337       330       325       336       333       348       349       348       341         0         0         0         0
dram[14]:        547       530       332       333       340       352       342       348       337       332       330       328         0         0       519       514
dram[15]:        543       549       337       337       330       325       336       333       348       351       348       341         0         0       517       515
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=31313 n_nop=31183 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01635
n_activity=941 dram_eff=0.5441
bk0: 64a 30984i bk1: 64a 30973i bk2: 0a 31312i bk3: 0a 31312i bk4: 0a 31312i bk5: 0a 31313i bk6: 0a 31313i bk7: 0a 31313i bk8: 0a 31313i bk9: 0a 31313i bk10: 0a 31313i bk11: 0a 31313i bk12: 0a 31313i bk13: 0a 31313i bk14: 0a 31313i bk15: 0a 31314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.694268
Bank_Level_Parallism_Col = 1.697228
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.697228 

BW Util details:
bwutil = 0.016351 
total_CMD = 31313 
util_bw = 512 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 30747 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31313 
n_nop = 31183 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000064 
CoL_Bus_Util = 0.004088 
Either_Row_CoL_Bus_Util = 0.004152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.115671 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.115671
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=31313 n_nop=31183 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01635
n_activity=837 dram_eff=0.6117
bk0: 64a 30965i bk1: 64a 30987i bk2: 0a 31311i bk3: 0a 31313i bk4: 0a 31313i bk5: 0a 31313i bk6: 0a 31313i bk7: 0a 31313i bk8: 0a 31313i bk9: 0a 31313i bk10: 0a 31313i bk11: 0a 31313i bk12: 0a 31313i bk13: 0a 31313i bk14: 0a 31313i bk15: 0a 31314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.778270
Bank_Level_Parallism_Col = 1.753333
Bank_Level_Parallism_Ready = 1.023438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.753333 

BW Util details:
bwutil = 0.016351 
total_CMD = 31313 
util_bw = 512 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 30754 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31313 
n_nop = 31183 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000064 
CoL_Bus_Util = 0.004088 
Either_Row_CoL_Bus_Util = 0.004152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.105260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.10526
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=31313 n_nop=31173 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01737
n_activity=951 dram_eff=0.572
bk0: 64a 30974i bk1: 64a 30990i bk2: 4a 31252i bk3: 4a 31247i bk4: 0a 31310i bk5: 0a 31310i bk6: 0a 31312i bk7: 0a 31313i bk8: 0a 31313i bk9: 0a 31313i bk10: 0a 31313i bk11: 0a 31313i bk12: 0a 31314i bk13: 0a 31314i bk14: 0a 31314i bk15: 0a 31315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.883673
Bank_Level_Parallism_Col = 1.860656
Bank_Level_Parallism_Ready = 1.044118
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.860656 

BW Util details:
bwutil = 0.017373 
total_CMD = 31313 
util_bw = 544 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 30718 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31313 
n_nop = 31173 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000128 
CoL_Bus_Util = 0.004343 
Either_Row_CoL_Bus_Util = 0.004471 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.112637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.112637
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=31313 n_nop=31173 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01737
n_activity=909 dram_eff=0.5985
bk0: 64a 30987i bk1: 64a 30962i bk2: 4a 31272i bk3: 4a 31256i bk4: 0a 31311i bk5: 0a 31311i bk6: 0a 31312i bk7: 0a 31313i bk8: 0a 31313i bk9: 0a 31313i bk10: 0a 31313i bk11: 0a 31313i bk12: 0a 31313i bk13: 0a 31313i bk14: 0a 31313i bk15: 0a 31314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.834677
Bank_Level_Parallism_Col = 1.785859
Bank_Level_Parallism_Ready = 1.014706
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.785859 

BW Util details:
bwutil = 0.017373 
total_CMD = 31313 
util_bw = 544 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 30713 

BW Util Bottlenecks: 
RCDc_limit = 56 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31313 
n_nop = 31173 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000128 
CoL_Bus_Util = 0.004343 
Either_Row_CoL_Bus_Util = 0.004471 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.117619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.117619
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=31313 n_nop=31183 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01635
n_activity=896 dram_eff=0.5714
bk0: 64a 30945i bk1: 64a 30942i bk2: 0a 31311i bk3: 0a 31313i bk4: 0a 31313i bk5: 0a 31313i bk6: 0a 31313i bk7: 0a 31313i bk8: 0a 31313i bk9: 0a 31313i bk10: 0a 31313i bk11: 0a 31313i bk12: 0a 31313i bk13: 0a 31313i bk14: 0a 31313i bk15: 0a 31314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.860515
Bank_Level_Parallism_Col = 1.836559
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.836559 

BW Util details:
bwutil = 0.016351 
total_CMD = 31313 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 30768 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31313 
n_nop = 31183 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000064 
CoL_Bus_Util = 0.004088 
Either_Row_CoL_Bus_Util = 0.004152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.235493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.235493
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=31313 n_nop=31183 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01635
n_activity=793 dram_eff=0.6456
bk0: 64a 30947i bk1: 64a 30939i bk2: 0a 31311i bk3: 0a 31313i bk4: 0a 31313i bk5: 0a 31313i bk6: 0a 31313i bk7: 0a 31313i bk8: 0a 31313i bk9: 0a 31313i bk10: 0a 31313i bk11: 0a 31313i bk12: 0a 31313i bk13: 0a 31313i bk14: 0a 31313i bk15: 0a 31314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.800830
Bank_Level_Parallism_Col = 1.777547
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.777547 

BW Util details:
bwutil = 0.016351 
total_CMD = 31313 
util_bw = 512 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 30755 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31313 
n_nop = 31183 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000064 
CoL_Bus_Util = 0.004088 
Either_Row_CoL_Bus_Util = 0.004152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.217194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.217194
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=31313 n_nop=31183 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01635
n_activity=866 dram_eff=0.5912
bk0: 64a 30952i bk1: 64a 30938i bk2: 0a 31313i bk3: 0a 31313i bk4: 0a 31313i bk5: 0a 31313i bk6: 0a 31313i bk7: 0a 31313i bk8: 0a 31313i bk9: 0a 31313i bk10: 0a 31313i bk11: 0a 31313i bk12: 0a 31313i bk13: 0a 31313i bk14: 0a 31313i bk15: 0a 31313i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.838298
Bank_Level_Parallism_Col = 1.814499
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.814499 

BW Util details:
bwutil = 0.016351 
total_CMD = 31313 
util_bw = 512 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 30765 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31313 
n_nop = 31183 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000064 
CoL_Bus_Util = 0.004088 
Either_Row_CoL_Bus_Util = 0.004152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.173347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.173347
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=31313 n_nop=31183 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01635
n_activity=850 dram_eff=0.6024
bk0: 64a 30950i bk1: 64a 30925i bk2: 0a 31313i bk3: 0a 31313i bk4: 0a 31313i bk5: 0a 31313i bk6: 0a 31313i bk7: 0a 31313i bk8: 0a 31313i bk9: 0a 31313i bk10: 0a 31313i bk11: 0a 31313i bk12: 0a 31313i bk13: 0a 31313i bk14: 0a 31313i bk15: 0a 31313i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.854430
Bank_Level_Parallism_Col = 1.830867
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.830867 

BW Util details:
bwutil = 0.016351 
total_CMD = 31313 
util_bw = 512 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 30761 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31313 
n_nop = 31183 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000064 
CoL_Bus_Util = 0.004088 
Either_Row_CoL_Bus_Util = 0.004152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.202727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.202727
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=31313 n_nop=31183 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01635
n_activity=907 dram_eff=0.5645
bk0: 64a 30956i bk1: 64a 30919i bk2: 0a 31313i bk3: 0a 31313i bk4: 0a 31313i bk5: 0a 31313i bk6: 0a 31313i bk7: 0a 31313i bk8: 0a 31313i bk9: 0a 31313i bk10: 0a 31313i bk11: 0a 31313i bk12: 0a 31313i bk13: 0a 31313i bk14: 0a 31313i bk15: 0a 31313i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.850526
Bank_Level_Parallism_Col = 1.827004
Bank_Level_Parallism_Ready = 1.023438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.827004 

BW Util details:
bwutil = 0.016351 
total_CMD = 31313 
util_bw = 512 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 30761 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31313 
n_nop = 31183 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000064 
CoL_Bus_Util = 0.004088 
Either_Row_CoL_Bus_Util = 0.004152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.151822 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.151822
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=31313 n_nop=31183 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01635
n_activity=899 dram_eff=0.5695
bk0: 64a 30947i bk1: 64a 30954i bk2: 0a 31311i bk3: 0a 31312i bk4: 0a 31312i bk5: 0a 31312i bk6: 0a 31313i bk7: 0a 31313i bk8: 0a 31313i bk9: 0a 31313i bk10: 0a 31313i bk11: 0a 31313i bk12: 0a 31314i bk13: 0a 31314i bk14: 0a 31314i bk15: 0a 31314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.724696
Bank_Level_Parallism_Col = 1.727642
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.727642 

BW Util details:
bwutil = 0.016351 
total_CMD = 31313 
util_bw = 512 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 30739 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31313 
n_nop = 31183 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000064 
CoL_Bus_Util = 0.004088 
Either_Row_CoL_Bus_Util = 0.004152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.147574 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.147574
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=31313 n_nop=31183 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01635
n_activity=783 dram_eff=0.6539
bk0: 64a 30926i bk1: 64a 30945i bk2: 0a 31311i bk3: 0a 31313i bk4: 0a 31313i bk5: 0a 31313i bk6: 0a 31313i bk7: 0a 31313i bk8: 0a 31313i bk9: 0a 31313i bk10: 0a 31313i bk11: 0a 31313i bk12: 0a 31313i bk13: 0a 31313i bk14: 0a 31313i bk15: 0a 31314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.824380
Bank_Level_Parallism_Col = 1.801242
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.801242 

BW Util details:
bwutil = 0.016351 
total_CMD = 31313 
util_bw = 512 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 30759 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31313 
n_nop = 31183 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000064 
CoL_Bus_Util = 0.004088 
Either_Row_CoL_Bus_Util = 0.004152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.170792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.170792
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=31313 n_nop=31183 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01635
n_activity=840 dram_eff=0.6095
bk0: 64a 30964i bk1: 64a 30951i bk2: 0a 31312i bk3: 0a 31312i bk4: 0a 31312i bk5: 0a 31313i bk6: 0a 31313i bk7: 0a 31313i bk8: 0a 31313i bk9: 0a 31313i bk10: 0a 31313i bk11: 0a 31313i bk12: 0a 31313i bk13: 0a 31313i bk14: 0a 31313i bk15: 0a 31314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.707317
Bank_Level_Parallism_Col = 1.710204
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.710204 

BW Util details:
bwutil = 0.016351 
total_CMD = 31313 
util_bw = 512 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 30744 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31313 
n_nop = 31183 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000064 
CoL_Bus_Util = 0.004088 
Either_Row_CoL_Bus_Util = 0.004152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.179350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.17935
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=31313 n_nop=31183 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01635
n_activity=915 dram_eff=0.5596
bk0: 64a 30974i bk1: 64a 30952i bk2: 0a 31313i bk3: 0a 31313i bk4: 0a 31313i bk5: 0a 31313i bk6: 0a 31313i bk7: 0a 31313i bk8: 0a 31313i bk9: 0a 31313i bk10: 0a 31313i bk11: 0a 31313i bk12: 0a 31313i bk13: 0a 31313i bk14: 0a 31313i bk15: 0a 31313i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.807860
Bank_Level_Parallism_Col = 1.783370
Bank_Level_Parallism_Ready = 1.023438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.783370 

BW Util details:
bwutil = 0.016351 
total_CMD = 31313 
util_bw = 512 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 30758 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31313 
n_nop = 31183 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000064 
CoL_Bus_Util = 0.004088 
Either_Row_CoL_Bus_Util = 0.004152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.122026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.122026
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=31313 n_nop=31183 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01635
n_activity=844 dram_eff=0.6066
bk0: 64a 30973i bk1: 64a 30956i bk2: 0a 31313i bk3: 0a 31313i bk4: 0a 31313i bk5: 0a 31313i bk6: 0a 31313i bk7: 0a 31313i bk8: 0a 31313i bk9: 0a 31313i bk10: 0a 31313i bk11: 0a 31313i bk12: 0a 31313i bk13: 0a 31313i bk14: 0a 31313i bk15: 0a 31313i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.785714
Bank_Level_Parallism_Col = 1.761388
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.761388 

BW Util details:
bwutil = 0.016351 
total_CMD = 31313 
util_bw = 512 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 30755 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31313 
n_nop = 31183 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000064 
CoL_Bus_Util = 0.004088 
Either_Row_CoL_Bus_Util = 0.004152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.121100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.1211
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=31313 n_nop=31173 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01737
n_activity=959 dram_eff=0.5673
bk0: 64a 30964i bk1: 64a 30974i bk2: 0a 31309i bk3: 0a 31311i bk4: 0a 31313i bk5: 0a 31313i bk6: 0a 31313i bk7: 0a 31313i bk8: 0a 31313i bk9: 0a 31313i bk10: 0a 31314i bk11: 0a 31314i bk12: 0a 31315i bk13: 0a 31315i bk14: 4a 31259i bk15: 4a 31268i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.907217
Bank_Level_Parallism_Col = 1.857438
Bank_Level_Parallism_Ready = 1.007299
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857438 

BW Util details:
bwutil = 0.017373 
total_CMD = 31313 
util_bw = 544 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 30728 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31313 
n_nop = 31173 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000128 
CoL_Bus_Util = 0.004343 
Either_Row_CoL_Bus_Util = 0.004471 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.104877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.104877
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=31313 n_nop=31173 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01737
n_activity=882 dram_eff=0.6168
bk0: 64a 30966i bk1: 64a 30938i bk2: 0a 31309i bk3: 0a 31311i bk4: 0a 31313i bk5: 0a 31313i bk6: 0a 31313i bk7: 0a 31313i bk8: 0a 31313i bk9: 0a 31313i bk10: 0a 31314i bk11: 0a 31314i bk12: 0a 31315i bk13: 0a 31315i bk14: 4a 31259i bk15: 4a 31268i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.869396
Bank_Level_Parallism_Col = 1.822266
Bank_Level_Parallism_Ready = 1.014598
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.822266 

BW Util details:
bwutil = 0.017373 
total_CMD = 31313 
util_bw = 544 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 30718 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31313 
n_nop = 31173 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000128 
CoL_Bus_Util = 0.004343 
Either_Row_CoL_Bus_Util = 0.004471 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.126721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.126721

========= L2 cache stats =========
L2_cache_bank[0]: Access = 456, Miss = 384, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 456, Miss = 384, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 456, Miss = 384, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 456, Miss = 384, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 460, Miss = 384, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 460, Miss = 384, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 461, Miss = 384, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 460, Miss = 384, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 452, Miss = 384, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 452, Miss = 384, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 452, Miss = 384, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 451, Miss = 384, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 452, Miss = 384, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 452, Miss = 384, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 452, Miss = 384, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 451, Miss = 384, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 456, Miss = 384, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 456, Miss = 384, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 456, Miss = 384, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 456, Miss = 384, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 456, Miss = 384, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 456, Miss = 384, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 456, Miss = 384, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 456, Miss = 384, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 456, Miss = 384, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 456, Miss = 384, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 456, Miss = 384, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 456, Miss = 384, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 461, Miss = 388, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 460, Miss = 388, Miss_rate = 0.843, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 460, Miss = 388, Miss_rate = 0.843, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 460, Miss = 388, Miss_rate = 0.843, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 14592
L2_total_cache_misses = 12304
L2_total_cache_miss_rate = 0.8432
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2272
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 520
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1560
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2556
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7668
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4352
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10240
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=14592
icnt_total_pkts_simt_to_mem=14592
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 14592
Req_Network_cycles = 10127
Req_Network_injected_packets_per_cycle =       1.4409 
Req_Network_conflicts_per_cycle =       0.3058
Req_Network_conflicts_per_cycle_util =       1.2353
Req_Bank_Level_Parallism =       5.8205
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.4022
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0450

Reply_Network_injected_packets_num = 14592
Reply_Network_cycles = 10127
Reply_Network_injected_packets_per_cycle =        1.4409
Reply_Network_conflicts_per_cycle =        0.0969
Reply_Network_conflicts_per_cycle_util =       0.3667
Reply_Bank_Level_Parallism =       5.4550
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0053
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0313
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 1449880 (inst/sec)
gpgpu_simulation_rate = 5063 (cycle/sec)
gpgpu_silicon_slowdown = 223582x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-2-ctx_0x55c61387dff0.traceg.xz
-kernel name = _Z11srad_cuda_2PfS_S_S_S_S_iiff
-kernel id = 2
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 5120
-nregs = 28
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f99c9000000
-local mem base_addr = 0x00007f99c7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-2-ctx_0x55c61387dff0.traceg.xz
launching kernel name: _Z11srad_cuda_2PfS_S_S_S_S_iiff uid: 2 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim: Reconfigure L1 cache to 112KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 2: size 0
kernel_name = _Z11srad_cuda_2PfS_S_S_S_S_iiff 
kernel_launch_uid = 2 
kernel_stream_id = 0
gpu_sim_cycle = 7763
gpu_sim_insn = 1278784
gpu_ipc =     164.7281
gpu_tot_sim_cycle = 17890
gpu_tot_sim_insn = 4178545
gpu_tot_ipc =     233.5688
gpu_tot_issued_cta = 128
gpu_occupancy = 22.9532% 
gpu_tot_occupancy = 23.2603% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.9951
partiton_level_parallism_total  =       1.6814
partiton_level_parallism_util =       9.5428
partiton_level_parallism_util_total  =       7.2833
L2_BW  =      72.2707 GB/Sec
L2_BW_total  =      60.9065 GB/Sec
gpu_total_sim_rate=1392848

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 800, Miss = 666, Miss_rate = 0.833, Pending_hits = 84, Reservation_fails = 183
	L1D_cache_core[1]: Access = 800, Miss = 666, Miss_rate = 0.833, Pending_hits = 84, Reservation_fails = 194
	L1D_cache_core[2]: Access = 800, Miss = 666, Miss_rate = 0.833, Pending_hits = 84, Reservation_fails = 181
	L1D_cache_core[3]: Access = 800, Miss = 666, Miss_rate = 0.833, Pending_hits = 84, Reservation_fails = 179
	L1D_cache_core[4]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 183
	L1D_cache_core[5]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 183
	L1D_cache_core[6]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 185
	L1D_cache_core[7]: Access = 800, Miss = 666, Miss_rate = 0.833, Pending_hits = 84, Reservation_fails = 183
	L1D_cache_core[8]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 70, Reservation_fails = 185
	L1D_cache_core[9]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 70, Reservation_fails = 181
	L1D_cache_core[10]: Access = 800, Miss = 666, Miss_rate = 0.833, Pending_hits = 84, Reservation_fails = 181
	L1D_cache_core[11]: Access = 800, Miss = 666, Miss_rate = 0.833, Pending_hits = 84, Reservation_fails = 185
	L1D_cache_core[12]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 199
	L1D_cache_core[13]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 185
	L1D_cache_core[14]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 181
	L1D_cache_core[15]: Access = 800, Miss = 666, Miss_rate = 0.833, Pending_hits = 84, Reservation_fails = 181
	L1D_cache_core[16]: Access = 800, Miss = 666, Miss_rate = 0.833, Pending_hits = 84, Reservation_fails = 186
	L1D_cache_core[17]: Access = 800, Miss = 666, Miss_rate = 0.833, Pending_hits = 84, Reservation_fails = 213
	L1D_cache_core[18]: Access = 768, Miss = 648, Miss_rate = 0.844, Pending_hits = 56, Reservation_fails = 198
	L1D_cache_core[19]: Access = 784, Miss = 648, Miss_rate = 0.827, Pending_hits = 56, Reservation_fails = 185
	L1D_cache_core[20]: Access = 768, Miss = 648, Miss_rate = 0.844, Pending_hits = 56, Reservation_fails = 180
	L1D_cache_core[21]: Access = 768, Miss = 648, Miss_rate = 0.844, Pending_hits = 56, Reservation_fails = 181
	L1D_cache_core[22]: Access = 768, Miss = 648, Miss_rate = 0.844, Pending_hits = 56, Reservation_fails = 192
	L1D_cache_core[23]: Access = 784, Miss = 648, Miss_rate = 0.827, Pending_hits = 56, Reservation_fails = 193
	L1D_cache_core[24]: Access = 784, Miss = 648, Miss_rate = 0.827, Pending_hits = 56, Reservation_fails = 188
	L1D_cache_core[25]: Access = 784, Miss = 648, Miss_rate = 0.827, Pending_hits = 56, Reservation_fails = 161
	L1D_cache_core[26]: Access = 768, Miss = 648, Miss_rate = 0.844, Pending_hits = 56, Reservation_fails = 190
	L1D_cache_core[27]: Access = 784, Miss = 648, Miss_rate = 0.827, Pending_hits = 56, Reservation_fails = 181
	L1D_cache_core[28]: Access = 784, Miss = 648, Miss_rate = 0.827, Pending_hits = 70, Reservation_fails = 179
	L1D_cache_core[29]: Access = 784, Miss = 648, Miss_rate = 0.827, Pending_hits = 70, Reservation_fails = 185
	L1D_cache_core[30]: Access = 784, Miss = 648, Miss_rate = 0.827, Pending_hits = 70, Reservation_fails = 185
	L1D_cache_core[31]: Access = 800, Miss = 648, Miss_rate = 0.810, Pending_hits = 70, Reservation_fails = 179
	L1D_cache_core[32]: Access = 800, Miss = 648, Miss_rate = 0.810, Pending_hits = 70, Reservation_fails = 181
	L1D_cache_core[33]: Access = 800, Miss = 648, Miss_rate = 0.810, Pending_hits = 70, Reservation_fails = 182
	L1D_cache_core[34]: Access = 784, Miss = 648, Miss_rate = 0.827, Pending_hits = 70, Reservation_fails = 185
	L1D_cache_core[35]: Access = 800, Miss = 648, Miss_rate = 0.810, Pending_hits = 70, Reservation_fails = 179
	L1D_cache_core[36]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 118
	L1D_cache_core[37]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 116
	L1D_cache_core[38]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 118
	L1D_cache_core[39]: Access = 528, Miss = 438, Miss_rate = 0.830, Pending_hits = 42, Reservation_fails = 116
	L1D_cache_core[40]: Access = 528, Miss = 438, Miss_rate = 0.830, Pending_hits = 42, Reservation_fails = 114
	L1D_cache_core[41]: Access = 528, Miss = 438, Miss_rate = 0.830, Pending_hits = 42, Reservation_fails = 114
	L1D_cache_core[42]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 122
	L1D_cache_core[43]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 118
	L1D_cache_core[44]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 118
	L1D_cache_core[45]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 118
	L1D_total_cache_accesses = 33536
	L1D_total_cache_misses = 28032
	L1D_total_cache_miss_rate = 0.8359
	L1D_total_cache_pending_hits = 3024
	L1D_total_cache_reservation_fails = 7824
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.059
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3578
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3024
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4246
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 21248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3578
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4246
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
311, 288, 288, 288, 288, 288, 288, 313, 219, 196, 196, 196, 196, 196, 196, 220, 
gpgpu_n_tot_thrd_icount = 4843520
gpgpu_n_tot_w_icount = 151360
gpgpu_n_stall_shd_mem = 14129
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 17792
gpgpu_n_mem_write_global = 12288
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 225280
gpgpu_n_store_insn = 98304
gpgpu_n_shmem_insn = 368640
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 1600
gpgpu_n_l1cache_bkconflict = 12529
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1600
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 12529
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:84690	W0_Idle:126049	W0_Scoreboard:848291	W1:3798	W2:7246	W3:210	W4:174	W5:146	W6:78	W7:64	W8:44	W9:24	W10:6	W11:2	W12:4	W13:2	W14:1408	W15:1088	W16:0	W17:0	W18:0	W19:1	W20:2	W21:1	W22:3	W23:12	W24:22	W25:32	W26:39	W27:73	W28:855	W29:105	W30:4551	W31:363	W32:123157
single_issue_nums: WS0:38544	WS1:37072	WS2:37072	WS3:38672	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 142336 {8:17792,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 491520 {40:12288,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 711680 {40:17792,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 98304 {8:12288,}
maxmflatency = 573 
max_icnt2mem_latency = 227 
maxmrqlatency = 46 
max_icnt2sh_latency = 18 
averagemflatency = 292 
avg_icnt2mem_latency = 82 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 2 
mrq_lat_table:659 	69 	147 	482 	601 	122 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12329 	16474 	1277 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	13891 	12023 	4166 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	29688 	332 	59 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5548      5572         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5572      5552      5581      5581         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5552      5552      5581      5582         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5577      5577         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5577      5577         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5572      5572         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5572      5572         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5570      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5552      5552         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5552      5570         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0      5570      5570 
dram[15]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0      5570      5570 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000 
average row locality = 2080/40 = 52.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         4         4 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         4         4 
total dram reads = 2080
min_bank_accesses = 0!
chip skew: 136/128 = 1.06
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1293      1295    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1297      1297    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1293      1294     10641     10446    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1297      1298     10644     10607    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1284      1288    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1279      1286    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1281      1283    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1282      1281    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1291      1298    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1294      1293    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1294      1298    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1296      1296    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1291      1294    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1293      1291    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1292      1290    none      none      none      none      none      none      none      none      none      none      none      none         515       569
dram[15]:       1292      1292    none      none      none      none      none      none      none      none      none      none      none      none         513       510
maximum mf latency per bank:
dram[0]:        550       541       326       322       417       412       411       402       403       396       408       395         0         0         0         0
dram[1]:        553       558       339       337       413       403       411       393       418       389       415       407         0         0         0         0
dram[2]:        545       550       519       520       417       412       410       405       403       396       408       395         0         0         0         0
dram[3]:        553       548       513       518       411       395       411       393       418       389       415       407         0         0         0         0
dram[4]:        560       573       329       320       402       412       414       410       404       394       415       398         0         0         0         0
dram[5]:        565       567       338       344       411       394       411       402       412       393       411       412         0         0         0         0
dram[6]:        553       551       329       320       406       412       414       410       404       394       411       394         0         0         0         0
dram[7]:        558       557       338       340       411       394       411       401       412       383       411       411         0         0         0         0
dram[8]:        550       551       329       320       411       412       417       412       404       393       404       395         0         0         0         0
dram[9]:        556       548       339       336       417       398       407       403       411       395       416       410         0         0         0         0
dram[10]:        554       551       329       319       411       412       417       412       404       393       404       395         0         0         0         0
dram[11]:        562       557       339       336       412       396       407       404       411       393       416       410         0         0         0         0
dram[12]:        547       541       332       333       413       411       416       413       406       392       411       396         0         0         0         0
dram[13]:        554       551       337       337       412       394       411       396       414       397       414       407         0         0         0         0
dram[14]:        547       530       332       333       415       415       417       415       406       392       411       396         0         0       519       514
dram[15]:        543       549       337       337       412       394       411       396       414       397       414       407         0         0       517       515
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55319 n_nop=55189 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009255
n_activity=941 dram_eff=0.5441
bk0: 64a 54990i bk1: 64a 54979i bk2: 0a 55318i bk3: 0a 55318i bk4: 0a 55318i bk5: 0a 55319i bk6: 0a 55319i bk7: 0a 55319i bk8: 0a 55319i bk9: 0a 55319i bk10: 0a 55319i bk11: 0a 55319i bk12: 0a 55319i bk13: 0a 55319i bk14: 0a 55319i bk15: 0a 55320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.694268
Bank_Level_Parallism_Col = 1.697228
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.697228 

BW Util details:
bwutil = 0.009255 
total_CMD = 55319 
util_bw = 512 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 54753 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55319 
n_nop = 55189 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.002314 
Either_Row_CoL_Bus_Util = 0.002350 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.065475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0654748
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55319 n_nop=55189 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009255
n_activity=837 dram_eff=0.6117
bk0: 64a 54971i bk1: 64a 54993i bk2: 0a 55317i bk3: 0a 55319i bk4: 0a 55319i bk5: 0a 55319i bk6: 0a 55319i bk7: 0a 55319i bk8: 0a 55319i bk9: 0a 55319i bk10: 0a 55319i bk11: 0a 55319i bk12: 0a 55319i bk13: 0a 55319i bk14: 0a 55319i bk15: 0a 55320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.778270
Bank_Level_Parallism_Col = 1.753333
Bank_Level_Parallism_Ready = 1.023438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.753333 

BW Util details:
bwutil = 0.009255 
total_CMD = 55319 
util_bw = 512 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 54760 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55319 
n_nop = 55189 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.002314 
Either_Row_CoL_Bus_Util = 0.002350 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.059582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0595817
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55319 n_nop=55179 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009834
n_activity=951 dram_eff=0.572
bk0: 64a 54980i bk1: 64a 54996i bk2: 4a 55258i bk3: 4a 55253i bk4: 0a 55316i bk5: 0a 55316i bk6: 0a 55318i bk7: 0a 55319i bk8: 0a 55319i bk9: 0a 55319i bk10: 0a 55319i bk11: 0a 55319i bk12: 0a 55320i bk13: 0a 55320i bk14: 0a 55320i bk15: 0a 55321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.883673
Bank_Level_Parallism_Col = 1.860656
Bank_Level_Parallism_Ready = 1.044118
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.860656 

BW Util details:
bwutil = 0.009834 
total_CMD = 55319 
util_bw = 544 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 54724 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55319 
n_nop = 55179 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000072 
CoL_Bus_Util = 0.002458 
Either_Row_CoL_Bus_Util = 0.002531 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.063757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0637575
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55319 n_nop=55179 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009834
n_activity=909 dram_eff=0.5985
bk0: 64a 54993i bk1: 64a 54968i bk2: 4a 55278i bk3: 4a 55262i bk4: 0a 55317i bk5: 0a 55317i bk6: 0a 55318i bk7: 0a 55319i bk8: 0a 55319i bk9: 0a 55319i bk10: 0a 55319i bk11: 0a 55319i bk12: 0a 55319i bk13: 0a 55319i bk14: 0a 55319i bk15: 0a 55320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.834677
Bank_Level_Parallism_Col = 1.785859
Bank_Level_Parallism_Ready = 1.014706
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.785859 

BW Util details:
bwutil = 0.009834 
total_CMD = 55319 
util_bw = 544 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 54719 

BW Util Bottlenecks: 
RCDc_limit = 56 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55319 
n_nop = 55179 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000072 
CoL_Bus_Util = 0.002458 
Either_Row_CoL_Bus_Util = 0.002531 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.066577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0665775
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55319 n_nop=55189 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009255
n_activity=896 dram_eff=0.5714
bk0: 64a 54951i bk1: 64a 54948i bk2: 0a 55317i bk3: 0a 55319i bk4: 0a 55319i bk5: 0a 55319i bk6: 0a 55319i bk7: 0a 55319i bk8: 0a 55319i bk9: 0a 55319i bk10: 0a 55319i bk11: 0a 55319i bk12: 0a 55319i bk13: 0a 55319i bk14: 0a 55319i bk15: 0a 55320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.860515
Bank_Level_Parallism_Col = 1.836559
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.836559 

BW Util details:
bwutil = 0.009255 
total_CMD = 55319 
util_bw = 512 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 54774 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55319 
n_nop = 55189 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.002314 
Either_Row_CoL_Bus_Util = 0.002350 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.133300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.1333
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55319 n_nop=55189 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009255
n_activity=793 dram_eff=0.6456
bk0: 64a 54953i bk1: 64a 54945i bk2: 0a 55317i bk3: 0a 55319i bk4: 0a 55319i bk5: 0a 55319i bk6: 0a 55319i bk7: 0a 55319i bk8: 0a 55319i bk9: 0a 55319i bk10: 0a 55319i bk11: 0a 55319i bk12: 0a 55319i bk13: 0a 55319i bk14: 0a 55319i bk15: 0a 55320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.800830
Bank_Level_Parallism_Col = 1.777547
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.777547 

BW Util details:
bwutil = 0.009255 
total_CMD = 55319 
util_bw = 512 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 54761 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55319 
n_nop = 55189 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.002314 
Either_Row_CoL_Bus_Util = 0.002350 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.122941 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.122941
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55319 n_nop=55189 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009255
n_activity=866 dram_eff=0.5912
bk0: 64a 54958i bk1: 64a 54944i bk2: 0a 55319i bk3: 0a 55319i bk4: 0a 55319i bk5: 0a 55319i bk6: 0a 55319i bk7: 0a 55319i bk8: 0a 55319i bk9: 0a 55319i bk10: 0a 55319i bk11: 0a 55319i bk12: 0a 55319i bk13: 0a 55319i bk14: 0a 55319i bk15: 0a 55319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.838298
Bank_Level_Parallism_Col = 1.814499
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.814499 

BW Util details:
bwutil = 0.009255 
total_CMD = 55319 
util_bw = 512 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 54771 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55319 
n_nop = 55189 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.002314 
Either_Row_CoL_Bus_Util = 0.002350 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.098122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.0981218
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55319 n_nop=55189 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009255
n_activity=850 dram_eff=0.6024
bk0: 64a 54956i bk1: 64a 54931i bk2: 0a 55319i bk3: 0a 55319i bk4: 0a 55319i bk5: 0a 55319i bk6: 0a 55319i bk7: 0a 55319i bk8: 0a 55319i bk9: 0a 55319i bk10: 0a 55319i bk11: 0a 55319i bk12: 0a 55319i bk13: 0a 55319i bk14: 0a 55319i bk15: 0a 55319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.854430
Bank_Level_Parallism_Col = 1.830867
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.830867 

BW Util details:
bwutil = 0.009255 
total_CMD = 55319 
util_bw = 512 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 54767 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55319 
n_nop = 55189 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.002314 
Either_Row_CoL_Bus_Util = 0.002350 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.114753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.114753
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55319 n_nop=55189 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009255
n_activity=907 dram_eff=0.5645
bk0: 64a 54962i bk1: 64a 54925i bk2: 0a 55319i bk3: 0a 55319i bk4: 0a 55319i bk5: 0a 55319i bk6: 0a 55319i bk7: 0a 55319i bk8: 0a 55319i bk9: 0a 55319i bk10: 0a 55319i bk11: 0a 55319i bk12: 0a 55319i bk13: 0a 55319i bk14: 0a 55319i bk15: 0a 55319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.850526
Bank_Level_Parallism_Col = 1.827004
Bank_Level_Parallism_Ready = 1.023438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.827004 

BW Util details:
bwutil = 0.009255 
total_CMD = 55319 
util_bw = 512 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 54767 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55319 
n_nop = 55189 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.002314 
Either_Row_CoL_Bus_Util = 0.002350 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.085938 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0859379
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55319 n_nop=55189 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009255
n_activity=899 dram_eff=0.5695
bk0: 64a 54953i bk1: 64a 54960i bk2: 0a 55317i bk3: 0a 55318i bk4: 0a 55318i bk5: 0a 55318i bk6: 0a 55319i bk7: 0a 55319i bk8: 0a 55319i bk9: 0a 55319i bk10: 0a 55319i bk11: 0a 55319i bk12: 0a 55320i bk13: 0a 55320i bk14: 0a 55320i bk15: 0a 55320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.724696
Bank_Level_Parallism_Col = 1.727642
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.727642 

BW Util details:
bwutil = 0.009255 
total_CMD = 55319 
util_bw = 512 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 54745 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55319 
n_nop = 55189 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.002314 
Either_Row_CoL_Bus_Util = 0.002350 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.083534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0835337
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55319 n_nop=55189 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009255
n_activity=783 dram_eff=0.6539
bk0: 64a 54932i bk1: 64a 54951i bk2: 0a 55317i bk3: 0a 55319i bk4: 0a 55319i bk5: 0a 55319i bk6: 0a 55319i bk7: 0a 55319i bk8: 0a 55319i bk9: 0a 55319i bk10: 0a 55319i bk11: 0a 55319i bk12: 0a 55319i bk13: 0a 55319i bk14: 0a 55319i bk15: 0a 55320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.824380
Bank_Level_Parallism_Col = 1.801242
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.801242 

BW Util details:
bwutil = 0.009255 
total_CMD = 55319 
util_bw = 512 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 54765 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55319 
n_nop = 55189 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.002314 
Either_Row_CoL_Bus_Util = 0.002350 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.096676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.0966756
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55319 n_nop=55189 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009255
n_activity=840 dram_eff=0.6095
bk0: 64a 54970i bk1: 64a 54957i bk2: 0a 55318i bk3: 0a 55318i bk4: 0a 55318i bk5: 0a 55319i bk6: 0a 55319i bk7: 0a 55319i bk8: 0a 55319i bk9: 0a 55319i bk10: 0a 55319i bk11: 0a 55319i bk12: 0a 55319i bk13: 0a 55319i bk14: 0a 55319i bk15: 0a 55320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.707317
Bank_Level_Parallism_Col = 1.710204
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.710204 

BW Util details:
bwutil = 0.009255 
total_CMD = 55319 
util_bw = 512 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 54750 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55319 
n_nop = 55189 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.002314 
Either_Row_CoL_Bus_Util = 0.002350 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.101520 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.10152
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55319 n_nop=55189 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009255
n_activity=915 dram_eff=0.5596
bk0: 64a 54980i bk1: 64a 54958i bk2: 0a 55319i bk3: 0a 55319i bk4: 0a 55319i bk5: 0a 55319i bk6: 0a 55319i bk7: 0a 55319i bk8: 0a 55319i bk9: 0a 55319i bk10: 0a 55319i bk11: 0a 55319i bk12: 0a 55319i bk13: 0a 55319i bk14: 0a 55319i bk15: 0a 55319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.807860
Bank_Level_Parallism_Col = 1.783370
Bank_Level_Parallism_Ready = 1.023438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.783370 

BW Util details:
bwutil = 0.009255 
total_CMD = 55319 
util_bw = 512 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 54764 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55319 
n_nop = 55189 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.002314 
Either_Row_CoL_Bus_Util = 0.002350 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.069072 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0690721
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55319 n_nop=55189 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009255
n_activity=844 dram_eff=0.6066
bk0: 64a 54979i bk1: 64a 54962i bk2: 0a 55319i bk3: 0a 55319i bk4: 0a 55319i bk5: 0a 55319i bk6: 0a 55319i bk7: 0a 55319i bk8: 0a 55319i bk9: 0a 55319i bk10: 0a 55319i bk11: 0a 55319i bk12: 0a 55319i bk13: 0a 55319i bk14: 0a 55319i bk15: 0a 55319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.785714
Bank_Level_Parallism_Col = 1.761388
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.761388 

BW Util details:
bwutil = 0.009255 
total_CMD = 55319 
util_bw = 512 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 54761 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55319 
n_nop = 55189 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.002314 
Either_Row_CoL_Bus_Util = 0.002350 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.068548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0685479
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55319 n_nop=55179 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009834
n_activity=959 dram_eff=0.5673
bk0: 64a 54970i bk1: 64a 54980i bk2: 0a 55315i bk3: 0a 55317i bk4: 0a 55319i bk5: 0a 55319i bk6: 0a 55319i bk7: 0a 55319i bk8: 0a 55319i bk9: 0a 55319i bk10: 0a 55320i bk11: 0a 55320i bk12: 0a 55321i bk13: 0a 55321i bk14: 4a 55265i bk15: 4a 55274i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.907217
Bank_Level_Parallism_Col = 1.857438
Bank_Level_Parallism_Ready = 1.007299
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857438 

BW Util details:
bwutil = 0.009834 
total_CMD = 55319 
util_bw = 544 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 54734 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55319 
n_nop = 55179 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000072 
CoL_Bus_Util = 0.002458 
Either_Row_CoL_Bus_Util = 0.002531 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.059365 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0593648
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55319 n_nop=55179 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009834
n_activity=882 dram_eff=0.6168
bk0: 64a 54972i bk1: 64a 54944i bk2: 0a 55315i bk3: 0a 55317i bk4: 0a 55319i bk5: 0a 55319i bk6: 0a 55319i bk7: 0a 55319i bk8: 0a 55319i bk9: 0a 55319i bk10: 0a 55320i bk11: 0a 55320i bk12: 0a 55321i bk13: 0a 55321i bk14: 4a 55265i bk15: 4a 55274i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.869396
Bank_Level_Parallism_Col = 1.822266
Bank_Level_Parallism_Ready = 1.014598
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.822266 

BW Util details:
bwutil = 0.009834 
total_CMD = 55319 
util_bw = 544 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 54724 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55319 
n_nop = 55179 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000072 
CoL_Bus_Util = 0.002458 
Either_Row_CoL_Bus_Util = 0.002531 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.071729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0717294

========= L2 cache stats =========
L2_cache_bank[0]: Access = 940, Miss = 384, Miss_rate = 0.409, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 940, Miss = 384, Miss_rate = 0.409, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 940, Miss = 384, Miss_rate = 0.409, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 940, Miss = 384, Miss_rate = 0.409, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 940, Miss = 384, Miss_rate = 0.409, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 940, Miss = 384, Miss_rate = 0.409, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 940, Miss = 384, Miss_rate = 0.409, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 940, Miss = 384, Miss_rate = 0.409, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 936, Miss = 384, Miss_rate = 0.410, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 936, Miss = 384, Miss_rate = 0.410, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 936, Miss = 384, Miss_rate = 0.410, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 935, Miss = 384, Miss_rate = 0.411, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 936, Miss = 384, Miss_rate = 0.410, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 936, Miss = 384, Miss_rate = 0.410, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 936, Miss = 384, Miss_rate = 0.410, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 935, Miss = 384, Miss_rate = 0.411, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 944, Miss = 384, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 945, Miss = 384, Miss_rate = 0.406, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 944, Miss = 384, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 944, Miss = 384, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 940, Miss = 384, Miss_rate = 0.409, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 940, Miss = 384, Miss_rate = 0.409, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 940, Miss = 384, Miss_rate = 0.409, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 940, Miss = 384, Miss_rate = 0.409, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 940, Miss = 384, Miss_rate = 0.409, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 940, Miss = 384, Miss_rate = 0.409, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 940, Miss = 384, Miss_rate = 0.409, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 940, Miss = 384, Miss_rate = 0.409, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 945, Miss = 388, Miss_rate = 0.411, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 944, Miss = 388, Miss_rate = 0.411, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 944, Miss = 388, Miss_rate = 0.411, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 944, Miss = 388, Miss_rate = 0.411, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 30080
L2_total_cache_misses = 12304
L2_total_cache_miss_rate = 0.4090
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15712
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 520
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1560
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2556
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7668
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 17792
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=30080
icnt_total_pkts_simt_to_mem=30080
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 30080
Req_Network_cycles = 17890
Req_Network_injected_packets_per_cycle =       1.6814 
Req_Network_conflicts_per_cycle =       0.5301
Req_Network_conflicts_per_cycle_util =       2.2961
Req_Bank_Level_Parallism =       7.2833
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.7682
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0525

Reply_Network_injected_packets_num = 30080
Reply_Network_cycles = 17890
Reply_Network_injected_packets_per_cycle =        1.6814
Reply_Network_conflicts_per_cycle =        0.0548
Reply_Network_conflicts_per_cycle_util =       0.2282
Reply_Bank_Level_Parallism =       6.9986
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0030
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0366
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 1392848 (inst/sec)
gpgpu_simulation_rate = 5963 (cycle/sec)
gpgpu_silicon_slowdown = 189837x
launching memcpy command : MemcpyHtoD,0x00007f99aaf60000,65536
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-3-ctx_0x55c61387dff0.traceg.xz
-kernel name = _Z11srad_cuda_1PfS_S_S_S_S_iif
-kernel id = 3
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 6144
-nregs = 23
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f99c9000000
-local mem base_addr = 0x00007f99c7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-3-ctx_0x55c61387dff0.traceg.xz
launching kernel name: _Z11srad_cuda_1PfS_S_S_S_S_iif uid: 3 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim: Reconfigure L1 cache to 112KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 3: size 0
kernel_name = _Z11srad_cuda_1PfS_S_S_S_S_iif 
kernel_launch_uid = 3 
kernel_stream_id = 0
gpu_sim_cycle = 10038
gpu_sim_insn = 2901005
gpu_ipc =     289.0023
gpu_tot_sim_cycle = 27928
gpu_tot_sim_insn = 7079550
gpu_tot_ipc =     253.4929
gpu_tot_issued_cta = 192
gpu_occupancy = 23.3620% 
gpu_tot_occupancy = 23.2998% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.4537
partiton_level_parallism_total  =       1.5995
partiton_level_parallism_util =       6.1029
partiton_level_parallism_util_total  =       6.8505
L2_BW  =      52.6580 GB/Sec
L2_BW_total  =      57.9418 GB/Sec
gpu_total_sim_rate=1179925

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1344, Miss = 1122, Miss_rate = 0.835, Pending_hits = 154, Reservation_fails = 319
	L1D_cache_core[1]: Access = 1328, Miss = 1122, Miss_rate = 0.845, Pending_hits = 154, Reservation_fails = 328
	L1D_cache_core[2]: Access = 1328, Miss = 1122, Miss_rate = 0.845, Pending_hits = 154, Reservation_fails = 313
	L1D_cache_core[3]: Access = 1328, Miss = 1122, Miss_rate = 0.845, Pending_hits = 154, Reservation_fails = 313
	L1D_cache_core[4]: Access = 1312, Miss = 1122, Miss_rate = 0.855, Pending_hits = 154, Reservation_fails = 315
	L1D_cache_core[5]: Access = 1328, Miss = 1122, Miss_rate = 0.845, Pending_hits = 154, Reservation_fails = 313
	L1D_cache_core[6]: Access = 1328, Miss = 1122, Miss_rate = 0.845, Pending_hits = 154, Reservation_fails = 315
	L1D_cache_core[7]: Access = 1344, Miss = 1122, Miss_rate = 0.835, Pending_hits = 154, Reservation_fails = 347
	L1D_cache_core[8]: Access = 1040, Miss = 894, Miss_rate = 0.860, Pending_hits = 98, Reservation_fails = 252
	L1D_cache_core[9]: Access = 1040, Miss = 894, Miss_rate = 0.860, Pending_hits = 98, Reservation_fails = 248
	L1D_cache_core[10]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 248
	L1D_cache_core[11]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 252
	L1D_cache_core[12]: Access = 1040, Miss = 894, Miss_rate = 0.860, Pending_hits = 112, Reservation_fails = 266
	L1D_cache_core[13]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 250
	L1D_cache_core[14]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 246
	L1D_cache_core[15]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 248
	L1D_cache_core[16]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 253
	L1D_cache_core[17]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 280
	L1D_cache_core[18]: Access = 1024, Miss = 876, Miss_rate = 0.855, Pending_hits = 84, Reservation_fails = 265
	L1D_cache_core[19]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 84, Reservation_fails = 252
	L1D_cache_core[20]: Access = 1024, Miss = 876, Miss_rate = 0.855, Pending_hits = 84, Reservation_fails = 247
	L1D_cache_core[21]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 84, Reservation_fails = 246
	L1D_cache_core[22]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 84, Reservation_fails = 257
	L1D_cache_core[23]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 84, Reservation_fails = 260
	L1D_cache_core[24]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 84, Reservation_fails = 255
	L1D_cache_core[25]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 84, Reservation_fails = 228
	L1D_cache_core[26]: Access = 1024, Miss = 876, Miss_rate = 0.855, Pending_hits = 84, Reservation_fails = 257
	L1D_cache_core[27]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 84, Reservation_fails = 248
	L1D_cache_core[28]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 98, Reservation_fails = 246
	L1D_cache_core[29]: Access = 1056, Miss = 876, Miss_rate = 0.830, Pending_hits = 98, Reservation_fails = 250
	L1D_cache_core[30]: Access = 1056, Miss = 876, Miss_rate = 0.830, Pending_hits = 98, Reservation_fails = 250
	L1D_cache_core[31]: Access = 1056, Miss = 876, Miss_rate = 0.830, Pending_hits = 98, Reservation_fails = 246
	L1D_cache_core[32]: Access = 1056, Miss = 876, Miss_rate = 0.830, Pending_hits = 98, Reservation_fails = 248
	L1D_cache_core[33]: Access = 1056, Miss = 876, Miss_rate = 0.830, Pending_hits = 98, Reservation_fails = 249
	L1D_cache_core[34]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 98, Reservation_fails = 252
	L1D_cache_core[35]: Access = 1056, Miss = 876, Miss_rate = 0.830, Pending_hits = 98, Reservation_fails = 246
	L1D_cache_core[36]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 250
	L1D_cache_core[37]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 246
	L1D_cache_core[38]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 248
	L1D_cache_core[39]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 248
	L1D_cache_core[40]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 246
	L1D_cache_core[41]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 247
	L1D_cache_core[42]: Access = 1040, Miss = 894, Miss_rate = 0.860, Pending_hits = 112, Reservation_fails = 254
	L1D_cache_core[43]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 250
	L1D_cache_core[44]: Access = 1040, Miss = 894, Miss_rate = 0.860, Pending_hits = 98, Reservation_fails = 265
	L1D_cache_core[45]: Access = 1040, Miss = 894, Miss_rate = 0.860, Pending_hits = 98, Reservation_fails = 250
	L1D_total_cache_accesses = 50432
	L1D_total_cache_misses = 42624
	L1D_total_cache_miss_rate = 0.8452
	L1D_total_cache_pending_hits = 5040
	L1D_total_cache_reservation_fails = 12112
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.045
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 720
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5040
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3691
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 11072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5040
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8421
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22528

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3691
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 8421
ctas_completed 192, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
530, 484, 484, 484, 484, 484, 484, 533, 444, 398, 398, 398, 398, 398, 398, 446, 
gpgpu_n_tot_thrd_icount = 8177664
gpgpu_n_tot_w_icount = 255552
gpgpu_n_stall_shd_mem = 21911
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 22144
gpgpu_n_mem_write_global = 22528
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 315392
gpgpu_n_store_insn = 180224
gpgpu_n_shmem_insn = 573440
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 2624
gpgpu_n_l1cache_bkconflict = 19287
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2624
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 19287
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:147396	W0_Idle:197138	W0_Scoreboard:1376848	W1:7226	W2:12102	W3:288	W4:300	W5:274	W6:204	W7:190	W8:140	W9:88	W10:74	W11:48	W12:36	W13:16	W14:2826	W15:1926	W16:6	W17:3	W18:5	W19:8	W20:18	W21:24	W22:37	W23:44	W24:70	W25:95	W26:102	W27:137	W28:1686	W29:144	W30:7139	W31:701	W32:208409
single_issue_nums: WS0:65312	WS1:62368	WS2:62368	WS3:65504	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 177152 {8:22144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 901120 {40:22528,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 885760 {40:22144,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 180224 {8:22528,}
maxmflatency = 574 
max_icnt2mem_latency = 227 
maxmrqlatency = 50 
max_icnt2sh_latency = 23 
averagemflatency = 296 
avg_icnt2mem_latency = 79 
avg_mrq_latency = 10 
avg_icnt2sh_latency = 2 
mrq_lat_table:1397 	169 	360 	929 	1114 	191 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	17504 	24739 	2429 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	20740 	18995 	4937 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	43943 	588 	131 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5548      5572         0         0         0         0         0         0         0         0         0         0      5572      5551      5575      5584 
dram[1]:      5548      5548         0         0         0         0         0         0         0         0         0         0      5552      5551      5579      5580 
dram[2]:      5572      5552      5581      5581         0         0         0         0         0         0         0         0      5548      5572         0         0 
dram[3]:      5552      5552      5581      5582         0         0         0         0         0         0         0         0      5548      5548         0         0 
dram[4]:      5577      5577         0         0         0         0         0         0         0         0         0         0      5569      5572         0         0 
dram[5]:      5577      5577         0         0         0         0         0         0         0         0         0         0      5572      5569         0         0 
dram[6]:      5572      5572         0         0         0         0         0         0         0         0         0         0      5577      5574         0         0 
dram[7]:      5572      5572         0         0         0         0         0         0         0         0         0         0      5570      5577         0         0 
dram[8]:      5548      5548         0         0         0         0         0         0         0         0         0         0      5552      5552         0         0 
dram[9]:      5570      5548         0         0         0         0         0         0         0         0         0         0      5551      5570         0         0 
dram[10]:      5552      5552         0         0         0         0         0         0         0         0         0         0      5548      5548         0         0 
dram[11]:      5552      5570         0         0         0         0         0         0         0         0         0         0      5566      5548         0         0 
dram[12]:      5548      5548         0         0         0         0         0         0         0         0         0         0      5548      5548         0         0 
dram[13]:      5548      5548         0         0         0         0         0         0         0         0         0         0      5548      5548         0         0 
dram[14]:      5548      5548         0         0         0         0         0         0         0         0      5566      5566      5548      5548      5570      5570 
dram[15]:      5548      5548         0         0         0         0         0         0         0         0      5570      5566      5548      5548      5570      5570 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  4.000000  4.000000 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  4.000000  4.000000 
dram[2]: 64.000000 64.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan 
dram[3]: 64.000000 64.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000 64.000000 64.000000  4.000000  4.000000 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000 64.000000 64.000000  4.000000  4.000000 
average row locality = 4160/80 = 52.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0        64        64         4         4 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0        64        64         4         4 
dram[2]:        64        64         4         4         0         0         0         0         0         0         0         0        64        64         0         0 
dram[3]:        64        64         4         4         0         0         0         0         0         0         0         0        64        64         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0        64        64         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0        64        64         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0        64        64         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0        64        64         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0        64        64         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0        64        64         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0        64        64         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0        64        64         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0        64        64         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0        64        64         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         4         4        64        64         4         4 
dram[15]:        64        64         0         0         0         0         0         0         0         0         4         4        64        64         4         4 
total dram reads = 4160
min_bank_accesses = 0!
chip skew: 272/256 = 1.06
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1561      1563    none      none      none      none      none      none      none      none      none      none         786       781      4685      4735
dram[1]:       1567      1576    none      none      none      none      none      none      none      none      none      none         782       787      4841      4817
dram[2]:       1561      1561     15008     14886    none      none      none      none      none      none      none      none         785       779    none      none  
dram[3]:       1568      1577     15051     15120    none      none      none      none      none      none      none      none         782       786    none      none  
dram[4]:       1551      1554    none      none      none      none      none      none      none      none      none      none         779       774    none      none  
dram[5]:       1546      1555    none      none      none      none      none      none      none      none      none      none         777       779    none      none  
dram[6]:       1548      1548    none      none      none      none      none      none      none      none      none      none         784       779    none      none  
dram[7]:       1550      1550    none      none      none      none      none      none      none      none      none      none         773       787    none      none  
dram[8]:       1567      1566    none      none      none      none      none      none      none      none      none      none         791       788    none      none  
dram[9]:       1565      1573    none      none      none      none      none      none      none      none      none      none         791       792    none      none  
dram[10]:       1571      1565    none      none      none      none      none      none      none      none      none      none         790       789    none      none  
dram[11]:       1567      1576    none      none      none      none      none      none      none      none      none      none         791       793    none      none  
dram[12]:       1567      1566    none      none      none      none      none      none      none      none      none      none         789       781    none      none  
dram[13]:       1571      1564    none      none      none      none      none      none      none      none      none      none         781       791    none      none  
dram[14]:       1568      1563    none      none      none      none      none      none      none      none        9820      9727       786       783      4838      4788
dram[15]:       1570      1564    none      none      none      none      none      none      none      none        9760      9721       783       791      4833      4810
maximum mf latency per bank:
dram[0]:        550       541       326       343       417       412       411       402       403       396       408       395       545       534       513       516
dram[1]:        553       558       339       340       413       403       411       393       418       389       415       407       537       544       509       512
dram[2]:        545       550       519       520       417       412       410       405       403       396       408       395       542       525       321       343
dram[3]:        553       548       513       518       411       395       411       393       418       389       415       407       532       542       333       337
dram[4]:        560       573       329       342       402       412       414       410       404       394       415       398       556       539       320       328
dram[5]:        565       567       344       347       411       394       411       402       412       393       411       412       551       557       319       336
dram[6]:        553       551       329       342       406       412       414       410       404       394       411       394       565       551       319       329
dram[7]:        558       557       344       347       411       394       411       401       412       383       411       411       557       574       329       336
dram[8]:        550       551       329       343       411       412       417       412       404       393       404       395       545       543       321       333
dram[9]:        556       548       339       341       417       398       407       403       411       395       416       410       557       550       327       336
dram[10]:        554       551       329       343       411       412       417       412       404       393       404       395       550       545       321       333
dram[11]:        562       557       339       341       412       396       407       404       411       393       416       410       554       561       327       336
dram[12]:        547       541       332       337       413       411       416       413       406       392       411       396       552       528       328       334
dram[13]:        554       551       339       346       412       394       411       396       414       397       414       407       535       548       336       340
dram[14]:        547       530       332       337       415       415       417       415       406       392       518       516       545       533       519       514
dram[15]:        543       549       339       346       412       394       411       396       414       397       515       515       537       550       517       515
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=86360 n_nop=86090 n_act=6 n_pre=0 n_ref_event=0 n_req=264 n_rd=264 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01223
n_activity=1859 dram_eff=0.568
bk0: 64a 86029i bk1: 64a 86018i bk2: 0a 86357i bk3: 0a 86358i bk4: 0a 86359i bk5: 0a 86360i bk6: 0a 86361i bk7: 0a 86361i bk8: 0a 86361i bk9: 0a 86361i bk10: 0a 86361i bk11: 0a 86361i bk12: 64a 86036i bk13: 64a 86048i bk14: 4a 86309i bk15: 4a 86308i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.730849
Bank_Level_Parallism_Col = 1.728972
Bank_Level_Parallism_Ready = 1.015094
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.728972 

BW Util details:
bwutil = 0.012228 
total_CMD = 86360 
util_bw = 1056 
Wasted_Col = 116 
Wasted_Row = 0 
Idle = 85188 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 57 
rwq = 0 
CCDLc_limit_alone = 57 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 86360 
n_nop = 86090 
Read = 264 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 264 
total_req = 264 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 264 
Row_Bus_Util =  0.000069 
CoL_Bus_Util = 0.003057 
Either_Row_CoL_Bus_Util = 0.003126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.073865 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0738652
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=86360 n_nop=86090 n_act=6 n_pre=0 n_ref_event=0 n_req=264 n_rd=264 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01223
n_activity=1759 dram_eff=0.6003
bk0: 64a 86010i bk1: 64a 86033i bk2: 0a 86357i bk3: 0a 86360i bk4: 0a 86360i bk5: 0a 86360i bk6: 0a 86360i bk7: 0a 86360i bk8: 0a 86360i bk9: 0a 86360i bk10: 0a 86360i bk11: 0a 86362i bk12: 64a 86041i bk13: 64a 86042i bk14: 4a 86323i bk15: 4a 86304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.753684
Bank_Level_Parallism_Col = 1.718354
Bank_Level_Parallism_Ready = 1.022727
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.718354 

BW Util details:
bwutil = 0.012228 
total_CMD = 86360 
util_bw = 1056 
Wasted_Col = 115 
Wasted_Row = 0 
Idle = 85189 

BW Util Bottlenecks: 
RCDc_limit = 102 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 86360 
n_nop = 86090 
Read = 264 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 264 
total_req = 264 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 264 
Row_Bus_Util =  0.000069 
CoL_Bus_Util = 0.003057 
Either_Row_CoL_Bus_Util = 0.003126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.070056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0700556
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=86360 n_nop=86090 n_act=6 n_pre=0 n_ref_event=0 n_req=264 n_rd=264 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01223
n_activity=1846 dram_eff=0.572
bk0: 64a 86020i bk1: 64a 86037i bk2: 4a 86299i bk3: 4a 86294i bk4: 0a 86357i bk5: 0a 86357i bk6: 0a 86359i bk7: 0a 86360i bk8: 0a 86360i bk9: 0a 86360i bk10: 0a 86360i bk11: 0a 86362i bk12: 64a 86058i bk13: 64a 86040i bk14: 0a 86359i bk15: 0a 86361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.744792
Bank_Level_Parallism_Col = 1.734310
Bank_Level_Parallism_Ready = 1.030303
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.734310 

BW Util details:
bwutil = 0.012228 
total_CMD = 86360 
util_bw = 1056 
Wasted_Col = 111 
Wasted_Row = 0 
Idle = 85193 

BW Util Bottlenecks: 
RCDc_limit = 79 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 44 
rwq = 0 
CCDLc_limit_alone = 44 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 86360 
n_nop = 86090 
Read = 264 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 264 
total_req = 264 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 264 
Row_Bus_Util =  0.000069 
CoL_Bus_Util = 0.003057 
Either_Row_CoL_Bus_Util = 0.003126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.066779 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0667786
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=86360 n_nop=86090 n_act=6 n_pre=0 n_ref_event=0 n_req=264 n_rd=264 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01223
n_activity=1785 dram_eff=0.5916
bk0: 64a 86034i bk1: 64a 86009i bk2: 4a 86319i bk3: 4a 86303i bk4: 0a 86358i bk5: 0a 86358i bk6: 0a 86359i bk7: 0a 86360i bk8: 0a 86360i bk9: 0a 86360i bk10: 0a 86360i bk11: 0a 86361i bk12: 64a 86047i bk13: 64a 86019i bk14: 0a 86359i bk15: 0a 86361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.766980
Bank_Level_Parallism_Col = 1.729843
Bank_Level_Parallism_Ready = 1.015152
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.729843 

BW Util details:
bwutil = 0.012228 
total_CMD = 86360 
util_bw = 1056 
Wasted_Col = 113 
Wasted_Row = 0 
Idle = 85191 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 86360 
n_nop = 86090 
Read = 264 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 264 
total_req = 264 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 264 
Row_Bus_Util =  0.000069 
CoL_Bus_Util = 0.003057 
Either_Row_CoL_Bus_Util = 0.003126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.069905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0699051
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=86360 n_nop=86100 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01186
n_activity=1736 dram_eff=0.5899
bk0: 64a 85992i bk1: 64a 85989i bk2: 0a 86358i bk3: 0a 86360i bk4: 0a 86360i bk5: 0a 86360i bk6: 0a 86360i bk7: 0a 86360i bk8: 0a 86360i bk9: 0a 86360i bk10: 0a 86361i bk11: 0a 86361i bk12: 64a 85995i bk13: 64a 85980i bk14: 0a 86359i bk15: 0a 86360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.824764
Bank_Level_Parallism_Col = 1.809674
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.809674 

BW Util details:
bwutil = 0.011857 
total_CMD = 86360 
util_bw = 1024 
Wasted_Col = 81 
Wasted_Row = 0 
Idle = 85255 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 86360 
n_nop = 86100 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.002964 
Either_Row_CoL_Bus_Util = 0.003011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.134553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.134553
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=86360 n_nop=86100 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01186
n_activity=1584 dram_eff=0.6465
bk0: 64a 85994i bk1: 64a 85986i bk2: 0a 86358i bk3: 0a 86360i bk4: 0a 86360i bk5: 0a 86360i bk6: 0a 86360i bk7: 0a 86360i bk8: 0a 86360i bk9: 0a 86360i bk10: 0a 86360i bk11: 0a 86361i bk12: 64a 85995i bk13: 64a 85966i bk14: 0a 86358i bk15: 0a 86360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.804728
Bank_Level_Parallism_Col = 1.789907
Bank_Level_Parallism_Ready = 1.011719
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.789907 

BW Util details:
bwutil = 0.011857 
total_CMD = 86360 
util_bw = 1024 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 85246 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 86360 
n_nop = 86100 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.002964 
Either_Row_CoL_Bus_Util = 0.003011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.148101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.148101
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=86360 n_nop=86100 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01186
n_activity=1701 dram_eff=0.602
bk0: 64a 85998i bk1: 64a 85985i bk2: 0a 86360i bk3: 0a 86360i bk4: 0a 86360i bk5: 0a 86360i bk6: 0a 86360i bk7: 0a 86360i bk8: 0a 86360i bk9: 0a 86360i bk10: 0a 86360i bk11: 0a 86362i bk12: 64a 85988i bk13: 64a 85977i bk14: 0a 86358i bk15: 0a 86359i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.830366
Bank_Level_Parallism_Col = 1.816369
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.816369 

BW Util details:
bwutil = 0.011857 
total_CMD = 86360 
util_bw = 1024 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 85260 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 86360 
n_nop = 86100 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.002964 
Either_Row_CoL_Bus_Util = 0.003011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.136996 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.136996
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=86360 n_nop=86100 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01186
n_activity=1705 dram_eff=0.6006
bk0: 64a 85996i bk1: 64a 85972i bk2: 0a 86360i bk3: 0a 86360i bk4: 0a 86360i bk5: 0a 86360i bk6: 0a 86360i bk7: 0a 86360i bk8: 0a 86360i bk9: 0a 86361i bk10: 0a 86361i bk11: 0a 86361i bk12: 64a 86015i bk13: 64a 86000i bk14: 0a 86359i bk15: 0a 86359i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.793501
Bank_Level_Parallism_Col = 1.781513
Bank_Level_Parallism_Ready = 1.003906
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.781513 

BW Util details:
bwutil = 0.011857 
total_CMD = 86360 
util_bw = 1024 
Wasted_Col = 93 
Wasted_Row = 0 
Idle = 85243 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 86360 
n_nop = 86100 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.002964 
Either_Row_CoL_Bus_Util = 0.003011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.149108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.149108
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=86360 n_nop=86100 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01186
n_activity=1730 dram_eff=0.5919
bk0: 64a 86002i bk1: 64a 85966i bk2: 0a 86360i bk3: 0a 86360i bk4: 0a 86360i bk5: 0a 86360i bk6: 0a 86360i bk7: 0a 86360i bk8: 0a 86360i bk9: 0a 86361i bk10: 0a 86361i bk11: 0a 86361i bk12: 64a 86004i bk13: 64a 85977i bk14: 0a 86359i bk15: 0a 86359i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.850477
Bank_Level_Parallism_Col = 1.826780
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.826780 

BW Util details:
bwutil = 0.011857 
total_CMD = 86360 
util_bw = 1024 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 85259 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 86360 
n_nop = 86100 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.002964 
Either_Row_CoL_Bus_Util = 0.003011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.102571 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.102571
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=86360 n_nop=86100 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01186
n_activity=1709 dram_eff=0.5992
bk0: 64a 85993i bk1: 64a 86000i bk2: 0a 86357i bk3: 0a 86359i bk4: 0a 86359i bk5: 0a 86359i bk6: 0a 86360i bk7: 0a 86360i bk8: 0a 86360i bk9: 0a 86361i bk10: 0a 86361i bk11: 0a 86361i bk12: 64a 86018i bk13: 64a 86003i bk14: 0a 86360i bk15: 0a 86360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.687061
Bank_Level_Parallism_Col = 1.689829
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.689829 

BW Util details:
bwutil = 0.011857 
total_CMD = 86360 
util_bw = 1024 
Wasted_Col = 134 
Wasted_Row = 0 
Idle = 85202 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 86360 
n_nop = 86100 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.002964 
Either_Row_CoL_Bus_Util = 0.003011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.108800 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.1088
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=86360 n_nop=86100 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01186
n_activity=1571 dram_eff=0.6518
bk0: 64a 85973i bk1: 64a 85992i bk2: 0a 86358i bk3: 0a 86360i bk4: 0a 86360i bk5: 0a 86360i bk6: 0a 86360i bk7: 0a 86360i bk8: 0a 86360i bk9: 0a 86360i bk10: 0a 86360i bk11: 0a 86361i bk12: 64a 86031i bk13: 64a 85993i bk14: 0a 86358i bk15: 0a 86360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.805497
Bank_Level_Parallism_Col = 1.781780
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.781780 

BW Util details:
bwutil = 0.011857 
total_CMD = 86360 
util_bw = 1024 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 85259 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 86360 
n_nop = 86100 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.002964 
Either_Row_CoL_Bus_Util = 0.003011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.105245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.105245
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=86360 n_nop=86100 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01186
n_activity=1658 dram_eff=0.6176
bk0: 64a 86010i bk1: 64a 85997i bk2: 0a 86359i bk3: 0a 86359i bk4: 0a 86359i bk5: 0a 86360i bk6: 0a 86360i bk7: 0a 86360i bk8: 0a 86361i bk9: 0a 86361i bk10: 0a 86361i bk11: 0a 86361i bk12: 64a 86001i bk13: 64a 85990i bk14: 0a 86359i bk15: 0a 86360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.689243
Bank_Level_Parallism_Col = 1.692000
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.692000 

BW Util details:
bwutil = 0.011857 
total_CMD = 86360 
util_bw = 1024 
Wasted_Col = 128 
Wasted_Row = 0 
Idle = 85208 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 86360 
n_nop = 86100 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.002964 
Either_Row_CoL_Bus_Util = 0.003011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.121862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.121862
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=86360 n_nop=86100 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01186
n_activity=1750 dram_eff=0.5851
bk0: 64a 86020i bk1: 64a 85999i bk2: 0a 86360i bk3: 0a 86360i bk4: 0a 86360i bk5: 0a 86360i bk6: 0a 86360i bk7: 0a 86360i bk8: 0a 86360i bk9: 0a 86360i bk10: 0a 86360i bk11: 0a 86362i bk12: 64a 86040i bk13: 64a 86009i bk14: 0a 86358i bk15: 0a 86359i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.763814
Bank_Level_Parallism_Col = 1.739414
Bank_Level_Parallism_Ready = 1.023438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.739414 

BW Util details:
bwutil = 0.011857 
total_CMD = 86360 
util_bw = 1024 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 85246 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 86360 
n_nop = 86100 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.002964 
Either_Row_CoL_Bus_Util = 0.003011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.074097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0740968
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=86360 n_nop=86100 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01186
n_activity=1672 dram_eff=0.6124
bk0: 64a 86019i bk1: 64a 86003i bk2: 0a 86360i bk3: 0a 86360i bk4: 0a 86360i bk5: 0a 86360i bk6: 0a 86360i bk7: 0a 86360i bk8: 0a 86360i bk9: 0a 86361i bk10: 0a 86361i bk11: 0a 86361i bk12: 64a 86033i bk13: 64a 86009i bk14: 0a 86359i bk15: 0a 86359i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.743315
Bank_Level_Parallism_Col = 1.719185
Bank_Level_Parallism_Ready = 1.011719
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.719185 

BW Util details:
bwutil = 0.011857 
total_CMD = 86360 
util_bw = 1024 
Wasted_Col = 100 
Wasted_Row = 0 
Idle = 85236 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 86360 
n_nop = 86100 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.002964 
Either_Row_CoL_Bus_Util = 0.003011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.077999 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0779991
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=86360 n_nop=86080 n_act=8 n_pre=0 n_ref_event=0 n_req=272 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0126
n_activity=1823 dram_eff=0.5968
bk0: 64a 86009i bk1: 64a 86019i bk2: 0a 86355i bk3: 0a 86358i bk4: 0a 86360i bk5: 0a 86360i bk6: 0a 86362i bk7: 0a 86363i bk8: 0a 86363i bk9: 0a 86363i bk10: 4a 86306i bk11: 4a 86308i bk12: 64a 86038i bk13: 64a 85984i bk14: 4a 86303i bk15: 4a 86312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.938923
Bank_Level_Parallism_Col = 1.889004
Bank_Level_Parallism_Ready = 1.036496
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.889004 

BW Util details:
bwutil = 0.012598 
total_CMD = 86360 
util_bw = 1088 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 85196 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 86360 
n_nop = 86080 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 272 
Row_Bus_Util =  0.000093 
CoL_Bus_Util = 0.003150 
Either_Row_CoL_Bus_Util = 0.003242 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.068631 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0686313
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=86360 n_nop=86080 n_act=8 n_pre=0 n_ref_event=0 n_req=272 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0126
n_activity=1755 dram_eff=0.6199
bk0: 64a 86011i bk1: 64a 85983i bk2: 0a 86354i bk3: 0a 86357i bk4: 0a 86359i bk5: 0a 86361i bk6: 0a 86362i bk7: 0a 86363i bk8: 0a 86363i bk9: 0a 86363i bk10: 4a 86317i bk11: 4a 86317i bk12: 64a 85987i bk13: 64a 85969i bk14: 4a 86302i bk15: 4a 86312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.934718
Bank_Level_Parallism_Col = 1.897919
Bank_Level_Parallism_Ready = 1.069343
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.897919 

BW Util details:
bwutil = 0.012598 
total_CMD = 86360 
util_bw = 1088 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 85173 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 86360 
n_nop = 86080 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 272 
Row_Bus_Util =  0.000093 
CoL_Bus_Util = 0.003150 
Either_Row_CoL_Bus_Util = 0.003242 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.085028 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0850278

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1400, Miss = 768, Miss_rate = 0.549, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1400, Miss = 768, Miss_rate = 0.549, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1400, Miss = 768, Miss_rate = 0.549, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1401, Miss = 768, Miss_rate = 0.548, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1396, Miss = 768, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1396, Miss = 768, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1396, Miss = 768, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1396, Miss = 768, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1388, Miss = 768, Miss_rate = 0.553, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1388, Miss = 768, Miss_rate = 0.553, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1387, Miss = 768, Miss_rate = 0.554, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1387, Miss = 768, Miss_rate = 0.554, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1388, Miss = 768, Miss_rate = 0.553, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1388, Miss = 768, Miss_rate = 0.553, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1387, Miss = 768, Miss_rate = 0.554, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1387, Miss = 768, Miss_rate = 0.554, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1400, Miss = 768, Miss_rate = 0.549, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1401, Miss = 768, Miss_rate = 0.548, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1400, Miss = 768, Miss_rate = 0.549, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1400, Miss = 768, Miss_rate = 0.549, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1396, Miss = 768, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1396, Miss = 768, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1396, Miss = 768, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1396, Miss = 768, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1396, Miss = 768, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1396, Miss = 768, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1396, Miss = 768, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1396, Miss = 768, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1405, Miss = 776, Miss_rate = 0.552, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1405, Miss = 776, Miss_rate = 0.552, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1404, Miss = 776, Miss_rate = 0.553, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1404, Miss = 776, Miss_rate = 0.553, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 44672
L2_total_cache_misses = 24608
L2_total_cache_miss_rate = 0.5509
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17984
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1040
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3120
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2080
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 15336
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 22144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22528
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=44672
icnt_total_pkts_simt_to_mem=44672
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 44672
Req_Network_cycles = 27928
Req_Network_injected_packets_per_cycle =       1.5995 
Req_Network_conflicts_per_cycle =       0.4484
Req_Network_conflicts_per_cycle_util =       1.9203
Req_Bank_Level_Parallism =       6.8505
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.6411
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0500

Reply_Network_injected_packets_num = 44672
Reply_Network_cycles = 27928
Reply_Network_injected_packets_per_cycle =        1.5995
Reply_Network_conflicts_per_cycle =        0.0722
Reply_Network_conflicts_per_cycle_util =       0.2938
Reply_Bank_Level_Parallism =       6.5072
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0040
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0348
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 1179925 (inst/sec)
gpgpu_simulation_rate = 4654 (cycle/sec)
gpgpu_silicon_slowdown = 243231x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-4-ctx_0x55c61387dff0.traceg.xz
-kernel name = _Z11srad_cuda_2PfS_S_S_S_S_iiff
-kernel id = 4
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 5120
-nregs = 28
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f99c9000000
-local mem base_addr = 0x00007f99c7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-4-ctx_0x55c61387dff0.traceg.xz
launching kernel name: _Z11srad_cuda_2PfS_S_S_S_S_iiff uid: 4 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim: Reconfigure L1 cache to 112KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 4: size 0
kernel_name = _Z11srad_cuda_2PfS_S_S_S_S_iiff 
kernel_launch_uid = 4 
kernel_stream_id = 0
gpu_sim_cycle = 7906
gpu_sim_insn = 1278784
gpu_ipc =     161.7486
gpu_tot_sim_cycle = 35834
gpu_tot_sim_insn = 8358334
gpu_tot_ipc =     233.2515
gpu_tot_issued_cta = 256
gpu_occupancy = 22.9409% 
gpu_tot_occupancy = 23.2342% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.9590
partiton_level_parallism_total  =       1.6789
partiton_level_parallism_util =       9.0309
partiton_level_parallism_util_total  =       7.3045
L2_BW  =      70.9635 GB/Sec
L2_BW_total  =      60.8148 GB/Sec
gpu_total_sim_rate=1194047

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1600, Miss = 1332, Miss_rate = 0.833, Pending_hits = 168, Reservation_fails = 368
	L1D_cache_core[1]: Access = 1600, Miss = 1332, Miss_rate = 0.833, Pending_hits = 168, Reservation_fails = 379
	L1D_cache_core[2]: Access = 1584, Miss = 1332, Miss_rate = 0.841, Pending_hits = 168, Reservation_fails = 364
	L1D_cache_core[3]: Access = 1584, Miss = 1332, Miss_rate = 0.841, Pending_hits = 168, Reservation_fails = 362
	L1D_cache_core[4]: Access = 1568, Miss = 1332, Miss_rate = 0.849, Pending_hits = 168, Reservation_fails = 364
	L1D_cache_core[5]: Access = 1584, Miss = 1332, Miss_rate = 0.841, Pending_hits = 168, Reservation_fails = 362
	L1D_cache_core[6]: Access = 1584, Miss = 1332, Miss_rate = 0.841, Pending_hits = 168, Reservation_fails = 364
	L1D_cache_core[7]: Access = 1600, Miss = 1332, Miss_rate = 0.833, Pending_hits = 168, Reservation_fails = 398
	L1D_cache_core[8]: Access = 1552, Miss = 1314, Miss_rate = 0.847, Pending_hits = 126, Reservation_fails = 386
	L1D_cache_core[9]: Access = 1568, Miss = 1314, Miss_rate = 0.838, Pending_hits = 126, Reservation_fails = 351
	L1D_cache_core[10]: Access = 1568, Miss = 1314, Miss_rate = 0.838, Pending_hits = 140, Reservation_fails = 359
	L1D_cache_core[11]: Access = 1568, Miss = 1314, Miss_rate = 0.838, Pending_hits = 140, Reservation_fails = 367
	L1D_cache_core[12]: Access = 1552, Miss = 1314, Miss_rate = 0.847, Pending_hits = 140, Reservation_fails = 399
	L1D_cache_core[13]: Access = 1568, Miss = 1314, Miss_rate = 0.838, Pending_hits = 140, Reservation_fails = 353
	L1D_cache_core[14]: Access = 1568, Miss = 1314, Miss_rate = 0.838, Pending_hits = 140, Reservation_fails = 369
	L1D_cache_core[15]: Access = 1584, Miss = 1314, Miss_rate = 0.830, Pending_hits = 140, Reservation_fails = 364
	L1D_cache_core[16]: Access = 1568, Miss = 1314, Miss_rate = 0.838, Pending_hits = 140, Reservation_fails = 383
	L1D_cache_core[17]: Access = 1584, Miss = 1314, Miss_rate = 0.830, Pending_hits = 140, Reservation_fails = 398
	L1D_cache_core[18]: Access = 1552, Miss = 1296, Miss_rate = 0.835, Pending_hits = 126, Reservation_fails = 377
	L1D_cache_core[19]: Access = 1568, Miss = 1296, Miss_rate = 0.827, Pending_hits = 126, Reservation_fails = 362
	L1D_cache_core[20]: Access = 1552, Miss = 1296, Miss_rate = 0.835, Pending_hits = 126, Reservation_fails = 361
	L1D_cache_core[21]: Access = 1568, Miss = 1296, Miss_rate = 0.827, Pending_hits = 126, Reservation_fails = 360
	L1D_cache_core[22]: Access = 1568, Miss = 1296, Miss_rate = 0.827, Pending_hits = 126, Reservation_fails = 369
	L1D_cache_core[23]: Access = 1584, Miss = 1296, Miss_rate = 0.818, Pending_hits = 126, Reservation_fails = 366
	L1D_cache_core[24]: Access = 1568, Miss = 1296, Miss_rate = 0.827, Pending_hits = 126, Reservation_fails = 367
	L1D_cache_core[25]: Access = 1584, Miss = 1296, Miss_rate = 0.818, Pending_hits = 126, Reservation_fails = 333
	L1D_cache_core[26]: Access = 1280, Miss = 1086, Miss_rate = 0.848, Pending_hits = 98, Reservation_fails = 308
	L1D_cache_core[27]: Access = 1296, Miss = 1086, Miss_rate = 0.838, Pending_hits = 98, Reservation_fails = 297
	L1D_cache_core[28]: Access = 1296, Miss = 1086, Miss_rate = 0.838, Pending_hits = 112, Reservation_fails = 297
	L1D_cache_core[29]: Access = 1312, Miss = 1086, Miss_rate = 0.828, Pending_hits = 112, Reservation_fails = 301
	L1D_cache_core[30]: Access = 1312, Miss = 1086, Miss_rate = 0.828, Pending_hits = 112, Reservation_fails = 299
	L1D_cache_core[31]: Access = 1328, Miss = 1086, Miss_rate = 0.818, Pending_hits = 112, Reservation_fails = 293
	L1D_cache_core[32]: Access = 1312, Miss = 1086, Miss_rate = 0.828, Pending_hits = 112, Reservation_fails = 297
	L1D_cache_core[33]: Access = 1312, Miss = 1086, Miss_rate = 0.828, Pending_hits = 112, Reservation_fails = 298
	L1D_cache_core[34]: Access = 1296, Miss = 1086, Miss_rate = 0.838, Pending_hits = 112, Reservation_fails = 303
	L1D_cache_core[35]: Access = 1312, Miss = 1086, Miss_rate = 0.828, Pending_hits = 112, Reservation_fails = 301
	L1D_cache_core[36]: Access = 1312, Miss = 1104, Miss_rate = 0.841, Pending_hits = 126, Reservation_fails = 303
	L1D_cache_core[37]: Access = 1312, Miss = 1104, Miss_rate = 0.841, Pending_hits = 126, Reservation_fails = 297
	L1D_cache_core[38]: Access = 1312, Miss = 1104, Miss_rate = 0.841, Pending_hits = 126, Reservation_fails = 297
	L1D_cache_core[39]: Access = 1328, Miss = 1104, Miss_rate = 0.831, Pending_hits = 126, Reservation_fails = 297
	L1D_cache_core[40]: Access = 1312, Miss = 1104, Miss_rate = 0.841, Pending_hits = 126, Reservation_fails = 297
	L1D_cache_core[41]: Access = 1312, Miss = 1104, Miss_rate = 0.841, Pending_hits = 126, Reservation_fails = 300
	L1D_cache_core[42]: Access = 1296, Miss = 1104, Miss_rate = 0.852, Pending_hits = 126, Reservation_fails = 305
	L1D_cache_core[43]: Access = 1312, Miss = 1104, Miss_rate = 0.841, Pending_hits = 126, Reservation_fails = 301
	L1D_cache_core[44]: Access = 1296, Miss = 1104, Miss_rate = 0.852, Pending_hits = 112, Reservation_fails = 316
	L1D_cache_core[45]: Access = 1296, Miss = 1104, Miss_rate = 0.852, Pending_hits = 112, Reservation_fails = 301
	L1D_total_cache_accesses = 67072
	L1D_total_cache_misses = 56064
	L1D_total_cache_miss_rate = 0.8359
	L1D_total_cache_pending_hits = 6048
	L1D_total_cache_reservation_fails = 15593
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.059
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 864
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7108
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6048
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8485
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42496
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 24576

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7108
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 8485
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
622, 576, 576, 576, 576, 576, 576, 626, 444, 398, 398, 398, 398, 398, 398, 446, 
gpgpu_n_tot_thrd_icount = 9687040
gpgpu_n_tot_w_icount = 302720
gpgpu_n_stall_shd_mem = 28237
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 35584
gpgpu_n_mem_write_global = 24576
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 450560
gpgpu_n_store_insn = 196608
gpgpu_n_shmem_insn = 737280
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 3200
gpgpu_n_l1cache_bkconflict = 25037
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3200
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25037
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:170016	W0_Idle:252708	W0_Scoreboard:1695458	W1:7546	W2:14406	W3:288	W4:300	W5:274	W6:204	W7:190	W8:140	W9:88	W10:74	W11:48	W12:36	W13:16	W14:2826	W15:2182	W16:6	W17:3	W18:5	W19:8	W20:18	W21:24	W22:37	W23:44	W24:70	W25:95	W26:102	W27:137	W28:1686	W29:144	W30:9059	W31:701	W32:246297
single_issue_nums: WS0:77088	WS1:74144	WS2:74144	WS3:77344	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 284672 {8:35584,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 983040 {40:24576,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1423360 {40:35584,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 196608 {8:24576,}
maxmflatency = 574 
max_icnt2mem_latency = 237 
maxmrqlatency = 50 
max_icnt2sh_latency = 23 
averagemflatency = 291 
avg_icnt2mem_latency = 81 
avg_mrq_latency = 10 
avg_icnt2sh_latency = 2 
mrq_lat_table:1397 	169 	360 	929 	1114 	191 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	24503 	33228 	2429 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	27552 	24641 	7967 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	59431 	588 	131 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5548      5572         0         0         0         0         0         0         0         0         0         0      5572      5551      5575      5584 
dram[1]:      5548      5548         0         0         0         0         0         0         0         0         0         0      5552      5551      5579      5580 
dram[2]:      5572      5552      5581      5581         0         0         0         0         0         0         0         0      5548      5572         0         0 
dram[3]:      5552      5552      5581      5582         0         0         0         0         0         0         0         0      5548      5548         0         0 
dram[4]:      5577      5577         0         0         0         0         0         0         0         0         0         0      5569      5572         0         0 
dram[5]:      5577      5577         0         0         0         0         0         0         0         0         0         0      5572      5569         0         0 
dram[6]:      5572      5572         0         0         0         0         0         0         0         0         0         0      5577      5574         0         0 
dram[7]:      5572      5572         0         0         0         0         0         0         0         0         0         0      5570      5577         0         0 
dram[8]:      5548      5548         0         0         0         0         0         0         0         0         0         0      5552      5552         0         0 
dram[9]:      5570      5548         0         0         0         0         0         0         0         0         0         0      5551      5570         0         0 
dram[10]:      5552      5552         0         0         0         0         0         0         0         0         0         0      5548      5548         0         0 
dram[11]:      5552      5570         0         0         0         0         0         0         0         0         0         0      5566      5548         0         0 
dram[12]:      5548      5548         0         0         0         0         0         0         0         0         0         0      5548      5548         0         0 
dram[13]:      5548      5548         0         0         0         0         0         0         0         0         0         0      5548      5548         0         0 
dram[14]:      5548      5548         0         0         0         0         0         0         0         0      5566      5566      5548      5548      5570      5570 
dram[15]:      5548      5548         0         0         0         0         0         0         0         0      5570      5566      5548      5548      5570      5570 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  4.000000  4.000000 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  4.000000  4.000000 
dram[2]: 64.000000 64.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan 
dram[3]: 64.000000 64.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000 64.000000 64.000000  4.000000  4.000000 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000 64.000000 64.000000  4.000000  4.000000 
average row locality = 4160/80 = 52.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0        64        64         4         4 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0        64        64         4         4 
dram[2]:        64        64         4         4         0         0         0         0         0         0         0         0        64        64         0         0 
dram[3]:        64        64         4         4         0         0         0         0         0         0         0         0        64        64         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0        64        64         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0        64        64         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0        64        64         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0        64        64         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0        64        64         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0        64        64         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0        64        64         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0        64        64         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0        64        64         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0        64        64         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         4         4        64        64         4         4 
dram[15]:        64        64         0         0         0         0         0         0         0         0         4         4        64        64         4         4 
total dram reads = 4160
min_bank_accesses = 0!
chip skew: 272/256 = 1.06
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1912      1895    none      none      none      none      none      none      none      none      none      none        1295      1295     10529     10506
dram[1]:       1912      1906    none      none      none      none      none      none      none      none      none      none        1285      1290     10653     10581
dram[2]:       1897      1879     20272     19904    none      none      none      none      none      none      none      none        1294      1293    none      none  
dram[3]:       1895      1893     20140     20107    none      none      none      none      none      none      none      none        1286      1289    none      none  
dram[4]:       1885      1873    none      none      none      none      none      none      none      none      none      none        1285      1281    none      none  
dram[5]:       1873      1873    none      none      none      none      none      none      none      none      none      none        1282      1281    none      none  
dram[6]:       1882      1868    none      none      none      none      none      none      none      none      none      none        1288      1285    none      none  
dram[7]:       1876      1868    none      none      none      none      none      none      none      none      none      none        1279      1289    none      none  
dram[8]:       1905      1884    none      none      none      none      none      none      none      none      none      none        1298      1297    none      none  
dram[9]:       1892      1891    none      none      none      none      none      none      none      none      none      none        1295      1295    none      none  
dram[10]:       1908      1884    none      none      none      none      none      none      none      none      none      none        1297      1298    none      none  
dram[11]:       1895      1894    none      none      none      none      none      none      none      none      none      none        1295      1296    none      none  
dram[12]:       1902      1885    none      none      none      none      none      none      none      none      none      none        1297      1288    none      none  
dram[13]:       1898      1881    none      none      none      none      none      none      none      none      none      none        1282      1289    none      none  
dram[14]:       1903      1882    none      none      none      none      none      none      none      none        9820      9727      1294      1290     10900     10809
dram[15]:       1897      1880    none      none      none      none      none      none      none      none        9760      9721      1284      1290     10901     10823
maximum mf latency per bank:
dram[0]:        550       541       426       384       417       412       411       402       403       396       408       395       545       534       513       516
dram[1]:        553       558       397       394       416       403       419       393       418       389       415       407       537       544       509       512
dram[2]:        545       550       519       520       417       412       410       405       403       396       408       395       542       525       321       343
dram[3]:        553       548       513       518       416       395       419       393       418       389       415       407       532       542       333       337
dram[4]:        560       573       426       379       402       412       414       410       404       394       415       398       556       539       320       328
dram[5]:        565       567       393       392       411       394       426       402       412       393       411       412       551       557       319       336
dram[6]:        553       551       426       379       406       412       414       410       404       394       411       394       565       551       319       329
dram[7]:        558       557       395       392       411       394       425       401       412       383       411       411       557       574       329       336
dram[8]:        550       551       428       389       411       412       417       412       404       393       404       395       545       543       321       333
dram[9]:        556       548       398       390       417       398       426       403       411       395       416       410       557       550       327       336
dram[10]:        554       551       426       389       411       412       417       412       404       393       404       395       550       545       321       333
dram[11]:        562       557       396       392       412       396       426       404       411       393       416       410       554       561       327       336
dram[12]:        547       541       428       389       413       411       416       413       406       392       411       396       552       528       328       334
dram[13]:        554       551       397       403       412       394       424       396       414       397       414       407       535       548       336       340
dram[14]:        547       530       428       382       415       415       417       415       406       392       518       516       545       533       519       514
dram[15]:        543       549       398       403       412       394       423       396       414       397       515       515       537       550       517       515
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=110807 n_nop=110537 n_act=6 n_pre=0 n_ref_event=0 n_req=264 n_rd=264 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00953
n_activity=1859 dram_eff=0.568
bk0: 64a 110476i bk1: 64a 110465i bk2: 0a 110804i bk3: 0a 110805i bk4: 0a 110806i bk5: 0a 110807i bk6: 0a 110808i bk7: 0a 110808i bk8: 0a 110808i bk9: 0a 110808i bk10: 0a 110808i bk11: 0a 110808i bk12: 64a 110483i bk13: 64a 110495i bk14: 4a 110756i bk15: 4a 110755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.730849
Bank_Level_Parallism_Col = 1.728972
Bank_Level_Parallism_Ready = 1.015094
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.728972 

BW Util details:
bwutil = 0.009530 
total_CMD = 110807 
util_bw = 1056 
Wasted_Col = 116 
Wasted_Row = 0 
Idle = 109635 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 57 
rwq = 0 
CCDLc_limit_alone = 57 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 110807 
n_nop = 110537 
Read = 264 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 264 
total_req = 264 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 264 
Row_Bus_Util =  0.000054 
CoL_Bus_Util = 0.002383 
Either_Row_CoL_Bus_Util = 0.002437 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.057569 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0575686
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=110807 n_nop=110537 n_act=6 n_pre=0 n_ref_event=0 n_req=264 n_rd=264 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00953
n_activity=1759 dram_eff=0.6003
bk0: 64a 110457i bk1: 64a 110480i bk2: 0a 110804i bk3: 0a 110807i bk4: 0a 110807i bk5: 0a 110807i bk6: 0a 110807i bk7: 0a 110807i bk8: 0a 110807i bk9: 0a 110807i bk10: 0a 110807i bk11: 0a 110809i bk12: 64a 110488i bk13: 64a 110489i bk14: 4a 110770i bk15: 4a 110751i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.753684
Bank_Level_Parallism_Col = 1.718354
Bank_Level_Parallism_Ready = 1.022727
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.718354 

BW Util details:
bwutil = 0.009530 
total_CMD = 110807 
util_bw = 1056 
Wasted_Col = 115 
Wasted_Row = 0 
Idle = 109636 

BW Util Bottlenecks: 
RCDc_limit = 102 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 110807 
n_nop = 110537 
Read = 264 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 264 
total_req = 264 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 264 
Row_Bus_Util =  0.000054 
CoL_Bus_Util = 0.002383 
Either_Row_CoL_Bus_Util = 0.002437 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.054599 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0545994
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=110807 n_nop=110537 n_act=6 n_pre=0 n_ref_event=0 n_req=264 n_rd=264 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00953
n_activity=1846 dram_eff=0.572
bk0: 64a 110467i bk1: 64a 110484i bk2: 4a 110746i bk3: 4a 110741i bk4: 0a 110804i bk5: 0a 110804i bk6: 0a 110806i bk7: 0a 110807i bk8: 0a 110807i bk9: 0a 110807i bk10: 0a 110807i bk11: 0a 110809i bk12: 64a 110505i bk13: 64a 110487i bk14: 0a 110806i bk15: 0a 110808i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.744792
Bank_Level_Parallism_Col = 1.734310
Bank_Level_Parallism_Ready = 1.030303
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.734310 

BW Util details:
bwutil = 0.009530 
total_CMD = 110807 
util_bw = 1056 
Wasted_Col = 111 
Wasted_Row = 0 
Idle = 109640 

BW Util Bottlenecks: 
RCDc_limit = 79 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 44 
rwq = 0 
CCDLc_limit_alone = 44 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 110807 
n_nop = 110537 
Read = 264 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 264 
total_req = 264 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 264 
Row_Bus_Util =  0.000054 
CoL_Bus_Util = 0.002383 
Either_Row_CoL_Bus_Util = 0.002437 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.052045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0520454
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=110807 n_nop=110537 n_act=6 n_pre=0 n_ref_event=0 n_req=264 n_rd=264 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00953
n_activity=1785 dram_eff=0.5916
bk0: 64a 110481i bk1: 64a 110456i bk2: 4a 110766i bk3: 4a 110750i bk4: 0a 110805i bk5: 0a 110805i bk6: 0a 110806i bk7: 0a 110807i bk8: 0a 110807i bk9: 0a 110807i bk10: 0a 110807i bk11: 0a 110808i bk12: 64a 110494i bk13: 64a 110466i bk14: 0a 110806i bk15: 0a 110808i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.766980
Bank_Level_Parallism_Col = 1.729843
Bank_Level_Parallism_Ready = 1.015152
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.729843 

BW Util details:
bwutil = 0.009530 
total_CMD = 110807 
util_bw = 1056 
Wasted_Col = 113 
Wasted_Row = 0 
Idle = 109638 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 110807 
n_nop = 110537 
Read = 264 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 264 
total_req = 264 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 264 
Row_Bus_Util =  0.000054 
CoL_Bus_Util = 0.002383 
Either_Row_CoL_Bus_Util = 0.002437 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.054482 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0544821
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=110807 n_nop=110547 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009241
n_activity=1736 dram_eff=0.5899
bk0: 64a 110439i bk1: 64a 110436i bk2: 0a 110805i bk3: 0a 110807i bk4: 0a 110807i bk5: 0a 110807i bk6: 0a 110807i bk7: 0a 110807i bk8: 0a 110807i bk9: 0a 110807i bk10: 0a 110808i bk11: 0a 110808i bk12: 64a 110442i bk13: 64a 110427i bk14: 0a 110806i bk15: 0a 110807i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.824764
Bank_Level_Parallism_Col = 1.809674
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.809674 

BW Util details:
bwutil = 0.009241 
total_CMD = 110807 
util_bw = 1024 
Wasted_Col = 81 
Wasted_Row = 0 
Idle = 109702 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 110807 
n_nop = 110547 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.002310 
Either_Row_CoL_Bus_Util = 0.002346 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.104867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.104867
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=110807 n_nop=110547 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009241
n_activity=1584 dram_eff=0.6465
bk0: 64a 110441i bk1: 64a 110433i bk2: 0a 110805i bk3: 0a 110807i bk4: 0a 110807i bk5: 0a 110807i bk6: 0a 110807i bk7: 0a 110807i bk8: 0a 110807i bk9: 0a 110807i bk10: 0a 110807i bk11: 0a 110808i bk12: 64a 110442i bk13: 64a 110413i bk14: 0a 110805i bk15: 0a 110807i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.804728
Bank_Level_Parallism_Col = 1.789907
Bank_Level_Parallism_Ready = 1.011719
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.789907 

BW Util details:
bwutil = 0.009241 
total_CMD = 110807 
util_bw = 1024 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 109693 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 110807 
n_nop = 110547 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.002310 
Either_Row_CoL_Bus_Util = 0.002346 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.115426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.115426
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=110807 n_nop=110547 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009241
n_activity=1701 dram_eff=0.602
bk0: 64a 110445i bk1: 64a 110432i bk2: 0a 110807i bk3: 0a 110807i bk4: 0a 110807i bk5: 0a 110807i bk6: 0a 110807i bk7: 0a 110807i bk8: 0a 110807i bk9: 0a 110807i bk10: 0a 110807i bk11: 0a 110809i bk12: 64a 110435i bk13: 64a 110424i bk14: 0a 110805i bk15: 0a 110806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.830366
Bank_Level_Parallism_Col = 1.816369
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.816369 

BW Util details:
bwutil = 0.009241 
total_CMD = 110807 
util_bw = 1024 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 109707 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 110807 
n_nop = 110547 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.002310 
Either_Row_CoL_Bus_Util = 0.002346 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.106771 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.106771
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=110807 n_nop=110547 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009241
n_activity=1705 dram_eff=0.6006
bk0: 64a 110443i bk1: 64a 110419i bk2: 0a 110807i bk3: 0a 110807i bk4: 0a 110807i bk5: 0a 110807i bk6: 0a 110807i bk7: 0a 110807i bk8: 0a 110807i bk9: 0a 110808i bk10: 0a 110808i bk11: 0a 110808i bk12: 64a 110462i bk13: 64a 110447i bk14: 0a 110806i bk15: 0a 110806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.793501
Bank_Level_Parallism_Col = 1.781513
Bank_Level_Parallism_Ready = 1.003906
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.781513 

BW Util details:
bwutil = 0.009241 
total_CMD = 110807 
util_bw = 1024 
Wasted_Col = 93 
Wasted_Row = 0 
Idle = 109690 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 110807 
n_nop = 110547 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.002310 
Either_Row_CoL_Bus_Util = 0.002346 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.116211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.116211
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=110807 n_nop=110547 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009241
n_activity=1730 dram_eff=0.5919
bk0: 64a 110449i bk1: 64a 110413i bk2: 0a 110807i bk3: 0a 110807i bk4: 0a 110807i bk5: 0a 110807i bk6: 0a 110807i bk7: 0a 110807i bk8: 0a 110807i bk9: 0a 110808i bk10: 0a 110808i bk11: 0a 110808i bk12: 64a 110451i bk13: 64a 110424i bk14: 0a 110806i bk15: 0a 110806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.850477
Bank_Level_Parallism_Col = 1.826780
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.826780 

BW Util details:
bwutil = 0.009241 
total_CMD = 110807 
util_bw = 1024 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 109706 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 110807 
n_nop = 110547 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.002310 
Either_Row_CoL_Bus_Util = 0.002346 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.079941 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0799408
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=110807 n_nop=110547 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009241
n_activity=1709 dram_eff=0.5992
bk0: 64a 110440i bk1: 64a 110447i bk2: 0a 110804i bk3: 0a 110806i bk4: 0a 110806i bk5: 0a 110806i bk6: 0a 110807i bk7: 0a 110807i bk8: 0a 110807i bk9: 0a 110808i bk10: 0a 110808i bk11: 0a 110808i bk12: 64a 110465i bk13: 64a 110450i bk14: 0a 110807i bk15: 0a 110807i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.687061
Bank_Level_Parallism_Col = 1.689829
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.689829 

BW Util details:
bwutil = 0.009241 
total_CMD = 110807 
util_bw = 1024 
Wasted_Col = 134 
Wasted_Row = 0 
Idle = 109649 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 110807 
n_nop = 110547 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.002310 
Either_Row_CoL_Bus_Util = 0.002346 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.084796 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0847961
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=110807 n_nop=110547 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009241
n_activity=1571 dram_eff=0.6518
bk0: 64a 110420i bk1: 64a 110439i bk2: 0a 110805i bk3: 0a 110807i bk4: 0a 110807i bk5: 0a 110807i bk6: 0a 110807i bk7: 0a 110807i bk8: 0a 110807i bk9: 0a 110807i bk10: 0a 110807i bk11: 0a 110808i bk12: 64a 110478i bk13: 64a 110440i bk14: 0a 110805i bk15: 0a 110807i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.805497
Bank_Level_Parallism_Col = 1.781780
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.781780 

BW Util details:
bwutil = 0.009241 
total_CMD = 110807 
util_bw = 1024 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 109706 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 110807 
n_nop = 110547 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.002310 
Either_Row_CoL_Bus_Util = 0.002346 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.082026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.0820255
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=110807 n_nop=110547 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009241
n_activity=1658 dram_eff=0.6176
bk0: 64a 110457i bk1: 64a 110444i bk2: 0a 110806i bk3: 0a 110806i bk4: 0a 110806i bk5: 0a 110807i bk6: 0a 110807i bk7: 0a 110807i bk8: 0a 110808i bk9: 0a 110808i bk10: 0a 110808i bk11: 0a 110808i bk12: 64a 110448i bk13: 64a 110437i bk14: 0a 110806i bk15: 0a 110807i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.689243
Bank_Level_Parallism_Col = 1.692000
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.692000 

BW Util details:
bwutil = 0.009241 
total_CMD = 110807 
util_bw = 1024 
Wasted_Col = 128 
Wasted_Row = 0 
Idle = 109655 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 110807 
n_nop = 110547 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.002310 
Either_Row_CoL_Bus_Util = 0.002346 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.094976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0949759
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=110807 n_nop=110547 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009241
n_activity=1750 dram_eff=0.5851
bk0: 64a 110467i bk1: 64a 110446i bk2: 0a 110807i bk3: 0a 110807i bk4: 0a 110807i bk5: 0a 110807i bk6: 0a 110807i bk7: 0a 110807i bk8: 0a 110807i bk9: 0a 110807i bk10: 0a 110807i bk11: 0a 110809i bk12: 64a 110487i bk13: 64a 110456i bk14: 0a 110805i bk15: 0a 110806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.763814
Bank_Level_Parallism_Col = 1.739414
Bank_Level_Parallism_Ready = 1.023438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.739414 

BW Util details:
bwutil = 0.009241 
total_CMD = 110807 
util_bw = 1024 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 109693 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 110807 
n_nop = 110547 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.002310 
Either_Row_CoL_Bus_Util = 0.002346 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.057749 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0577491
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=110807 n_nop=110547 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009241
n_activity=1672 dram_eff=0.6124
bk0: 64a 110466i bk1: 64a 110450i bk2: 0a 110807i bk3: 0a 110807i bk4: 0a 110807i bk5: 0a 110807i bk6: 0a 110807i bk7: 0a 110807i bk8: 0a 110807i bk9: 0a 110808i bk10: 0a 110808i bk11: 0a 110808i bk12: 64a 110480i bk13: 64a 110456i bk14: 0a 110806i bk15: 0a 110806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.743315
Bank_Level_Parallism_Col = 1.719185
Bank_Level_Parallism_Ready = 1.011719
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.719185 

BW Util details:
bwutil = 0.009241 
total_CMD = 110807 
util_bw = 1024 
Wasted_Col = 100 
Wasted_Row = 0 
Idle = 109683 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 110807 
n_nop = 110547 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.002310 
Either_Row_CoL_Bus_Util = 0.002346 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.060790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0607904
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=110807 n_nop=110527 n_act=8 n_pre=0 n_ref_event=0 n_req=272 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009819
n_activity=1823 dram_eff=0.5968
bk0: 64a 110456i bk1: 64a 110466i bk2: 0a 110802i bk3: 0a 110805i bk4: 0a 110807i bk5: 0a 110807i bk6: 0a 110809i bk7: 0a 110810i bk8: 0a 110810i bk9: 0a 110810i bk10: 4a 110753i bk11: 4a 110755i bk12: 64a 110485i bk13: 64a 110431i bk14: 4a 110750i bk15: 4a 110759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.938923
Bank_Level_Parallism_Col = 1.889004
Bank_Level_Parallism_Ready = 1.036496
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.889004 

BW Util details:
bwutil = 0.009819 
total_CMD = 110807 
util_bw = 1088 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 109643 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 110807 
n_nop = 110527 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 272 
Row_Bus_Util =  0.000072 
CoL_Bus_Util = 0.002455 
Either_Row_CoL_Bus_Util = 0.002527 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.053489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0534894
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=110807 n_nop=110527 n_act=8 n_pre=0 n_ref_event=0 n_req=272 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009819
n_activity=1755 dram_eff=0.6199
bk0: 64a 110458i bk1: 64a 110430i bk2: 0a 110801i bk3: 0a 110804i bk4: 0a 110806i bk5: 0a 110808i bk6: 0a 110809i bk7: 0a 110810i bk8: 0a 110810i bk9: 0a 110810i bk10: 4a 110764i bk11: 4a 110764i bk12: 64a 110434i bk13: 64a 110416i bk14: 4a 110749i bk15: 4a 110759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.934718
Bank_Level_Parallism_Col = 1.897919
Bank_Level_Parallism_Ready = 1.069343
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.897919 

BW Util details:
bwutil = 0.009819 
total_CMD = 110807 
util_bw = 1088 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 109620 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 110807 
n_nop = 110527 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 272 
Row_Bus_Util =  0.000072 
CoL_Bus_Util = 0.002455 
Either_Row_CoL_Bus_Util = 0.002527 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.066268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0662684

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1884, Miss = 768, Miss_rate = 0.408, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1884, Miss = 768, Miss_rate = 0.408, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1885, Miss = 768, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1884, Miss = 768, Miss_rate = 0.408, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1880, Miss = 768, Miss_rate = 0.409, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1880, Miss = 768, Miss_rate = 0.409, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1880, Miss = 768, Miss_rate = 0.409, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1880, Miss = 768, Miss_rate = 0.409, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1872, Miss = 768, Miss_rate = 0.410, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1872, Miss = 768, Miss_rate = 0.410, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1871, Miss = 768, Miss_rate = 0.410, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1871, Miss = 768, Miss_rate = 0.410, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1872, Miss = 768, Miss_rate = 0.410, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1872, Miss = 768, Miss_rate = 0.410, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1871, Miss = 768, Miss_rate = 0.410, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1871, Miss = 768, Miss_rate = 0.410, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1884, Miss = 768, Miss_rate = 0.408, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1885, Miss = 768, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1884, Miss = 768, Miss_rate = 0.408, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1884, Miss = 768, Miss_rate = 0.408, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1880, Miss = 768, Miss_rate = 0.409, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1880, Miss = 768, Miss_rate = 0.409, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1880, Miss = 768, Miss_rate = 0.409, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1880, Miss = 768, Miss_rate = 0.409, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1880, Miss = 768, Miss_rate = 0.409, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1880, Miss = 768, Miss_rate = 0.409, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1880, Miss = 768, Miss_rate = 0.409, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1880, Miss = 768, Miss_rate = 0.409, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1889, Miss = 776, Miss_rate = 0.411, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1889, Miss = 776, Miss_rate = 0.411, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1888, Miss = 776, Miss_rate = 0.411, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1888, Miss = 776, Miss_rate = 0.411, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 60160
L2_total_cache_misses = 24608
L2_total_cache_miss_rate = 0.4090
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31424
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1040
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3120
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 15336
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 35584
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 24576
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=60160
icnt_total_pkts_simt_to_mem=60160
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 60160
Req_Network_cycles = 35834
Req_Network_injected_packets_per_cycle =       1.6789 
Req_Network_conflicts_per_cycle =       0.5307
Req_Network_conflicts_per_cycle_util =       2.3091
Req_Bank_Level_Parallism =       7.3045
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.7598
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0525

Reply_Network_injected_packets_num = 60160
Reply_Network_cycles = 35834
Reply_Network_injected_packets_per_cycle =        1.6789
Reply_Network_conflicts_per_cycle =        0.0563
Reply_Network_conflicts_per_cycle_util =       0.2351
Reply_Bank_Level_Parallism =       7.0117
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0031
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0365
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 1194047 (inst/sec)
gpgpu_simulation_rate = 5119 (cycle/sec)
gpgpu_silicon_slowdown = 221136x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
