\hypertarget{7up_8h}{
\section{include/eris/low/7up.h File Reference}
\label{7up_8h}\index{include/eris/low/7up.h@{include/eris/low/7up.h}}
}


Low-\/level access to the 7up video chips.  


\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{7up_8h_ad460691cf7afb5dcadff0912c45c20ab}{sup\_\-low\_\-mapsize} \{ \par
\hyperlink{7up_8h_ad460691cf7afb5dcadff0912c45c20aba75a9f424467e2f9069c3f14b1f5585df}{SUP\_\-LOW\_\-MAP\_\-32X32} =  0, 
\hyperlink{7up_8h_ad460691cf7afb5dcadff0912c45c20ababc66ca37cbd3187035e08741fc57ee24}{SUP\_\-LOW\_\-MAP\_\-64X32} =  1, 
\hyperlink{7up_8h_ad460691cf7afb5dcadff0912c45c20aba059c9e2b9cd8b47e63c3acd63219e6dc}{SUP\_\-LOW\_\-MAP\_\-128X32} =  2, 
\hyperlink{7up_8h_ad460691cf7afb5dcadff0912c45c20abaa2c74e6f188bf02104f7ecd300268f37}{SUP\_\-LOW\_\-MAP\_\-32X64} =  4, 
\par
\hyperlink{7up_8h_ad460691cf7afb5dcadff0912c45c20aba1d2865d761d33a0adf701f59d2a77e39}{SUP\_\-LOW\_\-MAP\_\-64X64} =  5, 
\hyperlink{7up_8h_ad460691cf7afb5dcadff0912c45c20aba9ca6198b96d17e438d6123d6a45a9127}{SUP\_\-LOW\_\-MAP\_\-128X64} =  7
 \}
\begin{DoxyCompactList}\small\item\em Map sizes for the backgrounds. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{7up_8h_af39a4c6ff90ec4108583bc968b276c55}{eris\_\-low\_\-sup\_\-init} (int chip)
\begin{DoxyCompactList}\small\item\em Initialize a 7up. \end{DoxyCompactList}\item 
void \hyperlink{7up_8h_ad8548f081c079e21dedf3128f6809a11}{eris\_\-low\_\-sup\_\-set\_\-video\_\-mode} (int chip, int hdispstrt, int hsyncwid, int hdispend, int hdispwid, int vdispstrt, int vsyncwid, int vdispwid, int vdispend)
\begin{DoxyCompactList}\small\item\em Setup a 7up's video mode. \end{DoxyCompactList}\item 
void \hyperlink{7up_8h_a4b0ec9778f85a6869c5a4ecba257cfe4}{eris\_\-low\_\-sup\_\-set\_\-vram\_\-write} (int chip, \hyperlink{types_8h_ace9d960e74685e2cd84b36132dbbf8aa}{u16} addr)
\begin{DoxyCompactList}\small\item\em Set the VRAM write address for a 7up chip. \end{DoxyCompactList}\item 
void \hyperlink{7up_8h_acf422265aac4a8c5a5ece0485b3b2167}{eris\_\-low\_\-sup\_\-vram\_\-write} (int chip, \hyperlink{types_8h_ace9d960e74685e2cd84b36132dbbf8aa}{u16} data)
\begin{DoxyCompactList}\small\item\em Write to VRAM on a 7up chip. \end{DoxyCompactList}\item 
void \hyperlink{7up_8h_a6c366aef23dcaadd017aec9cdb9835a6}{eris\_\-low\_\-sup\_\-set\_\-vram\_\-read} (int chip, \hyperlink{types_8h_ace9d960e74685e2cd84b36132dbbf8aa}{u16} addr)
\begin{DoxyCompactList}\small\item\em Set the VRAM read address for a 7up chip. \end{DoxyCompactList}\item 
\hyperlink{types_8h_ace9d960e74685e2cd84b36132dbbf8aa}{u16} \hyperlink{7up_8h_ac5eeb6ac0d31af8c373272fe0cc84b6c}{eris\_\-low\_\-sup\_\-vram\_\-read} (int chip)
\begin{DoxyCompactList}\small\item\em Read from VRAM from a 7up chip. \end{DoxyCompactList}\item 
void \hyperlink{7up_8h_abc0ece7451c139659b833a561f441a22}{eris\_\-low\_\-sup\_\-set\_\-control} (int chip, int increment, int bg\_\-show, int spr\_\-show)
\begin{DoxyCompactList}\small\item\em Set controls for a 7up chip. \end{DoxyCompactList}\item 
void \hyperlink{7up_8h_a6d1ba9a0fe060cd84ef63a116cc104d5}{eris\_\-low\_\-sup\_\-set\_\-interrupts} (int chip, int vblank\_\-irq, int raster\_\-irq, int excess\_\-spr, int spr\_\-collision)
\begin{DoxyCompactList}\small\item\em Set interrupt information for a 7up chip. \end{DoxyCompactList}\item 
void \hyperlink{7up_8h_a998d7cd7bea78b98424fc1756780fc42}{eris\_\-low\_\-sup\_\-set\_\-interrupt\_\-raster} (int chip, int raster)
\begin{DoxyCompactList}\small\item\em Set the raster to generate an IRQ from. \end{DoxyCompactList}\item 
void \hyperlink{7up_8h_a3bd8368efe552ddfdfe901f3ab14e179}{eris\_\-low\_\-sup\_\-set\_\-scroll} (int chip, \hyperlink{types_8h_ace9d960e74685e2cd84b36132dbbf8aa}{u16} x, \hyperlink{types_8h_ace9d960e74685e2cd84b36132dbbf8aa}{u16} y)
\begin{DoxyCompactList}\small\item\em Scroll a 7up background. \end{DoxyCompactList}\item 
void \hyperlink{7up_8h_a5f021c2b2f024b0a7af033dac30b691b}{eris\_\-low\_\-sup\_\-do\_\-dma} (int chip, \hyperlink{types_8h_ace9d960e74685e2cd84b36132dbbf8aa}{u16} src, \hyperlink{types_8h_ace9d960e74685e2cd84b36132dbbf8aa}{u16} dst, \hyperlink{types_8h_ace9d960e74685e2cd84b36132dbbf8aa}{u16} len)
\begin{DoxyCompactList}\small\item\em Perform a 7up DMA. \end{DoxyCompactList}\item 
void \hyperlink{7up_8h_a82997c393525c940b89b46ed67c18c42}{eris\_\-low\_\-sup\_\-setup\_\-dma} (int chip, int satb\_\-repeat, int src\_\-dec, int dst\_\-dec, int vram\_\-irq, int satb\_\-irq)
\begin{DoxyCompactList}\small\item\em Setup the DMA on a 7up. \end{DoxyCompactList}\item 
void \hyperlink{7up_8h_a7e7a6e8c8873e5c155a772e9f34ac09d}{eris\_\-low\_\-sup\_\-set\_\-satb\_\-address} (int chip, \hyperlink{types_8h_ace9d960e74685e2cd84b36132dbbf8aa}{u16} addr)
\begin{DoxyCompactList}\small\item\em Sets the Sprite Attribute Table Block address. \end{DoxyCompactList}\item 
void \hyperlink{7up_8h_a01de496ec49e3ff069691852d129e63f}{eris\_\-low\_\-sup\_\-set\_\-access\_\-width} (int chip, int cg\_\-mode, \hyperlink{7up_8h_ad460691cf7afb5dcadff0912c45c20ab}{sup\_\-low\_\-mapsize} mapsize, int spr\_\-px\_\-w, int vram\_\-px\_\-w)
\begin{DoxyCompactList}\small\item\em Set access width information. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
Low-\/level access to the 7up video chips. 

\subsection{Enumeration Type Documentation}
\hypertarget{7up_8h_ad460691cf7afb5dcadff0912c45c20ab}{
\index{7up.h@{7up.h}!sup\_\-low\_\-mapsize@{sup\_\-low\_\-mapsize}}
\index{sup\_\-low\_\-mapsize@{sup\_\-low\_\-mapsize}!7up.h@{7up.h}}
\subsubsection[{sup\_\-low\_\-mapsize}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf sup\_\-low\_\-mapsize}}}
\label{7up_8h_ad460691cf7afb5dcadff0912c45c20ab}


Map sizes for the backgrounds. 

\begin{Desc}
\item[Enumerator: ]\par
\begin{description}
\index{SUP\_\-LOW\_\-MAP\_\-32X32@{SUP\_\-LOW\_\-MAP\_\-32X32}!7up.h@{7up.h}}\index{7up.h@{7up.h}!SUP\_\-LOW\_\-MAP\_\-32X32@{SUP\_\-LOW\_\-MAP\_\-32X32}}\item[{\em 
\hypertarget{7up_8h_ad460691cf7afb5dcadff0912c45c20aba75a9f424467e2f9069c3f14b1f5585df}{
SUP\_\-LOW\_\-MAP\_\-32X32}
\label{7up_8h_ad460691cf7afb5dcadff0912c45c20aba75a9f424467e2f9069c3f14b1f5585df}
}]32x32 tile map. (256x256 pixel) \index{SUP\_\-LOW\_\-MAP\_\-64X32@{SUP\_\-LOW\_\-MAP\_\-64X32}!7up.h@{7up.h}}\index{7up.h@{7up.h}!SUP\_\-LOW\_\-MAP\_\-64X32@{SUP\_\-LOW\_\-MAP\_\-64X32}}\item[{\em 
\hypertarget{7up_8h_ad460691cf7afb5dcadff0912c45c20ababc66ca37cbd3187035e08741fc57ee24}{
SUP\_\-LOW\_\-MAP\_\-64X32}
\label{7up_8h_ad460691cf7afb5dcadff0912c45c20ababc66ca37cbd3187035e08741fc57ee24}
}]64x32 tile map. (512x256 pixel) \index{SUP\_\-LOW\_\-MAP\_\-128X32@{SUP\_\-LOW\_\-MAP\_\-128X32}!7up.h@{7up.h}}\index{7up.h@{7up.h}!SUP\_\-LOW\_\-MAP\_\-128X32@{SUP\_\-LOW\_\-MAP\_\-128X32}}\item[{\em 
\hypertarget{7up_8h_ad460691cf7afb5dcadff0912c45c20aba059c9e2b9cd8b47e63c3acd63219e6dc}{
SUP\_\-LOW\_\-MAP\_\-128X32}
\label{7up_8h_ad460691cf7afb5dcadff0912c45c20aba059c9e2b9cd8b47e63c3acd63219e6dc}
}]128x32 tile map. (1024x256 pixel) \index{SUP\_\-LOW\_\-MAP\_\-32X64@{SUP\_\-LOW\_\-MAP\_\-32X64}!7up.h@{7up.h}}\index{7up.h@{7up.h}!SUP\_\-LOW\_\-MAP\_\-32X64@{SUP\_\-LOW\_\-MAP\_\-32X64}}\item[{\em 
\hypertarget{7up_8h_ad460691cf7afb5dcadff0912c45c20abaa2c74e6f188bf02104f7ecd300268f37}{
SUP\_\-LOW\_\-MAP\_\-32X64}
\label{7up_8h_ad460691cf7afb5dcadff0912c45c20abaa2c74e6f188bf02104f7ecd300268f37}
}]32x64 tile map. (256x512 pixel) \index{SUP\_\-LOW\_\-MAP\_\-64X64@{SUP\_\-LOW\_\-MAP\_\-64X64}!7up.h@{7up.h}}\index{7up.h@{7up.h}!SUP\_\-LOW\_\-MAP\_\-64X64@{SUP\_\-LOW\_\-MAP\_\-64X64}}\item[{\em 
\hypertarget{7up_8h_ad460691cf7afb5dcadff0912c45c20aba1d2865d761d33a0adf701f59d2a77e39}{
SUP\_\-LOW\_\-MAP\_\-64X64}
\label{7up_8h_ad460691cf7afb5dcadff0912c45c20aba1d2865d761d33a0adf701f59d2a77e39}
}]64x64 tile map. (512x512 pixel) \index{SUP\_\-LOW\_\-MAP\_\-128X64@{SUP\_\-LOW\_\-MAP\_\-128X64}!7up.h@{7up.h}}\index{7up.h@{7up.h}!SUP\_\-LOW\_\-MAP\_\-128X64@{SUP\_\-LOW\_\-MAP\_\-128X64}}\item[{\em 
\hypertarget{7up_8h_ad460691cf7afb5dcadff0912c45c20aba9ca6198b96d17e438d6123d6a45a9127}{
SUP\_\-LOW\_\-MAP\_\-128X64}
\label{7up_8h_ad460691cf7afb5dcadff0912c45c20aba9ca6198b96d17e438d6123d6a45a9127}
}]128x64 tile map. (1024x512 pixel) \end{description}
\end{Desc}



\subsection{Function Documentation}
\hypertarget{7up_8h_a5f021c2b2f024b0a7af033dac30b691b}{
\index{7up.h@{7up.h}!eris\_\-low\_\-sup\_\-do\_\-dma@{eris\_\-low\_\-sup\_\-do\_\-dma}}
\index{eris\_\-low\_\-sup\_\-do\_\-dma@{eris\_\-low\_\-sup\_\-do\_\-dma}!7up.h@{7up.h}}
\subsubsection[{eris\_\-low\_\-sup\_\-do\_\-dma}]{\setlength{\rightskip}{0pt plus 5cm}void eris\_\-low\_\-sup\_\-do\_\-dma (
\begin{DoxyParamCaption}
\item[{int}]{chip, }
\item[{{\bf u16}}]{src, }
\item[{{\bf u16}}]{dst, }
\item[{{\bf u16}}]{len}
\end{DoxyParamCaption}
)}}
\label{7up_8h_a5f021c2b2f024b0a7af033dac30b691b}


Perform a 7up DMA. 


\begin{DoxyParams}{Parameters}
{\em chip} & Which 7up to DMA on. (0 $\sim$ 1) \\
\hline
{\em src} & The source address of the DMA. \\
\hline
{\em dst} & The destination of the DMA. \\
\hline
{\em len} & How many 16bit words to transfer. \\
\hline
\end{DoxyParams}
\hypertarget{7up_8h_af39a4c6ff90ec4108583bc968b276c55}{
\index{7up.h@{7up.h}!eris\_\-low\_\-sup\_\-init@{eris\_\-low\_\-sup\_\-init}}
\index{eris\_\-low\_\-sup\_\-init@{eris\_\-low\_\-sup\_\-init}!7up.h@{7up.h}}
\subsubsection[{eris\_\-low\_\-sup\_\-init}]{\setlength{\rightskip}{0pt plus 5cm}void eris\_\-low\_\-sup\_\-init (
\begin{DoxyParamCaption}
\item[{int}]{chip}
\end{DoxyParamCaption}
)}}
\label{7up_8h_af39a4c6ff90ec4108583bc968b276c55}


Initialize a 7up. 


\begin{DoxyParams}{Parameters}
{\em chip} & Which 7up to initialize. (0 $\sim$ 1) \\
\hline
\end{DoxyParams}
\hypertarget{7up_8h_a01de496ec49e3ff069691852d129e63f}{
\index{7up.h@{7up.h}!eris\_\-low\_\-sup\_\-set\_\-access\_\-width@{eris\_\-low\_\-sup\_\-set\_\-access\_\-width}}
\index{eris\_\-low\_\-sup\_\-set\_\-access\_\-width@{eris\_\-low\_\-sup\_\-set\_\-access\_\-width}!7up.h@{7up.h}}
\subsubsection[{eris\_\-low\_\-sup\_\-set\_\-access\_\-width}]{\setlength{\rightskip}{0pt plus 5cm}void eris\_\-low\_\-sup\_\-set\_\-access\_\-width (
\begin{DoxyParamCaption}
\item[{int}]{chip, }
\item[{int}]{cg\_\-mode, }
\item[{{\bf sup\_\-low\_\-mapsize}}]{mapsize, }
\item[{int}]{spr\_\-px\_\-w, }
\item[{int}]{vram\_\-px\_\-w}
\end{DoxyParamCaption}
)}}
\label{7up_8h_a01de496ec49e3ff069691852d129e63f}


Set access width information. 

See the hardware documentation for more information. 
\begin{DoxyParams}{Parameters}
{\em chip} & Which 7up to set access width information for. (0 $\sim$ 1) \\
\hline
{\em cg\_\-mode} & Which character generation is used on vram\_\-px\_\-w = 3. \\
\hline
{\em mapsize} & Size of the background map. \\
\hline
{\em spr\_\-px\_\-w} & Sprite pixel width. See hardware documentation. (0 $\sim$ 3) \\
\hline
{\em vram\_\-px\_\-w} & VRAM pixel width. See hardware documentation. (0 $\sim$ 3) \\
\hline
\end{DoxyParams}
\hypertarget{7up_8h_abc0ece7451c139659b833a561f441a22}{
\index{7up.h@{7up.h}!eris\_\-low\_\-sup\_\-set\_\-control@{eris\_\-low\_\-sup\_\-set\_\-control}}
\index{eris\_\-low\_\-sup\_\-set\_\-control@{eris\_\-low\_\-sup\_\-set\_\-control}!7up.h@{7up.h}}
\subsubsection[{eris\_\-low\_\-sup\_\-set\_\-control}]{\setlength{\rightskip}{0pt plus 5cm}void eris\_\-low\_\-sup\_\-set\_\-control (
\begin{DoxyParamCaption}
\item[{int}]{chip, }
\item[{int}]{increment, }
\item[{int}]{bg\_\-show, }
\item[{int}]{spr\_\-show}
\end{DoxyParamCaption}
)}}
\label{7up_8h_abc0ece7451c139659b833a561f441a22}


Set controls for a 7up chip. 


\begin{DoxyParams}{Parameters}
{\em chip} & Which 7up to set controls for. (0 $\sim$ 1) \\
\hline
{\em increment} & How much to increment on every VRAM read/write. See hardwre documentation for which values. \\
\hline
{\em bg\_\-show} & Whether the BG should show or not. \\
\hline
{\em spr\_\-show} & Whether sprites should show or not. \\
\hline
\end{DoxyParams}
\hypertarget{7up_8h_a998d7cd7bea78b98424fc1756780fc42}{
\index{7up.h@{7up.h}!eris\_\-low\_\-sup\_\-set\_\-interrupt\_\-raster@{eris\_\-low\_\-sup\_\-set\_\-interrupt\_\-raster}}
\index{eris\_\-low\_\-sup\_\-set\_\-interrupt\_\-raster@{eris\_\-low\_\-sup\_\-set\_\-interrupt\_\-raster}!7up.h@{7up.h}}
\subsubsection[{eris\_\-low\_\-sup\_\-set\_\-interrupt\_\-raster}]{\setlength{\rightskip}{0pt plus 5cm}void eris\_\-low\_\-sup\_\-set\_\-interrupt\_\-raster (
\begin{DoxyParamCaption}
\item[{int}]{chip, }
\item[{int}]{raster}
\end{DoxyParamCaption}
)}}
\label{7up_8h_a998d7cd7bea78b98424fc1756780fc42}


Set the raster to generate an IRQ from. 


\begin{DoxyParams}{Parameters}
{\em chip} & Which 7up to set the raster on. (0 $\sim$ 1) \\
\hline
{\em raster} & Which raster to generate an IRQ on. \\
\hline
\end{DoxyParams}
\hypertarget{7up_8h_a6d1ba9a0fe060cd84ef63a116cc104d5}{
\index{7up.h@{7up.h}!eris\_\-low\_\-sup\_\-set\_\-interrupts@{eris\_\-low\_\-sup\_\-set\_\-interrupts}}
\index{eris\_\-low\_\-sup\_\-set\_\-interrupts@{eris\_\-low\_\-sup\_\-set\_\-interrupts}!7up.h@{7up.h}}
\subsubsection[{eris\_\-low\_\-sup\_\-set\_\-interrupts}]{\setlength{\rightskip}{0pt plus 5cm}void eris\_\-low\_\-sup\_\-set\_\-interrupts (
\begin{DoxyParamCaption}
\item[{int}]{chip, }
\item[{int}]{vblank\_\-irq, }
\item[{int}]{raster\_\-irq, }
\item[{int}]{excess\_\-spr, }
\item[{int}]{spr\_\-collision}
\end{DoxyParamCaption}
)}}
\label{7up_8h_a6d1ba9a0fe060cd84ef63a116cc104d5}


Set interrupt information for a 7up chip. 


\begin{DoxyParams}{Parameters}
{\em chip} & Which 7up to set interrupts for. (0 $\sim$ 1) \\
\hline
{\em vblank\_\-irq} & Whether an IRQ should fire on VBlank. \\
\hline
{\em raster\_\-irq} & Whether an IRQ should fire on raster match. \\
\hline
{\em excess\_\-spr} & Whether an IRQ should fire on too many sprites per line. \\
\hline
{\em spr\_\-collision} & Whether an IRQ should fire on a sprite overlapping sprite 0. \\
\hline
\end{DoxyParams}
\hypertarget{7up_8h_a7e7a6e8c8873e5c155a772e9f34ac09d}{
\index{7up.h@{7up.h}!eris\_\-low\_\-sup\_\-set\_\-satb\_\-address@{eris\_\-low\_\-sup\_\-set\_\-satb\_\-address}}
\index{eris\_\-low\_\-sup\_\-set\_\-satb\_\-address@{eris\_\-low\_\-sup\_\-set\_\-satb\_\-address}!7up.h@{7up.h}}
\subsubsection[{eris\_\-low\_\-sup\_\-set\_\-satb\_\-address}]{\setlength{\rightskip}{0pt plus 5cm}void eris\_\-low\_\-sup\_\-set\_\-satb\_\-address (
\begin{DoxyParamCaption}
\item[{int}]{chip, }
\item[{{\bf u16}}]{addr}
\end{DoxyParamCaption}
)}}
\label{7up_8h_a7e7a6e8c8873e5c155a772e9f34ac09d}


Sets the Sprite Attribute Table Block address. 

Setting the address starts a VRAM-\/$>$SATB DMA. 
\begin{DoxyParams}{Parameters}
{\em chip} & Which 7up to set the SATB for. (0 $\sim$ 1) \\
\hline
{\em addr} & VRAM address for the start of the SATB. \\
\hline
\end{DoxyParams}
\hypertarget{7up_8h_a3bd8368efe552ddfdfe901f3ab14e179}{
\index{7up.h@{7up.h}!eris\_\-low\_\-sup\_\-set\_\-scroll@{eris\_\-low\_\-sup\_\-set\_\-scroll}}
\index{eris\_\-low\_\-sup\_\-set\_\-scroll@{eris\_\-low\_\-sup\_\-set\_\-scroll}!7up.h@{7up.h}}
\subsubsection[{eris\_\-low\_\-sup\_\-set\_\-scroll}]{\setlength{\rightskip}{0pt plus 5cm}void eris\_\-low\_\-sup\_\-set\_\-scroll (
\begin{DoxyParamCaption}
\item[{int}]{chip, }
\item[{{\bf u16}}]{x, }
\item[{{\bf u16}}]{y}
\end{DoxyParamCaption}
)}}
\label{7up_8h_a3bd8368efe552ddfdfe901f3ab14e179}


Scroll a 7up background. 


\begin{DoxyParams}{Parameters}
{\em chip} & Which 7up to scroll. (0 $\sim$ 1) \\
\hline
{\em x} & Top-\/left X coordinate of the background. \\
\hline
{\em y} & Top-\/left Y coordinate of the background. \\
\hline
\end{DoxyParams}
\hypertarget{7up_8h_ad8548f081c079e21dedf3128f6809a11}{
\index{7up.h@{7up.h}!eris\_\-low\_\-sup\_\-set\_\-video\_\-mode@{eris\_\-low\_\-sup\_\-set\_\-video\_\-mode}}
\index{eris\_\-low\_\-sup\_\-set\_\-video\_\-mode@{eris\_\-low\_\-sup\_\-set\_\-video\_\-mode}!7up.h@{7up.h}}
\subsubsection[{eris\_\-low\_\-sup\_\-set\_\-video\_\-mode}]{\setlength{\rightskip}{0pt plus 5cm}void eris\_\-low\_\-sup\_\-set\_\-video\_\-mode (
\begin{DoxyParamCaption}
\item[{int}]{chip, }
\item[{int}]{hdispstrt, }
\item[{int}]{hsyncwid, }
\item[{int}]{hdispend, }
\item[{int}]{hdispwid, }
\item[{int}]{vdispstrt, }
\item[{int}]{vsyncwid, }
\item[{int}]{vdispwid, }
\item[{int}]{vdispend}
\end{DoxyParamCaption}
)}}
\label{7up_8h_ad8548f081c079e21dedf3128f6809a11}


Setup a 7up's video mode. 


\begin{DoxyParams}{Parameters}
{\em chip} & Which 7up to configure. (0 $\sim$ 1) \\
\hline
{\em hdispstrt} & The start of horizontal display, -\/1. (0 $\sim$ 127) \\
\hline
{\em hsyncwid} & The length of hsync. (0 $\sim$ 31) \\
\hline
{\em hdispend} & The end of horizontal display, -\/1. (0 $\sim$ 127) \\
\hline
{\em hdispwid} & The length of horizontal display, -\/1. (0 $\sim$ 127) \\
\hline
{\em vdispstrt} & The start of vertical display, -\/2. (0 $\sim$ 255) \\
\hline
{\em vsyncwid} & The length of vsync. (0 $\sim$ 31) \\
\hline
{\em vdispwid} & The length of vertical display, -\/1. (0 $\sim$ 512) \\
\hline
{\em vdispend} & The end of vertical display. (0 $\sim$ 255) \\
\hline
\end{DoxyParams}
\hypertarget{7up_8h_a6c366aef23dcaadd017aec9cdb9835a6}{
\index{7up.h@{7up.h}!eris\_\-low\_\-sup\_\-set\_\-vram\_\-read@{eris\_\-low\_\-sup\_\-set\_\-vram\_\-read}}
\index{eris\_\-low\_\-sup\_\-set\_\-vram\_\-read@{eris\_\-low\_\-sup\_\-set\_\-vram\_\-read}!7up.h@{7up.h}}
\subsubsection[{eris\_\-low\_\-sup\_\-set\_\-vram\_\-read}]{\setlength{\rightskip}{0pt plus 5cm}void eris\_\-low\_\-sup\_\-set\_\-vram\_\-read (
\begin{DoxyParamCaption}
\item[{int}]{chip, }
\item[{{\bf u16}}]{addr}
\end{DoxyParamCaption}
)}}
\label{7up_8h_a6c366aef23dcaadd017aec9cdb9835a6}


Set the VRAM read address for a 7up chip. 


\begin{DoxyParams}{Parameters}
{\em chip} & Which 7up to set the read address for. (0 $\sim$ 1) \\
\hline
{\em addr} & New VRAM address for read pointer. \\
\hline
\end{DoxyParams}
\hypertarget{7up_8h_a4b0ec9778f85a6869c5a4ecba257cfe4}{
\index{7up.h@{7up.h}!eris\_\-low\_\-sup\_\-set\_\-vram\_\-write@{eris\_\-low\_\-sup\_\-set\_\-vram\_\-write}}
\index{eris\_\-low\_\-sup\_\-set\_\-vram\_\-write@{eris\_\-low\_\-sup\_\-set\_\-vram\_\-write}!7up.h@{7up.h}}
\subsubsection[{eris\_\-low\_\-sup\_\-set\_\-vram\_\-write}]{\setlength{\rightskip}{0pt plus 5cm}void eris\_\-low\_\-sup\_\-set\_\-vram\_\-write (
\begin{DoxyParamCaption}
\item[{int}]{chip, }
\item[{{\bf u16}}]{addr}
\end{DoxyParamCaption}
)}}
\label{7up_8h_a4b0ec9778f85a6869c5a4ecba257cfe4}


Set the VRAM write address for a 7up chip. 


\begin{DoxyParams}{Parameters}
{\em chip} & Which 7up to set the write address for. (0 $\sim$ 1) \\
\hline
{\em addr} & New VRAM address for write pointer. \\
\hline
\end{DoxyParams}
\hypertarget{7up_8h_a82997c393525c940b89b46ed67c18c42}{
\index{7up.h@{7up.h}!eris\_\-low\_\-sup\_\-setup\_\-dma@{eris\_\-low\_\-sup\_\-setup\_\-dma}}
\index{eris\_\-low\_\-sup\_\-setup\_\-dma@{eris\_\-low\_\-sup\_\-setup\_\-dma}!7up.h@{7up.h}}
\subsubsection[{eris\_\-low\_\-sup\_\-setup\_\-dma}]{\setlength{\rightskip}{0pt plus 5cm}void eris\_\-low\_\-sup\_\-setup\_\-dma (
\begin{DoxyParamCaption}
\item[{int}]{chip, }
\item[{int}]{satb\_\-repeat, }
\item[{int}]{src\_\-dec, }
\item[{int}]{dst\_\-dec, }
\item[{int}]{vram\_\-irq, }
\item[{int}]{satb\_\-irq}
\end{DoxyParamCaption}
)}}
\label{7up_8h_a82997c393525c940b89b46ed67c18c42}


Setup the DMA on a 7up. 


\begin{DoxyParams}{Parameters}
{\em chip} & Which 7up to setup the DMA on. (0 $\sim$ 1) \\
\hline
{\em satb\_\-repeat} & Whether to continually DMA the SATB after a transfer. \\
\hline
{\em src\_\-dec} & If 1, decrement the source address for each transfer. Otherwise, increment it. \\
\hline
{\em dst\_\-dec} & If 1, decrement the destination address for each transfer. Otherwise, increment it. \\
\hline
{\em vram\_\-irq} & Fire an IRQ at the end of a VRAM-\/$>$VRAM transfer. \\
\hline
{\em satb\_\-irq} & Fire an IRq at the end of a VRAM-\/$>$SATB transfer. \\
\hline
\end{DoxyParams}
\hypertarget{7up_8h_ac5eeb6ac0d31af8c373272fe0cc84b6c}{
\index{7up.h@{7up.h}!eris\_\-low\_\-sup\_\-vram\_\-read@{eris\_\-low\_\-sup\_\-vram\_\-read}}
\index{eris\_\-low\_\-sup\_\-vram\_\-read@{eris\_\-low\_\-sup\_\-vram\_\-read}!7up.h@{7up.h}}
\subsubsection[{eris\_\-low\_\-sup\_\-vram\_\-read}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u16} eris\_\-low\_\-sup\_\-vram\_\-read (
\begin{DoxyParamCaption}
\item[{int}]{chip}
\end{DoxyParamCaption}
)}}
\label{7up_8h_ac5eeb6ac0d31af8c373272fe0cc84b6c}


Read from VRAM from a 7up chip. 


\begin{DoxyParams}{Parameters}
{\em chip} & Which 7up to read data from. (0 $\sim$ 1) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
The daata located at the read pointer address. 
\end{DoxyReturn}
\hypertarget{7up_8h_acf422265aac4a8c5a5ece0485b3b2167}{
\index{7up.h@{7up.h}!eris\_\-low\_\-sup\_\-vram\_\-write@{eris\_\-low\_\-sup\_\-vram\_\-write}}
\index{eris\_\-low\_\-sup\_\-vram\_\-write@{eris\_\-low\_\-sup\_\-vram\_\-write}!7up.h@{7up.h}}
\subsubsection[{eris\_\-low\_\-sup\_\-vram\_\-write}]{\setlength{\rightskip}{0pt plus 5cm}void eris\_\-low\_\-sup\_\-vram\_\-write (
\begin{DoxyParamCaption}
\item[{int}]{chip, }
\item[{{\bf u16}}]{data}
\end{DoxyParamCaption}
)}}
\label{7up_8h_acf422265aac4a8c5a5ece0485b3b2167}


Write to VRAM on a 7up chip. 


\begin{DoxyParams}{Parameters}
{\em chip} & Which 7up to write data to. (0 $\sim$ 1) \\
\hline
{\em data} & Data to write. \\
\hline
\end{DoxyParams}
