INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_cdc_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module xpm_cdc_handshake
INFO: [VRFC 10-311] analyzing module xpm_cdc_pulse
INFO: [VRFC 10-311] analyzing module xpm_cdc_array_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module xpm_cdc_async_rst
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LocalAdmin/Documents/brems/project_9/project_9.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LocalAdmin/Documents/brems/project_9/project_9.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LocalAdmin/Documents/brems/project_9/project_9.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LocalAdmin/Documents/brems/project_9/project_9.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LocalAdmin/Documents/brems/project_9/project_9.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LocalAdmin/Documents/brems/project_9/project_9.ip_user_files/ipstatic/src/ClockGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ClockGen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LocalAdmin/Documents/brems/project_9/project_9.ip_user_files/ipstatic/src/SyncAsync.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SyncAsync
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LocalAdmin/Documents/brems/project_9/project_9.ip_user_files/ipstatic/src/SyncAsyncReset.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ResetBridge
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LocalAdmin/Documents/brems/project_9/project_9.ip_user_files/ipstatic/src/DVI_Constants.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LocalAdmin/Documents/brems/project_9/project_9.ip_user_files/ipstatic/src/OutputSERDES.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity OutputSERDES
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LocalAdmin/Documents/brems/project_9/project_9.ip_user_files/ipstatic/src/TMDS_Encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TMDS_Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LocalAdmin/Documents/brems/project_9/project_9.ip_user_files/ipstatic/src/rgb2dvi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rgb2dvi
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LocalAdmin/Documents/brems/project_9/project_9.srcs/sources_1/ip/rgb2dvi_0/sim/rgb2dvi_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rgb2dvi_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LocalAdmin/Documents/brems/project_6/vga_hdmi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_800
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LocalAdmin/Documents/brems/project_9/project_9.srcs/sources_1/new/nexys_hdmi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nexys_hdmi
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LocalAdmin/Documents/brems/project_9/project_9.srcs/sim_1/new/nexys_hdmi_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nexys_hdmi_bench
