// Seed: 1981619792
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout supply0 id_1;
  assign id_1 = 1'd0 == id_3;
  logic id_4;
  assign module_1.id_3 = 0;
  always @(posedge -1) begin : LABEL_0
    id_4 = id_3;
  end
endmodule
module module_1 (
    output logic id_0,
    inout supply0 id_1,
    input wand id_2,
    input uwire id_3,
    output supply1 id_4
);
  wire id_6;
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7
  );
  assign id_0 = -1;
  always @(-1 or negedge id_7)
    if (1 - 1) begin : LABEL_0
      if (1) begin : LABEL_1
        id_0 <= id_6;
      end
    end
endmodule
