# compile verilog/system verilog design source files
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" --include "../../../I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" --include "../../../I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" --include "../../../I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" --include "../../../I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" --include "../../../I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" --include "../../../I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" --include "../../../I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" --include "../../../I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog blk_mem_gen_v8_3_3  "../../../I-V.ip_user_files/ipstatic/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" --include "../../../I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../I-V.ip_user_files/bd/DUT_IV/ip/DUT_IV_blk_mem_gen_0_0/sim/DUT_IV_blk_mem_gen_0_0.v" --include "../../../I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../I-V.ip_user_files/bd/DUT_IV/ipshared/pavel-demin/axis_variable_v1_0/src/axis_variable.v" --include "../../../I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../I-V.ip_user_files/bd/DUT_IV/ip/DUT_IV_axis_variable_0_0/sim/DUT_IV_axis_variable_0_0.v" --include "../../../I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../I-V.ip_user_files/bd/DUT_IV/hdl/DUT_IV.v" --include "../../../I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog axis_infrastructure_v1_1_0  "../../../I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_mux_enc.v" --include "../../../I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog axis_infrastructure_v1_1_0  "../../../I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_aclken_converter.v" --include "../../../I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog axis_infrastructure_v1_1_0  "../../../I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_aclken_converter_wrapper.v" --include "../../../I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog axis_infrastructure_v1_1_0  "../../../I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v" --include "../../../I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog axis_infrastructure_v1_1_0  "../../../I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v" --include "../../../I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog axis_infrastructure_v1_1_0  "../../../I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_clock_synchronizer.v" --include "../../../I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog axis_infrastructure_v1_1_0  "../../../I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_cdc_handshake.v" --include "../../../I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog fifo_generator_v13_1_1  "../../../I-V.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v" --include "../../../I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog fifo_generator_v13_1_1  "../../../I-V.ip_user_files/ipstatic/fifo_generator_v13_1/hdl/fifo_generator_v13_1_rfs.v" --include "../../../I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog axis_data_fifo_v1_1_10  "../../../I-V.ip_user_files/ipstatic/axis_data_fifo_v1_1/hdl/verilog/axis_data_fifo_v1_1_axis_data_fifo.v" --include "../../../I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../I-V.ip_user_files/bd/DUT_IV/ip/DUT_IV_axis_data_fifo_0_0/sim/DUT_IV_axis_data_fifo_0_0.v" --include "../../../I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog axis_register_slice_v1_1_9  "../../../I-V.ip_user_files/ipstatic/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v" --include "../../../I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog axis_register_slice_v1_1_9  "../../../I-V.ip_user_files/ipstatic/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axis_register_slice.v" --include "../../../I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog axis_dwidth_converter_v1_1_8  "../../../I-V.ip_user_files/ipstatic/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axisc_downsizer.v" --include "../../../I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog axis_dwidth_converter_v1_1_8  "../../../I-V.ip_user_files/ipstatic/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axisc_upsizer.v" --include "../../../I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog axis_dwidth_converter_v1_1_8  "../../../I-V.ip_user_files/ipstatic/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axis_dwidth_converter.v" --include "../../../I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../I-V.ip_user_files/bd/DUT_IV/ip/DUT_IV_axis_dwidth_converter_0_0/sim/DUT_IV_axis_dwidth_converter_0_0.v" --include "../../../I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../I-V.ip_user_files/bd/DUT_IV/ipshared/pavel-demin/axis_measure_pulse_v1_0/src/axis_measure_pulse.v" --include "../../../I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../I-V.ip_user_files/bd/DUT_IV/ip/DUT_IV_axis_measure_pulse_0_1/sim/DUT_IV_axis_measure_pulse_0_1.v" --include "../../../I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../I-V.srcs/sources_1/bd/DUT_IV/hdl/DUT_IV_wrapper.v" --include "../../../I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../I-V.srcs/sources_1/new/testbench.v" --include "../../../I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
