graph TD
    A[CPU Registers] --> B(L1 Cache);
    B --> C(L2 Cache);
    C --> D(L3 Cache);
    D --> E(Main Memory - RAM);
    E --> F(Permanent Storage - SSD/HDD);
    style A fill:#f9f,stroke:#333,stroke-width:2px
    style F fill:#9cf,stroke:#333,stroke-width:2px
