<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: PACT 2016</title><link href="http://dblp.uni-trier.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /><link rel="canonical" href="http://dblp.uni-trier.de/db/conf/IEEEpact/pact2016" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy permanent" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without errors. Please upgrade your web browser.</div><![endif]-->
<!-- div class="message modest" data-version="2016-02-19">We would like to express our heartfelt thanks to the many users who have sent us their remarks and constructive critizisms during the past weeks. Your detailed comments have been very informative and extremely helpful. Of course, you may keep <a href="http://dblp.org/db/about/team.html">contacting us to send us your feedback.</a></div -->
</div>
<div class="llogo"><a href="http://dblp.uni-trier.de"><img alt="dblp computer science bibliography" src="http://dblp.uni-trier.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.uni-trier.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.uni-trier.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/IEEEpact/pact2016">PACT 2016:
Haifa, Israel</h1>
<p>Listing of the <a href="http://dblp.uni-trier.de">DBLP Bibliography Server</a> - <a href="http://dblp.uni-trier.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.uni-trier.de/db/hy/conf/IEEEpact/pact2016">modern</a><br />Other mirrors: <a href="http://dblp2.uni-trier.de/db/hc/conf/IEEEpact/pact2016">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/IEEEpact/pact2016">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.uni-trier.de//db/conf/IEEEpact/index.html">back to PACT</a></p> 
<ul>
</ul>

 

<h2>Session 1:
Keynote</h2>
 

<ul>
</ul>



<h2>Session 2A:
GPU - Architectures</h2>
 

<ul>
<li id="TanSYFMK16"><a href="http://dblp.uni-trier.de/pers/hc/t/Tan:Jingweijia">Jingweijia Tan</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Song:Shuaiwen_Leon">Shuaiwen Leon Song</a>, <a href="http://dblp.uni-trier.de/pers/hc/y/Yan:Kaige">Kaige Yan</a>, <a href="http://dblp.uni-trier.de/pers/hc/f/Fu:Xin">Xin Fu</a>, <a href="http://dblp.uni-trier.de/pers/hc/m/M=aacute=rquez:Andr=egrave=s">Andr&#232;s M&#225;rquez</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Kerbyson:Darren_J=">Darren J. Kerbyson</a>:<br /><b>Combating the Reliability Challenge of GPU Register File at Low Supply Voltage.</b> 3-15<br /><small><a href="http://doi.acm.org/10.1145/2967938.2967951"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/IEEEpact/TanSYFMK16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/IEEEpact/TanSYFMK16.xml">XML</a></small></small></li>
<li id="KayiranJPATKLMD16"><a href="http://dblp.uni-trier.de/pers/hc/k/Kayiran:Onur">Onur Kayiran</a>, <a href="http://dblp.uni-trier.de/pers/hc/j/Jog:Adwait">Adwait Jog</a>, <a href="http://dblp.uni-trier.de/pers/hc/p/Pattnaik:Ashutosh">Ashutosh Pattnaik</a>, <a href="http://dblp.uni-trier.de/pers/hc/a/Ausavarungnirun:Rachata">Rachata Ausavarungnirun</a>, <a href="http://dblp.uni-trier.de/pers/hc/t/Tang:Xulong">Xulong Tang</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Kandemir:Mahmut_T=">Mahmut T. Kandemir</a>, <a href="http://dblp.uni-trier.de/pers/hc/l/Loh:Gabriel_H=">Gabriel H. Loh</a>, <a href="http://dblp.uni-trier.de/pers/hc/m/Mutlu:Onur">Onur Mutlu</a>, <a href="http://dblp.uni-trier.de/pers/hc/d/Das:Chita_R=">Chita R. Das</a>:<br /><b>&#956;C-States: Fine-grained GPU Datapath Power Management.</b> 17-30<br /><small><a href="http://doi.acm.org/10.1145/2967938.2967941"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/IEEEpact/KayiranJPATKLMD16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/IEEEpact/KayiranJPATKLMD16.xml">XML</a></small></small></li>
<li id="PattnaikTJKMKMD16"><a href="http://dblp.uni-trier.de/pers/hc/p/Pattnaik:Ashutosh">Ashutosh Pattnaik</a>, <a href="http://dblp.uni-trier.de/pers/hc/t/Tang:Xulong">Xulong Tang</a>, <a href="http://dblp.uni-trier.de/pers/hc/j/Jog:Adwait">Adwait Jog</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Kayiran:Onur">Onur Kayiran</a>, <a href="http://dblp.uni-trier.de/pers/hc/m/Mishra:Asit_K=">Asit K. Mishra</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Kandemir:Mahmut_T=">Mahmut T. Kandemir</a>, <a href="http://dblp.uni-trier.de/pers/hc/m/Mutlu:Onur">Onur Mutlu</a>, <a href="http://dblp.uni-trier.de/pers/hc/d/Das:Chita_R=">Chita R. Das</a>:<br /><b>Scheduling Techniques for GPU Architectures with Processing-In-Memory Capabilities.</b> 31-44<br /><small><a href="http://doi.acm.org/10.1145/2967938.2967940"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/IEEEpact/PattnaikTJKMKMD16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/IEEEpact/PattnaikTJKMKMD16.xml">XML</a></small></small></li>
<li id="WangZY16"><a href="http://dblp.uni-trier.de/pers/hc/w/Wang:Bin">Bin Wang</a>, <a href="http://dblp.uni-trier.de/pers/hc/z/Zhu:Yue">Yue Zhu</a>, <a href="http://dblp.uni-trier.de/pers/hc/y/Yu:Weikuan">Weikuan Yu</a>:<br /><b>OAWS: Memory Occlusion Aware Warp Scheduling.</b> 45-55<br /><small><a href="http://doi.acm.org/10.1145/2967938.2967947"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/IEEEpact/WangZY16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/IEEEpact/WangZY16.xml">XML</a></small></small></li>
</ul>



<h2>Session 2B:
Performance Optimizations</h2>
 

<ul>
<li id="BodinNZWSEMKNLF16"><a href="http://dblp.uni-trier.de/pers/hc/b/Bodin:Bruno">Bruno Bodin</a>, <a href="http://dblp.uni-trier.de/pers/hc/n/Nardi:Luigi">Luigi Nardi</a>, <a href="http://dblp.uni-trier.de/pers/hc/z/Zia:M=_Zeeshan">M. Zeeshan Zia</a>, <a href="http://dblp.uni-trier.de/pers/hc/w/Wagstaff:Harry">Harry Wagstaff</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Shenoy:Govind_Sreekar">Govind Sreekar Shenoy</a>, <a href="http://dblp.uni-trier.de/pers/hc/e/Emani:Murali_Krishna">Murali Krishna Emani</a>, <a href="http://dblp.uni-trier.de/pers/hc/m/Mawer:John">John Mawer</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Kotselidis:Christos">Christos Kotselidis</a>, <a href="http://dblp.uni-trier.de/pers/hc/n/Nisbet:Andy">Andy Nisbet</a>, <a href="http://dblp.uni-trier.de/pers/hc/l/Luj=aacute=n:Mikel">Mikel Luj&#225;n</a>, <a href="http://dblp.uni-trier.de/pers/hc/f/Franke:Bj=ouml=rn">Bj&#246;rn Franke</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Kelly:Paul_H=_J=">Paul H. J. Kelly</a>, <a href="http://dblp.uni-trier.de/pers/hc/o/O=Boyle:Michael_F=_P=">Michael F. P. O'Boyle</a>:<br /><b>Integrating Algorithmic Parameters into Benchmarking and Design Space Exploration in 3D Scene Understanding.</b> 57-69<br /><small><a href="http://doi.acm.org/10.1145/2967938.2967963"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/IEEEpact/BodinNZWSEMKNLF16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/IEEEpact/BodinNZWSEMKNLF16.xml">XML</a></small></small></li>
<li id="KristensenLBA16"><a href="http://dblp.uni-trier.de/pers/hc/k/Kristensen:Mads_Ruben_Burgdorff">Mads Ruben Burgdorff Kristensen</a>, <a href="http://dblp.uni-trier.de/pers/hc/l/Lund:Simon_Andreas_Frimann">Simon Andreas Frimann Lund</a>, <a href="http://dblp.uni-trier.de/pers/hc/b/Blum:Troels">Troels Blum</a>, <a href="http://dblp.uni-trier.de/pers/hc/a/Avery:James">James Avery</a>:<br /><b>Fusion of Parallel Array Operations.</b> 71-85<br /><small><a href="http://doi.acm.org/10.1145/2967938.2967945"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/IEEEpact/KristensenLBA16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/IEEEpact/KristensenLBA16.xml">XML</a></small></small></li>
<li id="ReddyK016"><a href="http://dblp.uni-trier.de/pers/hc/r/Reddy:Chandan">Chandan Reddy</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Kruse:Michael">Michael Kruse</a>, <a href="http://dblp.uni-trier.de/pers/hc/c/Cohen_0001:Albert">Albert Cohen</a>:<br /><b>Reduction Drawing: Language Constructs and Polyhedral Compilation for Reductions on GPU.</b> 87-97<br /><small><a href="http://doi.acm.org/10.1145/2967938.2967950"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/IEEEpact/ReddyK016.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/IEEEpact/ReddyK016.xml">XML</a></small></small></li>
<li id="RawatHRGPRS16"><a href="http://dblp.uni-trier.de/pers/hc/r/Rawat:Prashant_Singh">Prashant Singh Rawat</a>, <a href="http://dblp.uni-trier.de/pers/hc/h/Hong:Changwan">Changwan Hong</a>, <a href="http://dblp.uni-trier.de/pers/hc/r/Ravishankar:Mahesh">Mahesh Ravishankar</a>, <a href="http://dblp.uni-trier.de/pers/hc/g/Grover:Vinod">Vinod Grover</a>, <a href="http://dblp.uni-trier.de/pers/hc/p/Pouchet:Louis=No=euml=l">Louis-No&#235;l Pouchet</a>, <a href="http://dblp.uni-trier.de/pers/hc/r/Rountev:Atanas">Atanas Rountev</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Sadayappan:P=">P. Sadayappan</a>:<br /><b>Resource Conscious Reuse-Driven Tiling for GPUs.</b> 99-111<br /><small><a href="http://doi.acm.org/10.1145/2967938.2967967"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/IEEEpact/RawatHRGPRS16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/IEEEpact/RawatHRGPRS16.xml">XML</a></small></small></li>
</ul>



<h2>Session 3:
Best Paper</h2>
 

<ul>
<li id="HongKAKKK16"><a href="http://dblp.uni-trier.de/pers/hc/h/Hong:Byungchul">Byungchul Hong</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Kim:Gwangsun">Gwangsun Kim</a>, <a href="http://dblp.uni-trier.de/pers/hc/a/Ahn:Jung_Ho">Jung Ho Ahn</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Kwon:Yongkee">Yongkee Kwon</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Kim:Hongsik">Hongsik Kim</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Kim:John">John Kim</a>:<br /><b>Accelerating Linked-list Traversal Through Near-Data Processing.</b> 113-124<br /><small><a href="http://doi.acm.org/10.1145/2967938.2967958"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/IEEEpact/HongKAKKK16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/IEEEpact/HongKAKKK16.xml">XML</a></small></small></li>
<li id="DrebesPH0D16"><a href="http://dblp.uni-trier.de/pers/hc/d/Drebes:Andi">Andi Drebes</a>, <a href="http://dblp.uni-trier.de/pers/hc/p/Pop:Antoniu">Antoniu Pop</a>, <a href="http://dblp.uni-trier.de/pers/hc/h/Heydemann:Karine">Karine Heydemann</a>, <a href="http://dblp.uni-trier.de/pers/hc/c/Cohen_0001:Albert">Albert Cohen</a>, <a href="http://dblp.uni-trier.de/pers/hc/d/Drach:Nathalie">Nathalie Drach</a>:<br /><b>Scalable Task Parallelism for NUMA: A Uniform Abstraction for Coordinated Scheduling and Memory Management.</b> 125-137<br /><small><a href="http://doi.acm.org/10.1145/2967938.2967946"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/IEEEpact/DrebesPH0D16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/IEEEpact/DrebesPH0D16.xml">XML</a></small></small></li>
<li id="IwasakiT16"><a href="http://dblp.uni-trier.de/pers/hc/i/Iwasaki:Shintaro">Shintaro Iwasaki</a>, <a href="http://dblp.uni-trier.de/pers/hc/t/Taura:Kenjiro">Kenjiro Taura</a>:<br /><b>A Static Cut-off for Task Parallel Programs.</b> 139-150<br /><small><a href="http://doi.acm.org/10.1145/2967938.2967968"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/IEEEpact/IwasakiT16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/IEEEpact/IwasakiT16.xml">XML</a></small></small></li>
</ul>



<h2>Session 4:
Keynote</h2>
 

<ul>
</ul>



<h2>Session 5A:
System Optimization I</h2>
 

<ul>
<li id="MehtaT16"><a href="http://dblp.uni-trier.de/pers/hc/m/Mehta:Sanyam">Sanyam Mehta</a>, <a href="http://dblp.uni-trier.de/pers/hc/t/Torrellas:Josep">Josep Torrellas</a>:<br /><b>WearCore: A Core for Wearable Workloads.</b> 153-164<br /><small><a href="http://doi.acm.org/10.1145/2967938.2967956"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/IEEEpact/MehtaT16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/IEEEpact/MehtaT16.xml">XML</a></small></small></li>
<li id="KannanQGS16"><a href="http://dblp.uni-trier.de/pers/hc/k/Kannan:Sudarsun">Sudarsun Kannan</a>, <a href="http://dblp.uni-trier.de/pers/hc/q/Qureshi:Moinuddin_K=">Moinuddin K. Qureshi</a>, <a href="http://dblp.uni-trier.de/pers/hc/g/Gavrilovska:Ada">Ada Gavrilovska</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Schwan:Karsten">Karsten Schwan</a>:<br /><b>Energy Aware Persistence: Reducing Energy Overheads of Memory-based Persistence in NVMs.</b> 165-177<br /><small><a href="http://doi.acm.org/10.1145/2967938.2967953"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/IEEEpact/KannanQGS16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/IEEEpact/KannanQGS16.xml">XML</a></small></small></li>
<li id="GholkarMR16"><a href="http://dblp.uni-trier.de/pers/hc/g/Gholkar:Neha">Neha Gholkar</a>, <a href="http://dblp.uni-trier.de/pers/hc/m/Mueller:Frank">Frank Mueller</a>, <a href="http://dblp.uni-trier.de/pers/hc/r/Rountree:Barry">Barry Rountree</a>:<br /><b>Power Tuning HPC Jobs on Power-Constrained Systems.</b> 179-191<br /><small><a href="http://doi.acm.org/10.1145/2967938.2967961"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/IEEEpact/GholkarMR16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/IEEEpact/GholkarMR16.xml">XML</a></small></small></li>
<li id="ChoOE16"><a href="http://dblp.uni-trier.de/pers/hc/c/Cho:Younghyun">Younghyun Cho</a>, <a href="http://dblp.uni-trier.de/pers/hc/o/Oh:Surim">Surim Oh</a>, <a href="http://dblp.uni-trier.de/pers/hc/e/Egger:Bernhard">Bernhard Egger</a>:<br /><b>Online Scalability Characterization of Data-Parallel Programs on Many Cores.</b> 191-205<br /><small><a href="http://doi.acm.org/10.1145/2967938.2967960"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/IEEEpact/ChoOE16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/IEEEpact/ChoOE16.xml">XML</a></small></small></li>
</ul>



<h2>Session 5B:
Parallel Software Optimization</h2>
 

<ul>
<li id="HuangPJGALA16"><a href="http://dblp.uni-trier.de/pers/hc/h/Huang:Jialu">Jialu Huang</a>, <a href="http://dblp.uni-trier.de/pers/hc/p/Prabhu:Prakash">Prakash Prabhu</a>, <a href="http://dblp.uni-trier.de/pers/hc/j/Jablin:Thomas_B=">Thomas B. Jablin</a>, <a href="http://dblp.uni-trier.de/pers/hc/g/Ghosh:Soumyadeep">Soumyadeep Ghosh</a>, <a href="http://dblp.uni-trier.de/pers/hc/a/Apostolakis:Sotiris">Sotiris Apostolakis</a>, <a href="http://dblp.uni-trier.de/pers/hc/l/Lee:Jae_W=">Jae W. Lee</a>, <a href="http://dblp.uni-trier.de/pers/hc/a/August:David_I=">David I. August</a>:<br /><b>Speculatively Exploiting Cross-Invocation Parallelism.</b> 207-221<br /><small><a href="http://doi.acm.org/10.1145/2967938.2967959"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/IEEEpact/HuangPJGALA16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/IEEEpact/HuangPJGALA16.xml">XML</a></small></small></li>
<li id="QiuZR16"><a href="http://dblp.uni-trier.de/pers/hc/q/Qiu:Junqiao">Junqiao Qiu</a>, <a href="http://dblp.uni-trier.de/pers/hc/z/Zhao:Zhijia">Zhijia Zhao</a>, <a href="http://dblp.uni-trier.de/pers/hc/r/Ren:Bin">Bin Ren</a>:<br /><b>MicroSpec: Speculation-Centric Fine-Grained Parallelization for FSM Computations.</b> 221-233<br /><small><a href="http://doi.acm.org/10.1145/2967938.2967965"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/IEEEpact/QiuZR16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/IEEEpact/QiuZR16.xml">XML</a></small></small></li>
<li id="GopeL16"><a href="http://dblp.uni-trier.de/pers/hc/g/Gope:Dibakar">Dibakar Gope</a>, <a href="http://dblp.uni-trier.de/pers/hc/l/Lipasti:Mikko_H=">Mikko H. Lipasti</a>:<br /><b>Hash Map Inlining.</b> 235-246<br /><small><a href="http://doi.acm.org/10.1145/2967938.2967949"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/IEEEpact/GopeL16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/IEEEpact/GopeL16.xml">XML</a></small></small></li>
<li id="RongPXAS16"><a href="http://dblp.uni-trier.de/pers/hc/r/Rong:Hongbo">Hongbo Rong</a>, <a href="http://dblp.uni-trier.de/pers/hc/p/Park:Jongsoo">Jongsoo Park</a>, <a href="http://dblp.uni-trier.de/pers/hc/x/Xiang:Lingxiang">Lingxiang Xiang</a>, <a href="http://dblp.uni-trier.de/pers/hc/a/Anderson:Todd_A=">Todd A. Anderson</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Smelyanskiy:Mikhail">Mikhail Smelyanskiy</a>:<br /><b>Sparso: Context-driven Optimizations of Sparse Linear Algebra.</b> 247-259<br /><small><a href="http://doi.acm.org/10.1145/2967938.2967943"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/IEEEpact/RongPXAS16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/IEEEpact/RongPXAS16.xml">XML</a></small></small></li>
</ul>



<h2>Session 6A:
Cache Coherence</h2>
 

<ul>
<li id="YuLZD16"><a href="http://dblp.uni-trier.de/pers/hc/y/Yu:Xiangyao">Xiangyao Yu</a>, <a href="http://dblp.uni-trier.de/pers/hc/l/Liu:Hongzhe">Hongzhe Liu</a>, <a href="http://dblp.uni-trier.de/pers/hc/z/Zou:Ethan">Ethan Zou</a>, <a href="http://dblp.uni-trier.de/pers/hc/d/Devadas:Srinivas">Srinivas Devadas</a>:<br /><b>Tardis 2.0: Optimized Time Traveling Coherence for Relaxed Consistency Models.</b> 261-274<br /><small><a href="http://doi.acm.org/10.1145/2967938.2967942"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/IEEEpact/YuLZD16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/IEEEpact/YuLZD16.xml">XML</a></small></small></li>
<li id="CahenyCMGSALV16"><a href="http://dblp.uni-trier.de/pers/hc/c/Caheny:Paul">Paul Caheny</a>, <a href="http://dblp.uni-trier.de/pers/hc/c/Casas:Marc">Marc Casas</a>, <a href="http://dblp.uni-trier.de/pers/hc/m/Moret=oacute=:Miquel">Miquel Moret&#243;</a>, <a href="http://dblp.uni-trier.de/pers/hc/g/Gloaguen:Herv=eacute=">Herv&#233; Gloaguen</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Saintes:Maxime">Maxime Saintes</a>, <a href="http://dblp.uni-trier.de/pers/hc/a/Ayguad=eacute=:Eduard">Eduard Ayguad&#233;</a>, <a href="http://dblp.uni-trier.de/pers/hc/l/Labarta:Jes=uacute=s">Jes&#250;s Labarta</a>, <a href="http://dblp.uni-trier.de/pers/hc/v/Valero:Mateo">Mateo Valero</a>:<br /><b>Reducing Cache Coherence Traffic with Hierarchical Directory Cache and NUMA-Aware Runtime Scheduling.</b> 275-286<br /><small><a href="http://doi.acm.org/10.1145/2967938.2967962"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/IEEEpact/CahenyCMGSALV16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/IEEEpact/CahenyCMGSALV16.xml">XML</a></small></small></li>
</ul>



<h2>Session 6B:
Memory Access Efficiency</h2>
 

<ul>
<li id="ZhaoRY16"><a href="http://dblp.uni-trier.de/pers/hc/z/Zhao:Yong">Yong Zhao</a>, <a href="http://dblp.uni-trier.de/pers/hc/r/Rao:Jia">Jia Rao</a>, <a href="http://dblp.uni-trier.de/pers/hc/y/Yi:Qing">Qing Yi</a>:<br /><b>Characterizing and Optimizing the Performance of Multithreaded Programs Under Interference.</b> 287-297<br /><small><a href="http://doi.acm.org/10.1145/2967938.2967939"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/IEEEpact/ZhaoRY16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/IEEEpact/ZhaoRY16.xml">XML</a></small></small></li>
<li id="KirianskyZA16"><a href="http://dblp.uni-trier.de/pers/hc/k/Kiriansky:Vladimir">Vladimir Kiriansky</a>, <a href="http://dblp.uni-trier.de/pers/hc/z/Zhang:Yunming">Yunming Zhang</a>, <a href="http://dblp.uni-trier.de/pers/hc/a/Amarasinghe:Saman_P=">Saman P. Amarasinghe</a>:<br /><b>Optimizing Indirect Memory References with milk.</b> 299-312<br /><small><a href="http://doi.acm.org/10.1145/2967938.2967948"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/IEEEpact/KirianskyZA16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/IEEEpact/KirianskyZA16.xml">XML</a></small></small></li>
</ul>



<h2>Session 7:
Keynote</h2>
 

<ul>
</ul>



<h2>Session 8A:
System Acceleration</h2>
 

<ul>
<li id="SongHXLCYL16"><a href="http://dblp.uni-trier.de/pers/hc/s/Song:Mingcong">Mingcong Song</a>, <a href="http://dblp.uni-trier.de/pers/hc/h/Hu:Yang">Yang Hu</a>, <a href="http://dblp.uni-trier.de/pers/hc/x/Xu:Yunlong">Yunlong Xu</a>, <a href="http://dblp.uni-trier.de/pers/hc/l/Li:Chao">Chao Li</a>, <a href="http://dblp.uni-trier.de/pers/hc/c/Chen:Huixiang">Huixiang Chen</a>, <a href="http://dblp.uni-trier.de/pers/hc/y/Yuan:Jingling">Jingling Yuan</a>, <a href="http://dblp.uni-trier.de/pers/hc/l/Li:Tao">Tao Li</a>:<br /><b>Bridging the Semantic Gaps of GPU Acceleration for Scale-out CNN-based Big Data Processing: Think Big, See Small.</b> 315-326<br /><small><a href="http://doi.acm.org/10.1145/2967938.2967944"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/IEEEpact/SongHXLCYL16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/IEEEpact/SongHXLCYL16.xml">XML</a></small></small></li>
<li id="ChughVPB16"><a href="http://dblp.uni-trier.de/pers/hc/c/Chugh:Nitin">Nitin Chugh</a>, <a href="http://dblp.uni-trier.de/pers/hc/v/Vasista:Vinay">Vinay Vasista</a>, <a href="http://dblp.uni-trier.de/pers/hc/p/Purini:Suresh">Suresh Purini</a>, <a href="http://dblp.uni-trier.de/pers/hc/b/Bondhugula:Uday">Uday Bondhugula</a>:<br /><b>A DSL Compiler for Accelerating Image Processing Pipelines on FPGAs.</b> 327-338<br /><small><a href="http://doi.acm.org/10.1145/2967938.2967969"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/IEEEpact/ChughVPB16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/IEEEpact/ChughVPB16.xml">XML</a></small></small></li>
<li id="KimJKS16"><a href="http://dblp.uni-trier.de/pers/hc/k/Kim:Gwangsun">Gwangsun Kim</a>, <a href="http://dblp.uni-trier.de/pers/hc/j/Jeong:Jiyun">Jiyun Jeong</a>, <a href="http://dblp.uni-trier.de/pers/hc/k/Kim:John">John Kim</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Stephenson:Mark">Mark Stephenson</a>:<br /><b>Automatically Exploiting Implicit Pipeline Parallelism from Multiple Dependent Kernels for GPUs.</b> 341-352<br /><small><a href="http://doi.acm.org/10.1145/2967938.2967952"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/IEEEpact/KimJKS16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/IEEEpact/KimJKS16.xml">XML</a></small></small></li>
<li id="WangWHTS16"><a href="http://dblp.uni-trier.de/pers/hc/w/Wang:Yipeng">Yipeng Wang</a>, <a href="http://dblp.uni-trier.de/pers/hc/w/Wang:Ren">Ren Wang</a>, <a href="http://dblp.uni-trier.de/pers/hc/h/Herdrich:Andrew">Andrew Herdrich</a>, <a href="http://dblp.uni-trier.de/pers/hc/t/Tsai:James">James Tsai</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Solihin:Yan">Yan Solihin</a>:<br /><b>CAF: Core to Core Communication Acceleration Framework.</b> 351-362<br /><small><a href="http://doi.acm.org/10.1145/2967938.2967954"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/IEEEpact/WangWHTS16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/IEEEpact/WangWHTS16.xml">XML</a></small></small></li>
</ul>



<h2>Session 8B:
System Optimization II</h2>
 

<ul>
<li id="AndersonG16"><a href="http://dblp.uni-trier.de/pers/hc/a/Anderson:Andrew">Andrew Anderson</a>, <a href="http://dblp.uni-trier.de/pers/hc/g/Gregg:David">David Gregg</a>:<br /><b>Vectorization of Multibyte Floating Point Data Formats.</b> 363-372<br /><small><a href="http://doi.acm.org/10.1145/2967938.2967966"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/IEEEpact/AndersonG16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/IEEEpact/AndersonG16.xml">XML</a></small></small></li>
<li id="PanneerselvamS16"><a href="http://dblp.uni-trier.de/pers/hc/p/Panneerselvam:Sankaralingam">Sankaralingam Panneerselvam</a>, <a href="http://dblp.uni-trier.de/pers/hc/s/Swift:Michael_M=">Michael M. Swift</a>:<br /><b>Rinnegan: Efficient Resource Use in Heterogeneous Architectures.</b> 373-386<br /><small><a href="http://doi.acm.org/10.1145/2967938.2967964"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/IEEEpact/PanneerselvamS16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/IEEEpact/PanneerselvamS16.xml">XML</a></small></small></li>
<li id="JiaXCZZLH16"><a href="http://dblp.uni-trier.de/pers/hc/j/Jia:Zhen">Zhen Jia</a>, <a href="http://dblp.uni-trier.de/pers/hc/x/Xue:Chao">Chao Xue</a>, <a href="http://dblp.uni-trier.de/pers/hc/c/Chen:Guancheng">Guancheng Chen</a>, <a href="http://dblp.uni-trier.de/pers/hc/z/Zhan:Jianfeng">Jianfeng Zhan</a>, <a href="http://dblp.uni-trier.de/pers/hc/z/Zhang:Lixin">Lixin Zhang</a>, <a href="http://dblp.uni-trier.de/pers/hc/l/Lin:Yonghua">Yonghua Lin</a>, <a href="http://dblp.uni-trier.de/pers/hc/h/Hofstee:Peter">Peter Hofstee</a>:<br /><b>Auto-tuning Spark Big Data Workloads on POWER8: Prediction-Based Dynamic SMT Threading.</b> 387-400<br /><small><a href="http://doi.acm.org/10.1145/2967938.2967957"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/IEEEpact/JiaXCZZLH16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/IEEEpact/JiaXCZZLH16.xml">XML</a></small></small></li>
<li id="LitzBC16"><a href="http://dblp.uni-trier.de/pers/hc/l/Litz:Heiner">Heiner Litz</a>, <a href="http://dblp.uni-trier.de/pers/hc/b/Braun:Benjamin">Benjamin Braun</a>, <a href="http://dblp.uni-trier.de/pers/hc/c/Cheriton:David_R=">David R. Cheriton</a>:<br /><b>EXCITE-VM: Extending the Virtual Memory System to Support Snapshot Isolation Transactions.</b> 401-412<br /><small><a href="http://doi.acm.org/10.1145/2967938.2967955"><i>Electronic Edition</i></a> <small><a href="http://dblp.uni-trier.de/rec/bib/conf/IEEEpact/LitzBC16.bib">BibTeX</a></small> <small><a href="http://dblp.uni-trier.de/rec/xml/conf/IEEEpact/LitzBC16.xml">XML</a></small></small></li>
</ul>



<h2>Poster Presentations</h2>
 

<ul>
</ul>



<h2>Student Research Poster Presentations</h2>
 

<ul>
</ul>


<div class="footer"><a href="http://dblp.uni-trier.de">Home</a> | <a href="http://dblp.uni-trier.de/db/conf/">Conferences</a> | <a href="http://dblp.uni-trier.de/db/journals/">Journals</a> | <a href="http://dblp.uni-trier.de/db/series/">Series</a> | <a href="http://dblp.uni-trier.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.uni-trier.de/search">DBLP</a></div>

<small>Last update 2016-09-14 21:17 CEST by the <a href="http://dblp.uni-trier.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.uni-trier.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.uni-trier.de/db/copyright">legal information page</a></small></body></html>
