
 vlib rtl_work
 vmap work rtl_work

 vmap work rtl_work 

 vcom -93 -work work {../../seq_mult.vhd}

vsim work.seq_mult(sharing_arch)

add wave -position end  sim:/seq_mult/clk
add wave -position end  sim:/seq_mult/reset
add wave -position end  sim:/seq_mult/start
add wave -position end  sim:/seq_mult/a_in
add wave -position end  sim:/seq_mult/b_in
add wave -position end  sim:/seq_mult/r
add wave -position end  sim:/seq_mult/state_reg
add wave -position end  sim:/seq_mult/state_next
#add wave -position end  sim:/seq_mult/a_is_0
#add wave -position end  sim:/seq_mult/b_is_0
#add wave -position end  sim:/seq_mult/count_0
add wave -position end  sim:/seq_mult/a_reg
add wave -position end  sim:/seq_mult/a_next
add wave -position end  sim:/seq_mult/n_reg
add wave -position end  sim:/seq_mult/n_next
add wave -position end  sim:/seq_mult/r_reg
add wave -position end  sim:/seq_mult/r_next
#add wave -position end  sim:/seq_mult/adder_out
#add wave -position end  sim:/seq_mult/sub_out
add wave -position end  sim:/seq_mult/ready
force -freeze sim:/seq_mult/clk 1 0, 0 {50 ps} -r 100

#2 x 31
force -freeze sim:/seq_mult/reset 1 0
force -freeze sim:/seq_mult/start 0 0
force -freeze sim:/seq_mult/a_in 00011111 0
force -freeze sim:/seq_mult/b_in 00000010 0
run
force -freeze sim:/seq_mult/start 1 0
force -freeze sim:/seq_mult/reset 0 0
run 300
force -freeze sim:/seq_mult/start 0 0
run 500

#31 x 2
force -freeze sim:/seq_mult/start 0 0
force -freeze sim:/seq_mult/a_in 00000010 0
force -freeze sim:/seq_mult/b_in 00011111 0
run
force -freeze sim:/seq_mult/start 1 0
run 300
force -freeze sim:/seq_mult/start 0 0
run 3900


#9 x 31
force -freeze sim:/seq_mult/a_in 00001001 0
force -freeze sim:/seq_mult/b_in 00011111 0
force -freeze sim:/seq_mult/start 1 0
run 300
force -freeze sim:/seq_mult/start 0 0
run 3200


#31 x 9
force -freeze sim:/seq_mult/a_in 00011111 0
force -freeze sim:/seq_mult/b_in 00001001 0
force -freeze sim:/seq_mult/start 1 0
run 300
force -freeze sim:/seq_mult/start 0 0
run 2200






