
LoRa_v0.6_Modem.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00018f98  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00018f98  00018f98  00028f98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000008c  20000000  00018fa0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .lpram        00000000  30000000  30000000  0003008c  2**0
                  CONTENTS
  4 .bss          0000344c  20000090  00019030  0003008c  2**3
                  ALLOC
  5 .stack        00002004  200034dc  0001c47c  0003008c  2**0
                  ALLOC
  6 .ARM.attributes 00000028  00000000  00000000  0003008c  2**0
                  CONTENTS, READONLY
  7 .comment      0000008c  00000000  00000000  000300b4  2**0
                  CONTENTS, READONLY
  8 .debug_info   00098588  00000000  00000000  00030140  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000d95a  00000000  00000000  000c86c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0001df02  00000000  00000000  000d6022  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00001978  00000000  00000000  000f3f24  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00002560  00000000  00000000  000f589c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001bfdd  00000000  00000000  000f7dfc  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00036064  00000000  00000000  00113dd9  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000b5e29  00000000  00000000  00149e3d  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00005230  00000000  00000000  001ffc68  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	e0 54 00 20 89 70 00 00 85 70 00 00 85 70 00 00     .T. .p...p...p..
	...
      2c:	85 70 00 00 00 00 00 00 00 00 00 00 85 70 00 00     .p...........p..
      3c:	85 70 00 00 85 70 00 00 85 70 00 00 3d 4d 00 00     .p...p...p..=M..
      4c:	71 48 00 00 85 70 00 00 85 70 00 00 85 70 00 00     qH...p...p...p..
      5c:	85 70 00 00 15 58 00 00 25 58 00 00 35 58 00 00     .p...X..%X..5X..
      6c:	45 58 00 00 55 58 00 00 65 58 00 00 85 70 00 00     EX..UX..eX...p..
      7c:	85 70 00 00 85 70 00 00 59 6c 00 00 69 6c 00 00     .p...p..Yl..il..
      8c:	85 70 00 00 85 70 00 00 79 6c 00 00 85 70 00 00     .p...p..yl...p..
      9c:	85 70 00 00 85 70 00 00 85 70 00 00 e9 47 00 00     .p...p...p...G..
      ac:	85 70 00 00 00 00 00 00 00 00 00 00 00 00 00 00     .p..............
	...

00000400 <__d_nv_mem_start>:
     400:	ffffffff 	.word	0xffffffff
     404:	ffffffff 	.word	0xffffffff
     408:	ffffffff 	.word	0xffffffff
     40c:	ffffffff 	.word	0xffffffff
     410:	ffffffff 	.word	0xffffffff
     414:	ffffffff 	.word	0xffffffff
     418:	ffffffff 	.word	0xffffffff
     41c:	ffffffff 	.word	0xffffffff
     420:	ffffffff 	.word	0xffffffff
     424:	ffffffff 	.word	0xffffffff
     428:	ffffffff 	.word	0xffffffff
     42c:	ffffffff 	.word	0xffffffff
     430:	ffffffff 	.word	0xffffffff
     434:	ffffffff 	.word	0xffffffff
     438:	ffffffff 	.word	0xffffffff
     43c:	ffffffff 	.word	0xffffffff
     440:	ffffffff 	.word	0xffffffff
     444:	ffffffff 	.word	0xffffffff
     448:	ffffffff 	.word	0xffffffff
     44c:	ffffffff 	.word	0xffffffff
     450:	ffffffff 	.word	0xffffffff
     454:	ffffffff 	.word	0xffffffff
     458:	ffffffff 	.word	0xffffffff
     45c:	ffffffff 	.word	0xffffffff
     460:	ffffffff 	.word	0xffffffff
     464:	ffffffff 	.word	0xffffffff
     468:	ffffffff 	.word	0xffffffff
     46c:	ffffffff 	.word	0xffffffff
     470:	ffffffff 	.word	0xffffffff
     474:	ffffffff 	.word	0xffffffff
     478:	ffffffff 	.word	0xffffffff
     47c:	ffffffff 	.word	0xffffffff
     480:	ffffffff 	.word	0xffffffff
     484:	ffffffff 	.word	0xffffffff
     488:	ffffffff 	.word	0xffffffff
     48c:	ffffffff 	.word	0xffffffff
     490:	ffffffff 	.word	0xffffffff
     494:	ffffffff 	.word	0xffffffff
     498:	ffffffff 	.word	0xffffffff
     49c:	ffffffff 	.word	0xffffffff
     4a0:	ffffffff 	.word	0xffffffff
     4a4:	ffffffff 	.word	0xffffffff
     4a8:	ffffffff 	.word	0xffffffff
     4ac:	ffffffff 	.word	0xffffffff
     4b0:	ffffffff 	.word	0xffffffff
     4b4:	ffffffff 	.word	0xffffffff
     4b8:	ffffffff 	.word	0xffffffff
     4bc:	ffffffff 	.word	0xffffffff
     4c0:	ffffffff 	.word	0xffffffff
     4c4:	ffffffff 	.word	0xffffffff
     4c8:	ffffffff 	.word	0xffffffff
     4cc:	ffffffff 	.word	0xffffffff
     4d0:	ffffffff 	.word	0xffffffff
     4d4:	ffffffff 	.word	0xffffffff
     4d8:	ffffffff 	.word	0xffffffff
     4dc:	ffffffff 	.word	0xffffffff
     4e0:	ffffffff 	.word	0xffffffff
     4e4:	ffffffff 	.word	0xffffffff
     4e8:	ffffffff 	.word	0xffffffff
     4ec:	ffffffff 	.word	0xffffffff
     4f0:	ffffffff 	.word	0xffffffff
     4f4:	ffffffff 	.word	0xffffffff
     4f8:	ffffffff 	.word	0xffffffff
     4fc:	ffffffff 	.word	0xffffffff
     500:	ffffffff 	.word	0xffffffff
     504:	ffffffff 	.word	0xffffffff
     508:	ffffffff 	.word	0xffffffff
     50c:	ffffffff 	.word	0xffffffff
     510:	ffffffff 	.word	0xffffffff
     514:	ffffffff 	.word	0xffffffff
     518:	ffffffff 	.word	0xffffffff
     51c:	ffffffff 	.word	0xffffffff
     520:	ffffffff 	.word	0xffffffff
     524:	ffffffff 	.word	0xffffffff
     528:	ffffffff 	.word	0xffffffff
     52c:	ffffffff 	.word	0xffffffff
     530:	ffffffff 	.word	0xffffffff
     534:	ffffffff 	.word	0xffffffff
     538:	ffffffff 	.word	0xffffffff
     53c:	ffffffff 	.word	0xffffffff
     540:	ffffffff 	.word	0xffffffff
     544:	ffffffff 	.word	0xffffffff
     548:	ffffffff 	.word	0xffffffff
     54c:	ffffffff 	.word	0xffffffff
     550:	ffffffff 	.word	0xffffffff
     554:	ffffffff 	.word	0xffffffff
     558:	ffffffff 	.word	0xffffffff
     55c:	ffffffff 	.word	0xffffffff
     560:	ffffffff 	.word	0xffffffff
     564:	ffffffff 	.word	0xffffffff
     568:	ffffffff 	.word	0xffffffff
     56c:	ffffffff 	.word	0xffffffff
     570:	ffffffff 	.word	0xffffffff
     574:	ffffffff 	.word	0xffffffff
     578:	ffffffff 	.word	0xffffffff
     57c:	ffffffff 	.word	0xffffffff
     580:	ffffffff 	.word	0xffffffff
     584:	ffffffff 	.word	0xffffffff
     588:	ffffffff 	.word	0xffffffff
     58c:	ffffffff 	.word	0xffffffff
     590:	ffffffff 	.word	0xffffffff
     594:	ffffffff 	.word	0xffffffff
     598:	ffffffff 	.word	0xffffffff
     59c:	ffffffff 	.word	0xffffffff
     5a0:	ffffffff 	.word	0xffffffff
     5a4:	ffffffff 	.word	0xffffffff
     5a8:	ffffffff 	.word	0xffffffff
     5ac:	ffffffff 	.word	0xffffffff
     5b0:	ffffffff 	.word	0xffffffff
     5b4:	ffffffff 	.word	0xffffffff
     5b8:	ffffffff 	.word	0xffffffff
     5bc:	ffffffff 	.word	0xffffffff
     5c0:	ffffffff 	.word	0xffffffff
     5c4:	ffffffff 	.word	0xffffffff
     5c8:	ffffffff 	.word	0xffffffff
     5cc:	ffffffff 	.word	0xffffffff
     5d0:	ffffffff 	.word	0xffffffff
     5d4:	ffffffff 	.word	0xffffffff
     5d8:	ffffffff 	.word	0xffffffff
     5dc:	ffffffff 	.word	0xffffffff
     5e0:	ffffffff 	.word	0xffffffff
     5e4:	ffffffff 	.word	0xffffffff
     5e8:	ffffffff 	.word	0xffffffff
     5ec:	ffffffff 	.word	0xffffffff
     5f0:	ffffffff 	.word	0xffffffff
     5f4:	ffffffff 	.word	0xffffffff
     5f8:	ffffffff 	.word	0xffffffff
     5fc:	ffffffff 	.word	0xffffffff
     600:	ffffffff 	.word	0xffffffff
     604:	ffffffff 	.word	0xffffffff
     608:	ffffffff 	.word	0xffffffff
     60c:	ffffffff 	.word	0xffffffff
     610:	ffffffff 	.word	0xffffffff
     614:	ffffffff 	.word	0xffffffff
     618:	ffffffff 	.word	0xffffffff
     61c:	ffffffff 	.word	0xffffffff
     620:	ffffffff 	.word	0xffffffff
     624:	ffffffff 	.word	0xffffffff
     628:	ffffffff 	.word	0xffffffff
     62c:	ffffffff 	.word	0xffffffff
     630:	ffffffff 	.word	0xffffffff
     634:	ffffffff 	.word	0xffffffff
     638:	ffffffff 	.word	0xffffffff
     63c:	ffffffff 	.word	0xffffffff
     640:	ffffffff 	.word	0xffffffff
     644:	ffffffff 	.word	0xffffffff
     648:	ffffffff 	.word	0xffffffff
     64c:	ffffffff 	.word	0xffffffff
     650:	ffffffff 	.word	0xffffffff
     654:	ffffffff 	.word	0xffffffff
     658:	ffffffff 	.word	0xffffffff
     65c:	ffffffff 	.word	0xffffffff
     660:	ffffffff 	.word	0xffffffff
     664:	ffffffff 	.word	0xffffffff
     668:	ffffffff 	.word	0xffffffff
     66c:	ffffffff 	.word	0xffffffff
     670:	ffffffff 	.word	0xffffffff
     674:	ffffffff 	.word	0xffffffff
     678:	ffffffff 	.word	0xffffffff
     67c:	ffffffff 	.word	0xffffffff
     680:	ffffffff 	.word	0xffffffff
     684:	ffffffff 	.word	0xffffffff
     688:	ffffffff 	.word	0xffffffff
     68c:	ffffffff 	.word	0xffffffff
     690:	ffffffff 	.word	0xffffffff
     694:	ffffffff 	.word	0xffffffff
     698:	ffffffff 	.word	0xffffffff
     69c:	ffffffff 	.word	0xffffffff
     6a0:	ffffffff 	.word	0xffffffff
     6a4:	ffffffff 	.word	0xffffffff
     6a8:	ffffffff 	.word	0xffffffff
     6ac:	ffffffff 	.word	0xffffffff
     6b0:	ffffffff 	.word	0xffffffff
     6b4:	ffffffff 	.word	0xffffffff
     6b8:	ffffffff 	.word	0xffffffff
     6bc:	ffffffff 	.word	0xffffffff
     6c0:	ffffffff 	.word	0xffffffff
     6c4:	ffffffff 	.word	0xffffffff
     6c8:	ffffffff 	.word	0xffffffff
     6cc:	ffffffff 	.word	0xffffffff
     6d0:	ffffffff 	.word	0xffffffff
     6d4:	ffffffff 	.word	0xffffffff
     6d8:	ffffffff 	.word	0xffffffff
     6dc:	ffffffff 	.word	0xffffffff
     6e0:	ffffffff 	.word	0xffffffff
     6e4:	ffffffff 	.word	0xffffffff
     6e8:	ffffffff 	.word	0xffffffff
     6ec:	ffffffff 	.word	0xffffffff
     6f0:	ffffffff 	.word	0xffffffff
     6f4:	ffffffff 	.word	0xffffffff
     6f8:	ffffffff 	.word	0xffffffff
     6fc:	ffffffff 	.word	0xffffffff
     700:	ffffffff 	.word	0xffffffff
     704:	ffffffff 	.word	0xffffffff
     708:	ffffffff 	.word	0xffffffff
     70c:	ffffffff 	.word	0xffffffff
     710:	ffffffff 	.word	0xffffffff
     714:	ffffffff 	.word	0xffffffff
     718:	ffffffff 	.word	0xffffffff
     71c:	ffffffff 	.word	0xffffffff
     720:	ffffffff 	.word	0xffffffff
     724:	ffffffff 	.word	0xffffffff
     728:	ffffffff 	.word	0xffffffff
     72c:	ffffffff 	.word	0xffffffff
     730:	ffffffff 	.word	0xffffffff
     734:	ffffffff 	.word	0xffffffff
     738:	ffffffff 	.word	0xffffffff
     73c:	ffffffff 	.word	0xffffffff
     740:	ffffffff 	.word	0xffffffff
     744:	ffffffff 	.word	0xffffffff
     748:	ffffffff 	.word	0xffffffff
     74c:	ffffffff 	.word	0xffffffff
     750:	ffffffff 	.word	0xffffffff
     754:	ffffffff 	.word	0xffffffff
     758:	ffffffff 	.word	0xffffffff
     75c:	ffffffff 	.word	0xffffffff
     760:	ffffffff 	.word	0xffffffff
     764:	ffffffff 	.word	0xffffffff
     768:	ffffffff 	.word	0xffffffff
     76c:	ffffffff 	.word	0xffffffff
     770:	ffffffff 	.word	0xffffffff
     774:	ffffffff 	.word	0xffffffff
     778:	ffffffff 	.word	0xffffffff
     77c:	ffffffff 	.word	0xffffffff
     780:	ffffffff 	.word	0xffffffff
     784:	ffffffff 	.word	0xffffffff
     788:	ffffffff 	.word	0xffffffff
     78c:	ffffffff 	.word	0xffffffff
     790:	ffffffff 	.word	0xffffffff
     794:	ffffffff 	.word	0xffffffff
     798:	ffffffff 	.word	0xffffffff
     79c:	ffffffff 	.word	0xffffffff
     7a0:	ffffffff 	.word	0xffffffff
     7a4:	ffffffff 	.word	0xffffffff
     7a8:	ffffffff 	.word	0xffffffff
     7ac:	ffffffff 	.word	0xffffffff
     7b0:	ffffffff 	.word	0xffffffff
     7b4:	ffffffff 	.word	0xffffffff
     7b8:	ffffffff 	.word	0xffffffff
     7bc:	ffffffff 	.word	0xffffffff
     7c0:	ffffffff 	.word	0xffffffff
     7c4:	ffffffff 	.word	0xffffffff
     7c8:	ffffffff 	.word	0xffffffff
     7cc:	ffffffff 	.word	0xffffffff
     7d0:	ffffffff 	.word	0xffffffff
     7d4:	ffffffff 	.word	0xffffffff
     7d8:	ffffffff 	.word	0xffffffff
     7dc:	ffffffff 	.word	0xffffffff
     7e0:	ffffffff 	.word	0xffffffff
     7e4:	ffffffff 	.word	0xffffffff
     7e8:	ffffffff 	.word	0xffffffff
     7ec:	ffffffff 	.word	0xffffffff
     7f0:	ffffffff 	.word	0xffffffff
     7f4:	ffffffff 	.word	0xffffffff
     7f8:	ffffffff 	.word	0xffffffff
     7fc:	ffffffff 	.word	0xffffffff
     800:	ffffffff 	.word	0xffffffff
     804:	ffffffff 	.word	0xffffffff
     808:	ffffffff 	.word	0xffffffff
     80c:	ffffffff 	.word	0xffffffff
     810:	ffffffff 	.word	0xffffffff
     814:	ffffffff 	.word	0xffffffff
     818:	ffffffff 	.word	0xffffffff
     81c:	ffffffff 	.word	0xffffffff
     820:	ffffffff 	.word	0xffffffff
     824:	ffffffff 	.word	0xffffffff
     828:	ffffffff 	.word	0xffffffff
     82c:	ffffffff 	.word	0xffffffff
     830:	ffffffff 	.word	0xffffffff
     834:	ffffffff 	.word	0xffffffff
     838:	ffffffff 	.word	0xffffffff
     83c:	ffffffff 	.word	0xffffffff
     840:	ffffffff 	.word	0xffffffff
     844:	ffffffff 	.word	0xffffffff
     848:	ffffffff 	.word	0xffffffff
     84c:	ffffffff 	.word	0xffffffff
     850:	ffffffff 	.word	0xffffffff
     854:	ffffffff 	.word	0xffffffff
     858:	ffffffff 	.word	0xffffffff
     85c:	ffffffff 	.word	0xffffffff
     860:	ffffffff 	.word	0xffffffff
     864:	ffffffff 	.word	0xffffffff
     868:	ffffffff 	.word	0xffffffff
     86c:	ffffffff 	.word	0xffffffff
     870:	ffffffff 	.word	0xffffffff
     874:	ffffffff 	.word	0xffffffff
     878:	ffffffff 	.word	0xffffffff
     87c:	ffffffff 	.word	0xffffffff
     880:	ffffffff 	.word	0xffffffff
     884:	ffffffff 	.word	0xffffffff
     888:	ffffffff 	.word	0xffffffff
     88c:	ffffffff 	.word	0xffffffff
     890:	ffffffff 	.word	0xffffffff
     894:	ffffffff 	.word	0xffffffff
     898:	ffffffff 	.word	0xffffffff
     89c:	ffffffff 	.word	0xffffffff
     8a0:	ffffffff 	.word	0xffffffff
     8a4:	ffffffff 	.word	0xffffffff
     8a8:	ffffffff 	.word	0xffffffff
     8ac:	ffffffff 	.word	0xffffffff
     8b0:	ffffffff 	.word	0xffffffff
     8b4:	ffffffff 	.word	0xffffffff
     8b8:	ffffffff 	.word	0xffffffff
     8bc:	ffffffff 	.word	0xffffffff
     8c0:	ffffffff 	.word	0xffffffff
     8c4:	ffffffff 	.word	0xffffffff
     8c8:	ffffffff 	.word	0xffffffff
     8cc:	ffffffff 	.word	0xffffffff
     8d0:	ffffffff 	.word	0xffffffff
     8d4:	ffffffff 	.word	0xffffffff
     8d8:	ffffffff 	.word	0xffffffff
     8dc:	ffffffff 	.word	0xffffffff
     8e0:	ffffffff 	.word	0xffffffff
     8e4:	ffffffff 	.word	0xffffffff
     8e8:	ffffffff 	.word	0xffffffff
     8ec:	ffffffff 	.word	0xffffffff
     8f0:	ffffffff 	.word	0xffffffff
     8f4:	ffffffff 	.word	0xffffffff
     8f8:	ffffffff 	.word	0xffffffff
     8fc:	ffffffff 	.word	0xffffffff
     900:	ffffffff 	.word	0xffffffff
     904:	ffffffff 	.word	0xffffffff
     908:	ffffffff 	.word	0xffffffff
     90c:	ffffffff 	.word	0xffffffff
     910:	ffffffff 	.word	0xffffffff
     914:	ffffffff 	.word	0xffffffff
     918:	ffffffff 	.word	0xffffffff
     91c:	ffffffff 	.word	0xffffffff
     920:	ffffffff 	.word	0xffffffff
     924:	ffffffff 	.word	0xffffffff
     928:	ffffffff 	.word	0xffffffff
     92c:	ffffffff 	.word	0xffffffff
     930:	ffffffff 	.word	0xffffffff
     934:	ffffffff 	.word	0xffffffff
     938:	ffffffff 	.word	0xffffffff
     93c:	ffffffff 	.word	0xffffffff
     940:	ffffffff 	.word	0xffffffff
     944:	ffffffff 	.word	0xffffffff
     948:	ffffffff 	.word	0xffffffff
     94c:	ffffffff 	.word	0xffffffff
     950:	ffffffff 	.word	0xffffffff
     954:	ffffffff 	.word	0xffffffff
     958:	ffffffff 	.word	0xffffffff
     95c:	ffffffff 	.word	0xffffffff
     960:	ffffffff 	.word	0xffffffff
     964:	ffffffff 	.word	0xffffffff
     968:	ffffffff 	.word	0xffffffff
     96c:	ffffffff 	.word	0xffffffff
     970:	ffffffff 	.word	0xffffffff
     974:	ffffffff 	.word	0xffffffff
     978:	ffffffff 	.word	0xffffffff
     97c:	ffffffff 	.word	0xffffffff
     980:	ffffffff 	.word	0xffffffff
     984:	ffffffff 	.word	0xffffffff
     988:	ffffffff 	.word	0xffffffff
     98c:	ffffffff 	.word	0xffffffff
     990:	ffffffff 	.word	0xffffffff
     994:	ffffffff 	.word	0xffffffff
     998:	ffffffff 	.word	0xffffffff
     99c:	ffffffff 	.word	0xffffffff
     9a0:	ffffffff 	.word	0xffffffff
     9a4:	ffffffff 	.word	0xffffffff
     9a8:	ffffffff 	.word	0xffffffff
     9ac:	ffffffff 	.word	0xffffffff
     9b0:	ffffffff 	.word	0xffffffff
     9b4:	ffffffff 	.word	0xffffffff
     9b8:	ffffffff 	.word	0xffffffff
     9bc:	ffffffff 	.word	0xffffffff
     9c0:	ffffffff 	.word	0xffffffff
     9c4:	ffffffff 	.word	0xffffffff
     9c8:	ffffffff 	.word	0xffffffff
     9cc:	ffffffff 	.word	0xffffffff
     9d0:	ffffffff 	.word	0xffffffff
     9d4:	ffffffff 	.word	0xffffffff
     9d8:	ffffffff 	.word	0xffffffff
     9dc:	ffffffff 	.word	0xffffffff
     9e0:	ffffffff 	.word	0xffffffff
     9e4:	ffffffff 	.word	0xffffffff
     9e8:	ffffffff 	.word	0xffffffff
     9ec:	ffffffff 	.word	0xffffffff
     9f0:	ffffffff 	.word	0xffffffff
     9f4:	ffffffff 	.word	0xffffffff
     9f8:	ffffffff 	.word	0xffffffff
     9fc:	ffffffff 	.word	0xffffffff
     a00:	ffffffff 	.word	0xffffffff
     a04:	ffffffff 	.word	0xffffffff
     a08:	ffffffff 	.word	0xffffffff
     a0c:	ffffffff 	.word	0xffffffff
     a10:	ffffffff 	.word	0xffffffff
     a14:	ffffffff 	.word	0xffffffff
     a18:	ffffffff 	.word	0xffffffff
     a1c:	ffffffff 	.word	0xffffffff
     a20:	ffffffff 	.word	0xffffffff
     a24:	ffffffff 	.word	0xffffffff
     a28:	ffffffff 	.word	0xffffffff
     a2c:	ffffffff 	.word	0xffffffff
     a30:	ffffffff 	.word	0xffffffff
     a34:	ffffffff 	.word	0xffffffff
     a38:	ffffffff 	.word	0xffffffff
     a3c:	ffffffff 	.word	0xffffffff
     a40:	ffffffff 	.word	0xffffffff
     a44:	ffffffff 	.word	0xffffffff
     a48:	ffffffff 	.word	0xffffffff
     a4c:	ffffffff 	.word	0xffffffff
     a50:	ffffffff 	.word	0xffffffff
     a54:	ffffffff 	.word	0xffffffff
     a58:	ffffffff 	.word	0xffffffff
     a5c:	ffffffff 	.word	0xffffffff
     a60:	ffffffff 	.word	0xffffffff
     a64:	ffffffff 	.word	0xffffffff
     a68:	ffffffff 	.word	0xffffffff
     a6c:	ffffffff 	.word	0xffffffff
     a70:	ffffffff 	.word	0xffffffff
     a74:	ffffffff 	.word	0xffffffff
     a78:	ffffffff 	.word	0xffffffff
     a7c:	ffffffff 	.word	0xffffffff
     a80:	ffffffff 	.word	0xffffffff
     a84:	ffffffff 	.word	0xffffffff
     a88:	ffffffff 	.word	0xffffffff
     a8c:	ffffffff 	.word	0xffffffff
     a90:	ffffffff 	.word	0xffffffff
     a94:	ffffffff 	.word	0xffffffff
     a98:	ffffffff 	.word	0xffffffff
     a9c:	ffffffff 	.word	0xffffffff
     aa0:	ffffffff 	.word	0xffffffff
     aa4:	ffffffff 	.word	0xffffffff
     aa8:	ffffffff 	.word	0xffffffff
     aac:	ffffffff 	.word	0xffffffff
     ab0:	ffffffff 	.word	0xffffffff
     ab4:	ffffffff 	.word	0xffffffff
     ab8:	ffffffff 	.word	0xffffffff
     abc:	ffffffff 	.word	0xffffffff
     ac0:	ffffffff 	.word	0xffffffff
     ac4:	ffffffff 	.word	0xffffffff
     ac8:	ffffffff 	.word	0xffffffff
     acc:	ffffffff 	.word	0xffffffff
     ad0:	ffffffff 	.word	0xffffffff
     ad4:	ffffffff 	.word	0xffffffff
     ad8:	ffffffff 	.word	0xffffffff
     adc:	ffffffff 	.word	0xffffffff
     ae0:	ffffffff 	.word	0xffffffff
     ae4:	ffffffff 	.word	0xffffffff
     ae8:	ffffffff 	.word	0xffffffff
     aec:	ffffffff 	.word	0xffffffff
     af0:	ffffffff 	.word	0xffffffff
     af4:	ffffffff 	.word	0xffffffff
     af8:	ffffffff 	.word	0xffffffff
     afc:	ffffffff 	.word	0xffffffff
     b00:	ffffffff 	.word	0xffffffff
     b04:	ffffffff 	.word	0xffffffff
     b08:	ffffffff 	.word	0xffffffff
     b0c:	ffffffff 	.word	0xffffffff
     b10:	ffffffff 	.word	0xffffffff
     b14:	ffffffff 	.word	0xffffffff
     b18:	ffffffff 	.word	0xffffffff
     b1c:	ffffffff 	.word	0xffffffff
     b20:	ffffffff 	.word	0xffffffff
     b24:	ffffffff 	.word	0xffffffff
     b28:	ffffffff 	.word	0xffffffff
     b2c:	ffffffff 	.word	0xffffffff
     b30:	ffffffff 	.word	0xffffffff
     b34:	ffffffff 	.word	0xffffffff
     b38:	ffffffff 	.word	0xffffffff
     b3c:	ffffffff 	.word	0xffffffff
     b40:	ffffffff 	.word	0xffffffff
     b44:	ffffffff 	.word	0xffffffff
     b48:	ffffffff 	.word	0xffffffff
     b4c:	ffffffff 	.word	0xffffffff
     b50:	ffffffff 	.word	0xffffffff
     b54:	ffffffff 	.word	0xffffffff
     b58:	ffffffff 	.word	0xffffffff
     b5c:	ffffffff 	.word	0xffffffff
     b60:	ffffffff 	.word	0xffffffff
     b64:	ffffffff 	.word	0xffffffff
     b68:	ffffffff 	.word	0xffffffff
     b6c:	ffffffff 	.word	0xffffffff
     b70:	ffffffff 	.word	0xffffffff
     b74:	ffffffff 	.word	0xffffffff
     b78:	ffffffff 	.word	0xffffffff
     b7c:	ffffffff 	.word	0xffffffff
     b80:	ffffffff 	.word	0xffffffff
     b84:	ffffffff 	.word	0xffffffff
     b88:	ffffffff 	.word	0xffffffff
     b8c:	ffffffff 	.word	0xffffffff
     b90:	ffffffff 	.word	0xffffffff
     b94:	ffffffff 	.word	0xffffffff
     b98:	ffffffff 	.word	0xffffffff
     b9c:	ffffffff 	.word	0xffffffff
     ba0:	ffffffff 	.word	0xffffffff
     ba4:	ffffffff 	.word	0xffffffff
     ba8:	ffffffff 	.word	0xffffffff
     bac:	ffffffff 	.word	0xffffffff
     bb0:	ffffffff 	.word	0xffffffff
     bb4:	ffffffff 	.word	0xffffffff
     bb8:	ffffffff 	.word	0xffffffff
     bbc:	ffffffff 	.word	0xffffffff
     bc0:	ffffffff 	.word	0xffffffff
     bc4:	ffffffff 	.word	0xffffffff
     bc8:	ffffffff 	.word	0xffffffff
     bcc:	ffffffff 	.word	0xffffffff
     bd0:	ffffffff 	.word	0xffffffff
     bd4:	ffffffff 	.word	0xffffffff
     bd8:	ffffffff 	.word	0xffffffff
     bdc:	ffffffff 	.word	0xffffffff
     be0:	ffffffff 	.word	0xffffffff
     be4:	ffffffff 	.word	0xffffffff
     be8:	ffffffff 	.word	0xffffffff
     bec:	ffffffff 	.word	0xffffffff
     bf0:	ffffffff 	.word	0xffffffff
     bf4:	ffffffff 	.word	0xffffffff
     bf8:	ffffffff 	.word	0xffffffff
     bfc:	ffffffff 	.word	0xffffffff
     c00:	ffffffff 	.word	0xffffffff
     c04:	ffffffff 	.word	0xffffffff
     c08:	ffffffff 	.word	0xffffffff
     c0c:	ffffffff 	.word	0xffffffff
     c10:	ffffffff 	.word	0xffffffff
     c14:	ffffffff 	.word	0xffffffff
     c18:	ffffffff 	.word	0xffffffff
     c1c:	ffffffff 	.word	0xffffffff
     c20:	ffffffff 	.word	0xffffffff
     c24:	ffffffff 	.word	0xffffffff
     c28:	ffffffff 	.word	0xffffffff
     c2c:	ffffffff 	.word	0xffffffff
     c30:	ffffffff 	.word	0xffffffff
     c34:	ffffffff 	.word	0xffffffff
     c38:	ffffffff 	.word	0xffffffff
     c3c:	ffffffff 	.word	0xffffffff
     c40:	ffffffff 	.word	0xffffffff
     c44:	ffffffff 	.word	0xffffffff
     c48:	ffffffff 	.word	0xffffffff
     c4c:	ffffffff 	.word	0xffffffff
     c50:	ffffffff 	.word	0xffffffff
     c54:	ffffffff 	.word	0xffffffff
     c58:	ffffffff 	.word	0xffffffff
     c5c:	ffffffff 	.word	0xffffffff
     c60:	ffffffff 	.word	0xffffffff
     c64:	ffffffff 	.word	0xffffffff
     c68:	ffffffff 	.word	0xffffffff
     c6c:	ffffffff 	.word	0xffffffff
     c70:	ffffffff 	.word	0xffffffff
     c74:	ffffffff 	.word	0xffffffff
     c78:	ffffffff 	.word	0xffffffff
     c7c:	ffffffff 	.word	0xffffffff
     c80:	ffffffff 	.word	0xffffffff
     c84:	ffffffff 	.word	0xffffffff
     c88:	ffffffff 	.word	0xffffffff
     c8c:	ffffffff 	.word	0xffffffff
     c90:	ffffffff 	.word	0xffffffff
     c94:	ffffffff 	.word	0xffffffff
     c98:	ffffffff 	.word	0xffffffff
     c9c:	ffffffff 	.word	0xffffffff
     ca0:	ffffffff 	.word	0xffffffff
     ca4:	ffffffff 	.word	0xffffffff
     ca8:	ffffffff 	.word	0xffffffff
     cac:	ffffffff 	.word	0xffffffff
     cb0:	ffffffff 	.word	0xffffffff
     cb4:	ffffffff 	.word	0xffffffff
     cb8:	ffffffff 	.word	0xffffffff
     cbc:	ffffffff 	.word	0xffffffff
     cc0:	ffffffff 	.word	0xffffffff
     cc4:	ffffffff 	.word	0xffffffff
     cc8:	ffffffff 	.word	0xffffffff
     ccc:	ffffffff 	.word	0xffffffff
     cd0:	ffffffff 	.word	0xffffffff
     cd4:	ffffffff 	.word	0xffffffff
     cd8:	ffffffff 	.word	0xffffffff
     cdc:	ffffffff 	.word	0xffffffff
     ce0:	ffffffff 	.word	0xffffffff
     ce4:	ffffffff 	.word	0xffffffff
     ce8:	ffffffff 	.word	0xffffffff
     cec:	ffffffff 	.word	0xffffffff
     cf0:	ffffffff 	.word	0xffffffff
     cf4:	ffffffff 	.word	0xffffffff
     cf8:	ffffffff 	.word	0xffffffff
     cfc:	ffffffff 	.word	0xffffffff
     d00:	ffffffff 	.word	0xffffffff
     d04:	ffffffff 	.word	0xffffffff
     d08:	ffffffff 	.word	0xffffffff
     d0c:	ffffffff 	.word	0xffffffff
     d10:	ffffffff 	.word	0xffffffff
     d14:	ffffffff 	.word	0xffffffff
     d18:	ffffffff 	.word	0xffffffff
     d1c:	ffffffff 	.word	0xffffffff
     d20:	ffffffff 	.word	0xffffffff
     d24:	ffffffff 	.word	0xffffffff
     d28:	ffffffff 	.word	0xffffffff
     d2c:	ffffffff 	.word	0xffffffff
     d30:	ffffffff 	.word	0xffffffff
     d34:	ffffffff 	.word	0xffffffff
     d38:	ffffffff 	.word	0xffffffff
     d3c:	ffffffff 	.word	0xffffffff
     d40:	ffffffff 	.word	0xffffffff
     d44:	ffffffff 	.word	0xffffffff
     d48:	ffffffff 	.word	0xffffffff
     d4c:	ffffffff 	.word	0xffffffff
     d50:	ffffffff 	.word	0xffffffff
     d54:	ffffffff 	.word	0xffffffff
     d58:	ffffffff 	.word	0xffffffff
     d5c:	ffffffff 	.word	0xffffffff
     d60:	ffffffff 	.word	0xffffffff
     d64:	ffffffff 	.word	0xffffffff
     d68:	ffffffff 	.word	0xffffffff
     d6c:	ffffffff 	.word	0xffffffff
     d70:	ffffffff 	.word	0xffffffff
     d74:	ffffffff 	.word	0xffffffff
     d78:	ffffffff 	.word	0xffffffff
     d7c:	ffffffff 	.word	0xffffffff
     d80:	ffffffff 	.word	0xffffffff
     d84:	ffffffff 	.word	0xffffffff
     d88:	ffffffff 	.word	0xffffffff
     d8c:	ffffffff 	.word	0xffffffff
     d90:	ffffffff 	.word	0xffffffff
     d94:	ffffffff 	.word	0xffffffff
     d98:	ffffffff 	.word	0xffffffff
     d9c:	ffffffff 	.word	0xffffffff
     da0:	ffffffff 	.word	0xffffffff
     da4:	ffffffff 	.word	0xffffffff
     da8:	ffffffff 	.word	0xffffffff
     dac:	ffffffff 	.word	0xffffffff
     db0:	ffffffff 	.word	0xffffffff
     db4:	ffffffff 	.word	0xffffffff
     db8:	ffffffff 	.word	0xffffffff
     dbc:	ffffffff 	.word	0xffffffff
     dc0:	ffffffff 	.word	0xffffffff
     dc4:	ffffffff 	.word	0xffffffff
     dc8:	ffffffff 	.word	0xffffffff
     dcc:	ffffffff 	.word	0xffffffff
     dd0:	ffffffff 	.word	0xffffffff
     dd4:	ffffffff 	.word	0xffffffff
     dd8:	ffffffff 	.word	0xffffffff
     ddc:	ffffffff 	.word	0xffffffff
     de0:	ffffffff 	.word	0xffffffff
     de4:	ffffffff 	.word	0xffffffff
     de8:	ffffffff 	.word	0xffffffff
     dec:	ffffffff 	.word	0xffffffff
     df0:	ffffffff 	.word	0xffffffff
     df4:	ffffffff 	.word	0xffffffff
     df8:	ffffffff 	.word	0xffffffff
     dfc:	ffffffff 	.word	0xffffffff
     e00:	ffffffff 	.word	0xffffffff
     e04:	ffffffff 	.word	0xffffffff
     e08:	ffffffff 	.word	0xffffffff
     e0c:	ffffffff 	.word	0xffffffff
     e10:	ffffffff 	.word	0xffffffff
     e14:	ffffffff 	.word	0xffffffff
     e18:	ffffffff 	.word	0xffffffff
     e1c:	ffffffff 	.word	0xffffffff
     e20:	ffffffff 	.word	0xffffffff
     e24:	ffffffff 	.word	0xffffffff
     e28:	ffffffff 	.word	0xffffffff
     e2c:	ffffffff 	.word	0xffffffff
     e30:	ffffffff 	.word	0xffffffff
     e34:	ffffffff 	.word	0xffffffff
     e38:	ffffffff 	.word	0xffffffff
     e3c:	ffffffff 	.word	0xffffffff
     e40:	ffffffff 	.word	0xffffffff
     e44:	ffffffff 	.word	0xffffffff
     e48:	ffffffff 	.word	0xffffffff
     e4c:	ffffffff 	.word	0xffffffff
     e50:	ffffffff 	.word	0xffffffff
     e54:	ffffffff 	.word	0xffffffff
     e58:	ffffffff 	.word	0xffffffff
     e5c:	ffffffff 	.word	0xffffffff
     e60:	ffffffff 	.word	0xffffffff
     e64:	ffffffff 	.word	0xffffffff
     e68:	ffffffff 	.word	0xffffffff
     e6c:	ffffffff 	.word	0xffffffff
     e70:	ffffffff 	.word	0xffffffff
     e74:	ffffffff 	.word	0xffffffff
     e78:	ffffffff 	.word	0xffffffff
     e7c:	ffffffff 	.word	0xffffffff
     e80:	ffffffff 	.word	0xffffffff
     e84:	ffffffff 	.word	0xffffffff
     e88:	ffffffff 	.word	0xffffffff
     e8c:	ffffffff 	.word	0xffffffff
     e90:	ffffffff 	.word	0xffffffff
     e94:	ffffffff 	.word	0xffffffff
     e98:	ffffffff 	.word	0xffffffff
     e9c:	ffffffff 	.word	0xffffffff
     ea0:	ffffffff 	.word	0xffffffff
     ea4:	ffffffff 	.word	0xffffffff
     ea8:	ffffffff 	.word	0xffffffff
     eac:	ffffffff 	.word	0xffffffff
     eb0:	ffffffff 	.word	0xffffffff
     eb4:	ffffffff 	.word	0xffffffff
     eb8:	ffffffff 	.word	0xffffffff
     ebc:	ffffffff 	.word	0xffffffff
     ec0:	ffffffff 	.word	0xffffffff
     ec4:	ffffffff 	.word	0xffffffff
     ec8:	ffffffff 	.word	0xffffffff
     ecc:	ffffffff 	.word	0xffffffff
     ed0:	ffffffff 	.word	0xffffffff
     ed4:	ffffffff 	.word	0xffffffff
     ed8:	ffffffff 	.word	0xffffffff
     edc:	ffffffff 	.word	0xffffffff
     ee0:	ffffffff 	.word	0xffffffff
     ee4:	ffffffff 	.word	0xffffffff
     ee8:	ffffffff 	.word	0xffffffff
     eec:	ffffffff 	.word	0xffffffff
     ef0:	ffffffff 	.word	0xffffffff
     ef4:	ffffffff 	.word	0xffffffff
     ef8:	ffffffff 	.word	0xffffffff
     efc:	ffffffff 	.word	0xffffffff
     f00:	ffffffff 	.word	0xffffffff
     f04:	ffffffff 	.word	0xffffffff
     f08:	ffffffff 	.word	0xffffffff
     f0c:	ffffffff 	.word	0xffffffff
     f10:	ffffffff 	.word	0xffffffff
     f14:	ffffffff 	.word	0xffffffff
     f18:	ffffffff 	.word	0xffffffff
     f1c:	ffffffff 	.word	0xffffffff
     f20:	ffffffff 	.word	0xffffffff
     f24:	ffffffff 	.word	0xffffffff
     f28:	ffffffff 	.word	0xffffffff
     f2c:	ffffffff 	.word	0xffffffff
     f30:	ffffffff 	.word	0xffffffff
     f34:	ffffffff 	.word	0xffffffff
     f38:	ffffffff 	.word	0xffffffff
     f3c:	ffffffff 	.word	0xffffffff
     f40:	ffffffff 	.word	0xffffffff
     f44:	ffffffff 	.word	0xffffffff
     f48:	ffffffff 	.word	0xffffffff
     f4c:	ffffffff 	.word	0xffffffff
     f50:	ffffffff 	.word	0xffffffff
     f54:	ffffffff 	.word	0xffffffff
     f58:	ffffffff 	.word	0xffffffff
     f5c:	ffffffff 	.word	0xffffffff
     f60:	ffffffff 	.word	0xffffffff
     f64:	ffffffff 	.word	0xffffffff
     f68:	ffffffff 	.word	0xffffffff
     f6c:	ffffffff 	.word	0xffffffff
     f70:	ffffffff 	.word	0xffffffff
     f74:	ffffffff 	.word	0xffffffff
     f78:	ffffffff 	.word	0xffffffff
     f7c:	ffffffff 	.word	0xffffffff
     f80:	ffffffff 	.word	0xffffffff
     f84:	ffffffff 	.word	0xffffffff
     f88:	ffffffff 	.word	0xffffffff
     f8c:	ffffffff 	.word	0xffffffff
     f90:	ffffffff 	.word	0xffffffff
     f94:	ffffffff 	.word	0xffffffff
     f98:	ffffffff 	.word	0xffffffff
     f9c:	ffffffff 	.word	0xffffffff
     fa0:	ffffffff 	.word	0xffffffff
     fa4:	ffffffff 	.word	0xffffffff
     fa8:	ffffffff 	.word	0xffffffff
     fac:	ffffffff 	.word	0xffffffff
     fb0:	ffffffff 	.word	0xffffffff
     fb4:	ffffffff 	.word	0xffffffff
     fb8:	ffffffff 	.word	0xffffffff
     fbc:	ffffffff 	.word	0xffffffff
     fc0:	ffffffff 	.word	0xffffffff
     fc4:	ffffffff 	.word	0xffffffff
     fc8:	ffffffff 	.word	0xffffffff
     fcc:	ffffffff 	.word	0xffffffff
     fd0:	ffffffff 	.word	0xffffffff
     fd4:	ffffffff 	.word	0xffffffff
     fd8:	ffffffff 	.word	0xffffffff
     fdc:	ffffffff 	.word	0xffffffff
     fe0:	ffffffff 	.word	0xffffffff
     fe4:	ffffffff 	.word	0xffffffff
     fe8:	ffffffff 	.word	0xffffffff
     fec:	ffffffff 	.word	0xffffffff
     ff0:	ffffffff 	.word	0xffffffff
     ff4:	ffffffff 	.word	0xffffffff
     ff8:	ffffffff 	.word	0xffffffff
     ffc:	ffffffff 	.word	0xffffffff
    1000:	ffffffff 	.word	0xffffffff
    1004:	ffffffff 	.word	0xffffffff
    1008:	ffffffff 	.word	0xffffffff
    100c:	ffffffff 	.word	0xffffffff
    1010:	ffffffff 	.word	0xffffffff
    1014:	ffffffff 	.word	0xffffffff
    1018:	ffffffff 	.word	0xffffffff
    101c:	ffffffff 	.word	0xffffffff
    1020:	ffffffff 	.word	0xffffffff
    1024:	ffffffff 	.word	0xffffffff
    1028:	ffffffff 	.word	0xffffffff
    102c:	ffffffff 	.word	0xffffffff
    1030:	ffffffff 	.word	0xffffffff
    1034:	ffffffff 	.word	0xffffffff
    1038:	ffffffff 	.word	0xffffffff
    103c:	ffffffff 	.word	0xffffffff
    1040:	ffffffff 	.word	0xffffffff
    1044:	ffffffff 	.word	0xffffffff
    1048:	ffffffff 	.word	0xffffffff
    104c:	ffffffff 	.word	0xffffffff
    1050:	ffffffff 	.word	0xffffffff
    1054:	ffffffff 	.word	0xffffffff
    1058:	ffffffff 	.word	0xffffffff
    105c:	ffffffff 	.word	0xffffffff
    1060:	ffffffff 	.word	0xffffffff
    1064:	ffffffff 	.word	0xffffffff
    1068:	ffffffff 	.word	0xffffffff
    106c:	ffffffff 	.word	0xffffffff
    1070:	ffffffff 	.word	0xffffffff
    1074:	ffffffff 	.word	0xffffffff
    1078:	ffffffff 	.word	0xffffffff
    107c:	ffffffff 	.word	0xffffffff
    1080:	ffffffff 	.word	0xffffffff
    1084:	ffffffff 	.word	0xffffffff
    1088:	ffffffff 	.word	0xffffffff
    108c:	ffffffff 	.word	0xffffffff
    1090:	ffffffff 	.word	0xffffffff
    1094:	ffffffff 	.word	0xffffffff
    1098:	ffffffff 	.word	0xffffffff
    109c:	ffffffff 	.word	0xffffffff
    10a0:	ffffffff 	.word	0xffffffff
    10a4:	ffffffff 	.word	0xffffffff
    10a8:	ffffffff 	.word	0xffffffff
    10ac:	ffffffff 	.word	0xffffffff
    10b0:	ffffffff 	.word	0xffffffff
    10b4:	ffffffff 	.word	0xffffffff
    10b8:	ffffffff 	.word	0xffffffff
    10bc:	ffffffff 	.word	0xffffffff
    10c0:	ffffffff 	.word	0xffffffff
    10c4:	ffffffff 	.word	0xffffffff
    10c8:	ffffffff 	.word	0xffffffff
    10cc:	ffffffff 	.word	0xffffffff
    10d0:	ffffffff 	.word	0xffffffff
    10d4:	ffffffff 	.word	0xffffffff
    10d8:	ffffffff 	.word	0xffffffff
    10dc:	ffffffff 	.word	0xffffffff
    10e0:	ffffffff 	.word	0xffffffff
    10e4:	ffffffff 	.word	0xffffffff
    10e8:	ffffffff 	.word	0xffffffff
    10ec:	ffffffff 	.word	0xffffffff
    10f0:	ffffffff 	.word	0xffffffff
    10f4:	ffffffff 	.word	0xffffffff
    10f8:	ffffffff 	.word	0xffffffff
    10fc:	ffffffff 	.word	0xffffffff
    1100:	ffffffff 	.word	0xffffffff
    1104:	ffffffff 	.word	0xffffffff
    1108:	ffffffff 	.word	0xffffffff
    110c:	ffffffff 	.word	0xffffffff
    1110:	ffffffff 	.word	0xffffffff
    1114:	ffffffff 	.word	0xffffffff
    1118:	ffffffff 	.word	0xffffffff
    111c:	ffffffff 	.word	0xffffffff
    1120:	ffffffff 	.word	0xffffffff
    1124:	ffffffff 	.word	0xffffffff
    1128:	ffffffff 	.word	0xffffffff
    112c:	ffffffff 	.word	0xffffffff
    1130:	ffffffff 	.word	0xffffffff
    1134:	ffffffff 	.word	0xffffffff
    1138:	ffffffff 	.word	0xffffffff
    113c:	ffffffff 	.word	0xffffffff
    1140:	ffffffff 	.word	0xffffffff
    1144:	ffffffff 	.word	0xffffffff
    1148:	ffffffff 	.word	0xffffffff
    114c:	ffffffff 	.word	0xffffffff
    1150:	ffffffff 	.word	0xffffffff
    1154:	ffffffff 	.word	0xffffffff
    1158:	ffffffff 	.word	0xffffffff
    115c:	ffffffff 	.word	0xffffffff
    1160:	ffffffff 	.word	0xffffffff
    1164:	ffffffff 	.word	0xffffffff
    1168:	ffffffff 	.word	0xffffffff
    116c:	ffffffff 	.word	0xffffffff
    1170:	ffffffff 	.word	0xffffffff
    1174:	ffffffff 	.word	0xffffffff
    1178:	ffffffff 	.word	0xffffffff
    117c:	ffffffff 	.word	0xffffffff
    1180:	ffffffff 	.word	0xffffffff
    1184:	ffffffff 	.word	0xffffffff
    1188:	ffffffff 	.word	0xffffffff
    118c:	ffffffff 	.word	0xffffffff
    1190:	ffffffff 	.word	0xffffffff
    1194:	ffffffff 	.word	0xffffffff
    1198:	ffffffff 	.word	0xffffffff
    119c:	ffffffff 	.word	0xffffffff
    11a0:	ffffffff 	.word	0xffffffff
    11a4:	ffffffff 	.word	0xffffffff
    11a8:	ffffffff 	.word	0xffffffff
    11ac:	ffffffff 	.word	0xffffffff
    11b0:	ffffffff 	.word	0xffffffff
    11b4:	ffffffff 	.word	0xffffffff
    11b8:	ffffffff 	.word	0xffffffff
    11bc:	ffffffff 	.word	0xffffffff
    11c0:	ffffffff 	.word	0xffffffff
    11c4:	ffffffff 	.word	0xffffffff
    11c8:	ffffffff 	.word	0xffffffff
    11cc:	ffffffff 	.word	0xffffffff
    11d0:	ffffffff 	.word	0xffffffff
    11d4:	ffffffff 	.word	0xffffffff
    11d8:	ffffffff 	.word	0xffffffff
    11dc:	ffffffff 	.word	0xffffffff
    11e0:	ffffffff 	.word	0xffffffff
    11e4:	ffffffff 	.word	0xffffffff
    11e8:	ffffffff 	.word	0xffffffff
    11ec:	ffffffff 	.word	0xffffffff
    11f0:	ffffffff 	.word	0xffffffff
    11f4:	ffffffff 	.word	0xffffffff
    11f8:	ffffffff 	.word	0xffffffff
    11fc:	ffffffff 	.word	0xffffffff
    1200:	ffffffff 	.word	0xffffffff
    1204:	ffffffff 	.word	0xffffffff
    1208:	ffffffff 	.word	0xffffffff
    120c:	ffffffff 	.word	0xffffffff
    1210:	ffffffff 	.word	0xffffffff
    1214:	ffffffff 	.word	0xffffffff
    1218:	ffffffff 	.word	0xffffffff
    121c:	ffffffff 	.word	0xffffffff
    1220:	ffffffff 	.word	0xffffffff
    1224:	ffffffff 	.word	0xffffffff
    1228:	ffffffff 	.word	0xffffffff
    122c:	ffffffff 	.word	0xffffffff
    1230:	ffffffff 	.word	0xffffffff
    1234:	ffffffff 	.word	0xffffffff
    1238:	ffffffff 	.word	0xffffffff
    123c:	ffffffff 	.word	0xffffffff
    1240:	ffffffff 	.word	0xffffffff
    1244:	ffffffff 	.word	0xffffffff
    1248:	ffffffff 	.word	0xffffffff
    124c:	ffffffff 	.word	0xffffffff
    1250:	ffffffff 	.word	0xffffffff
    1254:	ffffffff 	.word	0xffffffff
    1258:	ffffffff 	.word	0xffffffff
    125c:	ffffffff 	.word	0xffffffff
    1260:	ffffffff 	.word	0xffffffff
    1264:	ffffffff 	.word	0xffffffff
    1268:	ffffffff 	.word	0xffffffff
    126c:	ffffffff 	.word	0xffffffff
    1270:	ffffffff 	.word	0xffffffff
    1274:	ffffffff 	.word	0xffffffff
    1278:	ffffffff 	.word	0xffffffff
    127c:	ffffffff 	.word	0xffffffff
    1280:	ffffffff 	.word	0xffffffff
    1284:	ffffffff 	.word	0xffffffff
    1288:	ffffffff 	.word	0xffffffff
    128c:	ffffffff 	.word	0xffffffff
    1290:	ffffffff 	.word	0xffffffff
    1294:	ffffffff 	.word	0xffffffff
    1298:	ffffffff 	.word	0xffffffff
    129c:	ffffffff 	.word	0xffffffff
    12a0:	ffffffff 	.word	0xffffffff
    12a4:	ffffffff 	.word	0xffffffff
    12a8:	ffffffff 	.word	0xffffffff
    12ac:	ffffffff 	.word	0xffffffff
    12b0:	ffffffff 	.word	0xffffffff
    12b4:	ffffffff 	.word	0xffffffff
    12b8:	ffffffff 	.word	0xffffffff
    12bc:	ffffffff 	.word	0xffffffff
    12c0:	ffffffff 	.word	0xffffffff
    12c4:	ffffffff 	.word	0xffffffff
    12c8:	ffffffff 	.word	0xffffffff
    12cc:	ffffffff 	.word	0xffffffff
    12d0:	ffffffff 	.word	0xffffffff
    12d4:	ffffffff 	.word	0xffffffff
    12d8:	ffffffff 	.word	0xffffffff
    12dc:	ffffffff 	.word	0xffffffff
    12e0:	ffffffff 	.word	0xffffffff
    12e4:	ffffffff 	.word	0xffffffff
    12e8:	ffffffff 	.word	0xffffffff
    12ec:	ffffffff 	.word	0xffffffff
    12f0:	ffffffff 	.word	0xffffffff
    12f4:	ffffffff 	.word	0xffffffff
    12f8:	ffffffff 	.word	0xffffffff
    12fc:	ffffffff 	.word	0xffffffff
    1300:	ffffffff 	.word	0xffffffff
    1304:	ffffffff 	.word	0xffffffff
    1308:	ffffffff 	.word	0xffffffff
    130c:	ffffffff 	.word	0xffffffff
    1310:	ffffffff 	.word	0xffffffff
    1314:	ffffffff 	.word	0xffffffff
    1318:	ffffffff 	.word	0xffffffff
    131c:	ffffffff 	.word	0xffffffff
    1320:	ffffffff 	.word	0xffffffff
    1324:	ffffffff 	.word	0xffffffff
    1328:	ffffffff 	.word	0xffffffff
    132c:	ffffffff 	.word	0xffffffff
    1330:	ffffffff 	.word	0xffffffff
    1334:	ffffffff 	.word	0xffffffff
    1338:	ffffffff 	.word	0xffffffff
    133c:	ffffffff 	.word	0xffffffff
    1340:	ffffffff 	.word	0xffffffff
    1344:	ffffffff 	.word	0xffffffff
    1348:	ffffffff 	.word	0xffffffff
    134c:	ffffffff 	.word	0xffffffff
    1350:	ffffffff 	.word	0xffffffff
    1354:	ffffffff 	.word	0xffffffff
    1358:	ffffffff 	.word	0xffffffff
    135c:	ffffffff 	.word	0xffffffff
    1360:	ffffffff 	.word	0xffffffff
    1364:	ffffffff 	.word	0xffffffff
    1368:	ffffffff 	.word	0xffffffff
    136c:	ffffffff 	.word	0xffffffff
    1370:	ffffffff 	.word	0xffffffff
    1374:	ffffffff 	.word	0xffffffff
    1378:	ffffffff 	.word	0xffffffff
    137c:	ffffffff 	.word	0xffffffff
    1380:	ffffffff 	.word	0xffffffff
    1384:	ffffffff 	.word	0xffffffff
    1388:	ffffffff 	.word	0xffffffff
    138c:	ffffffff 	.word	0xffffffff
    1390:	ffffffff 	.word	0xffffffff
    1394:	ffffffff 	.word	0xffffffff
    1398:	ffffffff 	.word	0xffffffff
    139c:	ffffffff 	.word	0xffffffff
    13a0:	ffffffff 	.word	0xffffffff
    13a4:	ffffffff 	.word	0xffffffff
    13a8:	ffffffff 	.word	0xffffffff
    13ac:	ffffffff 	.word	0xffffffff
    13b0:	ffffffff 	.word	0xffffffff
    13b4:	ffffffff 	.word	0xffffffff
    13b8:	ffffffff 	.word	0xffffffff
    13bc:	ffffffff 	.word	0xffffffff
    13c0:	ffffffff 	.word	0xffffffff
    13c4:	ffffffff 	.word	0xffffffff
    13c8:	ffffffff 	.word	0xffffffff
    13cc:	ffffffff 	.word	0xffffffff
    13d0:	ffffffff 	.word	0xffffffff
    13d4:	ffffffff 	.word	0xffffffff
    13d8:	ffffffff 	.word	0xffffffff
    13dc:	ffffffff 	.word	0xffffffff
    13e0:	ffffffff 	.word	0xffffffff
    13e4:	ffffffff 	.word	0xffffffff
    13e8:	ffffffff 	.word	0xffffffff
    13ec:	ffffffff 	.word	0xffffffff
    13f0:	ffffffff 	.word	0xffffffff
    13f4:	ffffffff 	.word	0xffffffff
    13f8:	ffffffff 	.word	0xffffffff
    13fc:	ffffffff 	.word	0xffffffff
    1400:	ffffffff 	.word	0xffffffff
    1404:	ffffffff 	.word	0xffffffff
    1408:	ffffffff 	.word	0xffffffff
    140c:	ffffffff 	.word	0xffffffff
    1410:	ffffffff 	.word	0xffffffff
    1414:	ffffffff 	.word	0xffffffff
    1418:	ffffffff 	.word	0xffffffff
    141c:	ffffffff 	.word	0xffffffff
    1420:	ffffffff 	.word	0xffffffff
    1424:	ffffffff 	.word	0xffffffff
    1428:	ffffffff 	.word	0xffffffff
    142c:	ffffffff 	.word	0xffffffff
    1430:	ffffffff 	.word	0xffffffff
    1434:	ffffffff 	.word	0xffffffff
    1438:	ffffffff 	.word	0xffffffff
    143c:	ffffffff 	.word	0xffffffff
    1440:	ffffffff 	.word	0xffffffff
    1444:	ffffffff 	.word	0xffffffff
    1448:	ffffffff 	.word	0xffffffff
    144c:	ffffffff 	.word	0xffffffff
    1450:	ffffffff 	.word	0xffffffff
    1454:	ffffffff 	.word	0xffffffff
    1458:	ffffffff 	.word	0xffffffff
    145c:	ffffffff 	.word	0xffffffff
    1460:	ffffffff 	.word	0xffffffff
    1464:	ffffffff 	.word	0xffffffff
    1468:	ffffffff 	.word	0xffffffff
    146c:	ffffffff 	.word	0xffffffff
    1470:	ffffffff 	.word	0xffffffff
    1474:	ffffffff 	.word	0xffffffff
    1478:	ffffffff 	.word	0xffffffff
    147c:	ffffffff 	.word	0xffffffff
    1480:	ffffffff 	.word	0xffffffff
    1484:	ffffffff 	.word	0xffffffff
    1488:	ffffffff 	.word	0xffffffff
    148c:	ffffffff 	.word	0xffffffff
    1490:	ffffffff 	.word	0xffffffff
    1494:	ffffffff 	.word	0xffffffff
    1498:	ffffffff 	.word	0xffffffff
    149c:	ffffffff 	.word	0xffffffff
    14a0:	ffffffff 	.word	0xffffffff
    14a4:	ffffffff 	.word	0xffffffff
    14a8:	ffffffff 	.word	0xffffffff
    14ac:	ffffffff 	.word	0xffffffff
    14b0:	ffffffff 	.word	0xffffffff
    14b4:	ffffffff 	.word	0xffffffff
    14b8:	ffffffff 	.word	0xffffffff
    14bc:	ffffffff 	.word	0xffffffff
    14c0:	ffffffff 	.word	0xffffffff
    14c4:	ffffffff 	.word	0xffffffff
    14c8:	ffffffff 	.word	0xffffffff
    14cc:	ffffffff 	.word	0xffffffff
    14d0:	ffffffff 	.word	0xffffffff
    14d4:	ffffffff 	.word	0xffffffff
    14d8:	ffffffff 	.word	0xffffffff
    14dc:	ffffffff 	.word	0xffffffff
    14e0:	ffffffff 	.word	0xffffffff
    14e4:	ffffffff 	.word	0xffffffff
    14e8:	ffffffff 	.word	0xffffffff
    14ec:	ffffffff 	.word	0xffffffff
    14f0:	ffffffff 	.word	0xffffffff
    14f4:	ffffffff 	.word	0xffffffff
    14f8:	ffffffff 	.word	0xffffffff
    14fc:	ffffffff 	.word	0xffffffff
    1500:	ffffffff 	.word	0xffffffff
    1504:	ffffffff 	.word	0xffffffff
    1508:	ffffffff 	.word	0xffffffff
    150c:	ffffffff 	.word	0xffffffff
    1510:	ffffffff 	.word	0xffffffff
    1514:	ffffffff 	.word	0xffffffff
    1518:	ffffffff 	.word	0xffffffff
    151c:	ffffffff 	.word	0xffffffff
    1520:	ffffffff 	.word	0xffffffff
    1524:	ffffffff 	.word	0xffffffff
    1528:	ffffffff 	.word	0xffffffff
    152c:	ffffffff 	.word	0xffffffff
    1530:	ffffffff 	.word	0xffffffff
    1534:	ffffffff 	.word	0xffffffff
    1538:	ffffffff 	.word	0xffffffff
    153c:	ffffffff 	.word	0xffffffff
    1540:	ffffffff 	.word	0xffffffff
    1544:	ffffffff 	.word	0xffffffff
    1548:	ffffffff 	.word	0xffffffff
    154c:	ffffffff 	.word	0xffffffff
    1550:	ffffffff 	.word	0xffffffff
    1554:	ffffffff 	.word	0xffffffff
    1558:	ffffffff 	.word	0xffffffff
    155c:	ffffffff 	.word	0xffffffff
    1560:	ffffffff 	.word	0xffffffff
    1564:	ffffffff 	.word	0xffffffff
    1568:	ffffffff 	.word	0xffffffff
    156c:	ffffffff 	.word	0xffffffff
    1570:	ffffffff 	.word	0xffffffff
    1574:	ffffffff 	.word	0xffffffff
    1578:	ffffffff 	.word	0xffffffff
    157c:	ffffffff 	.word	0xffffffff
    1580:	ffffffff 	.word	0xffffffff
    1584:	ffffffff 	.word	0xffffffff
    1588:	ffffffff 	.word	0xffffffff
    158c:	ffffffff 	.word	0xffffffff
    1590:	ffffffff 	.word	0xffffffff
    1594:	ffffffff 	.word	0xffffffff
    1598:	ffffffff 	.word	0xffffffff
    159c:	ffffffff 	.word	0xffffffff
    15a0:	ffffffff 	.word	0xffffffff
    15a4:	ffffffff 	.word	0xffffffff
    15a8:	ffffffff 	.word	0xffffffff
    15ac:	ffffffff 	.word	0xffffffff
    15b0:	ffffffff 	.word	0xffffffff
    15b4:	ffffffff 	.word	0xffffffff
    15b8:	ffffffff 	.word	0xffffffff
    15bc:	ffffffff 	.word	0xffffffff
    15c0:	ffffffff 	.word	0xffffffff
    15c4:	ffffffff 	.word	0xffffffff
    15c8:	ffffffff 	.word	0xffffffff
    15cc:	ffffffff 	.word	0xffffffff
    15d0:	ffffffff 	.word	0xffffffff
    15d4:	ffffffff 	.word	0xffffffff
    15d8:	ffffffff 	.word	0xffffffff
    15dc:	ffffffff 	.word	0xffffffff
    15e0:	ffffffff 	.word	0xffffffff
    15e4:	ffffffff 	.word	0xffffffff
    15e8:	ffffffff 	.word	0xffffffff
    15ec:	ffffffff 	.word	0xffffffff
    15f0:	ffffffff 	.word	0xffffffff
    15f4:	ffffffff 	.word	0xffffffff
    15f8:	ffffffff 	.word	0xffffffff
    15fc:	ffffffff 	.word	0xffffffff
    1600:	ffffffff 	.word	0xffffffff
    1604:	ffffffff 	.word	0xffffffff
    1608:	ffffffff 	.word	0xffffffff
    160c:	ffffffff 	.word	0xffffffff
    1610:	ffffffff 	.word	0xffffffff
    1614:	ffffffff 	.word	0xffffffff
    1618:	ffffffff 	.word	0xffffffff
    161c:	ffffffff 	.word	0xffffffff
    1620:	ffffffff 	.word	0xffffffff
    1624:	ffffffff 	.word	0xffffffff
    1628:	ffffffff 	.word	0xffffffff
    162c:	ffffffff 	.word	0xffffffff
    1630:	ffffffff 	.word	0xffffffff
    1634:	ffffffff 	.word	0xffffffff
    1638:	ffffffff 	.word	0xffffffff
    163c:	ffffffff 	.word	0xffffffff
    1640:	ffffffff 	.word	0xffffffff
    1644:	ffffffff 	.word	0xffffffff
    1648:	ffffffff 	.word	0xffffffff
    164c:	ffffffff 	.word	0xffffffff
    1650:	ffffffff 	.word	0xffffffff
    1654:	ffffffff 	.word	0xffffffff
    1658:	ffffffff 	.word	0xffffffff
    165c:	ffffffff 	.word	0xffffffff
    1660:	ffffffff 	.word	0xffffffff
    1664:	ffffffff 	.word	0xffffffff
    1668:	ffffffff 	.word	0xffffffff
    166c:	ffffffff 	.word	0xffffffff
    1670:	ffffffff 	.word	0xffffffff
    1674:	ffffffff 	.word	0xffffffff
    1678:	ffffffff 	.word	0xffffffff
    167c:	ffffffff 	.word	0xffffffff
    1680:	ffffffff 	.word	0xffffffff
    1684:	ffffffff 	.word	0xffffffff
    1688:	ffffffff 	.word	0xffffffff
    168c:	ffffffff 	.word	0xffffffff
    1690:	ffffffff 	.word	0xffffffff
    1694:	ffffffff 	.word	0xffffffff
    1698:	ffffffff 	.word	0xffffffff
    169c:	ffffffff 	.word	0xffffffff
    16a0:	ffffffff 	.word	0xffffffff
    16a4:	ffffffff 	.word	0xffffffff
    16a8:	ffffffff 	.word	0xffffffff
    16ac:	ffffffff 	.word	0xffffffff
    16b0:	ffffffff 	.word	0xffffffff
    16b4:	ffffffff 	.word	0xffffffff
    16b8:	ffffffff 	.word	0xffffffff
    16bc:	ffffffff 	.word	0xffffffff
    16c0:	ffffffff 	.word	0xffffffff
    16c4:	ffffffff 	.word	0xffffffff
    16c8:	ffffffff 	.word	0xffffffff
    16cc:	ffffffff 	.word	0xffffffff
    16d0:	ffffffff 	.word	0xffffffff
    16d4:	ffffffff 	.word	0xffffffff
    16d8:	ffffffff 	.word	0xffffffff
    16dc:	ffffffff 	.word	0xffffffff
    16e0:	ffffffff 	.word	0xffffffff
    16e4:	ffffffff 	.word	0xffffffff
    16e8:	ffffffff 	.word	0xffffffff
    16ec:	ffffffff 	.word	0xffffffff
    16f0:	ffffffff 	.word	0xffffffff
    16f4:	ffffffff 	.word	0xffffffff
    16f8:	ffffffff 	.word	0xffffffff
    16fc:	ffffffff 	.word	0xffffffff
    1700:	ffffffff 	.word	0xffffffff
    1704:	ffffffff 	.word	0xffffffff
    1708:	ffffffff 	.word	0xffffffff
    170c:	ffffffff 	.word	0xffffffff
    1710:	ffffffff 	.word	0xffffffff
    1714:	ffffffff 	.word	0xffffffff
    1718:	ffffffff 	.word	0xffffffff
    171c:	ffffffff 	.word	0xffffffff
    1720:	ffffffff 	.word	0xffffffff
    1724:	ffffffff 	.word	0xffffffff
    1728:	ffffffff 	.word	0xffffffff
    172c:	ffffffff 	.word	0xffffffff
    1730:	ffffffff 	.word	0xffffffff
    1734:	ffffffff 	.word	0xffffffff
    1738:	ffffffff 	.word	0xffffffff
    173c:	ffffffff 	.word	0xffffffff
    1740:	ffffffff 	.word	0xffffffff
    1744:	ffffffff 	.word	0xffffffff
    1748:	ffffffff 	.word	0xffffffff
    174c:	ffffffff 	.word	0xffffffff
    1750:	ffffffff 	.word	0xffffffff
    1754:	ffffffff 	.word	0xffffffff
    1758:	ffffffff 	.word	0xffffffff
    175c:	ffffffff 	.word	0xffffffff
    1760:	ffffffff 	.word	0xffffffff
    1764:	ffffffff 	.word	0xffffffff
    1768:	ffffffff 	.word	0xffffffff
    176c:	ffffffff 	.word	0xffffffff
    1770:	ffffffff 	.word	0xffffffff
    1774:	ffffffff 	.word	0xffffffff
    1778:	ffffffff 	.word	0xffffffff
    177c:	ffffffff 	.word	0xffffffff
    1780:	ffffffff 	.word	0xffffffff
    1784:	ffffffff 	.word	0xffffffff
    1788:	ffffffff 	.word	0xffffffff
    178c:	ffffffff 	.word	0xffffffff
    1790:	ffffffff 	.word	0xffffffff
    1794:	ffffffff 	.word	0xffffffff
    1798:	ffffffff 	.word	0xffffffff
    179c:	ffffffff 	.word	0xffffffff
    17a0:	ffffffff 	.word	0xffffffff
    17a4:	ffffffff 	.word	0xffffffff
    17a8:	ffffffff 	.word	0xffffffff
    17ac:	ffffffff 	.word	0xffffffff
    17b0:	ffffffff 	.word	0xffffffff
    17b4:	ffffffff 	.word	0xffffffff
    17b8:	ffffffff 	.word	0xffffffff
    17bc:	ffffffff 	.word	0xffffffff
    17c0:	ffffffff 	.word	0xffffffff
    17c4:	ffffffff 	.word	0xffffffff
    17c8:	ffffffff 	.word	0xffffffff
    17cc:	ffffffff 	.word	0xffffffff
    17d0:	ffffffff 	.word	0xffffffff
    17d4:	ffffffff 	.word	0xffffffff
    17d8:	ffffffff 	.word	0xffffffff
    17dc:	ffffffff 	.word	0xffffffff
    17e0:	ffffffff 	.word	0xffffffff
    17e4:	ffffffff 	.word	0xffffffff
    17e8:	ffffffff 	.word	0xffffffff
    17ec:	ffffffff 	.word	0xffffffff
    17f0:	ffffffff 	.word	0xffffffff
    17f4:	ffffffff 	.word	0xffffffff
    17f8:	ffffffff 	.word	0xffffffff
    17fc:	ffffffff 	.word	0xffffffff
    1800:	ffffffff 	.word	0xffffffff
    1804:	ffffffff 	.word	0xffffffff
    1808:	ffffffff 	.word	0xffffffff
    180c:	ffffffff 	.word	0xffffffff
    1810:	ffffffff 	.word	0xffffffff
    1814:	ffffffff 	.word	0xffffffff
    1818:	ffffffff 	.word	0xffffffff
    181c:	ffffffff 	.word	0xffffffff
    1820:	ffffffff 	.word	0xffffffff
    1824:	ffffffff 	.word	0xffffffff
    1828:	ffffffff 	.word	0xffffffff
    182c:	ffffffff 	.word	0xffffffff
    1830:	ffffffff 	.word	0xffffffff
    1834:	ffffffff 	.word	0xffffffff
    1838:	ffffffff 	.word	0xffffffff
    183c:	ffffffff 	.word	0xffffffff
    1840:	ffffffff 	.word	0xffffffff
    1844:	ffffffff 	.word	0xffffffff
    1848:	ffffffff 	.word	0xffffffff
    184c:	ffffffff 	.word	0xffffffff
    1850:	ffffffff 	.word	0xffffffff
    1854:	ffffffff 	.word	0xffffffff
    1858:	ffffffff 	.word	0xffffffff
    185c:	ffffffff 	.word	0xffffffff
    1860:	ffffffff 	.word	0xffffffff
    1864:	ffffffff 	.word	0xffffffff
    1868:	ffffffff 	.word	0xffffffff
    186c:	ffffffff 	.word	0xffffffff
    1870:	ffffffff 	.word	0xffffffff
    1874:	ffffffff 	.word	0xffffffff
    1878:	ffffffff 	.word	0xffffffff
    187c:	ffffffff 	.word	0xffffffff
    1880:	ffffffff 	.word	0xffffffff
    1884:	ffffffff 	.word	0xffffffff
    1888:	ffffffff 	.word	0xffffffff
    188c:	ffffffff 	.word	0xffffffff
    1890:	ffffffff 	.word	0xffffffff
    1894:	ffffffff 	.word	0xffffffff
    1898:	ffffffff 	.word	0xffffffff
    189c:	ffffffff 	.word	0xffffffff
    18a0:	ffffffff 	.word	0xffffffff
    18a4:	ffffffff 	.word	0xffffffff
    18a8:	ffffffff 	.word	0xffffffff
    18ac:	ffffffff 	.word	0xffffffff
    18b0:	ffffffff 	.word	0xffffffff
    18b4:	ffffffff 	.word	0xffffffff
    18b8:	ffffffff 	.word	0xffffffff
    18bc:	ffffffff 	.word	0xffffffff
    18c0:	ffffffff 	.word	0xffffffff
    18c4:	ffffffff 	.word	0xffffffff
    18c8:	ffffffff 	.word	0xffffffff
    18cc:	ffffffff 	.word	0xffffffff
    18d0:	ffffffff 	.word	0xffffffff
    18d4:	ffffffff 	.word	0xffffffff
    18d8:	ffffffff 	.word	0xffffffff
    18dc:	ffffffff 	.word	0xffffffff
    18e0:	ffffffff 	.word	0xffffffff
    18e4:	ffffffff 	.word	0xffffffff
    18e8:	ffffffff 	.word	0xffffffff
    18ec:	ffffffff 	.word	0xffffffff
    18f0:	ffffffff 	.word	0xffffffff
    18f4:	ffffffff 	.word	0xffffffff
    18f8:	ffffffff 	.word	0xffffffff
    18fc:	ffffffff 	.word	0xffffffff
    1900:	ffffffff 	.word	0xffffffff
    1904:	ffffffff 	.word	0xffffffff
    1908:	ffffffff 	.word	0xffffffff
    190c:	ffffffff 	.word	0xffffffff
    1910:	ffffffff 	.word	0xffffffff
    1914:	ffffffff 	.word	0xffffffff
    1918:	ffffffff 	.word	0xffffffff
    191c:	ffffffff 	.word	0xffffffff
    1920:	ffffffff 	.word	0xffffffff
    1924:	ffffffff 	.word	0xffffffff
    1928:	ffffffff 	.word	0xffffffff
    192c:	ffffffff 	.word	0xffffffff
    1930:	ffffffff 	.word	0xffffffff
    1934:	ffffffff 	.word	0xffffffff
    1938:	ffffffff 	.word	0xffffffff
    193c:	ffffffff 	.word	0xffffffff
    1940:	ffffffff 	.word	0xffffffff
    1944:	ffffffff 	.word	0xffffffff
    1948:	ffffffff 	.word	0xffffffff
    194c:	ffffffff 	.word	0xffffffff
    1950:	ffffffff 	.word	0xffffffff
    1954:	ffffffff 	.word	0xffffffff
    1958:	ffffffff 	.word	0xffffffff
    195c:	ffffffff 	.word	0xffffffff
    1960:	ffffffff 	.word	0xffffffff
    1964:	ffffffff 	.word	0xffffffff
    1968:	ffffffff 	.word	0xffffffff
    196c:	ffffffff 	.word	0xffffffff
    1970:	ffffffff 	.word	0xffffffff
    1974:	ffffffff 	.word	0xffffffff
    1978:	ffffffff 	.word	0xffffffff
    197c:	ffffffff 	.word	0xffffffff
    1980:	ffffffff 	.word	0xffffffff
    1984:	ffffffff 	.word	0xffffffff
    1988:	ffffffff 	.word	0xffffffff
    198c:	ffffffff 	.word	0xffffffff
    1990:	ffffffff 	.word	0xffffffff
    1994:	ffffffff 	.word	0xffffffff
    1998:	ffffffff 	.word	0xffffffff
    199c:	ffffffff 	.word	0xffffffff
    19a0:	ffffffff 	.word	0xffffffff
    19a4:	ffffffff 	.word	0xffffffff
    19a8:	ffffffff 	.word	0xffffffff
    19ac:	ffffffff 	.word	0xffffffff
    19b0:	ffffffff 	.word	0xffffffff
    19b4:	ffffffff 	.word	0xffffffff
    19b8:	ffffffff 	.word	0xffffffff
    19bc:	ffffffff 	.word	0xffffffff
    19c0:	ffffffff 	.word	0xffffffff
    19c4:	ffffffff 	.word	0xffffffff
    19c8:	ffffffff 	.word	0xffffffff
    19cc:	ffffffff 	.word	0xffffffff
    19d0:	ffffffff 	.word	0xffffffff
    19d4:	ffffffff 	.word	0xffffffff
    19d8:	ffffffff 	.word	0xffffffff
    19dc:	ffffffff 	.word	0xffffffff
    19e0:	ffffffff 	.word	0xffffffff
    19e4:	ffffffff 	.word	0xffffffff
    19e8:	ffffffff 	.word	0xffffffff
    19ec:	ffffffff 	.word	0xffffffff
    19f0:	ffffffff 	.word	0xffffffff
    19f4:	ffffffff 	.word	0xffffffff
    19f8:	ffffffff 	.word	0xffffffff
    19fc:	ffffffff 	.word	0xffffffff
    1a00:	ffffffff 	.word	0xffffffff
    1a04:	ffffffff 	.word	0xffffffff
    1a08:	ffffffff 	.word	0xffffffff
    1a0c:	ffffffff 	.word	0xffffffff
    1a10:	ffffffff 	.word	0xffffffff
    1a14:	ffffffff 	.word	0xffffffff
    1a18:	ffffffff 	.word	0xffffffff
    1a1c:	ffffffff 	.word	0xffffffff
    1a20:	ffffffff 	.word	0xffffffff
    1a24:	ffffffff 	.word	0xffffffff
    1a28:	ffffffff 	.word	0xffffffff
    1a2c:	ffffffff 	.word	0xffffffff
    1a30:	ffffffff 	.word	0xffffffff
    1a34:	ffffffff 	.word	0xffffffff
    1a38:	ffffffff 	.word	0xffffffff
    1a3c:	ffffffff 	.word	0xffffffff
    1a40:	ffffffff 	.word	0xffffffff
    1a44:	ffffffff 	.word	0xffffffff
    1a48:	ffffffff 	.word	0xffffffff
    1a4c:	ffffffff 	.word	0xffffffff
    1a50:	ffffffff 	.word	0xffffffff
    1a54:	ffffffff 	.word	0xffffffff
    1a58:	ffffffff 	.word	0xffffffff
    1a5c:	ffffffff 	.word	0xffffffff
    1a60:	ffffffff 	.word	0xffffffff
    1a64:	ffffffff 	.word	0xffffffff
    1a68:	ffffffff 	.word	0xffffffff
    1a6c:	ffffffff 	.word	0xffffffff
    1a70:	ffffffff 	.word	0xffffffff
    1a74:	ffffffff 	.word	0xffffffff
    1a78:	ffffffff 	.word	0xffffffff
    1a7c:	ffffffff 	.word	0xffffffff
    1a80:	ffffffff 	.word	0xffffffff
    1a84:	ffffffff 	.word	0xffffffff
    1a88:	ffffffff 	.word	0xffffffff
    1a8c:	ffffffff 	.word	0xffffffff
    1a90:	ffffffff 	.word	0xffffffff
    1a94:	ffffffff 	.word	0xffffffff
    1a98:	ffffffff 	.word	0xffffffff
    1a9c:	ffffffff 	.word	0xffffffff
    1aa0:	ffffffff 	.word	0xffffffff
    1aa4:	ffffffff 	.word	0xffffffff
    1aa8:	ffffffff 	.word	0xffffffff
    1aac:	ffffffff 	.word	0xffffffff
    1ab0:	ffffffff 	.word	0xffffffff
    1ab4:	ffffffff 	.word	0xffffffff
    1ab8:	ffffffff 	.word	0xffffffff
    1abc:	ffffffff 	.word	0xffffffff
    1ac0:	ffffffff 	.word	0xffffffff
    1ac4:	ffffffff 	.word	0xffffffff
    1ac8:	ffffffff 	.word	0xffffffff
    1acc:	ffffffff 	.word	0xffffffff
    1ad0:	ffffffff 	.word	0xffffffff
    1ad4:	ffffffff 	.word	0xffffffff
    1ad8:	ffffffff 	.word	0xffffffff
    1adc:	ffffffff 	.word	0xffffffff
    1ae0:	ffffffff 	.word	0xffffffff
    1ae4:	ffffffff 	.word	0xffffffff
    1ae8:	ffffffff 	.word	0xffffffff
    1aec:	ffffffff 	.word	0xffffffff
    1af0:	ffffffff 	.word	0xffffffff
    1af4:	ffffffff 	.word	0xffffffff
    1af8:	ffffffff 	.word	0xffffffff
    1afc:	ffffffff 	.word	0xffffffff
    1b00:	ffffffff 	.word	0xffffffff
    1b04:	ffffffff 	.word	0xffffffff
    1b08:	ffffffff 	.word	0xffffffff
    1b0c:	ffffffff 	.word	0xffffffff
    1b10:	ffffffff 	.word	0xffffffff
    1b14:	ffffffff 	.word	0xffffffff
    1b18:	ffffffff 	.word	0xffffffff
    1b1c:	ffffffff 	.word	0xffffffff
    1b20:	ffffffff 	.word	0xffffffff
    1b24:	ffffffff 	.word	0xffffffff
    1b28:	ffffffff 	.word	0xffffffff
    1b2c:	ffffffff 	.word	0xffffffff
    1b30:	ffffffff 	.word	0xffffffff
    1b34:	ffffffff 	.word	0xffffffff
    1b38:	ffffffff 	.word	0xffffffff
    1b3c:	ffffffff 	.word	0xffffffff
    1b40:	ffffffff 	.word	0xffffffff
    1b44:	ffffffff 	.word	0xffffffff
    1b48:	ffffffff 	.word	0xffffffff
    1b4c:	ffffffff 	.word	0xffffffff
    1b50:	ffffffff 	.word	0xffffffff
    1b54:	ffffffff 	.word	0xffffffff
    1b58:	ffffffff 	.word	0xffffffff
    1b5c:	ffffffff 	.word	0xffffffff
    1b60:	ffffffff 	.word	0xffffffff
    1b64:	ffffffff 	.word	0xffffffff
    1b68:	ffffffff 	.word	0xffffffff
    1b6c:	ffffffff 	.word	0xffffffff
    1b70:	ffffffff 	.word	0xffffffff
    1b74:	ffffffff 	.word	0xffffffff
    1b78:	ffffffff 	.word	0xffffffff
    1b7c:	ffffffff 	.word	0xffffffff
    1b80:	ffffffff 	.word	0xffffffff
    1b84:	ffffffff 	.word	0xffffffff
    1b88:	ffffffff 	.word	0xffffffff
    1b8c:	ffffffff 	.word	0xffffffff
    1b90:	ffffffff 	.word	0xffffffff
    1b94:	ffffffff 	.word	0xffffffff
    1b98:	ffffffff 	.word	0xffffffff
    1b9c:	ffffffff 	.word	0xffffffff
    1ba0:	ffffffff 	.word	0xffffffff
    1ba4:	ffffffff 	.word	0xffffffff
    1ba8:	ffffffff 	.word	0xffffffff
    1bac:	ffffffff 	.word	0xffffffff
    1bb0:	ffffffff 	.word	0xffffffff
    1bb4:	ffffffff 	.word	0xffffffff
    1bb8:	ffffffff 	.word	0xffffffff
    1bbc:	ffffffff 	.word	0xffffffff
    1bc0:	ffffffff 	.word	0xffffffff
    1bc4:	ffffffff 	.word	0xffffffff
    1bc8:	ffffffff 	.word	0xffffffff
    1bcc:	ffffffff 	.word	0xffffffff
    1bd0:	ffffffff 	.word	0xffffffff
    1bd4:	ffffffff 	.word	0xffffffff
    1bd8:	ffffffff 	.word	0xffffffff
    1bdc:	ffffffff 	.word	0xffffffff
    1be0:	ffffffff 	.word	0xffffffff
    1be4:	ffffffff 	.word	0xffffffff
    1be8:	ffffffff 	.word	0xffffffff
    1bec:	ffffffff 	.word	0xffffffff
    1bf0:	ffffffff 	.word	0xffffffff
    1bf4:	ffffffff 	.word	0xffffffff
    1bf8:	ffffffff 	.word	0xffffffff
    1bfc:	ffffffff 	.word	0xffffffff
    1c00:	ffffffff 	.word	0xffffffff
    1c04:	ffffffff 	.word	0xffffffff
    1c08:	ffffffff 	.word	0xffffffff
    1c0c:	ffffffff 	.word	0xffffffff
    1c10:	ffffffff 	.word	0xffffffff
    1c14:	ffffffff 	.word	0xffffffff
    1c18:	ffffffff 	.word	0xffffffff
    1c1c:	ffffffff 	.word	0xffffffff
    1c20:	ffffffff 	.word	0xffffffff
    1c24:	ffffffff 	.word	0xffffffff
    1c28:	ffffffff 	.word	0xffffffff
    1c2c:	ffffffff 	.word	0xffffffff
    1c30:	ffffffff 	.word	0xffffffff
    1c34:	ffffffff 	.word	0xffffffff
    1c38:	ffffffff 	.word	0xffffffff
    1c3c:	ffffffff 	.word	0xffffffff
    1c40:	ffffffff 	.word	0xffffffff
    1c44:	ffffffff 	.word	0xffffffff
    1c48:	ffffffff 	.word	0xffffffff
    1c4c:	ffffffff 	.word	0xffffffff
    1c50:	ffffffff 	.word	0xffffffff
    1c54:	ffffffff 	.word	0xffffffff
    1c58:	ffffffff 	.word	0xffffffff
    1c5c:	ffffffff 	.word	0xffffffff
    1c60:	ffffffff 	.word	0xffffffff
    1c64:	ffffffff 	.word	0xffffffff
    1c68:	ffffffff 	.word	0xffffffff
    1c6c:	ffffffff 	.word	0xffffffff
    1c70:	ffffffff 	.word	0xffffffff
    1c74:	ffffffff 	.word	0xffffffff
    1c78:	ffffffff 	.word	0xffffffff
    1c7c:	ffffffff 	.word	0xffffffff
    1c80:	ffffffff 	.word	0xffffffff
    1c84:	ffffffff 	.word	0xffffffff
    1c88:	ffffffff 	.word	0xffffffff
    1c8c:	ffffffff 	.word	0xffffffff
    1c90:	ffffffff 	.word	0xffffffff
    1c94:	ffffffff 	.word	0xffffffff
    1c98:	ffffffff 	.word	0xffffffff
    1c9c:	ffffffff 	.word	0xffffffff
    1ca0:	ffffffff 	.word	0xffffffff
    1ca4:	ffffffff 	.word	0xffffffff
    1ca8:	ffffffff 	.word	0xffffffff
    1cac:	ffffffff 	.word	0xffffffff
    1cb0:	ffffffff 	.word	0xffffffff
    1cb4:	ffffffff 	.word	0xffffffff
    1cb8:	ffffffff 	.word	0xffffffff
    1cbc:	ffffffff 	.word	0xffffffff
    1cc0:	ffffffff 	.word	0xffffffff
    1cc4:	ffffffff 	.word	0xffffffff
    1cc8:	ffffffff 	.word	0xffffffff
    1ccc:	ffffffff 	.word	0xffffffff
    1cd0:	ffffffff 	.word	0xffffffff
    1cd4:	ffffffff 	.word	0xffffffff
    1cd8:	ffffffff 	.word	0xffffffff
    1cdc:	ffffffff 	.word	0xffffffff
    1ce0:	ffffffff 	.word	0xffffffff
    1ce4:	ffffffff 	.word	0xffffffff
    1ce8:	ffffffff 	.word	0xffffffff
    1cec:	ffffffff 	.word	0xffffffff
    1cf0:	ffffffff 	.word	0xffffffff
    1cf4:	ffffffff 	.word	0xffffffff
    1cf8:	ffffffff 	.word	0xffffffff
    1cfc:	ffffffff 	.word	0xffffffff
    1d00:	ffffffff 	.word	0xffffffff
    1d04:	ffffffff 	.word	0xffffffff
    1d08:	ffffffff 	.word	0xffffffff
    1d0c:	ffffffff 	.word	0xffffffff
    1d10:	ffffffff 	.word	0xffffffff
    1d14:	ffffffff 	.word	0xffffffff
    1d18:	ffffffff 	.word	0xffffffff
    1d1c:	ffffffff 	.word	0xffffffff
    1d20:	ffffffff 	.word	0xffffffff
    1d24:	ffffffff 	.word	0xffffffff
    1d28:	ffffffff 	.word	0xffffffff
    1d2c:	ffffffff 	.word	0xffffffff
    1d30:	ffffffff 	.word	0xffffffff
    1d34:	ffffffff 	.word	0xffffffff
    1d38:	ffffffff 	.word	0xffffffff
    1d3c:	ffffffff 	.word	0xffffffff
    1d40:	ffffffff 	.word	0xffffffff
    1d44:	ffffffff 	.word	0xffffffff
    1d48:	ffffffff 	.word	0xffffffff
    1d4c:	ffffffff 	.word	0xffffffff
    1d50:	ffffffff 	.word	0xffffffff
    1d54:	ffffffff 	.word	0xffffffff
    1d58:	ffffffff 	.word	0xffffffff
    1d5c:	ffffffff 	.word	0xffffffff
    1d60:	ffffffff 	.word	0xffffffff
    1d64:	ffffffff 	.word	0xffffffff
    1d68:	ffffffff 	.word	0xffffffff
    1d6c:	ffffffff 	.word	0xffffffff
    1d70:	ffffffff 	.word	0xffffffff
    1d74:	ffffffff 	.word	0xffffffff
    1d78:	ffffffff 	.word	0xffffffff
    1d7c:	ffffffff 	.word	0xffffffff
    1d80:	ffffffff 	.word	0xffffffff
    1d84:	ffffffff 	.word	0xffffffff
    1d88:	ffffffff 	.word	0xffffffff
    1d8c:	ffffffff 	.word	0xffffffff
    1d90:	ffffffff 	.word	0xffffffff
    1d94:	ffffffff 	.word	0xffffffff
    1d98:	ffffffff 	.word	0xffffffff
    1d9c:	ffffffff 	.word	0xffffffff
    1da0:	ffffffff 	.word	0xffffffff
    1da4:	ffffffff 	.word	0xffffffff
    1da8:	ffffffff 	.word	0xffffffff
    1dac:	ffffffff 	.word	0xffffffff
    1db0:	ffffffff 	.word	0xffffffff
    1db4:	ffffffff 	.word	0xffffffff
    1db8:	ffffffff 	.word	0xffffffff
    1dbc:	ffffffff 	.word	0xffffffff
    1dc0:	ffffffff 	.word	0xffffffff
    1dc4:	ffffffff 	.word	0xffffffff
    1dc8:	ffffffff 	.word	0xffffffff
    1dcc:	ffffffff 	.word	0xffffffff
    1dd0:	ffffffff 	.word	0xffffffff
    1dd4:	ffffffff 	.word	0xffffffff
    1dd8:	ffffffff 	.word	0xffffffff
    1ddc:	ffffffff 	.word	0xffffffff
    1de0:	ffffffff 	.word	0xffffffff
    1de4:	ffffffff 	.word	0xffffffff
    1de8:	ffffffff 	.word	0xffffffff
    1dec:	ffffffff 	.word	0xffffffff
    1df0:	ffffffff 	.word	0xffffffff
    1df4:	ffffffff 	.word	0xffffffff
    1df8:	ffffffff 	.word	0xffffffff
    1dfc:	ffffffff 	.word	0xffffffff
    1e00:	ffffffff 	.word	0xffffffff
    1e04:	ffffffff 	.word	0xffffffff
    1e08:	ffffffff 	.word	0xffffffff
    1e0c:	ffffffff 	.word	0xffffffff
    1e10:	ffffffff 	.word	0xffffffff
    1e14:	ffffffff 	.word	0xffffffff
    1e18:	ffffffff 	.word	0xffffffff
    1e1c:	ffffffff 	.word	0xffffffff
    1e20:	ffffffff 	.word	0xffffffff
    1e24:	ffffffff 	.word	0xffffffff
    1e28:	ffffffff 	.word	0xffffffff
    1e2c:	ffffffff 	.word	0xffffffff
    1e30:	ffffffff 	.word	0xffffffff
    1e34:	ffffffff 	.word	0xffffffff
    1e38:	ffffffff 	.word	0xffffffff
    1e3c:	ffffffff 	.word	0xffffffff
    1e40:	ffffffff 	.word	0xffffffff
    1e44:	ffffffff 	.word	0xffffffff
    1e48:	ffffffff 	.word	0xffffffff
    1e4c:	ffffffff 	.word	0xffffffff
    1e50:	ffffffff 	.word	0xffffffff
    1e54:	ffffffff 	.word	0xffffffff
    1e58:	ffffffff 	.word	0xffffffff
    1e5c:	ffffffff 	.word	0xffffffff
    1e60:	ffffffff 	.word	0xffffffff
    1e64:	ffffffff 	.word	0xffffffff
    1e68:	ffffffff 	.word	0xffffffff
    1e6c:	ffffffff 	.word	0xffffffff
    1e70:	ffffffff 	.word	0xffffffff
    1e74:	ffffffff 	.word	0xffffffff
    1e78:	ffffffff 	.word	0xffffffff
    1e7c:	ffffffff 	.word	0xffffffff
    1e80:	ffffffff 	.word	0xffffffff
    1e84:	ffffffff 	.word	0xffffffff
    1e88:	ffffffff 	.word	0xffffffff
    1e8c:	ffffffff 	.word	0xffffffff
    1e90:	ffffffff 	.word	0xffffffff
    1e94:	ffffffff 	.word	0xffffffff
    1e98:	ffffffff 	.word	0xffffffff
    1e9c:	ffffffff 	.word	0xffffffff
    1ea0:	ffffffff 	.word	0xffffffff
    1ea4:	ffffffff 	.word	0xffffffff
    1ea8:	ffffffff 	.word	0xffffffff
    1eac:	ffffffff 	.word	0xffffffff
    1eb0:	ffffffff 	.word	0xffffffff
    1eb4:	ffffffff 	.word	0xffffffff
    1eb8:	ffffffff 	.word	0xffffffff
    1ebc:	ffffffff 	.word	0xffffffff
    1ec0:	ffffffff 	.word	0xffffffff
    1ec4:	ffffffff 	.word	0xffffffff
    1ec8:	ffffffff 	.word	0xffffffff
    1ecc:	ffffffff 	.word	0xffffffff
    1ed0:	ffffffff 	.word	0xffffffff
    1ed4:	ffffffff 	.word	0xffffffff
    1ed8:	ffffffff 	.word	0xffffffff
    1edc:	ffffffff 	.word	0xffffffff
    1ee0:	ffffffff 	.word	0xffffffff
    1ee4:	ffffffff 	.word	0xffffffff
    1ee8:	ffffffff 	.word	0xffffffff
    1eec:	ffffffff 	.word	0xffffffff
    1ef0:	ffffffff 	.word	0xffffffff
    1ef4:	ffffffff 	.word	0xffffffff
    1ef8:	ffffffff 	.word	0xffffffff
    1efc:	ffffffff 	.word	0xffffffff
    1f00:	ffffffff 	.word	0xffffffff
    1f04:	ffffffff 	.word	0xffffffff
    1f08:	ffffffff 	.word	0xffffffff
    1f0c:	ffffffff 	.word	0xffffffff
    1f10:	ffffffff 	.word	0xffffffff
    1f14:	ffffffff 	.word	0xffffffff
    1f18:	ffffffff 	.word	0xffffffff
    1f1c:	ffffffff 	.word	0xffffffff
    1f20:	ffffffff 	.word	0xffffffff
    1f24:	ffffffff 	.word	0xffffffff
    1f28:	ffffffff 	.word	0xffffffff
    1f2c:	ffffffff 	.word	0xffffffff
    1f30:	ffffffff 	.word	0xffffffff
    1f34:	ffffffff 	.word	0xffffffff
    1f38:	ffffffff 	.word	0xffffffff
    1f3c:	ffffffff 	.word	0xffffffff
    1f40:	ffffffff 	.word	0xffffffff
    1f44:	ffffffff 	.word	0xffffffff
    1f48:	ffffffff 	.word	0xffffffff
    1f4c:	ffffffff 	.word	0xffffffff
    1f50:	ffffffff 	.word	0xffffffff
    1f54:	ffffffff 	.word	0xffffffff
    1f58:	ffffffff 	.word	0xffffffff
    1f5c:	ffffffff 	.word	0xffffffff
    1f60:	ffffffff 	.word	0xffffffff
    1f64:	ffffffff 	.word	0xffffffff
    1f68:	ffffffff 	.word	0xffffffff
    1f6c:	ffffffff 	.word	0xffffffff
    1f70:	ffffffff 	.word	0xffffffff
    1f74:	ffffffff 	.word	0xffffffff
    1f78:	ffffffff 	.word	0xffffffff
    1f7c:	ffffffff 	.word	0xffffffff
    1f80:	ffffffff 	.word	0xffffffff
    1f84:	ffffffff 	.word	0xffffffff
    1f88:	ffffffff 	.word	0xffffffff
    1f8c:	ffffffff 	.word	0xffffffff
    1f90:	ffffffff 	.word	0xffffffff
    1f94:	ffffffff 	.word	0xffffffff
    1f98:	ffffffff 	.word	0xffffffff
    1f9c:	ffffffff 	.word	0xffffffff
    1fa0:	ffffffff 	.word	0xffffffff
    1fa4:	ffffffff 	.word	0xffffffff
    1fa8:	ffffffff 	.word	0xffffffff
    1fac:	ffffffff 	.word	0xffffffff
    1fb0:	ffffffff 	.word	0xffffffff
    1fb4:	ffffffff 	.word	0xffffffff
    1fb8:	ffffffff 	.word	0xffffffff
    1fbc:	ffffffff 	.word	0xffffffff
    1fc0:	ffffffff 	.word	0xffffffff
    1fc4:	ffffffff 	.word	0xffffffff
    1fc8:	ffffffff 	.word	0xffffffff
    1fcc:	ffffffff 	.word	0xffffffff
    1fd0:	ffffffff 	.word	0xffffffff
    1fd4:	ffffffff 	.word	0xffffffff
    1fd8:	ffffffff 	.word	0xffffffff
    1fdc:	ffffffff 	.word	0xffffffff
    1fe0:	ffffffff 	.word	0xffffffff
    1fe4:	ffffffff 	.word	0xffffffff
    1fe8:	ffffffff 	.word	0xffffffff
    1fec:	ffffffff 	.word	0xffffffff
    1ff0:	ffffffff 	.word	0xffffffff
    1ff4:	ffffffff 	.word	0xffffffff
    1ff8:	ffffffff 	.word	0xffffffff
    1ffc:	ffffffff 	.word	0xffffffff
    2000:	ffffffff 	.word	0xffffffff
    2004:	ffffffff 	.word	0xffffffff
    2008:	ffffffff 	.word	0xffffffff
    200c:	ffffffff 	.word	0xffffffff
    2010:	ffffffff 	.word	0xffffffff
    2014:	ffffffff 	.word	0xffffffff
    2018:	ffffffff 	.word	0xffffffff
    201c:	ffffffff 	.word	0xffffffff
    2020:	ffffffff 	.word	0xffffffff
    2024:	ffffffff 	.word	0xffffffff
    2028:	ffffffff 	.word	0xffffffff
    202c:	ffffffff 	.word	0xffffffff
    2030:	ffffffff 	.word	0xffffffff
    2034:	ffffffff 	.word	0xffffffff
    2038:	ffffffff 	.word	0xffffffff
    203c:	ffffffff 	.word	0xffffffff
    2040:	ffffffff 	.word	0xffffffff
    2044:	ffffffff 	.word	0xffffffff
    2048:	ffffffff 	.word	0xffffffff
    204c:	ffffffff 	.word	0xffffffff
    2050:	ffffffff 	.word	0xffffffff
    2054:	ffffffff 	.word	0xffffffff
    2058:	ffffffff 	.word	0xffffffff
    205c:	ffffffff 	.word	0xffffffff
    2060:	ffffffff 	.word	0xffffffff
    2064:	ffffffff 	.word	0xffffffff
    2068:	ffffffff 	.word	0xffffffff
    206c:	ffffffff 	.word	0xffffffff
    2070:	ffffffff 	.word	0xffffffff
    2074:	ffffffff 	.word	0xffffffff
    2078:	ffffffff 	.word	0xffffffff
    207c:	ffffffff 	.word	0xffffffff
    2080:	ffffffff 	.word	0xffffffff
    2084:	ffffffff 	.word	0xffffffff
    2088:	ffffffff 	.word	0xffffffff
    208c:	ffffffff 	.word	0xffffffff
    2090:	ffffffff 	.word	0xffffffff
    2094:	ffffffff 	.word	0xffffffff
    2098:	ffffffff 	.word	0xffffffff
    209c:	ffffffff 	.word	0xffffffff
    20a0:	ffffffff 	.word	0xffffffff
    20a4:	ffffffff 	.word	0xffffffff
    20a8:	ffffffff 	.word	0xffffffff
    20ac:	ffffffff 	.word	0xffffffff
    20b0:	ffffffff 	.word	0xffffffff
    20b4:	ffffffff 	.word	0xffffffff
    20b8:	ffffffff 	.word	0xffffffff
    20bc:	ffffffff 	.word	0xffffffff
    20c0:	ffffffff 	.word	0xffffffff
    20c4:	ffffffff 	.word	0xffffffff
    20c8:	ffffffff 	.word	0xffffffff
    20cc:	ffffffff 	.word	0xffffffff
    20d0:	ffffffff 	.word	0xffffffff
    20d4:	ffffffff 	.word	0xffffffff
    20d8:	ffffffff 	.word	0xffffffff
    20dc:	ffffffff 	.word	0xffffffff
    20e0:	ffffffff 	.word	0xffffffff
    20e4:	ffffffff 	.word	0xffffffff
    20e8:	ffffffff 	.word	0xffffffff
    20ec:	ffffffff 	.word	0xffffffff
    20f0:	ffffffff 	.word	0xffffffff
    20f4:	ffffffff 	.word	0xffffffff
    20f8:	ffffffff 	.word	0xffffffff
    20fc:	ffffffff 	.word	0xffffffff
    2100:	ffffffff 	.word	0xffffffff
    2104:	ffffffff 	.word	0xffffffff
    2108:	ffffffff 	.word	0xffffffff
    210c:	ffffffff 	.word	0xffffffff
    2110:	ffffffff 	.word	0xffffffff
    2114:	ffffffff 	.word	0xffffffff
    2118:	ffffffff 	.word	0xffffffff
    211c:	ffffffff 	.word	0xffffffff
    2120:	ffffffff 	.word	0xffffffff
    2124:	ffffffff 	.word	0xffffffff
    2128:	ffffffff 	.word	0xffffffff
    212c:	ffffffff 	.word	0xffffffff
    2130:	ffffffff 	.word	0xffffffff
    2134:	ffffffff 	.word	0xffffffff
    2138:	ffffffff 	.word	0xffffffff
    213c:	ffffffff 	.word	0xffffffff
    2140:	ffffffff 	.word	0xffffffff
    2144:	ffffffff 	.word	0xffffffff
    2148:	ffffffff 	.word	0xffffffff
    214c:	ffffffff 	.word	0xffffffff
    2150:	ffffffff 	.word	0xffffffff
    2154:	ffffffff 	.word	0xffffffff
    2158:	ffffffff 	.word	0xffffffff
    215c:	ffffffff 	.word	0xffffffff
    2160:	ffffffff 	.word	0xffffffff
    2164:	ffffffff 	.word	0xffffffff
    2168:	ffffffff 	.word	0xffffffff
    216c:	ffffffff 	.word	0xffffffff
    2170:	ffffffff 	.word	0xffffffff
    2174:	ffffffff 	.word	0xffffffff
    2178:	ffffffff 	.word	0xffffffff
    217c:	ffffffff 	.word	0xffffffff
    2180:	ffffffff 	.word	0xffffffff
    2184:	ffffffff 	.word	0xffffffff
    2188:	ffffffff 	.word	0xffffffff
    218c:	ffffffff 	.word	0xffffffff
    2190:	ffffffff 	.word	0xffffffff
    2194:	ffffffff 	.word	0xffffffff
    2198:	ffffffff 	.word	0xffffffff
    219c:	ffffffff 	.word	0xffffffff
    21a0:	ffffffff 	.word	0xffffffff
    21a4:	ffffffff 	.word	0xffffffff
    21a8:	ffffffff 	.word	0xffffffff
    21ac:	ffffffff 	.word	0xffffffff
    21b0:	ffffffff 	.word	0xffffffff
    21b4:	ffffffff 	.word	0xffffffff
    21b8:	ffffffff 	.word	0xffffffff
    21bc:	ffffffff 	.word	0xffffffff
    21c0:	ffffffff 	.word	0xffffffff
    21c4:	ffffffff 	.word	0xffffffff
    21c8:	ffffffff 	.word	0xffffffff
    21cc:	ffffffff 	.word	0xffffffff
    21d0:	ffffffff 	.word	0xffffffff
    21d4:	ffffffff 	.word	0xffffffff
    21d8:	ffffffff 	.word	0xffffffff
    21dc:	ffffffff 	.word	0xffffffff
    21e0:	ffffffff 	.word	0xffffffff
    21e4:	ffffffff 	.word	0xffffffff
    21e8:	ffffffff 	.word	0xffffffff
    21ec:	ffffffff 	.word	0xffffffff
    21f0:	ffffffff 	.word	0xffffffff
    21f4:	ffffffff 	.word	0xffffffff
    21f8:	ffffffff 	.word	0xffffffff
    21fc:	ffffffff 	.word	0xffffffff
    2200:	ffffffff 	.word	0xffffffff
    2204:	ffffffff 	.word	0xffffffff
    2208:	ffffffff 	.word	0xffffffff
    220c:	ffffffff 	.word	0xffffffff
    2210:	ffffffff 	.word	0xffffffff
    2214:	ffffffff 	.word	0xffffffff
    2218:	ffffffff 	.word	0xffffffff
    221c:	ffffffff 	.word	0xffffffff
    2220:	ffffffff 	.word	0xffffffff
    2224:	ffffffff 	.word	0xffffffff
    2228:	ffffffff 	.word	0xffffffff
    222c:	ffffffff 	.word	0xffffffff
    2230:	ffffffff 	.word	0xffffffff
    2234:	ffffffff 	.word	0xffffffff
    2238:	ffffffff 	.word	0xffffffff
    223c:	ffffffff 	.word	0xffffffff
    2240:	ffffffff 	.word	0xffffffff
    2244:	ffffffff 	.word	0xffffffff
    2248:	ffffffff 	.word	0xffffffff
    224c:	ffffffff 	.word	0xffffffff
    2250:	ffffffff 	.word	0xffffffff
    2254:	ffffffff 	.word	0xffffffff
    2258:	ffffffff 	.word	0xffffffff
    225c:	ffffffff 	.word	0xffffffff
    2260:	ffffffff 	.word	0xffffffff
    2264:	ffffffff 	.word	0xffffffff
    2268:	ffffffff 	.word	0xffffffff
    226c:	ffffffff 	.word	0xffffffff
    2270:	ffffffff 	.word	0xffffffff
    2274:	ffffffff 	.word	0xffffffff
    2278:	ffffffff 	.word	0xffffffff
    227c:	ffffffff 	.word	0xffffffff
    2280:	ffffffff 	.word	0xffffffff
    2284:	ffffffff 	.word	0xffffffff
    2288:	ffffffff 	.word	0xffffffff
    228c:	ffffffff 	.word	0xffffffff
    2290:	ffffffff 	.word	0xffffffff
    2294:	ffffffff 	.word	0xffffffff
    2298:	ffffffff 	.word	0xffffffff
    229c:	ffffffff 	.word	0xffffffff
    22a0:	ffffffff 	.word	0xffffffff
    22a4:	ffffffff 	.word	0xffffffff
    22a8:	ffffffff 	.word	0xffffffff
    22ac:	ffffffff 	.word	0xffffffff
    22b0:	ffffffff 	.word	0xffffffff
    22b4:	ffffffff 	.word	0xffffffff
    22b8:	ffffffff 	.word	0xffffffff
    22bc:	ffffffff 	.word	0xffffffff
    22c0:	ffffffff 	.word	0xffffffff
    22c4:	ffffffff 	.word	0xffffffff
    22c8:	ffffffff 	.word	0xffffffff
    22cc:	ffffffff 	.word	0xffffffff
    22d0:	ffffffff 	.word	0xffffffff
    22d4:	ffffffff 	.word	0xffffffff
    22d8:	ffffffff 	.word	0xffffffff
    22dc:	ffffffff 	.word	0xffffffff
    22e0:	ffffffff 	.word	0xffffffff
    22e4:	ffffffff 	.word	0xffffffff
    22e8:	ffffffff 	.word	0xffffffff
    22ec:	ffffffff 	.word	0xffffffff
    22f0:	ffffffff 	.word	0xffffffff
    22f4:	ffffffff 	.word	0xffffffff
    22f8:	ffffffff 	.word	0xffffffff
    22fc:	ffffffff 	.word	0xffffffff
    2300:	ffffffff 	.word	0xffffffff
    2304:	ffffffff 	.word	0xffffffff
    2308:	ffffffff 	.word	0xffffffff
    230c:	ffffffff 	.word	0xffffffff
    2310:	ffffffff 	.word	0xffffffff
    2314:	ffffffff 	.word	0xffffffff
    2318:	ffffffff 	.word	0xffffffff
    231c:	ffffffff 	.word	0xffffffff
    2320:	ffffffff 	.word	0xffffffff
    2324:	ffffffff 	.word	0xffffffff
    2328:	ffffffff 	.word	0xffffffff
    232c:	ffffffff 	.word	0xffffffff
    2330:	ffffffff 	.word	0xffffffff
    2334:	ffffffff 	.word	0xffffffff
    2338:	ffffffff 	.word	0xffffffff
    233c:	ffffffff 	.word	0xffffffff
    2340:	ffffffff 	.word	0xffffffff
    2344:	ffffffff 	.word	0xffffffff
    2348:	ffffffff 	.word	0xffffffff
    234c:	ffffffff 	.word	0xffffffff
    2350:	ffffffff 	.word	0xffffffff
    2354:	ffffffff 	.word	0xffffffff
    2358:	ffffffff 	.word	0xffffffff
    235c:	ffffffff 	.word	0xffffffff
    2360:	ffffffff 	.word	0xffffffff
    2364:	ffffffff 	.word	0xffffffff
    2368:	ffffffff 	.word	0xffffffff
    236c:	ffffffff 	.word	0xffffffff
    2370:	ffffffff 	.word	0xffffffff
    2374:	ffffffff 	.word	0xffffffff
    2378:	ffffffff 	.word	0xffffffff
    237c:	ffffffff 	.word	0xffffffff
    2380:	ffffffff 	.word	0xffffffff
    2384:	ffffffff 	.word	0xffffffff
    2388:	ffffffff 	.word	0xffffffff
    238c:	ffffffff 	.word	0xffffffff
    2390:	ffffffff 	.word	0xffffffff
    2394:	ffffffff 	.word	0xffffffff
    2398:	ffffffff 	.word	0xffffffff
    239c:	ffffffff 	.word	0xffffffff
    23a0:	ffffffff 	.word	0xffffffff
    23a4:	ffffffff 	.word	0xffffffff
    23a8:	ffffffff 	.word	0xffffffff
    23ac:	ffffffff 	.word	0xffffffff
    23b0:	ffffffff 	.word	0xffffffff
    23b4:	ffffffff 	.word	0xffffffff
    23b8:	ffffffff 	.word	0xffffffff
    23bc:	ffffffff 	.word	0xffffffff
    23c0:	ffffffff 	.word	0xffffffff
    23c4:	ffffffff 	.word	0xffffffff
    23c8:	ffffffff 	.word	0xffffffff
    23cc:	ffffffff 	.word	0xffffffff
    23d0:	ffffffff 	.word	0xffffffff
    23d4:	ffffffff 	.word	0xffffffff
    23d8:	ffffffff 	.word	0xffffffff
    23dc:	ffffffff 	.word	0xffffffff
    23e0:	ffffffff 	.word	0xffffffff
    23e4:	ffffffff 	.word	0xffffffff
    23e8:	ffffffff 	.word	0xffffffff
    23ec:	ffffffff 	.word	0xffffffff
    23f0:	ffffffff 	.word	0xffffffff
    23f4:	ffffffff 	.word	0xffffffff
    23f8:	ffffffff 	.word	0xffffffff
    23fc:	ffffffff 	.word	0xffffffff
    2400:	ffffffff 	.word	0xffffffff
    2404:	ffffffff 	.word	0xffffffff
    2408:	ffffffff 	.word	0xffffffff
    240c:	ffffffff 	.word	0xffffffff
    2410:	ffffffff 	.word	0xffffffff
    2414:	ffffffff 	.word	0xffffffff
    2418:	ffffffff 	.word	0xffffffff
    241c:	ffffffff 	.word	0xffffffff
    2420:	ffffffff 	.word	0xffffffff
    2424:	ffffffff 	.word	0xffffffff
    2428:	ffffffff 	.word	0xffffffff
    242c:	ffffffff 	.word	0xffffffff
    2430:	ffffffff 	.word	0xffffffff
    2434:	ffffffff 	.word	0xffffffff
    2438:	ffffffff 	.word	0xffffffff
    243c:	ffffffff 	.word	0xffffffff
    2440:	ffffffff 	.word	0xffffffff
    2444:	ffffffff 	.word	0xffffffff
    2448:	ffffffff 	.word	0xffffffff
    244c:	ffffffff 	.word	0xffffffff
    2450:	ffffffff 	.word	0xffffffff
    2454:	ffffffff 	.word	0xffffffff
    2458:	ffffffff 	.word	0xffffffff
    245c:	ffffffff 	.word	0xffffffff
    2460:	ffffffff 	.word	0xffffffff
    2464:	ffffffff 	.word	0xffffffff
    2468:	ffffffff 	.word	0xffffffff
    246c:	ffffffff 	.word	0xffffffff
    2470:	ffffffff 	.word	0xffffffff
    2474:	ffffffff 	.word	0xffffffff
    2478:	ffffffff 	.word	0xffffffff
    247c:	ffffffff 	.word	0xffffffff
    2480:	ffffffff 	.word	0xffffffff
    2484:	ffffffff 	.word	0xffffffff
    2488:	ffffffff 	.word	0xffffffff
    248c:	ffffffff 	.word	0xffffffff
    2490:	ffffffff 	.word	0xffffffff
    2494:	ffffffff 	.word	0xffffffff
    2498:	ffffffff 	.word	0xffffffff
    249c:	ffffffff 	.word	0xffffffff
    24a0:	ffffffff 	.word	0xffffffff
    24a4:	ffffffff 	.word	0xffffffff
    24a8:	ffffffff 	.word	0xffffffff
    24ac:	ffffffff 	.word	0xffffffff
    24b0:	ffffffff 	.word	0xffffffff
    24b4:	ffffffff 	.word	0xffffffff
    24b8:	ffffffff 	.word	0xffffffff
    24bc:	ffffffff 	.word	0xffffffff
    24c0:	ffffffff 	.word	0xffffffff
    24c4:	ffffffff 	.word	0xffffffff
    24c8:	ffffffff 	.word	0xffffffff
    24cc:	ffffffff 	.word	0xffffffff
    24d0:	ffffffff 	.word	0xffffffff
    24d4:	ffffffff 	.word	0xffffffff
    24d8:	ffffffff 	.word	0xffffffff
    24dc:	ffffffff 	.word	0xffffffff
    24e0:	ffffffff 	.word	0xffffffff
    24e4:	ffffffff 	.word	0xffffffff
    24e8:	ffffffff 	.word	0xffffffff
    24ec:	ffffffff 	.word	0xffffffff
    24f0:	ffffffff 	.word	0xffffffff
    24f4:	ffffffff 	.word	0xffffffff
    24f8:	ffffffff 	.word	0xffffffff
    24fc:	ffffffff 	.word	0xffffffff
    2500:	ffffffff 	.word	0xffffffff
    2504:	ffffffff 	.word	0xffffffff
    2508:	ffffffff 	.word	0xffffffff
    250c:	ffffffff 	.word	0xffffffff
    2510:	ffffffff 	.word	0xffffffff
    2514:	ffffffff 	.word	0xffffffff
    2518:	ffffffff 	.word	0xffffffff
    251c:	ffffffff 	.word	0xffffffff
    2520:	ffffffff 	.word	0xffffffff
    2524:	ffffffff 	.word	0xffffffff
    2528:	ffffffff 	.word	0xffffffff
    252c:	ffffffff 	.word	0xffffffff
    2530:	ffffffff 	.word	0xffffffff
    2534:	ffffffff 	.word	0xffffffff
    2538:	ffffffff 	.word	0xffffffff
    253c:	ffffffff 	.word	0xffffffff
    2540:	ffffffff 	.word	0xffffffff
    2544:	ffffffff 	.word	0xffffffff
    2548:	ffffffff 	.word	0xffffffff
    254c:	ffffffff 	.word	0xffffffff
    2550:	ffffffff 	.word	0xffffffff
    2554:	ffffffff 	.word	0xffffffff
    2558:	ffffffff 	.word	0xffffffff
    255c:	ffffffff 	.word	0xffffffff
    2560:	ffffffff 	.word	0xffffffff
    2564:	ffffffff 	.word	0xffffffff
    2568:	ffffffff 	.word	0xffffffff
    256c:	ffffffff 	.word	0xffffffff
    2570:	ffffffff 	.word	0xffffffff
    2574:	ffffffff 	.word	0xffffffff
    2578:	ffffffff 	.word	0xffffffff
    257c:	ffffffff 	.word	0xffffffff
    2580:	ffffffff 	.word	0xffffffff
    2584:	ffffffff 	.word	0xffffffff
    2588:	ffffffff 	.word	0xffffffff
    258c:	ffffffff 	.word	0xffffffff
    2590:	ffffffff 	.word	0xffffffff
    2594:	ffffffff 	.word	0xffffffff
    2598:	ffffffff 	.word	0xffffffff
    259c:	ffffffff 	.word	0xffffffff
    25a0:	ffffffff 	.word	0xffffffff
    25a4:	ffffffff 	.word	0xffffffff
    25a8:	ffffffff 	.word	0xffffffff
    25ac:	ffffffff 	.word	0xffffffff
    25b0:	ffffffff 	.word	0xffffffff
    25b4:	ffffffff 	.word	0xffffffff
    25b8:	ffffffff 	.word	0xffffffff
    25bc:	ffffffff 	.word	0xffffffff
    25c0:	ffffffff 	.word	0xffffffff
    25c4:	ffffffff 	.word	0xffffffff
    25c8:	ffffffff 	.word	0xffffffff
    25cc:	ffffffff 	.word	0xffffffff
    25d0:	ffffffff 	.word	0xffffffff
    25d4:	ffffffff 	.word	0xffffffff
    25d8:	ffffffff 	.word	0xffffffff
    25dc:	ffffffff 	.word	0xffffffff
    25e0:	ffffffff 	.word	0xffffffff
    25e4:	ffffffff 	.word	0xffffffff
    25e8:	ffffffff 	.word	0xffffffff
    25ec:	ffffffff 	.word	0xffffffff
    25f0:	ffffffff 	.word	0xffffffff
    25f4:	ffffffff 	.word	0xffffffff
    25f8:	ffffffff 	.word	0xffffffff
    25fc:	ffffffff 	.word	0xffffffff
    2600:	ffffffff 	.word	0xffffffff
    2604:	ffffffff 	.word	0xffffffff
    2608:	ffffffff 	.word	0xffffffff
    260c:	ffffffff 	.word	0xffffffff
    2610:	ffffffff 	.word	0xffffffff
    2614:	ffffffff 	.word	0xffffffff
    2618:	ffffffff 	.word	0xffffffff
    261c:	ffffffff 	.word	0xffffffff
    2620:	ffffffff 	.word	0xffffffff
    2624:	ffffffff 	.word	0xffffffff
    2628:	ffffffff 	.word	0xffffffff
    262c:	ffffffff 	.word	0xffffffff
    2630:	ffffffff 	.word	0xffffffff
    2634:	ffffffff 	.word	0xffffffff
    2638:	ffffffff 	.word	0xffffffff
    263c:	ffffffff 	.word	0xffffffff
    2640:	ffffffff 	.word	0xffffffff
    2644:	ffffffff 	.word	0xffffffff
    2648:	ffffffff 	.word	0xffffffff
    264c:	ffffffff 	.word	0xffffffff
    2650:	ffffffff 	.word	0xffffffff
    2654:	ffffffff 	.word	0xffffffff
    2658:	ffffffff 	.word	0xffffffff
    265c:	ffffffff 	.word	0xffffffff
    2660:	ffffffff 	.word	0xffffffff
    2664:	ffffffff 	.word	0xffffffff
    2668:	ffffffff 	.word	0xffffffff
    266c:	ffffffff 	.word	0xffffffff
    2670:	ffffffff 	.word	0xffffffff
    2674:	ffffffff 	.word	0xffffffff
    2678:	ffffffff 	.word	0xffffffff
    267c:	ffffffff 	.word	0xffffffff
    2680:	ffffffff 	.word	0xffffffff
    2684:	ffffffff 	.word	0xffffffff
    2688:	ffffffff 	.word	0xffffffff
    268c:	ffffffff 	.word	0xffffffff
    2690:	ffffffff 	.word	0xffffffff
    2694:	ffffffff 	.word	0xffffffff
    2698:	ffffffff 	.word	0xffffffff
    269c:	ffffffff 	.word	0xffffffff
    26a0:	ffffffff 	.word	0xffffffff
    26a4:	ffffffff 	.word	0xffffffff
    26a8:	ffffffff 	.word	0xffffffff
    26ac:	ffffffff 	.word	0xffffffff
    26b0:	ffffffff 	.word	0xffffffff
    26b4:	ffffffff 	.word	0xffffffff
    26b8:	ffffffff 	.word	0xffffffff
    26bc:	ffffffff 	.word	0xffffffff
    26c0:	ffffffff 	.word	0xffffffff
    26c4:	ffffffff 	.word	0xffffffff
    26c8:	ffffffff 	.word	0xffffffff
    26cc:	ffffffff 	.word	0xffffffff
    26d0:	ffffffff 	.word	0xffffffff
    26d4:	ffffffff 	.word	0xffffffff
    26d8:	ffffffff 	.word	0xffffffff
    26dc:	ffffffff 	.word	0xffffffff
    26e0:	ffffffff 	.word	0xffffffff
    26e4:	ffffffff 	.word	0xffffffff
    26e8:	ffffffff 	.word	0xffffffff
    26ec:	ffffffff 	.word	0xffffffff
    26f0:	ffffffff 	.word	0xffffffff
    26f4:	ffffffff 	.word	0xffffffff
    26f8:	ffffffff 	.word	0xffffffff
    26fc:	ffffffff 	.word	0xffffffff
    2700:	ffffffff 	.word	0xffffffff
    2704:	ffffffff 	.word	0xffffffff
    2708:	ffffffff 	.word	0xffffffff
    270c:	ffffffff 	.word	0xffffffff
    2710:	ffffffff 	.word	0xffffffff
    2714:	ffffffff 	.word	0xffffffff
    2718:	ffffffff 	.word	0xffffffff
    271c:	ffffffff 	.word	0xffffffff
    2720:	ffffffff 	.word	0xffffffff
    2724:	ffffffff 	.word	0xffffffff
    2728:	ffffffff 	.word	0xffffffff
    272c:	ffffffff 	.word	0xffffffff
    2730:	ffffffff 	.word	0xffffffff
    2734:	ffffffff 	.word	0xffffffff
    2738:	ffffffff 	.word	0xffffffff
    273c:	ffffffff 	.word	0xffffffff
    2740:	ffffffff 	.word	0xffffffff
    2744:	ffffffff 	.word	0xffffffff
    2748:	ffffffff 	.word	0xffffffff
    274c:	ffffffff 	.word	0xffffffff
    2750:	ffffffff 	.word	0xffffffff
    2754:	ffffffff 	.word	0xffffffff
    2758:	ffffffff 	.word	0xffffffff
    275c:	ffffffff 	.word	0xffffffff
    2760:	ffffffff 	.word	0xffffffff
    2764:	ffffffff 	.word	0xffffffff
    2768:	ffffffff 	.word	0xffffffff
    276c:	ffffffff 	.word	0xffffffff
    2770:	ffffffff 	.word	0xffffffff
    2774:	ffffffff 	.word	0xffffffff
    2778:	ffffffff 	.word	0xffffffff
    277c:	ffffffff 	.word	0xffffffff
    2780:	ffffffff 	.word	0xffffffff
    2784:	ffffffff 	.word	0xffffffff
    2788:	ffffffff 	.word	0xffffffff
    278c:	ffffffff 	.word	0xffffffff
    2790:	ffffffff 	.word	0xffffffff
    2794:	ffffffff 	.word	0xffffffff
    2798:	ffffffff 	.word	0xffffffff
    279c:	ffffffff 	.word	0xffffffff
    27a0:	ffffffff 	.word	0xffffffff
    27a4:	ffffffff 	.word	0xffffffff
    27a8:	ffffffff 	.word	0xffffffff
    27ac:	ffffffff 	.word	0xffffffff
    27b0:	ffffffff 	.word	0xffffffff
    27b4:	ffffffff 	.word	0xffffffff
    27b8:	ffffffff 	.word	0xffffffff
    27bc:	ffffffff 	.word	0xffffffff
    27c0:	ffffffff 	.word	0xffffffff
    27c4:	ffffffff 	.word	0xffffffff
    27c8:	ffffffff 	.word	0xffffffff
    27cc:	ffffffff 	.word	0xffffffff
    27d0:	ffffffff 	.word	0xffffffff
    27d4:	ffffffff 	.word	0xffffffff
    27d8:	ffffffff 	.word	0xffffffff
    27dc:	ffffffff 	.word	0xffffffff
    27e0:	ffffffff 	.word	0xffffffff
    27e4:	ffffffff 	.word	0xffffffff
    27e8:	ffffffff 	.word	0xffffffff
    27ec:	ffffffff 	.word	0xffffffff
    27f0:	ffffffff 	.word	0xffffffff
    27f4:	ffffffff 	.word	0xffffffff
    27f8:	ffffffff 	.word	0xffffffff
    27fc:	ffffffff 	.word	0xffffffff
    2800:	ffffffff 	.word	0xffffffff
    2804:	ffffffff 	.word	0xffffffff
    2808:	ffffffff 	.word	0xffffffff
    280c:	ffffffff 	.word	0xffffffff
    2810:	ffffffff 	.word	0xffffffff
    2814:	ffffffff 	.word	0xffffffff
    2818:	ffffffff 	.word	0xffffffff
    281c:	ffffffff 	.word	0xffffffff
    2820:	ffffffff 	.word	0xffffffff
    2824:	ffffffff 	.word	0xffffffff
    2828:	ffffffff 	.word	0xffffffff
    282c:	ffffffff 	.word	0xffffffff
    2830:	ffffffff 	.word	0xffffffff
    2834:	ffffffff 	.word	0xffffffff
    2838:	ffffffff 	.word	0xffffffff
    283c:	ffffffff 	.word	0xffffffff
    2840:	ffffffff 	.word	0xffffffff
    2844:	ffffffff 	.word	0xffffffff
    2848:	ffffffff 	.word	0xffffffff
    284c:	ffffffff 	.word	0xffffffff
    2850:	ffffffff 	.word	0xffffffff
    2854:	ffffffff 	.word	0xffffffff
    2858:	ffffffff 	.word	0xffffffff
    285c:	ffffffff 	.word	0xffffffff
    2860:	ffffffff 	.word	0xffffffff
    2864:	ffffffff 	.word	0xffffffff
    2868:	ffffffff 	.word	0xffffffff
    286c:	ffffffff 	.word	0xffffffff
    2870:	ffffffff 	.word	0xffffffff
    2874:	ffffffff 	.word	0xffffffff
    2878:	ffffffff 	.word	0xffffffff
    287c:	ffffffff 	.word	0xffffffff
    2880:	ffffffff 	.word	0xffffffff
    2884:	ffffffff 	.word	0xffffffff
    2888:	ffffffff 	.word	0xffffffff
    288c:	ffffffff 	.word	0xffffffff
    2890:	ffffffff 	.word	0xffffffff
    2894:	ffffffff 	.word	0xffffffff
    2898:	ffffffff 	.word	0xffffffff
    289c:	ffffffff 	.word	0xffffffff
    28a0:	ffffffff 	.word	0xffffffff
    28a4:	ffffffff 	.word	0xffffffff
    28a8:	ffffffff 	.word	0xffffffff
    28ac:	ffffffff 	.word	0xffffffff
    28b0:	ffffffff 	.word	0xffffffff
    28b4:	ffffffff 	.word	0xffffffff
    28b8:	ffffffff 	.word	0xffffffff
    28bc:	ffffffff 	.word	0xffffffff
    28c0:	ffffffff 	.word	0xffffffff
    28c4:	ffffffff 	.word	0xffffffff
    28c8:	ffffffff 	.word	0xffffffff
    28cc:	ffffffff 	.word	0xffffffff
    28d0:	ffffffff 	.word	0xffffffff
    28d4:	ffffffff 	.word	0xffffffff
    28d8:	ffffffff 	.word	0xffffffff
    28dc:	ffffffff 	.word	0xffffffff
    28e0:	ffffffff 	.word	0xffffffff
    28e4:	ffffffff 	.word	0xffffffff
    28e8:	ffffffff 	.word	0xffffffff
    28ec:	ffffffff 	.word	0xffffffff
    28f0:	ffffffff 	.word	0xffffffff
    28f4:	ffffffff 	.word	0xffffffff
    28f8:	ffffffff 	.word	0xffffffff
    28fc:	ffffffff 	.word	0xffffffff
    2900:	ffffffff 	.word	0xffffffff
    2904:	ffffffff 	.word	0xffffffff
    2908:	ffffffff 	.word	0xffffffff
    290c:	ffffffff 	.word	0xffffffff
    2910:	ffffffff 	.word	0xffffffff
    2914:	ffffffff 	.word	0xffffffff
    2918:	ffffffff 	.word	0xffffffff
    291c:	ffffffff 	.word	0xffffffff
    2920:	ffffffff 	.word	0xffffffff
    2924:	ffffffff 	.word	0xffffffff
    2928:	ffffffff 	.word	0xffffffff
    292c:	ffffffff 	.word	0xffffffff
    2930:	ffffffff 	.word	0xffffffff
    2934:	ffffffff 	.word	0xffffffff
    2938:	ffffffff 	.word	0xffffffff
    293c:	ffffffff 	.word	0xffffffff
    2940:	ffffffff 	.word	0xffffffff
    2944:	ffffffff 	.word	0xffffffff
    2948:	ffffffff 	.word	0xffffffff
    294c:	ffffffff 	.word	0xffffffff
    2950:	ffffffff 	.word	0xffffffff
    2954:	ffffffff 	.word	0xffffffff
    2958:	ffffffff 	.word	0xffffffff
    295c:	ffffffff 	.word	0xffffffff
    2960:	ffffffff 	.word	0xffffffff
    2964:	ffffffff 	.word	0xffffffff
    2968:	ffffffff 	.word	0xffffffff
    296c:	ffffffff 	.word	0xffffffff
    2970:	ffffffff 	.word	0xffffffff
    2974:	ffffffff 	.word	0xffffffff
    2978:	ffffffff 	.word	0xffffffff
    297c:	ffffffff 	.word	0xffffffff
    2980:	ffffffff 	.word	0xffffffff
    2984:	ffffffff 	.word	0xffffffff
    2988:	ffffffff 	.word	0xffffffff
    298c:	ffffffff 	.word	0xffffffff
    2990:	ffffffff 	.word	0xffffffff
    2994:	ffffffff 	.word	0xffffffff
    2998:	ffffffff 	.word	0xffffffff
    299c:	ffffffff 	.word	0xffffffff
    29a0:	ffffffff 	.word	0xffffffff
    29a4:	ffffffff 	.word	0xffffffff
    29a8:	ffffffff 	.word	0xffffffff
    29ac:	ffffffff 	.word	0xffffffff
    29b0:	ffffffff 	.word	0xffffffff
    29b4:	ffffffff 	.word	0xffffffff
    29b8:	ffffffff 	.word	0xffffffff
    29bc:	ffffffff 	.word	0xffffffff
    29c0:	ffffffff 	.word	0xffffffff
    29c4:	ffffffff 	.word	0xffffffff
    29c8:	ffffffff 	.word	0xffffffff
    29cc:	ffffffff 	.word	0xffffffff
    29d0:	ffffffff 	.word	0xffffffff
    29d4:	ffffffff 	.word	0xffffffff
    29d8:	ffffffff 	.word	0xffffffff
    29dc:	ffffffff 	.word	0xffffffff
    29e0:	ffffffff 	.word	0xffffffff
    29e4:	ffffffff 	.word	0xffffffff
    29e8:	ffffffff 	.word	0xffffffff
    29ec:	ffffffff 	.word	0xffffffff
    29f0:	ffffffff 	.word	0xffffffff
    29f4:	ffffffff 	.word	0xffffffff
    29f8:	ffffffff 	.word	0xffffffff
    29fc:	ffffffff 	.word	0xffffffff
    2a00:	ffffffff 	.word	0xffffffff
    2a04:	ffffffff 	.word	0xffffffff
    2a08:	ffffffff 	.word	0xffffffff
    2a0c:	ffffffff 	.word	0xffffffff
    2a10:	ffffffff 	.word	0xffffffff
    2a14:	ffffffff 	.word	0xffffffff
    2a18:	ffffffff 	.word	0xffffffff
    2a1c:	ffffffff 	.word	0xffffffff
    2a20:	ffffffff 	.word	0xffffffff
    2a24:	ffffffff 	.word	0xffffffff
    2a28:	ffffffff 	.word	0xffffffff
    2a2c:	ffffffff 	.word	0xffffffff
    2a30:	ffffffff 	.word	0xffffffff
    2a34:	ffffffff 	.word	0xffffffff
    2a38:	ffffffff 	.word	0xffffffff
    2a3c:	ffffffff 	.word	0xffffffff
    2a40:	ffffffff 	.word	0xffffffff
    2a44:	ffffffff 	.word	0xffffffff
    2a48:	ffffffff 	.word	0xffffffff
    2a4c:	ffffffff 	.word	0xffffffff
    2a50:	ffffffff 	.word	0xffffffff
    2a54:	ffffffff 	.word	0xffffffff
    2a58:	ffffffff 	.word	0xffffffff
    2a5c:	ffffffff 	.word	0xffffffff
    2a60:	ffffffff 	.word	0xffffffff
    2a64:	ffffffff 	.word	0xffffffff
    2a68:	ffffffff 	.word	0xffffffff
    2a6c:	ffffffff 	.word	0xffffffff
    2a70:	ffffffff 	.word	0xffffffff
    2a74:	ffffffff 	.word	0xffffffff
    2a78:	ffffffff 	.word	0xffffffff
    2a7c:	ffffffff 	.word	0xffffffff
    2a80:	ffffffff 	.word	0xffffffff
    2a84:	ffffffff 	.word	0xffffffff
    2a88:	ffffffff 	.word	0xffffffff
    2a8c:	ffffffff 	.word	0xffffffff
    2a90:	ffffffff 	.word	0xffffffff
    2a94:	ffffffff 	.word	0xffffffff
    2a98:	ffffffff 	.word	0xffffffff
    2a9c:	ffffffff 	.word	0xffffffff
    2aa0:	ffffffff 	.word	0xffffffff
    2aa4:	ffffffff 	.word	0xffffffff
    2aa8:	ffffffff 	.word	0xffffffff
    2aac:	ffffffff 	.word	0xffffffff
    2ab0:	ffffffff 	.word	0xffffffff
    2ab4:	ffffffff 	.word	0xffffffff
    2ab8:	ffffffff 	.word	0xffffffff
    2abc:	ffffffff 	.word	0xffffffff
    2ac0:	ffffffff 	.word	0xffffffff
    2ac4:	ffffffff 	.word	0xffffffff
    2ac8:	ffffffff 	.word	0xffffffff
    2acc:	ffffffff 	.word	0xffffffff
    2ad0:	ffffffff 	.word	0xffffffff
    2ad4:	ffffffff 	.word	0xffffffff
    2ad8:	ffffffff 	.word	0xffffffff
    2adc:	ffffffff 	.word	0xffffffff
    2ae0:	ffffffff 	.word	0xffffffff
    2ae4:	ffffffff 	.word	0xffffffff
    2ae8:	ffffffff 	.word	0xffffffff
    2aec:	ffffffff 	.word	0xffffffff
    2af0:	ffffffff 	.word	0xffffffff
    2af4:	ffffffff 	.word	0xffffffff
    2af8:	ffffffff 	.word	0xffffffff
    2afc:	ffffffff 	.word	0xffffffff
    2b00:	ffffffff 	.word	0xffffffff
    2b04:	ffffffff 	.word	0xffffffff
    2b08:	ffffffff 	.word	0xffffffff
    2b0c:	ffffffff 	.word	0xffffffff
    2b10:	ffffffff 	.word	0xffffffff
    2b14:	ffffffff 	.word	0xffffffff
    2b18:	ffffffff 	.word	0xffffffff
    2b1c:	ffffffff 	.word	0xffffffff
    2b20:	ffffffff 	.word	0xffffffff
    2b24:	ffffffff 	.word	0xffffffff
    2b28:	ffffffff 	.word	0xffffffff
    2b2c:	ffffffff 	.word	0xffffffff
    2b30:	ffffffff 	.word	0xffffffff
    2b34:	ffffffff 	.word	0xffffffff
    2b38:	ffffffff 	.word	0xffffffff
    2b3c:	ffffffff 	.word	0xffffffff
    2b40:	ffffffff 	.word	0xffffffff
    2b44:	ffffffff 	.word	0xffffffff
    2b48:	ffffffff 	.word	0xffffffff
    2b4c:	ffffffff 	.word	0xffffffff
    2b50:	ffffffff 	.word	0xffffffff
    2b54:	ffffffff 	.word	0xffffffff
    2b58:	ffffffff 	.word	0xffffffff
    2b5c:	ffffffff 	.word	0xffffffff
    2b60:	ffffffff 	.word	0xffffffff
    2b64:	ffffffff 	.word	0xffffffff
    2b68:	ffffffff 	.word	0xffffffff
    2b6c:	ffffffff 	.word	0xffffffff
    2b70:	ffffffff 	.word	0xffffffff
    2b74:	ffffffff 	.word	0xffffffff
    2b78:	ffffffff 	.word	0xffffffff
    2b7c:	ffffffff 	.word	0xffffffff
    2b80:	ffffffff 	.word	0xffffffff
    2b84:	ffffffff 	.word	0xffffffff
    2b88:	ffffffff 	.word	0xffffffff
    2b8c:	ffffffff 	.word	0xffffffff
    2b90:	ffffffff 	.word	0xffffffff
    2b94:	ffffffff 	.word	0xffffffff
    2b98:	ffffffff 	.word	0xffffffff
    2b9c:	ffffffff 	.word	0xffffffff
    2ba0:	ffffffff 	.word	0xffffffff
    2ba4:	ffffffff 	.word	0xffffffff
    2ba8:	ffffffff 	.word	0xffffffff
    2bac:	ffffffff 	.word	0xffffffff
    2bb0:	ffffffff 	.word	0xffffffff
    2bb4:	ffffffff 	.word	0xffffffff
    2bb8:	ffffffff 	.word	0xffffffff
    2bbc:	ffffffff 	.word	0xffffffff
    2bc0:	ffffffff 	.word	0xffffffff
    2bc4:	ffffffff 	.word	0xffffffff
    2bc8:	ffffffff 	.word	0xffffffff
    2bcc:	ffffffff 	.word	0xffffffff
    2bd0:	ffffffff 	.word	0xffffffff
    2bd4:	ffffffff 	.word	0xffffffff
    2bd8:	ffffffff 	.word	0xffffffff
    2bdc:	ffffffff 	.word	0xffffffff
    2be0:	ffffffff 	.word	0xffffffff
    2be4:	ffffffff 	.word	0xffffffff
    2be8:	ffffffff 	.word	0xffffffff
    2bec:	ffffffff 	.word	0xffffffff
    2bf0:	ffffffff 	.word	0xffffffff
    2bf4:	ffffffff 	.word	0xffffffff
    2bf8:	ffffffff 	.word	0xffffffff
    2bfc:	ffffffff 	.word	0xffffffff
    2c00:	ffffffff 	.word	0xffffffff
    2c04:	ffffffff 	.word	0xffffffff
    2c08:	ffffffff 	.word	0xffffffff
    2c0c:	ffffffff 	.word	0xffffffff
    2c10:	ffffffff 	.word	0xffffffff
    2c14:	ffffffff 	.word	0xffffffff
    2c18:	ffffffff 	.word	0xffffffff
    2c1c:	ffffffff 	.word	0xffffffff
    2c20:	ffffffff 	.word	0xffffffff
    2c24:	ffffffff 	.word	0xffffffff
    2c28:	ffffffff 	.word	0xffffffff
    2c2c:	ffffffff 	.word	0xffffffff
    2c30:	ffffffff 	.word	0xffffffff
    2c34:	ffffffff 	.word	0xffffffff
    2c38:	ffffffff 	.word	0xffffffff
    2c3c:	ffffffff 	.word	0xffffffff
    2c40:	ffffffff 	.word	0xffffffff
    2c44:	ffffffff 	.word	0xffffffff
    2c48:	ffffffff 	.word	0xffffffff
    2c4c:	ffffffff 	.word	0xffffffff
    2c50:	ffffffff 	.word	0xffffffff
    2c54:	ffffffff 	.word	0xffffffff
    2c58:	ffffffff 	.word	0xffffffff
    2c5c:	ffffffff 	.word	0xffffffff
    2c60:	ffffffff 	.word	0xffffffff
    2c64:	ffffffff 	.word	0xffffffff
    2c68:	ffffffff 	.word	0xffffffff
    2c6c:	ffffffff 	.word	0xffffffff
    2c70:	ffffffff 	.word	0xffffffff
    2c74:	ffffffff 	.word	0xffffffff
    2c78:	ffffffff 	.word	0xffffffff
    2c7c:	ffffffff 	.word	0xffffffff
    2c80:	ffffffff 	.word	0xffffffff
    2c84:	ffffffff 	.word	0xffffffff
    2c88:	ffffffff 	.word	0xffffffff
    2c8c:	ffffffff 	.word	0xffffffff
    2c90:	ffffffff 	.word	0xffffffff
    2c94:	ffffffff 	.word	0xffffffff
    2c98:	ffffffff 	.word	0xffffffff
    2c9c:	ffffffff 	.word	0xffffffff
    2ca0:	ffffffff 	.word	0xffffffff
    2ca4:	ffffffff 	.word	0xffffffff
    2ca8:	ffffffff 	.word	0xffffffff
    2cac:	ffffffff 	.word	0xffffffff
    2cb0:	ffffffff 	.word	0xffffffff
    2cb4:	ffffffff 	.word	0xffffffff
    2cb8:	ffffffff 	.word	0xffffffff
    2cbc:	ffffffff 	.word	0xffffffff
    2cc0:	ffffffff 	.word	0xffffffff
    2cc4:	ffffffff 	.word	0xffffffff
    2cc8:	ffffffff 	.word	0xffffffff
    2ccc:	ffffffff 	.word	0xffffffff
    2cd0:	ffffffff 	.word	0xffffffff
    2cd4:	ffffffff 	.word	0xffffffff
    2cd8:	ffffffff 	.word	0xffffffff
    2cdc:	ffffffff 	.word	0xffffffff
    2ce0:	ffffffff 	.word	0xffffffff
    2ce4:	ffffffff 	.word	0xffffffff
    2ce8:	ffffffff 	.word	0xffffffff
    2cec:	ffffffff 	.word	0xffffffff
    2cf0:	ffffffff 	.word	0xffffffff
    2cf4:	ffffffff 	.word	0xffffffff
    2cf8:	ffffffff 	.word	0xffffffff
    2cfc:	ffffffff 	.word	0xffffffff
    2d00:	ffffffff 	.word	0xffffffff
    2d04:	ffffffff 	.word	0xffffffff
    2d08:	ffffffff 	.word	0xffffffff
    2d0c:	ffffffff 	.word	0xffffffff
    2d10:	ffffffff 	.word	0xffffffff
    2d14:	ffffffff 	.word	0xffffffff
    2d18:	ffffffff 	.word	0xffffffff
    2d1c:	ffffffff 	.word	0xffffffff
    2d20:	ffffffff 	.word	0xffffffff
    2d24:	ffffffff 	.word	0xffffffff
    2d28:	ffffffff 	.word	0xffffffff
    2d2c:	ffffffff 	.word	0xffffffff
    2d30:	ffffffff 	.word	0xffffffff
    2d34:	ffffffff 	.word	0xffffffff
    2d38:	ffffffff 	.word	0xffffffff
    2d3c:	ffffffff 	.word	0xffffffff
    2d40:	ffffffff 	.word	0xffffffff
    2d44:	ffffffff 	.word	0xffffffff
    2d48:	ffffffff 	.word	0xffffffff
    2d4c:	ffffffff 	.word	0xffffffff
    2d50:	ffffffff 	.word	0xffffffff
    2d54:	ffffffff 	.word	0xffffffff
    2d58:	ffffffff 	.word	0xffffffff
    2d5c:	ffffffff 	.word	0xffffffff
    2d60:	ffffffff 	.word	0xffffffff
    2d64:	ffffffff 	.word	0xffffffff
    2d68:	ffffffff 	.word	0xffffffff
    2d6c:	ffffffff 	.word	0xffffffff
    2d70:	ffffffff 	.word	0xffffffff
    2d74:	ffffffff 	.word	0xffffffff
    2d78:	ffffffff 	.word	0xffffffff
    2d7c:	ffffffff 	.word	0xffffffff
    2d80:	ffffffff 	.word	0xffffffff
    2d84:	ffffffff 	.word	0xffffffff
    2d88:	ffffffff 	.word	0xffffffff
    2d8c:	ffffffff 	.word	0xffffffff
    2d90:	ffffffff 	.word	0xffffffff
    2d94:	ffffffff 	.word	0xffffffff
    2d98:	ffffffff 	.word	0xffffffff
    2d9c:	ffffffff 	.word	0xffffffff
    2da0:	ffffffff 	.word	0xffffffff
    2da4:	ffffffff 	.word	0xffffffff
    2da8:	ffffffff 	.word	0xffffffff
    2dac:	ffffffff 	.word	0xffffffff
    2db0:	ffffffff 	.word	0xffffffff
    2db4:	ffffffff 	.word	0xffffffff
    2db8:	ffffffff 	.word	0xffffffff
    2dbc:	ffffffff 	.word	0xffffffff
    2dc0:	ffffffff 	.word	0xffffffff
    2dc4:	ffffffff 	.word	0xffffffff
    2dc8:	ffffffff 	.word	0xffffffff
    2dcc:	ffffffff 	.word	0xffffffff
    2dd0:	ffffffff 	.word	0xffffffff
    2dd4:	ffffffff 	.word	0xffffffff
    2dd8:	ffffffff 	.word	0xffffffff
    2ddc:	ffffffff 	.word	0xffffffff
    2de0:	ffffffff 	.word	0xffffffff
    2de4:	ffffffff 	.word	0xffffffff
    2de8:	ffffffff 	.word	0xffffffff
    2dec:	ffffffff 	.word	0xffffffff
    2df0:	ffffffff 	.word	0xffffffff
    2df4:	ffffffff 	.word	0xffffffff
    2df8:	ffffffff 	.word	0xffffffff
    2dfc:	ffffffff 	.word	0xffffffff
    2e00:	ffffffff 	.word	0xffffffff
    2e04:	ffffffff 	.word	0xffffffff
    2e08:	ffffffff 	.word	0xffffffff
    2e0c:	ffffffff 	.word	0xffffffff
    2e10:	ffffffff 	.word	0xffffffff
    2e14:	ffffffff 	.word	0xffffffff
    2e18:	ffffffff 	.word	0xffffffff
    2e1c:	ffffffff 	.word	0xffffffff
    2e20:	ffffffff 	.word	0xffffffff
    2e24:	ffffffff 	.word	0xffffffff
    2e28:	ffffffff 	.word	0xffffffff
    2e2c:	ffffffff 	.word	0xffffffff
    2e30:	ffffffff 	.word	0xffffffff
    2e34:	ffffffff 	.word	0xffffffff
    2e38:	ffffffff 	.word	0xffffffff
    2e3c:	ffffffff 	.word	0xffffffff
    2e40:	ffffffff 	.word	0xffffffff
    2e44:	ffffffff 	.word	0xffffffff
    2e48:	ffffffff 	.word	0xffffffff
    2e4c:	ffffffff 	.word	0xffffffff
    2e50:	ffffffff 	.word	0xffffffff
    2e54:	ffffffff 	.word	0xffffffff
    2e58:	ffffffff 	.word	0xffffffff
    2e5c:	ffffffff 	.word	0xffffffff
    2e60:	ffffffff 	.word	0xffffffff
    2e64:	ffffffff 	.word	0xffffffff
    2e68:	ffffffff 	.word	0xffffffff
    2e6c:	ffffffff 	.word	0xffffffff
    2e70:	ffffffff 	.word	0xffffffff
    2e74:	ffffffff 	.word	0xffffffff
    2e78:	ffffffff 	.word	0xffffffff
    2e7c:	ffffffff 	.word	0xffffffff
    2e80:	ffffffff 	.word	0xffffffff
    2e84:	ffffffff 	.word	0xffffffff
    2e88:	ffffffff 	.word	0xffffffff
    2e8c:	ffffffff 	.word	0xffffffff
    2e90:	ffffffff 	.word	0xffffffff
    2e94:	ffffffff 	.word	0xffffffff
    2e98:	ffffffff 	.word	0xffffffff
    2e9c:	ffffffff 	.word	0xffffffff
    2ea0:	ffffffff 	.word	0xffffffff
    2ea4:	ffffffff 	.word	0xffffffff
    2ea8:	ffffffff 	.word	0xffffffff
    2eac:	ffffffff 	.word	0xffffffff
    2eb0:	ffffffff 	.word	0xffffffff
    2eb4:	ffffffff 	.word	0xffffffff
    2eb8:	ffffffff 	.word	0xffffffff
    2ebc:	ffffffff 	.word	0xffffffff
    2ec0:	ffffffff 	.word	0xffffffff
    2ec4:	ffffffff 	.word	0xffffffff
    2ec8:	ffffffff 	.word	0xffffffff
    2ecc:	ffffffff 	.word	0xffffffff
    2ed0:	ffffffff 	.word	0xffffffff
    2ed4:	ffffffff 	.word	0xffffffff
    2ed8:	ffffffff 	.word	0xffffffff
    2edc:	ffffffff 	.word	0xffffffff
    2ee0:	ffffffff 	.word	0xffffffff
    2ee4:	ffffffff 	.word	0xffffffff
    2ee8:	ffffffff 	.word	0xffffffff
    2eec:	ffffffff 	.word	0xffffffff
    2ef0:	ffffffff 	.word	0xffffffff
    2ef4:	ffffffff 	.word	0xffffffff
    2ef8:	ffffffff 	.word	0xffffffff
    2efc:	ffffffff 	.word	0xffffffff
    2f00:	ffffffff 	.word	0xffffffff
    2f04:	ffffffff 	.word	0xffffffff
    2f08:	ffffffff 	.word	0xffffffff
    2f0c:	ffffffff 	.word	0xffffffff
    2f10:	ffffffff 	.word	0xffffffff
    2f14:	ffffffff 	.word	0xffffffff
    2f18:	ffffffff 	.word	0xffffffff
    2f1c:	ffffffff 	.word	0xffffffff
    2f20:	ffffffff 	.word	0xffffffff
    2f24:	ffffffff 	.word	0xffffffff
    2f28:	ffffffff 	.word	0xffffffff
    2f2c:	ffffffff 	.word	0xffffffff
    2f30:	ffffffff 	.word	0xffffffff
    2f34:	ffffffff 	.word	0xffffffff
    2f38:	ffffffff 	.word	0xffffffff
    2f3c:	ffffffff 	.word	0xffffffff
    2f40:	ffffffff 	.word	0xffffffff
    2f44:	ffffffff 	.word	0xffffffff
    2f48:	ffffffff 	.word	0xffffffff
    2f4c:	ffffffff 	.word	0xffffffff
    2f50:	ffffffff 	.word	0xffffffff
    2f54:	ffffffff 	.word	0xffffffff
    2f58:	ffffffff 	.word	0xffffffff
    2f5c:	ffffffff 	.word	0xffffffff
    2f60:	ffffffff 	.word	0xffffffff
    2f64:	ffffffff 	.word	0xffffffff
    2f68:	ffffffff 	.word	0xffffffff
    2f6c:	ffffffff 	.word	0xffffffff
    2f70:	ffffffff 	.word	0xffffffff
    2f74:	ffffffff 	.word	0xffffffff
    2f78:	ffffffff 	.word	0xffffffff
    2f7c:	ffffffff 	.word	0xffffffff
    2f80:	ffffffff 	.word	0xffffffff
    2f84:	ffffffff 	.word	0xffffffff
    2f88:	ffffffff 	.word	0xffffffff
    2f8c:	ffffffff 	.word	0xffffffff
    2f90:	ffffffff 	.word	0xffffffff
    2f94:	ffffffff 	.word	0xffffffff
    2f98:	ffffffff 	.word	0xffffffff
    2f9c:	ffffffff 	.word	0xffffffff
    2fa0:	ffffffff 	.word	0xffffffff
    2fa4:	ffffffff 	.word	0xffffffff
    2fa8:	ffffffff 	.word	0xffffffff
    2fac:	ffffffff 	.word	0xffffffff
    2fb0:	ffffffff 	.word	0xffffffff
    2fb4:	ffffffff 	.word	0xffffffff
    2fb8:	ffffffff 	.word	0xffffffff
    2fbc:	ffffffff 	.word	0xffffffff
    2fc0:	ffffffff 	.word	0xffffffff
    2fc4:	ffffffff 	.word	0xffffffff
    2fc8:	ffffffff 	.word	0xffffffff
    2fcc:	ffffffff 	.word	0xffffffff
    2fd0:	ffffffff 	.word	0xffffffff
    2fd4:	ffffffff 	.word	0xffffffff
    2fd8:	ffffffff 	.word	0xffffffff
    2fdc:	ffffffff 	.word	0xffffffff
    2fe0:	ffffffff 	.word	0xffffffff
    2fe4:	ffffffff 	.word	0xffffffff
    2fe8:	ffffffff 	.word	0xffffffff
    2fec:	ffffffff 	.word	0xffffffff
    2ff0:	ffffffff 	.word	0xffffffff
    2ff4:	ffffffff 	.word	0xffffffff
    2ff8:	ffffffff 	.word	0xffffffff
    2ffc:	ffffffff 	.word	0xffffffff
    3000:	ffffffff 	.word	0xffffffff
    3004:	ffffffff 	.word	0xffffffff
    3008:	ffffffff 	.word	0xffffffff
    300c:	ffffffff 	.word	0xffffffff
    3010:	ffffffff 	.word	0xffffffff
    3014:	ffffffff 	.word	0xffffffff
    3018:	ffffffff 	.word	0xffffffff
    301c:	ffffffff 	.word	0xffffffff
    3020:	ffffffff 	.word	0xffffffff
    3024:	ffffffff 	.word	0xffffffff
    3028:	ffffffff 	.word	0xffffffff
    302c:	ffffffff 	.word	0xffffffff
    3030:	ffffffff 	.word	0xffffffff
    3034:	ffffffff 	.word	0xffffffff
    3038:	ffffffff 	.word	0xffffffff
    303c:	ffffffff 	.word	0xffffffff
    3040:	ffffffff 	.word	0xffffffff
    3044:	ffffffff 	.word	0xffffffff
    3048:	ffffffff 	.word	0xffffffff
    304c:	ffffffff 	.word	0xffffffff
    3050:	ffffffff 	.word	0xffffffff
    3054:	ffffffff 	.word	0xffffffff
    3058:	ffffffff 	.word	0xffffffff
    305c:	ffffffff 	.word	0xffffffff
    3060:	ffffffff 	.word	0xffffffff
    3064:	ffffffff 	.word	0xffffffff
    3068:	ffffffff 	.word	0xffffffff
    306c:	ffffffff 	.word	0xffffffff
    3070:	ffffffff 	.word	0xffffffff
    3074:	ffffffff 	.word	0xffffffff
    3078:	ffffffff 	.word	0xffffffff
    307c:	ffffffff 	.word	0xffffffff
    3080:	ffffffff 	.word	0xffffffff
    3084:	ffffffff 	.word	0xffffffff
    3088:	ffffffff 	.word	0xffffffff
    308c:	ffffffff 	.word	0xffffffff
    3090:	ffffffff 	.word	0xffffffff
    3094:	ffffffff 	.word	0xffffffff
    3098:	ffffffff 	.word	0xffffffff
    309c:	ffffffff 	.word	0xffffffff
    30a0:	ffffffff 	.word	0xffffffff
    30a4:	ffffffff 	.word	0xffffffff
    30a8:	ffffffff 	.word	0xffffffff
    30ac:	ffffffff 	.word	0xffffffff
    30b0:	ffffffff 	.word	0xffffffff
    30b4:	ffffffff 	.word	0xffffffff
    30b8:	ffffffff 	.word	0xffffffff
    30bc:	ffffffff 	.word	0xffffffff
    30c0:	ffffffff 	.word	0xffffffff
    30c4:	ffffffff 	.word	0xffffffff
    30c8:	ffffffff 	.word	0xffffffff
    30cc:	ffffffff 	.word	0xffffffff
    30d0:	ffffffff 	.word	0xffffffff
    30d4:	ffffffff 	.word	0xffffffff
    30d8:	ffffffff 	.word	0xffffffff
    30dc:	ffffffff 	.word	0xffffffff
    30e0:	ffffffff 	.word	0xffffffff
    30e4:	ffffffff 	.word	0xffffffff
    30e8:	ffffffff 	.word	0xffffffff
    30ec:	ffffffff 	.word	0xffffffff
    30f0:	ffffffff 	.word	0xffffffff
    30f4:	ffffffff 	.word	0xffffffff
    30f8:	ffffffff 	.word	0xffffffff
    30fc:	ffffffff 	.word	0xffffffff
    3100:	ffffffff 	.word	0xffffffff
    3104:	ffffffff 	.word	0xffffffff
    3108:	ffffffff 	.word	0xffffffff
    310c:	ffffffff 	.word	0xffffffff
    3110:	ffffffff 	.word	0xffffffff
    3114:	ffffffff 	.word	0xffffffff
    3118:	ffffffff 	.word	0xffffffff
    311c:	ffffffff 	.word	0xffffffff
    3120:	ffffffff 	.word	0xffffffff
    3124:	ffffffff 	.word	0xffffffff
    3128:	ffffffff 	.word	0xffffffff
    312c:	ffffffff 	.word	0xffffffff
    3130:	ffffffff 	.word	0xffffffff
    3134:	ffffffff 	.word	0xffffffff
    3138:	ffffffff 	.word	0xffffffff
    313c:	ffffffff 	.word	0xffffffff
    3140:	ffffffff 	.word	0xffffffff
    3144:	ffffffff 	.word	0xffffffff
    3148:	ffffffff 	.word	0xffffffff
    314c:	ffffffff 	.word	0xffffffff
    3150:	ffffffff 	.word	0xffffffff
    3154:	ffffffff 	.word	0xffffffff
    3158:	ffffffff 	.word	0xffffffff
    315c:	ffffffff 	.word	0xffffffff
    3160:	ffffffff 	.word	0xffffffff
    3164:	ffffffff 	.word	0xffffffff
    3168:	ffffffff 	.word	0xffffffff
    316c:	ffffffff 	.word	0xffffffff
    3170:	ffffffff 	.word	0xffffffff
    3174:	ffffffff 	.word	0xffffffff
    3178:	ffffffff 	.word	0xffffffff
    317c:	ffffffff 	.word	0xffffffff
    3180:	ffffffff 	.word	0xffffffff
    3184:	ffffffff 	.word	0xffffffff
    3188:	ffffffff 	.word	0xffffffff
    318c:	ffffffff 	.word	0xffffffff
    3190:	ffffffff 	.word	0xffffffff
    3194:	ffffffff 	.word	0xffffffff
    3198:	ffffffff 	.word	0xffffffff
    319c:	ffffffff 	.word	0xffffffff
    31a0:	ffffffff 	.word	0xffffffff
    31a4:	ffffffff 	.word	0xffffffff
    31a8:	ffffffff 	.word	0xffffffff
    31ac:	ffffffff 	.word	0xffffffff
    31b0:	ffffffff 	.word	0xffffffff
    31b4:	ffffffff 	.word	0xffffffff
    31b8:	ffffffff 	.word	0xffffffff
    31bc:	ffffffff 	.word	0xffffffff
    31c0:	ffffffff 	.word	0xffffffff
    31c4:	ffffffff 	.word	0xffffffff
    31c8:	ffffffff 	.word	0xffffffff
    31cc:	ffffffff 	.word	0xffffffff
    31d0:	ffffffff 	.word	0xffffffff
    31d4:	ffffffff 	.word	0xffffffff
    31d8:	ffffffff 	.word	0xffffffff
    31dc:	ffffffff 	.word	0xffffffff
    31e0:	ffffffff 	.word	0xffffffff
    31e4:	ffffffff 	.word	0xffffffff
    31e8:	ffffffff 	.word	0xffffffff
    31ec:	ffffffff 	.word	0xffffffff
    31f0:	ffffffff 	.word	0xffffffff
    31f4:	ffffffff 	.word	0xffffffff
    31f8:	ffffffff 	.word	0xffffffff
    31fc:	ffffffff 	.word	0xffffffff
    3200:	ffffffff 	.word	0xffffffff
    3204:	ffffffff 	.word	0xffffffff
    3208:	ffffffff 	.word	0xffffffff
    320c:	ffffffff 	.word	0xffffffff
    3210:	ffffffff 	.word	0xffffffff
    3214:	ffffffff 	.word	0xffffffff
    3218:	ffffffff 	.word	0xffffffff
    321c:	ffffffff 	.word	0xffffffff
    3220:	ffffffff 	.word	0xffffffff
    3224:	ffffffff 	.word	0xffffffff
    3228:	ffffffff 	.word	0xffffffff
    322c:	ffffffff 	.word	0xffffffff
    3230:	ffffffff 	.word	0xffffffff
    3234:	ffffffff 	.word	0xffffffff
    3238:	ffffffff 	.word	0xffffffff
    323c:	ffffffff 	.word	0xffffffff
    3240:	ffffffff 	.word	0xffffffff
    3244:	ffffffff 	.word	0xffffffff
    3248:	ffffffff 	.word	0xffffffff
    324c:	ffffffff 	.word	0xffffffff
    3250:	ffffffff 	.word	0xffffffff
    3254:	ffffffff 	.word	0xffffffff
    3258:	ffffffff 	.word	0xffffffff
    325c:	ffffffff 	.word	0xffffffff
    3260:	ffffffff 	.word	0xffffffff
    3264:	ffffffff 	.word	0xffffffff
    3268:	ffffffff 	.word	0xffffffff
    326c:	ffffffff 	.word	0xffffffff
    3270:	ffffffff 	.word	0xffffffff
    3274:	ffffffff 	.word	0xffffffff
    3278:	ffffffff 	.word	0xffffffff
    327c:	ffffffff 	.word	0xffffffff
    3280:	ffffffff 	.word	0xffffffff
    3284:	ffffffff 	.word	0xffffffff
    3288:	ffffffff 	.word	0xffffffff
    328c:	ffffffff 	.word	0xffffffff
    3290:	ffffffff 	.word	0xffffffff
    3294:	ffffffff 	.word	0xffffffff
    3298:	ffffffff 	.word	0xffffffff
    329c:	ffffffff 	.word	0xffffffff
    32a0:	ffffffff 	.word	0xffffffff
    32a4:	ffffffff 	.word	0xffffffff
    32a8:	ffffffff 	.word	0xffffffff
    32ac:	ffffffff 	.word	0xffffffff
    32b0:	ffffffff 	.word	0xffffffff
    32b4:	ffffffff 	.word	0xffffffff
    32b8:	ffffffff 	.word	0xffffffff
    32bc:	ffffffff 	.word	0xffffffff
    32c0:	ffffffff 	.word	0xffffffff
    32c4:	ffffffff 	.word	0xffffffff
    32c8:	ffffffff 	.word	0xffffffff
    32cc:	ffffffff 	.word	0xffffffff
    32d0:	ffffffff 	.word	0xffffffff
    32d4:	ffffffff 	.word	0xffffffff
    32d8:	ffffffff 	.word	0xffffffff
    32dc:	ffffffff 	.word	0xffffffff
    32e0:	ffffffff 	.word	0xffffffff
    32e4:	ffffffff 	.word	0xffffffff
    32e8:	ffffffff 	.word	0xffffffff
    32ec:	ffffffff 	.word	0xffffffff
    32f0:	ffffffff 	.word	0xffffffff
    32f4:	ffffffff 	.word	0xffffffff
    32f8:	ffffffff 	.word	0xffffffff
    32fc:	ffffffff 	.word	0xffffffff
    3300:	ffffffff 	.word	0xffffffff
    3304:	ffffffff 	.word	0xffffffff
    3308:	ffffffff 	.word	0xffffffff
    330c:	ffffffff 	.word	0xffffffff
    3310:	ffffffff 	.word	0xffffffff
    3314:	ffffffff 	.word	0xffffffff
    3318:	ffffffff 	.word	0xffffffff
    331c:	ffffffff 	.word	0xffffffff
    3320:	ffffffff 	.word	0xffffffff
    3324:	ffffffff 	.word	0xffffffff
    3328:	ffffffff 	.word	0xffffffff
    332c:	ffffffff 	.word	0xffffffff
    3330:	ffffffff 	.word	0xffffffff
    3334:	ffffffff 	.word	0xffffffff
    3338:	ffffffff 	.word	0xffffffff
    333c:	ffffffff 	.word	0xffffffff
    3340:	ffffffff 	.word	0xffffffff
    3344:	ffffffff 	.word	0xffffffff
    3348:	ffffffff 	.word	0xffffffff
    334c:	ffffffff 	.word	0xffffffff
    3350:	ffffffff 	.word	0xffffffff
    3354:	ffffffff 	.word	0xffffffff
    3358:	ffffffff 	.word	0xffffffff
    335c:	ffffffff 	.word	0xffffffff
    3360:	ffffffff 	.word	0xffffffff
    3364:	ffffffff 	.word	0xffffffff
    3368:	ffffffff 	.word	0xffffffff
    336c:	ffffffff 	.word	0xffffffff
    3370:	ffffffff 	.word	0xffffffff
    3374:	ffffffff 	.word	0xffffffff
    3378:	ffffffff 	.word	0xffffffff
    337c:	ffffffff 	.word	0xffffffff
    3380:	ffffffff 	.word	0xffffffff
    3384:	ffffffff 	.word	0xffffffff
    3388:	ffffffff 	.word	0xffffffff
    338c:	ffffffff 	.word	0xffffffff
    3390:	ffffffff 	.word	0xffffffff
    3394:	ffffffff 	.word	0xffffffff
    3398:	ffffffff 	.word	0xffffffff
    339c:	ffffffff 	.word	0xffffffff
    33a0:	ffffffff 	.word	0xffffffff
    33a4:	ffffffff 	.word	0xffffffff
    33a8:	ffffffff 	.word	0xffffffff
    33ac:	ffffffff 	.word	0xffffffff
    33b0:	ffffffff 	.word	0xffffffff
    33b4:	ffffffff 	.word	0xffffffff
    33b8:	ffffffff 	.word	0xffffffff
    33bc:	ffffffff 	.word	0xffffffff
    33c0:	ffffffff 	.word	0xffffffff
    33c4:	ffffffff 	.word	0xffffffff
    33c8:	ffffffff 	.word	0xffffffff
    33cc:	ffffffff 	.word	0xffffffff
    33d0:	ffffffff 	.word	0xffffffff
    33d4:	ffffffff 	.word	0xffffffff
    33d8:	ffffffff 	.word	0xffffffff
    33dc:	ffffffff 	.word	0xffffffff
    33e0:	ffffffff 	.word	0xffffffff
    33e4:	ffffffff 	.word	0xffffffff
    33e8:	ffffffff 	.word	0xffffffff
    33ec:	ffffffff 	.word	0xffffffff
    33f0:	ffffffff 	.word	0xffffffff
    33f4:	ffffffff 	.word	0xffffffff
    33f8:	ffffffff 	.word	0xffffffff
    33fc:	ffffffff 	.word	0xffffffff
    3400:	ffffffff 	.word	0xffffffff
    3404:	ffffffff 	.word	0xffffffff
    3408:	ffffffff 	.word	0xffffffff
    340c:	ffffffff 	.word	0xffffffff
    3410:	ffffffff 	.word	0xffffffff
    3414:	ffffffff 	.word	0xffffffff
    3418:	ffffffff 	.word	0xffffffff
    341c:	ffffffff 	.word	0xffffffff
    3420:	ffffffff 	.word	0xffffffff
    3424:	ffffffff 	.word	0xffffffff
    3428:	ffffffff 	.word	0xffffffff
    342c:	ffffffff 	.word	0xffffffff
    3430:	ffffffff 	.word	0xffffffff
    3434:	ffffffff 	.word	0xffffffff
    3438:	ffffffff 	.word	0xffffffff
    343c:	ffffffff 	.word	0xffffffff
    3440:	ffffffff 	.word	0xffffffff
    3444:	ffffffff 	.word	0xffffffff
    3448:	ffffffff 	.word	0xffffffff
    344c:	ffffffff 	.word	0xffffffff
    3450:	ffffffff 	.word	0xffffffff
    3454:	ffffffff 	.word	0xffffffff
    3458:	ffffffff 	.word	0xffffffff
    345c:	ffffffff 	.word	0xffffffff
    3460:	ffffffff 	.word	0xffffffff
    3464:	ffffffff 	.word	0xffffffff
    3468:	ffffffff 	.word	0xffffffff
    346c:	ffffffff 	.word	0xffffffff
    3470:	ffffffff 	.word	0xffffffff
    3474:	ffffffff 	.word	0xffffffff
    3478:	ffffffff 	.word	0xffffffff
    347c:	ffffffff 	.word	0xffffffff
    3480:	ffffffff 	.word	0xffffffff
    3484:	ffffffff 	.word	0xffffffff
    3488:	ffffffff 	.word	0xffffffff
    348c:	ffffffff 	.word	0xffffffff
    3490:	ffffffff 	.word	0xffffffff
    3494:	ffffffff 	.word	0xffffffff
    3498:	ffffffff 	.word	0xffffffff
    349c:	ffffffff 	.word	0xffffffff
    34a0:	ffffffff 	.word	0xffffffff
    34a4:	ffffffff 	.word	0xffffffff
    34a8:	ffffffff 	.word	0xffffffff
    34ac:	ffffffff 	.word	0xffffffff
    34b0:	ffffffff 	.word	0xffffffff
    34b4:	ffffffff 	.word	0xffffffff
    34b8:	ffffffff 	.word	0xffffffff
    34bc:	ffffffff 	.word	0xffffffff
    34c0:	ffffffff 	.word	0xffffffff
    34c4:	ffffffff 	.word	0xffffffff
    34c8:	ffffffff 	.word	0xffffffff
    34cc:	ffffffff 	.word	0xffffffff
    34d0:	ffffffff 	.word	0xffffffff
    34d4:	ffffffff 	.word	0xffffffff
    34d8:	ffffffff 	.word	0xffffffff
    34dc:	ffffffff 	.word	0xffffffff
    34e0:	ffffffff 	.word	0xffffffff
    34e4:	ffffffff 	.word	0xffffffff
    34e8:	ffffffff 	.word	0xffffffff
    34ec:	ffffffff 	.word	0xffffffff
    34f0:	ffffffff 	.word	0xffffffff
    34f4:	ffffffff 	.word	0xffffffff
    34f8:	ffffffff 	.word	0xffffffff
    34fc:	ffffffff 	.word	0xffffffff
    3500:	ffffffff 	.word	0xffffffff
    3504:	ffffffff 	.word	0xffffffff
    3508:	ffffffff 	.word	0xffffffff
    350c:	ffffffff 	.word	0xffffffff
    3510:	ffffffff 	.word	0xffffffff
    3514:	ffffffff 	.word	0xffffffff
    3518:	ffffffff 	.word	0xffffffff
    351c:	ffffffff 	.word	0xffffffff
    3520:	ffffffff 	.word	0xffffffff
    3524:	ffffffff 	.word	0xffffffff
    3528:	ffffffff 	.word	0xffffffff
    352c:	ffffffff 	.word	0xffffffff
    3530:	ffffffff 	.word	0xffffffff
    3534:	ffffffff 	.word	0xffffffff
    3538:	ffffffff 	.word	0xffffffff
    353c:	ffffffff 	.word	0xffffffff
    3540:	ffffffff 	.word	0xffffffff
    3544:	ffffffff 	.word	0xffffffff
    3548:	ffffffff 	.word	0xffffffff
    354c:	ffffffff 	.word	0xffffffff
    3550:	ffffffff 	.word	0xffffffff
    3554:	ffffffff 	.word	0xffffffff
    3558:	ffffffff 	.word	0xffffffff
    355c:	ffffffff 	.word	0xffffffff
    3560:	ffffffff 	.word	0xffffffff
    3564:	ffffffff 	.word	0xffffffff
    3568:	ffffffff 	.word	0xffffffff
    356c:	ffffffff 	.word	0xffffffff
    3570:	ffffffff 	.word	0xffffffff
    3574:	ffffffff 	.word	0xffffffff
    3578:	ffffffff 	.word	0xffffffff
    357c:	ffffffff 	.word	0xffffffff
    3580:	ffffffff 	.word	0xffffffff
    3584:	ffffffff 	.word	0xffffffff
    3588:	ffffffff 	.word	0xffffffff
    358c:	ffffffff 	.word	0xffffffff
    3590:	ffffffff 	.word	0xffffffff
    3594:	ffffffff 	.word	0xffffffff
    3598:	ffffffff 	.word	0xffffffff
    359c:	ffffffff 	.word	0xffffffff
    35a0:	ffffffff 	.word	0xffffffff
    35a4:	ffffffff 	.word	0xffffffff
    35a8:	ffffffff 	.word	0xffffffff
    35ac:	ffffffff 	.word	0xffffffff
    35b0:	ffffffff 	.word	0xffffffff
    35b4:	ffffffff 	.word	0xffffffff
    35b8:	ffffffff 	.word	0xffffffff
    35bc:	ffffffff 	.word	0xffffffff
    35c0:	ffffffff 	.word	0xffffffff
    35c4:	ffffffff 	.word	0xffffffff
    35c8:	ffffffff 	.word	0xffffffff
    35cc:	ffffffff 	.word	0xffffffff
    35d0:	ffffffff 	.word	0xffffffff
    35d4:	ffffffff 	.word	0xffffffff
    35d8:	ffffffff 	.word	0xffffffff
    35dc:	ffffffff 	.word	0xffffffff
    35e0:	ffffffff 	.word	0xffffffff
    35e4:	ffffffff 	.word	0xffffffff
    35e8:	ffffffff 	.word	0xffffffff
    35ec:	ffffffff 	.word	0xffffffff
    35f0:	ffffffff 	.word	0xffffffff
    35f4:	ffffffff 	.word	0xffffffff
    35f8:	ffffffff 	.word	0xffffffff
    35fc:	ffffffff 	.word	0xffffffff
    3600:	ffffffff 	.word	0xffffffff
    3604:	ffffffff 	.word	0xffffffff
    3608:	ffffffff 	.word	0xffffffff
    360c:	ffffffff 	.word	0xffffffff
    3610:	ffffffff 	.word	0xffffffff
    3614:	ffffffff 	.word	0xffffffff
    3618:	ffffffff 	.word	0xffffffff
    361c:	ffffffff 	.word	0xffffffff
    3620:	ffffffff 	.word	0xffffffff
    3624:	ffffffff 	.word	0xffffffff
    3628:	ffffffff 	.word	0xffffffff
    362c:	ffffffff 	.word	0xffffffff
    3630:	ffffffff 	.word	0xffffffff
    3634:	ffffffff 	.word	0xffffffff
    3638:	ffffffff 	.word	0xffffffff
    363c:	ffffffff 	.word	0xffffffff
    3640:	ffffffff 	.word	0xffffffff
    3644:	ffffffff 	.word	0xffffffff
    3648:	ffffffff 	.word	0xffffffff
    364c:	ffffffff 	.word	0xffffffff
    3650:	ffffffff 	.word	0xffffffff
    3654:	ffffffff 	.word	0xffffffff
    3658:	ffffffff 	.word	0xffffffff
    365c:	ffffffff 	.word	0xffffffff
    3660:	ffffffff 	.word	0xffffffff
    3664:	ffffffff 	.word	0xffffffff
    3668:	ffffffff 	.word	0xffffffff
    366c:	ffffffff 	.word	0xffffffff
    3670:	ffffffff 	.word	0xffffffff
    3674:	ffffffff 	.word	0xffffffff
    3678:	ffffffff 	.word	0xffffffff
    367c:	ffffffff 	.word	0xffffffff
    3680:	ffffffff 	.word	0xffffffff
    3684:	ffffffff 	.word	0xffffffff
    3688:	ffffffff 	.word	0xffffffff
    368c:	ffffffff 	.word	0xffffffff
    3690:	ffffffff 	.word	0xffffffff
    3694:	ffffffff 	.word	0xffffffff
    3698:	ffffffff 	.word	0xffffffff
    369c:	ffffffff 	.word	0xffffffff
    36a0:	ffffffff 	.word	0xffffffff
    36a4:	ffffffff 	.word	0xffffffff
    36a8:	ffffffff 	.word	0xffffffff
    36ac:	ffffffff 	.word	0xffffffff
    36b0:	ffffffff 	.word	0xffffffff
    36b4:	ffffffff 	.word	0xffffffff
    36b8:	ffffffff 	.word	0xffffffff
    36bc:	ffffffff 	.word	0xffffffff
    36c0:	ffffffff 	.word	0xffffffff
    36c4:	ffffffff 	.word	0xffffffff
    36c8:	ffffffff 	.word	0xffffffff
    36cc:	ffffffff 	.word	0xffffffff
    36d0:	ffffffff 	.word	0xffffffff
    36d4:	ffffffff 	.word	0xffffffff
    36d8:	ffffffff 	.word	0xffffffff
    36dc:	ffffffff 	.word	0xffffffff
    36e0:	ffffffff 	.word	0xffffffff
    36e4:	ffffffff 	.word	0xffffffff
    36e8:	ffffffff 	.word	0xffffffff
    36ec:	ffffffff 	.word	0xffffffff
    36f0:	ffffffff 	.word	0xffffffff
    36f4:	ffffffff 	.word	0xffffffff
    36f8:	ffffffff 	.word	0xffffffff
    36fc:	ffffffff 	.word	0xffffffff
    3700:	ffffffff 	.word	0xffffffff
    3704:	ffffffff 	.word	0xffffffff
    3708:	ffffffff 	.word	0xffffffff
    370c:	ffffffff 	.word	0xffffffff
    3710:	ffffffff 	.word	0xffffffff
    3714:	ffffffff 	.word	0xffffffff
    3718:	ffffffff 	.word	0xffffffff
    371c:	ffffffff 	.word	0xffffffff
    3720:	ffffffff 	.word	0xffffffff
    3724:	ffffffff 	.word	0xffffffff
    3728:	ffffffff 	.word	0xffffffff
    372c:	ffffffff 	.word	0xffffffff
    3730:	ffffffff 	.word	0xffffffff
    3734:	ffffffff 	.word	0xffffffff
    3738:	ffffffff 	.word	0xffffffff
    373c:	ffffffff 	.word	0xffffffff
    3740:	ffffffff 	.word	0xffffffff
    3744:	ffffffff 	.word	0xffffffff
    3748:	ffffffff 	.word	0xffffffff
    374c:	ffffffff 	.word	0xffffffff
    3750:	ffffffff 	.word	0xffffffff
    3754:	ffffffff 	.word	0xffffffff
    3758:	ffffffff 	.word	0xffffffff
    375c:	ffffffff 	.word	0xffffffff
    3760:	ffffffff 	.word	0xffffffff
    3764:	ffffffff 	.word	0xffffffff
    3768:	ffffffff 	.word	0xffffffff
    376c:	ffffffff 	.word	0xffffffff
    3770:	ffffffff 	.word	0xffffffff
    3774:	ffffffff 	.word	0xffffffff
    3778:	ffffffff 	.word	0xffffffff
    377c:	ffffffff 	.word	0xffffffff
    3780:	ffffffff 	.word	0xffffffff
    3784:	ffffffff 	.word	0xffffffff
    3788:	ffffffff 	.word	0xffffffff
    378c:	ffffffff 	.word	0xffffffff
    3790:	ffffffff 	.word	0xffffffff
    3794:	ffffffff 	.word	0xffffffff
    3798:	ffffffff 	.word	0xffffffff
    379c:	ffffffff 	.word	0xffffffff
    37a0:	ffffffff 	.word	0xffffffff
    37a4:	ffffffff 	.word	0xffffffff
    37a8:	ffffffff 	.word	0xffffffff
    37ac:	ffffffff 	.word	0xffffffff
    37b0:	ffffffff 	.word	0xffffffff
    37b4:	ffffffff 	.word	0xffffffff
    37b8:	ffffffff 	.word	0xffffffff
    37bc:	ffffffff 	.word	0xffffffff
    37c0:	ffffffff 	.word	0xffffffff
    37c4:	ffffffff 	.word	0xffffffff
    37c8:	ffffffff 	.word	0xffffffff
    37cc:	ffffffff 	.word	0xffffffff
    37d0:	ffffffff 	.word	0xffffffff
    37d4:	ffffffff 	.word	0xffffffff
    37d8:	ffffffff 	.word	0xffffffff
    37dc:	ffffffff 	.word	0xffffffff
    37e0:	ffffffff 	.word	0xffffffff
    37e4:	ffffffff 	.word	0xffffffff
    37e8:	ffffffff 	.word	0xffffffff
    37ec:	ffffffff 	.word	0xffffffff
    37f0:	ffffffff 	.word	0xffffffff
    37f4:	ffffffff 	.word	0xffffffff
    37f8:	ffffffff 	.word	0xffffffff
    37fc:	ffffffff 	.word	0xffffffff
    3800:	ffffffff 	.word	0xffffffff
    3804:	ffffffff 	.word	0xffffffff
    3808:	ffffffff 	.word	0xffffffff
    380c:	ffffffff 	.word	0xffffffff
    3810:	ffffffff 	.word	0xffffffff
    3814:	ffffffff 	.word	0xffffffff
    3818:	ffffffff 	.word	0xffffffff
    381c:	ffffffff 	.word	0xffffffff
    3820:	ffffffff 	.word	0xffffffff
    3824:	ffffffff 	.word	0xffffffff
    3828:	ffffffff 	.word	0xffffffff
    382c:	ffffffff 	.word	0xffffffff
    3830:	ffffffff 	.word	0xffffffff
    3834:	ffffffff 	.word	0xffffffff
    3838:	ffffffff 	.word	0xffffffff
    383c:	ffffffff 	.word	0xffffffff
    3840:	ffffffff 	.word	0xffffffff
    3844:	ffffffff 	.word	0xffffffff
    3848:	ffffffff 	.word	0xffffffff
    384c:	ffffffff 	.word	0xffffffff
    3850:	ffffffff 	.word	0xffffffff
    3854:	ffffffff 	.word	0xffffffff
    3858:	ffffffff 	.word	0xffffffff
    385c:	ffffffff 	.word	0xffffffff
    3860:	ffffffff 	.word	0xffffffff
    3864:	ffffffff 	.word	0xffffffff
    3868:	ffffffff 	.word	0xffffffff
    386c:	ffffffff 	.word	0xffffffff
    3870:	ffffffff 	.word	0xffffffff
    3874:	ffffffff 	.word	0xffffffff
    3878:	ffffffff 	.word	0xffffffff
    387c:	ffffffff 	.word	0xffffffff
    3880:	ffffffff 	.word	0xffffffff
    3884:	ffffffff 	.word	0xffffffff
    3888:	ffffffff 	.word	0xffffffff
    388c:	ffffffff 	.word	0xffffffff
    3890:	ffffffff 	.word	0xffffffff
    3894:	ffffffff 	.word	0xffffffff
    3898:	ffffffff 	.word	0xffffffff
    389c:	ffffffff 	.word	0xffffffff
    38a0:	ffffffff 	.word	0xffffffff
    38a4:	ffffffff 	.word	0xffffffff
    38a8:	ffffffff 	.word	0xffffffff
    38ac:	ffffffff 	.word	0xffffffff
    38b0:	ffffffff 	.word	0xffffffff
    38b4:	ffffffff 	.word	0xffffffff
    38b8:	ffffffff 	.word	0xffffffff
    38bc:	ffffffff 	.word	0xffffffff
    38c0:	ffffffff 	.word	0xffffffff
    38c4:	ffffffff 	.word	0xffffffff
    38c8:	ffffffff 	.word	0xffffffff
    38cc:	ffffffff 	.word	0xffffffff
    38d0:	ffffffff 	.word	0xffffffff
    38d4:	ffffffff 	.word	0xffffffff
    38d8:	ffffffff 	.word	0xffffffff
    38dc:	ffffffff 	.word	0xffffffff
    38e0:	ffffffff 	.word	0xffffffff
    38e4:	ffffffff 	.word	0xffffffff
    38e8:	ffffffff 	.word	0xffffffff
    38ec:	ffffffff 	.word	0xffffffff
    38f0:	ffffffff 	.word	0xffffffff
    38f4:	ffffffff 	.word	0xffffffff
    38f8:	ffffffff 	.word	0xffffffff
    38fc:	ffffffff 	.word	0xffffffff
    3900:	ffffffff 	.word	0xffffffff
    3904:	ffffffff 	.word	0xffffffff
    3908:	ffffffff 	.word	0xffffffff
    390c:	ffffffff 	.word	0xffffffff
    3910:	ffffffff 	.word	0xffffffff
    3914:	ffffffff 	.word	0xffffffff
    3918:	ffffffff 	.word	0xffffffff
    391c:	ffffffff 	.word	0xffffffff
    3920:	ffffffff 	.word	0xffffffff
    3924:	ffffffff 	.word	0xffffffff
    3928:	ffffffff 	.word	0xffffffff
    392c:	ffffffff 	.word	0xffffffff
    3930:	ffffffff 	.word	0xffffffff
    3934:	ffffffff 	.word	0xffffffff
    3938:	ffffffff 	.word	0xffffffff
    393c:	ffffffff 	.word	0xffffffff
    3940:	ffffffff 	.word	0xffffffff
    3944:	ffffffff 	.word	0xffffffff
    3948:	ffffffff 	.word	0xffffffff
    394c:	ffffffff 	.word	0xffffffff
    3950:	ffffffff 	.word	0xffffffff
    3954:	ffffffff 	.word	0xffffffff
    3958:	ffffffff 	.word	0xffffffff
    395c:	ffffffff 	.word	0xffffffff
    3960:	ffffffff 	.word	0xffffffff
    3964:	ffffffff 	.word	0xffffffff
    3968:	ffffffff 	.word	0xffffffff
    396c:	ffffffff 	.word	0xffffffff
    3970:	ffffffff 	.word	0xffffffff
    3974:	ffffffff 	.word	0xffffffff
    3978:	ffffffff 	.word	0xffffffff
    397c:	ffffffff 	.word	0xffffffff
    3980:	ffffffff 	.word	0xffffffff
    3984:	ffffffff 	.word	0xffffffff
    3988:	ffffffff 	.word	0xffffffff
    398c:	ffffffff 	.word	0xffffffff
    3990:	ffffffff 	.word	0xffffffff
    3994:	ffffffff 	.word	0xffffffff
    3998:	ffffffff 	.word	0xffffffff
    399c:	ffffffff 	.word	0xffffffff
    39a0:	ffffffff 	.word	0xffffffff
    39a4:	ffffffff 	.word	0xffffffff
    39a8:	ffffffff 	.word	0xffffffff
    39ac:	ffffffff 	.word	0xffffffff
    39b0:	ffffffff 	.word	0xffffffff
    39b4:	ffffffff 	.word	0xffffffff
    39b8:	ffffffff 	.word	0xffffffff
    39bc:	ffffffff 	.word	0xffffffff
    39c0:	ffffffff 	.word	0xffffffff
    39c4:	ffffffff 	.word	0xffffffff
    39c8:	ffffffff 	.word	0xffffffff
    39cc:	ffffffff 	.word	0xffffffff
    39d0:	ffffffff 	.word	0xffffffff
    39d4:	ffffffff 	.word	0xffffffff
    39d8:	ffffffff 	.word	0xffffffff
    39dc:	ffffffff 	.word	0xffffffff
    39e0:	ffffffff 	.word	0xffffffff
    39e4:	ffffffff 	.word	0xffffffff
    39e8:	ffffffff 	.word	0xffffffff
    39ec:	ffffffff 	.word	0xffffffff
    39f0:	ffffffff 	.word	0xffffffff
    39f4:	ffffffff 	.word	0xffffffff
    39f8:	ffffffff 	.word	0xffffffff
    39fc:	ffffffff 	.word	0xffffffff
    3a00:	ffffffff 	.word	0xffffffff
    3a04:	ffffffff 	.word	0xffffffff
    3a08:	ffffffff 	.word	0xffffffff
    3a0c:	ffffffff 	.word	0xffffffff
    3a10:	ffffffff 	.word	0xffffffff
    3a14:	ffffffff 	.word	0xffffffff
    3a18:	ffffffff 	.word	0xffffffff
    3a1c:	ffffffff 	.word	0xffffffff
    3a20:	ffffffff 	.word	0xffffffff
    3a24:	ffffffff 	.word	0xffffffff
    3a28:	ffffffff 	.word	0xffffffff
    3a2c:	ffffffff 	.word	0xffffffff
    3a30:	ffffffff 	.word	0xffffffff
    3a34:	ffffffff 	.word	0xffffffff
    3a38:	ffffffff 	.word	0xffffffff
    3a3c:	ffffffff 	.word	0xffffffff
    3a40:	ffffffff 	.word	0xffffffff
    3a44:	ffffffff 	.word	0xffffffff
    3a48:	ffffffff 	.word	0xffffffff
    3a4c:	ffffffff 	.word	0xffffffff
    3a50:	ffffffff 	.word	0xffffffff
    3a54:	ffffffff 	.word	0xffffffff
    3a58:	ffffffff 	.word	0xffffffff
    3a5c:	ffffffff 	.word	0xffffffff
    3a60:	ffffffff 	.word	0xffffffff
    3a64:	ffffffff 	.word	0xffffffff
    3a68:	ffffffff 	.word	0xffffffff
    3a6c:	ffffffff 	.word	0xffffffff
    3a70:	ffffffff 	.word	0xffffffff
    3a74:	ffffffff 	.word	0xffffffff
    3a78:	ffffffff 	.word	0xffffffff
    3a7c:	ffffffff 	.word	0xffffffff
    3a80:	ffffffff 	.word	0xffffffff
    3a84:	ffffffff 	.word	0xffffffff
    3a88:	ffffffff 	.word	0xffffffff
    3a8c:	ffffffff 	.word	0xffffffff
    3a90:	ffffffff 	.word	0xffffffff
    3a94:	ffffffff 	.word	0xffffffff
    3a98:	ffffffff 	.word	0xffffffff
    3a9c:	ffffffff 	.word	0xffffffff
    3aa0:	ffffffff 	.word	0xffffffff
    3aa4:	ffffffff 	.word	0xffffffff
    3aa8:	ffffffff 	.word	0xffffffff
    3aac:	ffffffff 	.word	0xffffffff
    3ab0:	ffffffff 	.word	0xffffffff
    3ab4:	ffffffff 	.word	0xffffffff
    3ab8:	ffffffff 	.word	0xffffffff
    3abc:	ffffffff 	.word	0xffffffff
    3ac0:	ffffffff 	.word	0xffffffff
    3ac4:	ffffffff 	.word	0xffffffff
    3ac8:	ffffffff 	.word	0xffffffff
    3acc:	ffffffff 	.word	0xffffffff
    3ad0:	ffffffff 	.word	0xffffffff
    3ad4:	ffffffff 	.word	0xffffffff
    3ad8:	ffffffff 	.word	0xffffffff
    3adc:	ffffffff 	.word	0xffffffff
    3ae0:	ffffffff 	.word	0xffffffff
    3ae4:	ffffffff 	.word	0xffffffff
    3ae8:	ffffffff 	.word	0xffffffff
    3aec:	ffffffff 	.word	0xffffffff
    3af0:	ffffffff 	.word	0xffffffff
    3af4:	ffffffff 	.word	0xffffffff
    3af8:	ffffffff 	.word	0xffffffff
    3afc:	ffffffff 	.word	0xffffffff
    3b00:	ffffffff 	.word	0xffffffff
    3b04:	ffffffff 	.word	0xffffffff
    3b08:	ffffffff 	.word	0xffffffff
    3b0c:	ffffffff 	.word	0xffffffff
    3b10:	ffffffff 	.word	0xffffffff
    3b14:	ffffffff 	.word	0xffffffff
    3b18:	ffffffff 	.word	0xffffffff
    3b1c:	ffffffff 	.word	0xffffffff
    3b20:	ffffffff 	.word	0xffffffff
    3b24:	ffffffff 	.word	0xffffffff
    3b28:	ffffffff 	.word	0xffffffff
    3b2c:	ffffffff 	.word	0xffffffff
    3b30:	ffffffff 	.word	0xffffffff
    3b34:	ffffffff 	.word	0xffffffff
    3b38:	ffffffff 	.word	0xffffffff
    3b3c:	ffffffff 	.word	0xffffffff
    3b40:	ffffffff 	.word	0xffffffff
    3b44:	ffffffff 	.word	0xffffffff
    3b48:	ffffffff 	.word	0xffffffff
    3b4c:	ffffffff 	.word	0xffffffff
    3b50:	ffffffff 	.word	0xffffffff
    3b54:	ffffffff 	.word	0xffffffff
    3b58:	ffffffff 	.word	0xffffffff
    3b5c:	ffffffff 	.word	0xffffffff
    3b60:	ffffffff 	.word	0xffffffff
    3b64:	ffffffff 	.word	0xffffffff
    3b68:	ffffffff 	.word	0xffffffff
    3b6c:	ffffffff 	.word	0xffffffff
    3b70:	ffffffff 	.word	0xffffffff
    3b74:	ffffffff 	.word	0xffffffff
    3b78:	ffffffff 	.word	0xffffffff
    3b7c:	ffffffff 	.word	0xffffffff
    3b80:	ffffffff 	.word	0xffffffff
    3b84:	ffffffff 	.word	0xffffffff
    3b88:	ffffffff 	.word	0xffffffff
    3b8c:	ffffffff 	.word	0xffffffff
    3b90:	ffffffff 	.word	0xffffffff
    3b94:	ffffffff 	.word	0xffffffff
    3b98:	ffffffff 	.word	0xffffffff
    3b9c:	ffffffff 	.word	0xffffffff
    3ba0:	ffffffff 	.word	0xffffffff
    3ba4:	ffffffff 	.word	0xffffffff
    3ba8:	ffffffff 	.word	0xffffffff
    3bac:	ffffffff 	.word	0xffffffff
    3bb0:	ffffffff 	.word	0xffffffff
    3bb4:	ffffffff 	.word	0xffffffff
    3bb8:	ffffffff 	.word	0xffffffff
    3bbc:	ffffffff 	.word	0xffffffff
    3bc0:	ffffffff 	.word	0xffffffff
    3bc4:	ffffffff 	.word	0xffffffff
    3bc8:	ffffffff 	.word	0xffffffff
    3bcc:	ffffffff 	.word	0xffffffff
    3bd0:	ffffffff 	.word	0xffffffff
    3bd4:	ffffffff 	.word	0xffffffff
    3bd8:	ffffffff 	.word	0xffffffff
    3bdc:	ffffffff 	.word	0xffffffff
    3be0:	ffffffff 	.word	0xffffffff
    3be4:	ffffffff 	.word	0xffffffff
    3be8:	ffffffff 	.word	0xffffffff
    3bec:	ffffffff 	.word	0xffffffff
    3bf0:	ffffffff 	.word	0xffffffff
    3bf4:	ffffffff 	.word	0xffffffff
    3bf8:	ffffffff 	.word	0xffffffff
    3bfc:	ffffffff 	.word	0xffffffff
    3c00:	ffffffff 	.word	0xffffffff
    3c04:	ffffffff 	.word	0xffffffff
    3c08:	ffffffff 	.word	0xffffffff
    3c0c:	ffffffff 	.word	0xffffffff
    3c10:	ffffffff 	.word	0xffffffff
    3c14:	ffffffff 	.word	0xffffffff
    3c18:	ffffffff 	.word	0xffffffff
    3c1c:	ffffffff 	.word	0xffffffff
    3c20:	ffffffff 	.word	0xffffffff
    3c24:	ffffffff 	.word	0xffffffff
    3c28:	ffffffff 	.word	0xffffffff
    3c2c:	ffffffff 	.word	0xffffffff
    3c30:	ffffffff 	.word	0xffffffff
    3c34:	ffffffff 	.word	0xffffffff
    3c38:	ffffffff 	.word	0xffffffff
    3c3c:	ffffffff 	.word	0xffffffff
    3c40:	ffffffff 	.word	0xffffffff
    3c44:	ffffffff 	.word	0xffffffff
    3c48:	ffffffff 	.word	0xffffffff
    3c4c:	ffffffff 	.word	0xffffffff
    3c50:	ffffffff 	.word	0xffffffff
    3c54:	ffffffff 	.word	0xffffffff
    3c58:	ffffffff 	.word	0xffffffff
    3c5c:	ffffffff 	.word	0xffffffff
    3c60:	ffffffff 	.word	0xffffffff
    3c64:	ffffffff 	.word	0xffffffff
    3c68:	ffffffff 	.word	0xffffffff
    3c6c:	ffffffff 	.word	0xffffffff
    3c70:	ffffffff 	.word	0xffffffff
    3c74:	ffffffff 	.word	0xffffffff
    3c78:	ffffffff 	.word	0xffffffff
    3c7c:	ffffffff 	.word	0xffffffff
    3c80:	ffffffff 	.word	0xffffffff
    3c84:	ffffffff 	.word	0xffffffff
    3c88:	ffffffff 	.word	0xffffffff
    3c8c:	ffffffff 	.word	0xffffffff
    3c90:	ffffffff 	.word	0xffffffff
    3c94:	ffffffff 	.word	0xffffffff
    3c98:	ffffffff 	.word	0xffffffff
    3c9c:	ffffffff 	.word	0xffffffff
    3ca0:	ffffffff 	.word	0xffffffff
    3ca4:	ffffffff 	.word	0xffffffff
    3ca8:	ffffffff 	.word	0xffffffff
    3cac:	ffffffff 	.word	0xffffffff
    3cb0:	ffffffff 	.word	0xffffffff
    3cb4:	ffffffff 	.word	0xffffffff
    3cb8:	ffffffff 	.word	0xffffffff
    3cbc:	ffffffff 	.word	0xffffffff
    3cc0:	ffffffff 	.word	0xffffffff
    3cc4:	ffffffff 	.word	0xffffffff
    3cc8:	ffffffff 	.word	0xffffffff
    3ccc:	ffffffff 	.word	0xffffffff
    3cd0:	ffffffff 	.word	0xffffffff
    3cd4:	ffffffff 	.word	0xffffffff
    3cd8:	ffffffff 	.word	0xffffffff
    3cdc:	ffffffff 	.word	0xffffffff
    3ce0:	ffffffff 	.word	0xffffffff
    3ce4:	ffffffff 	.word	0xffffffff
    3ce8:	ffffffff 	.word	0xffffffff
    3cec:	ffffffff 	.word	0xffffffff
    3cf0:	ffffffff 	.word	0xffffffff
    3cf4:	ffffffff 	.word	0xffffffff
    3cf8:	ffffffff 	.word	0xffffffff
    3cfc:	ffffffff 	.word	0xffffffff
    3d00:	ffffffff 	.word	0xffffffff
    3d04:	ffffffff 	.word	0xffffffff
    3d08:	ffffffff 	.word	0xffffffff
    3d0c:	ffffffff 	.word	0xffffffff
    3d10:	ffffffff 	.word	0xffffffff
    3d14:	ffffffff 	.word	0xffffffff
    3d18:	ffffffff 	.word	0xffffffff
    3d1c:	ffffffff 	.word	0xffffffff
    3d20:	ffffffff 	.word	0xffffffff
    3d24:	ffffffff 	.word	0xffffffff
    3d28:	ffffffff 	.word	0xffffffff
    3d2c:	ffffffff 	.word	0xffffffff
    3d30:	ffffffff 	.word	0xffffffff
    3d34:	ffffffff 	.word	0xffffffff
    3d38:	ffffffff 	.word	0xffffffff
    3d3c:	ffffffff 	.word	0xffffffff
    3d40:	ffffffff 	.word	0xffffffff
    3d44:	ffffffff 	.word	0xffffffff
    3d48:	ffffffff 	.word	0xffffffff
    3d4c:	ffffffff 	.word	0xffffffff
    3d50:	ffffffff 	.word	0xffffffff
    3d54:	ffffffff 	.word	0xffffffff
    3d58:	ffffffff 	.word	0xffffffff
    3d5c:	ffffffff 	.word	0xffffffff
    3d60:	ffffffff 	.word	0xffffffff
    3d64:	ffffffff 	.word	0xffffffff
    3d68:	ffffffff 	.word	0xffffffff
    3d6c:	ffffffff 	.word	0xffffffff
    3d70:	ffffffff 	.word	0xffffffff
    3d74:	ffffffff 	.word	0xffffffff
    3d78:	ffffffff 	.word	0xffffffff
    3d7c:	ffffffff 	.word	0xffffffff
    3d80:	ffffffff 	.word	0xffffffff
    3d84:	ffffffff 	.word	0xffffffff
    3d88:	ffffffff 	.word	0xffffffff
    3d8c:	ffffffff 	.word	0xffffffff
    3d90:	ffffffff 	.word	0xffffffff
    3d94:	ffffffff 	.word	0xffffffff
    3d98:	ffffffff 	.word	0xffffffff
    3d9c:	ffffffff 	.word	0xffffffff
    3da0:	ffffffff 	.word	0xffffffff
    3da4:	ffffffff 	.word	0xffffffff
    3da8:	ffffffff 	.word	0xffffffff
    3dac:	ffffffff 	.word	0xffffffff
    3db0:	ffffffff 	.word	0xffffffff
    3db4:	ffffffff 	.word	0xffffffff
    3db8:	ffffffff 	.word	0xffffffff
    3dbc:	ffffffff 	.word	0xffffffff
    3dc0:	ffffffff 	.word	0xffffffff
    3dc4:	ffffffff 	.word	0xffffffff
    3dc8:	ffffffff 	.word	0xffffffff
    3dcc:	ffffffff 	.word	0xffffffff
    3dd0:	ffffffff 	.word	0xffffffff
    3dd4:	ffffffff 	.word	0xffffffff
    3dd8:	ffffffff 	.word	0xffffffff
    3ddc:	ffffffff 	.word	0xffffffff
    3de0:	ffffffff 	.word	0xffffffff
    3de4:	ffffffff 	.word	0xffffffff
    3de8:	ffffffff 	.word	0xffffffff
    3dec:	ffffffff 	.word	0xffffffff
    3df0:	ffffffff 	.word	0xffffffff
    3df4:	ffffffff 	.word	0xffffffff
    3df8:	ffffffff 	.word	0xffffffff
    3dfc:	ffffffff 	.word	0xffffffff
    3e00:	ffffffff 	.word	0xffffffff
    3e04:	ffffffff 	.word	0xffffffff
    3e08:	ffffffff 	.word	0xffffffff
    3e0c:	ffffffff 	.word	0xffffffff
    3e10:	ffffffff 	.word	0xffffffff
    3e14:	ffffffff 	.word	0xffffffff
    3e18:	ffffffff 	.word	0xffffffff
    3e1c:	ffffffff 	.word	0xffffffff
    3e20:	ffffffff 	.word	0xffffffff
    3e24:	ffffffff 	.word	0xffffffff
    3e28:	ffffffff 	.word	0xffffffff
    3e2c:	ffffffff 	.word	0xffffffff
    3e30:	ffffffff 	.word	0xffffffff
    3e34:	ffffffff 	.word	0xffffffff
    3e38:	ffffffff 	.word	0xffffffff
    3e3c:	ffffffff 	.word	0xffffffff
    3e40:	ffffffff 	.word	0xffffffff
    3e44:	ffffffff 	.word	0xffffffff
    3e48:	ffffffff 	.word	0xffffffff
    3e4c:	ffffffff 	.word	0xffffffff
    3e50:	ffffffff 	.word	0xffffffff
    3e54:	ffffffff 	.word	0xffffffff
    3e58:	ffffffff 	.word	0xffffffff
    3e5c:	ffffffff 	.word	0xffffffff
    3e60:	ffffffff 	.word	0xffffffff
    3e64:	ffffffff 	.word	0xffffffff
    3e68:	ffffffff 	.word	0xffffffff
    3e6c:	ffffffff 	.word	0xffffffff
    3e70:	ffffffff 	.word	0xffffffff
    3e74:	ffffffff 	.word	0xffffffff
    3e78:	ffffffff 	.word	0xffffffff
    3e7c:	ffffffff 	.word	0xffffffff
    3e80:	ffffffff 	.word	0xffffffff
    3e84:	ffffffff 	.word	0xffffffff
    3e88:	ffffffff 	.word	0xffffffff
    3e8c:	ffffffff 	.word	0xffffffff
    3e90:	ffffffff 	.word	0xffffffff
    3e94:	ffffffff 	.word	0xffffffff
    3e98:	ffffffff 	.word	0xffffffff
    3e9c:	ffffffff 	.word	0xffffffff
    3ea0:	ffffffff 	.word	0xffffffff
    3ea4:	ffffffff 	.word	0xffffffff
    3ea8:	ffffffff 	.word	0xffffffff
    3eac:	ffffffff 	.word	0xffffffff
    3eb0:	ffffffff 	.word	0xffffffff
    3eb4:	ffffffff 	.word	0xffffffff
    3eb8:	ffffffff 	.word	0xffffffff
    3ebc:	ffffffff 	.word	0xffffffff
    3ec0:	ffffffff 	.word	0xffffffff
    3ec4:	ffffffff 	.word	0xffffffff
    3ec8:	ffffffff 	.word	0xffffffff
    3ecc:	ffffffff 	.word	0xffffffff
    3ed0:	ffffffff 	.word	0xffffffff
    3ed4:	ffffffff 	.word	0xffffffff
    3ed8:	ffffffff 	.word	0xffffffff
    3edc:	ffffffff 	.word	0xffffffff
    3ee0:	ffffffff 	.word	0xffffffff
    3ee4:	ffffffff 	.word	0xffffffff
    3ee8:	ffffffff 	.word	0xffffffff
    3eec:	ffffffff 	.word	0xffffffff
    3ef0:	ffffffff 	.word	0xffffffff
    3ef4:	ffffffff 	.word	0xffffffff
    3ef8:	ffffffff 	.word	0xffffffff
    3efc:	ffffffff 	.word	0xffffffff
    3f00:	ffffffff 	.word	0xffffffff
    3f04:	ffffffff 	.word	0xffffffff
    3f08:	ffffffff 	.word	0xffffffff
    3f0c:	ffffffff 	.word	0xffffffff
    3f10:	ffffffff 	.word	0xffffffff
    3f14:	ffffffff 	.word	0xffffffff
    3f18:	ffffffff 	.word	0xffffffff
    3f1c:	ffffffff 	.word	0xffffffff
    3f20:	ffffffff 	.word	0xffffffff
    3f24:	ffffffff 	.word	0xffffffff
    3f28:	ffffffff 	.word	0xffffffff
    3f2c:	ffffffff 	.word	0xffffffff
    3f30:	ffffffff 	.word	0xffffffff
    3f34:	ffffffff 	.word	0xffffffff
    3f38:	ffffffff 	.word	0xffffffff
    3f3c:	ffffffff 	.word	0xffffffff
    3f40:	ffffffff 	.word	0xffffffff
    3f44:	ffffffff 	.word	0xffffffff
    3f48:	ffffffff 	.word	0xffffffff
    3f4c:	ffffffff 	.word	0xffffffff
    3f50:	ffffffff 	.word	0xffffffff
    3f54:	ffffffff 	.word	0xffffffff
    3f58:	ffffffff 	.word	0xffffffff
    3f5c:	ffffffff 	.word	0xffffffff
    3f60:	ffffffff 	.word	0xffffffff
    3f64:	ffffffff 	.word	0xffffffff
    3f68:	ffffffff 	.word	0xffffffff
    3f6c:	ffffffff 	.word	0xffffffff
    3f70:	ffffffff 	.word	0xffffffff
    3f74:	ffffffff 	.word	0xffffffff
    3f78:	ffffffff 	.word	0xffffffff
    3f7c:	ffffffff 	.word	0xffffffff
    3f80:	ffffffff 	.word	0xffffffff
    3f84:	ffffffff 	.word	0xffffffff
    3f88:	ffffffff 	.word	0xffffffff
    3f8c:	ffffffff 	.word	0xffffffff
    3f90:	ffffffff 	.word	0xffffffff
    3f94:	ffffffff 	.word	0xffffffff
    3f98:	ffffffff 	.word	0xffffffff
    3f9c:	ffffffff 	.word	0xffffffff
    3fa0:	ffffffff 	.word	0xffffffff
    3fa4:	ffffffff 	.word	0xffffffff
    3fa8:	ffffffff 	.word	0xffffffff
    3fac:	ffffffff 	.word	0xffffffff
    3fb0:	ffffffff 	.word	0xffffffff
    3fb4:	ffffffff 	.word	0xffffffff
    3fb8:	ffffffff 	.word	0xffffffff
    3fbc:	ffffffff 	.word	0xffffffff
    3fc0:	ffffffff 	.word	0xffffffff
    3fc4:	ffffffff 	.word	0xffffffff
    3fc8:	ffffffff 	.word	0xffffffff
    3fcc:	ffffffff 	.word	0xffffffff
    3fd0:	ffffffff 	.word	0xffffffff
    3fd4:	ffffffff 	.word	0xffffffff
    3fd8:	ffffffff 	.word	0xffffffff
    3fdc:	ffffffff 	.word	0xffffffff
    3fe0:	ffffffff 	.word	0xffffffff
    3fe4:	ffffffff 	.word	0xffffffff
    3fe8:	ffffffff 	.word	0xffffffff
    3fec:	ffffffff 	.word	0xffffffff
    3ff0:	ffffffff 	.word	0xffffffff
    3ff4:	ffffffff 	.word	0xffffffff
    3ff8:	ffffffff 	.word	0xffffffff
    3ffc:	ffffffff 	.word	0xffffffff
    4000:	ffffffff 	.word	0xffffffff
    4004:	ffffffff 	.word	0xffffffff
    4008:	ffffffff 	.word	0xffffffff
    400c:	ffffffff 	.word	0xffffffff
    4010:	ffffffff 	.word	0xffffffff
    4014:	ffffffff 	.word	0xffffffff
    4018:	ffffffff 	.word	0xffffffff
    401c:	ffffffff 	.word	0xffffffff
    4020:	ffffffff 	.word	0xffffffff
    4024:	ffffffff 	.word	0xffffffff
    4028:	ffffffff 	.word	0xffffffff
    402c:	ffffffff 	.word	0xffffffff
    4030:	ffffffff 	.word	0xffffffff
    4034:	ffffffff 	.word	0xffffffff
    4038:	ffffffff 	.word	0xffffffff
    403c:	ffffffff 	.word	0xffffffff
    4040:	ffffffff 	.word	0xffffffff
    4044:	ffffffff 	.word	0xffffffff
    4048:	ffffffff 	.word	0xffffffff
    404c:	ffffffff 	.word	0xffffffff
    4050:	ffffffff 	.word	0xffffffff
    4054:	ffffffff 	.word	0xffffffff
    4058:	ffffffff 	.word	0xffffffff
    405c:	ffffffff 	.word	0xffffffff
    4060:	ffffffff 	.word	0xffffffff
    4064:	ffffffff 	.word	0xffffffff
    4068:	ffffffff 	.word	0xffffffff
    406c:	ffffffff 	.word	0xffffffff
    4070:	ffffffff 	.word	0xffffffff
    4074:	ffffffff 	.word	0xffffffff
    4078:	ffffffff 	.word	0xffffffff
    407c:	ffffffff 	.word	0xffffffff
    4080:	ffffffff 	.word	0xffffffff
    4084:	ffffffff 	.word	0xffffffff
    4088:	ffffffff 	.word	0xffffffff
    408c:	ffffffff 	.word	0xffffffff
    4090:	ffffffff 	.word	0xffffffff
    4094:	ffffffff 	.word	0xffffffff
    4098:	ffffffff 	.word	0xffffffff
    409c:	ffffffff 	.word	0xffffffff
    40a0:	ffffffff 	.word	0xffffffff
    40a4:	ffffffff 	.word	0xffffffff
    40a8:	ffffffff 	.word	0xffffffff
    40ac:	ffffffff 	.word	0xffffffff
    40b0:	ffffffff 	.word	0xffffffff
    40b4:	ffffffff 	.word	0xffffffff
    40b8:	ffffffff 	.word	0xffffffff
    40bc:	ffffffff 	.word	0xffffffff
    40c0:	ffffffff 	.word	0xffffffff
    40c4:	ffffffff 	.word	0xffffffff
    40c8:	ffffffff 	.word	0xffffffff
    40cc:	ffffffff 	.word	0xffffffff
    40d0:	ffffffff 	.word	0xffffffff
    40d4:	ffffffff 	.word	0xffffffff
    40d8:	ffffffff 	.word	0xffffffff
    40dc:	ffffffff 	.word	0xffffffff
    40e0:	ffffffff 	.word	0xffffffff
    40e4:	ffffffff 	.word	0xffffffff
    40e8:	ffffffff 	.word	0xffffffff
    40ec:	ffffffff 	.word	0xffffffff
    40f0:	ffffffff 	.word	0xffffffff
    40f4:	ffffffff 	.word	0xffffffff
    40f8:	ffffffff 	.word	0xffffffff
    40fc:	ffffffff 	.word	0xffffffff
    4100:	ffffffff 	.word	0xffffffff
    4104:	ffffffff 	.word	0xffffffff
    4108:	ffffffff 	.word	0xffffffff
    410c:	ffffffff 	.word	0xffffffff
    4110:	ffffffff 	.word	0xffffffff
    4114:	ffffffff 	.word	0xffffffff
    4118:	ffffffff 	.word	0xffffffff
    411c:	ffffffff 	.word	0xffffffff
    4120:	ffffffff 	.word	0xffffffff
    4124:	ffffffff 	.word	0xffffffff
    4128:	ffffffff 	.word	0xffffffff
    412c:	ffffffff 	.word	0xffffffff
    4130:	ffffffff 	.word	0xffffffff
    4134:	ffffffff 	.word	0xffffffff
    4138:	ffffffff 	.word	0xffffffff
    413c:	ffffffff 	.word	0xffffffff
    4140:	ffffffff 	.word	0xffffffff
    4144:	ffffffff 	.word	0xffffffff
    4148:	ffffffff 	.word	0xffffffff
    414c:	ffffffff 	.word	0xffffffff
    4150:	ffffffff 	.word	0xffffffff
    4154:	ffffffff 	.word	0xffffffff
    4158:	ffffffff 	.word	0xffffffff
    415c:	ffffffff 	.word	0xffffffff
    4160:	ffffffff 	.word	0xffffffff
    4164:	ffffffff 	.word	0xffffffff
    4168:	ffffffff 	.word	0xffffffff
    416c:	ffffffff 	.word	0xffffffff
    4170:	ffffffff 	.word	0xffffffff
    4174:	ffffffff 	.word	0xffffffff
    4178:	ffffffff 	.word	0xffffffff
    417c:	ffffffff 	.word	0xffffffff
    4180:	ffffffff 	.word	0xffffffff
    4184:	ffffffff 	.word	0xffffffff
    4188:	ffffffff 	.word	0xffffffff
    418c:	ffffffff 	.word	0xffffffff
    4190:	ffffffff 	.word	0xffffffff
    4194:	ffffffff 	.word	0xffffffff
    4198:	ffffffff 	.word	0xffffffff
    419c:	ffffffff 	.word	0xffffffff
    41a0:	ffffffff 	.word	0xffffffff
    41a4:	ffffffff 	.word	0xffffffff
    41a8:	ffffffff 	.word	0xffffffff
    41ac:	ffffffff 	.word	0xffffffff
    41b0:	ffffffff 	.word	0xffffffff
    41b4:	ffffffff 	.word	0xffffffff
    41b8:	ffffffff 	.word	0xffffffff
    41bc:	ffffffff 	.word	0xffffffff
    41c0:	ffffffff 	.word	0xffffffff
    41c4:	ffffffff 	.word	0xffffffff
    41c8:	ffffffff 	.word	0xffffffff
    41cc:	ffffffff 	.word	0xffffffff
    41d0:	ffffffff 	.word	0xffffffff
    41d4:	ffffffff 	.word	0xffffffff
    41d8:	ffffffff 	.word	0xffffffff
    41dc:	ffffffff 	.word	0xffffffff
    41e0:	ffffffff 	.word	0xffffffff
    41e4:	ffffffff 	.word	0xffffffff
    41e8:	ffffffff 	.word	0xffffffff
    41ec:	ffffffff 	.word	0xffffffff
    41f0:	ffffffff 	.word	0xffffffff
    41f4:	ffffffff 	.word	0xffffffff
    41f8:	ffffffff 	.word	0xffffffff
    41fc:	ffffffff 	.word	0xffffffff
    4200:	ffffffff 	.word	0xffffffff
    4204:	ffffffff 	.word	0xffffffff
    4208:	ffffffff 	.word	0xffffffff
    420c:	ffffffff 	.word	0xffffffff
    4210:	ffffffff 	.word	0xffffffff
    4214:	ffffffff 	.word	0xffffffff
    4218:	ffffffff 	.word	0xffffffff
    421c:	ffffffff 	.word	0xffffffff
    4220:	ffffffff 	.word	0xffffffff
    4224:	ffffffff 	.word	0xffffffff
    4228:	ffffffff 	.word	0xffffffff
    422c:	ffffffff 	.word	0xffffffff
    4230:	ffffffff 	.word	0xffffffff
    4234:	ffffffff 	.word	0xffffffff
    4238:	ffffffff 	.word	0xffffffff
    423c:	ffffffff 	.word	0xffffffff
    4240:	ffffffff 	.word	0xffffffff
    4244:	ffffffff 	.word	0xffffffff
    4248:	ffffffff 	.word	0xffffffff
    424c:	ffffffff 	.word	0xffffffff
    4250:	ffffffff 	.word	0xffffffff
    4254:	ffffffff 	.word	0xffffffff
    4258:	ffffffff 	.word	0xffffffff
    425c:	ffffffff 	.word	0xffffffff
    4260:	ffffffff 	.word	0xffffffff
    4264:	ffffffff 	.word	0xffffffff
    4268:	ffffffff 	.word	0xffffffff
    426c:	ffffffff 	.word	0xffffffff
    4270:	ffffffff 	.word	0xffffffff
    4274:	ffffffff 	.word	0xffffffff
    4278:	ffffffff 	.word	0xffffffff
    427c:	ffffffff 	.word	0xffffffff
    4280:	ffffffff 	.word	0xffffffff
    4284:	ffffffff 	.word	0xffffffff
    4288:	ffffffff 	.word	0xffffffff
    428c:	ffffffff 	.word	0xffffffff
    4290:	ffffffff 	.word	0xffffffff
    4294:	ffffffff 	.word	0xffffffff
    4298:	ffffffff 	.word	0xffffffff
    429c:	ffffffff 	.word	0xffffffff
    42a0:	ffffffff 	.word	0xffffffff
    42a4:	ffffffff 	.word	0xffffffff
    42a8:	ffffffff 	.word	0xffffffff
    42ac:	ffffffff 	.word	0xffffffff
    42b0:	ffffffff 	.word	0xffffffff
    42b4:	ffffffff 	.word	0xffffffff
    42b8:	ffffffff 	.word	0xffffffff
    42bc:	ffffffff 	.word	0xffffffff
    42c0:	ffffffff 	.word	0xffffffff
    42c4:	ffffffff 	.word	0xffffffff
    42c8:	ffffffff 	.word	0xffffffff
    42cc:	ffffffff 	.word	0xffffffff
    42d0:	ffffffff 	.word	0xffffffff
    42d4:	ffffffff 	.word	0xffffffff
    42d8:	ffffffff 	.word	0xffffffff
    42dc:	ffffffff 	.word	0xffffffff
    42e0:	ffffffff 	.word	0xffffffff
    42e4:	ffffffff 	.word	0xffffffff
    42e8:	ffffffff 	.word	0xffffffff
    42ec:	ffffffff 	.word	0xffffffff
    42f0:	ffffffff 	.word	0xffffffff
    42f4:	ffffffff 	.word	0xffffffff
    42f8:	ffffffff 	.word	0xffffffff
    42fc:	ffffffff 	.word	0xffffffff
    4300:	ffffffff 	.word	0xffffffff
    4304:	ffffffff 	.word	0xffffffff
    4308:	ffffffff 	.word	0xffffffff
    430c:	ffffffff 	.word	0xffffffff
    4310:	ffffffff 	.word	0xffffffff
    4314:	ffffffff 	.word	0xffffffff
    4318:	ffffffff 	.word	0xffffffff
    431c:	ffffffff 	.word	0xffffffff
    4320:	ffffffff 	.word	0xffffffff
    4324:	ffffffff 	.word	0xffffffff
    4328:	ffffffff 	.word	0xffffffff
    432c:	ffffffff 	.word	0xffffffff
    4330:	ffffffff 	.word	0xffffffff
    4334:	ffffffff 	.word	0xffffffff
    4338:	ffffffff 	.word	0xffffffff
    433c:	ffffffff 	.word	0xffffffff
    4340:	ffffffff 	.word	0xffffffff
    4344:	ffffffff 	.word	0xffffffff
    4348:	ffffffff 	.word	0xffffffff
    434c:	ffffffff 	.word	0xffffffff
    4350:	ffffffff 	.word	0xffffffff
    4354:	ffffffff 	.word	0xffffffff
    4358:	ffffffff 	.word	0xffffffff
    435c:	ffffffff 	.word	0xffffffff
    4360:	ffffffff 	.word	0xffffffff
    4364:	ffffffff 	.word	0xffffffff
    4368:	ffffffff 	.word	0xffffffff
    436c:	ffffffff 	.word	0xffffffff
    4370:	ffffffff 	.word	0xffffffff
    4374:	ffffffff 	.word	0xffffffff
    4378:	ffffffff 	.word	0xffffffff
    437c:	ffffffff 	.word	0xffffffff
    4380:	ffffffff 	.word	0xffffffff
    4384:	ffffffff 	.word	0xffffffff
    4388:	ffffffff 	.word	0xffffffff
    438c:	ffffffff 	.word	0xffffffff
    4390:	ffffffff 	.word	0xffffffff
    4394:	ffffffff 	.word	0xffffffff
    4398:	ffffffff 	.word	0xffffffff
    439c:	ffffffff 	.word	0xffffffff
    43a0:	ffffffff 	.word	0xffffffff
    43a4:	ffffffff 	.word	0xffffffff
    43a8:	ffffffff 	.word	0xffffffff
    43ac:	ffffffff 	.word	0xffffffff
    43b0:	ffffffff 	.word	0xffffffff
    43b4:	ffffffff 	.word	0xffffffff
    43b8:	ffffffff 	.word	0xffffffff
    43bc:	ffffffff 	.word	0xffffffff
    43c0:	ffffffff 	.word	0xffffffff
    43c4:	ffffffff 	.word	0xffffffff
    43c8:	ffffffff 	.word	0xffffffff
    43cc:	ffffffff 	.word	0xffffffff
    43d0:	ffffffff 	.word	0xffffffff
    43d4:	ffffffff 	.word	0xffffffff
    43d8:	ffffffff 	.word	0xffffffff
    43dc:	ffffffff 	.word	0xffffffff
    43e0:	ffffffff 	.word	0xffffffff
    43e4:	ffffffff 	.word	0xffffffff
    43e8:	ffffffff 	.word	0xffffffff
    43ec:	ffffffff 	.word	0xffffffff
    43f0:	ffffffff 	.word	0xffffffff
    43f4:	ffffffff 	.word	0xffffffff
    43f8:	ffffffff 	.word	0xffffffff
    43fc:	ffffffff 	.word	0xffffffff

00004400 <pds_ff_PDS_FREEZER>:
    4400:	00010006 200002a4 00000000 00000000     ....... ........

00004410 <pds_ff_PDS_EDC_ID>:
    4410:	00010007 200026c5 00000000 00000000     .....&. ........

00004420 <pds_ff_PDS_CONNECTION_TABLE_ID>:
    4420:	00320005 20002668 00000000 00000000     ..2.h&. ........

00004430 <pds_ff_PDS_CONNECTION_MODE_ID>:
    4430:	00010004 20000018 00000000 00000000     ....... ........

00004440 <pds_ff_PDS_CURRENT_CHANNEL_ID>:
    4440:	00010003 20000019 00000000 00000000     ....... ........

00004450 <pds_ff_PDS_PANID_ID>:
    4450:	00020002 200026bc 00000000 00000000     .....&. ........

00004460 <pds_ff_PDS_OUTGOING_FRAME_COUNTER_ID>:
    4460:	00040001 20002128 00000000 00000000     ....(!. ........

00004470 <__do_global_dtors_aux>:
    4470:	b510      	push	{r4, lr}
    4472:	4c06      	ldr	r4, [pc, #24]	; (448c <__do_global_dtors_aux+0x1c>)
    4474:	7823      	ldrb	r3, [r4, #0]
    4476:	2b00      	cmp	r3, #0
    4478:	d107      	bne.n	448a <__do_global_dtors_aux+0x1a>
    447a:	4b05      	ldr	r3, [pc, #20]	; (4490 <__do_global_dtors_aux+0x20>)
    447c:	2b00      	cmp	r3, #0
    447e:	d002      	beq.n	4486 <__do_global_dtors_aux+0x16>
    4480:	4804      	ldr	r0, [pc, #16]	; (4494 <__do_global_dtors_aux+0x24>)
    4482:	e000      	b.n	4486 <__do_global_dtors_aux+0x16>
    4484:	bf00      	nop
    4486:	2301      	movs	r3, #1
    4488:	7023      	strb	r3, [r4, #0]
    448a:	bd10      	pop	{r4, pc}
    448c:	20000090 	.word	0x20000090
    4490:	00000000 	.word	0x00000000
    4494:	00018fa0 	.word	0x00018fa0

00004498 <frame_dummy>:
    4498:	4b08      	ldr	r3, [pc, #32]	; (44bc <frame_dummy+0x24>)
    449a:	b510      	push	{r4, lr}
    449c:	2b00      	cmp	r3, #0
    449e:	d003      	beq.n	44a8 <frame_dummy+0x10>
    44a0:	4907      	ldr	r1, [pc, #28]	; (44c0 <frame_dummy+0x28>)
    44a2:	4808      	ldr	r0, [pc, #32]	; (44c4 <frame_dummy+0x2c>)
    44a4:	e000      	b.n	44a8 <frame_dummy+0x10>
    44a6:	bf00      	nop
    44a8:	4807      	ldr	r0, [pc, #28]	; (44c8 <frame_dummy+0x30>)
    44aa:	6803      	ldr	r3, [r0, #0]
    44ac:	2b00      	cmp	r3, #0
    44ae:	d100      	bne.n	44b2 <frame_dummy+0x1a>
    44b0:	bd10      	pop	{r4, pc}
    44b2:	4b06      	ldr	r3, [pc, #24]	; (44cc <frame_dummy+0x34>)
    44b4:	2b00      	cmp	r3, #0
    44b6:	d0fb      	beq.n	44b0 <frame_dummy+0x18>
    44b8:	4798      	blx	r3
    44ba:	e7f9      	b.n	44b0 <frame_dummy+0x18>
    44bc:	00000000 	.word	0x00000000
    44c0:	20000094 	.word	0x20000094
    44c4:	00018fa0 	.word	0x00018fa0
    44c8:	00018fa0 	.word	0x00018fa0
    44cc:	00000000 	.word	0x00000000

000044d0 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    44d0:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    44d2:	2000      	movs	r0, #0
    44d4:	4b08      	ldr	r3, [pc, #32]	; (44f8 <delay_init+0x28>)
    44d6:	4798      	blx	r3
    44d8:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
    44da:	4c08      	ldr	r4, [pc, #32]	; (44fc <delay_init+0x2c>)
    44dc:	21fa      	movs	r1, #250	; 0xfa
    44de:	0089      	lsls	r1, r1, #2
    44e0:	47a0      	blx	r4
    44e2:	4b07      	ldr	r3, [pc, #28]	; (4500 <delay_init+0x30>)
    44e4:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    44e6:	4907      	ldr	r1, [pc, #28]	; (4504 <delay_init+0x34>)
    44e8:	0028      	movs	r0, r5
    44ea:	47a0      	blx	r4
    44ec:	4b06      	ldr	r3, [pc, #24]	; (4508 <delay_init+0x38>)
    44ee:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    44f0:	2205      	movs	r2, #5
    44f2:	4b06      	ldr	r3, [pc, #24]	; (450c <delay_init+0x3c>)
    44f4:	601a      	str	r2, [r3, #0]
}
    44f6:	bd70      	pop	{r4, r5, r6, pc}
    44f8:	00006989 	.word	0x00006989
    44fc:	000135c5 	.word	0x000135c5
    4500:	20000000 	.word	0x20000000
    4504:	000f4240 	.word	0x000f4240
    4508:	20000004 	.word	0x20000004
    450c:	e000e010 	.word	0xe000e010

00004510 <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
    4510:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
    4512:	4b08      	ldr	r3, [pc, #32]	; (4534 <delay_cycles_us+0x24>)
    4514:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    4516:	4a08      	ldr	r2, [pc, #32]	; (4538 <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
    4518:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    451a:	2180      	movs	r1, #128	; 0x80
    451c:	0249      	lsls	r1, r1, #9
	while (n--) {
    451e:	3801      	subs	r0, #1
    4520:	d307      	bcc.n	4532 <delay_cycles_us+0x22>
	if (n > 0) {
    4522:	2c00      	cmp	r4, #0
    4524:	d0fb      	beq.n	451e <delay_cycles_us+0xe>
		SysTick->LOAD = n;
    4526:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    4528:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    452a:	6813      	ldr	r3, [r2, #0]
    452c:	420b      	tst	r3, r1
    452e:	d0fc      	beq.n	452a <delay_cycles_us+0x1a>
    4530:	e7f5      	b.n	451e <delay_cycles_us+0xe>
	}
}
    4532:	bd30      	pop	{r4, r5, pc}
    4534:	20000004 	.word	0x20000004
    4538:	e000e010 	.word	0xe000e010

0000453c <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    453c:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    453e:	4b08      	ldr	r3, [pc, #32]	; (4560 <delay_cycles_ms+0x24>)
    4540:	681c      	ldr	r4, [r3, #0]
		SysTick->LOAD = n;
    4542:	4a08      	ldr	r2, [pc, #32]	; (4564 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
    4544:	2500      	movs	r5, #0
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    4546:	2180      	movs	r1, #128	; 0x80
    4548:	0249      	lsls	r1, r1, #9
	while (n--) {
    454a:	3801      	subs	r0, #1
    454c:	d307      	bcc.n	455e <delay_cycles_ms+0x22>
	if (n > 0) {
    454e:	2c00      	cmp	r4, #0
    4550:	d0fb      	beq.n	454a <delay_cycles_ms+0xe>
		SysTick->LOAD = n;
    4552:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    4554:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    4556:	6813      	ldr	r3, [r2, #0]
    4558:	420b      	tst	r3, r1
    455a:	d0fc      	beq.n	4556 <delay_cycles_ms+0x1a>
    455c:	e7f5      	b.n	454a <delay_cycles_ms+0xe>
	}
}
    455e:	bd30      	pop	{r4, r5, pc}
    4560:	20000000 	.word	0x20000000
    4564:	e000e010 	.word	0xe000e010

00004568 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    4568:	4b0c      	ldr	r3, [pc, #48]	; (459c <cpu_irq_enter_critical+0x34>)
    456a:	681b      	ldr	r3, [r3, #0]
    456c:	2b00      	cmp	r3, #0
    456e:	d106      	bne.n	457e <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4570:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    4574:	2b00      	cmp	r3, #0
    4576:	d007      	beq.n	4588 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    4578:	2200      	movs	r2, #0
    457a:	4b09      	ldr	r3, [pc, #36]	; (45a0 <cpu_irq_enter_critical+0x38>)
    457c:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    457e:	4a07      	ldr	r2, [pc, #28]	; (459c <cpu_irq_enter_critical+0x34>)
    4580:	6813      	ldr	r3, [r2, #0]
    4582:	3301      	adds	r3, #1
    4584:	6013      	str	r3, [r2, #0]
}
    4586:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
    4588:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    458a:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    458e:	2200      	movs	r2, #0
    4590:	4b04      	ldr	r3, [pc, #16]	; (45a4 <cpu_irq_enter_critical+0x3c>)
    4592:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    4594:	3201      	adds	r2, #1
    4596:	4b02      	ldr	r3, [pc, #8]	; (45a0 <cpu_irq_enter_critical+0x38>)
    4598:	701a      	strb	r2, [r3, #0]
    459a:	e7f0      	b.n	457e <cpu_irq_enter_critical+0x16>
    459c:	200000ac 	.word	0x200000ac
    45a0:	200000b0 	.word	0x200000b0
    45a4:	20000008 	.word	0x20000008

000045a8 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    45a8:	4b08      	ldr	r3, [pc, #32]	; (45cc <cpu_irq_leave_critical+0x24>)
    45aa:	681a      	ldr	r2, [r3, #0]
    45ac:	3a01      	subs	r2, #1
    45ae:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    45b0:	681b      	ldr	r3, [r3, #0]
    45b2:	2b00      	cmp	r3, #0
    45b4:	d109      	bne.n	45ca <cpu_irq_leave_critical+0x22>
    45b6:	4b06      	ldr	r3, [pc, #24]	; (45d0 <cpu_irq_leave_critical+0x28>)
    45b8:	781b      	ldrb	r3, [r3, #0]
    45ba:	2b00      	cmp	r3, #0
    45bc:	d005      	beq.n	45ca <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    45be:	2201      	movs	r2, #1
    45c0:	4b04      	ldr	r3, [pc, #16]	; (45d4 <cpu_irq_leave_critical+0x2c>)
    45c2:	701a      	strb	r2, [r3, #0]
    45c4:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    45c8:	b662      	cpsie	i
	}
}
    45ca:	4770      	bx	lr
    45cc:	200000ac 	.word	0x200000ac
    45d0:	200000b0 	.word	0x200000b0
    45d4:	20000008 	.word	0x20000008

000045d8 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    45d8:	b5f0      	push	{r4, r5, r6, r7, lr}
    45da:	46c6      	mov	lr, r8
    45dc:	b500      	push	{lr}
    45de:	b082      	sub	sp, #8
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    45e0:	ac01      	add	r4, sp, #4
    45e2:	2501      	movs	r5, #1
    45e4:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    45e6:	2300      	movs	r3, #0
    45e8:	4698      	mov	r8, r3
    45ea:	70a3      	strb	r3, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    45ec:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
    45ee:	0021      	movs	r1, r4
    45f0:	2013      	movs	r0, #19
    45f2:	4e12      	ldr	r6, [pc, #72]	; (463c <system_board_init+0x64>)
    45f4:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    45f6:	4f12      	ldr	r7, [pc, #72]	; (4640 <system_board_init+0x68>)
    45f8:	2380      	movs	r3, #128	; 0x80
    45fa:	031b      	lsls	r3, r3, #12
    45fc:	61bb      	str	r3, [r7, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);
	
	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    45fe:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_1_PIN, &pin_conf);
    4600:	0021      	movs	r1, r4
    4602:	2012      	movs	r0, #18
    4604:	47b0      	blx	r6
    4606:	2380      	movs	r3, #128	; 0x80
    4608:	02db      	lsls	r3, r3, #11
    460a:	61bb      	str	r3, [r7, #24]
	port_pin_set_output_level(LED_1_PIN, LED_1_INACTIVE);
#ifdef RFSWITCH_ENABLE
	/* Configure RFSWITCH as output */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    460c:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(RF_SWITCH_PIN, &pin_conf);
    460e:	0021      	movs	r1, r4
    4610:	200d      	movs	r0, #13
    4612:	47b0      	blx	r6
	} else {
		port_base->OUTCLR.reg = pin_mask;
    4614:	2380      	movs	r3, #128	; 0x80
    4616:	019b      	lsls	r3, r3, #6
    4618:	617b      	str	r3, [r7, #20]
	port_pin_set_output_level(RF_SWITCH_PIN, RF_SWITCH_INACTIVE);	
#endif

#ifdef TCXO_ENABLE
	/* Configure TXPO PWR as output */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    461a:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(TCXO_PWR_PIN, &pin_conf);
    461c:	0021      	movs	r1, r4
    461e:	2009      	movs	r0, #9
    4620:	47b0      	blx	r6
    4622:	2380      	movs	r3, #128	; 0x80
    4624:	009b      	lsls	r3, r3, #2
    4626:	617b      	str	r3, [r7, #20]
	port_pin_set_output_level(TCXO_PWR_PIN, TCXO_PWR_INACTIVE);
#endif
	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    4628:	4643      	mov	r3, r8
    462a:	7023      	strb	r3, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
    462c:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
    462e:	0021      	movs	r1, r4
    4630:	201c      	movs	r0, #28
    4632:	47b0      	blx	r6
		
}
    4634:	b002      	add	sp, #8
    4636:	bc04      	pop	{r2}
    4638:	4690      	mov	r8, r2
    463a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    463c:	00004ca1 	.word	0x00004ca1
    4640:	40002800 	.word	0x40002800

00004644 <aes_get_config_defaults>:
		struct aes_config *const config)
{

	/* Sanity check arguments */
	Assert(config);
	config->encrypt_mode = AES_ENCRYPTION;
    4644:	2301      	movs	r3, #1
    4646:	7003      	strb	r3, [r0, #0]
	config->key_size = AES_KEY_SIZE_128;
    4648:	2300      	movs	r3, #0
    464a:	7043      	strb	r3, [r0, #1]
	config->start_mode = AES_MANUAL_START;
    464c:	7083      	strb	r3, [r0, #2]
	config->opmode= AES_ECB_MODE;
    464e:	70c3      	strb	r3, [r0, #3]
	config->cfb_size = AES_CFB_SIZE_128;
    4650:	7103      	strb	r3, [r0, #4]
	config->ctype = AES_COUNTERMEASURE_TYPE_ALL;
    4652:	220f      	movs	r2, #15
    4654:	7142      	strb	r2, [r0, #5]
	config->enable_xor_key = false;
    4656:	7183      	strb	r3, [r0, #6]
	config->enable_key_gen = false;
    4658:	71c3      	strb	r3, [r0, #7]
	config->lod = false;
    465a:	7203      	strb	r3, [r0, #8]
}
    465c:	4770      	bx	lr

0000465e <aes_enable>:
 */
void aes_enable(struct aes_module *const module)
{
	Assert(module);
	Assert(module->hw);
	module->hw->CTRLA.reg |= AES_CTRLA_ENABLE;
    465e:	6802      	ldr	r2, [r0, #0]
    4660:	6813      	ldr	r3, [r2, #0]
    4662:	2102      	movs	r1, #2
    4664:	430b      	orrs	r3, r1
    4666:	6013      	str	r3, [r2, #0]

}
    4668:	4770      	bx	lr

0000466a <aes_disable>:
{
	Assert(module);
	Assert(module->hw);

	/* Disbale interrupt */
	module->hw->INTENCLR.reg = AES_INTENCLR_MASK;
    466a:	2303      	movs	r3, #3
    466c:	6802      	ldr	r2, [r0, #0]
    466e:	7153      	strb	r3, [r2, #5]
	/* Clear interrupt flag */
	module->hw->INTFLAG.reg = AES_INTFLAG_MASK;
    4670:	6802      	ldr	r2, [r0, #0]
    4672:	71d3      	strb	r3, [r2, #7]

	module->hw->CTRLA.reg &= (~AES_CTRLA_ENABLE);
    4674:	6802      	ldr	r2, [r0, #0]
    4676:	6813      	ldr	r3, [r2, #0]
    4678:	2102      	movs	r1, #2
    467a:	438b      	bics	r3, r1
    467c:	6013      	str	r3, [r2, #0]
}
    467e:	4770      	bx	lr

00004680 <aes_set_config>:
 */
void aes_set_config(
		struct aes_module *const module,
		Aes *const hw,
		struct aes_config *const config)
{
    4680:	b570      	push	{r4, r5, r6, lr}
    4682:	0004      	movs	r4, r0
    4684:	000d      	movs	r5, r1
	/* Validate arguments. */
	Assert(hw);
	Assert(config);
	Assert(module);

	module->opmode = config->opmode;
    4686:	78d3      	ldrb	r3, [r2, #3]
    4688:	7103      	strb	r3, [r0, #4]
	module->hw = hw;
    468a:	6021      	str	r1, [r4, #0]
	module->key_size = config->key_size;
    468c:	7853      	ldrb	r3, [r2, #1]
    468e:	7143      	strb	r3, [r0, #5]
	module->cfb_size = config->cfb_size;
    4690:	7913      	ldrb	r3, [r2, #4]
    4692:	7183      	strb	r3, [r0, #6]

	ul_mode |= (config->encrypt_mode << AES_CTRLA_CIPHER_Pos)
    4694:	7813      	ldrb	r3, [r2, #0]
    4696:	029b      	lsls	r3, r3, #10
			 | (config->start_mode << AES_CTRLA_STARTMODE_Pos)
    4698:	7891      	ldrb	r1, [r2, #2]
    469a:	02c9      	lsls	r1, r1, #11
    469c:	430b      	orrs	r3, r1
			 | (config->key_size << AES_CTRLA_KEYSIZE_Pos)
    469e:	7851      	ldrb	r1, [r2, #1]
    46a0:	0209      	lsls	r1, r1, #8
    46a2:	430b      	orrs	r3, r1
			 | (config->opmode << AES_CTRLA_AESMODE_Pos)
    46a4:	78d1      	ldrb	r1, [r2, #3]
    46a6:	0089      	lsls	r1, r1, #2
    46a8:	430b      	orrs	r3, r1
			 | (config->cfb_size << AES_CTRLA_CFBS_Pos)
    46aa:	7911      	ldrb	r1, [r2, #4]
    46ac:	0149      	lsls	r1, r1, #5
    46ae:	430b      	orrs	r3, r1
			 | (AES_CTRLA_CTYPE(config->ctype))
			 | (config->enable_xor_key << AES_CTRLA_XORKEY_Pos)
    46b0:	7991      	ldrb	r1, [r2, #6]
    46b2:	0389      	lsls	r1, r1, #14
			 | (config->enable_key_gen << AES_CTRLA_KEYGEN_Pos)
    46b4:	79d0      	ldrb	r0, [r2, #7]
    46b6:	0340      	lsls	r0, r0, #13
			 | (config->lod << AES_CTRLA_LOD_Pos);
    46b8:	4301      	orrs	r1, r0
    46ba:	7a10      	ldrb	r0, [r2, #8]
    46bc:	0300      	lsls	r0, r0, #12
    46be:	4301      	orrs	r1, r0
			 | (AES_CTRLA_CTYPE(config->ctype))
    46c0:	7952      	ldrb	r2, [r2, #5]
    46c2:	0412      	lsls	r2, r2, #16
    46c4:	20f0      	movs	r0, #240	; 0xf0
    46c6:	0300      	lsls	r0, r0, #12
    46c8:	4002      	ands	r2, r0
			 | (config->lod << AES_CTRLA_LOD_Pos);
    46ca:	430a      	orrs	r2, r1
    46cc:	4313      	orrs	r3, r2
    46ce:	001e      	movs	r6, r3
	if (hw->CTRLA.reg & AES_CTRLA_ENABLE) {
    46d0:	682b      	ldr	r3, [r5, #0]
    46d2:	079b      	lsls	r3, r3, #30
    46d4:	d401      	bmi.n	46da <aes_set_config+0x5a>
		aes_disable(module);
		hw->CTRLA.reg = ul_mode;
		aes_enable(module);
	} else {
		hw->CTRLA.reg = ul_mode;
    46d6:	602e      	str	r6, [r5, #0]
	}
}
    46d8:	bd70      	pop	{r4, r5, r6, pc}
		aes_disable(module);
    46da:	0020      	movs	r0, r4
    46dc:	4b03      	ldr	r3, [pc, #12]	; (46ec <aes_set_config+0x6c>)
    46de:	4798      	blx	r3
		hw->CTRLA.reg = ul_mode;
    46e0:	602e      	str	r6, [r5, #0]
		aes_enable(module);
    46e2:	0020      	movs	r0, r4
    46e4:	4b02      	ldr	r3, [pc, #8]	; (46f0 <aes_set_config+0x70>)
    46e6:	4798      	blx	r3
    46e8:	e7f6      	b.n	46d8 <aes_set_config+0x58>
    46ea:	46c0      	nop			; (mov r8, r8)
    46ec:	0000466b 	.word	0x0000466b
    46f0:	0000465f 	.word	0x0000465f

000046f4 <aes_init>:
{
    46f4:	b570      	push	{r4, r5, r6, lr}
		case SYSTEM_CLOCK_APB_APBB:
			MCLK->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			MCLK->APBCMASK.reg |= mask;
    46f6:	4c05      	ldr	r4, [pc, #20]	; (470c <aes_init+0x18>)
    46f8:	69e5      	ldr	r5, [r4, #28]
    46fa:	2380      	movs	r3, #128	; 0x80
    46fc:	019b      	lsls	r3, r3, #6
    46fe:	432b      	orrs	r3, r5
    4700:	61e3      	str	r3, [r4, #28]
	hw->CTRLA.reg = AES_CTRLA_SWRST;
    4702:	2301      	movs	r3, #1
    4704:	600b      	str	r3, [r1, #0]
	aes_set_config(module,hw, config);
    4706:	4b02      	ldr	r3, [pc, #8]	; (4710 <aes_init+0x1c>)
    4708:	4798      	blx	r3
}
    470a:	bd70      	pop	{r4, r5, r6, pc}
    470c:	40000400 	.word	0x40000400
    4710:	00004681 	.word	0x00004681

00004714 <aes_write_key>:
 * \note The key size depends on the current AES configuration.
 */
void aes_write_key(
		struct aes_module *const module,
		const uint32_t *key)
{
    4714:	b570      	push	{r4, r5, r6, lr}
	/* Validate arguments. */
	Assert(module);
	Assert(module->hw);
	Assert(key);

	switch (module->key_size) {
    4716:	7943      	ldrb	r3, [r0, #5]
    4718:	2b01      	cmp	r3, #1
    471a:	d005      	beq.n	4728 <aes_write_key+0x14>
    471c:	2b00      	cmp	r3, #0
    471e:	d010      	beq.n	4742 <aes_write_key+0x2e>
    4720:	2b02      	cmp	r3, #2
    4722:	d10d      	bne.n	4740 <aes_write_key+0x2c>
	case AES_KEY_SIZE_192:
		key_length = 6;
		break;

	case AES_KEY_SIZE_256:
		key_length = 8;
    4724:	2508      	movs	r5, #8
    4726:	e000      	b.n	472a <aes_write_key+0x16>
		key_length = 6;
    4728:	2506      	movs	r5, #6
{
    472a:	2300      	movs	r3, #0
	default:
		break;
	}

	for (i = 0; i < key_length; i++) {
		module->hw->KEYWORD[i].reg = *key;
    472c:	c910      	ldmia	r1!, {r4}
    472e:	1c9a      	adds	r2, r3, #2
    4730:	0092      	lsls	r2, r2, #2
    4732:	6806      	ldr	r6, [r0, #0]
    4734:	46b4      	mov	ip, r6
    4736:	4462      	add	r2, ip
    4738:	6054      	str	r4, [r2, #4]
	for (i = 0; i < key_length; i++) {
    473a:	3301      	adds	r3, #1
    473c:	42ab      	cmp	r3, r5
    473e:	d3f5      	bcc.n	472c <aes_write_key+0x18>
		key++;
	}
}
    4740:	bd70      	pop	{r4, r5, r6, pc}
		key_length = 4;
    4742:	2504      	movs	r5, #4
    4744:	e7f1      	b.n	472a <aes_write_key+0x16>
    4746:	Address 0x00004746 is out of bounds.


00004748 <aes_write_input_data>:
 * \param[in] input_data_buffer Pointer to an input data buffer
 */
void aes_write_input_data(
		struct aes_module *const module,
		const uint32_t *input_data_buffer)
{
    4748:	b510      	push	{r4, lr}
	/* Validate arguments. */
	Assert(module);
	Assert(module->hw);;
	Assert(input_data_buffer);

	module->hw->DATABUFPTR.reg = 0;
    474a:	2300      	movs	r3, #0
    474c:	6802      	ldr	r2, [r0, #0]
    474e:	7213      	strb	r3, [r2, #8]
	if (module->opmode == AES_CFB_MODE
		&& module->cfb_size == AES_CFB_SIZE_64){
    4750:	4b0f      	ldr	r3, [pc, #60]	; (4790 <aes_write_input_data+0x48>)
    4752:	6842      	ldr	r2, [r0, #4]
    4754:	4013      	ands	r3, r2
	if (module->opmode == AES_CFB_MODE
    4756:	4a0f      	ldr	r2, [pc, #60]	; (4794 <aes_write_input_data+0x4c>)
    4758:	4293      	cmp	r3, r2
    475a:	d00a      	beq.n	4772 <aes_write_input_data+0x2a>
		for (i = 0; i < 2; i++) {
			module->hw->INDATA.reg = *input_data_buffer;
			input_data_buffer++;
		}
	} else if (module->opmode == AES_CFB_MODE
    475c:	7903      	ldrb	r3, [r0, #4]
    475e:	2b03      	cmp	r3, #3
    4760:	d00e      	beq.n	4780 <aes_write_input_data+0x38>
    4762:	000c      	movs	r4, r1
    4764:	3410      	adds	r4, #16
		&& (module->cfb_size == AES_CFB_SIZE_32 || module->cfb_size == AES_CFB_SIZE_16)){
		module->hw->INDATA.reg = *input_data_buffer;
	} else {
		for (i = 0; i < 4; i++) {
			module->hw->INDATA.reg = *input_data_buffer;
    4766:	6803      	ldr	r3, [r0, #0]
    4768:	c904      	ldmia	r1!, {r2}
    476a:	639a      	str	r2, [r3, #56]	; 0x38
		for (i = 0; i < 4; i++) {
    476c:	428c      	cmp	r4, r1
    476e:	d1fa      	bne.n	4766 <aes_write_input_data+0x1e>
			input_data_buffer++;
		}
	}
}
    4770:	bd10      	pop	{r4, pc}
			module->hw->INDATA.reg = *input_data_buffer;
    4772:	6803      	ldr	r3, [r0, #0]
    4774:	680a      	ldr	r2, [r1, #0]
    4776:	639a      	str	r2, [r3, #56]	; 0x38
    4778:	6803      	ldr	r3, [r0, #0]
    477a:	684a      	ldr	r2, [r1, #4]
    477c:	639a      	str	r2, [r3, #56]	; 0x38
    477e:	e7f7      	b.n	4770 <aes_write_input_data+0x28>
		&& (module->cfb_size == AES_CFB_SIZE_32 || module->cfb_size == AES_CFB_SIZE_16)){
    4780:	7983      	ldrb	r3, [r0, #6]
    4782:	3b02      	subs	r3, #2
    4784:	2b01      	cmp	r3, #1
    4786:	d8ec      	bhi.n	4762 <aes_write_input_data+0x1a>
		module->hw->INDATA.reg = *input_data_buffer;
    4788:	6803      	ldr	r3, [r0, #0]
    478a:	680a      	ldr	r2, [r1, #0]
    478c:	639a      	str	r2, [r3, #56]	; 0x38
    478e:	e7ef      	b.n	4770 <aes_write_input_data+0x28>
    4790:	00ff00ff 	.word	0x00ff00ff
    4794:	00010003 	.word	0x00010003

00004798 <aes_read_output_data>:
	/* Validate arguments. */
	Assert(module);
	Assert(module->hw);
	Assert(output_data_buffer);

	module->hw->DATABUFPTR.reg = 0;
    4798:	2300      	movs	r3, #0
    479a:	6802      	ldr	r2, [r0, #0]
    479c:	7213      	strb	r3, [r2, #8]
	if (module->opmode == AES_CFB_MODE
		&& module->cfb_size == AES_CFB_SIZE_64){
    479e:	4b10      	ldr	r3, [pc, #64]	; (47e0 <aes_read_output_data+0x48>)
    47a0:	6842      	ldr	r2, [r0, #4]
    47a2:	4013      	ands	r3, r2
	if (module->opmode == AES_CFB_MODE
    47a4:	4a0f      	ldr	r2, [pc, #60]	; (47e4 <aes_read_output_data+0x4c>)
    47a6:	4293      	cmp	r3, r2
    47a8:	d00a      	beq.n	47c0 <aes_read_output_data+0x28>
		for (i = 0; i < 2; i++) {
			*output_data_buffer = module->hw->INDATA.reg;
			output_data_buffer++;
		}
	} else if (module->opmode == AES_CFB_MODE
    47aa:	7903      	ldrb	r3, [r0, #4]
    47ac:	2b03      	cmp	r3, #3
    47ae:	d00e      	beq.n	47ce <aes_read_output_data+0x36>
    47b0:	000a      	movs	r2, r1
    47b2:	3210      	adds	r2, #16
		&& (module->cfb_size == AES_CFB_SIZE_32 || module->cfb_size == AES_CFB_SIZE_16)){
		*output_data_buffer = module->hw->INDATA.reg;
	} else {
		for (i = 0; i < 4; i++) {
			*output_data_buffer = module->hw->INDATA.reg;
    47b4:	6803      	ldr	r3, [r0, #0]
    47b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    47b8:	c108      	stmia	r1!, {r3}
		for (i = 0; i < 4; i++) {
    47ba:	428a      	cmp	r2, r1
    47bc:	d1fa      	bne.n	47b4 <aes_read_output_data+0x1c>
			output_data_buffer++;
		}
	}
}
    47be:	4770      	bx	lr
			*output_data_buffer = module->hw->INDATA.reg;
    47c0:	6803      	ldr	r3, [r0, #0]
    47c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    47c4:	600b      	str	r3, [r1, #0]
    47c6:	6803      	ldr	r3, [r0, #0]
    47c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    47ca:	604b      	str	r3, [r1, #4]
    47cc:	e7f7      	b.n	47be <aes_read_output_data+0x26>
		&& (module->cfb_size == AES_CFB_SIZE_32 || module->cfb_size == AES_CFB_SIZE_16)){
    47ce:	7983      	ldrb	r3, [r0, #6]
    47d0:	3b02      	subs	r3, #2
    47d2:	2b01      	cmp	r3, #1
    47d4:	d8ec      	bhi.n	47b0 <aes_read_output_data+0x18>
		*output_data_buffer = module->hw->INDATA.reg;
    47d6:	6803      	ldr	r3, [r0, #0]
    47d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    47da:	600b      	str	r3, [r1, #0]
    47dc:	e7ef      	b.n	47be <aes_read_output_data+0x26>
    47de:	46c0      	nop			; (mov r8, r8)
    47e0:	00ff00ff 	.word	0x00ff00ff
    47e4:	00010003 	.word	0x00010003

000047e8 <AES_Handler>:

/**
* \internal The AES interrupt handler.
*/
void AES_Handler(void)
{
    47e8:	b510      	push	{r4, lr}
	uint32_t status = AES->INTFLAG.reg;
    47ea:	4b0c      	ldr	r3, [pc, #48]	; (481c <AES_Handler+0x34>)
    47ec:	79dc      	ldrb	r4, [r3, #7]
    47ee:	b2e4      	uxtb	r4, r4

	if (status & AES_INTFLAG_ENCCMP) {
    47f0:	07e3      	lsls	r3, r4, #31
    47f2:	d507      	bpl.n	4804 <AES_Handler+0x1c>
		if (aes_callback_pointer[AES_CALLBACK_ENCRYPTION_COMPLETE]) {
    47f4:	4b0a      	ldr	r3, [pc, #40]	; (4820 <AES_Handler+0x38>)
    47f6:	681b      	ldr	r3, [r3, #0]
    47f8:	2b00      	cmp	r3, #0
    47fa:	d00d      	beq.n	4818 <AES_Handler+0x30>
			AES->INTFLAG.reg = AES_INTFLAG_ENCCMP;
    47fc:	2101      	movs	r1, #1
    47fe:	4a07      	ldr	r2, [pc, #28]	; (481c <AES_Handler+0x34>)
    4800:	71d1      	strb	r1, [r2, #7]
			aes_callback_pointer[AES_CALLBACK_ENCRYPTION_COMPLETE]();
    4802:	4798      	blx	r3
		}
	}

	if (status & AES_INTFLAG_GFMCMP) {
    4804:	07a3      	lsls	r3, r4, #30
    4806:	d507      	bpl.n	4818 <AES_Handler+0x30>
		if (aes_callback_pointer[AES_CALLBACK_ENCRYPTION_COMPLETE]) {
    4808:	4b05      	ldr	r3, [pc, #20]	; (4820 <AES_Handler+0x38>)
    480a:	681b      	ldr	r3, [r3, #0]
    480c:	2b00      	cmp	r3, #0
    480e:	d003      	beq.n	4818 <AES_Handler+0x30>
			AES->INTFLAG.reg = AES_INTFLAG_GFMCMP;
    4810:	2102      	movs	r1, #2
    4812:	4a02      	ldr	r2, [pc, #8]	; (481c <AES_Handler+0x34>)
    4814:	71d1      	strb	r1, [r2, #7]
			aes_callback_pointer[AES_CALLBACK_ENCRYPTION_COMPLETE]();
    4816:	4798      	blx	r3
		}
	}
}
    4818:	bd10      	pop	{r4, pc}
    481a:	46c0      	nop			; (mov r8, r8)
    481c:	42003400 	.word	0x42003400
    4820:	200000b4 	.word	0x200000b4

00004824 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    4824:	2317      	movs	r3, #23
	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
    4826:	2a00      	cmp	r2, #0
    4828:	d001      	beq.n	482e <extint_register_callback+0xa>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
    482a:	0018      	movs	r0, r3
    482c:	4770      	bx	lr
	if (_extint_dev.callbacks[channel] == NULL) {
    482e:	008b      	lsls	r3, r1, #2
    4830:	4a06      	ldr	r2, [pc, #24]	; (484c <extint_register_callback+0x28>)
    4832:	589b      	ldr	r3, [r3, r2]
    4834:	2b00      	cmp	r3, #0
    4836:	d003      	beq.n	4840 <extint_register_callback+0x1c>
	} else if (_extint_dev.callbacks[channel] == callback) {
    4838:	4283      	cmp	r3, r0
    483a:	d005      	beq.n	4848 <extint_register_callback+0x24>
	return STATUS_ERR_ALREADY_INITIALIZED;
    483c:	231d      	movs	r3, #29
    483e:	e7f4      	b.n	482a <extint_register_callback+0x6>
		_extint_dev.callbacks[channel] = callback;
    4840:	0089      	lsls	r1, r1, #2
    4842:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
    4844:	2300      	movs	r3, #0
    4846:	e7f0      	b.n	482a <extint_register_callback+0x6>
		return STATUS_OK;
    4848:	2300      	movs	r3, #0
    484a:	e7ee      	b.n	482a <extint_register_callback+0x6>
    484c:	20001ee8 	.word	0x20001ee8

00004850 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    4850:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    4852:	2900      	cmp	r1, #0
    4854:	d001      	beq.n	485a <extint_chan_enable_callback+0xa>
	}

	return STATUS_OK;
}
    4856:	0018      	movs	r0, r3
    4858:	4770      	bx	lr
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    485a:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
    485c:	281f      	cmp	r0, #31
    485e:	d800      	bhi.n	4862 <extint_chan_enable_callback+0x12>
		return eics[eic_index];
    4860:	4a02      	ldr	r2, [pc, #8]	; (486c <extint_chan_enable_callback+0x1c>)
		eic->INTENSET.reg = (1UL << channel);
    4862:	2301      	movs	r3, #1
    4864:	4083      	lsls	r3, r0
    4866:	6113      	str	r3, [r2, #16]
	return STATUS_OK;
    4868:	2300      	movs	r3, #0
    486a:	e7f4      	b.n	4856 <extint_chan_enable_callback+0x6>
    486c:	40002400 	.word	0x40002400

00004870 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
    4870:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    4872:	2200      	movs	r2, #0
    4874:	4b10      	ldr	r3, [pc, #64]	; (48b8 <EIC_Handler+0x48>)
    4876:	701a      	strb	r2, [r3, #0]
    4878:	2300      	movs	r3, #0
    487a:	4910      	ldr	r1, [pc, #64]	; (48bc <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    487c:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    487e:	4e10      	ldr	r6, [pc, #64]	; (48c0 <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    4880:	4c0d      	ldr	r4, [pc, #52]	; (48b8 <EIC_Handler+0x48>)
    4882:	e00a      	b.n	489a <EIC_Handler+0x2a>
		return eics[eic_index];
    4884:	490d      	ldr	r1, [pc, #52]	; (48bc <EIC_Handler+0x4c>)
    4886:	e008      	b.n	489a <EIC_Handler+0x2a>
    4888:	7823      	ldrb	r3, [r4, #0]
    488a:	3301      	adds	r3, #1
    488c:	b2db      	uxtb	r3, r3
    488e:	7023      	strb	r3, [r4, #0]
    4890:	2b0f      	cmp	r3, #15
    4892:	d810      	bhi.n	48b6 <EIC_Handler+0x46>
		return NULL;
    4894:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
    4896:	2b1f      	cmp	r3, #31
    4898:	d9f4      	bls.n	4884 <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
    489a:	0028      	movs	r0, r5
    489c:	4018      	ands	r0, r3
    489e:	2201      	movs	r2, #1
    48a0:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
    48a2:	6948      	ldr	r0, [r1, #20]
		if (extint_chan_is_detected(_current_channel)) {
    48a4:	4210      	tst	r0, r2
    48a6:	d0ef      	beq.n	4888 <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    48a8:	614a      	str	r2, [r1, #20]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    48aa:	009b      	lsls	r3, r3, #2
    48ac:	599b      	ldr	r3, [r3, r6]
    48ae:	2b00      	cmp	r3, #0
    48b0:	d0ea      	beq.n	4888 <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    48b2:	4798      	blx	r3
    48b4:	e7e8      	b.n	4888 <EIC_Handler+0x18>
			}
		}
	}
}
    48b6:	bd70      	pop	{r4, r5, r6, pc}
    48b8:	20001ee4 	.word	0x20001ee4
    48bc:	40002400 	.word	0x40002400
    48c0:	20001ee8 	.word	0x20001ee8

000048c4 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg |= EIC_CTRLA_ENABLE;
    48c4:	4a06      	ldr	r2, [pc, #24]	; (48e0 <_extint_enable+0x1c>)
    48c6:	7813      	ldrb	r3, [r2, #0]
    48c8:	2102      	movs	r1, #2
    48ca:	430b      	orrs	r3, r1
    48cc:	7013      	strb	r3, [r2, #0]
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    48ce:	2001      	movs	r0, #1
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    48d0:	6853      	ldr	r3, [r2, #4]
    48d2:	4219      	tst	r1, r3
    48d4:	d1fc      	bne.n	48d0 <_extint_enable+0xc>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    48d6:	6853      	ldr	r3, [r2, #4]
    48d8:	4218      	tst	r0, r3
    48da:	d1f9      	bne.n	48d0 <_extint_enable+0xc>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    48dc:	4770      	bx	lr
    48de:	46c0      	nop			; (mov r8, r8)
    48e0:	40002400 	.word	0x40002400

000048e4 <_extint_disable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Disable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg &= ~EIC_CTRLA_ENABLE;
    48e4:	4a06      	ldr	r2, [pc, #24]	; (4900 <_extint_disable+0x1c>)
    48e6:	7813      	ldrb	r3, [r2, #0]
    48e8:	2102      	movs	r1, #2
    48ea:	438b      	bics	r3, r1
    48ec:	7013      	strb	r3, [r2, #0]
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    48ee:	2001      	movs	r0, #1
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    48f0:	6853      	ldr	r3, [r2, #4]
    48f2:	4219      	tst	r1, r3
    48f4:	d1fc      	bne.n	48f0 <_extint_disable+0xc>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    48f6:	6853      	ldr	r3, [r2, #4]
    48f8:	4218      	tst	r0, r3
    48fa:	d1f9      	bne.n	48f0 <_extint_disable+0xc>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    48fc:	4770      	bx	lr
    48fe:	46c0      	nop			; (mov r8, r8)
    4900:	40002400 	.word	0x40002400

00004904 <_system_extint_init>:
{
    4904:	b510      	push	{r4, lr}
			MCLK->APBAMASK.reg |= mask;
    4906:	4a12      	ldr	r2, [pc, #72]	; (4950 <_system_extint_init+0x4c>)
    4908:	6951      	ldr	r1, [r2, #20]
    490a:	2380      	movs	r3, #128	; 0x80
    490c:	009b      	lsls	r3, r3, #2
    490e:	430b      	orrs	r3, r1
    4910:	6153      	str	r3, [r2, #20]
		eics[i]->CTRLA.reg |= EIC_CTRLA_SWRST;
    4912:	4a10      	ldr	r2, [pc, #64]	; (4954 <_system_extint_init+0x50>)
    4914:	7813      	ldrb	r3, [r2, #0]
    4916:	2101      	movs	r1, #1
    4918:	430b      	orrs	r3, r1
    491a:	7013      	strb	r3, [r2, #0]
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    491c:	3101      	adds	r1, #1
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    491e:	2001      	movs	r0, #1
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    4920:	6853      	ldr	r3, [r2, #4]
    4922:	4219      	tst	r1, r3
    4924:	d1fc      	bne.n	4920 <_system_extint_init+0x1c>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    4926:	6853      	ldr	r3, [r2, #4]
    4928:	4218      	tst	r0, r3
    492a:	d1f9      	bne.n	4920 <_system_extint_init+0x1c>
		eics[i]->CTRLA.bit.CKSEL = EXTINT_CLK_ULP32K;
    492c:	4a09      	ldr	r2, [pc, #36]	; (4954 <_system_extint_init+0x50>)
    492e:	7813      	ldrb	r3, [r2, #0]
    4930:	2110      	movs	r1, #16
    4932:	430b      	orrs	r3, r1
    4934:	7013      	strb	r3, [r2, #0]
    4936:	4b08      	ldr	r3, [pc, #32]	; (4958 <_system_extint_init+0x54>)
    4938:	0019      	movs	r1, r3
    493a:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
    493c:	2200      	movs	r2, #0
    493e:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    4940:	428b      	cmp	r3, r1
    4942:	d1fc      	bne.n	493e <_system_extint_init+0x3a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    4944:	2208      	movs	r2, #8
    4946:	4b05      	ldr	r3, [pc, #20]	; (495c <_system_extint_init+0x58>)
    4948:	601a      	str	r2, [r3, #0]
	_extint_enable();
    494a:	4b05      	ldr	r3, [pc, #20]	; (4960 <_system_extint_init+0x5c>)
    494c:	4798      	blx	r3
}
    494e:	bd10      	pop	{r4, pc}
    4950:	40000400 	.word	0x40000400
    4954:	40002400 	.word	0x40002400
    4958:	20001ee8 	.word	0x20001ee8
    495c:	e000e100 	.word	0xe000e100
    4960:	000048c5 	.word	0x000048c5

00004964 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
    4964:	2300      	movs	r3, #0
    4966:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
    4968:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
    496a:	2201      	movs	r2, #1
    496c:	7202      	strb	r2, [r0, #8]
	config->filter_input_signal = false;
    496e:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
    4970:	3201      	adds	r2, #1
    4972:	72c2      	strb	r2, [r0, #11]
	config->enable_async_edge_detection = false;
    4974:	7243      	strb	r3, [r0, #9]
}
    4976:	4770      	bx	lr

00004978 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
    4978:	b5f0      	push	{r4, r5, r6, r7, lr}
    497a:	b083      	sub	sp, #12
    497c:	0005      	movs	r5, r0
    497e:	000c      	movs	r4, r1
	/* Sanity check arguments */
	Assert(config);
	_extint_disable();
    4980:	4b1c      	ldr	r3, [pc, #112]	; (49f4 <extint_chan_set_config+0x7c>)
    4982:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    4984:	a901      	add	r1, sp, #4
    4986:	2300      	movs	r3, #0
    4988:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    498a:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));
#endif
	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
    498c:	7923      	ldrb	r3, [r4, #4]
    498e:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
    4990:	7a23      	ldrb	r3, [r4, #8]
    4992:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
    4994:	7820      	ldrb	r0, [r4, #0]
    4996:	4b18      	ldr	r3, [pc, #96]	; (49f8 <extint_chan_set_config+0x80>)
    4998:	4798      	blx	r3
		return NULL;
    499a:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
    499c:	2d1f      	cmp	r5, #31
    499e:	d800      	bhi.n	49a2 <extint_chan_set_config+0x2a>
		return eics[eic_index];
    49a0:	4916      	ldr	r1, [pc, #88]	; (49fc <extint_chan_set_config+0x84>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
    49a2:	2207      	movs	r2, #7
    49a4:	402a      	ands	r2, r5
    49a6:	0092      	lsls	r2, r2, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
    49a8:	7ae7      	ldrb	r7, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
    49aa:	7aa3      	ldrb	r3, [r4, #10]
    49ac:	2b00      	cmp	r3, #0
    49ae:	d001      	beq.n	49b4 <extint_chan_set_config+0x3c>
    49b0:	2308      	movs	r3, #8
    49b2:	431f      	orrs	r7, r3
    49b4:	08eb      	lsrs	r3, r5, #3
    49b6:	009b      	lsls	r3, r3, #2
    49b8:	18cb      	adds	r3, r1, r3
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    49ba:	69d8      	ldr	r0, [r3, #28]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    49bc:	260f      	movs	r6, #15
    49be:	4096      	lsls	r6, r2
		= (EIC_module->CONFIG[channel / 8].reg &
    49c0:	43b0      	bics	r0, r6
			(new_config << config_pos);
    49c2:	4097      	lsls	r7, r2
    49c4:	003a      	movs	r2, r7
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    49c6:	4302      	orrs	r2, r0
		= (EIC_module->CONFIG[channel / 8].reg &
    49c8:	61da      	str	r2, [r3, #28]
#if (SAML22) || (SAML21XXXB) || (SAMC20) || (SAMR30) || (SAMR34) || (SAMR35) || (WLR089)
	/* Config asynchronous edge detection */
	if (config->enable_async_edge_detection) {
    49ca:	7a63      	ldrb	r3, [r4, #9]
    49cc:	2b00      	cmp	r3, #0
    49ce:	d10b      	bne.n	49e8 <extint_chan_set_config+0x70>
		EIC_module->ASYNCH.reg |= (1UL << channel);
	} else {
		EIC_module->ASYNCH.reg &= (EIC_ASYNCH_MASK & (~(1UL << channel)));
    49d0:	698a      	ldr	r2, [r1, #24]
    49d2:	2301      	movs	r3, #1
    49d4:	40ab      	lsls	r3, r5
    49d6:	43db      	mvns	r3, r3
    49d8:	041b      	lsls	r3, r3, #16
    49da:	0c1b      	lsrs	r3, r3, #16
    49dc:	4013      	ands	r3, r2
    49de:	618b      	str	r3, [r1, #24]
		EIC_module->EIC_ASYNCH.reg |= (1UL << channel);
	} else {
		EIC_module->EIC_ASYNCH.reg &= (EIC_EIC_ASYNCH_MASK & (~(1UL << channel)));
	}
#endif
	_extint_enable();
    49e0:	4b07      	ldr	r3, [pc, #28]	; (4a00 <extint_chan_set_config+0x88>)
    49e2:	4798      	blx	r3
}
    49e4:	b003      	add	sp, #12
    49e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
		EIC_module->ASYNCH.reg |= (1UL << channel);
    49e8:	698a      	ldr	r2, [r1, #24]
    49ea:	2301      	movs	r3, #1
    49ec:	40ab      	lsls	r3, r5
    49ee:	4313      	orrs	r3, r2
    49f0:	618b      	str	r3, [r1, #24]
    49f2:	e7f5      	b.n	49e0 <extint_chan_set_config+0x68>
    49f4:	000048e5 	.word	0x000048e5
    49f8:	00006b61 	.word	0x00006b61
    49fc:	40002400 	.word	0x40002400
    4a00:	000048c5 	.word	0x000048c5

00004a04 <nvm_set_config>:
 *                        EEPROM and/or auxiliary space configuration from being
 *                        altered
 */
enum status_code nvm_set_config(
		const struct nvm_config *const config)
{
    4a04:	b510      	push	{r4, lr}
			MCLK->APBBMASK.reg |= mask;
    4a06:	4a1e      	ldr	r2, [pc, #120]	; (4a80 <nvm_set_config+0x7c>)
    4a08:	6993      	ldr	r3, [r2, #24]
    4a0a:	2104      	movs	r1, #4
    4a0c:	430b      	orrs	r3, r1
    4a0e:	6193      	str	r3, [r2, #24]
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, PM_APBBMASK_NVMCTRL);
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    4a10:	4b1c      	ldr	r3, [pc, #112]	; (4a84 <nvm_set_config+0x80>)
    4a12:	2220      	movs	r2, #32
    4a14:	32ff      	adds	r2, #255	; 0xff
    4a16:	831a      	strh	r2, [r3, #24]
static inline bool nvm_is_ready(void)
{
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	return nvm_module->INTFLAG.reg & NVMCTRL_INTFLAG_READY;
    4a18:	7d1a      	ldrb	r2, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    4a1a:	2305      	movs	r3, #5
	if (!nvm_is_ready()) {
    4a1c:	07d2      	lsls	r2, r2, #31
    4a1e:	d401      	bmi.n	4a24 <nvm_set_config+0x20>
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
		return STATUS_ERR_IO;
	}

	return STATUS_OK;
}
    4a20:	0018      	movs	r0, r3
    4a22:	bd10      	pop	{r4, pc}
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
    4a24:	7803      	ldrb	r3, [r0, #0]
    4a26:	021b      	lsls	r3, r3, #8
    4a28:	22c0      	movs	r2, #192	; 0xc0
    4a2a:	0092      	lsls	r2, r2, #2
    4a2c:	4013      	ands	r3, r2
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
    4a2e:	7841      	ldrb	r1, [r0, #1]
    4a30:	01c9      	lsls	r1, r1, #7
    4a32:	22ff      	movs	r2, #255	; 0xff
    4a34:	400a      	ands	r2, r1
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
    4a36:	4313      	orrs	r3, r2
			NVMCTRL_CTRLB_RWS(config->wait_states) |
    4a38:	7881      	ldrb	r1, [r0, #2]
    4a3a:	0049      	lsls	r1, r1, #1
    4a3c:	221e      	movs	r2, #30
    4a3e:	400a      	ands	r2, r1
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
    4a40:	4313      	orrs	r3, r2
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    4a42:	78c2      	ldrb	r2, [r0, #3]
    4a44:	0492      	lsls	r2, r2, #18
    4a46:	2180      	movs	r1, #128	; 0x80
    4a48:	02c9      	lsls	r1, r1, #11
    4a4a:	400a      	ands	r2, r1
			NVMCTRL_CTRLB_RWS(config->wait_states) |
    4a4c:	4313      	orrs	r3, r2
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
    4a4e:	7902      	ldrb	r2, [r0, #4]
    4a50:	0412      	lsls	r2, r2, #16
    4a52:	21c0      	movs	r1, #192	; 0xc0
    4a54:	0289      	lsls	r1, r1, #10
    4a56:	400a      	ands	r2, r1
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    4a58:	4313      	orrs	r3, r2
	nvm_module->CTRLB.reg =
    4a5a:	4a0a      	ldr	r2, [pc, #40]	; (4a84 <nvm_set_config+0x80>)
    4a5c:	6053      	str	r3, [r2, #4]
	_nvm_dev.page_size         = (8 << nvm_module->PARAM.bit.PSZ);
    4a5e:	6893      	ldr	r3, [r2, #8]
    4a60:	035b      	lsls	r3, r3, #13
    4a62:	0f5b      	lsrs	r3, r3, #29
    4a64:	4908      	ldr	r1, [pc, #32]	; (4a88 <nvm_set_config+0x84>)
    4a66:	2408      	movs	r4, #8
    4a68:	409c      	lsls	r4, r3
    4a6a:	800c      	strh	r4, [r1, #0]
	_nvm_dev.number_of_pages   = nvm_module->PARAM.bit.NVMP;
    4a6c:	6893      	ldr	r3, [r2, #8]
    4a6e:	804b      	strh	r3, [r1, #2]
	_nvm_dev.manual_page_write = config->manual_page_write;
    4a70:	7843      	ldrb	r3, [r0, #1]
    4a72:	710b      	strb	r3, [r1, #4]
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    4a74:	8b13      	ldrh	r3, [r2, #24]
    4a76:	05db      	lsls	r3, r3, #23
	return STATUS_OK;
    4a78:	0fdb      	lsrs	r3, r3, #31
    4a7a:	011b      	lsls	r3, r3, #4
    4a7c:	e7d0      	b.n	4a20 <nvm_set_config+0x1c>
    4a7e:	46c0      	nop			; (mov r8, r8)
    4a80:	40000400 	.word	0x40000400
    4a84:	41004000 	.word	0x41004000
    4a88:	200000bc 	.word	0x200000bc

00004a8c <nvm_execute_command>:
 */
enum status_code nvm_execute_command(
		const enum nvm_command command,
		const uint32_t address,
		const uint32_t parameter)
{
    4a8c:	b530      	push	{r4, r5, lr}
    4a8e:	0004      	movs	r4, r0
	uint32_t ctrlb_bak;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
    4a90:	4a25      	ldr	r2, [pc, #148]	; (4b28 <nvm_execute_command+0x9c>)
    4a92:	8810      	ldrh	r0, [r2, #0]
    4a94:	8853      	ldrh	r3, [r2, #2]
    4a96:	4343      	muls	r3, r0
    4a98:	428b      	cmp	r3, r1
    4a9a:	d20b      	bcs.n	4ab4 <nvm_execute_command+0x28>
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
    4a9c:	2280      	movs	r2, #128	; 0x80
    4a9e:	0192      	lsls	r2, r2, #6
    4aa0:	4b22      	ldr	r3, [pc, #136]	; (4b2c <nvm_execute_command+0xa0>)
    4aa2:	18cb      	adds	r3, r1, r3
    4aa4:	4293      	cmp	r3, r2
    4aa6:	d905      	bls.n	4ab4 <nvm_execute_command+0x28>
#ifdef FEATURE_NVM_RWWEE
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    4aa8:	4a21      	ldr	r2, [pc, #132]	; (4b30 <nvm_execute_command+0xa4>)
			|| address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    4aaa:	2018      	movs	r0, #24
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    4aac:	4b21      	ldr	r3, [pc, #132]	; (4b34 <nvm_execute_command+0xa8>)
    4aae:	18cb      	adds	r3, r1, r3
    4ab0:	4293      	cmp	r3, r2
    4ab2:	d80e      	bhi.n	4ad2 <nvm_execute_command+0x46>

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
    4ab4:	4b20      	ldr	r3, [pc, #128]	; (4b38 <nvm_execute_command+0xac>)
    4ab6:	685d      	ldr	r5, [r3, #4]
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2))))
							| NVMCTRL_CTRLB_CACHEDIS(0x1));
#else
	nvm_module->CTRLB.reg = ctrlb_bak | NVMCTRL_CTRLB_CACHEDIS;
    4ab8:	2280      	movs	r2, #128	; 0x80
    4aba:	02d2      	lsls	r2, r2, #11
    4abc:	432a      	orrs	r2, r5
    4abe:	605a      	str	r2, [r3, #4]
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    4ac0:	2220      	movs	r2, #32
    4ac2:	32ff      	adds	r2, #255	; 0xff
    4ac4:	831a      	strh	r2, [r3, #24]
    4ac6:	7d1b      	ldrb	r3, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    4ac8:	07db      	lsls	r3, r3, #31
    4aca:	d403      	bmi.n	4ad4 <nvm_execute_command+0x48>
		/* Restore the setting */
		nvm_module->CTRLB.reg = ctrlb_bak;
    4acc:	4b1a      	ldr	r3, [pc, #104]	; (4b38 <nvm_execute_command+0xac>)
    4ace:	605d      	str	r5, [r3, #4]
		return STATUS_BUSY;
    4ad0:	2005      	movs	r0, #5

	/* Restore the setting */
	nvm_module->CTRLB.reg = ctrlb_bak;

	return STATUS_OK;
}
    4ad2:	bd30      	pop	{r4, r5, pc}
	switch (command) {
    4ad4:	2c45      	cmp	r4, #69	; 0x45
    4ad6:	d822      	bhi.n	4b1e <nvm_execute_command+0x92>
    4ad8:	00a3      	lsls	r3, r4, #2
    4ada:	4a18      	ldr	r2, [pc, #96]	; (4b3c <nvm_execute_command+0xb0>)
    4adc:	58d3      	ldr	r3, [r2, r3]
    4ade:	469f      	mov	pc, r3
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    4ae0:	4b15      	ldr	r3, [pc, #84]	; (4b38 <nvm_execute_command+0xac>)
    4ae2:	8b1b      	ldrh	r3, [r3, #24]
    4ae4:	05db      	lsls	r3, r3, #23
    4ae6:	d503      	bpl.n	4af0 <nvm_execute_command+0x64>
				nvm_module->CTRLB.reg = ctrlb_bak;
    4ae8:	4b13      	ldr	r3, [pc, #76]	; (4b38 <nvm_execute_command+0xac>)
    4aea:	605d      	str	r5, [r3, #4]
				return STATUS_ERR_IO;
    4aec:	2010      	movs	r0, #16
    4aee:	e7f0      	b.n	4ad2 <nvm_execute_command+0x46>
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    4af0:	0889      	lsrs	r1, r1, #2
    4af2:	0049      	lsls	r1, r1, #1
    4af4:	4b10      	ldr	r3, [pc, #64]	; (4b38 <nvm_execute_command+0xac>)
    4af6:	61d9      	str	r1, [r3, #28]
			break;
    4af8:	e003      	b.n	4b02 <nvm_execute_command+0x76>
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    4afa:	0889      	lsrs	r1, r1, #2
    4afc:	0049      	lsls	r1, r1, #1
    4afe:	4b0e      	ldr	r3, [pc, #56]	; (4b38 <nvm_execute_command+0xac>)
    4b00:	61d9      	str	r1, [r3, #28]
	nvm_module->CTRLA.reg = command | NVMCTRL_CTRLA_CMDEX_KEY;
    4b02:	20a5      	movs	r0, #165	; 0xa5
    4b04:	0200      	lsls	r0, r0, #8
    4b06:	4304      	orrs	r4, r0
    4b08:	4b0b      	ldr	r3, [pc, #44]	; (4b38 <nvm_execute_command+0xac>)
    4b0a:	801c      	strh	r4, [r3, #0]
    4b0c:	0019      	movs	r1, r3
	while (!nvm_is_ready()) {
    4b0e:	2201      	movs	r2, #1
    4b10:	7d0b      	ldrb	r3, [r1, #20]
    4b12:	4213      	tst	r3, r2
    4b14:	d0fc      	beq.n	4b10 <nvm_execute_command+0x84>
	nvm_module->CTRLB.reg = ctrlb_bak;
    4b16:	4b08      	ldr	r3, [pc, #32]	; (4b38 <nvm_execute_command+0xac>)
    4b18:	605d      	str	r5, [r3, #4]
	return STATUS_OK;
    4b1a:	2000      	movs	r0, #0
    4b1c:	e7d9      	b.n	4ad2 <nvm_execute_command+0x46>
			nvm_module->CTRLB.reg = ctrlb_bak;
    4b1e:	4b06      	ldr	r3, [pc, #24]	; (4b38 <nvm_execute_command+0xac>)
    4b20:	605d      	str	r5, [r3, #4]
			return STATUS_ERR_INVALID_ARG;
    4b22:	2017      	movs	r0, #23
    4b24:	e7d5      	b.n	4ad2 <nvm_execute_command+0x46>
    4b26:	46c0      	nop			; (mov r8, r8)
    4b28:	200000bc 	.word	0x200000bc
    4b2c:	ff7fc000 	.word	0xff7fc000
    4b30:	00001fff 	.word	0x00001fff
    4b34:	ffc00000 	.word	0xffc00000
    4b38:	41004000 	.word	0x41004000
    4b3c:	00017b0c 	.word	0x00017b0c

00004b40 <nvm_write_buffer>:
 */
enum status_code nvm_write_buffer(
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
    4b40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    4b42:	4b2f      	ldr	r3, [pc, #188]	; (4c00 <nvm_write_buffer+0xc0>)
    4b44:	881c      	ldrh	r4, [r3, #0]
    4b46:	885b      	ldrh	r3, [r3, #2]
    4b48:	4363      	muls	r3, r4
	if (destination_address >
    4b4a:	4283      	cmp	r3, r0
    4b4c:	d207      	bcs.n	4b5e <nvm_write_buffer+0x1e>
#ifdef FEATURE_NVM_RWWEE
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    4b4e:	4e2d      	ldr	r6, [pc, #180]	; (4c04 <nvm_write_buffer+0xc4>)
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    4b50:	2518      	movs	r5, #24
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    4b52:	4b2d      	ldr	r3, [pc, #180]	; (4c08 <nvm_write_buffer+0xc8>)
    4b54:	18c3      	adds	r3, r0, r3
    4b56:	42b3      	cmp	r3, r6
    4b58:	d806      	bhi.n	4b68 <nvm_write_buffer+0x28>
		}
		is_rww_eeprom = true;
    4b5a:	2601      	movs	r6, #1
    4b5c:	e000      	b.n	4b60 <nvm_write_buffer+0x20>
	bool is_rww_eeprom = false;
    4b5e:	2600      	movs	r6, #0
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the write address not aligned to the start of a page */
	if (destination_address & (_nvm_dev.page_size - 1)) {
    4b60:	1e63      	subs	r3, r4, #1
		return STATUS_ERR_BAD_ADDRESS;
    4b62:	2518      	movs	r5, #24
	if (destination_address & (_nvm_dev.page_size - 1)) {
    4b64:	4218      	tst	r0, r3
    4b66:	d001      	beq.n	4b6c <nvm_write_buffer+0x2c>
				destination_address, 0);
#endif
	}

	return STATUS_OK;
}
    4b68:	0028      	movs	r0, r5
    4b6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return STATUS_ERR_INVALID_ARG;
    4b6c:	3d01      	subs	r5, #1
	if (length > _nvm_dev.page_size) {
    4b6e:	4294      	cmp	r4, r2
    4b70:	d3fa      	bcc.n	4b68 <nvm_write_buffer+0x28>
    4b72:	4b26      	ldr	r3, [pc, #152]	; (4c0c <nvm_write_buffer+0xcc>)
    4b74:	7d1b      	ldrb	r3, [r3, #20]
		return STATUS_BUSY;
    4b76:	3d12      	subs	r5, #18
	if (!nvm_is_ready()) {
    4b78:	07db      	lsls	r3, r3, #31
    4b7a:	d5f5      	bpl.n	4b68 <nvm_write_buffer+0x28>
	nvm_module->CTRLA.reg = NVM_COMMAND_PAGE_BUFFER_CLEAR | NVMCTRL_CTRLA_CMDEX_KEY;
    4b7c:	4c24      	ldr	r4, [pc, #144]	; (4c10 <nvm_write_buffer+0xd0>)
    4b7e:	4b23      	ldr	r3, [pc, #140]	; (4c0c <nvm_write_buffer+0xcc>)
    4b80:	801c      	strh	r4, [r3, #0]
    4b82:	001d      	movs	r5, r3
	while (!nvm_is_ready()) {
    4b84:	2401      	movs	r4, #1
    4b86:	7d2b      	ldrb	r3, [r5, #20]
    4b88:	4223      	tst	r3, r4
    4b8a:	d0fc      	beq.n	4b86 <nvm_write_buffer+0x46>
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    4b8c:	2420      	movs	r4, #32
    4b8e:	34ff      	adds	r4, #255	; 0xff
    4b90:	4b1e      	ldr	r3, [pc, #120]	; (4c0c <nvm_write_buffer+0xcc>)
    4b92:	831c      	strh	r4, [r3, #24]
	for (uint16_t i = 0; i < length; i += 2) {
    4b94:	2a00      	cmp	r2, #0
    4b96:	d02c      	beq.n	4bf2 <nvm_write_buffer+0xb2>
    4b98:	2301      	movs	r3, #1
    4b9a:	0005      	movs	r5, r0
    4b9c:	439d      	bics	r5, r3
    4b9e:	2300      	movs	r3, #0
		if (i < (length - 1)) {
    4ba0:	1e54      	subs	r4, r2, #1
    4ba2:	46a4      	mov	ip, r4
    4ba4:	e009      	b.n	4bba <nvm_write_buffer+0x7a>
			data |= (buffer[i + 1] << 8);
    4ba6:	18cf      	adds	r7, r1, r3
    4ba8:	787f      	ldrb	r7, [r7, #1]
    4baa:	023f      	lsls	r7, r7, #8
    4bac:	433c      	orrs	r4, r7
		NVM_MEMORY[nvm_address++] = data;
    4bae:	802c      	strh	r4, [r5, #0]
	for (uint16_t i = 0; i < length; i += 2) {
    4bb0:	3302      	adds	r3, #2
    4bb2:	b29b      	uxth	r3, r3
    4bb4:	3502      	adds	r5, #2
    4bb6:	429a      	cmp	r2, r3
    4bb8:	d904      	bls.n	4bc4 <nvm_write_buffer+0x84>
		data = buffer[i];
    4bba:	5ccc      	ldrb	r4, [r1, r3]
		if (i < (length - 1)) {
    4bbc:	4563      	cmp	r3, ip
    4bbe:	dbf2      	blt.n	4ba6 <nvm_write_buffer+0x66>
		data = buffer[i];
    4bc0:	b2a4      	uxth	r4, r4
    4bc2:	e7f4      	b.n	4bae <nvm_write_buffer+0x6e>
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    4bc4:	4b0e      	ldr	r3, [pc, #56]	; (4c00 <nvm_write_buffer+0xc0>)
    4bc6:	791b      	ldrb	r3, [r3, #4]
	return STATUS_OK;
    4bc8:	2500      	movs	r5, #0
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    4bca:	2b00      	cmp	r3, #0
    4bcc:	d1cc      	bne.n	4b68 <nvm_write_buffer+0x28>
    4bce:	2a3f      	cmp	r2, #63	; 0x3f
    4bd0:	d8ca      	bhi.n	4b68 <nvm_write_buffer+0x28>
				(nvm_execute_command(NVM_COMMAND_RWWEE_WRITE_PAGE,destination_address, 0)):
    4bd2:	2e00      	cmp	r6, #0
    4bd4:	d106      	bne.n	4be4 <nvm_write_buffer+0xa4>
    4bd6:	2200      	movs	r2, #0
    4bd8:	0001      	movs	r1, r0
    4bda:	2004      	movs	r0, #4
    4bdc:	4b0d      	ldr	r3, [pc, #52]	; (4c14 <nvm_write_buffer+0xd4>)
    4bde:	4798      	blx	r3
    4be0:	0005      	movs	r5, r0
    4be2:	e7c1      	b.n	4b68 <nvm_write_buffer+0x28>
    4be4:	2200      	movs	r2, #0
    4be6:	0001      	movs	r1, r0
    4be8:	201c      	movs	r0, #28
    4bea:	4b0a      	ldr	r3, [pc, #40]	; (4c14 <nvm_write_buffer+0xd4>)
    4bec:	4798      	blx	r3
    4bee:	0005      	movs	r5, r0
    4bf0:	e7ba      	b.n	4b68 <nvm_write_buffer+0x28>
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    4bf2:	4b03      	ldr	r3, [pc, #12]	; (4c00 <nvm_write_buffer+0xc0>)
    4bf4:	791b      	ldrb	r3, [r3, #4]
	return STATUS_OK;
    4bf6:	2500      	movs	r5, #0
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    4bf8:	2b00      	cmp	r3, #0
    4bfa:	d0ea      	beq.n	4bd2 <nvm_write_buffer+0x92>
    4bfc:	e7b4      	b.n	4b68 <nvm_write_buffer+0x28>
    4bfe:	46c0      	nop			; (mov r8, r8)
    4c00:	200000bc 	.word	0x200000bc
    4c04:	00001fff 	.word	0x00001fff
    4c08:	ffc00000 	.word	0xffc00000
    4c0c:	41004000 	.word	0x41004000
    4c10:	ffffa544 	.word	0xffffa544
    4c14:	00004a8d 	.word	0x00004a8d

00004c18 <nvm_erase_row>:
 *                                 not aligned to the start of a row
 * \retval STATUS_ABORTED          NVM erased error
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
    4c18:	b510      	push	{r4, lr}
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    4c1a:	4a1b      	ldr	r2, [pc, #108]	; (4c88 <nvm_erase_row+0x70>)
    4c1c:	8813      	ldrh	r3, [r2, #0]
    4c1e:	8852      	ldrh	r2, [r2, #2]
    4c20:	435a      	muls	r2, r3
	if (row_address >
    4c22:	4282      	cmp	r2, r0
    4c24:	d207      	bcs.n	4c36 <nvm_erase_row+0x1e>
#ifdef FEATURE_NVM_RWWEE
		if (row_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    4c26:	4c19      	ldr	r4, [pc, #100]	; (4c8c <nvm_erase_row+0x74>)
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    4c28:	2218      	movs	r2, #24
		if (row_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    4c2a:	4919      	ldr	r1, [pc, #100]	; (4c90 <nvm_erase_row+0x78>)
    4c2c:	1841      	adds	r1, r0, r1
    4c2e:	42a1      	cmp	r1, r4
    4c30:	d807      	bhi.n	4c42 <nvm_erase_row+0x2a>
		}
		is_rww_eeprom = true;
    4c32:	2101      	movs	r1, #1
    4c34:	e000      	b.n	4c38 <nvm_erase_row+0x20>
		bool is_rww_eeprom = false;
    4c36:	2100      	movs	r1, #0
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    4c38:	009b      	lsls	r3, r3, #2
    4c3a:	3b01      	subs	r3, #1
		return STATUS_ERR_BAD_ADDRESS;
    4c3c:	2218      	movs	r2, #24
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    4c3e:	4218      	tst	r0, r3
    4c40:	d001      	beq.n	4c46 <nvm_erase_row+0x2e>
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
		return STATUS_ABORTED;
	}

	return STATUS_OK;
}
    4c42:	0010      	movs	r0, r2
    4c44:	bd10      	pop	{r4, pc}
    4c46:	4b13      	ldr	r3, [pc, #76]	; (4c94 <nvm_erase_row+0x7c>)
    4c48:	7d1b      	ldrb	r3, [r3, #20]
		return STATUS_BUSY;
    4c4a:	3a13      	subs	r2, #19
	if (!nvm_is_ready()) {
    4c4c:	07db      	lsls	r3, r3, #31
    4c4e:	d5f8      	bpl.n	4c42 <nvm_erase_row+0x2a>
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    4c50:	4b10      	ldr	r3, [pc, #64]	; (4c94 <nvm_erase_row+0x7c>)
    4c52:	2220      	movs	r2, #32
    4c54:	32ff      	adds	r2, #255	; 0xff
    4c56:	831a      	strh	r2, [r3, #24]
	nvm_module->ADDR.reg  = (uintptr_t)&NVM_MEMORY[row_address / 4];
    4c58:	0880      	lsrs	r0, r0, #2
    4c5a:	0040      	lsls	r0, r0, #1
    4c5c:	61d8      	str	r0, [r3, #28]
	nvm_module->CTRLA.reg = ((is_rww_eeprom) ?
    4c5e:	2900      	cmp	r1, #0
    4c60:	d10f      	bne.n	4c82 <nvm_erase_row+0x6a>
    4c62:	4a0d      	ldr	r2, [pc, #52]	; (4c98 <nvm_erase_row+0x80>)
    4c64:	4b0b      	ldr	r3, [pc, #44]	; (4c94 <nvm_erase_row+0x7c>)
    4c66:	801a      	strh	r2, [r3, #0]
    4c68:	0019      	movs	r1, r3
	while (!nvm_is_ready()) {
    4c6a:	2201      	movs	r2, #1
    4c6c:	7d0b      	ldrb	r3, [r1, #20]
    4c6e:	4213      	tst	r3, r2
    4c70:	d0fc      	beq.n	4c6c <nvm_erase_row+0x54>
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
    4c72:	4b08      	ldr	r3, [pc, #32]	; (4c94 <nvm_erase_row+0x7c>)
    4c74:	8b1a      	ldrh	r2, [r3, #24]
    4c76:	201c      	movs	r0, #28
    4c78:	4002      	ands	r2, r0
	return STATUS_OK;
    4c7a:	1e50      	subs	r0, r2, #1
    4c7c:	4182      	sbcs	r2, r0
    4c7e:	0092      	lsls	r2, r2, #2
    4c80:	e7df      	b.n	4c42 <nvm_erase_row+0x2a>
	nvm_module->CTRLA.reg = ((is_rww_eeprom) ?
    4c82:	4a06      	ldr	r2, [pc, #24]	; (4c9c <nvm_erase_row+0x84>)
    4c84:	e7ee      	b.n	4c64 <nvm_erase_row+0x4c>
    4c86:	46c0      	nop			; (mov r8, r8)
    4c88:	200000bc 	.word	0x200000bc
    4c8c:	00001fff 	.word	0x00001fff
    4c90:	ffc00000 	.word	0xffc00000
    4c94:	41004000 	.word	0x41004000
    4c98:	0000a502 	.word	0x0000a502
    4c9c:	0000a51a 	.word	0x0000a51a

00004ca0 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    4ca0:	b500      	push	{lr}
    4ca2:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
    4ca4:	ab01      	add	r3, sp, #4
    4ca6:	2280      	movs	r2, #128	; 0x80
    4ca8:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    4caa:	780a      	ldrb	r2, [r1, #0]
    4cac:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    4cae:	784a      	ldrb	r2, [r1, #1]
    4cb0:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    4cb2:	788a      	ldrb	r2, [r1, #2]
    4cb4:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    4cb6:	0019      	movs	r1, r3
    4cb8:	4b01      	ldr	r3, [pc, #4]	; (4cc0 <port_pin_set_config+0x20>)
    4cba:	4798      	blx	r3
}
    4cbc:	b003      	add	sp, #12
    4cbe:	bd00      	pop	{pc}
    4cc0:	00006b61 	.word	0x00006b61

00004cc4 <rtc_count_is_syncing>:
{
 	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    4cc4:	6803      	ldr	r3, [r0, #0]

	if (rtc_module->MODE0.SYNCBUSY.reg) {
    4cc6:	6918      	ldr	r0, [r3, #16]
    4cc8:	1e43      	subs	r3, r0, #1
    4cca:	4198      	sbcs	r0, r3
    4ccc:	b2c0      	uxtb	r0, r0
		return true;
	}

	return false;
}
    4cce:	4770      	bx	lr

00004cd0 <rtc_count_get_count>:
 * Returns the current count value.
 *
 * \return The current counter value as a 32-bit unsigned integer.
 */
uint32_t rtc_count_get_count(struct rtc_module *const module)
{
    4cd0:	b570      	push	{r4, r5, r6, lr}
    4cd2:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    4cd4:	6806      	ldr	r6, [r0, #0]

	/* Initialize return value. */
	uint32_t ret_val;

	while (rtc_count_is_syncing(module)) {
    4cd6:	4d08      	ldr	r5, [pc, #32]	; (4cf8 <rtc_count_get_count+0x28>)
    4cd8:	0020      	movs	r0, r4
    4cda:	47a8      	blx	r5
    4cdc:	2800      	cmp	r0, #0
    4cde:	d1fb      	bne.n	4cd8 <rtc_count_get_count+0x8>
		/* Wait for synchronization */
	}

	/* Read value based on mode. */
	switch (module->mode) {
    4ce0:	7923      	ldrb	r3, [r4, #4]
    4ce2:	2b00      	cmp	r3, #0
    4ce4:	d004      	beq.n	4cf0 <rtc_count_get_count+0x20>
			break;

		default:
			Assert(false);
			/* Counter not initialized. Assume counter value 0.*/
			ret_val = 0;
    4ce6:	2000      	movs	r0, #0
	switch (module->mode) {
    4ce8:	2b01      	cmp	r3, #1
    4cea:	d100      	bne.n	4cee <rtc_count_get_count+0x1e>
			ret_val = rtc_module->MODE0.COUNT.reg;
    4cec:	69b0      	ldr	r0, [r6, #24]
			break;
	}

	return ret_val;
}
    4cee:	bd70      	pop	{r4, r5, r6, pc}
			ret_val = (uint32_t)rtc_module->MODE1.COUNT.reg;
    4cf0:	8b30      	ldrh	r0, [r6, #24]
    4cf2:	b280      	uxth	r0, r0
			break;
    4cf4:	e7fb      	b.n	4cee <rtc_count_get_count+0x1e>
    4cf6:	46c0      	nop			; (mov r8, r8)
    4cf8:	00004cc5 	.word	0x00004cc5

00004cfc <rtc_count_disable_callback>:
 * \param[in]     callback_type Callback type to disable
 */
void rtc_count_disable_callback(
		struct rtc_module *const module,
		enum rtc_count_callback callback_type)
{
    4cfc:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    4cfe:	6802      	ldr	r2, [r0, #0]

	/* Disable interrupt */
	if (callback_type == RTC_COUNT_CALLBACK_OVERFLOW) {
    4d00:	290a      	cmp	r1, #10
    4d02:	d010      	beq.n	4d26 <rtc_count_disable_callback+0x2a>
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE0_INTFLAG_OVF;
#ifdef FEATURE_RTC_TAMPER_DETECTION
	} else if (callback_type == RTC_COUNT_CALLBACK_TAMPER) {
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE0_INTFLAG_TAMPER;
#endif
	} else if(callback_type >= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_0
    4d04:	2907      	cmp	r1, #7
    4d06:	d911      	bls.n	4d2c <rtc_count_disable_callback+0x30>
			&& callback_type <= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_7){
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE1_INTFLAG_PER(1 << callback_type);;
	}else {
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE1_INTFLAG_CMP(1 << (callback_type - RTC_PER_NUM));
    4d08:	2380      	movs	r3, #128	; 0x80
    4d0a:	005b      	lsls	r3, r3, #1
    4d0c:	000c      	movs	r4, r1
    4d0e:	3c08      	subs	r4, #8
    4d10:	40a3      	lsls	r3, r4
    4d12:	24c0      	movs	r4, #192	; 0xc0
    4d14:	00a4      	lsls	r4, r4, #2
    4d16:	4023      	ands	r3, r4
    4d18:	8113      	strh	r3, [r2, #8]
	}

	/* Mark callback as disabled. */
	module->enabled_callback &= ~(1 << callback_type);
    4d1a:	8ec3      	ldrh	r3, [r0, #54]	; 0x36
    4d1c:	2201      	movs	r2, #1
    4d1e:	408a      	lsls	r2, r1
    4d20:	4393      	bics	r3, r2
    4d22:	86c3      	strh	r3, [r0, #54]	; 0x36
}
    4d24:	bd10      	pop	{r4, pc}
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE0_INTFLAG_OVF;
    4d26:	4b04      	ldr	r3, [pc, #16]	; (4d38 <rtc_count_disable_callback+0x3c>)
    4d28:	8113      	strh	r3, [r2, #8]
    4d2a:	e7f6      	b.n	4d1a <rtc_count_disable_callback+0x1e>
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE1_INTFLAG_PER(1 << callback_type);;
    4d2c:	2401      	movs	r4, #1
    4d2e:	408c      	lsls	r4, r1
    4d30:	23ff      	movs	r3, #255	; 0xff
    4d32:	4023      	ands	r3, r4
    4d34:	8113      	strh	r3, [r2, #8]
    4d36:	e7f0      	b.n	4d1a <rtc_count_disable_callback+0x1e>
    4d38:	ffff8000 	.word	0xffff8000

00004d3c <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
    4d3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4d3e:	46de      	mov	lr, fp
    4d40:	4657      	mov	r7, sl
    4d42:	464e      	mov	r6, r9
    4d44:	4645      	mov	r5, r8
    4d46:	b5e0      	push	{r5, r6, r7, lr}
	struct rtc_module *module = _rtc_instance[instance_index];
    4d48:	4b2b      	ldr	r3, [pc, #172]	; (4df8 <RTC_Handler+0xbc>)
    4d4a:	681b      	ldr	r3, [r3, #0]
    4d4c:	469a      	mov	sl, r3
	Rtc *const rtc_module = module->hw;
    4d4e:	681e      	ldr	r6, [r3, #0]
	uint16_t callback_mask = module->enabled_callback;
    4d50:	8edb      	ldrh	r3, [r3, #54]	; 0x36
	callback_mask &= module->registered_callback;
    4d52:	4652      	mov	r2, sl
    4d54:	8e92      	ldrh	r2, [r2, #52]	; 0x34
    4d56:	401a      	ands	r2, r3
    4d58:	4690      	mov	r8, r2
	uint16_t interrupt_status = rtc_module->MODE0.INTFLAG.reg;
    4d5a:	89b2      	ldrh	r2, [r6, #12]
	interrupt_status &= rtc_module->MODE0.INTENSET.reg;
    4d5c:	8973      	ldrh	r3, [r6, #10]
    4d5e:	4013      	ands	r3, r2
	if (interrupt_status & RTC_MODE0_INTFLAG_OVF) {
    4d60:	b21a      	sxth	r2, r3
    4d62:	2a00      	cmp	r2, #0
    4d64:	db08      	blt.n	4d78 <RTC_Handler+0x3c>
    4d66:	27ff      	movs	r7, #255	; 0xff
    4d68:	401f      	ands	r7, r3
	} else if (interrupt_status & RTC_MODE1_INTFLAG_PER(0xff)) {
    4d6a:	d02a      	beq.n	4dc2 <RTC_Handler+0x86>
    4d6c:	2400      	movs	r4, #0
			if ((interrupt_status & RTC_MODE1_INTFLAG_PER(1 << i))
    4d6e:	2301      	movs	r3, #1
    4d70:	4699      	mov	r9, r3
			rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_PER(1<<i);
    4d72:	33fe      	adds	r3, #254	; 0xfe
    4d74:	469b      	mov	fp, r3
    4d76:	e014      	b.n	4da2 <RTC_Handler+0x66>
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_OVERFLOW)) {
    4d78:	4643      	mov	r3, r8
    4d7a:	055b      	lsls	r3, r3, #21
    4d7c:	d407      	bmi.n	4d8e <RTC_Handler+0x52>
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_OVF;
    4d7e:	4b1f      	ldr	r3, [pc, #124]	; (4dfc <RTC_Handler+0xc0>)
    4d80:	81b3      	strh	r3, [r6, #12]
	_rtc_interrupt_handler(0);
}
    4d82:	bc3c      	pop	{r2, r3, r4, r5}
    4d84:	4690      	mov	r8, r2
    4d86:	4699      	mov	r9, r3
    4d88:	46a2      	mov	sl, r4
    4d8a:	46ab      	mov	fp, r5
    4d8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			module->callbacks[RTC_COUNT_CALLBACK_OVERFLOW]();
    4d8e:	4653      	mov	r3, sl
    4d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    4d92:	4798      	blx	r3
    4d94:	e7f3      	b.n	4d7e <RTC_Handler+0x42>
			rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_PER(1<<i);
    4d96:	465b      	mov	r3, fp
    4d98:	401d      	ands	r5, r3
    4d9a:	81b5      	strh	r5, [r6, #12]
    4d9c:	3401      	adds	r4, #1
		for ( i = 0;i < RTC_PER_NUM;i++) {
    4d9e:	2c08      	cmp	r4, #8
    4da0:	d0ef      	beq.n	4d82 <RTC_Handler+0x46>
			if ((interrupt_status & RTC_MODE1_INTFLAG_PER(1 << i))
    4da2:	0023      	movs	r3, r4
    4da4:	464d      	mov	r5, r9
    4da6:	40a5      	lsls	r5, r4
    4da8:	422f      	tst	r7, r5
    4daa:	d0f4      	beq.n	4d96 <RTC_Handler+0x5a>
			  && (callback_mask & (1 << i))) {
    4dac:	4642      	mov	r2, r8
    4dae:	4122      	asrs	r2, r4
    4db0:	4649      	mov	r1, r9
    4db2:	4211      	tst	r1, r2
    4db4:	d0ef      	beq.n	4d96 <RTC_Handler+0x5a>
				module->callbacks[i]();
    4db6:	3302      	adds	r3, #2
    4db8:	009b      	lsls	r3, r3, #2
    4dba:	4652      	mov	r2, sl
    4dbc:	589b      	ldr	r3, [r3, r2]
    4dbe:	4798      	blx	r3
    4dc0:	e7e9      	b.n	4d96 <RTC_Handler+0x5a>
	}else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 0)) {
    4dc2:	05da      	lsls	r2, r3, #23
    4dc4:	d50a      	bpl.n	4ddc <RTC_Handler+0xa0>
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_0)) {
    4dc6:	4643      	mov	r3, r8
    4dc8:	05db      	lsls	r3, r3, #23
    4dca:	d403      	bmi.n	4dd4 <RTC_Handler+0x98>
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 0);
    4dcc:	2380      	movs	r3, #128	; 0x80
    4dce:	005b      	lsls	r3, r3, #1
    4dd0:	81b3      	strh	r3, [r6, #12]
    4dd2:	e7d6      	b.n	4d82 <RTC_Handler+0x46>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_0]();
    4dd4:	4653      	mov	r3, sl
    4dd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4dd8:	4798      	blx	r3
    4dda:	e7f7      	b.n	4dcc <RTC_Handler+0x90>
	} else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 1)) {
    4ddc:	059b      	lsls	r3, r3, #22
    4dde:	d5d0      	bpl.n	4d82 <RTC_Handler+0x46>
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_1)) {
    4de0:	4643      	mov	r3, r8
    4de2:	059b      	lsls	r3, r3, #22
    4de4:	d403      	bmi.n	4dee <RTC_Handler+0xb2>
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 1);
    4de6:	2380      	movs	r3, #128	; 0x80
    4de8:	009b      	lsls	r3, r3, #2
    4dea:	81b3      	strh	r3, [r6, #12]
}
    4dec:	e7c9      	b.n	4d82 <RTC_Handler+0x46>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_1]();
    4dee:	4653      	mov	r3, sl
    4df0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    4df2:	4798      	blx	r3
    4df4:	e7f7      	b.n	4de6 <RTC_Handler+0xaa>
    4df6:	46c0      	nop			; (mov r8, r8)
    4df8:	20001f28 	.word	0x20001f28
    4dfc:	ffff8000 	.word	0xffff8000

00004e00 <_i2c_master_wait_for_sync>:
{
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    4e00:	6801      	ldr	r1, [r0, #0]

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    4e02:	2207      	movs	r2, #7
    4e04:	69cb      	ldr	r3, [r1, #28]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
    4e06:	421a      	tst	r2, r3
    4e08:	d1fc      	bne.n	4e04 <_i2c_master_wait_for_sync+0x4>
		/* Wait for I2C module to sync. */
	}
}
    4e0a:	4770      	bx	lr

00004e0c <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
    4e0c:	b5f0      	push	{r4, r5, r6, r7, lr}
    4e0e:	46d6      	mov	lr, sl
    4e10:	464f      	mov	r7, r9
    4e12:	4646      	mov	r6, r8
    4e14:	b5c0      	push	{r6, r7, lr}
    4e16:	b08a      	sub	sp, #40	; 0x28
    4e18:	0007      	movs	r7, r0
    4e1a:	000e      	movs	r6, r1
    4e1c:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
    4e1e:	6039      	str	r1, [r7, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    4e20:	0008      	movs	r0, r1
    4e22:	4b9c      	ldr	r3, [pc, #624]	; (5094 <i2c_master_init+0x288>)
    4e24:	4798      	blx	r3

#if (SAML22) || (SAMC20)
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#elif (SAML21) || (SAMR30) || (SAMR34) || (SAMR35) || (WLR089)
	if (sercom_index == 5) {
    4e26:	2805      	cmp	r0, #5
    4e28:	d100      	bne.n	4e2c <i2c_master_init+0x20>
    4e2a:	e12b      	b.n	5084 <i2c_master_init+0x278>
		pm_index     = MCLK_APBDMASK_SERCOM5_Pos;
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    4e2c:	0005      	movs	r5, r0
    4e2e:	3512      	adds	r5, #18
			MCLK->APBCMASK.reg |= mask;
    4e30:	4a99      	ldr	r2, [pc, #612]	; (5098 <i2c_master_init+0x28c>)
    4e32:	69d1      	ldr	r1, [r2, #28]
	/* Turn on module in PM */
#if (SAML21) || (SAMR30) || (SAMR34) || (SAMR35) || (WLR089)
	if (sercom_index == 5) {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    4e34:	2301      	movs	r3, #1
    4e36:	4083      	lsls	r3, r0
    4e38:	430b      	orrs	r3, r1
    4e3a:	61d3      	str	r3, [r2, #28]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    4e3c:	a909      	add	r1, sp, #36	; 0x24
    4e3e:	7b23      	ldrb	r3, [r4, #12]
    4e40:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    4e42:	b2ed      	uxtb	r5, r5
    4e44:	0028      	movs	r0, r5
    4e46:	4b95      	ldr	r3, [pc, #596]	; (509c <i2c_master_init+0x290>)
    4e48:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    4e4a:	0028      	movs	r0, r5
    4e4c:	4b94      	ldr	r3, [pc, #592]	; (50a0 <i2c_master_init+0x294>)
    4e4e:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    4e50:	7b20      	ldrb	r0, [r4, #12]
    4e52:	2100      	movs	r1, #0
    4e54:	4b93      	ldr	r3, [pc, #588]	; (50a4 <i2c_master_init+0x298>)
    4e56:	4798      	blx	r3

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
    4e58:	6833      	ldr	r3, [r6, #0]
		return STATUS_ERR_DENIED;
    4e5a:	201c      	movs	r0, #28
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
    4e5c:	079b      	lsls	r3, r3, #30
    4e5e:	d505      	bpl.n	4e6c <i2c_master_init+0x60>
	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
}
    4e60:	b00a      	add	sp, #40	; 0x28
    4e62:	bc1c      	pop	{r2, r3, r4}
    4e64:	4690      	mov	r8, r2
    4e66:	4699      	mov	r9, r3
    4e68:	46a2      	mov	sl, r4
    4e6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
    4e6c:	6833      	ldr	r3, [r6, #0]
		return STATUS_BUSY;
    4e6e:	3817      	subs	r0, #23
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
    4e70:	07db      	lsls	r3, r3, #31
    4e72:	d4f5      	bmi.n	4e60 <i2c_master_init+0x54>
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
    4e74:	2314      	movs	r3, #20
    4e76:	6033      	str	r3, [r6, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    4e78:	683b      	ldr	r3, [r7, #0]
    4e7a:	4698      	mov	r8, r3
	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
    4e7c:	0018      	movs	r0, r3
    4e7e:	4b85      	ldr	r3, [pc, #532]	; (5094 <i2c_master_init+0x288>)
    4e80:	4798      	blx	r3
    4e82:	0005      	movs	r5, r0
    4e84:	2380      	movs	r3, #128	; 0x80
    4e86:	aa08      	add	r2, sp, #32
    4e88:	7013      	strb	r3, [r2, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    4e8a:	2300      	movs	r3, #0
    4e8c:	7053      	strb	r3, [r2, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    4e8e:	2201      	movs	r2, #1
    4e90:	a908      	add	r1, sp, #32
    4e92:	708a      	strb	r2, [r1, #2]
	config->powersave    = false;
    4e94:	70cb      	strb	r3, [r1, #3]
	uint32_t pad0 = config->pinmux_pad0;
    4e96:	69e0      	ldr	r0, [r4, #28]
	uint32_t pad1 = config->pinmux_pad1;
    4e98:	6a26      	ldr	r6, [r4, #32]
	if (pad0 == PINMUX_DEFAULT) {
    4e9a:	2800      	cmp	r0, #0
    4e9c:	d100      	bne.n	4ea0 <i2c_master_init+0x94>
    4e9e:	e0ae      	b.n	4ffe <i2c_master_init+0x1f2>
	pin_conf.mux_position = pad0 & 0xFFFF;
    4ea0:	ab08      	add	r3, sp, #32
    4ea2:	7018      	strb	r0, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    4ea4:	2302      	movs	r3, #2
    4ea6:	aa08      	add	r2, sp, #32
    4ea8:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
    4eaa:	0c00      	lsrs	r0, r0, #16
    4eac:	b2c0      	uxtb	r0, r0
    4eae:	0011      	movs	r1, r2
    4eb0:	4b7d      	ldr	r3, [pc, #500]	; (50a8 <i2c_master_init+0x29c>)
    4eb2:	4798      	blx	r3
	if (pad1 == PINMUX_DEFAULT) {
    4eb4:	2e00      	cmp	r6, #0
    4eb6:	d100      	bne.n	4eba <i2c_master_init+0xae>
    4eb8:	e0a6      	b.n	5008 <i2c_master_init+0x1fc>
	pin_conf.mux_position = pad1 & 0xFFFF;
    4eba:	ab08      	add	r3, sp, #32
    4ebc:	701e      	strb	r6, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    4ebe:	2302      	movs	r3, #2
    4ec0:	aa08      	add	r2, sp, #32
    4ec2:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
    4ec4:	0c36      	lsrs	r6, r6, #16
    4ec6:	b2f0      	uxtb	r0, r6
    4ec8:	0011      	movs	r1, r2
    4eca:	4b77      	ldr	r3, [pc, #476]	; (50a8 <i2c_master_init+0x29c>)
    4ecc:	4798      	blx	r3
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
    4ece:	8aa3      	ldrh	r3, [r4, #20]
    4ed0:	80fb      	strh	r3, [r7, #6]
	module->buffer_timeout = config->buffer_timeout;
    4ed2:	8ae3      	ldrh	r3, [r4, #22]
    4ed4:	813b      	strh	r3, [r7, #8]
	if (config->run_in_standby || system_is_debugger_present()) {
    4ed6:	7e23      	ldrb	r3, [r4, #24]
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
    4ed8:	2280      	movs	r2, #128	; 0x80
	if (config->run_in_standby || system_is_debugger_present()) {
    4eda:	2b00      	cmp	r3, #0
    4edc:	d104      	bne.n	4ee8 <i2c_master_init+0xdc>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    4ede:	4b73      	ldr	r3, [pc, #460]	; (50ac <i2c_master_init+0x2a0>)
    4ee0:	789b      	ldrb	r3, [r3, #2]
    4ee2:	079b      	lsls	r3, r3, #30
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
    4ee4:	0fdb      	lsrs	r3, r3, #31
    4ee6:	01da      	lsls	r2, r3, #7
	tmp_ctrla |= config->transfer_speed;
    4ee8:	68a1      	ldr	r1, [r4, #8]
    4eea:	6923      	ldr	r3, [r4, #16]
    4eec:	430b      	orrs	r3, r1
    4eee:	4313      	orrs	r3, r2
	if (config->scl_low_timeout) {
    4ef0:	2224      	movs	r2, #36	; 0x24
    4ef2:	5ca2      	ldrb	r2, [r4, r2]
    4ef4:	2a00      	cmp	r2, #0
    4ef6:	d002      	beq.n	4efe <i2c_master_init+0xf2>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
    4ef8:	2280      	movs	r2, #128	; 0x80
    4efa:	05d2      	lsls	r2, r2, #23
    4efc:	4313      	orrs	r3, r2
		tmp_ctrla |= config->inactive_timeout;
    4efe:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    4f00:	4313      	orrs	r3, r2
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
    4f02:	222c      	movs	r2, #44	; 0x2c
    4f04:	5ca2      	ldrb	r2, [r4, r2]
    4f06:	2a00      	cmp	r2, #0
    4f08:	d103      	bne.n	4f12 <i2c_master_init+0x106>
    4f0a:	2280      	movs	r2, #128	; 0x80
    4f0c:	0492      	lsls	r2, r2, #18
    4f0e:	4291      	cmp	r1, r2
    4f10:	d102      	bne.n	4f18 <i2c_master_init+0x10c>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
    4f12:	2280      	movs	r2, #128	; 0x80
    4f14:	0512      	lsls	r2, r2, #20
    4f16:	4313      	orrs	r3, r2
	if (config->slave_scl_low_extend_timeout) {
    4f18:	222d      	movs	r2, #45	; 0x2d
    4f1a:	5ca2      	ldrb	r2, [r4, r2]
    4f1c:	2a00      	cmp	r2, #0
    4f1e:	d002      	beq.n	4f26 <i2c_master_init+0x11a>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
    4f20:	2280      	movs	r2, #128	; 0x80
    4f22:	0412      	lsls	r2, r2, #16
    4f24:	4313      	orrs	r3, r2
	if (config->master_scl_low_extend_timeout) {
    4f26:	222e      	movs	r2, #46	; 0x2e
    4f28:	5ca2      	ldrb	r2, [r4, r2]
    4f2a:	2a00      	cmp	r2, #0
    4f2c:	d002      	beq.n	4f34 <i2c_master_init+0x128>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
    4f2e:	2280      	movs	r2, #128	; 0x80
    4f30:	03d2      	lsls	r2, r2, #15
    4f32:	4313      	orrs	r3, r2
	i2c_module->CTRLA.reg |= tmp_ctrla;
    4f34:	4642      	mov	r2, r8
    4f36:	6812      	ldr	r2, [r2, #0]
    4f38:	4313      	orrs	r3, r2
    4f3a:	4642      	mov	r2, r8
    4f3c:	6013      	str	r3, [r2, #0]
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
    4f3e:	2380      	movs	r3, #128	; 0x80
    4f40:	005b      	lsls	r3, r3, #1
    4f42:	6053      	str	r3, [r2, #4]
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
    4f44:	3512      	adds	r5, #18
    4f46:	b2e8      	uxtb	r0, r5
    4f48:	4b59      	ldr	r3, [pc, #356]	; (50b0 <i2c_master_init+0x2a4>)
    4f4a:	4798      	blx	r3
    4f4c:	9007      	str	r0, [sp, #28]
	uint32_t fscl        = 1000 * config->baud_rate;
    4f4e:	23fa      	movs	r3, #250	; 0xfa
    4f50:	009b      	lsls	r3, r3, #2
    4f52:	6822      	ldr	r2, [r4, #0]
    4f54:	435a      	muls	r2, r3
    4f56:	4691      	mov	r9, r2
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
    4f58:	6863      	ldr	r3, [r4, #4]
    4f5a:	469a      	mov	sl, r3
	tmp_baud = (int32_t)(div_ceil(
    4f5c:	4d55      	ldr	r5, [pc, #340]	; (50b4 <i2c_master_init+0x2a8>)
    4f5e:	47a8      	blx	r5
    4f60:	9000      	str	r0, [sp, #0]
    4f62:	9101      	str	r1, [sp, #4]
    4f64:	464b      	mov	r3, r9
    4f66:	0058      	lsls	r0, r3, #1
    4f68:	47a8      	blx	r5
    4f6a:	9002      	str	r0, [sp, #8]
    4f6c:	9103      	str	r1, [sp, #12]
    4f6e:	8e20      	ldrh	r0, [r4, #48]	; 0x30
    4f70:	47a8      	blx	r5
    4f72:	9004      	str	r0, [sp, #16]
    4f74:	9105      	str	r1, [sp, #20]
    4f76:	4f50      	ldr	r7, [pc, #320]	; (50b8 <i2c_master_init+0x2ac>)
    4f78:	4a50      	ldr	r2, [pc, #320]	; (50bc <i2c_master_init+0x2b0>)
    4f7a:	4b51      	ldr	r3, [pc, #324]	; (50c0 <i2c_master_init+0x2b4>)
    4f7c:	9800      	ldr	r0, [sp, #0]
    4f7e:	9901      	ldr	r1, [sp, #4]
    4f80:	47b8      	blx	r7
    4f82:	0002      	movs	r2, r0
    4f84:	000b      	movs	r3, r1
    4f86:	9804      	ldr	r0, [sp, #16]
    4f88:	9905      	ldr	r1, [sp, #20]
    4f8a:	47b8      	blx	r7
    4f8c:	4e4d      	ldr	r6, [pc, #308]	; (50c4 <i2c_master_init+0x2b8>)
    4f8e:	2200      	movs	r2, #0
    4f90:	4b4d      	ldr	r3, [pc, #308]	; (50c8 <i2c_master_init+0x2bc>)
    4f92:	47b0      	blx	r6
    4f94:	9004      	str	r0, [sp, #16]
    4f96:	9105      	str	r1, [sp, #20]
    4f98:	4648      	mov	r0, r9
    4f9a:	47a8      	blx	r5
    4f9c:	0002      	movs	r2, r0
    4f9e:	000b      	movs	r3, r1
    4fa0:	9804      	ldr	r0, [sp, #16]
    4fa2:	9905      	ldr	r1, [sp, #20]
    4fa4:	47b8      	blx	r7
    4fa6:	0002      	movs	r2, r0
    4fa8:	000b      	movs	r3, r1
    4faa:	4d48      	ldr	r5, [pc, #288]	; (50cc <i2c_master_init+0x2c0>)
    4fac:	9800      	ldr	r0, [sp, #0]
    4fae:	9901      	ldr	r1, [sp, #4]
    4fb0:	47a8      	blx	r5
    4fb2:	9a02      	ldr	r2, [sp, #8]
    4fb4:	9b03      	ldr	r3, [sp, #12]
    4fb6:	47b0      	blx	r6
    4fb8:	2200      	movs	r2, #0
    4fba:	4b45      	ldr	r3, [pc, #276]	; (50d0 <i2c_master_init+0x2c4>)
    4fbc:	47a8      	blx	r5
    4fbe:	9a02      	ldr	r2, [sp, #8]
    4fc0:	9b03      	ldr	r3, [sp, #12]
    4fc2:	4d44      	ldr	r5, [pc, #272]	; (50d4 <i2c_master_init+0x2c8>)
    4fc4:	47a8      	blx	r5
    4fc6:	4b44      	ldr	r3, [pc, #272]	; (50d8 <i2c_master_init+0x2cc>)
    4fc8:	4798      	blx	r3
    4fca:	0005      	movs	r5, r0
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
    4fcc:	2380      	movs	r3, #128	; 0x80
    4fce:	049b      	lsls	r3, r3, #18
    4fd0:	68a2      	ldr	r2, [r4, #8]
    4fd2:	429a      	cmp	r2, r3
    4fd4:	d01e      	beq.n	5014 <i2c_master_init+0x208>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
    4fd6:	0003      	movs	r3, r0
    4fd8:	2040      	movs	r0, #64	; 0x40
    4fda:	2dff      	cmp	r5, #255	; 0xff
    4fdc:	d900      	bls.n	4fe0 <i2c_master_init+0x1d4>
    4fde:	e73f      	b.n	4e60 <i2c_master_init+0x54>
	int32_t tmp_baudlow_hs = 0;
    4fe0:	2400      	movs	r4, #0
	int32_t tmp_baud_hs = 0;
    4fe2:	2000      	movs	r0, #0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    4fe4:	25ff      	movs	r5, #255	; 0xff
    4fe6:	401d      	ands	r5, r3
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
    4fe8:	0624      	lsls	r4, r4, #24
    4fea:	4325      	orrs	r5, r4
    4fec:	0400      	lsls	r0, r0, #16
    4fee:	23ff      	movs	r3, #255	; 0xff
    4ff0:	041b      	lsls	r3, r3, #16
    4ff2:	4018      	ands	r0, r3
    4ff4:	4305      	orrs	r5, r0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    4ff6:	4643      	mov	r3, r8
    4ff8:	60dd      	str	r5, [r3, #12]
	enum status_code tmp_status_code = STATUS_OK;
    4ffa:	2000      	movs	r0, #0
    4ffc:	e730      	b.n	4e60 <i2c_master_init+0x54>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
    4ffe:	2100      	movs	r1, #0
    5000:	4640      	mov	r0, r8
    5002:	4b36      	ldr	r3, [pc, #216]	; (50dc <i2c_master_init+0x2d0>)
    5004:	4798      	blx	r3
    5006:	e74b      	b.n	4ea0 <i2c_master_init+0x94>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
    5008:	2101      	movs	r1, #1
    500a:	4640      	mov	r0, r8
    500c:	4b33      	ldr	r3, [pc, #204]	; (50dc <i2c_master_init+0x2d0>)
    500e:	4798      	blx	r3
    5010:	0006      	movs	r6, r0
    5012:	e752      	b.n	4eba <i2c_master_init+0xae>
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
    5014:	26fa      	movs	r6, #250	; 0xfa
    5016:	00b6      	lsls	r6, r6, #2
    5018:	4653      	mov	r3, sl
    501a:	435e      	muls	r6, r3
		tmp_baudlow_hs = (int32_t)((fgclk * 2.0) / (3.0 * fscl_hs) - 1);
    501c:	9800      	ldr	r0, [sp, #0]
    501e:	9901      	ldr	r1, [sp, #4]
    5020:	0002      	movs	r2, r0
    5022:	000b      	movs	r3, r1
    5024:	4c27      	ldr	r4, [pc, #156]	; (50c4 <i2c_master_init+0x2b8>)
    5026:	47a0      	blx	r4
    5028:	9000      	str	r0, [sp, #0]
    502a:	9101      	str	r1, [sp, #4]
    502c:	0030      	movs	r0, r6
    502e:	4b21      	ldr	r3, [pc, #132]	; (50b4 <i2c_master_init+0x2a8>)
    5030:	4798      	blx	r3
    5032:	2200      	movs	r2, #0
    5034:	4b2a      	ldr	r3, [pc, #168]	; (50e0 <i2c_master_init+0x2d4>)
    5036:	47b8      	blx	r7
    5038:	0002      	movs	r2, r0
    503a:	000b      	movs	r3, r1
    503c:	9800      	ldr	r0, [sp, #0]
    503e:	9901      	ldr	r1, [sp, #4]
    5040:	4c24      	ldr	r4, [pc, #144]	; (50d4 <i2c_master_init+0x2c8>)
    5042:	47a0      	blx	r4
    5044:	2200      	movs	r2, #0
    5046:	4b22      	ldr	r3, [pc, #136]	; (50d0 <i2c_master_init+0x2c4>)
    5048:	4c20      	ldr	r4, [pc, #128]	; (50cc <i2c_master_init+0x2c0>)
    504a:	47a0      	blx	r4
    504c:	4b22      	ldr	r3, [pc, #136]	; (50d8 <i2c_master_init+0x2cc>)
    504e:	4798      	blx	r3
    5050:	1e04      	subs	r4, r0, #0
		if (tmp_baudlow_hs) {
    5052:	d00c      	beq.n	506e <i2c_master_init+0x262>
			tmp_baud_hs = (int32_t)(fgclk / fscl_hs) - 2 - tmp_baudlow_hs;
    5054:	0031      	movs	r1, r6
    5056:	9807      	ldr	r0, [sp, #28]
    5058:	4b22      	ldr	r3, [pc, #136]	; (50e4 <i2c_master_init+0x2d8>)
    505a:	4798      	blx	r3
    505c:	3802      	subs	r0, #2
    505e:	1b00      	subs	r0, r0, r4
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
    5060:	002b      	movs	r3, r5
    5062:	2dff      	cmp	r5, #255	; 0xff
    5064:	d80c      	bhi.n	5080 <i2c_master_init+0x274>
    5066:	28ff      	cmp	r0, #255	; 0xff
    5068:	d9bc      	bls.n	4fe4 <i2c_master_init+0x1d8>
    506a:	2040      	movs	r0, #64	; 0x40
    506c:	e6f8      	b.n	4e60 <i2c_master_init+0x54>
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
    506e:	0071      	lsls	r1, r6, #1
    5070:	1e48      	subs	r0, r1, #1
    5072:	9b07      	ldr	r3, [sp, #28]
    5074:	469c      	mov	ip, r3
    5076:	4460      	add	r0, ip
    5078:	4b1a      	ldr	r3, [pc, #104]	; (50e4 <i2c_master_init+0x2d8>)
    507a:	4798      	blx	r3
    507c:	3801      	subs	r0, #1
    507e:	e7ef      	b.n	5060 <i2c_master_init+0x254>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
    5080:	2040      	movs	r0, #64	; 0x40
    5082:	e6ed      	b.n	4e60 <i2c_master_init+0x54>
			break;
		case SYSTEM_CLOCK_APB_APBD:
			MCLK->APBDMASK.reg |= mask;
    5084:	4a04      	ldr	r2, [pc, #16]	; (5098 <i2c_master_init+0x28c>)
    5086:	6a13      	ldr	r3, [r2, #32]
    5088:	2102      	movs	r1, #2
    508a:	430b      	orrs	r3, r1
    508c:	6213      	str	r3, [r2, #32]
		gclk_index   = SERCOM5_GCLK_ID_CORE;
    508e:	2518      	movs	r5, #24
    5090:	e6d4      	b.n	4e3c <i2c_master_init+0x30>
    5092:	46c0      	nop			; (mov r8, r8)
    5094:	0000576d 	.word	0x0000576d
    5098:	40000400 	.word	0x40000400
    509c:	00006a65 	.word	0x00006a65
    50a0:	000069f5 	.word	0x000069f5
    50a4:	000055c5 	.word	0x000055c5
    50a8:	00006b61 	.word	0x00006b61
    50ac:	41002000 	.word	0x41002000
    50b0:	00006a89 	.word	0x00006a89
    50b4:	000164e9 	.word	0x000164e9
    50b8:	000158d1 	.word	0x000158d1
    50bc:	e826d695 	.word	0xe826d695
    50c0:	3e112e0b 	.word	0x3e112e0b
    50c4:	00014a49 	.word	0x00014a49
    50c8:	40240000 	.word	0x40240000
    50cc:	00015dd1 	.word	0x00015dd1
    50d0:	3ff00000 	.word	0x3ff00000
    50d4:	00015069 	.word	0x00015069
    50d8:	000163fd 	.word	0x000163fd
    50dc:	00005611 	.word	0x00005611
    50e0:	40080000 	.word	0x40080000
    50e4:	000135c5 	.word	0x000135c5

000050e8 <i2c_master_reset>:
 * Reset the module to hardware defaults.
 *
 * \param[in,out] module Pointer to software module structure
 */
void i2c_master_reset(struct i2c_master_module *const module)
{
    50e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    50ea:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    50ec:	6807      	ldr	r7, [r0, #0]

	/* Wait for sync */
	_i2c_master_wait_for_sync(module);
    50ee:	4e08      	ldr	r6, [pc, #32]	; (5110 <i2c_master_reset+0x28>)
    50f0:	47b0      	blx	r6
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    50f2:	6825      	ldr	r5, [r4, #0]
		/* Disable module interrupts */
		system_interrupt_disable(_sercom_get_interrupt_vector(module->hw));
#endif

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);
    50f4:	0020      	movs	r0, r4
    50f6:	47b0      	blx	r6

	/* Disbale interrupt */
	i2c_module->INTENCLR.reg = SERCOM_I2CM_INTENCLR_MASK;
    50f8:	2383      	movs	r3, #131	; 0x83
    50fa:	752b      	strb	r3, [r5, #20]
	/* Clear interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_MASK;
    50fc:	762b      	strb	r3, [r5, #24]

	/* Disable module */
	i2c_module->CTRLA.reg &= ~SERCOM_I2CM_CTRLA_ENABLE;
    50fe:	682b      	ldr	r3, [r5, #0]
    5100:	2202      	movs	r2, #2
    5102:	4393      	bics	r3, r2
    5104:	602b      	str	r3, [r5, #0]
	system_interrupt_clear_pending(_sercom_get_interrupt_vector(module->hw));
	system_interrupt_leave_critical_section();
#endif

	/* Wait for sync */
	_i2c_master_wait_for_sync(module);
    5106:	0020      	movs	r0, r4
    5108:	47b0      	blx	r6

	/* Reset module */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_SWRST;
    510a:	2301      	movs	r3, #1
    510c:	603b      	str	r3, [r7, #0]
}
    510e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5110:	00004e01 	.word	0x00004e01

00005114 <_i2c_master_address_response>:
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    5114:	6803      	ldr	r3, [r0, #0]

	/* Check for error and ignore bus-error; workaround for BUSSTATE stuck in
	 * BUSY */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
    5116:	7e1a      	ldrb	r2, [r3, #24]
    5118:	0792      	lsls	r2, r2, #30
    511a:	d507      	bpl.n	512c <_i2c_master_address_response+0x18>

		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    511c:	2202      	movs	r2, #2
    511e:	761a      	strb	r2, [r3, #24]

		/* Check arbitration. */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
    5120:	8b5b      	ldrh	r3, [r3, #26]
    5122:	079b      	lsls	r3, r3, #30
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
    5124:	2041      	movs	r0, #65	; 0x41

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
	}

	return STATUS_OK;
    5126:	17db      	asrs	r3, r3, #31
    5128:	4018      	ands	r0, r3
}
    512a:	4770      	bx	lr
	} else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    512c:	8b5a      	ldrh	r2, [r3, #26]
    512e:	0752      	lsls	r2, r2, #29
    5130:	d506      	bpl.n	5140 <_i2c_master_address_response+0x2c>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    5132:	6859      	ldr	r1, [r3, #4]
    5134:	22c0      	movs	r2, #192	; 0xc0
    5136:	0292      	lsls	r2, r2, #10
    5138:	430a      	orrs	r2, r1
    513a:	605a      	str	r2, [r3, #4]
		return STATUS_ERR_BAD_ADDRESS;
    513c:	2018      	movs	r0, #24
    513e:	e7f4      	b.n	512a <_i2c_master_address_response+0x16>
	return STATUS_OK;
    5140:	2000      	movs	r0, #0
    5142:	e7f2      	b.n	512a <_i2c_master_address_response+0x16>

00005144 <_i2c_master_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
enum status_code _i2c_master_wait_for_bus(
		struct i2c_master_module *const module)
{
    5144:	b530      	push	{r4, r5, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    5146:	6802      	ldr	r2, [r0, #0]

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
    5148:	2300      	movs	r3, #0
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    514a:	2401      	movs	r4, #1
    514c:	2502      	movs	r5, #2
    514e:	7e11      	ldrb	r1, [r2, #24]
    5150:	4221      	tst	r1, r4
    5152:	d10b      	bne.n	516c <_i2c_master_wait_for_bus+0x28>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {
    5154:	7e11      	ldrb	r1, [r2, #24]
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    5156:	4229      	tst	r1, r5
    5158:	d106      	bne.n	5168 <_i2c_master_wait_for_bus+0x24>

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
    515a:	3301      	adds	r3, #1
    515c:	b29b      	uxth	r3, r3
    515e:	8901      	ldrh	r1, [r0, #8]
    5160:	4299      	cmp	r1, r3
    5162:	d8f4      	bhi.n	514e <_i2c_master_wait_for_bus+0xa>
			return STATUS_ERR_TIMEOUT;
    5164:	2012      	movs	r0, #18
    5166:	e002      	b.n	516e <_i2c_master_wait_for_bus+0x2a>
		}
	}
	return STATUS_OK;
    5168:	2000      	movs	r0, #0
    516a:	e000      	b.n	516e <_i2c_master_wait_for_bus+0x2a>
    516c:	2000      	movs	r0, #0
}
    516e:	bd30      	pop	{r4, r5, pc}

00005170 <_i2c_master_send_hs_master_code>:
 * \retval STATUS_OK           No error happen
 */
enum status_code _i2c_master_send_hs_master_code(
		struct i2c_master_module *const module,
		uint8_t hs_master_code)
{
    5170:	b510      	push	{r4, lr}
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    5172:	6804      	ldr	r4, [r0, #0]
	/* Return value. */
	enum status_code tmp_status;

	/* Set NACK for high speed code */
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    5174:	6862      	ldr	r2, [r4, #4]
    5176:	2380      	movs	r3, #128	; 0x80
    5178:	02db      	lsls	r3, r3, #11
    517a:	4313      	orrs	r3, r2
    517c:	6063      	str	r3, [r4, #4]
	/* Send high speed code */
	i2c_module->ADDR.reg = hs_master_code;
    517e:	6261      	str	r1, [r4, #36]	; 0x24
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    5180:	4b02      	ldr	r3, [pc, #8]	; (518c <_i2c_master_send_hs_master_code+0x1c>)
    5182:	4798      	blx	r3
	/* Clear write interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
    5184:	2301      	movs	r3, #1
    5186:	7623      	strb	r3, [r4, #24]

	return tmp_status;
}
    5188:	bd10      	pop	{r4, pc}
    518a:	46c0      	nop			; (mov r8, r8)
    518c:	00005145 	.word	0x00005145

00005190 <_i2c_master_read_packet>:
 *
 */
static enum status_code _i2c_master_read_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    5190:	b5f0      	push	{r4, r5, r6, r7, lr}
    5192:	46de      	mov	lr, fp
    5194:	4657      	mov	r7, sl
    5196:	464e      	mov	r6, r9
    5198:	4645      	mov	r5, r8
    519a:	b5e0      	push	{r5, r6, r7, lr}
    519c:	b083      	sub	sp, #12
    519e:	0006      	movs	r6, r0
    51a0:	4689      	mov	r9, r1
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    51a2:	6805      	ldr	r5, [r0, #0]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
    51a4:	884c      	ldrh	r4, [r1, #2]

	/* Written buffer counter. */
	uint16_t counter = 0;

	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    51a6:	682b      	ldr	r3, [r5, #0]
    51a8:	011b      	lsls	r3, r3, #4
    51aa:	0fdb      	lsrs	r3, r3, #31
    51ac:	469a      	mov	sl, r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
    51ae:	7a4b      	ldrb	r3, [r1, #9]
    51b0:	2b00      	cmp	r3, #0
    51b2:	d12b      	bne.n	520c <_i2c_master_read_packet+0x7c>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    51b4:	686b      	ldr	r3, [r5, #4]
    51b6:	4a58      	ldr	r2, [pc, #352]	; (5318 <_i2c_master_read_packet+0x188>)
    51b8:	4013      	ands	r3, r2
    51ba:	606b      	str	r3, [r5, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
    51bc:	464b      	mov	r3, r9
    51be:	7a1b      	ldrb	r3, [r3, #8]
    51c0:	2b00      	cmp	r3, #0
    51c2:	d127      	bne.n	5214 <_i2c_master_read_packet+0x84>
				I2C_TRANSFER_READ;
		} else {
			return tmp_status;
		}
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
    51c4:	464b      	mov	r3, r9
    51c6:	881b      	ldrh	r3, [r3, #0]
    51c8:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
    51ca:	464a      	mov	r2, r9
    51cc:	7a52      	ldrb	r2, [r2, #9]
    51ce:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
    51d0:	4313      	orrs	r3, r2
    51d2:	2201      	movs	r2, #1
    51d4:	4313      	orrs	r3, r2
    51d6:	626b      	str	r3, [r5, #36]	; 0x24
	}

	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    51d8:	0030      	movs	r0, r6
    51da:	4b50      	ldr	r3, [pc, #320]	; (531c <_i2c_master_read_packet+0x18c>)
    51dc:	4798      	blx	r3
    51de:	9001      	str	r0, [sp, #4]

	/* Set action to ack or nack. */
	if ((sclsm_flag) && (packet->data_length == 1)) {
    51e0:	4653      	mov	r3, sl
    51e2:	2b00      	cmp	r3, #0
    51e4:	d003      	beq.n	51ee <_i2c_master_read_packet+0x5e>
    51e6:	464b      	mov	r3, r9
    51e8:	885b      	ldrh	r3, [r3, #2]
    51ea:	2b01      	cmp	r3, #1
    51ec:	d03b      	beq.n	5266 <_i2c_master_read_packet+0xd6>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
	} else {
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;	
    51ee:	686b      	ldr	r3, [r5, #4]
    51f0:	4a49      	ldr	r2, [pc, #292]	; (5318 <_i2c_master_read_packet+0x188>)
    51f2:	4013      	ands	r3, r2
    51f4:	606b      	str	r3, [r5, #4]
	}

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
    51f6:	9b01      	ldr	r3, [sp, #4]
    51f8:	2b00      	cmp	r3, #0
    51fa:	d03a      	beq.n	5272 <_i2c_master_read_packet+0xe2>
		_i2c_master_wait_for_sync(module);
		packet->data[counter] = i2c_module->DATA.reg;
	}

	return tmp_status;
}
    51fc:	9801      	ldr	r0, [sp, #4]
    51fe:	b003      	add	sp, #12
    5200:	bc3c      	pop	{r2, r3, r4, r5}
    5202:	4690      	mov	r8, r2
    5204:	4699      	mov	r9, r3
    5206:	46a2      	mov	sl, r4
    5208:	46ab      	mov	fp, r5
    520a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
    520c:	7a89      	ldrb	r1, [r1, #10]
    520e:	4b44      	ldr	r3, [pc, #272]	; (5320 <_i2c_master_read_packet+0x190>)
    5210:	4798      	blx	r3
    5212:	e7cf      	b.n	51b4 <_i2c_master_read_packet+0x24>
		i2c_module->ADDR.reg = (packet->address << 1) |
    5214:	464b      	mov	r3, r9
    5216:	881b      	ldrh	r3, [r3, #0]
    5218:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    521a:	464a      	mov	r2, r9
    521c:	7a52      	ldrb	r2, [r2, #9]
    521e:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) |
    5220:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    5222:	2280      	movs	r2, #128	; 0x80
    5224:	0212      	lsls	r2, r2, #8
    5226:	4313      	orrs	r3, r2
		i2c_module->ADDR.reg = (packet->address << 1) |
    5228:	626b      	str	r3, [r5, #36]	; 0x24
		tmp_status = _i2c_master_wait_for_bus(module);
    522a:	0030      	movs	r0, r6
    522c:	4b3b      	ldr	r3, [pc, #236]	; (531c <_i2c_master_read_packet+0x18c>)
    522e:	4798      	blx	r3
    5230:	9001      	str	r0, [sp, #4]
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    5232:	686b      	ldr	r3, [r5, #4]
    5234:	4a38      	ldr	r2, [pc, #224]	; (5318 <_i2c_master_read_packet+0x188>)
    5236:	4013      	ands	r3, r2
    5238:	606b      	str	r3, [r5, #4]
		if (tmp_status == STATUS_OK) {
    523a:	2800      	cmp	r0, #0
    523c:	d1de      	bne.n	51fc <_i2c_master_read_packet+0x6c>
			tmp_status = _i2c_master_address_response(module);
    523e:	0030      	movs	r0, r6
    5240:	4b38      	ldr	r3, [pc, #224]	; (5324 <_i2c_master_read_packet+0x194>)
    5242:	4798      	blx	r3
    5244:	9001      	str	r0, [sp, #4]
		if (tmp_status == STATUS_OK) {
    5246:	2800      	cmp	r0, #0
    5248:	d1d8      	bne.n	51fc <_i2c_master_read_packet+0x6c>
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
    524a:	464b      	mov	r3, r9
    524c:	881b      	ldrh	r3, [r3, #0]
    524e:	0a1b      	lsrs	r3, r3, #8
    5250:	2278      	movs	r2, #120	; 0x78
    5252:	4313      	orrs	r3, r2
    5254:	005b      	lsls	r3, r3, #1
				(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    5256:	464a      	mov	r2, r9
    5258:	7a52      	ldrb	r2, [r2, #9]
    525a:	0392      	lsls	r2, r2, #14
    525c:	2101      	movs	r1, #1
    525e:	430a      	orrs	r2, r1
    5260:	4313      	orrs	r3, r2
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
    5262:	626b      	str	r3, [r5, #36]	; 0x24
    5264:	e7b8      	b.n	51d8 <_i2c_master_read_packet+0x48>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    5266:	686a      	ldr	r2, [r5, #4]
    5268:	2380      	movs	r3, #128	; 0x80
    526a:	02db      	lsls	r3, r3, #11
    526c:	4313      	orrs	r3, r2
    526e:	606b      	str	r3, [r5, #4]
    5270:	e7c1      	b.n	51f6 <_i2c_master_read_packet+0x66>
		tmp_status = _i2c_master_address_response(module);
    5272:	0030      	movs	r0, r6
    5274:	4b2b      	ldr	r3, [pc, #172]	; (5324 <_i2c_master_read_packet+0x194>)
    5276:	4798      	blx	r3
    5278:	9001      	str	r0, [sp, #4]
	if (tmp_status == STATUS_OK) {
    527a:	2800      	cmp	r0, #0
    527c:	d1be      	bne.n	51fc <_i2c_master_read_packet+0x6c>
    527e:	3c01      	subs	r4, #1
    5280:	b2a4      	uxth	r4, r4
    5282:	4680      	mov	r8, r0
		while (tmp_data_length--) {
    5284:	4b28      	ldr	r3, [pc, #160]	; (5328 <_i2c_master_read_packet+0x198>)
    5286:	469b      	mov	fp, r3
    5288:	e015      	b.n	52b6 <_i2c_master_read_packet+0x126>
					((sclsm_flag) && (tmp_data_length == 1)))) {
    528a:	2c01      	cmp	r4, #1
    528c:	d020      	beq.n	52d0 <_i2c_master_read_packet+0x140>
				_i2c_master_wait_for_sync(module);
    528e:	0030      	movs	r0, r6
    5290:	4b26      	ldr	r3, [pc, #152]	; (532c <_i2c_master_read_packet+0x19c>)
    5292:	4798      	blx	r3
				packet->data[counter++] = i2c_module->DATA.reg;
    5294:	4643      	mov	r3, r8
    5296:	1c5f      	adds	r7, r3, #1
    5298:	b2bf      	uxth	r7, r7
    529a:	2328      	movs	r3, #40	; 0x28
    529c:	5ceb      	ldrb	r3, [r5, r3]
    529e:	464a      	mov	r2, r9
    52a0:	6852      	ldr	r2, [r2, #4]
    52a2:	4641      	mov	r1, r8
    52a4:	5453      	strb	r3, [r2, r1]
				tmp_status = _i2c_master_wait_for_bus(module);
    52a6:	0030      	movs	r0, r6
    52a8:	4b1c      	ldr	r3, [pc, #112]	; (531c <_i2c_master_read_packet+0x18c>)
    52aa:	4798      	blx	r3
    52ac:	3c01      	subs	r4, #1
    52ae:	b2a4      	uxth	r4, r4
			if (tmp_status != STATUS_OK) {
    52b0:	2800      	cmp	r0, #0
    52b2:	d115      	bne.n	52e0 <_i2c_master_read_packet+0x150>
				packet->data[counter++] = i2c_module->DATA.reg;
    52b4:	46b8      	mov	r8, r7
		while (tmp_data_length--) {
    52b6:	455c      	cmp	r4, fp
    52b8:	d014      	beq.n	52e4 <_i2c_master_read_packet+0x154>
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
    52ba:	8b6b      	ldrh	r3, [r5, #26]
    52bc:	069b      	lsls	r3, r3, #26
    52be:	d527      	bpl.n	5310 <_i2c_master_read_packet+0x180>
			if (module->send_nack && (((!sclsm_flag) && (tmp_data_length == 0)) ||
    52c0:	7af3      	ldrb	r3, [r6, #11]
    52c2:	2b00      	cmp	r3, #0
    52c4:	d0e3      	beq.n	528e <_i2c_master_read_packet+0xfe>
    52c6:	4653      	mov	r3, sl
    52c8:	2b00      	cmp	r3, #0
    52ca:	d1de      	bne.n	528a <_i2c_master_read_packet+0xfa>
    52cc:	2c00      	cmp	r4, #0
    52ce:	d1de      	bne.n	528e <_i2c_master_read_packet+0xfe>
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    52d0:	686a      	ldr	r2, [r5, #4]
    52d2:	2380      	movs	r3, #128	; 0x80
    52d4:	02db      	lsls	r3, r3, #11
    52d6:	4313      	orrs	r3, r2
    52d8:	606b      	str	r3, [r5, #4]
    52da:	3c01      	subs	r4, #1
    52dc:	b2a4      	uxth	r4, r4
    52de:	e7ea      	b.n	52b6 <_i2c_master_read_packet+0x126>
				packet->data[counter++] = i2c_module->DATA.reg;
    52e0:	46b8      	mov	r8, r7
				tmp_status = _i2c_master_wait_for_bus(module);
    52e2:	9001      	str	r0, [sp, #4]
		if (module->send_stop) {
    52e4:	7ab3      	ldrb	r3, [r6, #10]
    52e6:	2b00      	cmp	r3, #0
    52e8:	d109      	bne.n	52fe <_i2c_master_read_packet+0x16e>
		_i2c_master_wait_for_sync(module);
    52ea:	0030      	movs	r0, r6
    52ec:	4b0f      	ldr	r3, [pc, #60]	; (532c <_i2c_master_read_packet+0x19c>)
    52ee:	4798      	blx	r3
		packet->data[counter] = i2c_module->DATA.reg;
    52f0:	2328      	movs	r3, #40	; 0x28
    52f2:	5cea      	ldrb	r2, [r5, r3]
    52f4:	464b      	mov	r3, r9
    52f6:	685b      	ldr	r3, [r3, #4]
    52f8:	4641      	mov	r1, r8
    52fa:	545a      	strb	r2, [r3, r1]
    52fc:	e77e      	b.n	51fc <_i2c_master_read_packet+0x6c>
			_i2c_master_wait_for_sync(module);
    52fe:	0030      	movs	r0, r6
    5300:	4b0a      	ldr	r3, [pc, #40]	; (532c <_i2c_master_read_packet+0x19c>)
    5302:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    5304:	686a      	ldr	r2, [r5, #4]
    5306:	23c0      	movs	r3, #192	; 0xc0
    5308:	029b      	lsls	r3, r3, #10
    530a:	4313      	orrs	r3, r2
    530c:	606b      	str	r3, [r5, #4]
    530e:	e7ec      	b.n	52ea <_i2c_master_read_packet+0x15a>
				return STATUS_ERR_PACKET_COLLISION;
    5310:	2341      	movs	r3, #65	; 0x41
    5312:	9301      	str	r3, [sp, #4]
    5314:	e772      	b.n	51fc <_i2c_master_read_packet+0x6c>
    5316:	46c0      	nop			; (mov r8, r8)
    5318:	fffbffff 	.word	0xfffbffff
    531c:	00005145 	.word	0x00005145
    5320:	00005171 	.word	0x00005171
    5324:	00005115 	.word	0x00005115
    5328:	0000ffff 	.word	0x0000ffff
    532c:	00004e01 	.word	0x00004e01

00005330 <_i2c_master_write_packet>:
 *                                      acknowledged the address
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    5330:	b5f0      	push	{r4, r5, r6, r7, lr}
    5332:	46de      	mov	lr, fp
    5334:	4657      	mov	r7, sl
    5336:	464e      	mov	r6, r9
    5338:	4645      	mov	r5, r8
    533a:	b5e0      	push	{r5, r6, r7, lr}
    533c:	b083      	sub	sp, #12
    533e:	0006      	movs	r6, r0
    5340:	000f      	movs	r7, r1
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    5342:	6805      	ldr	r5, [r0, #0]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
    5344:	884c      	ldrh	r4, [r1, #2]

	_i2c_master_wait_for_sync(module);
    5346:	4b32      	ldr	r3, [pc, #200]	; (5410 <_i2c_master_write_packet+0xe0>)
    5348:	4798      	blx	r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
    534a:	7a7b      	ldrb	r3, [r7, #9]
    534c:	2b00      	cmp	r3, #0
    534e:	d11d      	bne.n	538c <_i2c_master_write_packet+0x5c>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    5350:	686b      	ldr	r3, [r5, #4]
    5352:	4a30      	ldr	r2, [pc, #192]	; (5414 <_i2c_master_write_packet+0xe4>)
    5354:	4013      	ands	r3, r2
    5356:	606b      	str	r3, [r5, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
    5358:	7a3b      	ldrb	r3, [r7, #8]
    535a:	2b00      	cmp	r3, #0
    535c:	d01b      	beq.n	5396 <_i2c_master_write_packet+0x66>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    535e:	883b      	ldrh	r3, [r7, #0]
    5360:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    5362:	7a7a      	ldrb	r2, [r7, #9]
    5364:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    5366:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    5368:	2280      	movs	r2, #128	; 0x80
    536a:	0212      	lsls	r2, r2, #8
    536c:	4313      	orrs	r3, r2
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    536e:	626b      	str	r3, [r5, #36]	; 0x24
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
	}
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    5370:	0030      	movs	r0, r6
    5372:	4b29      	ldr	r3, [pc, #164]	; (5418 <_i2c_master_write_packet+0xe8>)
    5374:	4798      	blx	r3
    5376:	9001      	str	r0, [sp, #4]

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
    5378:	2800      	cmp	r0, #0
    537a:	d013      	beq.n	53a4 <_i2c_master_write_packet+0x74>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
		}
	}

	return tmp_status;
}
    537c:	9801      	ldr	r0, [sp, #4]
    537e:	b003      	add	sp, #12
    5380:	bc3c      	pop	{r2, r3, r4, r5}
    5382:	4690      	mov	r8, r2
    5384:	4699      	mov	r9, r3
    5386:	46a2      	mov	sl, r4
    5388:	46ab      	mov	fp, r5
    538a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
    538c:	7ab9      	ldrb	r1, [r7, #10]
    538e:	0030      	movs	r0, r6
    5390:	4b22      	ldr	r3, [pc, #136]	; (541c <_i2c_master_write_packet+0xec>)
    5392:	4798      	blx	r3
    5394:	e7dc      	b.n	5350 <_i2c_master_write_packet+0x20>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    5396:	883b      	ldrh	r3, [r7, #0]
    5398:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
    539a:	7a7a      	ldrb	r2, [r7, #9]
    539c:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    539e:	4313      	orrs	r3, r2
    53a0:	626b      	str	r3, [r5, #36]	; 0x24
    53a2:	e7e5      	b.n	5370 <_i2c_master_write_packet+0x40>
		tmp_status = _i2c_master_address_response(module);
    53a4:	0030      	movs	r0, r6
    53a6:	4b1e      	ldr	r3, [pc, #120]	; (5420 <_i2c_master_write_packet+0xf0>)
    53a8:	4798      	blx	r3
    53aa:	1e03      	subs	r3, r0, #0
    53ac:	9001      	str	r0, [sp, #4]
	if (tmp_status == STATUS_OK) {
    53ae:	d1e5      	bne.n	537c <_i2c_master_write_packet+0x4c>
    53b0:	46a0      	mov	r8, r4
    53b2:	2400      	movs	r4, #0
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
    53b4:	3320      	adds	r3, #32
    53b6:	4699      	mov	r9, r3
			_i2c_master_wait_for_sync(module);
    53b8:	4b15      	ldr	r3, [pc, #84]	; (5410 <_i2c_master_write_packet+0xe0>)
    53ba:	469b      	mov	fp, r3
			tmp_status = _i2c_master_wait_for_bus(module);
    53bc:	4b16      	ldr	r3, [pc, #88]	; (5418 <_i2c_master_write_packet+0xe8>)
    53be:	469a      	mov	sl, r3
		while (tmp_data_length--) {
    53c0:	4544      	cmp	r4, r8
    53c2:	d015      	beq.n	53f0 <_i2c_master_write_packet+0xc0>
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
    53c4:	8b6b      	ldrh	r3, [r5, #26]
    53c6:	464a      	mov	r2, r9
    53c8:	4213      	tst	r3, r2
    53ca:	d01d      	beq.n	5408 <_i2c_master_write_packet+0xd8>
			_i2c_master_wait_for_sync(module);
    53cc:	0030      	movs	r0, r6
    53ce:	47d8      	blx	fp
			i2c_module->DATA.reg = packet->data[buffer_counter++];
    53d0:	687b      	ldr	r3, [r7, #4]
    53d2:	5d1a      	ldrb	r2, [r3, r4]
    53d4:	2328      	movs	r3, #40	; 0x28
    53d6:	54ea      	strb	r2, [r5, r3]
			tmp_status = _i2c_master_wait_for_bus(module);
    53d8:	0030      	movs	r0, r6
    53da:	47d0      	blx	sl
			if (tmp_status != STATUS_OK) {
    53dc:	2800      	cmp	r0, #0
    53de:	d106      	bne.n	53ee <_i2c_master_write_packet+0xbe>
			if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    53e0:	8b6b      	ldrh	r3, [r5, #26]
    53e2:	3401      	adds	r4, #1
    53e4:	075b      	lsls	r3, r3, #29
    53e6:	d5eb      	bpl.n	53c0 <_i2c_master_write_packet+0x90>
				tmp_status = STATUS_ERR_OVERFLOW;
    53e8:	231e      	movs	r3, #30
    53ea:	9301      	str	r3, [sp, #4]
    53ec:	e000      	b.n	53f0 <_i2c_master_write_packet+0xc0>
			tmp_status = _i2c_master_wait_for_bus(module);
    53ee:	9001      	str	r0, [sp, #4]
		if (module->send_stop) {
    53f0:	7ab3      	ldrb	r3, [r6, #10]
    53f2:	2b00      	cmp	r3, #0
    53f4:	d0c2      	beq.n	537c <_i2c_master_write_packet+0x4c>
			_i2c_master_wait_for_sync(module);
    53f6:	0030      	movs	r0, r6
    53f8:	4b05      	ldr	r3, [pc, #20]	; (5410 <_i2c_master_write_packet+0xe0>)
    53fa:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    53fc:	686a      	ldr	r2, [r5, #4]
    53fe:	23c0      	movs	r3, #192	; 0xc0
    5400:	029b      	lsls	r3, r3, #10
    5402:	4313      	orrs	r3, r2
    5404:	606b      	str	r3, [r5, #4]
    5406:	e7b9      	b.n	537c <_i2c_master_write_packet+0x4c>
				return STATUS_ERR_PACKET_COLLISION;
    5408:	2341      	movs	r3, #65	; 0x41
    540a:	9301      	str	r3, [sp, #4]
    540c:	e7b6      	b.n	537c <_i2c_master_write_packet+0x4c>
    540e:	46c0      	nop			; (mov r8, r8)
    5410:	00004e01 	.word	0x00004e01
    5414:	fffbffff 	.word	0xfffbffff
    5418:	00005145 	.word	0x00005145
    541c:	00005171 	.word	0x00005171
    5420:	00005115 	.word	0x00005115

00005424 <i2c_master_read_packet_wait>:
{
    5424:	b510      	push	{r4, lr}
	module->send_stop = true;
    5426:	2301      	movs	r3, #1
    5428:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
    542a:	72c3      	strb	r3, [r0, #11]
	return _i2c_master_read_packet(module, packet);
    542c:	4b01      	ldr	r3, [pc, #4]	; (5434 <i2c_master_read_packet_wait+0x10>)
    542e:	4798      	blx	r3
}
    5430:	bd10      	pop	{r4, pc}
    5432:	46c0      	nop			; (mov r8, r8)
    5434:	00005191 	.word	0x00005191

00005438 <i2c_master_write_packet_wait_no_stop>:
 *                                      more data
 */
enum status_code i2c_master_write_packet_wait_no_stop(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    5438:	b510      	push	{r4, lr}
	if (module->buffer_remaining > 0) {
		return STATUS_BUSY;
	}
#endif

	module->send_stop = false;
    543a:	2300      	movs	r3, #0
    543c:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
    543e:	3301      	adds	r3, #1
    5440:	72c3      	strb	r3, [r0, #11]

	return _i2c_master_write_packet(module, packet);
    5442:	4b01      	ldr	r3, [pc, #4]	; (5448 <i2c_master_write_packet_wait_no_stop+0x10>)
    5444:	4798      	blx	r3
}
    5446:	bd10      	pop	{r4, pc}
    5448:	00005331 	.word	0x00005331

0000544c <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
    544c:	b5f0      	push	{r4, r5, r6, r7, lr}
    544e:	46de      	mov	lr, fp
    5450:	4657      	mov	r7, sl
    5452:	464e      	mov	r6, r9
    5454:	4645      	mov	r5, r8
    5456:	b5e0      	push	{r5, r6, r7, lr}
    5458:	b087      	sub	sp, #28
    545a:	4680      	mov	r8, r0
    545c:	9104      	str	r1, [sp, #16]
    545e:	0016      	movs	r6, r2
    5460:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    5462:	2200      	movs	r2, #0
    5464:	2300      	movs	r3, #0
    5466:	2100      	movs	r1, #0
    5468:	468b      	mov	fp, r1
	for (i = 63; i >= 0; i--) {
    546a:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    546c:	2001      	movs	r0, #1
    546e:	0021      	movs	r1, r4
    5470:	9600      	str	r6, [sp, #0]
    5472:	9701      	str	r7, [sp, #4]
    5474:	465c      	mov	r4, fp
    5476:	9403      	str	r4, [sp, #12]
    5478:	4644      	mov	r4, r8
    547a:	9405      	str	r4, [sp, #20]
    547c:	e013      	b.n	54a6 <long_division+0x5a>
    547e:	2420      	movs	r4, #32
    5480:	1a64      	subs	r4, r4, r1
    5482:	0005      	movs	r5, r0
    5484:	40e5      	lsrs	r5, r4
    5486:	46a8      	mov	r8, r5
    5488:	e014      	b.n	54b4 <long_division+0x68>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
    548a:	9c00      	ldr	r4, [sp, #0]
    548c:	9d01      	ldr	r5, [sp, #4]
    548e:	1b12      	subs	r2, r2, r4
    5490:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    5492:	465c      	mov	r4, fp
    5494:	464d      	mov	r5, r9
    5496:	432c      	orrs	r4, r5
    5498:	46a3      	mov	fp, r4
    549a:	9c03      	ldr	r4, [sp, #12]
    549c:	4645      	mov	r5, r8
    549e:	432c      	orrs	r4, r5
    54a0:	9403      	str	r4, [sp, #12]
	for (i = 63; i >= 0; i--) {
    54a2:	3901      	subs	r1, #1
    54a4:	d325      	bcc.n	54f2 <long_division+0xa6>
		bit_shift = (uint64_t)1 << i;
    54a6:	2420      	movs	r4, #32
    54a8:	4264      	negs	r4, r4
    54aa:	190c      	adds	r4, r1, r4
    54ac:	d4e7      	bmi.n	547e <long_division+0x32>
    54ae:	0005      	movs	r5, r0
    54b0:	40a5      	lsls	r5, r4
    54b2:	46a8      	mov	r8, r5
    54b4:	0004      	movs	r4, r0
    54b6:	408c      	lsls	r4, r1
    54b8:	46a1      	mov	r9, r4
		r = r << 1;
    54ba:	1892      	adds	r2, r2, r2
    54bc:	415b      	adcs	r3, r3
    54be:	0014      	movs	r4, r2
    54c0:	001d      	movs	r5, r3
		if (n & bit_shift) {
    54c2:	9e05      	ldr	r6, [sp, #20]
    54c4:	464f      	mov	r7, r9
    54c6:	403e      	ands	r6, r7
    54c8:	46b4      	mov	ip, r6
    54ca:	9e04      	ldr	r6, [sp, #16]
    54cc:	4647      	mov	r7, r8
    54ce:	403e      	ands	r6, r7
    54d0:	46b2      	mov	sl, r6
    54d2:	4666      	mov	r6, ip
    54d4:	4657      	mov	r7, sl
    54d6:	433e      	orrs	r6, r7
    54d8:	d003      	beq.n	54e2 <long_division+0x96>
			r |= 0x01;
    54da:	0006      	movs	r6, r0
    54dc:	4326      	orrs	r6, r4
    54de:	0032      	movs	r2, r6
    54e0:	002b      	movs	r3, r5
		if (r >= d) {
    54e2:	9c00      	ldr	r4, [sp, #0]
    54e4:	9d01      	ldr	r5, [sp, #4]
    54e6:	429d      	cmp	r5, r3
    54e8:	d8db      	bhi.n	54a2 <long_division+0x56>
    54ea:	d1ce      	bne.n	548a <long_division+0x3e>
    54ec:	4294      	cmp	r4, r2
    54ee:	d8d8      	bhi.n	54a2 <long_division+0x56>
    54f0:	e7cb      	b.n	548a <long_division+0x3e>
    54f2:	9b03      	ldr	r3, [sp, #12]
		}
	}

	return q;
}
    54f4:	4658      	mov	r0, fp
    54f6:	0019      	movs	r1, r3
    54f8:	b007      	add	sp, #28
    54fa:	bc3c      	pop	{r2, r3, r4, r5}
    54fc:	4690      	mov	r8, r2
    54fe:	4699      	mov	r9, r3
    5500:	46a2      	mov	sl, r4
    5502:	46ab      	mov	fp, r5
    5504:	bdf0      	pop	{r4, r5, r6, r7, pc}

00005506 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    5506:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    5508:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    550a:	2340      	movs	r3, #64	; 0x40
    550c:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
    550e:	4281      	cmp	r1, r0
    5510:	d202      	bcs.n	5518 <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
    5512:	0018      	movs	r0, r3
    5514:	bd10      	pop	{r4, pc}
		baud_calculated++;
    5516:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
    5518:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    551a:	1c63      	adds	r3, r4, #1
    551c:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
    551e:	4288      	cmp	r0, r1
    5520:	d9f9      	bls.n	5516 <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    5522:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
    5524:	2cff      	cmp	r4, #255	; 0xff
    5526:	d8f4      	bhi.n	5512 <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
    5528:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    552a:	2300      	movs	r3, #0
    552c:	e7f1      	b.n	5512 <_sercom_get_sync_baud_val+0xc>
    552e:	Address 0x0000552e is out of bounds.


00005530 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    5530:	b5f0      	push	{r4, r5, r6, r7, lr}
    5532:	b083      	sub	sp, #12
    5534:	000f      	movs	r7, r1
    5536:	0016      	movs	r6, r2
    5538:	aa08      	add	r2, sp, #32
    553a:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    553c:	0004      	movs	r4, r0
    553e:	434c      	muls	r4, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    5540:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
    5542:	42bc      	cmp	r4, r7
    5544:	d902      	bls.n	554c <_sercom_get_async_baud_val+0x1c>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
    5546:	0010      	movs	r0, r2
    5548:	b003      	add	sp, #12
    554a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    554c:	2b00      	cmp	r3, #0
    554e:	d114      	bne.n	557a <_sercom_get_async_baud_val+0x4a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    5550:	0002      	movs	r2, r0
    5552:	0008      	movs	r0, r1
    5554:	2100      	movs	r1, #0
    5556:	4c19      	ldr	r4, [pc, #100]	; (55bc <_sercom_get_async_baud_val+0x8c>)
    5558:	47a0      	blx	r4
    555a:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
    555c:	003a      	movs	r2, r7
    555e:	2300      	movs	r3, #0
    5560:	2000      	movs	r0, #0
    5562:	4c17      	ldr	r4, [pc, #92]	; (55c0 <_sercom_get_async_baud_val+0x90>)
    5564:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
    5566:	2200      	movs	r2, #0
    5568:	2301      	movs	r3, #1
    556a:	1a12      	subs	r2, r2, r0
    556c:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
    556e:	0c12      	lsrs	r2, r2, #16
    5570:	041b      	lsls	r3, r3, #16
    5572:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
    5574:	8032      	strh	r2, [r6, #0]
	return STATUS_OK;
    5576:	2200      	movs	r2, #0
    5578:	e7e5      	b.n	5546 <_sercom_get_async_baud_val+0x16>
	uint64_t baud_calculated = 0;
    557a:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    557c:	2b01      	cmp	r3, #1
    557e:	d1f9      	bne.n	5574 <_sercom_get_async_baud_val+0x44>
		temp1 = ((uint64_t)baudrate * sample_num);
    5580:	000a      	movs	r2, r1
    5582:	2300      	movs	r3, #0
    5584:	2100      	movs	r1, #0
    5586:	4c0d      	ldr	r4, [pc, #52]	; (55bc <_sercom_get_async_baud_val+0x8c>)
    5588:	47a0      	blx	r4
    558a:	0002      	movs	r2, r0
    558c:	000b      	movs	r3, r1
    558e:	9200      	str	r2, [sp, #0]
    5590:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
    5592:	0038      	movs	r0, r7
    5594:	2100      	movs	r1, #0
    5596:	4c0a      	ldr	r4, [pc, #40]	; (55c0 <_sercom_get_async_baud_val+0x90>)
    5598:	47a0      	blx	r4
    559a:	0005      	movs	r5, r0
		if(baud_int > BAUD_INT_MAX) {
    559c:	2380      	movs	r3, #128	; 0x80
    559e:	019b      	lsls	r3, r3, #6
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    55a0:	2240      	movs	r2, #64	; 0x40
		if(baud_int > BAUD_INT_MAX) {
    55a2:	4298      	cmp	r0, r3
    55a4:	d8cf      	bhi.n	5546 <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
    55a6:	0f79      	lsrs	r1, r7, #29
    55a8:	00f8      	lsls	r0, r7, #3
    55aa:	9a00      	ldr	r2, [sp, #0]
    55ac:	9b01      	ldr	r3, [sp, #4]
    55ae:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
    55b0:	00ea      	lsls	r2, r5, #3
    55b2:	1a82      	subs	r2, r0, r2
		baud_calculated = baud_int | (baud_fp << 13);
    55b4:	b2d2      	uxtb	r2, r2
    55b6:	0352      	lsls	r2, r2, #13
    55b8:	432a      	orrs	r2, r5
    55ba:	e7db      	b.n	5574 <_sercom_get_async_baud_val+0x44>
    55bc:	000139e1 	.word	0x000139e1
    55c0:	0000544d 	.word	0x0000544d

000055c4 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    55c4:	b510      	push	{r4, lr}
    55c6:	b082      	sub	sp, #8
    55c8:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    55ca:	4b0e      	ldr	r3, [pc, #56]	; (5604 <sercom_set_gclk_generator+0x40>)
    55cc:	781b      	ldrb	r3, [r3, #0]
    55ce:	2b00      	cmp	r3, #0
    55d0:	d007      	beq.n	55e2 <sercom_set_gclk_generator+0x1e>
    55d2:	2900      	cmp	r1, #0
    55d4:	d105      	bne.n	55e2 <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
    55d6:	4b0b      	ldr	r3, [pc, #44]	; (5604 <sercom_set_gclk_generator+0x40>)
    55d8:	785b      	ldrb	r3, [r3, #1]
    55da:	4283      	cmp	r3, r0
    55dc:	d010      	beq.n	5600 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    55de:	201d      	movs	r0, #29
    55e0:	e00c      	b.n	55fc <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
    55e2:	a901      	add	r1, sp, #4
    55e4:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    55e6:	2011      	movs	r0, #17
    55e8:	4b07      	ldr	r3, [pc, #28]	; (5608 <sercom_set_gclk_generator+0x44>)
    55ea:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    55ec:	2011      	movs	r0, #17
    55ee:	4b07      	ldr	r3, [pc, #28]	; (560c <sercom_set_gclk_generator+0x48>)
    55f0:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
    55f2:	4b04      	ldr	r3, [pc, #16]	; (5604 <sercom_set_gclk_generator+0x40>)
    55f4:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    55f6:	2201      	movs	r2, #1
    55f8:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
    55fa:	2000      	movs	r0, #0
}
    55fc:	b002      	add	sp, #8
    55fe:	bd10      	pop	{r4, pc}
		return STATUS_OK;
    5600:	2000      	movs	r0, #0
    5602:	e7fb      	b.n	55fc <sercom_set_gclk_generator+0x38>
    5604:	200000c4 	.word	0x200000c4
    5608:	00006a65 	.word	0x00006a65
    560c:	000069f5 	.word	0x000069f5

00005610 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    5610:	4b3c      	ldr	r3, [pc, #240]	; (5704 <_sercom_get_default_pad+0xf4>)
    5612:	4298      	cmp	r0, r3
    5614:	d032      	beq.n	567c <_sercom_get_default_pad+0x6c>
    5616:	d90a      	bls.n	562e <_sercom_get_default_pad+0x1e>
    5618:	4b3b      	ldr	r3, [pc, #236]	; (5708 <_sercom_get_default_pad+0xf8>)
    561a:	4298      	cmp	r0, r3
    561c:	d04e      	beq.n	56bc <_sercom_get_default_pad+0xac>
    561e:	4b3b      	ldr	r3, [pc, #236]	; (570c <_sercom_get_default_pad+0xfc>)
    5620:	4298      	cmp	r0, r3
    5622:	d055      	beq.n	56d0 <_sercom_get_default_pad+0xc0>
    5624:	4b3a      	ldr	r3, [pc, #232]	; (5710 <_sercom_get_default_pad+0x100>)
    5626:	4298      	cmp	r0, r3
    5628:	d038      	beq.n	569c <_sercom_get_default_pad+0x8c>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
    562a:	2000      	movs	r0, #0
}
    562c:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
    562e:	2384      	movs	r3, #132	; 0x84
    5630:	05db      	lsls	r3, r3, #23
    5632:	4298      	cmp	r0, r3
    5634:	d00c      	beq.n	5650 <_sercom_get_default_pad+0x40>
    5636:	4b37      	ldr	r3, [pc, #220]	; (5714 <_sercom_get_default_pad+0x104>)
    5638:	4298      	cmp	r0, r3
    563a:	d1f6      	bne.n	562a <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    563c:	2901      	cmp	r1, #1
    563e:	d017      	beq.n	5670 <_sercom_get_default_pad+0x60>
    5640:	2900      	cmp	r1, #0
    5642:	d057      	beq.n	56f4 <_sercom_get_default_pad+0xe4>
    5644:	2902      	cmp	r1, #2
    5646:	d015      	beq.n	5674 <_sercom_get_default_pad+0x64>
    5648:	2903      	cmp	r1, #3
    564a:	d015      	beq.n	5678 <_sercom_get_default_pad+0x68>
	return 0;
    564c:	2000      	movs	r0, #0
    564e:	e7ed      	b.n	562c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    5650:	2901      	cmp	r1, #1
    5652:	d007      	beq.n	5664 <_sercom_get_default_pad+0x54>
    5654:	2900      	cmp	r1, #0
    5656:	d04b      	beq.n	56f0 <_sercom_get_default_pad+0xe0>
    5658:	2902      	cmp	r1, #2
    565a:	d005      	beq.n	5668 <_sercom_get_default_pad+0x58>
    565c:	2903      	cmp	r1, #3
    565e:	d005      	beq.n	566c <_sercom_get_default_pad+0x5c>
	return 0;
    5660:	2000      	movs	r0, #0
    5662:	e7e3      	b.n	562c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    5664:	482c      	ldr	r0, [pc, #176]	; (5718 <_sercom_get_default_pad+0x108>)
    5666:	e7e1      	b.n	562c <_sercom_get_default_pad+0x1c>
    5668:	482c      	ldr	r0, [pc, #176]	; (571c <_sercom_get_default_pad+0x10c>)
    566a:	e7df      	b.n	562c <_sercom_get_default_pad+0x1c>
    566c:	482c      	ldr	r0, [pc, #176]	; (5720 <_sercom_get_default_pad+0x110>)
    566e:	e7dd      	b.n	562c <_sercom_get_default_pad+0x1c>
    5670:	482c      	ldr	r0, [pc, #176]	; (5724 <_sercom_get_default_pad+0x114>)
    5672:	e7db      	b.n	562c <_sercom_get_default_pad+0x1c>
    5674:	482c      	ldr	r0, [pc, #176]	; (5728 <_sercom_get_default_pad+0x118>)
    5676:	e7d9      	b.n	562c <_sercom_get_default_pad+0x1c>
    5678:	482c      	ldr	r0, [pc, #176]	; (572c <_sercom_get_default_pad+0x11c>)
    567a:	e7d7      	b.n	562c <_sercom_get_default_pad+0x1c>
    567c:	2901      	cmp	r1, #1
    567e:	d007      	beq.n	5690 <_sercom_get_default_pad+0x80>
    5680:	2900      	cmp	r1, #0
    5682:	d039      	beq.n	56f8 <_sercom_get_default_pad+0xe8>
    5684:	2902      	cmp	r1, #2
    5686:	d005      	beq.n	5694 <_sercom_get_default_pad+0x84>
    5688:	2903      	cmp	r1, #3
    568a:	d005      	beq.n	5698 <_sercom_get_default_pad+0x88>
	return 0;
    568c:	2000      	movs	r0, #0
    568e:	e7cd      	b.n	562c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    5690:	4827      	ldr	r0, [pc, #156]	; (5730 <_sercom_get_default_pad+0x120>)
    5692:	e7cb      	b.n	562c <_sercom_get_default_pad+0x1c>
    5694:	4827      	ldr	r0, [pc, #156]	; (5734 <_sercom_get_default_pad+0x124>)
    5696:	e7c9      	b.n	562c <_sercom_get_default_pad+0x1c>
    5698:	4827      	ldr	r0, [pc, #156]	; (5738 <_sercom_get_default_pad+0x128>)
    569a:	e7c7      	b.n	562c <_sercom_get_default_pad+0x1c>
    569c:	2901      	cmp	r1, #1
    569e:	d007      	beq.n	56b0 <_sercom_get_default_pad+0xa0>
    56a0:	2900      	cmp	r1, #0
    56a2:	d02b      	beq.n	56fc <_sercom_get_default_pad+0xec>
    56a4:	2902      	cmp	r1, #2
    56a6:	d005      	beq.n	56b4 <_sercom_get_default_pad+0xa4>
    56a8:	2903      	cmp	r1, #3
    56aa:	d005      	beq.n	56b8 <_sercom_get_default_pad+0xa8>
	return 0;
    56ac:	2000      	movs	r0, #0
    56ae:	e7bd      	b.n	562c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    56b0:	4822      	ldr	r0, [pc, #136]	; (573c <_sercom_get_default_pad+0x12c>)
    56b2:	e7bb      	b.n	562c <_sercom_get_default_pad+0x1c>
    56b4:	4822      	ldr	r0, [pc, #136]	; (5740 <_sercom_get_default_pad+0x130>)
    56b6:	e7b9      	b.n	562c <_sercom_get_default_pad+0x1c>
    56b8:	4822      	ldr	r0, [pc, #136]	; (5744 <_sercom_get_default_pad+0x134>)
    56ba:	e7b7      	b.n	562c <_sercom_get_default_pad+0x1c>
    56bc:	2902      	cmp	r1, #2
    56be:	d003      	beq.n	56c8 <_sercom_get_default_pad+0xb8>
    56c0:	2903      	cmp	r1, #3
    56c2:	d003      	beq.n	56cc <_sercom_get_default_pad+0xbc>
    56c4:	2000      	movs	r0, #0
    56c6:	e7b1      	b.n	562c <_sercom_get_default_pad+0x1c>
    56c8:	481f      	ldr	r0, [pc, #124]	; (5748 <_sercom_get_default_pad+0x138>)
    56ca:	e7af      	b.n	562c <_sercom_get_default_pad+0x1c>
    56cc:	481f      	ldr	r0, [pc, #124]	; (574c <_sercom_get_default_pad+0x13c>)
    56ce:	e7ad      	b.n	562c <_sercom_get_default_pad+0x1c>
    56d0:	2901      	cmp	r1, #1
    56d2:	d007      	beq.n	56e4 <_sercom_get_default_pad+0xd4>
    56d4:	2900      	cmp	r1, #0
    56d6:	d013      	beq.n	5700 <_sercom_get_default_pad+0xf0>
    56d8:	2902      	cmp	r1, #2
    56da:	d005      	beq.n	56e8 <_sercom_get_default_pad+0xd8>
    56dc:	2903      	cmp	r1, #3
    56de:	d005      	beq.n	56ec <_sercom_get_default_pad+0xdc>
	return 0;
    56e0:	2000      	movs	r0, #0
    56e2:	e7a3      	b.n	562c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    56e4:	481a      	ldr	r0, [pc, #104]	; (5750 <_sercom_get_default_pad+0x140>)
    56e6:	e7a1      	b.n	562c <_sercom_get_default_pad+0x1c>
    56e8:	481a      	ldr	r0, [pc, #104]	; (5754 <_sercom_get_default_pad+0x144>)
    56ea:	e79f      	b.n	562c <_sercom_get_default_pad+0x1c>
    56ec:	481a      	ldr	r0, [pc, #104]	; (5758 <_sercom_get_default_pad+0x148>)
    56ee:	e79d      	b.n	562c <_sercom_get_default_pad+0x1c>
    56f0:	481a      	ldr	r0, [pc, #104]	; (575c <_sercom_get_default_pad+0x14c>)
    56f2:	e79b      	b.n	562c <_sercom_get_default_pad+0x1c>
    56f4:	2003      	movs	r0, #3
    56f6:	e799      	b.n	562c <_sercom_get_default_pad+0x1c>
    56f8:	4819      	ldr	r0, [pc, #100]	; (5760 <_sercom_get_default_pad+0x150>)
    56fa:	e797      	b.n	562c <_sercom_get_default_pad+0x1c>
    56fc:	4819      	ldr	r0, [pc, #100]	; (5764 <_sercom_get_default_pad+0x154>)
    56fe:	e795      	b.n	562c <_sercom_get_default_pad+0x1c>
    5700:	4819      	ldr	r0, [pc, #100]	; (5768 <_sercom_get_default_pad+0x158>)
    5702:	e793      	b.n	562c <_sercom_get_default_pad+0x1c>
    5704:	42000800 	.word	0x42000800
    5708:	42001000 	.word	0x42001000
    570c:	43000400 	.word	0x43000400
    5710:	42000c00 	.word	0x42000c00
    5714:	42000400 	.word	0x42000400
    5718:	00050003 	.word	0x00050003
    571c:	00060003 	.word	0x00060003
    5720:	00070003 	.word	0x00070003
    5724:	00010003 	.word	0x00010003
    5728:	001e0003 	.word	0x001e0003
    572c:	001f0003 	.word	0x001f0003
    5730:	00090003 	.word	0x00090003
    5734:	000a0003 	.word	0x000a0003
    5738:	000b0003 	.word	0x000b0003
    573c:	00110003 	.word	0x00110003
    5740:	00120003 	.word	0x00120003
    5744:	00130003 	.word	0x00130003
    5748:	000e0003 	.word	0x000e0003
    574c:	000f0003 	.word	0x000f0003
    5750:	00170003 	.word	0x00170003
    5754:	00180003 	.word	0x00180003
    5758:	00190003 	.word	0x00190003
    575c:	00040003 	.word	0x00040003
    5760:	00080003 	.word	0x00080003
    5764:	00100003 	.word	0x00100003
    5768:	00160003 	.word	0x00160003

0000576c <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    576c:	b530      	push	{r4, r5, lr}
    576e:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    5770:	4b0b      	ldr	r3, [pc, #44]	; (57a0 <_sercom_get_sercom_inst_index+0x34>)
    5772:	466a      	mov	r2, sp
    5774:	cb32      	ldmia	r3!, {r1, r4, r5}
    5776:	c232      	stmia	r2!, {r1, r4, r5}
    5778:	cb32      	ldmia	r3!, {r1, r4, r5}
    577a:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    577c:	9b00      	ldr	r3, [sp, #0]
    577e:	4283      	cmp	r3, r0
    5780:	d00b      	beq.n	579a <_sercom_get_sercom_inst_index+0x2e>
    5782:	2301      	movs	r3, #1
    5784:	009a      	lsls	r2, r3, #2
    5786:	4669      	mov	r1, sp
    5788:	5852      	ldr	r2, [r2, r1]
    578a:	4282      	cmp	r2, r0
    578c:	d006      	beq.n	579c <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    578e:	3301      	adds	r3, #1
    5790:	2b06      	cmp	r3, #6
    5792:	d1f7      	bne.n	5784 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    5794:	2000      	movs	r0, #0
}
    5796:	b007      	add	sp, #28
    5798:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    579a:	2300      	movs	r3, #0
			return i;
    579c:	b2d8      	uxtb	r0, r3
    579e:	e7fa      	b.n	5796 <_sercom_get_sercom_inst_index+0x2a>
    57a0:	00017c24 	.word	0x00017c24

000057a4 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    57a4:	4770      	bx	lr
    57a6:	Address 0x000057a6 is out of bounds.


000057a8 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    57a8:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    57aa:	4b0a      	ldr	r3, [pc, #40]	; (57d4 <_sercom_set_handler+0x2c>)
    57ac:	781b      	ldrb	r3, [r3, #0]
    57ae:	2b00      	cmp	r3, #0
    57b0:	d10c      	bne.n	57cc <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    57b2:	4f09      	ldr	r7, [pc, #36]	; (57d8 <_sercom_set_handler+0x30>)
    57b4:	4e09      	ldr	r6, [pc, #36]	; (57dc <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    57b6:	4d0a      	ldr	r5, [pc, #40]	; (57e0 <_sercom_set_handler+0x38>)
    57b8:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    57ba:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    57bc:	195a      	adds	r2, r3, r5
    57be:	6014      	str	r4, [r2, #0]
    57c0:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    57c2:	2b18      	cmp	r3, #24
    57c4:	d1f9      	bne.n	57ba <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
    57c6:	2201      	movs	r2, #1
    57c8:	4b02      	ldr	r3, [pc, #8]	; (57d4 <_sercom_set_handler+0x2c>)
    57ca:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    57cc:	0080      	lsls	r0, r0, #2
    57ce:	4b02      	ldr	r3, [pc, #8]	; (57d8 <_sercom_set_handler+0x30>)
    57d0:	50c1      	str	r1, [r0, r3]
}
    57d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    57d4:	200000c6 	.word	0x200000c6
    57d8:	200000c8 	.word	0x200000c8
    57dc:	000057a5 	.word	0x000057a5
    57e0:	20001f2c 	.word	0x20001f2c

000057e4 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    57e4:	b500      	push	{lr}
    57e6:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    57e8:	2308      	movs	r3, #8
    57ea:	466a      	mov	r2, sp
    57ec:	7013      	strb	r3, [r2, #0]
    57ee:	3301      	adds	r3, #1
    57f0:	7053      	strb	r3, [r2, #1]
    57f2:	3301      	adds	r3, #1
    57f4:	7093      	strb	r3, [r2, #2]
    57f6:	3301      	adds	r3, #1
    57f8:	70d3      	strb	r3, [r2, #3]
    57fa:	3301      	adds	r3, #1
    57fc:	7113      	strb	r3, [r2, #4]
    57fe:	3301      	adds	r3, #1
    5800:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    5802:	4b03      	ldr	r3, [pc, #12]	; (5810 <_sercom_get_interrupt_vector+0x2c>)
    5804:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    5806:	466b      	mov	r3, sp
    5808:	5618      	ldrsb	r0, [r3, r0]
}
    580a:	b003      	add	sp, #12
    580c:	bd00      	pop	{pc}
    580e:	46c0      	nop			; (mov r8, r8)
    5810:	0000576d 	.word	0x0000576d

00005814 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    5814:	b510      	push	{r4, lr}
    5816:	4b02      	ldr	r3, [pc, #8]	; (5820 <SERCOM0_Handler+0xc>)
    5818:	681b      	ldr	r3, [r3, #0]
    581a:	2000      	movs	r0, #0
    581c:	4798      	blx	r3
    581e:	bd10      	pop	{r4, pc}
    5820:	200000c8 	.word	0x200000c8

00005824 <SERCOM1_Handler>:
    5824:	b510      	push	{r4, lr}
    5826:	4b02      	ldr	r3, [pc, #8]	; (5830 <SERCOM1_Handler+0xc>)
    5828:	685b      	ldr	r3, [r3, #4]
    582a:	2001      	movs	r0, #1
    582c:	4798      	blx	r3
    582e:	bd10      	pop	{r4, pc}
    5830:	200000c8 	.word	0x200000c8

00005834 <SERCOM2_Handler>:
    5834:	b510      	push	{r4, lr}
    5836:	4b02      	ldr	r3, [pc, #8]	; (5840 <SERCOM2_Handler+0xc>)
    5838:	689b      	ldr	r3, [r3, #8]
    583a:	2002      	movs	r0, #2
    583c:	4798      	blx	r3
    583e:	bd10      	pop	{r4, pc}
    5840:	200000c8 	.word	0x200000c8

00005844 <SERCOM3_Handler>:
    5844:	b510      	push	{r4, lr}
    5846:	4b02      	ldr	r3, [pc, #8]	; (5850 <SERCOM3_Handler+0xc>)
    5848:	68db      	ldr	r3, [r3, #12]
    584a:	2003      	movs	r0, #3
    584c:	4798      	blx	r3
    584e:	bd10      	pop	{r4, pc}
    5850:	200000c8 	.word	0x200000c8

00005854 <SERCOM4_Handler>:
    5854:	b510      	push	{r4, lr}
    5856:	4b02      	ldr	r3, [pc, #8]	; (5860 <SERCOM4_Handler+0xc>)
    5858:	691b      	ldr	r3, [r3, #16]
    585a:	2004      	movs	r0, #4
    585c:	4798      	blx	r3
    585e:	bd10      	pop	{r4, pc}
    5860:	200000c8 	.word	0x200000c8

00005864 <SERCOM5_Handler>:
    5864:	b510      	push	{r4, lr}
    5866:	4b02      	ldr	r3, [pc, #8]	; (5870 <SERCOM5_Handler+0xc>)
    5868:	695b      	ldr	r3, [r3, #20]
    586a:	2005      	movs	r0, #5
    586c:	4798      	blx	r3
    586e:	bd10      	pop	{r4, pc}
    5870:	200000c8 	.word	0x200000c8

00005874 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    5874:	b5f0      	push	{r4, r5, r6, r7, lr}
    5876:	46d6      	mov	lr, sl
    5878:	464f      	mov	r7, r9
    587a:	4646      	mov	r6, r8
    587c:	b5c0      	push	{r6, r7, lr}
    587e:	b08a      	sub	sp, #40	; 0x28
    5880:	0006      	movs	r6, r0
    5882:	000f      	movs	r7, r1
    5884:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    5886:	6031      	str	r1, [r6, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    5888:	680b      	ldr	r3, [r1, #0]
    588a:	079b      	lsls	r3, r3, #30
    588c:	d40a      	bmi.n	58a4 <spi_init+0x30>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    588e:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    5890:	2005      	movs	r0, #5
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    5892:	07db      	lsls	r3, r3, #31
    5894:	d400      	bmi.n	5898 <spi_init+0x24>
    5896:	e0af      	b.n	59f8 <spi_init+0x184>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    5898:	b00a      	add	sp, #40	; 0x28
    589a:	bc1c      	pop	{r2, r3, r4}
    589c:	4690      	mov	r8, r2
    589e:	4699      	mov	r9, r3
    58a0:	46a2      	mov	sl, r4
    58a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32_t pad_pinmuxes[] = {
    58a4:	6a93      	ldr	r3, [r2, #40]	; 0x28
    58a6:	9305      	str	r3, [sp, #20]
    58a8:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    58aa:	9306      	str	r3, [sp, #24]
    58ac:	6b13      	ldr	r3, [r2, #48]	; 0x30
    58ae:	9307      	str	r3, [sp, #28]
    58b0:	6b53      	ldr	r3, [r2, #52]	; 0x34
    58b2:	9308      	str	r3, [sp, #32]
    58b4:	2500      	movs	r5, #0
    58b6:	e00a      	b.n	58ce <spi_init+0x5a>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    58b8:	0038      	movs	r0, r7
    58ba:	4bb6      	ldr	r3, [pc, #728]	; (5b94 <spi_init+0x320>)
    58bc:	4798      	blx	r3
    58be:	e00e      	b.n	58de <spi_init+0x6a>

	if (pin_index & 1) {
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
    58c0:	230f      	movs	r3, #15
    58c2:	4018      	ands	r0, r3
		if ((current_pinmux & 0xFFFF) !=
    58c4:	4581      	cmp	r9, r0
    58c6:	d130      	bne.n	592a <spi_init+0xb6>
    58c8:	3501      	adds	r5, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    58ca:	2d04      	cmp	r5, #4
    58cc:	d031      	beq.n	5932 <spi_init+0xbe>
    58ce:	b2e9      	uxtb	r1, r5
		uint32_t current_pinmux = pad_pinmuxes[pad];
    58d0:	00ab      	lsls	r3, r5, #2
    58d2:	aa02      	add	r2, sp, #8
    58d4:	200c      	movs	r0, #12
    58d6:	1812      	adds	r2, r2, r0
    58d8:	58d0      	ldr	r0, [r2, r3]
		if (current_pinmux == PINMUX_DEFAULT) {
    58da:	2800      	cmp	r0, #0
    58dc:	d0ec      	beq.n	58b8 <spi_init+0x44>
		if (current_pinmux == PINMUX_UNUSED) {
    58de:	1c43      	adds	r3, r0, #1
    58e0:	d0f2      	beq.n	58c8 <spi_init+0x54>
		if ((current_pinmux & 0xFFFF) !=
    58e2:	0401      	lsls	r1, r0, #16
    58e4:	0c0b      	lsrs	r3, r1, #16
    58e6:	4699      	mov	r9, r3
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
    58e8:	0c00      	lsrs	r0, r0, #16
	if (port_index < PORT_INST_NUM) {
    58ea:	b2c3      	uxtb	r3, r0
    58ec:	469c      	mov	ip, r3
		return NULL;
    58ee:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    58f0:	0602      	lsls	r2, r0, #24
    58f2:	d405      	bmi.n	5900 <spi_init+0x8c>
		return &(ports[port_index]->Group[group_index]);
    58f4:	4663      	mov	r3, ip
    58f6:	095b      	lsrs	r3, r3, #5
    58f8:	01db      	lsls	r3, r3, #7
    58fa:	4aa7      	ldr	r2, [pc, #668]	; (5b98 <spi_init+0x324>)
    58fc:	4690      	mov	r8, r2
    58fe:	4443      	add	r3, r8
	uint32_t pin_index = (gpio_pin % 32);
    5900:	221f      	movs	r2, #31
    5902:	4660      	mov	r0, ip
    5904:	4002      	ands	r2, r0
	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    5906:	1898      	adds	r0, r3, r2
    5908:	3040      	adds	r0, #64	; 0x40
    590a:	7800      	ldrb	r0, [r0, #0]
    590c:	4682      	mov	sl, r0
		return SYSTEM_PINMUX_GPIO;
    590e:	2080      	movs	r0, #128	; 0x80
	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    5910:	4651      	mov	r1, sl
    5912:	07c9      	lsls	r1, r1, #31
    5914:	d5d6      	bpl.n	58c4 <spi_init+0x50>
	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
    5916:	0852      	lsrs	r2, r2, #1
    5918:	189b      	adds	r3, r3, r2
    591a:	3330      	adds	r3, #48	; 0x30
    591c:	7818      	ldrb	r0, [r3, #0]
    591e:	b2c0      	uxtb	r0, r0
	if (pin_index & 1) {
    5920:	4663      	mov	r3, ip
    5922:	07db      	lsls	r3, r3, #31
    5924:	d5cc      	bpl.n	58c0 <spi_init+0x4c>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
    5926:	0900      	lsrs	r0, r0, #4
    5928:	e7cc      	b.n	58c4 <spi_init+0x50>
			module->hw = NULL;
    592a:	2300      	movs	r3, #0
    592c:	6033      	str	r3, [r6, #0]
			return STATUS_ERR_DENIED;
    592e:	201c      	movs	r0, #28
    5930:	e7b2      	b.n	5898 <spi_init+0x24>
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
    5932:	2011      	movs	r0, #17
    5934:	4b99      	ldr	r3, [pc, #612]	; (5b9c <spi_init+0x328>)
    5936:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    5938:	7822      	ldrb	r2, [r4, #0]
	uint32_t ctrla = 0;
    593a:	2500      	movs	r5, #0
	if (config->mode == SPI_MODE_MASTER) {
    593c:	2a01      	cmp	r2, #1
    593e:	d016      	beq.n	596e <spi_init+0xfa>
	if (config->mode == SPI_MODE_SLAVE) {
    5940:	7821      	ldrb	r1, [r4, #0]
    5942:	2900      	cmp	r1, #0
    5944:	d127      	bne.n	5996 <spi_init+0x122>
		if (spi_module->CTRLA.reg != addr) {
    5946:	683b      	ldr	r3, [r7, #0]
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
    5948:	7fe2      	ldrb	r2, [r4, #31]
    594a:	0412      	lsls	r2, r2, #16
		addr |= (config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
    594c:	7fa0      	ldrb	r0, [r4, #30]
    594e:	4302      	orrs	r2, r0
			return STATUS_ERR_DENIED;
    5950:	201c      	movs	r0, #28
		if (spi_module->CTRLA.reg != addr) {
    5952:	429a      	cmp	r2, r3
    5954:	d1a0      	bne.n	5898 <spi_init+0x24>
		ctrla |= config->mode_specific.slave.frame_format;
    5956:	69a3      	ldr	r3, [r4, #24]
		ctrlb |= config->mode_specific.slave.address_mode;
    5958:	8ba2      	ldrh	r2, [r4, #28]
		if (config->mode_specific.slave.preload_enable) {
    595a:	3004      	adds	r0, #4
    595c:	5c20      	ldrb	r0, [r4, r0]
    595e:	2800      	cmp	r0, #0
    5960:	d001      	beq.n	5966 <spi_init+0xf2>
    5962:	2040      	movs	r0, #64	; 0x40
    5964:	4302      	orrs	r2, r0
		ctrla |= SERCOM_SPI_CTRLA_MODE(0x2);
    5966:	2008      	movs	r0, #8
    5968:	4303      	orrs	r3, r0
    596a:	431d      	orrs	r5, r3
    596c:	e014      	b.n	5998 <spi_init+0x124>
		enum status_code error_code = _sercom_get_sync_baud_val(
    596e:	aa04      	add	r2, sp, #16
    5970:	0001      	movs	r1, r0
    5972:	69a0      	ldr	r0, [r4, #24]
    5974:	4b8a      	ldr	r3, [pc, #552]	; (5ba0 <spi_init+0x32c>)
    5976:	4798      	blx	r3
    5978:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    597a:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    597c:	2b00      	cmp	r3, #0
    597e:	d000      	beq.n	5982 <spi_init+0x10e>
    5980:	e78a      	b.n	5898 <spi_init+0x24>
		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    5982:	7b3b      	ldrb	r3, [r7, #12]
    5984:	b2db      	uxtb	r3, r3
    5986:	aa04      	add	r2, sp, #16
    5988:	7812      	ldrb	r2, [r2, #0]
			return STATUS_ERR_DENIED;
    598a:	3005      	adds	r0, #5
		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    598c:	429a      	cmp	r2, r3
    598e:	d000      	beq.n	5992 <spi_init+0x11e>
    5990:	e782      	b.n	5898 <spi_init+0x24>
		ctrla |= SERCOM_SPI_CTRLA_MODE(0x3);
    5992:	350c      	adds	r5, #12
    5994:	e7d4      	b.n	5940 <spi_init+0xcc>
	uint32_t ctrlb = 0;
    5996:	2200      	movs	r2, #0
	ctrla |= config->mux_setting;
    5998:	6863      	ldr	r3, [r4, #4]
    599a:	68a0      	ldr	r0, [r4, #8]
    599c:	4303      	orrs	r3, r0
    599e:	68e0      	ldr	r0, [r4, #12]
    59a0:	4303      	orrs	r3, r0
    59a2:	432b      	orrs	r3, r5
	ctrlb |= config->character_size;
    59a4:	7c20      	ldrb	r0, [r4, #16]
    59a6:	4302      	orrs	r2, r0
	if (config->run_in_standby) {
    59a8:	7c60      	ldrb	r0, [r4, #17]
    59aa:	2800      	cmp	r0, #0
    59ac:	d001      	beq.n	59b2 <spi_init+0x13e>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    59ae:	2080      	movs	r0, #128	; 0x80
    59b0:	4303      	orrs	r3, r0
	if (config->receiver_enable) {
    59b2:	7ca0      	ldrb	r0, [r4, #18]
    59b4:	2800      	cmp	r0, #0
    59b6:	d002      	beq.n	59be <spi_init+0x14a>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    59b8:	2080      	movs	r0, #128	; 0x80
    59ba:	0280      	lsls	r0, r0, #10
    59bc:	4302      	orrs	r2, r0
	if (config->select_slave_low_detect_enable) {
    59be:	7ce0      	ldrb	r0, [r4, #19]
    59c0:	2800      	cmp	r0, #0
    59c2:	d002      	beq.n	59ca <spi_init+0x156>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    59c4:	2080      	movs	r0, #128	; 0x80
    59c6:	0080      	lsls	r0, r0, #2
    59c8:	4302      	orrs	r2, r0
	if (config->master_slave_select_enable) {
    59ca:	7d20      	ldrb	r0, [r4, #20]
    59cc:	2800      	cmp	r0, #0
    59ce:	d002      	beq.n	59d6 <spi_init+0x162>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    59d0:	2080      	movs	r0, #128	; 0x80
    59d2:	0180      	lsls	r0, r0, #6
    59d4:	4302      	orrs	r2, r0
	if (spi_module->CTRLA.reg == ctrla &&
    59d6:	6838      	ldr	r0, [r7, #0]
	ctrla |= SERCOM_SPI_CTRLA_ENABLE;
    59d8:	2502      	movs	r5, #2
    59da:	432b      	orrs	r3, r5
	if (spi_module->CTRLA.reg == ctrla &&
    59dc:	4283      	cmp	r3, r0
    59de:	d003      	beq.n	59e8 <spi_init+0x174>
	module->hw = NULL;
    59e0:	2300      	movs	r3, #0
    59e2:	6033      	str	r3, [r6, #0]
	return STATUS_ERR_DENIED;
    59e4:	201c      	movs	r0, #28
    59e6:	e757      	b.n	5898 <spi_init+0x24>
			spi_module->CTRLB.reg == ctrlb) {
    59e8:	687b      	ldr	r3, [r7, #4]
	if (spi_module->CTRLA.reg == ctrla &&
    59ea:	4293      	cmp	r3, r2
    59ec:	d1f8      	bne.n	59e0 <spi_init+0x16c>
		module->mode           = config->mode;
    59ee:	7171      	strb	r1, [r6, #5]
		module->character_size = config->character_size;
    59f0:	7c23      	ldrb	r3, [r4, #16]
    59f2:	71b3      	strb	r3, [r6, #6]
		return STATUS_OK;
    59f4:	2000      	movs	r0, #0
    59f6:	e74f      	b.n	5898 <spi_init+0x24>
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    59f8:	0008      	movs	r0, r1
    59fa:	4b6a      	ldr	r3, [pc, #424]	; (5ba4 <spi_init+0x330>)
    59fc:	4798      	blx	r3
	if (sercom_index == 5) {
    59fe:	2805      	cmp	r0, #5
    5a00:	d100      	bne.n	5a04 <spi_init+0x190>
    5a02:	e0bf      	b.n	5b84 <spi_init+0x310>
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    5a04:	0003      	movs	r3, r0
    5a06:	3312      	adds	r3, #18
			MCLK->APBCMASK.reg |= mask;
    5a08:	4967      	ldr	r1, [pc, #412]	; (5ba8 <spi_init+0x334>)
    5a0a:	69cd      	ldr	r5, [r1, #28]
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    5a0c:	2201      	movs	r2, #1
    5a0e:	4082      	lsls	r2, r0
    5a10:	432a      	orrs	r2, r5
    5a12:	61ca      	str	r2, [r1, #28]
	gclk_chan_conf.source_generator = config->generator_source;
    5a14:	a909      	add	r1, sp, #36	; 0x24
    5a16:	2524      	movs	r5, #36	; 0x24
    5a18:	5d62      	ldrb	r2, [r4, r5]
    5a1a:	700a      	strb	r2, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    5a1c:	b2db      	uxtb	r3, r3
    5a1e:	9301      	str	r3, [sp, #4]
    5a20:	0018      	movs	r0, r3
    5a22:	4b62      	ldr	r3, [pc, #392]	; (5bac <spi_init+0x338>)
    5a24:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    5a26:	9801      	ldr	r0, [sp, #4]
    5a28:	4b61      	ldr	r3, [pc, #388]	; (5bb0 <spi_init+0x33c>)
    5a2a:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    5a2c:	5d60      	ldrb	r0, [r4, r5]
    5a2e:	2100      	movs	r1, #0
    5a30:	4b60      	ldr	r3, [pc, #384]	; (5bb4 <spi_init+0x340>)
    5a32:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    5a34:	7823      	ldrb	r3, [r4, #0]
    5a36:	2b01      	cmp	r3, #1
    5a38:	d020      	beq.n	5a7c <spi_init+0x208>
	if (config->mode == SPI_MODE_SLAVE) {
    5a3a:	7823      	ldrb	r3, [r4, #0]
    5a3c:	2b00      	cmp	r3, #0
    5a3e:	d103      	bne.n	5a48 <spi_init+0x1d4>
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
    5a40:	683b      	ldr	r3, [r7, #0]
    5a42:	2208      	movs	r2, #8
    5a44:	4313      	orrs	r3, r2
    5a46:	603b      	str	r3, [r7, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
    5a48:	6833      	ldr	r3, [r6, #0]
    5a4a:	4698      	mov	r8, r3
	config->mux_position = SYSTEM_PINMUX_GPIO;
    5a4c:	ab04      	add	r3, sp, #16
    5a4e:	2280      	movs	r2, #128	; 0x80
    5a50:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    5a52:	2200      	movs	r2, #0
    5a54:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    5a56:	2101      	movs	r1, #1
    5a58:	7099      	strb	r1, [r3, #2]
	config->powersave    = false;
    5a5a:	70da      	strb	r2, [r3, #3]
	if(config->mode == SPI_MODE_SLAVE) {
    5a5c:	7823      	ldrb	r3, [r4, #0]
    5a5e:	2b00      	cmp	r3, #0
    5a60:	d101      	bne.n	5a66 <spi_init+0x1f2>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    5a62:	ab04      	add	r3, sp, #16
    5a64:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    5a66:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    5a68:	9305      	str	r3, [sp, #20]
    5a6a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    5a6c:	9306      	str	r3, [sp, #24]
    5a6e:	6b23      	ldr	r3, [r4, #48]	; 0x30
    5a70:	9307      	str	r3, [sp, #28]
    5a72:	6b63      	ldr	r3, [r4, #52]	; 0x34
    5a74:	9308      	str	r3, [sp, #32]
    5a76:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    5a78:	ad05      	add	r5, sp, #20
    5a7a:	e011      	b.n	5aa0 <spi_init+0x22c>
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    5a7c:	683b      	ldr	r3, [r7, #0]
    5a7e:	220c      	movs	r2, #12
    5a80:	4313      	orrs	r3, r2
    5a82:	603b      	str	r3, [r7, #0]
    5a84:	e7d9      	b.n	5a3a <spi_init+0x1c6>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    5a86:	4640      	mov	r0, r8
    5a88:	4b42      	ldr	r3, [pc, #264]	; (5b94 <spi_init+0x320>)
    5a8a:	4798      	blx	r3
    5a8c:	e00d      	b.n	5aaa <spi_init+0x236>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    5a8e:	a904      	add	r1, sp, #16
    5a90:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    5a92:	0c00      	lsrs	r0, r0, #16
    5a94:	b2c0      	uxtb	r0, r0
    5a96:	4b48      	ldr	r3, [pc, #288]	; (5bb8 <spi_init+0x344>)
    5a98:	4798      	blx	r3
    5a9a:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    5a9c:	2f04      	cmp	r7, #4
    5a9e:	d007      	beq.n	5ab0 <spi_init+0x23c>
    5aa0:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    5aa2:	00bb      	lsls	r3, r7, #2
    5aa4:	5958      	ldr	r0, [r3, r5]
		if (current_pinmux == PINMUX_DEFAULT) {
    5aa6:	2800      	cmp	r0, #0
    5aa8:	d0ed      	beq.n	5a86 <spi_init+0x212>
		if (current_pinmux != PINMUX_UNUSED) {
    5aaa:	1c43      	adds	r3, r0, #1
    5aac:	d1ef      	bne.n	5a8e <spi_init+0x21a>
    5aae:	e7f4      	b.n	5a9a <spi_init+0x226>
	module->mode             = config->mode;
    5ab0:	7823      	ldrb	r3, [r4, #0]
    5ab2:	7173      	strb	r3, [r6, #5]
	module->character_size   = config->character_size;
    5ab4:	7c23      	ldrb	r3, [r4, #16]
    5ab6:	71b3      	strb	r3, [r6, #6]
	module->receiver_enabled = config->receiver_enable;
    5ab8:	7ca3      	ldrb	r3, [r4, #18]
    5aba:	71f3      	strb	r3, [r6, #7]
	module->master_slave_select_enable = config->master_slave_select_enable;
    5abc:	7d23      	ldrb	r3, [r4, #20]
    5abe:	7233      	strb	r3, [r6, #8]
	uint16_t baud = 0;
    5ac0:	2200      	movs	r2, #0
    5ac2:	ab02      	add	r3, sp, #8
    5ac4:	80da      	strh	r2, [r3, #6]
	if (config->mode == SPI_MODE_MASTER) {
    5ac6:	7823      	ldrb	r3, [r4, #0]
    5ac8:	2b01      	cmp	r3, #1
    5aca:	d014      	beq.n	5af6 <spi_init+0x282>
	if (config->mode == SPI_MODE_SLAVE) {
    5acc:	7823      	ldrb	r3, [r4, #0]
    5ace:	2b00      	cmp	r3, #0
    5ad0:	d129      	bne.n	5b26 <spi_init+0x2b2>
		ctrla = config->mode_specific.slave.frame_format;
    5ad2:	69a0      	ldr	r0, [r4, #24]
		ctrlb = config->mode_specific.slave.address_mode;
    5ad4:	8ba2      	ldrh	r2, [r4, #28]
		spi_module->ADDR.reg |=
    5ad6:	4643      	mov	r3, r8
    5ad8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
    5ada:	7fe1      	ldrb	r1, [r4, #31]
    5adc:	0409      	lsls	r1, r1, #16
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
    5ade:	7fa5      	ldrb	r5, [r4, #30]
    5ae0:	4329      	orrs	r1, r5
		spi_module->ADDR.reg |=
    5ae2:	4319      	orrs	r1, r3
    5ae4:	4643      	mov	r3, r8
    5ae6:	6259      	str	r1, [r3, #36]	; 0x24
		if (config->mode_specific.slave.preload_enable) {
    5ae8:	2320      	movs	r3, #32
    5aea:	5ce3      	ldrb	r3, [r4, r3]
    5aec:	2b00      	cmp	r3, #0
    5aee:	d01c      	beq.n	5b2a <spi_init+0x2b6>
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    5af0:	2340      	movs	r3, #64	; 0x40
    5af2:	431a      	orrs	r2, r3
    5af4:	e019      	b.n	5b2a <spi_init+0x2b6>
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    5af6:	6830      	ldr	r0, [r6, #0]
    5af8:	4b2a      	ldr	r3, [pc, #168]	; (5ba4 <spi_init+0x330>)
    5afa:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    5afc:	3012      	adds	r0, #18
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    5afe:	b2c0      	uxtb	r0, r0
    5b00:	4b26      	ldr	r3, [pc, #152]	; (5b9c <spi_init+0x328>)
    5b02:	4798      	blx	r3
    5b04:	0001      	movs	r1, r0
		enum status_code error_code = _sercom_get_sync_baud_val(
    5b06:	ab02      	add	r3, sp, #8
    5b08:	1d9a      	adds	r2, r3, #6
    5b0a:	69a0      	ldr	r0, [r4, #24]
    5b0c:	4b24      	ldr	r3, [pc, #144]	; (5ba0 <spi_init+0x32c>)
    5b0e:	4798      	blx	r3
    5b10:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    5b12:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    5b14:	2b00      	cmp	r3, #0
    5b16:	d000      	beq.n	5b1a <spi_init+0x2a6>
    5b18:	e6be      	b.n	5898 <spi_init+0x24>
		spi_module->BAUD.reg = (uint8_t)baud;
    5b1a:	ab02      	add	r3, sp, #8
    5b1c:	3306      	adds	r3, #6
    5b1e:	781b      	ldrb	r3, [r3, #0]
    5b20:	4642      	mov	r2, r8
    5b22:	7313      	strb	r3, [r2, #12]
    5b24:	e7d2      	b.n	5acc <spi_init+0x258>
	uint32_t ctrlb = 0;
    5b26:	2200      	movs	r2, #0
	uint32_t ctrla = 0;
    5b28:	2000      	movs	r0, #0
	ctrla |= config->mux_setting;
    5b2a:	6863      	ldr	r3, [r4, #4]
    5b2c:	68a1      	ldr	r1, [r4, #8]
    5b2e:	430b      	orrs	r3, r1
    5b30:	68e1      	ldr	r1, [r4, #12]
    5b32:	430b      	orrs	r3, r1
    5b34:	4303      	orrs	r3, r0
	ctrlb |= config->character_size;
    5b36:	7c21      	ldrb	r1, [r4, #16]
    5b38:	430a      	orrs	r2, r1
	if (config->run_in_standby || system_is_debugger_present()) {
    5b3a:	7c61      	ldrb	r1, [r4, #17]
    5b3c:	2900      	cmp	r1, #0
    5b3e:	d103      	bne.n	5b48 <spi_init+0x2d4>
    5b40:	491e      	ldr	r1, [pc, #120]	; (5bbc <spi_init+0x348>)
    5b42:	7889      	ldrb	r1, [r1, #2]
    5b44:	0789      	lsls	r1, r1, #30
    5b46:	d501      	bpl.n	5b4c <spi_init+0x2d8>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    5b48:	2180      	movs	r1, #128	; 0x80
    5b4a:	430b      	orrs	r3, r1
	if (config->receiver_enable) {
    5b4c:	7ca1      	ldrb	r1, [r4, #18]
    5b4e:	2900      	cmp	r1, #0
    5b50:	d002      	beq.n	5b58 <spi_init+0x2e4>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    5b52:	2180      	movs	r1, #128	; 0x80
    5b54:	0289      	lsls	r1, r1, #10
    5b56:	430a      	orrs	r2, r1
	if (config->select_slave_low_detect_enable) {
    5b58:	7ce1      	ldrb	r1, [r4, #19]
    5b5a:	2900      	cmp	r1, #0
    5b5c:	d002      	beq.n	5b64 <spi_init+0x2f0>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    5b5e:	2180      	movs	r1, #128	; 0x80
    5b60:	0089      	lsls	r1, r1, #2
    5b62:	430a      	orrs	r2, r1
	if (config->master_slave_select_enable) {
    5b64:	7d21      	ldrb	r1, [r4, #20]
    5b66:	2900      	cmp	r1, #0
    5b68:	d002      	beq.n	5b70 <spi_init+0x2fc>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    5b6a:	2180      	movs	r1, #128	; 0x80
    5b6c:	0189      	lsls	r1, r1, #6
    5b6e:	430a      	orrs	r2, r1
	spi_module->CTRLA.reg |= ctrla;
    5b70:	4641      	mov	r1, r8
    5b72:	6809      	ldr	r1, [r1, #0]
    5b74:	430b      	orrs	r3, r1
    5b76:	4641      	mov	r1, r8
    5b78:	600b      	str	r3, [r1, #0]
	spi_module->CTRLB.reg |= ctrlb;
    5b7a:	684b      	ldr	r3, [r1, #4]
    5b7c:	431a      	orrs	r2, r3
    5b7e:	604a      	str	r2, [r1, #4]
	return STATUS_OK;
    5b80:	2000      	movs	r0, #0
    5b82:	e689      	b.n	5898 <spi_init+0x24>
			MCLK->APBDMASK.reg |= mask;
    5b84:	4a08      	ldr	r2, [pc, #32]	; (5ba8 <spi_init+0x334>)
    5b86:	6a13      	ldr	r3, [r2, #32]
    5b88:	2102      	movs	r1, #2
    5b8a:	430b      	orrs	r3, r1
    5b8c:	6213      	str	r3, [r2, #32]
		gclk_index   =  SERCOM5_GCLK_ID_CORE;
    5b8e:	2318      	movs	r3, #24
    5b90:	e740      	b.n	5a14 <spi_init+0x1a0>
    5b92:	46c0      	nop			; (mov r8, r8)
    5b94:	00005611 	.word	0x00005611
    5b98:	40002800 	.word	0x40002800
    5b9c:	00006a89 	.word	0x00006a89
    5ba0:	00005507 	.word	0x00005507
    5ba4:	0000576d 	.word	0x0000576d
    5ba8:	40000400 	.word	0x40000400
    5bac:	00006a65 	.word	0x00006a65
    5bb0:	000069f5 	.word	0x000069f5
    5bb4:	000055c5 	.word	0x000055c5
    5bb8:	00006b61 	.word	0x00006b61
    5bbc:	41002000 	.word	0x41002000

00005bc0 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    5bc0:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    5bc2:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    5bc4:	2315      	movs	r3, #21
	if (module->mode != SPI_MODE_MASTER) {
    5bc6:	2c01      	cmp	r4, #1
    5bc8:	d001      	beq.n	5bce <spi_select_slave+0xe>
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
}
    5bca:	0018      	movs	r0, r3
    5bcc:	bd10      	pop	{r4, pc}
	if(!(module->master_slave_select_enable))
    5bce:	7a04      	ldrb	r4, [r0, #8]
	return STATUS_OK;
    5bd0:	2300      	movs	r3, #0
	if(!(module->master_slave_select_enable))
    5bd2:	2c00      	cmp	r4, #0
    5bd4:	d1f9      	bne.n	5bca <spi_select_slave+0xa>
		if (select) {
    5bd6:	2a00      	cmp	r2, #0
    5bd8:	d058      	beq.n	5c8c <spi_select_slave+0xcc>
			if (slave->address_enabled) {
    5bda:	784b      	ldrb	r3, [r1, #1]
    5bdc:	2b00      	cmp	r3, #0
    5bde:	d044      	beq.n	5c6a <spi_select_slave+0xaa>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    5be0:	6803      	ldr	r3, [r0, #0]
    5be2:	7e1b      	ldrb	r3, [r3, #24]
				if (!spi_is_ready_to_write(module)) {
    5be4:	07db      	lsls	r3, r3, #31
    5be6:	d410      	bmi.n	5c0a <spi_select_slave+0x4a>
					port_pin_set_output_level(slave->ss_pin, true);
    5be8:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    5bea:	09d1      	lsrs	r1, r2, #7
		return NULL;
    5bec:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    5bee:	2900      	cmp	r1, #0
    5bf0:	d104      	bne.n	5bfc <spi_select_slave+0x3c>
		return &(ports[port_index]->Group[group_index]);
    5bf2:	0953      	lsrs	r3, r2, #5
    5bf4:	01db      	lsls	r3, r3, #7
    5bf6:	492e      	ldr	r1, [pc, #184]	; (5cb0 <spi_select_slave+0xf0>)
    5bf8:	468c      	mov	ip, r1
    5bfa:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    5bfc:	211f      	movs	r1, #31
    5bfe:	4011      	ands	r1, r2
    5c00:	2201      	movs	r2, #1
    5c02:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    5c04:	619a      	str	r2, [r3, #24]
					return STATUS_BUSY;
    5c06:	2305      	movs	r3, #5
    5c08:	e7df      	b.n	5bca <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    5c0a:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    5c0c:	09d4      	lsrs	r4, r2, #7
		return NULL;
    5c0e:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    5c10:	2c00      	cmp	r4, #0
    5c12:	d104      	bne.n	5c1e <spi_select_slave+0x5e>
		return &(ports[port_index]->Group[group_index]);
    5c14:	0953      	lsrs	r3, r2, #5
    5c16:	01db      	lsls	r3, r3, #7
    5c18:	4c25      	ldr	r4, [pc, #148]	; (5cb0 <spi_select_slave+0xf0>)
    5c1a:	46a4      	mov	ip, r4
    5c1c:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    5c1e:	241f      	movs	r4, #31
    5c20:	4014      	ands	r4, r2
    5c22:	2201      	movs	r2, #1
    5c24:	40a2      	lsls	r2, r4
		port_base->OUTCLR.reg = pin_mask;
    5c26:	615a      	str	r2, [r3, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    5c28:	6803      	ldr	r3, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    5c2a:	7e1a      	ldrb	r2, [r3, #24]

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    5c2c:	07d2      	lsls	r2, r2, #31
    5c2e:	d501      	bpl.n	5c34 <spi_select_slave+0x74>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    5c30:	788a      	ldrb	r2, [r1, #2]
    5c32:	629a      	str	r2, [r3, #40]	; 0x28
				if (!(module->receiver_enabled)) {
    5c34:	79c2      	ldrb	r2, [r0, #7]
	return STATUS_OK;
    5c36:	2300      	movs	r3, #0
				if (!(module->receiver_enabled)) {
    5c38:	2a00      	cmp	r2, #0
    5c3a:	d1c6      	bne.n	5bca <spi_select_slave+0xa>
	SercomSpi *const spi_module = &(module->hw->SPI);
    5c3c:	6802      	ldr	r2, [r0, #0]
					while (!spi_is_ready_to_read(module)) {
    5c3e:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    5c40:	7e13      	ldrb	r3, [r2, #24]
    5c42:	420b      	tst	r3, r1
    5c44:	d0fc      	beq.n	5c40 <spi_select_slave+0x80>
    5c46:	7e11      	ldrb	r1, [r2, #24]
	return STATUS_OK;
    5c48:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    5c4a:	0749      	lsls	r1, r1, #29
    5c4c:	d5bd      	bpl.n	5bca <spi_select_slave+0xa>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    5c4e:	8b53      	ldrh	r3, [r2, #26]
    5c50:	075b      	lsls	r3, r3, #29
    5c52:	d501      	bpl.n	5c58 <spi_select_slave+0x98>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    5c54:	2304      	movs	r3, #4
    5c56:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    5c58:	7983      	ldrb	r3, [r0, #6]
    5c5a:	2b01      	cmp	r3, #1
    5c5c:	d002      	beq.n	5c64 <spi_select_slave+0xa4>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    5c5e:	6a93      	ldr	r3, [r2, #40]	; 0x28
    5c60:	2300      	movs	r3, #0
    5c62:	e7b2      	b.n	5bca <spi_select_slave+0xa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    5c64:	6a93      	ldr	r3, [r2, #40]	; 0x28
    5c66:	2300      	movs	r3, #0
    5c68:	e7af      	b.n	5bca <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    5c6a:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    5c6c:	09d1      	lsrs	r1, r2, #7
		return NULL;
    5c6e:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    5c70:	2900      	cmp	r1, #0
    5c72:	d104      	bne.n	5c7e <spi_select_slave+0xbe>
		return &(ports[port_index]->Group[group_index]);
    5c74:	0953      	lsrs	r3, r2, #5
    5c76:	01db      	lsls	r3, r3, #7
    5c78:	490d      	ldr	r1, [pc, #52]	; (5cb0 <spi_select_slave+0xf0>)
    5c7a:	468c      	mov	ip, r1
    5c7c:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    5c7e:	211f      	movs	r1, #31
    5c80:	4011      	ands	r1, r2
    5c82:	2201      	movs	r2, #1
    5c84:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
    5c86:	615a      	str	r2, [r3, #20]
	return STATUS_OK;
    5c88:	2300      	movs	r3, #0
    5c8a:	e79e      	b.n	5bca <spi_select_slave+0xa>
			port_pin_set_output_level(slave->ss_pin, true);
    5c8c:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    5c8e:	09d1      	lsrs	r1, r2, #7
		return NULL;
    5c90:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    5c92:	2900      	cmp	r1, #0
    5c94:	d104      	bne.n	5ca0 <spi_select_slave+0xe0>
		return &(ports[port_index]->Group[group_index]);
    5c96:	0953      	lsrs	r3, r2, #5
    5c98:	01db      	lsls	r3, r3, #7
    5c9a:	4905      	ldr	r1, [pc, #20]	; (5cb0 <spi_select_slave+0xf0>)
    5c9c:	468c      	mov	ip, r1
    5c9e:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    5ca0:	211f      	movs	r1, #31
    5ca2:	4011      	ands	r1, r2
    5ca4:	2201      	movs	r2, #1
    5ca6:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    5ca8:	619a      	str	r2, [r3, #24]
	return STATUS_OK;
    5caa:	2300      	movs	r3, #0
    5cac:	e78d      	b.n	5bca <spi_select_slave+0xa>
    5cae:	46c0      	nop			; (mov r8, r8)
    5cb0:	40002800 	.word	0x40002800

00005cb4 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    5cb4:	b5f0      	push	{r4, r5, r6, r7, lr}
    5cb6:	46de      	mov	lr, fp
    5cb8:	4657      	mov	r7, sl
    5cba:	464e      	mov	r6, r9
    5cbc:	4645      	mov	r5, r8
    5cbe:	b5e0      	push	{r5, r6, r7, lr}
    5cc0:	b091      	sub	sp, #68	; 0x44
    5cc2:	0005      	movs	r5, r0
    5cc4:	000c      	movs	r4, r1
    5cc6:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    5cc8:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    5cca:	0008      	movs	r0, r1
    5ccc:	4bc6      	ldr	r3, [pc, #792]	; (5fe8 <usart_init+0x334>)
    5cce:	4798      	blx	r3
    5cd0:	0002      	movs	r2, r0
	uint32_t pm_index, gclk_index; 
#if (SAML22) || (SAMC20) 
	pm_index	= sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index	= sercom_index + SERCOM0_GCLK_ID_CORE;
#elif (SAML21) || (SAMR30) || (SAMR34) || (SAMR35) || (WLR089)
	if (sercom_index == 5) {
    5cd2:	2805      	cmp	r0, #5
    5cd4:	d00d      	beq.n	5cf2 <usart_init+0x3e>
		pm_index     = MCLK_APBDMASK_SERCOM5_Pos;
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    5cd6:	0007      	movs	r7, r0
    5cd8:	3712      	adds	r7, #18
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
    5cda:	0003      	movs	r3, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    5cdc:	6821      	ldr	r1, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    5cde:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    5ce0:	07c9      	lsls	r1, r1, #31
    5ce2:	d509      	bpl.n	5cf8 <usart_init+0x44>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    5ce4:	b011      	add	sp, #68	; 0x44
    5ce6:	bc3c      	pop	{r2, r3, r4, r5}
    5ce8:	4690      	mov	r8, r2
    5cea:	4699      	mov	r9, r3
    5cec:	46a2      	mov	sl, r4
    5cee:	46ab      	mov	fp, r5
    5cf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		gclk_index   = SERCOM5_GCLK_ID_CORE;
    5cf2:	2718      	movs	r7, #24
		pm_index     = MCLK_APBDMASK_SERCOM5_Pos;
    5cf4:	2301      	movs	r3, #1
    5cf6:	e7f1      	b.n	5cdc <usart_init+0x28>
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    5cf8:	6821      	ldr	r1, [r4, #0]
		return STATUS_ERR_DENIED;
    5cfa:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    5cfc:	0789      	lsls	r1, r1, #30
    5cfe:	d4f1      	bmi.n	5ce4 <usart_init+0x30>
	if (sercom_index == 5) {
    5d00:	2a05      	cmp	r2, #5
    5d02:	d049      	beq.n	5d98 <usart_init+0xe4>
			MCLK->APBCMASK.reg |= mask;
    5d04:	49b9      	ldr	r1, [pc, #740]	; (5fec <usart_init+0x338>)
    5d06:	69c8      	ldr	r0, [r1, #28]
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
    5d08:	2201      	movs	r2, #1
    5d0a:	409a      	lsls	r2, r3
    5d0c:	0013      	movs	r3, r2
    5d0e:	4303      	orrs	r3, r0
    5d10:	61cb      	str	r3, [r1, #28]
	gclk_chan_conf.source_generator = config->generator_source;
    5d12:	a90f      	add	r1, sp, #60	; 0x3c
    5d14:	232d      	movs	r3, #45	; 0x2d
    5d16:	4698      	mov	r8, r3
    5d18:	5cf3      	ldrb	r3, [r6, r3]
    5d1a:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    5d1c:	b2ff      	uxtb	r7, r7
    5d1e:	0038      	movs	r0, r7
    5d20:	4bb3      	ldr	r3, [pc, #716]	; (5ff0 <usart_init+0x33c>)
    5d22:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    5d24:	0038      	movs	r0, r7
    5d26:	4bb3      	ldr	r3, [pc, #716]	; (5ff4 <usart_init+0x340>)
    5d28:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    5d2a:	4643      	mov	r3, r8
    5d2c:	5cf0      	ldrb	r0, [r6, r3]
    5d2e:	2100      	movs	r1, #0
    5d30:	4bb1      	ldr	r3, [pc, #708]	; (5ff8 <usart_init+0x344>)
    5d32:	4798      	blx	r3
	module->character_size = config->character_size;
    5d34:	7af3      	ldrb	r3, [r6, #11]
    5d36:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
    5d38:	2324      	movs	r3, #36	; 0x24
    5d3a:	5cf3      	ldrb	r3, [r6, r3]
    5d3c:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    5d3e:	2325      	movs	r3, #37	; 0x25
    5d40:	5cf3      	ldrb	r3, [r6, r3]
    5d42:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
    5d44:	7ef3      	ldrb	r3, [r6, #27]
    5d46:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    5d48:	7f33      	ldrb	r3, [r6, #28]
    5d4a:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
    5d4c:	682b      	ldr	r3, [r5, #0]
    5d4e:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    5d50:	0018      	movs	r0, r3
    5d52:	4ba5      	ldr	r3, [pc, #660]	; (5fe8 <usart_init+0x334>)
    5d54:	4798      	blx	r3
	if (sercom_index == 5) {
    5d56:	2805      	cmp	r0, #5
    5d58:	d026      	beq.n	5da8 <usart_init+0xf4>
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    5d5a:	3012      	adds	r0, #18
	uint16_t baud  = 0;
    5d5c:	2200      	movs	r2, #0
    5d5e:	230e      	movs	r3, #14
    5d60:	a906      	add	r1, sp, #24
    5d62:	468c      	mov	ip, r1
    5d64:	4463      	add	r3, ip
    5d66:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
    5d68:	8a32      	ldrh	r2, [r6, #16]
    5d6a:	9202      	str	r2, [sp, #8]
    5d6c:	2380      	movs	r3, #128	; 0x80
    5d6e:	01db      	lsls	r3, r3, #7
    5d70:	429a      	cmp	r2, r3
    5d72:	d100      	bne.n	5d76 <usart_init+0xc2>
    5d74:	e0ab      	b.n	5ece <usart_init+0x21a>
    5d76:	d919      	bls.n	5dac <usart_init+0xf8>
    5d78:	23c0      	movs	r3, #192	; 0xc0
    5d7a:	01db      	lsls	r3, r3, #7
    5d7c:	9a02      	ldr	r2, [sp, #8]
    5d7e:	429a      	cmp	r2, r3
    5d80:	d100      	bne.n	5d84 <usart_init+0xd0>
    5d82:	e09f      	b.n	5ec4 <usart_init+0x210>
    5d84:	2380      	movs	r3, #128	; 0x80
    5d86:	021b      	lsls	r3, r3, #8
    5d88:	429a      	cmp	r2, r3
    5d8a:	d000      	beq.n	5d8e <usart_init+0xda>
    5d8c:	e127      	b.n	5fde <usart_init+0x32a>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    5d8e:	2303      	movs	r3, #3
    5d90:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    5d92:	2300      	movs	r3, #0
    5d94:	9307      	str	r3, [sp, #28]
    5d96:	e012      	b.n	5dbe <usart_init+0x10a>
			MCLK->APBDMASK.reg |= mask;
    5d98:	4994      	ldr	r1, [pc, #592]	; (5fec <usart_init+0x338>)
    5d9a:	6a08      	ldr	r0, [r1, #32]
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
    5d9c:	3a04      	subs	r2, #4
    5d9e:	409a      	lsls	r2, r3
    5da0:	0013      	movs	r3, r2
    5da2:	4303      	orrs	r3, r0
    5da4:	620b      	str	r3, [r1, #32]
    5da6:	e7b4      	b.n	5d12 <usart_init+0x5e>
		gclk_index   = SERCOM5_GCLK_ID_CORE;
    5da8:	2018      	movs	r0, #24
    5daa:	e7d7      	b.n	5d5c <usart_init+0xa8>
	switch (config->sample_rate) {
    5dac:	2380      	movs	r3, #128	; 0x80
    5dae:	019b      	lsls	r3, r3, #6
    5db0:	429a      	cmp	r2, r3
    5db2:	d000      	beq.n	5db6 <usart_init+0x102>
    5db4:	e113      	b.n	5fde <usart_init+0x32a>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    5db6:	2310      	movs	r3, #16
    5db8:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    5dba:	3b0f      	subs	r3, #15
    5dbc:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
    5dbe:	6833      	ldr	r3, [r6, #0]
    5dc0:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    5dc2:	68f3      	ldr	r3, [r6, #12]
    5dc4:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
    5dc6:	6973      	ldr	r3, [r6, #20]
    5dc8:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    5dca:	7e33      	ldrb	r3, [r6, #24]
    5dcc:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    5dce:	2326      	movs	r3, #38	; 0x26
    5dd0:	5cf3      	ldrb	r3, [r6, r3]
    5dd2:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    5dd4:	6873      	ldr	r3, [r6, #4]
    5dd6:	4699      	mov	r9, r3
	switch (transfer_mode)
    5dd8:	2b00      	cmp	r3, #0
    5dda:	d100      	bne.n	5dde <usart_init+0x12a>
    5ddc:	e09f      	b.n	5f1e <usart_init+0x26a>
    5dde:	2380      	movs	r3, #128	; 0x80
    5de0:	055b      	lsls	r3, r3, #21
    5de2:	4599      	cmp	r9, r3
    5de4:	d104      	bne.n	5df0 <usart_init+0x13c>
			if (!config->use_external_clock) {
    5de6:	2327      	movs	r3, #39	; 0x27
    5de8:	5cf3      	ldrb	r3, [r6, r3]
    5dea:	2b00      	cmp	r3, #0
    5dec:	d100      	bne.n	5df0 <usart_init+0x13c>
    5dee:	e084      	b.n	5efa <usart_init+0x246>
	if(config->encoding_format_enable) {
    5df0:	7e73      	ldrb	r3, [r6, #25]
    5df2:	2b00      	cmp	r3, #0
    5df4:	d002      	beq.n	5dfc <usart_init+0x148>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    5df6:	7eb3      	ldrb	r3, [r6, #26]
    5df8:	4642      	mov	r2, r8
    5dfa:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    5dfc:	682a      	ldr	r2, [r5, #0]
    5dfe:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    5e00:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    5e02:	2b00      	cmp	r3, #0
    5e04:	d1fc      	bne.n	5e00 <usart_init+0x14c>
	usart_hw->BAUD.reg = baud;
    5e06:	330e      	adds	r3, #14
    5e08:	aa06      	add	r2, sp, #24
    5e0a:	4694      	mov	ip, r2
    5e0c:	4463      	add	r3, ip
    5e0e:	881b      	ldrh	r3, [r3, #0]
    5e10:	4642      	mov	r2, r8
    5e12:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
    5e14:	9b05      	ldr	r3, [sp, #20]
    5e16:	9a03      	ldr	r2, [sp, #12]
    5e18:	4313      	orrs	r3, r2
    5e1a:	9a04      	ldr	r2, [sp, #16]
    5e1c:	4313      	orrs	r3, r2
    5e1e:	464a      	mov	r2, r9
    5e20:	4313      	orrs	r3, r2
    5e22:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    5e24:	465b      	mov	r3, fp
    5e26:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
    5e28:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    5e2a:	4653      	mov	r3, sl
    5e2c:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
    5e2e:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
    5e30:	2327      	movs	r3, #39	; 0x27
    5e32:	5cf3      	ldrb	r3, [r6, r3]
    5e34:	2b00      	cmp	r3, #0
    5e36:	d101      	bne.n	5e3c <usart_init+0x188>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    5e38:	3304      	adds	r3, #4
    5e3a:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    5e3c:	7e73      	ldrb	r3, [r6, #25]
    5e3e:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    5e40:	7f32      	ldrb	r2, [r6, #28]
    5e42:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    5e44:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    5e46:	7f72      	ldrb	r2, [r6, #29]
    5e48:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    5e4a:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    5e4c:	2224      	movs	r2, #36	; 0x24
    5e4e:	5cb2      	ldrb	r2, [r6, r2]
    5e50:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    5e52:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    5e54:	2225      	movs	r2, #37	; 0x25
    5e56:	5cb2      	ldrb	r2, [r6, r2]
    5e58:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    5e5a:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
    5e5c:	7ab1      	ldrb	r1, [r6, #10]
    5e5e:	7af2      	ldrb	r2, [r6, #11]
    5e60:	4311      	orrs	r1, r2
    5e62:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
    5e64:	8933      	ldrh	r3, [r6, #8]
    5e66:	2bff      	cmp	r3, #255	; 0xff
    5e68:	d07d      	beq.n	5f66 <usart_init+0x2b2>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    5e6a:	2280      	movs	r2, #128	; 0x80
    5e6c:	0452      	lsls	r2, r2, #17
    5e6e:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    5e70:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
    5e72:	232c      	movs	r3, #44	; 0x2c
    5e74:	5cf3      	ldrb	r3, [r6, r3]
    5e76:	2b00      	cmp	r3, #0
    5e78:	d103      	bne.n	5e82 <usart_init+0x1ce>
    5e7a:	4b60      	ldr	r3, [pc, #384]	; (5ffc <usart_init+0x348>)
    5e7c:	789b      	ldrb	r3, [r3, #2]
    5e7e:	079b      	lsls	r3, r3, #30
    5e80:	d501      	bpl.n	5e86 <usart_init+0x1d2>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    5e82:	2380      	movs	r3, #128	; 0x80
    5e84:	431f      	orrs	r7, r3
	SercomUsart *const usart_hw = &(module->hw->USART);
    5e86:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    5e88:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    5e8a:	2b00      	cmp	r3, #0
    5e8c:	d1fc      	bne.n	5e88 <usart_init+0x1d4>
	usart_hw->CTRLB.reg = ctrlb;
    5e8e:	4643      	mov	r3, r8
    5e90:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    5e92:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    5e94:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    5e96:	2b00      	cmp	r3, #0
    5e98:	d1fc      	bne.n	5e94 <usart_init+0x1e0>
	usart_hw->CTRLA.reg = ctrla;
    5e9a:	4643      	mov	r3, r8
    5e9c:	601f      	str	r7, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    5e9e:	ab0e      	add	r3, sp, #56	; 0x38
    5ea0:	2280      	movs	r2, #128	; 0x80
    5ea2:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    5ea4:	2200      	movs	r2, #0
    5ea6:	705a      	strb	r2, [r3, #1]
	config->powersave    = false;
    5ea8:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    5eaa:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    5eac:	6b33      	ldr	r3, [r6, #48]	; 0x30
    5eae:	930a      	str	r3, [sp, #40]	; 0x28
    5eb0:	6b73      	ldr	r3, [r6, #52]	; 0x34
    5eb2:	930b      	str	r3, [sp, #44]	; 0x2c
    5eb4:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    5eb6:	930c      	str	r3, [sp, #48]	; 0x30
    5eb8:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    5eba:	9302      	str	r3, [sp, #8]
    5ebc:	930d      	str	r3, [sp, #52]	; 0x34
    5ebe:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    5ec0:	ae0a      	add	r6, sp, #40	; 0x28
    5ec2:	e05e      	b.n	5f82 <usart_init+0x2ce>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    5ec4:	2308      	movs	r3, #8
    5ec6:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    5ec8:	3b07      	subs	r3, #7
    5eca:	9307      	str	r3, [sp, #28]
    5ecc:	e777      	b.n	5dbe <usart_init+0x10a>
	ctrla = (uint32_t)config->data_order |
    5ece:	6833      	ldr	r3, [r6, #0]
    5ed0:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    5ed2:	68f3      	ldr	r3, [r6, #12]
    5ed4:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
    5ed6:	6973      	ldr	r3, [r6, #20]
    5ed8:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    5eda:	7e33      	ldrb	r3, [r6, #24]
    5edc:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    5ede:	2326      	movs	r3, #38	; 0x26
    5ee0:	5cf3      	ldrb	r3, [r6, r3]
    5ee2:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    5ee4:	6873      	ldr	r3, [r6, #4]
    5ee6:	4699      	mov	r9, r3
	switch (transfer_mode)
    5ee8:	2b00      	cmp	r3, #0
    5eea:	d014      	beq.n	5f16 <usart_init+0x262>
    5eec:	2380      	movs	r3, #128	; 0x80
    5eee:	055b      	lsls	r3, r3, #21
    5ef0:	4599      	cmp	r9, r3
    5ef2:	d100      	bne.n	5ef6 <usart_init+0x242>
    5ef4:	e777      	b.n	5de6 <usart_init+0x132>
	enum status_code status_code = STATUS_OK;
    5ef6:	2000      	movs	r0, #0
    5ef8:	e020      	b.n	5f3c <usart_init+0x288>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    5efa:	6a33      	ldr	r3, [r6, #32]
    5efc:	001f      	movs	r7, r3
    5efe:	b2c0      	uxtb	r0, r0
    5f00:	4b3f      	ldr	r3, [pc, #252]	; (6000 <usart_init+0x34c>)
    5f02:	4798      	blx	r3
    5f04:	0001      	movs	r1, r0
    5f06:	220e      	movs	r2, #14
    5f08:	ab06      	add	r3, sp, #24
    5f0a:	469c      	mov	ip, r3
    5f0c:	4462      	add	r2, ip
    5f0e:	0038      	movs	r0, r7
    5f10:	4b3c      	ldr	r3, [pc, #240]	; (6004 <usart_init+0x350>)
    5f12:	4798      	blx	r3
    5f14:	e012      	b.n	5f3c <usart_init+0x288>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    5f16:	2308      	movs	r3, #8
    5f18:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    5f1a:	2300      	movs	r3, #0
    5f1c:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
    5f1e:	2327      	movs	r3, #39	; 0x27
    5f20:	5cf3      	ldrb	r3, [r6, r3]
    5f22:	2b00      	cmp	r3, #0
    5f24:	d00e      	beq.n	5f44 <usart_init+0x290>
				status_code =
    5f26:	9b06      	ldr	r3, [sp, #24]
    5f28:	9300      	str	r3, [sp, #0]
    5f2a:	9b07      	ldr	r3, [sp, #28]
    5f2c:	220e      	movs	r2, #14
    5f2e:	a906      	add	r1, sp, #24
    5f30:	468c      	mov	ip, r1
    5f32:	4462      	add	r2, ip
    5f34:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    5f36:	6a30      	ldr	r0, [r6, #32]
    5f38:	4f33      	ldr	r7, [pc, #204]	; (6008 <usart_init+0x354>)
    5f3a:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
    5f3c:	2800      	cmp	r0, #0
    5f3e:	d000      	beq.n	5f42 <usart_init+0x28e>
    5f40:	e6d0      	b.n	5ce4 <usart_init+0x30>
    5f42:	e755      	b.n	5df0 <usart_init+0x13c>
						_sercom_get_async_baud_val(config->baudrate,
    5f44:	6a33      	ldr	r3, [r6, #32]
    5f46:	001f      	movs	r7, r3
    5f48:	b2c0      	uxtb	r0, r0
    5f4a:	4b2d      	ldr	r3, [pc, #180]	; (6000 <usart_init+0x34c>)
    5f4c:	4798      	blx	r3
    5f4e:	0001      	movs	r1, r0
				status_code =
    5f50:	9b06      	ldr	r3, [sp, #24]
    5f52:	9300      	str	r3, [sp, #0]
    5f54:	9b07      	ldr	r3, [sp, #28]
    5f56:	220e      	movs	r2, #14
    5f58:	a806      	add	r0, sp, #24
    5f5a:	4684      	mov	ip, r0
    5f5c:	4462      	add	r2, ip
    5f5e:	0038      	movs	r0, r7
    5f60:	4f29      	ldr	r7, [pc, #164]	; (6008 <usart_init+0x354>)
    5f62:	47b8      	blx	r7
    5f64:	e7ea      	b.n	5f3c <usart_init+0x288>
		if(config->lin_slave_enable) {
    5f66:	7ef3      	ldrb	r3, [r6, #27]
    5f68:	2b00      	cmp	r3, #0
    5f6a:	d082      	beq.n	5e72 <usart_init+0x1be>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    5f6c:	2380      	movs	r3, #128	; 0x80
    5f6e:	04db      	lsls	r3, r3, #19
    5f70:	431f      	orrs	r7, r3
    5f72:	e77e      	b.n	5e72 <usart_init+0x1be>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    5f74:	0020      	movs	r0, r4
    5f76:	4b25      	ldr	r3, [pc, #148]	; (600c <usart_init+0x358>)
    5f78:	4798      	blx	r3
    5f7a:	e007      	b.n	5f8c <usart_init+0x2d8>
    5f7c:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    5f7e:	2f04      	cmp	r7, #4
    5f80:	d00d      	beq.n	5f9e <usart_init+0x2ea>
    5f82:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    5f84:	00bb      	lsls	r3, r7, #2
    5f86:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
    5f88:	2800      	cmp	r0, #0
    5f8a:	d0f3      	beq.n	5f74 <usart_init+0x2c0>
		if (current_pinmux != PINMUX_UNUSED) {
    5f8c:	1c43      	adds	r3, r0, #1
    5f8e:	d0f5      	beq.n	5f7c <usart_init+0x2c8>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    5f90:	a90e      	add	r1, sp, #56	; 0x38
    5f92:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    5f94:	0c00      	lsrs	r0, r0, #16
    5f96:	b2c0      	uxtb	r0, r0
    5f98:	4b1d      	ldr	r3, [pc, #116]	; (6010 <usart_init+0x35c>)
    5f9a:	4798      	blx	r3
    5f9c:	e7ee      	b.n	5f7c <usart_init+0x2c8>
		module->callback[i]            = NULL;
    5f9e:	2300      	movs	r3, #0
    5fa0:	60eb      	str	r3, [r5, #12]
    5fa2:	612b      	str	r3, [r5, #16]
    5fa4:	616b      	str	r3, [r5, #20]
    5fa6:	61ab      	str	r3, [r5, #24]
    5fa8:	61eb      	str	r3, [r5, #28]
    5faa:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
    5fac:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    5fae:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    5fb0:	2200      	movs	r2, #0
    5fb2:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    5fb4:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    5fb6:	3330      	adds	r3, #48	; 0x30
    5fb8:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    5fba:	3301      	adds	r3, #1
    5fbc:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    5fbe:	3301      	adds	r3, #1
    5fc0:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    5fc2:	3301      	adds	r3, #1
    5fc4:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    5fc6:	6828      	ldr	r0, [r5, #0]
    5fc8:	4b07      	ldr	r3, [pc, #28]	; (5fe8 <usart_init+0x334>)
    5fca:	4798      	blx	r3
    5fcc:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    5fce:	4911      	ldr	r1, [pc, #68]	; (6014 <usart_init+0x360>)
    5fd0:	4b11      	ldr	r3, [pc, #68]	; (6018 <usart_init+0x364>)
    5fd2:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    5fd4:	00a4      	lsls	r4, r4, #2
    5fd6:	4b11      	ldr	r3, [pc, #68]	; (601c <usart_init+0x368>)
    5fd8:	50e5      	str	r5, [r4, r3]
	return status_code;
    5fda:	2000      	movs	r0, #0
    5fdc:	e682      	b.n	5ce4 <usart_init+0x30>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    5fde:	2310      	movs	r3, #16
    5fe0:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    5fe2:	2300      	movs	r3, #0
    5fe4:	9307      	str	r3, [sp, #28]
    5fe6:	e6ea      	b.n	5dbe <usart_init+0x10a>
    5fe8:	0000576d 	.word	0x0000576d
    5fec:	40000400 	.word	0x40000400
    5ff0:	00006a65 	.word	0x00006a65
    5ff4:	000069f5 	.word	0x000069f5
    5ff8:	000055c5 	.word	0x000055c5
    5ffc:	41002000 	.word	0x41002000
    6000:	00006a89 	.word	0x00006a89
    6004:	00005507 	.word	0x00005507
    6008:	00005531 	.word	0x00005531
    600c:	00005611 	.word	0x00005611
    6010:	00006b61 	.word	0x00006b61
    6014:	0000629d 	.word	0x0000629d
    6018:	000057a9 	.word	0x000057a9
    601c:	20001f2c 	.word	0x20001f2c

00006020 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    6020:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    6022:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
    6024:	2a00      	cmp	r2, #0
    6026:	d101      	bne.n	602c <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
    6028:	0018      	movs	r0, r3
    602a:	4770      	bx	lr
	if (module->remaining_tx_buffer_length > 0) {
    602c:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    602e:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    6030:	3b17      	subs	r3, #23
	if (module->remaining_tx_buffer_length > 0) {
    6032:	2a00      	cmp	r2, #0
    6034:	d1f8      	bne.n	6028 <usart_write_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    6036:	6803      	ldr	r3, [r0, #0]
	return (usart_hw->SYNCBUSY.reg);
    6038:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    603a:	2a00      	cmp	r2, #0
    603c:	d1fc      	bne.n	6038 <usart_write_wait+0x18>
	usart_hw->DATA.reg = tx_data;
    603e:	8519      	strh	r1, [r3, #40]	; 0x28
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    6040:	2102      	movs	r1, #2
    6042:	7e1a      	ldrb	r2, [r3, #24]
    6044:	420a      	tst	r2, r1
    6046:	d0fc      	beq.n	6042 <usart_write_wait+0x22>
	return STATUS_OK;
    6048:	2300      	movs	r3, #0
    604a:	e7ed      	b.n	6028 <usart_write_wait+0x8>

0000604c <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    604c:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    604e:	231c      	movs	r3, #28
	if (!(module->receiver_enabled)) {
    6050:	2a00      	cmp	r2, #0
    6052:	d101      	bne.n	6058 <usart_read_wait+0xc>

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;

	return STATUS_OK;
}
    6054:	0018      	movs	r0, r3
    6056:	4770      	bx	lr
	if (module->remaining_rx_buffer_length > 0) {
    6058:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    605a:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    605c:	3b17      	subs	r3, #23
	if (module->remaining_rx_buffer_length > 0) {
    605e:	2a00      	cmp	r2, #0
    6060:	d1f8      	bne.n	6054 <usart_read_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    6062:	6802      	ldr	r2, [r0, #0]
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    6064:	7e10      	ldrb	r0, [r2, #24]
    6066:	0740      	lsls	r0, r0, #29
    6068:	d5f4      	bpl.n	6054 <usart_read_wait+0x8>
	return (usart_hw->SYNCBUSY.reg);
    606a:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    606c:	2b00      	cmp	r3, #0
    606e:	d1fc      	bne.n	606a <usart_read_wait+0x1e>
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    6070:	8b53      	ldrh	r3, [r2, #26]
    6072:	b2db      	uxtb	r3, r3
	if (error_code) {
    6074:	0698      	lsls	r0, r3, #26
    6076:	d01d      	beq.n	60b4 <usart_read_wait+0x68>
		if (error_code & SERCOM_USART_STATUS_FERR) {
    6078:	0798      	lsls	r0, r3, #30
    607a:	d503      	bpl.n	6084 <usart_read_wait+0x38>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    607c:	2302      	movs	r3, #2
    607e:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_FORMAT;
    6080:	3318      	adds	r3, #24
    6082:	e7e7      	b.n	6054 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    6084:	0758      	lsls	r0, r3, #29
    6086:	d503      	bpl.n	6090 <usart_read_wait+0x44>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    6088:	2304      	movs	r3, #4
    608a:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_OVERFLOW;
    608c:	331a      	adds	r3, #26
    608e:	e7e1      	b.n	6054 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    6090:	07d8      	lsls	r0, r3, #31
    6092:	d503      	bpl.n	609c <usart_read_wait+0x50>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    6094:	2301      	movs	r3, #1
    6096:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_DATA;
    6098:	3312      	adds	r3, #18
    609a:	e7db      	b.n	6054 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    609c:	06d8      	lsls	r0, r3, #27
    609e:	d503      	bpl.n	60a8 <usart_read_wait+0x5c>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    60a0:	2310      	movs	r3, #16
    60a2:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PROTOCOL;
    60a4:	3332      	adds	r3, #50	; 0x32
    60a6:	e7d5      	b.n	6054 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    60a8:	069b      	lsls	r3, r3, #26
    60aa:	d503      	bpl.n	60b4 <usart_read_wait+0x68>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    60ac:	2320      	movs	r3, #32
    60ae:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PACKET_COLLISION;
    60b0:	3321      	adds	r3, #33	; 0x21
    60b2:	e7cf      	b.n	6054 <usart_read_wait+0x8>
	*rx_data = usart_hw->DATA.reg;
    60b4:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    60b6:	800b      	strh	r3, [r1, #0]
	return STATUS_OK;
    60b8:	2300      	movs	r3, #0
    60ba:	e7cb      	b.n	6054 <usart_read_wait+0x8>

000060bc <usart_write_buffer_wait>:
 */
enum status_code usart_write_buffer_wait(
		struct usart_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    60bc:	b5f0      	push	{r4, r5, r6, r7, lr}
    60be:	46ce      	mov	lr, r9
    60c0:	4647      	mov	r7, r8
    60c2:	b580      	push	{r7, lr}
    60c4:	b083      	sub	sp, #12
    60c6:	0005      	movs	r5, r0
    60c8:	9101      	str	r1, [sp, #4]
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    60ca:	2017      	movs	r0, #23
	if (length == 0) {
    60cc:	2a00      	cmp	r2, #0
    60ce:	d104      	bne.n	60da <usart_write_buffer_wait+0x1e>
			return STATUS_ERR_TIMEOUT;
		}
	}

	return STATUS_OK;
}
    60d0:	b003      	add	sp, #12
    60d2:	bc0c      	pop	{r2, r3}
    60d4:	4690      	mov	r8, r2
    60d6:	4699      	mov	r9, r3
    60d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (!(module->transmitter_enabled)) {
    60da:	79eb      	ldrb	r3, [r5, #7]
		return STATUS_ERR_DENIED;
    60dc:	3005      	adds	r0, #5
	if (!(module->transmitter_enabled)) {
    60de:	2b00      	cmp	r3, #0
    60e0:	d0f6      	beq.n	60d0 <usart_write_buffer_wait+0x14>
	SercomUsart *const usart_hw = &(module->hw->USART);
    60e2:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    60e4:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    60e6:	2b00      	cmp	r3, #0
    60e8:	d1fc      	bne.n	60e4 <usart_write_buffer_wait+0x28>
	while (length--) {
    60ea:	3a01      	subs	r2, #1
    60ec:	b293      	uxth	r3, r2
    60ee:	4699      	mov	r9, r3
    60f0:	2600      	movs	r6, #0
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
    60f2:	2701      	movs	r7, #1
	while (length--) {
    60f4:	4b1f      	ldr	r3, [pc, #124]	; (6174 <usart_write_buffer_wait+0xb8>)
    60f6:	4698      	mov	r8, r3
    60f8:	e011      	b.n	611e <usart_write_buffer_wait+0x62>
		uint16_t data_to_send = tx_data[tx_pos++];
    60fa:	1c73      	adds	r3, r6, #1
    60fc:	b29b      	uxth	r3, r3
    60fe:	9a01      	ldr	r2, [sp, #4]
    6100:	5d91      	ldrb	r1, [r2, r6]
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    6102:	796a      	ldrb	r2, [r5, #5]
    6104:	2a01      	cmp	r2, #1
    6106:	d017      	beq.n	6138 <usart_write_buffer_wait+0x7c>
		uint16_t data_to_send = tx_data[tx_pos++];
    6108:	b289      	uxth	r1, r1
    610a:	001e      	movs	r6, r3
		usart_write_wait(module, data_to_send);
    610c:	0028      	movs	r0, r5
    610e:	4b1a      	ldr	r3, [pc, #104]	; (6178 <usart_write_buffer_wait+0xbc>)
    6110:	4798      	blx	r3
	while (length--) {
    6112:	464b      	mov	r3, r9
    6114:	3b01      	subs	r3, #1
    6116:	b29b      	uxth	r3, r3
    6118:	4699      	mov	r9, r3
    611a:	4543      	cmp	r3, r8
    611c:	d013      	beq.n	6146 <usart_write_buffer_wait+0x8a>
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
    611e:	7e23      	ldrb	r3, [r4, #24]
    6120:	423b      	tst	r3, r7
    6122:	d1ea      	bne.n	60fa <usart_write_buffer_wait+0x3e>
    6124:	4b13      	ldr	r3, [pc, #76]	; (6174 <usart_write_buffer_wait+0xb8>)
    6126:	7e22      	ldrb	r2, [r4, #24]
    6128:	423a      	tst	r2, r7
    612a:	d1e6      	bne.n	60fa <usart_write_buffer_wait+0x3e>
			} else if (i == USART_TIMEOUT) {
    612c:	2b01      	cmp	r3, #1
    612e:	d019      	beq.n	6164 <usart_write_buffer_wait+0xa8>
    6130:	3b01      	subs	r3, #1
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    6132:	2b00      	cmp	r3, #0
    6134:	d1f7      	bne.n	6126 <usart_write_buffer_wait+0x6a>
    6136:	e7e0      	b.n	60fa <usart_write_buffer_wait+0x3e>
			data_to_send |= (tx_data[tx_pos++] << 8);
    6138:	3602      	adds	r6, #2
    613a:	b2b6      	uxth	r6, r6
    613c:	9a01      	ldr	r2, [sp, #4]
    613e:	5cd3      	ldrb	r3, [r2, r3]
    6140:	021b      	lsls	r3, r3, #8
    6142:	4319      	orrs	r1, r3
    6144:	e7e2      	b.n	610c <usart_write_buffer_wait+0x50>
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
    6146:	7e23      	ldrb	r3, [r4, #24]
    6148:	079b      	lsls	r3, r3, #30
    614a:	d40d      	bmi.n	6168 <usart_write_buffer_wait+0xac>
    614c:	4b09      	ldr	r3, [pc, #36]	; (6174 <usart_write_buffer_wait+0xb8>)
    614e:	2102      	movs	r1, #2
    6150:	7e22      	ldrb	r2, [r4, #24]
    6152:	420a      	tst	r2, r1
    6154:	d10a      	bne.n	616c <usart_write_buffer_wait+0xb0>
		} else if (i == USART_TIMEOUT) {
    6156:	2b01      	cmp	r3, #1
    6158:	d00a      	beq.n	6170 <usart_write_buffer_wait+0xb4>
    615a:	3b01      	subs	r3, #1
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    615c:	2b00      	cmp	r3, #0
    615e:	d1f7      	bne.n	6150 <usart_write_buffer_wait+0x94>
	return STATUS_OK;
    6160:	2000      	movs	r0, #0
    6162:	e7b5      	b.n	60d0 <usart_write_buffer_wait+0x14>
				return STATUS_ERR_TIMEOUT;
    6164:	2012      	movs	r0, #18
    6166:	e7b3      	b.n	60d0 <usart_write_buffer_wait+0x14>
	return STATUS_OK;
    6168:	2000      	movs	r0, #0
    616a:	e7b1      	b.n	60d0 <usart_write_buffer_wait+0x14>
    616c:	2000      	movs	r0, #0
    616e:	e7af      	b.n	60d0 <usart_write_buffer_wait+0x14>
			return STATUS_ERR_TIMEOUT;
    6170:	2012      	movs	r0, #18
    6172:	e7ad      	b.n	60d0 <usart_write_buffer_wait+0x14>
    6174:	0000ffff 	.word	0x0000ffff
    6178:	00006021 	.word	0x00006021

0000617c <usart_read_buffer_wait>:
 */
enum status_code usart_read_buffer_wait(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    617c:	b5f0      	push	{r4, r5, r6, r7, lr}
    617e:	46d6      	mov	lr, sl
    6180:	b500      	push	{lr}
    6182:	b084      	sub	sp, #16
    6184:	0004      	movs	r4, r0
    6186:	9101      	str	r1, [sp, #4]
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    6188:	2017      	movs	r0, #23
	if (length == 0) {
    618a:	2a00      	cmp	r2, #0
    618c:	d103      	bne.n	6196 <usart_read_buffer_wait+0x1a>
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
}
    618e:	b004      	add	sp, #16
    6190:	bc04      	pop	{r2}
    6192:	4692      	mov	sl, r2
    6194:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (!(module->receiver_enabled)) {
    6196:	79a3      	ldrb	r3, [r4, #6]
		return STATUS_ERR_DENIED;
    6198:	3005      	adds	r0, #5
	if (!(module->receiver_enabled)) {
    619a:	2b00      	cmp	r3, #0
    619c:	d0f7      	beq.n	618e <usart_read_buffer_wait+0x12>
	SercomUsart *const usart_hw = &(module->hw->USART);
    619e:	6826      	ldr	r6, [r4, #0]
	while (length--) {
    61a0:	3a01      	subs	r2, #1
    61a2:	b293      	uxth	r3, r2
    61a4:	469a      	mov	sl, r3
    61a6:	2500      	movs	r5, #0
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
    61a8:	2704      	movs	r7, #4
    61aa:	e019      	b.n	61e0 <usart_read_buffer_wait+0x64>
		uint16_t received_data = 0;
    61ac:	2300      	movs	r3, #0
    61ae:	aa02      	add	r2, sp, #8
    61b0:	80d3      	strh	r3, [r2, #6]
		retval = usart_read_wait(module, &received_data);
    61b2:	1d91      	adds	r1, r2, #6
    61b4:	0020      	movs	r0, r4
    61b6:	4b15      	ldr	r3, [pc, #84]	; (620c <usart_read_buffer_wait+0x90>)
    61b8:	4798      	blx	r3
		if (retval != STATUS_OK) {
    61ba:	2800      	cmp	r0, #0
    61bc:	d1e7      	bne.n	618e <usart_read_buffer_wait+0x12>
		rx_data[rx_pos++] = received_data;
    61be:	1c69      	adds	r1, r5, #1
    61c0:	b289      	uxth	r1, r1
    61c2:	ab02      	add	r3, sp, #8
    61c4:	88db      	ldrh	r3, [r3, #6]
    61c6:	9a01      	ldr	r2, [sp, #4]
    61c8:	5553      	strb	r3, [r2, r5]
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    61ca:	7962      	ldrb	r2, [r4, #5]
    61cc:	2a01      	cmp	r2, #1
    61ce:	d014      	beq.n	61fa <usart_read_buffer_wait+0x7e>
		rx_data[rx_pos++] = received_data;
    61d0:	000d      	movs	r5, r1
	while (length--) {
    61d2:	4653      	mov	r3, sl
    61d4:	3b01      	subs	r3, #1
    61d6:	b29b      	uxth	r3, r3
    61d8:	469a      	mov	sl, r3
    61da:	4b0d      	ldr	r3, [pc, #52]	; (6210 <usart_read_buffer_wait+0x94>)
    61dc:	459a      	cmp	sl, r3
    61de:	d0d6      	beq.n	618e <usart_read_buffer_wait+0x12>
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
    61e0:	7e33      	ldrb	r3, [r6, #24]
    61e2:	423b      	tst	r3, r7
    61e4:	d1e2      	bne.n	61ac <usart_read_buffer_wait+0x30>
    61e6:	4b0a      	ldr	r3, [pc, #40]	; (6210 <usart_read_buffer_wait+0x94>)
    61e8:	7e32      	ldrb	r2, [r6, #24]
    61ea:	423a      	tst	r2, r7
    61ec:	d1de      	bne.n	61ac <usart_read_buffer_wait+0x30>
			} else if (i == USART_TIMEOUT) {
    61ee:	2b01      	cmp	r3, #1
    61f0:	d009      	beq.n	6206 <usart_read_buffer_wait+0x8a>
    61f2:	3b01      	subs	r3, #1
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    61f4:	2b00      	cmp	r3, #0
    61f6:	d1f7      	bne.n	61e8 <usart_read_buffer_wait+0x6c>
    61f8:	e7d8      	b.n	61ac <usart_read_buffer_wait+0x30>
			rx_data[rx_pos++] = (received_data >> 8);
    61fa:	3502      	adds	r5, #2
    61fc:	b2ad      	uxth	r5, r5
    61fe:	0a1b      	lsrs	r3, r3, #8
    6200:	9a01      	ldr	r2, [sp, #4]
    6202:	5453      	strb	r3, [r2, r1]
    6204:	e7e5      	b.n	61d2 <usart_read_buffer_wait+0x56>
				return STATUS_ERR_TIMEOUT;
    6206:	2012      	movs	r0, #18
    6208:	e7c1      	b.n	618e <usart_read_buffer_wait+0x12>
    620a:	46c0      	nop			; (mov r8, r8)
    620c:	0000604d 	.word	0x0000604d
    6210:	0000ffff 	.word	0x0000ffff

00006214 <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    6214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6216:	0004      	movs	r4, r0
    6218:	000d      	movs	r5, r1
    621a:	0016      	movs	r6, r2
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    621c:	6807      	ldr	r7, [r0, #0]
	cpu_irq_enter_critical();
    621e:	4b0f      	ldr	r3, [pc, #60]	; (625c <_usart_read_buffer+0x48>)
    6220:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
    6222:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
    6224:	b29b      	uxth	r3, r3
    6226:	2b00      	cmp	r3, #0
    6228:	d003      	beq.n	6232 <_usart_read_buffer+0x1e>
	cpu_irq_leave_critical();
    622a:	4b0d      	ldr	r3, [pc, #52]	; (6260 <_usart_read_buffer+0x4c>)
    622c:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    622e:	2005      	movs	r0, #5
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
	}
#endif

	return STATUS_OK;
}
    6230:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	module->remaining_rx_buffer_length = length;
    6232:	85a6      	strh	r6, [r4, #44]	; 0x2c
    6234:	4b0a      	ldr	r3, [pc, #40]	; (6260 <_usart_read_buffer+0x4c>)
    6236:	4798      	blx	r3
	module->rx_buffer_ptr              = rx_data;
    6238:	6265      	str	r5, [r4, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
    623a:	2205      	movs	r2, #5
    623c:	2332      	movs	r3, #50	; 0x32
    623e:	54e2      	strb	r2, [r4, r3]
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
    6240:	3b2e      	subs	r3, #46	; 0x2e
    6242:	75bb      	strb	r3, [r7, #22]
	if(module->lin_slave_enabled) {
    6244:	7a23      	ldrb	r3, [r4, #8]
    6246:	2b00      	cmp	r3, #0
    6248:	d001      	beq.n	624e <_usart_read_buffer+0x3a>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
    624a:	2320      	movs	r3, #32
    624c:	75bb      	strb	r3, [r7, #22]
	if(module->start_frame_detection_enabled) {
    624e:	7a63      	ldrb	r3, [r4, #9]
	return STATUS_OK;
    6250:	2000      	movs	r0, #0
	if(module->start_frame_detection_enabled) {
    6252:	2b00      	cmp	r3, #0
    6254:	d0ec      	beq.n	6230 <_usart_read_buffer+0x1c>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
    6256:	2308      	movs	r3, #8
    6258:	75bb      	strb	r3, [r7, #22]
    625a:	e7e9      	b.n	6230 <_usart_read_buffer+0x1c>
    625c:	00004569 	.word	0x00004569
    6260:	000045a9 	.word	0x000045a9

00006264 <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    6264:	1c93      	adds	r3, r2, #2
    6266:	009b      	lsls	r3, r3, #2
    6268:	18c3      	adds	r3, r0, r3
    626a:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
    626c:	2130      	movs	r1, #48	; 0x30
    626e:	2301      	movs	r3, #1
    6270:	4093      	lsls	r3, r2
    6272:	001a      	movs	r2, r3
    6274:	5c43      	ldrb	r3, [r0, r1]
    6276:	4313      	orrs	r3, r2
    6278:	5443      	strb	r3, [r0, r1]
}
    627a:	4770      	bx	lr

0000627c <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    627c:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    627e:	2317      	movs	r3, #23
	if (length == 0) {
    6280:	2a00      	cmp	r2, #0
    6282:	d101      	bne.n	6288 <usart_read_buffer_job+0xc>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
}
    6284:	0018      	movs	r0, r3
    6286:	bd10      	pop	{r4, pc}
	if (!(module->receiver_enabled)) {
    6288:	7984      	ldrb	r4, [r0, #6]
		return STATUS_ERR_DENIED;
    628a:	3305      	adds	r3, #5
	if (!(module->receiver_enabled)) {
    628c:	2c00      	cmp	r4, #0
    628e:	d0f9      	beq.n	6284 <usart_read_buffer_job+0x8>
	return _usart_read_buffer(module, rx_data, length);
    6290:	4b01      	ldr	r3, [pc, #4]	; (6298 <usart_read_buffer_job+0x1c>)
    6292:	4798      	blx	r3
    6294:	0003      	movs	r3, r0
    6296:	e7f5      	b.n	6284 <usart_read_buffer_job+0x8>
    6298:	00006215 	.word	0x00006215

0000629c <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    629c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    629e:	0080      	lsls	r0, r0, #2
    62a0:	4b62      	ldr	r3, [pc, #392]	; (642c <_usart_interrupt_handler+0x190>)
    62a2:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    62a4:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    62a6:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    62a8:	2b00      	cmp	r3, #0
    62aa:	d1fc      	bne.n	62a6 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    62ac:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    62ae:	7da6      	ldrb	r6, [r4, #22]
    62b0:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    62b2:	2330      	movs	r3, #48	; 0x30
    62b4:	5ceb      	ldrb	r3, [r5, r3]
    62b6:	2231      	movs	r2, #49	; 0x31
    62b8:	5caf      	ldrb	r7, [r5, r2]
    62ba:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    62bc:	07f3      	lsls	r3, r6, #31
    62be:	d522      	bpl.n	6306 <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    62c0:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    62c2:	b29b      	uxth	r3, r3
    62c4:	2b00      	cmp	r3, #0
    62c6:	d01c      	beq.n	6302 <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    62c8:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    62ca:	7813      	ldrb	r3, [r2, #0]
    62cc:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    62ce:	1c51      	adds	r1, r2, #1
    62d0:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    62d2:	7969      	ldrb	r1, [r5, #5]
    62d4:	2901      	cmp	r1, #1
    62d6:	d00e      	beq.n	62f6 <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    62d8:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    62da:	05db      	lsls	r3, r3, #23
    62dc:	0ddb      	lsrs	r3, r3, #23
    62de:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    62e0:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    62e2:	3b01      	subs	r3, #1
    62e4:	b29b      	uxth	r3, r3
    62e6:	85eb      	strh	r3, [r5, #46]	; 0x2e
    62e8:	2b00      	cmp	r3, #0
    62ea:	d10c      	bne.n	6306 <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    62ec:	3301      	adds	r3, #1
    62ee:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    62f0:	3301      	adds	r3, #1
    62f2:	75a3      	strb	r3, [r4, #22]
    62f4:	e007      	b.n	6306 <_usart_interrupt_handler+0x6a>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    62f6:	7851      	ldrb	r1, [r2, #1]
    62f8:	0209      	lsls	r1, r1, #8
    62fa:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
    62fc:	3202      	adds	r2, #2
    62fe:	62aa      	str	r2, [r5, #40]	; 0x28
    6300:	e7eb      	b.n	62da <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    6302:	2301      	movs	r3, #1
    6304:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    6306:	07b3      	lsls	r3, r6, #30
    6308:	d506      	bpl.n	6318 <_usart_interrupt_handler+0x7c>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    630a:	2302      	movs	r3, #2
    630c:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    630e:	2200      	movs	r2, #0
    6310:	3331      	adds	r3, #49	; 0x31
    6312:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    6314:	07fb      	lsls	r3, r7, #31
    6316:	d41a      	bmi.n	634e <_usart_interrupt_handler+0xb2>
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    6318:	0773      	lsls	r3, r6, #29
    631a:	d565      	bpl.n	63e8 <_usart_interrupt_handler+0x14c>

		if (module->remaining_rx_buffer_length) {
    631c:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    631e:	b29b      	uxth	r3, r3
    6320:	2b00      	cmp	r3, #0
    6322:	d05f      	beq.n	63e4 <_usart_interrupt_handler+0x148>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    6324:	8b63      	ldrh	r3, [r4, #26]
    6326:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    6328:	071a      	lsls	r2, r3, #28
    632a:	d414      	bmi.n	6356 <_usart_interrupt_handler+0xba>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    632c:	223f      	movs	r2, #63	; 0x3f
    632e:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    6330:	2b00      	cmp	r3, #0
    6332:	d034      	beq.n	639e <_usart_interrupt_handler+0x102>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    6334:	079a      	lsls	r2, r3, #30
    6336:	d511      	bpl.n	635c <_usart_interrupt_handler+0xc0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    6338:	221a      	movs	r2, #26
    633a:	2332      	movs	r3, #50	; 0x32
    633c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    633e:	3b30      	subs	r3, #48	; 0x30
    6340:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    6342:	077b      	lsls	r3, r7, #29
    6344:	d550      	bpl.n	63e8 <_usart_interrupt_handler+0x14c>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    6346:	0028      	movs	r0, r5
    6348:	696b      	ldr	r3, [r5, #20]
    634a:	4798      	blx	r3
    634c:	e04c      	b.n	63e8 <_usart_interrupt_handler+0x14c>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    634e:	0028      	movs	r0, r5
    6350:	68eb      	ldr	r3, [r5, #12]
    6352:	4798      	blx	r3
    6354:	e7e0      	b.n	6318 <_usart_interrupt_handler+0x7c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    6356:	2237      	movs	r2, #55	; 0x37
    6358:	4013      	ands	r3, r2
    635a:	e7e9      	b.n	6330 <_usart_interrupt_handler+0x94>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    635c:	075a      	lsls	r2, r3, #29
    635e:	d505      	bpl.n	636c <_usart_interrupt_handler+0xd0>
					module->rx_status = STATUS_ERR_OVERFLOW;
    6360:	221e      	movs	r2, #30
    6362:	2332      	movs	r3, #50	; 0x32
    6364:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    6366:	3b2e      	subs	r3, #46	; 0x2e
    6368:	8363      	strh	r3, [r4, #26]
    636a:	e7ea      	b.n	6342 <_usart_interrupt_handler+0xa6>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    636c:	07da      	lsls	r2, r3, #31
    636e:	d505      	bpl.n	637c <_usart_interrupt_handler+0xe0>
					module->rx_status = STATUS_ERR_BAD_DATA;
    6370:	2213      	movs	r2, #19
    6372:	2332      	movs	r3, #50	; 0x32
    6374:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    6376:	3b31      	subs	r3, #49	; 0x31
    6378:	8363      	strh	r3, [r4, #26]
    637a:	e7e2      	b.n	6342 <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    637c:	06da      	lsls	r2, r3, #27
    637e:	d505      	bpl.n	638c <_usart_interrupt_handler+0xf0>
					module->rx_status = STATUS_ERR_PROTOCOL;
    6380:	2242      	movs	r2, #66	; 0x42
    6382:	2332      	movs	r3, #50	; 0x32
    6384:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    6386:	3b22      	subs	r3, #34	; 0x22
    6388:	8363      	strh	r3, [r4, #26]
    638a:	e7da      	b.n	6342 <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    638c:	2220      	movs	r2, #32
    638e:	421a      	tst	r2, r3
    6390:	d0d7      	beq.n	6342 <_usart_interrupt_handler+0xa6>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    6392:	3221      	adds	r2, #33	; 0x21
    6394:	2332      	movs	r3, #50	; 0x32
    6396:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    6398:	3b12      	subs	r3, #18
    639a:	8363      	strh	r3, [r4, #26]
    639c:	e7d1      	b.n	6342 <_usart_interrupt_handler+0xa6>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    639e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    63a0:	05db      	lsls	r3, r3, #23
    63a2:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    63a4:	b2da      	uxtb	r2, r3
    63a6:	6a69      	ldr	r1, [r5, #36]	; 0x24
    63a8:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    63aa:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    63ac:	1c51      	adds	r1, r2, #1
    63ae:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    63b0:	7969      	ldrb	r1, [r5, #5]
    63b2:	2901      	cmp	r1, #1
    63b4:	d010      	beq.n	63d8 <_usart_interrupt_handler+0x13c>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    63b6:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    63b8:	3b01      	subs	r3, #1
    63ba:	b29b      	uxth	r3, r3
    63bc:	85ab      	strh	r3, [r5, #44]	; 0x2c
    63be:	2b00      	cmp	r3, #0
    63c0:	d112      	bne.n	63e8 <_usart_interrupt_handler+0x14c>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    63c2:	3304      	adds	r3, #4
    63c4:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    63c6:	2200      	movs	r2, #0
    63c8:	332e      	adds	r3, #46	; 0x2e
    63ca:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    63cc:	07bb      	lsls	r3, r7, #30
    63ce:	d50b      	bpl.n	63e8 <_usart_interrupt_handler+0x14c>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    63d0:	0028      	movs	r0, r5
    63d2:	692b      	ldr	r3, [r5, #16]
    63d4:	4798      	blx	r3
    63d6:	e007      	b.n	63e8 <_usart_interrupt_handler+0x14c>
					*(module->rx_buffer_ptr) = (received_data >> 8);
    63d8:	0a1b      	lsrs	r3, r3, #8
    63da:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
    63dc:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    63de:	3301      	adds	r3, #1
    63e0:	626b      	str	r3, [r5, #36]	; 0x24
    63e2:	e7e8      	b.n	63b6 <_usart_interrupt_handler+0x11a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    63e4:	2304      	movs	r3, #4
    63e6:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    63e8:	06f3      	lsls	r3, r6, #27
    63ea:	d504      	bpl.n	63f6 <_usart_interrupt_handler+0x15a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    63ec:	2310      	movs	r3, #16
    63ee:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    63f0:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    63f2:	06fb      	lsls	r3, r7, #27
    63f4:	d40e      	bmi.n	6414 <_usart_interrupt_handler+0x178>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    63f6:	06b3      	lsls	r3, r6, #26
    63f8:	d504      	bpl.n	6404 <_usart_interrupt_handler+0x168>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    63fa:	2320      	movs	r3, #32
    63fc:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    63fe:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    6400:	073b      	lsls	r3, r7, #28
    6402:	d40b      	bmi.n	641c <_usart_interrupt_handler+0x180>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    6404:	0733      	lsls	r3, r6, #28
    6406:	d504      	bpl.n	6412 <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    6408:	2308      	movs	r3, #8
    640a:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    640c:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    640e:	06bb      	lsls	r3, r7, #26
    6410:	d408      	bmi.n	6424 <_usart_interrupt_handler+0x188>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
    6412:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    6414:	0028      	movs	r0, r5
    6416:	69eb      	ldr	r3, [r5, #28]
    6418:	4798      	blx	r3
    641a:	e7ec      	b.n	63f6 <_usart_interrupt_handler+0x15a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    641c:	0028      	movs	r0, r5
    641e:	69ab      	ldr	r3, [r5, #24]
    6420:	4798      	blx	r3
    6422:	e7ef      	b.n	6404 <_usart_interrupt_handler+0x168>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    6424:	6a2b      	ldr	r3, [r5, #32]
    6426:	0028      	movs	r0, r5
    6428:	4798      	blx	r3
}
    642a:	e7f2      	b.n	6412 <_usart_interrupt_handler+0x176>
    642c:	20001f2c 	.word	0x20001f2c

00006430 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    6430:	b510      	push	{r4, lr}
	switch (clock_source) {
    6432:	2808      	cmp	r0, #8
    6434:	d803      	bhi.n	643e <system_clock_source_get_hz+0xe>
    6436:	0080      	lsls	r0, r0, #2
    6438:	4b1c      	ldr	r3, [pc, #112]	; (64ac <system_clock_source_get_hz+0x7c>)
    643a:	581b      	ldr	r3, [r3, r0]
    643c:	469f      	mov	pc, r3
		}

		return _system_clock_inst.dpll.frequency;

	default:
		return 0;
    643e:	2000      	movs	r0, #0
    6440:	e032      	b.n	64a8 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc.frequency;
    6442:	4b1b      	ldr	r3, [pc, #108]	; (64b0 <system_clock_source_get_hz+0x80>)
    6444:	6918      	ldr	r0, [r3, #16]
    6446:	e02f      	b.n	64a8 <system_clock_source_get_hz+0x78>
		return (OSCCTRL->OSC16MCTRL.bit.FSEL+1)*4000000UL;
    6448:	4b1a      	ldr	r3, [pc, #104]	; (64b4 <system_clock_source_get_hz+0x84>)
    644a:	7d18      	ldrb	r0, [r3, #20]
    644c:	0700      	lsls	r0, r0, #28
    644e:	0f80      	lsrs	r0, r0, #30
    6450:	1c43      	adds	r3, r0, #1
    6452:	4819      	ldr	r0, [pc, #100]	; (64b8 <system_clock_source_get_hz+0x88>)
    6454:	4358      	muls	r0, r3
    6456:	e027      	b.n	64a8 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc32k.frequency;
    6458:	4b15      	ldr	r3, [pc, #84]	; (64b0 <system_clock_source_get_hz+0x80>)
    645a:	6958      	ldr	r0, [r3, #20]
    645c:	e024      	b.n	64a8 <system_clock_source_get_hz+0x78>
		if (!(_system_clock_inst.dfll.control & OSCCTRL_DFLLCTRL_ENABLE))
    645e:	4b14      	ldr	r3, [pc, #80]	; (64b0 <system_clock_source_get_hz+0x80>)
    6460:	681b      	ldr	r3, [r3, #0]
			return 0;
    6462:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & OSCCTRL_DFLLCTRL_ENABLE))
    6464:	079b      	lsls	r3, r3, #30
    6466:	d51f      	bpl.n	64a8 <system_clock_source_get_hz+0x78>
	while (!(OSCCTRL->STATUS.reg & OSCCTRL_STATUS_DFLLRDY)) {
    6468:	4912      	ldr	r1, [pc, #72]	; (64b4 <system_clock_source_get_hz+0x84>)
    646a:	2280      	movs	r2, #128	; 0x80
    646c:	0052      	lsls	r2, r2, #1
    646e:	68cb      	ldr	r3, [r1, #12]
    6470:	4213      	tst	r3, r2
    6472:	d0fc      	beq.n	646e <system_clock_source_get_hz+0x3e>
		if (_system_clock_inst.dfll.control & OSCCTRL_DFLLCTRL_MODE) {
    6474:	4b0e      	ldr	r3, [pc, #56]	; (64b0 <system_clock_source_get_hz+0x80>)
    6476:	681b      	ldr	r3, [r3, #0]
    6478:	075b      	lsls	r3, r3, #29
    647a:	d401      	bmi.n	6480 <system_clock_source_get_hz+0x50>
		return 48000000UL;
    647c:	480f      	ldr	r0, [pc, #60]	; (64bc <system_clock_source_get_hz+0x8c>)
    647e:	e013      	b.n	64a8 <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(OSCCTRL_GCLK_ID_DFLL48) *
    6480:	2000      	movs	r0, #0
    6482:	4b0f      	ldr	r3, [pc, #60]	; (64c0 <system_clock_source_get_hz+0x90>)
    6484:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    6486:	4b0a      	ldr	r3, [pc, #40]	; (64b0 <system_clock_source_get_hz+0x80>)
    6488:	689b      	ldr	r3, [r3, #8]
    648a:	041b      	lsls	r3, r3, #16
    648c:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(OSCCTRL_GCLK_ID_DFLL48) *
    648e:	4358      	muls	r0, r3
    6490:	e00a      	b.n	64a8 <system_clock_source_get_hz+0x78>
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
    6492:	2328      	movs	r3, #40	; 0x28
    6494:	4a07      	ldr	r2, [pc, #28]	; (64b4 <system_clock_source_get_hz+0x84>)
    6496:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    6498:	2000      	movs	r0, #0
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
    649a:	079b      	lsls	r3, r3, #30
    649c:	d504      	bpl.n	64a8 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.dpll.frequency;
    649e:	4b04      	ldr	r3, [pc, #16]	; (64b0 <system_clock_source_get_hz+0x80>)
    64a0:	68d8      	ldr	r0, [r3, #12]
    64a2:	e001      	b.n	64a8 <system_clock_source_get_hz+0x78>
		return 32768UL;
    64a4:	2080      	movs	r0, #128	; 0x80
    64a6:	0200      	lsls	r0, r0, #8
	}
}
    64a8:	bd10      	pop	{r4, pc}
    64aa:	46c0      	nop			; (mov r8, r8)
    64ac:	00017c3c 	.word	0x00017c3c
    64b0:	200000e0 	.word	0x200000e0
    64b4:	40000c00 	.word	0x40000c00
    64b8:	003d0900 	.word	0x003d0900
    64bc:	02dc6c00 	.word	0x02dc6c00
    64c0:	00006a89 	.word	0x00006a89

000064c4 <system_clock_source_osc16m_set_config>:
 *
 * \param[in] config  OSC16M configuration structure containing the new config
 */
void system_clock_source_osc16m_set_config(
		struct system_clock_source_osc16m_config *const config)
{
    64c4:	b570      	push	{r4, r5, r6, lr}
	OSCCTRL_OSC16MCTRL_Type temp = OSCCTRL->OSC16MCTRL;
    64c6:	4c0b      	ldr	r4, [pc, #44]	; (64f4 <system_clock_source_osc16m_set_config+0x30>)
    64c8:	7d23      	ldrb	r3, [r4, #20]

	/* Use temporary struct to reduce register access */
	temp.bit.FSEL    = config->fsel;
	temp.bit.ONDEMAND = config->on_demand;
    64ca:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;
    64cc:	7846      	ldrb	r6, [r0, #1]

	OSCCTRL->OSC16MCTRL = temp;
    64ce:	7802      	ldrb	r2, [r0, #0]
    64d0:	2103      	movs	r1, #3
    64d2:	4011      	ands	r1, r2
    64d4:	0089      	lsls	r1, r1, #2
    64d6:	220c      	movs	r2, #12
    64d8:	4393      	bics	r3, r2
    64da:	430b      	orrs	r3, r1
    64dc:	3a0b      	subs	r2, #11
    64de:	4032      	ands	r2, r6
    64e0:	0192      	lsls	r2, r2, #6
    64e2:	2140      	movs	r1, #64	; 0x40
    64e4:	438b      	bics	r3, r1
    64e6:	4313      	orrs	r3, r2
    64e8:	01ed      	lsls	r5, r5, #7
    64ea:	227f      	movs	r2, #127	; 0x7f
    64ec:	4013      	ands	r3, r2
    64ee:	432b      	orrs	r3, r5
    64f0:	7523      	strb	r3, [r4, #20]
}
    64f2:	bd70      	pop	{r4, r5, r6, pc}
    64f4:	40000c00 	.word	0x40000c00

000064f8 <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    64f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    64fa:	46d6      	mov	lr, sl
    64fc:	464f      	mov	r7, r9
    64fe:	4646      	mov	r6, r8
    6500:	b5c0      	push	{r6, r7, lr}
	OSC32KCTRL_XOSC32K_Type temp = OSC32KCTRL->XOSC32K;
    6502:	4b20      	ldr	r3, [pc, #128]	; (6584 <system_clock_source_xosc32k_set_config+0x8c>)
    6504:	469a      	mov	sl, r3
    6506:	695b      	ldr	r3, [r3, #20]

	temp.bit.STARTUP = config->startup_time;
    6508:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    650a:	7801      	ldrb	r1, [r0, #0]
    650c:	424c      	negs	r4, r1
    650e:	414c      	adcs	r4, r1
    6510:	46a1      	mov	r9, r4
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.EN1K = config->enable_1khz_output;
    6512:	7881      	ldrb	r1, [r0, #2]
    6514:	468c      	mov	ip, r1
	temp.bit.EN32K = config->enable_32khz_output;
    6516:	78c1      	ldrb	r1, [r0, #3]
    6518:	4688      	mov	r8, r1

	temp.bit.ONDEMAND = config->on_demand;
    651a:	7a46      	ldrb	r6, [r0, #9]
	temp.bit.RUNSTDBY = config->run_in_standby;
    651c:	7a07      	ldrb	r7, [r0, #8]
	temp.bit.WRTLOCK  = config->write_once;
    651e:	7a84      	ldrb	r4, [r0, #10]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    6520:	6840      	ldr	r0, [r0, #4]
    6522:	4919      	ldr	r1, [pc, #100]	; (6588 <system_clock_source_xosc32k_set_config+0x90>)
    6524:	6148      	str	r0, [r1, #20]

	OSC32KCTRL->XOSC32K = temp;
    6526:	2101      	movs	r1, #1
    6528:	4648      	mov	r0, r9
    652a:	0080      	lsls	r0, r0, #2
    652c:	2204      	movs	r2, #4
    652e:	4393      	bics	r3, r2
    6530:	4303      	orrs	r3, r0
    6532:	4640      	mov	r0, r8
    6534:	4008      	ands	r0, r1
    6536:	00c0      	lsls	r0, r0, #3
    6538:	3204      	adds	r2, #4
    653a:	4393      	bics	r3, r2
    653c:	4303      	orrs	r3, r0
    653e:	4660      	mov	r0, ip
    6540:	4008      	ands	r0, r1
    6542:	0100      	lsls	r0, r0, #4
    6544:	3208      	adds	r2, #8
    6546:	4393      	bics	r3, r2
    6548:	4303      	orrs	r3, r0
    654a:	400f      	ands	r7, r1
    654c:	01bf      	lsls	r7, r7, #6
    654e:	2040      	movs	r0, #64	; 0x40
    6550:	4383      	bics	r3, r0
    6552:	433b      	orrs	r3, r7
    6554:	400e      	ands	r6, r1
    6556:	01f6      	lsls	r6, r6, #7
    6558:	3040      	adds	r0, #64	; 0x40
    655a:	4383      	bics	r3, r0
    655c:	4333      	orrs	r3, r6
    655e:	3879      	subs	r0, #121	; 0x79
    6560:	4005      	ands	r5, r0
    6562:	022d      	lsls	r5, r5, #8
    6564:	4809      	ldr	r0, [pc, #36]	; (658c <system_clock_source_xosc32k_set_config+0x94>)
    6566:	4003      	ands	r3, r0
    6568:	432b      	orrs	r3, r5
    656a:	4021      	ands	r1, r4
    656c:	0309      	lsls	r1, r1, #12
    656e:	4808      	ldr	r0, [pc, #32]	; (6590 <system_clock_source_xosc32k_set_config+0x98>)
    6570:	4003      	ands	r3, r0
    6572:	430b      	orrs	r3, r1
    6574:	4652      	mov	r2, sl
    6576:	6153      	str	r3, [r2, #20]
}
    6578:	bc1c      	pop	{r2, r3, r4}
    657a:	4690      	mov	r8, r2
    657c:	4699      	mov	r9, r3
    657e:	46a2      	mov	sl, r4
    6580:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6582:	46c0      	nop			; (mov r8, r8)
    6584:	40001000 	.word	0x40001000
    6588:	200000e0 	.word	0x200000e0
    658c:	fffff8ff 	.word	0xfffff8ff
    6590:	ffffefff 	.word	0xffffefff

00006594 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    6594:	2808      	cmp	r0, #8
    6596:	d803      	bhi.n	65a0 <system_clock_source_enable+0xc>
    6598:	0080      	lsls	r0, r0, #2
    659a:	4b29      	ldr	r3, [pc, #164]	; (6640 <system_clock_source_enable+0xac>)
    659c:	581b      	ldr	r3, [r3, r0]
    659e:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    65a0:	2017      	movs	r0, #23
    65a2:	e04b      	b.n	663c <system_clock_source_enable+0xa8>
		OSCCTRL->OSC16MCTRL.reg |= OSCCTRL_OSC16MCTRL_ENABLE;
    65a4:	4a27      	ldr	r2, [pc, #156]	; (6644 <system_clock_source_enable+0xb0>)
    65a6:	7d13      	ldrb	r3, [r2, #20]
    65a8:	2102      	movs	r1, #2
    65aa:	430b      	orrs	r3, r1
    65ac:	7513      	strb	r3, [r2, #20]
		return STATUS_OK;
    65ae:	2000      	movs	r0, #0
    65b0:	e044      	b.n	663c <system_clock_source_enable+0xa8>
		OSC32KCTRL->OSC32K.reg |= OSC32KCTRL_OSC32K_ENABLE;
    65b2:	4a25      	ldr	r2, [pc, #148]	; (6648 <system_clock_source_enable+0xb4>)
    65b4:	6993      	ldr	r3, [r2, #24]
    65b6:	2102      	movs	r1, #2
    65b8:	430b      	orrs	r3, r1
    65ba:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    65bc:	2000      	movs	r0, #0
		break;
    65be:	e03d      	b.n	663c <system_clock_source_enable+0xa8>
		OSCCTRL->XOSCCTRL.reg |= OSCCTRL_XOSCCTRL_ENABLE;
    65c0:	4a20      	ldr	r2, [pc, #128]	; (6644 <system_clock_source_enable+0xb0>)
    65c2:	8a13      	ldrh	r3, [r2, #16]
    65c4:	2102      	movs	r1, #2
    65c6:	430b      	orrs	r3, r1
    65c8:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    65ca:	2000      	movs	r0, #0
		break;
    65cc:	e036      	b.n	663c <system_clock_source_enable+0xa8>
		OSC32KCTRL->XOSC32K.reg |= OSC32KCTRL_XOSC32K_ENABLE;
    65ce:	4a1e      	ldr	r2, [pc, #120]	; (6648 <system_clock_source_enable+0xb4>)
    65d0:	6953      	ldr	r3, [r2, #20]
    65d2:	2102      	movs	r1, #2
    65d4:	430b      	orrs	r3, r1
    65d6:	6153      	str	r3, [r2, #20]
	return STATUS_OK;
    65d8:	2000      	movs	r0, #0
		break;
    65da:	e02f      	b.n	663c <system_clock_source_enable+0xa8>
		_system_clock_inst.dfll.control |= OSCCTRL_DFLLCTRL_ENABLE;
    65dc:	491b      	ldr	r1, [pc, #108]	; (664c <system_clock_source_enable+0xb8>)
    65de:	680b      	ldr	r3, [r1, #0]
    65e0:	2202      	movs	r2, #2
    65e2:	4313      	orrs	r3, r2
    65e4:	600b      	str	r3, [r1, #0]
	OSCCTRL->DFLLCTRL.reg = OSCCTRL_DFLLCTRL_ENABLE;
    65e6:	4b17      	ldr	r3, [pc, #92]	; (6644 <system_clock_source_enable+0xb0>)
    65e8:	831a      	strh	r2, [r3, #24]
	while (!(OSCCTRL->STATUS.reg & OSCCTRL_STATUS_DFLLRDY)) {
    65ea:	0019      	movs	r1, r3
    65ec:	32fe      	adds	r2, #254	; 0xfe
    65ee:	68cb      	ldr	r3, [r1, #12]
    65f0:	4213      	tst	r3, r2
    65f2:	d0fc      	beq.n	65ee <system_clock_source_enable+0x5a>
	OSCCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    65f4:	4a15      	ldr	r2, [pc, #84]	; (664c <system_clock_source_enable+0xb8>)
    65f6:	6891      	ldr	r1, [r2, #8]
    65f8:	4b12      	ldr	r3, [pc, #72]	; (6644 <system_clock_source_enable+0xb0>)
    65fa:	6219      	str	r1, [r3, #32]
	OSCCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    65fc:	6852      	ldr	r2, [r2, #4]
    65fe:	61da      	str	r2, [r3, #28]
	OSCCTRL->DFLLCTRL.reg = 0;
    6600:	2200      	movs	r2, #0
    6602:	831a      	strh	r2, [r3, #24]
	while (!(OSCCTRL->STATUS.reg & OSCCTRL_STATUS_DFLLRDY)) {
    6604:	0019      	movs	r1, r3
    6606:	3201      	adds	r2, #1
    6608:	32ff      	adds	r2, #255	; 0xff
    660a:	68cb      	ldr	r3, [r1, #12]
    660c:	4213      	tst	r3, r2
    660e:	d0fc      	beq.n	660a <system_clock_source_enable+0x76>
	OSCCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    6610:	4b0e      	ldr	r3, [pc, #56]	; (664c <system_clock_source_enable+0xb8>)
    6612:	681b      	ldr	r3, [r3, #0]
    6614:	b29b      	uxth	r3, r3
    6616:	4a0b      	ldr	r2, [pc, #44]	; (6644 <system_clock_source_enable+0xb0>)
    6618:	8313      	strh	r3, [r2, #24]
	return STATUS_OK;
    661a:	2000      	movs	r0, #0
    661c:	e00e      	b.n	663c <system_clock_source_enable+0xa8>
		OSCCTRL->DPLLCTRLA.reg |= OSCCTRL_DPLLCTRLA_ENABLE;
    661e:	4909      	ldr	r1, [pc, #36]	; (6644 <system_clock_source_enable+0xb0>)
    6620:	2228      	movs	r2, #40	; 0x28
    6622:	5c8b      	ldrb	r3, [r1, r2]
    6624:	2002      	movs	r0, #2
    6626:	4303      	orrs	r3, r0
    6628:	548b      	strb	r3, [r1, r2]
		while(OSCCTRL->DPLLSYNCBUSY.reg & OSCCTRL_DPLLSYNCBUSY_ENABLE){
    662a:	0008      	movs	r0, r1
    662c:	2138      	movs	r1, #56	; 0x38
    662e:	3a26      	subs	r2, #38	; 0x26
    6630:	5c43      	ldrb	r3, [r0, r1]
    6632:	4213      	tst	r3, r2
    6634:	d1fc      	bne.n	6630 <system_clock_source_enable+0x9c>
	return STATUS_OK;
    6636:	2000      	movs	r0, #0
    6638:	e000      	b.n	663c <system_clock_source_enable+0xa8>
		return STATUS_OK;
    663a:	2000      	movs	r0, #0
}
    663c:	4770      	bx	lr
    663e:	46c0      	nop			; (mov r8, r8)
    6640:	00017c60 	.word	0x00017c60
    6644:	40000c00 	.word	0x40000c00
    6648:	40001000 	.word	0x40001000
    664c:	200000e0 	.word	0x200000e0

00006650 <system_clock_source_disable>:
 *                                 given
 */
enum status_code system_clock_source_disable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    6650:	2808      	cmp	r0, #8
    6652:	d832      	bhi.n	66ba <system_clock_source_disable+0x6a>
    6654:	0080      	lsls	r0, r0, #2
    6656:	4b1a      	ldr	r3, [pc, #104]	; (66c0 <system_clock_source_disable+0x70>)
    6658:	581b      	ldr	r3, [r3, r0]
    665a:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_OSC16M:
		OSCCTRL->OSC16MCTRL.reg &= ~OSCCTRL_OSC16MCTRL_ENABLE;
    665c:	4a19      	ldr	r2, [pc, #100]	; (66c4 <system_clock_source_disable+0x74>)
    665e:	7d13      	ldrb	r3, [r2, #20]
    6660:	2102      	movs	r1, #2
    6662:	438b      	bics	r3, r1
    6664:	7513      	strb	r3, [r2, #20]
		Assert(false);
		return STATUS_ERR_INVALID_ARG;

	}

	return STATUS_OK;
    6666:	2000      	movs	r0, #0
}
    6668:	4770      	bx	lr
		OSC32KCTRL->OSC32K.reg &= ~OSC32KCTRL_OSC32K_ENABLE;
    666a:	4a17      	ldr	r2, [pc, #92]	; (66c8 <system_clock_source_disable+0x78>)
    666c:	6993      	ldr	r3, [r2, #24]
    666e:	2102      	movs	r1, #2
    6670:	438b      	bics	r3, r1
    6672:	6193      	str	r3, [r2, #24]
	return STATUS_OK;
    6674:	2000      	movs	r0, #0
		break;
    6676:	e7f7      	b.n	6668 <system_clock_source_disable+0x18>
		OSCCTRL->XOSCCTRL.reg &= ~OSCCTRL_XOSCCTRL_ENABLE;
    6678:	4a12      	ldr	r2, [pc, #72]	; (66c4 <system_clock_source_disable+0x74>)
    667a:	8a13      	ldrh	r3, [r2, #16]
    667c:	2102      	movs	r1, #2
    667e:	438b      	bics	r3, r1
    6680:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    6682:	2000      	movs	r0, #0
		break;
    6684:	e7f0      	b.n	6668 <system_clock_source_disable+0x18>
		OSC32KCTRL->XOSC32K.reg &= ~OSC32KCTRL_XOSC32K_ENABLE;
    6686:	4a10      	ldr	r2, [pc, #64]	; (66c8 <system_clock_source_disable+0x78>)
    6688:	6953      	ldr	r3, [r2, #20]
    668a:	2102      	movs	r1, #2
    668c:	438b      	bics	r3, r1
    668e:	6153      	str	r3, [r2, #20]
	return STATUS_OK;
    6690:	2000      	movs	r0, #0
		break;
    6692:	e7e9      	b.n	6668 <system_clock_source_disable+0x18>
		_system_clock_inst.dfll.control &= ~OSCCTRL_DFLLCTRL_ENABLE;
    6694:	4b0d      	ldr	r3, [pc, #52]	; (66cc <system_clock_source_disable+0x7c>)
    6696:	681a      	ldr	r2, [r3, #0]
    6698:	2102      	movs	r1, #2
    669a:	438a      	bics	r2, r1
    669c:	601a      	str	r2, [r3, #0]
		OSCCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    669e:	681b      	ldr	r3, [r3, #0]
    66a0:	b29b      	uxth	r3, r3
    66a2:	4a08      	ldr	r2, [pc, #32]	; (66c4 <system_clock_source_disable+0x74>)
    66a4:	8313      	strh	r3, [r2, #24]
	return STATUS_OK;
    66a6:	2000      	movs	r0, #0
		break;
    66a8:	e7de      	b.n	6668 <system_clock_source_disable+0x18>
		OSCCTRL->DPLLCTRLA.reg &= ~OSCCTRL_DPLLCTRLA_ENABLE;
    66aa:	4906      	ldr	r1, [pc, #24]	; (66c4 <system_clock_source_disable+0x74>)
    66ac:	2228      	movs	r2, #40	; 0x28
    66ae:	5c8b      	ldrb	r3, [r1, r2]
    66b0:	2002      	movs	r0, #2
    66b2:	4383      	bics	r3, r0
    66b4:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    66b6:	2000      	movs	r0, #0
		break;
    66b8:	e7d6      	b.n	6668 <system_clock_source_disable+0x18>
		return STATUS_ERR_INVALID_ARG;
    66ba:	2017      	movs	r0, #23
    66bc:	e7d4      	b.n	6668 <system_clock_source_disable+0x18>
    66be:	46c0      	nop			; (mov r8, r8)
    66c0:	00017c84 	.word	0x00017c84
    66c4:	40000c00 	.word	0x40000c00
    66c8:	40001000 	.word	0x40001000
    66cc:	200000e0 	.word	0x200000e0

000066d0 <system_clock_init>:
 * \note OSC16M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC16M default enable can be disabled after system_clock_init. Make sure the
 * clock switches successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    66d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    66d2:	46d6      	mov	lr, sl
    66d4:	464f      	mov	r7, r9
    66d6:	4646      	mov	r6, r8
    66d8:	b5c0      	push	{r6, r7, lr}
    66da:	b088      	sub	sp, #32
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	OSCCTRL->INTFLAG.reg = OSCCTRL_INTFLAG_DFLLRDY;
    66dc:	2280      	movs	r2, #128	; 0x80
    66de:	0052      	lsls	r2, r2, #1
    66e0:	4b56      	ldr	r3, [pc, #344]	; (683c <system_clock_init+0x16c>)
    66e2:	609a      	str	r2, [r3, #8]
	SUPC->INTFLAG.reg = SUPC_INTFLAG_BOD33RDY | SUPC_INTFLAG_BOD33DET;
    66e4:	3afd      	subs	r2, #253	; 0xfd
    66e6:	4b56      	ldr	r3, [pc, #344]	; (6840 <system_clock_init+0x170>)
    66e8:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    66ea:	4a56      	ldr	r2, [pc, #344]	; (6844 <system_clock_init+0x174>)
    66ec:	6853      	ldr	r3, [r2, #4]
    66ee:	211e      	movs	r1, #30
    66f0:	438b      	bics	r3, r1
    66f2:	391a      	subs	r1, #26
    66f4:	430b      	orrs	r3, r1
    66f6:	6053      	str	r3, [r2, #4]
 */
static inline enum status_code system_switch_performance_level(
					const enum system_performance_level performance_level)
{

	if (performance_level == (enum system_performance_level)PM->PLCFG.reg) {
    66f8:	2380      	movs	r3, #128	; 0x80
    66fa:	05db      	lsls	r3, r3, #23
    66fc:	789b      	ldrb	r3, [r3, #2]
    66fe:	2b02      	cmp	r3, #2
    6700:	d00f      	beq.n	6722 <system_clock_init+0x52>
		return STATUS_OK;
	}

#if SAML22 || SAML21XXXB || SAMR34J || SAMR35J || (WLR089U0)
	if (PM->PLCFG.reg & PM_PLCFG_PLDIS) {
    6702:	2380      	movs	r3, #128	; 0x80
    6704:	05db      	lsls	r3, r3, #23
    6706:	789b      	ldrb	r3, [r3, #2]
    6708:	b25b      	sxtb	r3, r3
    670a:	2b00      	cmp	r3, #0
    670c:	db09      	blt.n	6722 <system_clock_init+0x52>
		return STATUS_ERR_INVALID_ARG;
	}
#endif

	/* Clear performance level status */
	PM->INTFLAG.reg = PM_INTFLAG_PLRDY;
    670e:	2380      	movs	r3, #128	; 0x80
    6710:	05db      	lsls	r3, r3, #23
    6712:	2201      	movs	r2, #1
    6714:	719a      	strb	r2, [r3, #6]

	/* Switch performance level */
	PM->PLCFG.reg = performance_level;
    6716:	3201      	adds	r2, #1
    6718:	709a      	strb	r2, [r3, #2]

	/* Waiting performance level ready */
	while (!PM->INTFLAG.reg) {
    671a:	001a      	movs	r2, r3
    671c:	7993      	ldrb	r3, [r2, #6]
    671e:	2b00      	cmp	r3, #0
    6720:	d0fc      	beq.n	671c <system_clock_init+0x4c>
	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    6722:	a805      	add	r0, sp, #20
    6724:	2300      	movs	r3, #0
    6726:	7003      	strb	r3, [r0, #0]
	config->frequency           = 32768UL;
    6728:	2280      	movs	r2, #128	; 0x80
    672a:	0212      	lsls	r2, r2, #8
    672c:	6042      	str	r2, [r0, #4]
	config->enable_1khz_output  = false;
    672e:	7083      	strb	r3, [r0, #2]
	config->enable_32khz_output = true;
    6730:	2201      	movs	r2, #1
    6732:	70c2      	strb	r2, [r0, #3]
	config->run_in_standby      = false;
    6734:	7203      	strb	r3, [r0, #8]
	config->write_once          = false;
    6736:	7283      	strb	r3, [r0, #10]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    6738:	3203      	adds	r2, #3
    673a:	7042      	strb	r2, [r0, #1]
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    673c:	7243      	strb	r3, [r0, #9]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    673e:	4b42      	ldr	r3, [pc, #264]	; (6848 <system_clock_init+0x178>)
    6740:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    6742:	2005      	movs	r0, #5
    6744:	4b41      	ldr	r3, [pc, #260]	; (684c <system_clock_init+0x17c>)
    6746:	4798      	blx	r3
		return ((OSC32KCTRL->STATUS.reg & mask) == mask);
    6748:	4941      	ldr	r1, [pc, #260]	; (6850 <system_clock_init+0x180>)
    674a:	2201      	movs	r2, #1
    674c:	68cb      	ldr	r3, [r1, #12]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    674e:	421a      	tst	r2, r3
    6750:	d0fc      	beq.n	674c <system_clock_init+0x7c>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		OSC32KCTRL->XOSC32K.bit.ONDEMAND = 1;
    6752:	4a3f      	ldr	r2, [pc, #252]	; (6850 <system_clock_init+0x180>)
    6754:	6953      	ldr	r3, [r2, #20]
    6756:	2180      	movs	r1, #128	; 0x80
    6758:	430b      	orrs	r3, r1
    675a:	6153      	str	r3, [r2, #20]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    675c:	a902      	add	r1, sp, #8
    675e:	2501      	movs	r5, #1
    6760:	604d      	str	r5, [r1, #4]
	config->high_when_disabled = false;
    6762:	2400      	movs	r4, #0
    6764:	704c      	strb	r4, [r1, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    6766:	720c      	strb	r4, [r1, #8]
	config->output_enable      = false;
    6768:	724c      	strb	r4, [r1, #9]
	gclk_conf.source_clock = SYSTEM_CLOCK_SOURCE_ULP32K;
    676a:	2303      	movs	r3, #3
    676c:	700b      	strb	r3, [r1, #0]
	system_gclk_gen_set_config(GCLK_GENERATOR_0, &gclk_conf);
    676e:	2000      	movs	r0, #0
    6770:	4b38      	ldr	r3, [pc, #224]	; (6854 <system_clock_init+0x184>)
    6772:	4798      	blx	r3
	system_clock_source_disable(SYSTEM_CLOCK_SOURCE_OSC16M);
    6774:	2006      	movs	r0, #6
    6776:	4b38      	ldr	r3, [pc, #224]	; (6858 <system_clock_init+0x188>)
    6778:	4798      	blx	r3
	config->run_in_standby  = false;
    677a:	a801      	add	r0, sp, #4
    677c:	7044      	strb	r4, [r0, #1]
	osc16m_conf.fsel      		= CONF_CLOCK_OSC16M_FREQ_SEL;
    677e:	7005      	strb	r5, [r0, #0]
	osc16m_conf.on_demand       = 0;
    6780:	7084      	strb	r4, [r0, #2]
	system_clock_source_osc16m_set_config(&osc16m_conf);
    6782:	4b36      	ldr	r3, [pc, #216]	; (685c <system_clock_init+0x18c>)
    6784:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC16M);
    6786:	2006      	movs	r0, #6
    6788:	4b30      	ldr	r3, [pc, #192]	; (684c <system_clock_init+0x17c>)
    678a:	4798      	blx	r3
		return ((OSCCTRL->STATUS.reg & mask) == mask);
    678c:	492b      	ldr	r1, [pc, #172]	; (683c <system_clock_init+0x16c>)
    678e:	2210      	movs	r2, #16
    6790:	68cb      	ldr	r3, [r1, #12]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_OSC16M));
    6792:	421a      	tst	r2, r3
    6794:	d0fc      	beq.n	6790 <system_clock_init+0xc0>
	config->division_factor    = 1;
    6796:	ac02      	add	r4, sp, #8
    6798:	2601      	movs	r6, #1
    679a:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    679c:	2500      	movs	r5, #0
    679e:	7065      	strb	r5, [r4, #1]
	config->source_clock       = GCLK_SOURCE_OSC16M;
    67a0:	2306      	movs	r3, #6
    67a2:	469a      	mov	sl, r3
    67a4:	7023      	strb	r3, [r4, #0]
	config->run_in_standby     = false;
    67a6:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    67a8:	7265      	strb	r5, [r4, #9]
	system_gclk_gen_set_config(GCLK_GENERATOR_0, &gclk_conf);
    67aa:	0021      	movs	r1, r4
    67ac:	2000      	movs	r0, #0
    67ae:	4b29      	ldr	r3, [pc, #164]	; (6854 <system_clock_init+0x184>)
    67b0:	4698      	mov	r8, r3
    67b2:	4798      	blx	r3
	system_clock_source_dfll_set_config(&dfll_conf);
#endif

	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    67b4:	4b2a      	ldr	r3, [pc, #168]	; (6860 <system_clock_init+0x190>)
    67b6:	4798      	blx	r3
	config->division_factor    = 1;
    67b8:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    67ba:	7065      	strb	r5, [r4, #1]
	config->output_enable      = false;
    67bc:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    67be:	2305      	movs	r3, #5
    67c0:	7023      	strb	r3, [r4, #0]
    67c2:	7226      	strb	r6, [r4, #8]
    67c4:	0021      	movs	r1, r4
    67c6:	2001      	movs	r0, #1
    67c8:	47c0      	blx	r8
    67ca:	2001      	movs	r0, #1
    67cc:	4b25      	ldr	r3, [pc, #148]	; (6864 <system_clock_init+0x194>)
    67ce:	4699      	mov	r9, r3
    67d0:	4798      	blx	r3
	MCLK->BUPDIV.reg = MCLK_BUPDIV_BUPDIV(1 << divider);
    67d2:	4f25      	ldr	r7, [pc, #148]	; (6868 <system_clock_init+0x198>)
    67d4:	71be      	strb	r6, [r7, #6]
	MCLK->LPDIV.reg = MCLK_LPDIV_LPDIV(1 << divider);
    67d6:	717e      	strb	r6, [r7, #5]
	MCLK->CPUDIV.reg = MCLK_CPUDIV_CPUDIV(1 << divider);
    67d8:	713e      	strb	r6, [r7, #4]
	config->division_factor    = 1;
    67da:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    67dc:	7065      	strb	r5, [r4, #1]
	config->source_clock       = GCLK_SOURCE_OSC16M;
    67de:	4653      	mov	r3, sl
    67e0:	7023      	strb	r3, [r4, #0]
	config->run_in_standby     = false;
    67e2:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    67e4:	7265      	strb	r5, [r4, #9]
	system_main_clock_set_failure_detect(CONF_CLOCK_CPU_CLOCK_FAILURE_DETECT);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    67e6:	0021      	movs	r1, r4
    67e8:	2000      	movs	r0, #0
    67ea:	47c0      	blx	r8
    67ec:	2000      	movs	r0, #0
    67ee:	47c8      	blx	r9
	return (system_gclk_gen_get_hz(GCLK_GENERATOR_0) / MCLK->CPUDIV.reg);
    67f0:	2000      	movs	r0, #0
    67f2:	4b1e      	ldr	r3, [pc, #120]	; (686c <system_clock_init+0x19c>)
    67f4:	4798      	blx	r3
    67f6:	7939      	ldrb	r1, [r7, #4]
    67f8:	b2c9      	uxtb	r1, r1
    67fa:	4b1d      	ldr	r3, [pc, #116]	; (6870 <system_clock_init+0x1a0>)
    67fc:	4798      	blx	r3
#endif

	/* If CPU frequency is less than 12MHz, scale down performance level to PL0 */
	uint32_t cpu_freq = system_cpu_clock_get_hz();
	if (cpu_freq <= 12000000) {
    67fe:	4b1d      	ldr	r3, [pc, #116]	; (6874 <system_clock_init+0x1a4>)
    6800:	4298      	cmp	r0, r3
    6802:	d814      	bhi.n	682e <system_clock_init+0x15e>
	if (performance_level == (enum system_performance_level)PM->PLCFG.reg) {
    6804:	2380      	movs	r3, #128	; 0x80
    6806:	05db      	lsls	r3, r3, #23
    6808:	789b      	ldrb	r3, [r3, #2]
    680a:	2b00      	cmp	r3, #0
    680c:	d00f      	beq.n	682e <system_clock_init+0x15e>
	if (PM->PLCFG.reg & PM_PLCFG_PLDIS) {
    680e:	2380      	movs	r3, #128	; 0x80
    6810:	05db      	lsls	r3, r3, #23
    6812:	789b      	ldrb	r3, [r3, #2]
    6814:	b25b      	sxtb	r3, r3
    6816:	2b00      	cmp	r3, #0
    6818:	db09      	blt.n	682e <system_clock_init+0x15e>
	PM->INTFLAG.reg = PM_INTFLAG_PLRDY;
    681a:	2380      	movs	r3, #128	; 0x80
    681c:	05db      	lsls	r3, r3, #23
    681e:	2201      	movs	r2, #1
    6820:	719a      	strb	r2, [r3, #6]
	PM->PLCFG.reg = performance_level;
    6822:	2200      	movs	r2, #0
    6824:	709a      	strb	r2, [r3, #2]
	while (!PM->INTFLAG.reg) {
    6826:	001a      	movs	r2, r3
    6828:	7993      	ldrb	r3, [r2, #6]
    682a:	2b00      	cmp	r3, #0
    682c:	d0fc      	beq.n	6828 <system_clock_init+0x158>
		system_switch_performance_level(SYSTEM_PERFORMANCE_LEVEL_0);
	}
}
    682e:	b008      	add	sp, #32
    6830:	bc1c      	pop	{r2, r3, r4}
    6832:	4690      	mov	r8, r2
    6834:	4699      	mov	r9, r3
    6836:	46a2      	mov	sl, r4
    6838:	bdf0      	pop	{r4, r5, r6, r7, pc}
    683a:	46c0      	nop			; (mov r8, r8)
    683c:	40000c00 	.word	0x40000c00
    6840:	40001400 	.word	0x40001400
    6844:	41004000 	.word	0x41004000
    6848:	000064f9 	.word	0x000064f9
    684c:	00006595 	.word	0x00006595
    6850:	40001000 	.word	0x40001000
    6854:	0000689d 	.word	0x0000689d
    6858:	00006651 	.word	0x00006651
    685c:	000064c5 	.word	0x000064c5
    6860:	00006879 	.word	0x00006879
    6864:	00006949 	.word	0x00006949
    6868:	40000400 	.word	0x40000400
    686c:	00006989 	.word	0x00006989
    6870:	000135c5 	.word	0x000135c5
    6874:	00b71b00 	.word	0x00b71b00

00006878 <system_gclk_init>:
			MCLK->APBAMASK.reg |= mask;
    6878:	4a06      	ldr	r2, [pc, #24]	; (6894 <system_gclk_init+0x1c>)
    687a:	6953      	ldr	r3, [r2, #20]
    687c:	2140      	movs	r1, #64	; 0x40
    687e:	430b      	orrs	r3, r1
    6880:	6153      	str	r3, [r2, #20]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, MCLK_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRLA.reg = GCLK_CTRLA_SWRST;
    6882:	2201      	movs	r2, #1
    6884:	4b04      	ldr	r3, [pc, #16]	; (6898 <system_gclk_init+0x20>)
    6886:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRLA.reg & GCLK_CTRLA_SWRST) {
    6888:	0019      	movs	r1, r3
    688a:	780b      	ldrb	r3, [r1, #0]
    688c:	4213      	tst	r3, r2
    688e:	d1fc      	bne.n	688a <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    6890:	4770      	bx	lr
    6892:	46c0      	nop			; (mov r8, r8)
    6894:	40000400 	.word	0x40000400
    6898:	40001800 	.word	0x40001800

0000689c <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    689c:	b570      	push	{r4, r5, r6, lr}
    689e:	0004      	movs	r4, r0
	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config ;


	/* Select the requested source clock for the generator */
	new_genctrl_config = config->source_clock << GCLK_GENCTRL_SRC_Pos;
    68a0:	780d      	ldrb	r5, [r1, #0]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    68a2:	784b      	ldrb	r3, [r1, #1]
    68a4:	2b00      	cmp	r3, #0
    68a6:	d002      	beq.n	68ae <system_gclk_gen_set_config+0x12>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    68a8:	2380      	movs	r3, #128	; 0x80
    68aa:	00db      	lsls	r3, r3, #3
    68ac:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    68ae:	7a4b      	ldrb	r3, [r1, #9]
    68b0:	2b00      	cmp	r3, #0
    68b2:	d002      	beq.n	68ba <system_gclk_gen_set_config+0x1e>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    68b4:	2380      	movs	r3, #128	; 0x80
    68b6:	011b      	lsls	r3, r3, #4
    68b8:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    68ba:	6848      	ldr	r0, [r1, #4]
    68bc:	2801      	cmp	r0, #1
    68be:	d90f      	bls.n	68e0 <system_gclk_gen_set_config+0x44>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    68c0:	1e43      	subs	r3, r0, #1
    68c2:	4218      	tst	r0, r3
    68c4:	d131      	bne.n	692a <system_gclk_gen_set_config+0x8e>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    68c6:	2802      	cmp	r0, #2
    68c8:	d92d      	bls.n	6926 <system_gclk_gen_set_config+0x8a>
    68ca:	2302      	movs	r3, #2
    68cc:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    68ce:	3201      	adds	r2, #1
						mask <<= 1) {
    68d0:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    68d2:	4298      	cmp	r0, r3
    68d4:	d8fb      	bhi.n	68ce <system_gclk_gen_set_config+0x32>
    68d6:	2380      	movs	r3, #128	; 0x80
    68d8:	015b      	lsls	r3, r3, #5
    68da:	431d      	orrs	r5, r3
			}

			/* Set binary divider power of 2 division factor */
			new_genctrl_config  |= div2_count << GCLK_GENCTRL_DIV_Pos;
    68dc:	0412      	lsls	r2, r2, #16
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    68de:	4315      	orrs	r5, r2
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    68e0:	7a0b      	ldrb	r3, [r1, #8]
    68e2:	2b00      	cmp	r3, #0
    68e4:	d002      	beq.n	68ec <system_gclk_gen_set_config+0x50>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    68e6:	2380      	movs	r3, #128	; 0x80
    68e8:	019b      	lsls	r3, r3, #6
    68ea:	431d      	orrs	r5, r3
	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    68ec:	2604      	movs	r6, #4
    68ee:	40a6      	lsls	r6, r4
    68f0:	4911      	ldr	r1, [pc, #68]	; (6938 <system_gclk_gen_set_config+0x9c>)
    68f2:	4a12      	ldr	r2, [pc, #72]	; (693c <system_gclk_gen_set_config+0xa0>)
    68f4:	684b      	ldr	r3, [r1, #4]
    68f6:	4013      	ands	r3, r2
	}

	while (system_gclk_is_syncing(generator)) {
    68f8:	421e      	tst	r6, r3
    68fa:	d1fb      	bne.n	68f4 <system_gclk_gen_set_config+0x58>
	cpu_irq_enter_critical();
    68fc:	4b10      	ldr	r3, [pc, #64]	; (6940 <system_gclk_gen_set_config+0xa4>)
    68fe:	4798      	blx	r3
    6900:	00a4      	lsls	r4, r4, #2
    6902:	4b0d      	ldr	r3, [pc, #52]	; (6938 <system_gclk_gen_set_config+0x9c>)
    6904:	469c      	mov	ip, r3
    6906:	4464      	add	r4, ip
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);
    6908:	6a22      	ldr	r2, [r4, #32]
    690a:	2380      	movs	r3, #128	; 0x80
    690c:	005b      	lsls	r3, r3, #1
    690e:	401a      	ands	r2, r3
    6910:	432a      	orrs	r2, r5
    6912:	6222      	str	r2, [r4, #32]
	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    6914:	4661      	mov	r1, ip
    6916:	4a09      	ldr	r2, [pc, #36]	; (693c <system_gclk_gen_set_config+0xa0>)
    6918:	684b      	ldr	r3, [r1, #4]
    691a:	4013      	ands	r3, r2

	while (system_gclk_is_syncing(generator)) {
    691c:	421e      	tst	r6, r3
    691e:	d1fb      	bne.n	6918 <system_gclk_gen_set_config+0x7c>
	cpu_irq_leave_critical();
    6920:	4b08      	ldr	r3, [pc, #32]	; (6944 <system_gclk_gen_set_config+0xa8>)
    6922:	4798      	blx	r3
		/* Wait for synchronization */
	};

	system_interrupt_leave_critical_section();
}
    6924:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    6926:	2200      	movs	r2, #0
    6928:	e7d5      	b.n	68d6 <system_gclk_gen_set_config+0x3a>
					(config->division_factor) << GCLK_GENCTRL_DIV_Pos;
    692a:	0400      	lsls	r0, r0, #16
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    692c:	2380      	movs	r3, #128	; 0x80
    692e:	009b      	lsls	r3, r3, #2
    6930:	4318      	orrs	r0, r3
    6932:	4305      	orrs	r5, r0
    6934:	e7d4      	b.n	68e0 <system_gclk_gen_set_config+0x44>
    6936:	46c0      	nop			; (mov r8, r8)
    6938:	40001800 	.word	0x40001800
    693c:	000007fc 	.word	0x000007fc
    6940:	00004569 	.word	0x00004569
    6944:	000045a9 	.word	0x000045a9

00006948 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    6948:	b510      	push	{r4, lr}
    694a:	0004      	movs	r4, r0
	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    694c:	2204      	movs	r2, #4
    694e:	4082      	lsls	r2, r0
    6950:	4809      	ldr	r0, [pc, #36]	; (6978 <system_gclk_gen_enable+0x30>)
    6952:	490a      	ldr	r1, [pc, #40]	; (697c <system_gclk_gen_enable+0x34>)
    6954:	6843      	ldr	r3, [r0, #4]
    6956:	400b      	ands	r3, r1
	while (system_gclk_is_syncing(generator)) {
    6958:	421a      	tst	r2, r3
    695a:	d1fb      	bne.n	6954 <system_gclk_gen_enable+0xc>
	cpu_irq_enter_critical();
    695c:	4b08      	ldr	r3, [pc, #32]	; (6980 <system_gclk_gen_enable+0x38>)
    695e:	4798      	blx	r3
    6960:	00a4      	lsls	r4, r4, #2
    6962:	4b05      	ldr	r3, [pc, #20]	; (6978 <system_gclk_gen_enable+0x30>)
    6964:	469c      	mov	ip, r3
    6966:	4464      	add	r4, ip
	};

	system_interrupt_enter_critical_section();

	/* Enable generator */
	GCLK->GENCTRL[generator].reg |= GCLK_GENCTRL_GENEN;
    6968:	6a22      	ldr	r2, [r4, #32]
    696a:	2380      	movs	r3, #128	; 0x80
    696c:	005b      	lsls	r3, r3, #1
    696e:	4313      	orrs	r3, r2
    6970:	6223      	str	r3, [r4, #32]
	cpu_irq_leave_critical();
    6972:	4b04      	ldr	r3, [pc, #16]	; (6984 <system_gclk_gen_enable+0x3c>)
    6974:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    6976:	bd10      	pop	{r4, pc}
    6978:	40001800 	.word	0x40001800
    697c:	000007fc 	.word	0x000007fc
    6980:	00004569 	.word	0x00004569
    6984:	000045a9 	.word	0x000045a9

00006988 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    6988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    698a:	0004      	movs	r4, r0
	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    698c:	2204      	movs	r2, #4
    698e:	4082      	lsls	r2, r0
    6990:	4812      	ldr	r0, [pc, #72]	; (69dc <system_gclk_gen_get_hz+0x54>)
    6992:	4913      	ldr	r1, [pc, #76]	; (69e0 <system_gclk_gen_get_hz+0x58>)
    6994:	6843      	ldr	r3, [r0, #4]
    6996:	400b      	ands	r3, r1
	while (system_gclk_is_syncing(generator)) {
    6998:	421a      	tst	r2, r3
    699a:	d1fb      	bne.n	6994 <system_gclk_gen_get_hz+0xc>
	cpu_irq_enter_critical();
    699c:	4b11      	ldr	r3, [pc, #68]	; (69e4 <system_gclk_gen_get_hz+0x5c>)
    699e:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL[generator].bit.SRC);
    69a0:	4f0e      	ldr	r7, [pc, #56]	; (69dc <system_gclk_gen_get_hz+0x54>)
    69a2:	3408      	adds	r4, #8
    69a4:	00a4      	lsls	r4, r4, #2
    69a6:	59e0      	ldr	r0, [r4, r7]
    69a8:	0700      	lsls	r0, r0, #28
    69aa:	0f00      	lsrs	r0, r0, #28
	uint32_t gen_input_hz = system_clock_source_get_hz(
    69ac:	4b0e      	ldr	r3, [pc, #56]	; (69e8 <system_gclk_gen_get_hz+0x60>)
    69ae:	4798      	blx	r3
    69b0:	0006      	movs	r6, r0

	uint8_t divsel = GCLK->GENCTRL[generator].bit.DIVSEL;
    69b2:	59e5      	ldr	r5, [r4, r7]
    69b4:	04ed      	lsls	r5, r5, #19
    69b6:	0fed      	lsrs	r5, r5, #31
	uint32_t divider = GCLK->GENCTRL[generator].bit.DIV;
    69b8:	59e4      	ldr	r4, [r4, r7]
    69ba:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    69bc:	4b0b      	ldr	r3, [pc, #44]	; (69ec <system_gclk_gen_get_hz+0x64>)
    69be:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    69c0:	2d00      	cmp	r5, #0
    69c2:	d107      	bne.n	69d4 <system_gclk_gen_get_hz+0x4c>
    69c4:	2c01      	cmp	r4, #1
    69c6:	d907      	bls.n	69d8 <system_gclk_gen_get_hz+0x50>
		gen_input_hz /= divider;
    69c8:	0021      	movs	r1, r4
    69ca:	0030      	movs	r0, r6
    69cc:	4b08      	ldr	r3, [pc, #32]	; (69f0 <system_gclk_gen_get_hz+0x68>)
    69ce:	4798      	blx	r3
    69d0:	0006      	movs	r6, r0
    69d2:	e001      	b.n	69d8 <system_gclk_gen_get_hz+0x50>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    69d4:	3401      	adds	r4, #1
    69d6:	40e6      	lsrs	r6, r4
	}

	return gen_input_hz;
}
    69d8:	0030      	movs	r0, r6
    69da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    69dc:	40001800 	.word	0x40001800
    69e0:	000007fc 	.word	0x000007fc
    69e4:	00004569 	.word	0x00004569
    69e8:	00006431 	.word	0x00006431
    69ec:	000045a9 	.word	0x000045a9
    69f0:	000135c5 	.word	0x000135c5

000069f4 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    69f4:	b510      	push	{r4, lr}
    69f6:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    69f8:	4b09      	ldr	r3, [pc, #36]	; (6a20 <system_gclk_chan_enable+0x2c>)
    69fa:	4798      	blx	r3
    69fc:	00a0      	lsls	r0, r4, #2
    69fe:	4b09      	ldr	r3, [pc, #36]	; (6a24 <system_gclk_chan_enable+0x30>)
    6a00:	469c      	mov	ip, r3
    6a02:	4460      	add	r0, ip
	system_interrupt_enter_critical_section();

	/* Enable the peripheral channel */
	GCLK->PCHCTRL[channel].reg |= GCLK_PCHCTRL_CHEN;
    6a04:	2280      	movs	r2, #128	; 0x80
    6a06:	5883      	ldr	r3, [r0, r2]
    6a08:	2140      	movs	r1, #64	; 0x40
    6a0a:	430b      	orrs	r3, r1
    6a0c:	5083      	str	r3, [r0, r2]

	while (!(GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN)) {
    6a0e:	3140      	adds	r1, #64	; 0x40
    6a10:	3a40      	subs	r2, #64	; 0x40
    6a12:	5843      	ldr	r3, [r0, r1]
    6a14:	421a      	tst	r2, r3
    6a16:	d0fc      	beq.n	6a12 <system_gclk_chan_enable+0x1e>
	cpu_irq_leave_critical();
    6a18:	4b03      	ldr	r3, [pc, #12]	; (6a28 <system_gclk_chan_enable+0x34>)
    6a1a:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    6a1c:	bd10      	pop	{r4, pc}
    6a1e:	46c0      	nop			; (mov r8, r8)
    6a20:	00004569 	.word	0x00004569
    6a24:	40001800 	.word	0x40001800
    6a28:	000045a9 	.word	0x000045a9

00006a2c <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    6a2c:	b510      	push	{r4, lr}
    6a2e:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    6a30:	4b09      	ldr	r3, [pc, #36]	; (6a58 <system_gclk_chan_disable+0x2c>)
    6a32:	4798      	blx	r3
    6a34:	00a0      	lsls	r0, r4, #2
    6a36:	4b09      	ldr	r3, [pc, #36]	; (6a5c <system_gclk_chan_disable+0x30>)
    6a38:	469c      	mov	ip, r3
    6a3a:	4460      	add	r0, ip

	/* Sanity check WRTLOCK */
	Assert(!GCLK->PCHCTRL[channel].bit.WRTLOCK);

	/* Disable the peripheral channel */
	GCLK->PCHCTRL[channel].reg &= ~GCLK_PCHCTRL_CHEN;
    6a3c:	2280      	movs	r2, #128	; 0x80
    6a3e:	5883      	ldr	r3, [r0, r2]
    6a40:	2140      	movs	r1, #64	; 0x40
    6a42:	438b      	bics	r3, r1
    6a44:	5083      	str	r3, [r0, r2]

	while (GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN) {
    6a46:	3140      	adds	r1, #64	; 0x40
    6a48:	3a40      	subs	r2, #64	; 0x40
    6a4a:	5843      	ldr	r3, [r0, r1]
    6a4c:	421a      	tst	r2, r3
    6a4e:	d1fc      	bne.n	6a4a <system_gclk_chan_disable+0x1e>
	cpu_irq_leave_critical();
    6a50:	4b03      	ldr	r3, [pc, #12]	; (6a60 <system_gclk_chan_disable+0x34>)
    6a52:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    6a54:	bd10      	pop	{r4, pc}
    6a56:	46c0      	nop			; (mov r8, r8)
    6a58:	00004569 	.word	0x00004569
    6a5c:	40001800 	.word	0x40001800
    6a60:	000045a9 	.word	0x000045a9

00006a64 <system_gclk_chan_set_config>:
{
    6a64:	b570      	push	{r4, r5, r6, lr}
    6a66:	0004      	movs	r4, r0
    6a68:	000d      	movs	r5, r1
	system_gclk_chan_disable(channel);
    6a6a:	4b05      	ldr	r3, [pc, #20]	; (6a80 <system_gclk_chan_set_config+0x1c>)
    6a6c:	4798      	blx	r3
	GCLK->PCHCTRL[channel].reg = GCLK_PCHCTRL_GEN(config->source_generator);
    6a6e:	782a      	ldrb	r2, [r5, #0]
    6a70:	230f      	movs	r3, #15
    6a72:	4013      	ands	r3, r2
    6a74:	3420      	adds	r4, #32
    6a76:	00a4      	lsls	r4, r4, #2
    6a78:	4a02      	ldr	r2, [pc, #8]	; (6a84 <system_gclk_chan_set_config+0x20>)
    6a7a:	50a3      	str	r3, [r4, r2]
}
    6a7c:	bd70      	pop	{r4, r5, r6, pc}
    6a7e:	46c0      	nop			; (mov r8, r8)
    6a80:	00006a2d 	.word	0x00006a2d
    6a84:	40001800 	.word	0x40001800

00006a88 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    6a88:	b510      	push	{r4, lr}
    6a8a:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    6a8c:	4b06      	ldr	r3, [pc, #24]	; (6aa8 <system_gclk_chan_get_hz+0x20>)
    6a8e:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
	/* Select the requested generic clock channel */
	gen_id = GCLK->PCHCTRL[channel].bit.GEN;
    6a90:	3420      	adds	r4, #32
    6a92:	00a4      	lsls	r4, r4, #2
    6a94:	4b05      	ldr	r3, [pc, #20]	; (6aac <system_gclk_chan_get_hz+0x24>)
    6a96:	58e4      	ldr	r4, [r4, r3]
    6a98:	0724      	lsls	r4, r4, #28
    6a9a:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    6a9c:	4b04      	ldr	r3, [pc, #16]	; (6ab0 <system_gclk_chan_get_hz+0x28>)
    6a9e:	4798      	blx	r3
	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    6aa0:	0020      	movs	r0, r4
    6aa2:	4b04      	ldr	r3, [pc, #16]	; (6ab4 <system_gclk_chan_get_hz+0x2c>)
    6aa4:	4798      	blx	r3
}
    6aa6:	bd10      	pop	{r4, pc}
    6aa8:	00004569 	.word	0x00004569
    6aac:	40001800 	.word	0x40001800
    6ab0:	000045a9 	.word	0x000045a9
    6ab4:	00006989 	.word	0x00006989

00006ab8 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    6ab8:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    6aba:	78d3      	ldrb	r3, [r2, #3]
    6abc:	2b00      	cmp	r3, #0
    6abe:	d135      	bne.n	6b2c <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    6ac0:	7813      	ldrb	r3, [r2, #0]
    6ac2:	2b80      	cmp	r3, #128	; 0x80
    6ac4:	d029      	beq.n	6b1a <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    6ac6:	061b      	lsls	r3, r3, #24
    6ac8:	2480      	movs	r4, #128	; 0x80
    6aca:	0264      	lsls	r4, r4, #9
    6acc:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    6ace:	7854      	ldrb	r4, [r2, #1]
    6ad0:	2502      	movs	r5, #2
    6ad2:	43ac      	bics	r4, r5
    6ad4:	d106      	bne.n	6ae4 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    6ad6:	7894      	ldrb	r4, [r2, #2]
    6ad8:	2c00      	cmp	r4, #0
    6ada:	d120      	bne.n	6b1e <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    6adc:	2480      	movs	r4, #128	; 0x80
    6ade:	02a4      	lsls	r4, r4, #10
    6ae0:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    6ae2:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    6ae4:	7854      	ldrb	r4, [r2, #1]
    6ae6:	3c01      	subs	r4, #1
    6ae8:	2c01      	cmp	r4, #1
    6aea:	d91c      	bls.n	6b26 <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    6aec:	040d      	lsls	r5, r1, #16
    6aee:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    6af0:	24a0      	movs	r4, #160	; 0xa0
    6af2:	05e4      	lsls	r4, r4, #23
    6af4:	432c      	orrs	r4, r5
    6af6:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    6af8:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    6afa:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    6afc:	24d0      	movs	r4, #208	; 0xd0
    6afe:	0624      	lsls	r4, r4, #24
    6b00:	432c      	orrs	r4, r5
    6b02:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    6b04:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    6b06:	78d4      	ldrb	r4, [r2, #3]
    6b08:	2c00      	cmp	r4, #0
    6b0a:	d122      	bne.n	6b52 <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    6b0c:	035b      	lsls	r3, r3, #13
    6b0e:	d51c      	bpl.n	6b4a <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    6b10:	7893      	ldrb	r3, [r2, #2]
    6b12:	2b01      	cmp	r3, #1
    6b14:	d01e      	beq.n	6b54 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    6b16:	6141      	str	r1, [r0, #20]
    6b18:	e017      	b.n	6b4a <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    6b1a:	2300      	movs	r3, #0
    6b1c:	e7d7      	b.n	6ace <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    6b1e:	24c0      	movs	r4, #192	; 0xc0
    6b20:	02e4      	lsls	r4, r4, #11
    6b22:	4323      	orrs	r3, r4
    6b24:	e7dd      	b.n	6ae2 <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    6b26:	4c0d      	ldr	r4, [pc, #52]	; (6b5c <_system_pinmux_config+0xa4>)
    6b28:	4023      	ands	r3, r4
    6b2a:	e7df      	b.n	6aec <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    6b2c:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    6b2e:	040c      	lsls	r4, r1, #16
    6b30:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    6b32:	23a0      	movs	r3, #160	; 0xa0
    6b34:	05db      	lsls	r3, r3, #23
    6b36:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    6b38:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    6b3a:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    6b3c:	23d0      	movs	r3, #208	; 0xd0
    6b3e:	061b      	lsls	r3, r3, #24
    6b40:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    6b42:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    6b44:	78d3      	ldrb	r3, [r2, #3]
    6b46:	2b00      	cmp	r3, #0
    6b48:	d103      	bne.n	6b52 <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    6b4a:	7853      	ldrb	r3, [r2, #1]
    6b4c:	3b01      	subs	r3, #1
    6b4e:	2b01      	cmp	r3, #1
    6b50:	d902      	bls.n	6b58 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    6b52:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    6b54:	6181      	str	r1, [r0, #24]
    6b56:	e7f8      	b.n	6b4a <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    6b58:	6081      	str	r1, [r0, #8]
}
    6b5a:	e7fa      	b.n	6b52 <_system_pinmux_config+0x9a>
    6b5c:	fffbffff 	.word	0xfffbffff

00006b60 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    6b60:	b510      	push	{r4, lr}
    6b62:	000a      	movs	r2, r1
	if (port_index < PORT_INST_NUM) {
    6b64:	09c1      	lsrs	r1, r0, #7
		return NULL;
    6b66:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    6b68:	2900      	cmp	r1, #0
    6b6a:	d104      	bne.n	6b76 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    6b6c:	0943      	lsrs	r3, r0, #5
    6b6e:	01db      	lsls	r3, r3, #7
    6b70:	4905      	ldr	r1, [pc, #20]	; (6b88 <system_pinmux_pin_set_config+0x28>)
    6b72:	468c      	mov	ip, r1
    6b74:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    6b76:	241f      	movs	r4, #31
    6b78:	4020      	ands	r0, r4
    6b7a:	2101      	movs	r1, #1
    6b7c:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    6b7e:	0018      	movs	r0, r3
    6b80:	4b02      	ldr	r3, [pc, #8]	; (6b8c <system_pinmux_pin_set_config+0x2c>)
    6b82:	4798      	blx	r3
}
    6b84:	bd10      	pop	{r4, pc}
    6b86:	46c0      	nop			; (mov r8, r8)
    6b88:	40002800 	.word	0x40002800
    6b8c:	00006ab9 	.word	0x00006ab9

00006b90 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    6b90:	4770      	bx	lr
    6b92:	Address 0x00006b92 is out of bounds.


00006b94 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    6b94:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    6b96:	4b05      	ldr	r3, [pc, #20]	; (6bac <system_init+0x18>)
    6b98:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    6b9a:	4b05      	ldr	r3, [pc, #20]	; (6bb0 <system_init+0x1c>)
    6b9c:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    6b9e:	4b05      	ldr	r3, [pc, #20]	; (6bb4 <system_init+0x20>)
    6ba0:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    6ba2:	4b05      	ldr	r3, [pc, #20]	; (6bb8 <system_init+0x24>)
    6ba4:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    6ba6:	4b05      	ldr	r3, [pc, #20]	; (6bbc <system_init+0x28>)
    6ba8:	4798      	blx	r3
}
    6baa:	bd10      	pop	{r4, pc}
    6bac:	000066d1 	.word	0x000066d1
    6bb0:	000045d9 	.word	0x000045d9
    6bb4:	00006b91 	.word	0x00006b91
    6bb8:	00004905 	.word	0x00004905
    6bbc:	00006b91 	.word	0x00006b91

00006bc0 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    6bc0:	1c93      	adds	r3, r2, #2
    6bc2:	009b      	lsls	r3, r3, #2
    6bc4:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    6bc6:	2a02      	cmp	r2, #2
    6bc8:	d009      	beq.n	6bde <tc_register_callback+0x1e>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    6bca:	2a03      	cmp	r2, #3
    6bcc:	d00c      	beq.n	6be8 <tc_register_callback+0x28>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    6bce:	2301      	movs	r3, #1
    6bd0:	4093      	lsls	r3, r2
    6bd2:	001a      	movs	r2, r3
    6bd4:	7e03      	ldrb	r3, [r0, #24]
    6bd6:	4313      	orrs	r3, r2
    6bd8:	7603      	strb	r3, [r0, #24]
	}
	return STATUS_OK;
}
    6bda:	2000      	movs	r0, #0
    6bdc:	4770      	bx	lr
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    6bde:	7e03      	ldrb	r3, [r0, #24]
    6be0:	2210      	movs	r2, #16
    6be2:	4313      	orrs	r3, r2
    6be4:	7603      	strb	r3, [r0, #24]
    6be6:	e7f8      	b.n	6bda <tc_register_callback+0x1a>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    6be8:	7e03      	ldrb	r3, [r0, #24]
    6bea:	2220      	movs	r2, #32
    6bec:	4313      	orrs	r3, r2
    6bee:	7603      	strb	r3, [r0, #24]
    6bf0:	e7f3      	b.n	6bda <tc_register_callback+0x1a>
    6bf2:	Address 0x00006bf2 is out of bounds.


00006bf4 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    6bf4:	b570      	push	{r4, r5, r6, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    6bf6:	0080      	lsls	r0, r0, #2
    6bf8:	4b16      	ldr	r3, [pc, #88]	; (6c54 <_tc_interrupt_handler+0x60>)
    6bfa:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    6bfc:	6823      	ldr	r3, [r4, #0]
    6bfe:	7a9d      	ldrb	r5, [r3, #10]
    6c00:	7e22      	ldrb	r2, [r4, #24]
    6c02:	7e63      	ldrb	r3, [r4, #25]
    6c04:	4013      	ands	r3, r2
    6c06:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    6c08:	07eb      	lsls	r3, r5, #31
    6c0a:	d406      	bmi.n	6c1a <_tc_interrupt_handler+0x26>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    6c0c:	07ab      	lsls	r3, r5, #30
    6c0e:	d40b      	bmi.n	6c28 <_tc_interrupt_handler+0x34>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    6c10:	06eb      	lsls	r3, r5, #27
    6c12:	d410      	bmi.n	6c36 <_tc_interrupt_handler+0x42>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    6c14:	06ab      	lsls	r3, r5, #26
    6c16:	d415      	bmi.n	6c44 <_tc_interrupt_handler+0x50>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
	}
}
    6c18:	bd70      	pop	{r4, r5, r6, pc}
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    6c1a:	0020      	movs	r0, r4
    6c1c:	68a3      	ldr	r3, [r4, #8]
    6c1e:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    6c20:	2301      	movs	r3, #1
    6c22:	6822      	ldr	r2, [r4, #0]
    6c24:	7293      	strb	r3, [r2, #10]
    6c26:	e7f1      	b.n	6c0c <_tc_interrupt_handler+0x18>
		(module->callback[TC_CALLBACK_ERROR])(module);
    6c28:	0020      	movs	r0, r4
    6c2a:	68e3      	ldr	r3, [r4, #12]
    6c2c:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    6c2e:	2302      	movs	r3, #2
    6c30:	6822      	ldr	r2, [r4, #0]
    6c32:	7293      	strb	r3, [r2, #10]
    6c34:	e7ec      	b.n	6c10 <_tc_interrupt_handler+0x1c>
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    6c36:	0020      	movs	r0, r4
    6c38:	6923      	ldr	r3, [r4, #16]
    6c3a:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    6c3c:	2310      	movs	r3, #16
    6c3e:	6822      	ldr	r2, [r4, #0]
    6c40:	7293      	strb	r3, [r2, #10]
    6c42:	e7e7      	b.n	6c14 <_tc_interrupt_handler+0x20>
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    6c44:	0020      	movs	r0, r4
    6c46:	6963      	ldr	r3, [r4, #20]
    6c48:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    6c4a:	6823      	ldr	r3, [r4, #0]
    6c4c:	2220      	movs	r2, #32
    6c4e:	729a      	strb	r2, [r3, #10]
}
    6c50:	e7e2      	b.n	6c18 <_tc_interrupt_handler+0x24>
    6c52:	46c0      	nop			; (mov r8, r8)
    6c54:	20001f44 	.word	0x20001f44

00006c58 <TC0_Handler>:
	_TC_INTERRUPT_HANDLER(0,0)
    6c58:	b510      	push	{r4, lr}
    6c5a:	2000      	movs	r0, #0
    6c5c:	4b01      	ldr	r3, [pc, #4]	; (6c64 <TC0_Handler+0xc>)
    6c5e:	4798      	blx	r3
    6c60:	bd10      	pop	{r4, pc}
    6c62:	46c0      	nop			; (mov r8, r8)
    6c64:	00006bf5 	.word	0x00006bf5

00006c68 <TC1_Handler>:
	_TC_INTERRUPT_HANDLER(1,1)
    6c68:	b510      	push	{r4, lr}
    6c6a:	2001      	movs	r0, #1
    6c6c:	4b01      	ldr	r3, [pc, #4]	; (6c74 <TC1_Handler+0xc>)
    6c6e:	4798      	blx	r3
    6c70:	bd10      	pop	{r4, pc}
    6c72:	46c0      	nop			; (mov r8, r8)
    6c74:	00006bf5 	.word	0x00006bf5

00006c78 <TC4_Handler>:
	_TC_INTERRUPT_HANDLER(4,2)
    6c78:	b510      	push	{r4, lr}
    6c7a:	2002      	movs	r0, #2
    6c7c:	4b01      	ldr	r3, [pc, #4]	; (6c84 <TC4_Handler+0xc>)
    6c7e:	4798      	blx	r3
    6c80:	bd10      	pop	{r4, pc}
    6c82:	46c0      	nop			; (mov r8, r8)
    6c84:	00006bf5 	.word	0x00006bf5

00006c88 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    6c88:	b530      	push	{r4, r5, lr}
    6c8a:	b087      	sub	sp, #28
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    6c8c:	a901      	add	r1, sp, #4
    6c8e:	4b0c      	ldr	r3, [pc, #48]	; (6cc0 <_tc_get_inst_index+0x38>)
    6c90:	000a      	movs	r2, r1
    6c92:	cb32      	ldmia	r3!, {r1, r4, r5}
    6c94:	c232      	stmia	r2!, {r1, r4, r5}
    6c96:	cb12      	ldmia	r3!, {r1, r4}
    6c98:	c212      	stmia	r2!, {r1, r4}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    6c9a:	9b01      	ldr	r3, [sp, #4]
    6c9c:	4298      	cmp	r0, r3
    6c9e:	d00b      	beq.n	6cb8 <_tc_get_inst_index+0x30>
    6ca0:	2301      	movs	r3, #1
    6ca2:	a901      	add	r1, sp, #4
    6ca4:	009a      	lsls	r2, r3, #2
    6ca6:	5852      	ldr	r2, [r2, r1]
    6ca8:	4282      	cmp	r2, r0
    6caa:	d006      	beq.n	6cba <_tc_get_inst_index+0x32>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    6cac:	3301      	adds	r3, #1
    6cae:	2b05      	cmp	r3, #5
    6cb0:	d1f8      	bne.n	6ca4 <_tc_get_inst_index+0x1c>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    6cb2:	2000      	movs	r0, #0
}
    6cb4:	b007      	add	sp, #28
    6cb6:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    6cb8:	2300      	movs	r3, #0
			return i;
    6cba:	b2d8      	uxtb	r0, r3
    6cbc:	e7fa      	b.n	6cb4 <_tc_get_inst_index+0x2c>
    6cbe:	46c0      	nop			; (mov r8, r8)
    6cc0:	00017cd0 	.word	0x00017cd0

00006cc4 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    6cc4:	b5f0      	push	{r4, r5, r6, r7, lr}
    6cc6:	46c6      	mov	lr, r8
    6cc8:	b500      	push	{lr}
    6cca:	b08e      	sub	sp, #56	; 0x38
    6ccc:	0004      	movs	r4, r0
    6cce:	000d      	movs	r5, r1
    6cd0:	0016      	movs	r6, r2
	uint32_t ctrla_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLBSET
	 * register before they are written to it */
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    6cd2:	0008      	movs	r0, r1
    6cd4:	4bae      	ldr	r3, [pc, #696]	; (6f90 <tc_init+0x2cc>)
    6cd6:	4798      	blx	r3
    6cd8:	4680      	mov	r8, r0
									SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_TC2,
									SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_TC3,
									SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_TC4};
#elif (SAML21J) || (SAMR34J) || (SAMR35J) || (WLR089U0)
	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = {TC0_GCLK_ID, TC1_GCLK_ID, TC2_GCLK_ID, TC3_GCLK_ID, TC4_GCLK_ID};
    6cda:	ab0c      	add	r3, sp, #48	; 0x30
    6cdc:	221b      	movs	r2, #27
    6cde:	701a      	strb	r2, [r3, #0]
    6ce0:	705a      	strb	r2, [r3, #1]
    6ce2:	3201      	adds	r2, #1
    6ce4:	709a      	strb	r2, [r3, #2]
    6ce6:	70da      	strb	r2, [r3, #3]
    6ce8:	3201      	adds	r2, #1
    6cea:	711a      	strb	r2, [r3, #4]
	/* Array of MCLK APB mask bit position for different TC instances */
	uint32_t inst_mclk_apbmask[] = {SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_TC0,
    6cec:	a902      	add	r1, sp, #8
    6cee:	4ba9      	ldr	r3, [pc, #676]	; (6f94 <tc_init+0x2d0>)
    6cf0:	3314      	adds	r3, #20
    6cf2:	000a      	movs	r2, r1
    6cf4:	cb83      	ldmia	r3!, {r0, r1, r7}
    6cf6:	c283      	stmia	r2!, {r0, r1, r7}
    6cf8:	cb83      	ldmia	r3!, {r0, r1, r7}
    6cfa:	c283      	stmia	r2!, {r0, r1, r7}
    6cfc:	cb83      	ldmia	r3!, {r0, r1, r7}
    6cfe:	c283      	stmia	r2!, {r0, r1, r7}
    6d00:	681b      	ldr	r3, [r3, #0]
    6d02:	6013      	str	r3, [r2, #0]
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    6d04:	2300      	movs	r3, #0
    6d06:	60a3      	str	r3, [r4, #8]
    6d08:	60e3      	str	r3, [r4, #12]
    6d0a:	6123      	str	r3, [r4, #16]
    6d0c:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    6d0e:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    6d10:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    6d12:	4643      	mov	r3, r8
    6d14:	009a      	lsls	r2, r3, #2
    6d16:	4ba0      	ldr	r3, [pc, #640]	; (6f98 <tc_init+0x2d4>)
    6d18:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    6d1a:	6025      	str	r5, [r4, #0]

	module_inst->double_buffering_enabled = config->double_buffering_enabled;
    6d1c:	2334      	movs	r3, #52	; 0x34
    6d1e:	5cf3      	ldrb	r3, [r6, r3]
    6d20:	76a3      	strb	r3, [r4, #26]

	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    6d22:	78f3      	ldrb	r3, [r6, #3]
    6d24:	2b08      	cmp	r3, #8
    6d26:	d008      	beq.n	6d3a <tc_init+0x76>
	}

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    6d28:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    6d2a:	682b      	ldr	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    6d2c:	2005      	movs	r0, #5
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    6d2e:	07db      	lsls	r3, r3, #31
    6d30:	d508      	bpl.n	6d44 <tc_init+0x80>
			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    6d32:	b00e      	add	sp, #56	; 0x38
    6d34:	bc04      	pop	{r2}
    6d36:	4690      	mov	r8, r2
    6d38:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return STATUS_ERR_INVALID_ARG;
    6d3a:	2017      	movs	r0, #23
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    6d3c:	4642      	mov	r2, r8
    6d3e:	07d2      	lsls	r2, r2, #31
    6d40:	d4f7      	bmi.n	6d32 <tc_init+0x6e>
    6d42:	e7f1      	b.n	6d28 <tc_init+0x64>
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    6d44:	7aeb      	ldrb	r3, [r5, #11]
		return STATUS_ERR_DENIED;
    6d46:	3017      	adds	r0, #23
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    6d48:	079b      	lsls	r3, r3, #30
    6d4a:	d4f2      	bmi.n	6d32 <tc_init+0x6e>
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    6d4c:	682b      	ldr	r3, [r5, #0]
    6d4e:	079b      	lsls	r3, r3, #30
    6d50:	d4ef      	bmi.n	6d32 <tc_init+0x6e>
	if (config->pwm_channel[0].enabled) {
    6d52:	7c33      	ldrb	r3, [r6, #16]
    6d54:	2b00      	cmp	r3, #0
    6d56:	d112      	bne.n	6d7e <tc_init+0xba>
	if (config->pwm_channel[1].enabled) {
    6d58:	7f33      	ldrb	r3, [r6, #28]
    6d5a:	2b00      	cmp	r3, #0
    6d5c:	d11b      	bne.n	6d96 <tc_init+0xd2>
	system_apb_clock_set_mask((enum system_clock_apb_bus)inst_mclk_apbmask[instance*2],
    6d5e:	4643      	mov	r3, r8
    6d60:	005a      	lsls	r2, r3, #1
    6d62:	a902      	add	r1, sp, #8
    6d64:	1c53      	adds	r3, r2, #1
    6d66:	009b      	lsls	r3, r3, #2
    6d68:	5858      	ldr	r0, [r3, r1]
    6d6a:	4643      	mov	r3, r8
    6d6c:	00db      	lsls	r3, r3, #3
    6d6e:	585b      	ldr	r3, [r3, r1]
	switch (bus) {
    6d70:	b2d9      	uxtb	r1, r3
    6d72:	2904      	cmp	r1, #4
    6d74:	d823      	bhi.n	6dbe <tc_init+0xfa>
    6d76:	008b      	lsls	r3, r1, #2
    6d78:	4988      	ldr	r1, [pc, #544]	; (6f9c <tc_init+0x2d8>)
    6d7a:	58cb      	ldr	r3, [r1, r3]
    6d7c:	469f      	mov	pc, r3
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    6d7e:	a901      	add	r1, sp, #4
    6d80:	2301      	movs	r3, #1
    6d82:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    6d84:	2200      	movs	r2, #0
    6d86:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    6d88:	7e32      	ldrb	r2, [r6, #24]
    6d8a:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    6d8c:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    6d8e:	7d30      	ldrb	r0, [r6, #20]
    6d90:	4b83      	ldr	r3, [pc, #524]	; (6fa0 <tc_init+0x2dc>)
    6d92:	4798      	blx	r3
    6d94:	e7e0      	b.n	6d58 <tc_init+0x94>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    6d96:	a901      	add	r1, sp, #4
    6d98:	2301      	movs	r3, #1
    6d9a:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    6d9c:	2200      	movs	r2, #0
    6d9e:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    6da0:	3224      	adds	r2, #36	; 0x24
    6da2:	18b2      	adds	r2, r6, r2
    6da4:	7812      	ldrb	r2, [r2, #0]
    6da6:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    6da8:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    6daa:	331f      	adds	r3, #31
    6dac:	18f3      	adds	r3, r6, r3
    6dae:	7818      	ldrb	r0, [r3, #0]
    6db0:	4b7b      	ldr	r3, [pc, #492]	; (6fa0 <tc_init+0x2dc>)
    6db2:	4798      	blx	r3
    6db4:	e7d3      	b.n	6d5e <tc_init+0x9a>
			MCLK->APBAMASK.reg |= mask;
    6db6:	497b      	ldr	r1, [pc, #492]	; (6fa4 <tc_init+0x2e0>)
    6db8:	694b      	ldr	r3, [r1, #20]
    6dba:	4318      	orrs	r0, r3
    6dbc:	6148      	str	r0, [r1, #20]
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) && (instance+1 < TC_INST_NUM))
    6dbe:	78f3      	ldrb	r3, [r6, #3]
    6dc0:	2b08      	cmp	r3, #8
    6dc2:	d100      	bne.n	6dc6 <tc_init+0x102>
    6dc4:	e086      	b.n	6ed4 <tc_init+0x210>
	gclk_chan_config.source_generator = config->clock_source;
    6dc6:	7833      	ldrb	r3, [r6, #0]
    6dc8:	466a      	mov	r2, sp
    6dca:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    6dcc:	ab0c      	add	r3, sp, #48	; 0x30
    6dce:	4642      	mov	r2, r8
    6dd0:	5c9f      	ldrb	r7, [r3, r2]
    6dd2:	4669      	mov	r1, sp
    6dd4:	0038      	movs	r0, r7
    6dd6:	4b74      	ldr	r3, [pc, #464]	; (6fa8 <tc_init+0x2e4>)
    6dd8:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    6dda:	0038      	movs	r0, r7
    6ddc:	4b73      	ldr	r3, [pc, #460]	; (6fac <tc_init+0x2e8>)
    6dde:	4798      	blx	r3
			(uint32_t)config->counter_size |
    6de0:	78f3      	ldrb	r3, [r6, #3]
    6de2:	79f2      	ldrb	r2, [r6, #7]
    6de4:	4313      	orrs	r3, r2
			(uint32_t)config->clock_prescaler;
    6de6:	88b2      	ldrh	r2, [r6, #4]
	ctrla_tmp =
    6de8:	4313      	orrs	r3, r2
		if (config->enable_capture_on_channel[i] == true) {
    6dea:	7a72      	ldrb	r2, [r6, #9]
    6dec:	2a00      	cmp	r2, #0
    6dee:	d002      	beq.n	6df6 <tc_init+0x132>
			ctrla_tmp |= (TC_CTRLA_CAPTEN(1) << i);
    6df0:	2280      	movs	r2, #128	; 0x80
    6df2:	0252      	lsls	r2, r2, #9
    6df4:	4313      	orrs	r3, r2
		if (config->enable_capture_on_channel[i] == true) {
    6df6:	7ab2      	ldrb	r2, [r6, #10]
    6df8:	2a00      	cmp	r2, #0
    6dfa:	d002      	beq.n	6e02 <tc_init+0x13e>
			ctrla_tmp |= (TC_CTRLA_CAPTEN(1) << i);
    6dfc:	2280      	movs	r2, #128	; 0x80
    6dfe:	0292      	lsls	r2, r2, #10
    6e00:	4313      	orrs	r3, r2
		if (config->enable_capture_on_IO[i] == true) {
    6e02:	7af2      	ldrb	r2, [r6, #11]
    6e04:	2a00      	cmp	r2, #0
    6e06:	d002      	beq.n	6e0e <tc_init+0x14a>
			ctrla_tmp |= (TC_CTRLA_COPEN(1) << i);
    6e08:	2280      	movs	r2, #128	; 0x80
    6e0a:	0352      	lsls	r2, r2, #13
    6e0c:	4313      	orrs	r3, r2
		if (config->enable_capture_on_IO[i] == true) {
    6e0e:	7b32      	ldrb	r2, [r6, #12]
    6e10:	2a00      	cmp	r2, #0
    6e12:	d002      	beq.n	6e1a <tc_init+0x156>
			ctrla_tmp |= (TC_CTRLA_COPEN(1) << i);
    6e14:	2280      	movs	r2, #128	; 0x80
    6e16:	0392      	lsls	r2, r2, #14
    6e18:	4313      	orrs	r3, r2
	ctrla_tmp |= (config->run_in_standby << TC_CTRLA_RUNSTDBY_Pos)
    6e1a:	7871      	ldrb	r1, [r6, #1]
    6e1c:	0189      	lsls	r1, r1, #6
				|(config->on_demand << TC_CTRLA_ONDEMAND_Pos);
    6e1e:	78b2      	ldrb	r2, [r6, #2]
    6e20:	01d2      	lsls	r2, r2, #7
    6e22:	4311      	orrs	r1, r2
	ctrla_tmp |= (config->run_in_standby << TC_CTRLA_RUNSTDBY_Pos)
    6e24:	4319      	orrs	r1, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    6e26:	6822      	ldr	r2, [r4, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30) || (SAMR34) || (SAMR35) || (WLR089)
	return (tc_module->SYNCBUSY.reg);
    6e28:	6913      	ldr	r3, [r2, #16]
	while (tc_is_syncing(module_inst)) {
    6e2a:	2b00      	cmp	r3, #0
    6e2c:	d1fc      	bne.n	6e28 <tc_init+0x164>
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    6e2e:	6029      	str	r1, [r5, #0]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    6e30:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    6e32:	6913      	ldr	r3, [r2, #16]
	while (tc_is_syncing(module_inst)) {
    6e34:	2b00      	cmp	r3, #0
    6e36:	d1fc      	bne.n	6e32 <tc_init+0x16e>
	hw->COUNT8.WAVE.reg = config->wave_generation;
    6e38:	79b3      	ldrb	r3, [r6, #6]
    6e3a:	732b      	strb	r3, [r5, #12]
	if (config->oneshot) {
    6e3c:	7b71      	ldrb	r1, [r6, #13]
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    6e3e:	1e4b      	subs	r3, r1, #1
    6e40:	4199      	sbcs	r1, r3
    6e42:	0089      	lsls	r1, r1, #2
	if (config->count_direction) {
    6e44:	7bb3      	ldrb	r3, [r6, #14]
    6e46:	2b00      	cmp	r3, #0
    6e48:	d001      	beq.n	6e4e <tc_init+0x18a>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    6e4a:	2301      	movs	r3, #1
    6e4c:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    6e4e:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    6e50:	6913      	ldr	r3, [r2, #16]
	while (tc_is_syncing(module_inst)) {
    6e52:	2b00      	cmp	r3, #0
    6e54:	d1fc      	bne.n	6e50 <tc_init+0x18c>
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    6e56:	33ff      	adds	r3, #255	; 0xff
    6e58:	712b      	strb	r3, [r5, #4]
	if (ctrlbset_tmp) {
    6e5a:	2900      	cmp	r1, #0
    6e5c:	d004      	beq.n	6e68 <tc_init+0x1a4>
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    6e5e:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    6e60:	6913      	ldr	r3, [r2, #16]
		while (tc_is_syncing(module_inst)) {
    6e62:	2b00      	cmp	r3, #0
    6e64:	d1fc      	bne.n	6e60 <tc_init+0x19c>
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    6e66:	7169      	strb	r1, [r5, #5]
	hw->COUNT8.DRVCTRL.reg = config->waveform_invert_output;
    6e68:	7a33      	ldrb	r3, [r6, #8]
    6e6a:	736b      	strb	r3, [r5, #13]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    6e6c:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    6e6e:	6913      	ldr	r3, [r2, #16]
	while (tc_is_syncing(module_inst)) {
    6e70:	2b00      	cmp	r3, #0
    6e72:	d1fc      	bne.n	6e6e <tc_init+0x1aa>
	switch (module_inst->counter_size) {
    6e74:	7923      	ldrb	r3, [r4, #4]
    6e76:	2b04      	cmp	r3, #4
    6e78:	d059      	beq.n	6f2e <tc_init+0x26a>
    6e7a:	2b08      	cmp	r3, #8
    6e7c:	d074      	beq.n	6f68 <tc_init+0x2a4>
	return STATUS_ERR_INVALID_ARG;
    6e7e:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    6e80:	2b00      	cmp	r3, #0
    6e82:	d000      	beq.n	6e86 <tc_init+0x1c2>
    6e84:	e755      	b.n	6d32 <tc_init+0x6e>
    6e86:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    6e88:	2b00      	cmp	r3, #0
    6e8a:	d1fc      	bne.n	6e86 <tc_init+0x1c2>
				= config->counter_16_bit.value;
    6e8c:	8d33      	ldrh	r3, [r6, #40]	; 0x28
    6e8e:	82ab      	strh	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    6e90:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    6e92:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    6e94:	2b00      	cmp	r3, #0
    6e96:	d1fc      	bne.n	6e92 <tc_init+0x1ce>
					config->counter_16_bit.compare_capture_channel[0];
    6e98:	8d73      	ldrh	r3, [r6, #42]	; 0x2a
			hw->COUNT16.CC[0].reg =
    6e9a:	83ab      	strh	r3, [r5, #28]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    6e9c:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    6e9e:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    6ea0:	2b00      	cmp	r3, #0
    6ea2:	d1fc      	bne.n	6e9e <tc_init+0x1da>
					config->counter_16_bit.compare_capture_channel[1];
    6ea4:	8db3      	ldrh	r3, [r6, #44]	; 0x2c
			hw->COUNT16.CC[1].reg =
    6ea6:	83eb      	strh	r3, [r5, #30]
			return STATUS_OK;
    6ea8:	2000      	movs	r0, #0
    6eaa:	e742      	b.n	6d32 <tc_init+0x6e>
			MCLK->APBBMASK.reg |= mask;
    6eac:	493d      	ldr	r1, [pc, #244]	; (6fa4 <tc_init+0x2e0>)
    6eae:	698b      	ldr	r3, [r1, #24]
    6eb0:	4318      	orrs	r0, r3
    6eb2:	6188      	str	r0, [r1, #24]
    6eb4:	e783      	b.n	6dbe <tc_init+0xfa>
			MCLK->APBCMASK.reg |= mask;
    6eb6:	493b      	ldr	r1, [pc, #236]	; (6fa4 <tc_init+0x2e0>)
    6eb8:	69cb      	ldr	r3, [r1, #28]
    6eba:	4318      	orrs	r0, r3
    6ebc:	61c8      	str	r0, [r1, #28]
    6ebe:	e77e      	b.n	6dbe <tc_init+0xfa>
			MCLK->APBDMASK.reg |= mask;
    6ec0:	4938      	ldr	r1, [pc, #224]	; (6fa4 <tc_init+0x2e0>)
    6ec2:	6a0b      	ldr	r3, [r1, #32]
    6ec4:	4318      	orrs	r0, r3
    6ec6:	6208      	str	r0, [r1, #32]
    6ec8:	e779      	b.n	6dbe <tc_init+0xfa>
			MCLK->APBEMASK.reg |= mask;
    6eca:	4b36      	ldr	r3, [pc, #216]	; (6fa4 <tc_init+0x2e0>)
    6ecc:	6a59      	ldr	r1, [r3, #36]	; 0x24
    6ece:	4308      	orrs	r0, r1
    6ed0:	6258      	str	r0, [r3, #36]	; 0x24
    6ed2:	e774      	b.n	6dbe <tc_init+0xfa>
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) && (instance+1 < TC_INST_NUM))
    6ed4:	4643      	mov	r3, r8
    6ed6:	3301      	adds	r3, #1
    6ed8:	2b04      	cmp	r3, #4
    6eda:	dd00      	ble.n	6ede <tc_init+0x21a>
    6edc:	e773      	b.n	6dc6 <tc_init+0x102>
		system_apb_clock_set_mask((enum system_clock_apb_bus)inst_mclk_apbmask[(instance+1)*2],
    6ede:	ab02      	add	r3, sp, #8
    6ee0:	1cd1      	adds	r1, r2, #3
    6ee2:	0089      	lsls	r1, r1, #2
    6ee4:	58c9      	ldr	r1, [r1, r3]
    6ee6:	3202      	adds	r2, #2
    6ee8:	0092      	lsls	r2, r2, #2
    6eea:	58d3      	ldr	r3, [r2, r3]
	switch (bus) {
    6eec:	b2da      	uxtb	r2, r3
    6eee:	2a04      	cmp	r2, #4
    6ef0:	d900      	bls.n	6ef4 <tc_init+0x230>
    6ef2:	e768      	b.n	6dc6 <tc_init+0x102>
    6ef4:	0093      	lsls	r3, r2, #2
    6ef6:	4a2e      	ldr	r2, [pc, #184]	; (6fb0 <tc_init+0x2ec>)
    6ef8:	58d3      	ldr	r3, [r2, r3]
    6efa:	469f      	mov	pc, r3
			MCLK->APBAMASK.reg |= mask;
    6efc:	4a29      	ldr	r2, [pc, #164]	; (6fa4 <tc_init+0x2e0>)
    6efe:	6953      	ldr	r3, [r2, #20]
    6f00:	4319      	orrs	r1, r3
    6f02:	6151      	str	r1, [r2, #20]
    6f04:	e75f      	b.n	6dc6 <tc_init+0x102>
			MCLK->APBBMASK.reg |= mask;
    6f06:	4a27      	ldr	r2, [pc, #156]	; (6fa4 <tc_init+0x2e0>)
    6f08:	6993      	ldr	r3, [r2, #24]
    6f0a:	4319      	orrs	r1, r3
    6f0c:	6191      	str	r1, [r2, #24]
    6f0e:	e75a      	b.n	6dc6 <tc_init+0x102>
			MCLK->APBCMASK.reg |= mask;
    6f10:	4a24      	ldr	r2, [pc, #144]	; (6fa4 <tc_init+0x2e0>)
    6f12:	69d3      	ldr	r3, [r2, #28]
    6f14:	4319      	orrs	r1, r3
    6f16:	61d1      	str	r1, [r2, #28]
    6f18:	e755      	b.n	6dc6 <tc_init+0x102>
			MCLK->APBDMASK.reg |= mask;
    6f1a:	4a22      	ldr	r2, [pc, #136]	; (6fa4 <tc_init+0x2e0>)
    6f1c:	6a13      	ldr	r3, [r2, #32]
    6f1e:	4319      	orrs	r1, r3
    6f20:	6211      	str	r1, [r2, #32]
    6f22:	e750      	b.n	6dc6 <tc_init+0x102>
			MCLK->APBEMASK.reg |= mask;
    6f24:	4b1f      	ldr	r3, [pc, #124]	; (6fa4 <tc_init+0x2e0>)
    6f26:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    6f28:	4311      	orrs	r1, r2
    6f2a:	6259      	str	r1, [r3, #36]	; 0x24
    6f2c:	e74b      	b.n	6dc6 <tc_init+0x102>
    6f2e:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    6f30:	2b00      	cmp	r3, #0
    6f32:	d1fc      	bne.n	6f2e <tc_init+0x26a>
					config->counter_8_bit.value;
    6f34:	3328      	adds	r3, #40	; 0x28
    6f36:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.COUNT.reg =
    6f38:	752b      	strb	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    6f3a:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    6f3c:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    6f3e:	2b00      	cmp	r3, #0
    6f40:	d1fc      	bne.n	6f3c <tc_init+0x278>
					config->counter_8_bit.period;
    6f42:	3329      	adds	r3, #41	; 0x29
    6f44:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.PER.reg =
    6f46:	76eb      	strb	r3, [r5, #27]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    6f48:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    6f4a:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    6f4c:	2b00      	cmp	r3, #0
    6f4e:	d1fc      	bne.n	6f4a <tc_init+0x286>
					config->counter_8_bit.compare_capture_channel[0];
    6f50:	332a      	adds	r3, #42	; 0x2a
    6f52:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[0].reg =
    6f54:	772b      	strb	r3, [r5, #28]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    6f56:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    6f58:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    6f5a:	2b00      	cmp	r3, #0
    6f5c:	d1fc      	bne.n	6f58 <tc_init+0x294>
					config->counter_8_bit.compare_capture_channel[1];
    6f5e:	332b      	adds	r3, #43	; 0x2b
    6f60:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[1].reg =
    6f62:	776b      	strb	r3, [r5, #29]
			return STATUS_OK;
    6f64:	2000      	movs	r0, #0
    6f66:	e6e4      	b.n	6d32 <tc_init+0x6e>
    6f68:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    6f6a:	2b00      	cmp	r3, #0
    6f6c:	d1fc      	bne.n	6f68 <tc_init+0x2a4>
				= config->counter_32_bit.value;
    6f6e:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    6f70:	616b      	str	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    6f72:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    6f74:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    6f76:	2b00      	cmp	r3, #0
    6f78:	d1fc      	bne.n	6f74 <tc_init+0x2b0>
			hw->COUNT32.CC[0].reg =
    6f7a:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    6f7c:	61eb      	str	r3, [r5, #28]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    6f7e:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    6f80:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    6f82:	2b00      	cmp	r3, #0
    6f84:	d1fc      	bne.n	6f80 <tc_init+0x2bc>
					config->counter_32_bit.compare_capture_channel[1];
    6f86:	6b33      	ldr	r3, [r6, #48]	; 0x30
			hw->COUNT32.CC[1].reg =
    6f88:	622b      	str	r3, [r5, #32]
			return STATUS_OK;
    6f8a:	2000      	movs	r0, #0
    6f8c:	e6d1      	b.n	6d32 <tc_init+0x6e>
    6f8e:	46c0      	nop			; (mov r8, r8)
    6f90:	00006c89 	.word	0x00006c89
    6f94:	00017cd0 	.word	0x00017cd0
    6f98:	20001f44 	.word	0x20001f44
    6f9c:	00017ca8 	.word	0x00017ca8
    6fa0:	00006b61 	.word	0x00006b61
    6fa4:	40000400 	.word	0x40000400
    6fa8:	00006a65 	.word	0x00006a65
    6fac:	000069f5 	.word	0x000069f5
    6fb0:	00017cbc 	.word	0x00017cbc

00006fb4 <tc_get_count_value>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    6fb4:	6802      	ldr	r2, [r0, #0]
	return (tc_module->SYNCBUSY.reg);
    6fb6:	6913      	ldr	r3, [r2, #16]

	while (tc_is_syncing(module_inst)) {
    6fb8:	2b00      	cmp	r3, #0
    6fba:	d1fc      	bne.n	6fb6 <tc_get_count_value+0x2>
		/* Wait for sync */
	}

	/* Make certain that there are no conflicting commands in the register */
	tc_module->CTRLBCLR.reg = TC_CTRLBCLR_CMD_NONE;
    6fbc:	7113      	strb	r3, [r2, #4]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    6fbe:	6801      	ldr	r1, [r0, #0]
	return (tc_module->SYNCBUSY.reg);
    6fc0:	690b      	ldr	r3, [r1, #16]

	while (tc_is_syncing(module_inst)) {
    6fc2:	2b00      	cmp	r3, #0
    6fc4:	d1fc      	bne.n	6fc0 <tc_get_count_value+0xc>
		/* Wait for sync */
	}

	/* Write command to execute */
	tc_module->CTRLBSET.reg = TC_CTRLBSET_CMD(TC_CTRLBSET_CMD_READSYNC_Val);
    6fc6:	3380      	adds	r3, #128	; 0x80
    6fc8:	7153      	strb	r3, [r2, #5]
#if (SAMC20) || (SAMC21) || (SAML21) || (SAML22) || (SAMR30) || (SAMR34) || (WLR089)
	/* wait for the CMD bits in CTRLBSET to be cleared, meaning the CMD has been executed */
	while(tc_module->CTRLBSET.reg & TC_CTRLBSET_CMD_READSYNC);	
    6fca:	7953      	ldrb	r3, [r2, #5]
    6fcc:	b25b      	sxtb	r3, r3
    6fce:	2b00      	cmp	r3, #0
    6fd0:	dbfb      	blt.n	6fca <tc_get_count_value+0x16>

	/* Read synchronization */
	tc_sync_read_count(module_inst);
	
	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    6fd2:	6802      	ldr	r2, [r0, #0]
	return (tc_module->SYNCBUSY.reg);
    6fd4:	6913      	ldr	r3, [r2, #16]

	while (tc_is_syncing(module_inst)) {
    6fd6:	2b00      	cmp	r3, #0
    6fd8:	d1fc      	bne.n	6fd4 <tc_get_count_value+0x20>
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    6fda:	7903      	ldrb	r3, [r0, #4]
    6fdc:	2b04      	cmp	r3, #4
    6fde:	d005      	beq.n	6fec <tc_get_count_value+0x38>
    6fe0:	2b08      	cmp	r3, #8
    6fe2:	d009      	beq.n	6ff8 <tc_get_count_value+0x44>
		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
	}

	Assert(false);
	return 0;
    6fe4:	2000      	movs	r0, #0
	switch (module_inst->counter_size) {
    6fe6:	2b00      	cmp	r3, #0
    6fe8:	d003      	beq.n	6ff2 <tc_get_count_value+0x3e>
}
    6fea:	4770      	bx	lr
			return (uint32_t)tc_module->COUNT8.COUNT.reg;
    6fec:	7d10      	ldrb	r0, [r2, #20]
    6fee:	b2c0      	uxtb	r0, r0
    6ff0:	e7fb      	b.n	6fea <tc_get_count_value+0x36>
			return (uint32_t)tc_module->COUNT16.COUNT.reg;
    6ff2:	8a90      	ldrh	r0, [r2, #20]
    6ff4:	b280      	uxth	r0, r0
    6ff6:	e7f8      	b.n	6fea <tc_get_count_value+0x36>
			return tc_module->COUNT32.COUNT.reg;
    6ff8:	6950      	ldr	r0, [r2, #20]
    6ffa:	e7f6      	b.n	6fea <tc_get_count_value+0x36>

00006ffc <tc_set_compare_value>:
 */
enum status_code tc_set_compare_value(
		const struct tc_module *const module_inst,
		const enum tc_compare_capture_channel channel_index,
		const uint32_t compare)
{
    6ffc:	b510      	push	{r4, lr}
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(compare);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    6ffe:	6804      	ldr	r4, [r0, #0]
    7000:	6923      	ldr	r3, [r4, #16]

	while (tc_is_syncing(module_inst)) {
    7002:	2b00      	cmp	r3, #0
    7004:	d1fc      	bne.n	7000 <tc_set_compare_value+0x4>
		/* Wait for sync */
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
    7006:	7903      	ldrb	r3, [r0, #4]
    7008:	2b04      	cmp	r3, #4
    700a:	d006      	beq.n	701a <tc_set_compare_value+0x1e>
    700c:	2b08      	cmp	r3, #8
    700e:	d028      	beq.n	7062 <tc_set_compare_value+0x66>
    7010:	2b00      	cmp	r3, #0
    7012:	d013      	beq.n	703c <tc_set_compare_value+0x40>
				}
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    7014:	2317      	movs	r3, #23
}
    7016:	0018      	movs	r0, r3
    7018:	bd10      	pop	{r4, pc}
	return STATUS_ERR_INVALID_ARG;
    701a:	2317      	movs	r3, #23
			if (channel_index <
    701c:	2901      	cmp	r1, #1
    701e:	d8fa      	bhi.n	7016 <tc_set_compare_value+0x1a>
				if (module_inst->double_buffering_enabled){
    7020:	7e83      	ldrb	r3, [r0, #26]
    7022:	2b00      	cmp	r3, #0
    7024:	d005      	beq.n	7032 <tc_set_compare_value+0x36>
							(uint8_t)compare;
    7026:	b2d2      	uxtb	r2, r2
					tc_module->COUNT8.CCBUF[channel_index].reg =
    7028:	1861      	adds	r1, r4, r1
    702a:	3130      	adds	r1, #48	; 0x30
    702c:	700a      	strb	r2, [r1, #0]
				return STATUS_OK;
    702e:	2300      	movs	r3, #0
    7030:	e7f1      	b.n	7016 <tc_set_compare_value+0x1a>
							(uint8_t)compare;
    7032:	b2d2      	uxtb	r2, r2
					tc_module->COUNT8.CC[channel_index].reg  =
    7034:	1864      	adds	r4, r4, r1
    7036:	7722      	strb	r2, [r4, #28]
				return STATUS_OK;
    7038:	2300      	movs	r3, #0
    703a:	e7ec      	b.n	7016 <tc_set_compare_value+0x1a>
	return STATUS_ERR_INVALID_ARG;
    703c:	2317      	movs	r3, #23
			if (channel_index <
    703e:	2901      	cmp	r1, #1
    7040:	d8e9      	bhi.n	7016 <tc_set_compare_value+0x1a>
				if (module_inst->double_buffering_enabled){
    7042:	7e83      	ldrb	r3, [r0, #26]
    7044:	2b00      	cmp	r3, #0
    7046:	d005      	beq.n	7054 <tc_set_compare_value+0x58>
							(uint16_t)compare;
    7048:	b292      	uxth	r2, r2
					tc_module->COUNT16.CCBUF[channel_index].reg =
    704a:	3118      	adds	r1, #24
    704c:	0049      	lsls	r1, r1, #1
    704e:	530a      	strh	r2, [r1, r4]
				return STATUS_OK;
    7050:	2300      	movs	r3, #0
    7052:	e7e0      	b.n	7016 <tc_set_compare_value+0x1a>
							(uint16_t)compare;
    7054:	b292      	uxth	r2, r2
					tc_module->COUNT16.CC[channel_index].reg =
    7056:	310c      	adds	r1, #12
    7058:	0049      	lsls	r1, r1, #1
    705a:	1864      	adds	r4, r4, r1
    705c:	80a2      	strh	r2, [r4, #4]
				return STATUS_OK;
    705e:	2300      	movs	r3, #0
    7060:	e7d9      	b.n	7016 <tc_set_compare_value+0x1a>
	return STATUS_ERR_INVALID_ARG;
    7062:	2317      	movs	r3, #23
			if (channel_index <
    7064:	2901      	cmp	r1, #1
    7066:	d8d6      	bhi.n	7016 <tc_set_compare_value+0x1a>
				if (module_inst->double_buffering_enabled){
    7068:	7e83      	ldrb	r3, [r0, #26]
    706a:	2b00      	cmp	r3, #0
    706c:	d105      	bne.n	707a <tc_set_compare_value+0x7e>
					tc_module->COUNT32.CC[channel_index].reg =
    706e:	3106      	adds	r1, #6
    7070:	0089      	lsls	r1, r1, #2
    7072:	1864      	adds	r4, r4, r1
    7074:	6062      	str	r2, [r4, #4]
				return STATUS_OK;
    7076:	2300      	movs	r3, #0
    7078:	e7cd      	b.n	7016 <tc_set_compare_value+0x1a>
					tc_module->COUNT32.CCBUF[channel_index].reg =
    707a:	310c      	adds	r1, #12
    707c:	0089      	lsls	r1, r1, #2
    707e:	510a      	str	r2, [r1, r4]
				return STATUS_OK;
    7080:	2300      	movs	r3, #0
    7082:	e7c8      	b.n	7016 <tc_set_compare_value+0x1a>

00007084 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    7084:	e7fe      	b.n	7084 <Dummy_Handler>
    7086:	Address 0x00007086 is out of bounds.


00007088 <Reset_Handler>:
{
    7088:	b510      	push	{r4, lr}
        if (pSrc != pDest) {
    708a:	4a1a      	ldr	r2, [pc, #104]	; (70f4 <Reset_Handler+0x6c>)
    708c:	4b1a      	ldr	r3, [pc, #104]	; (70f8 <Reset_Handler+0x70>)
    708e:	429a      	cmp	r2, r3
    7090:	d011      	beq.n	70b6 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    7092:	001a      	movs	r2, r3
    7094:	4b19      	ldr	r3, [pc, #100]	; (70fc <Reset_Handler+0x74>)
    7096:	429a      	cmp	r2, r3
    7098:	d20d      	bcs.n	70b6 <Reset_Handler+0x2e>
    709a:	4a19      	ldr	r2, [pc, #100]	; (7100 <Reset_Handler+0x78>)
    709c:	3303      	adds	r3, #3
    709e:	1a9b      	subs	r3, r3, r2
    70a0:	089b      	lsrs	r3, r3, #2
    70a2:	3301      	adds	r3, #1
    70a4:	009b      	lsls	r3, r3, #2
    70a6:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    70a8:	4813      	ldr	r0, [pc, #76]	; (70f8 <Reset_Handler+0x70>)
    70aa:	4912      	ldr	r1, [pc, #72]	; (70f4 <Reset_Handler+0x6c>)
    70ac:	588c      	ldr	r4, [r1, r2]
    70ae:	5084      	str	r4, [r0, r2]
    70b0:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    70b2:	429a      	cmp	r2, r3
    70b4:	d1fa      	bne.n	70ac <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    70b6:	4a13      	ldr	r2, [pc, #76]	; (7104 <Reset_Handler+0x7c>)
    70b8:	4b13      	ldr	r3, [pc, #76]	; (7108 <Reset_Handler+0x80>)
    70ba:	429a      	cmp	r2, r3
    70bc:	d20a      	bcs.n	70d4 <Reset_Handler+0x4c>
    70be:	43d3      	mvns	r3, r2
    70c0:	4911      	ldr	r1, [pc, #68]	; (7108 <Reset_Handler+0x80>)
    70c2:	185b      	adds	r3, r3, r1
    70c4:	2103      	movs	r1, #3
    70c6:	438b      	bics	r3, r1
    70c8:	3304      	adds	r3, #4
    70ca:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    70cc:	2100      	movs	r1, #0
    70ce:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    70d0:	4293      	cmp	r3, r2
    70d2:	d1fc      	bne.n	70ce <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    70d4:	4a0d      	ldr	r2, [pc, #52]	; (710c <Reset_Handler+0x84>)
    70d6:	21ff      	movs	r1, #255	; 0xff
    70d8:	4b0d      	ldr	r3, [pc, #52]	; (7110 <Reset_Handler+0x88>)
    70da:	438b      	bics	r3, r1
    70dc:	6093      	str	r3, [r2, #8]
        NVMCTRL->CTRLB.bit.MANW = 1;
    70de:	4a0d      	ldr	r2, [pc, #52]	; (7114 <Reset_Handler+0x8c>)
    70e0:	6853      	ldr	r3, [r2, #4]
    70e2:	397f      	subs	r1, #127	; 0x7f
    70e4:	430b      	orrs	r3, r1
    70e6:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    70e8:	4b0b      	ldr	r3, [pc, #44]	; (7118 <Reset_Handler+0x90>)
    70ea:	4798      	blx	r3
        main();
    70ec:	4b0b      	ldr	r3, [pc, #44]	; (711c <Reset_Handler+0x94>)
    70ee:	4798      	blx	r3
    70f0:	e7fe      	b.n	70f0 <Reset_Handler+0x68>
    70f2:	46c0      	nop			; (mov r8, r8)
    70f4:	00018fa0 	.word	0x00018fa0
    70f8:	20000000 	.word	0x20000000
    70fc:	2000008c 	.word	0x2000008c
    7100:	20000004 	.word	0x20000004
    7104:	20000090 	.word	0x20000090
    7108:	200034dc 	.word	0x200034dc
    710c:	e000ed00 	.word	0xe000ed00
    7110:	00000000 	.word	0x00000000
    7114:	41004000 	.word	0x41004000
    7118:	000167c1 	.word	0x000167c1
    711c:	00007985 	.word	0x00007985

00007120 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    7120:	b5f0      	push	{r4, r5, r6, r7, lr}
    7122:	46c6      	mov	lr, r8
    7124:	b500      	push	{lr}
    7126:	000c      	movs	r4, r1
    7128:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    712a:	2800      	cmp	r0, #0
    712c:	d10f      	bne.n	714e <_read+0x2e>
		return -1;
	}

	for (; len > 0; --len) {
    712e:	2a00      	cmp	r2, #0
    7130:	dd11      	ble.n	7156 <_read+0x36>
    7132:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    7134:	4e09      	ldr	r6, [pc, #36]	; (715c <_read+0x3c>)
    7136:	4d0a      	ldr	r5, [pc, #40]	; (7160 <_read+0x40>)
    7138:	6830      	ldr	r0, [r6, #0]
    713a:	0021      	movs	r1, r4
    713c:	682b      	ldr	r3, [r5, #0]
    713e:	4798      	blx	r3
		ptr++;
    7140:	3401      	adds	r4, #1
	for (; len > 0; --len) {
    7142:	42bc      	cmp	r4, r7
    7144:	d1f8      	bne.n	7138 <_read+0x18>
		nChars++;
	}
	return nChars;
}
    7146:	4640      	mov	r0, r8
    7148:	bc04      	pop	{r2}
    714a:	4690      	mov	r8, r2
    714c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -1;
    714e:	2301      	movs	r3, #1
    7150:	425b      	negs	r3, r3
    7152:	4698      	mov	r8, r3
    7154:	e7f7      	b.n	7146 <_read+0x26>
	for (; len > 0; --len) {
    7156:	4680      	mov	r8, r0
    7158:	e7f5      	b.n	7146 <_read+0x26>
    715a:	46c0      	nop			; (mov r8, r8)
    715c:	20001f60 	.word	0x20001f60
    7160:	20001f58 	.word	0x20001f58

00007164 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    7164:	b5f0      	push	{r4, r5, r6, r7, lr}
    7166:	46c6      	mov	lr, r8
    7168:	b500      	push	{lr}
    716a:	000e      	movs	r6, r1
    716c:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    716e:	3801      	subs	r0, #1
    7170:	2802      	cmp	r0, #2
    7172:	d810      	bhi.n	7196 <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    7174:	2a00      	cmp	r2, #0
    7176:	d011      	beq.n	719c <_write+0x38>
    7178:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    717a:	4b0c      	ldr	r3, [pc, #48]	; (71ac <_write+0x48>)
    717c:	4698      	mov	r8, r3
    717e:	4f0c      	ldr	r7, [pc, #48]	; (71b0 <_write+0x4c>)
    7180:	4643      	mov	r3, r8
    7182:	6818      	ldr	r0, [r3, #0]
    7184:	5d31      	ldrb	r1, [r6, r4]
    7186:	683b      	ldr	r3, [r7, #0]
    7188:	4798      	blx	r3
    718a:	2800      	cmp	r0, #0
    718c:	db08      	blt.n	71a0 <_write+0x3c>
			return -1;
		}
		++nChars;
    718e:	3401      	adds	r4, #1
	for (; len != 0; --len) {
    7190:	42a5      	cmp	r5, r4
    7192:	d1f5      	bne.n	7180 <_write+0x1c>
    7194:	e006      	b.n	71a4 <_write+0x40>
		return -1;
    7196:	2401      	movs	r4, #1
    7198:	4264      	negs	r4, r4
    719a:	e003      	b.n	71a4 <_write+0x40>
	for (; len != 0; --len) {
    719c:	0014      	movs	r4, r2
    719e:	e001      	b.n	71a4 <_write+0x40>
			return -1;
    71a0:	2401      	movs	r4, #1
    71a2:	4264      	negs	r4, r4
	}
	return nChars;
}
    71a4:	0020      	movs	r0, r4
    71a6:	bc04      	pop	{r2}
    71a8:	4690      	mov	r8, r2
    71aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    71ac:	20001f60 	.word	0x20001f60
    71b0:	20001f5c 	.word	0x20001f5c

000071b4 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    71b4:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    71b6:	4a06      	ldr	r2, [pc, #24]	; (71d0 <_sbrk+0x1c>)
    71b8:	6812      	ldr	r2, [r2, #0]
    71ba:	2a00      	cmp	r2, #0
    71bc:	d004      	beq.n	71c8 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    71be:	4a04      	ldr	r2, [pc, #16]	; (71d0 <_sbrk+0x1c>)
    71c0:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    71c2:	18c3      	adds	r3, r0, r3
    71c4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    71c6:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    71c8:	4902      	ldr	r1, [pc, #8]	; (71d4 <_sbrk+0x20>)
    71ca:	4a01      	ldr	r2, [pc, #4]	; (71d0 <_sbrk+0x1c>)
    71cc:	6011      	str	r1, [r2, #0]
    71ce:	e7f6      	b.n	71be <_sbrk+0xa>
    71d0:	200000f8 	.word	0x200000f8
    71d4:	200054e0 	.word	0x200054e0

000071d8 <_close>:
}

extern int _close(int file)
{
	return -1;
}
    71d8:	2001      	movs	r0, #1
    71da:	4240      	negs	r0, r0
    71dc:	4770      	bx	lr

000071de <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    71de:	2380      	movs	r3, #128	; 0x80
    71e0:	019b      	lsls	r3, r3, #6
    71e2:	604b      	str	r3, [r1, #4]

	return 0;
}
    71e4:	2000      	movs	r0, #0
    71e6:	4770      	bx	lr

000071e8 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    71e8:	2001      	movs	r0, #1
    71ea:	4770      	bx	lr

000071ec <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    71ec:	2000      	movs	r0, #0
    71ee:	4770      	bx	lr

000071f0 <_exit>:

extern void _exit(int status)
{
	asm("BKPT #0");
    71f0:	be00      	bkpt	0x0000
    71f2:	e7fe      	b.n	71f2 <_exit+0x2>

000071f4 <_kill>:
}

extern void _kill(int pid, int sig)
{
	return;
}
    71f4:	4770      	bx	lr

000071f6 <_getpid>:

extern int _getpid(void)
{
	return -1;
}
    71f6:	2001      	movs	r0, #1
    71f8:	4240      	negs	r0, r0
    71fa:	4770      	bx	lr

000071fc <sal_FillSubKey>:
		}
	}
}

static void sal_FillSubKey( uint8_t *source, uint8_t *key, uint8_t size)
{
    71fc:	b530      	push	{r4, r5, lr}
	uint8_t i = 0;
	uint8_t carry = 0;

	i=size;

	while(i--)
    71fe:	1e53      	subs	r3, r2, #1
    7200:	b2db      	uxtb	r3, r3
    7202:	2a00      	cmp	r2, #0
    7204:	d00b      	beq.n	721e <sal_FillSubKey+0x22>
    7206:	2400      	movs	r4, #0
	{
		key[i] = (source[i] << 1) | carry;
    7208:	18c5      	adds	r5, r0, r3
    720a:	782a      	ldrb	r2, [r5, #0]
    720c:	0052      	lsls	r2, r2, #1
    720e:	4322      	orrs	r2, r4
    7210:	54ca      	strb	r2, [r1, r3]
		carry = !!(source[i] & 0x80);
    7212:	782c      	ldrb	r4, [r5, #0]
    7214:	09e4      	lsrs	r4, r4, #7
	while(i--)
    7216:	3b01      	subs	r3, #1
    7218:	b2db      	uxtb	r3, r3
    721a:	2bff      	cmp	r3, #255	; 0xff
    721c:	d1f4      	bne.n	7208 <sal_FillSubKey+0xc>
	}
}
    721e:	bd30      	pop	{r4, r5, pc}

00007220 <SAL_AESEncode>:
{
    7220:	b510      	push	{r4, lr}
    7222:	b084      	sub	sp, #16
    7224:	0004      	movs	r4, r0
    7226:	0011      	movs	r1, r2
	memcpy(useKey, key, sizeof(useKey));
    7228:	2210      	movs	r2, #16
    722a:	4668      	mov	r0, sp
    722c:	4b04      	ldr	r3, [pc, #16]	; (7240 <SAL_AESEncode+0x20>)
    722e:	4798      	blx	r3
	AESEncode(buffer, useKey);
    7230:	4669      	mov	r1, sp
    7232:	0020      	movs	r0, r4
    7234:	4b03      	ldr	r3, [pc, #12]	; (7244 <SAL_AESEncode+0x24>)
    7236:	4798      	blx	r3
}
    7238:	2000      	movs	r0, #0
    723a:	b004      	add	sp, #16
    723c:	bd10      	pop	{r4, pc}
    723e:	46c0      	nop			; (mov r8, r8)
    7240:	00016827 	.word	0x00016827
    7244:	0000ccdd 	.word	0x0000ccdd

00007248 <SAL_DeriveSessionKey>:
{
    7248:	b510      	push	{r4, lr}
	sal_status = SAL_AESEncode(block, src_key, key);
    724a:	4b01      	ldr	r3, [pc, #4]	; (7250 <SAL_DeriveSessionKey+0x8>)
    724c:	4798      	blx	r3
}
    724e:	bd10      	pop	{r4, pc}
    7250:	00007221 	.word	0x00007221

00007254 <SAL_Read>:
}
    7254:	2000      	movs	r0, #0
    7256:	4770      	bx	lr

00007258 <SAL_AESCmac>:
{
    7258:	b5f0      	push	{r4, r5, r6, r7, lr}
    725a:	46d6      	mov	lr, sl
    725c:	464f      	mov	r7, r9
    725e:	4646      	mov	r6, r8
    7260:	b5c0      	push	{r6, r7, lr}
    7262:	b0a4      	sub	sp, #144	; 0x90
    7264:	9001      	str	r0, [sp, #4]
    7266:	000f      	movs	r7, r1
    7268:	9102      	str	r1, [sp, #8]
    726a:	9203      	str	r2, [sp, #12]
    726c:	469a      	mov	sl, r3
    726e:	ab2c      	add	r3, sp, #176	; 0xb0
    7270:	881c      	ldrh	r4, [r3, #0]
	uint8_t const_Rb[16] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
    7272:	ae08      	add	r6, sp, #32
    7274:	2210      	movs	r2, #16
    7276:	2100      	movs	r1, #0
    7278:	0030      	movs	r0, r6
    727a:	4d64      	ldr	r5, [pc, #400]	; (740c <SAL_AESCmac+0x1b4>)
    727c:	47a8      	blx	r5
    727e:	2387      	movs	r3, #135	; 0x87
    7280:	73f3      	strb	r3, [r6, #15]
	memset(l, 0, sizeof(l));
    7282:	2210      	movs	r2, #16
    7284:	2100      	movs	r1, #0
    7286:	a804      	add	r0, sp, #16
    7288:	47a8      	blx	r5
	SAL_AESEncode(l, key_type, key);
    728a:	9a01      	ldr	r2, [sp, #4]
    728c:	0039      	movs	r1, r7
    728e:	a804      	add	r0, sp, #16
    7290:	4b5f      	ldr	r3, [pc, #380]	; (7410 <SAL_AESCmac+0x1b8>)
    7292:	4798      	blx	r3
	if ( (l[0] & 0x80) == 0x00 )  // MSB( bufferLocal[0] ) is '0'
    7294:	ab04      	add	r3, sp, #16
    7296:	781b      	ldrb	r3, [r3, #0]
    7298:	2b7f      	cmp	r3, #127	; 0x7f
    729a:	d82d      	bhi.n	72f8 <SAL_AESCmac+0xa0>
		sal_FillSubKey( l, k1, (sizeof(l) ) );
    729c:	2210      	movs	r2, #16
    729e:	a920      	add	r1, sp, #128	; 0x80
    72a0:	a804      	add	r0, sp, #16
    72a2:	4b5c      	ldr	r3, [pc, #368]	; (7414 <SAL_AESCmac+0x1bc>)
    72a4:	4798      	blx	r3
	if ( (k1[0] & 0x80) == 0x00 )   // MSB( k1[0] ) is '0'
    72a6:	ab20      	add	r3, sp, #128	; 0x80
    72a8:	781b      	ldrb	r3, [r3, #0]
    72aa:	2b7f      	cmp	r3, #127	; 0x7f
    72ac:	d834      	bhi.n	7318 <SAL_AESCmac+0xc0>
		sal_FillSubKey( k1, k2, (sizeof(l)) );
    72ae:	2210      	movs	r2, #16
    72b0:	a91c      	add	r1, sp, #112	; 0x70
    72b2:	a820      	add	r0, sp, #128	; 0x80
    72b4:	4b57      	ldr	r3, [pc, #348]	; (7414 <SAL_AESCmac+0x1bc>)
    72b6:	4798      	blx	r3
	n = (size + 15) >> 4;
    72b8:	0023      	movs	r3, r4
    72ba:	330f      	adds	r3, #15
    72bc:	111d      	asrs	r5, r3, #4
    72be:	b2aa      	uxth	r2, r5
    72c0:	4690      	mov	r8, r2
	if (n == 0)
    72c2:	2a00      	cmp	r2, #0
    72c4:	d038      	beq.n	7338 <SAL_AESCmac+0xe0>
	if ( flag == 1 )
    72c6:	0722      	lsls	r2, r4, #28
    72c8:	d138      	bne.n	733c <SAL_AESCmac+0xe4>
		for (i=((n-1) << 4); i<(n << 4); i++)
    72ca:	4642      	mov	r2, r8
    72cc:	3a01      	subs	r2, #1
    72ce:	0112      	lsls	r2, r2, #4
    72d0:	b296      	uxth	r6, r2
    72d2:	4f51      	ldr	r7, [pc, #324]	; (7418 <SAL_AESCmac+0x1c0>)
    72d4:	401f      	ands	r7, r3
    72d6:	42be      	cmp	r6, r7
    72d8:	da54      	bge.n	7384 <SAL_AESCmac+0x12c>
    72da:	0033      	movs	r3, r6
			mLast[j] = input[i] ^ k1[j];
    72dc:	a910      	add	r1, sp, #64	; 0x40
    72de:	aa20      	add	r2, sp, #128	; 0x80
    72e0:	1b98      	subs	r0, r3, r6
    72e2:	b280      	uxth	r0, r0
    72e4:	4654      	mov	r4, sl
    72e6:	5ce4      	ldrb	r4, [r4, r3]
    72e8:	5c15      	ldrb	r5, [r2, r0]
    72ea:	406c      	eors	r4, r5
    72ec:	540c      	strb	r4, [r1, r0]
		for (i=((n-1) << 4); i<(n << 4); i++)
    72ee:	3301      	adds	r3, #1
    72f0:	b29b      	uxth	r3, r3
    72f2:	42bb      	cmp	r3, r7
    72f4:	dbf4      	blt.n	72e0 <SAL_AESCmac+0x88>
    72f6:	e045      	b.n	7384 <SAL_AESCmac+0x12c>
		sal_FillSubKey( l, k1, (sizeof(l) ) );
    72f8:	2210      	movs	r2, #16
    72fa:	a920      	add	r1, sp, #128	; 0x80
    72fc:	a804      	add	r0, sp, #16
    72fe:	4b45      	ldr	r3, [pc, #276]	; (7414 <SAL_AESCmac+0x1bc>)
    7300:	4798      	blx	r3
    7302:	2300      	movs	r3, #0
			k1[i] ^= const_Rb[i];
    7304:	aa20      	add	r2, sp, #128	; 0x80
    7306:	a908      	add	r1, sp, #32
    7308:	5c98      	ldrb	r0, [r3, r2]
    730a:	5c5d      	ldrb	r5, [r3, r1]
    730c:	4068      	eors	r0, r5
    730e:	5498      	strb	r0, [r3, r2]
    7310:	3301      	adds	r3, #1
		for (i=0; i<sizeof(l); i++)
    7312:	2b10      	cmp	r3, #16
    7314:	d1f8      	bne.n	7308 <SAL_AESCmac+0xb0>
    7316:	e7c6      	b.n	72a6 <SAL_AESCmac+0x4e>
		sal_FillSubKey( k1, k2, (sizeof(l) ) );
    7318:	2210      	movs	r2, #16
    731a:	a91c      	add	r1, sp, #112	; 0x70
    731c:	a820      	add	r0, sp, #128	; 0x80
    731e:	4b3d      	ldr	r3, [pc, #244]	; (7414 <SAL_AESCmac+0x1bc>)
    7320:	4798      	blx	r3
    7322:	2300      	movs	r3, #0
			k2[i] = k2[i] ^ const_Rb[i];
    7324:	aa1c      	add	r2, sp, #112	; 0x70
    7326:	a908      	add	r1, sp, #32
    7328:	5c98      	ldrb	r0, [r3, r2]
    732a:	5c5d      	ldrb	r5, [r3, r1]
    732c:	4068      	eors	r0, r5
    732e:	5498      	strb	r0, [r3, r2]
    7330:	3301      	adds	r3, #1
		for (i=0; i<sizeof(l); i++)
    7332:	2b10      	cmp	r3, #16
    7334:	d1f8      	bne.n	7328 <SAL_AESCmac+0xd0>
    7336:	e7bf      	b.n	72b8 <SAL_AESCmac+0x60>
		n = 1;
    7338:	2301      	movs	r3, #1
    733a:	4698      	mov	r8, r3
		ptr = &input[size - (size%16)];
    733c:	230f      	movs	r3, #15
    733e:	0020      	movs	r0, r4
    7340:	4398      	bics	r0, r3
    7342:	2300      	movs	r3, #0
			if ( i < (size%16) )
    7344:	220f      	movs	r2, #15
    7346:	4014      	ands	r4, r2
					padded[i] = 0x00;
    7348:	a90c      	add	r1, sp, #48	; 0x30
    734a:	2700      	movs	r7, #0
					padded[i] = 0x80;
    734c:	2680      	movs	r6, #128	; 0x80
				padded[i] = ptr[i];
    734e:	4450      	add	r0, sl
    7350:	e005      	b.n	735e <SAL_AESCmac+0x106>
				if ( i == (size%16) )
    7352:	4294      	cmp	r4, r2
    7354:	d009      	beq.n	736a <SAL_AESCmac+0x112>
					padded[i] = 0x00;
    7356:	545f      	strb	r7, [r3, r1]
    7358:	3301      	adds	r3, #1
		for (i=0; i<16; i++)
    735a:	2b10      	cmp	r3, #16
    735c:	d007      	beq.n	736e <SAL_AESCmac+0x116>
    735e:	b29a      	uxth	r2, r3
			if ( i < (size%16) )
    7360:	4294      	cmp	r4, r2
    7362:	d9f6      	bls.n	7352 <SAL_AESCmac+0xfa>
				padded[i] = ptr[i];
    7364:	5cc2      	ldrb	r2, [r0, r3]
    7366:	545a      	strb	r2, [r3, r1]
    7368:	e7f6      	b.n	7358 <SAL_AESCmac+0x100>
					padded[i] = 0x80;
    736a:	545e      	strb	r6, [r3, r1]
    736c:	e7f4      	b.n	7358 <SAL_AESCmac+0x100>
    736e:	2300      	movs	r3, #0
			mLast[i] = padded[i] ^ k2[i];
    7370:	a810      	add	r0, sp, #64	; 0x40
    7372:	a90c      	add	r1, sp, #48	; 0x30
    7374:	aa1c      	add	r2, sp, #112	; 0x70
    7376:	5c5c      	ldrb	r4, [r3, r1]
    7378:	5c9d      	ldrb	r5, [r3, r2]
    737a:	406c      	eors	r4, r5
    737c:	541c      	strb	r4, [r3, r0]
    737e:	3301      	adds	r3, #1
		for (i=0; i<sizeof(mLast); i++)
    7380:	2b10      	cmp	r3, #16
    7382:	d1f8      	bne.n	7376 <SAL_AESCmac+0x11e>
	memset(x, 0, sizeof(x));
    7384:	2210      	movs	r2, #16
    7386:	2100      	movs	r1, #0
    7388:	a818      	add	r0, sp, #96	; 0x60
    738a:	4b20      	ldr	r3, [pc, #128]	; (740c <SAL_AESCmac+0x1b4>)
    738c:	4798      	blx	r3
	for (i=0; i<(n-1); i++)
    738e:	2301      	movs	r3, #1
    7390:	425b      	negs	r3, r3
    7392:	4443      	add	r3, r8
    7394:	4699      	mov	r9, r3
    7396:	2000      	movs	r0, #0
    7398:	2700      	movs	r7, #0
    739a:	2b00      	cmp	r3, #0
    739c:	dd1a      	ble.n	73d4 <SAL_AESCmac+0x17c>
			y[j] = x[j] ^ input[(i << 4)+j];
    739e:	ad14      	add	r5, sp, #80	; 0x50
    73a0:	ac18      	add	r4, sp, #96	; 0x60
		memcpy(x, y, sizeof(y));
    73a2:	4e1e      	ldr	r6, [pc, #120]	; (741c <SAL_AESCmac+0x1c4>)
			y[j] = x[j] ^ input[(i << 4)+j];
    73a4:	0100      	lsls	r0, r0, #4
    73a6:	2300      	movs	r3, #0
    73a8:	4450      	add	r0, sl
    73aa:	5cc2      	ldrb	r2, [r0, r3]
    73ac:	5d19      	ldrb	r1, [r3, r4]
    73ae:	404a      	eors	r2, r1
    73b0:	555a      	strb	r2, [r3, r5]
    73b2:	3301      	adds	r3, #1
		for (j=0; j<16; j++)
    73b4:	2b10      	cmp	r3, #16
    73b6:	d1f8      	bne.n	73aa <SAL_AESCmac+0x152>
		memcpy(x, y, sizeof(y));
    73b8:	2210      	movs	r2, #16
    73ba:	0029      	movs	r1, r5
    73bc:	0020      	movs	r0, r4
    73be:	47b0      	blx	r6
		SAL_AESEncode(x, key_type, key);
    73c0:	9a01      	ldr	r2, [sp, #4]
    73c2:	9902      	ldr	r1, [sp, #8]
    73c4:	0020      	movs	r0, r4
    73c6:	4b12      	ldr	r3, [pc, #72]	; (7410 <SAL_AESCmac+0x1b8>)
    73c8:	4798      	blx	r3
	for (i=0; i<(n-1); i++)
    73ca:	3701      	adds	r7, #1
    73cc:	b2bf      	uxth	r7, r7
    73ce:	0038      	movs	r0, r7
    73d0:	454f      	cmp	r7, r9
    73d2:	dbe7      	blt.n	73a4 <SAL_AESCmac+0x14c>
    73d4:	2300      	movs	r3, #0
		y[i] = x[i] ^ mLast[i];
    73d6:	ac14      	add	r4, sp, #80	; 0x50
    73d8:	a818      	add	r0, sp, #96	; 0x60
    73da:	a910      	add	r1, sp, #64	; 0x40
    73dc:	5c1a      	ldrb	r2, [r3, r0]
    73de:	5c5d      	ldrb	r5, [r3, r1]
    73e0:	406a      	eors	r2, r5
    73e2:	551a      	strb	r2, [r3, r4]
    73e4:	3301      	adds	r3, #1
	for (i=0; i<sizeof(x); i++)
    73e6:	2b10      	cmp	r3, #16
    73e8:	d1f8      	bne.n	73dc <SAL_AESCmac+0x184>
	SAL_AESEncode(y, key_type, key);
    73ea:	9a01      	ldr	r2, [sp, #4]
    73ec:	9902      	ldr	r1, [sp, #8]
    73ee:	a814      	add	r0, sp, #80	; 0x50
    73f0:	4b07      	ldr	r3, [pc, #28]	; (7410 <SAL_AESCmac+0x1b8>)
    73f2:	4798      	blx	r3
	memcpy(output, y, sizeof(y));
    73f4:	2210      	movs	r2, #16
    73f6:	a914      	add	r1, sp, #80	; 0x50
    73f8:	9803      	ldr	r0, [sp, #12]
    73fa:	4b08      	ldr	r3, [pc, #32]	; (741c <SAL_AESCmac+0x1c4>)
    73fc:	4798      	blx	r3
}
    73fe:	2000      	movs	r0, #0
    7400:	b024      	add	sp, #144	; 0x90
    7402:	bc1c      	pop	{r2, r3, r4}
    7404:	4690      	mov	r8, r2
    7406:	4699      	mov	r9, r3
    7408:	46a2      	mov	sl, r4
    740a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    740c:	00016839 	.word	0x00016839
    7410:	00007221 	.word	0x00007221
    7414:	000071fd 	.word	0x000071fd
    7418:	000ffff0 	.word	0x000ffff0
    741c:	00016827 	.word	0x00016827

00007420 <DemoOutput_Greeting>:

bool PUSH_BUTTON_pressed;
MIWI_TICK PUSH_BUTTON_press_time;

void DemoOutput_Greeting(void)
{    
    7420:	b510      	push	{r4, lr}
		LCDDisplay((char *)"Simple LoRa P2P Demo on \n SAMR34 Node ", 0, true);
	#endif
#endif
    #if defined (ENABLE_CONSOLE)
        #if defined(PROTOCOL_P2P)
			printf("\n\r-----------------------------------------------------\n\r-----------------------------------------------------");
    7422:	480e      	ldr	r0, [pc, #56]	; (745c <DemoOutput_Greeting+0x3c>)
    7424:	4c0e      	ldr	r4, [pc, #56]	; (7460 <DemoOutput_Greeting+0x40>)
    7426:	47a0      	blx	r4
            printf("\r\nStarting Node 1 of Simple Demo for LoRa P2P Stack ...");  
    7428:	480e      	ldr	r0, [pc, #56]	; (7464 <DemoOutput_Greeting+0x44>)
    742a:	47a0      	blx	r4
        #endif
		#if defined(ENABLE_SLEEP_FEATURE)
			printf("\r\nReduced Function Device (RFD) operations") ;
		#else
			printf("\r\nFull Function Device (FFD) operations") ;
    742c:	480e      	ldr	r0, [pc, #56]	; (7468 <DemoOutput_Greeting+0x48>)
    742e:	47a0      	blx	r4
		#endif
        printf("\r\n     RF Transceiver: SX_1276");
    7430:	480e      	ldr	r0, [pc, #56]	; (746c <DemoOutput_Greeting+0x4c>)
    7432:	47a0      	blx	r4
        printf("\r\n     Demo Instruction:");
    7434:	480e      	ldr	r0, [pc, #56]	; (7470 <DemoOutput_Greeting+0x50>)
    7436:	47a0      	blx	r4
        printf("\r\n                     Power on the board until LED 1 lights up");
    7438:	480e      	ldr	r0, [pc, #56]	; (7474 <DemoOutput_Greeting+0x54>)
    743a:	47a0      	blx	r4
        printf("\r\n                     to indicate connecting with peer.");
    743c:	480e      	ldr	r0, [pc, #56]	; (7478 <DemoOutput_Greeting+0x58>)
    743e:	47a0      	blx	r4
        printf("\r\n                     Push Button 1 to broadcast message.");
    7440:	480e      	ldr	r0, [pc, #56]	; (747c <DemoOutput_Greeting+0x5c>)
    7442:	47a0      	blx	r4
        printf("\r\n                     LED 1 will be toggled upon receiving messages. ");
    7444:	480e      	ldr	r0, [pc, #56]	; (7480 <DemoOutput_Greeting+0x60>)
    7446:	47a0      	blx	r4
        printf("\r\n\r\n");		
    7448:	480e      	ldr	r0, [pc, #56]	; (7484 <DemoOutput_Greeting+0x64>)
    744a:	4c0f      	ldr	r4, [pc, #60]	; (7488 <DemoOutput_Greeting+0x68>)
    744c:	47a0      	blx	r4
		#ifdef PERIODIC_TX
			printf("Periodic Transmission = Enable\r\n") ;
		#else
			printf("Periodic Transmission = Disable\r\n") ;
    744e:	480f      	ldr	r0, [pc, #60]	; (748c <DemoOutput_Greeting+0x6c>)
    7450:	47a0      	blx	r4
		#endif
		#ifdef DUTY_CYCLING
			printf("Duty Cycling support = Enable\r\n") ;
		#else
			printf("Duty Cycling support = Disable\r\n") ;
    7452:	480f      	ldr	r0, [pc, #60]	; (7490 <DemoOutput_Greeting+0x70>)
    7454:	47a0      	blx	r4
		#endif
		#ifdef LBT_SUPPORT_ENABLED
			printf("LBT support = Enable\r\n") ;
		#else
			printf("LBT support = Disable\r\n") ;
    7456:	480f      	ldr	r0, [pc, #60]	; (7494 <DemoOutput_Greeting+0x74>)
    7458:	47a0      	blx	r4
		#endif
    #endif 
}        
    745a:	bd10      	pop	{r4, pc}
    745c:	00017dac 	.word	0x00017dac
    7460:	00016de1 	.word	0x00016de1
    7464:	00017e1c 	.word	0x00017e1c
    7468:	00017e54 	.word	0x00017e54
    746c:	00017e7c 	.word	0x00017e7c
    7470:	00017e9c 	.word	0x00017e9c
    7474:	00017eb8 	.word	0x00017eb8
    7478:	00017ef8 	.word	0x00017ef8
    747c:	00017f34 	.word	0x00017f34
    7480:	00017f70 	.word	0x00017f70
    7484:	00017fb8 	.word	0x00017fb8
    7488:	00016efd 	.word	0x00016efd
    748c:	00017fbc 	.word	0x00017fbc
    7490:	00017fe0 	.word	0x00017fe0
    7494:	00018000 	.word	0x00018000

00007498 <DemoOutput_Instruction>:
		LCDDisplay((char *)"SW     : Broadcast \nBUTTON1: Unicast", 0, false);
	#else
		LCDDisplay((char *)"SW: Broadcast", 0, false);
	#endif
#endif
}
    7498:	4770      	bx	lr
    749a:	Address 0x0000749a is out of bounds.


0000749c <DemoOutput_HandleMessage>:


void DemoOutput_HandleMessage(void)
{
    749c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;

    if( rxMessage.flags.bits.secEn )
    749e:	4b2a      	ldr	r3, [pc, #168]	; (7548 <DemoOutput_HandleMessage+0xac>)
    74a0:	781b      	ldrb	r3, [r3, #0]
    74a2:	071b      	lsls	r3, r3, #28
    74a4:	d426      	bmi.n	74f4 <DemoOutput_HandleMessage+0x58>
    {
        sio2host_tx((uint8_t *)"Secured ", sizeof("Secured "));
    }

    if( rxMessage.flags.bits.broadcast )
    74a6:	4b28      	ldr	r3, [pc, #160]	; (7548 <DemoOutput_HandleMessage+0xac>)
    74a8:	781b      	ldrb	r3, [r3, #0]
    74aa:	079b      	lsls	r3, r3, #30
    74ac:	d027      	beq.n	74fe <DemoOutput_HandleMessage+0x62>
    {
        sio2host_tx((uint8_t *)"Broadcast Packet with RSSI ", sizeof("Broadcast Packet with RSSI "));
    74ae:	211c      	movs	r1, #28
    74b0:	4826      	ldr	r0, [pc, #152]	; (754c <DemoOutput_HandleMessage+0xb0>)
    74b2:	4b27      	ldr	r3, [pc, #156]	; (7550 <DemoOutput_HandleMessage+0xb4>)
    74b4:	4798      	blx	r3
    }
    else
    {
        sio2host_tx((uint8_t *)"Unicast Packet with RSSI ",sizeof("Unicast Packet with RSSI "));
    }
    printf("%02x", rxMessage.PacketRSSI);
    74b6:	4c24      	ldr	r4, [pc, #144]	; (7548 <DemoOutput_HandleMessage+0xac>)
    74b8:	7b61      	ldrb	r1, [r4, #13]
    74ba:	4826      	ldr	r0, [pc, #152]	; (7554 <DemoOutput_HandleMessage+0xb8>)
    74bc:	4b26      	ldr	r3, [pc, #152]	; (7558 <DemoOutput_HandleMessage+0xbc>)
    74be:	4798      	blx	r3
    if( rxMessage.flags.bits.srcPrsnt )
    74c0:	7823      	ldrb	r3, [r4, #0]
    74c2:	065b      	lsls	r3, r3, #25
    74c4:	d420      	bmi.n	7508 <DemoOutput_HandleMessage+0x6c>
            {
                printf("%x", rxMessage.SourceAddress[MY_ADDRESS_LENGTH-1-i]);
            }    
        }
    }
    sio2host_tx((uint8_t *)": ",sizeof(": "));
    74c6:	2103      	movs	r1, #3
    74c8:	4824      	ldr	r0, [pc, #144]	; (755c <DemoOutput_HandleMessage+0xc0>)
    74ca:	4b21      	ldr	r3, [pc, #132]	; (7550 <DemoOutput_HandleMessage+0xb4>)
    74cc:	4798      	blx	r3
    
    for(i = 0; i < rxMessage.PayloadSize; i++)
    74ce:	4b1e      	ldr	r3, [pc, #120]	; (7548 <DemoOutput_HandleMessage+0xac>)
    74d0:	7b1b      	ldrb	r3, [r3, #12]
    74d2:	2b00      	cmp	r3, #0
    74d4:	d00a      	beq.n	74ec <DemoOutput_HandleMessage+0x50>
    74d6:	2400      	movs	r4, #0
    {
        sio2host_putchar(rxMessage.Payload[i]);
    74d8:	4d1b      	ldr	r5, [pc, #108]	; (7548 <DemoOutput_HandleMessage+0xac>)
    74da:	4e21      	ldr	r6, [pc, #132]	; (7560 <DemoOutput_HandleMessage+0xc4>)
    74dc:	68ab      	ldr	r3, [r5, #8]
    74de:	5d18      	ldrb	r0, [r3, r4]
    74e0:	47b0      	blx	r6
    for(i = 0; i < rxMessage.PayloadSize; i++)
    74e2:	3401      	adds	r4, #1
    74e4:	b2e4      	uxtb	r4, r4
    74e6:	7b2b      	ldrb	r3, [r5, #12]
    74e8:	42a3      	cmp	r3, r4
    74ea:	d8f7      	bhi.n	74dc <DemoOutput_HandleMessage+0x40>
    }   
	printf("\r\n");    
    74ec:	481d      	ldr	r0, [pc, #116]	; (7564 <DemoOutput_HandleMessage+0xc8>)
    74ee:	4b1e      	ldr	r3, [pc, #120]	; (7568 <DemoOutput_HandleMessage+0xcc>)
    74f0:	4798      	blx	r3
} 
    74f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        sio2host_tx((uint8_t *)"Secured ", sizeof("Secured "));
    74f4:	2109      	movs	r1, #9
    74f6:	481d      	ldr	r0, [pc, #116]	; (756c <DemoOutput_HandleMessage+0xd0>)
    74f8:	4b15      	ldr	r3, [pc, #84]	; (7550 <DemoOutput_HandleMessage+0xb4>)
    74fa:	4798      	blx	r3
    74fc:	e7d3      	b.n	74a6 <DemoOutput_HandleMessage+0xa>
        sio2host_tx((uint8_t *)"Unicast Packet with RSSI ",sizeof("Unicast Packet with RSSI "));
    74fe:	211a      	movs	r1, #26
    7500:	481b      	ldr	r0, [pc, #108]	; (7570 <DemoOutput_HandleMessage+0xd4>)
    7502:	4b13      	ldr	r3, [pc, #76]	; (7550 <DemoOutput_HandleMessage+0xb4>)
    7504:	4798      	blx	r3
    7506:	e7d6      	b.n	74b6 <DemoOutput_HandleMessage+0x1a>
        sio2host_tx((uint8_t *)" from ", sizeof(" from "));
    7508:	2107      	movs	r1, #7
    750a:	481a      	ldr	r0, [pc, #104]	; (7574 <DemoOutput_HandleMessage+0xd8>)
    750c:	4b10      	ldr	r3, [pc, #64]	; (7550 <DemoOutput_HandleMessage+0xb4>)
    750e:	4798      	blx	r3
        if( rxMessage.flags.bits.altSrcAddr )
    7510:	4b0d      	ldr	r3, [pc, #52]	; (7548 <DemoOutput_HandleMessage+0xac>)
    7512:	781b      	ldrb	r3, [r3, #0]
    7514:	2407      	movs	r4, #7
    7516:	2b7f      	cmp	r3, #127	; 0x7f
    7518:	d809      	bhi.n	752e <DemoOutput_HandleMessage+0x92>
                printf("%x", rxMessage.SourceAddress[MY_ADDRESS_LENGTH-1-i]);
    751a:	4f0b      	ldr	r7, [pc, #44]	; (7548 <DemoOutput_HandleMessage+0xac>)
    751c:	4e16      	ldr	r6, [pc, #88]	; (7578 <DemoOutput_HandleMessage+0xdc>)
    751e:	4d0e      	ldr	r5, [pc, #56]	; (7558 <DemoOutput_HandleMessage+0xbc>)
    7520:	687b      	ldr	r3, [r7, #4]
    7522:	5d19      	ldrb	r1, [r3, r4]
    7524:	0030      	movs	r0, r6
    7526:	47a8      	blx	r5
            for(i = 0; i < MY_ADDRESS_LENGTH; i++)
    7528:	3c01      	subs	r4, #1
    752a:	d2f9      	bcs.n	7520 <DemoOutput_HandleMessage+0x84>
    752c:	e7cb      	b.n	74c6 <DemoOutput_HandleMessage+0x2a>
            printf( "%x", rxMessage.SourceAddress[1]);
    752e:	4e06      	ldr	r6, [pc, #24]	; (7548 <DemoOutput_HandleMessage+0xac>)
    7530:	6873      	ldr	r3, [r6, #4]
    7532:	7859      	ldrb	r1, [r3, #1]
    7534:	4d10      	ldr	r5, [pc, #64]	; (7578 <DemoOutput_HandleMessage+0xdc>)
    7536:	0028      	movs	r0, r5
    7538:	4c07      	ldr	r4, [pc, #28]	; (7558 <DemoOutput_HandleMessage+0xbc>)
    753a:	47a0      	blx	r4
            printf( "%x", rxMessage.SourceAddress[0]);
    753c:	6873      	ldr	r3, [r6, #4]
    753e:	7819      	ldrb	r1, [r3, #0]
    7540:	0028      	movs	r0, r5
    7542:	47a0      	blx	r4
    7544:	e7bf      	b.n	74c6 <DemoOutput_HandleMessage+0x2a>
    7546:	46c0      	nop			; (mov r8, r8)
    7548:	20002950 	.word	0x20002950
    754c:	00018024 	.word	0x00018024
    7550:	0000c1bd 	.word	0x0000c1bd
    7554:	0001805c 	.word	0x0001805c
    7558:	00016de1 	.word	0x00016de1
    755c:	00018070 	.word	0x00018070
    7560:	0000c1e9 	.word	0x0000c1e9
    7564:	00018298 	.word	0x00018298
    7568:	00016efd 	.word	0x00016efd
    756c:	00018018 	.word	0x00018018
    7570:	00018040 	.word	0x00018040
    7574:	00018064 	.word	0x00018064
    7578:	0001806c 	.word	0x0001806c

0000757c <DemoOutput_UpdateTxRx>:
void DemoOutput_UpdateTxRx(uint8_t TxNum, uint8_t RxNum)
{
#if defined (ENABLE_LCD)
    LCDTRXCount(TxNum, RxNum);  
#endif
}
    757c:	4770      	bx	lr
    757e:	Address 0x0000757e is out of bounds.


00007580 <DemoOutput_ChannelError>:

void DemoOutput_ChannelError(uint8_t channel)
{
    7580:	b570      	push	{r4, r5, r6, lr}
    7582:	0005      	movs	r5, r0
    #if defined (ENABLE_CONSOLE)
        printf("\r\nSelection of channel ");
    7584:	4804      	ldr	r0, [pc, #16]	; (7598 <DemoOutput_ChannelError+0x18>)
    7586:	4c05      	ldr	r4, [pc, #20]	; (759c <DemoOutput_ChannelError+0x1c>)
    7588:	47a0      	blx	r4
        printf("%d", channel);
    758a:	0029      	movs	r1, r5
    758c:	4804      	ldr	r0, [pc, #16]	; (75a0 <DemoOutput_ChannelError+0x20>)
    758e:	47a0      	blx	r4
        printf(" is not supported in current configuration.\r\n");
    7590:	4804      	ldr	r0, [pc, #16]	; (75a4 <DemoOutput_ChannelError+0x24>)
    7592:	4b05      	ldr	r3, [pc, #20]	; (75a8 <DemoOutput_ChannelError+0x28>)
    7594:	4798      	blx	r3
    #endif
}
    7596:	bd70      	pop	{r4, r5, r6, pc}
    7598:	00017d64 	.word	0x00017d64
    759c:	00016de1 	.word	0x00016de1
    75a0:	00017d40 	.word	0x00017d40
    75a4:	00017d7c 	.word	0x00017d7c
    75a8:	00016efd 	.word	0x00016efd

000075ac <DemoOutput_BroadcastFail>:
    LCDDisplay((char *)" Unicast Failed", 0, true);
#endif
}    

void DemoOutput_BroadcastFail(void)
{
    75ac:	b510      	push	{r4, lr}
	#if defined (ENABLE_CONSOLE)
	printf("\r\nBroadcast Failed\r\n");
    75ae:	4802      	ldr	r0, [pc, #8]	; (75b8 <DemoOutput_BroadcastFail+0xc>)
    75b0:	4b02      	ldr	r3, [pc, #8]	; (75bc <DemoOutput_BroadcastFail+0x10>)
    75b2:	4798      	blx	r3
	#endif
	#if defined (ENABLE_LCD)
	LCDDisplay((char *)" Broadcast Failed", 0, true);
	#endif
}    
    75b4:	bd10      	pop	{r4, pc}
    75b6:	46c0      	nop			; (mov r8, r8)
    75b8:	00017d0c 	.word	0x00017d0c
    75bc:	00016efd 	.word	0x00016efd

000075c0 <TxToutCallback>:
uint8_t ferryState = 0;

#define PAYLOAD_TERMINAL 1

void TxToutCallback(void)
{
    75c0:	b510      	push	{r4, lr}
	/* That bring the node back to continuous transaction cycle */
	PHY_DataConf(TRANSACTION_EXPIRED);
    75c2:	2005      	movs	r0, #5
    75c4:	4b03      	ldr	r3, [pc, #12]	; (75d4 <TxToutCallback+0x14>)
    75c6:	4798      	blx	r3
	SwTimerStop(TxTimerId);
    75c8:	4b03      	ldr	r3, [pc, #12]	; (75d8 <TxToutCallback+0x18>)
    75ca:	7818      	ldrb	r0, [r3, #0]
    75cc:	4b03      	ldr	r3, [pc, #12]	; (75dc <TxToutCallback+0x1c>)
    75ce:	4798      	blx	r3
}
    75d0:	bd10      	pop	{r4, pc}
    75d2:	46c0      	nop			; (mov r8, r8)
    75d4:	00009ea5 	.word	0x00009ea5
    75d8:	20000104 	.word	0x20000104
    75dc:	0000d40d 	.word	0x0000d40d

000075e0 <dataConfcb>:


// Transmission callback
void dataConfcb(uint8_t handle, miwi_status_t status, uint8_t* msgPointer)
{
    75e0:	b510      	push	{r4, lr}
    75e2:	0014      	movs	r4, r2
#if defined (ENABLE_CONSOLE)
	printf("\nData Confirm: Handle: %d status:%d \r\n", handle, status);
    75e4:	000a      	movs	r2, r1
    75e6:	0001      	movs	r1, r0
    75e8:	4805      	ldr	r0, [pc, #20]	; (7600 <dataConfcb+0x20>)
    75ea:	4b06      	ldr	r3, [pc, #24]	; (7604 <dataConfcb+0x24>)
    75ec:	4798      	blx	r3
#endif // #if defined (ENABLE_CONSOLE)
	/* Stop transmission timeout timer */
	SwTimerStop(TxTimerId);
    75ee:	4b06      	ldr	r3, [pc, #24]	; (7608 <dataConfcb+0x28>)
    75f0:	7818      	ldrb	r0, [r3, #0]
    75f2:	4b06      	ldr	r3, [pc, #24]	; (760c <dataConfcb+0x2c>)
    75f4:	4798      	blx	r3
	/* Free payload buffer allocated */
	MiMem_Free(msgPointer);
    75f6:	0020      	movs	r0, r4
    75f8:	4b05      	ldr	r3, [pc, #20]	; (7610 <dataConfcb+0x30>)
    75fa:	4798      	blx	r3
	
}
    75fc:	bd10      	pop	{r4, pc}
    75fe:	46c0      	nop			; (mov r8, r8)
    7600:	00018320 	.word	0x00018320
    7604:	00016de1 	.word	0x00016de1
    7608:	20000104 	.word	0x20000104
    760c:	0000d40d 	.word	0x0000d40d
    7610:	0000bdd9 	.word	0x0000bdd9

00007614 <M_BroadcastMessageToTerminal>:
	.rear = -1
};


void M_BroadcastMessageToTerminal(uint8_t signal)
{
    7614:	b5f0      	push	{r4, r5, r6, r7, lr}
    7616:	46ce      	mov	lr, r9
    7618:	4647      	mov	r7, r8
    761a:	b580      	push	{r7, lr}
    761c:	b087      	sub	sp, #28
    761e:	0007      	movs	r7, r0
	uint8_t* dataPtr = NULL;
	uint8_t dataLen = 0;
	uint16_t broadcastAddress = 0xFFFF;
    7620:	2201      	movs	r2, #1
    7622:	4252      	negs	r2, r2
    7624:	2316      	movs	r3, #22
    7626:	446b      	add	r3, sp
    7628:	801a      	strh	r2, [r3, #0]
	
	MiMem_Free(previousMessage);
    762a:	4d23      	ldr	r5, [pc, #140]	; (76b8 <M_BroadcastMessageToTerminal+0xa4>)
    762c:	6828      	ldr	r0, [r5, #0]
    762e:	4b23      	ldr	r3, [pc, #140]	; (76bc <M_BroadcastMessageToTerminal+0xa8>)
    7630:	4798      	blx	r3
	previousMessage = MiMem_Alloc(CALC_SEC_PAYLOAD_SIZE(PAYLOAD_TERMINAL));
    7632:	2010      	movs	r0, #16
    7634:	4c22      	ldr	r4, [pc, #136]	; (76c0 <M_BroadcastMessageToTerminal+0xac>)
    7636:	47a0      	blx	r4
    7638:	6028      	str	r0, [r5, #0]
	
	dataPtr = MiMem_Alloc(CALC_SEC_PAYLOAD_SIZE(PAYLOAD_TERMINAL));
    763a:	2010      	movs	r0, #16
    763c:	47a0      	blx	r4
    763e:	1e06      	subs	r6, r0, #0
	
	if (NULL == dataPtr) return;
    7640:	d02b      	beq.n	769a <M_BroadcastMessageToTerminal+0x86>
	
	for (i = 0; i < PAYLOAD_TERMINAL; i++)
    7642:	2200      	movs	r2, #0
    7644:	4b1f      	ldr	r3, [pc, #124]	; (76c4 <M_BroadcastMessageToTerminal+0xb0>)
    7646:	701a      	strb	r2, [r3, #0]
	{
		previousMessage[i] = signal;
    7648:	4b1b      	ldr	r3, [pc, #108]	; (76b8 <M_BroadcastMessageToTerminal+0xa4>)
    764a:	4699      	mov	r9, r3
		dataPtr[dataLen++] = signal;
		sio2host_putchar(dataPtr[i]);
    764c:	4d1d      	ldr	r5, [pc, #116]	; (76c4 <M_BroadcastMessageToTerminal+0xb0>)
    764e:	4b1e      	ldr	r3, [pc, #120]	; (76c8 <M_BroadcastMessageToTerminal+0xb4>)
    7650:	4698      	mov	r8, r3
		previousMessage[i] = signal;
    7652:	464b      	mov	r3, r9
    7654:	681b      	ldr	r3, [r3, #0]
    7656:	701f      	strb	r7, [r3, #0]
		dataPtr[dataLen++] = signal;
    7658:	1c54      	adds	r4, r2, #1
    765a:	b2e4      	uxtb	r4, r4
    765c:	54b7      	strb	r7, [r6, r2]
		sio2host_putchar(dataPtr[i]);
    765e:	782b      	ldrb	r3, [r5, #0]
    7660:	5cf0      	ldrb	r0, [r6, r3]
    7662:	47c0      	blx	r8
	for (i = 0; i < PAYLOAD_TERMINAL; i++)
    7664:	782b      	ldrb	r3, [r5, #0]
    7666:	3301      	adds	r3, #1
    7668:	b2db      	uxtb	r3, r3
    766a:	702b      	strb	r3, [r5, #0]
		dataPtr[dataLen++] = signal;
    766c:	0022      	movs	r2, r4
	for (i = 0; i < PAYLOAD_TERMINAL; i++)
    766e:	2b00      	cmp	r3, #0
    7670:	d0ef      	beq.n	7652 <M_BroadcastMessageToTerminal+0x3e>
	}
			
	// Broadcast the message
	if (MiApp_SendData(SHORT_ADDR_LEN, (uint8_t *)&broadcastAddress, dataLen, dataPtr, msghandledemo++, true, dataConfcb) == false)
    7672:	4a16      	ldr	r2, [pc, #88]	; (76cc <M_BroadcastMessageToTerminal+0xb8>)
    7674:	7813      	ldrb	r3, [r2, #0]
    7676:	1c59      	adds	r1, r3, #1
    7678:	7011      	strb	r1, [r2, #0]
    767a:	4a15      	ldr	r2, [pc, #84]	; (76d0 <M_BroadcastMessageToTerminal+0xbc>)
    767c:	9202      	str	r2, [sp, #8]
    767e:	2201      	movs	r2, #1
    7680:	9201      	str	r2, [sp, #4]
    7682:	9300      	str	r3, [sp, #0]
    7684:	0033      	movs	r3, r6
    7686:	0022      	movs	r2, r4
    7688:	2116      	movs	r1, #22
    768a:	4469      	add	r1, sp
    768c:	2002      	movs	r0, #2
    768e:	4c11      	ldr	r4, [pc, #68]	; (76d4 <M_BroadcastMessageToTerminal+0xc0>)
    7690:	47a0      	blx	r4
    7692:	2800      	cmp	r0, #0
    7694:	d106      	bne.n	76a4 <M_BroadcastMessageToTerminal+0x90>
	{
		DemoOutput_BroadcastFail();
    7696:	4b10      	ldr	r3, [pc, #64]	; (76d8 <M_BroadcastMessageToTerminal+0xc4>)
    7698:	4798      	blx	r3
	else
	{
		SwTimerStart(TxTimerId, MS_TO_US(5000), 0, (void *)TxToutCallback, NULL);
	}
	
}
    769a:	b007      	add	sp, #28
    769c:	bc0c      	pop	{r2, r3}
    769e:	4690      	mov	r8, r2
    76a0:	4699      	mov	r9, r3
    76a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		SwTimerStart(TxTimerId, MS_TO_US(5000), 0, (void *)TxToutCallback, NULL);
    76a4:	4b0d      	ldr	r3, [pc, #52]	; (76dc <M_BroadcastMessageToTerminal+0xc8>)
    76a6:	7818      	ldrb	r0, [r3, #0]
    76a8:	2300      	movs	r3, #0
    76aa:	9300      	str	r3, [sp, #0]
    76ac:	4b0c      	ldr	r3, [pc, #48]	; (76e0 <M_BroadcastMessageToTerminal+0xcc>)
    76ae:	2200      	movs	r2, #0
    76b0:	490c      	ldr	r1, [pc, #48]	; (76e4 <M_BroadcastMessageToTerminal+0xd0>)
    76b2:	4c0d      	ldr	r4, [pc, #52]	; (76e8 <M_BroadcastMessageToTerminal+0xd4>)
    76b4:	47a0      	blx	r4
    76b6:	e7f0      	b.n	769a <M_BroadcastMessageToTerminal+0x86>
    76b8:	20000100 	.word	0x20000100
    76bc:	0000bdd9 	.word	0x0000bdd9
    76c0:	0000bd1d 	.word	0x0000bd1d
    76c4:	20001f65 	.word	0x20001f65
    76c8:	0000c1e9 	.word	0x0000c1e9
    76cc:	200000ff 	.word	0x200000ff
    76d0:	000075e1 	.word	0x000075e1
    76d4:	0000ad25 	.word	0x0000ad25
    76d8:	000075ad 	.word	0x000075ad
    76dc:	20000104 	.word	0x20000104
    76e0:	000075c1 	.word	0x000075c1
    76e4:	004c4b40 	.word	0x004c4b40
    76e8:	0000d0f5 	.word	0x0000d0f5

000076ec <M_SendReceivedUARTMessage>:


// Send received UART message with LoRa
void M_SendReceivedUARTMessage(uint8_t message)
{
    76ec:	b510      	push	{r4, lr}
    76ee:	b082      	sub	sp, #8
    76f0:	0004      	movs	r4, r0
	printf("\n\r Send UART message %x \n", message);
    76f2:	0001      	movs	r1, r0
    76f4:	4822      	ldr	r0, [pc, #136]	; (7780 <M_SendReceivedUARTMessage+0x94>)
    76f6:	4b23      	ldr	r3, [pc, #140]	; (7784 <M_SendReceivedUARTMessage+0x98>)
    76f8:	4798      	blx	r3
	switch(message)
    76fa:	0023      	movs	r3, r4
    76fc:	3b70      	subs	r3, #112	; 0x70
    76fe:	b2da      	uxtb	r2, r3
    7700:	2a4f      	cmp	r2, #79	; 0x4f
    7702:	d835      	bhi.n	7770 <M_SendReceivedUARTMessage+0x84>
    7704:	0093      	lsls	r3, r2, #2
    7706:	4a20      	ldr	r2, [pc, #128]	; (7788 <M_SendReceivedUARTMessage+0x9c>)
    7708:	58d3      	ldr	r3, [r2, r3]
    770a:	469f      	mov	pc, r3
	{
		case TEAID_GCMD_RESET:
			break;
			
		case TEAID_GCMD_OPEN:
			ferryState = TEAID; 
    770c:	2240      	movs	r2, #64	; 0x40
    770e:	4b1f      	ldr	r3, [pc, #124]	; (778c <M_SendReceivedUARTMessage+0xa0>)
    7710:	701a      	strb	r2, [r3, #0]
			printf("\n Open gate at terminal A from IO \n\r");
    7712:	481f      	ldr	r0, [pc, #124]	; (7790 <M_SendReceivedUARTMessage+0xa4>)
    7714:	4b1b      	ldr	r3, [pc, #108]	; (7784 <M_SendReceivedUARTMessage+0x98>)
    7716:	4798      	blx	r3
		default: ;
			uint8_t send_message_again = SEND_MESSAGE_AGAIN;
			UART_SAM_To_IO(&send_message_again);
			return;
	}
	M_BroadcastMessageToTerminal(message);
    7718:	0020      	movs	r0, r4
    771a:	4b1e      	ldr	r3, [pc, #120]	; (7794 <M_SendReceivedUARTMessage+0xa8>)
    771c:	4798      	blx	r3
}
    771e:	b002      	add	sp, #8
    7720:	bd10      	pop	{r4, pc}
			printf("\n Close gate at terminal A from IO \n\r");
    7722:	481d      	ldr	r0, [pc, #116]	; (7798 <M_SendReceivedUARTMessage+0xac>)
    7724:	4b17      	ldr	r3, [pc, #92]	; (7784 <M_SendReceivedUARTMessage+0x98>)
    7726:	4798      	blx	r3
			break;
    7728:	e7f6      	b.n	7718 <M_SendReceivedUARTMessage+0x2c>
			ferryState = TEBID;
    772a:	2280      	movs	r2, #128	; 0x80
    772c:	4b17      	ldr	r3, [pc, #92]	; (778c <M_SendReceivedUARTMessage+0xa0>)
    772e:	701a      	strb	r2, [r3, #0]
			printf("\n Open gate at terminal B from IO \n\r");
    7730:	481a      	ldr	r0, [pc, #104]	; (779c <M_SendReceivedUARTMessage+0xb0>)
    7732:	4b14      	ldr	r3, [pc, #80]	; (7784 <M_SendReceivedUARTMessage+0x98>)
    7734:	4798      	blx	r3
			break;
    7736:	e7ef      	b.n	7718 <M_SendReceivedUARTMessage+0x2c>
			printf("\n Close gate at terminal B from IO \n\r");
    7738:	4819      	ldr	r0, [pc, #100]	; (77a0 <M_SendReceivedUARTMessage+0xb4>)
    773a:	4b12      	ldr	r3, [pc, #72]	; (7784 <M_SendReceivedUARTMessage+0x98>)
    773c:	4798      	blx	r3
			break;
    773e:	e7eb      	b.n	7718 <M_SendReceivedUARTMessage+0x2c>
			if (s.front == TEAID_REQF_REQUEST)
    7740:	4b18      	ldr	r3, [pc, #96]	; (77a4 <M_SendReceivedUARTMessage+0xb8>)
    7742:	78db      	ldrb	r3, [r3, #3]
    7744:	2bde      	cmp	r3, #222	; 0xde
    7746:	d1e7      	bne.n	7718 <M_SendReceivedUARTMessage+0x2c>
				pop_front(&s);
    7748:	4816      	ldr	r0, [pc, #88]	; (77a4 <M_SendReceivedUARTMessage+0xb8>)
    774a:	4b17      	ldr	r3, [pc, #92]	; (77a8 <M_SendReceivedUARTMessage+0xbc>)
    774c:	4798      	blx	r3
    774e:	e7e3      	b.n	7718 <M_SendReceivedUARTMessage+0x2c>
			ferryState = IN_TRANSIT;
    7750:	22a0      	movs	r2, #160	; 0xa0
    7752:	4b0e      	ldr	r3, [pc, #56]	; (778c <M_SendReceivedUARTMessage+0xa0>)
    7754:	701a      	strb	r2, [r3, #0]
			break;
    7756:	e7df      	b.n	7718 <M_SendReceivedUARTMessage+0x2c>
			if (s.front == TEBID_REQF_REQUEST)
    7758:	4b12      	ldr	r3, [pc, #72]	; (77a4 <M_SendReceivedUARTMessage+0xb8>)
    775a:	78db      	ldrb	r3, [r3, #3]
    775c:	2bee      	cmp	r3, #238	; 0xee
    775e:	d1db      	bne.n	7718 <M_SendReceivedUARTMessage+0x2c>
				pop_front(&s);
    7760:	4810      	ldr	r0, [pc, #64]	; (77a4 <M_SendReceivedUARTMessage+0xb8>)
    7762:	4b11      	ldr	r3, [pc, #68]	; (77a8 <M_SendReceivedUARTMessage+0xbc>)
    7764:	4798      	blx	r3
    7766:	e7d7      	b.n	7718 <M_SendReceivedUARTMessage+0x2c>
			ferryState = IN_TRANSIT;
    7768:	22a0      	movs	r2, #160	; 0xa0
    776a:	4b08      	ldr	r3, [pc, #32]	; (778c <M_SendReceivedUARTMessage+0xa0>)
    776c:	701a      	strb	r2, [r3, #0]
			break;
    776e:	e7d3      	b.n	7718 <M_SendReceivedUARTMessage+0x2c>
			uint8_t send_message_again = SEND_MESSAGE_AGAIN;
    7770:	466b      	mov	r3, sp
    7772:	1dd8      	adds	r0, r3, #7
    7774:	23aa      	movs	r3, #170	; 0xaa
    7776:	7003      	strb	r3, [r0, #0]
			UART_SAM_To_IO(&send_message_again);
    7778:	4b0c      	ldr	r3, [pc, #48]	; (77ac <M_SendReceivedUARTMessage+0xc0>)
    777a:	4798      	blx	r3
    777c:	e7cf      	b.n	771e <M_SendReceivedUARTMessage+0x32>
    777e:	46c0      	nop			; (mov r8, r8)
    7780:	00018230 	.word	0x00018230
    7784:	00016de1 	.word	0x00016de1
    7788:	00018074 	.word	0x00018074
    778c:	200000fe 	.word	0x200000fe
    7790:	0001824c 	.word	0x0001824c
    7794:	00007615 	.word	0x00007615
    7798:	00018274 	.word	0x00018274
    779c:	0001829c 	.word	0x0001829c
    77a0:	000182c4 	.word	0x000182c4
    77a4:	2000000c 	.word	0x2000000c
    77a8:	0000e001 	.word	0x0000e001
    77ac:	0000dfa9 	.word	0x0000dfa9

000077b0 <processOrder>:
}



void processOrder(uint8_t receivedOrder, uint8_t terminalIdentifier)
{
    77b0:	b510      	push	{r4, lr}
    77b2:	b082      	sub	sp, #8
	
	switch (terminalIdentifier)
    77b4:	2940      	cmp	r1, #64	; 0x40
    77b6:	d003      	beq.n	77c0 <processOrder+0x10>
    77b8:	2980      	cmp	r1, #128	; 0x80
    77ba:	d018      	beq.n	77ee <processOrder+0x3e>
			break;
		
		default:
			break;
	}
}
    77bc:	b002      	add	sp, #8
    77be:	bd10      	pop	{r4, pc}
			if (ferryState == TEAID)
    77c0:	4b16      	ldr	r3, [pc, #88]	; (781c <processOrder+0x6c>)
    77c2:	781b      	ldrb	r3, [r3, #0]
    77c4:	2b40      	cmp	r3, #64	; 0x40
    77c6:	d00e      	beq.n	77e6 <processOrder+0x36>
				push_back(&s, receivedOrder);
    77c8:	0001      	movs	r1, r0
    77ca:	4815      	ldr	r0, [pc, #84]	; (7820 <processOrder+0x70>)
    77cc:	4b15      	ldr	r3, [pc, #84]	; (7824 <processOrder+0x74>)
    77ce:	4798      	blx	r3
				uint8_t terminal_A_conf = TEAID_CQUD_QCONF;
    77d0:	466b      	mov	r3, sp
    77d2:	1ddc      	adds	r4, r3, #7
    77d4:	2375      	movs	r3, #117	; 0x75
    77d6:	7023      	strb	r3, [r4, #0]
				M_BroadcastMessageToTerminal(terminal_A_conf);
    77d8:	2075      	movs	r0, #117	; 0x75
    77da:	4b13      	ldr	r3, [pc, #76]	; (7828 <processOrder+0x78>)
    77dc:	4798      	blx	r3
				UART_SAM_To_IO(&terminal_A_conf);
    77de:	0020      	movs	r0, r4
    77e0:	4b12      	ldr	r3, [pc, #72]	; (782c <processOrder+0x7c>)
    77e2:	4798      	blx	r3
    77e4:	e7ea      	b.n	77bc <processOrder+0xc>
				M_BroadcastMessageToTerminal(teaid_gcmd_open);
    77e6:	2072      	movs	r0, #114	; 0x72
    77e8:	4b0f      	ldr	r3, [pc, #60]	; (7828 <processOrder+0x78>)
    77ea:	4798      	blx	r3
    77ec:	e7e6      	b.n	77bc <processOrder+0xc>
			if (ferryState == TEBID)
    77ee:	4b0b      	ldr	r3, [pc, #44]	; (781c <processOrder+0x6c>)
    77f0:	781b      	ldrb	r3, [r3, #0]
    77f2:	2b80      	cmp	r3, #128	; 0x80
    77f4:	d00e      	beq.n	7814 <processOrder+0x64>
				push_back(&s, receivedOrder);
    77f6:	0001      	movs	r1, r0
    77f8:	4809      	ldr	r0, [pc, #36]	; (7820 <processOrder+0x70>)
    77fa:	4b0a      	ldr	r3, [pc, #40]	; (7824 <processOrder+0x74>)
    77fc:	4798      	blx	r3
				uint8_t terminal_B_conf = TEBID_CQUD_QCONF; 
    77fe:	466b      	mov	r3, sp
    7800:	1ddc      	adds	r4, r3, #7
    7802:	23b5      	movs	r3, #181	; 0xb5
    7804:	7023      	strb	r3, [r4, #0]
				M_BroadcastMessageToTerminal(terminal_B_conf);
    7806:	20b5      	movs	r0, #181	; 0xb5
    7808:	4b07      	ldr	r3, [pc, #28]	; (7828 <processOrder+0x78>)
    780a:	4798      	blx	r3
				UART_SAM_To_IO(&terminal_B_conf);
    780c:	0020      	movs	r0, r4
    780e:	4b07      	ldr	r3, [pc, #28]	; (782c <processOrder+0x7c>)
    7810:	4798      	blx	r3
}
    7812:	e7d3      	b.n	77bc <processOrder+0xc>
				M_BroadcastMessageToTerminal(tebid_gcmd_open);
    7814:	20b2      	movs	r0, #178	; 0xb2
    7816:	4b04      	ldr	r3, [pc, #16]	; (7828 <processOrder+0x78>)
    7818:	4798      	blx	r3
    781a:	e7cf      	b.n	77bc <processOrder+0xc>
    781c:	200000fe 	.word	0x200000fe
    7820:	2000000c 	.word	0x2000000c
    7824:	0000dfc1 	.word	0x0000dfc1
    7828:	00007615 	.word	0x00007615
    782c:	0000dfa9 	.word	0x0000dfa9

00007830 <M_SendReceivedLoRaMessage>:
{
    7830:	b510      	push	{r4, lr}
    7832:	b082      	sub	sp, #8
    7834:	466b      	mov	r3, sp
    7836:	1ddc      	adds	r4, r3, #7
    7838:	71d8      	strb	r0, [r3, #7]
	printf("\n\r Received message %x \n", message);
    783a:	0001      	movs	r1, r0
    783c:	481e      	ldr	r0, [pc, #120]	; (78b8 <M_SendReceivedLoRaMessage+0x88>)
    783e:	4b1f      	ldr	r3, [pc, #124]	; (78bc <M_SendReceivedLoRaMessage+0x8c>)
    7840:	4798      	blx	r3
	if (M_CheckIdentifier(message))
    7842:	7823      	ldrb	r3, [r4, #0]
    7844:	223f      	movs	r2, #63	; 0x3f
    7846:	0019      	movs	r1, r3
    7848:	4391      	bics	r1, r2
    784a:	29c0      	cmp	r1, #192	; 0xc0
    784c:	d126      	bne.n	789c <M_SendReceivedLoRaMessage+0x6c>
		switch(message)
    784e:	2bdd      	cmp	r3, #221	; 0xdd
    7850:	d912      	bls.n	7878 <M_SendReceivedLoRaMessage+0x48>
    7852:	2bed      	cmp	r3, #237	; 0xed
    7854:	d818      	bhi.n	7888 <M_SendReceivedLoRaMessage+0x58>
    7856:	2be1      	cmp	r3, #225	; 0xe1
    7858:	d208      	bcs.n	786c <M_SendReceivedLoRaMessage+0x3c>
    785a:	2bde      	cmp	r3, #222	; 0xde
    785c:	d110      	bne.n	7880 <M_SendReceivedLoRaMessage+0x50>
				processOrder(message, TEAID);
    785e:	2140      	movs	r1, #64	; 0x40
    7860:	20de      	movs	r0, #222	; 0xde
    7862:	4b17      	ldr	r3, [pc, #92]	; (78c0 <M_SendReceivedLoRaMessage+0x90>)
    7864:	4798      	blx	r3
				printf("\n Received order from terminal A \n\r");
    7866:	4817      	ldr	r0, [pc, #92]	; (78c4 <M_SendReceivedLoRaMessage+0x94>)
    7868:	4b14      	ldr	r3, [pc, #80]	; (78bc <M_SendReceivedLoRaMessage+0x8c>)
    786a:	4798      	blx	r3
		UART_SAM_To_IO(&message);
    786c:	466b      	mov	r3, sp
    786e:	1dd8      	adds	r0, r3, #7
    7870:	4b15      	ldr	r3, [pc, #84]	; (78c8 <M_SendReceivedLoRaMessage+0x98>)
    7872:	4798      	blx	r3
}
    7874:	b002      	add	sp, #8
    7876:	bd10      	pop	{r4, pc}
		switch(message)
    7878:	2bd1      	cmp	r3, #209	; 0xd1
    787a:	d2f7      	bcs.n	786c <M_SendReceivedLoRaMessage+0x3c>
    787c:	2b0f      	cmp	r3, #15
    787e:	d9f5      	bls.n	786c <M_SendReceivedLoRaMessage+0x3c>
				M_BroadcastMessageToTerminal(SEND_MESSAGE_AGAIN);
    7880:	20aa      	movs	r0, #170	; 0xaa
    7882:	4b12      	ldr	r3, [pc, #72]	; (78cc <M_SendReceivedLoRaMessage+0x9c>)
    7884:	4798      	blx	r3
				return;
    7886:	e7f5      	b.n	7874 <M_SendReceivedLoRaMessage+0x44>
		switch(message)
    7888:	2bee      	cmp	r3, #238	; 0xee
    788a:	d1f9      	bne.n	7880 <M_SendReceivedLoRaMessage+0x50>
				processOrder(message, TEBID);
    788c:	2180      	movs	r1, #128	; 0x80
    788e:	20ee      	movs	r0, #238	; 0xee
    7890:	4b0b      	ldr	r3, [pc, #44]	; (78c0 <M_SendReceivedLoRaMessage+0x90>)
    7892:	4798      	blx	r3
				printf("\n Received order from terminal B \n\r");
    7894:	480e      	ldr	r0, [pc, #56]	; (78d0 <M_SendReceivedLoRaMessage+0xa0>)
    7896:	4b09      	ldr	r3, [pc, #36]	; (78bc <M_SendReceivedLoRaMessage+0x8c>)
    7898:	4798      	blx	r3
				break;
    789a:	e7e7      	b.n	786c <M_SendReceivedLoRaMessage+0x3c>
	else if (message == SEND_MESSAGE_AGAIN)
    789c:	2baa      	cmp	r3, #170	; 0xaa
    789e:	d1e9      	bne.n	7874 <M_SendReceivedLoRaMessage+0x44>
		if (previousMessage)	// Send previous message if its not NULL
    78a0:	4b0c      	ldr	r3, [pc, #48]	; (78d4 <M_SendReceivedLoRaMessage+0xa4>)
    78a2:	681b      	ldr	r3, [r3, #0]
    78a4:	2b00      	cmp	r3, #0
    78a6:	d0e5      	beq.n	7874 <M_SendReceivedLoRaMessage+0x44>
			M_BroadcastMessageToTerminal(previousMessage[0]);
    78a8:	7818      	ldrb	r0, [r3, #0]
    78aa:	4b08      	ldr	r3, [pc, #32]	; (78cc <M_SendReceivedLoRaMessage+0x9c>)
    78ac:	4798      	blx	r3
			printf("\n Send message again \n\r");
    78ae:	480a      	ldr	r0, [pc, #40]	; (78d8 <M_SendReceivedLoRaMessage+0xa8>)
    78b0:	4b02      	ldr	r3, [pc, #8]	; (78bc <M_SendReceivedLoRaMessage+0x8c>)
    78b2:	4798      	blx	r3
    78b4:	e7de      	b.n	7874 <M_SendReceivedLoRaMessage+0x44>
    78b6:	46c0      	nop			; (mov r8, r8)
    78b8:	000181b4 	.word	0x000181b4
    78bc:	00016de1 	.word	0x00016de1
    78c0:	000077b1 	.word	0x000077b1
    78c4:	000181d0 	.word	0x000181d0
    78c8:	0000dfa9 	.word	0x0000dfa9
    78cc:	00007615 	.word	0x00007615
    78d0:	000181f4 	.word	0x000181f4
    78d4:	20000100 	.word	0x20000100
    78d8:	00018218 	.word	0x00018218

000078dc <ReceivedDataIndication>:
{
    78dc:	b510      	push	{r4, lr}
	if ((myPANID.v[1] == ind->SourcePANID.v[1]) && (myPANID.v[0] == ind->SourcePANID.v[0]))
    78de:	4b11      	ldr	r3, [pc, #68]	; (7924 <ReceivedDataIndication+0x48>)
    78e0:	881a      	ldrh	r2, [r3, #0]
    78e2:	8843      	ldrh	r3, [r0, #2]
    78e4:	429a      	cmp	r2, r3
    78e6:	d005      	beq.n	78f4 <ReceivedDataIndication+0x18>
		printf("Packet received from other Source PAN ID : 0x%x%x\r\n",ind->SourcePANID.v[1],ind->SourcePANID.v[0]);
    78e8:	7882      	ldrb	r2, [r0, #2]
    78ea:	78c1      	ldrb	r1, [r0, #3]
    78ec:	480e      	ldr	r0, [pc, #56]	; (7928 <ReceivedDataIndication+0x4c>)
    78ee:	4b0f      	ldr	r3, [pc, #60]	; (792c <ReceivedDataIndication+0x50>)
    78f0:	4798      	blx	r3
}
    78f2:	bd10      	pop	{r4, pc}
		M_SendReceivedLoRaMessage(rxMessage.Payload[0]);
    78f4:	4b0e      	ldr	r3, [pc, #56]	; (7930 <ReceivedDataIndication+0x54>)
    78f6:	689b      	ldr	r3, [r3, #8]
    78f8:	7818      	ldrb	r0, [r3, #0]
    78fa:	4b0e      	ldr	r3, [pc, #56]	; (7934 <ReceivedDataIndication+0x58>)
    78fc:	4798      	blx	r3
		DemoOutput_HandleMessage();
    78fe:	4b0e      	ldr	r3, [pc, #56]	; (7938 <ReceivedDataIndication+0x5c>)
    7900:	4798      	blx	r3
		DemoOutput_UpdateTxRx(TxNum, ++RxNum);
    7902:	4b0e      	ldr	r3, [pc, #56]	; (793c <ReceivedDataIndication+0x60>)
    7904:	7818      	ldrb	r0, [r3, #0]
    7906:	4b0e      	ldr	r3, [pc, #56]	; (7940 <ReceivedDataIndication+0x64>)
    7908:	7819      	ldrb	r1, [r3, #0]
    790a:	3101      	adds	r1, #1
    790c:	b2c9      	uxtb	r1, r1
    790e:	7019      	strb	r1, [r3, #0]
    7910:	4b0c      	ldr	r3, [pc, #48]	; (7944 <ReceivedDataIndication+0x68>)
    7912:	4798      	blx	r3
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    7914:	2280      	movs	r2, #128	; 0x80
    7916:	0312      	lsls	r2, r2, #12
    7918:	4b0b      	ldr	r3, [pc, #44]	; (7948 <ReceivedDataIndication+0x6c>)
    791a:	61da      	str	r2, [r3, #28]
		DemoOutput_Instruction();
    791c:	4b0b      	ldr	r3, [pc, #44]	; (794c <ReceivedDataIndication+0x70>)
    791e:	4798      	blx	r3
    7920:	e7e7      	b.n	78f2 <ReceivedDataIndication+0x16>
    7922:	46c0      	nop			; (mov r8, r8)
    7924:	200026bc 	.word	0x200026bc
    7928:	000182ec 	.word	0x000182ec
    792c:	00016de1 	.word	0x00016de1
    7930:	20002950 	.word	0x20002950
    7934:	00007831 	.word	0x00007831
    7938:	0000749d 	.word	0x0000749d
    793c:	200000fd 	.word	0x200000fd
    7940:	200000fc 	.word	0x200000fc
    7944:	0000757d 	.word	0x0000757d
    7948:	40002800 	.word	0x40002800
    794c:	00007499 	.word	0x00007499

00007950 <APP_TaskHandler>:

/*********************************************************************//*
 \brief      Application Task Handler
 ************************************************************************/
SYSTEM_TaskStatus_t APP_TaskHandler(void)
{
    7950:	b510      	push	{r4, lr}
    Run_Communication();
    7952:	4b02      	ldr	r3, [pc, #8]	; (795c <APP_TaskHandler+0xc>)
    7954:	4798      	blx	r3
    return SYSTEM_TASK_SUCCESS;
}
    7956:	2000      	movs	r0, #0
    7958:	bd10      	pop	{r4, pc}
    795a:	46c0      	nop			; (mov r8, r8)
    795c:	00007c51 	.word	0x00007c51

00007960 <ReadMacAddress>:
* Overview:		    Uses the MAC Address for addressing
*
* Note:			    
**********************************************************************/
void ReadMacAddress(void)
{
    7960:	b510      	push	{r4, lr}
	#if (BOARD == SAMR34_XPLAINED_PRO && defined(__SAMR34J18B__))
	// only applicable for SAM R34 Xpro with EDBG on-board
	uint8_t* peui64 = edbg_eui_read_eui64() ;
    7962:	4b06      	ldr	r3, [pc, #24]	; (797c <ReadMacAddress+0x1c>)
    7964:	4798      	blx	r3
    7966:	1dc3      	adds	r3, r0, #7
    7968:	4a05      	ldr	r2, [pc, #20]	; (7980 <ReadMacAddress+0x20>)
    796a:	3801      	subs	r0, #1
	for (uint8_t i = 0; i < MY_ADDRESS_LENGTH; i++)
	{
		myLongAddress[i] = peui64[MY_ADDRESS_LENGTH-i-1] ;
    796c:	7819      	ldrb	r1, [r3, #0]
    796e:	7011      	strb	r1, [r2, #0]
    7970:	3b01      	subs	r3, #1
    7972:	3201      	adds	r2, #1
	for (uint8_t i = 0; i < MY_ADDRESS_LENGTH; i++)
    7974:	4283      	cmp	r3, r0
    7976:	d1f9      	bne.n	796c <ReadMacAddress+0xc>
	for (i= 0; i < MY_ADDRESS_LENGTH; i++)
	{
		myLongAddress[i] = peui64[MY_ADDRESS_LENGTH-i-1] ;
	}
	#endif
}
    7978:	bd10      	pop	{r4, pc}
    797a:	46c0      	nop			; (mov r8, r8)
    797c:	0000dba1 	.word	0x0000dba1
    7980:	2000001c 	.word	0x2000001c

00007984 <main>:
{   
    7984:	b570      	push	{r4, r5, r6, lr}
	system_init();
    7986:	4b16      	ldr	r3, [pc, #88]	; (79e0 <main+0x5c>)
    7988:	4798      	blx	r3
	delay_init();
    798a:	4b16      	ldr	r3, [pc, #88]	; (79e4 <main+0x60>)
    798c:	4798      	blx	r3
	UART_init();
    798e:	4b16      	ldr	r3, [pc, #88]	; (79e8 <main+0x64>)
    7990:	4798      	blx	r3
	UART_cb_init();
    7992:	4b16      	ldr	r3, [pc, #88]	; (79ec <main+0x68>)
    7994:	4798      	blx	r3
	cpu_irq_enable();
    7996:	2201      	movs	r2, #1
    7998:	4b15      	ldr	r3, [pc, #84]	; (79f0 <main+0x6c>)
    799a:	701a      	strb	r2, [r3, #0]
    799c:	f3bf 8f5f 	dmb	sy
    79a0:	b662      	cpsie	i
	sio2host_init();
    79a2:	4b14      	ldr	r3, [pc, #80]	; (79f4 <main+0x70>)
    79a4:	4798      	blx	r3
	ReadMacAddress(); 
    79a6:	4b14      	ldr	r3, [pc, #80]	; (79f8 <main+0x74>)
    79a8:	4798      	blx	r3
	SystemTimerInit();
    79aa:	4b14      	ldr	r3, [pc, #80]	; (79fc <main+0x78>)
    79ac:	4798      	blx	r3
    DemoOutput_Greeting();
    79ae:	4b14      	ldr	r3, [pc, #80]	; (7a00 <main+0x7c>)
    79b0:	4798      	blx	r3
	nvm_init(INT_FLASH);
    79b2:	2000      	movs	r0, #0
    79b4:	4b13      	ldr	r3, [pc, #76]	; (7a04 <main+0x80>)
    79b6:	4798      	blx	r3
	PDS_Init();
    79b8:	4b13      	ldr	r3, [pc, #76]	; (7a08 <main+0x84>)
    79ba:	4798      	blx	r3
	freezer_enable_state = PDS_Restore(PDS_FREEZER);
    79bc:	2006      	movs	r0, #6
    79be:	4b13      	ldr	r3, [pc, #76]	; (7a0c <main+0x88>)
    79c0:	4798      	blx	r3
    79c2:	4b13      	ldr	r3, [pc, #76]	; (7a10 <main+0x8c>)
    79c4:	7018      	strb	r0, [r3, #0]
	Initialize_LoRa(freezer_enable_state);
    79c6:	4b13      	ldr	r3, [pc, #76]	; (7a14 <main+0x90>)
    79c8:	4798      	blx	r3
	Stack_Init();
    79ca:	4b13      	ldr	r3, [pc, #76]	; (7a18 <main+0x94>)
    79cc:	4798      	blx	r3
	PDS_Store(PDS_FREEZER);
    79ce:	2006      	movs	r0, #6
    79d0:	4b12      	ldr	r3, [pc, #72]	; (7a1c <main+0x98>)
    79d2:	4798      	blx	r3
		SYSTEM_RunTasks();
    79d4:	4d12      	ldr	r5, [pc, #72]	; (7a20 <main+0x9c>)
		Run_Communication();
    79d6:	4c13      	ldr	r4, [pc, #76]	; (7a24 <main+0xa0>)
		SYSTEM_RunTasks();
    79d8:	47a8      	blx	r5
		Run_Communication();
    79da:	47a0      	blx	r4
    79dc:	e7fc      	b.n	79d8 <main+0x54>
    79de:	46c0      	nop			; (mov r8, r8)
    79e0:	00006b95 	.word	0x00006b95
    79e4:	000044d1 	.word	0x000044d1
    79e8:	0000df31 	.word	0x0000df31
    79ec:	0000df95 	.word	0x0000df95
    79f0:	20000008 	.word	0x20000008
    79f4:	0000c071 	.word	0x0000c071
    79f8:	00007961 	.word	0x00007961
    79fc:	0000d059 	.word	0x0000d059
    7a00:	00007421 	.word	0x00007421
    7a04:	0000dd55 	.word	0x0000dd55
    7a08:	000094d5 	.word	0x000094d5
    7a0c:	0000929d 	.word	0x0000929d
    7a10:	200002a4 	.word	0x200002a4
    7a14:	00007a59 	.word	0x00007a59
    7a18:	0000d691 	.word	0x0000d691
    7a1c:	00009375 	.word	0x00009375
    7a20:	0000d6a1 	.word	0x0000d6a1
    7a24:	00007c51 	.word	0x00007c51

00007a28 <Connection_Confirm>:
#endif // #if defined (ENABLE_CONSOLE)
}
#endif // #ifdef ENABLE_ACTIVE_SCAN	

static void Connection_Confirm(miwi_status_t status)
{
    7a28:	b510      	push	{r4, lr}
    7a2a:	0004      	movs	r4, r0
#if defined (ENABLE_CONSOLE)	
	printf("\r\nConnect Operation Status: %d\n", status) ;
    7a2c:	0001      	movs	r1, r0
    7a2e:	4806      	ldr	r0, [pc, #24]	; (7a48 <Connection_Confirm+0x20>)
    7a30:	4b06      	ldr	r3, [pc, #24]	; (7a4c <Connection_Confirm+0x24>)
    7a32:	4798      	blx	r3
#endif // #if defined (ENABLE_CONSOLE)

    if ((SUCCESS == status) || (ALREADY_EXISTS == status))
    7a34:	2c00      	cmp	r4, #0
    7a36:	d001      	beq.n	7a3c <Connection_Confirm+0x14>
    7a38:	2c06      	cmp	r4, #6
    7a3a:	d104      	bne.n	7a46 <Connection_Confirm+0x1e>
    {
#if defined (ENABLE_CONSOLE)
		printf("\r\nStarted Wireless Communication on Channel %u\r\n", currentChannel) ;
    7a3c:	4b04      	ldr	r3, [pc, #16]	; (7a50 <Connection_Confirm+0x28>)
    7a3e:	7819      	ldrb	r1, [r3, #0]
    7a40:	4804      	ldr	r0, [pc, #16]	; (7a54 <Connection_Confirm+0x2c>)
    7a42:	4b02      	ldr	r3, [pc, #8]	; (7a4c <Connection_Confirm+0x24>)
    7a44:	4798      	blx	r3
		//DumpConnection(0xFF) ;
#endif // #if defined (ENABLE_CONSOLE)

	}
}
    7a46:	bd10      	pop	{r4, pc}
    7a48:	00018348 	.word	0x00018348
    7a4c:	00016de1 	.word	0x00016de1
    7a50:	20000019 	.word	0x20000019
    7a54:	00018368 	.word	0x00018368

00007a58 <Initialize_LoRa>:

bool Initialize_LoRa(bool freezer_enable)
{
    7a58:	b5f0      	push	{r4, r5, r6, r7, lr}
    7a5a:	b085      	sub	sp, #20
    7a5c:	0004      	movs	r4, r0
    uint8_t i;

	bool invalidIEEEAddrFlag = false;
	uint64_t invalidIEEEAddr;

    MiApp_SubscribeDataIndicationCallback(ReceivedDataIndication);
    7a5e:	485d      	ldr	r0, [pc, #372]	; (7bd4 <Initialize_LoRa+0x17c>)
    7a60:	4b5d      	ldr	r3, [pc, #372]	; (7bd8 <Initialize_LoRa+0x180>)
    7a62:	4798      	blx	r3
	
	if (freezer_enable)
    7a64:	2c00      	cmp	r4, #0
    7a66:	d034      	beq.n	7ad2 <Initialize_LoRa+0x7a>
    {
        MiApp_ProtocolInit(NULL, NULL);
    7a68:	2100      	movs	r1, #0
    7a6a:	2000      	movs	r0, #0
    7a6c:	4b5b      	ldr	r3, [pc, #364]	; (7bdc <Initialize_LoRa+0x184>)
    7a6e:	4798      	blx	r3
		srand(PHY_RandomReq());
    7a70:	4b5b      	ldr	r3, [pc, #364]	; (7be0 <Initialize_LoRa+0x188>)
    7a72:	4798      	blx	r3
    7a74:	4b5b      	ldr	r3, [pc, #364]	; (7be4 <Initialize_LoRa+0x18c>)
    7a76:	4798      	blx	r3
		/* Check if a valid IEEE address is available.
		0x0000000000000000 and 0xFFFFFFFFFFFFFFFF is presumed to be invalid */
		/* Check if IEEE address is 0x0000000000000000 */
		memset((uint8_t *)&invalidIEEEAddr, 0x00, LONG_ADDR_LEN);
    7a78:	2200      	movs	r2, #0
    7a7a:	2300      	movs	r3, #0
    7a7c:	9202      	str	r2, [sp, #8]
    7a7e:	9303      	str	r3, [sp, #12]
		if (0 == memcmp((uint8_t *)&invalidIEEEAddr, (uint8_t *)&myLongAddress, LONG_ADDR_LEN))
    7a80:	4e59      	ldr	r6, [pc, #356]	; (7be8 <Initialize_LoRa+0x190>)
    7a82:	3208      	adds	r2, #8
    7a84:	0031      	movs	r1, r6
    7a86:	a802      	add	r0, sp, #8
    7a88:	4d58      	ldr	r5, [pc, #352]	; (7bec <Initialize_LoRa+0x194>)
    7a8a:	47a8      	blx	r5
    7a8c:	0004      	movs	r4, r0
		{
			invalidIEEEAddrFlag = true;
		}

		/* Check if IEEE address is 0xFFFFFFFFFFFFFFFF */
		memset((uint8_t *)&invalidIEEEAddr, 0xFF, LONG_ADDR_LEN);
    7a8e:	2201      	movs	r2, #1
    7a90:	4252      	negs	r2, r2
    7a92:	17d3      	asrs	r3, r2, #31
    7a94:	9202      	str	r2, [sp, #8]
    7a96:	9303      	str	r3, [sp, #12]
		if (0 == memcmp((uint8_t *)&invalidIEEEAddr, (uint8_t *)&myLongAddress, LONG_ADDR_LEN))
    7a98:	3209      	adds	r2, #9
    7a9a:	0031      	movs	r1, r6
    7a9c:	a802      	add	r0, sp, #8
    7a9e:	47a8      	blx	r5
    7aa0:	2800      	cmp	r0, #0
    7aa2:	d001      	beq.n	7aa8 <Initialize_LoRa+0x50>
		{
			invalidIEEEAddrFlag = true;
		}
		
		if (invalidIEEEAddrFlag)
    7aa4:	2c00      	cmp	r4, #0
    7aa6:	d108      	bne.n	7aba <Initialize_LoRa+0x62>
    7aa8:	4c4f      	ldr	r4, [pc, #316]	; (7be8 <Initialize_LoRa+0x190>)
    7aaa:	0026      	movs	r6, r4
    7aac:	3608      	adds	r6, #8
			 * In production code this can be omitted.
			 */
			uint8_t* peui64 = (uint8_t *)&myLongAddress;
			for(i = 0; i<MY_ADDRESS_LENGTH; i++)
			{
				*peui64++ = (uint8_t)rand();
    7aae:	4d50      	ldr	r5, [pc, #320]	; (7bf0 <Initialize_LoRa+0x198>)
    7ab0:	47a8      	blx	r5
    7ab2:	7020      	strb	r0, [r4, #0]
    7ab4:	3401      	adds	r4, #1
			for(i = 0; i<MY_ADDRESS_LENGTH; i++)
    7ab6:	42b4      	cmp	r4, r6
    7ab8:	d1fa      	bne.n	7ab0 <Initialize_LoRa+0x58>
			}
		}
		PHY_SetIEEEAddr((uint8_t *)&myLongAddress);
    7aba:	484b      	ldr	r0, [pc, #300]	; (7be8 <Initialize_LoRa+0x190>)
    7abc:	4b4d      	ldr	r3, [pc, #308]	; (7bf4 <Initialize_LoRa+0x19c>)
    7abe:	4798      	blx	r3
        DemoOutput_Instruction();
#endif    
    printf("\n Satt opp nettverk \r\n");
	}
	/* Create SW timer for transmission timeout */
	SwTimerCreate(&TxTimerId);
    7ac0:	484d      	ldr	r0, [pc, #308]	; (7bf8 <Initialize_LoRa+0x1a0>)
    7ac2:	4b4e      	ldr	r3, [pc, #312]	; (7bfc <Initialize_LoRa+0x1a4>)
    7ac4:	4798      	blx	r3
	printf("\n Kjort freezer \r\n");
    7ac6:	484e      	ldr	r0, [pc, #312]	; (7c00 <Initialize_LoRa+0x1a8>)
    7ac8:	4b4e      	ldr	r3, [pc, #312]	; (7c04 <Initialize_LoRa+0x1ac>)
    7aca:	4798      	blx	r3
	
	return true;
}
    7acc:	2001      	movs	r0, #1
    7ace:	b005      	add	sp, #20
    7ad0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		port_base->OUTSET.reg = pin_mask;
    7ad2:	2280      	movs	r2, #128	; 0x80
    7ad4:	0312      	lsls	r2, r2, #12
    7ad6:	4b4c      	ldr	r3, [pc, #304]	; (7c08 <Initialize_LoRa+0x1b0>)
    7ad8:	619a      	str	r2, [r3, #24]
        MiApp_ProtocolInit(NULL, NULL);
    7ada:	2100      	movs	r1, #0
    7adc:	2000      	movs	r0, #0
    7ade:	4b3f      	ldr	r3, [pc, #252]	; (7bdc <Initialize_LoRa+0x184>)
    7ae0:	4798      	blx	r3
		uint8_t txPower = 0x01 ; // 1 dBm
    7ae2:	ac01      	add	r4, sp, #4
    7ae4:	2301      	movs	r3, #1
    7ae6:	7023      	strb	r3, [r4, #0]
		PHY_SetTxPower(txPower) ;
    7ae8:	2001      	movs	r0, #1
    7aea:	4b48      	ldr	r3, [pc, #288]	; (7c0c <Initialize_LoRa+0x1b4>)
    7aec:	4798      	blx	r3
		txPower = 255 ;
    7aee:	27ff      	movs	r7, #255	; 0xff
    7af0:	7027      	strb	r7, [r4, #0]
		RADIO_GetAttr(OUTPUT_POWER, (void *)&txPower) ;
    7af2:	0021      	movs	r1, r4
    7af4:	2004      	movs	r0, #4
    7af6:	4e46      	ldr	r6, [pc, #280]	; (7c10 <Initialize_LoRa+0x1b8>)
    7af8:	47b0      	blx	r6
		printf("\nCurrent Tx output power: %d\r\n", txPower) ;
    7afa:	7821      	ldrb	r1, [r4, #0]
    7afc:	4845      	ldr	r0, [pc, #276]	; (7c14 <Initialize_LoRa+0x1bc>)
    7afe:	4c46      	ldr	r4, [pc, #280]	; (7c18 <Initialize_LoRa+0x1c0>)
    7b00:	47a0      	blx	r4
		uint8_t paBoost = 255 ;
    7b02:	466b      	mov	r3, sp
    7b04:	1d5d      	adds	r5, r3, #5
    7b06:	715f      	strb	r7, [r3, #5]
		RADIO_GetAttr(PABOOST, (void *)&paBoost) ;
    7b08:	0029      	movs	r1, r5
    7b0a:	2008      	movs	r0, #8
    7b0c:	47b0      	blx	r6
		printf("PA BOOST status: %d\r\n", paBoost) ;
    7b0e:	7829      	ldrb	r1, [r5, #0]
    7b10:	4842      	ldr	r0, [pc, #264]	; (7c1c <Initialize_LoRa+0x1c4>)
    7b12:	47a0      	blx	r4
		RadioDataRate_t sf = SF_7 ;
    7b14:	466b      	mov	r3, sp
    7b16:	1d9d      	adds	r5, r3, #6
    7b18:	2307      	movs	r3, #7
    7b1a:	702b      	strb	r3, [r5, #0]
		PHY_GetAttribute(SPREADING_FACTOR, (void *)&sf) ;
    7b1c:	0029      	movs	r1, r5
    7b1e:	2016      	movs	r0, #22
    7b20:	4e3f      	ldr	r6, [pc, #252]	; (7c20 <Initialize_LoRa+0x1c8>)
    7b22:	47b0      	blx	r6
		printf("Current SF: SF%d\r\n", sf) ;
    7b24:	7829      	ldrb	r1, [r5, #0]
    7b26:	483f      	ldr	r0, [pc, #252]	; (7c24 <Initialize_LoRa+0x1cc>)
    7b28:	47a0      	blx	r4
		PHY_GetAttribute(BANDWIDTH, (void *)&bw) ;
    7b2a:	466b      	mov	r3, sp
    7b2c:	1ddd      	adds	r5, r3, #7
    7b2e:	0029      	movs	r1, r5
    7b30:	2007      	movs	r0, #7
    7b32:	47b0      	blx	r6
		printf("Current BW (125kHz=7, 250kHz=8, 500kHz=9): %d\r\n", bw) ;
    7b34:	7829      	ldrb	r1, [r5, #0]
    7b36:	483c      	ldr	r0, [pc, #240]	; (7c28 <Initialize_LoRa+0x1d0>)
    7b38:	47a0      	blx	r4
		srand(PHY_RandomReq());
    7b3a:	4b29      	ldr	r3, [pc, #164]	; (7be0 <Initialize_LoRa+0x188>)
    7b3c:	4798      	blx	r3
    7b3e:	4b29      	ldr	r3, [pc, #164]	; (7be4 <Initialize_LoRa+0x18c>)
    7b40:	4798      	blx	r3
		memset((uint8_t *)&invalidIEEEAddr, 0x00, LONG_ADDR_LEN);
    7b42:	2200      	movs	r2, #0
    7b44:	2300      	movs	r3, #0
    7b46:	9202      	str	r2, [sp, #8]
    7b48:	9303      	str	r3, [sp, #12]
		if (0 == memcmp((uint8_t *)&invalidIEEEAddr, (uint8_t *)&myLongAddress, LONG_ADDR_LEN))
    7b4a:	4e27      	ldr	r6, [pc, #156]	; (7be8 <Initialize_LoRa+0x190>)
    7b4c:	3208      	adds	r2, #8
    7b4e:	0031      	movs	r1, r6
    7b50:	a802      	add	r0, sp, #8
    7b52:	4d26      	ldr	r5, [pc, #152]	; (7bec <Initialize_LoRa+0x194>)
    7b54:	47a8      	blx	r5
    7b56:	0004      	movs	r4, r0
		memset((uint8_t *)&invalidIEEEAddr, 0xFF, LONG_ADDR_LEN);
    7b58:	2201      	movs	r2, #1
    7b5a:	4252      	negs	r2, r2
    7b5c:	17d3      	asrs	r3, r2, #31
    7b5e:	9202      	str	r2, [sp, #8]
    7b60:	9303      	str	r3, [sp, #12]
		if (0 == memcmp((uint8_t *)&invalidIEEEAddr, (uint8_t *)&myLongAddress, LONG_ADDR_LEN))
    7b62:	3209      	adds	r2, #9
    7b64:	0031      	movs	r1, r6
    7b66:	a802      	add	r0, sp, #8
    7b68:	47a8      	blx	r5
    7b6a:	2800      	cmp	r0, #0
    7b6c:	d023      	beq.n	7bb6 <Initialize_LoRa+0x15e>
		if (invalidIEEEAddrFlag)
    7b6e:	2c00      	cmp	r4, #0
    7b70:	d021      	beq.n	7bb6 <Initialize_LoRa+0x15e>
		PHY_SetIEEEAddr((uint8_t *)&myLongAddress);
    7b72:	481d      	ldr	r0, [pc, #116]	; (7be8 <Initialize_LoRa+0x190>)
    7b74:	4b1f      	ldr	r3, [pc, #124]	; (7bf4 <Initialize_LoRa+0x19c>)
    7b76:	4798      	blx	r3
        MiApp_ConnectionMode(ENABLE_ALL_CONN);
    7b78:	2000      	movs	r0, #0
    7b7a:	4b2c      	ldr	r3, [pc, #176]	; (7c2c <Initialize_LoRa+0x1d4>)
    7b7c:	4798      	blx	r3
        if( MiApp_Set(CHANNEL, &myChannel) == false )
    7b7e:	492c      	ldr	r1, [pc, #176]	; (7c30 <Initialize_LoRa+0x1d8>)
    7b80:	2000      	movs	r0, #0
    7b82:	4b2c      	ldr	r3, [pc, #176]	; (7c34 <Initialize_LoRa+0x1dc>)
    7b84:	4798      	blx	r3
    7b86:	2800      	cmp	r0, #0
    7b88:	d01f      	beq.n	7bca <Initialize_LoRa+0x172>
		MiApp_StartConnection(START_CONN_DIRECT, 10, (1L << myChannel), Connection_Confirm);
    7b8a:	4b29      	ldr	r3, [pc, #164]	; (7c30 <Initialize_LoRa+0x1d8>)
    7b8c:	781b      	ldrb	r3, [r3, #0]
    7b8e:	2201      	movs	r2, #1
    7b90:	409a      	lsls	r2, r3
    7b92:	4b29      	ldr	r3, [pc, #164]	; (7c38 <Initialize_LoRa+0x1e0>)
    7b94:	210a      	movs	r1, #10
    7b96:	2000      	movs	r0, #0
    7b98:	4c28      	ldr	r4, [pc, #160]	; (7c3c <Initialize_LoRa+0x1e4>)
    7b9a:	47a0      	blx	r4
		DumpConnection(0xFF);
    7b9c:	20ff      	movs	r0, #255	; 0xff
    7b9e:	4b28      	ldr	r3, [pc, #160]	; (7c40 <Initialize_LoRa+0x1e8>)
    7ba0:	4798      	blx	r3
		port_base->OUTCLR.reg = pin_mask;
    7ba2:	2280      	movs	r2, #128	; 0x80
    7ba4:	0312      	lsls	r2, r2, #12
    7ba6:	4b18      	ldr	r3, [pc, #96]	; (7c08 <Initialize_LoRa+0x1b0>)
    7ba8:	615a      	str	r2, [r3, #20]
        DemoOutput_Instruction();
    7baa:	4b26      	ldr	r3, [pc, #152]	; (7c44 <Initialize_LoRa+0x1ec>)
    7bac:	4798      	blx	r3
    printf("\n Satt opp nettverk \r\n");
    7bae:	4826      	ldr	r0, [pc, #152]	; (7c48 <Initialize_LoRa+0x1f0>)
    7bb0:	4b14      	ldr	r3, [pc, #80]	; (7c04 <Initialize_LoRa+0x1ac>)
    7bb2:	4798      	blx	r3
    7bb4:	e784      	b.n	7ac0 <Initialize_LoRa+0x68>
    7bb6:	4c0c      	ldr	r4, [pc, #48]	; (7be8 <Initialize_LoRa+0x190>)
    7bb8:	0026      	movs	r6, r4
    7bba:	3608      	adds	r6, #8
				*peui64++ = (uint8_t)rand();
    7bbc:	4d0c      	ldr	r5, [pc, #48]	; (7bf0 <Initialize_LoRa+0x198>)
    7bbe:	47a8      	blx	r5
    7bc0:	7020      	strb	r0, [r4, #0]
    7bc2:	3401      	adds	r4, #1
			for(i = 0; i<MY_ADDRESS_LENGTH; i++)
    7bc4:	42b4      	cmp	r4, r6
    7bc6:	d1fa      	bne.n	7bbe <Initialize_LoRa+0x166>
    7bc8:	e7d3      	b.n	7b72 <Initialize_LoRa+0x11a>
            DemoOutput_ChannelError(myChannel);
    7bca:	4b19      	ldr	r3, [pc, #100]	; (7c30 <Initialize_LoRa+0x1d8>)
    7bcc:	7818      	ldrb	r0, [r3, #0]
    7bce:	4b1f      	ldr	r3, [pc, #124]	; (7c4c <Initialize_LoRa+0x1f4>)
    7bd0:	4798      	blx	r3
    7bd2:	e7da      	b.n	7b8a <Initialize_LoRa+0x132>
    7bd4:	000078dd 	.word	0x000078dd
    7bd8:	0000b375 	.word	0x0000b375
    7bdc:	0000ae89 	.word	0x0000ae89
    7be0:	0000aa81 	.word	0x0000aa81
    7be4:	00016f11 	.word	0x00016f11
    7be8:	2000001c 	.word	0x2000001c
    7bec:	00016809 	.word	0x00016809
    7bf0:	00016f6d 	.word	0x00016f6d
    7bf4:	0000aaa5 	.word	0x0000aaa5
    7bf8:	20000104 	.word	0x20000104
    7bfc:	0000d0c1 	.word	0x0000d0c1
    7c00:	00018430 	.word	0x00018430
    7c04:	00016efd 	.word	0x00016efd
    7c08:	40002800 	.word	0x40002800
    7c0c:	0000a935 	.word	0x0000a935
    7c10:	0000e2a5 	.word	0x0000e2a5
    7c14:	0001839c 	.word	0x0001839c
    7c18:	00016de1 	.word	0x00016de1
    7c1c:	000183bc 	.word	0x000183bc
    7c20:	0000a97d 	.word	0x0000a97d
    7c24:	000183d4 	.word	0x000183d4
    7c28:	000183e8 	.word	0x000183e8
    7c2c:	0000b345 	.word	0x0000b345
    7c30:	20000015 	.word	0x20000015
    7c34:	0000ae59 	.word	0x0000ae59
    7c38:	00007a29 	.word	0x00007a29
    7c3c:	0000afd1 	.word	0x0000afd1
    7c40:	0000b071 	.word	0x0000b071
    7c44:	00007499 	.word	0x00007499
    7c48:	00018418 	.word	0x00018418
    7c4c:	00007581 	.word	0x00007581

00007c50 <Run_Communication>:

void Run_Communication(void)
{
    7c50:	b510      	push	{r4, lr}
    P2PTasks();
    7c52:	4b04      	ldr	r3, [pc, #16]	; (7c64 <Run_Communication+0x14>)
    7c54:	4798      	blx	r3
	
	// Read buffer for received UART message
	usart_read_buffer_job(&UART_IO, (uint8_t*)rx_buffer_IO, AUTOPAX_UART_RX_BUFFER_LENGTH);
    7c56:	2201      	movs	r2, #1
    7c58:	4903      	ldr	r1, [pc, #12]	; (7c68 <Run_Communication+0x18>)
    7c5a:	4804      	ldr	r0, [pc, #16]	; (7c6c <Run_Communication+0x1c>)
    7c5c:	4b04      	ldr	r3, [pc, #16]	; (7c70 <Run_Communication+0x20>)
    7c5e:	4798      	blx	r3
    7c60:	bd10      	pop	{r4, pc}
    7c62:	46c0      	nop			; (mov r8, r8)
    7c64:	0000b4e9 	.word	0x0000b4e9
    7c68:	20001f9c 	.word	0x20001f9c
    7c6c:	20001f68 	.word	0x20001f68
    7c70:	0000627d 	.word	0x0000627d

00007c74 <CompareData>:
     Otherwise it is the start address of the buffer that contains the data to compare with
    \param numberOfBytes The number of bytes to compare
    \note offset+numberOfBytes must be <= D_NV_SECTOR_SIZE (meaning sector crossing is not permitted)
*/
static bool CompareData(uint8_t sector, uint16_t offset, uint8_t *pBuffer, D_Nv_Size_t numberOfBytes)
{
    7c74:	b5f0      	push	{r4, r5, r6, r7, lr}
    7c76:	46c6      	mov	lr, r8
    7c78:	b500      	push	{lr}
    7c7a:	b084      	sub	sp, #16
    7c7c:	0014      	movs	r4, r2
    7c7e:	001f      	movs	r7, r3
  uint32_t address = D_NV_MEMORY_START + (uint32_t)(sector - D_NV_FIRST_SECTOR) * D_NV_SECTOR_SIZE + offset;
    7c80:	4b29      	ldr	r3, [pc, #164]	; (7d28 <CompareData+0xb4>)
    7c82:	18cb      	adds	r3, r1, r3
    7c84:	0340      	lsls	r0, r0, #13
    7c86:	181d      	adds	r5, r3, r0
  uint8_t  buffer[16U];

  assert(numberOfBytes);
    7c88:	2f00      	cmp	r7, #0
    7c8a:	d01a      	beq.n	7cc2 <CompareData+0x4e>
  assert(address <= D_NV_MEMORY_END);
    7c8c:	4b27      	ldr	r3, [pc, #156]	; (7d2c <CompareData+0xb8>)
    7c8e:	1e5a      	subs	r2, r3, #1
    7c90:	4295      	cmp	r5, r2
    7c92:	d81c      	bhi.n	7cce <CompareData+0x5a>
  assert((address + numberOfBytes) <= (D_NV_MEMORY_END + 1U));
    7c94:	197a      	adds	r2, r7, r5
    7c96:	4293      	cmp	r3, r2
    7c98:	d31f      	bcc.n	7cda <CompareData+0x66>
  assert((offset + numberOfBytes) <= D_NV_SECTOR_SIZE);
    7c9a:	19c9      	adds	r1, r1, r7
    7c9c:	2380      	movs	r3, #128	; 0x80
    7c9e:	019b      	lsls	r3, r3, #6
    7ca0:	4299      	cmp	r1, r3
    7ca2:	d820      	bhi.n	7ce6 <CompareData+0x72>

  while(numberOfBytes)
  {
    uint16_t bytesToRead = MIN(sizeof(buffer), numberOfBytes);

    memcpy(buffer, (uint8_t FLASH_PTR *)address, bytesToRead);
    7ca4:	4b22      	ldr	r3, [pc, #136]	; (7d30 <CompareData+0xbc>)
    7ca6:	4698      	mov	r8, r3
    uint16_t bytesToRead = MIN(sizeof(buffer), numberOfBytes);
    7ca8:	1c3e      	adds	r6, r7, #0
    7caa:	2f10      	cmp	r7, #16
    7cac:	d900      	bls.n	7cb0 <CompareData+0x3c>
    7cae:	2610      	movs	r6, #16
    7cb0:	b2b6      	uxth	r6, r6
    memcpy(buffer, (uint8_t FLASH_PTR *)address, bytesToRead);
    7cb2:	0032      	movs	r2, r6
    7cb4:	0029      	movs	r1, r5
    7cb6:	4668      	mov	r0, sp
    7cb8:	47c0      	blx	r8
    for (uint8_t i = 0U; i < bytesToRead; i++)
    7cba:	2e00      	cmp	r6, #0
    7cbc:	d028      	beq.n	7d10 <CompareData+0x9c>
    7cbe:	2300      	movs	r3, #0
    7cc0:	e01f      	b.n	7d02 <CompareData+0x8e>
  assert(numberOfBytes);
    7cc2:	4b1c      	ldr	r3, [pc, #112]	; (7d34 <CompareData+0xc0>)
    7cc4:	4a1c      	ldr	r2, [pc, #112]	; (7d38 <CompareData+0xc4>)
    7cc6:	21d9      	movs	r1, #217	; 0xd9
    7cc8:	481c      	ldr	r0, [pc, #112]	; (7d3c <CompareData+0xc8>)
    7cca:	4c1d      	ldr	r4, [pc, #116]	; (7d40 <CompareData+0xcc>)
    7ccc:	47a0      	blx	r4
  assert(address <= D_NV_MEMORY_END);
    7cce:	4b1d      	ldr	r3, [pc, #116]	; (7d44 <CompareData+0xd0>)
    7cd0:	4a19      	ldr	r2, [pc, #100]	; (7d38 <CompareData+0xc4>)
    7cd2:	21da      	movs	r1, #218	; 0xda
    7cd4:	4819      	ldr	r0, [pc, #100]	; (7d3c <CompareData+0xc8>)
    7cd6:	4c1a      	ldr	r4, [pc, #104]	; (7d40 <CompareData+0xcc>)
    7cd8:	47a0      	blx	r4
  assert((address + numberOfBytes) <= (D_NV_MEMORY_END + 1U));
    7cda:	4b1b      	ldr	r3, [pc, #108]	; (7d48 <CompareData+0xd4>)
    7cdc:	4a16      	ldr	r2, [pc, #88]	; (7d38 <CompareData+0xc4>)
    7cde:	21db      	movs	r1, #219	; 0xdb
    7ce0:	4816      	ldr	r0, [pc, #88]	; (7d3c <CompareData+0xc8>)
    7ce2:	4c17      	ldr	r4, [pc, #92]	; (7d40 <CompareData+0xcc>)
    7ce4:	47a0      	blx	r4
  assert((offset + numberOfBytes) <= D_NV_SECTOR_SIZE);
    7ce6:	4b19      	ldr	r3, [pc, #100]	; (7d4c <CompareData+0xd8>)
    7ce8:	4a13      	ldr	r2, [pc, #76]	; (7d38 <CompareData+0xc4>)
    7cea:	21dc      	movs	r1, #220	; 0xdc
    7cec:	4813      	ldr	r0, [pc, #76]	; (7d3c <CompareData+0xc8>)
    7cee:	4c14      	ldr	r4, [pc, #80]	; (7d40 <CompareData+0xcc>)
    7cf0:	47a0      	blx	r4
      if (buffer[i] != ((pBuffer != NULL) ? *(pBuffer++) : 0xFF))
    7cf2:	21ff      	movs	r1, #255	; 0xff
    7cf4:	4291      	cmp	r1, r2
    7cf6:	d112      	bne.n	7d1e <CompareData+0xaa>
    for (uint8_t i = 0U; i < bytesToRead; i++)
    7cf8:	3301      	adds	r3, #1
    7cfa:	b2db      	uxtb	r3, r3
    7cfc:	b29a      	uxth	r2, r3
    7cfe:	4296      	cmp	r6, r2
    7d00:	d906      	bls.n	7d10 <CompareData+0x9c>
      if (buffer[i] != ((pBuffer != NULL) ? *(pBuffer++) : 0xFF))
    7d02:	466a      	mov	r2, sp
    7d04:	5cd2      	ldrb	r2, [r2, r3]
    7d06:	2c00      	cmp	r4, #0
    7d08:	d0f3      	beq.n	7cf2 <CompareData+0x7e>
    7d0a:	7821      	ldrb	r1, [r4, #0]
    7d0c:	3401      	adds	r4, #1
    7d0e:	e7f1      	b.n	7cf4 <CompareData+0x80>
        return false;

    numberOfBytes -= bytesToRead;
    7d10:	1bbf      	subs	r7, r7, r6
    7d12:	b2bf      	uxth	r7, r7
    address += bytesToRead;
    7d14:	19ad      	adds	r5, r5, r6
  while(numberOfBytes)
    7d16:	2f00      	cmp	r7, #0
    7d18:	d1c6      	bne.n	7ca8 <CompareData+0x34>
  }

  return true;
    7d1a:	2001      	movs	r0, #1
    7d1c:	e000      	b.n	7d20 <CompareData+0xac>
        return false;
    7d1e:	2000      	movs	r0, #0
}
    7d20:	b004      	add	sp, #16
    7d22:	bc04      	pop	{r2}
    7d24:	4690      	mov	r8, r2
    7d26:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7d28:	00000400 	.word	0x00000400
    7d2c:	00004400 	.word	0x00004400
    7d30:	00016827 	.word	0x00016827
    7d34:	00018444 	.word	0x00018444
    7d38:	000185cc 	.word	0x000185cc
    7d3c:	00018454 	.word	0x00018454
    7d40:	00016765 	.word	0x00016765
    7d44:	00018498 	.word	0x00018498
    7d48:	000184b4 	.word	0x000184b4
    7d4c:	000184e8 	.word	0x000184e8

00007d50 <D_Nv_Init>:
{
    7d50:	b510      	push	{r4, lr}
  assert ((D_NV_MEMORY_START % NVMCTRL_ROW_SIZE) == 0U);
    7d52:	4a0b      	ldr	r2, [pc, #44]	; (7d80 <D_Nv_Init+0x30>)
    7d54:	23ff      	movs	r3, #255	; 0xff
    7d56:	421a      	tst	r2, r3
    7d58:	d106      	bne.n	7d68 <D_Nv_Init+0x18>
  assert((D_NV_MEMORY_END - D_NV_MEMORY_START + 1U) == D_NV_MEMORY_SIZE);
    7d5a:	4b0a      	ldr	r3, [pc, #40]	; (7d84 <D_Nv_Init+0x34>)
    7d5c:	490a      	ldr	r1, [pc, #40]	; (7d88 <D_Nv_Init+0x38>)
    7d5e:	468c      	mov	ip, r1
    7d60:	4463      	add	r3, ip
    7d62:	4293      	cmp	r3, r2
    7d64:	d106      	bne.n	7d74 <D_Nv_Init+0x24>
}
    7d66:	bd10      	pop	{r4, pc}
  assert ((D_NV_MEMORY_START % NVMCTRL_ROW_SIZE) == 0U);
    7d68:	4b08      	ldr	r3, [pc, #32]	; (7d8c <D_Nv_Init+0x3c>)
    7d6a:	4a09      	ldr	r2, [pc, #36]	; (7d90 <D_Nv_Init+0x40>)
    7d6c:	2159      	movs	r1, #89	; 0x59
    7d6e:	4809      	ldr	r0, [pc, #36]	; (7d94 <D_Nv_Init+0x44>)
    7d70:	4c09      	ldr	r4, [pc, #36]	; (7d98 <D_Nv_Init+0x48>)
    7d72:	47a0      	blx	r4
  assert((D_NV_MEMORY_END - D_NV_MEMORY_START + 1U) == D_NV_MEMORY_SIZE);
    7d74:	4b09      	ldr	r3, [pc, #36]	; (7d9c <D_Nv_Init+0x4c>)
    7d76:	4a06      	ldr	r2, [pc, #24]	; (7d90 <D_Nv_Init+0x40>)
    7d78:	215d      	movs	r1, #93	; 0x5d
    7d7a:	4806      	ldr	r0, [pc, #24]	; (7d94 <D_Nv_Init+0x44>)
    7d7c:	4c06      	ldr	r4, [pc, #24]	; (7d98 <D_Nv_Init+0x48>)
    7d7e:	47a0      	blx	r4
    7d80:	00000400 	.word	0x00000400
    7d84:	00004400 	.word	0x00004400
    7d88:	ffffc000 	.word	0xffffc000
    7d8c:	00018518 	.word	0x00018518
    7d90:	00018588 	.word	0x00018588
    7d94:	00018454 	.word	0x00018454
    7d98:	00016765 	.word	0x00016765
    7d9c:	00018548 	.word	0x00018548

00007da0 <D_Nv_Read_Impl>:
{
    7da0:	b570      	push	{r4, r5, r6, lr}
    7da2:	0015      	movs	r5, r2
  uint32_t address = D_NV_MEMORY_START + (uint32_t)(sector - D_NV_FIRST_SECTOR) * D_NV_SECTOR_SIZE + offset;
    7da4:	0344      	lsls	r4, r0, #13
    7da6:	4813      	ldr	r0, [pc, #76]	; (7df4 <D_Nv_Read_Impl+0x54>)
    7da8:	1808      	adds	r0, r1, r0
    7daa:	1824      	adds	r4, r4, r0
  assert(address <= D_NV_MEMORY_END);
    7dac:	4a12      	ldr	r2, [pc, #72]	; (7df8 <D_Nv_Read_Impl+0x58>)
    7dae:	1e50      	subs	r0, r2, #1
    7db0:	4284      	cmp	r4, r0
    7db2:	d80d      	bhi.n	7dd0 <D_Nv_Read_Impl+0x30>
  assert((address + numberOfBytes) <= (D_NV_MEMORY_END + 1U));
    7db4:	18e0      	adds	r0, r4, r3
    7db6:	4282      	cmp	r2, r0
    7db8:	d310      	bcc.n	7ddc <D_Nv_Read_Impl+0x3c>
  assert((offset + numberOfBytes) <= D_NV_SECTOR_SIZE);
    7dba:	18c9      	adds	r1, r1, r3
    7dbc:	2280      	movs	r2, #128	; 0x80
    7dbe:	0192      	lsls	r2, r2, #6
    7dc0:	4291      	cmp	r1, r2
    7dc2:	d811      	bhi.n	7de8 <D_Nv_Read_Impl+0x48>
  memcpy(pBuffer, (uint8_t FLASH_PTR *)address, numberOfBytes);
    7dc4:	001a      	movs	r2, r3
    7dc6:	0021      	movs	r1, r4
    7dc8:	0028      	movs	r0, r5
    7dca:	4b0c      	ldr	r3, [pc, #48]	; (7dfc <D_Nv_Read_Impl+0x5c>)
    7dcc:	4798      	blx	r3
}
    7dce:	bd70      	pop	{r4, r5, r6, pc}
  assert(address <= D_NV_MEMORY_END);
    7dd0:	4b0b      	ldr	r3, [pc, #44]	; (7e00 <D_Nv_Read_Impl+0x60>)
    7dd2:	4a0c      	ldr	r2, [pc, #48]	; (7e04 <D_Nv_Read_Impl+0x64>)
    7dd4:	2172      	movs	r1, #114	; 0x72
    7dd6:	480c      	ldr	r0, [pc, #48]	; (7e08 <D_Nv_Read_Impl+0x68>)
    7dd8:	4c0c      	ldr	r4, [pc, #48]	; (7e0c <D_Nv_Read_Impl+0x6c>)
    7dda:	47a0      	blx	r4
  assert((address + numberOfBytes) <= (D_NV_MEMORY_END + 1U));
    7ddc:	4b0c      	ldr	r3, [pc, #48]	; (7e10 <D_Nv_Read_Impl+0x70>)
    7dde:	4a09      	ldr	r2, [pc, #36]	; (7e04 <D_Nv_Read_Impl+0x64>)
    7de0:	2173      	movs	r1, #115	; 0x73
    7de2:	4809      	ldr	r0, [pc, #36]	; (7e08 <D_Nv_Read_Impl+0x68>)
    7de4:	4c09      	ldr	r4, [pc, #36]	; (7e0c <D_Nv_Read_Impl+0x6c>)
    7de6:	47a0      	blx	r4
  assert((offset + numberOfBytes) <= D_NV_SECTOR_SIZE);
    7de8:	4b0a      	ldr	r3, [pc, #40]	; (7e14 <D_Nv_Read_Impl+0x74>)
    7dea:	4a06      	ldr	r2, [pc, #24]	; (7e04 <D_Nv_Read_Impl+0x64>)
    7dec:	2174      	movs	r1, #116	; 0x74
    7dee:	4806      	ldr	r0, [pc, #24]	; (7e08 <D_Nv_Read_Impl+0x68>)
    7df0:	4c06      	ldr	r4, [pc, #24]	; (7e0c <D_Nv_Read_Impl+0x6c>)
    7df2:	47a0      	blx	r4
    7df4:	00000400 	.word	0x00000400
    7df8:	00004400 	.word	0x00004400
    7dfc:	00016827 	.word	0x00016827
    7e00:	00018498 	.word	0x00018498
    7e04:	00018594 	.word	0x00018594
    7e08:	00018454 	.word	0x00018454
    7e0c:	00016765 	.word	0x00016765
    7e10:	000184b4 	.word	0x000184b4
    7e14:	000184e8 	.word	0x000184e8

00007e18 <D_Nv_Write_Impl>:
{
    7e18:	b5f0      	push	{r4, r5, r6, r7, lr}
    7e1a:	46de      	mov	lr, fp
    7e1c:	4657      	mov	r7, sl
    7e1e:	464e      	mov	r6, r9
    7e20:	4645      	mov	r5, r8
    7e22:	b5e0      	push	{r5, r6, r7, lr}
    7e24:	b093      	sub	sp, #76	; 0x4c
    7e26:	9201      	str	r2, [sp, #4]
    7e28:	469a      	mov	sl, r3
  uint32_t  address = D_NV_MEMORY_START + (uint32_t)(sector - D_NV_FIRST_SECTOR) * D_NV_SECTOR_SIZE + offset;
    7e2a:	4c46      	ldr	r4, [pc, #280]	; (7f44 <D_Nv_Write_Impl+0x12c>)
    7e2c:	190c      	adds	r4, r1, r4
    7e2e:	0340      	lsls	r0, r0, #13
    7e30:	1825      	adds	r5, r4, r0
  assert(numberOfBytes);
    7e32:	2b00      	cmp	r3, #0
    7e34:	d047      	beq.n	7ec6 <D_Nv_Write_Impl+0xae>
  assert(address <= D_NV_MEMORY_END);
    7e36:	4b44      	ldr	r3, [pc, #272]	; (7f48 <D_Nv_Write_Impl+0x130>)
    7e38:	1e5a      	subs	r2, r3, #1
    7e3a:	4295      	cmp	r5, r2
    7e3c:	d849      	bhi.n	7ed2 <D_Nv_Write_Impl+0xba>
  assert((address + numberOfBytes) <= (D_NV_MEMORY_END + 1U));
    7e3e:	4652      	mov	r2, sl
    7e40:	1952      	adds	r2, r2, r5
    7e42:	4293      	cmp	r3, r2
    7e44:	d34b      	bcc.n	7ede <D_Nv_Write_Impl+0xc6>
  assert((offset + numberOfBytes) <= D_NV_SECTOR_SIZE);
    7e46:	46d3      	mov	fp, sl
    7e48:	4451      	add	r1, sl
    7e4a:	2380      	movs	r3, #128	; 0x80
    7e4c:	019b      	lsls	r3, r3, #6
    7e4e:	4299      	cmp	r1, r3
    7e50:	d84b      	bhi.n	7eea <D_Nv_Write_Impl+0xd2>
  if (s_pfSystemCheckCallback != NULL)
    7e52:	4b3e      	ldr	r3, [pc, #248]	; (7f4c <D_Nv_Write_Impl+0x134>)
    7e54:	681b      	ldr	r3, [r3, #0]
    7e56:	2b00      	cmp	r3, #0
    7e58:	d000      	beq.n	7e5c <D_Nv_Write_Impl+0x44>
    s_pfSystemCheckCallback();
    7e5a:	4798      	blx	r3
  pageOffset = address % NVMCTRL_PAGE_SIZE;
    7e5c:	273f      	movs	r7, #63	; 0x3f
    7e5e:	402f      	ands	r7, r5
  pageStart = address - pageOffset;
    7e60:	1bec      	subs	r4, r5, r7
  numberOfPageBytes = MIN((NVMCTRL_PAGE_SIZE - pageOffset), numberOfBytes);
    7e62:	2640      	movs	r6, #64	; 0x40
    7e64:	1bf6      	subs	r6, r6, r7
    7e66:	455e      	cmp	r6, fp
    7e68:	dd00      	ble.n	7e6c <D_Nv_Write_Impl+0x54>
    7e6a:	4656      	mov	r6, sl
    7e6c:	b2b3      	uxth	r3, r6
    7e6e:	469b      	mov	fp, r3
  memset (page_buf, 0xFF, NVMCTRL_PAGE_SIZE);
    7e70:	2240      	movs	r2, #64	; 0x40
    7e72:	21ff      	movs	r1, #255	; 0xff
    7e74:	a802      	add	r0, sp, #8
    7e76:	4b36      	ldr	r3, [pc, #216]	; (7f50 <D_Nv_Write_Impl+0x138>)
    7e78:	4798      	blx	r3
  memcpy (&page_buf[pageOffset], pBuffer, numberOfPageBytes);
    7e7a:	003b      	movs	r3, r7
    7e7c:	aa02      	add	r2, sp, #8
    7e7e:	4694      	mov	ip, r2
    7e80:	4463      	add	r3, ip
    7e82:	9300      	str	r3, [sp, #0]
    7e84:	0436      	lsls	r6, r6, #16
    7e86:	0c37      	lsrs	r7, r6, #16
    7e88:	003a      	movs	r2, r7
    7e8a:	9901      	ldr	r1, [sp, #4]
    7e8c:	0018      	movs	r0, r3
    7e8e:	4b31      	ldr	r3, [pc, #196]	; (7f54 <D_Nv_Write_Impl+0x13c>)
    7e90:	4798      	blx	r3
	cpu_irq_enter_critical();
    7e92:	4b31      	ldr	r3, [pc, #196]	; (7f58 <D_Nv_Write_Impl+0x140>)
    7e94:	4798      	blx	r3
    error_code = nvm_write_buffer(pageStart, page_buf, NVMCTRL_PAGE_SIZE);
    7e96:	4e31      	ldr	r6, [pc, #196]	; (7f5c <D_Nv_Write_Impl+0x144>)
    7e98:	2240      	movs	r2, #64	; 0x40
    7e9a:	a902      	add	r1, sp, #8
    7e9c:	0020      	movs	r0, r4
    7e9e:	47b0      	blx	r6
  } while (error_code == STATUS_BUSY);
    7ea0:	2805      	cmp	r0, #5
    7ea2:	d0f9      	beq.n	7e98 <D_Nv_Write_Impl+0x80>
	cpu_irq_leave_critical();
    7ea4:	4b2e      	ldr	r3, [pc, #184]	; (7f60 <D_Nv_Write_Impl+0x148>)
    7ea6:	4798      	blx	r3
  numberOfBytes -= numberOfPageBytes;
    7ea8:	4653      	mov	r3, sl
    7eaa:	465a      	mov	r2, fp
    7eac:	1a9e      	subs	r6, r3, r2
    7eae:	b2b6      	uxth	r6, r6
  address += numberOfPageBytes;
    7eb0:	19ec      	adds	r4, r5, r7
  pBuffer += numberOfPageBytes;
    7eb2:	9b01      	ldr	r3, [sp, #4]
    7eb4:	4699      	mov	r9, r3
    7eb6:	44b9      	add	r9, r7
  while (0U < numberOfBytes)
    7eb8:	2e00      	cmp	r6, #0
    7eba:	d03b      	beq.n	7f34 <D_Nv_Write_Impl+0x11c>
    memset (page_buf, 0xFF, NVMCTRL_PAGE_SIZE);
    7ebc:	4b24      	ldr	r3, [pc, #144]	; (7f50 <D_Nv_Write_Impl+0x138>)
    7ebe:	469b      	mov	fp, r3
    memcpy (&page_buf[pageOffset], pBuffer, numberOfPageBytes);
    7ec0:	4b24      	ldr	r3, [pc, #144]	; (7f54 <D_Nv_Write_Impl+0x13c>)
    7ec2:	4698      	mov	r8, r3
    7ec4:	e031      	b.n	7f2a <D_Nv_Write_Impl+0x112>
  assert(numberOfBytes);
    7ec6:	4b27      	ldr	r3, [pc, #156]	; (7f64 <D_Nv_Write_Impl+0x14c>)
    7ec8:	4a27      	ldr	r2, [pc, #156]	; (7f68 <D_Nv_Write_Impl+0x150>)
    7eca:	218a      	movs	r1, #138	; 0x8a
    7ecc:	4827      	ldr	r0, [pc, #156]	; (7f6c <D_Nv_Write_Impl+0x154>)
    7ece:	4c28      	ldr	r4, [pc, #160]	; (7f70 <D_Nv_Write_Impl+0x158>)
    7ed0:	47a0      	blx	r4
  assert(address <= D_NV_MEMORY_END);
    7ed2:	4b28      	ldr	r3, [pc, #160]	; (7f74 <D_Nv_Write_Impl+0x15c>)
    7ed4:	4a24      	ldr	r2, [pc, #144]	; (7f68 <D_Nv_Write_Impl+0x150>)
    7ed6:	218b      	movs	r1, #139	; 0x8b
    7ed8:	4824      	ldr	r0, [pc, #144]	; (7f6c <D_Nv_Write_Impl+0x154>)
    7eda:	4c25      	ldr	r4, [pc, #148]	; (7f70 <D_Nv_Write_Impl+0x158>)
    7edc:	47a0      	blx	r4
  assert((address + numberOfBytes) <= (D_NV_MEMORY_END + 1U));
    7ede:	4b26      	ldr	r3, [pc, #152]	; (7f78 <D_Nv_Write_Impl+0x160>)
    7ee0:	4a21      	ldr	r2, [pc, #132]	; (7f68 <D_Nv_Write_Impl+0x150>)
    7ee2:	218c      	movs	r1, #140	; 0x8c
    7ee4:	4821      	ldr	r0, [pc, #132]	; (7f6c <D_Nv_Write_Impl+0x154>)
    7ee6:	4c22      	ldr	r4, [pc, #136]	; (7f70 <D_Nv_Write_Impl+0x158>)
    7ee8:	47a0      	blx	r4
  assert((offset + numberOfBytes) <= D_NV_SECTOR_SIZE);
    7eea:	4b24      	ldr	r3, [pc, #144]	; (7f7c <D_Nv_Write_Impl+0x164>)
    7eec:	4a1e      	ldr	r2, [pc, #120]	; (7f68 <D_Nv_Write_Impl+0x150>)
    7eee:	218d      	movs	r1, #141	; 0x8d
    7ef0:	481e      	ldr	r0, [pc, #120]	; (7f6c <D_Nv_Write_Impl+0x154>)
    7ef2:	4c1f      	ldr	r4, [pc, #124]	; (7f70 <D_Nv_Write_Impl+0x158>)
    7ef4:	47a0      	blx	r4
    numberOfPageBytes = MIN(NVMCTRL_PAGE_SIZE, numberOfBytes);
    7ef6:	b29f      	uxth	r7, r3
    memset (page_buf, 0xFF, NVMCTRL_PAGE_SIZE);
    7ef8:	2240      	movs	r2, #64	; 0x40
    7efa:	21ff      	movs	r1, #255	; 0xff
    7efc:	a802      	add	r0, sp, #8
    7efe:	47d8      	blx	fp
    memcpy (&page_buf[pageOffset], pBuffer, numberOfPageBytes);
    7f00:	003a      	movs	r2, r7
    7f02:	4649      	mov	r1, r9
    7f04:	9800      	ldr	r0, [sp, #0]
    7f06:	47c0      	blx	r8
	cpu_irq_enter_critical();
    7f08:	4b13      	ldr	r3, [pc, #76]	; (7f58 <D_Nv_Write_Impl+0x140>)
    7f0a:	4798      	blx	r3
      error_code = nvm_write_buffer(address, page_buf, NVMCTRL_PAGE_SIZE);
    7f0c:	4d13      	ldr	r5, [pc, #76]	; (7f5c <D_Nv_Write_Impl+0x144>)
    7f0e:	2240      	movs	r2, #64	; 0x40
    7f10:	a902      	add	r1, sp, #8
    7f12:	0020      	movs	r0, r4
    7f14:	47a8      	blx	r5
    } while (error_code == STATUS_BUSY);
    7f16:	2805      	cmp	r0, #5
    7f18:	d0f9      	beq.n	7f0e <D_Nv_Write_Impl+0xf6>
	cpu_irq_leave_critical();
    7f1a:	4b11      	ldr	r3, [pc, #68]	; (7f60 <D_Nv_Write_Impl+0x148>)
    7f1c:	4798      	blx	r3
    numberOfBytes -= numberOfPageBytes;
    7f1e:	1bf6      	subs	r6, r6, r7
    7f20:	b2b6      	uxth	r6, r6
    address += numberOfPageBytes;
    7f22:	19e4      	adds	r4, r4, r7
    pBuffer += numberOfPageBytes;
    7f24:	44b9      	add	r9, r7
  while (0U < numberOfBytes)
    7f26:	2e00      	cmp	r6, #0
    7f28:	d004      	beq.n	7f34 <D_Nv_Write_Impl+0x11c>
    numberOfPageBytes = MIN(NVMCTRL_PAGE_SIZE, numberOfBytes);
    7f2a:	1c33      	adds	r3, r6, #0
    7f2c:	2e40      	cmp	r6, #64	; 0x40
    7f2e:	d9e2      	bls.n	7ef6 <D_Nv_Write_Impl+0xde>
    7f30:	2340      	movs	r3, #64	; 0x40
    7f32:	e7e0      	b.n	7ef6 <D_Nv_Write_Impl+0xde>
}
    7f34:	b013      	add	sp, #76	; 0x4c
    7f36:	bc3c      	pop	{r2, r3, r4, r5}
    7f38:	4690      	mov	r8, r2
    7f3a:	4699      	mov	r9, r3
    7f3c:	46a2      	mov	sl, r4
    7f3e:	46ab      	mov	fp, r5
    7f40:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7f42:	46c0      	nop			; (mov r8, r8)
    7f44:	00000400 	.word	0x00000400
    7f48:	00004400 	.word	0x00004400
    7f4c:	20000108 	.word	0x20000108
    7f50:	00016839 	.word	0x00016839
    7f54:	00016827 	.word	0x00016827
    7f58:	00004569 	.word	0x00004569
    7f5c:	00004b41 	.word	0x00004b41
    7f60:	000045a9 	.word	0x000045a9
    7f64:	00018444 	.word	0x00018444
    7f68:	000185a4 	.word	0x000185a4
    7f6c:	00018454 	.word	0x00018454
    7f70:	00016765 	.word	0x00016765
    7f74:	00018498 	.word	0x00018498
    7f78:	000184b4 	.word	0x000184b4
    7f7c:	000184e8 	.word	0x000184e8

00007f80 <D_Nv_EraseSector_Impl>:
{
    7f80:	b570      	push	{r4, r5, r6, lr}
  uint32_t address = D_NV_MEMORY_START + (uint32_t)(sector - D_NV_FIRST_SECTOR) * D_NV_SECTOR_SIZE;
    7f82:	0344      	lsls	r4, r0, #13
    7f84:	480c      	ldr	r0, [pc, #48]	; (7fb8 <D_Nv_EraseSector_Impl+0x38>)
    7f86:	1824      	adds	r4, r4, r0
  address &= ~(NVMCTRL_ROW_SIZE - 1);
    7f88:	23ff      	movs	r3, #255	; 0xff
    7f8a:	439c      	bics	r4, r3
  assert(address <= D_NV_MEMORY_END);
    7f8c:	4b0b      	ldr	r3, [pc, #44]	; (7fbc <D_Nv_EraseSector_Impl+0x3c>)
    7f8e:	3b01      	subs	r3, #1
    7f90:	2280      	movs	r2, #128	; 0x80
    7f92:	0192      	lsls	r2, r2, #6
    7f94:	18a6      	adds	r6, r4, r2
    7f96:	429c      	cmp	r4, r3
    7f98:	d807      	bhi.n	7faa <D_Nv_EraseSector_Impl+0x2a>
    nvm_erase_row (address);
    7f9a:	4d09      	ldr	r5, [pc, #36]	; (7fc0 <D_Nv_EraseSector_Impl+0x40>)
    7f9c:	0020      	movs	r0, r4
    7f9e:	47a8      	blx	r5
    address += NVMCTRL_ROW_SIZE;
    7fa0:	3401      	adds	r4, #1
    7fa2:	34ff      	adds	r4, #255	; 0xff
  for (uint8_t i = 0U; i < (D_NV_SECTOR_SIZE / NVMCTRL_ROW_SIZE); i++)
    7fa4:	42b4      	cmp	r4, r6
    7fa6:	d1f9      	bne.n	7f9c <D_Nv_EraseSector_Impl+0x1c>
}
    7fa8:	bd70      	pop	{r4, r5, r6, pc}
  assert(address <= D_NV_MEMORY_END);
    7faa:	4b06      	ldr	r3, [pc, #24]	; (7fc4 <D_Nv_EraseSector_Impl+0x44>)
    7fac:	4a06      	ldr	r2, [pc, #24]	; (7fc8 <D_Nv_EraseSector_Impl+0x48>)
    7fae:	21c2      	movs	r1, #194	; 0xc2
    7fb0:	4806      	ldr	r0, [pc, #24]	; (7fcc <D_Nv_EraseSector_Impl+0x4c>)
    7fb2:	4c07      	ldr	r4, [pc, #28]	; (7fd0 <D_Nv_EraseSector_Impl+0x50>)
    7fb4:	47a0      	blx	r4
    7fb6:	46c0      	nop			; (mov r8, r8)
    7fb8:	00000400 	.word	0x00000400
    7fbc:	00004400 	.word	0x00004400
    7fc0:	00004c19 	.word	0x00004c19
    7fc4:	00018498 	.word	0x00018498
    7fc8:	000185b4 	.word	0x000185b4
    7fcc:	00018454 	.word	0x00018454
    7fd0:	00016765 	.word	0x00016765

00007fd4 <D_Nv_IsEmpty_Impl>:
    \param numberOfBytes The number of bytes to check
    \returns true if the range is empty, FALSE otherwise.
    \note Sector crossing is not permitted
*/
bool D_Nv_IsEmpty(uint8_t sector, uint16_t offset, D_Nv_Size_t numberOfBytes)
{
    7fd4:	b510      	push	{r4, lr}
    7fd6:	0013      	movs	r3, r2
  return CompareData(sector, offset, NULL, numberOfBytes);
    7fd8:	2200      	movs	r2, #0
    7fda:	4c01      	ldr	r4, [pc, #4]	; (7fe0 <D_Nv_IsEmpty_Impl+0xc>)
    7fdc:	47a0      	blx	r4
}
    7fde:	bd10      	pop	{r4, pc}
    7fe0:	00007c75 	.word	0x00007c75

00007fe4 <D_Nv_IsEqual_Impl>:
    \param[in] pBuffer The start address of the buffer that contains the data to compare with
    \param numberOfBytes The number of bytes to compare
    \note offset+numberOfBytes must be <= D_NV_SECTOR_SIZE (meaning sector crossing is not permitted)
*/
bool D_Nv_IsEqual(uint8_t sector, uint16_t offset, uint8_t *pBuffer, D_Nv_Size_t numberOfBytes)
{
    7fe4:	b510      	push	{r4, lr}
  return CompareData(sector, offset, pBuffer, numberOfBytes);
    7fe6:	4c01      	ldr	r4, [pc, #4]	; (7fec <D_Nv_IsEqual_Impl+0x8>)
    7fe8:	47a0      	blx	r4
}
    7fea:	bd10      	pop	{r4, pc}
    7fec:	00007c75 	.word	0x00007c75

00007ff0 <PowerSupplyTooLow>:
/** Check the power supply.
    \returns TRUE if the power supply is too low, FALSE when the the power
             supply is OK or when there is no callback installed.
*/
static bool PowerSupplyTooLow()
{
    7ff0:	b510      	push	{r4, lr}
    bool result = false;
    if ( s_powerSupplyCheckingFunction != NULL )
    7ff2:	4b05      	ldr	r3, [pc, #20]	; (8008 <PowerSupplyTooLow+0x18>)
    7ff4:	681b      	ldr	r3, [r3, #0]
    7ff6:	2b00      	cmp	r3, #0
    7ff8:	d004      	beq.n	8004 <PowerSupplyTooLow+0x14>
    {
        if ( !s_powerSupplyCheckingFunction() )
    7ffa:	4798      	blx	r3
    7ffc:	2301      	movs	r3, #1
    7ffe:	4058      	eors	r0, r3
    8000:	b2c0      	uxtb	r0, r0
        {
            result = true;
        }
    }
    return result;
}
    8002:	bd10      	pop	{r4, pc}
    bool result = false;
    8004:	2000      	movs	r0, #0
    8006:	e7fc      	b.n	8002 <PowerSupplyTooLow+0x12>
    8008:	2000027c 	.word	0x2000027c

0000800c <UpdateSectorHead>:
*/

static void UpdateSectorHead(uint16_t increment, ItemAlignment_t itemAlignment )
{
    // Adjust the sector head according to the increment and alignment given
    switch(itemAlignment)
    800c:	2901      	cmp	r1, #1
    800e:	d009      	beq.n	8024 <UpdateSectorHead+0x18>
    8010:	2900      	cmp	r1, #0
    8012:	d002      	beq.n	801a <UpdateSectorHead+0xe>
    8014:	2902      	cmp	r1, #2
    8016:	d00d      	beq.n	8034 <UpdateSectorHead+0x28>
           s_sectorHead = (s_sectorHead + increment + 0x003Fu) & 0xFFC0u;
           break;
        default:
           break;
    }
}
    8018:	4770      	bx	lr
           s_sectorHead = (s_sectorHead + increment);
    801a:	4b0a      	ldr	r3, [pc, #40]	; (8044 <UpdateSectorHead+0x38>)
    801c:	881a      	ldrh	r2, [r3, #0]
    801e:	1880      	adds	r0, r0, r2
    8020:	8018      	strh	r0, [r3, #0]
           break;
    8022:	e7f9      	b.n	8018 <UpdateSectorHead+0xc>
           s_sectorHead = (s_sectorHead + increment + 0x000Fu) & 0xFFF0u;
    8024:	4a07      	ldr	r2, [pc, #28]	; (8044 <UpdateSectorHead+0x38>)
    8026:	8813      	ldrh	r3, [r2, #0]
    8028:	330f      	adds	r3, #15
    802a:	18c0      	adds	r0, r0, r3
    802c:	230f      	movs	r3, #15
    802e:	4398      	bics	r0, r3
    8030:	8010      	strh	r0, [r2, #0]
           break;
    8032:	e7f1      	b.n	8018 <UpdateSectorHead+0xc>
           s_sectorHead = (s_sectorHead + increment + 0x003Fu) & 0xFFC0u;
    8034:	4a03      	ldr	r2, [pc, #12]	; (8044 <UpdateSectorHead+0x38>)
    8036:	8813      	ldrh	r3, [r2, #0]
    8038:	333f      	adds	r3, #63	; 0x3f
    803a:	18c0      	adds	r0, r0, r3
    803c:	233f      	movs	r3, #63	; 0x3f
    803e:	4398      	bics	r0, r3
    8040:	8010      	strh	r0, [r2, #0]
}
    8042:	e7e9      	b.n	8018 <UpdateSectorHead+0xc>
    8044:	20000282 	.word	0x20000282

00008048 <ComputeCrc>:
    // item not found
    return 0x0000u;
}

static uint16_t ComputeCrc(uint8_t* pData, uint16_t length, uint16_t crc)
{
    8048:	b530      	push	{r4, r5, lr}
    for ( /* empty */ ; length != 0u; length-- )
    804a:	2900      	cmp	r1, #0
    804c:	d019      	beq.n	8082 <ComputeCrc+0x3a>
    {
        uint8_t x;
        uint8_t data;

        if (pData == NULL)
            data = 0xFF;
    804e:	24ff      	movs	r4, #255	; 0xff
    8050:	e013      	b.n	807a <ComputeCrc+0x32>
    8052:	0023      	movs	r3, r4
        else
            data = *pData;

        x = (uint8_t) ((crc >> 8) ^ data);
    8054:	0a15      	lsrs	r5, r2, #8
    8056:	406b      	eors	r3, r5
        x = x ^ (x >> 4);
    8058:	091d      	lsrs	r5, r3, #4
    805a:	406b      	eors	r3, r5
        crc = (crc << 8) ^ ((uint16_t) x << 12) ^ ((uint16_t) x << 5) ^ (uint16_t) x;
    805c:	0212      	lsls	r2, r2, #8
    805e:	405a      	eors	r2, r3
    8060:	031d      	lsls	r5, r3, #12
    8062:	406a      	eors	r2, r5
    8064:	015b      	lsls	r3, r3, #5
    8066:	405a      	eors	r2, r3
    8068:	b292      	uxth	r2, r2

        if ( pData != NULL )
          pData++;
    806a:	0003      	movs	r3, r0
    806c:	1e5d      	subs	r5, r3, #1
    806e:	41ab      	sbcs	r3, r5
    8070:	18c0      	adds	r0, r0, r3
    for ( /* empty */ ; length != 0u; length-- )
    8072:	3901      	subs	r1, #1
    8074:	b289      	uxth	r1, r1
    8076:	2900      	cmp	r1, #0
    8078:	d003      	beq.n	8082 <ComputeCrc+0x3a>
        if (pData == NULL)
    807a:	2800      	cmp	r0, #0
    807c:	d0e9      	beq.n	8052 <ComputeCrc+0xa>
            data = *pData;
    807e:	7803      	ldrb	r3, [r0, #0]
    8080:	e7e8      	b.n	8054 <ComputeCrc+0xc>
    }

    return crc;
}
    8082:	0010      	movs	r0, r2
    8084:	bd30      	pop	{r4, r5, pc}
    8086:	Address 0x00008086 is out of bounds.


00008088 <GatherData>:
       be copied to the flash memory \ref s_sectorHead in sector \ref s_sector.

*/

static bool GatherData(uint8_t sourceSector, uint16_t lastBlockPointer, uint16_t offset, uint16_t length, void* pData)
{
    8088:	b5f0      	push	{r4, r5, r6, r7, lr}
    808a:	46de      	mov	lr, fp
    808c:	4657      	mov	r7, sl
    808e:	b580      	push	{r7, lr}
    8090:	b089      	sub	sp, #36	; 0x24
    8092:	9001      	str	r0, [sp, #4]
    8094:	9102      	str	r1, [sp, #8]
    8096:	4693      	mov	fp, r2
    uint16_t blockStart;
    uint16_t blockEnd;
    uint16_t count;

    // prepare the correct pointer
    if ( pData != NULL )
    8098:	9a10      	ldr	r2, [sp, #64]	; 0x40
    809a:	2a00      	cmp	r2, #0
    809c:	d00d      	beq.n	80ba <GatherData+0x32>
    {
        pDestination = (uint8_t*) pData + length;
    809e:	4692      	mov	sl, r2
    80a0:	449a      	add	sl, r3

    // [readStart, readEnd> is the range of data that can be read during the current
    // pass over the blocks (the range includes readStart, but not readEnd).
    // it is initialized with the requested range
    uint16_t readStart = offset;
    uint16_t readEnd = offset + length;
    80a2:	445b      	add	r3, fp
    80a4:	b29d      	uxth	r5, r3

    // continue until we have all the data that was requested
    while ( readStart != readEnd )
    80a6:	465e      	mov	r6, fp
    80a8:	9c02      	ldr	r4, [sp, #8]
            sourcePointer -= count;
            pDestination -= count;
            D_Nv_Read(sourceSector, sourcePointer, (uint8_t*)pDestination, count);
        }
    }
    return true;
    80aa:	2001      	movs	r0, #1
    while ( readStart != readEnd )
    80ac:	45ab      	cmp	fp, r5
    80ae:	d03e      	beq.n	812e <GatherData+0xa6>
            D_Nv_Read(sourceSector, currentBlockPointer, (uint8_t*) &blockHeader, BLOCK_HEADER_SIZE);
    80b0:	4f22      	ldr	r7, [pc, #136]	; (813c <GatherData+0xb4>)
            if ( currentBlockPointer == 0x0000u )
    80b2:	2c00      	cmp	r4, #0
    80b4:	d108      	bne.n	80c8 <GatherData+0x40>
                return false;
    80b6:	2000      	movs	r0, #0
    80b8:	e039      	b.n	812e <GatherData+0xa6>
    uint8_t* pDestination = NULL;
    80ba:	2200      	movs	r2, #0
    80bc:	4692      	mov	sl, r2
    80be:	e7f0      	b.n	80a2 <GatherData+0x1a>
            currentBlockPointer = blockHeader.previousBlock;
    80c0:	ab04      	add	r3, sp, #16
    80c2:	895c      	ldrh	r4, [r3, #10]
            if ( currentBlockPointer == 0x0000u )
    80c4:	2c00      	cmp	r4, #0
    80c6:	d031      	beq.n	812c <GatherData+0xa4>
            D_Nv_Read(sourceSector, currentBlockPointer, (uint8_t*) &blockHeader, BLOCK_HEADER_SIZE);
    80c8:	2310      	movs	r3, #16
    80ca:	aa04      	add	r2, sp, #16
    80cc:	0021      	movs	r1, r4
    80ce:	9801      	ldr	r0, [sp, #4]
    80d0:	47b8      	blx	r7
            blockStart = blockHeader.blockOffset;
    80d2:	ab04      	add	r3, sp, #16
    80d4:	889a      	ldrh	r2, [r3, #4]
            if ( (readEnd <= blockStart) || (readStart >= blockEnd) )
    80d6:	42aa      	cmp	r2, r5
    80d8:	d2f2      	bcs.n	80c0 <GatherData+0x38>
            blockEnd = blockHeader.blockOffset + blockHeader.blockLength;
    80da:	88db      	ldrh	r3, [r3, #6]
    80dc:	18d3      	adds	r3, r2, r3
    80de:	b29b      	uxth	r3, r3
            if ( (readEnd <= blockStart) || (readStart >= blockEnd) )
    80e0:	42b3      	cmp	r3, r6
    80e2:	d9ed      	bls.n	80c0 <GatherData+0x38>
            else if ( readEnd > blockEnd )
    80e4:	42ab      	cmp	r3, r5
    80e6:	d201      	bcs.n	80ec <GatherData+0x64>
                readStart = blockEnd;
    80e8:	001e      	movs	r6, r3
    80ea:	e7e9      	b.n	80c0 <GatherData+0x38>
        uint16_t sourcePointer = (currentBlockPointer + BLOCK_HEADER_SIZE) + (readEnd - blockStart);
    80ec:	1aa9      	subs	r1, r5, r2
    80ee:	b289      	uxth	r1, r1
        if ( readStart < blockStart )
    80f0:	42b2      	cmp	r2, r6
    80f2:	d915      	bls.n	8120 <GatherData+0x98>
            currentBlockPointer = blockHeader.previousBlock;
    80f4:	ab04      	add	r3, sp, #16
    80f6:	895b      	ldrh	r3, [r3, #10]
    80f8:	9303      	str	r3, [sp, #12]
            count = readEnd - blockStart;
    80fa:	000b      	movs	r3, r1
        readEnd -= count;
    80fc:	1aed      	subs	r5, r5, r3
    80fe:	b2ad      	uxth	r5, r5
        if ( pDestination != NULL)
    8100:	4652      	mov	r2, sl
    8102:	2a00      	cmp	r2, #0
    8104:	d008      	beq.n	8118 <GatherData+0x90>
        uint16_t sourcePointer = (currentBlockPointer + BLOCK_HEADER_SIZE) + (readEnd - blockStart);
    8106:	3410      	adds	r4, #16
    8108:	1909      	adds	r1, r1, r4
            pDestination -= count;
    810a:	1ad2      	subs	r2, r2, r3
    810c:	4692      	mov	sl, r2
            sourcePointer -= count;
    810e:	1ac9      	subs	r1, r1, r3
            D_Nv_Read(sourceSector, sourcePointer, (uint8_t*)pDestination, count);
    8110:	b289      	uxth	r1, r1
    8112:	9801      	ldr	r0, [sp, #4]
    8114:	4c09      	ldr	r4, [pc, #36]	; (813c <GatherData+0xb4>)
    8116:	47a0      	blx	r4
    while ( readStart != readEnd )
    8118:	42ae      	cmp	r6, r5
    811a:	d00d      	beq.n	8138 <GatherData+0xb0>
    811c:	9c03      	ldr	r4, [sp, #12]
    811e:	e7c8      	b.n	80b2 <GatherData+0x2a>
            count = readEnd - readStart;
    8120:	1bab      	subs	r3, r5, r6
    8122:	b29b      	uxth	r3, r3
            readStart = offset;
    8124:	465e      	mov	r6, fp
            currentBlockPointer = lastBlockPointer;
    8126:	9a02      	ldr	r2, [sp, #8]
    8128:	9203      	str	r2, [sp, #12]
    812a:	e7e7      	b.n	80fc <GatherData+0x74>
                return false;
    812c:	2000      	movs	r0, #0
}
    812e:	b009      	add	sp, #36	; 0x24
    8130:	bc0c      	pop	{r2, r3}
    8132:	4692      	mov	sl, r2
    8134:	469b      	mov	fp, r3
    8136:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return true;
    8138:	2001      	movs	r0, #1
    813a:	e7f8      	b.n	812e <GatherData+0xa6>
    813c:	00007da1 	.word	0x00007da1

00008140 <ComputeDataCrc>:
{
    8140:	b5f0      	push	{r4, r5, r6, r7, lr}
    8142:	46de      	mov	lr, fp
    8144:	4647      	mov	r7, r8
    8146:	b580      	push	{r7, lr}
    8148:	b087      	sub	sp, #28
    814a:	9004      	str	r0, [sp, #16]
    814c:	9105      	str	r1, [sp, #20]
    length = pBlockHeader->blockLength;
    814e:	7995      	ldrb	r5, [r2, #6]
    8150:	79d3      	ldrb	r3, [r2, #7]
    8152:	021b      	lsls	r3, r3, #8
    8154:	431d      	orrs	r5, r3
    offset = pBlockHeader->blockOffset;
    8156:	7917      	ldrb	r7, [r2, #4]
    8158:	7953      	ldrb	r3, [r2, #5]
    815a:	021b      	lsls	r3, r3, #8
    815c:	431f      	orrs	r7, r3
    for(int8_t i= (length/sizeof(dataBlock)); i>=0; i--)
    815e:	0a2c      	lsrs	r4, r5, #8
    8160:	b264      	sxtb	r4, r4
    8162:	2c00      	cmp	r4, #0
    8164:	db2f      	blt.n	81c6 <ComputeDataCrc+0x86>
    8166:	4b1c      	ldr	r3, [pc, #112]	; (81d8 <ComputeDataCrc+0x98>)
    8168:	9303      	str	r3, [sp, #12]
            crc = ComputeCrc(((uint8_t*) &dataBlock), dataLength, crc);
    816a:	4b1c      	ldr	r3, [pc, #112]	; (81dc <ComputeDataCrc+0x9c>)
    816c:	4698      	mov	r8, r3
    816e:	e011      	b.n	8194 <ComputeDataCrc+0x54>
        if (dataLength == 0)
    8170:	2d00      	cmp	r5, #0
    8172:	d02a      	beq.n	81ca <ComputeDataCrc+0x8a>
        if (GatherData(sourceSector, blockPointer, offset, dataLength, dataBlock))
    8174:	4b1a      	ldr	r3, [pc, #104]	; (81e0 <ComputeDataCrc+0xa0>)
    8176:	9300      	str	r3, [sp, #0]
    8178:	002b      	movs	r3, r5
    817a:	003a      	movs	r2, r7
    817c:	9905      	ldr	r1, [sp, #20]
    817e:	9804      	ldr	r0, [sp, #16]
    8180:	4e18      	ldr	r6, [pc, #96]	; (81e4 <ComputeDataCrc+0xa4>)
    8182:	47b0      	blx	r6
    8184:	2800      	cmp	r0, #0
    8186:	d020      	beq.n	81ca <ComputeDataCrc+0x8a>
    8188:	0029      	movs	r1, r5
    818a:	e015      	b.n	81b8 <ComputeDataCrc+0x78>
    818c:	3c01      	subs	r4, #1
    818e:	b264      	sxtb	r4, r4
    for(int8_t i= (length/sizeof(dataBlock)); i>=0; i--)
    8190:	1c63      	adds	r3, r4, #1
    8192:	d01a      	beq.n	81ca <ComputeDataCrc+0x8a>
        if (i)
    8194:	2c00      	cmp	r4, #0
    8196:	d0eb      	beq.n	8170 <ComputeDataCrc+0x30>
            length = length - sizeof(dataBlock);
    8198:	3d01      	subs	r5, #1
    819a:	3dff      	subs	r5, #255	; 0xff
    819c:	b2ad      	uxth	r5, r5
        if (GatherData(sourceSector, blockPointer, offset, dataLength, dataBlock))
    819e:	4b10      	ldr	r3, [pc, #64]	; (81e0 <ComputeDataCrc+0xa0>)
    81a0:	9300      	str	r3, [sp, #0]
    81a2:	2380      	movs	r3, #128	; 0x80
    81a4:	005b      	lsls	r3, r3, #1
    81a6:	003a      	movs	r2, r7
    81a8:	9905      	ldr	r1, [sp, #20]
    81aa:	9804      	ldr	r0, [sp, #16]
    81ac:	4e0d      	ldr	r6, [pc, #52]	; (81e4 <ComputeDataCrc+0xa4>)
    81ae:	47b0      	blx	r6
    81b0:	2800      	cmp	r0, #0
    81b2:	d0eb      	beq.n	818c <ComputeDataCrc+0x4c>
            dataLength = sizeof(dataBlock);
    81b4:	2180      	movs	r1, #128	; 0x80
    81b6:	0049      	lsls	r1, r1, #1
            offset = offset+dataLength;
    81b8:	187f      	adds	r7, r7, r1
    81ba:	b2bf      	uxth	r7, r7
            crc = ComputeCrc(((uint8_t*) &dataBlock), dataLength, crc);
    81bc:	9a03      	ldr	r2, [sp, #12]
    81be:	4808      	ldr	r0, [pc, #32]	; (81e0 <ComputeDataCrc+0xa0>)
    81c0:	47c0      	blx	r8
    81c2:	9003      	str	r0, [sp, #12]
    81c4:	e7e2      	b.n	818c <ComputeDataCrc+0x4c>
    uint16_t crc = 0xFFFFu;
    81c6:	4b04      	ldr	r3, [pc, #16]	; (81d8 <ComputeDataCrc+0x98>)
    81c8:	9303      	str	r3, [sp, #12]
}
    81ca:	9803      	ldr	r0, [sp, #12]
    81cc:	b007      	add	sp, #28
    81ce:	bc0c      	pop	{r2, r3}
    81d0:	4690      	mov	r8, r2
    81d2:	469b      	mov	fp, r3
    81d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    81d6:	46c0      	nop			; (mov r8, r8)
    81d8:	0000ffff 	.word	0x0000ffff
    81dc:	00008049 	.word	0x00008049
    81e0:	2000013c 	.word	0x2000013c
    81e4:	00008089 	.word	0x00008089

000081e8 <FindItemCache>:
{
    81e8:	b570      	push	{r4, r5, r6, lr}
    for ( uint8_t cacheIndex = 0u; cacheIndex < s_itemCount; cacheIndex++ )
    81ea:	4b16      	ldr	r3, [pc, #88]	; (8244 <FindItemCache+0x5c>)
    81ec:	781c      	ldrb	r4, [r3, #0]
    81ee:	2c00      	cmp	r4, #0
    81f0:	d026      	beq.n	8240 <FindItemCache+0x58>
        if ( cache->id == id )
    81f2:	4b15      	ldr	r3, [pc, #84]	; (8248 <FindItemCache+0x60>)
    81f4:	881b      	ldrh	r3, [r3, #0]
    81f6:	4283      	cmp	r3, r0
    81f8:	d016      	beq.n	8228 <FindItemCache+0x40>
    81fa:	2301      	movs	r3, #1
    81fc:	4e12      	ldr	r6, [pc, #72]	; (8248 <FindItemCache+0x60>)
    for ( uint8_t cacheIndex = 0u; cacheIndex < s_itemCount; cacheIndex++ )
    81fe:	b2da      	uxtb	r2, r3
    8200:	4294      	cmp	r4, r2
    8202:	d91b      	bls.n	823c <FindItemCache+0x54>
        Item_t *cache = &s_itemCache[cacheIndex];
    8204:	001d      	movs	r5, r3
        if ( cache->id == id )
    8206:	1c59      	adds	r1, r3, #1
    8208:	009a      	lsls	r2, r3, #2
    820a:	5ab2      	ldrh	r2, [r6, r2]
    820c:	4282      	cmp	r2, r0
    820e:	d001      	beq.n	8214 <FindItemCache+0x2c>
    8210:	000b      	movs	r3, r1
    8212:	e7f4      	b.n	81fe <FindItemCache+0x16>
        Item_t *cache = &s_itemCache[cacheIndex];
    8214:	009b      	lsls	r3, r3, #2
    8216:	480c      	ldr	r0, [pc, #48]	; (8248 <FindItemCache+0x60>)
    8218:	18c0      	adds	r0, r0, r3
            assert(cache->lastBlock != 0x0000);
    821a:	00ad      	lsls	r5, r5, #2
    821c:	4b0a      	ldr	r3, [pc, #40]	; (8248 <FindItemCache+0x60>)
    821e:	195d      	adds	r5, r3, r5
    8220:	886b      	ldrh	r3, [r5, #2]
    8222:	2b00      	cmp	r3, #0
    8224:	d003      	beq.n	822e <FindItemCache+0x46>
}
    8226:	bd70      	pop	{r4, r5, r6, pc}
        Item_t *cache = &s_itemCache[cacheIndex];
    8228:	4807      	ldr	r0, [pc, #28]	; (8248 <FindItemCache+0x60>)
    822a:	2500      	movs	r5, #0
    822c:	e7f5      	b.n	821a <FindItemCache+0x32>
            assert(cache->lastBlock != 0x0000);
    822e:	4b07      	ldr	r3, [pc, #28]	; (824c <FindItemCache+0x64>)
    8230:	4a07      	ldr	r2, [pc, #28]	; (8250 <FindItemCache+0x68>)
    8232:	218c      	movs	r1, #140	; 0x8c
    8234:	31ff      	adds	r1, #255	; 0xff
    8236:	4807      	ldr	r0, [pc, #28]	; (8254 <FindItemCache+0x6c>)
    8238:	4c07      	ldr	r4, [pc, #28]	; (8258 <FindItemCache+0x70>)
    823a:	47a0      	blx	r4
    return NULL;
    823c:	2000      	movs	r0, #0
    823e:	e7f2      	b.n	8226 <FindItemCache+0x3e>
    8240:	2000      	movs	r0, #0
    8242:	e7f0      	b.n	8226 <FindItemCache+0x3e>
    8244:	20000278 	.word	0x20000278
    8248:	20000258 	.word	0x20000258
    824c:	00018648 	.word	0x00018648
    8250:	00018734 	.word	0x00018734
    8254:	00018664 	.word	0x00018664
    8258:	00016765 	.word	0x00016765

0000825c <FindItem>:
{
    825c:	b510      	push	{r4, lr}
    Item_t *cache = FindItemCache(id);
    825e:	4b05      	ldr	r3, [pc, #20]	; (8274 <FindItem+0x18>)
    8260:	4798      	blx	r3
    if (cache)
    8262:	2800      	cmp	r0, #0
    8264:	d004      	beq.n	8270 <FindItem+0x14>
        return cache->lastBlock;
    8266:	7883      	ldrb	r3, [r0, #2]
    8268:	78c0      	ldrb	r0, [r0, #3]
    826a:	0200      	lsls	r0, r0, #8
    826c:	4318      	orrs	r0, r3
}
    826e:	bd10      	pop	{r4, pc}
    return 0x0000u;
    8270:	2000      	movs	r0, #0
    8272:	e7fc      	b.n	826e <FindItem+0x12>
    8274:	000081e9 	.word	0x000081e9

00008278 <CreateItemCache>:
{
    8278:	b510      	push	{r4, lr}
    827a:	0004      	movs	r4, r0
    assert(FindItemCache(id) == NULL);
    827c:	4b0e      	ldr	r3, [pc, #56]	; (82b8 <CreateItemCache+0x40>)
    827e:	4798      	blx	r3
    8280:	2800      	cmp	r0, #0
    8282:	d10b      	bne.n	829c <CreateItemCache+0x24>
    assert(s_itemCount < MAX_ITEM_COUNT);
    8284:	4b0d      	ldr	r3, [pc, #52]	; (82bc <CreateItemCache+0x44>)
    8286:	781b      	ldrb	r3, [r3, #0]
    8288:	2b07      	cmp	r3, #7
    828a:	d80e      	bhi.n	82aa <CreateItemCache+0x32>
    Item_t *cache = &s_itemCache[s_itemCount++];
    828c:	1c59      	adds	r1, r3, #1
    828e:	4a0b      	ldr	r2, [pc, #44]	; (82bc <CreateItemCache+0x44>)
    8290:	7011      	strb	r1, [r2, #0]
    cache->id = id;
    8292:	480b      	ldr	r0, [pc, #44]	; (82c0 <CreateItemCache+0x48>)
    8294:	009b      	lsls	r3, r3, #2
    8296:	521c      	strh	r4, [r3, r0]
    Item_t *cache = &s_itemCache[s_itemCount++];
    8298:	18c0      	adds	r0, r0, r3
}
    829a:	bd10      	pop	{r4, pc}
    assert(FindItemCache(id) == NULL);
    829c:	4b09      	ldr	r3, [pc, #36]	; (82c4 <CreateItemCache+0x4c>)
    829e:	4a0a      	ldr	r2, [pc, #40]	; (82c8 <CreateItemCache+0x50>)
    82a0:	21cc      	movs	r1, #204	; 0xcc
    82a2:	0049      	lsls	r1, r1, #1
    82a4:	4809      	ldr	r0, [pc, #36]	; (82cc <CreateItemCache+0x54>)
    82a6:	4c0a      	ldr	r4, [pc, #40]	; (82d0 <CreateItemCache+0x58>)
    82a8:	47a0      	blx	r4
    assert(s_itemCount < MAX_ITEM_COUNT);
    82aa:	4b0a      	ldr	r3, [pc, #40]	; (82d4 <CreateItemCache+0x5c>)
    82ac:	4a06      	ldr	r2, [pc, #24]	; (82c8 <CreateItemCache+0x50>)
    82ae:	219a      	movs	r1, #154	; 0x9a
    82b0:	31ff      	adds	r1, #255	; 0xff
    82b2:	4806      	ldr	r0, [pc, #24]	; (82cc <CreateItemCache+0x54>)
    82b4:	4c06      	ldr	r4, [pc, #24]	; (82d0 <CreateItemCache+0x58>)
    82b6:	47a0      	blx	r4
    82b8:	000081e9 	.word	0x000081e9
    82bc:	20000278 	.word	0x20000278
    82c0:	20000258 	.word	0x20000258
    82c4:	000185f0 	.word	0x000185f0
    82c8:	00018744 	.word	0x00018744
    82cc:	00018664 	.word	0x00018664
    82d0:	00016765 	.word	0x00016765
    82d4:	0001860c 	.word	0x0001860c

000082d8 <DeleteItemCache>:
{
    82d8:	b510      	push	{r4, lr}
    assert(FindItemCache(id) != NULL);
    82da:	4b0b      	ldr	r3, [pc, #44]	; (8308 <DeleteItemCache+0x30>)
    82dc:	4798      	blx	r3
    82de:	2800      	cmp	r0, #0
    82e0:	d00b      	beq.n	82fa <DeleteItemCache+0x22>
    *cache = s_itemCache[--s_itemCount];
    82e2:	4b0a      	ldr	r3, [pc, #40]	; (830c <DeleteItemCache+0x34>)
    82e4:	7819      	ldrb	r1, [r3, #0]
    82e6:	3901      	subs	r1, #1
    82e8:	b2c9      	uxtb	r1, r1
    82ea:	7019      	strb	r1, [r3, #0]
    82ec:	0089      	lsls	r1, r1, #2
    82ee:	4b08      	ldr	r3, [pc, #32]	; (8310 <DeleteItemCache+0x38>)
    82f0:	1859      	adds	r1, r3, r1
    82f2:	2204      	movs	r2, #4
    82f4:	4b07      	ldr	r3, [pc, #28]	; (8314 <DeleteItemCache+0x3c>)
    82f6:	4798      	blx	r3
}
    82f8:	bd10      	pop	{r4, pc}
    assert(FindItemCache(id) != NULL);
    82fa:	4b07      	ldr	r3, [pc, #28]	; (8318 <DeleteItemCache+0x40>)
    82fc:	4a07      	ldr	r2, [pc, #28]	; (831c <DeleteItemCache+0x44>)
    82fe:	21d3      	movs	r1, #211	; 0xd3
    8300:	0049      	lsls	r1, r1, #1
    8302:	4807      	ldr	r0, [pc, #28]	; (8320 <DeleteItemCache+0x48>)
    8304:	4c07      	ldr	r4, [pc, #28]	; (8324 <DeleteItemCache+0x4c>)
    8306:	47a0      	blx	r4
    8308:	000081e9 	.word	0x000081e9
    830c:	20000278 	.word	0x20000278
    8310:	20000258 	.word	0x20000258
    8314:	00016827 	.word	0x00016827
    8318:	0001862c 	.word	0x0001862c
    831c:	00018754 	.word	0x00018754
    8320:	00018664 	.word	0x00018664
    8324:	00016765 	.word	0x00016765

00008328 <eraseSectorTimerFired>:
{
    8328:	b510      	push	{r4, lr}
    if (!PowerSupplyTooLow())
    832a:	4b05      	ldr	r3, [pc, #20]	; (8340 <eraseSectorTimerFired+0x18>)
    832c:	4798      	blx	r3
    832e:	2800      	cmp	r0, #0
    8330:	d000      	beq.n	8334 <eraseSectorTimerFired+0xc>
}
    8332:	bd10      	pop	{r4, pc}
        D_Nv_EraseSector(s_sectorToErase);
    8334:	4b03      	ldr	r3, [pc, #12]	; (8344 <eraseSectorTimerFired+0x1c>)
    8336:	7818      	ldrb	r0, [r3, #0]
    8338:	4b03      	ldr	r3, [pc, #12]	; (8348 <eraseSectorTimerFired+0x20>)
    833a:	4798      	blx	r3
}
    833c:	e7f9      	b.n	8332 <eraseSectorTimerFired+0xa>
    833e:	46c0      	nop			; (mov r8, r8)
    8340:	00007ff1 	.word	0x00007ff1
    8344:	20000016 	.word	0x20000016
    8348:	00007f81 	.word	0x00007f81

0000834c <EraseSector>:

static bool EraseSector(void)
{
    834c:	b510      	push	{r4, lr}
    // Erase the sector
    D_Nv_EraseSector(s_sector);
    834e:	4c08      	ldr	r4, [pc, #32]	; (8370 <EraseSector+0x24>)
    8350:	7820      	ldrb	r0, [r4, #0]
    8352:	4b08      	ldr	r3, [pc, #32]	; (8374 <EraseSector+0x28>)
    8354:	4798      	blx	r3
    // check if the erase succeeded
    if ( !D_Nv_IsEmpty(s_sector, 0u, SECTOR_SIZE) )
    8356:	7820      	ldrb	r0, [r4, #0]
    8358:	2280      	movs	r2, #128	; 0x80
    835a:	0192      	lsls	r2, r2, #6
    835c:	2100      	movs	r1, #0
    835e:	4b06      	ldr	r3, [pc, #24]	; (8378 <EraseSector+0x2c>)
    8360:	4798      	blx	r3
    8362:	2800      	cmp	r0, #0
    8364:	d003      	beq.n	836e <EraseSector+0x22>
    {
        return false;
    }
    s_sectorHead =  ITEMS_AREA_START_ADDRESS;
    8366:	2280      	movs	r2, #128	; 0x80
    8368:	0052      	lsls	r2, r2, #1
    836a:	4b04      	ldr	r3, [pc, #16]	; (837c <EraseSector+0x30>)
    836c:	801a      	strh	r2, [r3, #0]

    return true;
}
    836e:	bd10      	pop	{r4, pc}
    8370:	20000280 	.word	0x20000280
    8374:	00007f81 	.word	0x00007f81
    8378:	00007fd5 	.word	0x00007fd5
    837c:	20000282 	.word	0x20000282

00008380 <WriteAndCheck>:
{
    8380:	b5f0      	push	{r4, r5, r6, r7, lr}
    8382:	b083      	sub	sp, #12
    8384:	9001      	str	r0, [sp, #4]
    8386:	000d      	movs	r5, r1
    8388:	0016      	movs	r6, r2
    D_Nv_Write(s_sector, offset, pData, length);
    838a:	4f07      	ldr	r7, [pc, #28]	; (83a8 <WriteAndCheck+0x28>)
    838c:	7838      	ldrb	r0, [r7, #0]
    838e:	0013      	movs	r3, r2
    8390:	000a      	movs	r2, r1
    8392:	9901      	ldr	r1, [sp, #4]
    8394:	4c05      	ldr	r4, [pc, #20]	; (83ac <WriteAndCheck+0x2c>)
    8396:	47a0      	blx	r4
    return D_Nv_IsEqual(s_sector, offset, pData, length);
    8398:	7838      	ldrb	r0, [r7, #0]
    839a:	0033      	movs	r3, r6
    839c:	002a      	movs	r2, r5
    839e:	9901      	ldr	r1, [sp, #4]
    83a0:	4c03      	ldr	r4, [pc, #12]	; (83b0 <WriteAndCheck+0x30>)
    83a2:	47a0      	blx	r4
}
    83a4:	b003      	add	sp, #12
    83a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    83a8:	20000280 	.word	0x20000280
    83ac:	00007e19 	.word	0x00007e19
    83b0:	00007fe5 	.word	0x00007fe5

000083b4 <WriteSectorHeader>:

static bool WriteSectorHeader(uint32_t sequenceNumber)
{
    83b4:	b510      	push	{r4, lr}
    83b6:	b086      	sub	sp, #24
    // write sector header
    SectorHeader_t sectorHeader;
    sectorHeader.signature[0] = (uint8_t) 'A';
    83b8:	ac01      	add	r4, sp, #4
    83ba:	2341      	movs	r3, #65	; 0x41
    83bc:	70a3      	strb	r3, [r4, #2]
    sectorHeader.signature[1] = (uint8_t) 'T';
    83be:	3313      	adds	r3, #19
    83c0:	70e3      	strb	r3, [r4, #3]
    sectorHeader.signature[2] = (uint8_t) 'S';
    83c2:	3b01      	subs	r3, #1
    83c4:	7123      	strb	r3, [r4, #4]
    sectorHeader.signature[3] = (uint8_t) 'N';
    83c6:	3b05      	subs	r3, #5
    83c8:	7163      	strb	r3, [r4, #5]
    sectorHeader.signature[4] = (uint8_t) 'v';
    83ca:	3328      	adds	r3, #40	; 0x28
    83cc:	71a3      	strb	r3, [r4, #6]
    sectorHeader.signature[5] = (uint8_t) '2';
    83ce:	3b44      	subs	r3, #68	; 0x44
    83d0:	71e3      	strb	r3, [r4, #7]
    sectorHeader.sequenceNumber = sequenceNumber;
    83d2:	9003      	str	r0, [sp, #12]
    sectorHeader.sequenceParity = sequenceNumber ^ 0xFFFFFFFFuL;
    83d4:	43c0      	mvns	r0, r0
    83d6:	9004      	str	r0, [sp, #16]
    sectorHeader.nextPageAddressAfterCompact = s_nextPageAddressAfterCompact;
    83d8:	4b08      	ldr	r3, [pc, #32]	; (83fc <WriteSectorHeader+0x48>)
    83da:	881b      	ldrh	r3, [r3, #0]
    83dc:	8223      	strh	r3, [r4, #16]
    return ComputeCrc(((uint8_t*) pSectorHeader) + sizeof(pSectorHeader->headerCrc), (sizeof(SectorHeader_t)- sizeof(pSectorHeader->headerCrc)), 0xFFFFu); // skip headerCrc field
    83de:	4a08      	ldr	r2, [pc, #32]	; (8400 <WriteSectorHeader+0x4c>)
    83e0:	2110      	movs	r1, #16
    83e2:	466b      	mov	r3, sp
    83e4:	1d98      	adds	r0, r3, #6
    83e6:	4b07      	ldr	r3, [pc, #28]	; (8404 <WriteSectorHeader+0x50>)
    83e8:	4798      	blx	r3
    sectorHeader.headerCrc = ComputeSectorHeaderCrc(&sectorHeader);
    83ea:	8020      	strh	r0, [r4, #0]
    if ( !WriteAndCheck(0u, (uint8_t*) &sectorHeader, SECTOR_HEADER_SIZE) )
    83ec:	2212      	movs	r2, #18
    83ee:	0021      	movs	r1, r4
    83f0:	2000      	movs	r0, #0
    83f2:	4b05      	ldr	r3, [pc, #20]	; (8408 <WriteSectorHeader+0x54>)
    83f4:	4798      	blx	r3
    {
        return false;
    }
    return true;
}
    83f6:	b006      	add	sp, #24
    83f8:	bd10      	pop	{r4, pc}
    83fa:	46c0      	nop			; (mov r8, r8)
    83fc:	2000027a 	.word	0x2000027a
    8400:	0000ffff 	.word	0x0000ffff
    8404:	00008049 	.word	0x00008049
    8408:	00008381 	.word	0x00008381

0000840c <SmartCompacting>:
 * without following any alignements as normal item updates.Items are filled into
  256 byte buffer(= row size), committed in shot which takes 4 page writs maximum
 */

static bool SmartCompacting(uint8_t* compactBlock, uint16_t curItemLength)
{
    840c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    840e:	0004      	movs	r4, r0
    8410:	000d      	movs	r5, r1
    //manupulate the current compact length
    currentCompactLength += curItemLength;
    8412:	4a21      	ldr	r2, [pc, #132]	; (8498 <SmartCompacting+0x8c>)
    8414:	8813      	ldrh	r3, [r2, #0]
    8416:	18cb      	adds	r3, r1, r3
    8418:	b29b      	uxth	r3, r3
    841a:	8013      	strh	r3, [r2, #0]

    // if the complete buffer cannot be filled with the current item
    if ( currentCompactLength < ROW_SIZE)
    841c:	2bff      	cmp	r3, #255	; 0xff
    841e:	d92e      	bls.n	847e <SmartCompacting+0x72>
    else  //(currentCompactLength >= ROW_SIZE) cases
    {
        uint16_t dataBlockOffset = 0;


        memcpy(compactBlock + compactBlockOffset, dataBlock, (ROW_SIZE - compactBlockOffset));
    8420:	4b1e      	ldr	r3, [pc, #120]	; (849c <SmartCompacting+0x90>)
    8422:	881a      	ldrh	r2, [r3, #0]
    8424:	1880      	adds	r0, r0, r2
    8426:	2580      	movs	r5, #128	; 0x80
    8428:	006d      	lsls	r5, r5, #1
    842a:	1aaa      	subs	r2, r5, r2
    842c:	491c      	ldr	r1, [pc, #112]	; (84a0 <SmartCompacting+0x94>)
    842e:	4b1d      	ldr	r3, [pc, #116]	; (84a4 <SmartCompacting+0x98>)
    8430:	4798      	blx	r3
        if ( !WriteAndCheck(s_sectorHead, compactBlock, ROW_SIZE ))
    8432:	4b1d      	ldr	r3, [pc, #116]	; (84a8 <SmartCompacting+0x9c>)
    8434:	8818      	ldrh	r0, [r3, #0]
    8436:	002a      	movs	r2, r5
    8438:	0021      	movs	r1, r4
    843a:	4b1c      	ldr	r3, [pc, #112]	; (84ac <SmartCompacting+0xa0>)
    843c:	4798      	blx	r3
    843e:	1e05      	subs	r5, r0, #0
    8440:	d027      	beq.n	8492 <SmartCompacting+0x86>
        {
            return false;
        }
        UpdateSectorHead(ROW_SIZE, ITEM_NO_ALIGNMENT);
    8442:	2100      	movs	r1, #0
    8444:	2080      	movs	r0, #128	; 0x80
    8446:	0040      	lsls	r0, r0, #1
    8448:	4b19      	ldr	r3, [pc, #100]	; (84b0 <SmartCompacting+0xa4>)
    844a:	4798      	blx	r3
        dataBlockOffset += (ROW_SIZE - compactBlockOffset);
    844c:	4b13      	ldr	r3, [pc, #76]	; (849c <SmartCompacting+0x90>)
    844e:	8818      	ldrh	r0, [r3, #0]
        compactBlockOffset = 0;
    8450:	2200      	movs	r2, #0
    8452:	801a      	strh	r2, [r3, #0]
        currentCompactLength -= ROW_SIZE;
    8454:	4b10      	ldr	r3, [pc, #64]	; (8498 <SmartCompacting+0x8c>)
    8456:	881e      	ldrh	r6, [r3, #0]
    8458:	3e01      	subs	r6, #1
    845a:	3eff      	subs	r6, #255	; 0xff
    845c:	b2b6      	uxth	r6, r6
    845e:	801e      	strh	r6, [r3, #0]
        if (currentCompactLength)
    8460:	2e00      	cmp	r6, #0
    8462:	d016      	beq.n	8492 <SmartCompacting+0x86>
        dataBlockOffset += (ROW_SIZE - compactBlockOffset);
    8464:	2180      	movs	r1, #128	; 0x80
    8466:	0049      	lsls	r1, r1, #1
    8468:	1a09      	subs	r1, r1, r0
        {
            memcpy(compactBlock, dataBlock + dataBlockOffset, currentCompactLength);
    846a:	b289      	uxth	r1, r1
    846c:	4b0c      	ldr	r3, [pc, #48]	; (84a0 <SmartCompacting+0x94>)
    846e:	1859      	adds	r1, r3, r1
    8470:	0032      	movs	r2, r6
    8472:	0020      	movs	r0, r4
    8474:	4b0b      	ldr	r3, [pc, #44]	; (84a4 <SmartCompacting+0x98>)
    8476:	4798      	blx	r3
            compactBlockOffset = currentCompactLength;
    8478:	4b08      	ldr	r3, [pc, #32]	; (849c <SmartCompacting+0x90>)
    847a:	801e      	strh	r6, [r3, #0]
    847c:	e009      	b.n	8492 <SmartCompacting+0x86>
        memcpy(compactBlock + compactBlockOffset, dataBlock, curItemLength);
    847e:	4e07      	ldr	r6, [pc, #28]	; (849c <SmartCompacting+0x90>)
    8480:	8837      	ldrh	r7, [r6, #0]
    8482:	19c0      	adds	r0, r0, r7
    8484:	000a      	movs	r2, r1
    8486:	4906      	ldr	r1, [pc, #24]	; (84a0 <SmartCompacting+0x94>)
    8488:	4b06      	ldr	r3, [pc, #24]	; (84a4 <SmartCompacting+0x98>)
    848a:	4798      	blx	r3
        compactBlockOffset += curItemLength;
    848c:	19ed      	adds	r5, r5, r7
    848e:	8035      	strh	r5, [r6, #0]
        return true;
    8490:	2501      	movs	r5, #1
        }
    }

    return true;

}
    8492:	0028      	movs	r0, r5
    8494:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8496:	46c0      	nop			; (mov r8, r8)
    8498:	20000138 	.word	0x20000138
    849c:	2000010c 	.word	0x2000010c
    84a0:	2000013c 	.word	0x2000013c
    84a4:	00016827 	.word	0x00016827
    84a8:	20000282 	.word	0x20000282
    84ac:	00008381 	.word	0x00008381
    84b0:	0000800d 	.word	0x0000800d

000084b4 <CompactSector>:
 * This is because the itemCache, sector head and sector selector will
 * be messed up.
 */

static bool CompactSector(void)
{
    84b4:	b5f0      	push	{r4, r5, r6, r7, lr}
    84b6:	46de      	mov	lr, fp
    84b8:	4657      	mov	r7, sl
    84ba:	464e      	mov	r6, r9
    84bc:	4645      	mov	r5, r8
    84be:	b5e0      	push	{r5, r6, r7, lr}
    84c0:	b0d5      	sub	sp, #340	; 0x154
    PRINTA(("CompactSector(s=%X)", s_sector));
#endif
    uint8_t compactBlock[ROW_SIZE];

    // stop timer for preemptive compact sector as this will not be needed any more
    SYS_TimerStop(&compactSectorTimer);
    84c2:	487b      	ldr	r0, [pc, #492]	; (86b0 <CompactSector+0x1fc>)
    84c4:	4b7b      	ldr	r3, [pc, #492]	; (86b4 <CompactSector+0x200>)
    84c6:	4798      	blx	r3

    // stop the compact item as a compact sector will compact all items
    s_compactItemId = 0u;
    84c8:	2300      	movs	r3, #0
    84ca:	4a7b      	ldr	r2, [pc, #492]	; (86b8 <CompactSector+0x204>)
    84cc:	8013      	strh	r3, [r2, #0]
    s_compactItemLength = 0u;
    84ce:	4a7b      	ldr	r2, [pc, #492]	; (86bc <CompactSector+0x208>)
    84d0:	8013      	strh	r3, [r2, #0]

    compactBlockOffset = 0;
    84d2:	4a7b      	ldr	r2, [pc, #492]	; (86c0 <CompactSector+0x20c>)
    84d4:	8013      	strh	r3, [r2, #0]
    currentCompactLength = 0;
    84d6:	4a7b      	ldr	r2, [pc, #492]	; (86c4 <CompactSector+0x210>)
    84d8:	8013      	strh	r3, [r2, #0]

    uint8_t sourceSector = s_sector;
    84da:	4b7b      	ldr	r3, [pc, #492]	; (86c8 <CompactSector+0x214>)
    84dc:	781b      	ldrb	r3, [r3, #0]
    84de:	001f      	movs	r7, r3
    84e0:	9303      	str	r3, [sp, #12]

    // get the sector header for the source sector
    SectorHeader_t sectorHeader;
    D_Nv_Read(sourceSector, 0u, (uint8_t*) &sectorHeader, SECTOR_HEADER_SIZE);
    84e2:	2312      	movs	r3, #18
    84e4:	aa0f      	add	r2, sp, #60	; 0x3c
    84e6:	2100      	movs	r1, #0
    84e8:	0038      	movs	r0, r7
    84ea:	4c78      	ldr	r4, [pc, #480]	; (86cc <CompactSector+0x218>)
    84ec:	47a0      	blx	r4

    uint32_t nextSequenceNumber = sectorHeader.sequenceNumber - 1uL;
    84ee:	9b11      	ldr	r3, [sp, #68]	; 0x44
    84f0:	9309      	str	r3, [sp, #36]	; 0x24

    // find and prepare a destination sector
    do
    {
        s_sector++;
    84f2:	4c75      	ldr	r4, [pc, #468]	; (86c8 <CompactSector+0x214>)
        if ( s_sector >= (FIRST_SECTOR + SECTOR_COUNT) )
        {
            s_sector = FIRST_SECTOR;
    84f4:	0025      	movs	r5, r4
        s_sector++;
    84f6:	0026      	movs	r6, r4
    84f8:	e008      	b.n	850c <CompactSector+0x58>
    84fa:	7033      	strb	r3, [r6, #0]
        }

        if ( s_sector == sourceSector )
    84fc:	4b72      	ldr	r3, [pc, #456]	; (86c8 <CompactSector+0x214>)
    84fe:	781b      	ldrb	r3, [r3, #0]
    8500:	42bb      	cmp	r3, r7
    8502:	d00b      	beq.n	851c <CompactSector+0x68>
        {
            // all sector failed to initialize
            assert(false);
        }
    }
    while ( !EraseSector());
    8504:	4b72      	ldr	r3, [pc, #456]	; (86d0 <CompactSector+0x21c>)
    8506:	4798      	blx	r3
    8508:	2800      	cmp	r0, #0
    850a:	d10d      	bne.n	8528 <CompactSector+0x74>
        s_sector++;
    850c:	7823      	ldrb	r3, [r4, #0]
    850e:	3301      	adds	r3, #1
    8510:	b2db      	uxtb	r3, r3
        if ( s_sector >= (FIRST_SECTOR + SECTOR_COUNT) )
    8512:	2b01      	cmp	r3, #1
    8514:	d9f1      	bls.n	84fa <CompactSector+0x46>
            s_sector = FIRST_SECTOR;
    8516:	2300      	movs	r3, #0
    8518:	702b      	strb	r3, [r5, #0]
    851a:	e7ef      	b.n	84fc <CompactSector+0x48>
            assert(false);
    851c:	4b6d      	ldr	r3, [pc, #436]	; (86d4 <CompactSector+0x220>)
    851e:	4a6e      	ldr	r2, [pc, #440]	; (86d8 <CompactSector+0x224>)
    8520:	496e      	ldr	r1, [pc, #440]	; (86dc <CompactSector+0x228>)
    8522:	486f      	ldr	r0, [pc, #444]	; (86e0 <CompactSector+0x22c>)
    8524:	4c6f      	ldr	r4, [pc, #444]	; (86e4 <CompactSector+0x230>)
    8526:	47a0      	blx	r4

    // Traverse the item cache, writing all items to the new sector
    for (uint8_t cacheIndex = 0; cacheIndex < s_itemCount; cacheIndex++) {
    8528:	4b6f      	ldr	r3, [pc, #444]	; (86e8 <CompactSector+0x234>)
    852a:	781b      	ldrb	r3, [r3, #0]
    852c:	2b00      	cmp	r3, #0
    852e:	d06a      	beq.n	8606 <CompactSector+0x152>
    8530:	2300      	movs	r3, #0
    8532:	9306      	str	r3, [sp, #24]

        blockHeader.dataCrc =  ComputeDataCrc(sourceSector, lastBlockPointer, &blockHeader);

        blockHeader.headerCrc = ComputeHeaderCrc(&blockHeader);

        memset(dataBlock, 0xFF, sizeof(dataBlock));
    8534:	3301      	adds	r3, #1
    8536:	33ff      	adds	r3, #255	; 0xff
    8538:	4699      	mov	r9, r3
            uint16_t bytesToGather;
            uint16_t inDataOffset = 0;

            do
            {
              bytesToGather =  (currLength > ROW_SIZE) ? ROW_SIZE : currLength; 
    853a:	466a      	mov	r2, sp
    853c:	82d3      	strh	r3, [r2, #22]
            if (!GatherData(sourceSector, lastBlockPointer, 0u, blockHeader.itemLength, (dataBlock + BLOCK_HEADER_SIZE )))
    853e:	4b6b      	ldr	r3, [pc, #428]	; (86ec <CompactSector+0x238>)
    8540:	3310      	adds	r3, #16
    8542:	9308      	str	r3, [sp, #32]
        Item_t *cache = &s_itemCache[cacheIndex];
    8544:	9b06      	ldr	r3, [sp, #24]
    8546:	9307      	str	r3, [sp, #28]
        uint16_t lastBlockPointer = cache->lastBlock;
    8548:	009f      	lsls	r7, r3, #2
    854a:	4b69      	ldr	r3, [pc, #420]	; (86f0 <CompactSector+0x23c>)
    854c:	469c      	mov	ip, r3
    854e:	4467      	add	r7, ip
    8550:	887b      	ldrh	r3, [r7, #2]
    8552:	001d      	movs	r5, r3
    8554:	9304      	str	r3, [sp, #16]
        D_Nv_Read(sourceSector, lastBlockPointer, (uint8_t*) &blockHeader, BLOCK_HEADER_SIZE);
    8556:	2310      	movs	r3, #16
    8558:	aa0b      	add	r2, sp, #44	; 0x2c
    855a:	0029      	movs	r1, r5
    855c:	9803      	ldr	r0, [sp, #12]
    855e:	4680      	mov	r8, r0
    8560:	4c5a      	ldr	r4, [pc, #360]	; (86cc <CompactSector+0x218>)
    8562:	47a0      	blx	r4
        blockHeader.blockOffset = 0x0000u;
    8564:	ae0b      	add	r6, sp, #44	; 0x2c
    8566:	2300      	movs	r3, #0
    8568:	80b3      	strh	r3, [r6, #4]
        blockHeader.blockLength = blockHeader.itemLength;
    856a:	8934      	ldrh	r4, [r6, #8]
    856c:	80f4      	strh	r4, [r6, #6]
        blockHeader.previousBlock = 0x0000u;
    856e:	8173      	strh	r3, [r6, #10]
        blockHeader.writeCount = 0u;
    8570:	81b3      	strh	r3, [r6, #12]
        uint16_t currLength = BLOCK_HEADER_SIZE + blockHeader.itemLength;
    8572:	3410      	adds	r4, #16
    8574:	b2a4      	uxth	r4, r4
        blockHeader.dataCrc =  ComputeDataCrc(sourceSector, lastBlockPointer, &blockHeader);
    8576:	0032      	movs	r2, r6
    8578:	0029      	movs	r1, r5
    857a:	4640      	mov	r0, r8
    857c:	4b5d      	ldr	r3, [pc, #372]	; (86f4 <CompactSector+0x240>)
    857e:	4798      	blx	r3
    8580:	8030      	strh	r0, [r6, #0]
    return ComputeCrc(((uint8_t*) pBlockHeader), (sizeof(BlockHeader_t) - sizeof(pBlockHeader->headerCrc)), 0xFFFFu); // skip headerCrc field
    8582:	4a5d      	ldr	r2, [pc, #372]	; (86f8 <CompactSector+0x244>)
    8584:	210e      	movs	r1, #14
    8586:	a80b      	add	r0, sp, #44	; 0x2c
    8588:	4b5c      	ldr	r3, [pc, #368]	; (86fc <CompactSector+0x248>)
    858a:	4798      	blx	r3
        blockHeader.headerCrc = ComputeHeaderCrc(&blockHeader);
    858c:	81f0      	strh	r0, [r6, #14]
        memset(dataBlock, 0xFF, sizeof(dataBlock));
    858e:	4d57      	ldr	r5, [pc, #348]	; (86ec <CompactSector+0x238>)
    8590:	464a      	mov	r2, r9
    8592:	21ff      	movs	r1, #255	; 0xff
    8594:	0028      	movs	r0, r5
    8596:	4b5a      	ldr	r3, [pc, #360]	; (8700 <CompactSector+0x24c>)
    8598:	4798      	blx	r3
        memcpy(dataBlock, &blockHeader, BLOCK_HEADER_SIZE);
    859a:	002b      	movs	r3, r5
    859c:	ce07      	ldmia	r6!, {r0, r1, r2}
    859e:	c307      	stmia	r3!, {r0, r1, r2}
    85a0:	6832      	ldr	r2, [r6, #0]
    85a2:	601a      	str	r2, [r3, #0]
        cache->lastBlock = s_sectorHead  + compactBlockOffset;
    85a4:	4b57      	ldr	r3, [pc, #348]	; (8704 <CompactSector+0x250>)
    85a6:	881b      	ldrh	r3, [r3, #0]
    85a8:	4a45      	ldr	r2, [pc, #276]	; (86c0 <CompactSector+0x20c>)
    85aa:	8812      	ldrh	r2, [r2, #0]
    85ac:	189b      	adds	r3, r3, r2
    85ae:	807b      	strh	r3, [r7, #2]
        if (currLength <= ROW_SIZE)
    85b0:	454c      	cmp	r4, r9
    85b2:	d904      	bls.n	85be <CompactSector+0x10a>
    85b4:	2600      	movs	r6, #0
    85b6:	2310      	movs	r3, #16
              
              if (!GatherData(sourceSector, lastBlockPointer, inDataOffset, (bytesToGather - dataBlockOffset) , (dataBlock + dataBlockOffset)))
    85b8:	4a4c      	ldr	r2, [pc, #304]	; (86ec <CompactSector+0x238>)
    85ba:	4690      	mov	r8, r2
    85bc:	e068      	b.n	8690 <CompactSector+0x1dc>
            if (!GatherData(sourceSector, lastBlockPointer, 0u, blockHeader.itemLength, (dataBlock + BLOCK_HEADER_SIZE )))
    85be:	ab0b      	add	r3, sp, #44	; 0x2c
    85c0:	891b      	ldrh	r3, [r3, #8]
    85c2:	9a08      	ldr	r2, [sp, #32]
    85c4:	9200      	str	r2, [sp, #0]
    85c6:	2200      	movs	r2, #0
    85c8:	9904      	ldr	r1, [sp, #16]
    85ca:	9803      	ldr	r0, [sp, #12]
    85cc:	4e4e      	ldr	r6, [pc, #312]	; (8708 <CompactSector+0x254>)
    85ce:	47b0      	blx	r6
    85d0:	2800      	cmp	r0, #0
    85d2:	d063      	beq.n	869c <CompactSector+0x1e8>
            cache->lastBlock = s_sectorHead  + compactBlockOffset;
    85d4:	9b07      	ldr	r3, [sp, #28]
    85d6:	009d      	lsls	r5, r3, #2
    85d8:	4b45      	ldr	r3, [pc, #276]	; (86f0 <CompactSector+0x23c>)
    85da:	195d      	adds	r5, r3, r5
    85dc:	4b49      	ldr	r3, [pc, #292]	; (8704 <CompactSector+0x250>)
    85de:	881b      	ldrh	r3, [r3, #0]
    85e0:	4a37      	ldr	r2, [pc, #220]	; (86c0 <CompactSector+0x20c>)
    85e2:	8812      	ldrh	r2, [r2, #0]
    85e4:	189b      	adds	r3, r3, r2
    85e6:	806b      	strh	r3, [r5, #2]
            if (!SmartCompacting(compactBlock, currLength))
    85e8:	0021      	movs	r1, r4
    85ea:	a814      	add	r0, sp, #80	; 0x50
    85ec:	4b47      	ldr	r3, [pc, #284]	; (870c <CompactSector+0x258>)
    85ee:	4798      	blx	r3
    85f0:	2800      	cmp	r0, #0
    85f2:	d053      	beq.n	869c <CompactSector+0x1e8>
    for (uint8_t cacheIndex = 0; cacheIndex < s_itemCount; cacheIndex++) {
    85f4:	9b06      	ldr	r3, [sp, #24]
    85f6:	3301      	adds	r3, #1
    85f8:	b2db      	uxtb	r3, r3
    85fa:	001a      	movs	r2, r3
    85fc:	9306      	str	r3, [sp, #24]
    85fe:	4b3a      	ldr	r3, [pc, #232]	; (86e8 <CompactSector+0x234>)
    8600:	781b      	ldrb	r3, [r3, #0]
    8602:	4293      	cmp	r3, r2
    8604:	d89e      	bhi.n	8544 <CompactSector+0x90>

            } while(currLength > 0);
        }
    }
    // if some uncommitted data avaialble, committ it
    if ( currentCompactLength)
    8606:	4b2f      	ldr	r3, [pc, #188]	; (86c4 <CompactSector+0x210>)
    8608:	881a      	ldrh	r2, [r3, #0]
    860a:	2a00      	cmp	r2, #0
    860c:	d006      	beq.n	861c <CompactSector+0x168>
    {
        if ( !WriteAndCheck(s_sectorHead, compactBlock, currentCompactLength) )
    860e:	4b3d      	ldr	r3, [pc, #244]	; (8704 <CompactSector+0x250>)
    8610:	8818      	ldrh	r0, [r3, #0]
    8612:	a914      	add	r1, sp, #80	; 0x50
    8614:	4b3e      	ldr	r3, [pc, #248]	; (8710 <CompactSector+0x25c>)
    8616:	4798      	blx	r3
    8618:	1e04      	subs	r4, r0, #0
    861a:	d040      	beq.n	869e <CompactSector+0x1ea>
        {
            return false;
        }
    }
    // Just update sector header as per the the length of the data committed, no alignments
    UpdateSectorHead(currentCompactLength, ITEM_NO_ALIGNMENT);
    861c:	4b29      	ldr	r3, [pc, #164]	; (86c4 <CompactSector+0x210>)
    861e:	8818      	ldrh	r0, [r3, #0]
    8620:	2100      	movs	r1, #0
    8622:	4b3c      	ldr	r3, [pc, #240]	; (8714 <CompactSector+0x260>)
    8624:	4798      	blx	r3

    s_nextPageAddressAfterCompact = s_sectorHead;
    8626:	4b37      	ldr	r3, [pc, #220]	; (8704 <CompactSector+0x250>)
    8628:	881a      	ldrh	r2, [r3, #0]
    862a:	4b3b      	ldr	r3, [pc, #236]	; (8718 <CompactSector+0x264>)
    862c:	801a      	strh	r2, [r3, #0]
    uint32_t nextSequenceNumber = sectorHeader.sequenceNumber - 1uL;
    862e:	9809      	ldr	r0, [sp, #36]	; 0x24
    8630:	3801      	subs	r0, #1
    //SYS_PostEvent(BC_EVENT_UPGRADE_STRUCT_CHANGED_ITEMS, 0U);

    // update nextPageAddressAfterCompact in the sector header
    // All items moved, so now we just need to Write the Sector Header with 
    // nextPageAddressAfterCompact at the end of compact sector operation
    if ( !WriteSectorHeader(nextSequenceNumber))
    8632:	4b3a      	ldr	r3, [pc, #232]	; (871c <CompactSector+0x268>)
    8634:	4798      	blx	r3
    8636:	1e04      	subs	r4, r0, #0
    8638:	d031      	beq.n	869e <CompactSector+0x1ea>
    {
        return false;
    }
    // Done with compact sector opration, Set the Sector Head to next page address for normal item update 
    UpdateSectorHead(0, ITEM_64BYTE_ALIGNMENT);
    863a:	2102      	movs	r1, #2
    863c:	2000      	movs	r0, #0
    863e:	4b35      	ldr	r3, [pc, #212]	; (8714 <CompactSector+0x260>)
    8640:	4798      	blx	r3

    // schedule an erase of the source sector,Restart the timer if it is already running.
    s_sectorToErase = sourceSector;
    8642:	4b37      	ldr	r3, [pc, #220]	; (8720 <CompactSector+0x26c>)
    8644:	466a      	mov	r2, sp
    8646:	7b12      	ldrb	r2, [r2, #12]
    8648:	701a      	strb	r2, [r3, #0]
    SYS_TimerStop(&eraseSectorTimer);
    864a:	4d36      	ldr	r5, [pc, #216]	; (8724 <CompactSector+0x270>)
    864c:	0028      	movs	r0, r5
    864e:	4b19      	ldr	r3, [pc, #100]	; (86b4 <CompactSector+0x200>)
    8650:	4798      	blx	r3
    SYS_TimerStart(&eraseSectorTimer);
    8652:	0028      	movs	r0, r5
    8654:	4b34      	ldr	r3, [pc, #208]	; (8728 <CompactSector+0x274>)
    8656:	4798      	blx	r3

    return true;
    8658:	e021      	b.n	869e <CompactSector+0x1ea>
              bytesToGather =  (currLength > ROW_SIZE) ? ROW_SIZE : currLength; 
    865a:	b2ad      	uxth	r5, r5
              if (!GatherData(sourceSector, lastBlockPointer, inDataOffset, (bytesToGather - dataBlockOffset) , (dataBlock + dataBlockOffset)))
    865c:	1aef      	subs	r7, r5, r3
    865e:	b2ba      	uxth	r2, r7
    8660:	4693      	mov	fp, r2
    8662:	4443      	add	r3, r8
    8664:	9300      	str	r3, [sp, #0]
    8666:	0013      	movs	r3, r2
    8668:	0032      	movs	r2, r6
    866a:	9904      	ldr	r1, [sp, #16]
    866c:	9803      	ldr	r0, [sp, #12]
    866e:	4f26      	ldr	r7, [pc, #152]	; (8708 <CompactSector+0x254>)
    8670:	47b8      	blx	r7
    8672:	2800      	cmp	r0, #0
    8674:	d012      	beq.n	869c <CompactSector+0x1e8>
              if (!SmartCompacting(compactBlock, bytesToGather))
    8676:	0029      	movs	r1, r5
    8678:	a814      	add	r0, sp, #80	; 0x50
    867a:	4b24      	ldr	r3, [pc, #144]	; (870c <CompactSector+0x258>)
    867c:	4798      	blx	r3
    867e:	2800      	cmp	r0, #0
    8680:	d00c      	beq.n	869c <CompactSector+0x1e8>
              currLength -= bytesToGather;
    8682:	1b64      	subs	r4, r4, r5
    8684:	b2a4      	uxth	r4, r4
              inDataOffset += (bytesToGather - dataBlockOffset);
    8686:	445e      	add	r6, fp
    8688:	b2b6      	uxth	r6, r6
              dataBlockOffset = 0;
    868a:	2300      	movs	r3, #0
            } while(currLength > 0);
    868c:	2c00      	cmp	r4, #0
    868e:	d0b1      	beq.n	85f4 <CompactSector+0x140>
              bytesToGather =  (currLength > ROW_SIZE) ? ROW_SIZE : currLength; 
    8690:	1c25      	adds	r5, r4, #0
    8692:	454c      	cmp	r4, r9
    8694:	d9e1      	bls.n	865a <CompactSector+0x1a6>
    8696:	466a      	mov	r2, sp
    8698:	8ad5      	ldrh	r5, [r2, #22]
    869a:	e7de      	b.n	865a <CompactSector+0x1a6>
                return false;
    869c:	2400      	movs	r4, #0
}
    869e:	0020      	movs	r0, r4
    86a0:	b055      	add	sp, #340	; 0x154
    86a2:	bc3c      	pop	{r2, r3, r4, r5}
    86a4:	4690      	mov	r8, r2
    86a6:	4699      	mov	r9, r3
    86a8:	46a2      	mov	sl, r4
    86aa:	46ab      	mov	fp, r5
    86ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    86ae:	46c0      	nop			; (mov r8, r8)
    86b0:	20000124 	.word	0x20000124
    86b4:	0000bed1 	.word	0x0000bed1
    86b8:	20000250 	.word	0x20000250
    86bc:	20000252 	.word	0x20000252
    86c0:	2000010c 	.word	0x2000010c
    86c4:	20000138 	.word	0x20000138
    86c8:	20000280 	.word	0x20000280
    86cc:	00007da1 	.word	0x00007da1
    86d0:	0000834d 	.word	0x0000834d
    86d4:	000185e8 	.word	0x000185e8
    86d8:	00018770 	.word	0x00018770
    86dc:	000003d5 	.word	0x000003d5
    86e0:	00018664 	.word	0x00018664
    86e4:	00016765 	.word	0x00016765
    86e8:	20000278 	.word	0x20000278
    86ec:	2000013c 	.word	0x2000013c
    86f0:	20000258 	.word	0x20000258
    86f4:	00008141 	.word	0x00008141
    86f8:	0000ffff 	.word	0x0000ffff
    86fc:	00008049 	.word	0x00008049
    8700:	00016839 	.word	0x00016839
    8704:	20000282 	.word	0x20000282
    8708:	00008089 	.word	0x00008089
    870c:	0000840d 	.word	0x0000840d
    8710:	00008381 	.word	0x00008381
    8714:	0000800d 	.word	0x0000800d
    8718:	2000027a 	.word	0x2000027a
    871c:	000083b5 	.word	0x000083b5
    8720:	20000016 	.word	0x20000016
    8724:	2000023c 	.word	0x2000023c
    8728:	0000bf3d 	.word	0x0000bf3d

0000872c <compactSectorTimerFired>:
{
    872c:	b510      	push	{r4, lr}
    if (!PowerSupplyTooLow()) {
    872e:	4b07      	ldr	r3, [pc, #28]	; (874c <compactSectorTimerFired+0x20>)
    8730:	4798      	blx	r3
    8732:	2800      	cmp	r0, #0
    8734:	d000      	beq.n	8738 <compactSectorTimerFired+0xc>
}
    8736:	bd10      	pop	{r4, pc}
      status = CompactSector();
    8738:	4b05      	ldr	r3, [pc, #20]	; (8750 <compactSectorTimerFired+0x24>)
    873a:	4798      	blx	r3
      assert(false);
    873c:	4b05      	ldr	r3, [pc, #20]	; (8754 <compactSectorTimerFired+0x28>)
    873e:	4a06      	ldr	r2, [pc, #24]	; (8758 <compactSectorTimerFired+0x2c>)
    8740:	212c      	movs	r1, #44	; 0x2c
    8742:	31ff      	adds	r1, #255	; 0xff
    8744:	4805      	ldr	r0, [pc, #20]	; (875c <compactSectorTimerFired+0x30>)
    8746:	4c06      	ldr	r4, [pc, #24]	; (8760 <compactSectorTimerFired+0x34>)
    8748:	47a0      	blx	r4
    874a:	46c0      	nop			; (mov r8, r8)
    874c:	00007ff1 	.word	0x00007ff1
    8750:	000084b5 	.word	0x000084b5
    8754:	000185e8 	.word	0x000185e8
    8758:	0001871c 	.word	0x0001871c
    875c:	00018664 	.word	0x00018664
    8760:	00016765 	.word	0x00016765

00008764 <CompactSectorIfNeeded>:

static void CompactSectorIfNeeded(uint16_t immediateThreshold)
{
    8764:	b510      	push	{r4, lr}
    uint16_t freeSpace = SECTOR_SIZE - s_sectorHead;
    8766:	4b12      	ldr	r3, [pc, #72]	; (87b0 <CompactSectorIfNeeded+0x4c>)
    8768:	881a      	ldrh	r2, [r3, #0]
    876a:	2380      	movs	r3, #128	; 0x80
    876c:	019b      	lsls	r3, r3, #6
    876e:	1a9b      	subs	r3, r3, r2
    8770:	b29b      	uxth	r3, r3

    if ( freeSpace < immediateThreshold )
    8772:	4283      	cmp	r3, r0
    8774:	d303      	bcc.n	877e <CompactSectorIfNeeded+0x1a>
        {
            assert(false);
        }
        return;
    }
    if ( freeSpace < PREEMPTIVE_COMPACT_SECTOR_THRESHOLD )
    8776:	4a0f      	ldr	r2, [pc, #60]	; (87b4 <CompactSectorIfNeeded+0x50>)
    8778:	4293      	cmp	r3, r2
    877a:	d90a      	bls.n	8792 <CompactSectorIfNeeded+0x2e>
        compactSectorTimer.mode = SYS_TIMER_INTERVAL_MODE;
        //TODO: check timer to be started or not
        //SYS_StartTimer(&compactSectorTimer);
        }
    }
}
    877c:	bd10      	pop	{r4, pc}
        if ( !CompactSector() )
    877e:	4b0e      	ldr	r3, [pc, #56]	; (87b8 <CompactSectorIfNeeded+0x54>)
    8780:	4798      	blx	r3
    8782:	2800      	cmp	r0, #0
    8784:	d1fa      	bne.n	877c <CompactSectorIfNeeded+0x18>
            assert(false);
    8786:	4b0d      	ldr	r3, [pc, #52]	; (87bc <CompactSectorIfNeeded+0x58>)
    8788:	4a0d      	ldr	r2, [pc, #52]	; (87c0 <CompactSectorIfNeeded+0x5c>)
    878a:	490e      	ldr	r1, [pc, #56]	; (87c4 <CompactSectorIfNeeded+0x60>)
    878c:	480e      	ldr	r0, [pc, #56]	; (87c8 <CompactSectorIfNeeded+0x64>)
    878e:	4c0f      	ldr	r4, [pc, #60]	; (87cc <CompactSectorIfNeeded+0x68>)
    8790:	47a0      	blx	r4
        if (!SYS_TimerStarted(&compactSectorTimer))
    8792:	480f      	ldr	r0, [pc, #60]	; (87d0 <CompactSectorIfNeeded+0x6c>)
    8794:	4b0f      	ldr	r3, [pc, #60]	; (87d4 <CompactSectorIfNeeded+0x70>)
    8796:	4798      	blx	r3
    8798:	2800      	cmp	r0, #0
    879a:	d1ef      	bne.n	877c <CompactSectorIfNeeded+0x18>
        compactSectorTimer.handler = compactSectorTimerFired;
    879c:	4b0c      	ldr	r3, [pc, #48]	; (87d0 <CompactSectorIfNeeded+0x6c>)
    879e:	4a0e      	ldr	r2, [pc, #56]	; (87d8 <CompactSectorIfNeeded+0x74>)
    87a0:	611a      	str	r2, [r3, #16]
        compactSectorTimer.timeout = COMPACT_SECTOR_DELAY_MS;
    87a2:	4a0e      	ldr	r2, [pc, #56]	; (87dc <CompactSectorIfNeeded+0x78>)
    87a4:	605a      	str	r2, [r3, #4]
        compactSectorTimer.interval = COMPACT_SECTOR_DELAY_MS;
    87a6:	609a      	str	r2, [r3, #8]
        compactSectorTimer.mode = SYS_TIMER_INTERVAL_MODE;
    87a8:	2200      	movs	r2, #0
    87aa:	731a      	strb	r2, [r3, #12]
    87ac:	e7e6      	b.n	877c <CompactSectorIfNeeded+0x18>
    87ae:	46c0      	nop			; (mov r8, r8)
    87b0:	20000282 	.word	0x20000282
    87b4:	0000080f 	.word	0x0000080f
    87b8:	000084b5 	.word	0x000084b5
    87bc:	000185e8 	.word	0x000185e8
    87c0:	00018780 	.word	0x00018780
    87c4:	0000044e 	.word	0x0000044e
    87c8:	00018664 	.word	0x00018664
    87cc:	00016765 	.word	0x00016765
    87d0:	20000124 	.word	0x20000124
    87d4:	0000bf11 	.word	0x0000bf11
    87d8:	0000872d 	.word	0x0000872d
    87dc:	00002710 	.word	0x00002710

000087e0 <CompactItem>:

static S_Nv_ReturnValue_t CompactItem(void)
{
    87e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    87e2:	46de      	mov	lr, fp
    87e4:	4657      	mov	r7, sl
    87e6:	464e      	mov	r6, r9
    87e8:	4645      	mov	r5, r8
    87ea:	b5e0      	push	{r5, r6, r7, lr}
    87ec:	b08b      	sub	sp, #44	; 0x2c
#if defined(ENABLE_NV_COMPACT_LOGGING)
    PRINTA(("CompactItem(id=%X)", s_compactItemId));
#endif

    if ( PowerSupplyTooLow() )
    87ee:	4b77      	ldr	r3, [pc, #476]	; (89cc <CompactItem+0x1ec>)
    87f0:	4798      	blx	r3
    {
        return S_Nv_ReturnValue_PowerSupplyTooLow;
    87f2:	2305      	movs	r3, #5
    if ( PowerSupplyTooLow() )
    87f4:	2800      	cmp	r0, #0
    87f6:	d007      	beq.n	8808 <CompactItem+0x28>
    s_compactItemLength = 0u;

    cache->lastBlock = lastBlock;

    return S_Nv_ReturnValue_Ok;
}
    87f8:	0018      	movs	r0, r3
    87fa:	b00b      	add	sp, #44	; 0x2c
    87fc:	bc3c      	pop	{r2, r3, r4, r5}
    87fe:	4690      	mov	r8, r2
    8800:	4699      	mov	r9, r3
    8802:	46a2      	mov	sl, r4
    8804:	46ab      	mov	fp, r5
    8806:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ( (s_compactItemLength == 0u) && ( s_compactItemId == 0u ) )
    8808:	4b71      	ldr	r3, [pc, #452]	; (89d0 <CompactItem+0x1f0>)
    880a:	8818      	ldrh	r0, [r3, #0]
    880c:	2800      	cmp	r0, #0
    880e:	d146      	bne.n	889e <CompactItem+0xbe>
    8810:	4b70      	ldr	r3, [pc, #448]	; (89d4 <CompactItem+0x1f4>)
    8812:	881b      	ldrh	r3, [r3, #0]
    8814:	2b00      	cmp	r3, #0
    8816:	d100      	bne.n	881a <CompactItem+0x3a>
    8818:	e0d0      	b.n	89bc <CompactItem+0x1dc>
    Item_t *cache = FindItemCache(s_compactItemId);
    881a:	4b6e      	ldr	r3, [pc, #440]	; (89d4 <CompactItem+0x1f4>)
    881c:	8818      	ldrh	r0, [r3, #0]
    881e:	4b6e      	ldr	r3, [pc, #440]	; (89d8 <CompactItem+0x1f8>)
    8820:	4798      	blx	r3
    8822:	4683      	mov	fp, r0
    if ( cache == NULL )
    8824:	2800      	cmp	r0, #0
    8826:	d100      	bne.n	882a <CompactItem+0x4a>
    8828:	e0ca      	b.n	89c0 <CompactItem+0x1e0>
    uint16_t blockPointer = cache->lastBlock;
    882a:	7882      	ldrb	r2, [r0, #2]
    882c:	78c3      	ldrb	r3, [r0, #3]
    882e:	021b      	lsls	r3, r3, #8
    8830:	4313      	orrs	r3, r2
    8832:	0019      	movs	r1, r3
    8834:	9303      	str	r3, [sp, #12]
    D_Nv_Read(s_sector, blockPointer, (uint8_t*) &blockHeader, BLOCK_HEADER_SIZE);
    8836:	4b69      	ldr	r3, [pc, #420]	; (89dc <CompactItem+0x1fc>)
    8838:	7818      	ldrb	r0, [r3, #0]
    883a:	2310      	movs	r3, #16
    883c:	aa06      	add	r2, sp, #24
    883e:	4c68      	ldr	r4, [pc, #416]	; (89e0 <CompactItem+0x200>)
    8840:	47a0      	blx	r4
    if (s_compactItemLength == 0)
    8842:	4b63      	ldr	r3, [pc, #396]	; (89d0 <CompactItem+0x1f0>)
    8844:	881a      	ldrh	r2, [r3, #0]
    8846:	2a00      	cmp	r2, #0
    8848:	d02e      	beq.n	88a8 <CompactItem+0xc8>
    uint16_t lastBlock = s_sectorHead;
    884a:	4b66      	ldr	r3, [pc, #408]	; (89e4 <CompactItem+0x204>)
    884c:	881b      	ldrh	r3, [r3, #0]
    884e:	9305      	str	r3, [sp, #20]
    uint16_t bytesToGather = blockHeader.itemLength;
    8850:	ab06      	add	r3, sp, #24
    8852:	891b      	ldrh	r3, [r3, #8]
        blockHeader.itemLength = s_compactItemLength;
    8854:	a906      	add	r1, sp, #24
    8856:	810a      	strh	r2, [r1, #8]
    8858:	1c19      	adds	r1, r3, #0
    885a:	4293      	cmp	r3, r2
    885c:	d900      	bls.n	8860 <CompactItem+0x80>
    885e:	1c11      	adds	r1, r2, #0
    8860:	b28b      	uxth	r3, r1
    blockHeader.blockOffset = 0u;
    8862:	aa06      	add	r2, sp, #24
    8864:	2100      	movs	r1, #0
    8866:	8091      	strh	r1, [r2, #4]
    blockHeader.blockLength = blockHeader.itemLength;
    8868:	8910      	ldrh	r0, [r2, #8]
    886a:	80d0      	strh	r0, [r2, #6]
    blockHeader.previousBlock = 0x0000u;
    886c:	8151      	strh	r1, [r2, #10]
    blockHeader.writeCount = 0u;
    886e:	8191      	strh	r1, [r2, #12]
    uint16_t currLength = BLOCK_HEADER_SIZE + bytesToGather;
    8870:	001c      	movs	r4, r3
    8872:	3410      	adds	r4, #16
    8874:	b2a4      	uxth	r4, r4
    memcpy(dataBlock, &blockHeader, BLOCK_HEADER_SIZE);
    8876:	495c      	ldr	r1, [pc, #368]	; (89e8 <CompactItem+0x208>)
    8878:	ca61      	ldmia	r2!, {r0, r5, r6}
    887a:	c161      	stmia	r1!, {r0, r5, r6}
    887c:	6812      	ldr	r2, [r2, #0]
    887e:	600a      	str	r2, [r1, #0]
    if (currLength <= ROW_SIZE)
    8880:	2280      	movs	r2, #128	; 0x80
    8882:	0052      	lsls	r2, r2, #1
    8884:	4294      	cmp	r4, r2
    8886:	d939      	bls.n	88fc <CompactItem+0x11c>
    8888:	2600      	movs	r6, #0
    888a:	2310      	movs	r3, #16
            bytesToGatherAndCommit = (currLength > ROW_SIZE) ? ROW_SIZE : currLength;
    888c:	2280      	movs	r2, #128	; 0x80
    888e:	0052      	lsls	r2, r2, #1
    8890:	4691      	mov	r9, r2
    8892:	4669      	mov	r1, sp
    8894:	824a      	strh	r2, [r1, #18]
            if (!GatherData(s_sector, blockPointer, inDataOffset, bytesToGatherAndCommit - dataBlockOffset , (dataBlock + dataBlockOffset)))
    8896:	4a51      	ldr	r2, [pc, #324]	; (89dc <CompactItem+0x1fc>)
    8898:	4692      	mov	sl, r2
    889a:	001a      	movs	r2, r3
    889c:	e088      	b.n	89b0 <CompactItem+0x1d0>
        CompactSectorIfNeeded(s_compactItemLength + BLOCK_HEADER_SIZE);
    889e:	3010      	adds	r0, #16
    88a0:	b280      	uxth	r0, r0
    88a2:	4b52      	ldr	r3, [pc, #328]	; (89ec <CompactItem+0x20c>)
    88a4:	4798      	blx	r3
    88a6:	e7b8      	b.n	881a <CompactItem+0x3a>
        CompactSectorIfNeeded(blockHeader.itemLength + BLOCK_HEADER_SIZE);
    88a8:	ab06      	add	r3, sp, #24
    88aa:	8918      	ldrh	r0, [r3, #8]
    88ac:	3010      	adds	r0, #16
    88ae:	b280      	uxth	r0, r0
    88b0:	4b4e      	ldr	r3, [pc, #312]	; (89ec <CompactItem+0x20c>)
    88b2:	4798      	blx	r3
        cache = FindItemCache(s_compactItemId);
    88b4:	4b47      	ldr	r3, [pc, #284]	; (89d4 <CompactItem+0x1f4>)
    88b6:	8818      	ldrh	r0, [r3, #0]
    88b8:	4b47      	ldr	r3, [pc, #284]	; (89d8 <CompactItem+0x1f8>)
    88ba:	4798      	blx	r3
    88bc:	4683      	mov	fp, r0
        assert(cache != NULL);
    88be:	2800      	cmp	r0, #0
    88c0:	d015      	beq.n	88ee <CompactItem+0x10e>
        blockPointer = cache->lastBlock;
    88c2:	7882      	ldrb	r2, [r0, #2]
    88c4:	78c3      	ldrb	r3, [r0, #3]
    88c6:	021b      	lsls	r3, r3, #8
    88c8:	4313      	orrs	r3, r2
    88ca:	0019      	movs	r1, r3
    88cc:	9303      	str	r3, [sp, #12]
        D_Nv_Read(s_sector, blockPointer, (uint8_t*) &blockHeader, BLOCK_HEADER_SIZE);
    88ce:	ac06      	add	r4, sp, #24
    88d0:	4b42      	ldr	r3, [pc, #264]	; (89dc <CompactItem+0x1fc>)
    88d2:	7818      	ldrb	r0, [r3, #0]
    88d4:	2310      	movs	r3, #16
    88d6:	0022      	movs	r2, r4
    88d8:	4d41      	ldr	r5, [pc, #260]	; (89e0 <CompactItem+0x200>)
    88da:	47a8      	blx	r5
    uint16_t lastBlock = s_sectorHead;
    88dc:	4b41      	ldr	r3, [pc, #260]	; (89e4 <CompactItem+0x204>)
    88de:	881b      	ldrh	r3, [r3, #0]
    88e0:	9305      	str	r3, [sp, #20]
    uint16_t bytesToGather = blockHeader.itemLength;
    88e2:	8923      	ldrh	r3, [r4, #8]
    if ( s_compactItemLength != 0u )
    88e4:	4a3a      	ldr	r2, [pc, #232]	; (89d0 <CompactItem+0x1f0>)
    88e6:	8812      	ldrh	r2, [r2, #0]
    88e8:	2a00      	cmp	r2, #0
    88ea:	d0ba      	beq.n	8862 <CompactItem+0x82>
    88ec:	e7b2      	b.n	8854 <CompactItem+0x74>
        assert(cache != NULL);
    88ee:	4b40      	ldr	r3, [pc, #256]	; (89f0 <CompactItem+0x210>)
    88f0:	4a40      	ldr	r2, [pc, #256]	; (89f4 <CompactItem+0x214>)
    88f2:	2191      	movs	r1, #145	; 0x91
    88f4:	00c9      	lsls	r1, r1, #3
    88f6:	4840      	ldr	r0, [pc, #256]	; (89f8 <CompactItem+0x218>)
    88f8:	4c40      	ldr	r4, [pc, #256]	; (89fc <CompactItem+0x21c>)
    88fa:	47a0      	blx	r4
        if (!GatherData(s_sector, blockPointer, 0u, bytesToGather, (dataBlock + BLOCK_HEADER_SIZE )))
    88fc:	4a37      	ldr	r2, [pc, #220]	; (89dc <CompactItem+0x1fc>)
    88fe:	7810      	ldrb	r0, [r2, #0]
    8900:	4a39      	ldr	r2, [pc, #228]	; (89e8 <CompactItem+0x208>)
    8902:	3210      	adds	r2, #16
    8904:	9200      	str	r2, [sp, #0]
    8906:	2200      	movs	r2, #0
    8908:	9903      	ldr	r1, [sp, #12]
    890a:	4c3d      	ldr	r4, [pc, #244]	; (8a00 <CompactItem+0x220>)
    890c:	47a0      	blx	r4
            return S_Nv_ReturnValue_Failure;
    890e:	2301      	movs	r3, #1
        if (!GatherData(s_sector, blockPointer, 0u, bytesToGather, (dataBlock + BLOCK_HEADER_SIZE )))
    8910:	2800      	cmp	r0, #0
    8912:	d100      	bne.n	8916 <CompactItem+0x136>
    8914:	e770      	b.n	87f8 <CompactItem+0x18>
        memcpy(dataBlock, &blockHeader, BLOCK_HEADER_SIZE);
    8916:	4934      	ldr	r1, [pc, #208]	; (89e8 <CompactItem+0x208>)
    8918:	ab06      	add	r3, sp, #24
    891a:	000a      	movs	r2, r1
    891c:	0018      	movs	r0, r3
    891e:	c870      	ldmia	r0!, {r4, r5, r6}
    8920:	c270      	stmia	r2!, {r4, r5, r6}
    8922:	6800      	ldr	r0, [r0, #0]
    8924:	6010      	str	r0, [r2, #0]
        if ( !WriteAndCheck(s_sectorHead, dataBlock, blockHeader.blockLength + BLOCK_HEADER_SIZE) )
    8926:	88da      	ldrh	r2, [r3, #6]
    8928:	3210      	adds	r2, #16
    892a:	b292      	uxth	r2, r2
    892c:	4b2d      	ldr	r3, [pc, #180]	; (89e4 <CompactItem+0x204>)
    892e:	8818      	ldrh	r0, [r3, #0]
    8930:	4b34      	ldr	r3, [pc, #208]	; (8a04 <CompactItem+0x224>)
    8932:	4798      	blx	r3
            return false;
    8934:	2300      	movs	r3, #0
        if ( !WriteAndCheck(s_sectorHead, dataBlock, blockHeader.blockLength + BLOCK_HEADER_SIZE) )
    8936:	2800      	cmp	r0, #0
    8938:	d100      	bne.n	893c <CompactItem+0x15c>
    893a:	e75d      	b.n	87f8 <CompactItem+0x18>
        UpdateSectorHead((BLOCK_HEADER_SIZE + blockHeader.blockLength), ITEM_64BYTE_ALIGNMENT);
    893c:	ab06      	add	r3, sp, #24
    893e:	88d8      	ldrh	r0, [r3, #6]
    8940:	3010      	adds	r0, #16
    8942:	b280      	uxth	r0, r0
    8944:	2102      	movs	r1, #2
    8946:	4b30      	ldr	r3, [pc, #192]	; (8a08 <CompactItem+0x228>)
    8948:	4798      	blx	r3
    s_compactItemId = 0u;
    894a:	2300      	movs	r3, #0
    894c:	4a21      	ldr	r2, [pc, #132]	; (89d4 <CompactItem+0x1f4>)
    894e:	8013      	strh	r3, [r2, #0]
    s_compactItemLength = 0u;
    8950:	4a1f      	ldr	r2, [pc, #124]	; (89d0 <CompactItem+0x1f0>)
    8952:	8013      	strh	r3, [r2, #0]
    cache->lastBlock = lastBlock;
    8954:	465b      	mov	r3, fp
    8956:	9905      	ldr	r1, [sp, #20]
    8958:	7099      	strb	r1, [r3, #2]
    895a:	0a0b      	lsrs	r3, r1, #8
    895c:	465a      	mov	r2, fp
    895e:	70d3      	strb	r3, [r2, #3]
    return S_Nv_ReturnValue_Ok;
    8960:	2300      	movs	r3, #0
    8962:	e749      	b.n	87f8 <CompactItem+0x18>
            bytesToGatherAndCommit = (currLength > ROW_SIZE) ? ROW_SIZE : currLength;
    8964:	b2ad      	uxth	r5, r5
            if (!GatherData(s_sector, blockPointer, inDataOffset, bytesToGatherAndCommit - dataBlockOffset , (dataBlock + dataBlockOffset)))
    8966:	1aaf      	subs	r7, r5, r2
    8968:	b2bb      	uxth	r3, r7
    896a:	0019      	movs	r1, r3
    896c:	4653      	mov	r3, sl
    896e:	7818      	ldrb	r0, [r3, #0]
    8970:	4b1d      	ldr	r3, [pc, #116]	; (89e8 <CompactItem+0x208>)
    8972:	189b      	adds	r3, r3, r2
    8974:	9300      	str	r3, [sp, #0]
    8976:	9102      	str	r1, [sp, #8]
    8978:	000b      	movs	r3, r1
    897a:	0032      	movs	r2, r6
    897c:	9903      	ldr	r1, [sp, #12]
    897e:	4f20      	ldr	r7, [pc, #128]	; (8a00 <CompactItem+0x220>)
    8980:	47b8      	blx	r7
    8982:	2800      	cmp	r0, #0
    8984:	d01e      	beq.n	89c4 <CompactItem+0x1e4>
            if ( !WriteAndCheck(s_sectorHead, dataBlock, bytesToGatherAndCommit) )
    8986:	4b17      	ldr	r3, [pc, #92]	; (89e4 <CompactItem+0x204>)
    8988:	8818      	ldrh	r0, [r3, #0]
    898a:	002a      	movs	r2, r5
    898c:	4916      	ldr	r1, [pc, #88]	; (89e8 <CompactItem+0x208>)
    898e:	4b1d      	ldr	r3, [pc, #116]	; (8a04 <CompactItem+0x224>)
    8990:	4798      	blx	r3
    8992:	2800      	cmp	r0, #0
    8994:	d018      	beq.n	89c8 <CompactItem+0x1e8>
            UpdateSectorHead(bytesToGatherAndCommit, ITEM_64BYTE_ALIGNMENT);
    8996:	2102      	movs	r1, #2
    8998:	0028      	movs	r0, r5
    899a:	4b1b      	ldr	r3, [pc, #108]	; (8a08 <CompactItem+0x228>)
    899c:	4798      	blx	r3
            currLength -= bytesToGatherAndCommit;
    899e:	1b64      	subs	r4, r4, r5
    89a0:	b2a4      	uxth	r4, r4
            inDataOffset += (bytesToGatherAndCommit - dataBlockOffset);
    89a2:	9902      	ldr	r1, [sp, #8]
    89a4:	468c      	mov	ip, r1
    89a6:	4466      	add	r6, ip
    89a8:	b2b6      	uxth	r6, r6
            dataBlockOffset = 0;
    89aa:	2200      	movs	r2, #0
        } while(currLength > 0);
    89ac:	2c00      	cmp	r4, #0
    89ae:	d0cc      	beq.n	894a <CompactItem+0x16a>
            bytesToGatherAndCommit = (currLength > ROW_SIZE) ? ROW_SIZE : currLength;
    89b0:	1c25      	adds	r5, r4, #0
    89b2:	454c      	cmp	r4, r9
    89b4:	d9d6      	bls.n	8964 <CompactItem+0x184>
    89b6:	466b      	mov	r3, sp
    89b8:	8a5d      	ldrh	r5, [r3, #18]
    89ba:	e7d3      	b.n	8964 <CompactItem+0x184>
        return S_Nv_ReturnValue_Ok;
    89bc:	2300      	movs	r3, #0
    89be:	e71b      	b.n	87f8 <CompactItem+0x18>
        return S_Nv_ReturnValue_Ok;
    89c0:	2300      	movs	r3, #0
    89c2:	e719      	b.n	87f8 <CompactItem+0x18>
                return S_Nv_ReturnValue_Failure;
    89c4:	2301      	movs	r3, #1
    89c6:	e717      	b.n	87f8 <CompactItem+0x18>
                return false;
    89c8:	2300      	movs	r3, #0
    89ca:	e715      	b.n	87f8 <CompactItem+0x18>
    89cc:	00007ff1 	.word	0x00007ff1
    89d0:	20000252 	.word	0x20000252
    89d4:	20000250 	.word	0x20000250
    89d8:	000081e9 	.word	0x000081e9
    89dc:	20000280 	.word	0x20000280
    89e0:	00007da1 	.word	0x00007da1
    89e4:	20000282 	.word	0x20000282
    89e8:	2000013c 	.word	0x2000013c
    89ec:	00008765 	.word	0x00008765
    89f0:	000185d8 	.word	0x000185d8
    89f4:	00018798 	.word	0x00018798
    89f8:	00018664 	.word	0x00018664
    89fc:	00016765 	.word	0x00016765
    8a00:	00008089 	.word	0x00008089
    8a04:	00008381 	.word	0x00008381
    8a08:	0000800d 	.word	0x0000800d

00008a0c <compactItemTimerFired>:
{
    8a0c:	b510      	push	{r4, lr}
    (void)CompactItem();
    8a0e:	4b01      	ldr	r3, [pc, #4]	; (8a14 <compactItemTimerFired+0x8>)
    8a10:	4798      	blx	r3
}
    8a12:	bd10      	pop	{r4, pc}
    8a14:	000087e1 	.word	0x000087e1

00008a18 <WriteDataBlockAndHeader>:
{
    8a18:	b5f0      	push	{r4, r5, r6, r7, lr}
    8a1a:	46de      	mov	lr, fp
    8a1c:	4657      	mov	r7, sl
    8a1e:	464e      	mov	r6, r9
    8a20:	4645      	mov	r5, r8
    8a22:	b5e0      	push	{r5, r6, r7, lr}
    8a24:	b083      	sub	sp, #12
    8a26:	0004      	movs	r4, r0
    8a28:	468a      	mov	sl, r1
    memset(dataBlock, 0xFF, sizeof(dataBlock));
    8a2a:	4d46      	ldr	r5, [pc, #280]	; (8b44 <WriteDataBlockAndHeader+0x12c>)
    8a2c:	2280      	movs	r2, #128	; 0x80
    8a2e:	0052      	lsls	r2, r2, #1
    8a30:	21ff      	movs	r1, #255	; 0xff
    8a32:	0028      	movs	r0, r5
    8a34:	4b44      	ldr	r3, [pc, #272]	; (8b48 <WriteDataBlockAndHeader+0x130>)
    8a36:	4798      	blx	r3
    pBlockHeader->dataCrc = ComputeCrc(pData, pBlockHeader->blockLength, 0xFFFF);
    8a38:	4e44      	ldr	r6, [pc, #272]	; (8b4c <WriteDataBlockAndHeader+0x134>)
    8a3a:	79a3      	ldrb	r3, [r4, #6]
    8a3c:	79e1      	ldrb	r1, [r4, #7]
    8a3e:	0209      	lsls	r1, r1, #8
    8a40:	4319      	orrs	r1, r3
    8a42:	0032      	movs	r2, r6
    8a44:	4650      	mov	r0, sl
    8a46:	4f42      	ldr	r7, [pc, #264]	; (8b50 <WriteDataBlockAndHeader+0x138>)
    8a48:	47b8      	blx	r7
    8a4a:	7020      	strb	r0, [r4, #0]
    8a4c:	0a00      	lsrs	r0, r0, #8
    8a4e:	7060      	strb	r0, [r4, #1]
    return ComputeCrc(((uint8_t*) pBlockHeader), (sizeof(BlockHeader_t) - sizeof(pBlockHeader->headerCrc)), 0xFFFFu); // skip headerCrc field
    8a50:	0032      	movs	r2, r6
    8a52:	210e      	movs	r1, #14
    8a54:	0020      	movs	r0, r4
    8a56:	47b8      	blx	r7
    pBlockHeader->headerCrc = ComputeHeaderCrc(pBlockHeader);
    8a58:	73a0      	strb	r0, [r4, #14]
    8a5a:	0a00      	lsrs	r0, r0, #8
    8a5c:	73e0      	strb	r0, [r4, #15]
    memcpy(dataBlock, pBlockHeader, BLOCK_HEADER_SIZE);
    8a5e:	2210      	movs	r2, #16
    8a60:	0021      	movs	r1, r4
    8a62:	0028      	movs	r0, r5
    8a64:	4b3b      	ldr	r3, [pc, #236]	; (8b54 <WriteDataBlockAndHeader+0x13c>)
    8a66:	4798      	blx	r3
    currentLength = pBlockHeader->blockLength + BLOCK_HEADER_SIZE;
    8a68:	79a3      	ldrb	r3, [r4, #6]
    8a6a:	79e2      	ldrb	r2, [r4, #7]
    8a6c:	0212      	lsls	r2, r2, #8
    8a6e:	431a      	orrs	r2, r3
    8a70:	0015      	movs	r5, r2
    8a72:	3510      	adds	r5, #16
    8a74:	b2ad      	uxth	r5, r5
    if (pData != NULL )
    8a76:	4653      	mov	r3, sl
    8a78:	2b00      	cmp	r3, #0
    8a7a:	d012      	beq.n	8aa2 <WriteDataBlockAndHeader+0x8a>
        if(currentLength <= ROW_SIZE)
    8a7c:	2380      	movs	r3, #128	; 0x80
    8a7e:	005b      	lsls	r3, r3, #1
    8a80:	429d      	cmp	r5, r3
    8a82:	d909      	bls.n	8a98 <WriteDataBlockAndHeader+0x80>
    8a84:	2600      	movs	r6, #0
    8a86:	2710      	movs	r7, #16
                bytesToCommit = (currentLength > ROW_SIZE) ? ROW_SIZE : currentLength;
    8a88:	2380      	movs	r3, #128	; 0x80
    8a8a:	005b      	lsls	r3, r3, #1
    8a8c:	469b      	mov	fp, r3
    8a8e:	466a      	mov	r2, sp
    8a90:	80d3      	strh	r3, [r2, #6]
                memcpy(dataBlock + dataBlockOffset, pData + inDataOffset, bytesToCommit - dataBlockOffset);
    8a92:	4b2c      	ldr	r3, [pc, #176]	; (8b44 <WriteDataBlockAndHeader+0x12c>)
    8a94:	4699      	mov	r9, r3
    8a96:	e045      	b.n	8b24 <WriteDataBlockAndHeader+0x10c>
            memcpy(dataBlock + BLOCK_HEADER_SIZE , pData, pBlockHeader->blockLength);
    8a98:	4651      	mov	r1, sl
    8a9a:	482a      	ldr	r0, [pc, #168]	; (8b44 <WriteDataBlockAndHeader+0x12c>)
    8a9c:	3010      	adds	r0, #16
    8a9e:	4b2d      	ldr	r3, [pc, #180]	; (8b54 <WriteDataBlockAndHeader+0x13c>)
    8aa0:	4798      	blx	r3
    if ( !WriteAndCheck(s_sectorHead, dataBlock, MIN((BLOCK_HEADER_SIZE + pBlockHeader->blockLength), ROW_SIZE)) )
    8aa2:	79a3      	ldrb	r3, [r4, #6]
    8aa4:	79e2      	ldrb	r2, [r4, #7]
    8aa6:	0212      	lsls	r2, r2, #8
    8aa8:	431a      	orrs	r2, r3
    8aaa:	3210      	adds	r2, #16
    8aac:	2380      	movs	r3, #128	; 0x80
    8aae:	005b      	lsls	r3, r3, #1
    8ab0:	429a      	cmp	r2, r3
    8ab2:	dd00      	ble.n	8ab6 <WriteDataBlockAndHeader+0x9e>
    8ab4:	001a      	movs	r2, r3
    8ab6:	b292      	uxth	r2, r2
    8ab8:	4b27      	ldr	r3, [pc, #156]	; (8b58 <WriteDataBlockAndHeader+0x140>)
    8aba:	8818      	ldrh	r0, [r3, #0]
    8abc:	4921      	ldr	r1, [pc, #132]	; (8b44 <WriteDataBlockAndHeader+0x12c>)
    8abe:	4b27      	ldr	r3, [pc, #156]	; (8b5c <WriteDataBlockAndHeader+0x144>)
    8ac0:	4798      	blx	r3
    8ac2:	4680      	mov	r8, r0
    8ac4:	2800      	cmp	r0, #0
    8ac6:	d033      	beq.n	8b30 <WriteDataBlockAndHeader+0x118>
    UpdateSectorHead((pBlockHeader->blockLength + BLOCK_HEADER_SIZE), ITEM_64BYTE_ALIGNMENT );
    8ac8:	79a3      	ldrb	r3, [r4, #6]
    8aca:	79e0      	ldrb	r0, [r4, #7]
    8acc:	0200      	lsls	r0, r0, #8
    8ace:	4318      	orrs	r0, r3
    8ad0:	3010      	adds	r0, #16
    8ad2:	b280      	uxth	r0, r0
    8ad4:	2102      	movs	r1, #2
    8ad6:	4b22      	ldr	r3, [pc, #136]	; (8b60 <WriteDataBlockAndHeader+0x148>)
    8ad8:	4798      	blx	r3
}
    8ada:	4640      	mov	r0, r8
    8adc:	b003      	add	sp, #12
    8ade:	bc3c      	pop	{r2, r3, r4, r5}
    8ae0:	4690      	mov	r8, r2
    8ae2:	4699      	mov	r9, r3
    8ae4:	46a2      	mov	sl, r4
    8ae6:	46ab      	mov	fp, r5
    8ae8:	bdf0      	pop	{r4, r5, r6, r7, pc}
                bytesToCommit = (currentLength > ROW_SIZE) ? ROW_SIZE : currentLength;
    8aea:	b2a4      	uxth	r4, r4
                memcpy(dataBlock + dataBlockOffset, pData + inDataOffset, bytesToCommit - dataBlockOffset);
    8aec:	464b      	mov	r3, r9
    8aee:	19d8      	adds	r0, r3, r7
    8af0:	1be2      	subs	r2, r4, r7
    8af2:	4653      	mov	r3, sl
    8af4:	1999      	adds	r1, r3, r6
    8af6:	4b17      	ldr	r3, [pc, #92]	; (8b54 <WriteDataBlockAndHeader+0x13c>)
    8af8:	4798      	blx	r3
                if ( !WriteAndCheck(s_sectorHead, dataBlock, bytesToCommit))
    8afa:	4b17      	ldr	r3, [pc, #92]	; (8b58 <WriteDataBlockAndHeader+0x140>)
    8afc:	8818      	ldrh	r0, [r3, #0]
    8afe:	0022      	movs	r2, r4
    8b00:	4649      	mov	r1, r9
    8b02:	4b16      	ldr	r3, [pc, #88]	; (8b5c <WriteDataBlockAndHeader+0x144>)
    8b04:	4798      	blx	r3
    8b06:	4680      	mov	r8, r0
    8b08:	2800      	cmp	r0, #0
    8b0a:	d0e6      	beq.n	8ada <WriteDataBlockAndHeader+0xc2>
                UpdateSectorHead(bytesToCommit, ITEM_64BYTE_ALIGNMENT);
    8b0c:	2102      	movs	r1, #2
    8b0e:	0020      	movs	r0, r4
    8b10:	4b13      	ldr	r3, [pc, #76]	; (8b60 <WriteDataBlockAndHeader+0x148>)
    8b12:	4798      	blx	r3
                currentLength -= bytesToCommit;
    8b14:	1b2d      	subs	r5, r5, r4
    8b16:	b2ad      	uxth	r5, r5
                inDataOffset += (bytesToCommit - dataBlockOffset);
    8b18:	1be4      	subs	r4, r4, r7
    8b1a:	1936      	adds	r6, r6, r4
    8b1c:	b2b6      	uxth	r6, r6
                dataBlockOffset = 0;
    8b1e:	2700      	movs	r7, #0
            } while(currentLength > 0);
    8b20:	2d00      	cmp	r5, #0
    8b22:	d0da      	beq.n	8ada <WriteDataBlockAndHeader+0xc2>
                bytesToCommit = (currentLength > ROW_SIZE) ? ROW_SIZE : currentLength;
    8b24:	1c2c      	adds	r4, r5, #0
    8b26:	455d      	cmp	r5, fp
    8b28:	d9df      	bls.n	8aea <WriteDataBlockAndHeader+0xd2>
    8b2a:	466b      	mov	r3, sp
    8b2c:	88dc      	ldrh	r4, [r3, #6]
    8b2e:	e7dc      	b.n	8aea <WriteDataBlockAndHeader+0xd2>
        UpdateSectorHead((pBlockHeader->blockLength + BLOCK_HEADER_SIZE), ITEM_64BYTE_ALIGNMENT);
    8b30:	79a3      	ldrb	r3, [r4, #6]
    8b32:	79e0      	ldrb	r0, [r4, #7]
    8b34:	0200      	lsls	r0, r0, #8
    8b36:	4318      	orrs	r0, r3
    8b38:	3010      	adds	r0, #16
    8b3a:	b280      	uxth	r0, r0
    8b3c:	2102      	movs	r1, #2
    8b3e:	4b08      	ldr	r3, [pc, #32]	; (8b60 <WriteDataBlockAndHeader+0x148>)
    8b40:	4798      	blx	r3
        return false;
    8b42:	e7ca      	b.n	8ada <WriteDataBlockAndHeader+0xc2>
    8b44:	2000013c 	.word	0x2000013c
    8b48:	00016839 	.word	0x00016839
    8b4c:	0000ffff 	.word	0x0000ffff
    8b50:	00008049 	.word	0x00008049
    8b54:	00016827 	.word	0x00016827
    8b58:	20000282 	.word	0x20000282
    8b5c:	00008381 	.word	0x00008381
    8b60:	0000800d 	.word	0x0000800d

00008b64 <S_Nv_EarlyInit>:
/***************************************************************************************************
* EXPORTED FUNCTIONS
***************************************************************************************************/

void S_Nv_EarlyInit(void)
{
    8b64:	b5f0      	push	{r4, r5, r6, r7, lr}
    8b66:	46ce      	mov	lr, r9
    8b68:	4647      	mov	r7, r8
    8b6a:	b580      	push	{r7, lr}
    8b6c:	b091      	sub	sp, #68	; 0x44
    SnvRevisioin_t revisionNumber;
    s_itemCount = 0u;
    8b6e:	2200      	movs	r2, #0
    8b70:	4bb3      	ldr	r3, [pc, #716]	; (8e40 <S_Nv_EarlyInit+0x2dc>)
    8b72:	701a      	strb	r2, [r3, #0]
    SectorHeader_t sectorHeader;

    uint8_t lastSector = 0xFFu;
    uint32_t lastSectorSequence = 0xFFFFFFFFuL;

    for ( uint8_t sector = FIRST_SECTOR; sector < (FIRST_SECTOR + SECTOR_COUNT); sector++ )
    8b74:	2400      	movs	r4, #0
    uint32_t lastSectorSequence = 0xFFFFFFFFuL;
    8b76:	2301      	movs	r3, #1
    8b78:	425b      	negs	r3, r3
    8b7a:	4699      	mov	r9, r3
    uint8_t lastSector = 0xFFu;
    8b7c:	27ff      	movs	r7, #255	; 0xff
    {
        D_Nv_Read(sector, 0u, (uint8_t*) &sectorHeader, SECTOR_HEADER_SIZE);
    8b7e:	4eb1      	ldr	r6, [pc, #708]	; (8e44 <S_Nv_EarlyInit+0x2e0>)
    8b80:	2312      	movs	r3, #18
    8b82:	aa0b      	add	r2, sp, #44	; 0x2c
    8b84:	2100      	movs	r1, #0
    8b86:	0020      	movs	r0, r4
    8b88:	47b0      	blx	r6
        if (((sectorHeader.sequenceNumber ^ sectorHeader.sequenceParity) == 0xFFFFFFFFuL) &&
    8b8a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    8b8c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    8b8e:	9301      	str	r3, [sp, #4]
    8b90:	406b      	eors	r3, r5
    8b92:	3301      	adds	r3, #1
    8b94:	d01d      	beq.n	8bd2 <S_Nv_EarlyInit+0x6e>
    for ( uint8_t sector = FIRST_SECTOR; sector < (FIRST_SECTOR + SECTOR_COUNT); sector++ )
    8b96:	3401      	adds	r4, #1
    8b98:	b2e4      	uxtb	r4, r4
    8b9a:	2c02      	cmp	r4, #2
    8b9c:	d1f0      	bne.n	8b80 <S_Nv_EarlyInit+0x1c>
                lastSectorSequence = sectorHeader.sequenceNumber;
            }
        }
    }

    if ( lastSector == 0xFFu )
    8b9e:	2fff      	cmp	r7, #255	; 0xff
    8ba0:	d057      	beq.n	8c52 <S_Nv_EarlyInit+0xee>
        s_itemCount = 0u;
    }
    else
    {
        // load active sector
        s_sector = lastSector;
    8ba2:	4ba9      	ldr	r3, [pc, #676]	; (8e48 <S_Nv_EarlyInit+0x2e4>)
    8ba4:	701f      	strb	r7, [r3, #0]
    if (SNV_REV_1 == revisionNumber)
    8ba6:	4643      	mov	r3, r8
    8ba8:	2b01      	cmp	r3, #1
    8baa:	d100      	bne.n	8bae <S_Nv_EarlyInit+0x4a>
    8bac:	e07b      	b.n	8ca6 <S_Nv_EarlyInit+0x142>
    else if (SNV_REV_2 == revisionNumber)
    8bae:	4643      	mov	r3, r8
    8bb0:	2b02      	cmp	r3, #2
    8bb2:	d16a      	bne.n	8c8a <S_Nv_EarlyInit+0x126>
        s_sectorHead = ITEMS_AREA_START_ADDRESS;
    8bb4:	2280      	movs	r2, #128	; 0x80
    8bb6:	0052      	lsls	r2, r2, #1
    8bb8:	4ba4      	ldr	r3, [pc, #656]	; (8e4c <S_Nv_EarlyInit+0x2e8>)
    8bba:	801a      	strh	r2, [r3, #0]
        D_Nv_Read(s_sector, 0, (uint8_t*) &sectorHeader, sizeof(SectorHeader_t));
    8bbc:	2312      	movs	r3, #18
    8bbe:	aa06      	add	r2, sp, #24
    8bc0:	2100      	movs	r1, #0
    8bc2:	0038      	movs	r0, r7
    8bc4:	4c9f      	ldr	r4, [pc, #636]	; (8e44 <S_Nv_EarlyInit+0x2e0>)
    8bc6:	47a0      	blx	r4
        while ( s_sectorHead < SECTOR_SIZE )
    8bc8:	4da0      	ldr	r5, [pc, #640]	; (8e4c <S_Nv_EarlyInit+0x2e8>)
                UpdateSectorHead(0, itemAlignment);
    8bca:	4ba1      	ldr	r3, [pc, #644]	; (8e50 <S_Nv_EarlyInit+0x2ec>)
    8bcc:	4698      	mov	r8, r3
            D_Nv_Read(s_sector, s_sectorHead, (uint8_t*) &blockHeader, BLOCK_HEADER_SIZE);
    8bce:	002e      	movs	r6, r5
    8bd0:	e10f      	b.n	8df2 <S_Nv_EarlyInit+0x28e>
        if (((sectorHeader.sequenceNumber ^ sectorHeader.sequenceParity) == 0xFFFFFFFFuL) &&
    8bd2:	ab02      	add	r3, sp, #8
    8bd4:	2226      	movs	r2, #38	; 0x26
    8bd6:	189b      	adds	r3, r3, r2
    8bd8:	781b      	ldrb	r3, [r3, #0]
    8bda:	2b41      	cmp	r3, #65	; 0x41
    8bdc:	d1db      	bne.n	8b96 <S_Nv_EarlyInit+0x32>
            (sectorHeader.signature[0] == (uint8_t) 'A') &&
    8bde:	ab02      	add	r3, sp, #8
    8be0:	3201      	adds	r2, #1
    8be2:	189b      	adds	r3, r3, r2
    8be4:	781b      	ldrb	r3, [r3, #0]
    8be6:	2b54      	cmp	r3, #84	; 0x54
    8be8:	d1d5      	bne.n	8b96 <S_Nv_EarlyInit+0x32>
            (sectorHeader.signature[1] == (uint8_t) 'T') &&
    8bea:	ab02      	add	r3, sp, #8
    8bec:	3201      	adds	r2, #1
    8bee:	189b      	adds	r3, r3, r2
    8bf0:	781b      	ldrb	r3, [r3, #0]
    8bf2:	2b53      	cmp	r3, #83	; 0x53
    8bf4:	d1cf      	bne.n	8b96 <S_Nv_EarlyInit+0x32>
            (sectorHeader.signature[2] == (uint8_t) 'S') &&
    8bf6:	ab02      	add	r3, sp, #8
    8bf8:	3201      	adds	r2, #1
    8bfa:	189b      	adds	r3, r3, r2
    8bfc:	781b      	ldrb	r3, [r3, #0]
    8bfe:	2b4e      	cmp	r3, #78	; 0x4e
    8c00:	d1c9      	bne.n	8b96 <S_Nv_EarlyInit+0x32>
            (sectorHeader.signature[3] == (uint8_t) 'N') &&
    8c02:	ab02      	add	r3, sp, #8
    8c04:	3201      	adds	r2, #1
    8c06:	189b      	adds	r3, r3, r2
    8c08:	781b      	ldrb	r3, [r3, #0]
    8c0a:	2b76      	cmp	r3, #118	; 0x76
    8c0c:	d1c3      	bne.n	8b96 <S_Nv_EarlyInit+0x32>
            if ( sectorHeader.signature[5] == (uint8_t) '1')
    8c0e:	ab02      	add	r3, sp, #8
    8c10:	3201      	adds	r2, #1
    8c12:	189b      	adds	r3, r3, r2
    8c14:	781b      	ldrb	r3, [r3, #0]
    8c16:	2b31      	cmp	r3, #49	; 0x31
    8c18:	d106      	bne.n	8c28 <S_Nv_EarlyInit+0xc4>
                if (pSectorHeaderSnv1->isActive == 0x0000u)
    8c1a:	ab02      	add	r3, sp, #8
    8c1c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    8c1e:	2b00      	cmp	r3, #0
    8c20:	d1b9      	bne.n	8b96 <S_Nv_EarlyInit+0x32>
                    revisionNumber = SNV_REV_1;
    8c22:	2301      	movs	r3, #1
    8c24:	4698      	mov	r8, r3
    8c26:	e00f      	b.n	8c48 <S_Nv_EarlyInit+0xe4>
            else if (sectorHeader.signature[5] == (uint8_t) '2')
    8c28:	2b32      	cmp	r3, #50	; 0x32
    8c2a:	d1b4      	bne.n	8b96 <S_Nv_EarlyInit+0x32>
    return ComputeCrc(((uint8_t*) pSectorHeader) + sizeof(pSectorHeader->headerCrc), (sizeof(SectorHeader_t)- sizeof(pSectorHeader->headerCrc)), 0xFFFFu); // skip headerCrc field
    8c2c:	4a89      	ldr	r2, [pc, #548]	; (8e54 <S_Nv_EarlyInit+0x2f0>)
    8c2e:	2110      	movs	r1, #16
    8c30:	2026      	movs	r0, #38	; 0x26
    8c32:	ab02      	add	r3, sp, #8
    8c34:	469c      	mov	ip, r3
    8c36:	4460      	add	r0, ip
    8c38:	4b87      	ldr	r3, [pc, #540]	; (8e58 <S_Nv_EarlyInit+0x2f4>)
    8c3a:	4798      	blx	r3
              if (headerCrc == sectorHeader.headerCrc)
    8c3c:	ab02      	add	r3, sp, #8
    8c3e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    8c40:	4283      	cmp	r3, r0
    8c42:	d1a8      	bne.n	8b96 <S_Nv_EarlyInit+0x32>
                  revisionNumber = SNV_REV_2;
    8c44:	2302      	movs	r3, #2
    8c46:	4698      	mov	r8, r3
            if ( sectorHeader.sequenceNumber < lastSectorSequence )
    8c48:	454d      	cmp	r5, r9
    8c4a:	d2a4      	bcs.n	8b96 <S_Nv_EarlyInit+0x32>
                lastSectorSequence = sectorHeader.sequenceNumber;
    8c4c:	46a9      	mov	r9, r5
            if ( sectorHeader.sequenceNumber < lastSectorSequence )
    8c4e:	0027      	movs	r7, r4
    8c50:	e7a1      	b.n	8b96 <S_Nv_EarlyInit+0x32>
        s_sector = FIRST_SECTOR;
    8c52:	2200      	movs	r2, #0
    8c54:	4b7c      	ldr	r3, [pc, #496]	; (8e48 <S_Nv_EarlyInit+0x2e4>)
    8c56:	701a      	strb	r2, [r3, #0]
            if ( EraseSector())
    8c58:	4c80      	ldr	r4, [pc, #512]	; (8e5c <S_Nv_EarlyInit+0x2f8>)
                s_nextPageAddressAfterCompact = 0xFFFFu;
    8c5a:	4e81      	ldr	r6, [pc, #516]	; (8e60 <S_Nv_EarlyInit+0x2fc>)
                if ( WriteSectorHeader(INITIAL_SECTOR_SEQUENCE_NUMBER))
    8c5c:	4d81      	ldr	r5, [pc, #516]	; (8e64 <S_Nv_EarlyInit+0x300>)
    8c5e:	e006      	b.n	8c6e <S_Nv_EarlyInit+0x10a>
            s_sector++;
    8c60:	4a79      	ldr	r2, [pc, #484]	; (8e48 <S_Nv_EarlyInit+0x2e4>)
    8c62:	7813      	ldrb	r3, [r2, #0]
    8c64:	3301      	adds	r3, #1
    8c66:	b2db      	uxtb	r3, r3
    8c68:	7013      	strb	r3, [r2, #0]
            if ( s_sector >= (FIRST_SECTOR + SECTOR_COUNT) )
    8c6a:	2b01      	cmp	r3, #1
    8c6c:	d815      	bhi.n	8c9a <S_Nv_EarlyInit+0x136>
            if ( EraseSector())
    8c6e:	47a0      	blx	r4
    8c70:	2800      	cmp	r0, #0
    8c72:	d0f5      	beq.n	8c60 <S_Nv_EarlyInit+0xfc>
                s_nextPageAddressAfterCompact = 0xFFFFu;
    8c74:	2301      	movs	r3, #1
    8c76:	425b      	negs	r3, r3
    8c78:	8033      	strh	r3, [r6, #0]
                if ( WriteSectorHeader(INITIAL_SECTOR_SEQUENCE_NUMBER))
    8c7a:	2002      	movs	r0, #2
    8c7c:	4240      	negs	r0, r0
    8c7e:	47a8      	blx	r5
    8c80:	2800      	cmp	r0, #0
    8c82:	d0ed      	beq.n	8c60 <S_Nv_EarlyInit+0xfc>
        s_itemCount = 0u;
    8c84:	2200      	movs	r2, #0
    8c86:	4b6e      	ldr	r3, [pc, #440]	; (8e40 <S_Nv_EarlyInit+0x2dc>)
    8c88:	701a      	strb	r2, [r3, #0]

        LoadSector(revisionNumber);
    }
    s_earlyInitDone = true;
    8c8a:	2201      	movs	r2, #1
    8c8c:	4b76      	ldr	r3, [pc, #472]	; (8e68 <S_Nv_EarlyInit+0x304>)
    8c8e:	701a      	strb	r2, [r3, #0]
}
    8c90:	b011      	add	sp, #68	; 0x44
    8c92:	bc0c      	pop	{r2, r3}
    8c94:	4690      	mov	r8, r2
    8c96:	4699      	mov	r9, r3
    8c98:	bdf0      	pop	{r4, r5, r6, r7, pc}
                assert(false);
    8c9a:	4b74      	ldr	r3, [pc, #464]	; (8e6c <S_Nv_EarlyInit+0x308>)
    8c9c:	4a74      	ldr	r2, [pc, #464]	; (8e70 <S_Nv_EarlyInit+0x30c>)
    8c9e:	4975      	ldr	r1, [pc, #468]	; (8e74 <S_Nv_EarlyInit+0x310>)
    8ca0:	4875      	ldr	r0, [pc, #468]	; (8e78 <S_Nv_EarlyInit+0x314>)
    8ca2:	4c76      	ldr	r4, [pc, #472]	; (8e7c <S_Nv_EarlyInit+0x318>)
    8ca4:	47a0      	blx	r4
        s_sectorHead = sizeof(SectorHeaderSnv1_t);
    8ca6:	2210      	movs	r2, #16
    8ca8:	4b68      	ldr	r3, [pc, #416]	; (8e4c <S_Nv_EarlyInit+0x2e8>)
    8caa:	801a      	strh	r2, [r3, #0]
    8cac:	2110      	movs	r1, #16
            D_Nv_Read(s_sector, s_sectorHead, (uint8_t*) &blockHeader, BLOCK_HEADER_SIZE);
    8cae:	4e66      	ldr	r6, [pc, #408]	; (8e48 <S_Nv_EarlyInit+0x2e4>)
    8cb0:	4d64      	ldr	r5, [pc, #400]	; (8e44 <S_Nv_EarlyInit+0x2e0>)
    return ComputeCrc(((uint8_t*) pBlockHeader) + sizeof(pBlockHeader->isActive), sizeof(BlockHeaderSNv1_t) - (sizeof(pBlockHeader->isActive)  + sizeof(pBlockHeader->headerCrc)), 0xFFFF); // skip is Active and headerCrc fields
    8cb2:	4f69      	ldr	r7, [pc, #420]	; (8e58 <S_Nv_EarlyInit+0x2f4>)
    8cb4:	e072      	b.n	8d9c <S_Nv_EarlyInit+0x238>
            else if ( blockHeader.isActive != 0x0000u )
    8cb6:	ab06      	add	r3, sp, #24
    8cb8:	881b      	ldrh	r3, [r3, #0]
    8cba:	2b00      	cmp	r3, #0
    8cbc:	d007      	beq.n	8cce <S_Nv_EarlyInit+0x16a>
                UpdateSectorHead((BLOCK_HEADER_SIZE + blockHeader.blockLength), ITEM_16BYTE_ALIGNMENT);
    8cbe:	ab06      	add	r3, sp, #24
    8cc0:	88d8      	ldrh	r0, [r3, #6]
    8cc2:	3010      	adds	r0, #16
    8cc4:	b280      	uxth	r0, r0
    8cc6:	2101      	movs	r1, #1
    8cc8:	4b61      	ldr	r3, [pc, #388]	; (8e50 <S_Nv_EarlyInit+0x2ec>)
    8cca:	4798      	blx	r3
    8ccc:	e061      	b.n	8d92 <S_Nv_EarlyInit+0x22e>
                uint16_t id = blockHeader.id;
    8cce:	ab06      	add	r3, sp, #24
    8cd0:	885c      	ldrh	r4, [r3, #2]
                Item_t *cache = FindItemCache(id);
    8cd2:	0020      	movs	r0, r4
    8cd4:	4b6a      	ldr	r3, [pc, #424]	; (8e80 <S_Nv_EarlyInit+0x31c>)
    8cd6:	4798      	blx	r3
                if (cache == NULL)
    8cd8:	2800      	cmp	r0, #0
    8cda:	d010      	beq.n	8cfe <S_Nv_EarlyInit+0x19a>
                cache->lastBlock = s_sectorHead;
    8cdc:	4b5b      	ldr	r3, [pc, #364]	; (8e4c <S_Nv_EarlyInit+0x2e8>)
    8cde:	781a      	ldrb	r2, [r3, #0]
    8ce0:	7082      	strb	r2, [r0, #2]
    8ce2:	785b      	ldrb	r3, [r3, #1]
    8ce4:	70c3      	strb	r3, [r0, #3]
                if ( blockHeader.itemLength == 0u )
    8ce6:	ab06      	add	r3, sp, #24
    8ce8:	891b      	ldrh	r3, [r3, #8]
    8cea:	2b00      	cmp	r3, #0
    8cec:	d00b      	beq.n	8d06 <S_Nv_EarlyInit+0x1a2>
                UpdateSectorHead((BLOCK_HEADER_SIZE + blockHeader.blockLength), ITEM_16BYTE_ALIGNMENT);
    8cee:	ab06      	add	r3, sp, #24
    8cf0:	88d8      	ldrh	r0, [r3, #6]
    8cf2:	3010      	adds	r0, #16
    8cf4:	b280      	uxth	r0, r0
    8cf6:	2101      	movs	r1, #1
    8cf8:	4b55      	ldr	r3, [pc, #340]	; (8e50 <S_Nv_EarlyInit+0x2ec>)
    8cfa:	4798      	blx	r3
    8cfc:	e049      	b.n	8d92 <S_Nv_EarlyInit+0x22e>
                    cache = CreateItemCache(id);
    8cfe:	0020      	movs	r0, r4
    8d00:	4b60      	ldr	r3, [pc, #384]	; (8e84 <S_Nv_EarlyInit+0x320>)
    8d02:	4798      	blx	r3
    8d04:	e7ea      	b.n	8cdc <S_Nv_EarlyInit+0x178>
                    DeleteItemCache(id);
    8d06:	0020      	movs	r0, r4
    8d08:	4b5f      	ldr	r3, [pc, #380]	; (8e88 <S_Nv_EarlyInit+0x324>)
    8d0a:	4798      	blx	r3
    8d0c:	e7ef      	b.n	8cee <S_Nv_EarlyInit+0x18a>
                uint16_t crc = ComputeDataCrc(s_sector, s_sectorHead, &blockHeader);
    8d0e:	4b4f      	ldr	r3, [pc, #316]	; (8e4c <S_Nv_EarlyInit+0x2e8>)
    8d10:	8819      	ldrh	r1, [r3, #0]
    8d12:	4b4d      	ldr	r3, [pc, #308]	; (8e48 <S_Nv_EarlyInit+0x2e4>)
    8d14:	7818      	ldrb	r0, [r3, #0]
    8d16:	aa02      	add	r2, sp, #8
    8d18:	4b5c      	ldr	r3, [pc, #368]	; (8e8c <S_Nv_EarlyInit+0x328>)
    8d1a:	4798      	blx	r3
                if (crc != blockHeader.dataCrc)
    8d1c:	ab02      	add	r3, sp, #8
    8d1e:	881b      	ldrh	r3, [r3, #0]
    8d20:	4283      	cmp	r3, r0
    8d22:	d007      	beq.n	8d34 <S_Nv_EarlyInit+0x1d0>
                    UpdateSectorHead((BLOCK_HEADER_SIZE + blockHeader.blockLength), itemAlignment);
    8d24:	ab02      	add	r3, sp, #8
    8d26:	88d8      	ldrh	r0, [r3, #6]
    8d28:	3010      	adds	r0, #16
    8d2a:	b280      	uxth	r0, r0
    8d2c:	0021      	movs	r1, r4
    8d2e:	4b48      	ldr	r3, [pc, #288]	; (8e50 <S_Nv_EarlyInit+0x2ec>)
    8d30:	4798      	blx	r3
    8d32:	e05e      	b.n	8df2 <S_Nv_EarlyInit+0x28e>
                    uint16_t id = blockHeader.id;
    8d34:	ab02      	add	r3, sp, #8
    8d36:	885f      	ldrh	r7, [r3, #2]
                    Item_t *cache = FindItemCache(id);
    8d38:	0038      	movs	r0, r7
    8d3a:	4b51      	ldr	r3, [pc, #324]	; (8e80 <S_Nv_EarlyInit+0x31c>)
    8d3c:	4798      	blx	r3
                    if (cache == NULL)
    8d3e:	2800      	cmp	r0, #0
    8d40:	d010      	beq.n	8d64 <S_Nv_EarlyInit+0x200>
                    cache->lastBlock = s_sectorHead;
    8d42:	4b42      	ldr	r3, [pc, #264]	; (8e4c <S_Nv_EarlyInit+0x2e8>)
    8d44:	781a      	ldrb	r2, [r3, #0]
    8d46:	7082      	strb	r2, [r0, #2]
    8d48:	785b      	ldrb	r3, [r3, #1]
    8d4a:	70c3      	strb	r3, [r0, #3]
                    if ( blockHeader.itemLength == 0u )
    8d4c:	ab02      	add	r3, sp, #8
    8d4e:	891b      	ldrh	r3, [r3, #8]
    8d50:	2b00      	cmp	r3, #0
    8d52:	d00b      	beq.n	8d6c <S_Nv_EarlyInit+0x208>
                    UpdateSectorHead((BLOCK_HEADER_SIZE + blockHeader.blockLength), itemAlignment);
    8d54:	ab02      	add	r3, sp, #8
    8d56:	88d8      	ldrh	r0, [r3, #6]
    8d58:	3010      	adds	r0, #16
    8d5a:	b280      	uxth	r0, r0
    8d5c:	0021      	movs	r1, r4
    8d5e:	4b3c      	ldr	r3, [pc, #240]	; (8e50 <S_Nv_EarlyInit+0x2ec>)
    8d60:	4798      	blx	r3
    8d62:	e046      	b.n	8df2 <S_Nv_EarlyInit+0x28e>
                        cache = CreateItemCache(id);
    8d64:	0038      	movs	r0, r7
    8d66:	4b47      	ldr	r3, [pc, #284]	; (8e84 <S_Nv_EarlyInit+0x320>)
    8d68:	4798      	blx	r3
    8d6a:	e7ea      	b.n	8d42 <S_Nv_EarlyInit+0x1de>
                        DeleteItemCache(id);
    8d6c:	0038      	movs	r0, r7
    8d6e:	4b46      	ldr	r3, [pc, #280]	; (8e88 <S_Nv_EarlyInit+0x324>)
    8d70:	4798      	blx	r3
    8d72:	e7ef      	b.n	8d54 <S_Nv_EarlyInit+0x1f0>
            else if ( blockHeader.headerCrc != ComputeHeaderCrcSnv1(&blockHeader) )
    8d74:	ab06      	add	r3, sp, #24
    8d76:	89dc      	ldrh	r4, [r3, #14]
    return ComputeCrc(((uint8_t*) pBlockHeader) + sizeof(pBlockHeader->isActive), sizeof(BlockHeaderSNv1_t) - (sizeof(pBlockHeader->isActive)  + sizeof(pBlockHeader->headerCrc)), 0xFFFF); // skip is Active and headerCrc fields
    8d78:	4a36      	ldr	r2, [pc, #216]	; (8e54 <S_Nv_EarlyInit+0x2f0>)
    8d7a:	210c      	movs	r1, #12
    8d7c:	2012      	movs	r0, #18
    8d7e:	ab02      	add	r3, sp, #8
    8d80:	469c      	mov	ip, r3
    8d82:	4460      	add	r0, ip
    8d84:	47b8      	blx	r7
            else if ( blockHeader.headerCrc != ComputeHeaderCrcSnv1(&blockHeader) )
    8d86:	4284      	cmp	r4, r0
    8d88:	d095      	beq.n	8cb6 <S_Nv_EarlyInit+0x152>
                UpdateSectorHead(BLOCK_HEADER_SIZE, ITEM_16BYTE_ALIGNMENT);
    8d8a:	2101      	movs	r1, #1
    8d8c:	2010      	movs	r0, #16
    8d8e:	4b30      	ldr	r3, [pc, #192]	; (8e50 <S_Nv_EarlyInit+0x2ec>)
    8d90:	4798      	blx	r3
        while ( s_sectorHead < SECTOR_SIZE )
    8d92:	4b2e      	ldr	r3, [pc, #184]	; (8e4c <S_Nv_EarlyInit+0x2e8>)
    8d94:	8819      	ldrh	r1, [r3, #0]
    8d96:	4b3e      	ldr	r3, [pc, #248]	; (8e90 <S_Nv_EarlyInit+0x32c>)
    8d98:	4299      	cmp	r1, r3
    8d9a:	d812      	bhi.n	8dc2 <S_Nv_EarlyInit+0x25e>
            D_Nv_Read(s_sector, s_sectorHead, (uint8_t*) &blockHeader, BLOCK_HEADER_SIZE);
    8d9c:	ac06      	add	r4, sp, #24
    8d9e:	7830      	ldrb	r0, [r6, #0]
    8da0:	2310      	movs	r3, #16
    8da2:	0022      	movs	r2, r4
    8da4:	47a8      	blx	r5
        if ( pData[i] != 0xFFu )
    8da6:	7823      	ldrb	r3, [r4, #0]
    8da8:	2bff      	cmp	r3, #255	; 0xff
    8daa:	d1e3      	bne.n	8d74 <S_Nv_EarlyInit+0x210>
    8dac:	ab06      	add	r3, sp, #24
    8dae:	211f      	movs	r1, #31
    8db0:	aa02      	add	r2, sp, #8
    8db2:	4694      	mov	ip, r2
    8db4:	4461      	add	r1, ip
    8db6:	785a      	ldrb	r2, [r3, #1]
    8db8:	2aff      	cmp	r2, #255	; 0xff
    8dba:	d1db      	bne.n	8d74 <S_Nv_EarlyInit+0x210>
    8dbc:	3301      	adds	r3, #1
    for ( uint16_t i = 0u; i < length; i++ )
    8dbe:	428b      	cmp	r3, r1
    8dc0:	d1f9      	bne.n	8db6 <S_Nv_EarlyInit+0x252>
        if ( !CompactSector() )
    8dc2:	4b34      	ldr	r3, [pc, #208]	; (8e94 <S_Nv_EarlyInit+0x330>)
    8dc4:	4798      	blx	r3
    8dc6:	2800      	cmp	r0, #0
    8dc8:	d000      	beq.n	8dcc <S_Nv_EarlyInit+0x268>
    8dca:	e75e      	b.n	8c8a <S_Nv_EarlyInit+0x126>
            assert(false);
    8dcc:	4b27      	ldr	r3, [pc, #156]	; (8e6c <S_Nv_EarlyInit+0x308>)
    8dce:	4a32      	ldr	r2, [pc, #200]	; (8e98 <S_Nv_EarlyInit+0x334>)
    8dd0:	4932      	ldr	r1, [pc, #200]	; (8e9c <S_Nv_EarlyInit+0x338>)
    8dd2:	4829      	ldr	r0, [pc, #164]	; (8e78 <S_Nv_EarlyInit+0x314>)
    8dd4:	4c29      	ldr	r4, [pc, #164]	; (8e7c <S_Nv_EarlyInit+0x318>)
    8dd6:	47a0      	blx	r4
            else if ( blockHeader.headerCrc != ComputeHeaderCrc(&blockHeader) )
    8dd8:	ab02      	add	r3, sp, #8
    8dda:	89df      	ldrh	r7, [r3, #14]
    return ComputeCrc(((uint8_t*) pBlockHeader), (sizeof(BlockHeader_t) - sizeof(pBlockHeader->headerCrc)), 0xFFFFu); // skip headerCrc field
    8ddc:	4a1d      	ldr	r2, [pc, #116]	; (8e54 <S_Nv_EarlyInit+0x2f0>)
    8dde:	210e      	movs	r1, #14
    8de0:	0018      	movs	r0, r3
    8de2:	4b1d      	ldr	r3, [pc, #116]	; (8e58 <S_Nv_EarlyInit+0x2f4>)
    8de4:	4798      	blx	r3
            else if ( blockHeader.headerCrc != ComputeHeaderCrc(&blockHeader) )
    8de6:	4287      	cmp	r7, r0
    8de8:	d091      	beq.n	8d0e <S_Nv_EarlyInit+0x1aa>
                UpdateSectorHead(BLOCK_HEADER_SIZE, itemAlignment);
    8dea:	0021      	movs	r1, r4
    8dec:	2010      	movs	r0, #16
    8dee:	4b18      	ldr	r3, [pc, #96]	; (8e50 <S_Nv_EarlyInit+0x2ec>)
    8df0:	4798      	blx	r3
        while ( s_sectorHead < SECTOR_SIZE )
    8df2:	882b      	ldrh	r3, [r5, #0]
    8df4:	4a26      	ldr	r2, [pc, #152]	; (8e90 <S_Nv_EarlyInit+0x32c>)
    8df6:	4293      	cmp	r3, r2
    8df8:	d900      	bls.n	8dfc <S_Nv_EarlyInit+0x298>
    8dfa:	e746      	b.n	8c8a <S_Nv_EarlyInit+0x126>
            if ((sectorHeader.nextPageAddressAfterCompact != 0xFFFFu)  && (s_sectorHead < sectorHeader.nextPageAddressAfterCompact))
    8dfc:	aa06      	add	r2, sp, #24
    8dfe:	8a12      	ldrh	r2, [r2, #16]
    8e00:	4914      	ldr	r1, [pc, #80]	; (8e54 <S_Nv_EarlyInit+0x2f0>)
    8e02:	428a      	cmp	r2, r1
    8e04:	d002      	beq.n	8e0c <S_Nv_EarlyInit+0x2a8>
                itemAlignment = ITEM_NO_ALIGNMENT;
    8e06:	2400      	movs	r4, #0
            if ((sectorHeader.nextPageAddressAfterCompact != 0xFFFFu)  && (s_sectorHead < sectorHeader.nextPageAddressAfterCompact))
    8e08:	429a      	cmp	r2, r3
    8e0a:	d803      	bhi.n	8e14 <S_Nv_EarlyInit+0x2b0>
                UpdateSectorHead(0, itemAlignment);
    8e0c:	2102      	movs	r1, #2
    8e0e:	2000      	movs	r0, #0
    8e10:	47c0      	blx	r8
                itemAlignment = ITEM_64BYTE_ALIGNMENT;
    8e12:	2402      	movs	r4, #2
            D_Nv_Read(s_sector, s_sectorHead, (uint8_t*) &blockHeader, BLOCK_HEADER_SIZE);
    8e14:	8831      	ldrh	r1, [r6, #0]
    8e16:	4b0c      	ldr	r3, [pc, #48]	; (8e48 <S_Nv_EarlyInit+0x2e4>)
    8e18:	7818      	ldrb	r0, [r3, #0]
    8e1a:	2310      	movs	r3, #16
    8e1c:	aa02      	add	r2, sp, #8
    8e1e:	4f09      	ldr	r7, [pc, #36]	; (8e44 <S_Nv_EarlyInit+0x2e0>)
    8e20:	47b8      	blx	r7
        if ( pData[i] != 0xFFu )
    8e22:	ab02      	add	r3, sp, #8
    8e24:	781b      	ldrb	r3, [r3, #0]
    8e26:	2bff      	cmp	r3, #255	; 0xff
    8e28:	d1d6      	bne.n	8dd8 <S_Nv_EarlyInit+0x274>
    8e2a:	ab02      	add	r3, sp, #8
    8e2c:	210f      	movs	r1, #15
    8e2e:	469c      	mov	ip, r3
    8e30:	4461      	add	r1, ip
    8e32:	785a      	ldrb	r2, [r3, #1]
    8e34:	2aff      	cmp	r2, #255	; 0xff
    8e36:	d1cf      	bne.n	8dd8 <S_Nv_EarlyInit+0x274>
    8e38:	3301      	adds	r3, #1
    for ( uint16_t i = 0u; i < length; i++ )
    8e3a:	428b      	cmp	r3, r1
    8e3c:	d1f9      	bne.n	8e32 <S_Nv_EarlyInit+0x2ce>
    8e3e:	e724      	b.n	8c8a <S_Nv_EarlyInit+0x126>
    8e40:	20000278 	.word	0x20000278
    8e44:	00007da1 	.word	0x00007da1
    8e48:	20000280 	.word	0x20000280
    8e4c:	20000282 	.word	0x20000282
    8e50:	0000800d 	.word	0x0000800d
    8e54:	0000ffff 	.word	0x0000ffff
    8e58:	00008049 	.word	0x00008049
    8e5c:	0000834d 	.word	0x0000834d
    8e60:	2000027a 	.word	0x2000027a
    8e64:	000083b5 	.word	0x000083b5
    8e68:	20000254 	.word	0x20000254
    8e6c:	000185e8 	.word	0x000185e8
    8e70:	000187a4 	.word	0x000187a4
    8e74:	0000052b 	.word	0x0000052b
    8e78:	00018664 	.word	0x00018664
    8e7c:	00016765 	.word	0x00016765
    8e80:	000081e9 	.word	0x000081e9
    8e84:	00008279 	.word	0x00008279
    8e88:	000082d9 	.word	0x000082d9
    8e8c:	00008141 	.word	0x00008141
    8e90:	00001fff 	.word	0x00001fff
    8e94:	000084b5 	.word	0x000084b5
    8e98:	00018764 	.word	0x00018764
    8e9c:	00000336 	.word	0x00000336

00008ea0 <S_Nv_Init>:


void S_Nv_Init(void)
{
    8ea0:	b510      	push	{r4, lr}
    if (!s_earlyInitDone)
    8ea2:	4b08      	ldr	r3, [pc, #32]	; (8ec4 <S_Nv_Init+0x24>)
    8ea4:	781b      	ldrb	r3, [r3, #0]
    8ea6:	2b00      	cmp	r3, #0
    8ea8:	d008      	beq.n	8ebc <S_Nv_Init+0x1c>
    {
        S_Nv_EarlyInit();
    }

    eraseSectorTimer.handler = eraseSectorTimerFired;
    8eaa:	4b07      	ldr	r3, [pc, #28]	; (8ec8 <S_Nv_Init+0x28>)
    8eac:	4a07      	ldr	r2, [pc, #28]	; (8ecc <S_Nv_Init+0x2c>)
    8eae:	611a      	str	r2, [r3, #16]
    eraseSectorTimer.timeout = ERASE_SECTOR_DELAY_MS;
    8eb0:	4a07      	ldr	r2, [pc, #28]	; (8ed0 <S_Nv_Init+0x30>)
    8eb2:	605a      	str	r2, [r3, #4]
    eraseSectorTimer.interval = ERASE_SECTOR_DELAY_MS;
    8eb4:	609a      	str	r2, [r3, #8]
    eraseSectorTimer.mode = SYS_TIMER_INTERVAL_MODE;
    8eb6:	2200      	movs	r2, #0
    8eb8:	731a      	strb	r2, [r3, #12]
}
    8eba:	bd10      	pop	{r4, pc}
        S_Nv_EarlyInit();
    8ebc:	4b05      	ldr	r3, [pc, #20]	; (8ed4 <S_Nv_Init+0x34>)
    8ebe:	4798      	blx	r3
    8ec0:	e7f3      	b.n	8eaa <S_Nv_Init+0xa>
    8ec2:	46c0      	nop			; (mov r8, r8)
    8ec4:	20000254 	.word	0x20000254
    8ec8:	2000023c 	.word	0x2000023c
    8ecc:	00008329 	.word	0x00008329
    8ed0:	00001b58 	.word	0x00001b58
    8ed4:	00008b65 	.word	0x00008b65

00008ed8 <S_Nv_Write_Impl>:
#if defined(S_XNV_LOGGING)
static S_Nv_ReturnValue_t S_Nv_Write_Original(S_Nv_ItemId_t id, uint16_t offset, uint16_t dataLength, void* pData)
#else
S_Nv_ReturnValue_t S_Nv_Write_Impl(S_Nv_ItemId_t id, uint16_t offset, uint16_t dataLength, void* pData)
#endif
{
    8ed8:	b5f0      	push	{r4, r5, r6, r7, lr}
    8eda:	46ce      	mov	lr, r9
    8edc:	4647      	mov	r7, r8
    8ede:	b580      	push	{r7, lr}
    8ee0:	b087      	sub	sp, #28
    8ee2:	0004      	movs	r4, r0
    8ee4:	9101      	str	r1, [sp, #4]
    8ee6:	0015      	movs	r5, r2
    8ee8:	001f      	movs	r7, r3
    assert((id != 0u) && (pData != NULL));
    8eea:	2800      	cmp	r0, #0
    8eec:	d00c      	beq.n	8f08 <S_Nv_Write_Impl+0x30>
    8eee:	2b00      	cmp	r3, #0
    8ef0:	d00a      	beq.n	8f08 <S_Nv_Write_Impl+0x30>

    if ( PowerSupplyTooLow() )
    8ef2:	4b35      	ldr	r3, [pc, #212]	; (8fc8 <S_Nv_Write_Impl+0xf0>)
    8ef4:	4798      	blx	r3
    {
        return S_Nv_ReturnValue_PowerSupplyTooLow;
    8ef6:	2305      	movs	r3, #5
    if ( PowerSupplyTooLow() )
    8ef8:	2800      	cmp	r0, #0
    8efa:	d00b      	beq.n	8f14 <S_Nv_Write_Impl+0x3c>
        //SYS_StartTimer(&compactItemTimer);
        }
    }

    return S_Nv_ReturnValue_Ok;
}
    8efc:	0018      	movs	r0, r3
    8efe:	b007      	add	sp, #28
    8f00:	bc0c      	pop	{r2, r3}
    8f02:	4690      	mov	r8, r2
    8f04:	4699      	mov	r9, r3
    8f06:	bdf0      	pop	{r4, r5, r6, r7, pc}
    assert((id != 0u) && (pData != NULL));
    8f08:	4b30      	ldr	r3, [pc, #192]	; (8fcc <S_Nv_Write_Impl+0xf4>)
    8f0a:	4a31      	ldr	r2, [pc, #196]	; (8fd0 <S_Nv_Write_Impl+0xf8>)
    8f0c:	4931      	ldr	r1, [pc, #196]	; (8fd4 <S_Nv_Write_Impl+0xfc>)
    8f0e:	4832      	ldr	r0, [pc, #200]	; (8fd8 <S_Nv_Write_Impl+0x100>)
    8f10:	4c32      	ldr	r4, [pc, #200]	; (8fdc <S_Nv_Write_Impl+0x104>)
    8f12:	47a0      	blx	r4
    CompactSectorIfNeeded(BLOCK_HEADER_SIZE + dataLength);
    8f14:	0028      	movs	r0, r5
    8f16:	3010      	adds	r0, #16
    8f18:	b280      	uxth	r0, r0
    8f1a:	4b31      	ldr	r3, [pc, #196]	; (8fe0 <S_Nv_Write_Impl+0x108>)
    8f1c:	4798      	blx	r3
    Item_t *cache = FindItemCache(id);
    8f1e:	0020      	movs	r0, r4
    8f20:	4b30      	ldr	r3, [pc, #192]	; (8fe4 <S_Nv_Write_Impl+0x10c>)
    8f22:	4798      	blx	r3
    8f24:	0006      	movs	r6, r0
        return S_Nv_ReturnValue_DoesNotExist;
    8f26:	2303      	movs	r3, #3
    if ( cache == NULL )
    8f28:	2800      	cmp	r0, #0
    8f2a:	d0e7      	beq.n	8efc <S_Nv_Write_Impl+0x24>
    uint16_t blockPointer = cache->lastBlock;
    8f2c:	7883      	ldrb	r3, [r0, #2]
    8f2e:	78c4      	ldrb	r4, [r0, #3]
    8f30:	0224      	lsls	r4, r4, #8
    8f32:	431c      	orrs	r4, r3
    8f34:	46a0      	mov	r8, r4
    D_Nv_Read(s_sector, blockPointer, (uint8_t*) &blockHeader, BLOCK_HEADER_SIZE);
    8f36:	4b2c      	ldr	r3, [pc, #176]	; (8fe8 <S_Nv_Write_Impl+0x110>)
    8f38:	7818      	ldrb	r0, [r3, #0]
    8f3a:	2310      	movs	r3, #16
    8f3c:	aa02      	add	r2, sp, #8
    8f3e:	0021      	movs	r1, r4
    8f40:	4c2a      	ldr	r4, [pc, #168]	; (8fec <S_Nv_Write_Impl+0x114>)
    8f42:	47a0      	blx	r4
    if ( ((uint32_t) offset + (uint32_t) dataLength) > (uint32_t) blockHeader.itemLength )
    8f44:	ab02      	add	r3, sp, #8
    8f46:	8919      	ldrh	r1, [r3, #8]
    8f48:	9b01      	ldr	r3, [sp, #4]
    8f4a:	195a      	adds	r2, r3, r5
        return S_Nv_ReturnValue_BeyondEnd;
    8f4c:	2304      	movs	r3, #4
    if ( ((uint32_t) offset + (uint32_t) dataLength) > (uint32_t) blockHeader.itemLength )
    8f4e:	428a      	cmp	r2, r1
    8f50:	d8d4      	bhi.n	8efc <S_Nv_Write_Impl+0x24>
    blockHeader.blockOffset = offset;
    8f52:	ab02      	add	r3, sp, #8
    8f54:	466a      	mov	r2, sp
    8f56:	8892      	ldrh	r2, [r2, #4]
    8f58:	809a      	strh	r2, [r3, #4]
    blockHeader.blockLength = dataLength;
    8f5a:	80dd      	strh	r5, [r3, #6]
    blockHeader.previousBlock = blockPointer;
    8f5c:	4642      	mov	r2, r8
    8f5e:	815a      	strh	r2, [r3, #10]
    if ( blockHeader.blockLength == blockHeader.itemLength )
    8f60:	428d      	cmp	r5, r1
    8f62:	d02c      	beq.n	8fbe <S_Nv_Write_Impl+0xe6>
        blockHeader.writeCount++;
    8f64:	ab02      	add	r3, sp, #8
    8f66:	899b      	ldrh	r3, [r3, #12]
    8f68:	3301      	adds	r3, #1
    8f6a:	aa02      	add	r2, sp, #8
    8f6c:	8193      	strh	r3, [r2, #12]
    uint16_t newBlockPointer = s_sectorHead;
    8f6e:	4b20      	ldr	r3, [pc, #128]	; (8ff0 <S_Nv_Write_Impl+0x118>)
    8f70:	881c      	ldrh	r4, [r3, #0]
    if ( !WriteDataBlockAndHeader(&blockHeader, (uint8_t*) pData) )
    8f72:	0039      	movs	r1, r7
    8f74:	a802      	add	r0, sp, #8
    8f76:	4b1f      	ldr	r3, [pc, #124]	; (8ff4 <S_Nv_Write_Impl+0x11c>)
    8f78:	4798      	blx	r3
        return S_Nv_ReturnValue_Failure;
    8f7a:	2301      	movs	r3, #1
    if ( !WriteDataBlockAndHeader(&blockHeader, (uint8_t*) pData) )
    8f7c:	2800      	cmp	r0, #0
    8f7e:	d0bd      	beq.n	8efc <S_Nv_Write_Impl+0x24>
    cache->lastBlock = newBlockPointer;
    8f80:	70b4      	strb	r4, [r6, #2]
    8f82:	0a24      	lsrs	r4, r4, #8
    8f84:	70f4      	strb	r4, [r6, #3]
    if ( blockHeader.writeCount > COMPACT_ITEM_THRESHOLD )
    8f86:	ab02      	add	r3, sp, #8
    8f88:	899a      	ldrh	r2, [r3, #12]
    return S_Nv_ReturnValue_Ok;
    8f8a:	2300      	movs	r3, #0
    if ( blockHeader.writeCount > COMPACT_ITEM_THRESHOLD )
    8f8c:	2a64      	cmp	r2, #100	; 0x64
    8f8e:	d9b5      	bls.n	8efc <S_Nv_Write_Impl+0x24>
        s_compactItemId = blockHeader.id;
    8f90:	ab02      	add	r3, sp, #8
    8f92:	885a      	ldrh	r2, [r3, #2]
    8f94:	4b18      	ldr	r3, [pc, #96]	; (8ff8 <S_Nv_Write_Impl+0x120>)
    8f96:	801a      	strh	r2, [r3, #0]
        s_compactItemLength = 0u;           // no need to resize this item here
    8f98:	2200      	movs	r2, #0
    8f9a:	4b18      	ldr	r3, [pc, #96]	; (8ffc <S_Nv_Write_Impl+0x124>)
    8f9c:	801a      	strh	r2, [r3, #0]
        if (!SYS_TimerStarted(&compactItemTimer))
    8f9e:	4818      	ldr	r0, [pc, #96]	; (9000 <S_Nv_Write_Impl+0x128>)
    8fa0:	4b18      	ldr	r3, [pc, #96]	; (9004 <S_Nv_Write_Impl+0x12c>)
    8fa2:	4798      	blx	r3
    return S_Nv_ReturnValue_Ok;
    8fa4:	2300      	movs	r3, #0
        if (!SYS_TimerStarted(&compactItemTimer))
    8fa6:	2800      	cmp	r0, #0
    8fa8:	d1a8      	bne.n	8efc <S_Nv_Write_Impl+0x24>
        compactItemTimer.handler = compactItemTimerFired;
    8faa:	4b15      	ldr	r3, [pc, #84]	; (9000 <S_Nv_Write_Impl+0x128>)
    8fac:	4a16      	ldr	r2, [pc, #88]	; (9008 <S_Nv_Write_Impl+0x130>)
    8fae:	611a      	str	r2, [r3, #16]
        compactItemTimer.timeout = COMPACT_ITEM_DELAY_MS;
    8fb0:	4a16      	ldr	r2, [pc, #88]	; (900c <S_Nv_Write_Impl+0x134>)
    8fb2:	605a      	str	r2, [r3, #4]
        compactItemTimer.interval = COMPACT_ITEM_DELAY_MS;
    8fb4:	609a      	str	r2, [r3, #8]
        compactItemTimer.mode = SYS_TIMER_INTERVAL_MODE;
    8fb6:	2200      	movs	r2, #0
    8fb8:	731a      	strb	r2, [r3, #12]
    return S_Nv_ReturnValue_Ok;
    8fba:	2300      	movs	r3, #0
    8fbc:	e79e      	b.n	8efc <S_Nv_Write_Impl+0x24>
        blockHeader.writeCount = 0u;
    8fbe:	2300      	movs	r3, #0
    8fc0:	aa02      	add	r2, sp, #8
    8fc2:	8193      	strh	r3, [r2, #12]
    8fc4:	e7d3      	b.n	8f6e <S_Nv_Write_Impl+0x96>
    8fc6:	46c0      	nop			; (mov r8, r8)
    8fc8:	00007ff1 	.word	0x00007ff1
    8fcc:	000186fc 	.word	0x000186fc
    8fd0:	000187c8 	.word	0x000187c8
    8fd4:	00000596 	.word	0x00000596
    8fd8:	00018664 	.word	0x00018664
    8fdc:	00016765 	.word	0x00016765
    8fe0:	00008765 	.word	0x00008765
    8fe4:	000081e9 	.word	0x000081e9
    8fe8:	20000280 	.word	0x20000280
    8fec:	00007da1 	.word	0x00007da1
    8ff0:	20000282 	.word	0x20000282
    8ff4:	00008a19 	.word	0x00008a19
    8ff8:	20000250 	.word	0x20000250
    8ffc:	20000252 	.word	0x20000252
    9000:	20000110 	.word	0x20000110
    9004:	0000bf11 	.word	0x0000bf11
    9008:	00008a0d 	.word	0x00008a0d
    900c:	00000bb8 	.word	0x00000bb8

00009010 <S_Nv_Read_Impl>:
#if defined(S_XNV_LOGGING)
static S_Nv_ReturnValue_t S_Nv_Read_Original(S_Nv_ItemId_t id, uint16_t offset, uint16_t dataLength, void* pData)
#else
S_Nv_ReturnValue_t S_Nv_Read_Impl(S_Nv_ItemId_t id, uint16_t offset, uint16_t dataLength, void* pData)
#endif
{
    9010:	b5f0      	push	{r4, r5, r6, r7, lr}
    9012:	b083      	sub	sp, #12
    9014:	000c      	movs	r4, r1
    9016:	0015      	movs	r5, r2
    9018:	001e      	movs	r6, r3
    assert((id != 0u) && (pData != NULL));
    901a:	2800      	cmp	r0, #0
    901c:	d009      	beq.n	9032 <S_Nv_Read_Impl+0x22>
    901e:	2b00      	cmp	r3, #0
    9020:	d007      	beq.n	9032 <S_Nv_Read_Impl+0x22>

    // get the pointer to the last written block for the item
    uint16_t lastBlockPointer = FindItem(id);
    9022:	4b10      	ldr	r3, [pc, #64]	; (9064 <S_Nv_Read_Impl+0x54>)
    9024:	4798      	blx	r3
    if ( lastBlockPointer == 0x0000u )
    {
        // item does not exist
        return S_Nv_ReturnValue_DoesNotExist;
    9026:	2303      	movs	r3, #3
    if ( lastBlockPointer == 0x0000u )
    9028:	2800      	cmp	r0, #0
    902a:	d108      	bne.n	903e <S_Nv_Read_Impl+0x2e>
    {
        return S_Nv_ReturnValue_BeyondEnd;
    }

    return S_Nv_ReturnValue_Ok;
}
    902c:	0018      	movs	r0, r3
    902e:	b003      	add	sp, #12
    9030:	bdf0      	pop	{r4, r5, r6, r7, pc}
    assert((id != 0u) && (pData != NULL));
    9032:	4b0d      	ldr	r3, [pc, #52]	; (9068 <S_Nv_Read_Impl+0x58>)
    9034:	4a0d      	ldr	r2, [pc, #52]	; (906c <S_Nv_Read_Impl+0x5c>)
    9036:	490e      	ldr	r1, [pc, #56]	; (9070 <S_Nv_Read_Impl+0x60>)
    9038:	480e      	ldr	r0, [pc, #56]	; (9074 <S_Nv_Read_Impl+0x64>)
    903a:	4c0f      	ldr	r4, [pc, #60]	; (9078 <S_Nv_Read_Impl+0x68>)
    903c:	47a0      	blx	r4
    if ( ((uint32_t) offset + (uint32_t) dataLength) >= 0x10000uL )
    903e:	1962      	adds	r2, r4, r5
    9040:	490e      	ldr	r1, [pc, #56]	; (907c <S_Nv_Read_Impl+0x6c>)
        return S_Nv_ReturnValue_BeyondEnd;
    9042:	3301      	adds	r3, #1
    if ( ((uint32_t) offset + (uint32_t) dataLength) >= 0x10000uL )
    9044:	428a      	cmp	r2, r1
    9046:	d8f1      	bhi.n	902c <S_Nv_Read_Impl+0x1c>
    if ( !GatherData(s_sector, lastBlockPointer, offset, dataLength, pData ))
    9048:	4b0d      	ldr	r3, [pc, #52]	; (9080 <S_Nv_Read_Impl+0x70>)
    904a:	781f      	ldrb	r7, [r3, #0]
    904c:	9600      	str	r6, [sp, #0]
    904e:	002b      	movs	r3, r5
    9050:	0022      	movs	r2, r4
    9052:	0001      	movs	r1, r0
    9054:	0038      	movs	r0, r7
    9056:	4c0b      	ldr	r4, [pc, #44]	; (9084 <S_Nv_Read_Impl+0x74>)
    9058:	47a0      	blx	r4
    return S_Nv_ReturnValue_Ok;
    905a:	4243      	negs	r3, r0
    905c:	4143      	adcs	r3, r0
    905e:	009b      	lsls	r3, r3, #2
    9060:	e7e4      	b.n	902c <S_Nv_Read_Impl+0x1c>
    9062:	46c0      	nop			; (mov r8, r8)
    9064:	0000825d 	.word	0x0000825d
    9068:	000186fc 	.word	0x000186fc
    906c:	000187d8 	.word	0x000187d8
    9070:	000005ee 	.word	0x000005ee
    9074:	00018664 	.word	0x00018664
    9078:	00016765 	.word	0x00016765
    907c:	0000ffff 	.word	0x0000ffff
    9080:	20000280 	.word	0x20000280
    9084:	00008089 	.word	0x00008089

00009088 <S_Nv_ItemLength_Impl>:

/** Interface function, see \ref S_Nv_ItemLength. */
uint16_t S_Nv_ItemLength_Impl(S_Nv_ItemId_t id)
{
    9088:	b510      	push	{r4, lr}
    908a:	b084      	sub	sp, #16
    assert(id != 0u);
    908c:	2800      	cmp	r0, #0
    908e:	d005      	beq.n	909c <S_Nv_ItemLength_Impl+0x14>

    uint16_t blockPointer = FindItem(id);
    9090:	4b0a      	ldr	r3, [pc, #40]	; (90bc <S_Nv_ItemLength_Impl+0x34>)
    9092:	4798      	blx	r3
    9094:	1e01      	subs	r1, r0, #0
    if ( blockPointer == 0x0000u )
    9096:	d107      	bne.n	90a8 <S_Nv_ItemLength_Impl+0x20>

    // read last written item block header
    BlockHeader_t blockHeader;
    D_Nv_Read(s_sector, blockPointer, (uint8_t*) &blockHeader, BLOCK_HEADER_SIZE);
    return blockHeader.itemLength;
}
    9098:	b004      	add	sp, #16
    909a:	bd10      	pop	{r4, pc}
    assert(id != 0u);
    909c:	4b08      	ldr	r3, [pc, #32]	; (90c0 <S_Nv_ItemLength_Impl+0x38>)
    909e:	4a09      	ldr	r2, [pc, #36]	; (90c4 <S_Nv_ItemLength_Impl+0x3c>)
    90a0:	4909      	ldr	r1, [pc, #36]	; (90c8 <S_Nv_ItemLength_Impl+0x40>)
    90a2:	480a      	ldr	r0, [pc, #40]	; (90cc <S_Nv_ItemLength_Impl+0x44>)
    90a4:	4c0a      	ldr	r4, [pc, #40]	; (90d0 <S_Nv_ItemLength_Impl+0x48>)
    90a6:	47a0      	blx	r4
    D_Nv_Read(s_sector, blockPointer, (uint8_t*) &blockHeader, BLOCK_HEADER_SIZE);
    90a8:	4b0a      	ldr	r3, [pc, #40]	; (90d4 <S_Nv_ItemLength_Impl+0x4c>)
    90aa:	7818      	ldrb	r0, [r3, #0]
    90ac:	2310      	movs	r3, #16
    90ae:	466a      	mov	r2, sp
    90b0:	4c09      	ldr	r4, [pc, #36]	; (90d8 <S_Nv_ItemLength_Impl+0x50>)
    90b2:	47a0      	blx	r4
    return blockHeader.itemLength;
    90b4:	466b      	mov	r3, sp
    90b6:	8918      	ldrh	r0, [r3, #8]
    90b8:	e7ee      	b.n	9098 <S_Nv_ItemLength_Impl+0x10>
    90ba:	46c0      	nop			; (mov r8, r8)
    90bc:	0000825d 	.word	0x0000825d
    90c0:	000186f0 	.word	0x000186f0
    90c4:	000187e8 	.word	0x000187e8
    90c8:	0000060b 	.word	0x0000060b
    90cc:	00018664 	.word	0x00018664
    90d0:	00016765 	.word	0x00016765
    90d4:	20000280 	.word	0x20000280
    90d8:	00007da1 	.word	0x00007da1

000090dc <S_Nv_ItemInit_Impl>:
{
    90dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    90de:	b085      	sub	sp, #20
    90e0:	0004      	movs	r4, r0
    90e2:	000e      	movs	r6, r1
    90e4:	0015      	movs	r5, r2
    assert((id != 0u) && (id < 0xF000u) && (itemLength <= MAX_ITEM_LENGTH));
    90e6:	1e43      	subs	r3, r0, #1
    90e8:	b29b      	uxth	r3, r3
    90ea:	4a2e      	ldr	r2, [pc, #184]	; (91a4 <S_Nv_ItemInit_Impl+0xc8>)
    90ec:	4293      	cmp	r3, r2
    90ee:	d81e      	bhi.n	912e <S_Nv_ItemInit_Impl+0x52>
    90f0:	2380      	movs	r3, #128	; 0x80
    90f2:	011b      	lsls	r3, r3, #4
    90f4:	4299      	cmp	r1, r3
    90f6:	d81a      	bhi.n	912e <S_Nv_ItemInit_Impl+0x52>
    if ( FindItem(id) != 0x0000u )
    90f8:	4b2b      	ldr	r3, [pc, #172]	; (91a8 <S_Nv_ItemInit_Impl+0xcc>)
    90fa:	4798      	blx	r3
    90fc:	2800      	cmp	r0, #0
    90fe:	d01d      	beq.n	913c <S_Nv_ItemInit_Impl+0x60>
        uint16_t oldItemLength = S_Nv_ItemLength(id);
    9100:	0020      	movs	r0, r4
    9102:	4b2a      	ldr	r3, [pc, #168]	; (91ac <S_Nv_ItemInit_Impl+0xd0>)
    9104:	4798      	blx	r3
        if ( oldItemLength != itemLength )
    9106:	4286      	cmp	r6, r0
    9108:	d007      	beq.n	911a <S_Nv_ItemInit_Impl+0x3e>
            s_compactItemId = id;
    910a:	4b29      	ldr	r3, [pc, #164]	; (91b0 <S_Nv_ItemInit_Impl+0xd4>)
    910c:	801c      	strh	r4, [r3, #0]
            s_compactItemLength = itemLength;
    910e:	4b29      	ldr	r3, [pc, #164]	; (91b4 <S_Nv_ItemInit_Impl+0xd8>)
    9110:	801e      	strh	r6, [r3, #0]
            S_Nv_ReturnValue_t resizeResult = CompactItem();
    9112:	4b29      	ldr	r3, [pc, #164]	; (91b8 <S_Nv_ItemInit_Impl+0xdc>)
    9114:	4798      	blx	r3
    9116:	1e03      	subs	r3, r0, #0
            if ( resizeResult != S_Nv_ReturnValue_Ok )
    9118:	d115      	bne.n	9146 <S_Nv_ItemInit_Impl+0x6a>
        if (pDefaultData != NULL)
    911a:	2d00      	cmp	r5, #0
    911c:	d040      	beq.n	91a0 <S_Nv_ItemInit_Impl+0xc4>
            return S_Nv_Read(id, 0u, itemLength, pDefaultData);
    911e:	002b      	movs	r3, r5
    9120:	0032      	movs	r2, r6
    9122:	2100      	movs	r1, #0
    9124:	0020      	movs	r0, r4
    9126:	4c25      	ldr	r4, [pc, #148]	; (91bc <S_Nv_ItemInit_Impl+0xe0>)
    9128:	47a0      	blx	r4
    912a:	0003      	movs	r3, r0
    912c:	e00b      	b.n	9146 <S_Nv_ItemInit_Impl+0x6a>
    assert((id != 0u) && (id < 0xF000u) && (itemLength <= MAX_ITEM_LENGTH));
    912e:	4b24      	ldr	r3, [pc, #144]	; (91c0 <S_Nv_ItemInit_Impl+0xe4>)
    9130:	4a24      	ldr	r2, [pc, #144]	; (91c4 <S_Nv_ItemInit_Impl+0xe8>)
    9132:	21aa      	movs	r1, #170	; 0xaa
    9134:	00c9      	lsls	r1, r1, #3
    9136:	4824      	ldr	r0, [pc, #144]	; (91c8 <S_Nv_ItemInit_Impl+0xec>)
    9138:	4c24      	ldr	r4, [pc, #144]	; (91cc <S_Nv_ItemInit_Impl+0xf0>)
    913a:	47a0      	blx	r4
    if ( PowerSupplyTooLow() )
    913c:	4b24      	ldr	r3, [pc, #144]	; (91d0 <S_Nv_ItemInit_Impl+0xf4>)
    913e:	4798      	blx	r3
        return S_Nv_ReturnValue_PowerSupplyTooLow;
    9140:	2305      	movs	r3, #5
    if ( PowerSupplyTooLow() )
    9142:	2800      	cmp	r0, #0
    9144:	d002      	beq.n	914c <S_Nv_ItemInit_Impl+0x70>
}
    9146:	0018      	movs	r0, r3
    9148:	b005      	add	sp, #20
    914a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    CompactSectorIfNeeded(BLOCK_HEADER_SIZE + itemLength);
    914c:	0030      	movs	r0, r6
    914e:	3010      	adds	r0, #16
    9150:	b280      	uxth	r0, r0
    9152:	4b20      	ldr	r3, [pc, #128]	; (91d4 <S_Nv_ItemInit_Impl+0xf8>)
    9154:	4798      	blx	r3
    assert(s_itemCount < MAX_ITEM_COUNT);
    9156:	4b20      	ldr	r3, [pc, #128]	; (91d8 <S_Nv_ItemInit_Impl+0xfc>)
    9158:	781b      	ldrb	r3, [r3, #0]
    915a:	2b07      	cmp	r3, #7
    915c:	d819      	bhi.n	9192 <S_Nv_ItemInit_Impl+0xb6>
    uint16_t newItemPointer = s_sectorHead;
    915e:	4b1f      	ldr	r3, [pc, #124]	; (91dc <S_Nv_ItemInit_Impl+0x100>)
    9160:	881f      	ldrh	r7, [r3, #0]
    blockHeader.id = newItemId;
    9162:	466b      	mov	r3, sp
    9164:	805c      	strh	r4, [r3, #2]
    blockHeader.blockOffset = 0x0000u;
    9166:	2300      	movs	r3, #0
    9168:	466a      	mov	r2, sp
    916a:	8093      	strh	r3, [r2, #4]
    blockHeader.blockLength = itemLength;
    916c:	80d6      	strh	r6, [r2, #6]
    blockHeader.itemLength = itemLength;
    916e:	8116      	strh	r6, [r2, #8]
    blockHeader.previousBlock = 0x0000u;
    9170:	8153      	strh	r3, [r2, #10]
    blockHeader.writeCount = 0u;
    9172:	8193      	strh	r3, [r2, #12]
    if ( !WriteDataBlockAndHeader(&blockHeader, (uint8_t*) pDefaultData) )
    9174:	0029      	movs	r1, r5
    9176:	4668      	mov	r0, sp
    9178:	4b19      	ldr	r3, [pc, #100]	; (91e0 <S_Nv_ItemInit_Impl+0x104>)
    917a:	4798      	blx	r3
        return S_Nv_ReturnValue_Failure;
    917c:	2301      	movs	r3, #1
    if ( !WriteDataBlockAndHeader(&blockHeader, (uint8_t*) pDefaultData) )
    917e:	2800      	cmp	r0, #0
    9180:	d0e1      	beq.n	9146 <S_Nv_ItemInit_Impl+0x6a>
    Item_t *newItemCache = CreateItemCache(newItemId);
    9182:	0020      	movs	r0, r4
    9184:	4b17      	ldr	r3, [pc, #92]	; (91e4 <S_Nv_ItemInit_Impl+0x108>)
    9186:	4798      	blx	r3
    newItemCache->lastBlock = newItemPointer;
    9188:	7087      	strb	r7, [r0, #2]
    918a:	0a3f      	lsrs	r7, r7, #8
    918c:	70c7      	strb	r7, [r0, #3]
    return S_Nv_ReturnValue_DidNotExist;
    918e:	2302      	movs	r3, #2
    9190:	e7d9      	b.n	9146 <S_Nv_ItemInit_Impl+0x6a>
    assert(s_itemCount < MAX_ITEM_COUNT);
    9192:	4b15      	ldr	r3, [pc, #84]	; (91e8 <S_Nv_ItemInit_Impl+0x10c>)
    9194:	4a0b      	ldr	r2, [pc, #44]	; (91c4 <S_Nv_ItemInit_Impl+0xe8>)
    9196:	21af      	movs	r1, #175	; 0xaf
    9198:	00c9      	lsls	r1, r1, #3
    919a:	480b      	ldr	r0, [pc, #44]	; (91c8 <S_Nv_ItemInit_Impl+0xec>)
    919c:	4c0b      	ldr	r4, [pc, #44]	; (91cc <S_Nv_ItemInit_Impl+0xf0>)
    919e:	47a0      	blx	r4
            return S_Nv_ReturnValue_Ok;
    91a0:	2300      	movs	r3, #0
    91a2:	e7d0      	b.n	9146 <S_Nv_ItemInit_Impl+0x6a>
    91a4:	0000effe 	.word	0x0000effe
    91a8:	0000825d 	.word	0x0000825d
    91ac:	00009089 	.word	0x00009089
    91b0:	20000250 	.word	0x20000250
    91b4:	20000252 	.word	0x20000252
    91b8:	000087e1 	.word	0x000087e1
    91bc:	00009011 	.word	0x00009011
    91c0:	000186b0 	.word	0x000186b0
    91c4:	000187b4 	.word	0x000187b4
    91c8:	00018664 	.word	0x00018664
    91cc:	00016765 	.word	0x00016765
    91d0:	00007ff1 	.word	0x00007ff1
    91d4:	00008765 	.word	0x00008765
    91d8:	20000278 	.word	0x20000278
    91dc:	20000282 	.word	0x20000282
    91e0:	00008a19 	.word	0x00008a19
    91e4:	00008279 	.word	0x00008279
    91e8:	0001860c 	.word	0x0001860c

000091ec <S_Nv_IsItemAvailable_Impl>:
/** Interface function, see \ref S_Nv_IsItemAvailable.
 *
 * Important: This will check whether the item is found in the storage area
 */
bool S_Nv_IsItemAvailable_Impl(S_Nv_ItemId_t id)
{
    91ec:	b510      	push	{r4, lr}
  return ( FindItem(id) != 0x0000u );
    91ee:	4b03      	ldr	r3, [pc, #12]	; (91fc <S_Nv_IsItemAvailable_Impl+0x10>)
    91f0:	4798      	blx	r3
    91f2:	1e43      	subs	r3, r0, #1
    91f4:	4198      	sbcs	r0, r3
    91f6:	b2c0      	uxtb	r0, r0
}
    91f8:	bd10      	pop	{r4, pc}
    91fa:	46c0      	nop			; (mov r8, r8)
    91fc:	0000825d 	.word	0x0000825d

00009200 <pdsInitItemMask>:
\param[in] itemMask - itemMask to be initialized

\return true itemMask is initialized, false otherwise
******************************************************************************/
static bool pdsInitItemMask(S_Nv_ItemId_t memoryId, uint8_t *itemMask)
{
    9200:	b5f0      	push	{r4, r5, r6, r7, lr}
    9202:	46d6      	mov	lr, sl
    9204:	4647      	mov	r7, r8
    9206:	b580      	push	{r7, lr}
    9208:	b087      	sub	sp, #28
    920a:	000f      	movs	r7, r1
  if (PDS_ALL_EXISTENT_MEMORY == memoryId)
    920c:	4b20      	ldr	r3, [pc, #128]	; (9290 <pdsInitItemMask+0x90>)
    920e:	4298      	cmp	r0, r3
    9210:	d012      	beq.n	9238 <pdsInitItemMask+0x38>
  {
    memset(itemMask, 0xFFU, PDS_ITEM_MASK_SIZE);
    itemMask[0] &= 0xFEU;
  }
  else if (PDS_DIRECTORY_MASK & memoryId)
    9212:	0443      	lsls	r3, r0, #17
    9214:	d415      	bmi.n	9242 <pdsInitItemMask+0x42>
    else
      return false;
  }
  else
  {
    itemMask[memoryId / 8] |= 1 << (memoryId % 8);
    9216:	08c3      	lsrs	r3, r0, #3
    9218:	18cf      	adds	r7, r1, r3
    921a:	2307      	movs	r3, #7
    921c:	4018      	ands	r0, r3
    921e:	3b06      	subs	r3, #6
    9220:	4083      	lsls	r3, r0
    9222:	783a      	ldrb	r2, [r7, #0]
    9224:	4313      	orrs	r3, r2
    9226:	703b      	strb	r3, [r7, #0]
  }

  return true;
    9228:	2301      	movs	r3, #1
    922a:	9301      	str	r3, [sp, #4]
}
    922c:	9801      	ldr	r0, [sp, #4]
    922e:	b007      	add	sp, #28
    9230:	bc0c      	pop	{r2, r3}
    9232:	4690      	mov	r8, r2
    9234:	469a      	mov	sl, r3
    9236:	bdf0      	pop	{r4, r5, r6, r7, pc}
    itemMask[0] &= 0xFEU;
    9238:	23fe      	movs	r3, #254	; 0xfe
    923a:	700b      	strb	r3, [r1, #0]
  return true;
    923c:	3bfd      	subs	r3, #253	; 0xfd
    923e:	9301      	str	r3, [sp, #4]
    9240:	e7f4      	b.n	922c <pdsInitItemMask+0x2c>
    if (pdsGetDirDescr(memoryId, &dirDescr))
    9242:	a904      	add	r1, sp, #16
    9244:	4b13      	ldr	r3, [pc, #76]	; (9294 <pdsInitItemMask+0x94>)
    9246:	4798      	blx	r3
    9248:	9001      	str	r0, [sp, #4]
    924a:	2800      	cmp	r0, #0
    924c:	d0ee      	beq.n	922c <pdsInitItemMask+0x2c>
      for (uint8_t index=0U; index < dirDescr.filesCount; index++)
    924e:	ab04      	add	r3, sp, #16
    9250:	889b      	ldrh	r3, [r3, #4]
    9252:	4698      	mov	r8, r3
    9254:	2b00      	cmp	r3, #0
    9256:	d0e9      	beq.n	922c <pdsInitItemMask+0x2c>
    9258:	2400      	movs	r4, #0
        memcpy(&memId, (void const FLASH_PTR*)(dirDescr.list + index), sizeof(uint16_t));
    925a:	ab02      	add	r3, sp, #8
    925c:	1d9d      	adds	r5, r3, #6
    925e:	4b0e      	ldr	r3, [pc, #56]	; (9298 <pdsInitItemMask+0x98>)
    9260:	469a      	mov	sl, r3
        itemMask[memId / 8U] |= 1U << (memId % 8U);
    9262:	2607      	movs	r6, #7
        memcpy(&memId, (void const FLASH_PTR*)(dirDescr.list + index), sizeof(uint16_t));
    9264:	0061      	lsls	r1, r4, #1
    9266:	9b04      	ldr	r3, [sp, #16]
    9268:	469c      	mov	ip, r3
    926a:	4461      	add	r1, ip
    926c:	2202      	movs	r2, #2
    926e:	0028      	movs	r0, r5
    9270:	47d0      	blx	sl
        itemMask[memId / 8U] |= 1U << (memId % 8U);
    9272:	8829      	ldrh	r1, [r5, #0]
    9274:	08ca      	lsrs	r2, r1, #3
    9276:	18ba      	adds	r2, r7, r2
    9278:	4031      	ands	r1, r6
    927a:	2301      	movs	r3, #1
    927c:	408b      	lsls	r3, r1
    927e:	7811      	ldrb	r1, [r2, #0]
    9280:	430b      	orrs	r3, r1
    9282:	7013      	strb	r3, [r2, #0]
      for (uint8_t index=0U; index < dirDescr.filesCount; index++)
    9284:	3401      	adds	r4, #1
    9286:	b2e4      	uxtb	r4, r4
    9288:	b2a3      	uxth	r3, r4
    928a:	4543      	cmp	r3, r8
    928c:	d3ea      	bcc.n	9264 <pdsInitItemMask+0x64>
    928e:	e7cd      	b.n	922c <pdsInitItemMask+0x2c>
    9290:	00004002 	.word	0x00004002
    9294:	000095d9 	.word	0x000095d9
    9298:	00016827 	.word	0x00016827

0000929c <PDS_Restore>:
{
    929c:	b5f0      	push	{r4, r5, r6, r7, lr}
    929e:	46d6      	mov	lr, sl
    92a0:	4647      	mov	r7, r8
    92a2:	b580      	push	{r7, lr}
    92a4:	b089      	sub	sp, #36	; 0x24
  uint8_t itemsToRestore[PDS_ITEM_MASK_SIZE] = {0U};
    92a6:	a907      	add	r1, sp, #28
    92a8:	2300      	movs	r3, #0
    92aa:	700b      	strb	r3, [r1, #0]
  if (!pdsInitItemMask(memoryId, itemsToRestore))
    92ac:	4b27      	ldr	r3, [pc, #156]	; (934c <PDS_Restore+0xb0>)
    92ae:	4798      	blx	r3
    92b0:	1e06      	subs	r6, r0, #0
    92b2:	d043      	beq.n	933c <PDS_Restore+0xa0>
    92b4:	2400      	movs	r4, #0
  if (pdsGetItemDescr(id, &itemDescr))
    92b6:	4f26      	ldr	r7, [pc, #152]	; (9350 <PDS_Restore+0xb4>)
      oldSize = S_Nv_ItemLength(id);
    92b8:	4b26      	ldr	r3, [pc, #152]	; (9354 <PDS_Restore+0xb8>)
    92ba:	469a      	mov	sl, r3
      S_Nv_ReturnValue_t ret = S_Nv_ItemInit(id, itemDescr.itemSize, itemDescr.itemData);
    92bc:	4b26      	ldr	r3, [pc, #152]	; (9358 <PDS_Restore+0xbc>)
    92be:	4698      	mov	r8, r3
    92c0:	e010      	b.n	92e4 <PDS_Restore+0x48>
    assert((0U != itemDescr.itemSize) && (NULL != itemDescr.itemData));
    92c2:	4b26      	ldr	r3, [pc, #152]	; (935c <PDS_Restore+0xc0>)
    92c4:	4a26      	ldr	r2, [pc, #152]	; (9360 <PDS_Restore+0xc4>)
    92c6:	2156      	movs	r1, #86	; 0x56
    92c8:	31ff      	adds	r1, #255	; 0xff
    92ca:	4826      	ldr	r0, [pc, #152]	; (9364 <PDS_Restore+0xc8>)
    92cc:	4c26      	ldr	r4, [pc, #152]	; (9368 <PDS_Restore+0xcc>)
    92ce:	47a0      	blx	r4
      assert((S_Nv_ReturnValue_DidNotExist == ret) || (S_Nv_ReturnValue_Ok == ret));
    92d0:	4b26      	ldr	r3, [pc, #152]	; (936c <PDS_Restore+0xd0>)
    92d2:	4a23      	ldr	r2, [pc, #140]	; (9360 <PDS_Restore+0xc4>)
    92d4:	21b3      	movs	r1, #179	; 0xb3
    92d6:	0049      	lsls	r1, r1, #1
    92d8:	4822      	ldr	r0, [pc, #136]	; (9364 <PDS_Restore+0xc8>)
    92da:	4c23      	ldr	r4, [pc, #140]	; (9368 <PDS_Restore+0xcc>)
    92dc:	47a0      	blx	r4
    92de:	3401      	adds	r4, #1
    for (j = 0U; j < 8U; j++)
    92e0:	2c08      	cmp	r4, #8
    92e2:	d02b      	beq.n	933c <PDS_Restore+0xa0>
      if (itemsToRestore[i] & (1U << j))
    92e4:	ab07      	add	r3, sp, #28
    92e6:	781b      	ldrb	r3, [r3, #0]
    92e8:	40e3      	lsrs	r3, r4
    92ea:	07db      	lsls	r3, r3, #31
    92ec:	d5f7      	bpl.n	92de <PDS_Restore+0x42>
        if (!pdsRestoreItem(((S_Nv_ItemId_t)i << 3U) + j))
    92ee:	b2a5      	uxth	r5, r4
  if (pdsGetItemDescr(id, &itemDescr))
    92f0:	a903      	add	r1, sp, #12
    92f2:	0028      	movs	r0, r5
    92f4:	47b8      	blx	r7
    92f6:	2800      	cmp	r0, #0
    92f8:	d01f      	beq.n	933a <PDS_Restore+0x9e>
    assert((0U != itemDescr.itemSize) && (NULL != itemDescr.itemData));
    92fa:	ab03      	add	r3, sp, #12
    92fc:	885b      	ldrh	r3, [r3, #2]
    92fe:	2b00      	cmp	r3, #0
    9300:	d0df      	beq.n	92c2 <PDS_Restore+0x26>
    9302:	9b04      	ldr	r3, [sp, #16]
    9304:	2b00      	cmp	r3, #0
    9306:	d0dc      	beq.n	92c2 <PDS_Restore+0x26>
    if (itemDescr.filler)
    9308:	9b05      	ldr	r3, [sp, #20]
    930a:	2b00      	cmp	r3, #0
    930c:	d000      	beq.n	9310 <PDS_Restore+0x74>
      itemDescr.filler();
    930e:	4798      	blx	r3
      oldSize = S_Nv_ItemLength(id);
    9310:	0028      	movs	r0, r5
    9312:	47d0      	blx	sl
    9314:	9001      	str	r0, [sp, #4]
      S_Nv_ReturnValue_t ret = S_Nv_ItemInit(id, itemDescr.itemSize, itemDescr.itemData);
    9316:	ab03      	add	r3, sp, #12
    9318:	9a04      	ldr	r2, [sp, #16]
    931a:	8859      	ldrh	r1, [r3, #2]
    931c:	0028      	movs	r0, r5
    931e:	47c0      	blx	r8
      assert((S_Nv_ReturnValue_DidNotExist == ret) || (S_Nv_ReturnValue_Ok == ret));
    9320:	2802      	cmp	r0, #2
    9322:	d011      	beq.n	9348 <PDS_Restore+0xac>
    9324:	2800      	cmp	r0, #0
    9326:	d1d3      	bne.n	92d0 <PDS_Restore+0x34>
        if (!pdsUpdateMemory(id, itemDescr.itemData, itemDescr.itemSize, oldSize))
    9328:	ab03      	add	r3, sp, #12
    932a:	885a      	ldrh	r2, [r3, #2]
    932c:	9904      	ldr	r1, [sp, #16]
    932e:	9b01      	ldr	r3, [sp, #4]
    9330:	0028      	movs	r0, r5
    9332:	4d0f      	ldr	r5, [pc, #60]	; (9370 <PDS_Restore+0xd4>)
    9334:	47a8      	blx	r5
    9336:	2800      	cmp	r0, #0
    9338:	d1d1      	bne.n	92de <PDS_Restore+0x42>
          return false;
    933a:	2600      	movs	r6, #0
}
    933c:	0030      	movs	r0, r6
    933e:	b009      	add	sp, #36	; 0x24
    9340:	bc0c      	pop	{r2, r3}
    9342:	4690      	mov	r8, r2
    9344:	469a      	mov	sl, r3
    9346:	bdf0      	pop	{r4, r5, r6, r7, pc}
          return false;
    9348:	2600      	movs	r6, #0
    934a:	e7f7      	b.n	933c <PDS_Restore+0xa0>
    934c:	00009201 	.word	0x00009201
    9350:	0000953d 	.word	0x0000953d
    9354:	00009089 	.word	0x00009089
    9358:	000090dd 	.word	0x000090dd
    935c:	00018800 	.word	0x00018800
    9360:	000188fc 	.word	0x000188fc
    9364:	0001883c 	.word	0x0001883c
    9368:	00016765 	.word	0x00016765
    936c:	0001888c 	.word	0x0001888c
    9370:	00009599 	.word	0x00009599

00009374 <PDS_Store>:
{
    9374:	b510      	push	{r4, lr}
  if (!pdsInitItemMask(memoryId, itemsToStore))
    9376:	4905      	ldr	r1, [pc, #20]	; (938c <PDS_Store+0x18>)
    9378:	4b05      	ldr	r3, [pc, #20]	; (9390 <PDS_Store+0x1c>)
    937a:	4798      	blx	r3
    937c:	1e04      	subs	r4, r0, #0
    937e:	d101      	bne.n	9384 <PDS_Store+0x10>
}
    9380:	0020      	movs	r0, r4
    9382:	bd10      	pop	{r4, pc}
  pdsPostTask(PDS_STORE_ITEM_TASK_ID);
    9384:	2000      	movs	r0, #0
    9386:	4b03      	ldr	r3, [pc, #12]	; (9394 <PDS_Store+0x20>)
    9388:	4798      	blx	r3
  return true;
    938a:	e7f9      	b.n	9380 <PDS_Store+0xc>
    938c:	20000288 	.word	0x20000288
    9390:	00009201 	.word	0x00009201
    9394:	000094e9 	.word	0x000094e9

00009398 <pdsStoreItemTaskHandler>:
{
    9398:	b5f0      	push	{r4, r5, r6, r7, lr}
    939a:	b085      	sub	sp, #20
    for (j = 0U, bit_index = j_found + 1; j < 8U; j++, bit_index++) {
    939c:	4b3e      	ldr	r3, [pc, #248]	; (9498 <pdsStoreItemTaskHandler+0x100>)
    939e:	781b      	ldrb	r3, [r3, #0]
    93a0:	3301      	adds	r3, #1
      bit_index %= 8;
    93a2:	2207      	movs	r2, #7
    93a4:	4013      	ands	r3, r2
      if (itemsToStore[byte_index] & (1U << bit_index))
    93a6:	4a3d      	ldr	r2, [pc, #244]	; (949c <pdsStoreItemTaskHandler+0x104>)
    93a8:	7817      	ldrb	r7, [r2, #0]
    93aa:	0038      	movs	r0, r7
    93ac:	001e      	movs	r6, r3
    93ae:	003a      	movs	r2, r7
    93b0:	40da      	lsrs	r2, r3
    93b2:	07d2      	lsls	r2, r2, #31
    93b4:	d431      	bmi.n	941a <pdsStoreItemTaskHandler+0x82>
    for (j = 0U, bit_index = j_found + 1; j < 8U; j++, bit_index++) {
    93b6:	3301      	adds	r3, #1
    93b8:	b2db      	uxtb	r3, r3
    93ba:	2207      	movs	r2, #7
      bit_index %= 8;
    93bc:	2507      	movs	r5, #7
      if (itemsToStore[byte_index] & (1U << bit_index))
    93be:	2401      	movs	r4, #1
      bit_index %= 8;
    93c0:	402b      	ands	r3, r5
      if (itemsToStore[byte_index] & (1U << bit_index))
    93c2:	001e      	movs	r6, r3
    93c4:	0001      	movs	r1, r0
    93c6:	40d9      	lsrs	r1, r3
    93c8:	420c      	tst	r4, r1
    93ca:	d126      	bne.n	941a <pdsStoreItemTaskHandler+0x82>
    for (j = 0U, bit_index = j_found + 1; j < 8U; j++, bit_index++) {
    93cc:	3301      	adds	r3, #1
    93ce:	b2db      	uxtb	r3, r3
    93d0:	3a01      	subs	r2, #1
    93d2:	b2d2      	uxtb	r2, r2
    93d4:	2a00      	cmp	r2, #0
    93d6:	d1f3      	bne.n	93c0 <pdsStoreItemTaskHandler+0x28>
  for (i = 0U, byte_index = i_found + 1; i < PDS_ITEM_MASK_SIZE; i++, byte_index++)
    93d8:	2401      	movs	r4, #1
  if (!S_Nv_IsItemAvailable(((S_Nv_ItemId_t)byte_index << 3U) + bit_index))
    93da:	00e4      	lsls	r4, r4, #3
    93dc:	18e4      	adds	r4, r4, r3
    93de:	0020      	movs	r0, r4
    93e0:	4b2f      	ldr	r3, [pc, #188]	; (94a0 <pdsStoreItemTaskHandler+0x108>)
    93e2:	4798      	blx	r3
    93e4:	2800      	cmp	r0, #0
    93e6:	d124      	bne.n	9432 <pdsStoreItemTaskHandler+0x9a>
    if(pdsGetItemDescr(((S_Nv_ItemId_t)byte_index << 3U) + bit_index, &itemDescr))
    93e8:	4669      	mov	r1, sp
    93ea:	0020      	movs	r0, r4
    93ec:	4b2d      	ldr	r3, [pc, #180]	; (94a4 <pdsStoreItemTaskHandler+0x10c>)
    93ee:	4798      	blx	r3
    93f0:	2800      	cmp	r0, #0
    93f2:	d038      	beq.n	9466 <pdsStoreItemTaskHandler+0xce>
      if (itemDescr.filler)
    93f4:	9b02      	ldr	r3, [sp, #8]
    93f6:	2b00      	cmp	r3, #0
    93f8:	d000      	beq.n	93fc <pdsStoreItemTaskHandler+0x64>
        itemDescr.filler();
    93fa:	4798      	blx	r3
      ret = S_Nv_ItemInit(((S_Nv_ItemId_t)byte_index << 3U) + bit_index, itemDescr.itemSize, itemDescr.itemData);
    93fc:	9a01      	ldr	r2, [sp, #4]
    93fe:	466b      	mov	r3, sp
    9400:	8859      	ldrh	r1, [r3, #2]
    9402:	0020      	movs	r0, r4
    9404:	4b28      	ldr	r3, [pc, #160]	; (94a8 <pdsStoreItemTaskHandler+0x110>)
    9406:	4798      	blx	r3
      assert((S_Nv_ReturnValue_DidNotExist == ret) || (S_Nv_ReturnValue_Ok == ret));
    9408:	23fd      	movs	r3, #253	; 0xfd
    940a:	4218      	tst	r0, r3
    940c:	d02b      	beq.n	9466 <pdsStoreItemTaskHandler+0xce>
    940e:	4b27      	ldr	r3, [pc, #156]	; (94ac <pdsStoreItemTaskHandler+0x114>)
    9410:	4a27      	ldr	r2, [pc, #156]	; (94b0 <pdsStoreItemTaskHandler+0x118>)
    9412:	21ea      	movs	r1, #234	; 0xea
    9414:	4827      	ldr	r0, [pc, #156]	; (94b4 <pdsStoreItemTaskHandler+0x11c>)
    9416:	4c28      	ldr	r4, [pc, #160]	; (94b8 <pdsStoreItemTaskHandler+0x120>)
    9418:	47a0      	blx	r4
        itemsToStore[byte_index] &= ~(1U << bit_index);
    941a:	2201      	movs	r2, #1
    941c:	40b2      	lsls	r2, r6
    941e:	4397      	bics	r7, r2
    9420:	4a1e      	ldr	r2, [pc, #120]	; (949c <pdsStoreItemTaskHandler+0x104>)
    9422:	7017      	strb	r7, [r2, #0]
        i_found = byte_index;
    9424:	2100      	movs	r1, #0
    9426:	4a25      	ldr	r2, [pc, #148]	; (94bc <pdsStoreItemTaskHandler+0x124>)
    9428:	7011      	strb	r1, [r2, #0]
        j_found = bit_index;
    942a:	4a1b      	ldr	r2, [pc, #108]	; (9498 <pdsStoreItemTaskHandler+0x100>)
    942c:	7013      	strb	r3, [r2, #0]
    byte_index %= PDS_ITEM_MASK_SIZE;
    942e:	2400      	movs	r4, #0
    9430:	e7d3      	b.n	93da <pdsStoreItemTaskHandler+0x42>
  if (pdsGetItemDescr(id, &itemDescr))
    9432:	4669      	mov	r1, sp
    9434:	0020      	movs	r0, r4
    9436:	4b1b      	ldr	r3, [pc, #108]	; (94a4 <pdsStoreItemTaskHandler+0x10c>)
    9438:	4798      	blx	r3
    943a:	2800      	cmp	r0, #0
    943c:	d013      	beq.n	9466 <pdsStoreItemTaskHandler+0xce>
    assert((0U != itemDescr.itemSize) && (NULL != itemDescr.itemData));
    943e:	466b      	mov	r3, sp
    9440:	885b      	ldrh	r3, [r3, #2]
    9442:	2b00      	cmp	r3, #0
    9444:	d015      	beq.n	9472 <pdsStoreItemTaskHandler+0xda>
    9446:	9b01      	ldr	r3, [sp, #4]
    9448:	2b00      	cmp	r3, #0
    944a:	d012      	beq.n	9472 <pdsStoreItemTaskHandler+0xda>
    if (itemDescr.filler)
    944c:	9b02      	ldr	r3, [sp, #8]
    944e:	2b00      	cmp	r3, #0
    9450:	d000      	beq.n	9454 <pdsStoreItemTaskHandler+0xbc>
      itemDescr.filler();
    9452:	4798      	blx	r3
      ret = S_Nv_Write(id, 0U, itemDescr.itemSize, itemDescr.itemData);
    9454:	9b01      	ldr	r3, [sp, #4]
    9456:	466a      	mov	r2, sp
    9458:	8852      	ldrh	r2, [r2, #2]
    945a:	2100      	movs	r1, #0
    945c:	0020      	movs	r0, r4
    945e:	4c18      	ldr	r4, [pc, #96]	; (94c0 <pdsStoreItemTaskHandler+0x128>)
    9460:	47a0      	blx	r4
      assert(ret == S_Nv_ReturnValue_Ok);
    9462:	2800      	cmp	r0, #0
    9464:	d10c      	bne.n	9480 <pdsStoreItemTaskHandler+0xe8>
    if (itemsToStore[i])
    9466:	4b0d      	ldr	r3, [pc, #52]	; (949c <pdsStoreItemTaskHandler+0x104>)
    9468:	781b      	ldrb	r3, [r3, #0]
    946a:	2b00      	cmp	r3, #0
    946c:	d10f      	bne.n	948e <pdsStoreItemTaskHandler+0xf6>
}
    946e:	b005      	add	sp, #20
    9470:	bdf0      	pop	{r4, r5, r6, r7, pc}
    assert((0U != itemDescr.itemSize) && (NULL != itemDescr.itemData));
    9472:	4b14      	ldr	r3, [pc, #80]	; (94c4 <pdsStoreItemTaskHandler+0x12c>)
    9474:	4a14      	ldr	r2, [pc, #80]	; (94c8 <pdsStoreItemTaskHandler+0x130>)
    9476:	2134      	movs	r1, #52	; 0x34
    9478:	31ff      	adds	r1, #255	; 0xff
    947a:	480e      	ldr	r0, [pc, #56]	; (94b4 <pdsStoreItemTaskHandler+0x11c>)
    947c:	4c0e      	ldr	r4, [pc, #56]	; (94b8 <pdsStoreItemTaskHandler+0x120>)
    947e:	47a0      	blx	r4
      assert(ret == S_Nv_ReturnValue_Ok);
    9480:	4b12      	ldr	r3, [pc, #72]	; (94cc <pdsStoreItemTaskHandler+0x134>)
    9482:	4a11      	ldr	r2, [pc, #68]	; (94c8 <pdsStoreItemTaskHandler+0x130>)
    9484:	2142      	movs	r1, #66	; 0x42
    9486:	31ff      	adds	r1, #255	; 0xff
    9488:	480a      	ldr	r0, [pc, #40]	; (94b4 <pdsStoreItemTaskHandler+0x11c>)
    948a:	4c0b      	ldr	r4, [pc, #44]	; (94b8 <pdsStoreItemTaskHandler+0x120>)
    948c:	47a0      	blx	r4
      pdsPostTask(PDS_STORE_ITEM_TASK_ID);
    948e:	2000      	movs	r0, #0
    9490:	4b0f      	ldr	r3, [pc, #60]	; (94d0 <pdsStoreItemTaskHandler+0x138>)
    9492:	4798      	blx	r3
}
    9494:	e7eb      	b.n	946e <pdsStoreItemTaskHandler+0xd6>
    9496:	46c0      	nop			; (mov r8, r8)
    9498:	20000289 	.word	0x20000289
    949c:	20000288 	.word	0x20000288
    94a0:	000091ed 	.word	0x000091ed
    94a4:	0000953d 	.word	0x0000953d
    94a8:	000090dd 	.word	0x000090dd
    94ac:	0001888c 	.word	0x0001888c
    94b0:	000188d4 	.word	0x000188d4
    94b4:	0001883c 	.word	0x0001883c
    94b8:	00016765 	.word	0x00016765
    94bc:	20000284 	.word	0x20000284
    94c0:	00008ed9 	.word	0x00008ed9
    94c4:	00018800 	.word	0x00018800
    94c8:	000188ec 	.word	0x000188ec
    94cc:	0001890c 	.word	0x0001890c
    94d0:	000094e9 	.word	0x000094e9

000094d4 <PDS_Init>:
\brief Persistent Data Server initialization routine.
******************************************************************************/


void PDS_Init (void)
{
    94d4:	b510      	push	{r4, lr}
  D_Nv_Init();
    94d6:	4b02      	ldr	r3, [pc, #8]	; (94e0 <PDS_Init+0xc>)
    94d8:	4798      	blx	r3
  S_Nv_Init();
    94da:	4b02      	ldr	r3, [pc, #8]	; (94e4 <PDS_Init+0x10>)
    94dc:	4798      	blx	r3
}
    94de:	bd10      	pop	{r4, pc}
    94e0:	00007d51 	.word	0x00007d51
    94e4:	00008ea1 	.word	0x00008ea1

000094e8 <pdsPostTask>:
\param[in] taskId - id of a task
******************************************************************************/

void pdsPostTask(PdsTaskId_t taskId)
{
  pendingTasks |= (1U << taskId);
    94e8:	4a03      	ldr	r2, [pc, #12]	; (94f8 <pdsPostTask+0x10>)
    94ea:	2301      	movs	r3, #1
    94ec:	4083      	lsls	r3, r0
    94ee:	7811      	ldrb	r1, [r2, #0]
    94f0:	430b      	orrs	r3, r1
    94f2:	7013      	strb	r3, [r2, #0]
//  SYS_PostTask(PDS_TASK_ID);
}
    94f4:	4770      	bx	lr
    94f6:	46c0      	nop			; (mov r8, r8)
    94f8:	2000028a 	.word	0x2000028a

000094fc <PDS_TaskHandler>:

/******************************************************************************
\brief General PDS task handler
******************************************************************************/
void PDS_TaskHandler(void)
{
    94fc:	b570      	push	{r4, r5, r6, lr}
  if (pendingTasks)
    94fe:	4b0d      	ldr	r3, [pc, #52]	; (9534 <PDS_TaskHandler+0x38>)
    9500:	781d      	ldrb	r5, [r3, #0]
    9502:	2d00      	cmp	r5, #0
    9504:	d012      	beq.n	952c <PDS_TaskHandler+0x30>
  {
    uint8_t taskId = 0U;

    while (!(pendingTasks & (1U << taskId)))
    9506:	0028      	movs	r0, r5
    9508:	07eb      	lsls	r3, r5, #31
    950a:	d410      	bmi.n	952e <PDS_TaskHandler+0x32>
    950c:	2300      	movs	r3, #0
    950e:	2401      	movs	r4, #1
      taskId++;
    9510:	3301      	adds	r3, #1
    9512:	b2db      	uxtb	r3, r3
    while (!(pendingTasks & (1U << taskId)))
    9514:	0019      	movs	r1, r3
    9516:	0002      	movs	r2, r0
    9518:	40da      	lsrs	r2, r3
    951a:	4214      	tst	r4, r2
    951c:	d0f8      	beq.n	9510 <PDS_TaskHandler+0x14>

    pendingTasks ^= (1U << taskId);
    951e:	2301      	movs	r3, #1
    9520:	408b      	lsls	r3, r1
    9522:	405d      	eors	r5, r3
    9524:	4b03      	ldr	r3, [pc, #12]	; (9534 <PDS_TaskHandler+0x38>)
    9526:	701d      	strb	r5, [r3, #0]
    pdsTaskHandlers[taskId]();
    9528:	4b03      	ldr	r3, [pc, #12]	; (9538 <PDS_TaskHandler+0x3c>)
    952a:	4798      	blx	r3
   
  }
}
    952c:	bd70      	pop	{r4, r5, r6, pc}
    while (!(pendingTasks & (1U << taskId)))
    952e:	2100      	movs	r1, #0
    9530:	e7f5      	b.n	951e <PDS_TaskHandler+0x22>
    9532:	46c0      	nop			; (mov r8, r8)
    9534:	2000028a 	.word	0x2000028a
    9538:	00009399 	.word	0x00009399

0000953c <pdsGetItemDescr>:
\param[in] itemDescrToGet    - pointer to item descriptor to be loaded;

returns true if descriptor is found out for the given item ID, false - otherwise
******************************************************************************/
bool pdsGetItemDescr(S_Nv_ItemId_t itemId, ItemIdToMemoryMapping_t *itemDescrToGet )
{
    953c:	b5f0      	push	{r4, r5, r6, r7, lr}
    953e:	b087      	sub	sp, #28
    9540:	9101      	str	r1, [sp, #4]
  /* Calculate raw data size */
  for (uint8_t fileIdx = 0; fileIdx < PDS_ITEM_AMOUNT; fileIdx++)
  {
    ItemIdToMemoryMapping_t itemDescr;

    memcpy(&itemDescr, (void const *)itemDescrPtr, sizeof(ItemIdToMemoryMapping_t));
    9542:	aa02      	add	r2, sp, #8
    9544:	4b10      	ldr	r3, [pc, #64]	; (9588 <pdsGetItemDescr+0x4c>)
    9546:	0011      	movs	r1, r2
    9548:	cb70      	ldmia	r3!, {r4, r5, r6}
    954a:	c170      	stmia	r1!, {r4, r5, r6}
    954c:	681b      	ldr	r3, [r3, #0]
    954e:	600b      	str	r3, [r1, #0]

    if(itemDescr.itemId == itemId)
    9550:	8813      	ldrh	r3, [r2, #0]
    9552:	4283      	cmp	r3, r0
    9554:	d011      	beq.n	957a <pdsGetItemDescr+0x3e>
    {
      memcpy(itemDescrToGet, &itemDescr, sizeof(ItemIdToMemoryMapping_t));
      return true;
    }
    itemDescrPtr++;
    9556:	4b0d      	ldr	r3, [pc, #52]	; (958c <pdsGetItemDescr+0x50>)
    memcpy(&itemDescr, (void const *)itemDescrPtr, sizeof(ItemIdToMemoryMapping_t));
    9558:	aa02      	add	r2, sp, #8
    955a:	0011      	movs	r1, r2
    955c:	001c      	movs	r4, r3
    955e:	cce0      	ldmia	r4!, {r5, r6, r7}
    9560:	c1e0      	stmia	r1!, {r5, r6, r7}
    9562:	6824      	ldr	r4, [r4, #0]
    9564:	600c      	str	r4, [r1, #0]
    if(itemDescr.itemId == itemId)
    9566:	8811      	ldrh	r1, [r2, #0]
    9568:	4281      	cmp	r1, r0
    956a:	d006      	beq.n	957a <pdsGetItemDescr+0x3e>
    itemDescrPtr++;
    956c:	3310      	adds	r3, #16
  for (uint8_t fileIdx = 0; fileIdx < PDS_ITEM_AMOUNT; fileIdx++)
    956e:	4908      	ldr	r1, [pc, #32]	; (9590 <pdsGetItemDescr+0x54>)
    9570:	428b      	cmp	r3, r1
    9572:	d1f2      	bne.n	955a <pdsGetItemDescr+0x1e>

  }
  return false;
    9574:	2000      	movs	r0, #0
}
    9576:	b007      	add	sp, #28
    9578:	bdf0      	pop	{r4, r5, r6, r7, pc}
      memcpy(itemDescrToGet, &itemDescr, sizeof(ItemIdToMemoryMapping_t));
    957a:	2210      	movs	r2, #16
    957c:	a902      	add	r1, sp, #8
    957e:	9801      	ldr	r0, [sp, #4]
    9580:	4b04      	ldr	r3, [pc, #16]	; (9594 <pdsGetItemDescr+0x58>)
    9582:	4798      	blx	r3
      return true;
    9584:	2001      	movs	r0, #1
    9586:	e7f6      	b.n	9576 <pdsGetItemDescr+0x3a>
    9588:	00004400 	.word	0x00004400
    958c:	00004410 	.word	0x00004410
    9590:	00004480 	.word	0x00004480
    9594:	00016827 	.word	0x00016827

00009598 <pdsUpdateMemory>:
{
    9598:	b510      	push	{r4, lr}
    959a:	b084      	sub	sp, #16
  if (size == oldSize)
    959c:	429a      	cmp	r2, r3
    959e:	d008      	beq.n	95b2 <pdsUpdateMemory+0x1a>
  if (pdsGetItemDescr(id, &mapItem))
    95a0:	4669      	mov	r1, sp
    95a2:	4b08      	ldr	r3, [pc, #32]	; (95c4 <pdsUpdateMemory+0x2c>)
    95a4:	4798      	blx	r3
    95a6:	2800      	cmp	r0, #0
    95a8:	d003      	beq.n	95b2 <pdsUpdateMemory+0x1a>
    assert (mapItem.flags & SIZE_MODIFICATION_ALLOWED);
    95aa:	466b      	mov	r3, sp
    95ac:	7b1b      	ldrb	r3, [r3, #12]
    95ae:	07db      	lsls	r3, r3, #31
    95b0:	d502      	bpl.n	95b8 <pdsUpdateMemory+0x20>
}
    95b2:	2001      	movs	r0, #1
    95b4:	b004      	add	sp, #16
    95b6:	bd10      	pop	{r4, pc}
    assert (mapItem.flags & SIZE_MODIFICATION_ALLOWED);
    95b8:	4b03      	ldr	r3, [pc, #12]	; (95c8 <pdsUpdateMemory+0x30>)
    95ba:	4a04      	ldr	r2, [pc, #16]	; (95cc <pdsUpdateMemory+0x34>)
    95bc:	2177      	movs	r1, #119	; 0x77
    95be:	4804      	ldr	r0, [pc, #16]	; (95d0 <pdsUpdateMemory+0x38>)
    95c0:	4c04      	ldr	r4, [pc, #16]	; (95d4 <pdsUpdateMemory+0x3c>)
    95c2:	47a0      	blx	r4
    95c4:	0000953d 	.word	0x0000953d
    95c8:	00018938 	.word	0x00018938
    95cc:	00018928 	.word	0x00018928
    95d0:	00018964 	.word	0x00018964
    95d4:	00016765 	.word	0x00016765

000095d8 <pdsGetDirDescr>:
\param[in] dirDescrToGet    - pointer to dir descriptor to be loaded;

returns true if descriptor is found out for the given dir ID, false - otherwise
******************************************************************************/
bool pdsGetDirDescr(S_Nv_ItemId_t itemId, PDS_DirDescr_t *dirDescrToGet )
{
    95d8:	b570      	push	{r4, r5, r6, lr}
    95da:	b082      	sub	sp, #8
    95dc:	000c      	movs	r4, r1
  /* Calculate raw data size */
  for (uint8_t fileIdx = 0; fileIdx < PDS_DIRECTORIES_AMOUNT; fileIdx++)
  {
    PDS_DirDescr_t dirDescr;

    memcpy(&dirDescr, (void const *)dirDescrPtr, sizeof(PDS_DirDescr_t));
    95de:	466b      	mov	r3, sp
    95e0:	4a08      	ldr	r2, [pc, #32]	; (9604 <pdsGetDirDescr+0x2c>)
    95e2:	4669      	mov	r1, sp
    95e4:	ca60      	ldmia	r2!, {r5, r6}
    95e6:	c160      	stmia	r1!, {r5, r6}
    if(dirDescr.memoryId == itemId)
    95e8:	88da      	ldrh	r2, [r3, #6]
      memcpy(dirDescrToGet, &dirDescr, sizeof(PDS_DirDescr_t));
      return true;
    }
    dirDescrPtr++;
  }
  return false;
    95ea:	2300      	movs	r3, #0
    if(dirDescr.memoryId == itemId)
    95ec:	4282      	cmp	r2, r0
    95ee:	d002      	beq.n	95f6 <pdsGetDirDescr+0x1e>
}
    95f0:	0018      	movs	r0, r3
    95f2:	b002      	add	sp, #8
    95f4:	bd70      	pop	{r4, r5, r6, pc}
      memcpy(dirDescrToGet, &dirDescr, sizeof(PDS_DirDescr_t));
    95f6:	2208      	movs	r2, #8
    95f8:	4669      	mov	r1, sp
    95fa:	0020      	movs	r0, r4
    95fc:	4b02      	ldr	r3, [pc, #8]	; (9608 <pdsGetDirDescr+0x30>)
    95fe:	4798      	blx	r3
      return true;
    9600:	2301      	movs	r3, #1
    9602:	e7f5      	b.n	95f0 <pdsGetDirDescr+0x18>
    9604:	00004470 	.word	0x00004470
    9608:	00016827 	.word	0x00016827

0000960c <MiMAC_SetAltAddress>:
 *      None
 *
 *****************************************************************************************/

bool MiMAC_SetAltAddress( uint8_t *Address,  uint8_t *PanId)
{
    960c:	b510      	push	{r4, lr}
	myNetworkAddress.v[0] = Address[0];
    960e:	7802      	ldrb	r2, [r0, #0]
    9610:	4b08      	ldr	r3, [pc, #32]	; (9634 <MiMAC_SetAltAddress+0x28>)
    9612:	701a      	strb	r2, [r3, #0]
	myNetworkAddress.v[1] = Address[1];
    9614:	7842      	ldrb	r2, [r0, #1]
    9616:	705a      	strb	r2, [r3, #1]
	MAC_PANID.v[0] = PanId[0];
    9618:	780a      	ldrb	r2, [r1, #0]
    961a:	4c07      	ldr	r4, [pc, #28]	; (9638 <MiMAC_SetAltAddress+0x2c>)
    961c:	7022      	strb	r2, [r4, #0]
	MAC_PANID.v[1] = PanId[1];
    961e:	784a      	ldrb	r2, [r1, #1]
    9620:	7062      	strb	r2, [r4, #1]
	PHY_SetShortAddr(myNetworkAddress.Val);
    9622:	8818      	ldrh	r0, [r3, #0]
    9624:	4b05      	ldr	r3, [pc, #20]	; (963c <MiMAC_SetAltAddress+0x30>)
    9626:	4798      	blx	r3
	PHY_SetPanId(MAC_PANID.Val);
    9628:	8820      	ldrh	r0, [r4, #0]
    962a:	4b05      	ldr	r3, [pc, #20]	; (9640 <MiMAC_SetAltAddress+0x34>)
    962c:	4798      	blx	r3
	return true;
}
    962e:	2001      	movs	r0, #1
    9630:	bd10      	pop	{r4, pc}
    9632:	46c0      	nop			; (mov r8, r8)
    9634:	200020d8 	.word	0x200020d8
    9638:	2000214c 	.word	0x2000214c
    963c:	0000a921 	.word	0x0000a921
    9640:	0000a90d 	.word	0x0000a90d

00009644 <mic_generator>:

#if defined (ENABLE_SECURITY)
uint8_t addr[8] = {0xda , 0x98 , 0x22 , 0xfe , 0xff , 0xa3 , 0x04 , 0x00};
void mic_generator (uint8_t *Payloadinfo, uint8_t len , uint8_t frame_control ,  API_UINT32_UNION FrameCounter ,  uint8_t *SourceIEEEAddress)
{
    9644:	b5f0      	push	{r4, r5, r6, r7, lr}
    9646:	46c6      	mov	lr, r8
    9648:	b500      	push	{lr}
    964a:	b0c6      	sub	sp, #280	; 0x118
    964c:	0006      	movs	r6, r0
    964e:	000c      	movs	r4, r1
    9650:	469c      	mov	ip, r3
    9652:	994c      	ldr	r1, [sp, #304]	; 0x130
	uint16_t i ;										
	uint8_t j , iterations  , copy_packet1[255] , cbc_header_with_padding[16];
	// Calculating No of blocks in the packet (1 block = 16 bytes of data)
	iterations = len/16;
    9654:	0925      	lsrs	r5, r4, #4
	if (len % 16 != 0) iterations++;
    9656:	0723      	lsls	r3, r4, #28
    9658:	d000      	beq.n	965c <mic_generator+0x18>
    965a:	3501      	adds	r5, #1
	InitVect_in[0] = 0x49;//frame_control;
    965c:	2049      	movs	r0, #73	; 0x49
    965e:	4b40      	ldr	r3, [pc, #256]	; (9760 <mic_generator+0x11c>)
    9660:	7018      	strb	r0, [r3, #0]
	cbc_header_with_padding[0] = 0x00;  // l(a)
    9662:	2300      	movs	r3, #0
    9664:	a802      	add	r0, sp, #8
    9666:	7003      	strb	r3, [r0, #0]
	cbc_header_with_padding[1] = 0x0d;  // l(a)Header Length
    9668:	330d      	adds	r3, #13
    966a:	7043      	strb	r3, [r0, #1]
	cbc_header_with_padding[2] = frame_control;  //frame_control;  //byte 1
    966c:	7082      	strb	r2, [r0, #2]
    966e:	2200      	movs	r2, #0
	for (i=0;i<8;i++)
	{
		InitVect_in[i+1] =  SourceIEEEAddress[i];
    9670:	4b3b      	ldr	r3, [pc, #236]	; (9760 <mic_generator+0x11c>)
    9672:	5c8f      	ldrb	r7, [r1, r2]
    9674:	18d0      	adds	r0, r2, r3
    9676:	7047      	strb	r7, [r0, #1]
		cbc_header_with_padding[i+7] = SourceIEEEAddress[i];
    9678:	0010      	movs	r0, r2
    967a:	af02      	add	r7, sp, #8
    967c:	46b8      	mov	r8, r7
    967e:	4440      	add	r0, r8
    9680:	5c8f      	ldrb	r7, [r1, r2]
    9682:	71c7      	strb	r7, [r0, #7]
    9684:	3201      	adds	r2, #1
	for (i=0;i<8;i++)
    9686:	2a08      	cmp	r2, #8
    9688:	d1f3      	bne.n	9672 <mic_generator+0x2e>
	}
	for (i=0;i<4;i++)
	{
		InitVect_in[i+9] = FrameCounter.v[i];
    968a:	4663      	mov	r3, ip
    968c:	466a      	mov	r2, sp
    968e:	71d3      	strb	r3, [r2, #7]
    9690:	79d3      	ldrb	r3, [r2, #7]
    9692:	4833      	ldr	r0, [pc, #204]	; (9760 <mic_generator+0x11c>)
    9694:	7243      	strb	r3, [r0, #9]
		cbc_header_with_padding[i+3] = FrameCounter.v[i];
    9696:	4642      	mov	r2, r8
    9698:	70d3      	strb	r3, [r2, #3]
		InitVect_in[i+9] = FrameCounter.v[i];
    969a:	4663      	mov	r3, ip
    969c:	041b      	lsls	r3, r3, #16
    969e:	0e1b      	lsrs	r3, r3, #24
    96a0:	7283      	strb	r3, [r0, #10]
		cbc_header_with_padding[i+3] = FrameCounter.v[i];
    96a2:	7113      	strb	r3, [r2, #4]
		InitVect_in[i+9] = FrameCounter.v[i];
    96a4:	4663      	mov	r3, ip
    96a6:	021b      	lsls	r3, r3, #8
    96a8:	0e1b      	lsrs	r3, r3, #24
    96aa:	72c3      	strb	r3, [r0, #11]
		cbc_header_with_padding[i+3] = FrameCounter.v[i];
    96ac:	7153      	strb	r3, [r2, #5]
		InitVect_in[i+9] = FrameCounter.v[i];
    96ae:	4663      	mov	r3, ip
    96b0:	0e1b      	lsrs	r3, r3, #24
    96b2:	7303      	strb	r3, [r0, #12]
		cbc_header_with_padding[i+3] = FrameCounter.v[i];
    96b4:	7193      	strb	r3, [r2, #6]
	}
	//cbc_header_with_padding[14] = 0x00;  // Padding
	cbc_header_with_padding[15] = 0x00;   // Padding
    96b6:	2300      	movs	r3, #0
    96b8:	73d3      	strb	r3, [r2, #15]
	InitVect_in[13] = SECURITY_LEVEL; //Security Mode // 0x04 --> CCM-32
    96ba:	2204      	movs	r2, #4
    96bc:	7342      	strb	r2, [r0, #13]
	InitVect_in[14] = 0x00; // 15 th byte padded to zero
    96be:	7383      	strb	r3, [r0, #14]
	InitVect_in[15] = len; // For MIC calculation All preceding blocks will be incremented by 1
    96c0:	73c4      	strb	r4, [r0, #15]
	PHY_EncryptReq(&InitVect_in[0], (uint8_t *)mySecurityKey);
    96c2:	4928      	ldr	r1, [pc, #160]	; (9764 <mic_generator+0x120>)
    96c4:	4b28      	ldr	r3, [pc, #160]	; (9768 <mic_generator+0x124>)
    96c6:	4798      	blx	r3
    96c8:	2300      	movs	r3, #0
	for (i=0;i<16;i++)
	{
		copy_packet1[i] = cbc_header_with_padding[i];
    96ca:	a906      	add	r1, sp, #24
    96cc:	aa02      	add	r2, sp, #8
    96ce:	5c9a      	ldrb	r2, [r3, r2]
    96d0:	545a      	strb	r2, [r3, r1]
    96d2:	3301      	adds	r3, #1
	for (i=0;i<16;i++)
    96d4:	2b10      	cmp	r3, #16
    96d6:	d1f9      	bne.n	96cc <mic_generator+0x88>
	}
	// Copy the Payload and Do the padding
	for (i=16;i<len+16;i++)
    96d8:	0027      	movs	r7, r4
    96da:	3710      	adds	r7, #16
    96dc:	2f10      	cmp	r7, #16
    96de:	dd0a      	ble.n	96f6 <mic_generator+0xb2>
    96e0:	2010      	movs	r0, #16
	{
		copy_packet1[i]	= Payloadinfo[i-16];  // Copying the Payload
    96e2:	a906      	add	r1, sp, #24
    96e4:	18f2      	adds	r2, r6, r3
    96e6:	3a10      	subs	r2, #16
    96e8:	7812      	ldrb	r2, [r2, #0]
    96ea:	540a      	strb	r2, [r1, r0]
	for (i=16;i<len+16;i++)
    96ec:	3301      	adds	r3, #1
    96ee:	b29b      	uxth	r3, r3
    96f0:	0018      	movs	r0, r3
    96f2:	42bb      	cmp	r3, r7
    96f4:	dbf6      	blt.n	96e4 <mic_generator+0xa0>
	}
	for (i=len+16;i<(iterations *16) + 16 ; i++ )
    96f6:	0023      	movs	r3, r4
    96f8:	3310      	adds	r3, #16
    96fa:	001a      	movs	r2, r3
    96fc:	3501      	adds	r5, #1
    96fe:	0129      	lsls	r1, r5, #4
    9700:	428b      	cmp	r3, r1
    9702:	da07      	bge.n	9714 <mic_generator+0xd0>
	{
		copy_packet1[i] = 0; // Padding
    9704:	ac06      	add	r4, sp, #24
    9706:	2000      	movs	r0, #0
    9708:	54a0      	strb	r0, [r4, r2]
	for (i=len+16;i<(iterations *16) + 16 ; i++ )
    970a:	3301      	adds	r3, #1
    970c:	b29b      	uxth	r3, r3
    970e:	001a      	movs	r2, r3
    9710:	428b      	cmp	r3, r1
    9712:	dbf9      	blt.n	9708 <mic_generator+0xc4>
	}
	for (i=0;i<iterations+1;i++)
    9714:	2200      	movs	r2, #0
    9716:	2700      	movs	r7, #0
    9718:	2d00      	cmp	r5, #0
    971a:	dd15      	ble.n	9748 <mic_generator+0x104>
	{
		for (j=0;j<16;j++)
		{
			InitVect_in[j]	= InitVect_in[j] ^ copy_packet1[j+(i*16)];
    971c:	4e10      	ldr	r6, [pc, #64]	; (9760 <mic_generator+0x11c>)
    971e:	0112      	lsls	r2, r2, #4
    9720:	2300      	movs	r3, #0
    9722:	a906      	add	r1, sp, #24
    9724:	188c      	adds	r4, r1, r2
    9726:	1999      	adds	r1, r3, r6
    9728:	5ce2      	ldrb	r2, [r4, r3]
    972a:	7808      	ldrb	r0, [r1, #0]
    972c:	4042      	eors	r2, r0
    972e:	700a      	strb	r2, [r1, #0]
    9730:	3301      	adds	r3, #1
		for (j=0;j<16;j++)
    9732:	2b10      	cmp	r3, #16
    9734:	d1f7      	bne.n	9726 <mic_generator+0xe2>
		}
		PHY_EncryptReq(&InitVect_in[0], (uint8_t *)mySecurityKey);
    9736:	490b      	ldr	r1, [pc, #44]	; (9764 <mic_generator+0x120>)
    9738:	4809      	ldr	r0, [pc, #36]	; (9760 <mic_generator+0x11c>)
    973a:	4b0b      	ldr	r3, [pc, #44]	; (9768 <mic_generator+0x124>)
    973c:	4798      	blx	r3
	for (i=0;i<iterations+1;i++)
    973e:	3701      	adds	r7, #1
    9740:	b2bf      	uxth	r7, r7
    9742:	003a      	movs	r2, r7
    9744:	42af      	cmp	r7, r5
    9746:	dbea      	blt.n	971e <mic_generator+0xda>
    9748:	2300      	movs	r3, #0
	}
	for (i=0;i<16;i++)
	{
		CBC_mic[i] = InitVect_in[i];
    974a:	4808      	ldr	r0, [pc, #32]	; (976c <mic_generator+0x128>)
    974c:	4904      	ldr	r1, [pc, #16]	; (9760 <mic_generator+0x11c>)
    974e:	5cca      	ldrb	r2, [r1, r3]
    9750:	54c2      	strb	r2, [r0, r3]
    9752:	3301      	adds	r3, #1
	for (i=0;i<16;i++)
    9754:	2b10      	cmp	r3, #16
    9756:	d1fa      	bne.n	974e <mic_generator+0x10a>
	}

}
    9758:	b046      	add	sp, #280	; 0x118
    975a:	bc04      	pop	{r2}
    975c:	4690      	mov	r8, r2
    975e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9760:	200020e8 	.word	0x200020e8
    9764:	000189b8 	.word	0x000189b8
    9768:	0000aa99 	.word	0x0000aa99
    976c:	2000212c 	.word	0x2000212c

00009770 <DataEncrypt>:
 *
 *****************************************************************************************/

bool DataEncrypt(uint8_t *Payloadinfo, uint8_t *Payload_len, API_UINT32_UNION FrameCounter,
uint8_t FrameControl)
{
    9770:	b5f0      	push	{r4, r5, r6, r7, lr}
    9772:	46de      	mov	lr, fp
    9774:	4657      	mov	r7, sl
    9776:	464e      	mov	r6, r9
    9778:	4645      	mov	r5, r8
    977a:	b5e0      	push	{r5, r6, r7, lr}
    977c:	b08d      	sub	sp, #52	; 0x34
    977e:	4680      	mov	r8, r0
    9780:	000e      	movs	r6, r1
    9782:	0014      	movs	r4, r2
    9784:	001a      	movs	r2, r3
	uint16_t i ;
	uint8_t iterations , block[16] , j , CTR_Nonce_and_Counter[16];
	// Calculating No of blocks in the packet (1 block = 16 bytes of data)
	iterations = *Payload_len/16;
    9786:	7809      	ldrb	r1, [r1, #0]
    9788:	090d      	lsrs	r5, r1, #4
	if (*Payload_len % 16 != 0) iterations++;
    978a:	070b      	lsls	r3, r1, #28
    978c:	d000      	beq.n	9790 <DataEncrypt+0x20>
    978e:	3501      	adds	r5, #1

	mic_generator(&Payloadinfo[0] , *Payload_len, FrameControl  , FrameCounter ,  MACInitParams.PAddress);
    9790:	4b37      	ldr	r3, [pc, #220]	; (9870 <DataEncrypt+0x100>)
    9792:	685b      	ldr	r3, [r3, #4]
    9794:	9300      	str	r3, [sp, #0]
    9796:	0023      	movs	r3, r4
    9798:	4640      	mov	r0, r8
    979a:	4f36      	ldr	r7, [pc, #216]	; (9874 <DataEncrypt+0x104>)
    979c:	47b8      	blx	r7

	for (i=*Payload_len;i<iterations *16 ; i++ )
    979e:	7831      	ldrb	r1, [r6, #0]
    97a0:	b28b      	uxth	r3, r1
    97a2:	002e      	movs	r6, r5
    97a4:	012d      	lsls	r5, r5, #4
    97a6:	42a9      	cmp	r1, r5
    97a8:	da07      	bge.n	97ba <DataEncrypt+0x4a>
	{
		Payloadinfo[i] = 0; // Padding
    97aa:	2100      	movs	r1, #0
    97ac:	4642      	mov	r2, r8
    97ae:	54d1      	strb	r1, [r2, r3]
	for (i=*Payload_len;i<iterations *16 ; i++ )
    97b0:	3301      	adds	r3, #1
    97b2:	b29b      	uxth	r3, r3
    97b4:	42ab      	cmp	r3, r5
    97b6:	dbfa      	blt.n	97ae <DataEncrypt+0x3e>
    97b8:	4690      	mov	r8, r2
	}
	CTR_Nonce_and_Counter[0] = 0x01;  // L
    97ba:	2201      	movs	r2, #1
    97bc:	ab04      	add	r3, sp, #16
    97be:	701a      	strb	r2, [r3, #0]
	for (i=0;i<8;i++)
	{
		CTR_Nonce_and_Counter[i+1] = MACInitParams.PAddress[i];
    97c0:	4b2b      	ldr	r3, [pc, #172]	; (9870 <DataEncrypt+0x100>)
    97c2:	6858      	ldr	r0, [r3, #4]
    97c4:	2300      	movs	r3, #0
    97c6:	aa04      	add	r2, sp, #16
    97c8:	18d2      	adds	r2, r2, r3
    97ca:	5cc1      	ldrb	r1, [r0, r3]
    97cc:	7051      	strb	r1, [r2, #1]
    97ce:	3301      	adds	r3, #1
	for (i=0;i<8;i++)
    97d0:	2b08      	cmp	r3, #8
    97d2:	d1f8      	bne.n	97c6 <DataEncrypt+0x56>
	}
	for (i=0;i<4;i++)
	{
		CTR_Nonce_and_Counter[i+9] = FrameCounter.v[i];
    97d4:	ab04      	add	r3, sp, #16
    97d6:	725c      	strb	r4, [r3, #9]
    97d8:	0a22      	lsrs	r2, r4, #8
    97da:	729a      	strb	r2, [r3, #10]
    97dc:	0c22      	lsrs	r2, r4, #16
    97de:	72da      	strb	r2, [r3, #11]
    97e0:	0e24      	lsrs	r4, r4, #24
    97e2:	731c      	strb	r4, [r3, #12]
	}
	CTR_Nonce_and_Counter[13] = SECURITY_LEVEL; //Security Mode // 0x04 --> CCM-32
    97e4:	2204      	movs	r2, #4
    97e6:	735a      	strb	r2, [r3, #13]
	CTR_Nonce_and_Counter[14] = 0x00; // 15 th byte padded to zero
    97e8:	2200      	movs	r2, #0
    97ea:	739a      	strb	r2, [r3, #14]
	CTR_Nonce_and_Counter[15] = 0x00; // For MIC calculation All preceding blocks will be incremented by 1
    97ec:	73da      	strb	r2, [r3, #15]

	for (i=0;i<iterations+1;i++)
    97ee:	1c73      	adds	r3, r6, #1
    97f0:	4699      	mov	r9, r3
    97f2:	2300      	movs	r3, #0
    97f4:	469b      	mov	fp, r3
    97f6:	9303      	str	r3, [sp, #12]
    97f8:	464b      	mov	r3, r9
    97fa:	2b00      	cmp	r3, #0
    97fc:	dd2f      	ble.n	985e <DataEncrypt+0xee>
	{
		for (j=0;j<16;j++)
		{
			block[j] = CTR_Nonce_and_Counter[j];
    97fe:	ac08      	add	r4, sp, #32
    9800:	ad04      	add	r5, sp, #16
		}
		PHY_EncryptReq(&block[0], (uint8_t *)mySecurityKey);
    9802:	4b1d      	ldr	r3, [pc, #116]	; (9878 <DataEncrypt+0x108>)
    9804:	469a      	mov	sl, r3
		for (j=0;j<16;j++)
		{
			if (CTR_Nonce_and_Counter[15] == 0)
			{
				final_mic_value[j] = block[j] ^ CBC_mic[j]; // CTR_MIC XOR CBC_MIC gives final MIC values
    9806:	4e1d      	ldr	r6, [pc, #116]	; (987c <DataEncrypt+0x10c>)
    9808:	e017      	b.n	983a <DataEncrypt+0xca>
			}
			else
			{
				Payloadinfo[j+(i-1)*16] = block[j] ^ Payloadinfo[j+(i-1)*16];
    980a:	5d1a      	ldrb	r2, [r3, r4]
    980c:	5ccf      	ldrb	r7, [r1, r3]
    980e:	407a      	eors	r2, r7
    9810:	54ca      	strb	r2, [r1, r3]
    9812:	3301      	adds	r3, #1
		for (j=0;j<16;j++)
    9814:	2b10      	cmp	r3, #16
    9816:	d007      	beq.n	9828 <DataEncrypt+0xb8>
			if (CTR_Nonce_and_Counter[15] == 0)
    9818:	2800      	cmp	r0, #0
    981a:	d1f6      	bne.n	980a <DataEncrypt+0x9a>
				final_mic_value[j] = block[j] ^ CBC_mic[j]; // CTR_MIC XOR CBC_MIC gives final MIC values
    981c:	5d1a      	ldrb	r2, [r3, r4]
    981e:	4667      	mov	r7, ip
    9820:	5cff      	ldrb	r7, [r7, r3]
    9822:	407a      	eors	r2, r7
    9824:	54f2      	strb	r2, [r6, r3]
    9826:	e7f4      	b.n	9812 <DataEncrypt+0xa2>
			}
		}
		CTR_Nonce_and_Counter[15]++; // Increment Counter for next operation
    9828:	3001      	adds	r0, #1
    982a:	73e8      	strb	r0, [r5, #15]
	for (i=0;i<iterations+1;i++)
    982c:	9f03      	ldr	r7, [sp, #12]
    982e:	3701      	adds	r7, #1
    9830:	b2bb      	uxth	r3, r7
    9832:	9303      	str	r3, [sp, #12]
    9834:	469b      	mov	fp, r3
    9836:	454b      	cmp	r3, r9
    9838:	da11      	bge.n	985e <DataEncrypt+0xee>
		CTR_Nonce_and_Counter[i+1] = MACInitParams.PAddress[i];
    983a:	2300      	movs	r3, #0
			block[j] = CTR_Nonce_and_Counter[j];
    983c:	5d5a      	ldrb	r2, [r3, r5]
    983e:	551a      	strb	r2, [r3, r4]
    9840:	3301      	adds	r3, #1
		for (j=0;j<16;j++)
    9842:	2b10      	cmp	r3, #16
    9844:	d1fa      	bne.n	983c <DataEncrypt+0xcc>
		PHY_EncryptReq(&block[0], (uint8_t *)mySecurityKey);
    9846:	490e      	ldr	r1, [pc, #56]	; (9880 <DataEncrypt+0x110>)
    9848:	0020      	movs	r0, r4
    984a:	47d0      	blx	sl
			if (CTR_Nonce_and_Counter[15] == 0)
    984c:	7be8      	ldrb	r0, [r5, #15]
				Payloadinfo[j+(i-1)*16] = block[j] ^ Payloadinfo[j+(i-1)*16];
    984e:	4659      	mov	r1, fp
    9850:	3901      	subs	r1, #1
    9852:	0109      	lsls	r1, r1, #4
    9854:	2300      	movs	r3, #0
    9856:	4441      	add	r1, r8
				final_mic_value[j] = block[j] ^ CBC_mic[j]; // CTR_MIC XOR CBC_MIC gives final MIC values
    9858:	4a0a      	ldr	r2, [pc, #40]	; (9884 <DataEncrypt+0x114>)
    985a:	4694      	mov	ip, r2
    985c:	e7dc      	b.n	9818 <DataEncrypt+0xa8>
	}
	return true;

}
    985e:	2001      	movs	r0, #1
    9860:	b00d      	add	sp, #52	; 0x34
    9862:	bc3c      	pop	{r2, r3, r4, r5}
    9864:	4690      	mov	r8, r2
    9866:	4699      	mov	r9, r3
    9868:	46a2      	mov	sl, r4
    986a:	46ab      	mov	fp, r5
    986c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    986e:	46c0      	nop			; (mov r8, r8)
    9870:	200020e0 	.word	0x200020e0
    9874:	00009645 	.word	0x00009645
    9878:	0000aa99 	.word	0x0000aa99
    987c:	20002114 	.word	0x20002114
    9880:	000189b8 	.word	0x000189b8
    9884:	2000212c 	.word	0x2000212c

00009888 <validate_mic>:
// Validates the Received mic with the mic computed from data packet decryption.
bool validate_mic(void)
{
	/*************************************************************/
	//SECURITY PATCH UPDATE
	if (final_mic_value[0] != received_mic_values[0] || final_mic_value[1] != received_mic_values[1] || final_mic_value[2] != received_mic_values[2] || final_mic_value[3] != received_mic_values[3])
    9888:	4b0e      	ldr	r3, [pc, #56]	; (98c4 <validate_mic+0x3c>)
    988a:	781a      	ldrb	r2, [r3, #0]
    988c:	4b0e      	ldr	r3, [pc, #56]	; (98c8 <validate_mic+0x40>)
    988e:	781b      	ldrb	r3, [r3, #0]
	/*************************************************************/
	{
		return false;
    9890:	2000      	movs	r0, #0
	if (final_mic_value[0] != received_mic_values[0] || final_mic_value[1] != received_mic_values[1] || final_mic_value[2] != received_mic_values[2] || final_mic_value[3] != received_mic_values[3])
    9892:	429a      	cmp	r2, r3
    9894:	d000      	beq.n	9898 <validate_mic+0x10>
	}
	else
	{
		return true;
	}
}
    9896:	4770      	bx	lr
	if (final_mic_value[0] != received_mic_values[0] || final_mic_value[1] != received_mic_values[1] || final_mic_value[2] != received_mic_values[2] || final_mic_value[3] != received_mic_values[3])
    9898:	4b0a      	ldr	r3, [pc, #40]	; (98c4 <validate_mic+0x3c>)
    989a:	785a      	ldrb	r2, [r3, #1]
    989c:	4b0a      	ldr	r3, [pc, #40]	; (98c8 <validate_mic+0x40>)
    989e:	785b      	ldrb	r3, [r3, #1]
    98a0:	429a      	cmp	r2, r3
    98a2:	d1f8      	bne.n	9896 <validate_mic+0xe>
    98a4:	4b07      	ldr	r3, [pc, #28]	; (98c4 <validate_mic+0x3c>)
    98a6:	789a      	ldrb	r2, [r3, #2]
    98a8:	4b07      	ldr	r3, [pc, #28]	; (98c8 <validate_mic+0x40>)
    98aa:	789b      	ldrb	r3, [r3, #2]
    98ac:	429a      	cmp	r2, r3
    98ae:	d1f2      	bne.n	9896 <validate_mic+0xe>
    98b0:	4b04      	ldr	r3, [pc, #16]	; (98c4 <validate_mic+0x3c>)
    98b2:	78d8      	ldrb	r0, [r3, #3]
    98b4:	4b04      	ldr	r3, [pc, #16]	; (98c8 <validate_mic+0x40>)
    98b6:	78db      	ldrb	r3, [r3, #3]
    98b8:	1ac0      	subs	r0, r0, r3
    98ba:	4243      	negs	r3, r0
    98bc:	4158      	adcs	r0, r3
    98be:	b2c0      	uxtb	r0, r0
    98c0:	e7e9      	b.n	9896 <validate_mic+0xe>
    98c2:	46c0      	nop			; (mov r8, r8)
    98c4:	20002114 	.word	0x20002114
    98c8:	2000213c 	.word	0x2000213c

000098cc <DataDecrypt>:
 *      None
 *
 *****************************************************************************************/
bool DataDecrypt(uint8_t *Payload, uint8_t *PayloadLen, uint8_t *SourceIEEEAddress,
API_UINT32_UNION FrameCounter, uint8_t FrameControl)
{
    98cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    98ce:	46de      	mov	lr, fp
    98d0:	4657      	mov	r7, sl
    98d2:	464e      	mov	r6, r9
    98d4:	4645      	mov	r5, r8
    98d6:	b5e0      	push	{r5, r6, r7, lr}
    98d8:	b091      	sub	sp, #68	; 0x44
    98da:	4681      	mov	r9, r0
    98dc:	9106      	str	r1, [sp, #24]
    98de:	9204      	str	r2, [sp, #16]
    98e0:	9305      	str	r3, [sp, #20]
    98e2:	ab1a      	add	r3, sp, #104	; 0x68
    98e4:	781b      	ldrb	r3, [r3, #0]
    98e6:	9307      	str	r3, [sp, #28]
	uint16_t i ;
	uint8_t iterations , block[16] , j , CTR_Nonce_and_Counter[16];
	// Calculating No of blocks in the packet (1 block = 16 bytes of data)
	iterations = *PayloadLen/16;
    98e8:	7809      	ldrb	r1, [r1, #0]
    98ea:	090a      	lsrs	r2, r1, #4
	if (*PayloadLen % 16 != 0) iterations++;
    98ec:	070b      	lsls	r3, r1, #28
    98ee:	d000      	beq.n	98f2 <DataDecrypt+0x26>
    98f0:	3201      	adds	r2, #1

	//mic_generator(&Payloadinfo[0] , *Payload_len);

	for (i=*PayloadLen;i<iterations *16 ; i++ )
    98f2:	b28b      	uxth	r3, r1
    98f4:	0010      	movs	r0, r2
    98f6:	0112      	lsls	r2, r2, #4
    98f8:	4291      	cmp	r1, r2
    98fa:	da07      	bge.n	990c <DataDecrypt+0x40>
	{
		Payload[i] = 0; // Padding
    98fc:	2100      	movs	r1, #0
    98fe:	464c      	mov	r4, r9
    9900:	54e1      	strb	r1, [r4, r3]
	for (i=*PayloadLen;i<iterations *16 ; i++ )
    9902:	3301      	adds	r3, #1
    9904:	b29b      	uxth	r3, r3
    9906:	4293      	cmp	r3, r2
    9908:	dbfa      	blt.n	9900 <DataDecrypt+0x34>
    990a:	46a1      	mov	r9, r4
	}
	CTR_Nonce_and_Counter[0] = 0x01;  // L
    990c:	2201      	movs	r2, #1
    990e:	ab08      	add	r3, sp, #32
    9910:	701a      	strb	r2, [r3, #0]
    9912:	2300      	movs	r3, #0
	for (i=0;i<8;i++)
	{
		CTR_Nonce_and_Counter[i+1] = SourceIEEEAddress[i];
    9914:	9c04      	ldr	r4, [sp, #16]
    9916:	aa08      	add	r2, sp, #32
    9918:	18d2      	adds	r2, r2, r3
    991a:	5ce1      	ldrb	r1, [r4, r3]
    991c:	7051      	strb	r1, [r2, #1]
    991e:	3301      	adds	r3, #1
	for (i=0;i<8;i++)
    9920:	2b08      	cmp	r3, #8
    9922:	d1f8      	bne.n	9916 <DataDecrypt+0x4a>
	}
	for (i=0;i<4;i++)
	{
		CTR_Nonce_and_Counter[i+9] = FrameCounter.v[i];
    9924:	ab08      	add	r3, sp, #32
    9926:	9905      	ldr	r1, [sp, #20]
    9928:	7259      	strb	r1, [r3, #9]
    992a:	0a0a      	lsrs	r2, r1, #8
    992c:	729a      	strb	r2, [r3, #10]
    992e:	0c0a      	lsrs	r2, r1, #16
    9930:	72da      	strb	r2, [r3, #11]
    9932:	0e0a      	lsrs	r2, r1, #24
    9934:	731a      	strb	r2, [r3, #12]
	}
	CTR_Nonce_and_Counter[13] = SECURITY_LEVEL; //Security Mode
    9936:	2204      	movs	r2, #4
    9938:	735a      	strb	r2, [r3, #13]
	CTR_Nonce_and_Counter[14] = 0x00; // 15 th byte padded to zero
    993a:	2200      	movs	r2, #0
    993c:	739a      	strb	r2, [r3, #14]
	CTR_Nonce_and_Counter[15] = 0x00; // For MIC calculation All preceding blocks will be incremented by 1
    993e:	73da      	strb	r2, [r3, #15]


	for (i=0;i<iterations+1;i++)
    9940:	1c43      	adds	r3, r0, #1
    9942:	469a      	mov	sl, r3
    9944:	2500      	movs	r5, #0
    9946:	2300      	movs	r3, #0
    9948:	4698      	mov	r8, r3
    994a:	4653      	mov	r3, sl
    994c:	2b00      	cmp	r3, #0
    994e:	dd2e      	ble.n	99ae <DataDecrypt+0xe2>
	{
		for (j=0;j<16;j++)
		{
			block[j] = CTR_Nonce_and_Counter[j];
    9950:	ac0c      	add	r4, sp, #48	; 0x30
    9952:	ae08      	add	r6, sp, #32
		}
		PHY_EncryptReq(&block[0], (uint8_t *)mySecurityKey);
    9954:	4b26      	ldr	r3, [pc, #152]	; (99f0 <DataDecrypt+0x124>)
    9956:	469b      	mov	fp, r3
		for (j=0;j<16;j++)
		{
			if (CTR_Nonce_and_Counter[15] == 0)
			{
				CTR_mic[j] = block[j]; // CTR_MIC XOR CBC_MIC gives final MIC values
    9958:	4f26      	ldr	r7, [pc, #152]	; (99f4 <DataDecrypt+0x128>)
    995a:	4643      	mov	r3, r8
    995c:	9303      	str	r3, [sp, #12]
    995e:	46a8      	mov	r8, r5
    9960:	e014      	b.n	998c <DataDecrypt+0xc0>
			}
			else
			{
				Payload[j+(i-1)*16] = block[j] ^ Payload[j+(i-1)*16];
    9962:	5d1a      	ldrb	r2, [r3, r4]
    9964:	5ce9      	ldrb	r1, [r5, r3]
    9966:	404a      	eors	r2, r1
    9968:	54ea      	strb	r2, [r5, r3]
    996a:	3301      	adds	r3, #1
		for (j=0;j<16;j++)
    996c:	2b10      	cmp	r3, #16
    996e:	d004      	beq.n	997a <DataDecrypt+0xae>
			if (CTR_Nonce_and_Counter[15] == 0)
    9970:	2800      	cmp	r0, #0
    9972:	d1f6      	bne.n	9962 <DataDecrypt+0x96>
				CTR_mic[j] = block[j]; // CTR_MIC XOR CBC_MIC gives final MIC values
    9974:	5d1a      	ldrb	r2, [r3, r4]
    9976:	54fa      	strb	r2, [r7, r3]
    9978:	e7f7      	b.n	996a <DataDecrypt+0x9e>
			}
		}
		CTR_Nonce_and_Counter[15]++; // Increment Counter for next opration
    997a:	3001      	adds	r0, #1
    997c:	73f0      	strb	r0, [r6, #15]
	for (i=0;i<iterations+1;i++)
    997e:	9d03      	ldr	r5, [sp, #12]
    9980:	3501      	adds	r5, #1
    9982:	b2ab      	uxth	r3, r5
    9984:	9303      	str	r3, [sp, #12]
    9986:	4698      	mov	r8, r3
    9988:	4553      	cmp	r3, sl
    998a:	da10      	bge.n	99ae <DataDecrypt+0xe2>
	CTR_Nonce_and_Counter[0] = 0x01;  // L
    998c:	2300      	movs	r3, #0
			block[j] = CTR_Nonce_and_Counter[j];
    998e:	5d9a      	ldrb	r2, [r3, r6]
    9990:	551a      	strb	r2, [r3, r4]
    9992:	3301      	adds	r3, #1
		for (j=0;j<16;j++)
    9994:	2b10      	cmp	r3, #16
    9996:	d1fa      	bne.n	998e <DataDecrypt+0xc2>
		PHY_EncryptReq(&block[0], (uint8_t *)mySecurityKey);
    9998:	4917      	ldr	r1, [pc, #92]	; (99f8 <DataDecrypt+0x12c>)
    999a:	0020      	movs	r0, r4
    999c:	47d8      	blx	fp
			if (CTR_Nonce_and_Counter[15] == 0)
    999e:	7bf0      	ldrb	r0, [r6, #15]
				Payload[j+(i-1)*16] = block[j] ^ Payload[j+(i-1)*16];
    99a0:	4642      	mov	r2, r8
    99a2:	3a01      	subs	r2, #1
    99a4:	0112      	lsls	r2, r2, #4
    99a6:	2300      	movs	r3, #0
    99a8:	444a      	add	r2, r9
    99aa:	0015      	movs	r5, r2
    99ac:	e7e0      	b.n	9970 <DataDecrypt+0xa4>
	}
	*PayloadLen = *PayloadLen-4;
    99ae:	9b06      	ldr	r3, [sp, #24]
    99b0:	7819      	ldrb	r1, [r3, #0]
    99b2:	3904      	subs	r1, #4
    99b4:	b2c9      	uxtb	r1, r1
    99b6:	7019      	strb	r1, [r3, #0]
	mic_generator(&Payload[0] , *PayloadLen , FrameControl  , FrameCounter , SourceIEEEAddress);
    99b8:	9b04      	ldr	r3, [sp, #16]
    99ba:	9300      	str	r3, [sp, #0]
    99bc:	9b05      	ldr	r3, [sp, #20]
    99be:	9a07      	ldr	r2, [sp, #28]
    99c0:	4648      	mov	r0, r9
    99c2:	4c0e      	ldr	r4, [pc, #56]	; (99fc <DataDecrypt+0x130>)
    99c4:	47a0      	blx	r4
    99c6:	2300      	movs	r3, #0
	for (i=0;i<16;i++)
	{
		final_mic_value[i] = CTR_mic[i] ^ CBC_mic[i];
    99c8:	4d0d      	ldr	r5, [pc, #52]	; (9a00 <DataDecrypt+0x134>)
    99ca:	4c0a      	ldr	r4, [pc, #40]	; (99f4 <DataDecrypt+0x128>)
    99cc:	480d      	ldr	r0, [pc, #52]	; (9a04 <DataDecrypt+0x138>)
    99ce:	5ce2      	ldrb	r2, [r4, r3]
    99d0:	5cc1      	ldrb	r1, [r0, r3]
    99d2:	404a      	eors	r2, r1
    99d4:	54ea      	strb	r2, [r5, r3]
    99d6:	3301      	adds	r3, #1
	for (i=0;i<16;i++)
    99d8:	2b10      	cmp	r3, #16
    99da:	d1f8      	bne.n	99ce <DataDecrypt+0x102>
	}
	return validate_mic();
    99dc:	4b0a      	ldr	r3, [pc, #40]	; (9a08 <DataDecrypt+0x13c>)
    99de:	4798      	blx	r3

}
    99e0:	b011      	add	sp, #68	; 0x44
    99e2:	bc3c      	pop	{r2, r3, r4, r5}
    99e4:	4690      	mov	r8, r2
    99e6:	4699      	mov	r9, r3
    99e8:	46a2      	mov	sl, r4
    99ea:	46ab      	mov	fp, r5
    99ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
    99ee:	46c0      	nop			; (mov r8, r8)
    99f0:	0000aa99 	.word	0x0000aa99
    99f4:	20002104 	.word	0x20002104
    99f8:	000189b8 	.word	0x000189b8
    99fc:	00009645 	.word	0x00009645
    9a00:	20002114 	.word	0x20002114
    9a04:	2000212c 	.word	0x2000212c
    9a08:	00009889 	.word	0x00009889

00009a0c <MiMAC_Set>:
     * Remarks:
     *      None
     *
     *****************************************************************************************/
bool MiMAC_Set(mac_set_params_t id, uint8_t *value)
{
    9a0c:	b510      	push	{r4, lr}
    switch(id)
    9a0e:	2800      	cmp	r0, #0
    9a10:	d109      	bne.n	9a26 <MiMAC_Set+0x1a>
    {
      case MAC_CHANNEL:
      {
         if(*value > LAST_CHANNEL_NUM) //26 // TODO: this check is necessary here? as we may connect a sub-gig or a 2.4gig?
    9a12:	780b      	ldrb	r3, [r1, #0]
    9a14:	2b19      	cmp	r3, #25
    9a16:	d807      	bhi.n	9a28 <MiMAC_Set+0x1c>
         {
           return false;
         }
          MACCurrentChannel = *value;
    9a18:	4a04      	ldr	r2, [pc, #16]	; (9a2c <MiMAC_Set+0x20>)
    9a1a:	7013      	strb	r3, [r2, #0]
          PHY_SetChannel(MACCurrentChannel);
    9a1c:	0018      	movs	r0, r3
    9a1e:	4b04      	ldr	r3, [pc, #16]	; (9a30 <MiMAC_Set+0x24>)
    9a20:	4798      	blx	r3
          return true;
    9a22:	2001      	movs	r0, #1
    9a24:	e000      	b.n	9a28 <MiMAC_Set+0x1c>
      break;

     default:
     break;
    }
    return false;
    9a26:	2000      	movs	r0, #0
}
    9a28:	bd10      	pop	{r4, pc}
    9a2a:	46c0      	nop			; (mov r8, r8)
    9a2c:	2000214e 	.word	0x2000214e
    9a30:	0000a9e5 	.word	0x0000a9e5

00009a34 <MiMAC_Init>:
 * Remarks:
 *      None
 *
 *****************************************************************************************/
bool MiMAC_Init(MACINIT_PARAM initValue)
{
    9a34:	b570      	push	{r4, r5, r6, lr}
    9a36:	b082      	sub	sp, #8
    9a38:	466c      	mov	r4, sp
    9a3a:	9000      	str	r0, [sp, #0]
    9a3c:	9101      	str	r1, [sp, #4]
	uint8_t i;

	PHY_Init();
    9a3e:	4b1c      	ldr	r3, [pc, #112]	; (9ab0 <MiMAC_Init+0x7c>)
    9a40:	4798      	blx	r3
	MACInitParams = initValue;
    9a42:	4d1c      	ldr	r5, [pc, #112]	; (9ab4 <MiMAC_Init+0x80>)
    9a44:	002b      	movs	r3, r5
    9a46:	466a      	mov	r2, sp
    9a48:	ca03      	ldmia	r2!, {r0, r1}
    9a4a:	c303      	stmia	r3!, {r0, r1}
	uint16_t x =  PHY_RandomReq();
    9a4c:	4b1a      	ldr	r3, [pc, #104]	; (9ab8 <MiMAC_Init+0x84>)
    9a4e:	4798      	blx	r3
    9a50:	0006      	movs	r6, r0
	// Set RF mode
	PHY_SetRxState(true);
    9a52:	2001      	movs	r0, #1
    9a54:	4b19      	ldr	r3, [pc, #100]	; (9abc <MiMAC_Init+0x88>)
    9a56:	4798      	blx	r3
	IEEESeqNum =   x & 0xff;
    9a58:	4b19      	ldr	r3, [pc, #100]	; (9ac0 <MiMAC_Init+0x8c>)
    9a5a:	701e      	strb	r6, [r3, #0]

	// Set Node Address
	PHY_SetIEEEAddr(MACInitParams.PAddress);
    9a5c:	6868      	ldr	r0, [r5, #4]
    9a5e:	4b19      	ldr	r3, [pc, #100]	; (9ac4 <MiMAC_Init+0x90>)
    9a60:	4798      	blx	r3

	for (i = 0; i < BANK_SIZE; i++)
	{
		RxBuffer[i].PayloadLen = 0;
    9a62:	4b19      	ldr	r3, [pc, #100]	; (9ac8 <MiMAC_Init+0x94>)
    9a64:	2200      	movs	r2, #0
    9a66:	701a      	strb	r2, [r3, #0]
    9a68:	2102      	movs	r1, #2
    9a6a:	31ff      	adds	r1, #255	; 0xff
    9a6c:	545a      	strb	r2, [r3, r1]
    9a6e:	4917      	ldr	r1, [pc, #92]	; (9acc <MiMAC_Init+0x98>)
    9a70:	545a      	strb	r2, [r3, r1]
    9a72:	4917      	ldr	r1, [pc, #92]	; (9ad0 <MiMAC_Init+0x9c>)
    9a74:	545a      	strb	r2, [r3, r1]
	}
	#ifdef ENABLE_SECURITY
		#if defined(ENABLE_NETWORK_FREEZER)
			if (initValue.actionFlags.bits.NetworkFreezer)
    9a76:	7823      	ldrb	r3, [r4, #0]
    9a78:	075b      	lsls	r3, r3, #29
    9a7a:	d40a      	bmi.n	9a92 <MiMAC_Init+0x5e>
				PDS_Restore(PDS_OUTGOING_FRAME_COUNTER_ID);
				OutgoingFrameCounter.Val += FRAME_COUNTER_UPDATE_INTERVAL;
				PDS_Store(PDS_OUTGOING_FRAME_COUNTER_ID);
			} else
			{
				OutgoingFrameCounter.Val = 0;
    9a7c:	4c15      	ldr	r4, [pc, #84]	; (9ad4 <MiMAC_Init+0xa0>)
    9a7e:	2300      	movs	r3, #0
    9a80:	6023      	str	r3, [r4, #0]
				PDS_Store(PDS_OUTGOING_FRAME_COUNTER_ID);
    9a82:	2001      	movs	r0, #1
    9a84:	4b14      	ldr	r3, [pc, #80]	; (9ad8 <MiMAC_Init+0xa4>)
    9a86:	4798      	blx	r3
				OutgoingFrameCounter.Val = 1;
    9a88:	2301      	movs	r3, #1
    9a8a:	6023      	str	r3, [r4, #0]
			OutgoingFrameCounter.Val = 1;
		#endif
	#endif

	return true;
}
    9a8c:	2001      	movs	r0, #1
    9a8e:	b002      	add	sp, #8
    9a90:	bd70      	pop	{r4, r5, r6, pc}
				PDS_Restore(PDS_OUTGOING_FRAME_COUNTER_ID);
    9a92:	2001      	movs	r0, #1
    9a94:	4b11      	ldr	r3, [pc, #68]	; (9adc <MiMAC_Init+0xa8>)
    9a96:	4798      	blx	r3
				OutgoingFrameCounter.Val += FRAME_COUNTER_UPDATE_INTERVAL;
    9a98:	4a0e      	ldr	r2, [pc, #56]	; (9ad4 <MiMAC_Init+0xa0>)
    9a9a:	6813      	ldr	r3, [r2, #0]
    9a9c:	2180      	movs	r1, #128	; 0x80
    9a9e:	00c9      	lsls	r1, r1, #3
    9aa0:	468c      	mov	ip, r1
    9aa2:	4463      	add	r3, ip
    9aa4:	6013      	str	r3, [r2, #0]
				PDS_Store(PDS_OUTGOING_FRAME_COUNTER_ID);
    9aa6:	2001      	movs	r0, #1
    9aa8:	4b0b      	ldr	r3, [pc, #44]	; (9ad8 <MiMAC_Init+0xa4>)
    9aaa:	4798      	blx	r3
    9aac:	e7ee      	b.n	9a8c <MiMAC_Init+0x58>
    9aae:	46c0      	nop			; (mov r8, r8)
    9ab0:	0000a8cd 	.word	0x0000a8cd
    9ab4:	200020e0 	.word	0x200020e0
    9ab8:	0000aa81 	.word	0x0000aa81
    9abc:	0000a901 	.word	0x0000a901
    9ac0:	20001fd5 	.word	0x20001fd5
    9ac4:	0000aaa5 	.word	0x0000aaa5
    9ac8:	20002258 	.word	0x20002258
    9acc:	00000202 	.word	0x00000202
    9ad0:	00000303 	.word	0x00000303
    9ad4:	20002128 	.word	0x20002128
    9ad8:	00009375 	.word	0x00009375
    9adc:	0000929d 	.word	0x0000929d

00009ae0 <MiMAC_SendPacket>:

bool MiMAC_SendPacket( MAC_TRANS_PARAM transParam,
         uint8_t *MACPayload,
         uint8_t MACPayloadLen, uint8_t msghandle,
         DataConf_callback_t ConfCallback)
{
    9ae0:	b5f0      	push	{r4, r5, r6, r7, lr}
    9ae2:	46de      	mov	lr, fp
    9ae4:	4657      	mov	r7, sl
    9ae6:	464e      	mov	r6, r9
    9ae8:	4645      	mov	r5, r8
    9aea:	b5e0      	push	{r5, r6, r7, lr}
    9aec:	b087      	sub	sp, #28
    9aee:	af03      	add	r7, sp, #12
    9af0:	1c04      	adds	r4, r0, #0
    9af2:	9003      	str	r0, [sp, #12]
    9af4:	0008      	movs	r0, r1
    9af6:	9104      	str	r1, [sp, #16]
    9af8:	0015      	movs	r5, r2
    9afa:	0a2d      	lsrs	r5, r5, #8
    9afc:	9205      	str	r2, [sp, #20]
    9afe:	9300      	str	r3, [sp, #0]
    9b00:	ab11      	add	r3, sp, #68	; 0x44
    9b02:	781b      	ldrb	r3, [r3, #0]
    9b04:	469a      	mov	sl, r3
    9b06:	b2e4      	uxtb	r4, r4
    9b08:	06a6      	lsls	r6, r4, #26
    9b0a:	0ff6      	lsrs	r6, r6, #31
    9b0c:	9002      	str	r0, [sp, #8]
    9b0e:	b2d3      	uxtb	r3, r2
    9b10:	469c      	mov	ip, r3
    9b12:	b2ed      	uxtb	r5, r5
    uint8_t headerLength;
    uint8_t loc = 0;
    uint8_t i = 0;

	uint8_t frameControl = 0;
	dataConfAvailable = false;
    9b14:	2200      	movs	r2, #0
    9b16:	4bc9      	ldr	r3, [pc, #804]	; (9e3c <MiMAC_SendPacket+0x35c>)
    9b18:	701a      	strb	r2, [r3, #0]
	#ifndef TARGET_SMALL
		bool IntraPAN;
	#endif
	
	MACdatatransParam = transParam;
    9b1a:	4bc9      	ldr	r3, [pc, #804]	; (9e40 <MiMAC_SendPacket+0x360>)
    9b1c:	cf07      	ldmia	r7!, {r0, r1, r2}
    9b1e:	c307      	stmia	r3!, {r0, r1, r2}

    if (transParam.flags.bits.broadcast)
    9b20:	0763      	lsls	r3, r4, #29
    9b22:	d501      	bpl.n	9b28 <MiMAC_SendPacket+0x48>
    {
        transParam.altDestAddr = true;
    9b24:	2301      	movs	r3, #1
    9b26:	469c      	mov	ip, r3
    }

    if (transParam.flags.bits.secEn)
    9b28:	2308      	movs	r3, #8
    9b2a:	4023      	ands	r3, r4
    9b2c:	001a      	movs	r2, r3
    {
        transParam.altSrcAddr = false;
    9b2e:	4253      	negs	r3, r2
    9b30:	4153      	adcs	r3, r2
    9b32:	425b      	negs	r3, r3
    9b34:	401d      	ands	r5, r3
    }

    // set the frame control in variable i
    if (transParam.flags.bits.packetType == PACKET_TYPE_COMMAND)
    9b36:	2303      	movs	r3, #3
    9b38:	4023      	ands	r3, r4
    9b3a:	2b01      	cmp	r3, #1
    9b3c:	d04d      	beq.n	9bda <MiMAC_SendPacket+0xfa>
    {
        frameControl = 0x03;
    } else if (transParam.flags.bits.packetType == PACKET_TYPE_DATA)
    {
        frameControl = 0x01;
    9b3e:	2201      	movs	r2, #1
    9b40:	4691      	mov	r9, r2
    } else if (transParam.flags.bits.packetType == PACKET_TYPE_DATA)
    9b42:	2b00      	cmp	r3, #0
    9b44:	d004      	beq.n	9b50 <MiMAC_SendPacket+0x70>
    }
	else if (transParam.flags.bits.packetType == PACKET_TYPE_ACK)
    {
        frameControl = 0x02;
    9b46:	1e9a      	subs	r2, r3, #2
    9b48:	4251      	negs	r1, r2
    9b4a:	4151      	adcs	r1, r2
    9b4c:	004a      	lsls	r2, r1, #1
    9b4e:	4691      	mov	r9, r2
    }
    // decide the header length for different addressing mode
#ifndef TARGET_SMALL
    if ((transParam.DestPANID.Val == MAC_PANID.Val) && (MAC_PANID.Val != 0xFFFF)) // this is intraPAN
    9b50:	aa03      	add	r2, sp, #12
    9b52:	8952      	ldrh	r2, [r2, #10]
    9b54:	48bb      	ldr	r0, [pc, #748]	; (9e44 <MiMAC_SendPacket+0x364>)
    9b56:	8800      	ldrh	r0, [r0, #0]
    9b58:	4290      	cmp	r0, r2
    9b5a:	d041      	beq.n	9be0 <MiMAC_SendPacket+0x100>
    }
#ifndef TARGET_SMALL
    else
    {
        headerLength = 7;
        IntraPAN = false;
    9b5c:	2200      	movs	r2, #0
    9b5e:	4693      	mov	fp, r2
        headerLength = 7;
    9b60:	3207      	adds	r2, #7
    }
#endif

    if (transParam.altDestAddr)
    9b62:	46e0      	mov	r8, ip
    {
        headerLength += 2;
    } else
    {
        headerLength += 8;
    9b64:	0017      	movs	r7, r2
    9b66:	3708      	adds	r7, #8
    if (transParam.altDestAddr)
    9b68:	4661      	mov	r1, ip
    9b6a:	2900      	cmp	r1, #0
    9b6c:	d000      	beq.n	9b70 <MiMAC_SendPacket+0x90>
        headerLength += 2;
    9b6e:	1c97      	adds	r7, r2, #2
    }

    if (transParam.altSrcAddr)
    9b70:	2d00      	cmp	r5, #0
    9b72:	d044      	beq.n	9bfe <MiMAC_SendPacket+0x11e>
    {
        headerLength += 2;
    9b74:	3702      	adds	r7, #2
    9b76:	b2fa      	uxtb	r2, r7
    9b78:	9201      	str	r2, [sp, #4]
    } else
    {
        headerLength += 8;
    }

    if (transParam.flags.bits.ackReq && transParam.flags.bits.broadcast == false)
    9b7a:	2224      	movs	r2, #36	; 0x24
    9b7c:	4014      	ands	r4, r2
    9b7e:	2c20      	cmp	r4, #32
    9b80:	d041      	beq.n	9c06 <MiMAC_SendPacket+0x126>
    {
        frameControl |= 0x20;
    }

    // use PACKET_TYPE_RESERVE to represent beacon. Fixed format for beacon packet
    if (transParam.flags.bits.packetType == PACKET_TYPE_RESERVE)
    9b82:	2b03      	cmp	r3, #3
    9b84:	d044      	beq.n	9c10 <MiMAC_SendPacket+0x130>
        IntraPAN = false;
#endif
        transParam.altSrcAddr = true;
        transParam.flags.bits.ackReq = false;
    }
	if (transParam.flags.bits.packetType == PACKET_TYPE_COMMAND) 
    9b86:	aa03      	add	r2, sp, #12
    9b88:	0171      	lsls	r1, r6, #5
    9b8a:	7813      	ldrb	r3, [r2, #0]
    9b8c:	2020      	movs	r0, #32
    9b8e:	4383      	bics	r3, r0
    9b90:	430b      	orrs	r3, r1
    9b92:	7013      	strb	r3, [r2, #0]
    9b94:	2203      	movs	r2, #3
    9b96:	4013      	ands	r3, r2
    9b98:	2b01      	cmp	r3, #1
    9b9a:	d041      	beq.n	9c20 <MiMAC_SendPacket+0x140>
    {
        transParam.flags.bits.ackReq = false;
    }

#ifdef ENABLE_SECURITY
    if (transParam.flags.bits.secEn)
    9b9c:	ab03      	add	r3, sp, #12
    9b9e:	0172      	lsls	r2, r6, #5
    9ba0:	781c      	ldrb	r4, [r3, #0]
    9ba2:	2120      	movs	r1, #32
    9ba4:	438c      	bics	r4, r1
    9ba6:	4314      	orrs	r4, r2
    9ba8:	701c      	strb	r4, [r3, #0]
    9baa:	b2e4      	uxtb	r4, r4
    9bac:	0723      	lsls	r3, r4, #28
    9bae:	d439      	bmi.n	9c24 <MiMAC_SendPacket+0x144>
		// 4 byte mic and 5 byte outgoing frame counter
		packet[loc++] = MACPayloadLen+headerLength+9;
    } else
#endif
    {
		packet[loc++] = MACPayloadLen+headerLength;
    9bb0:	ab10      	add	r3, sp, #64	; 0x40
    9bb2:	781b      	ldrb	r3, [r3, #0]
    9bb4:	9a01      	ldr	r2, [sp, #4]
    9bb6:	18d7      	adds	r7, r2, r3
    9bb8:	4ba3      	ldr	r3, [pc, #652]	; (9e48 <MiMAC_SendPacket+0x368>)
    9bba:	701f      	strb	r7, [r3, #0]
    }

    // set frame control LSB
	packet[loc++] = frameControl;
    9bbc:	4ba2      	ldr	r3, [pc, #648]	; (9e48 <MiMAC_SendPacket+0x368>)
    9bbe:	464a      	mov	r2, r9
    9bc0:	705a      	strb	r2, [r3, #1]

    // set frame control MSB
    if (transParam.flags.bits.packetType == PACKET_TYPE_RESERVE)
    9bc2:	43e3      	mvns	r3, r4
    9bc4:	079b      	lsls	r3, r3, #30
    9bc6:	d040      	beq.n	9c4a <MiMAC_SendPacket+0x16a>
		packet[loc++] = 0x80;
        // sequence number
		packet[loc++] = IEEESeqNum++;
    } else
    {
        if (transParam.altDestAddr && transParam.altSrcAddr)
    9bc8:	4643      	mov	r3, r8
    9bca:	2b00      	cmp	r3, #0
    9bcc:	d05f      	beq.n	9c8e <MiMAC_SendPacket+0x1ae>
    9bce:	2d00      	cmp	r5, #0
    9bd0:	d045      	beq.n	9c5e <MiMAC_SendPacket+0x17e>
        {
			packet[loc++] = 0x88;
    9bd2:	2288      	movs	r2, #136	; 0x88
    9bd4:	4b9c      	ldr	r3, [pc, #624]	; (9e48 <MiMAC_SendPacket+0x368>)
    9bd6:	709a      	strb	r2, [r3, #2]
    9bd8:	e044      	b.n	9c64 <MiMAC_SendPacket+0x184>
        frameControl = 0x03;
    9bda:	2203      	movs	r2, #3
    9bdc:	4691      	mov	r9, r2
    9bde:	e7b7      	b.n	9b50 <MiMAC_SendPacket+0x70>
    if ((transParam.DestPANID.Val == MAC_PANID.Val) && (MAC_PANID.Val != 0xFFFF)) // this is intraPAN
    9be0:	489a      	ldr	r0, [pc, #616]	; (9e4c <MiMAC_SendPacket+0x36c>)
    9be2:	4282      	cmp	r2, r0
    9be4:	d007      	beq.n	9bf6 <MiMAC_SendPacket+0x116>
        frameControl |= 0x40;
    9be6:	2240      	movs	r2, #64	; 0x40
    9be8:	4649      	mov	r1, r9
    9bea:	4311      	orrs	r1, r2
    9bec:	4689      	mov	r9, r1
        IntraPAN = true;
    9bee:	3a3f      	subs	r2, #63	; 0x3f
    9bf0:	4693      	mov	fp, r2
        headerLength = 5;
    9bf2:	3204      	adds	r2, #4
        IntraPAN = true;
    9bf4:	e7b5      	b.n	9b62 <MiMAC_SendPacket+0x82>
        IntraPAN = false;
    9bf6:	2200      	movs	r2, #0
    9bf8:	4693      	mov	fp, r2
        headerLength = 7;
    9bfa:	3207      	adds	r2, #7
    9bfc:	e7b1      	b.n	9b62 <MiMAC_SendPacket+0x82>
        headerLength += 8;
    9bfe:	3708      	adds	r7, #8
    9c00:	b2fa      	uxtb	r2, r7
    9c02:	9201      	str	r2, [sp, #4]
    9c04:	e7b9      	b.n	9b7a <MiMAC_SendPacket+0x9a>
        frameControl |= 0x20;
    9c06:	3a04      	subs	r2, #4
    9c08:	4649      	mov	r1, r9
    9c0a:	4311      	orrs	r1, r2
    9c0c:	4689      	mov	r9, r1
    9c0e:	e7b8      	b.n	9b82 <MiMAC_SendPacket+0xa2>
        transParam.altSrcAddr = true;
    9c10:	2501      	movs	r5, #1
        transParam.flags.bits.ackReq = false;
    9c12:	2600      	movs	r6, #0
        IntraPAN = false;
    9c14:	2300      	movs	r3, #0
    9c16:	469b      	mov	fp, r3
        frameControl = 0x00;
    9c18:	4699      	mov	r9, r3
        headerLength = 7;
    9c1a:	3307      	adds	r3, #7
    9c1c:	9301      	str	r3, [sp, #4]
    9c1e:	e7b2      	b.n	9b86 <MiMAC_SendPacket+0xa6>
        transParam.flags.bits.ackReq = false;
    9c20:	2600      	movs	r6, #0
    9c22:	e7bb      	b.n	9b9c <MiMAC_SendPacket+0xbc>
        frameControl |= 0x08;
    9c24:	2308      	movs	r3, #8
    9c26:	464a      	mov	r2, r9
    9c28:	431a      	orrs	r2, r3
    9c2a:	4691      	mov	r9, r2
		DataEncrypt(MACPayload, &MACPayloadLen, OutgoingFrameCounter, frameControl);
    9c2c:	4b88      	ldr	r3, [pc, #544]	; (9e50 <MiMAC_SendPacket+0x370>)
    9c2e:	681a      	ldr	r2, [r3, #0]
    9c30:	464b      	mov	r3, r9
    9c32:	a910      	add	r1, sp, #64	; 0x40
    9c34:	9800      	ldr	r0, [sp, #0]
    9c36:	4f87      	ldr	r7, [pc, #540]	; (9e54 <MiMAC_SendPacket+0x374>)
    9c38:	47b8      	blx	r7
		packet[loc++] = MACPayloadLen+headerLength+9;
    9c3a:	ab10      	add	r3, sp, #64	; 0x40
    9c3c:	781b      	ldrb	r3, [r3, #0]
    9c3e:	3309      	adds	r3, #9
    9c40:	9a01      	ldr	r2, [sp, #4]
    9c42:	18d7      	adds	r7, r2, r3
    9c44:	4b80      	ldr	r3, [pc, #512]	; (9e48 <MiMAC_SendPacket+0x368>)
    9c46:	701f      	strb	r7, [r3, #0]
    9c48:	e7b8      	b.n	9bbc <MiMAC_SendPacket+0xdc>
		packet[loc++] = 0x80;
    9c4a:	4b7f      	ldr	r3, [pc, #508]	; (9e48 <MiMAC_SendPacket+0x368>)
    9c4c:	2280      	movs	r2, #128	; 0x80
    9c4e:	709a      	strb	r2, [r3, #2]
		packet[loc++] = IEEESeqNum++;
    9c50:	4981      	ldr	r1, [pc, #516]	; (9e58 <MiMAC_SendPacket+0x378>)
    9c52:	780a      	ldrb	r2, [r1, #0]
    9c54:	1c50      	adds	r0, r2, #1
    9c56:	7008      	strb	r0, [r1, #0]
    9c58:	70da      	strb	r2, [r3, #3]
    9c5a:	2304      	movs	r3, #4
    9c5c:	e03e      	b.n	9cdc <MiMAC_SendPacket+0x1fc>

        } else if (transParam.altDestAddr && transParam.altSrcAddr == 0)
        {
			packet[loc++] = 0xC8;
    9c5e:	22c8      	movs	r2, #200	; 0xc8
    9c60:	4b79      	ldr	r3, [pc, #484]	; (9e48 <MiMAC_SendPacket+0x368>)
    9c62:	709a      	strb	r2, [r3, #2]
        {
			packet[loc++] = 0xCC;
        }

        // sequence number
		packet[loc++] = IEEESeqNum++;
    9c64:	4b7c      	ldr	r3, [pc, #496]	; (9e58 <MiMAC_SendPacket+0x378>)
    9c66:	781a      	ldrb	r2, [r3, #0]
    9c68:	1c51      	adds	r1, r2, #1
    9c6a:	7019      	strb	r1, [r3, #0]
    9c6c:	4b76      	ldr	r3, [pc, #472]	; (9e48 <MiMAC_SendPacket+0x368>)
    9c6e:	70da      	strb	r2, [r3, #3]

        // destination PANID
		packet[loc++] = transParam.DestPANID.v[0];
    9c70:	aa03      	add	r2, sp, #12
    9c72:	7a91      	ldrb	r1, [r2, #10]
    9c74:	7119      	strb	r1, [r3, #4]
		packet[loc++] = transParam.DestPANID.v[1];
    9c76:	7ad2      	ldrb	r2, [r2, #11]
    9c78:	715a      	strb	r2, [r3, #5]

        // destination address
        if (transParam.flags.bits.broadcast)
    9c7a:	0763      	lsls	r3, r4, #29
    9c7c:	d429      	bmi.n	9cd2 <MiMAC_SendPacket+0x1f2>
			packet[loc++] = 0xFF;
        } else
        {
            if (transParam.altDestAddr)
            {
				packet[loc++] = transParam.DestAddress[0];
    9c7e:	9902      	ldr	r1, [sp, #8]
    9c80:	780a      	ldrb	r2, [r1, #0]
    9c82:	4b71      	ldr	r3, [pc, #452]	; (9e48 <MiMAC_SendPacket+0x368>)
    9c84:	719a      	strb	r2, [r3, #6]
				packet[loc++] = transParam.DestAddress[1];
    9c86:	784a      	ldrb	r2, [r1, #1]
    9c88:	71da      	strb	r2, [r3, #7]
    9c8a:	2308      	movs	r3, #8
    9c8c:	e026      	b.n	9cdc <MiMAC_SendPacket+0x1fc>
        } else if (transParam.altDestAddr == 0 && transParam.altSrcAddr == 1)
    9c8e:	2d00      	cmp	r5, #0
    9c90:	d00f      	beq.n	9cb2 <MiMAC_SendPacket+0x1d2>
			packet[loc++] = 0x8C;
    9c92:	4b6d      	ldr	r3, [pc, #436]	; (9e48 <MiMAC_SendPacket+0x368>)
    9c94:	228c      	movs	r2, #140	; 0x8c
    9c96:	709a      	strb	r2, [r3, #2]
		packet[loc++] = IEEESeqNum++;
    9c98:	496f      	ldr	r1, [pc, #444]	; (9e58 <MiMAC_SendPacket+0x378>)
    9c9a:	780a      	ldrb	r2, [r1, #0]
    9c9c:	1c50      	adds	r0, r2, #1
    9c9e:	7008      	strb	r0, [r1, #0]
    9ca0:	70da      	strb	r2, [r3, #3]
		packet[loc++] = transParam.DestPANID.v[0];
    9ca2:	aa03      	add	r2, sp, #12
    9ca4:	7a91      	ldrb	r1, [r2, #10]
    9ca6:	7119      	strb	r1, [r3, #4]
		packet[loc++] = transParam.DestPANID.v[1];
    9ca8:	7ad2      	ldrb	r2, [r2, #11]
    9caa:	715a      	strb	r2, [r3, #5]
        if (transParam.flags.bits.broadcast)
    9cac:	0763      	lsls	r3, r4, #29
    9cae:	d410      	bmi.n	9cd2 <MiMAC_SendPacket+0x1f2>
    9cb0:	e09f      	b.n	9df2 <MiMAC_SendPacket+0x312>
			packet[loc++] = 0xCC;
    9cb2:	4b65      	ldr	r3, [pc, #404]	; (9e48 <MiMAC_SendPacket+0x368>)
    9cb4:	22cc      	movs	r2, #204	; 0xcc
    9cb6:	709a      	strb	r2, [r3, #2]
		packet[loc++] = IEEESeqNum++;
    9cb8:	4967      	ldr	r1, [pc, #412]	; (9e58 <MiMAC_SendPacket+0x378>)
    9cba:	780a      	ldrb	r2, [r1, #0]
    9cbc:	1c50      	adds	r0, r2, #1
    9cbe:	7008      	strb	r0, [r1, #0]
    9cc0:	70da      	strb	r2, [r3, #3]
		packet[loc++] = transParam.DestPANID.v[0];
    9cc2:	aa03      	add	r2, sp, #12
    9cc4:	7a91      	ldrb	r1, [r2, #10]
    9cc6:	7119      	strb	r1, [r3, #4]
		packet[loc++] = transParam.DestPANID.v[1];
    9cc8:	7ad2      	ldrb	r2, [r2, #11]
    9cca:	715a      	strb	r2, [r3, #5]
        if (transParam.flags.bits.broadcast)
    9ccc:	0763      	lsls	r3, r4, #29
    9cce:	d400      	bmi.n	9cd2 <MiMAC_SendPacket+0x1f2>
    9cd0:	e08b      	b.n	9dea <MiMAC_SendPacket+0x30a>
			packet[loc++] = 0xFF;
    9cd2:	4b5d      	ldr	r3, [pc, #372]	; (9e48 <MiMAC_SendPacket+0x368>)
    9cd4:	22ff      	movs	r2, #255	; 0xff
    9cd6:	719a      	strb	r2, [r3, #6]
			packet[loc++] = 0xFF;
    9cd8:	71da      	strb	r2, [r3, #7]
    9cda:	2308      	movs	r3, #8
                }
            }
        }
    }
	
	if(transParam.flags.bits.ackReq)
    9cdc:	a903      	add	r1, sp, #12
    9cde:	0170      	lsls	r0, r6, #5
    9ce0:	780a      	ldrb	r2, [r1, #0]
    9ce2:	2420      	movs	r4, #32
    9ce4:	43a2      	bics	r2, r4
    9ce6:	4302      	orrs	r2, r0
    9ce8:	700a      	strb	r2, [r1, #0]
    9cea:	0692      	lsls	r2, r2, #26
    9cec:	d400      	bmi.n	9cf0 <MiMAC_SendPacket+0x210>
    9cee:	e08b      	b.n	9e08 <MiMAC_SendPacket+0x328>
	{
	 	AckSeqNum = IEEESeqNum-1;
    9cf0:	4a59      	ldr	r2, [pc, #356]	; (9e58 <MiMAC_SendPacket+0x378>)
    9cf2:	7812      	ldrb	r2, [r2, #0]
    9cf4:	3a01      	subs	r2, #1
    9cf6:	4959      	ldr	r1, [pc, #356]	; (9e5c <MiMAC_SendPacket+0x37c>)
    9cf8:	700a      	strb	r2, [r1, #0]
		 AckReqData = 1;
    9cfa:	2101      	movs	r1, #1
    9cfc:	4a58      	ldr	r2, [pc, #352]	; (9e60 <MiMAC_SendPacket+0x380>)
    9cfe:	7011      	strb	r1, [r2, #0]
	{
		AckReqData = 0;
	}
#ifndef TARGET_SMALL
    // source PANID if necessary
    if (IntraPAN == false)
    9d00:	465a      	mov	r2, fp
    9d02:	2a00      	cmp	r2, #0
    9d04:	d109      	bne.n	9d1a <MiMAC_SendPacket+0x23a>
    {
		packet[loc++] = MAC_PANID.v[0];
    9d06:	1c5a      	adds	r2, r3, #1
    9d08:	b2d2      	uxtb	r2, r2
    9d0a:	494f      	ldr	r1, [pc, #316]	; (9e48 <MiMAC_SendPacket+0x368>)
    9d0c:	484d      	ldr	r0, [pc, #308]	; (9e44 <MiMAC_SendPacket+0x364>)
    9d0e:	7804      	ldrb	r4, [r0, #0]
    9d10:	54cc      	strb	r4, [r1, r3]
		packet[loc++] = MAC_PANID.v[1];
    9d12:	3302      	adds	r3, #2
    9d14:	b2db      	uxtb	r3, r3
    9d16:	7840      	ldrb	r0, [r0, #1]
    9d18:	5488      	strb	r0, [r1, r2]
    }
#endif

    // source address
    if (transParam.altSrcAddr)
    9d1a:	2d00      	cmp	r5, #0
    9d1c:	d100      	bne.n	9d20 <MiMAC_SendPacket+0x240>
    9d1e:	e077      	b.n	9e10 <MiMAC_SendPacket+0x330>
    {
		packet[loc++] = myNetworkAddress.v[0];
    9d20:	4a49      	ldr	r2, [pc, #292]	; (9e48 <MiMAC_SendPacket+0x368>)
    9d22:	4950      	ldr	r1, [pc, #320]	; (9e64 <MiMAC_SendPacket+0x384>)
    9d24:	7808      	ldrb	r0, [r1, #0]
    9d26:	54d0      	strb	r0, [r2, r3]
		packet[loc++] = myNetworkAddress.v[1];
    9d28:	1c9c      	adds	r4, r3, #2
    9d2a:	b2e4      	uxtb	r4, r4
		packet[loc++] = myNetworkAddress.v[0];
    9d2c:	3301      	adds	r3, #1
		packet[loc++] = myNetworkAddress.v[1];
    9d2e:	b2db      	uxtb	r3, r3
    9d30:	7849      	ldrb	r1, [r1, #1]
    9d32:	54d1      	strb	r1, [r2, r3]
        {
			packet[loc++] = MACInitParams.PAddress[i];
        }
    }
#ifdef ENABLE_SECURITY
if (transParam.flags.bits.secEn)
    9d34:	ab03      	add	r3, sp, #12
    9d36:	0172      	lsls	r2, r6, #5
    9d38:	781e      	ldrb	r6, [r3, #0]
    9d3a:	2120      	movs	r1, #32
    9d3c:	438e      	bics	r6, r1
    9d3e:	4316      	orrs	r6, r2
    9d40:	701e      	strb	r6, [r3, #0]
    9d42:	0733      	lsls	r3, r6, #28
    9d44:	d51b      	bpl.n	9d7e <MiMAC_SendPacket+0x29e>
    9d46:	0022      	movs	r2, r4
    9d48:	2300      	movs	r3, #0
{
	// fill the additional security aux header
	for (i = 0; i < 4; i++)
	{
		packet[loc++] = OutgoingFrameCounter.v[i];
    9d4a:	4e3f      	ldr	r6, [pc, #252]	; (9e48 <MiMAC_SendPacket+0x368>)
    9d4c:	4d40      	ldr	r5, [pc, #256]	; (9e50 <MiMAC_SendPacket+0x370>)
    9d4e:	1c51      	adds	r1, r2, #1
    9d50:	5ce8      	ldrb	r0, [r5, r3]
    9d52:	54b0      	strb	r0, [r6, r2]
    9d54:	3301      	adds	r3, #1
    9d56:	b2ca      	uxtb	r2, r1
	for (i = 0; i < 4; i++)
    9d58:	2b04      	cmp	r3, #4
    9d5a:	d1f8      	bne.n	9d4e <MiMAC_SendPacket+0x26e>
    9d5c:	1d25      	adds	r5, r4, #4
    9d5e:	b2ed      	uxtb	r5, r5
	}
	OutgoingFrameCounter.Val++;
    9d60:	4a3b      	ldr	r2, [pc, #236]	; (9e50 <MiMAC_SendPacket+0x370>)
    9d62:	6813      	ldr	r3, [r2, #0]
    9d64:	3301      	adds	r3, #1
    9d66:	6013      	str	r3, [r2, #0]

	#if defined(ENABLE_NETWORK_FREEZER)
	if ((OutgoingFrameCounter.v[0] == 0) && ((OutgoingFrameCounter.v[1] & 0x03) == 0))
    9d68:	b2db      	uxtb	r3, r3
    9d6a:	2b00      	cmp	r3, #0
    9d6c:	d102      	bne.n	9d74 <MiMAC_SendPacket+0x294>
    9d6e:	7853      	ldrb	r3, [r2, #1]
    9d70:	079b      	lsls	r3, r3, #30
    9d72:	d05c      	beq.n	9e2e <MiMAC_SendPacket+0x34e>
	{
		PDS_Store(PDS_OUTGOING_FRAME_COUNTER_ID);
	}
	#endif
	//copy myKeySequenceNumber
	packet[loc++] = myKeySequenceNumber;
    9d74:	3405      	adds	r4, #5
    9d76:	b2e4      	uxtb	r4, r4
    9d78:	2200      	movs	r2, #0
    9d7a:	4b33      	ldr	r3, [pc, #204]	; (9e48 <MiMAC_SendPacket+0x368>)
    9d7c:	555a      	strb	r2, [r3, r5]
    {
		packet[loc++] = MACPayload[i];
    }
#else
    // write the payload
    for (i = 0; i < MACPayloadLen; i++) // MIC added
    9d7e:	ab10      	add	r3, sp, #64	; 0x40
    9d80:	781e      	ldrb	r6, [r3, #0]
    9d82:	2e00      	cmp	r6, #0
    9d84:	d057      	beq.n	9e36 <MiMAC_SendPacket+0x356>
    9d86:	9b00      	ldr	r3, [sp, #0]
    9d88:	1932      	adds	r2, r6, r4
    9d8a:	b2d2      	uxtb	r2, r2
    {
	    packet[loc++] = MACPayload[i];
    9d8c:	4d2e      	ldr	r5, [pc, #184]	; (9e48 <MiMAC_SendPacket+0x368>)
    9d8e:	1c61      	adds	r1, r4, #1
    9d90:	7818      	ldrb	r0, [r3, #0]
    9d92:	5528      	strb	r0, [r5, r4]
    9d94:	3301      	adds	r3, #1
    9d96:	b2cc      	uxtb	r4, r1
    for (i = 0; i < MACPayloadLen; i++) // MIC added
    9d98:	4294      	cmp	r4, r2
    9d9a:	d1f8      	bne.n	9d8e <MiMAC_SendPacket+0x2ae>
    }
	packet[loc++] = final_mic_value[0];
    9d9c:	482a      	ldr	r0, [pc, #168]	; (9e48 <MiMAC_SendPacket+0x368>)
    9d9e:	4b32      	ldr	r3, [pc, #200]	; (9e68 <MiMAC_SendPacket+0x388>)
    9da0:	7819      	ldrb	r1, [r3, #0]
    9da2:	5481      	strb	r1, [r0, r2]
    9da4:	1c51      	adds	r1, r2, #1
	packet[loc++] = final_mic_value[1];
    9da6:	b2c9      	uxtb	r1, r1
    9da8:	785c      	ldrb	r4, [r3, #1]
    9daa:	5444      	strb	r4, [r0, r1]
    9dac:	1c91      	adds	r1, r2, #2
	packet[loc++] = final_mic_value[2];
    9dae:	b2c9      	uxtb	r1, r1
    9db0:	789c      	ldrb	r4, [r3, #2]
    9db2:	5444      	strb	r4, [r0, r1]
    9db4:	3203      	adds	r2, #3
	packet[loc++] = final_mic_value[3];
    9db6:	b2d2      	uxtb	r2, r2
    9db8:	78db      	ldrb	r3, [r3, #3]
    9dba:	5483      	strb	r3, [r0, r2]
    } else
    {
        i = 0x01;
    }

    dataPointer = MACPayload;
    9dbc:	4b2b      	ldr	r3, [pc, #172]	; (9e6c <MiMAC_SendPacket+0x38c>)
    9dbe:	9a00      	ldr	r2, [sp, #0]
    9dc0:	601a      	str	r2, [r3, #0]
	dataConfCallback = ConfCallback;
    9dc2:	4b2b      	ldr	r3, [pc, #172]	; (9e70 <MiMAC_SendPacket+0x390>)
    9dc4:	9a12      	ldr	r2, [sp, #72]	; 0x48
    9dc6:	601a      	str	r2, [r3, #0]
    dataHandle = msghandle;
    9dc8:	4b2a      	ldr	r3, [pc, #168]	; (9e74 <MiMAC_SendPacket+0x394>)
    9dca:	4652      	mov	r2, sl
    9dcc:	701a      	strb	r2, [r3, #0]
	MACdataPayloadLen = MACPayloadLen;
    9dce:	4b2a      	ldr	r3, [pc, #168]	; (9e78 <MiMAC_SendPacket+0x398>)
    9dd0:	701e      	strb	r6, [r3, #0]
	//DataRetryCount = 0;

    // Now Trigger the Transmission of packet
    return PHY_DataReq(packet);					
    9dd2:	4b2a      	ldr	r3, [pc, #168]	; (9e7c <MiMAC_SendPacket+0x39c>)
    9dd4:	4798      	blx	r3
    9dd6:	1e43      	subs	r3, r0, #1
    9dd8:	4198      	sbcs	r0, r3
    9dda:	b2c0      	uxtb	r0, r0
}
    9ddc:	b007      	add	sp, #28
    9dde:	bc3c      	pop	{r2, r3, r4, r5}
    9de0:	4690      	mov	r8, r2
    9de2:	4699      	mov	r9, r3
    9de4:	46a2      	mov	sl, r4
    9de6:	46ab      	mov	fp, r5
    9de8:	bdf0      	pop	{r4, r5, r6, r7, pc}
            if (transParam.altDestAddr)
    9dea:	4643      	mov	r3, r8
    9dec:	2b00      	cmp	r3, #0
    9dee:	d000      	beq.n	9df2 <MiMAC_SendPacket+0x312>
    9df0:	e745      	b.n	9c7e <MiMAC_SendPacket+0x19e>
        transParam.flags.bits.ackReq = false;
    9df2:	2300      	movs	r3, #0
					packet[loc++] = transParam.DestAddress[i];
    9df4:	4814      	ldr	r0, [pc, #80]	; (9e48 <MiMAC_SendPacket+0x368>)
    9df6:	9c02      	ldr	r4, [sp, #8]
    9df8:	5ce1      	ldrb	r1, [r4, r3]
    9dfa:	181a      	adds	r2, r3, r0
    9dfc:	7191      	strb	r1, [r2, #6]
    9dfe:	3301      	adds	r3, #1
                for (i = 0; i < 8; i++)
    9e00:	2b08      	cmp	r3, #8
    9e02:	d1f9      	bne.n	9df8 <MiMAC_SendPacket+0x318>
					packet[loc++] = transParam.DestAddress[i];
    9e04:	3306      	adds	r3, #6
    9e06:	e769      	b.n	9cdc <MiMAC_SendPacket+0x1fc>
		AckReqData = 0;
    9e08:	2100      	movs	r1, #0
    9e0a:	4a15      	ldr	r2, [pc, #84]	; (9e60 <MiMAC_SendPacket+0x380>)
    9e0c:	7011      	strb	r1, [r2, #0]
    9e0e:	e777      	b.n	9d00 <MiMAC_SendPacket+0x220>
			packet[loc++] = MACInitParams.PAddress[i];
    9e10:	4a1b      	ldr	r2, [pc, #108]	; (9e80 <MiMAC_SendPacket+0x3a0>)
    9e12:	6852      	ldr	r2, [r2, #4]
    9e14:	0018      	movs	r0, r3
    9e16:	3008      	adds	r0, #8
    9e18:	b2c0      	uxtb	r0, r0
    9e1a:	4d0b      	ldr	r5, [pc, #44]	; (9e48 <MiMAC_SendPacket+0x368>)
    9e1c:	1c5c      	adds	r4, r3, #1
    9e1e:	b2e4      	uxtb	r4, r4
    9e20:	7811      	ldrb	r1, [r2, #0]
    9e22:	54e9      	strb	r1, [r5, r3]
    9e24:	3201      	adds	r2, #1
    9e26:	0023      	movs	r3, r4
        for (i = 0; i < 8; i++)
    9e28:	42a0      	cmp	r0, r4
    9e2a:	d1f7      	bne.n	9e1c <MiMAC_SendPacket+0x33c>
    9e2c:	e782      	b.n	9d34 <MiMAC_SendPacket+0x254>
		PDS_Store(PDS_OUTGOING_FRAME_COUNTER_ID);
    9e2e:	2001      	movs	r0, #1
    9e30:	4b14      	ldr	r3, [pc, #80]	; (9e84 <MiMAC_SendPacket+0x3a4>)
    9e32:	4798      	blx	r3
    9e34:	e79e      	b.n	9d74 <MiMAC_SendPacket+0x294>
    for (i = 0; i < MACPayloadLen; i++) // MIC added
    9e36:	0022      	movs	r2, r4
    9e38:	e7b0      	b.n	9d9c <MiMAC_SendPacket+0x2bc>
    9e3a:	46c0      	nop			; (mov r8, r8)
    9e3c:	2000028e 	.word	0x2000028e
    9e40:	200020f8 	.word	0x200020f8
    9e44:	2000214c 	.word	0x2000214c
    9e48:	20001fd8 	.word	0x20001fd8
    9e4c:	0000ffff 	.word	0x0000ffff
    9e50:	20002128 	.word	0x20002128
    9e54:	00009771 	.word	0x00009771
    9e58:	20001fd5 	.word	0x20001fd5
    9e5c:	20001fd4 	.word	0x20001fd4
    9e60:	2000028b 	.word	0x2000028b
    9e64:	200020d8 	.word	0x200020d8
    9e68:	20002114 	.word	0x20002114
    9e6c:	20000298 	.word	0x20000298
    9e70:	20000290 	.word	0x20000290
    9e74:	20000294 	.word	0x20000294
    9e78:	2000028d 	.word	0x2000028d
    9e7c:	0000aa11 	.word	0x0000aa11
    9e80:	200020e0 	.word	0x200020e0
    9e84:	00009375 	.word	0x00009375

00009e88 <MiMAC_DiscardPacket>:
 *
 *****************************************************************************************/
void MiMAC_DiscardPacket(void)
{
	//re-enable buffer for next packets
	if (BankIndex < BANK_SIZE)
    9e88:	4b04      	ldr	r3, [pc, #16]	; (9e9c <MiMAC_DiscardPacket+0x14>)
    9e8a:	781b      	ldrb	r3, [r3, #0]
    9e8c:	2b03      	cmp	r3, #3
    9e8e:	d804      	bhi.n	9e9a <MiMAC_DiscardPacket+0x12>
	{
		RxBuffer[BankIndex].PayloadLen = 0;
    9e90:	021a      	lsls	r2, r3, #8
    9e92:	18d3      	adds	r3, r2, r3
    9e94:	2100      	movs	r1, #0
    9e96:	4a02      	ldr	r2, [pc, #8]	; (9ea0 <MiMAC_DiscardPacket+0x18>)
    9e98:	5499      	strb	r1, [r3, r2]
	}
}
    9e9a:	4770      	bx	lr
    9e9c:	20000017 	.word	0x20000017
    9ea0:	20002258 	.word	0x20002258

00009ea4 <PHY_DataConf>:
 *      None
 *
 *****************************************************************************************/
void PHY_DataConf(uint8_t status)
{
	DataRetryCount = 0;
    9ea4:	2200      	movs	r2, #0
    9ea6:	4b04      	ldr	r3, [pc, #16]	; (9eb8 <PHY_DataConf+0x14>)
    9ea8:	701a      	strb	r2, [r3, #0]
	dataStatus = (miwi_status_t)status;
    9eaa:	4b04      	ldr	r3, [pc, #16]	; (9ebc <PHY_DataConf+0x18>)
    9eac:	7018      	strb	r0, [r3, #0]
	dataConfAvailable = true;
    9eae:	3201      	adds	r2, #1
    9eb0:	4b03      	ldr	r3, [pc, #12]	; (9ec0 <PHY_DataConf+0x1c>)
    9eb2:	701a      	strb	r2, [r3, #0]
}
    9eb4:	4770      	bx	lr
    9eb6:	46c0      	nop			; (mov r8, r8)
    9eb8:	2000028c 	.word	0x2000028c
    9ebc:	20002124 	.word	0x20002124
    9ec0:	2000028e 	.word	0x2000028e

00009ec4 <MiMAC_RetryPacket>:
{
    9ec4:	b510      	push	{r4, lr}
	DataRetryCount++;
    9ec6:	4a0b      	ldr	r2, [pc, #44]	; (9ef4 <MiMAC_RetryPacket+0x30>)
    9ec8:	7813      	ldrb	r3, [r2, #0]
    9eca:	3301      	adds	r3, #1
    9ecc:	b2db      	uxtb	r3, r3
    9ece:	7013      	strb	r3, [r2, #0]
	if (DataRetryCount < DATA_RETRY_ATTEMPT)
    9ed0:	2b02      	cmp	r3, #2
    9ed2:	d904      	bls.n	9ede <MiMAC_RetryPacket+0x1a>
		PHY_DataConf(NO_ACK); // No Ack response
    9ed4:	2003      	movs	r0, #3
    9ed6:	4b08      	ldr	r3, [pc, #32]	; (9ef8 <MiMAC_RetryPacket+0x34>)
    9ed8:	4798      	blx	r3
	bool status = false;
    9eda:	2000      	movs	r0, #0
}
    9edc:	bd10      	pop	{r4, pc}
		AckReqData = 1;
    9ede:	2201      	movs	r2, #1
    9ee0:	4b06      	ldr	r3, [pc, #24]	; (9efc <MiMAC_RetryPacket+0x38>)
    9ee2:	701a      	strb	r2, [r3, #0]
		status = PHY_DataReq(packet);
    9ee4:	4806      	ldr	r0, [pc, #24]	; (9f00 <MiMAC_RetryPacket+0x3c>)
    9ee6:	4b07      	ldr	r3, [pc, #28]	; (9f04 <MiMAC_RetryPacket+0x40>)
    9ee8:	4798      	blx	r3
    9eea:	1e43      	subs	r3, r0, #1
    9eec:	4198      	sbcs	r0, r3
    9eee:	b2c0      	uxtb	r0, r0
    9ef0:	e7f4      	b.n	9edc <MiMAC_RetryPacket+0x18>
    9ef2:	46c0      	nop			; (mov r8, r8)
    9ef4:	2000028c 	.word	0x2000028c
    9ef8:	00009ea5 	.word	0x00009ea5
    9efc:	2000028b 	.word	0x2000028b
    9f00:	20001fd8 	.word	0x20001fd8
    9f04:	0000aa11 	.word	0x0000aa11

00009f08 <MiMAC_ReceivedPacket>:
{
    9f08:	b5f0      	push	{r4, r5, r6, r7, lr}
    9f0a:	46c6      	mov	lr, r8
    9f0c:	b500      	push	{lr}
    9f0e:	b088      	sub	sp, #32
	BankIndex = 0xFF;
    9f10:	22ff      	movs	r2, #255	; 0xff
    9f12:	4bcc      	ldr	r3, [pc, #816]	; (a244 <MiMAC_ReceivedPacket+0x33c>)
    9f14:	701a      	strb	r2, [r3, #0]
		if (RxBuffer[i].PayloadLen > 0)
    9f16:	4bcc      	ldr	r3, [pc, #816]	; (a248 <MiMAC_ReceivedPacket+0x340>)
    9f18:	781b      	ldrb	r3, [r3, #0]
    9f1a:	2b00      	cmp	r3, #0
    9f1c:	d000      	beq.n	9f20 <MiMAC_ReceivedPacket+0x18>
    9f1e:	e354      	b.n	a5ca <MiMAC_ReceivedPacket+0x6c2>
    9f20:	2302      	movs	r3, #2
    9f22:	33ff      	adds	r3, #255	; 0xff
    9f24:	4ac8      	ldr	r2, [pc, #800]	; (a248 <MiMAC_ReceivedPacket+0x340>)
    9f26:	5cd3      	ldrb	r3, [r2, r3]
    9f28:	2b00      	cmp	r3, #0
    9f2a:	d10e      	bne.n	9f4a <MiMAC_ReceivedPacket+0x42>
    9f2c:	4bc7      	ldr	r3, [pc, #796]	; (a24c <MiMAC_ReceivedPacket+0x344>)
    9f2e:	5cd3      	ldrb	r3, [r2, r3]
    9f30:	2b00      	cmp	r3, #0
    9f32:	d140      	bne.n	9fb6 <MiMAC_ReceivedPacket+0xae>
    9f34:	4bc6      	ldr	r3, [pc, #792]	; (a250 <MiMAC_ReceivedPacket+0x348>)
    9f36:	5cd3      	ldrb	r3, [r2, r3]
	return false;
    9f38:	2400      	movs	r4, #0
	for (i = 0; i < BANK_SIZE; i++)
    9f3a:	2203      	movs	r2, #3
		if (RxBuffer[i].PayloadLen > 0)
    9f3c:	2b00      	cmp	r3, #0
    9f3e:	d105      	bne.n	9f4c <MiMAC_ReceivedPacket+0x44>
}
    9f40:	0020      	movs	r0, r4
    9f42:	b008      	add	sp, #32
    9f44:	bc04      	pop	{r2}
    9f46:	4690      	mov	r8, r2
    9f48:	bdf0      	pop	{r4, r5, r6, r7, pc}
	for (i = 0; i < BANK_SIZE; i++)
    9f4a:	2201      	movs	r2, #1
			BankIndex = i;
    9f4c:	4bbd      	ldr	r3, [pc, #756]	; (a244 <MiMAC_ReceivedPacket+0x33c>)
    9f4e:	701a      	strb	r2, [r3, #0]
	return false;
    9f50:	2400      	movs	r4, #0
	if (BankIndex < BANK_SIZE)
    9f52:	2a03      	cmp	r2, #3
    9f54:	d8f4      	bhi.n	9f40 <MiMAC_ReceivedPacket+0x38>
		if ((RxBuffer[BankIndex].Payload[0] & 0x40) == 0)
    9f56:	0010      	movs	r0, r2
    9f58:	0211      	lsls	r1, r2, #8
    9f5a:	1889      	adds	r1, r1, r2
    9f5c:	4bba      	ldr	r3, [pc, #744]	; (a248 <MiMAC_ReceivedPacket+0x340>)
    9f5e:	185b      	adds	r3, r3, r1
    9f60:	789d      	ldrb	r5, [r3, #2]
    9f62:	2440      	movs	r4, #64	; 0x40
    9f64:	4025      	ands	r5, r4
		MACRxPacket.flags.Val = 0;
    9f66:	49bb      	ldr	r1, [pc, #748]	; (a254 <MiMAC_ReceivedPacket+0x34c>)
    9f68:	2400      	movs	r4, #0
    9f6a:	700c      	strb	r4, [r1, #0]
		MACRxPacket.altSourceAddress = false;
    9f6c:	73cc      	strb	r4, [r1, #15]
		addrMode = RxBuffer[BankIndex].Payload[1] & 0xCC;
    9f6e:	78db      	ldrb	r3, [r3, #3]
    9f70:	2133      	movs	r1, #51	; 0x33
    9f72:	438b      	bics	r3, r1
		switch (addrMode)
    9f74:	b2d9      	uxtb	r1, r3
    9f76:	2988      	cmp	r1, #136	; 0x88
    9f78:	d100      	bne.n	9f7c <MiMAC_ReceivedPacket+0x74>
    9f7a:	e12f      	b.n	a1dc <MiMAC_ReceivedPacket+0x2d4>
    9f7c:	d91d      	bls.n	9fba <MiMAC_ReceivedPacket+0xb2>
    9f7e:	b2d9      	uxtb	r1, r3
    9f80:	29c8      	cmp	r1, #200	; 0xc8
    9f82:	d06f      	beq.n	a064 <MiMAC_ReceivedPacket+0x15c>
    9f84:	29cc      	cmp	r1, #204	; 0xcc
    9f86:	d100      	bne.n	9f8a <MiMAC_ReceivedPacket+0x82>
    9f88:	e0b9      	b.n	a0fe <MiMAC_ReceivedPacket+0x1f6>
    9f8a:	298c      	cmp	r1, #140	; 0x8c
    9f8c:	d100      	bne.n	9f90 <MiMAC_ReceivedPacket+0x88>
    9f8e:	e1aa      	b.n	a2e6 <MiMAC_ReceivedPacket+0x3de>
			MiMAC_DiscardPacket();
    9f90:	4bb1      	ldr	r3, [pc, #708]	; (a258 <MiMAC_ReceivedPacket+0x350>)
    9f92:	4798      	blx	r3
			if(RxBuffer[BankIndex].Payload[0] & 0x20)
    9f94:	4bab      	ldr	r3, [pc, #684]	; (a244 <MiMAC_ReceivedPacket+0x33c>)
    9f96:	781a      	ldrb	r2, [r3, #0]
    9f98:	0213      	lsls	r3, r2, #8
    9f9a:	189a      	adds	r2, r3, r2
    9f9c:	4baa      	ldr	r3, [pc, #680]	; (a248 <MiMAC_ReceivedPacket+0x340>)
    9f9e:	189b      	adds	r3, r3, r2
    9fa0:	789b      	ldrb	r3, [r3, #2]
			return false;
    9fa2:	2400      	movs	r4, #0
			if(RxBuffer[BankIndex].Payload[0] & 0x20)
    9fa4:	069b      	lsls	r3, r3, #26
    9fa6:	d5cb      	bpl.n	9f40 <MiMAC_ReceivedPacket+0x38>
				MiRadioReceiveParam.action = RECEIVE_START;					
    9fa8:	a807      	add	r0, sp, #28
    9faa:	2300      	movs	r3, #0
    9fac:	7003      	strb	r3, [r0, #0]
				MiRadioReceiveParam.rxWindowSize = 0;
    9fae:	8043      	strh	r3, [r0, #2]
				RADIO_Receive(&MiRadioReceiveParam);
    9fb0:	4baa      	ldr	r3, [pc, #680]	; (a25c <MiMAC_ReceivedPacket+0x354>)
    9fb2:	4798      	blx	r3
    9fb4:	e7c4      	b.n	9f40 <MiMAC_ReceivedPacket+0x38>
	for (i = 0; i < BANK_SIZE; i++)
    9fb6:	2202      	movs	r2, #2
    9fb8:	e7c8      	b.n	9f4c <MiMAC_ReceivedPacket+0x44>
		switch (addrMode)
    9fba:	2b08      	cmp	r3, #8
    9fbc:	d100      	bne.n	9fc0 <MiMAC_ReceivedPacket+0xb8>
    9fbe:	e1e1      	b.n	a384 <MiMAC_ReceivedPacket+0x47c>
    9fc0:	2980      	cmp	r1, #128	; 0x80
    9fc2:	d1e5      	bne.n	9f90 <MiMAC_ReceivedPacket+0x88>
				MACRxPacket.flags.bits.broadcast = 1;
    9fc4:	4ba3      	ldr	r3, [pc, #652]	; (a254 <MiMAC_ReceivedPacket+0x34c>)
    9fc6:	7819      	ldrb	r1, [r3, #0]
    9fc8:	2404      	movs	r4, #4
    9fca:	4321      	orrs	r1, r4
				MACRxPacket.flags.bits.sourcePrsnt = 1;
    9fcc:	2480      	movs	r4, #128	; 0x80
    9fce:	4264      	negs	r4, r4
    9fd0:	4321      	orrs	r1, r4
    9fd2:	7019      	strb	r1, [r3, #0]
				MACRxPacket.altSourceAddress = true;
    9fd4:	2101      	movs	r1, #1
    9fd6:	73d9      	strb	r1, [r3, #15]
				MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[3];
    9fd8:	4c9b      	ldr	r4, [pc, #620]	; (a248 <MiMAC_ReceivedPacket+0x340>)
    9fda:	0211      	lsls	r1, r2, #8
    9fdc:	1888      	adds	r0, r1, r2
    9fde:	1821      	adds	r1, r4, r0
    9fe0:	794d      	ldrb	r5, [r1, #5]
    9fe2:	741d      	strb	r5, [r3, #16]
				MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[4];
    9fe4:	7989      	ldrb	r1, [r1, #6]
    9fe6:	7459      	strb	r1, [r3, #17]
    9fe8:	0211      	lsls	r1, r2, #8
    9fea:	188a      	adds	r2, r1, r2
				MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[5]);
    9fec:	1dd1      	adds	r1, r2, #7
    9fee:	1909      	adds	r1, r1, r4
    9ff0:	6059      	str	r1, [r3, #4]
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 11;
    9ff2:	5d01      	ldrb	r1, [r0, r4]
    9ff4:	390b      	subs	r1, #11
    9ff6:	7319      	strb	r1, [r3, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[7]);
    9ff8:	3209      	adds	r2, #9
    9ffa:	1912      	adds	r2, r2, r4
    9ffc:	609a      	str	r2, [r3, #8]
		if (RxBuffer[BankIndex].Payload[0] & 0x08)
    9ffe:	4b91      	ldr	r3, [pc, #580]	; (a244 <MiMAC_ReceivedPacket+0x33c>)
    a000:	781a      	ldrb	r2, [r3, #0]
    a002:	0213      	lsls	r3, r2, #8
    a004:	189a      	adds	r2, r3, r2
    a006:	4b90      	ldr	r3, [pc, #576]	; (a248 <MiMAC_ReceivedPacket+0x340>)
    a008:	189b      	adds	r3, r3, r2
    a00a:	789b      	ldrb	r3, [r3, #2]
    a00c:	071b      	lsls	r3, r3, #28
    a00e:	d500      	bpl.n	a012 <MiMAC_ReceivedPacket+0x10a>
    a010:	e1d9      	b.n	a3c6 <MiMAC_ReceivedPacket+0x4be>
		switch (RxBuffer[BankIndex].Payload[0] & 0x07) // check frame type
    a012:	4b8c      	ldr	r3, [pc, #560]	; (a244 <MiMAC_ReceivedPacket+0x33c>)
    a014:	7818      	ldrb	r0, [r3, #0]
    a016:	0202      	lsls	r2, r0, #8
    a018:	1812      	adds	r2, r2, r0
    a01a:	4b8b      	ldr	r3, [pc, #556]	; (a248 <MiMAC_ReceivedPacket+0x340>)
    a01c:	189b      	adds	r3, r3, r2
    a01e:	7899      	ldrb	r1, [r3, #2]
    a020:	2307      	movs	r3, #7
    a022:	400b      	ands	r3, r1
    a024:	2b01      	cmp	r3, #1
    a026:	d100      	bne.n	a02a <MiMAC_ReceivedPacket+0x122>
    a028:	e24e      	b.n	a4c8 <MiMAC_ReceivedPacket+0x5c0>
    a02a:	2b00      	cmp	r3, #0
    a02c:	d100      	bne.n	a030 <MiMAC_ReceivedPacket+0x128>
    a02e:	e283      	b.n	a538 <MiMAC_ReceivedPacket+0x630>
    a030:	2b02      	cmp	r3, #2
    a032:	d100      	bne.n	a036 <MiMAC_ReceivedPacket+0x12e>
    a034:	e286      	b.n	a544 <MiMAC_ReceivedPacket+0x63c>
    a036:	2b03      	cmp	r3, #3
    a038:	d100      	bne.n	a03c <MiMAC_ReceivedPacket+0x134>
    a03a:	e275      	b.n	a528 <MiMAC_ReceivedPacket+0x620>
			MiMAC_DiscardPacket();
    a03c:	4b86      	ldr	r3, [pc, #536]	; (a258 <MiMAC_ReceivedPacket+0x350>)
    a03e:	4798      	blx	r3
			if(RxBuffer[BankIndex].Payload[0] & 0x20)
    a040:	4b80      	ldr	r3, [pc, #512]	; (a244 <MiMAC_ReceivedPacket+0x33c>)
    a042:	781a      	ldrb	r2, [r3, #0]
    a044:	0213      	lsls	r3, r2, #8
    a046:	189a      	adds	r2, r3, r2
    a048:	4b7f      	ldr	r3, [pc, #508]	; (a248 <MiMAC_ReceivedPacket+0x340>)
    a04a:	189b      	adds	r3, r3, r2
    a04c:	789b      	ldrb	r3, [r3, #2]
			return false;
    a04e:	2400      	movs	r4, #0
			if(RxBuffer[BankIndex].Payload[0] & 0x20)
    a050:	069b      	lsls	r3, r3, #26
    a052:	d400      	bmi.n	a056 <MiMAC_ReceivedPacket+0x14e>
    a054:	e774      	b.n	9f40 <MiMAC_ReceivedPacket+0x38>
				MiRadioReceiveParam.action = RECEIVE_START;	
    a056:	a807      	add	r0, sp, #28
    a058:	2300      	movs	r3, #0
    a05a:	7003      	strb	r3, [r0, #0]
				MiRadioReceiveParam.rxWindowSize = 0;
    a05c:	8043      	strh	r3, [r0, #2]
				RADIO_Receive(&MiRadioReceiveParam);
    a05e:	4b7f      	ldr	r3, [pc, #508]	; (a25c <MiMAC_ReceivedPacket+0x354>)
    a060:	4798      	blx	r3
    a062:	e76d      	b.n	9f40 <MiMAC_ReceivedPacket+0x38>
			if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    a064:	0211      	lsls	r1, r2, #8
    a066:	1889      	adds	r1, r1, r2
    a068:	4b77      	ldr	r3, [pc, #476]	; (a248 <MiMAC_ReceivedPacket+0x340>)
    a06a:	185b      	adds	r3, r3, r1
    a06c:	79dc      	ldrb	r4, [r3, #7]
    a06e:	2cff      	cmp	r4, #255	; 0xff
    a070:	d01e      	beq.n	a0b0 <MiMAC_ReceivedPacket+0x1a8>
			MACRxPacket.flags.bits.sourcePrsnt = 1;
    a072:	4978      	ldr	r1, [pc, #480]	; (a254 <MiMAC_ReceivedPacket+0x34c>)
    a074:	780e      	ldrb	r6, [r1, #0]
    a076:	2380      	movs	r3, #128	; 0x80
    a078:	425b      	negs	r3, r3
    a07a:	4333      	orrs	r3, r6
    a07c:	700b      	strb	r3, [r1, #0]
			if (bIntraPAN) // check if it is intraPAN
    a07e:	2d00      	cmp	r5, #0
    a080:	d000      	beq.n	a084 <MiMAC_ReceivedPacket+0x17c>
    a082:	e27d      	b.n	a580 <MiMAC_ReceivedPacket+0x678>
				MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[7];
    a084:	4973      	ldr	r1, [pc, #460]	; (a254 <MiMAC_ReceivedPacket+0x34c>)
    a086:	4c70      	ldr	r4, [pc, #448]	; (a248 <MiMAC_ReceivedPacket+0x340>)
    a088:	0203      	lsls	r3, r0, #8
    a08a:	1818      	adds	r0, r3, r0
    a08c:	1823      	adds	r3, r4, r0
    a08e:	7a5d      	ldrb	r5, [r3, #9]
    a090:	740d      	strb	r5, [r1, #16]
				MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[8];
    a092:	7a9b      	ldrb	r3, [r3, #10]
    a094:	744b      	strb	r3, [r1, #17]
    a096:	0213      	lsls	r3, r2, #8
    a098:	189a      	adds	r2, r3, r2
				MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[9]);
    a09a:	0013      	movs	r3, r2
    a09c:	330b      	adds	r3, #11
    a09e:	191b      	adds	r3, r3, r4
    a0a0:	604b      	str	r3, [r1, #4]
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 21;
    a0a2:	5d03      	ldrb	r3, [r0, r4]
    a0a4:	3b15      	subs	r3, #21
    a0a6:	730b      	strb	r3, [r1, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[17]);
    a0a8:	3213      	adds	r2, #19
    a0aa:	1912      	adds	r2, r2, r4
    a0ac:	608a      	str	r2, [r1, #8]
    a0ae:	e043      	b.n	a138 <MiMAC_ReceivedPacket+0x230>
			if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    a0b0:	0211      	lsls	r1, r2, #8
    a0b2:	1889      	adds	r1, r1, r2
    a0b4:	4b64      	ldr	r3, [pc, #400]	; (a248 <MiMAC_ReceivedPacket+0x340>)
    a0b6:	185b      	adds	r3, r3, r1
    a0b8:	7a1b      	ldrb	r3, [r3, #8]
    a0ba:	2bff      	cmp	r3, #255	; 0xff
    a0bc:	d1d9      	bne.n	a072 <MiMAC_ReceivedPacket+0x16a>
				MACRxPacket.flags.bits.broadcast = 1;
    a0be:	4965      	ldr	r1, [pc, #404]	; (a254 <MiMAC_ReceivedPacket+0x34c>)
    a0c0:	780b      	ldrb	r3, [r1, #0]
    a0c2:	2404      	movs	r4, #4
    a0c4:	4323      	orrs	r3, r4
			MACRxPacket.flags.bits.sourcePrsnt = 1;
    a0c6:	2480      	movs	r4, #128	; 0x80
    a0c8:	4264      	negs	r4, r4
    a0ca:	4323      	orrs	r3, r4
    a0cc:	700b      	strb	r3, [r1, #0]
			if (bIntraPAN) // check if it is intraPAN
    a0ce:	2d00      	cmp	r5, #0
    a0d0:	d000      	beq.n	a0d4 <MiMAC_ReceivedPacket+0x1cc>
    a0d2:	e264      	b.n	a59e <MiMAC_ReceivedPacket+0x696>
    a0d4:	e7d6      	b.n	a084 <MiMAC_ReceivedPacket+0x17c>
					MiMAC_DiscardPacket();
    a0d6:	4b60      	ldr	r3, [pc, #384]	; (a258 <MiMAC_ReceivedPacket+0x350>)
    a0d8:	4798      	blx	r3
					if(RxBuffer[BankIndex].Payload[0] & 0x20)
    a0da:	4b5a      	ldr	r3, [pc, #360]	; (a244 <MiMAC_ReceivedPacket+0x33c>)
    a0dc:	781a      	ldrb	r2, [r3, #0]
    a0de:	0213      	lsls	r3, r2, #8
    a0e0:	189a      	adds	r2, r3, r2
    a0e2:	4b59      	ldr	r3, [pc, #356]	; (a248 <MiMAC_ReceivedPacket+0x340>)
    a0e4:	189b      	adds	r3, r3, r2
    a0e6:	789b      	ldrb	r3, [r3, #2]
					return false;
    a0e8:	2400      	movs	r4, #0
					if(RxBuffer[BankIndex].Payload[0] & 0x20)
    a0ea:	069b      	lsls	r3, r3, #26
    a0ec:	d400      	bmi.n	a0f0 <MiMAC_ReceivedPacket+0x1e8>
    a0ee:	e727      	b.n	9f40 <MiMAC_ReceivedPacket+0x38>
						MiRadioReceiveParam.action = RECEIVE_START;					
    a0f0:	a807      	add	r0, sp, #28
    a0f2:	2300      	movs	r3, #0
    a0f4:	7003      	strb	r3, [r0, #0]
						MiRadioReceiveParam.rxWindowSize = 0;
    a0f6:	8043      	strh	r3, [r0, #2]
						RADIO_Receive(&MiRadioReceiveParam);
    a0f8:	4b58      	ldr	r3, [pc, #352]	; (a25c <MiMAC_ReceivedPacket+0x354>)
    a0fa:	4798      	blx	r3
    a0fc:	e720      	b.n	9f40 <MiMAC_ReceivedPacket+0x38>
			MACRxPacket.flags.bits.sourcePrsnt = 1;
    a0fe:	4955      	ldr	r1, [pc, #340]	; (a254 <MiMAC_ReceivedPacket+0x34c>)
    a100:	780c      	ldrb	r4, [r1, #0]
    a102:	2380      	movs	r3, #128	; 0x80
    a104:	425b      	negs	r3, r3
    a106:	4323      	orrs	r3, r4
    a108:	700b      	strb	r3, [r1, #0]
			if (bIntraPAN) // check if it is intraPAN
    a10a:	2d00      	cmp	r5, #0
    a10c:	d133      	bne.n	a176 <MiMAC_ReceivedPacket+0x26e>
				MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[13];
    a10e:	4951      	ldr	r1, [pc, #324]	; (a254 <MiMAC_ReceivedPacket+0x34c>)
    a110:	4c4d      	ldr	r4, [pc, #308]	; (a248 <MiMAC_ReceivedPacket+0x340>)
    a112:	0213      	lsls	r3, r2, #8
    a114:	1898      	adds	r0, r3, r2
    a116:	1823      	adds	r3, r4, r0
    a118:	7bdd      	ldrb	r5, [r3, #15]
    a11a:	740d      	strb	r5, [r1, #16]
				MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[14];
    a11c:	7c1b      	ldrb	r3, [r3, #16]
    a11e:	744b      	strb	r3, [r1, #17]
    a120:	0213      	lsls	r3, r2, #8
    a122:	189a      	adds	r2, r3, r2
				MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[15]);
    a124:	0013      	movs	r3, r2
    a126:	3311      	adds	r3, #17
    a128:	191b      	adds	r3, r3, r4
    a12a:	604b      	str	r3, [r1, #4]
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 27;
    a12c:	5d03      	ldrb	r3, [r0, r4]
    a12e:	3b1b      	subs	r3, #27
    a130:	730b      	strb	r3, [r1, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[23]);
    a132:	3219      	adds	r2, #25
    a134:	1912      	adds	r2, r2, r4
    a136:	608a      	str	r2, [r1, #8]
		if (RxBuffer[BankIndex].Payload[0] & 0x08)
    a138:	4b42      	ldr	r3, [pc, #264]	; (a244 <MiMAC_ReceivedPacket+0x33c>)
    a13a:	781a      	ldrb	r2, [r3, #0]
    a13c:	0213      	lsls	r3, r2, #8
    a13e:	189a      	adds	r2, r3, r2
    a140:	4b41      	ldr	r3, [pc, #260]	; (a248 <MiMAC_ReceivedPacket+0x340>)
    a142:	189b      	adds	r3, r3, r2
    a144:	789b      	ldrb	r3, [r3, #2]
    a146:	071b      	lsls	r3, r3, #28
    a148:	d400      	bmi.n	a14c <MiMAC_ReceivedPacket+0x244>
    a14a:	e762      	b.n	a012 <MiMAC_ReceivedPacket+0x10a>
			FrameCounter.v[0] = MACRxPacket.Payload[0];
    a14c:	4b41      	ldr	r3, [pc, #260]	; (a254 <MiMAC_ReceivedPacket+0x34c>)
    a14e:	689b      	ldr	r3, [r3, #8]
			FrameCounter.v[1] = MACRxPacket.Payload[1];
    a150:	785f      	ldrb	r7, [r3, #1]
    a152:	023f      	lsls	r7, r7, #8
    a154:	781a      	ldrb	r2, [r3, #0]
    a156:	4317      	orrs	r7, r2
			FrameCounter.v[2] = MACRxPacket.Payload[2];
    a158:	789a      	ldrb	r2, [r3, #2]
    a15a:	0412      	lsls	r2, r2, #16
    a15c:	4940      	ldr	r1, [pc, #256]	; (a260 <MiMAC_ReceivedPacket+0x358>)
    a15e:	400f      	ands	r7, r1
    a160:	4317      	orrs	r7, r2
			FrameCounter.v[3] = MACRxPacket.Payload[3];
    a162:	78db      	ldrb	r3, [r3, #3]
    a164:	061b      	lsls	r3, r3, #24
    a166:	023f      	lsls	r7, r7, #8
    a168:	0a3f      	lsrs	r7, r7, #8
    a16a:	431f      	orrs	r7, r3
    a16c:	4d3d      	ldr	r5, [pc, #244]	; (a264 <MiMAC_ReceivedPacket+0x35c>)
    a16e:	2600      	movs	r6, #0
			for (i = 0; i < CONNECTION_SIZE; i++)
    a170:	2400      	movs	r4, #0
				if ((ConnectionTable[i].status.bits.isValid) &&
    a172:	46a8      	mov	r8, r5
    a174:	e141      	b.n	a3fa <MiMAC_ReceivedPacket+0x4f2>
				if(!(isSameAddress((uint8_t *)&DevIEEEaddr, &RxBuffer[BankIndex].Payload[5])))
    a176:	0211      	lsls	r1, r2, #8
    a178:	1889      	adds	r1, r1, r2
    a17a:	3107      	adds	r1, #7
    a17c:	4a32      	ldr	r2, [pc, #200]	; (a248 <MiMAC_ReceivedPacket+0x340>)
    a17e:	1889      	adds	r1, r1, r2
    a180:	4839      	ldr	r0, [pc, #228]	; (a268 <MiMAC_ReceivedPacket+0x360>)
    a182:	4b3a      	ldr	r3, [pc, #232]	; (a26c <MiMAC_ReceivedPacket+0x364>)
    a184:	4798      	blx	r3
    a186:	1e04      	subs	r4, r0, #0
    a188:	d015      	beq.n	a1b6 <MiMAC_ReceivedPacket+0x2ae>
				MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[3];
    a18a:	4b2e      	ldr	r3, [pc, #184]	; (a244 <MiMAC_ReceivedPacket+0x33c>)
    a18c:	7818      	ldrb	r0, [r3, #0]
    a18e:	4a31      	ldr	r2, [pc, #196]	; (a254 <MiMAC_ReceivedPacket+0x34c>)
    a190:	492d      	ldr	r1, [pc, #180]	; (a248 <MiMAC_ReceivedPacket+0x340>)
    a192:	0203      	lsls	r3, r0, #8
    a194:	181b      	adds	r3, r3, r0
    a196:	18c8      	adds	r0, r1, r3
    a198:	7944      	ldrb	r4, [r0, #5]
    a19a:	7414      	strb	r4, [r2, #16]
				MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[4];
    a19c:	7980      	ldrb	r0, [r0, #6]
    a19e:	7450      	strb	r0, [r2, #17]
				MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[13]);
    a1a0:	0018      	movs	r0, r3
    a1a2:	300f      	adds	r0, #15
    a1a4:	1840      	adds	r0, r0, r1
    a1a6:	6050      	str	r0, [r2, #4]
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 25;
    a1a8:	5c58      	ldrb	r0, [r3, r1]
    a1aa:	3819      	subs	r0, #25
    a1ac:	7310      	strb	r0, [r2, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[21]);
    a1ae:	3317      	adds	r3, #23
    a1b0:	185b      	adds	r3, r3, r1
    a1b2:	6093      	str	r3, [r2, #8]
    a1b4:	e7c0      	b.n	a138 <MiMAC_ReceivedPacket+0x230>
					MiMAC_DiscardPacket();
    a1b6:	4b28      	ldr	r3, [pc, #160]	; (a258 <MiMAC_ReceivedPacket+0x350>)
    a1b8:	4798      	blx	r3
					if(RxBuffer[BankIndex].Payload[0] & 0x20)
    a1ba:	4b22      	ldr	r3, [pc, #136]	; (a244 <MiMAC_ReceivedPacket+0x33c>)
    a1bc:	781a      	ldrb	r2, [r3, #0]
    a1be:	0213      	lsls	r3, r2, #8
    a1c0:	189a      	adds	r2, r3, r2
    a1c2:	4b21      	ldr	r3, [pc, #132]	; (a248 <MiMAC_ReceivedPacket+0x340>)
    a1c4:	189b      	adds	r3, r3, r2
    a1c6:	789b      	ldrb	r3, [r3, #2]
    a1c8:	069b      	lsls	r3, r3, #26
    a1ca:	d400      	bmi.n	a1ce <MiMAC_ReceivedPacket+0x2c6>
    a1cc:	e6b8      	b.n	9f40 <MiMAC_ReceivedPacket+0x38>
						MiRadioReceiveParam.action = RECEIVE_START;					
    a1ce:	a807      	add	r0, sp, #28
    a1d0:	2300      	movs	r3, #0
    a1d2:	7003      	strb	r3, [r0, #0]
						MiRadioReceiveParam.rxWindowSize = 0;
    a1d4:	8043      	strh	r3, [r0, #2]
						RADIO_Receive(&MiRadioReceiveParam);
    a1d6:	4b21      	ldr	r3, [pc, #132]	; (a25c <MiMAC_ReceivedPacket+0x354>)
    a1d8:	4798      	blx	r3
    a1da:	e6b1      	b.n	9f40 <MiMAC_ReceivedPacket+0x38>
				if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    a1dc:	0211      	lsls	r1, r2, #8
    a1de:	1889      	adds	r1, r1, r2
    a1e0:	4b19      	ldr	r3, [pc, #100]	; (a248 <MiMAC_ReceivedPacket+0x340>)
    a1e2:	185b      	adds	r3, r3, r1
    a1e4:	79dc      	ldrb	r4, [r3, #7]
    a1e6:	2cff      	cmp	r4, #255	; 0xff
    a1e8:	d01f      	beq.n	a22a <MiMAC_ReceivedPacket+0x322>
				MACRxPacket.flags.bits.sourcePrsnt = 1;
    a1ea:	4b1a      	ldr	r3, [pc, #104]	; (a254 <MiMAC_ReceivedPacket+0x34c>)
    a1ec:	781e      	ldrb	r6, [r3, #0]
    a1ee:	2180      	movs	r1, #128	; 0x80
    a1f0:	4249      	negs	r1, r1
    a1f2:	4331      	orrs	r1, r6
    a1f4:	7019      	strb	r1, [r3, #0]
				MACRxPacket.altSourceAddress = true;
    a1f6:	2101      	movs	r1, #1
    a1f8:	73d9      	strb	r1, [r3, #15]
				if (bIntraPAN == false)
    a1fa:	2d00      	cmp	r5, #0
    a1fc:	d138      	bne.n	a270 <MiMAC_ReceivedPacket+0x368>
					MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[7];
    a1fe:	0019      	movs	r1, r3
    a200:	4c11      	ldr	r4, [pc, #68]	; (a248 <MiMAC_ReceivedPacket+0x340>)
    a202:	0203      	lsls	r3, r0, #8
    a204:	1818      	adds	r0, r3, r0
    a206:	1823      	adds	r3, r4, r0
    a208:	7a5d      	ldrb	r5, [r3, #9]
    a20a:	740d      	strb	r5, [r1, #16]
					MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[8];
    a20c:	7a9b      	ldrb	r3, [r3, #10]
    a20e:	744b      	strb	r3, [r1, #17]
    a210:	0213      	lsls	r3, r2, #8
    a212:	189a      	adds	r2, r3, r2
					MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[9]);
    a214:	0013      	movs	r3, r2
    a216:	330b      	adds	r3, #11
    a218:	191b      	adds	r3, r3, r4
    a21a:	604b      	str	r3, [r1, #4]
					MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 15;
    a21c:	5d03      	ldrb	r3, [r0, r4]
    a21e:	3b0f      	subs	r3, #15
    a220:	730b      	strb	r3, [r1, #12]
					MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[11]);
    a222:	320d      	adds	r2, #13
    a224:	1912      	adds	r2, r2, r4
    a226:	608a      	str	r2, [r1, #8]
    a228:	e6e9      	b.n	9ffe <MiMAC_ReceivedPacket+0xf6>
				if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    a22a:	0211      	lsls	r1, r2, #8
    a22c:	1889      	adds	r1, r1, r2
    a22e:	4b06      	ldr	r3, [pc, #24]	; (a248 <MiMAC_ReceivedPacket+0x340>)
    a230:	185b      	adds	r3, r3, r1
    a232:	7a1b      	ldrb	r3, [r3, #8]
    a234:	2bff      	cmp	r3, #255	; 0xff
    a236:	d1d8      	bne.n	a1ea <MiMAC_ReceivedPacket+0x2e2>
					MACRxPacket.flags.bits.broadcast = 1;
    a238:	4906      	ldr	r1, [pc, #24]	; (a254 <MiMAC_ReceivedPacket+0x34c>)
    a23a:	780b      	ldrb	r3, [r1, #0]
    a23c:	2604      	movs	r6, #4
    a23e:	4333      	orrs	r3, r6
    a240:	700b      	strb	r3, [r1, #0]
    a242:	e7d2      	b.n	a1ea <MiMAC_ReceivedPacket+0x2e2>
    a244:	20000017 	.word	0x20000017
    a248:	20002258 	.word	0x20002258
    a24c:	00000202 	.word	0x00000202
    a250:	00000303 	.word	0x00000303
    a254:	200026a0 	.word	0x200026a0
    a258:	00009e89 	.word	0x00009e89
    a25c:	0000f5a1 	.word	0x0000f5a1
    a260:	ff00ffff 	.word	0xff00ffff
    a264:	20002668 	.word	0x20002668
    a268:	20002250 	.word	0x20002250
    a26c:	0000acfd 	.word	0x0000acfd
					if (!(((RxBuffer[BankIndex].Payload[5] == 0xFF) & (RxBuffer[BankIndex].Payload[6] == 0xFF)) ||((RxBuffer[BankIndex].Payload[5] == DevShortAddress[0]) & (RxBuffer[BankIndex].Payload[6] == DevShortAddress[1]))) )
    a270:	0201      	lsls	r1, r0, #8
    a272:	1809      	adds	r1, r1, r0
    a274:	4bd7      	ldr	r3, [pc, #860]	; (a5d4 <MiMAC_ReceivedPacket+0x6cc>)
    a276:	185b      	adds	r3, r3, r1
    a278:	7a1b      	ldrb	r3, [r3, #8]
    a27a:	2cff      	cmp	r4, #255	; 0xff
    a27c:	d117      	bne.n	a2ae <MiMAC_ReceivedPacket+0x3a6>
    a27e:	2bff      	cmp	r3, #255	; 0xff
    a280:	d115      	bne.n	a2ae <MiMAC_ReceivedPacket+0x3a6>
					MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[3];
    a282:	49d5      	ldr	r1, [pc, #852]	; (a5d8 <MiMAC_ReceivedPacket+0x6d0>)
    a284:	4cd3      	ldr	r4, [pc, #844]	; (a5d4 <MiMAC_ReceivedPacket+0x6cc>)
    a286:	0203      	lsls	r3, r0, #8
    a288:	1818      	adds	r0, r3, r0
    a28a:	1823      	adds	r3, r4, r0
    a28c:	795d      	ldrb	r5, [r3, #5]
    a28e:	740d      	strb	r5, [r1, #16]
					MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[4];
    a290:	799b      	ldrb	r3, [r3, #6]
    a292:	744b      	strb	r3, [r1, #17]
    a294:	0213      	lsls	r3, r2, #8
    a296:	189a      	adds	r2, r3, r2
					MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[7]);
    a298:	0013      	movs	r3, r2
    a29a:	3309      	adds	r3, #9
    a29c:	191b      	adds	r3, r3, r4
    a29e:	604b      	str	r3, [r1, #4]
					MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 13;
    a2a0:	5d03      	ldrb	r3, [r0, r4]
    a2a2:	3b0d      	subs	r3, #13
    a2a4:	730b      	strb	r3, [r1, #12]
					MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[9]);
    a2a6:	320b      	adds	r2, #11
    a2a8:	1912      	adds	r2, r2, r4
    a2aa:	608a      	str	r2, [r1, #8]
    a2ac:	e6a7      	b.n	9ffe <MiMAC_ReceivedPacket+0xf6>
					if (!(((RxBuffer[BankIndex].Payload[5] == 0xFF) & (RxBuffer[BankIndex].Payload[6] == 0xFF)) ||((RxBuffer[BankIndex].Payload[5] == DevShortAddress[0]) & (RxBuffer[BankIndex].Payload[6] == DevShortAddress[1]))) )
    a2ae:	49cb      	ldr	r1, [pc, #812]	; (a5dc <MiMAC_ReceivedPacket+0x6d4>)
    a2b0:	7809      	ldrb	r1, [r1, #0]
    a2b2:	42a1      	cmp	r1, r4
    a2b4:	d103      	bne.n	a2be <MiMAC_ReceivedPacket+0x3b6>
    a2b6:	49c9      	ldr	r1, [pc, #804]	; (a5dc <MiMAC_ReceivedPacket+0x6d4>)
    a2b8:	7849      	ldrb	r1, [r1, #1]
    a2ba:	4299      	cmp	r1, r3
    a2bc:	d0e1      	beq.n	a282 <MiMAC_ReceivedPacket+0x37a>
						MiMAC_DiscardPacket();
    a2be:	4bc8      	ldr	r3, [pc, #800]	; (a5e0 <MiMAC_ReceivedPacket+0x6d8>)
    a2c0:	4798      	blx	r3
						if(RxBuffer[BankIndex].Payload[0] & 0x20)
    a2c2:	4bc8      	ldr	r3, [pc, #800]	; (a5e4 <MiMAC_ReceivedPacket+0x6dc>)
    a2c4:	781a      	ldrb	r2, [r3, #0]
    a2c6:	0213      	lsls	r3, r2, #8
    a2c8:	189a      	adds	r2, r3, r2
    a2ca:	4bc2      	ldr	r3, [pc, #776]	; (a5d4 <MiMAC_ReceivedPacket+0x6cc>)
    a2cc:	189b      	adds	r3, r3, r2
    a2ce:	789b      	ldrb	r3, [r3, #2]
						return false;
    a2d0:	2400      	movs	r4, #0
						if(RxBuffer[BankIndex].Payload[0] & 0x20)
    a2d2:	069b      	lsls	r3, r3, #26
    a2d4:	d400      	bmi.n	a2d8 <MiMAC_ReceivedPacket+0x3d0>
    a2d6:	e633      	b.n	9f40 <MiMAC_ReceivedPacket+0x38>
							MiRadioReceiveParam.action = RECEIVE_START;	
    a2d8:	a807      	add	r0, sp, #28
    a2da:	2300      	movs	r3, #0
    a2dc:	7003      	strb	r3, [r0, #0]
							MiRadioReceiveParam.rxWindowSize = 0;
    a2de:	8043      	strh	r3, [r0, #2]
							RADIO_Receive(&MiRadioReceiveParam);
    a2e0:	4bc1      	ldr	r3, [pc, #772]	; (a5e8 <MiMAC_ReceivedPacket+0x6e0>)
    a2e2:	4798      	blx	r3
    a2e4:	e62c      	b.n	9f40 <MiMAC_ReceivedPacket+0x38>
				MACRxPacket.flags.bits.sourcePrsnt = 1;
    a2e6:	4bbc      	ldr	r3, [pc, #752]	; (a5d8 <MiMAC_ReceivedPacket+0x6d0>)
    a2e8:	781c      	ldrb	r4, [r3, #0]
    a2ea:	2180      	movs	r1, #128	; 0x80
    a2ec:	4249      	negs	r1, r1
    a2ee:	4321      	orrs	r1, r4
    a2f0:	7019      	strb	r1, [r3, #0]
				MACRxPacket.altSourceAddress = true;
    a2f2:	2101      	movs	r1, #1
    a2f4:	73d9      	strb	r1, [r3, #15]
				if (bIntraPAN) // check if it is intraPAN
    a2f6:	2d00      	cmp	r5, #0
    a2f8:	d115      	bne.n	a326 <MiMAC_ReceivedPacket+0x41e>
					MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[12];
    a2fa:	49b7      	ldr	r1, [pc, #732]	; (a5d8 <MiMAC_ReceivedPacket+0x6d0>)
    a2fc:	4cb5      	ldr	r4, [pc, #724]	; (a5d4 <MiMAC_ReceivedPacket+0x6cc>)
    a2fe:	0213      	lsls	r3, r2, #8
    a300:	1898      	adds	r0, r3, r2
    a302:	1823      	adds	r3, r4, r0
    a304:	7b9d      	ldrb	r5, [r3, #14]
    a306:	740d      	strb	r5, [r1, #16]
					MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[13];
    a308:	7bdb      	ldrb	r3, [r3, #15]
    a30a:	744b      	strb	r3, [r1, #17]
    a30c:	0213      	lsls	r3, r2, #8
    a30e:	189a      	adds	r2, r3, r2
					MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[14]);
    a310:	0013      	movs	r3, r2
    a312:	3310      	adds	r3, #16
    a314:	191b      	adds	r3, r3, r4
    a316:	604b      	str	r3, [r1, #4]
					MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 21;
    a318:	5d03      	ldrb	r3, [r0, r4]
    a31a:	3b15      	subs	r3, #21
    a31c:	730b      	strb	r3, [r1, #12]
					MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[17]);
    a31e:	3213      	adds	r2, #19
    a320:	1912      	adds	r2, r2, r4
    a322:	608a      	str	r2, [r1, #8]
    a324:	e66b      	b.n	9ffe <MiMAC_ReceivedPacket+0xf6>
					if(!(isSameAddress((uint8_t *)&DevIEEEaddr, &RxBuffer[BankIndex].Payload[5])))
    a326:	0211      	lsls	r1, r2, #8
    a328:	1889      	adds	r1, r1, r2
    a32a:	3107      	adds	r1, #7
    a32c:	4aa9      	ldr	r2, [pc, #676]	; (a5d4 <MiMAC_ReceivedPacket+0x6cc>)
    a32e:	1889      	adds	r1, r1, r2
    a330:	48ae      	ldr	r0, [pc, #696]	; (a5ec <MiMAC_ReceivedPacket+0x6e4>)
    a332:	4baf      	ldr	r3, [pc, #700]	; (a5f0 <MiMAC_ReceivedPacket+0x6e8>)
    a334:	4798      	blx	r3
    a336:	1e04      	subs	r4, r0, #0
    a338:	d011      	beq.n	a35e <MiMAC_ReceivedPacket+0x456>
					MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[3];
    a33a:	4baa      	ldr	r3, [pc, #680]	; (a5e4 <MiMAC_ReceivedPacket+0x6dc>)
    a33c:	7818      	ldrb	r0, [r3, #0]
    a33e:	4aa6      	ldr	r2, [pc, #664]	; (a5d8 <MiMAC_ReceivedPacket+0x6d0>)
    a340:	49a4      	ldr	r1, [pc, #656]	; (a5d4 <MiMAC_ReceivedPacket+0x6cc>)
    a342:	0203      	lsls	r3, r0, #8
    a344:	181b      	adds	r3, r3, r0
    a346:	18c8      	adds	r0, r1, r3
    a348:	7944      	ldrb	r4, [r0, #5]
    a34a:	7414      	strb	r4, [r2, #16]
					MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[4];
    a34c:	7980      	ldrb	r0, [r0, #6]
    a34e:	7450      	strb	r0, [r2, #17]
					MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 19;
    a350:	5c58      	ldrb	r0, [r3, r1]
    a352:	3813      	subs	r0, #19
    a354:	7310      	strb	r0, [r2, #12]
					MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[15]);
    a356:	3311      	adds	r3, #17
    a358:	185b      	adds	r3, r3, r1
    a35a:	6093      	str	r3, [r2, #8]
    a35c:	e64f      	b.n	9ffe <MiMAC_ReceivedPacket+0xf6>
						MiMAC_DiscardPacket();
    a35e:	4ba0      	ldr	r3, [pc, #640]	; (a5e0 <MiMAC_ReceivedPacket+0x6d8>)
    a360:	4798      	blx	r3
						if(RxBuffer[BankIndex].Payload[0] & 0x20)
    a362:	4ba0      	ldr	r3, [pc, #640]	; (a5e4 <MiMAC_ReceivedPacket+0x6dc>)
    a364:	781a      	ldrb	r2, [r3, #0]
    a366:	0213      	lsls	r3, r2, #8
    a368:	189a      	adds	r2, r3, r2
    a36a:	4b9a      	ldr	r3, [pc, #616]	; (a5d4 <MiMAC_ReceivedPacket+0x6cc>)
    a36c:	189b      	adds	r3, r3, r2
    a36e:	789b      	ldrb	r3, [r3, #2]
    a370:	069b      	lsls	r3, r3, #26
    a372:	d400      	bmi.n	a376 <MiMAC_ReceivedPacket+0x46e>
    a374:	e5e4      	b.n	9f40 <MiMAC_ReceivedPacket+0x38>
							MiRadioReceiveParam.action = RECEIVE_START;	
    a376:	a807      	add	r0, sp, #28
    a378:	2300      	movs	r3, #0
    a37a:	7003      	strb	r3, [r0, #0]
							MiRadioReceiveParam.rxWindowSize = 0;
    a37c:	8043      	strh	r3, [r0, #2]
							RADIO_Receive(&MiRadioReceiveParam);
    a37e:	4b9a      	ldr	r3, [pc, #616]	; (a5e8 <MiMAC_ReceivedPacket+0x6e0>)
    a380:	4798      	blx	r3
    a382:	e5dd      	b.n	9f40 <MiMAC_ReceivedPacket+0x38>
				if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    a384:	0211      	lsls	r1, r2, #8
    a386:	1889      	adds	r1, r1, r2
    a388:	4b92      	ldr	r3, [pc, #584]	; (a5d4 <MiMAC_ReceivedPacket+0x6cc>)
    a38a:	185b      	adds	r3, r3, r1
    a38c:	79db      	ldrb	r3, [r3, #7]
    a38e:	2bff      	cmp	r3, #255	; 0xff
    a390:	d00c      	beq.n	a3ac <MiMAC_ReceivedPacket+0x4a4>
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 10;
    a392:	4991      	ldr	r1, [pc, #580]	; (a5d8 <MiMAC_ReceivedPacket+0x6d0>)
    a394:	4c8f      	ldr	r4, [pc, #572]	; (a5d4 <MiMAC_ReceivedPacket+0x6cc>)
    a396:	0203      	lsls	r3, r0, #8
    a398:	1818      	adds	r0, r3, r0
    a39a:	5d03      	ldrb	r3, [r0, r4]
    a39c:	3b0a      	subs	r3, #10
    a39e:	730b      	strb	r3, [r1, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[7]);
    a3a0:	0213      	lsls	r3, r2, #8
    a3a2:	189a      	adds	r2, r3, r2
    a3a4:	3209      	adds	r2, #9
    a3a6:	1912      	adds	r2, r2, r4
    a3a8:	608a      	str	r2, [r1, #8]
			break;
    a3aa:	e628      	b.n	9ffe <MiMAC_ReceivedPacket+0xf6>
				if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    a3ac:	0211      	lsls	r1, r2, #8
    a3ae:	1889      	adds	r1, r1, r2
    a3b0:	4b88      	ldr	r3, [pc, #544]	; (a5d4 <MiMAC_ReceivedPacket+0x6cc>)
    a3b2:	185b      	adds	r3, r3, r1
    a3b4:	7a1b      	ldrb	r3, [r3, #8]
    a3b6:	2bff      	cmp	r3, #255	; 0xff
    a3b8:	d1eb      	bne.n	a392 <MiMAC_ReceivedPacket+0x48a>
					MACRxPacket.flags.bits.broadcast = 1;
    a3ba:	4987      	ldr	r1, [pc, #540]	; (a5d8 <MiMAC_ReceivedPacket+0x6d0>)
    a3bc:	780b      	ldrb	r3, [r1, #0]
    a3be:	2404      	movs	r4, #4
    a3c0:	4323      	orrs	r3, r4
    a3c2:	700b      	strb	r3, [r1, #0]
    a3c4:	e7e5      	b.n	a392 <MiMAC_ReceivedPacket+0x48a>
				MiMAC_DiscardPacket();
    a3c6:	4b86      	ldr	r3, [pc, #536]	; (a5e0 <MiMAC_ReceivedPacket+0x6d8>)
    a3c8:	4798      	blx	r3
				if(RxBuffer[BankIndex].Payload[0] & 0x20)
    a3ca:	4b86      	ldr	r3, [pc, #536]	; (a5e4 <MiMAC_ReceivedPacket+0x6dc>)
    a3cc:	781a      	ldrb	r2, [r3, #0]
    a3ce:	0213      	lsls	r3, r2, #8
    a3d0:	189a      	adds	r2, r3, r2
    a3d2:	4b80      	ldr	r3, [pc, #512]	; (a5d4 <MiMAC_ReceivedPacket+0x6cc>)
    a3d4:	189b      	adds	r3, r3, r2
    a3d6:	789b      	ldrb	r3, [r3, #2]
    a3d8:	069b      	lsls	r3, r3, #26
    a3da:	d401      	bmi.n	a3e0 <MiMAC_ReceivedPacket+0x4d8>
				return false;
    a3dc:	2400      	movs	r4, #0
    a3de:	e5af      	b.n	9f40 <MiMAC_ReceivedPacket+0x38>
					MiRadioReceiveParam.action = RECEIVE_START;					
    a3e0:	a807      	add	r0, sp, #28
    a3e2:	2300      	movs	r3, #0
    a3e4:	7003      	strb	r3, [r0, #0]
					MiRadioReceiveParam.rxWindowSize = 0;
    a3e6:	8043      	strh	r3, [r0, #2]
					RADIO_Receive(&MiRadioReceiveParam);
    a3e8:	4b7f      	ldr	r3, [pc, #508]	; (a5e8 <MiMAC_ReceivedPacket+0x6e0>)
    a3ea:	4798      	blx	r3
    a3ec:	e7f6      	b.n	a3dc <MiMAC_ReceivedPacket+0x4d4>
			for (i = 0; i < CONNECTION_SIZE; i++)
    a3ee:	3401      	adds	r4, #1
    a3f0:	b2e4      	uxtb	r4, r4
    a3f2:	3601      	adds	r6, #1
    a3f4:	350a      	adds	r5, #10
    a3f6:	2c05      	cmp	r4, #5
    a3f8:	d014      	beq.n	a424 <MiMAC_ReceivedPacket+0x51c>
				if ((ConnectionTable[i].status.bits.isValid) &&
    a3fa:	00b3      	lsls	r3, r6, #2
    a3fc:	199b      	adds	r3, r3, r6
    a3fe:	005b      	lsls	r3, r3, #1
    a400:	4443      	add	r3, r8
    a402:	7a1b      	ldrb	r3, [r3, #8]
    a404:	09db      	lsrs	r3, r3, #7
    a406:	d0f2      	beq.n	a3ee <MiMAC_ReceivedPacket+0x4e6>
				isSameAddress(ConnectionTable[i].Address, MACRxPacket.SourceAddress))
    a408:	4b73      	ldr	r3, [pc, #460]	; (a5d8 <MiMAC_ReceivedPacket+0x6d0>)
    a40a:	6859      	ldr	r1, [r3, #4]
    a40c:	0028      	movs	r0, r5
    a40e:	4b78      	ldr	r3, [pc, #480]	; (a5f0 <MiMAC_ReceivedPacket+0x6e8>)
    a410:	4798      	blx	r3
				if ((ConnectionTable[i].status.bits.isValid) &&
    a412:	2800      	cmp	r0, #0
    a414:	d0eb      	beq.n	a3ee <MiMAC_ReceivedPacket+0x4e6>
			if (i < CONNECTION_SIZE)
    a416:	2c04      	cmp	r4, #4
    a418:	d804      	bhi.n	a424 <MiMAC_ReceivedPacket+0x51c>
				if (IncomingFrameCounter[i].Val >= FrameCounter.Val)	// drop the packet if saved frame counter (IncomingFrameCounter) is equal or greater than the lastest received packet (FrameCounter.Val)
    a41a:	00a3      	lsls	r3, r4, #2
    a41c:	4a75      	ldr	r2, [pc, #468]	; (a5f4 <MiMAC_ReceivedPacket+0x6ec>)
    a41e:	589b      	ldr	r3, [r3, r2]
    a420:	42bb      	cmp	r3, r7
    a422:	d22d      	bcs.n	a480 <MiMAC_ReceivedPacket+0x578>
			MACRxPacket.PayloadLen -= 5;  // used to 5 for frame counter now -4 also added for MIC integrity
    a424:	496c      	ldr	r1, [pc, #432]	; (a5d8 <MiMAC_ReceivedPacket+0x6d0>)
    a426:	7b0b      	ldrb	r3, [r1, #12]
    a428:	3b05      	subs	r3, #5
    a42a:	b2db      	uxtb	r3, r3
    a42c:	730b      	strb	r3, [r1, #12]
			received_mic_values[0] = MACRxPacket.Payload[MACRxPacket.PayloadLen+1];
    a42e:	6888      	ldr	r0, [r1, #8]
    a430:	18c3      	adds	r3, r0, r3
    a432:	785d      	ldrb	r5, [r3, #1]
    a434:	4a70      	ldr	r2, [pc, #448]	; (a5f8 <MiMAC_ReceivedPacket+0x6f0>)
    a436:	7015      	strb	r5, [r2, #0]
			received_mic_values[1] = MACRxPacket.Payload[MACRxPacket.PayloadLen+2];
    a438:	789d      	ldrb	r5, [r3, #2]
    a43a:	7055      	strb	r5, [r2, #1]
			received_mic_values[2] = MACRxPacket.Payload[MACRxPacket.PayloadLen+3];
    a43c:	78dd      	ldrb	r5, [r3, #3]
    a43e:	7095      	strb	r5, [r2, #2]
			received_mic_values[3] = MACRxPacket.Payload[MACRxPacket.PayloadLen+4];
    a440:	791b      	ldrb	r3, [r3, #4]
    a442:	70d3      	strb	r3, [r2, #3]
			if (false == DataDecrypt(&(MACRxPacket.Payload[5]), &(MACRxPacket.PayloadLen), MACRxPacket.SourceAddress, FrameCounter, RxBuffer[BankIndex].Payload[0]))
    a444:	684a      	ldr	r2, [r1, #4]
    a446:	310c      	adds	r1, #12
    a448:	3005      	adds	r0, #5
    a44a:	4b66      	ldr	r3, [pc, #408]	; (a5e4 <MiMAC_ReceivedPacket+0x6dc>)
    a44c:	781d      	ldrb	r5, [r3, #0]
    a44e:	022b      	lsls	r3, r5, #8
    a450:	195d      	adds	r5, r3, r5
    a452:	4b60      	ldr	r3, [pc, #384]	; (a5d4 <MiMAC_ReceivedPacket+0x6cc>)
    a454:	195b      	adds	r3, r3, r5
    a456:	789b      	ldrb	r3, [r3, #2]
    a458:	9300      	str	r3, [sp, #0]
    a45a:	003b      	movs	r3, r7
    a45c:	4d67      	ldr	r5, [pc, #412]	; (a5fc <MiMAC_ReceivedPacket+0x6f4>)
    a45e:	47a8      	blx	r5
    a460:	2800      	cmp	r0, #0
    a462:	d01f      	beq.n	a4a4 <MiMAC_ReceivedPacket+0x59c>
			if (i < CONNECTION_SIZE)
    a464:	2c04      	cmp	r4, #4
    a466:	d802      	bhi.n	a46e <MiMAC_ReceivedPacket+0x566>
				IncomingFrameCounter[i].Val = FrameCounter.Val;
    a468:	00a4      	lsls	r4, r4, #2
    a46a:	4b62      	ldr	r3, [pc, #392]	; (a5f4 <MiMAC_ReceivedPacket+0x6ec>)
    a46c:	50e7      	str	r7, [r4, r3]
			MACRxPacket.Payload = &(MACRxPacket.Payload[5]);
    a46e:	4b5a      	ldr	r3, [pc, #360]	; (a5d8 <MiMAC_ReceivedPacket+0x6d0>)
    a470:	689a      	ldr	r2, [r3, #8]
    a472:	3205      	adds	r2, #5
    a474:	609a      	str	r2, [r3, #8]
			MACRxPacket.flags.bits.secEn = 1;
    a476:	781a      	ldrb	r2, [r3, #0]
    a478:	2108      	movs	r1, #8
    a47a:	430a      	orrs	r2, r1
    a47c:	701a      	strb	r2, [r3, #0]
    a47e:	e5c8      	b.n	a012 <MiMAC_ReceivedPacket+0x10a>
					MiMAC_DiscardPacket();
    a480:	4b57      	ldr	r3, [pc, #348]	; (a5e0 <MiMAC_ReceivedPacket+0x6d8>)
    a482:	4798      	blx	r3
					if(RxBuffer[BankIndex].Payload[0] & 0x20)
    a484:	4b57      	ldr	r3, [pc, #348]	; (a5e4 <MiMAC_ReceivedPacket+0x6dc>)
    a486:	781a      	ldrb	r2, [r3, #0]
    a488:	0213      	lsls	r3, r2, #8
    a48a:	189a      	adds	r2, r3, r2
    a48c:	4b51      	ldr	r3, [pc, #324]	; (a5d4 <MiMAC_ReceivedPacket+0x6cc>)
    a48e:	189b      	adds	r3, r3, r2
    a490:	789b      	ldrb	r3, [r3, #2]
    a492:	069b      	lsls	r3, r3, #26
    a494:	d5a2      	bpl.n	a3dc <MiMAC_ReceivedPacket+0x4d4>
						MiRadioReceiveParam.action = RECEIVE_START;					
    a496:	a807      	add	r0, sp, #28
    a498:	2300      	movs	r3, #0
    a49a:	7003      	strb	r3, [r0, #0]
						MiRadioReceiveParam.rxWindowSize = 0;
    a49c:	8043      	strh	r3, [r0, #2]
						RADIO_Receive(&MiRadioReceiveParam);
    a49e:	4b52      	ldr	r3, [pc, #328]	; (a5e8 <MiMAC_ReceivedPacket+0x6e0>)
    a4a0:	4798      	blx	r3
    a4a2:	e79b      	b.n	a3dc <MiMAC_ReceivedPacket+0x4d4>
				MiMAC_DiscardPacket();
    a4a4:	4b4e      	ldr	r3, [pc, #312]	; (a5e0 <MiMAC_ReceivedPacket+0x6d8>)
    a4a6:	4798      	blx	r3
				if(RxBuffer[BankIndex].Payload[0] & 0x20)
    a4a8:	4b4e      	ldr	r3, [pc, #312]	; (a5e4 <MiMAC_ReceivedPacket+0x6dc>)
    a4aa:	781a      	ldrb	r2, [r3, #0]
    a4ac:	0213      	lsls	r3, r2, #8
    a4ae:	189a      	adds	r2, r3, r2
    a4b0:	4b48      	ldr	r3, [pc, #288]	; (a5d4 <MiMAC_ReceivedPacket+0x6cc>)
    a4b2:	189b      	adds	r3, r3, r2
    a4b4:	789b      	ldrb	r3, [r3, #2]
    a4b6:	069b      	lsls	r3, r3, #26
    a4b8:	d590      	bpl.n	a3dc <MiMAC_ReceivedPacket+0x4d4>
					MiRadioReceiveParam.action = RECEIVE_START;					
    a4ba:	a807      	add	r0, sp, #28
    a4bc:	2300      	movs	r3, #0
    a4be:	7003      	strb	r3, [r0, #0]
					MiRadioReceiveParam.rxWindowSize = 0;
    a4c0:	8043      	strh	r3, [r0, #2]
					RADIO_Receive(&MiRadioReceiveParam);
    a4c2:	4b49      	ldr	r3, [pc, #292]	; (a5e8 <MiMAC_ReceivedPacket+0x6e0>)
    a4c4:	4798      	blx	r3
    a4c6:	e789      	b.n	a3dc <MiMAC_ReceivedPacket+0x4d4>
			MACRxPacket.flags.bits.packetType = PACKET_TYPE_DATA;
    a4c8:	4a43      	ldr	r2, [pc, #268]	; (a5d8 <MiMAC_ReceivedPacket+0x6d0>)
    a4ca:	7813      	ldrb	r3, [r2, #0]
    a4cc:	2403      	movs	r4, #3
    a4ce:	43a3      	bics	r3, r4
    a4d0:	7013      	strb	r3, [r2, #0]
		MACRxPacket.LQIValue = RxBuffer[BankIndex].Payload[RxBuffer[BankIndex].PayloadLen - 2];
    a4d2:	4c41      	ldr	r4, [pc, #260]	; (a5d8 <MiMAC_ReceivedPacket+0x6d0>)
    a4d4:	4b3f      	ldr	r3, [pc, #252]	; (a5d4 <MiMAC_ReceivedPacket+0x6cc>)
    a4d6:	0202      	lsls	r2, r0, #8
    a4d8:	1812      	adds	r2, r2, r0
    a4da:	5cd5      	ldrb	r5, [r2, r3]
    a4dc:	189b      	adds	r3, r3, r2
    a4de:	5d5a      	ldrb	r2, [r3, r5]
    a4e0:	73a2      	strb	r2, [r4, #14]
		MACRxPacket.RSSIValue = RxBuffer[BankIndex].radioRSSI;				
    a4e2:	785b      	ldrb	r3, [r3, #1]
    a4e4:	7363      	strb	r3, [r4, #13]
		return true;
    a4e6:	2401      	movs	r4, #1
		if(RxBuffer[BankIndex].Payload[0] & 0x20)
    a4e8:	068b      	lsls	r3, r1, #26
    a4ea:	d400      	bmi.n	a4ee <MiMAC_ReceivedPacket+0x5e6>
    a4ec:	e528      	b.n	9f40 <MiMAC_ReceivedPacket+0x38>
			    tParamAck.flags.Val = 0;
    a4ee:	aa04      	add	r2, sp, #16
    a4f0:	2400      	movs	r4, #0
			    tParamAck.altSrcAddr = 0;
    a4f2:	7254      	strb	r4, [r2, #9]
			    tParamAck.altDestAddr = false;
    a4f4:	7214      	strb	r4, [r2, #8]
 			    tParamAck.flags.bits.sourcePrsnt = 1;
    a4f6:	233e      	movs	r3, #62	; 0x3e
    a4f8:	425b      	negs	r3, r3
    a4fa:	7013      	strb	r3, [r2, #0]
			    tParamAck.DestAddress = MACRxPacket.SourceAddress;
    a4fc:	4b36      	ldr	r3, [pc, #216]	; (a5d8 <MiMAC_ReceivedPacket+0x6d0>)
    a4fe:	6859      	ldr	r1, [r3, #4]
    a500:	9105      	str	r1, [sp, #20]
			    tParamAck.DestPANID.Val = MACRxPacket.SourcePANID.Val;
    a502:	8a1b      	ldrh	r3, [r3, #16]
    a504:	8153      	strh	r3, [r2, #10]
			AckBuffer[0] = RxBuffer[BankIndex].Payload[2];	
    a506:	4b3e      	ldr	r3, [pc, #248]	; (a600 <MiMAC_ReceivedPacket+0x6f8>)
    a508:	0205      	lsls	r5, r0, #8
    a50a:	182d      	adds	r5, r5, r0
    a50c:	4831      	ldr	r0, [pc, #196]	; (a5d4 <MiMAC_ReceivedPacket+0x6cc>)
    a50e:	1940      	adds	r0, r0, r5
    a510:	7900      	ldrb	r0, [r0, #4]
    a512:	7018      	strb	r0, [r3, #0]
			MiMAC_SendPacket(tParamAck, AckBuffer, 1, 0, NULL);
    a514:	9402      	str	r4, [sp, #8]
    a516:	9401      	str	r4, [sp, #4]
    a518:	2001      	movs	r0, #1
    a51a:	9000      	str	r0, [sp, #0]
    a51c:	9804      	ldr	r0, [sp, #16]
    a51e:	9a06      	ldr	r2, [sp, #24]
    a520:	4c38      	ldr	r4, [pc, #224]	; (a604 <MiMAC_ReceivedPacket+0x6fc>)
    a522:	47a0      	blx	r4
		return true;
    a524:	2401      	movs	r4, #1
    a526:	e50b      	b.n	9f40 <MiMAC_ReceivedPacket+0x38>
			MACRxPacket.flags.bits.packetType = PACKET_TYPE_COMMAND;
    a528:	4a2b      	ldr	r2, [pc, #172]	; (a5d8 <MiMAC_ReceivedPacket+0x6d0>)
    a52a:	7813      	ldrb	r3, [r2, #0]
    a52c:	2403      	movs	r4, #3
    a52e:	43a3      	bics	r3, r4
    a530:	2401      	movs	r4, #1
    a532:	4323      	orrs	r3, r4
    a534:	7013      	strb	r3, [r2, #0]
			break;
    a536:	e7cc      	b.n	a4d2 <MiMAC_ReceivedPacket+0x5ca>
			MACRxPacket.flags.bits.packetType = PACKET_TYPE_RESERVE;
    a538:	4a27      	ldr	r2, [pc, #156]	; (a5d8 <MiMAC_ReceivedPacket+0x6d0>)
    a53a:	7813      	ldrb	r3, [r2, #0]
    a53c:	2403      	movs	r4, #3
    a53e:	4323      	orrs	r3, r4
    a540:	7013      	strb	r3, [r2, #0]
			break;
    a542:	e7c6      	b.n	a4d2 <MiMAC_ReceivedPacket+0x5ca>
				MACRxPacket.flags.bits.packetType = PACKET_TYPE_ACK;
    a544:	4a24      	ldr	r2, [pc, #144]	; (a5d8 <MiMAC_ReceivedPacket+0x6d0>)
    a546:	7813      	ldrb	r3, [r2, #0]
    a548:	2103      	movs	r1, #3
    a54a:	438b      	bics	r3, r1
    a54c:	2102      	movs	r1, #2
    a54e:	430b      	orrs	r3, r1
    a550:	7013      	strb	r3, [r2, #0]
				if((AckSeqNum == *(MACRxPacket.Payload))&& (AckReqData))
    a552:	6893      	ldr	r3, [r2, #8]
    a554:	781a      	ldrb	r2, [r3, #0]
    a556:	4b2c      	ldr	r3, [pc, #176]	; (a608 <MiMAC_ReceivedPacket+0x700>)
    a558:	781b      	ldrb	r3, [r3, #0]
    a55a:	429a      	cmp	r2, r3
    a55c:	d003      	beq.n	a566 <MiMAC_ReceivedPacket+0x65e>
				MiMAC_DiscardPacket();
    a55e:	4b20      	ldr	r3, [pc, #128]	; (a5e0 <MiMAC_ReceivedPacket+0x6d8>)
    a560:	4798      	blx	r3
				return false;
    a562:	2400      	movs	r4, #0
    a564:	e4ec      	b.n	9f40 <MiMAC_ReceivedPacket+0x38>
				if((AckSeqNum == *(MACRxPacket.Payload))&& (AckReqData))
    a566:	4b29      	ldr	r3, [pc, #164]	; (a60c <MiMAC_ReceivedPacket+0x704>)
    a568:	781b      	ldrb	r3, [r3, #0]
    a56a:	2b00      	cmp	r3, #0
    a56c:	d0f7      	beq.n	a55e <MiMAC_ReceivedPacket+0x656>
					DataTxAckTimer.Val = 0;
    a56e:	2400      	movs	r4, #0
    a570:	4b27      	ldr	r3, [pc, #156]	; (a610 <MiMAC_ReceivedPacket+0x708>)
    a572:	601c      	str	r4, [r3, #0]
					PHY_DataConf(SUCCESS); 
    a574:	2000      	movs	r0, #0
    a576:	4b27      	ldr	r3, [pc, #156]	; (a614 <MiMAC_ReceivedPacket+0x70c>)
    a578:	4798      	blx	r3
					AckReqData = 0;
    a57a:	4b24      	ldr	r3, [pc, #144]	; (a60c <MiMAC_ReceivedPacket+0x704>)
    a57c:	701c      	strb	r4, [r3, #0]
    a57e:	e7ee      	b.n	a55e <MiMAC_ReceivedPacket+0x656>
				if (!(((RxBuffer[BankIndex].Payload[5] == 0xFF) & (RxBuffer[BankIndex].Payload[6] == 0xFF)) ||((RxBuffer[BankIndex].Payload[5] == DevShortAddress[0]) & (RxBuffer[BankIndex].Payload[6] == DevShortAddress[1]))) )
    a580:	0201      	lsls	r1, r0, #8
    a582:	1809      	adds	r1, r1, r0
    a584:	4b13      	ldr	r3, [pc, #76]	; (a5d4 <MiMAC_ReceivedPacket+0x6cc>)
    a586:	185b      	adds	r3, r3, r1
    a588:	4914      	ldr	r1, [pc, #80]	; (a5dc <MiMAC_ReceivedPacket+0x6d4>)
    a58a:	7849      	ldrb	r1, [r1, #1]
    a58c:	7a1b      	ldrb	r3, [r3, #8]
    a58e:	4299      	cmp	r1, r3
    a590:	d000      	beq.n	a594 <MiMAC_ReceivedPacket+0x68c>
    a592:	e5a0      	b.n	a0d6 <MiMAC_ReceivedPacket+0x1ce>
    a594:	4b11      	ldr	r3, [pc, #68]	; (a5dc <MiMAC_ReceivedPacket+0x6d4>)
    a596:	781b      	ldrb	r3, [r3, #0]
    a598:	42a3      	cmp	r3, r4
    a59a:	d000      	beq.n	a59e <MiMAC_ReceivedPacket+0x696>
    a59c:	e59b      	b.n	a0d6 <MiMAC_ReceivedPacket+0x1ce>
				MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[3];
    a59e:	490e      	ldr	r1, [pc, #56]	; (a5d8 <MiMAC_ReceivedPacket+0x6d0>)
    a5a0:	4c0c      	ldr	r4, [pc, #48]	; (a5d4 <MiMAC_ReceivedPacket+0x6cc>)
    a5a2:	0203      	lsls	r3, r0, #8
    a5a4:	1818      	adds	r0, r3, r0
    a5a6:	1823      	adds	r3, r4, r0
    a5a8:	795d      	ldrb	r5, [r3, #5]
    a5aa:	740d      	strb	r5, [r1, #16]
				MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[4];
    a5ac:	799b      	ldrb	r3, [r3, #6]
    a5ae:	744b      	strb	r3, [r1, #17]
    a5b0:	0213      	lsls	r3, r2, #8
    a5b2:	189a      	adds	r2, r3, r2
				MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[7]);
    a5b4:	0013      	movs	r3, r2
    a5b6:	3309      	adds	r3, #9
    a5b8:	191b      	adds	r3, r3, r4
    a5ba:	604b      	str	r3, [r1, #4]
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 19;
    a5bc:	5d03      	ldrb	r3, [r0, r4]
    a5be:	3b13      	subs	r3, #19
    a5c0:	730b      	strb	r3, [r1, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[15]);
    a5c2:	3211      	adds	r2, #17
    a5c4:	1912      	adds	r2, r2, r4
    a5c6:	608a      	str	r2, [r1, #8]
    a5c8:	e5b6      	b.n	a138 <MiMAC_ReceivedPacket+0x230>
			BankIndex = i;
    a5ca:	2200      	movs	r2, #0
    a5cc:	4b05      	ldr	r3, [pc, #20]	; (a5e4 <MiMAC_ReceivedPacket+0x6dc>)
    a5ce:	701a      	strb	r2, [r3, #0]
    a5d0:	e4c1      	b.n	9f56 <MiMAC_ReceivedPacket+0x4e>
    a5d2:	46c0      	nop			; (mov r8, r8)
    a5d4:	20002258 	.word	0x20002258
    a5d8:	200026a0 	.word	0x200026a0
    a5dc:	20002660 	.word	0x20002660
    a5e0:	00009e89 	.word	0x00009e89
    a5e4:	20000017 	.word	0x20000017
    a5e8:	0000f5a1 	.word	0x0000f5a1
    a5ec:	20002250 	.word	0x20002250
    a5f0:	0000acfd 	.word	0x0000acfd
    a5f4:	200026c8 	.word	0x200026c8
    a5f8:	2000213c 	.word	0x2000213c
    a5fc:	000098cd 	.word	0x000098cd
    a600:	20002140 	.word	0x20002140
    a604:	00009ae1 	.word	0x00009ae1
    a608:	20001fd4 	.word	0x20001fd4
    a60c:	2000028b 	.word	0x2000028b
    a610:	20002964 	.word	0x20002964
    a614:	00009ea5 	.word	0x00009ea5

0000a618 <MiMAC_Task>:

void MiMAC_Task(void)
{
    a618:	b510      	push	{r4, lr}
  PHY_TaskHandler();
    a61a:	4b0b      	ldr	r3, [pc, #44]	; (a648 <MiMAC_Task+0x30>)
    a61c:	4798      	blx	r3
  if(dataConfCallback && dataConfAvailable)
    a61e:	4b0b      	ldr	r3, [pc, #44]	; (a64c <MiMAC_Task+0x34>)
    a620:	681b      	ldr	r3, [r3, #0]
    a622:	2b00      	cmp	r3, #0
    a624:	d003      	beq.n	a62e <MiMAC_Task+0x16>
    a626:	4a0a      	ldr	r2, [pc, #40]	; (a650 <MiMAC_Task+0x38>)
    a628:	7812      	ldrb	r2, [r2, #0]
    a62a:	2a00      	cmp	r2, #0
    a62c:	d100      	bne.n	a630 <MiMAC_Task+0x18>
  {
	  dataConfAvailable = false;
	  dataConfCallback(dataHandle, dataStatus, dataPointer);
  }
}
    a62e:	bd10      	pop	{r4, pc}
	  dataConfAvailable = false;
    a630:	2100      	movs	r1, #0
    a632:	4a07      	ldr	r2, [pc, #28]	; (a650 <MiMAC_Task+0x38>)
    a634:	7011      	strb	r1, [r2, #0]
	  dataConfCallback(dataHandle, dataStatus, dataPointer);
    a636:	4a07      	ldr	r2, [pc, #28]	; (a654 <MiMAC_Task+0x3c>)
    a638:	6812      	ldr	r2, [r2, #0]
    a63a:	4907      	ldr	r1, [pc, #28]	; (a658 <MiMAC_Task+0x40>)
    a63c:	7809      	ldrb	r1, [r1, #0]
    a63e:	4807      	ldr	r0, [pc, #28]	; (a65c <MiMAC_Task+0x44>)
    a640:	7800      	ldrb	r0, [r0, #0]
    a642:	4798      	blx	r3
}
    a644:	e7f3      	b.n	a62e <MiMAC_Task+0x16>
    a646:	46c0      	nop			; (mov r8, r8)
    a648:	0000aab9 	.word	0x0000aab9
    a64c:	20000290 	.word	0x20000290
    a650:	2000028e 	.word	0x2000028e
    a654:	20000298 	.word	0x20000298
    a658:	20002124 	.word	0x20002124
    a65c:	20000294 	.word	0x20000294

0000a660 <phySetChannel>:
}

/*************************************************************************//**
*****************************************************************************/
static void phySetChannel(void)
{
    a660:	b500      	push	{lr}
    a662:	b083      	sub	sp, #12
	uint32_t frequncy_set;
	if(phyChannel) // Based on channel we need to set frequency 
    a664:	4b2f      	ldr	r3, [pc, #188]	; (a724 <phySetChannel+0xc4>)
    a666:	781b      	ldrb	r3, [r3, #0]
    a668:	2b00      	cmp	r3, #0
    a66a:	d007      	beq.n	a67c <phySetChannel+0x1c>
	{
		switch(phyChannel)
    a66c:	2b19      	cmp	r3, #25
    a66e:	d856      	bhi.n	a71e <phySetChannel+0xbe>
    a670:	009b      	lsls	r3, r3, #2
    a672:	4a2d      	ldr	r2, [pc, #180]	; (a728 <phySetChannel+0xc8>)
    a674:	58d3      	ldr	r3, [r2, r3]
    a676:	469f      	mov	pc, r3
				//break;
			//case 8:
				//frequncy_set = FREQ_786000KHZ;
				//break;
			case 0:
				frequncy_set = FREQ_862000KHZ;
    a678:	4b2c      	ldr	r3, [pc, #176]	; (a72c <phySetChannel+0xcc>)
    a67a:	9301      	str	r3, [sp, #4]
				break;				
																									
		}
	}
		
	if(RADIO_SetAttr(CHANNEL_FREQUENCY,(void *)&frequncy_set) == 0)  
    a67c:	a901      	add	r1, sp, #4
    a67e:	2001      	movs	r0, #1
    a680:	4b2b      	ldr	r3, [pc, #172]	; (a730 <phySetChannel+0xd0>)
    a682:	4798      	blx	r3
	{
	}
}
    a684:	b003      	add	sp, #12
    a686:	bd00      	pop	{pc}
				frequncy_set = FREQ_863000KHZ;
    a688:	4b2a      	ldr	r3, [pc, #168]	; (a734 <phySetChannel+0xd4>)
    a68a:	9301      	str	r3, [sp, #4]
				break;
    a68c:	e7f6      	b.n	a67c <phySetChannel+0x1c>
				frequncy_set = FREQ_865000KHZ;
    a68e:	4b2a      	ldr	r3, [pc, #168]	; (a738 <phySetChannel+0xd8>)
    a690:	9301      	str	r3, [sp, #4]
				break;
    a692:	e7f3      	b.n	a67c <phySetChannel+0x1c>
				frequncy_set = FREQ_866550KHZ;
    a694:	4b29      	ldr	r3, [pc, #164]	; (a73c <phySetChannel+0xdc>)
    a696:	9301      	str	r3, [sp, #4]
				break;
    a698:	e7f0      	b.n	a67c <phySetChannel+0x1c>
				frequncy_set = FREQ_867000KHZ;
    a69a:	4b29      	ldr	r3, [pc, #164]	; (a740 <phySetChannel+0xe0>)
    a69c:	9301      	str	r3, [sp, #4]
				break;			
    a69e:	e7ed      	b.n	a67c <phySetChannel+0x1c>
				frequncy_set = FREQ_868100KHZ;
    a6a0:	4b28      	ldr	r3, [pc, #160]	; (a744 <phySetChannel+0xe4>)
    a6a2:	9301      	str	r3, [sp, #4]
				break;
    a6a4:	e7ea      	b.n	a67c <phySetChannel+0x1c>
				frequncy_set = FREQ_869525KHZ;
    a6a6:	4b28      	ldr	r3, [pc, #160]	; (a748 <phySetChannel+0xe8>)
    a6a8:	9301      	str	r3, [sp, #4]
				break;			
    a6aa:	e7e7      	b.n	a67c <phySetChannel+0x1c>
				frequncy_set = FREQ_870000KHZ;
    a6ac:	4b27      	ldr	r3, [pc, #156]	; (a74c <phySetChannel+0xec>)
    a6ae:	9301      	str	r3, [sp, #4]
				break;
    a6b0:	e7e4      	b.n	a67c <phySetChannel+0x1c>
				frequncy_set = FREQ_902300KHZ;
    a6b2:	4b27      	ldr	r3, [pc, #156]	; (a750 <phySetChannel+0xf0>)
    a6b4:	9301      	str	r3, [sp, #4]
				break;
    a6b6:	e7e1      	b.n	a67c <phySetChannel+0x1c>
				frequncy_set = FREQ_903000KHZ;
    a6b8:	4b26      	ldr	r3, [pc, #152]	; (a754 <phySetChannel+0xf4>)
    a6ba:	9301      	str	r3, [sp, #4]
				break;
    a6bc:	e7de      	b.n	a67c <phySetChannel+0x1c>
				frequncy_set = FREQ_915000KHZ;
    a6be:	4b26      	ldr	r3, [pc, #152]	; (a758 <phySetChannel+0xf8>)
    a6c0:	9301      	str	r3, [sp, #4]
				break;
    a6c2:	e7db      	b.n	a67c <phySetChannel+0x1c>
				frequncy_set = FREQ_915200KHZ;
    a6c4:	4b25      	ldr	r3, [pc, #148]	; (a75c <phySetChannel+0xfc>)
    a6c6:	9301      	str	r3, [sp, #4]
				break;
    a6c8:	e7d8      	b.n	a67c <phySetChannel+0x1c>
				frequncy_set = FREQ_915900KHZ;
    a6ca:	4b25      	ldr	r3, [pc, #148]	; (a760 <phySetChannel+0x100>)
    a6cc:	9301      	str	r3, [sp, #4]
				break;
    a6ce:	e7d5      	b.n	a67c <phySetChannel+0x1c>
				frequncy_set = FREQ_920000KHZ;
    a6d0:	4b24      	ldr	r3, [pc, #144]	; (a764 <phySetChannel+0x104>)
    a6d2:	9301      	str	r3, [sp, #4]
				break;
    a6d4:	e7d2      	b.n	a67c <phySetChannel+0x1c>
				frequncy_set = FREQ_920900KHZ;
    a6d6:	4b24      	ldr	r3, [pc, #144]	; (a768 <phySetChannel+0x108>)
    a6d8:	9301      	str	r3, [sp, #4]
				break;
    a6da:	e7cf      	b.n	a67c <phySetChannel+0x1c>
				frequncy_set = FREQ_921900KHZ;
    a6dc:	4b23      	ldr	r3, [pc, #140]	; (a76c <phySetChannel+0x10c>)
    a6de:	9301      	str	r3, [sp, #4]
				break;
    a6e0:	e7cc      	b.n	a67c <phySetChannel+0x1c>
				frequncy_set = FREQ_922000KHZ;
    a6e2:	4b23      	ldr	r3, [pc, #140]	; (a770 <phySetChannel+0x110>)
    a6e4:	9301      	str	r3, [sp, #4]
				break;
    a6e6:	e7c9      	b.n	a67c <phySetChannel+0x1c>
				frequncy_set = FREQ_922100KHZ;
    a6e8:	4b22      	ldr	r3, [pc, #136]	; (a774 <phySetChannel+0x114>)
    a6ea:	9301      	str	r3, [sp, #4]
				break;
    a6ec:	e7c6      	b.n	a67c <phySetChannel+0x1c>
				frequncy_set = FREQ_923000KHZ;
    a6ee:	4b22      	ldr	r3, [pc, #136]	; (a778 <phySetChannel+0x118>)
    a6f0:	9301      	str	r3, [sp, #4]
				break;
    a6f2:	e7c3      	b.n	a67c <phySetChannel+0x1c>
				frequncy_set = FREQ_923200KHZ;
    a6f4:	4b21      	ldr	r3, [pc, #132]	; (a77c <phySetChannel+0x11c>)
    a6f6:	9301      	str	r3, [sp, #4]
				break;
    a6f8:	e7c0      	b.n	a67c <phySetChannel+0x1c>
				frequncy_set = FREQ_923300KHZ;
    a6fa:	4b21      	ldr	r3, [pc, #132]	; (a780 <phySetChannel+0x120>)
    a6fc:	9301      	str	r3, [sp, #4]
				break;
    a6fe:	e7bd      	b.n	a67c <phySetChannel+0x1c>
				frequncy_set = FREQ_925000KHZ;
    a700:	4b20      	ldr	r3, [pc, #128]	; (a784 <phySetChannel+0x124>)
    a702:	9301      	str	r3, [sp, #4]
				break;		
    a704:	e7ba      	b.n	a67c <phySetChannel+0x1c>
				frequncy_set = FREQ_927500KHZ;
    a706:	4b20      	ldr	r3, [pc, #128]	; (a788 <phySetChannel+0x128>)
    a708:	9301      	str	r3, [sp, #4]
				break;
    a70a:	e7b7      	b.n	a67c <phySetChannel+0x1c>
				frequncy_set = FREQ_928000KHZ;
    a70c:	4b1f      	ldr	r3, [pc, #124]	; (a78c <phySetChannel+0x12c>)
    a70e:	9301      	str	r3, [sp, #4]
				break;
    a710:	e7b4      	b.n	a67c <phySetChannel+0x1c>
				frequncy_set = FREQ_928500KHZ;
    a712:	4b1f      	ldr	r3, [pc, #124]	; (a790 <phySetChannel+0x130>)
    a714:	9301      	str	r3, [sp, #4]
				break;
    a716:	e7b1      	b.n	a67c <phySetChannel+0x1c>
				frequncy_set = FREQ_1020000KHZ;
    a718:	4b1e      	ldr	r3, [pc, #120]	; (a794 <phySetChannel+0x134>)
    a71a:	9301      	str	r3, [sp, #4]
				break;
    a71c:	e7ae      	b.n	a67c <phySetChannel+0x1c>
				frequncy_set = FREQ_868100KHZ;
    a71e:	4b09      	ldr	r3, [pc, #36]	; (a744 <phySetChannel+0xe4>)
    a720:	9301      	str	r3, [sp, #4]
				break;				
    a722:	e7ab      	b.n	a67c <phySetChannel+0x1c>
    a724:	2000029c 	.word	0x2000029c
    a728:	000189c8 	.word	0x000189c8
    a72c:	33611380 	.word	0x33611380
    a730:	0000e395 	.word	0x0000e395
    a734:	337055c0 	.word	0x337055c0
    a738:	338eda40 	.word	0x338eda40
    a73c:	33a680f0 	.word	0x33a680f0
    a740:	33ad5ec0 	.word	0x33ad5ec0
    a744:	33be27a0 	.word	0x33be27a0
    a748:	33d3e608 	.word	0x33d3e608
    a74c:	33db2580 	.word	0x33db2580
    a750:	35c80160 	.word	0x35c80160
    a754:	35d2afc0 	.word	0x35d2afc0
    a758:	3689cac0 	.word	0x3689cac0
    a75c:	368cd800 	.word	0x368cd800
    a760:	36978660 	.word	0x36978660
    a764:	36d61600 	.word	0x36d61600
    a768:	36e3d1a0 	.word	0x36e3d1a0
    a76c:	36f313e0 	.word	0x36f313e0
    a770:	36f49a80 	.word	0x36f49a80
    a774:	36f62120 	.word	0x36f62120
    a778:	3703dcc0 	.word	0x3703dcc0
    a77c:	3706ea00 	.word	0x3706ea00
    a780:	370870a0 	.word	0x370870a0
    a784:	37226140 	.word	0x37226140
    a788:	374886e0 	.word	0x374886e0
    a78c:	37502800 	.word	0x37502800
    a790:	3757c920 	.word	0x3757c920
    a794:	3ccbf700 	.word	0x3ccbf700

0000a798 <radioCallback>:
{
    a798:	b570      	push	{r4, r5, r6, lr}
    a79a:	b082      	sub	sp, #8
    a79c:	0004      	movs	r4, r0
    a79e:	000d      	movs	r5, r1
	callbackBackup = callback;
    a7a0:	4b3e      	ldr	r3, [pc, #248]	; (a89c <radioCallback+0x104>)
    a7a2:	7018      	strb	r0, [r3, #0]
	int16_t rssi_readVal=0;
    a7a4:	466b      	mov	r3, sp
    a7a6:	1c98      	adds	r0, r3, #2
    a7a8:	2300      	movs	r3, #0
    a7aa:	8003      	strh	r3, [r0, #0]
	Radio_ReadRssi(&rssi_readVal);
    a7ac:	4b3c      	ldr	r3, [pc, #240]	; (a8a0 <radioCallback+0x108>)
    a7ae:	4798      	blx	r3
	switch (callback)
    a7b0:	2c10      	cmp	r4, #16
    a7b2:	d853      	bhi.n	a85c <radioCallback+0xc4>
    a7b4:	00a4      	lsls	r4, r4, #2
    a7b6:	4b3b      	ldr	r3, [pc, #236]	; (a8a4 <radioCallback+0x10c>)
    a7b8:	591b      	ldr	r3, [r3, r4]
    a7ba:	469f      	mov	pc, r3
					if (RxBuffer[i].PayloadLen == 0)
    a7bc:	4b3a      	ldr	r3, [pc, #232]	; (a8a8 <radioCallback+0x110>)
    a7be:	781a      	ldrb	r2, [r3, #0]
    a7c0:	2a00      	cmp	r2, #0
    a7c2:	d00e      	beq.n	a7e2 <radioCallback+0x4a>
    a7c4:	2302      	movs	r3, #2
    a7c6:	33ff      	adds	r3, #255	; 0xff
    a7c8:	4a37      	ldr	r2, [pc, #220]	; (a8a8 <radioCallback+0x110>)
    a7ca:	5cd3      	ldrb	r3, [r2, r3]
    a7cc:	2b00      	cmp	r3, #0
    a7ce:	d04e      	beq.n	a86e <radioCallback+0xd6>
    a7d0:	4b36      	ldr	r3, [pc, #216]	; (a8ac <radioCallback+0x114>)
    a7d2:	5cd3      	ldrb	r3, [r2, r3]
    a7d4:	2b00      	cmp	r3, #0
    a7d6:	d04c      	beq.n	a872 <radioCallback+0xda>
    a7d8:	4b35      	ldr	r3, [pc, #212]	; (a8b0 <radioCallback+0x118>)
    a7da:	5cd3      	ldrb	r3, [r2, r3]
	uint8_t i,RxBank=0xFF;
    a7dc:	22ff      	movs	r2, #255	; 0xff
					if (RxBuffer[i].PayloadLen == 0)
    a7de:	2b00      	cmp	r3, #0
    a7e0:	d043      	beq.n	a86a <radioCallback+0xd2>
				RxBuffer[RxBank].PayloadLen = callbackRx->RX.bufferLength;
    a7e2:	0016      	movs	r6, r2
    a7e4:	7a2c      	ldrb	r4, [r5, #8]
    a7e6:	0213      	lsls	r3, r2, #8
    a7e8:	189a      	adds	r2, r3, r2
    a7ea:	4b2f      	ldr	r3, [pc, #188]	; (a8a8 <radioCallback+0x110>)
    a7ec:	54d4      	strb	r4, [r2, r3]
				if (RxBuffer[RxBank].PayloadLen < (RX_PACKET_SIZE - 4))			
    a7ee:	2cfa      	cmp	r4, #250	; 0xfa
    a7f0:	d80d      	bhi.n	a80e <radioCallback+0x76>
    a7f2:	2300      	movs	r3, #0
						RxBuffer[RxBank].Payload[i] = callbackRx->RX.buffer[i];
    a7f4:	0232      	lsls	r2, r6, #8
    a7f6:	1992      	adds	r2, r2, r6
    a7f8:	482b      	ldr	r0, [pc, #172]	; (a8a8 <radioCallback+0x110>)
    a7fa:	1880      	adds	r0, r0, r2
    a7fc:	686a      	ldr	r2, [r5, #4]
    a7fe:	5cd1      	ldrb	r1, [r2, r3]
    a800:	18c2      	adds	r2, r0, r3
    a802:	7091      	strb	r1, [r2, #2]
					for (i = 0; i <= callbackRx->RX.bufferLength; i++)
    a804:	3301      	adds	r3, #1
    a806:	b2db      	uxtb	r3, r3
    a808:	7a2a      	ldrb	r2, [r5, #8]
    a80a:	429a      	cmp	r2, r3
    a80c:	d2f6      	bcs.n	a7fc <radioCallback+0x64>
				RxBuffer[RxBank].PayloadLen +=4;
    a80e:	4b26      	ldr	r3, [pc, #152]	; (a8a8 <radioCallback+0x110>)
    a810:	0232      	lsls	r2, r6, #8
    a812:	1992      	adds	r2, r2, r6
    a814:	3404      	adds	r4, #4
    a816:	54d4      	strb	r4, [r2, r3]
				rssi_readVal = radioConfiguration.packetRSSI;
    a818:	2156      	movs	r1, #86	; 0x56
    a81a:	4826      	ldr	r0, [pc, #152]	; (a8b4 <radioCallback+0x11c>)
    a81c:	5e41      	ldrsh	r1, [r0, r1]
    a81e:	4668      	mov	r0, sp
    a820:	8041      	strh	r1, [r0, #2]
				RxBuffer[RxBank].radioRSSI = rssi_readVal;						
    a822:	189b      	adds	r3, r3, r2
    a824:	7059      	strb	r1, [r3, #1]
				if(RxBuffer[RxBank].Payload[0] & 0x20)
    a826:	789b      	ldrb	r3, [r3, #2]
    a828:	069b      	lsls	r3, r3, #26
    a82a:	d524      	bpl.n	a876 <radioCallback+0xde>
					RadioReceiveParam.action = RECEIVE_STOP;					
    a82c:	a801      	add	r0, sp, #4
    a82e:	2301      	movs	r3, #1
    a830:	7003      	strb	r3, [r0, #0]
					RadioReceiveParam.rxWindowSize = 0;
    a832:	2300      	movs	r3, #0
    a834:	8043      	strh	r3, [r0, #2]
					RADIO_Receive(&RadioReceiveParam);
    a836:	4b20      	ldr	r3, [pc, #128]	; (a8b8 <radioCallback+0x120>)
    a838:	4798      	blx	r3
    a83a:	e00f      	b.n	a85c <radioCallback+0xc4>
			if((!AckReqData)||(callbackRx->status != ERR_NONE))
    a83c:	4b1f      	ldr	r3, [pc, #124]	; (a8bc <radioCallback+0x124>)
    a83e:	781b      	ldrb	r3, [r3, #0]
    a840:	2b00      	cmp	r3, #0
    a842:	d002      	beq.n	a84a <radioCallback+0xb2>
    a844:	782b      	ldrb	r3, [r5, #0]
    a846:	2b00      	cmp	r3, #0
    a848:	d00a      	beq.n	a860 <radioCallback+0xc8>
				PHY_DataConf(callbackRx->status); // Need to convert LoRa status to MiWi status
    a84a:	7828      	ldrb	r0, [r5, #0]
    a84c:	4b1c      	ldr	r3, [pc, #112]	; (a8c0 <radioCallback+0x128>)
    a84e:	4798      	blx	r3
			RadioReceiveParam.action = RECEIVE_START;
    a850:	a801      	add	r0, sp, #4
    a852:	2300      	movs	r3, #0
    a854:	7003      	strb	r3, [r0, #0]
			RadioReceiveParam.rxWindowSize = 0;
    a856:	8043      	strh	r3, [r0, #2]
			RADIO_Receive(&RadioReceiveParam);
    a858:	4b17      	ldr	r3, [pc, #92]	; (a8b8 <radioCallback+0x120>)
    a85a:	4798      	blx	r3
}
    a85c:	b002      	add	sp, #8
    a85e:	bd70      	pop	{r4, r5, r6, pc}
				DataTxAckTimer.Val = MiWi_TickGet();
    a860:	4b18      	ldr	r3, [pc, #96]	; (a8c4 <radioCallback+0x12c>)
    a862:	4798      	blx	r3
    a864:	4b18      	ldr	r3, [pc, #96]	; (a8c8 <radioCallback+0x130>)
    a866:	6018      	str	r0, [r3, #0]
    a868:	e7f2      	b.n	a850 <radioCallback+0xb8>
				for (i = 0; i < BANK_SIZE; i++)
    a86a:	3afc      	subs	r2, #252	; 0xfc
    a86c:	e7b9      	b.n	a7e2 <radioCallback+0x4a>
    a86e:	2201      	movs	r2, #1
    a870:	e7b7      	b.n	a7e2 <radioCallback+0x4a>
    a872:	2202      	movs	r2, #2
    a874:	e7b5      	b.n	a7e2 <radioCallback+0x4a>
					RadioReceiveParam.action = RECEIVE_START;
    a876:	a801      	add	r0, sp, #4
    a878:	2300      	movs	r3, #0
    a87a:	7003      	strb	r3, [r0, #0]
					RadioReceiveParam.rxWindowSize = 0;
    a87c:	8043      	strh	r3, [r0, #2]
					RADIO_Receive(&RadioReceiveParam);	
    a87e:	4b0e      	ldr	r3, [pc, #56]	; (a8b8 <radioCallback+0x120>)
    a880:	4798      	blx	r3
    a882:	e7eb      	b.n	a85c <radioCallback+0xc4>
				RadioReceiveParam.action = RECEIVE_START;
    a884:	ac01      	add	r4, sp, #4
    a886:	2300      	movs	r3, #0
    a888:	7023      	strb	r3, [r4, #0]
				RadioReceiveParam.rxWindowSize = 0;
    a88a:	8063      	strh	r3, [r4, #2]
				PHY_DataConf(FAILURE);											
    a88c:	2001      	movs	r0, #1
    a88e:	4b0c      	ldr	r3, [pc, #48]	; (a8c0 <radioCallback+0x128>)
    a890:	4798      	blx	r3
				RADIO_Receive(&RadioReceiveParam);
    a892:	0020      	movs	r0, r4
    a894:	4b08      	ldr	r3, [pc, #32]	; (a8b8 <radioCallback+0x120>)
    a896:	4798      	blx	r3
}
    a898:	e7e0      	b.n	a85c <radioCallback+0xc4>
    a89a:	46c0      	nop			; (mov r8, r8)
    a89c:	2000224f 	.word	0x2000224f
    a8a0:	0000d8f5 	.word	0x0000d8f5
    a8a4:	00018a30 	.word	0x00018a30
    a8a8:	20002258 	.word	0x20002258
    a8ac:	00000202 	.word	0x00000202
    a8b0:	00000303 	.word	0x00000303
    a8b4:	20002d78 	.word	0x20002d78
    a8b8:	0000f5a1 	.word	0x0000f5a1
    a8bc:	2000028b 	.word	0x2000028b
    a8c0:	00009ea5 	.word	0x00009ea5
    a8c4:	0000bf5d 	.word	0x0000bf5d
    a8c8:	20002964 	.word	0x20002964

0000a8cc <PHY_Init>:
{
    a8cc:	b510      	push	{r4, lr}
    HAL_RadioInit();
    a8ce:	4b06      	ldr	r3, [pc, #24]	; (a8e8 <PHY_Init+0x1c>)
    a8d0:	4798      	blx	r3
    AESInit();	
    a8d2:	4b06      	ldr	r3, [pc, #24]	; (a8ec <PHY_Init+0x20>)
    a8d4:	4798      	blx	r3
	RADIO_Init();
    a8d6:	4b06      	ldr	r3, [pc, #24]	; (a8f0 <PHY_Init+0x24>)
    a8d8:	4798      	blx	r3
	RADIO_SetAttr(RADIO_CALLBACK, (void *)&radioCallback);
    a8da:	4906      	ldr	r1, [pc, #24]	; (a8f4 <PHY_Init+0x28>)
    a8dc:	201a      	movs	r0, #26
    a8de:	4b06      	ldr	r3, [pc, #24]	; (a8f8 <PHY_Init+0x2c>)
    a8e0:	4798      	blx	r3
   RADIO_InitDefaultAttributes();				
    a8e2:	4b06      	ldr	r3, [pc, #24]	; (a8fc <PHY_Init+0x30>)
    a8e4:	4798      	blx	r3
}
    a8e6:	bd10      	pop	{r4, pc}
    a8e8:	0000c311 	.word	0x0000c311
    a8ec:	0000cdb9 	.word	0x0000cdb9
    a8f0:	0000e591 	.word	0x0000e591
    a8f4:	0000a799 	.word	0x0000a799
    a8f8:	0000e395 	.word	0x0000e395
    a8fc:	0000f3ad 	.word	0x0000f3ad

0000a900 <PHY_SetRxState>:
{
    a900:	b510      	push	{r4, lr}

/*************************************************************************//**
*****************************************************************************/
static void phySetRxState(void)
{
	RADIO_RxHandler();
    a902:	4b01      	ldr	r3, [pc, #4]	; (a908 <PHY_SetRxState+0x8>)
    a904:	4798      	blx	r3
}
    a906:	bd10      	pop	{r4, pc}
    a908:	0000f295 	.word	0x0000f295

0000a90c <PHY_SetPanId>:
{
    a90c:	b082      	sub	sp, #8
	DevPanId[0]=d[0];
    a90e:	b2c2      	uxtb	r2, r0
    a910:	4b02      	ldr	r3, [pc, #8]	; (a91c <PHY_SetPanId+0x10>)
    a912:	701a      	strb	r2, [r3, #0]
	DevPanId[1]=d[1];
    a914:	0a00      	lsrs	r0, r0, #8
    a916:	7058      	strb	r0, [r3, #1]
}
    a918:	b002      	add	sp, #8
    a91a:	4770      	bx	lr
    a91c:	2000265c 	.word	0x2000265c

0000a920 <PHY_SetShortAddr>:
{
    a920:	b082      	sub	sp, #8
	DevShortAddress[0]=d[0];
    a922:	b2c2      	uxtb	r2, r0
    a924:	4b02      	ldr	r3, [pc, #8]	; (a930 <PHY_SetShortAddr+0x10>)
    a926:	701a      	strb	r2, [r3, #0]
	DevShortAddress[1]=d[1];
    a928:	0a00      	lsrs	r0, r0, #8
    a92a:	7058      	strb	r0, [r3, #1]
}
    a92c:	b002      	add	sp, #8
    a92e:	4770      	bx	lr
    a930:	20002660 	.word	0x20002660

0000a934 <PHY_SetTxPower>:
{
    a934:	b500      	push	{lr}
    a936:	b083      	sub	sp, #12
	reg = txPower;
    a938:	466b      	mov	r3, sp
    a93a:	71d8      	strb	r0, [r3, #7]
	if(reg > 15)
    a93c:	280f      	cmp	r0, #15
    a93e:	d813      	bhi.n	a968 <PHY_SetTxPower+0x34>
		PaBoost = DISABLED;
    a940:	466b      	mov	r3, sp
    a942:	1d99      	adds	r1, r3, #6
    a944:	2300      	movs	r3, #0
    a946:	700b      	strb	r3, [r1, #0]
		RADIO_SetAttr(PABOOST, (void *)&PaBoost);
    a948:	2008      	movs	r0, #8
    a94a:	4b0b      	ldr	r3, [pc, #44]	; (a978 <PHY_SetTxPower+0x44>)
    a94c:	4798      	blx	r3
		reg &= 0x0F ;
    a94e:	466b      	mov	r3, sp
    a950:	1dda      	adds	r2, r3, #7
    a952:	79d9      	ldrb	r1, [r3, #7]
    a954:	230f      	movs	r3, #15
    a956:	400b      	ands	r3, r1
    a958:	7013      	strb	r3, [r2, #0]
	RADIO_SetAttr(OUTPUT_POWER, &reg);
    a95a:	466b      	mov	r3, sp
    a95c:	1dd9      	adds	r1, r3, #7
    a95e:	2004      	movs	r0, #4
    a960:	4b05      	ldr	r3, [pc, #20]	; (a978 <PHY_SetTxPower+0x44>)
    a962:	4798      	blx	r3
}
    a964:	b003      	add	sp, #12
    a966:	bd00      	pop	{pc}
		PaBoost = ENABLED;
    a968:	466b      	mov	r3, sp
    a96a:	1d99      	adds	r1, r3, #6
    a96c:	2301      	movs	r3, #1
    a96e:	700b      	strb	r3, [r1, #0]
		RADIO_SetAttr(PABOOST, (void *)&PaBoost);
    a970:	2008      	movs	r0, #8
    a972:	4b01      	ldr	r3, [pc, #4]	; (a978 <PHY_SetTxPower+0x44>)
    a974:	4798      	blx	r3
    a976:	e7f0      	b.n	a95a <PHY_SetTxPower+0x26>
    a978:	0000e395 	.word	0x0000e395

0000a97c <PHY_GetAttribute>:
{
    a97c:	b510      	push	{r4, lr}
	switch(RadioAttr)
    a97e:	2807      	cmp	r0, #7
    a980:	d003      	beq.n	a98a <PHY_GetAttribute+0xe>
    a982:	2816      	cmp	r0, #22
    a984:	d001      	beq.n	a98a <PHY_GetAttribute+0xe>
			Status = ERR_INVALID_REQ;
    a986:	2003      	movs	r0, #3
}
    a988:	bd10      	pop	{r4, pc}
			Status = RADIO_GetAttr(RadioAttr,AttrVal);
    a98a:	4b01      	ldr	r3, [pc, #4]	; (a990 <PHY_GetAttribute+0x14>)
    a98c:	4798      	blx	r3
			break;
    a98e:	e7fb      	b.n	a988 <PHY_GetAttribute+0xc>
    a990:	0000e2a5 	.word	0x0000e2a5

0000a994 <PHY_Wakeup>:
{
    a994:	b510      	push	{r4, lr}
	if (PHY_STATE_SLEEP == phyState)
    a996:	4b0c      	ldr	r3, [pc, #48]	; (a9c8 <PHY_Wakeup+0x34>)
    a998:	781b      	ldrb	r3, [r3, #0]
    a99a:	2b02      	cmp	r3, #2
    a99c:	d000      	beq.n	a9a0 <PHY_Wakeup+0xc>
}
    a99e:	bd10      	pop	{r4, pc}
		HAL_TCXOPowerOn();
    a9a0:	4b0a      	ldr	r3, [pc, #40]	; (a9cc <PHY_Wakeup+0x38>)
    a9a2:	4798      	blx	r3
		HAL_RadioInit();
    a9a4:	4b0a      	ldr	r3, [pc, #40]	; (a9d0 <PHY_Wakeup+0x3c>)
    a9a6:	4798      	blx	r3
		RADIO_Reset();
    a9a8:	4b0a      	ldr	r3, [pc, #40]	; (a9d4 <PHY_Wakeup+0x40>)
    a9aa:	4798      	blx	r3
		Radio_WriteMode(MODE_STANDBY, radioConfiguration.modulation, 0);
    a9ac:	2334      	movs	r3, #52	; 0x34
    a9ae:	4a0a      	ldr	r2, [pc, #40]	; (a9d8 <PHY_Wakeup+0x44>)
    a9b0:	5cd1      	ldrb	r1, [r2, r3]
    a9b2:	2200      	movs	r2, #0
    a9b4:	2001      	movs	r0, #1
    a9b6:	4b09      	ldr	r3, [pc, #36]	; (a9dc <PHY_Wakeup+0x48>)
    a9b8:	4798      	blx	r3
	RADIO_RxHandler();
    a9ba:	4b09      	ldr	r3, [pc, #36]	; (a9e0 <PHY_Wakeup+0x4c>)
    a9bc:	4798      	blx	r3
	 	phyState = PHY_STATE_IDLE;
    a9be:	2201      	movs	r2, #1
    a9c0:	4b01      	ldr	r3, [pc, #4]	; (a9c8 <PHY_Wakeup+0x34>)
    a9c2:	701a      	strb	r2, [r3, #0]
}
    a9c4:	e7eb      	b.n	a99e <PHY_Wakeup+0xa>
    a9c6:	46c0      	nop			; (mov r8, r8)
    a9c8:	2000029d 	.word	0x2000029d
    a9cc:	0000c651 	.word	0x0000c651
    a9d0:	0000c311 	.word	0x0000c311
    a9d4:	0000c4c9 	.word	0x0000c4c9
    a9d8:	20002d78 	.word	0x20002d78
    a9dc:	0000d731 	.word	0x0000d731
    a9e0:	0000f295 	.word	0x0000f295

0000a9e4 <PHY_SetChannel>:
{
    a9e4:	b510      	push	{r4, lr}
	phyChannel = channel;
    a9e6:	4b06      	ldr	r3, [pc, #24]	; (aa00 <PHY_SetChannel+0x1c>)
    a9e8:	7018      	strb	r0, [r3, #0]
	if (PHY_STATE_SLEEP == phyState)
    a9ea:	4b06      	ldr	r3, [pc, #24]	; (aa04 <PHY_SetChannel+0x20>)
    a9ec:	781b      	ldrb	r3, [r3, #0]
    a9ee:	2b02      	cmp	r3, #2
    a9f0:	d002      	beq.n	a9f8 <PHY_SetChannel+0x14>
	phySetChannel();
    a9f2:	4b05      	ldr	r3, [pc, #20]	; (aa08 <PHY_SetChannel+0x24>)
    a9f4:	4798      	blx	r3
}
    a9f6:	bd10      	pop	{r4, pc}
		PHY_Wakeup();
    a9f8:	4b04      	ldr	r3, [pc, #16]	; (aa0c <PHY_SetChannel+0x28>)
    a9fa:	4798      	blx	r3
    a9fc:	e7f9      	b.n	a9f2 <PHY_SetChannel+0xe>
    a9fe:	46c0      	nop			; (mov r8, r8)
    aa00:	2000029c 	.word	0x2000029c
    aa04:	2000029d 	.word	0x2000029d
    aa08:	0000a661 	.word	0x0000a661
    aa0c:	0000a995 	.word	0x0000a995

0000aa10 <PHY_DataReq>:
{
    aa10:	b500      	push	{lr}
    aa12:	b085      	sub	sp, #20
		RadioTransmitParam.bufferLen = data[0];
    aa14:	7803      	ldrb	r3, [r0, #0]
    aa16:	aa02      	add	r2, sp, #8
    aa18:	7013      	strb	r3, [r2, #0]
		for (count = 0; count < data[0]; count++)
    aa1a:	2b00      	cmp	r3, #0
    aa1c:	d009      	beq.n	aa32 <PHY_DataReq+0x22>
    aa1e:	2300      	movs	r3, #0
			DataRequestBuffer[count] = data[1+count];
    aa20:	4912      	ldr	r1, [pc, #72]	; (aa6c <PHY_DataReq+0x5c>)
    aa22:	18c2      	adds	r2, r0, r3
    aa24:	7852      	ldrb	r2, [r2, #1]
    aa26:	54ca      	strb	r2, [r1, r3]
		for (count = 0; count < data[0]; count++)
    aa28:	3301      	adds	r3, #1
    aa2a:	b2db      	uxtb	r3, r3
    aa2c:	7802      	ldrb	r2, [r0, #0]
    aa2e:	429a      	cmp	r2, r3
    aa30:	d8f7      	bhi.n	aa22 <PHY_DataReq+0x12>
		RadioTransmitParam.bufferPtr = (uint8_t *)&DataRequestBuffer;
    aa32:	4b0e      	ldr	r3, [pc, #56]	; (aa6c <PHY_DataReq+0x5c>)
    aa34:	9303      	str	r3, [sp, #12]
		RadioSetState(RADIO_STATE_IDLE);
    aa36:	2001      	movs	r0, #1
    aa38:	4b0d      	ldr	r3, [pc, #52]	; (aa70 <PHY_DataReq+0x60>)
    aa3a:	4798      	blx	r3
		phySetChannel();
    aa3c:	4b0d      	ldr	r3, [pc, #52]	; (aa74 <PHY_DataReq+0x64>)
    aa3e:	4798      	blx	r3
		localRadioLBTParams.lbtScanPeriod = 5 ;
    aa40:	2305      	movs	r3, #5
    aa42:	466a      	mov	r2, sp
    aa44:	8013      	strh	r3, [r2, #0]
		localRadioLBTParams.lbtThreshold = -90 ;
    aa46:	3b5f      	subs	r3, #95	; 0x5f
    aa48:	8053      	strh	r3, [r2, #2]
		localRadioLBTParams.lbtNumOfSamples = 5;
    aa4a:	2305      	movs	r3, #5
    aa4c:	7113      	strb	r3, [r2, #4]
		localRadioLBTParams.lbtTransmitOn = 0;
    aa4e:	2300      	movs	r3, #0
    aa50:	7153      	strb	r3, [r2, #5]
		status = RADIO_SetAttr(RADIO_LBT_PARAMS, &localRadioLBTParams);
    aa52:	4669      	mov	r1, sp
    aa54:	201d      	movs	r0, #29
    aa56:	4b08      	ldr	r3, [pc, #32]	; (aa78 <PHY_DataReq+0x68>)
    aa58:	4798      	blx	r3
		status = RADIO_Transmit (&RadioTransmitParam);
    aa5a:	a802      	add	r0, sp, #8
    aa5c:	4b07      	ldr	r3, [pc, #28]	; (aa7c <PHY_DataReq+0x6c>)
    aa5e:	4798      	blx	r3
		return (!status);							
    aa60:	4243      	negs	r3, r0
    aa62:	4158      	adcs	r0, r3
    aa64:	b2c0      	uxtb	r0, r0
}
    aa66:	b005      	add	sp, #20
    aa68:	bd00      	pop	{pc}
    aa6a:	46c0      	nop			; (mov r8, r8)
    aa6c:	20002150 	.word	0x20002150
    aa70:	0000ec9d 	.word	0x0000ec9d
    aa74:	0000a661 	.word	0x0000a661
    aa78:	0000e395 	.word	0x0000e395
    aa7c:	0000ecc5 	.word	0x0000ecc5

0000aa80 <PHY_RandomReq>:
{
    aa80:	b510      	push	{r4, lr}
	rnd = RADIO_ReadRandom();
    aa82:	4b03      	ldr	r3, [pc, #12]	; (aa90 <PHY_RandomReq+0x10>)
    aa84:	4798      	blx	r3
    aa86:	0004      	movs	r4, r0
	RADIO_RxHandler();
    aa88:	4b02      	ldr	r3, [pc, #8]	; (aa94 <PHY_RandomReq+0x14>)
    aa8a:	4798      	blx	r3
}
    aa8c:	0020      	movs	r0, r4
    aa8e:	bd10      	pop	{r4, pc}
    aa90:	0000d865 	.word	0x0000d865
    aa94:	0000f295 	.word	0x0000f295

0000aa98 <PHY_EncryptReq>:
{	
    aa98:	b510      	push	{r4, lr}
	AESEncode(text,key);
    aa9a:	4b01      	ldr	r3, [pc, #4]	; (aaa0 <PHY_EncryptReq+0x8>)
    aa9c:	4798      	blx	r3
}
    aa9e:	bd10      	pop	{r4, pc}
    aaa0:	0000ccdd 	.word	0x0000ccdd

0000aaa4 <PHY_SetIEEEAddr>:
}

/*************************************************************************//**
*****************************************************************************/
void PHY_SetIEEEAddr(uint8_t *ieee_addr)
{
    aaa4:	2300      	movs	r3, #0
	uint8_t *ptr_to_reg = ieee_addr;

	for (uint8_t i = 0; i < 8; i++)
	{
		DevIEEEaddr[i] = ptr_to_reg[i];
    aaa6:	4903      	ldr	r1, [pc, #12]	; (aab4 <PHY_SetIEEEAddr+0x10>)
    aaa8:	5cc2      	ldrb	r2, [r0, r3]
    aaaa:	54ca      	strb	r2, [r1, r3]
    aaac:	3301      	adds	r3, #1
	for (uint8_t i = 0; i < 8; i++)
    aaae:	2b08      	cmp	r3, #8
    aab0:	d1fa      	bne.n	aaa8 <PHY_SetIEEEAddr+0x4>
	}
}
    aab2:	4770      	bx	lr
    aab4:	20002250 	.word	0x20002250

0000aab8 <PHY_TaskHandler>:
    if (PHY_STATE_SLEEP == phyState)
    {
        return;
    }
	// Handled in DIO interrupts 
}
    aab8:	4770      	bx	lr
    aaba:	Address 0x0000aaba is out of bounds.


0000aabc <CommandConfCallback>:

bool CheckForData(void);

/************************ FUNCTIONS ********************************/
void CommandConfCallback(uint8_t msgConfHandle, miwi_status_t status, uint8_t* msgPointer)
{
    aabc:	b510      	push	{r4, lr}
	#if defined (ENABLE_CONSOLE)
		//printf("\r\n  Command Conf : Handle %d & Status %02X  ",msgConfHandle , status );
	#endif
    MiMem_Free(msgPointer);
    aabe:	0010      	movs	r0, r2
    aac0:	4b01      	ldr	r3, [pc, #4]	; (aac8 <CommandConfCallback+0xc>)
    aac2:	4798      	blx	r3
}
    aac4:	bd10      	pop	{r4, pc}
    aac6:	46c0      	nop			; (mov r8, r8)
    aac8:	0000bdd9 	.word	0x0000bdd9

0000aacc <Total_Connections>:
{
    aacc:	2200      	movs	r2, #0
    uint8_t count=0 , i;
    aace:	2000      	movs	r0, #0
        if (ConnectionTable[i].status.bits.isValid)
    aad0:	4907      	ldr	r1, [pc, #28]	; (aaf0 <Total_Connections+0x24>)
    aad2:	e002      	b.n	aada <Total_Connections+0xe>
    aad4:	3201      	adds	r2, #1
    for (i=0;i<CONNECTION_SIZE;i++)
    aad6:	2a05      	cmp	r2, #5
    aad8:	d009      	beq.n	aaee <Total_Connections+0x22>
        if (ConnectionTable[i].status.bits.isValid)
    aada:	0093      	lsls	r3, r2, #2
    aadc:	189b      	adds	r3, r3, r2
    aade:	005b      	lsls	r3, r3, #1
    aae0:	18cb      	adds	r3, r1, r3
    aae2:	7a1b      	ldrb	r3, [r3, #8]
    aae4:	09db      	lsrs	r3, r3, #7
    aae6:	d0f5      	beq.n	aad4 <Total_Connections+0x8>
            count++;
    aae8:	3001      	adds	r0, #1
    aaea:	b2c0      	uxtb	r0, r0
    aaec:	e7f2      	b.n	aad4 <Total_Connections+0x8>
}
    aaee:	4770      	bx	lr
    aaf0:	20002668 	.word	0x20002668

0000aaf4 <IndirectPacket>:
							INPUT uint8_t* msgPtr,
							INPUT uint8_t msghandle,
							INPUT bool ackReq,
                            DataConf_callback_t ConfCallback)
    #endif                            
    { 
    aaf4:	b5f0      	push	{r4, r5, r6, r7, lr}
    aaf6:	46de      	mov	lr, fp
    aaf8:	4657      	mov	r7, sl
    aafa:	464e      	mov	r6, r9
    aafc:	4645      	mov	r5, r8
    aafe:	b5e0      	push	{r5, r6, r7, lr}
    ab00:	b083      	sub	sp, #12
    ab02:	466c      	mov	r4, sp
    ab04:	8061      	strh	r1, [r4, #2]
    ab06:	ac0c      	add	r4, sp, #48	; 0x30
    ab08:	7827      	ldrb	r7, [r4, #0]
    ab0a:	ac0d      	add	r4, sp, #52	; 0x34
    ab0c:	7826      	ldrb	r6, [r4, #0]
    ab0e:	ac0f      	add	r4, sp, #60	; 0x3c
    ab10:	7825      	ldrb	r5, [r4, #0]
    ab12:	ac10      	add	r4, sp, #64	; 0x40
    ab14:	7821      	ldrb	r1, [r4, #0]
    ab16:	4688      	mov	r8, r1
        uint8_t i;
        
        #ifndef ENABLE_BROADCAST
            if( Broadcast )
    ab18:	2800      	cmp	r0, #0
    ab1a:	d000      	beq.n	ab1e <IndirectPacket+0x2a>
    ab1c:	e07e      	b.n	ac1c <IndirectPacket+0x128>

        // loop through the available indirect message buffer and locate
        // the empty message slot
        for(i = 0; i < INDIRECT_MESSAGE_SIZE; i++)
        {
            if( indirectMessages[i].flags.bits.isValid == 0 )
    ab1e:	4c40      	ldr	r4, [pc, #256]	; (ac20 <IndirectPacket+0x12c>)
    ab20:	7ba4      	ldrb	r4, [r4, #14]
    ab22:	07e1      	lsls	r1, r4, #31
    ab24:	d400      	bmi.n	ab28 <IndirectPacket+0x34>
    ab26:	e077      	b.n	ac18 <IndirectPacket+0x124>
    ab28:	2491      	movs	r4, #145	; 0x91
    ab2a:	0064      	lsls	r4, r4, #1
    ab2c:	493c      	ldr	r1, [pc, #240]	; (ac20 <IndirectPacket+0x12c>)
    ab2e:	5d0c      	ldrb	r4, [r1, r4]
    ab30:	07e1      	lsls	r1, r4, #31
    ab32:	d506      	bpl.n	ab42 <IndirectPacket+0x4e>
				indirectMessages[i].TickStart.Val = MiWi_TickGet();
                return true;
            }
        }
        return false;
    }
    ab34:	b003      	add	sp, #12
    ab36:	bc3c      	pop	{r2, r3, r4, r5}
    ab38:	4690      	mov	r8, r2
    ab3a:	4699      	mov	r9, r3
    ab3c:	46a2      	mov	sl, r4
    ab3e:	46ab      	mov	fp, r5
    ab40:	bdf0      	pop	{r4, r5, r6, r7, pc}
            if( indirectMessages[i].flags.bits.isValid == 0 )
    ab42:	2401      	movs	r4, #1
                indirectMessages[i].flags.bits.isValid          = true;
    ab44:	208a      	movs	r0, #138	; 0x8a
    ab46:	0040      	lsls	r0, r0, #1
    ab48:	4360      	muls	r0, r4
    ab4a:	4935      	ldr	r1, [pc, #212]	; (ac20 <IndirectPacket+0x12c>)
    ab4c:	468c      	mov	ip, r1
    ab4e:	4484      	add	ip, r0
    ab50:	2108      	movs	r1, #8
    ab52:	4461      	add	r1, ip
    ab54:	4689      	mov	r9, r1
    ab56:	7989      	ldrb	r1, [r1, #6]
    ab58:	2001      	movs	r0, #1
    ab5a:	4301      	orrs	r1, r0
    ab5c:	468a      	mov	sl, r1
                indirectMessages[i].flags.bits.isCommand        = isCommand;
    ab5e:	2001      	movs	r0, #1
    ab60:	4003      	ands	r3, r0
    ab62:	0099      	lsls	r1, r3, #2
    ab64:	9101      	str	r1, [sp, #4]
    ab66:	21fd      	movs	r1, #253	; 0xfd
    ab68:	468b      	mov	fp, r1
    ab6a:	4651      	mov	r1, sl
    ab6c:	465b      	mov	r3, fp
    ab6e:	4019      	ands	r1, r3
    ab70:	3bf9      	subs	r3, #249	; 0xf9
    ab72:	4399      	bics	r1, r3
                indirectMessages[i].flags.bits.isSecured        = SecurityEnabled;
    ab74:	4007      	ands	r7, r0
    ab76:	00ff      	lsls	r7, r7, #3
    ab78:	000b      	movs	r3, r1
    ab7a:	9901      	ldr	r1, [sp, #4]
    ab7c:	4319      	orrs	r1, r3
    ab7e:	000b      	movs	r3, r1
    ab80:	2108      	movs	r1, #8
    ab82:	438b      	bics	r3, r1
				indirectMessages[i].flags.bits.ackReq           = ackReq;
    ab84:	4641      	mov	r1, r8
    ab86:	4008      	ands	r0, r1
    ab88:	0101      	lsls	r1, r0, #4
    ab8a:	433b      	orrs	r3, r7
    ab8c:	0018      	movs	r0, r3
    ab8e:	2310      	movs	r3, #16
    ab90:	4398      	bics	r0, r3
    ab92:	4308      	orrs	r0, r1
    ab94:	464b      	mov	r3, r9
    ab96:	7198      	strb	r0, [r3, #6]
                    indirectMessages[i].DestPANID.Val           = DestinationPANID.Val;
    ab98:	4663      	mov	r3, ip
    ab9a:	4669      	mov	r1, sp
    ab9c:	8849      	ldrh	r1, [r1, #2]
    ab9e:	8099      	strh	r1, [r3, #4]
                if( DestinationAddress != NULL )
    aba0:	2a00      	cmp	r2, #0
    aba2:	d00d      	beq.n	abc0 <IndirectPacket+0xcc>
    aba4:	0013      	movs	r3, r2
    aba6:	218a      	movs	r1, #138	; 0x8a
    aba8:	0049      	lsls	r1, r1, #1
    abaa:	4361      	muls	r1, r4
    abac:	3106      	adds	r1, #6
    abae:	481c      	ldr	r0, [pc, #112]	; (ac20 <IndirectPacket+0x12c>)
    abb0:	1809      	adds	r1, r1, r0
    abb2:	3208      	adds	r2, #8
                        indirectMessages[i].DestAddress.DestLongAddress[j] = DestinationAddress[j];
    abb4:	7818      	ldrb	r0, [r3, #0]
    abb6:	7008      	strb	r0, [r1, #0]
    abb8:	3301      	adds	r3, #1
    abba:	3101      	adds	r1, #1
                    for(j = 0; j < MY_ADDRESS_LENGTH; j++)
    abbc:	4293      	cmp	r3, r2
    abbe:	d1f9      	bne.n	abb4 <IndirectPacket+0xc0>
                indirectMessages[i].PayLoadSize = msgLen;
    abc0:	228a      	movs	r2, #138	; 0x8a
    abc2:	0052      	lsls	r2, r2, #1
    abc4:	4362      	muls	r2, r4
    abc6:	4b16      	ldr	r3, [pc, #88]	; (ac20 <IndirectPacket+0x12c>)
    abc8:	189b      	adds	r3, r3, r2
    abca:	73de      	strb	r6, [r3, #15]
                for(j = 0; j < msgLen; j++)
    abcc:	2e00      	cmp	r6, #0
    abce:	d011      	beq.n	abf4 <IndirectPacket+0x100>
    abd0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    abd2:	228a      	movs	r2, #138	; 0x8a
    abd4:	0052      	lsls	r2, r2, #1
    abd6:	4362      	muls	r2, r4
    abd8:	3210      	adds	r2, #16
    abda:	4911      	ldr	r1, [pc, #68]	; (ac20 <IndirectPacket+0x12c>)
    abdc:	1852      	adds	r2, r2, r1
    abde:	3e01      	subs	r6, #1
    abe0:	b2f0      	uxtb	r0, r6
    abe2:	3001      	adds	r0, #1
    abe4:	469c      	mov	ip, r3
    abe6:	4460      	add	r0, ip
                    indirectMessages[i].PayLoad[j] = msgPtr[j];
    abe8:	7819      	ldrb	r1, [r3, #0]
    abea:	7011      	strb	r1, [r2, #0]
    abec:	3301      	adds	r3, #1
    abee:	3201      	adds	r2, #1
                for(j = 0; j < msgLen; j++)
    abf0:	4283      	cmp	r3, r0
    abf2:	d1f9      	bne.n	abe8 <IndirectPacket+0xf4>
                indirectMessages[i].indirectDataHandle = msghandle;
    abf4:	4e0a      	ldr	r6, [pc, #40]	; (ac20 <IndirectPacket+0x12c>)
    abf6:	238a      	movs	r3, #138	; 0x8a
    abf8:	005b      	lsls	r3, r3, #1
    abfa:	435c      	muls	r4, r3
    abfc:	1933      	adds	r3, r6, r4
    abfe:	001a      	movs	r2, r3
    ac00:	3210      	adds	r2, #16
    ac02:	32ff      	adds	r2, #255	; 0xff
    ac04:	7015      	strb	r5, [r2, #0]
				indirectMessages[i].indirectConfCallback = ConfCallback;
    ac06:	3311      	adds	r3, #17
    ac08:	33ff      	adds	r3, #255	; 0xff
    ac0a:	9a11      	ldr	r2, [sp, #68]	; 0x44
    ac0c:	601a      	str	r2, [r3, #0]
				indirectMessages[i].TickStart.Val = MiWi_TickGet();
    ac0e:	4b05      	ldr	r3, [pc, #20]	; (ac24 <IndirectPacket+0x130>)
    ac10:	4798      	blx	r3
    ac12:	51a0      	str	r0, [r4, r6]
                return true;
    ac14:	2001      	movs	r0, #1
    ac16:	e78d      	b.n	ab34 <IndirectPacket+0x40>
            if( indirectMessages[i].flags.bits.isValid == 0 )
    ac18:	2400      	movs	r4, #0
    ac1a:	e793      	b.n	ab44 <IndirectPacket+0x50>
                return false;
    ac1c:	2000      	movs	r0, #0
    ac1e:	e789      	b.n	ab34 <IndirectPacket+0x40>
    ac20:	200026e4 	.word	0x200026e4
    ac24:	0000bf5d 	.word	0x0000bf5d

0000ac28 <SendPacket>:
                    INPUT uint8_t* msgPtr,
                    INPUT uint8_t msghandle,
					INPUT bool ackReq,
                    INPUT DataConf_callback_t ConfCallback)
#endif                                        
{ 
    ac28:	b5f0      	push	{r4, r5, r6, r7, lr}
    ac2a:	46ce      	mov	lr, r9
    ac2c:	4647      	mov	r7, r8
    ac2e:	b580      	push	{r7, lr}
    ac30:	b08b      	sub	sp, #44	; 0x2c
    ac32:	0005      	movs	r5, r0
    ac34:	468c      	mov	ip, r1
    ac36:	9205      	str	r2, [sp, #20]
    ac38:	a812      	add	r0, sp, #72	; 0x48
    ac3a:	7800      	ldrb	r0, [r0, #0]
    ac3c:	ac13      	add	r4, sp, #76	; 0x4c
    ac3e:	7826      	ldrb	r6, [r4, #0]
    ac40:	ac15      	add	r4, sp, #84	; 0x54
    ac42:	7827      	ldrb	r7, [r4, #0]
    ac44:	ac16      	add	r4, sp, #88	; 0x58
    ac46:	7822      	ldrb	r2, [r4, #0]
    MAC_TRANS_PARAM tParam;
    bool status;

    tParam.flags.Val = 0;
    ac48:	2400      	movs	r4, #0
    ac4a:	46a0      	mov	r8, r4
    ac4c:	ac07      	add	r4, sp, #28
    ac4e:	4641      	mov	r1, r8
    ac50:	7021      	strb	r1, [r4, #0]
    //tParam.flags.bits.packetType = (isCommand) ? PACKET_TYPE_COMMAND : PACKET_TYPE_DATA;
	if(isCommand)
    ac52:	2b00      	cmp	r3, #0
    ac54:	d043      	beq.n	acde <SendPacket+0xb6>
		tParam.flags.bits.packetType = PACKET_TYPE_COMMAND;
    ac56:	0023      	movs	r3, r4
    ac58:	b2cc      	uxtb	r4, r1
    ac5a:	2103      	movs	r1, #3
    ac5c:	438c      	bics	r4, r1
    ac5e:	2101      	movs	r1, #1
    ac60:	4688      	mov	r8, r1
    ac62:	4641      	mov	r1, r8
    ac64:	430c      	orrs	r4, r1
    ac66:	701c      	strb	r4, [r3, #0]
	else
		tParam.flags.bits.packetType = PACKET_TYPE_DATA;
   // tParam.flags.bits.ackReq = (Broadcast) ? 0 : ackReq;
   if(Broadcast)
    ac68:	2d00      	cmp	r5, #0
    ac6a:	d13e      	bne.n	acea <SendPacket+0xc2>
   {
	tParam.flags.bits.ackReq = 0;
   }
   else
   {
	   tParam.flags.bits.ackReq = ackReq;
    ac6c:	ac07      	add	r4, sp, #28
    ac6e:	2301      	movs	r3, #1
    ac70:	4013      	ands	r3, r2
    ac72:	015a      	lsls	r2, r3, #5
    ac74:	7823      	ldrb	r3, [r4, #0]
    ac76:	2120      	movs	r1, #32
    ac78:	438b      	bics	r3, r1
    ac7a:	4313      	orrs	r3, r2
    ac7c:	7023      	strb	r3, [r4, #0]
   }
    tParam.flags.bits.broadcast = Broadcast;
    ac7e:	ac07      	add	r4, sp, #28
    ac80:	2201      	movs	r2, #1
    ac82:	0013      	movs	r3, r2
    ac84:	402b      	ands	r3, r5
    ac86:	009b      	lsls	r3, r3, #2
    ac88:	4698      	mov	r8, r3
    ac8a:	7823      	ldrb	r3, [r4, #0]
    ac8c:	2104      	movs	r1, #4
    ac8e:	438b      	bics	r3, r1
    tParam.flags.bits.secEn = SecurityEnabled;
    ac90:	4010      	ands	r0, r2
    ac92:	00c0      	lsls	r0, r0, #3
    ac94:	4641      	mov	r1, r8
    ac96:	430b      	orrs	r3, r1
    ac98:	2108      	movs	r1, #8
    ac9a:	438b      	bics	r3, r1
    #if defined(IEEE_802_15_4)
        tParam.altSrcAddr = 0;
    ac9c:	2100      	movs	r1, #0
    ac9e:	7261      	strb	r1, [r4, #9]
        tParam.altDestAddr = (Broadcast) ? true : false;
    aca0:	7225      	strb	r5, [r4, #8]
    #endif
    
    #if defined(INFER_DEST_ADDRESS)
        tParam.flags.bits.destPrsnt = 0;
    #else
        tParam.flags.bits.destPrsnt = (Broadcast) ? 0:1;
    aca2:	2101      	movs	r1, #1
    aca4:	4688      	mov	r8, r1
    aca6:	4641      	mov	r1, r8
    aca8:	404d      	eors	r5, r1
    acaa:	4015      	ands	r5, r2
    acac:	01ad      	lsls	r5, r5, #6
    acae:	4318      	orrs	r0, r3
    acb0:	2340      	movs	r3, #64	; 0x40
    acb2:	4398      	bics	r0, r3
        else
        {
            tParam.flags.bits.sourcePrsnt = 0;
        }
    #else
        tParam.flags.bits.sourcePrsnt = 1;
    acb4:	4328      	orrs	r0, r5
    acb6:	3bc0      	subs	r3, #192	; 0xc0
    acb8:	4318      	orrs	r0, r3
    acba:	7020      	strb	r0, [r4, #0]
    #endif
    
    tParam.DestAddress = DestinationAddress;

    #if defined(IEEE_802_15_4)
        tParam.DestPANID.Val = DestinationPANID.Val;
    acbc:	4663      	mov	r3, ip
    acbe:	8163      	strh	r3, [r4, #10]
    #endif

    status = MiMAC_SendPacket(tParam, msgPtr, msgLen, msghandle, ConfCallback);
    acc0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    acc2:	9302      	str	r3, [sp, #8]
    acc4:	9701      	str	r7, [sp, #4]
    acc6:	9600      	str	r6, [sp, #0]
    acc8:	9b14      	ldr	r3, [sp, #80]	; 0x50
    acca:	9807      	ldr	r0, [sp, #28]
    accc:	9905      	ldr	r1, [sp, #20]
    acce:	9a09      	ldr	r2, [sp, #36]	; 0x24
    acd0:	4c09      	ldr	r4, [pc, #36]	; (acf8 <SendPacket+0xd0>)
    acd2:	47a0      	blx	r4
    
    return status;
}
    acd4:	b00b      	add	sp, #44	; 0x2c
    acd6:	bc0c      	pop	{r2, r3}
    acd8:	4690      	mov	r8, r2
    acda:	4699      	mov	r9, r3
    acdc:	bdf0      	pop	{r4, r5, r6, r7, pc}
		tParam.flags.bits.packetType = PACKET_TYPE_DATA;
    acde:	ab07      	add	r3, sp, #28
    ace0:	781c      	ldrb	r4, [r3, #0]
    ace2:	2103      	movs	r1, #3
    ace4:	438c      	bics	r4, r1
    ace6:	701c      	strb	r4, [r3, #0]
    ace8:	e7be      	b.n	ac68 <SendPacket+0x40>
	tParam.flags.bits.ackReq = 0;
    acea:	ac07      	add	r4, sp, #28
    acec:	7823      	ldrb	r3, [r4, #0]
    acee:	2220      	movs	r2, #32
    acf0:	4393      	bics	r3, r2
    acf2:	7023      	strb	r3, [r4, #0]
    acf4:	e7c3      	b.n	ac7e <SendPacket+0x56>
    acf6:	46c0      	nop			; (mov r8, r8)
    acf8:	00009ae1 	.word	0x00009ae1

0000acfc <isSameAddress>:
 *
 * Side Effects:    
 *
 ********************************************************************/
bool    isSameAddress(INPUT uint8_t *Address1, INPUT uint8_t *Address2)
{
    acfc:	b510      	push	{r4, lr}
    uint8_t i;
    
    for(i = 0; i < MY_ADDRESS_LENGTH; i++)
    {
        if( Address1[i] != Address2[i] )
    acfe:	7802      	ldrb	r2, [r0, #0]
    ad00:	780b      	ldrb	r3, [r1, #0]
    ad02:	429a      	cmp	r2, r3
    ad04:	d109      	bne.n	ad1a <isSameAddress+0x1e>
    ad06:	2301      	movs	r3, #1
    ad08:	5cc4      	ldrb	r4, [r0, r3]
    ad0a:	5cca      	ldrb	r2, [r1, r3]
    ad0c:	4294      	cmp	r4, r2
    ad0e:	d106      	bne.n	ad1e <isSameAddress+0x22>
    ad10:	3301      	adds	r3, #1
    for(i = 0; i < MY_ADDRESS_LENGTH; i++)
    ad12:	2b08      	cmp	r3, #8
    ad14:	d1f8      	bne.n	ad08 <isSameAddress+0xc>
        {
            return false;
        }
    }
    return true;
    ad16:	2001      	movs	r0, #1
}
    ad18:	bd10      	pop	{r4, pc}
            return false;
    ad1a:	2000      	movs	r0, #0
    ad1c:	e7fc      	b.n	ad18 <isSameAddress+0x1c>
    ad1e:	2000      	movs	r0, #0
    ad20:	e7fa      	b.n	ad18 <isSameAddress+0x1c>
    ad22:	Address 0x0000ad22 is out of bounds.


0000ad24 <MiApp_SendData>:
   {
    ad24:	b5f0      	push	{r4, r5, r6, r7, lr}
    ad26:	46de      	mov	lr, fp
    ad28:	4657      	mov	r7, sl
    ad2a:	464e      	mov	r6, r9
    ad2c:	b5c0      	push	{r6, r7, lr}
    ad2e:	b088      	sub	sp, #32
    ad30:	9107      	str	r1, [sp, #28]
    ad32:	0017      	movs	r7, r2
    ad34:	4699      	mov	r9, r3
    ad36:	ab10      	add	r3, sp, #64	; 0x40
    ad38:	781b      	ldrb	r3, [r3, #0]
    ad3a:	469a      	mov	sl, r3
    ad3c:	ab11      	add	r3, sp, #68	; 0x44
    ad3e:	781b      	ldrb	r3, [r3, #0]
    ad40:	469b      	mov	fp, r3
		if(addr_len == 2 && (DestinationAddress16 == 0xFFFF))
    ad42:	2802      	cmp	r0, #2
    ad44:	d003      	beq.n	ad4e <MiApp_SendData+0x2a>
    ad46:	4d3e      	ldr	r5, [pc, #248]	; (ae40 <MiApp_SendData+0x11c>)
    ad48:	2400      	movs	r4, #0
            if( ConnectionTable[i].status.bits.isValid && (ConnectionTable[i].status.bits.RXOnWhenIdle == 0) &&
    ad4a:	002e      	movs	r6, r5
    ad4c:	e036      	b.n	adbc <MiApp_SendData+0x98>
		uint16_t DestinationAddress16 = ((addr[1] << 8) + addr[0]);	
    ad4e:	784a      	ldrb	r2, [r1, #1]
    ad50:	0212      	lsls	r2, r2, #8
    ad52:	780b      	ldrb	r3, [r1, #0]
    ad54:	189b      	adds	r3, r3, r2
		if(addr_len == 2 && (DestinationAddress16 == 0xFFFF))
    ad56:	b29b      	uxth	r3, r3
    ad58:	4a3a      	ldr	r2, [pc, #232]	; (ae44 <MiApp_SendData+0x120>)
    ad5a:	4293      	cmp	r3, r2
    ad5c:	d1f3      	bne.n	ad46 <MiApp_SendData+0x22>
    ad5e:	2100      	movs	r1, #0
				    if( ConnectionTable[i].status.bits.isValid && ConnectionTable[i].status.bits.RXOnWhenIdle == 0 )
    ad60:	4837      	ldr	r0, [pc, #220]	; (ae40 <MiApp_SendData+0x11c>)
    ad62:	0002      	movs	r2, r0
    ad64:	e002      	b.n	ad6c <MiApp_SendData+0x48>
    ad66:	3101      	adds	r1, #1
			    for(i = 0; i < CONNECTION_SIZE; i++)
    ad68:	2905      	cmp	r1, #5
    ad6a:	d021      	beq.n	adb0 <MiApp_SendData+0x8c>
				    if( ConnectionTable[i].status.bits.isValid && ConnectionTable[i].status.bits.RXOnWhenIdle == 0 )
    ad6c:	008b      	lsls	r3, r1, #2
    ad6e:	185b      	adds	r3, r3, r1
    ad70:	005b      	lsls	r3, r3, #1
    ad72:	18c3      	adds	r3, r0, r3
    ad74:	7a1b      	ldrb	r3, [r3, #8]
    ad76:	09db      	lsrs	r3, r3, #7
    ad78:	d0f5      	beq.n	ad66 <MiApp_SendData+0x42>
    ad7a:	008b      	lsls	r3, r1, #2
    ad7c:	185b      	adds	r3, r3, r1
    ad7e:	005b      	lsls	r3, r3, #1
    ad80:	18d3      	adds	r3, r2, r3
    ad82:	7a1b      	ldrb	r3, [r3, #8]
    ad84:	07db      	lsls	r3, r3, #31
    ad86:	d4ee      	bmi.n	ad66 <MiApp_SendData+0x42>
					    IndirectPacket(true, myPANID, NULL, false, true, msglen, msgpointer, msghandle, ackReq, ConfCallback);
    ad88:	4b2f      	ldr	r3, [pc, #188]	; (ae48 <MiApp_SendData+0x124>)
    ad8a:	8819      	ldrh	r1, [r3, #0]
    ad8c:	9b12      	ldr	r3, [sp, #72]	; 0x48
    ad8e:	9305      	str	r3, [sp, #20]
    ad90:	465b      	mov	r3, fp
    ad92:	9304      	str	r3, [sp, #16]
    ad94:	4653      	mov	r3, sl
    ad96:	9303      	str	r3, [sp, #12]
    ad98:	464b      	mov	r3, r9
    ad9a:	9302      	str	r3, [sp, #8]
    ad9c:	9701      	str	r7, [sp, #4]
    ad9e:	2301      	movs	r3, #1
    ada0:	9300      	str	r3, [sp, #0]
    ada2:	2300      	movs	r3, #0
    ada4:	2200      	movs	r2, #0
    ada6:	2001      	movs	r0, #1
    ada8:	4c28      	ldr	r4, [pc, #160]	; (ae4c <MiApp_SendData+0x128>)
    adaa:	47a0      	blx	r4
			broadcast = true;
    adac:	2001      	movs	r0, #1
					    break;
    adae:	e02f      	b.n	ae10 <MiApp_SendData+0xec>
			broadcast = true;
    adb0:	2001      	movs	r0, #1
    adb2:	e02d      	b.n	ae10 <MiApp_SendData+0xec>
    adb4:	3401      	adds	r4, #1
    adb6:	350a      	adds	r5, #10
        for(i = 0; i < CONNECTION_SIZE; i++)
    adb8:	2c05      	cmp	r4, #5
    adba:	d028      	beq.n	ae0e <MiApp_SendData+0xea>
            if( ConnectionTable[i].status.bits.isValid && (ConnectionTable[i].status.bits.RXOnWhenIdle == 0) &&
    adbc:	00a3      	lsls	r3, r4, #2
    adbe:	191b      	adds	r3, r3, r4
    adc0:	005b      	lsls	r3, r3, #1
    adc2:	18f3      	adds	r3, r6, r3
    adc4:	7a1b      	ldrb	r3, [r3, #8]
    adc6:	09db      	lsrs	r3, r3, #7
    adc8:	d0f4      	beq.n	adb4 <MiApp_SendData+0x90>
    adca:	00a3      	lsls	r3, r4, #2
    adcc:	191b      	adds	r3, r3, r4
    adce:	005b      	lsls	r3, r3, #1
    add0:	4a1b      	ldr	r2, [pc, #108]	; (ae40 <MiApp_SendData+0x11c>)
    add2:	4694      	mov	ip, r2
    add4:	4463      	add	r3, ip
    add6:	7a1b      	ldrb	r3, [r3, #8]
    add8:	07db      	lsls	r3, r3, #31
    adda:	d4eb      	bmi.n	adb4 <MiApp_SendData+0x90>
                isSameAddress(addr, ConnectionTable[i].Address) )
    addc:	0029      	movs	r1, r5
    adde:	9807      	ldr	r0, [sp, #28]
    ade0:	4b1b      	ldr	r3, [pc, #108]	; (ae50 <MiApp_SendData+0x12c>)
    ade2:	4798      	blx	r3
            if( ConnectionTable[i].status.bits.isValid && (ConnectionTable[i].status.bits.RXOnWhenIdle == 0) &&
    ade4:	2800      	cmp	r0, #0
    ade6:	d0e5      	beq.n	adb4 <MiApp_SendData+0x90>
                    return IndirectPacket(broadcast, myPANID, addr, false, true, msglen,
    ade8:	4b17      	ldr	r3, [pc, #92]	; (ae48 <MiApp_SendData+0x124>)
    adea:	8819      	ldrh	r1, [r3, #0]
    adec:	9b12      	ldr	r3, [sp, #72]	; 0x48
    adee:	9305      	str	r3, [sp, #20]
    adf0:	465b      	mov	r3, fp
    adf2:	9304      	str	r3, [sp, #16]
    adf4:	4653      	mov	r3, sl
    adf6:	9303      	str	r3, [sp, #12]
    adf8:	464b      	mov	r3, r9
    adfa:	9302      	str	r3, [sp, #8]
    adfc:	9701      	str	r7, [sp, #4]
    adfe:	2301      	movs	r3, #1
    ae00:	9300      	str	r3, [sp, #0]
    ae02:	2300      	movs	r3, #0
    ae04:	9a07      	ldr	r2, [sp, #28]
    ae06:	2000      	movs	r0, #0
    ae08:	4c10      	ldr	r4, [pc, #64]	; (ae4c <MiApp_SendData+0x128>)
    ae0a:	47a0      	blx	r4
    ae0c:	e011      	b.n	ae32 <MiApp_SendData+0x10e>
	    bool broadcast = false;
    ae0e:	2000      	movs	r0, #0
        return SendPacket(broadcast, myPANID, addr, false, true, msglen,
    ae10:	4b0d      	ldr	r3, [pc, #52]	; (ae48 <MiApp_SendData+0x124>)
    ae12:	8819      	ldrh	r1, [r3, #0]
    ae14:	9b12      	ldr	r3, [sp, #72]	; 0x48
    ae16:	9305      	str	r3, [sp, #20]
    ae18:	465b      	mov	r3, fp
    ae1a:	9304      	str	r3, [sp, #16]
    ae1c:	4653      	mov	r3, sl
    ae1e:	9303      	str	r3, [sp, #12]
    ae20:	464b      	mov	r3, r9
    ae22:	9302      	str	r3, [sp, #8]
    ae24:	9701      	str	r7, [sp, #4]
    ae26:	2301      	movs	r3, #1
    ae28:	9300      	str	r3, [sp, #0]
    ae2a:	2300      	movs	r3, #0
    ae2c:	9a07      	ldr	r2, [sp, #28]
    ae2e:	4c09      	ldr	r4, [pc, #36]	; (ae54 <MiApp_SendData+0x130>)
    ae30:	47a0      	blx	r4
}
    ae32:	b008      	add	sp, #32
    ae34:	bc1c      	pop	{r2, r3, r4}
    ae36:	4691      	mov	r9, r2
    ae38:	469a      	mov	sl, r3
    ae3a:	46a3      	mov	fp, r4
    ae3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ae3e:	46c0      	nop			; (mov r8, r8)
    ae40:	20002668 	.word	0x20002668
    ae44:	0000ffff 	.word	0x0000ffff
    ae48:	200026bc 	.word	0x200026bc
    ae4c:	0000aaf5 	.word	0x0000aaf5
    ae50:	0000acfd 	.word	0x0000acfd
    ae54:	0000ac29 	.word	0x0000ac29

0000ae58 <MiApp_Set>:


#endif

bool MiApp_Set(miwi_params_t id, uint8_t *value)
{
    ae58:	b570      	push	{r4, r5, r6, lr}
    ae5a:	000d      	movs	r5, r1
     break;

     default:
     break;
   }
    return false;
    ae5c:	2400      	movs	r4, #0
    switch(id)
    ae5e:	2800      	cmp	r0, #0
    ae60:	d001      	beq.n	ae66 <MiApp_Set+0xe>
}
    ae62:	0020      	movs	r0, r4
    ae64:	bd70      	pop	{r4, r5, r6, pc}
        if( MiMAC_Set(MAC_CHANNEL, value))
    ae66:	4b05      	ldr	r3, [pc, #20]	; (ae7c <MiApp_Set+0x24>)
    ae68:	4798      	blx	r3
    ae6a:	1e04      	subs	r4, r0, #0
    ae6c:	d0f9      	beq.n	ae62 <MiApp_Set+0xa>
          currentChannel = *value;
    ae6e:	782a      	ldrb	r2, [r5, #0]
    ae70:	4b03      	ldr	r3, [pc, #12]	; (ae80 <MiApp_Set+0x28>)
    ae72:	701a      	strb	r2, [r3, #0]
			  PDS_Store(PDS_CURRENT_CHANNEL_ID);
    ae74:	2003      	movs	r0, #3
    ae76:	4b03      	ldr	r3, [pc, #12]	; (ae84 <MiApp_Set+0x2c>)
    ae78:	4798      	blx	r3
          return true;
    ae7a:	e7f2      	b.n	ae62 <MiApp_Set+0xa>
    ae7c:	00009a0d 	.word	0x00009a0d
    ae80:	20000019 	.word	0x20000019
    ae84:	00009375 	.word	0x00009375

0000ae88 <MiApp_ProtocolInit>:
{
    ae88:	b570      	push	{r4, r5, r6, lr}
    ae8a:	b084      	sub	sp, #16
    P2PStatus.Val = 0;
    ae8c:	2200      	movs	r2, #0
    ae8e:	4b3c      	ldr	r3, [pc, #240]	; (af80 <MiApp_ProtocolInit+0xf8>)
    ae90:	701a      	strb	r2, [r3, #0]
    ae92:	4b3c      	ldr	r3, [pc, #240]	; (af84 <MiApp_ProtocolInit+0xfc>)
    ae94:	0019      	movs	r1, r3
    ae96:	3132      	adds	r1, #50	; 0x32
            ConnectionTable[i].status.Val = 0;
    ae98:	721a      	strb	r2, [r3, #8]
            ConnectionTable[i].Address[0] = 0x00;
    ae9a:	701a      	strb	r2, [r3, #0]
            ConnectionTable[i].Address[1] = 0x00;
    ae9c:	705a      	strb	r2, [r3, #1]
            ConnectionTable[i].Address[2] = 0x00;
    ae9e:	709a      	strb	r2, [r3, #2]
    aea0:	330a      	adds	r3, #10
        for(i = 0; i < CONNECTION_SIZE; i++)
    aea2:	428b      	cmp	r3, r1
    aea4:	d1f8      	bne.n	ae98 <MiApp_ProtocolInit+0x10>
            indirectMessages[i].flags.Val = 0;
    aea6:	4a38      	ldr	r2, [pc, #224]	; (af88 <MiApp_ProtocolInit+0x100>)
    aea8:	2300      	movs	r3, #0
    aeaa:	7393      	strb	r3, [r2, #14]
    aeac:	2191      	movs	r1, #145	; 0x91
    aeae:	0049      	lsls	r1, r1, #1
    aeb0:	5453      	strb	r3, [r2, r1]
            IncomingFrameCounter[i].Val = 0;
    aeb2:	4a36      	ldr	r2, [pc, #216]	; (af8c <MiApp_ProtocolInit+0x104>)
    aeb4:	6013      	str	r3, [r2, #0]
    aeb6:	6053      	str	r3, [r2, #4]
    aeb8:	6093      	str	r3, [r2, #8]
    aeba:	60d3      	str	r3, [r2, #12]
    aebc:	6113      	str	r3, [r2, #16]
			PDS_Restore(PDS_PANID_ID);
    aebe:	2002      	movs	r0, #2
    aec0:	4b33      	ldr	r3, [pc, #204]	; (af90 <MiApp_ProtocolInit+0x108>)
    aec2:	4798      	blx	r3
        if (myPANID.Val)
    aec4:	4b33      	ldr	r3, [pc, #204]	; (af94 <MiApp_ProtocolInit+0x10c>)
    aec6:	881b      	ldrh	r3, [r3, #0]
    aec8:	2b00      	cmp	r3, #0
    aeca:	d021      	beq.n	af10 <MiApp_ProtocolInit+0x88>
			PDS_Restore(PDS_CURRENT_CHANNEL_ID);
    aecc:	2003      	movs	r0, #3
    aece:	4b30      	ldr	r3, [pc, #192]	; (af90 <MiApp_ProtocolInit+0x108>)
    aed0:	4798      	blx	r3
            if( currentChannel >= 32 )
    aed2:	4b31      	ldr	r3, [pc, #196]	; (af98 <MiApp_ProtocolInit+0x110>)
    aed4:	781b      	ldrb	r3, [r3, #0]
    aed6:	2b1f      	cmp	r3, #31
    aed8:	d84f      	bhi.n	af7a <MiApp_ProtocolInit+0xf2>
			PDS_Restore(PDS_PANID_ID);
    aeda:	2002      	movs	r0, #2
    aedc:	4c2c      	ldr	r4, [pc, #176]	; (af90 <MiApp_ProtocolInit+0x108>)
    aede:	47a0      	blx	r4
			PDS_Restore(PDS_CONNECTION_MODE_ID);
    aee0:	2004      	movs	r0, #4
    aee2:	47a0      	blx	r4
			PDS_Restore(PDS_CONNECTION_TABLE_ID);
    aee4:	2005      	movs	r0, #5
    aee6:	47a0      	blx	r4
			PDS_Restore(PDS_EDC_ID);
    aee8:	2007      	movs	r0, #7
    aeea:	47a0      	blx	r4
                printf("\r\nPANID:");
    aeec:	482b      	ldr	r0, [pc, #172]	; (af9c <MiApp_ProtocolInit+0x114>)
    aeee:	4c2c      	ldr	r4, [pc, #176]	; (afa0 <MiApp_ProtocolInit+0x118>)
    aef0:	47a0      	blx	r4
                printf("%x",myPANID.v[1]);
    aef2:	4e28      	ldr	r6, [pc, #160]	; (af94 <MiApp_ProtocolInit+0x10c>)
    aef4:	7871      	ldrb	r1, [r6, #1]
    aef6:	4d2b      	ldr	r5, [pc, #172]	; (afa4 <MiApp_ProtocolInit+0x11c>)
    aef8:	0028      	movs	r0, r5
    aefa:	47a0      	blx	r4
                printf("%x",myPANID.v[0]);
    aefc:	7831      	ldrb	r1, [r6, #0]
    aefe:	0028      	movs	r0, r5
    af00:	47a0      	blx	r4
                printf(" Channel:");
    af02:	4829      	ldr	r0, [pc, #164]	; (afa8 <MiApp_ProtocolInit+0x120>)
    af04:	47a0      	blx	r4
                printf("%d",currentChannel);
    af06:	4b24      	ldr	r3, [pc, #144]	; (af98 <MiApp_ProtocolInit+0x110>)
    af08:	7819      	ldrb	r1, [r3, #0]
    af0a:	4828      	ldr	r0, [pc, #160]	; (afac <MiApp_ProtocolInit+0x124>)
    af0c:	47a0      	blx	r4
    af0e:	e00b      	b.n	af28 <MiApp_ProtocolInit+0xa0>
                myPANID.Val = MY_PAN_ID;
    af10:	4a27      	ldr	r2, [pc, #156]	; (afb0 <MiApp_ProtocolInit+0x128>)
    af12:	4b20      	ldr	r3, [pc, #128]	; (af94 <MiApp_ProtocolInit+0x10c>)
    af14:	801a      	strh	r2, [r3, #0]
				PDS_Store(PDS_PANID_ID);
    af16:	2002      	movs	r0, #2
    af18:	4c26      	ldr	r4, [pc, #152]	; (afb4 <MiApp_ProtocolInit+0x12c>)
    af1a:	47a0      	blx	r4
			PDS_Store(PDS_CURRENT_CHANNEL_ID);
    af1c:	2003      	movs	r0, #3
    af1e:	47a0      	blx	r4
			PDS_Store(PDS_CONNECTION_MODE_ID);
    af20:	2004      	movs	r0, #4
    af22:	47a0      	blx	r4
			PDS_Store(PDS_CONNECTION_TABLE_ID);
    af24:	2005      	movs	r0, #5
    af26:	47a0      	blx	r4
    initValue.PAddress = myLongAddress;
    af28:	aa02      	add	r2, sp, #8
    initValue.actionFlags.bits.CCAEnable = 1;
    af2a:	7813      	ldrb	r3, [r2, #0]
    af2c:	2102      	movs	r1, #2
    af2e:	430b      	orrs	r3, r1
    initValue.actionFlags.bits.PAddrLength = MY_ADDRESS_LENGTH;
    af30:	2187      	movs	r1, #135	; 0x87
    af32:	400b      	ands	r3, r1
    af34:	2140      	movs	r1, #64	; 0x40
    af36:	430b      	orrs	r3, r1
    initValue.actionFlags.bits.NetworkFreezer = 1;
    af38:	b2db      	uxtb	r3, r3
    af3a:	2104      	movs	r1, #4
    af3c:	430b      	orrs	r3, r1
    initValue.actionFlags.bits.RepeaterMode = 0;
    af3e:	21c6      	movs	r1, #198	; 0xc6
    af40:	400b      	ands	r3, r1
    af42:	7013      	strb	r3, [r2, #0]
    MiMAC_Init(initValue);
    af44:	9802      	ldr	r0, [sp, #8]
    af46:	491c      	ldr	r1, [pc, #112]	; (afb8 <MiApp_ProtocolInit+0x130>)
    af48:	4b1c      	ldr	r3, [pc, #112]	; (afbc <MiApp_ProtocolInit+0x134>)
    af4a:	4798      	blx	r3
    if (currentChannel != 0xFF)
    af4c:	4b12      	ldr	r3, [pc, #72]	; (af98 <MiApp_ProtocolInit+0x110>)
    af4e:	781b      	ldrb	r3, [r3, #0]
    af50:	2bff      	cmp	r3, #255	; 0xff
    af52:	d003      	beq.n	af5c <MiApp_ProtocolInit+0xd4>
	    MiApp_Set(CHANNEL, &currentChannel);
    af54:	4910      	ldr	r1, [pc, #64]	; (af98 <MiApp_ProtocolInit+0x110>)
    af56:	2000      	movs	r0, #0
    af58:	4b19      	ldr	r3, [pc, #100]	; (afc0 <MiApp_ProtocolInit+0x138>)
    af5a:	4798      	blx	r3
            uint16_t tmp = 0xFFFF;
    af5c:	466b      	mov	r3, sp
    af5e:	1d98      	adds	r0, r3, #6
    af60:	2301      	movs	r3, #1
    af62:	425b      	negs	r3, r3
    af64:	8003      	strh	r3, [r0, #0]
            MiMAC_SetAltAddress((uint8_t *)&tmp, (uint8_t *)&myPANID.Val);
    af66:	490b      	ldr	r1, [pc, #44]	; (af94 <MiApp_ProtocolInit+0x10c>)
    af68:	4b16      	ldr	r3, [pc, #88]	; (afc4 <MiApp_ProtocolInit+0x13c>)
    af6a:	4798      	blx	r3
    P2PCapacityInfo |= (ConnMode << 4);
    af6c:	4b16      	ldr	r3, [pc, #88]	; (afc8 <MiApp_ProtocolInit+0x140>)
    af6e:	781b      	ldrb	r3, [r3, #0]
    af70:	011b      	lsls	r3, r3, #4
    af72:	2209      	movs	r2, #9
    af74:	4313      	orrs	r3, r2
    af76:	4a15      	ldr	r2, [pc, #84]	; (afcc <MiApp_ProtocolInit+0x144>)
    af78:	7013      	strb	r3, [r2, #0]
}
    af7a:	2000      	movs	r0, #0
    af7c:	b004      	add	sp, #16
    af7e:	bd70      	pop	{r4, r5, r6, pc}
    af80:	200026e0 	.word	0x200026e0
    af84:	20002668 	.word	0x20002668
    af88:	200026e4 	.word	0x200026e4
    af8c:	200026c8 	.word	0x200026c8
    af90:	0000929d 	.word	0x0000929d
    af94:	200026bc 	.word	0x200026bc
    af98:	20000019 	.word	0x20000019
    af9c:	00018b34 	.word	0x00018b34
    afa0:	00016de1 	.word	0x00016de1
    afa4:	0001806c 	.word	0x0001806c
    afa8:	00018b40 	.word	0x00018b40
    afac:	00017d40 	.word	0x00017d40
    afb0:	00004761 	.word	0x00004761
    afb4:	00009375 	.word	0x00009375
    afb8:	2000001c 	.word	0x2000001c
    afbc:	00009a35 	.word	0x00009a35
    afc0:	0000ae59 	.word	0x0000ae59
    afc4:	0000960d 	.word	0x0000960d
    afc8:	20000018 	.word	0x20000018
    afcc:	200026b5 	.word	0x200026b5

0000afd0 <MiApp_StartConnection>:
    {
    afd0:	b530      	push	{r4, r5, lr}
    afd2:	b083      	sub	sp, #12
    afd4:	0014      	movs	r4, r2
    afd6:	001d      	movs	r5, r3
        switch(Mode)
    afd8:	2801      	cmp	r0, #1
    afda:	d032      	beq.n	b042 <MiApp_StartConnection+0x72>
    afdc:	2800      	cmp	r0, #0
    afde:	d005      	beq.n	afec <MiApp_StartConnection+0x1c>
    afe0:	2802      	cmp	r0, #2
    afe2:	d032      	beq.n	b04a <MiApp_StartConnection+0x7a>
        ConfCallback(FAILURE);
    afe4:	2001      	movs	r0, #1
    afe6:	4798      	blx	r3
        return false;
    afe8:	2000      	movs	r0, #0
    afea:	e028      	b.n	b03e <MiApp_StartConnection+0x6e>
                uint8_t channel = 0;
    afec:	2200      	movs	r2, #0
    afee:	466b      	mov	r3, sp
    aff0:	715a      	strb	r2, [r3, #5]
                        myPANID.Val = MY_PAN_ID;
    aff2:	4918      	ldr	r1, [pc, #96]	; (b054 <MiApp_StartConnection+0x84>)
    aff4:	4b18      	ldr	r3, [pc, #96]	; (b058 <MiApp_StartConnection+0x88>)
    aff6:	800b      	strh	r3, [r1, #0]
                        uint16_t tmp = 0xFFFF;
    aff8:	466b      	mov	r3, sp
    affa:	1d98      	adds	r0, r3, #6
    affc:	2301      	movs	r3, #1
    affe:	425b      	negs	r3, r3
    b000:	8003      	strh	r3, [r0, #0]
                        MiMAC_SetAltAddress((uint8_t *)&tmp, (uint8_t *)&myPANID.Val);
    b002:	4b16      	ldr	r3, [pc, #88]	; (b05c <MiApp_StartConnection+0x8c>)
    b004:	4798      	blx	r3
				while (!(index & ChannelMap))
    b006:	07e3      	lsls	r3, r4, #31
    b008:	d40a      	bmi.n	b020 <MiApp_StartConnection+0x50>
    b00a:	466b      	mov	r3, sp
    b00c:	3305      	adds	r3, #5
    b00e:	781b      	ldrb	r3, [r3, #0]
    b010:	2201      	movs	r2, #1
				index = index << 1;
    b012:	0052      	lsls	r2, r2, #1
				++channel;
    b014:	3301      	adds	r3, #1
    b016:	b2db      	uxtb	r3, r3
				while (!(index & ChannelMap))
    b018:	4222      	tst	r2, r4
    b01a:	d0fa      	beq.n	b012 <MiApp_StartConnection+0x42>
    b01c:	466a      	mov	r2, sp
    b01e:	7153      	strb	r3, [r2, #5]
				MiApp_Set(CHANNEL, &channel);
    b020:	466b      	mov	r3, sp
    b022:	1d59      	adds	r1, r3, #5
    b024:	2000      	movs	r0, #0
    b026:	4b0e      	ldr	r3, [pc, #56]	; (b060 <MiApp_StartConnection+0x90>)
    b028:	4798      	blx	r3
                tick1.Val = MiWi_TickGet();
    b02a:	4c0e      	ldr	r4, [pc, #56]	; (b064 <MiApp_StartConnection+0x94>)
    b02c:	47a0      	blx	r4
    b02e:	4b0e      	ldr	r3, [pc, #56]	; (b068 <MiApp_StartConnection+0x98>)
    b030:	6018      	str	r0, [r3, #0]
                tick4.Val = MiWi_TickGet();
    b032:	47a0      	blx	r4
    b034:	4b0d      	ldr	r3, [pc, #52]	; (b06c <MiApp_StartConnection+0x9c>)
    b036:	6018      	str	r0, [r3, #0]
				ConfCallback(SUCCESS);
    b038:	2000      	movs	r0, #0
    b03a:	47a8      	blx	r5
                return true;
    b03c:	2001      	movs	r0, #1
    }
    b03e:	b003      	add	sp, #12
    b040:	bd30      	pop	{r4, r5, pc}
                    ConfCallback(FAILURE);
    b042:	2001      	movs	r0, #1
    b044:	4798      	blx	r3
                    return false;
    b046:	2000      	movs	r0, #0
    b048:	e7f9      	b.n	b03e <MiApp_StartConnection+0x6e>
                ConfCallback(FAILURE);
    b04a:	2001      	movs	r0, #1
    b04c:	4798      	blx	r3
                return false;
    b04e:	2000      	movs	r0, #0
    b050:	e7f5      	b.n	b03e <MiApp_StartConnection+0x6e>
    b052:	46c0      	nop			; (mov r8, r8)
    b054:	200026bc 	.word	0x200026bc
    b058:	00004761 	.word	0x00004761
    b05c:	0000960d 	.word	0x0000960d
    b060:	0000ae59 	.word	0x0000ae59
    b064:	0000bf5d 	.word	0x0000bf5d
    b068:	2000290c 	.word	0x2000290c
    b06c:	2000269c 	.word	0x2000269c

0000b070 <DumpConnection>:
     * Side Effects:    The content of the connection pointed by the index 
     *                  of the P2P Connection Entry will be printed out
     *
     ********************************************************************/
    void DumpConnection(INPUT uint8_t index)
    {
    b070:	b5f0      	push	{r4, r5, r6, r7, lr}
    b072:	46d6      	mov	lr, sl
    b074:	4647      	mov	r7, r8
    b076:	b580      	push	{r7, lr}
    b078:	b083      	sub	sp, #12
    b07a:	0005      	movs	r5, r0
#if defined (ENABLE_CONSOLE)		
        uint8_t i, j;
        
        if( index > CONNECTION_SIZE )
    b07c:	2805      	cmp	r0, #5
    b07e:	d811      	bhi.n	b0a4 <DumpConnection+0x34>
            #endif
            printf("  Channel: ");
            printf("%d",currentChannel);
        }
            
        if( index < CONNECTION_SIZE )
    b080:	2d04      	cmp	r5, #4
    b082:	d85e      	bhi.n	b142 <DumpConnection+0xd2>
        {
            printf("\r\nConnection \tPeerLongAddress \tPeerInfo \tRxOnStatus1\r\n");  
    b084:	4851      	ldr	r0, [pc, #324]	; (b1cc <DumpConnection+0x15c>)
    b086:	4b52      	ldr	r3, [pc, #328]	; (b1d0 <DumpConnection+0x160>)
    b088:	4798      	blx	r3
            if( ConnectionTable[index].status.bits.isValid )
    b08a:	00ab      	lsls	r3, r5, #2
    b08c:	195b      	adds	r3, r3, r5
    b08e:	005b      	lsls	r3, r3, #1
    b090:	4a50      	ldr	r2, [pc, #320]	; (b1d4 <DumpConnection+0x164>)
    b092:	18d3      	adds	r3, r2, r3
    b094:	7a1b      	ldrb	r3, [r3, #8]
    b096:	09db      	lsrs	r3, r3, #7
    b098:	d123      	bne.n	b0e2 <DumpConnection+0x72>
					
                }  
            }
        }
#endif // #if defined (ENABLE_CONSOLE)		
    }
    b09a:	b003      	add	sp, #12
    b09c:	bc0c      	pop	{r2, r3}
    b09e:	4690      	mov	r8, r2
    b0a0:	469a      	mov	sl, r3
    b0a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
            printf("\r\n\r\nMy Address: 0x");
    b0a4:	484c      	ldr	r0, [pc, #304]	; (b1d8 <DumpConnection+0x168>)
    b0a6:	4b4d      	ldr	r3, [pc, #308]	; (b1dc <DumpConnection+0x16c>)
    b0a8:	4798      	blx	r3
    b0aa:	4c4d      	ldr	r4, [pc, #308]	; (b1e0 <DumpConnection+0x170>)
    b0ac:	0026      	movs	r6, r4
    b0ae:	3e08      	subs	r6, #8
				printf("%02x",myLongAddress[MY_ADDRESS_LENGTH-1-i]);
    b0b0:	4f4a      	ldr	r7, [pc, #296]	; (b1dc <DumpConnection+0x16c>)
    b0b2:	79e1      	ldrb	r1, [r4, #7]
    b0b4:	484b      	ldr	r0, [pc, #300]	; (b1e4 <DumpConnection+0x174>)
    b0b6:	47b8      	blx	r7
    b0b8:	3c01      	subs	r4, #1
            for(i = 0; i < MY_ADDRESS_LENGTH; i++)
    b0ba:	42b4      	cmp	r4, r6
    b0bc:	d1f9      	bne.n	b0b2 <DumpConnection+0x42>
                printf("  PANID: 0x");
    b0be:	484a      	ldr	r0, [pc, #296]	; (b1e8 <DumpConnection+0x178>)
    b0c0:	4c46      	ldr	r4, [pc, #280]	; (b1dc <DumpConnection+0x16c>)
    b0c2:	47a0      	blx	r4
                printf("%x",myPANID.v[1]);
    b0c4:	4f49      	ldr	r7, [pc, #292]	; (b1ec <DumpConnection+0x17c>)
    b0c6:	7879      	ldrb	r1, [r7, #1]
    b0c8:	4e49      	ldr	r6, [pc, #292]	; (b1f0 <DumpConnection+0x180>)
    b0ca:	0030      	movs	r0, r6
    b0cc:	47a0      	blx	r4
                printf("%x",myPANID.v[0]);
    b0ce:	7839      	ldrb	r1, [r7, #0]
    b0d0:	0030      	movs	r0, r6
    b0d2:	47a0      	blx	r4
            printf("  Channel: ");
    b0d4:	4847      	ldr	r0, [pc, #284]	; (b1f4 <DumpConnection+0x184>)
    b0d6:	47a0      	blx	r4
            printf("%d",currentChannel);
    b0d8:	4b47      	ldr	r3, [pc, #284]	; (b1f8 <DumpConnection+0x188>)
    b0da:	7819      	ldrb	r1, [r3, #0]
    b0dc:	4847      	ldr	r0, [pc, #284]	; (b1fc <DumpConnection+0x18c>)
    b0de:	47a0      	blx	r4
    b0e0:	e7ce      	b.n	b080 <DumpConnection+0x10>
                printf("%02x",index);
    b0e2:	0029      	movs	r1, r5
    b0e4:	483f      	ldr	r0, [pc, #252]	; (b1e4 <DumpConnection+0x174>)
    b0e6:	4c3d      	ldr	r4, [pc, #244]	; (b1dc <DumpConnection+0x16c>)
    b0e8:	47a0      	blx	r4
                printf("\t\t\t");
    b0ea:	4845      	ldr	r0, [pc, #276]	; (b200 <DumpConnection+0x190>)
    b0ec:	47a0      	blx	r4
    b0ee:	00ae      	lsls	r6, r5, #2
    b0f0:	1976      	adds	r6, r6, r5
    b0f2:	0076      	lsls	r6, r6, #1
    b0f4:	1df4      	adds	r4, r6, #7
    b0f6:	4b37      	ldr	r3, [pc, #220]	; (b1d4 <DumpConnection+0x164>)
    b0f8:	18e4      	adds	r4, r4, r3
    b0fa:	3e01      	subs	r6, #1
    b0fc:	18f6      	adds	r6, r6, r3
                        printf("%02x", ConnectionTable[index].Address[MY_ADDRESS_LENGTH-1-i] );
    b0fe:	4f37      	ldr	r7, [pc, #220]	; (b1dc <DumpConnection+0x16c>)
    b100:	7821      	ldrb	r1, [r4, #0]
    b102:	4838      	ldr	r0, [pc, #224]	; (b1e4 <DumpConnection+0x174>)
    b104:	47b8      	blx	r7
    b106:	3c01      	subs	r4, #1
                for(i = 0; i < 8; i++)
    b108:	42b4      	cmp	r4, r6
    b10a:	d1f9      	bne.n	b100 <DumpConnection+0x90>
                printf("/t");
    b10c:	483d      	ldr	r0, [pc, #244]	; (b204 <DumpConnection+0x194>)
    b10e:	4f33      	ldr	r7, [pc, #204]	; (b1dc <DumpConnection+0x16c>)
    b110:	47b8      	blx	r7
                        printf("%02x", ConnectionTable[index].PeerInfo[i] );
    b112:	4e30      	ldr	r6, [pc, #192]	; (b1d4 <DumpConnection+0x164>)
    b114:	00ac      	lsls	r4, r5, #2
    b116:	1963      	adds	r3, r4, r5
    b118:	005b      	lsls	r3, r3, #1
    b11a:	18f3      	adds	r3, r6, r3
    b11c:	7a59      	ldrb	r1, [r3, #9]
    b11e:	4831      	ldr	r0, [pc, #196]	; (b1e4 <DumpConnection+0x174>)
    b120:	47b8      	blx	r7
				printf("\t");
    b122:	2009      	movs	r0, #9
    b124:	4b38      	ldr	r3, [pc, #224]	; (b208 <DumpConnection+0x198>)
    b126:	4698      	mov	r8, r3
    b128:	4798      	blx	r3
				printf("\t");
    b12a:	2009      	movs	r0, #9
    b12c:	47c0      	blx	r8
				printf("%d", ConnectionTable[index].status.Val );
    b12e:	1964      	adds	r4, r4, r5
    b130:	0064      	lsls	r4, r4, #1
    b132:	1934      	adds	r4, r6, r4
    b134:	7a21      	ldrb	r1, [r4, #8]
    b136:	4831      	ldr	r0, [pc, #196]	; (b1fc <DumpConnection+0x18c>)
    b138:	47b8      	blx	r7
                printf("\r\n");
    b13a:	4834      	ldr	r0, [pc, #208]	; (b20c <DumpConnection+0x19c>)
    b13c:	4b24      	ldr	r3, [pc, #144]	; (b1d0 <DumpConnection+0x160>)
    b13e:	4798      	blx	r3
    b140:	e7ab      	b.n	b09a <DumpConnection+0x2a>
            printf("\r\n\r\nConnection     PeerLongAddress     PeerInfo\tRxOnStatus\r\n");  
    b142:	4833      	ldr	r0, [pc, #204]	; (b210 <DumpConnection+0x1a0>)
    b144:	4b22      	ldr	r3, [pc, #136]	; (b1d0 <DumpConnection+0x160>)
    b146:	4798      	blx	r3
    b148:	4b32      	ldr	r3, [pc, #200]	; (b214 <DumpConnection+0x1a4>)
    b14a:	4698      	mov	r8, r3
    b14c:	2500      	movs	r5, #0
                if( ConnectionTable[i].status.bits.isValid )
    b14e:	4b21      	ldr	r3, [pc, #132]	; (b1d4 <DumpConnection+0x164>)
    b150:	469a      	mov	sl, r3
    b152:	e020      	b.n	b196 <DumpConnection+0x126>
                    printf("    ");
    b154:	4830      	ldr	r0, [pc, #192]	; (b218 <DumpConnection+0x1a8>)
    b156:	4e21      	ldr	r6, [pc, #132]	; (b1dc <DumpConnection+0x16c>)
    b158:	47b0      	blx	r6
                            printf("%02x", ConnectionTable[i].PeerInfo[j] );
    b15a:	4643      	mov	r3, r8
    b15c:	7899      	ldrb	r1, [r3, #2]
    b15e:	4821      	ldr	r0, [pc, #132]	; (b1e4 <DumpConnection+0x174>)
    b160:	47b0      	blx	r6
					printf("\t");
    b162:	2009      	movs	r0, #9
    b164:	4c28      	ldr	r4, [pc, #160]	; (b208 <DumpConnection+0x198>)
    b166:	47a0      	blx	r4
					printf("\t");
    b168:	2009      	movs	r0, #9
    b16a:	47a0      	blx	r4
					printf("%02x", ConnectionTable[i].status.bits.RXOnWhenIdle );					
    b16c:	9a01      	ldr	r2, [sp, #4]
    b16e:	0093      	lsls	r3, r2, #2
    b170:	189f      	adds	r7, r3, r2
    b172:	007f      	lsls	r7, r7, #1
    b174:	4b17      	ldr	r3, [pc, #92]	; (b1d4 <DumpConnection+0x164>)
    b176:	19df      	adds	r7, r3, r7
    b178:	7a39      	ldrb	r1, [r7, #8]
    b17a:	07c9      	lsls	r1, r1, #31
    b17c:	0fc9      	lsrs	r1, r1, #31
    b17e:	4819      	ldr	r0, [pc, #100]	; (b1e4 <DumpConnection+0x174>)
    b180:	47b0      	blx	r6
                    printf("\r\n");
    b182:	4822      	ldr	r0, [pc, #136]	; (b20c <DumpConnection+0x19c>)
    b184:	4b12      	ldr	r3, [pc, #72]	; (b1d0 <DumpConnection+0x160>)
    b186:	4798      	blx	r3
    b188:	3501      	adds	r5, #1
    b18a:	230a      	movs	r3, #10
    b18c:	469c      	mov	ip, r3
    b18e:	44e0      	add	r8, ip
            for(i = 0; i < CONNECTION_SIZE; i++)
    b190:	2d05      	cmp	r5, #5
    b192:	d100      	bne.n	b196 <DumpConnection+0x126>
    b194:	e781      	b.n	b09a <DumpConnection+0x2a>
                if( ConnectionTable[i].status.bits.isValid )
    b196:	9501      	str	r5, [sp, #4]
    b198:	00ab      	lsls	r3, r5, #2
    b19a:	195b      	adds	r3, r3, r5
    b19c:	005b      	lsls	r3, r3, #1
    b19e:	4453      	add	r3, sl
    b1a0:	7a1b      	ldrb	r3, [r3, #8]
    b1a2:	09db      	lsrs	r3, r3, #7
    b1a4:	d0f0      	beq.n	b188 <DumpConnection+0x118>
                    printf("%02x",i);
    b1a6:	0029      	movs	r1, r5
    b1a8:	480e      	ldr	r0, [pc, #56]	; (b1e4 <DumpConnection+0x174>)
    b1aa:	4b0c      	ldr	r3, [pc, #48]	; (b1dc <DumpConnection+0x16c>)
    b1ac:	4798      	blx	r3
                    printf("             ");
    b1ae:	481b      	ldr	r0, [pc, #108]	; (b21c <DumpConnection+0x1ac>)
    b1b0:	4b0a      	ldr	r3, [pc, #40]	; (b1dc <DumpConnection+0x16c>)
    b1b2:	4798      	blx	r3
    b1b4:	4647      	mov	r7, r8
    b1b6:	3f08      	subs	r7, #8
    b1b8:	4644      	mov	r4, r8
                            printf("%02x", ConnectionTable[i].Address[MY_ADDRESS_LENGTH-1-j] );
    b1ba:	4e08      	ldr	r6, [pc, #32]	; (b1dc <DumpConnection+0x16c>)
    b1bc:	7821      	ldrb	r1, [r4, #0]
    b1be:	4809      	ldr	r0, [pc, #36]	; (b1e4 <DumpConnection+0x174>)
    b1c0:	47b0      	blx	r6
    b1c2:	3c01      	subs	r4, #1
                    for(j = 0; j < 8; j++)
    b1c4:	42bc      	cmp	r4, r7
    b1c6:	d1f9      	bne.n	b1bc <DumpConnection+0x14c>
    b1c8:	e7c4      	b.n	b154 <DumpConnection+0xe4>
    b1ca:	46c0      	nop			; (mov r8, r8)
    b1cc:	00018aa0 	.word	0x00018aa0
    b1d0:	00016efd 	.word	0x00016efd
    b1d4:	20002668 	.word	0x20002668
    b1d8:	00018a74 	.word	0x00018a74
    b1dc:	00016de1 	.word	0x00016de1
    b1e0:	2000001c 	.word	0x2000001c
    b1e4:	0001805c 	.word	0x0001805c
    b1e8:	00018a88 	.word	0x00018a88
    b1ec:	200026bc 	.word	0x200026bc
    b1f0:	0001806c 	.word	0x0001806c
    b1f4:	00018a94 	.word	0x00018a94
    b1f8:	20000019 	.word	0x20000019
    b1fc:	00017d40 	.word	0x00017d40
    b200:	00018ad8 	.word	0x00018ad8
    b204:	00018adc 	.word	0x00018adc
    b208:	00016e15 	.word	0x00016e15
    b20c:	00018298 	.word	0x00018298
    b210:	00018ae0 	.word	0x00018ae0
    b214:	2000266f 	.word	0x2000266f
    b218:	00018b2c 	.word	0x00018b2c
    b21c:	00018b1c 	.word	0x00018b1c

0000b220 <AddConnection>:
     *                  connection operation ends if an entry is added 
     *                  successfully
     *
     ********************************************************************/
    uint8_t AddConnection(void)
    {
    b220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b222:	46d6      	mov	lr, sl
    b224:	464f      	mov	r7, r9
    b226:	b580      	push	{r7, lr}
        {
            // check if the entry is valid
            if( ConnectionTable[i].status.bits.isValid )
            {
                // check if the entry address matches source address of current received packet
                if( isSameAddress(rxMessage.SourceAddress, ConnectionTable[i].Address) )
    b228:	4b3b      	ldr	r3, [pc, #236]	; (b318 <AddConnection+0xf8>)
    b22a:	685e      	ldr	r6, [r3, #4]
    b22c:	4d3b      	ldr	r5, [pc, #236]	; (b31c <AddConnection+0xfc>)
    b22e:	2400      	movs	r4, #0
        uint8_t connectionSlot = 0xFF;
    b230:	27ff      	movs	r7, #255	; 0xff
            if( ConnectionTable[i].status.bits.isValid )
    b232:	46a9      	mov	r9, r5
    b234:	e005      	b.n	b242 <AddConnection+0x22>
                    connectionSlot = i;
                    status = STATUS_EXISTS;
                    break;
                }
            }
            else if( connectionSlot == 0xFF )
    b236:	2fff      	cmp	r7, #255	; 0xff
    b238:	d015      	beq.n	b266 <AddConnection+0x46>
    b23a:	3401      	adds	r4, #1
    b23c:	350a      	adds	r5, #10
        for(i = 0; i < CONNECTION_SIZE; i++)
    b23e:	2c05      	cmp	r4, #5
    b240:	d013      	beq.n	b26a <AddConnection+0x4a>
    b242:	b2e3      	uxtb	r3, r4
    b244:	469a      	mov	sl, r3
            if( ConnectionTable[i].status.bits.isValid )
    b246:	00a3      	lsls	r3, r4, #2
    b248:	191b      	adds	r3, r3, r4
    b24a:	005b      	lsls	r3, r3, #1
    b24c:	444b      	add	r3, r9
    b24e:	7a1b      	ldrb	r3, [r3, #8]
    b250:	09db      	lsrs	r3, r3, #7
    b252:	d0f0      	beq.n	b236 <AddConnection+0x16>
                if( isSameAddress(rxMessage.SourceAddress, ConnectionTable[i].Address) )
    b254:	0029      	movs	r1, r5
    b256:	0030      	movs	r0, r6
    b258:	4b31      	ldr	r3, [pc, #196]	; (b320 <AddConnection+0x100>)
    b25a:	4798      	blx	r3
    b25c:	2800      	cmp	r0, #0
    b25e:	d0ec      	beq.n	b23a <AddConnection+0x1a>
    b260:	4657      	mov	r7, sl
                    status = STATUS_EXISTS;
    b262:	2401      	movs	r4, #1
    b264:	e002      	b.n	b26c <AddConnection+0x4c>
            else if( connectionSlot == 0xFF )
    b266:	4657      	mov	r7, sl
    b268:	e7e7      	b.n	b23a <AddConnection+0x1a>
        uint8_t status = STATUS_SUCCESS;
    b26a:	2400      	movs	r4, #0
                // store the first empty slot
                connectionSlot = i;
            }  
        }
            
        if( connectionSlot == 0xFF )
    b26c:	2fff      	cmp	r7, #255	; 0xff
    b26e:	d04c      	beq.n	b30a <AddConnection+0xea>
        {
            return STATUS_NOT_ENOUGH_SPACE;
        }
        else 
        {
            if( ConnMode >= ENABLE_PREV_CONN )
    b270:	4b2c      	ldr	r3, [pc, #176]	; (b324 <AddConnection+0x104>)
    b272:	781b      	ldrb	r3, [r3, #0]
    b274:	2b00      	cmp	r3, #0
    b276:	d149      	bne.n	b30c <AddConnection+0xec>
            {
                return status;
            }
            MyindexinPC = connectionSlot;    
    b278:	4b2b      	ldr	r3, [pc, #172]	; (b328 <AddConnection+0x108>)
    b27a:	701f      	strb	r7, [r3, #0]
    b27c:	00b9      	lsls	r1, r7, #2
    b27e:	19c9      	adds	r1, r1, r7
    b280:	0049      	lsls	r1, r1, #1
    b282:	4b26      	ldr	r3, [pc, #152]	; (b31c <AddConnection+0xfc>)
    b284:	18c9      	adds	r1, r1, r3
    b286:	2300      	movs	r3, #0
            // store the source address
            for(i = 0; i < 8; i++)
            {
                ConnectionTable[connectionSlot].Address[i] = rxMessage.SourceAddress[i];
    b288:	0038      	movs	r0, r7
    b28a:	5cf2      	ldrb	r2, [r6, r3]
    b28c:	54ca      	strb	r2, [r1, r3]
    b28e:	3301      	adds	r3, #1
            for(i = 0; i < 8; i++)
    b290:	2b08      	cmp	r3, #8
    b292:	d1fa      	bne.n	b28a <AddConnection+0x6a>
            }
			ConnectionTable[connectionSlot].status.bits.isValid = 1;
    b294:	0083      	lsls	r3, r0, #2
    b296:	181b      	adds	r3, r3, r0
    b298:	005b      	lsls	r3, r3, #1
    b29a:	4a20      	ldr	r2, [pc, #128]	; (b31c <AddConnection+0xfc>)
    b29c:	18d3      	adds	r3, r2, r3
    b29e:	7a19      	ldrb	r1, [r3, #8]
    b2a0:	2280      	movs	r2, #128	; 0x80
    b2a2:	4252      	negs	r2, r2
    b2a4:	430a      	orrs	r2, r1
    b2a6:	721a      	strb	r2, [r3, #8]
			if(rxMessage.Payload[2] & 0x01)
    b2a8:	4b1b      	ldr	r3, [pc, #108]	; (b318 <AddConnection+0xf8>)
    b2aa:	689b      	ldr	r3, [r3, #8]
    b2ac:	789a      	ldrb	r2, [r3, #2]
    b2ae:	07d2      	lsls	r2, r2, #31
    b2b0:	d521      	bpl.n	b2f6 <AddConnection+0xd6>
				{
					ConnectionTable[connectionSlot].status.bits.RXOnWhenIdle = 1;
    b2b2:	0082      	lsls	r2, r0, #2
    b2b4:	1812      	adds	r2, r2, r0
    b2b6:	0052      	lsls	r2, r2, #1
    b2b8:	4918      	ldr	r1, [pc, #96]	; (b31c <AddConnection+0xfc>)
    b2ba:	188a      	adds	r2, r1, r2
    b2bc:	7a11      	ldrb	r1, [r2, #8]
    b2be:	2501      	movs	r5, #1
    b2c0:	4329      	orrs	r1, r5
    b2c2:	7211      	strb	r1, [r2, #8]
            //ConnectionTable[connectionSlot].status.Val = temp;
            // store possible additional connection payload
            #if ADDITIONAL_NODE_ID_SIZE > 0
                for(i = 0; i < ADDITIONAL_NODE_ID_SIZE; i++)
                {
                    ConnectionTable[connectionSlot].PeerInfo[i] = rxMessage.Payload[3+i];
    b2c4:	78d9      	ldrb	r1, [r3, #3]
    b2c6:	0082      	lsls	r2, r0, #2
    b2c8:	1810      	adds	r0, r2, r0
    b2ca:	0043      	lsls	r3, r0, #1
    b2cc:	4813      	ldr	r0, [pc, #76]	; (b31c <AddConnection+0xfc>)
    b2ce:	18c0      	adds	r0, r0, r3
    b2d0:	7241      	strb	r1, [r0, #9]
                }
            #endif
    
            #ifdef ENABLE_SECURITY
                // if security is enabled, clear the incoming frame control
                IncomingFrameCounter[connectionSlot].Val = 0;
    b2d2:	2100      	movs	r1, #0
    b2d4:	4b15      	ldr	r3, [pc, #84]	; (b32c <AddConnection+0x10c>)
    b2d6:	50d1      	str	r1, [r2, r3]
            #endif
            LatestConnection = connectionSlot;
    b2d8:	4b15      	ldr	r3, [pc, #84]	; (b330 <AddConnection+0x110>)
    b2da:	701f      	strb	r7, [r3, #0]
            P2PStatus.bits.SearchConnection = 0;   
    b2dc:	4a15      	ldr	r2, [pc, #84]	; (b334 <AddConnection+0x114>)
    b2de:	7813      	ldrb	r3, [r2, #0]
    b2e0:	3110      	adds	r1, #16
    b2e2:	438b      	bics	r3, r1
    b2e4:	7013      	strb	r3, [r2, #0]
        }
        conn_size = Total_Connections();
    b2e6:	4b14      	ldr	r3, [pc, #80]	; (b338 <AddConnection+0x118>)
    b2e8:	4798      	blx	r3
    b2ea:	4b14      	ldr	r3, [pc, #80]	; (b33c <AddConnection+0x11c>)
    b2ec:	7018      	strb	r0, [r3, #0]
    #if defined (ENABLE_NETWORK_FREEZER)
		PDS_Store(PDS_EDC_ID);
    b2ee:	2007      	movs	r0, #7
    b2f0:	4b13      	ldr	r3, [pc, #76]	; (b340 <AddConnection+0x120>)
    b2f2:	4798      	blx	r3
    #endif

        return status;
    b2f4:	e00a      	b.n	b30c <AddConnection+0xec>
					ConnectionTable[connectionSlot].status.bits.RXOnWhenIdle = 0;
    b2f6:	0082      	lsls	r2, r0, #2
    b2f8:	1812      	adds	r2, r2, r0
    b2fa:	0052      	lsls	r2, r2, #1
    b2fc:	4907      	ldr	r1, [pc, #28]	; (b31c <AddConnection+0xfc>)
    b2fe:	188a      	adds	r2, r1, r2
    b300:	7a11      	ldrb	r1, [r2, #8]
    b302:	2501      	movs	r5, #1
    b304:	43a9      	bics	r1, r5
    b306:	7211      	strb	r1, [r2, #8]
    b308:	e7dc      	b.n	b2c4 <AddConnection+0xa4>
            return STATUS_NOT_ENOUGH_SPACE;
    b30a:	24f1      	movs	r4, #241	; 0xf1
    }
    b30c:	0020      	movs	r0, r4
    b30e:	bc0c      	pop	{r2, r3}
    b310:	4691      	mov	r9, r2
    b312:	469a      	mov	sl, r3
    b314:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    b316:	46c0      	nop			; (mov r8, r8)
    b318:	20002950 	.word	0x20002950
    b31c:	20002668 	.word	0x20002668
    b320:	0000acfd 	.word	0x0000acfd
    b324:	20000018 	.word	0x20000018
    b328:	200026dc 	.word	0x200026dc
    b32c:	200026c8 	.word	0x200026c8
    b330:	20002664 	.word	0x20002664
    b334:	200026e0 	.word	0x200026e0
    b338:	0000aacd 	.word	0x0000aacd
    b33c:	200026c5 	.word	0x200026c5
    b340:	00009375 	.word	0x00009375

0000b344 <MiApp_ConnectionMode>:
 * Remarks:    
 *      None
 *
 *****************************************************************************************/ 
void MiApp_ConnectionMode(INPUT uint8_t Mode)
{
    b344:	b510      	push	{r4, lr}
    if( Mode > 3 )
    b346:	2803      	cmp	r0, #3
    b348:	d900      	bls.n	b34c <MiApp_ConnectionMode+0x8>
    P2PCapacityInfo = (P2PCapacityInfo & 0x0F) | (ConnMode << 4);
    
    #if defined(ENABLE_NETWORK_FREEZER)
		PDS_Store(PDS_CONNECTION_MODE_ID);
    #endif
}
    b34a:	bd10      	pop	{r4, pc}
    ConnMode = Mode;
    b34c:	4b06      	ldr	r3, [pc, #24]	; (b368 <MiApp_ConnectionMode+0x24>)
    b34e:	7018      	strb	r0, [r3, #0]
    P2PCapacityInfo = (P2PCapacityInfo & 0x0F) | (ConnMode << 4);
    b350:	4a06      	ldr	r2, [pc, #24]	; (b36c <MiApp_ConnectionMode+0x28>)
    b352:	7811      	ldrb	r1, [r2, #0]
    b354:	230f      	movs	r3, #15
    b356:	400b      	ands	r3, r1
    b358:	0100      	lsls	r0, r0, #4
    b35a:	4318      	orrs	r0, r3
    b35c:	7010      	strb	r0, [r2, #0]
		PDS_Store(PDS_CONNECTION_MODE_ID);
    b35e:	2004      	movs	r0, #4
    b360:	4b03      	ldr	r3, [pc, #12]	; (b370 <MiApp_ConnectionMode+0x2c>)
    b362:	4798      	blx	r3
    b364:	e7f1      	b.n	b34a <MiApp_ConnectionMode+0x6>
    b366:	46c0      	nop			; (mov r8, r8)
    b368:	20000018 	.word	0x20000018
    b36c:	200026b5 	.word	0x200026b5
    b370:	00009375 	.word	0x00009375

0000b374 <MiApp_SubscribeDataIndicationCallback>:
 *      None
 *
 *****************************************************************************************/      
bool  MiApp_SubscribeDataIndicationCallback(PacketIndCallback_t callback)
{
    if (NULL != callback)
    b374:	2800      	cmp	r0, #0
    b376:	d003      	beq.n	b380 <MiApp_SubscribeDataIndicationCallback+0xc>
    {
        pktRxcallback = callback;
    b378:	4b02      	ldr	r3, [pc, #8]	; (b384 <MiApp_SubscribeDataIndicationCallback+0x10>)
    b37a:	6018      	str	r0, [r3, #0]
        return true;
    b37c:	2001      	movs	r0, #1
    }
    return false;
}
    b37e:	4770      	bx	lr
    return false;
    b380:	2000      	movs	r0, #0
    b382:	e7fc      	b.n	b37e <MiApp_SubscribeDataIndicationCallback+0xa>
    b384:	200002a8 	.word	0x200002a8

0000b388 <calculate_ToA>:
	}
}
#endif

uint16_t calculate_ToA(uint8_t payload_length)
{
    b388:	b5f0      	push	{r4, r5, r6, r7, lr}
    b38a:	46ce      	mov	lr, r9
    b38c:	4647      	mov	r7, r8
    b38e:	b580      	push	{r7, lr}
    b390:	b087      	sub	sp, #28
    b392:	4680      	mov	r8, r0
	   Rev.7 - May 2020 */
	
	/* Tested only with EU868 channel plan SF = 7 to 12 , BW = 125 kHz */
	 
	    //LoRa Modem Settings
	    uint8_t spreadFactor = 0;
    b394:	ab04      	add	r3, sp, #16
    b396:	1dde      	adds	r6, r3, #7
    b398:	2300      	movs	r3, #0
    b39a:	7033      	strb	r3, [r6, #0]
	    uint8_t bandWidth = 125;
	    uint8_t codingRate = 0;
    b39c:	aa04      	add	r2, sp, #16
    b39e:	1d97      	adds	r7, r2, #6
    b3a0:	7193      	strb	r3, [r2, #6]
	    bool ldro = false;   //LowDataRateOptimize
	    
	    //Packet Configuration
	    uint16_t programmedPreambleLength = 0;
    b3a2:	ad05      	add	r5, sp, #20
    b3a4:	802b      	strh	r3, [r5, #0]
	    bool implicitHeaderMode = 0; //Implicit or Explicit header
	    bool crcEnable = 0; //CRC
    b3a6:	3303      	adds	r3, #3
    b3a8:	4694      	mov	ip, r2
    b3aa:	4463      	add	r3, ip
    b3ac:	4699      	mov	r9, r3
    b3ae:	2300      	movs	r3, #0
    b3b0:	464a      	mov	r2, r9
    b3b2:	7013      	strb	r3, [r2, #0]
		if(payload_length > 255)
		{
			payload_length = 255;
		}
			    
	    RADIO_GetAttr(SPREADING_FACTOR,(void *)&spreadFactor);
    b3b4:	0031      	movs	r1, r6
    b3b6:	2016      	movs	r0, #22
    b3b8:	4c39      	ldr	r4, [pc, #228]	; (b4a0 <calculate_ToA+0x118>)
    b3ba:	47a0      	blx	r4
	    RADIO_GetAttr(PREAMBLE_LEN,(void *)&programmedPreambleLength);
    b3bc:	0029      	movs	r1, r5
    b3be:	2003      	movs	r0, #3
    b3c0:	47a0      	blx	r4
	    RADIO_GetAttr(CRC_ON,(void *)&crcEnable);
    b3c2:	4649      	mov	r1, r9
    b3c4:	2014      	movs	r0, #20
    b3c6:	47a0      	blx	r4
	    RADIO_GetAttr(ERROR_CODING_RATE,(void *)&codingRate);
    b3c8:	0039      	movs	r1, r7
    b3ca:	200b      	movs	r0, #11
    b3cc:	47a0      	blx	r4


	    symbolRate = (bandWidth * 1000) /  ((float)(1 << spreadFactor));
    b3ce:	7836      	ldrb	r6, [r6, #0]
    b3d0:	2001      	movs	r0, #1
    b3d2:	40b0      	lsls	r0, r6
    b3d4:	4b33      	ldr	r3, [pc, #204]	; (b4a4 <calculate_ToA+0x11c>)
    b3d6:	4798      	blx	r3
    b3d8:	1c01      	adds	r1, r0, #0
    b3da:	4c33      	ldr	r4, [pc, #204]	; (b4a8 <calculate_ToA+0x120>)
    b3dc:	4833      	ldr	r0, [pc, #204]	; (b4ac <calculate_ToA+0x124>)
    b3de:	47a0      	blx	r4
    b3e0:	1c01      	adds	r1, r0, #0
	    symbolTime = 1000 / (symbolRate);
    b3e2:	4833      	ldr	r0, [pc, #204]	; (b4b0 <calculate_ToA+0x128>)
    b3e4:	47a0      	blx	r4
    b3e6:	1c04      	adds	r4, r0, #0
	    preambleDuration = (programmedPreambleLength + 4.25) * symbolTime;
    b3e8:	8828      	ldrh	r0, [r5, #0]
    b3ea:	4b32      	ldr	r3, [pc, #200]	; (b4b4 <calculate_ToA+0x12c>)
    b3ec:	4798      	blx	r3
    b3ee:	2200      	movs	r2, #0
    b3f0:	4b31      	ldr	r3, [pc, #196]	; (b4b8 <calculate_ToA+0x130>)
    b3f2:	4d32      	ldr	r5, [pc, #200]	; (b4bc <calculate_ToA+0x134>)
    b3f4:	47a8      	blx	r5
    b3f6:	9000      	str	r0, [sp, #0]
    b3f8:	9101      	str	r1, [sp, #4]
    b3fa:	1c20      	adds	r0, r4, #0
    b3fc:	4b30      	ldr	r3, [pc, #192]	; (b4c0 <calculate_ToA+0x138>)
    b3fe:	4798      	blx	r3
    b400:	0002      	movs	r2, r0
    b402:	000b      	movs	r3, r1
    b404:	9800      	ldr	r0, [sp, #0]
    b406:	9901      	ldr	r1, [sp, #4]
    b408:	4d2e      	ldr	r5, [pc, #184]	; (b4c4 <calculate_ToA+0x13c>)
    b40a:	47a8      	blx	r5
    b40c:	4b2e      	ldr	r3, [pc, #184]	; (b4c8 <calculate_ToA+0x140>)
    b40e:	4798      	blx	r3
    b410:	9000      	str	r0, [sp, #0]

	    if ( ((spreadFactor == 12) && ((bandWidth == 125) || (bandWidth == 250))) || ((spreadFactor == 11) && (bandWidth == 125)))
    b412:	2e0c      	cmp	r6, #12
    b414:	d040      	beq.n	b498 <calculate_ToA+0x110>
    b416:	0033      	movs	r3, r6
    b418:	3b0b      	subs	r3, #11
    b41a:	425a      	negs	r2, r3
    b41c:	4153      	adcs	r3, r2
    b41e:	b2db      	uxtb	r3, r3
	    {
		    ldro = false;
	    }
	    
	    ceilValueNumerator = (8 * payload_length - 4 * spreadFactor + 28 + 16 * crcEnable - 20 * implicitHeaderMode);
	    ceilValueDenominator= (4 * (spreadFactor - 2 * ldro));
    b420:	005b      	lsls	r3, r3, #1
    b422:	1af3      	subs	r3, r6, r3
    b424:	009b      	lsls	r3, r3, #2
	    ceilValue = (ceilValueNumerator + ceilValueDenominator - 1.0) / ceilValueDenominator;
    b426:	b2df      	uxtb	r7, r3
	    ceilValueNumerator = (8 * payload_length - 4 * spreadFactor + 28 + 16 * crcEnable - 20 * implicitHeaderMode);
    b428:	4643      	mov	r3, r8
    b42a:	0058      	lsls	r0, r3, #1
    b42c:	1b80      	subs	r0, r0, r6
    b42e:	3007      	adds	r0, #7
    b430:	ab04      	add	r3, sp, #16
    b432:	3303      	adds	r3, #3
    b434:	781b      	ldrb	r3, [r3, #0]
    b436:	009b      	lsls	r3, r3, #2
    b438:	18c0      	adds	r0, r0, r3
    b43a:	0080      	lsls	r0, r0, #2
	    ceilValue = (ceilValueNumerator + ceilValueDenominator - 1.0) / ceilValueDenominator;
    b43c:	b280      	uxth	r0, r0
    b43e:	19c0      	adds	r0, r0, r7
    b440:	4d1c      	ldr	r5, [pc, #112]	; (b4b4 <calculate_ToA+0x12c>)
    b442:	47a8      	blx	r5
    b444:	2200      	movs	r2, #0
    b446:	4b21      	ldr	r3, [pc, #132]	; (b4cc <calculate_ToA+0x144>)
    b448:	4e21      	ldr	r6, [pc, #132]	; (b4d0 <calculate_ToA+0x148>)
    b44a:	47b0      	blx	r6
    b44c:	9002      	str	r0, [sp, #8]
    b44e:	9103      	str	r1, [sp, #12]
    b450:	0038      	movs	r0, r7
    b452:	47a8      	blx	r5
    b454:	0002      	movs	r2, r0
    b456:	000b      	movs	r3, r1
    b458:	9802      	ldr	r0, [sp, #8]
    b45a:	9903      	ldr	r1, [sp, #12]
    b45c:	4e1d      	ldr	r6, [pc, #116]	; (b4d4 <calculate_ToA+0x14c>)
    b45e:	47b0      	blx	r6
    b460:	4b1d      	ldr	r3, [pc, #116]	; (b4d8 <calculate_ToA+0x150>)
    b462:	4798      	blx	r3
	    
	    if ((ceilValue * (codingRate + 4)) > 0)
    b464:	b282      	uxth	r2, r0
    b466:	ab04      	add	r3, sp, #16
    b468:	7998      	ldrb	r0, [r3, #6]
    b46a:	3004      	adds	r0, #4
    b46c:	4350      	muls	r0, r2
    b46e:	2800      	cmp	r0, #0
    b470:	dd14      	ble.n	b49c <calculate_ToA+0x114>
	    {
		    maxCeilValue = ceilValue * (codingRate + 4);
    b472:	4b0c      	ldr	r3, [pc, #48]	; (b4a4 <calculate_ToA+0x11c>)
    b474:	4798      	blx	r3
	    else
	    {
		    maxCeilValue = 0;
	    }

	    numberOfPayloadSymbols = 8 + maxCeilValue;
    b476:	4e19      	ldr	r6, [pc, #100]	; (b4dc <calculate_ToA+0x154>)
    b478:	2182      	movs	r1, #130	; 0x82
    b47a:	05c9      	lsls	r1, r1, #23
    b47c:	47b0      	blx	r6
	    payloadDuration = numberOfPayloadSymbols * symbolTime;
    b47e:	1c21      	adds	r1, r4, #0
    b480:	4b17      	ldr	r3, [pc, #92]	; (b4e0 <calculate_ToA+0x158>)
    b482:	4798      	blx	r3
		
	    totalTimeOnAir = preambleDuration + payloadDuration;
    b484:	9900      	ldr	r1, [sp, #0]
    b486:	47b0      	blx	r6
		
		return ((uint16_t)totalTimeOnAir) ;
    b488:	4b16      	ldr	r3, [pc, #88]	; (b4e4 <calculate_ToA+0x15c>)
    b48a:	4798      	blx	r3
    b48c:	b280      	uxth	r0, r0
    b48e:	b007      	add	sp, #28
    b490:	bc0c      	pop	{r2, r3}
    b492:	4690      	mov	r8, r2
    b494:	4699      	mov	r9, r3
    b496:	bdf0      	pop	{r4, r5, r6, r7, pc}
		    ldro =  true;
    b498:	2301      	movs	r3, #1
    b49a:	e7c1      	b.n	b420 <calculate_ToA+0x98>
		    maxCeilValue = 0;
    b49c:	2000      	movs	r0, #0
    b49e:	e7ea      	b.n	b476 <calculate_ToA+0xee>
    b4a0:	0000e2a5 	.word	0x0000e2a5
    b4a4:	0001491d 	.word	0x0001491d
    b4a8:	00013f85 	.word	0x00013f85
    b4ac:	47f42400 	.word	0x47f42400
    b4b0:	447a0000 	.word	0x447a0000
    b4b4:	00016465 	.word	0x00016465
    b4b8:	40110000 	.word	0x40110000
    b4bc:	00014a49 	.word	0x00014a49
    b4c0:	00016559 	.word	0x00016559
    b4c4:	000158d1 	.word	0x000158d1
    b4c8:	000165fd 	.word	0x000165fd
    b4cc:	3ff00000 	.word	0x3ff00000
    b4d0:	00015dd1 	.word	0x00015dd1
    b4d4:	00015069 	.word	0x00015069
    b4d8:	00013a65 	.word	0x00013a65
    b4dc:	00013c61 	.word	0x00013c61
    b4e0:	00014365 	.word	0x00014365
    b4e4:	00013a35 	.word	0x00013a35

0000b4e8 <P2PTasks>:
{
    b4e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    b4ea:	46de      	mov	lr, fp
    b4ec:	4657      	mov	r7, sl
    b4ee:	464e      	mov	r6, r9
    b4f0:	4645      	mov	r5, r8
    b4f2:	b5e0      	push	{r5, r6, r7, lr}
    b4f4:	b08b      	sub	sp, #44	; 0x2c
    MiMAC_Task();
    b4f6:	4bc9      	ldr	r3, [pc, #804]	; (b81c <P2PTasks+0x334>)
    b4f8:	4798      	blx	r3
            if( indirectMessages[i].flags.bits.isValid )
    b4fa:	4bc9      	ldr	r3, [pc, #804]	; (b820 <P2PTasks+0x338>)
    b4fc:	7b9b      	ldrb	r3, [r3, #14]
    b4fe:	07db      	lsls	r3, r3, #31
    b500:	d500      	bpl.n	b504 <P2PTasks+0x1c>
    b502:	e083      	b.n	b60c <P2PTasks+0x124>
    b504:	2391      	movs	r3, #145	; 0x91
    b506:	005b      	lsls	r3, r3, #1
    b508:	4ac5      	ldr	r2, [pc, #788]	; (b820 <P2PTasks+0x338>)
    b50a:	5cd3      	ldrb	r3, [r2, r3]
    b50c:	07db      	lsls	r3, r3, #31
    b50e:	d500      	bpl.n	b512 <P2PTasks+0x2a>
    b510:	e094      	b.n	b63c <P2PTasks+0x154>
        if( P2PStatus.bits.SaveConnection )
    b512:	4bc4      	ldr	r3, [pc, #784]	; (b824 <P2PTasks+0x33c>)
    b514:	781b      	ldrb	r3, [r3, #0]
    b516:	079b      	lsls	r3, r3, #30
    b518:	d500      	bpl.n	b51c <P2PTasks+0x34>
    b51a:	e0aa      	b.n	b672 <P2PTasks+0x18a>
	ack_timeout_variable = calculate_ToA(PACKETLEN_ACK);
    b51c:	2016      	movs	r0, #22
    b51e:	4bc2      	ldr	r3, [pc, #776]	; (b828 <P2PTasks+0x340>)
    b520:	4798      	blx	r3
	ack_timeout_variable = (ack_timeout_variable + TOTAL_ACK_PROCESSING_DELAY) * 1000;
    b522:	23fa      	movs	r3, #250	; 0xfa
    b524:	009b      	lsls	r3, r3, #2
    b526:	4358      	muls	r0, r3
    b528:	4bc0      	ldr	r3, [pc, #768]	; (b82c <P2PTasks+0x344>)
    b52a:	469c      	mov	ip, r3
    b52c:	4460      	add	r0, ip
    b52e:	4bc0      	ldr	r3, [pc, #768]	; (b830 <P2PTasks+0x348>)
    b530:	6018      	str	r0, [r3, #0]
	if((AckReqData) && (DataTxAckTimer.Val)) // AckReqData
    b532:	4bc0      	ldr	r3, [pc, #768]	; (b834 <P2PTasks+0x34c>)
    b534:	781b      	ldrb	r3, [r3, #0]
    b536:	2b00      	cmp	r3, #0
    b538:	d004      	beq.n	b544 <P2PTasks+0x5c>
    b53a:	4bbf      	ldr	r3, [pc, #764]	; (b838 <P2PTasks+0x350>)
    b53c:	681b      	ldr	r3, [r3, #0]
    b53e:	2b00      	cmp	r3, #0
    b540:	d000      	beq.n	b544 <P2PTasks+0x5c>
    b542:	e0ac      	b.n	b69e <P2PTasks+0x1b6>
    if( P2PStatus.bits.RxHasUserData == 0 && MiMAC_ReceivedPacket() )
    b544:	4bb7      	ldr	r3, [pc, #732]	; (b824 <P2PTasks+0x33c>)
    b546:	781b      	ldrb	r3, [r3, #0]
    b548:	071b      	lsls	r3, r3, #28
    b54a:	d500      	bpl.n	b54e <P2PTasks+0x66>
    b54c:	e38c      	b.n	bc68 <P2PTasks+0x780>
    b54e:	4bbb      	ldr	r3, [pc, #748]	; (b83c <P2PTasks+0x354>)
    b550:	4798      	blx	r3
    b552:	2800      	cmp	r0, #0
    b554:	d100      	bne.n	b558 <P2PTasks+0x70>
    b556:	e387      	b.n	bc68 <P2PTasks+0x780>
        FW_Stat = false;  // Used for SW_Generated ACK T PAN CO
    b558:	2200      	movs	r2, #0
    b55a:	4bb9      	ldr	r3, [pc, #740]	; (b840 <P2PTasks+0x358>)
    b55c:	701a      	strb	r2, [r3, #0]
            temp_bit = MACRxPacket.flags.bits.broadcast;
    b55e:	4bb9      	ldr	r3, [pc, #740]	; (b844 <P2PTasks+0x35c>)
    b560:	7819      	ldrb	r1, [r3, #0]
    b562:	074b      	lsls	r3, r1, #29
    b564:	0fdb      	lsrs	r3, r3, #31
    b566:	4ab8      	ldr	r2, [pc, #736]	; (b848 <P2PTasks+0x360>)
    b568:	7013      	strb	r3, [r2, #0]
            rxMessage.flags.bits.broadcast = temp_bit;
    b56a:	2203      	movs	r2, #3
        rxMessage.flags.bits.secEn = MACRxPacket.flags.bits.secEn;
    b56c:	08cc      	lsrs	r4, r1, #3
    b56e:	2001      	movs	r0, #1
    b570:	4004      	ands	r4, r0
    b572:	00e4      	lsls	r4, r4, #3
    b574:	4013      	ands	r3, r2
        rxMessage.flags.bits.command = (MACRxPacket.flags.bits.packetType == PACKET_TYPE_COMMAND) ? 1:0;
    b576:	400a      	ands	r2, r1
    b578:	3a01      	subs	r2, #1
    b57a:	4255      	negs	r5, r2
    b57c:	416a      	adcs	r2, r5
    b57e:	4002      	ands	r2, r0
    b580:	0152      	lsls	r2, r2, #5
    b582:	4323      	orrs	r3, r4
        rxMessage.flags.bits.srcPrsnt = MACRxPacket.flags.bits.sourcePrsnt;
    b584:	09cc      	lsrs	r4, r1, #7
    b586:	4020      	ands	r0, r4
    b588:	0180      	lsls	r0, r0, #6
    b58a:	4313      	orrs	r3, r2
    b58c:	4303      	orrs	r3, r0
    b58e:	4aaf      	ldr	r2, [pc, #700]	; (b84c <P2PTasks+0x364>)
    b590:	7013      	strb	r3, [r2, #0]
        if( MACRxPacket.flags.bits.sourcePrsnt )
    b592:	b249      	sxtb	r1, r1
    b594:	2900      	cmp	r1, #0
    b596:	da00      	bge.n	b59a <P2PTasks+0xb2>
    b598:	e097      	b.n	b6ca <P2PTasks+0x1e2>
            rxMessage.SourcePANID.Val = MACRxPacket.SourcePANID.Val;
    b59a:	4aaa      	ldr	r2, [pc, #680]	; (b844 <P2PTasks+0x35c>)
    b59c:	8a17      	ldrh	r7, [r2, #16]
    b59e:	4bab      	ldr	r3, [pc, #684]	; (b84c <P2PTasks+0x364>)
    b5a0:	805f      	strh	r7, [r3, #2]
        rxMessage.PayloadSize = MACRxPacket.PayloadLen;
    b5a2:	7b11      	ldrb	r1, [r2, #12]
    b5a4:	7319      	strb	r1, [r3, #12]
        rxMessage.Payload = MACRxPacket.Payload;
    b5a6:	6895      	ldr	r5, [r2, #8]
    b5a8:	609d      	str	r5, [r3, #8]
            rxMessage.PacketLQI = MACRxPacket.LQIValue;
    b5aa:	7b90      	ldrb	r0, [r2, #14]
    b5ac:	4680      	mov	r8, r0
    b5ae:	7398      	strb	r0, [r3, #14]
            rxMessage.PacketRSSI = MACRxPacket.RSSIValue;
    b5b0:	7b52      	ldrb	r2, [r2, #13]
    b5b2:	4691      	mov	r9, r2
    b5b4:	735a      	strb	r2, [r3, #13]
        if( rxMessage.flags.bits.command )
    b5b6:	781b      	ldrb	r3, [r3, #0]
    b5b8:	069b      	lsls	r3, r3, #26
    b5ba:	d400      	bmi.n	b5be <P2PTasks+0xd6>
    b5bc:	e332      	b.n	bc24 <P2PTasks+0x73c>
            switch( rxMessage.Payload[0] )
    b5be:	782b      	ldrb	r3, [r5, #0]
    b5c0:	b2da      	uxtb	r2, r3
    b5c2:	2a83      	cmp	r2, #131	; 0x83
    b5c4:	d100      	bne.n	b5c8 <P2PTasks+0xe0>
    b5c6:	e293      	b.n	baf0 <P2PTasks+0x608>
    b5c8:	d800      	bhi.n	b5cc <P2PTasks+0xe4>
    b5ca:	e083      	b.n	b6d4 <P2PTasks+0x1ec>
    b5cc:	b2da      	uxtb	r2, r3
    b5ce:	2a91      	cmp	r2, #145	; 0x91
    b5d0:	d100      	bne.n	b5d4 <P2PTasks+0xec>
    b5d2:	e1e6      	b.n	b9a2 <P2PTasks+0x4ba>
    b5d4:	d800      	bhi.n	b5d8 <P2PTasks+0xf0>
    b5d6:	e094      	b.n	b702 <P2PTasks+0x21a>
    b5d8:	b2da      	uxtb	r2, r3
    b5da:	2a92      	cmp	r2, #146	; 0x92
    b5dc:	d100      	bne.n	b5e0 <P2PTasks+0xf8>
    b5de:	e25e      	b.n	ba9e <P2PTasks+0x5b6>
    b5e0:	2a97      	cmp	r2, #151	; 0x97
    b5e2:	d17e      	bne.n	b6e2 <P2PTasks+0x1fa>
                            if( P2PStatus.bits.Resync )
    b5e4:	4b8f      	ldr	r3, [pc, #572]	; (b824 <P2PTasks+0x33c>)
    b5e6:	781b      	ldrb	r3, [r3, #0]
    b5e8:	069b      	lsls	r3, r3, #26
    b5ea:	d500      	bpl.n	b5ee <P2PTasks+0x106>
    b5ec:	e215      	b.n	ba1a <P2PTasks+0x532>
                                    for(; i < ActiveScanResultIndex; i++)
    b5ee:	4b98      	ldr	r3, [pc, #608]	; (b850 <P2PTasks+0x368>)
    b5f0:	781b      	ldrb	r3, [r3, #0]
    b5f2:	469a      	mov	sl, r3
    b5f4:	2b00      	cmp	r3, #0
    b5f6:	d100      	bne.n	b5fa <P2PTasks+0x112>
    b5f8:	e22c      	b.n	ba54 <P2PTasks+0x56c>
                                        if( (ActiveScanResults[i].Channel == currentChannel) &&
    b5fa:	4b96      	ldr	r3, [pc, #600]	; (b854 <P2PTasks+0x36c>)
    b5fc:	781b      	ldrb	r3, [r3, #0]
    b5fe:	469b      	mov	fp, r3
                                            isSameAddress(ActiveScanResults[i].Address, rxMessage.SourceAddress)
    b600:	4b92      	ldr	r3, [pc, #584]	; (b84c <P2PTasks+0x364>)
    b602:	685b      	ldr	r3, [r3, #4]
    b604:	9306      	str	r3, [sp, #24]
    b606:	4e94      	ldr	r6, [pc, #592]	; (b858 <P2PTasks+0x370>)
    b608:	2400      	movs	r4, #0
    b60a:	e213      	b.n	ba34 <P2PTasks+0x54c>
                tmpTick.Val = MiWi_TickGet();
    b60c:	4b93      	ldr	r3, [pc, #588]	; (b85c <P2PTasks+0x374>)
    b60e:	4798      	blx	r3
                if( MiWi_TickGetDiff(tmpTick, indirectMessages[i].TickStart) > INDIRECT_MESSAGE_TIMEOUT )
    b610:	4b83      	ldr	r3, [pc, #524]	; (b820 <P2PTasks+0x338>)
    b612:	6819      	ldr	r1, [r3, #0]
    b614:	4b92      	ldr	r3, [pc, #584]	; (b860 <P2PTasks+0x378>)
    b616:	4798      	blx	r3
    b618:	4b92      	ldr	r3, [pc, #584]	; (b864 <P2PTasks+0x37c>)
    b61a:	4298      	cmp	r0, r3
    b61c:	d800      	bhi.n	b620 <P2PTasks+0x138>
    b61e:	e771      	b.n	b504 <P2PTasks+0x1c>
                    indirectMessages[i].flags.Val = 0x00;   
    b620:	4b7f      	ldr	r3, [pc, #508]	; (b820 <P2PTasks+0x338>)
    b622:	2200      	movs	r2, #0
    b624:	739a      	strb	r2, [r3, #14]
                    indirectMessages[i].indirectConfCallback(indirectMessages[i].indirectDataHandle, TRANSACTION_EXPIRED, indirectMessages[i].PayLoad);
    b626:	001a      	movs	r2, r3
    b628:	3210      	adds	r2, #16
    b62a:	2110      	movs	r1, #16
    b62c:	31ff      	adds	r1, #255	; 0xff
    b62e:	5c58      	ldrb	r0, [r3, r1]
    b630:	3101      	adds	r1, #1
    b632:	585b      	ldr	r3, [r3, r1]
    b634:	390c      	subs	r1, #12
    b636:	39ff      	subs	r1, #255	; 0xff
    b638:	4798      	blx	r3
    b63a:	e763      	b.n	b504 <P2PTasks+0x1c>
                tmpTick.Val = MiWi_TickGet();
    b63c:	4b87      	ldr	r3, [pc, #540]	; (b85c <P2PTasks+0x374>)
    b63e:	4798      	blx	r3
                if( MiWi_TickGetDiff(tmpTick, indirectMessages[i].TickStart) > INDIRECT_MESSAGE_TIMEOUT )
    b640:	238a      	movs	r3, #138	; 0x8a
    b642:	005b      	lsls	r3, r3, #1
    b644:	4a76      	ldr	r2, [pc, #472]	; (b820 <P2PTasks+0x338>)
    b646:	58d1      	ldr	r1, [r2, r3]
    b648:	4b85      	ldr	r3, [pc, #532]	; (b860 <P2PTasks+0x378>)
    b64a:	4798      	blx	r3
    b64c:	4b85      	ldr	r3, [pc, #532]	; (b864 <P2PTasks+0x37c>)
    b64e:	4298      	cmp	r0, r3
    b650:	d800      	bhi.n	b654 <P2PTasks+0x16c>
    b652:	e75e      	b.n	b512 <P2PTasks+0x2a>
                    indirectMessages[i].flags.Val = 0x00;   
    b654:	4b72      	ldr	r3, [pc, #456]	; (b820 <P2PTasks+0x338>)
    b656:	2100      	movs	r1, #0
    b658:	2291      	movs	r2, #145	; 0x91
    b65a:	0052      	lsls	r2, r2, #1
    b65c:	5499      	strb	r1, [r3, r2]
                    indirectMessages[i].indirectConfCallback(indirectMessages[i].indirectDataHandle, TRANSACTION_EXPIRED, indirectMessages[i].PayLoad);
    b65e:	001a      	movs	r2, r3
    b660:	3225      	adds	r2, #37	; 0x25
    b662:	32ff      	adds	r2, #255	; 0xff
    b664:	4980      	ldr	r1, [pc, #512]	; (b868 <P2PTasks+0x380>)
    b666:	5c58      	ldrb	r0, [r3, r1]
    b668:	3101      	adds	r1, #1
    b66a:	585b      	ldr	r3, [r3, r1]
    b66c:	2105      	movs	r1, #5
    b66e:	4798      	blx	r3
    b670:	e74f      	b.n	b512 <P2PTasks+0x2a>
            tmpTick.Val = MiWi_TickGet();
    b672:	4b7a      	ldr	r3, [pc, #488]	; (b85c <P2PTasks+0x374>)
    b674:	4798      	blx	r3
            if( MiWi_TickGetDiff(tmpTick, nvmDelayTick) > (ONE_SECOND) )
    b676:	4b7d      	ldr	r3, [pc, #500]	; (b86c <P2PTasks+0x384>)
    b678:	6819      	ldr	r1, [r3, #0]
    b67a:	4b79      	ldr	r3, [pc, #484]	; (b860 <P2PTasks+0x378>)
    b67c:	4798      	blx	r3
    b67e:	4b7c      	ldr	r3, [pc, #496]	; (b870 <P2PTasks+0x388>)
    b680:	4298      	cmp	r0, r3
    b682:	d800      	bhi.n	b686 <P2PTasks+0x19e>
    b684:	e74a      	b.n	b51c <P2PTasks+0x34>
                P2PStatus.bits.SaveConnection = 0;
    b686:	4a67      	ldr	r2, [pc, #412]	; (b824 <P2PTasks+0x33c>)
    b688:	7813      	ldrb	r3, [r2, #0]
    b68a:	2102      	movs	r1, #2
    b68c:	438b      	bics	r3, r1
    b68e:	7013      	strb	r3, [r2, #0]
				PDS_Store(PDS_CONNECTION_TABLE_ID);
    b690:	2005      	movs	r0, #5
    b692:	4b78      	ldr	r3, [pc, #480]	; (b874 <P2PTasks+0x38c>)
    b694:	4798      	blx	r3
                printf("\r\nSave Connection\r\n");
    b696:	4878      	ldr	r0, [pc, #480]	; (b878 <P2PTasks+0x390>)
    b698:	4b78      	ldr	r3, [pc, #480]	; (b87c <P2PTasks+0x394>)
    b69a:	4798      	blx	r3
    b69c:	e73e      	b.n	b51c <P2PTasks+0x34>
		tmpTick.Val = MiWi_TickGet();
    b69e:	4b6f      	ldr	r3, [pc, #444]	; (b85c <P2PTasks+0x374>)
    b6a0:	4798      	blx	r3
		if( MiWi_TickGetDiff(tmpTick, DataTxAckTimer) > ((ack_timeout_variable) * ACK_TIMEOUT_INTERVAL) )
    b6a2:	4b65      	ldr	r3, [pc, #404]	; (b838 <P2PTasks+0x350>)
    b6a4:	6819      	ldr	r1, [r3, #0]
    b6a6:	4b6e      	ldr	r3, [pc, #440]	; (b860 <P2PTasks+0x378>)
    b6a8:	4798      	blx	r3
    b6aa:	4b61      	ldr	r3, [pc, #388]	; (b830 <P2PTasks+0x348>)
    b6ac:	681b      	ldr	r3, [r3, #0]
    b6ae:	4298      	cmp	r0, r3
    b6b0:	d800      	bhi.n	b6b4 <P2PTasks+0x1cc>
    b6b2:	e747      	b.n	b544 <P2PTasks+0x5c>
			DataTxAckTimer.Val =0;
    b6b4:	2300      	movs	r3, #0
    b6b6:	4a60      	ldr	r2, [pc, #384]	; (b838 <P2PTasks+0x350>)
    b6b8:	6013      	str	r3, [r2, #0]
			AckReqData = 0;
    b6ba:	4a5e      	ldr	r2, [pc, #376]	; (b834 <P2PTasks+0x34c>)
    b6bc:	7013      	strb	r3, [r2, #0]
			MiMAC_RetryPacket();
    b6be:	4b70      	ldr	r3, [pc, #448]	; (b880 <P2PTasks+0x398>)
    b6c0:	4798      	blx	r3
			printf("\r\n Ack Timeout\r\n");
    b6c2:	4870      	ldr	r0, [pc, #448]	; (b884 <P2PTasks+0x39c>)
    b6c4:	4b6d      	ldr	r3, [pc, #436]	; (b87c <P2PTasks+0x394>)
    b6c6:	4798      	blx	r3
    b6c8:	e73c      	b.n	b544 <P2PTasks+0x5c>
            rxMessage.SourceAddress = MACRxPacket.SourceAddress;
    b6ca:	4b5e      	ldr	r3, [pc, #376]	; (b844 <P2PTasks+0x35c>)
    b6cc:	685a      	ldr	r2, [r3, #4]
    b6ce:	4b5f      	ldr	r3, [pc, #380]	; (b84c <P2PTasks+0x364>)
    b6d0:	605a      	str	r2, [r3, #4]
    b6d2:	e762      	b.n	b59a <P2PTasks+0xb2>
            switch( rxMessage.Payload[0] )
    b6d4:	2a81      	cmp	r2, #129	; 0x81
    b6d6:	d024      	beq.n	b722 <P2PTasks+0x23a>
    b6d8:	d900      	bls.n	b6dc <P2PTasks+0x1f4>
    b6da:	e127      	b.n	b92c <P2PTasks+0x444>
    b6dc:	2b04      	cmp	r3, #4
    b6de:	d100      	bne.n	b6e2 <P2PTasks+0x1fa>
    b6e0:	e206      	b.n	baf0 <P2PTasks+0x608>
                    P2PStatus.bits.RxHasUserData = 1;
    b6e2:	4c50      	ldr	r4, [pc, #320]	; (b824 <P2PTasks+0x33c>)
    b6e4:	7823      	ldrb	r3, [r4, #0]
    b6e6:	2208      	movs	r2, #8
    b6e8:	4313      	orrs	r3, r2
    b6ea:	7023      	strb	r3, [r4, #0]
					pktRxcallback(&rxMessage);
    b6ec:	4b66      	ldr	r3, [pc, #408]	; (b888 <P2PTasks+0x3a0>)
    b6ee:	681b      	ldr	r3, [r3, #0]
    b6f0:	4856      	ldr	r0, [pc, #344]	; (b84c <P2PTasks+0x364>)
    b6f2:	4798      	blx	r3
					P2PStatus.bits.RxHasUserData = 0;
    b6f4:	7823      	ldrb	r3, [r4, #0]
    b6f6:	2208      	movs	r2, #8
    b6f8:	4393      	bics	r3, r2
    b6fa:	7023      	strb	r3, [r4, #0]
					MiMAC_DiscardPacket();
    b6fc:	4b63      	ldr	r3, [pc, #396]	; (b88c <P2PTasks+0x3a4>)
    b6fe:	4798      	blx	r3
                    break;
    b700:	e29f      	b.n	bc42 <P2PTasks+0x75a>
            switch( rxMessage.Payload[0] )
    b702:	2a87      	cmp	r2, #135	; 0x87
    b704:	d1ed      	bne.n	b6e2 <P2PTasks+0x1fa>
                        if(ConnMode > ENABLE_ACTIVE_SCAN_RSP)
    b706:	4b62      	ldr	r3, [pc, #392]	; (b890 <P2PTasks+0x3a8>)
    b708:	781b      	ldrb	r3, [r3, #0]
    b70a:	2b02      	cmp	r3, #2
    b70c:	d900      	bls.n	b710 <P2PTasks+0x228>
    b70e:	e082      	b.n	b816 <P2PTasks+0x32e>
                            if( currentChannel != rxMessage.Payload[1] )
    b710:	786a      	ldrb	r2, [r5, #1]
    b712:	4b50      	ldr	r3, [pc, #320]	; (b854 <P2PTasks+0x36c>)
    b714:	781b      	ldrb	r3, [r3, #0]
    b716:	429a      	cmp	r2, r3
    b718:	d100      	bne.n	b71c <P2PTasks+0x234>
    b71a:	e0d5      	b.n	b8c8 <P2PTasks+0x3e0>
                                MiMAC_DiscardPacket();
    b71c:	4b5b      	ldr	r3, [pc, #364]	; (b88c <P2PTasks+0x3a4>)
    b71e:	4798      	blx	r3
                                break;
    b720:	e28f      	b.n	bc42 <P2PTasks+0x75a>
                                if( currentChannel != rxMessage.Payload[1] )
    b722:	786a      	ldrb	r2, [r5, #1]
    b724:	4b4b      	ldr	r3, [pc, #300]	; (b854 <P2PTasks+0x36c>)
    b726:	781b      	ldrb	r3, [r3, #0]
    b728:	429a      	cmp	r2, r3
    b72a:	d002      	beq.n	b732 <P2PTasks+0x24a>
                                    MiMAC_DiscardPacket();
    b72c:	4b57      	ldr	r3, [pc, #348]	; (b88c <P2PTasks+0x3a4>)
    b72e:	4798      	blx	r3
                                    break;
    b730:	e287      	b.n	bc42 <P2PTasks+0x75a>
                                if( ConnMode == DISABLE_ALL_CONN )
    b732:	4b57      	ldr	r3, [pc, #348]	; (b890 <P2PTasks+0x3a8>)
    b734:	781b      	ldrb	r3, [r3, #0]
    b736:	2b03      	cmp	r3, #3
    b738:	d04d      	beq.n	b7d6 <P2PTasks+0x2ee>
                                    if( rxMessage.SourcePANID.Val != 0xFFFF &&
    b73a:	4b56      	ldr	r3, [pc, #344]	; (b894 <P2PTasks+0x3ac>)
    b73c:	429f      	cmp	r7, r3
    b73e:	d006      	beq.n	b74e <P2PTasks+0x266>
                                        rxMessage.SourcePANID.Val != myPANID.Val &&
    b740:	4b55      	ldr	r3, [pc, #340]	; (b898 <P2PTasks+0x3b0>)
                                    if( rxMessage.SourcePANID.Val != 0xFFFF &&
    b742:	881b      	ldrh	r3, [r3, #0]
    b744:	42bb      	cmp	r3, r7
    b746:	d002      	beq.n	b74e <P2PTasks+0x266>
                                        rxMessage.SourcePANID.Val != myPANID.Val &&
    b748:	2902      	cmp	r1, #2
    b74a:	d900      	bls.n	b74e <P2PTasks+0x266>
    b74c:	e295      	b.n	bc7a <P2PTasks+0x792>
                                    status = AddConnection();
    b74e:	4b53      	ldr	r3, [pc, #332]	; (b89c <P2PTasks+0x3b4>)
    b750:	4798      	blx	r3
    b752:	0005      	movs	r5, r0
                                if( (ConnMode == ENABLE_PREV_CONN) && (status != STATUS_EXISTS && status != STATUS_ACTIVE_SCAN) )
    b754:	4b4e      	ldr	r3, [pc, #312]	; (b890 <P2PTasks+0x3a8>)
    b756:	781b      	ldrb	r3, [r3, #0]
    b758:	2b01      	cmp	r3, #1
    b75a:	d03f      	beq.n	b7dc <P2PTasks+0x2f4>
                                dataPtr = MiMem_Alloc(CALC_SEC_PAYLOAD_SIZE(TX_BUFFER_SIZE));
    b75c:	20e0      	movs	r0, #224	; 0xe0
    b75e:	4b50      	ldr	r3, [pc, #320]	; (b8a0 <P2PTasks+0x3b8>)
    b760:	4798      	blx	r3
    b762:	1e04      	subs	r4, r0, #0
                                if (NULL == dataPtr)
    b764:	d100      	bne.n	b768 <P2PTasks+0x280>
    b766:	e281      	b.n	bc6c <P2PTasks+0x784>
                                dataPtr[dataLen++] = CMD_P2P_CONNECTION_RESPONSE;
    b768:	2391      	movs	r3, #145	; 0x91
    b76a:	7003      	strb	r3, [r0, #0]
                                dataPtr[dataLen++] = status;
    b76c:	7045      	strb	r5, [r0, #1]
    b76e:	2702      	movs	r7, #2
                                if( status == STATUS_SUCCESS ||
    b770:	2d01      	cmp	r5, #1
    b772:	d944      	bls.n	b7fe <P2PTasks+0x316>
                                MiMAC_DiscardPacket();
    b774:	4b45      	ldr	r3, [pc, #276]	; (b88c <P2PTasks+0x3a4>)
    b776:	4798      	blx	r3
                                i = PHY_RandomReq();
    b778:	4b4a      	ldr	r3, [pc, #296]	; (b8a4 <P2PTasks+0x3bc>)
    b77a:	4798      	blx	r3
    b77c:	b2c6      	uxtb	r6, r0
                                delay_s(i % (CONNECTION_INTERVAL-1));
    b77e:	2103      	movs	r1, #3
    b780:	0030      	movs	r0, r6
    b782:	4b49      	ldr	r3, [pc, #292]	; (b8a8 <P2PTasks+0x3c0>)
    b784:	4798      	blx	r3
    b786:	b2c9      	uxtb	r1, r1
    b788:	2900      	cmp	r1, #0
    b78a:	d040      	beq.n	b80e <P2PTasks+0x326>
    b78c:	20fa      	movs	r0, #250	; 0xfa
    b78e:	0080      	lsls	r0, r0, #2
    b790:	4370      	muls	r0, r6
    b792:	2103      	movs	r1, #3
    b794:	4b45      	ldr	r3, [pc, #276]	; (b8ac <P2PTasks+0x3c4>)
    b796:	4798      	blx	r3
    b798:	0008      	movs	r0, r1
    b79a:	4b45      	ldr	r3, [pc, #276]	; (b8b0 <P2PTasks+0x3c8>)
    b79c:	4798      	blx	r3
                                        SendPacket(false, rxMessage.SourcePANID, rxMessage.SourceAddress, true, rxMessage.flags.bits.secEn, 
    b79e:	4b2b      	ldr	r3, [pc, #172]	; (b84c <P2PTasks+0x364>)
    b7a0:	685a      	ldr	r2, [r3, #4]
    b7a2:	8859      	ldrh	r1, [r3, #2]
    b7a4:	4843      	ldr	r0, [pc, #268]	; (b8b4 <P2PTasks+0x3cc>)
    b7a6:	9005      	str	r0, [sp, #20]
    b7a8:	2001      	movs	r0, #1
    b7aa:	9004      	str	r0, [sp, #16]
    b7ac:	2000      	movs	r0, #0
    b7ae:	9003      	str	r0, [sp, #12]
    b7b0:	9402      	str	r4, [sp, #8]
    b7b2:	9701      	str	r7, [sp, #4]
    b7b4:	781b      	ldrb	r3, [r3, #0]
    b7b6:	071b      	lsls	r3, r3, #28
    b7b8:	0fdb      	lsrs	r3, r3, #31
    b7ba:	9300      	str	r3, [sp, #0]
    b7bc:	2301      	movs	r3, #1
    b7be:	4c3e      	ldr	r4, [pc, #248]	; (b8b8 <P2PTasks+0x3d0>)
    b7c0:	47a0      	blx	r4
								delay_ms (100);
    b7c2:	2064      	movs	r0, #100	; 0x64
    b7c4:	4b3a      	ldr	r3, [pc, #232]	; (b8b0 <P2PTasks+0x3c8>)
    b7c6:	4798      	blx	r3
                                    if( status == STATUS_SUCCESS )
    b7c8:	2d00      	cmp	r5, #0
    b7ca:	d000      	beq.n	b7ce <P2PTasks+0x2e6>
    b7cc:	e239      	b.n	bc42 <P2PTasks+0x75a>
										PDS_Store(PDS_CONNECTION_TABLE_ID);
    b7ce:	2005      	movs	r0, #5
    b7d0:	4b28      	ldr	r3, [pc, #160]	; (b874 <P2PTasks+0x38c>)
    b7d2:	4798      	blx	r3
    b7d4:	e235      	b.n	bc42 <P2PTasks+0x75a>
                                    MiMAC_DiscardPacket();
    b7d6:	4b2d      	ldr	r3, [pc, #180]	; (b88c <P2PTasks+0x3a4>)
    b7d8:	4798      	blx	r3
                                    break;
    b7da:	e232      	b.n	bc42 <P2PTasks+0x75a>
                                if( (ConnMode == ENABLE_PREV_CONN) && (status != STATUS_EXISTS && status != STATUS_ACTIVE_SCAN) )
    b7dc:	3801      	subs	r0, #1
    b7de:	b2c0      	uxtb	r0, r0
    b7e0:	2801      	cmp	r0, #1
    b7e2:	d9bb      	bls.n	b75c <P2PTasks+0x274>
                                dataPtr = MiMem_Alloc(CALC_SEC_PAYLOAD_SIZE(TX_BUFFER_SIZE));
    b7e4:	20e0      	movs	r0, #224	; 0xe0
    b7e6:	4b2e      	ldr	r3, [pc, #184]	; (b8a0 <P2PTasks+0x3b8>)
    b7e8:	4798      	blx	r3
    b7ea:	1e04      	subs	r4, r0, #0
                                if (NULL == dataPtr)
    b7ec:	d100      	bne.n	b7f0 <P2PTasks+0x308>
    b7ee:	e23d      	b.n	bc6c <P2PTasks+0x784>
                                dataPtr[dataLen++] = CMD_P2P_CONNECTION_RESPONSE;
    b7f0:	2391      	movs	r3, #145	; 0x91
    b7f2:	7023      	strb	r3, [r4, #0]
                                dataPtr[dataLen++] = status;
    b7f4:	3362      	adds	r3, #98	; 0x62
    b7f6:	7063      	strb	r3, [r4, #1]
                                    status = STATUS_NOT_PERMITTED;
    b7f8:	25f3      	movs	r5, #243	; 0xf3
                                dataPtr[dataLen++] = status;
    b7fa:	2702      	movs	r7, #2
    b7fc:	e7ba      	b.n	b774 <P2PTasks+0x28c>
                                    dataPtr[dataLen++] = P2PCapacityInfo;
    b7fe:	4b2f      	ldr	r3, [pc, #188]	; (b8bc <P2PTasks+0x3d4>)
    b800:	781b      	ldrb	r3, [r3, #0]
    b802:	7083      	strb	r3, [r0, #2]
                                            dataPtr[dataLen++] = AdditionalNodeID[i];
    b804:	4b2e      	ldr	r3, [pc, #184]	; (b8c0 <P2PTasks+0x3d8>)
    b806:	781b      	ldrb	r3, [r3, #0]
    b808:	70c3      	strb	r3, [r0, #3]
    b80a:	3702      	adds	r7, #2
    b80c:	e7b2      	b.n	b774 <P2PTasks+0x28c>
                                delay_s(i % (CONNECTION_INTERVAL-1));
    b80e:	2001      	movs	r0, #1
    b810:	4b2c      	ldr	r3, [pc, #176]	; (b8c4 <P2PTasks+0x3dc>)
    b812:	4798      	blx	r3
    b814:	e7c3      	b.n	b79e <P2PTasks+0x2b6>
                                MiMAC_DiscardPacket();
    b816:	4b1d      	ldr	r3, [pc, #116]	; (b88c <P2PTasks+0x3a4>)
    b818:	4798      	blx	r3
                                break;
    b81a:	e212      	b.n	bc42 <P2PTasks+0x75a>
    b81c:	0000a619 	.word	0x0000a619
    b820:	200026e4 	.word	0x200026e4
    b824:	200026e0 	.word	0x200026e0
    b828:	0000b389 	.word	0x0000b389
    b82c:	000c8708 	.word	0x000c8708
    b830:	200002a0 	.word	0x200002a0
    b834:	2000028b 	.word	0x2000028b
    b838:	20002964 	.word	0x20002964
    b83c:	00009f09 	.word	0x00009f09
    b840:	200026c6 	.word	0x200026c6
    b844:	200026a0 	.word	0x200026a0
    b848:	200026c4 	.word	0x200026c4
    b84c:	20002950 	.word	0x20002950
    b850:	20002960 	.word	0x20002960
    b854:	20000019 	.word	0x20000019
    b858:	20002910 	.word	0x20002910
    b85c:	0000bf5d 	.word	0x0000bf5d
    b860:	0000bfbd 	.word	0x0000bfbd
    b864:	016e3600 	.word	0x016e3600
    b868:	00000223 	.word	0x00000223
    b86c:	200026b8 	.word	0x200026b8
    b870:	000f4240 	.word	0x000f4240
    b874:	00009375 	.word	0x00009375
    b878:	00018b4c 	.word	0x00018b4c
    b87c:	00016efd 	.word	0x00016efd
    b880:	00009ec5 	.word	0x00009ec5
    b884:	00018b60 	.word	0x00018b60
    b888:	200002a8 	.word	0x200002a8
    b88c:	00009e89 	.word	0x00009e89
    b890:	20000018 	.word	0x20000018
    b894:	0000ffff 	.word	0x0000ffff
    b898:	200026bc 	.word	0x200026bc
    b89c:	0000b221 	.word	0x0000b221
    b8a0:	0000bd1d 	.word	0x0000bd1d
    b8a4:	0000aa81 	.word	0x0000aa81
    b8a8:	000136d1 	.word	0x000136d1
    b8ac:	000138a5 	.word	0x000138a5
    b8b0:	0000453d 	.word	0x0000453d
    b8b4:	0000aabd 	.word	0x0000aabd
    b8b8:	0000ac29 	.word	0x0000ac29
    b8bc:	200026b5 	.word	0x200026b5
    b8c0:	20000014 	.word	0x20000014
    b8c4:	00004511 	.word	0x00004511
                            dataPtr = MiMem_Alloc(CALC_SEC_PAYLOAD_SIZE(PACKETLEN_P2P_ACTIVE_SCAN_RESPONSE));
    b8c8:	2010      	movs	r0, #16
    b8ca:	4bba      	ldr	r3, [pc, #744]	; (bbb4 <P2PTasks+0x6cc>)
    b8cc:	4798      	blx	r3
    b8ce:	1e04      	subs	r4, r0, #0
                            if (NULL == dataPtr)
    b8d0:	d100      	bne.n	b8d4 <P2PTasks+0x3ec>
    b8d2:	e1cb      	b.n	bc6c <P2PTasks+0x784>
                            dataPtr[dataLen++] = CMD_P2P_ACTIVE_SCAN_RESPONSE;
    b8d4:	2397      	movs	r3, #151	; 0x97
    b8d6:	7003      	strb	r3, [r0, #0]
                            dataPtr[dataLen++] = P2PCapacityInfo;
    b8d8:	4bb7      	ldr	r3, [pc, #732]	; (bbb8 <P2PTasks+0x6d0>)
    b8da:	781b      	ldrb	r3, [r3, #0]
    b8dc:	7043      	strb	r3, [r0, #1]
                                    dataPtr[dataLen++] = (AdditionalNodeID[i]);
    b8de:	4bb7      	ldr	r3, [pc, #732]	; (bbbc <P2PTasks+0x6d4>)
    b8e0:	781b      	ldrb	r3, [r3, #0]
    b8e2:	7083      	strb	r3, [r0, #2]
                            MiMAC_DiscardPacket();
    b8e4:	4bb6      	ldr	r3, [pc, #728]	; (bbc0 <P2PTasks+0x6d8>)
    b8e6:	4798      	blx	r3
							i = PHY_RandomReq();
    b8e8:	4bb6      	ldr	r3, [pc, #728]	; (bbc4 <P2PTasks+0x6dc>)
    b8ea:	4798      	blx	r3
							delay_ms(i*100);
    b8ec:	b2c3      	uxtb	r3, r0
    b8ee:	2064      	movs	r0, #100	; 0x64
    b8f0:	4358      	muls	r0, r3
    b8f2:	2800      	cmp	r0, #0
    b8f4:	d016      	beq.n	b924 <P2PTasks+0x43c>
    b8f6:	4bb4      	ldr	r3, [pc, #720]	; (bbc8 <P2PTasks+0x6e0>)
    b8f8:	4798      	blx	r3
                                    SendPacket(false, rxMessage.SourcePANID, rxMessage.SourceAddress, true, rxMessage.flags.bits.secEn, 
    b8fa:	4bb4      	ldr	r3, [pc, #720]	; (bbcc <P2PTasks+0x6e4>)
    b8fc:	685a      	ldr	r2, [r3, #4]
    b8fe:	8859      	ldrh	r1, [r3, #2]
    b900:	48b3      	ldr	r0, [pc, #716]	; (bbd0 <P2PTasks+0x6e8>)
    b902:	9005      	str	r0, [sp, #20]
    b904:	2001      	movs	r0, #1
    b906:	9004      	str	r0, [sp, #16]
    b908:	2000      	movs	r0, #0
    b90a:	9003      	str	r0, [sp, #12]
    b90c:	9402      	str	r4, [sp, #8]
    b90e:	3003      	adds	r0, #3
    b910:	9001      	str	r0, [sp, #4]
    b912:	781b      	ldrb	r3, [r3, #0]
    b914:	071b      	lsls	r3, r3, #28
    b916:	0fdb      	lsrs	r3, r3, #31
    b918:	9300      	str	r3, [sp, #0]
    b91a:	2301      	movs	r3, #1
    b91c:	2000      	movs	r0, #0
    b91e:	4cad      	ldr	r4, [pc, #692]	; (bbd4 <P2PTasks+0x6ec>)
    b920:	47a0      	blx	r4
                        break;
    b922:	e18e      	b.n	bc42 <P2PTasks+0x75a>
							delay_ms(i*100);
    b924:	2001      	movs	r0, #1
    b926:	4bac      	ldr	r3, [pc, #688]	; (bbd8 <P2PTasks+0x6f0>)
    b928:	4798      	blx	r3
    b92a:	e7e6      	b.n	b8fa <P2PTasks+0x412>
                            dataPtr = MiMem_Alloc(CALC_SEC_PAYLOAD_SIZE(PACKETLEN_P2P_CONNECTION_REMOVAL_RESPONSE));
    b92c:	2010      	movs	r0, #16
    b92e:	4ba1      	ldr	r3, [pc, #644]	; (bbb4 <P2PTasks+0x6cc>)
    b930:	4798      	blx	r3
    b932:	4680      	mov	r8, r0
                            if (NULL == dataPtr)
    b934:	2800      	cmp	r0, #0
    b936:	d100      	bne.n	b93a <P2PTasks+0x452>
    b938:	e198      	b.n	bc6c <P2PTasks+0x784>
                            dataPtr[dataLen++] = CMD_P2P_CONNECTION_REMOVAL_RESPONSE;
    b93a:	2392      	movs	r3, #146	; 0x92
    b93c:	7003      	strb	r3, [r0, #0]
                                    if( isSameAddress(rxMessage.SourceAddress, ConnectionTable[i].Address) )
    b93e:	4ba3      	ldr	r3, [pc, #652]	; (bbcc <P2PTasks+0x6e4>)
    b940:	685b      	ldr	r3, [r3, #4]
    b942:	9307      	str	r3, [sp, #28]
    b944:	4ea5      	ldr	r6, [pc, #660]	; (bbdc <P2PTasks+0x6f4>)
    b946:	2400      	movs	r4, #0
                            for(i = 0; i < CONNECTION_SIZE; i++)
    b948:	2700      	movs	r7, #0
                                if( ConnectionTable[i].status.bits.isValid )
    b94a:	0035      	movs	r5, r6
    b94c:	e006      	b.n	b95c <P2PTasks+0x474>
                            for(i = 0; i < CONNECTION_SIZE; i++)
    b94e:	3701      	adds	r7, #1
    b950:	b2ff      	uxtb	r7, r7
    b952:	3401      	adds	r4, #1
    b954:	360a      	adds	r6, #10
    b956:	2f05      	cmp	r7, #5
    b958:	d100      	bne.n	b95c <P2PTasks+0x474>
    b95a:	e195      	b.n	bc88 <P2PTasks+0x7a0>
                                if( ConnectionTable[i].status.bits.isValid )
    b95c:	9406      	str	r4, [sp, #24]
    b95e:	00a3      	lsls	r3, r4, #2
    b960:	191b      	adds	r3, r3, r4
    b962:	005b      	lsls	r3, r3, #1
    b964:	18eb      	adds	r3, r5, r3
    b966:	7a1b      	ldrb	r3, [r3, #8]
    b968:	09db      	lsrs	r3, r3, #7
    b96a:	d0f0      	beq.n	b94e <P2PTasks+0x466>
                                    if( isSameAddress(rxMessage.SourceAddress, ConnectionTable[i].Address) )
    b96c:	0031      	movs	r1, r6
    b96e:	9807      	ldr	r0, [sp, #28]
    b970:	4b9b      	ldr	r3, [pc, #620]	; (bbe0 <P2PTasks+0x6f8>)
    b972:	4798      	blx	r3
    b974:	2800      	cmp	r0, #0
    b976:	d0ea      	beq.n	b94e <P2PTasks+0x466>
                                        ConnectionTable[i].status.Val = 0;
    b978:	9a06      	ldr	r2, [sp, #24]
    b97a:	0093      	lsls	r3, r2, #2
    b97c:	189d      	adds	r5, r3, r2
    b97e:	006d      	lsls	r5, r5, #1
    b980:	4b96      	ldr	r3, [pc, #600]	; (bbdc <P2PTasks+0x6f4>)
    b982:	195d      	adds	r5, r3, r5
    b984:	2400      	movs	r4, #0
    b986:	722c      	strb	r4, [r5, #8]
											PDS_Store(PDS_CONNECTION_TABLE_ID);
    b988:	2005      	movs	r0, #5
    b98a:	4b96      	ldr	r3, [pc, #600]	; (bbe4 <P2PTasks+0x6fc>)
    b98c:	4798      	blx	r3
                                        dataPtr[dataLen++] = STATUS_SUCCESS;
    b98e:	4643      	mov	r3, r8
    b990:	705c      	strb	r4, [r3, #1]
                            MiMAC_DiscardPacket();
    b992:	4b8b      	ldr	r3, [pc, #556]	; (bbc0 <P2PTasks+0x6d8>)
    b994:	4798      	blx	r3
                            if( i == CONNECTION_SIZE ) 
    b996:	2f05      	cmp	r7, #5
    b998:	d001      	beq.n	b99e <P2PTasks+0x4b6>
                                        dataPtr[dataLen++] = STATUS_SUCCESS;
    b99a:	3402      	adds	r4, #2
    b99c:	e17b      	b.n	bc96 <P2PTasks+0x7ae>
    b99e:	2302      	movs	r3, #2
    b9a0:	e175      	b.n	bc8e <P2PTasks+0x7a6>
                            switch( rxMessage.Payload[1] )
    b9a2:	786b      	ldrb	r3, [r5, #1]
    b9a4:	2b00      	cmp	r3, #0
    b9a6:	d01d      	beq.n	b9e4 <P2PTasks+0x4fc>
    b9a8:	2b01      	cmp	r3, #1
    b9aa:	d118      	bne.n	b9de <P2PTasks+0x4f6>
                                    if (EstConfCallback)
    b9ac:	4b8e      	ldr	r3, [pc, #568]	; (bbe8 <P2PTasks+0x700>)
    b9ae:	681b      	ldr	r3, [r3, #0]
    b9b0:	2b00      	cmp	r3, #0
    b9b2:	d004      	beq.n	b9be <P2PTasks+0x4d6>
                                        EstConfCallback(ALREADY_EXISTS);
    b9b4:	2006      	movs	r0, #6
    b9b6:	4798      	blx	r3
                                        EstConfCallback = NULL;
    b9b8:	2200      	movs	r2, #0
    b9ba:	4b8b      	ldr	r3, [pc, #556]	; (bbe8 <P2PTasks+0x700>)
    b9bc:	601a      	str	r2, [r3, #0]
                                        if( myPANID.Val == 0xFFFF )
    b9be:	4b8b      	ldr	r3, [pc, #556]	; (bbec <P2PTasks+0x704>)
    b9c0:	881a      	ldrh	r2, [r3, #0]
    b9c2:	4b8b      	ldr	r3, [pc, #556]	; (bbf0 <P2PTasks+0x708>)
    b9c4:	429a      	cmp	r2, r3
    b9c6:	d017      	beq.n	b9f8 <P2PTasks+0x510>
                                    AddConnection();
    b9c8:	4b8a      	ldr	r3, [pc, #552]	; (bbf4 <P2PTasks+0x70c>)
    b9ca:	4798      	blx	r3
                                        P2PStatus.bits.SaveConnection = 1;
    b9cc:	4a8a      	ldr	r2, [pc, #552]	; (bbf8 <P2PTasks+0x710>)
    b9ce:	7813      	ldrb	r3, [r2, #0]
    b9d0:	2102      	movs	r1, #2
    b9d2:	430b      	orrs	r3, r1
    b9d4:	7013      	strb	r3, [r2, #0]
                                        nvmDelayTick.Val = MiWi_TickGet();
    b9d6:	4b89      	ldr	r3, [pc, #548]	; (bbfc <P2PTasks+0x714>)
    b9d8:	4798      	blx	r3
    b9da:	4b89      	ldr	r3, [pc, #548]	; (bc00 <P2PTasks+0x718>)
    b9dc:	6018      	str	r0, [r3, #0]
                        MiMAC_DiscardPacket();
    b9de:	4b78      	ldr	r3, [pc, #480]	; (bbc0 <P2PTasks+0x6d8>)
    b9e0:	4798      	blx	r3
                        break; 
    b9e2:	e12e      	b.n	bc42 <P2PTasks+0x75a>
                                    if (EstConfCallback)
    b9e4:	4b80      	ldr	r3, [pc, #512]	; (bbe8 <P2PTasks+0x700>)
    b9e6:	681b      	ldr	r3, [r3, #0]
    b9e8:	2b00      	cmp	r3, #0
    b9ea:	d0e8      	beq.n	b9be <P2PTasks+0x4d6>
                                        EstConfCallback(SUCCESS);
    b9ec:	2000      	movs	r0, #0
    b9ee:	4798      	blx	r3
                                        EstConfCallback = NULL;
    b9f0:	2200      	movs	r2, #0
    b9f2:	4b7d      	ldr	r3, [pc, #500]	; (bbe8 <P2PTasks+0x700>)
    b9f4:	601a      	str	r2, [r3, #0]
    b9f6:	e7e2      	b.n	b9be <P2PTasks+0x4d6>
                                            myPANID.Val = rxMessage.SourcePANID.Val;
    b9f8:	497c      	ldr	r1, [pc, #496]	; (bbec <P2PTasks+0x704>)
    b9fa:	4b74      	ldr	r3, [pc, #464]	; (bbcc <P2PTasks+0x6e4>)
    b9fc:	885b      	ldrh	r3, [r3, #2]
    b9fe:	800b      	strh	r3, [r1, #0]
                                                uint16_t tmp = 0xFFFF;
    ba00:	201e      	movs	r0, #30
    ba02:	ab02      	add	r3, sp, #8
    ba04:	469c      	mov	ip, r3
    ba06:	4460      	add	r0, ip
    ba08:	2301      	movs	r3, #1
    ba0a:	425b      	negs	r3, r3
    ba0c:	8003      	strh	r3, [r0, #0]
                                                MiMAC_SetAltAddress((uint8_t *)&tmp, (uint8_t *)&myPANID.Val);
    ba0e:	4b7d      	ldr	r3, [pc, #500]	; (bc04 <P2PTasks+0x71c>)
    ba10:	4798      	blx	r3
												PDS_Store(PDS_PANID_ID);
    ba12:	2002      	movs	r0, #2
    ba14:	4b73      	ldr	r3, [pc, #460]	; (bbe4 <P2PTasks+0x6fc>)
    ba16:	4798      	blx	r3
    ba18:	e7d6      	b.n	b9c8 <P2PTasks+0x4e0>
                                P2PStatus.bits.Resync = 0;   
    ba1a:	4a77      	ldr	r2, [pc, #476]	; (bbf8 <P2PTasks+0x710>)
    ba1c:	7813      	ldrb	r3, [r2, #0]
    ba1e:	2120      	movs	r1, #32
    ba20:	438b      	bics	r3, r1
    ba22:	7013      	strb	r3, [r2, #0]
                            MiMAC_DiscardPacket(); 
    ba24:	4b66      	ldr	r3, [pc, #408]	; (bbc0 <P2PTasks+0x6d8>)
    ba26:	4798      	blx	r3
                        break;                
    ba28:	e10b      	b.n	bc42 <P2PTasks+0x75a>
                                    for(; i < ActiveScanResultIndex; i++)
    ba2a:	3401      	adds	r4, #1
    ba2c:	b2e4      	uxtb	r4, r4
    ba2e:	3610      	adds	r6, #16
    ba30:	4554      	cmp	r4, sl
    ba32:	d00d      	beq.n	ba50 <P2PTasks+0x568>
                                        if( (ActiveScanResults[i].Channel == currentChannel) &&
    ba34:	7833      	ldrb	r3, [r6, #0]
    ba36:	455b      	cmp	r3, fp
    ba38:	d1f7      	bne.n	ba2a <P2PTasks+0x542>
    ba3a:	8973      	ldrh	r3, [r6, #10]
    ba3c:	42bb      	cmp	r3, r7
    ba3e:	d1f4      	bne.n	ba2a <P2PTasks+0x542>
                                            isSameAddress(ActiveScanResults[i].Address, rxMessage.SourceAddress)
    ba40:	1c70      	adds	r0, r6, #1
    ba42:	9906      	ldr	r1, [sp, #24]
    ba44:	4b66      	ldr	r3, [pc, #408]	; (bbe0 <P2PTasks+0x6f8>)
    ba46:	4798      	blx	r3
                                            (ActiveScanResults[i].PANID.Val == rxMessage.SourcePANID.Val) &&
    ba48:	2800      	cmp	r0, #0
    ba4a:	d0ee      	beq.n	ba2a <P2PTasks+0x542>
                                    if( i == ActiveScanResultIndex && (i < ACTIVE_SCAN_RESULT_SIZE))
    ba4c:	45a2      	cmp	sl, r4
    ba4e:	d1e9      	bne.n	ba24 <P2PTasks+0x53c>
    ba50:	2c03      	cmp	r4, #3
    ba52:	d8e7      	bhi.n	ba24 <P2PTasks+0x53c>
                                        ActiveScanResults[ActiveScanResultIndex].Channel = currentChannel;
    ba54:	496c      	ldr	r1, [pc, #432]	; (bc08 <P2PTasks+0x720>)
    ba56:	4653      	mov	r3, sl
    ba58:	011b      	lsls	r3, r3, #4
    ba5a:	4a6c      	ldr	r2, [pc, #432]	; (bc0c <P2PTasks+0x724>)
    ba5c:	7812      	ldrb	r2, [r2, #0]
    ba5e:	545a      	strb	r2, [r3, r1]
                                        ActiveScanResults[ActiveScanResultIndex].RSSIValue = rxMessage.PacketRSSI;
    ba60:	18ca      	adds	r2, r1, r3
    ba62:	4648      	mov	r0, r9
    ba64:	7310      	strb	r0, [r2, #12]
                                        ActiveScanResults[ActiveScanResultIndex].LQIValue = rxMessage.PacketLQI;
    ba66:	4640      	mov	r0, r8
    ba68:	7350      	strb	r0, [r2, #13]
                                            ActiveScanResults[ActiveScanResultIndex].PANID.Val = rxMessage.SourcePANID.Val;
    ba6a:	8157      	strh	r7, [r2, #10]
                                            ActiveScanResults[ActiveScanResultIndex].Address[i] = rxMessage.SourceAddress[i];
    ba6c:	4a57      	ldr	r2, [pc, #348]	; (bbcc <P2PTasks+0x6e4>)
    ba6e:	6852      	ldr	r2, [r2, #4]
    ba70:	3301      	adds	r3, #1
    ba72:	185b      	adds	r3, r3, r1
    ba74:	0010      	movs	r0, r2
    ba76:	3008      	adds	r0, #8
    ba78:	7811      	ldrb	r1, [r2, #0]
    ba7a:	7019      	strb	r1, [r3, #0]
    ba7c:	3201      	adds	r2, #1
    ba7e:	3301      	adds	r3, #1
                                        for(i = 0; i < MY_ADDRESS_LENGTH; i++)
    ba80:	4290      	cmp	r0, r2
    ba82:	d1f9      	bne.n	ba78 <P2PTasks+0x590>
                                        ActiveScanResults[ActiveScanResultIndex].Capability.Val = rxMessage.Payload[1];
    ba84:	786a      	ldrb	r2, [r5, #1]
    ba86:	4653      	mov	r3, sl
    ba88:	0119      	lsls	r1, r3, #4
    ba8a:	4b5f      	ldr	r3, [pc, #380]	; (bc08 <P2PTasks+0x720>)
    ba8c:	185b      	adds	r3, r3, r1
    ba8e:	739a      	strb	r2, [r3, #14]
                                                ActiveScanResults[ActiveScanResultIndex].PeerInfo[i] = rxMessage.Payload[2+i];
    ba90:	78aa      	ldrb	r2, [r5, #2]
    ba92:	73da      	strb	r2, [r3, #15]
                                        ActiveScanResultIndex++;
    ba94:	4653      	mov	r3, sl
    ba96:	3301      	adds	r3, #1
    ba98:	4a5d      	ldr	r2, [pc, #372]	; (bc10 <P2PTasks+0x728>)
    ba9a:	7013      	strb	r3, [r2, #0]
    ba9c:	e7c2      	b.n	ba24 <P2PTasks+0x53c>
                            if( rxMessage.Payload[1] == STATUS_SUCCESS )
    ba9e:	786b      	ldrb	r3, [r5, #1]
    baa0:	2b00      	cmp	r3, #0
    baa2:	d122      	bne.n	baea <P2PTasks+0x602>
                                        if( isSameAddress(rxMessage.SourceAddress, ConnectionTable[i].Address) )
    baa4:	4b49      	ldr	r3, [pc, #292]	; (bbcc <P2PTasks+0x6e4>)
    baa6:	685e      	ldr	r6, [r3, #4]
    baa8:	4c4c      	ldr	r4, [pc, #304]	; (bbdc <P2PTasks+0x6f4>)
    baaa:	2700      	movs	r7, #0
                                    if( ConnectionTable[i].status.bits.isValid )
    baac:	0025      	movs	r5, r4
    baae:	e003      	b.n	bab8 <P2PTasks+0x5d0>
    bab0:	3701      	adds	r7, #1
    bab2:	340a      	adds	r4, #10
                                for(i = 0; i < CONNECTION_SIZE; i++)
    bab4:	2f05      	cmp	r7, #5
    bab6:	d018      	beq.n	baea <P2PTasks+0x602>
                                    if( ConnectionTable[i].status.bits.isValid )
    bab8:	9706      	str	r7, [sp, #24]
    baba:	00bb      	lsls	r3, r7, #2
    babc:	19db      	adds	r3, r3, r7
    babe:	005b      	lsls	r3, r3, #1
    bac0:	18eb      	adds	r3, r5, r3
    bac2:	7a1b      	ldrb	r3, [r3, #8]
    bac4:	09db      	lsrs	r3, r3, #7
    bac6:	d0f3      	beq.n	bab0 <P2PTasks+0x5c8>
                                        if( isSameAddress(rxMessage.SourceAddress, ConnectionTable[i].Address) )
    bac8:	0021      	movs	r1, r4
    baca:	0030      	movs	r0, r6
    bacc:	4b44      	ldr	r3, [pc, #272]	; (bbe0 <P2PTasks+0x6f8>)
    bace:	4798      	blx	r3
    bad0:	2800      	cmp	r0, #0
    bad2:	d0ed      	beq.n	bab0 <P2PTasks+0x5c8>
                                            ConnectionTable[i].status.Val = 0;
    bad4:	9a06      	ldr	r2, [sp, #24]
    bad6:	0093      	lsls	r3, r2, #2
    bad8:	189c      	adds	r4, r3, r2
    bada:	0064      	lsls	r4, r4, #1
    badc:	4b3f      	ldr	r3, [pc, #252]	; (bbdc <P2PTasks+0x6f4>)
    bade:	191c      	adds	r4, r3, r4
    bae0:	2300      	movs	r3, #0
    bae2:	7223      	strb	r3, [r4, #8]
												PDS_Store(PDS_CONNECTION_TABLE_ID);
    bae4:	2005      	movs	r0, #5
    bae6:	4b3f      	ldr	r3, [pc, #252]	; (bbe4 <P2PTasks+0x6fc>)
    bae8:	4798      	blx	r3
                        MiMAC_DiscardPacket();
    baea:	4b35      	ldr	r3, [pc, #212]	; (bbc0 <P2PTasks+0x6d8>)
    baec:	4798      	blx	r3
                        break;
    baee:	e0a8      	b.n	bc42 <P2PTasks+0x75a>
                            dataPtr = MiMem_Alloc(CALC_SEC_PAYLOAD_SIZE(PACKETLEN_TIME_SYNC_DATA_PACKET));
    baf0:	20e0      	movs	r0, #224	; 0xe0
    baf2:	4b30      	ldr	r3, [pc, #192]	; (bbb4 <P2PTasks+0x6cc>)
    baf4:	4798      	blx	r3
    baf6:	1e04      	subs	r4, r0, #0
                            if (NULL == dataPtr)
    baf8:	d100      	bne.n	bafc <P2PTasks+0x614>
    bafa:	e0b7      	b.n	bc6c <P2PTasks+0x784>
                                    if( isSameAddress(indirectMessages[i].DestAddress.DestLongAddress, rxMessage.SourceAddress) )
    bafc:	4b33      	ldr	r3, [pc, #204]	; (bbcc <P2PTasks+0x6e4>)
    bafe:	685d      	ldr	r5, [r3, #4]
                                if( indirectMessages[i].flags.bits.isValid )
    bb00:	4b44      	ldr	r3, [pc, #272]	; (bc14 <P2PTasks+0x72c>)
    bb02:	7b9b      	ldrb	r3, [r3, #14]
    bb04:	07db      	lsls	r3, r3, #31
    bb06:	d505      	bpl.n	bb14 <P2PTasks+0x62c>
                                    if( isSameAddress(indirectMessages[i].DestAddress.DestLongAddress, rxMessage.SourceAddress) )
    bb08:	0029      	movs	r1, r5
    bb0a:	4843      	ldr	r0, [pc, #268]	; (bc18 <P2PTasks+0x730>)
    bb0c:	4b34      	ldr	r3, [pc, #208]	; (bbe0 <P2PTasks+0x6f8>)
    bb0e:	4798      	blx	r3
    bb10:	2800      	cmp	r0, #0
    bb12:	d11e      	bne.n	bb52 <P2PTasks+0x66a>
                                if( indirectMessages[i].flags.bits.isValid )
    bb14:	2391      	movs	r3, #145	; 0x91
    bb16:	005b      	lsls	r3, r3, #1
    bb18:	4a3e      	ldr	r2, [pc, #248]	; (bc14 <P2PTasks+0x72c>)
    bb1a:	5cd3      	ldrb	r3, [r2, r3]
    bb1c:	07db      	lsls	r3, r3, #31
    bb1e:	d507      	bpl.n	bb30 <P2PTasks+0x648>
                                    if( isSameAddress(indirectMessages[i].DestAddress.DestLongAddress, rxMessage.SourceAddress) )
    bb20:	0029      	movs	r1, r5
    bb22:	483e      	ldr	r0, [pc, #248]	; (bc1c <P2PTasks+0x734>)
    bb24:	4b2e      	ldr	r3, [pc, #184]	; (bbe0 <P2PTasks+0x6f8>)
    bb26:	4798      	blx	r3
    bb28:	4a3c      	ldr	r2, [pc, #240]	; (bc1c <P2PTasks+0x734>)
                                if( indirectMessages[i].flags.bits.isValid )
    bb2a:	2601      	movs	r6, #1
                                    if( isSameAddress(indirectMessages[i].DestAddress.DestLongAddress, rxMessage.SourceAddress) )
    bb2c:	2800      	cmp	r0, #0
    bb2e:	d112      	bne.n	bb56 <P2PTasks+0x66e>
                                        SendPacket(false, rxMessage.SourcePANID, rxMessage.SourceAddress, isCommand, false, 
    bb30:	4b26      	ldr	r3, [pc, #152]	; (bbcc <P2PTasks+0x6e4>)
    bb32:	8859      	ldrh	r1, [r3, #2]
    bb34:	4b3a      	ldr	r3, [pc, #232]	; (bc20 <P2PTasks+0x738>)
    bb36:	9305      	str	r3, [sp, #20]
    bb38:	2300      	movs	r3, #0
    bb3a:	9304      	str	r3, [sp, #16]
    bb3c:	9303      	str	r3, [sp, #12]
    bb3e:	9402      	str	r4, [sp, #8]
    bb40:	9301      	str	r3, [sp, #4]
    bb42:	9300      	str	r3, [sp, #0]
    bb44:	002a      	movs	r2, r5
    bb46:	2000      	movs	r0, #0
    bb48:	4c22      	ldr	r4, [pc, #136]	; (bbd4 <P2PTasks+0x6ec>)
    bb4a:	47a0      	blx	r4
                            MiMAC_DiscardPacket();
    bb4c:	4b1c      	ldr	r3, [pc, #112]	; (bbc0 <P2PTasks+0x6d8>)
    bb4e:	4798      	blx	r3
                        break;
    bb50:	e077      	b.n	bc42 <P2PTasks+0x75a>
                                    if( isSameAddress(indirectMessages[i].DestAddress.DestLongAddress, rxMessage.SourceAddress) )
    bb52:	4a31      	ldr	r2, [pc, #196]	; (bc18 <P2PTasks+0x730>)
                                if( indirectMessages[i].flags.bits.isValid )
    bb54:	2600      	movs	r6, #0
                                        for(j = 0; j < indirectMessages[i].PayLoadSize; j++)
    bb56:	218a      	movs	r1, #138	; 0x8a
    bb58:	0049      	lsls	r1, r1, #1
    bb5a:	4371      	muls	r1, r6
    bb5c:	4b2d      	ldr	r3, [pc, #180]	; (bc14 <P2PTasks+0x72c>)
    bb5e:	185b      	adds	r3, r3, r1
    bb60:	7bd8      	ldrb	r0, [r3, #15]
    bb62:	2800      	cmp	r0, #0
    bb64:	d00e      	beq.n	bb84 <P2PTasks+0x69c>
    bb66:	2300      	movs	r3, #0
                                            dataPtr[dataLen++] =indirectMessages[i].PayLoad[j];
    bb68:	0008      	movs	r0, r1
    bb6a:	492a      	ldr	r1, [pc, #168]	; (bc14 <P2PTasks+0x72c>)
    bb6c:	1809      	adds	r1, r1, r0
                                        for(j = 0; j < indirectMessages[i].PayLoadSize; j++)
    bb6e:	000f      	movs	r7, r1
    bb70:	370f      	adds	r7, #15
                                            dataPtr[dataLen++] =indirectMessages[i].PayLoad[j];
    bb72:	1c58      	adds	r0, r3, #1
    bb74:	b2c0      	uxtb	r0, r0
    bb76:	18cd      	adds	r5, r1, r3
    bb78:	7c2d      	ldrb	r5, [r5, #16]
    bb7a:	54e5      	strb	r5, [r4, r3]
    bb7c:	0003      	movs	r3, r0
                                        for(j = 0; j < indirectMessages[i].PayLoadSize; j++)
    bb7e:	783d      	ldrb	r5, [r7, #0]
    bb80:	4285      	cmp	r5, r0
    bb82:	d8f6      	bhi.n	bb72 <P2PTasks+0x68a>
                                            SendPacket(false, indirectMessages[i].DestPANID, indirectMessages[i].DestAddress.DestLongAddress, isCommand, (bool)indirectMessages[i].flags.bits.isSecured,
    bb84:	258a      	movs	r5, #138	; 0x8a
    bb86:	006d      	lsls	r5, r5, #1
    bb88:	436e      	muls	r6, r5
    bb8a:	4d22      	ldr	r5, [pc, #136]	; (bc14 <P2PTasks+0x72c>)
    bb8c:	19ad      	adds	r5, r5, r6
    bb8e:	88a9      	ldrh	r1, [r5, #4]
    bb90:	4b23      	ldr	r3, [pc, #140]	; (bc20 <P2PTasks+0x738>)
    bb92:	9305      	str	r3, [sp, #20]
    bb94:	2600      	movs	r6, #0
    bb96:	9604      	str	r6, [sp, #16]
    bb98:	9603      	str	r6, [sp, #12]
    bb9a:	9402      	str	r4, [sp, #8]
    bb9c:	9001      	str	r0, [sp, #4]
    bb9e:	7bab      	ldrb	r3, [r5, #14]
    bba0:	071b      	lsls	r3, r3, #28
    bba2:	0fdb      	lsrs	r3, r3, #31
    bba4:	9300      	str	r3, [sp, #0]
    bba6:	2300      	movs	r3, #0
    bba8:	2000      	movs	r0, #0
    bbaa:	4c0a      	ldr	r4, [pc, #40]	; (bbd4 <P2PTasks+0x6ec>)
    bbac:	47a0      	blx	r4
                                        indirectMessages[i].flags.Val = 0;   
    bbae:	73ae      	strb	r6, [r5, #14]
                                        goto END_OF_SENDING_INDIRECT_MESSAGE;    
    bbb0:	e7cc      	b.n	bb4c <P2PTasks+0x664>
    bbb2:	46c0      	nop			; (mov r8, r8)
    bbb4:	0000bd1d 	.word	0x0000bd1d
    bbb8:	200026b5 	.word	0x200026b5
    bbbc:	20000014 	.word	0x20000014
    bbc0:	00009e89 	.word	0x00009e89
    bbc4:	0000aa81 	.word	0x0000aa81
    bbc8:	0000453d 	.word	0x0000453d
    bbcc:	20002950 	.word	0x20002950
    bbd0:	0000aabd 	.word	0x0000aabd
    bbd4:	0000ac29 	.word	0x0000ac29
    bbd8:	00004511 	.word	0x00004511
    bbdc:	20002668 	.word	0x20002668
    bbe0:	0000acfd 	.word	0x0000acfd
    bbe4:	00009375 	.word	0x00009375
    bbe8:	200026c0 	.word	0x200026c0
    bbec:	200026bc 	.word	0x200026bc
    bbf0:	0000ffff 	.word	0x0000ffff
    bbf4:	0000b221 	.word	0x0000b221
    bbf8:	200026e0 	.word	0x200026e0
    bbfc:	0000bf5d 	.word	0x0000bf5d
    bc00:	200026b8 	.word	0x200026b8
    bc04:	0000960d 	.word	0x0000960d
    bc08:	20002910 	.word	0x20002910
    bc0c:	20000019 	.word	0x20000019
    bc10:	20002960 	.word	0x20002960
    bc14:	200026e4 	.word	0x200026e4
    bc18:	200026ea 	.word	0x200026ea
    bc1c:	200027fe 	.word	0x200027fe
    bc20:	000075e1 	.word	0x000075e1
            P2PStatus.bits.RxHasUserData = 1;
    bc24:	4c26      	ldr	r4, [pc, #152]	; (bcc0 <P2PTasks+0x7d8>)
    bc26:	7823      	ldrb	r3, [r4, #0]
    bc28:	2208      	movs	r2, #8
    bc2a:	4313      	orrs	r3, r2
    bc2c:	7023      	strb	r3, [r4, #0]
			pktRxcallback(&rxMessage);
    bc2e:	4b25      	ldr	r3, [pc, #148]	; (bcc4 <P2PTasks+0x7dc>)
    bc30:	681b      	ldr	r3, [r3, #0]
    bc32:	4825      	ldr	r0, [pc, #148]	; (bcc8 <P2PTasks+0x7e0>)
    bc34:	4798      	blx	r3
			P2PStatus.bits.RxHasUserData = 0;
    bc36:	7823      	ldrb	r3, [r4, #0]
    bc38:	2208      	movs	r2, #8
    bc3a:	4393      	bics	r3, r2
    bc3c:	7023      	strb	r3, [r4, #0]
			MiMAC_DiscardPacket();
    bc3e:	4b23      	ldr	r3, [pc, #140]	; (bccc <P2PTasks+0x7e4>)
    bc40:	4798      	blx	r3
        if( rxMessage.PayloadSize == 0  || P2PStatus.bits.SearchConnection || P2PStatus.bits.Resync )
    bc42:	4b21      	ldr	r3, [pc, #132]	; (bcc8 <P2PTasks+0x7e0>)
    bc44:	7b1b      	ldrb	r3, [r3, #12]
    bc46:	2b00      	cmp	r3, #0
    bc48:	d007      	beq.n	bc5a <P2PTasks+0x772>
    bc4a:	4b1d      	ldr	r3, [pc, #116]	; (bcc0 <P2PTasks+0x7d8>)
    bc4c:	781b      	ldrb	r3, [r3, #0]
    bc4e:	06db      	lsls	r3, r3, #27
    bc50:	d403      	bmi.n	bc5a <P2PTasks+0x772>
    bc52:	4b1b      	ldr	r3, [pc, #108]	; (bcc0 <P2PTasks+0x7d8>)
    bc54:	781b      	ldrb	r3, [r3, #0]
    bc56:	069b      	lsls	r3, r3, #26
    bc58:	d506      	bpl.n	bc68 <P2PTasks+0x780>
            P2PStatus.bits.RxHasUserData = 0;
    bc5a:	4a19      	ldr	r2, [pc, #100]	; (bcc0 <P2PTasks+0x7d8>)
    bc5c:	7813      	ldrb	r3, [r2, #0]
    bc5e:	2108      	movs	r1, #8
    bc60:	438b      	bics	r3, r1
    bc62:	7013      	strb	r3, [r2, #0]
            MiMAC_DiscardPacket();
    bc64:	4b19      	ldr	r3, [pc, #100]	; (bccc <P2PTasks+0x7e4>)
    bc66:	4798      	blx	r3
    PDS_TaskHandler();
    bc68:	4b19      	ldr	r3, [pc, #100]	; (bcd0 <P2PTasks+0x7e8>)
    bc6a:	4798      	blx	r3
}
    bc6c:	b00b      	add	sp, #44	; 0x2c
    bc6e:	bc3c      	pop	{r2, r3, r4, r5}
    bc70:	4690      	mov	r8, r2
    bc72:	4699      	mov	r9, r3
    bc74:	46a2      	mov	sl, r4
    bc76:	46ab      	mov	fp, r5
    bc78:	bdf0      	pop	{r4, r5, r6, r7, pc}
                                if( (ConnMode == ENABLE_PREV_CONN) && (status != STATUS_EXISTS && status != STATUS_ACTIVE_SCAN) )
    bc7a:	4b16      	ldr	r3, [pc, #88]	; (bcd4 <P2PTasks+0x7ec>)
    bc7c:	781b      	ldrb	r3, [r3, #0]
    bc7e:	2b01      	cmp	r3, #1
    bc80:	d100      	bne.n	bc84 <P2PTasks+0x79c>
    bc82:	e5af      	b.n	b7e4 <P2PTasks+0x2fc>
                                        status = STATUS_NOT_SAME_PAN;
    bc84:	25f2      	movs	r5, #242	; 0xf2
    bc86:	e569      	b.n	b75c <P2PTasks+0x274>
                            MiMAC_DiscardPacket();
    bc88:	4b10      	ldr	r3, [pc, #64]	; (bccc <P2PTasks+0x7e4>)
    bc8a:	4798      	blx	r3
                            dataPtr[dataLen++] = CMD_P2P_CONNECTION_REMOVAL_RESPONSE;
    bc8c:	2301      	movs	r3, #1
                                dataPtr[dataLen++] = STATUS_ENTRY_NOT_EXIST;
    bc8e:	1c5c      	adds	r4, r3, #1
    bc90:	22f0      	movs	r2, #240	; 0xf0
    bc92:	4641      	mov	r1, r8
    bc94:	54ca      	strb	r2, [r1, r3]
                                    SendPacket(false, rxMessage.SourcePANID, rxMessage.SourceAddress, true, rxMessage.flags.bits.secEn, 
    bc96:	4b0c      	ldr	r3, [pc, #48]	; (bcc8 <P2PTasks+0x7e0>)
    bc98:	685a      	ldr	r2, [r3, #4]
    bc9a:	8859      	ldrh	r1, [r3, #2]
    bc9c:	480e      	ldr	r0, [pc, #56]	; (bcd8 <P2PTasks+0x7f0>)
    bc9e:	9005      	str	r0, [sp, #20]
    bca0:	2001      	movs	r0, #1
    bca2:	9004      	str	r0, [sp, #16]
    bca4:	2000      	movs	r0, #0
    bca6:	9003      	str	r0, [sp, #12]
    bca8:	4640      	mov	r0, r8
    bcaa:	9002      	str	r0, [sp, #8]
    bcac:	9401      	str	r4, [sp, #4]
    bcae:	781b      	ldrb	r3, [r3, #0]
    bcb0:	071b      	lsls	r3, r3, #28
    bcb2:	0fdb      	lsrs	r3, r3, #31
    bcb4:	9300      	str	r3, [sp, #0]
    bcb6:	2301      	movs	r3, #1
    bcb8:	2000      	movs	r0, #0
    bcba:	4c08      	ldr	r4, [pc, #32]	; (bcdc <P2PTasks+0x7f4>)
    bcbc:	47a0      	blx	r4
                            break;
    bcbe:	e7c0      	b.n	bc42 <P2PTasks+0x75a>
    bcc0:	200026e0 	.word	0x200026e0
    bcc4:	200002a8 	.word	0x200002a8
    bcc8:	20002950 	.word	0x20002950
    bccc:	00009e89 	.word	0x00009e89
    bcd0:	000094fd 	.word	0x000094fd
    bcd4:	20000018 	.word	0x20000018
    bcd8:	0000aabd 	.word	0x0000aabd
    bcdc:	0000ac29 	.word	0x0000ac29

0000bce0 <MiMem_Init>:
* Output:		    none
*
* Overview:		    This function will initialize the Mimem buffers
********************************************************************/
void MiMem_Init(void)
{
    bce0:	b510      	push	{r4, lr}
	size_t startAddress =  ALIGN((size_t)heapMem);
    bce2:	4a0b      	ldr	r2, [pc, #44]	; (bd10 <MiMem_Init+0x30>)
    bce4:	1e50      	subs	r0, r2, #1
    bce6:	2403      	movs	r4, #3
    bce8:	43a0      	bics	r0, r4
    bcea:	1d01      	adds	r1, r0, #4

	/*Aligned heap is the base */
	base = (Block_t*) startAddress;
    bcec:	4b09      	ldr	r3, [pc, #36]	; (bd14 <MiMem_Init+0x34>)
    bcee:	6019      	str	r1, [r3, #0]
	base->size = totalFreeBytesRemaining = HEAP_SIZE - (startAddress - (size_t)heapMem);
    bcf0:	4253      	negs	r3, r2
    bcf2:	43a3      	bics	r3, r4
    bcf4:	24c0      	movs	r4, #192	; 0xc0
    bcf6:	0164      	lsls	r4, r4, #5
    bcf8:	46a4      	mov	ip, r4
    bcfa:	4462      	add	r2, ip
    bcfc:	189b      	adds	r3, r3, r2
    bcfe:	4a06      	ldr	r2, [pc, #24]	; (bd18 <MiMem_Init+0x38>)
    bd00:	6013      	str	r3, [r2, #0]
    bd02:	60c3      	str	r3, [r0, #12]
	base->free = true;
    bd04:	2301      	movs	r3, #1
    bd06:	7403      	strb	r3, [r0, #16]
	base->next = NULL;
    bd08:	2300      	movs	r3, #0
    bd0a:	6043      	str	r3, [r0, #4]
	base->prev = NULL;
    bd0c:	6083      	str	r3, [r0, #8]
}
    bd0e:	bd10      	pop	{r4, pc}
    bd10:	200002b0 	.word	0x200002b0
    bd14:	200002ac 	.word	0x200002ac
    bd18:	20001ab0 	.word	0x20001ab0

0000bd1c <MiMem_Alloc>:
*  or returns NULL if no memory available
*
* Note:			    none
********************************************************************/
void* MiMem_Alloc(uint8_t size)
{
    bd1c:	b570      	push	{r4, r5, r6, lr}
    bd1e:	0005      	movs	r5, r0
	size_t requestedSize = 0U;
	void* requestedMemPtr = NULL;

	/* Initialize the Heap */
	if (!base)
    bd20:	4b29      	ldr	r3, [pc, #164]	; (bdc8 <MiMem_Alloc+0xac>)
    bd22:	681b      	ldr	r3, [r3, #0]
    bd24:	2b00      	cmp	r3, #0
    bd26:	d012      	beq.n	bd4e <MiMem_Alloc+0x32>
	{
		MiMem_Init();
	}
	/* if requested size is of non zero */
	if (size)
    bd28:	2d00      	cmp	r5, #0
    bd2a:	d047      	beq.n	bdbc <MiMem_Alloc+0xa0>
	{
		requestedSize =  size + blockMetaDataSize;
		requestedSize = ALIGN(requestedSize);
    bd2c:	0029      	movs	r1, r5
    bd2e:	310f      	adds	r1, #15
    bd30:	2303      	movs	r3, #3
    bd32:	4399      	bics	r1, r3
    bd34:	3104      	adds	r1, #4
		if (requestedSize <= totalFreeBytesRemaining)
    bd36:	4b25      	ldr	r3, [pc, #148]	; (bdcc <MiMem_Alloc+0xb0>)
    bd38:	6818      	ldr	r0, [r3, #0]
    bd3a:	4281      	cmp	r1, r0
    bd3c:	d840      	bhi.n	bdc0 <MiMem_Alloc+0xa4>
		{
			size_t receivedSize = (size_t)~0U;
			Block_t *requestedBlock = NULL;
			Block_t *blockPtr = base;
    bd3e:	4b22      	ldr	r3, [pc, #136]	; (bdc8 <MiMem_Alloc+0xac>)
    bd40:	681b      	ldr	r3, [r3, #0]

			/* Find best fit free Block */
			while (blockPtr)
    bd42:	2b00      	cmp	r3, #0
    bd44:	d03e      	beq.n	bdc4 <MiMem_Alloc+0xa8>
    bd46:	2600      	movs	r6, #0
    bd48:	2401      	movs	r4, #1
    bd4a:	4264      	negs	r4, r4
    bd4c:	e005      	b.n	bd5a <MiMem_Alloc+0x3e>
		MiMem_Init();
    bd4e:	4b20      	ldr	r3, [pc, #128]	; (bdd0 <MiMem_Alloc+0xb4>)
    bd50:	4798      	blx	r3
    bd52:	e7e9      	b.n	bd28 <MiMem_Alloc+0xc>
				if ((blockPtr->free) && (blockPtr->size >= requestedSize) && (blockPtr->size < receivedSize))
				{
					receivedSize = blockPtr->size;
					requestedBlock = blockPtr;
				}
				blockPtr = blockPtr->next;
    bd54:	681b      	ldr	r3, [r3, #0]
			while (blockPtr)
    bd56:	2b00      	cmp	r3, #0
    bd58:	d00a      	beq.n	bd70 <MiMem_Alloc+0x54>
				if ((blockPtr->free) && (blockPtr->size >= requestedSize) && (blockPtr->size < receivedSize))
    bd5a:	7b1a      	ldrb	r2, [r3, #12]
    bd5c:	2a00      	cmp	r2, #0
    bd5e:	d0f9      	beq.n	bd54 <MiMem_Alloc+0x38>
    bd60:	689a      	ldr	r2, [r3, #8]
    bd62:	4291      	cmp	r1, r2
    bd64:	d8f6      	bhi.n	bd54 <MiMem_Alloc+0x38>
    bd66:	42a2      	cmp	r2, r4
    bd68:	d2f4      	bcs.n	bd54 <MiMem_Alloc+0x38>
    bd6a:	001e      	movs	r6, r3
					receivedSize = blockPtr->size;
    bd6c:	0014      	movs	r4, r2
    bd6e:	e7f1      	b.n	bd54 <MiMem_Alloc+0x38>
    bd70:	2400      	movs	r4, #0
			}

			if (requestedBlock)
    bd72:	2e00      	cmp	r6, #0
    bd74:	d012      	beq.n	bd9c <MiMem_Alloc+0x80>
			{
				if ((requestedBlock->size - requestedSize) > HEAP_MINIMUM_BLOCK_SIZE)
    bd76:	68b3      	ldr	r3, [r6, #8]
    bd78:	1a5b      	subs	r3, r3, r1
    bd7a:	2b14      	cmp	r3, #20
    bd7c:	d810      	bhi.n	bda0 <MiMem_Alloc+0x84>
				splitBlock (requestedBlock, requestedSize);
				requestedBlock->free = false;
    bd7e:	2300      	movs	r3, #0
    bd80:	7333      	strb	r3, [r6, #12]
				totalFreeBytesRemaining -= requestedBlock->size;
    bd82:	68b3      	ldr	r3, [r6, #8]
    bd84:	1ac0      	subs	r0, r0, r3
    bd86:	4b11      	ldr	r3, [pc, #68]	; (bdcc <MiMem_Alloc+0xb0>)
    bd88:	6018      	str	r0, [r3, #0]
				requestedMemPtr = ( void* )(((uint8_t*)requestedBlock) + blockMetaDataSize);
    bd8a:	0034      	movs	r4, r6
    bd8c:	3410      	adds	r4, #16
			}
		}
	}
	if (NULL != requestedMemPtr)
    bd8e:	2c00      	cmp	r4, #0
    bd90:	d004      	beq.n	bd9c <MiMem_Alloc+0x80>
	{
		memset(requestedMemPtr, 0, size);
    bd92:	002a      	movs	r2, r5
    bd94:	2100      	movs	r1, #0
    bd96:	0020      	movs	r0, r4
    bd98:	4b0e      	ldr	r3, [pc, #56]	; (bdd4 <MiMem_Alloc+0xb8>)
    bd9a:	4798      	blx	r3
	}
	return requestedMemPtr;
}
    bd9c:	0020      	movs	r0, r4
    bd9e:	bd70      	pop	{r4, r5, r6, pc}
  \param[in] size size of the memory chunk requested
  \return None.
 ******************************************************************************/
static void splitBlock(Block_t* blockTobeSplitted, size_t size)
{
	uint8_t* ptr = (uint8_t*)blockTobeSplitted + size;
    bda0:	1872      	adds	r2, r6, r1
	Block_t* newBlock = (Block_t*)ptr;

	newBlock->size = blockTobeSplitted->size - size;
    bda2:	6093      	str	r3, [r2, #8]

	if (blockTobeSplitted->next)
    bda4:	6833      	ldr	r3, [r6, #0]
    bda6:	2b00      	cmp	r3, #0
    bda8:	d000      	beq.n	bdac <MiMem_Alloc+0x90>
		blockTobeSplitted->next->prev = newBlock;
    bdaa:	605a      	str	r2, [r3, #4]

	newBlock->next = blockTobeSplitted->next;
    bdac:	6833      	ldr	r3, [r6, #0]
    bdae:	6013      	str	r3, [r2, #0]
	newBlock->prev = blockTobeSplitted;
    bdb0:	6056      	str	r6, [r2, #4]
	newBlock->free = true;
    bdb2:	2301      	movs	r3, #1
    bdb4:	7313      	strb	r3, [r2, #12]

	blockTobeSplitted->next = newBlock;
    bdb6:	6032      	str	r2, [r6, #0]
	blockTobeSplitted->size = size;
    bdb8:	60b1      	str	r1, [r6, #8]
    bdba:	e7e0      	b.n	bd7e <MiMem_Alloc+0x62>
    bdbc:	2400      	movs	r4, #0
    bdbe:	e7ed      	b.n	bd9c <MiMem_Alloc+0x80>
    bdc0:	2400      	movs	r4, #0
    bdc2:	e7eb      	b.n	bd9c <MiMem_Alloc+0x80>
			while (blockPtr)
    bdc4:	2400      	movs	r4, #0
    bdc6:	e7e9      	b.n	bd9c <MiMem_Alloc+0x80>
    bdc8:	200002ac 	.word	0x200002ac
    bdcc:	20001ab0 	.word	0x20001ab0
    bdd0:	0000bce1 	.word	0x0000bce1
    bdd4:	00016839 	.word	0x00016839

0000bdd8 <MiMem_Free>:
	Block_t* blockPtr = base;
    bdd8:	4b1c      	ldr	r3, [pc, #112]	; (be4c <MiMem_Free+0x74>)
    bdda:	681b      	ldr	r3, [r3, #0]
	Block_t* freeBlockPtr = (Block_t*)((uint8_t*)ptr - (uint8_t*)blockMetaDataSize);
    bddc:	3810      	subs	r0, #16
	for(; ((blockPtr != NULL) && (blockPtr != freeBlockPtr)); blockPtr = blockPtr->next);
    bdde:	2b00      	cmp	r3, #0
    bde0:	d030      	beq.n	be44 <MiMem_Free+0x6c>
    bde2:	4283      	cmp	r3, r0
    bde4:	d02f      	beq.n	be46 <MiMem_Free+0x6e>
    bde6:	681b      	ldr	r3, [r3, #0]
    bde8:	2b00      	cmp	r3, #0
    bdea:	d02b      	beq.n	be44 <MiMem_Free+0x6c>
    bdec:	4298      	cmp	r0, r3
    bdee:	d1fa      	bne.n	bde6 <MiMem_Free+0xe>
		blockPtr->free = true;
    bdf0:	2301      	movs	r3, #1
    bdf2:	7303      	strb	r3, [r0, #12]
		totalFreeBytesRemaining += blockPtr->size;
    bdf4:	6881      	ldr	r1, [r0, #8]
    bdf6:	4a16      	ldr	r2, [pc, #88]	; (be50 <MiMem_Free+0x78>)
    bdf8:	6813      	ldr	r3, [r2, #0]
    bdfa:	185b      	adds	r3, r3, r1
    bdfc:	6013      	str	r3, [r2, #0]
		if (blockPtr->prev && blockPtr->prev->free)
    bdfe:	6843      	ldr	r3, [r0, #4]
    be00:	2b00      	cmp	r3, #0
    be02:	d00f      	beq.n	be24 <MiMem_Free+0x4c>
    be04:	7b1a      	ldrb	r2, [r3, #12]
    be06:	2a00      	cmp	r2, #0
    be08:	d00c      	beq.n	be24 <MiMem_Free+0x4c>
			blockPtr->prev->size += blockPtr->size;
    be0a:	689a      	ldr	r2, [r3, #8]
    be0c:	4694      	mov	ip, r2
    be0e:	4461      	add	r1, ip
    be10:	6099      	str	r1, [r3, #8]
			if (blockPtr->next)
    be12:	6803      	ldr	r3, [r0, #0]
    be14:	2b00      	cmp	r3, #0
    be16:	d001      	beq.n	be1c <MiMem_Free+0x44>
			blockPtr->next->prev = blockPtr->prev;
    be18:	6842      	ldr	r2, [r0, #4]
    be1a:	605a      	str	r2, [r3, #4]
			blockPtr->prev->next = blockPtr->next;
    be1c:	6843      	ldr	r3, [r0, #4]
    be1e:	6802      	ldr	r2, [r0, #0]
    be20:	601a      	str	r2, [r3, #0]
			blockPtr = blockPtr->prev;
    be22:	6840      	ldr	r0, [r0, #4]
		if (blockPtr->next && blockPtr->next->free)
    be24:	6803      	ldr	r3, [r0, #0]
    be26:	2b00      	cmp	r3, #0
    be28:	d00c      	beq.n	be44 <MiMem_Free+0x6c>
    be2a:	7b1a      	ldrb	r2, [r3, #12]
    be2c:	2a00      	cmp	r2, #0
    be2e:	d009      	beq.n	be44 <MiMem_Free+0x6c>
			blockPtr->size += blockPtr->next->size ;
    be30:	6882      	ldr	r2, [r0, #8]
    be32:	6899      	ldr	r1, [r3, #8]
    be34:	468c      	mov	ip, r1
    be36:	4462      	add	r2, ip
    be38:	6082      	str	r2, [r0, #8]
			blockPtr->next = blockPtr->next->next;
    be3a:	681b      	ldr	r3, [r3, #0]
    be3c:	6003      	str	r3, [r0, #0]
			if (blockPtr->next)
    be3e:	2b00      	cmp	r3, #0
    be40:	d000      	beq.n	be44 <MiMem_Free+0x6c>
			blockPtr->next->prev = blockPtr;
    be42:	6058      	str	r0, [r3, #4]
}
    be44:	4770      	bx	lr
	Block_t* blockPtr = base;
    be46:	0018      	movs	r0, r3
    be48:	e7d2      	b.n	bdf0 <MiMem_Free+0x18>
    be4a:	46c0      	nop			; (mov r8, r8)
    be4c:	200002ac 	.word	0x200002ac
    be50:	20001ab0 	.word	0x20001ab0

0000be54 <placeTimer>:
}

/*************************************************************************//**
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
    be54:	b530      	push	{r4, r5, lr}
	if (timers) {
    be56:	4b14      	ldr	r3, [pc, #80]	; (bea8 <placeTimer+0x54>)
    be58:	681d      	ldr	r5, [r3, #0]
    be5a:	2d00      	cmp	r5, #0
    be5c:	d01c      	beq.n	be98 <placeTimer+0x44>
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;
    be5e:	6882      	ldr	r2, [r0, #8]

		for (SYS_Timer_t *t = timers; t; t = t->next) {
			if (timeout < t->timeout) {
    be60:	6869      	ldr	r1, [r5, #4]
    be62:	428a      	cmp	r2, r1
    be64:	d309      	bcc.n	be7a <placeTimer+0x26>
    be66:	002c      	movs	r4, r5
				t->timeout -= timeout;
				break;
			} else {
				timeout -= t->timeout;
    be68:	1a52      	subs	r2, r2, r1
		for (SYS_Timer_t *t = timers; t; t = t->next) {
    be6a:	6823      	ldr	r3, [r4, #0]
    be6c:	2b00      	cmp	r3, #0
    be6e:	d008      	beq.n	be82 <placeTimer+0x2e>
			if (timeout < t->timeout) {
    be70:	6859      	ldr	r1, [r3, #4]
    be72:	4291      	cmp	r1, r2
    be74:	d803      	bhi.n	be7e <placeTimer+0x2a>
		for (SYS_Timer_t *t = timers; t; t = t->next) {
    be76:	001c      	movs	r4, r3
    be78:	e7f6      	b.n	be68 <placeTimer+0x14>
    be7a:	002b      	movs	r3, r5
		SYS_Timer_t *prev = NULL;
    be7c:	2400      	movs	r4, #0
				t->timeout -= timeout;
    be7e:	1a89      	subs	r1, r1, r2
    be80:	6059      	str	r1, [r3, #4]
			}

			prev = t;
		}

		timer->timeout = timeout;
    be82:	6042      	str	r2, [r0, #4]

		if (prev) {
    be84:	2c00      	cmp	r4, #0
    be86:	d003      	beq.n	be90 <placeTimer+0x3c>
			timer->next = prev->next;
    be88:	6823      	ldr	r3, [r4, #0]
    be8a:	6003      	str	r3, [r0, #0]
			prev->next = timer;
    be8c:	6020      	str	r0, [r4, #0]
	} else {
		timer->next = NULL;
		timer->timeout = timer->interval;
		timers = timer;
	}
}
    be8e:	bd30      	pop	{r4, r5, pc}
			timer->next = timers;
    be90:	6005      	str	r5, [r0, #0]
			timers = timer;
    be92:	4b05      	ldr	r3, [pc, #20]	; (bea8 <placeTimer+0x54>)
    be94:	6018      	str	r0, [r3, #0]
    be96:	e7fa      	b.n	be8e <placeTimer+0x3a>
		timer->next = NULL;
    be98:	2300      	movs	r3, #0
    be9a:	6003      	str	r3, [r0, #0]
		timer->timeout = timer->interval;
    be9c:	6883      	ldr	r3, [r0, #8]
    be9e:	6043      	str	r3, [r0, #4]
		timers = timer;
    bea0:	4b01      	ldr	r3, [pc, #4]	; (bea8 <placeTimer+0x54>)
    bea2:	6018      	str	r0, [r3, #0]
}
    bea4:	e7f3      	b.n	be8e <placeTimer+0x3a>
    bea6:	46c0      	nop			; (mov r8, r8)
    bea8:	20001ab4 	.word	0x20001ab4

0000beac <SYS_HwOverflow_Cb>:
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
}

void SYS_HwOverflow_Cb(void)
{
	timerExtension1++;
    beac:	4a06      	ldr	r2, [pc, #24]	; (bec8 <SYS_HwOverflow_Cb+0x1c>)
    beae:	7813      	ldrb	r3, [r2, #0]
    beb0:	3301      	adds	r3, #1
    beb2:	b2db      	uxtb	r3, r3
    beb4:	7013      	strb	r3, [r2, #0]
	if(timerExtension1 == 0)
    beb6:	7813      	ldrb	r3, [r2, #0]
    beb8:	2b00      	cmp	r3, #0
    beba:	d104      	bne.n	bec6 <SYS_HwOverflow_Cb+0x1a>
	{
		timerExtension2++;
    bebc:	4a03      	ldr	r2, [pc, #12]	; (becc <SYS_HwOverflow_Cb+0x20>)
    bebe:	7813      	ldrb	r3, [r2, #0]
    bec0:	3301      	adds	r3, #1
    bec2:	b2db      	uxtb	r3, r3
    bec4:	7013      	strb	r3, [r2, #0]
	}
}
    bec6:	4770      	bx	lr
    bec8:	2000296c 	.word	0x2000296c
    becc:	2000296d 	.word	0x2000296d

0000bed0 <SYS_TimerStop>:
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    bed0:	4b0e      	ldr	r3, [pc, #56]	; (bf0c <SYS_TimerStop+0x3c>)
    bed2:	681a      	ldr	r2, [r3, #0]
    bed4:	2a00      	cmp	r2, #0
    bed6:	d014      	beq.n	bf02 <SYS_TimerStop+0x32>
		if (t == timer) {
    bed8:	4282      	cmp	r2, r0
    beda:	d013      	beq.n	bf04 <SYS_TimerStop+0x34>
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    bedc:	6813      	ldr	r3, [r2, #0]
    bede:	2b00      	cmp	r3, #0
    bee0:	d00f      	beq.n	bf02 <SYS_TimerStop+0x32>
		if (t == timer) {
    bee2:	4298      	cmp	r0, r3
    bee4:	d001      	beq.n	beea <SYS_TimerStop+0x1a>
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    bee6:	001a      	movs	r2, r3
    bee8:	e7f8      	b.n	bedc <SYS_TimerStop+0xc>
			if (prev) {
    beea:	2a00      	cmp	r2, #0
    beec:	d00a      	beq.n	bf04 <SYS_TimerStop+0x34>
				prev->next = t->next;
    beee:	6803      	ldr	r3, [r0, #0]
    bef0:	6013      	str	r3, [r2, #0]
			if (t->next) {
    bef2:	6803      	ldr	r3, [r0, #0]
    bef4:	2b00      	cmp	r3, #0
    bef6:	d004      	beq.n	bf02 <SYS_TimerStop+0x32>
				t->next->timeout += timer->timeout;
    bef8:	6842      	ldr	r2, [r0, #4]
    befa:	6859      	ldr	r1, [r3, #4]
    befc:	468c      	mov	ip, r1
    befe:	4462      	add	r2, ip
    bf00:	605a      	str	r2, [r3, #4]
}
    bf02:	4770      	bx	lr
				timers = t->next;
    bf04:	4b01      	ldr	r3, [pc, #4]	; (bf0c <SYS_TimerStop+0x3c>)
    bf06:	6802      	ldr	r2, [r0, #0]
    bf08:	601a      	str	r2, [r3, #0]
    bf0a:	e7f2      	b.n	bef2 <SYS_TimerStop+0x22>
    bf0c:	20001ab4 	.word	0x20001ab4

0000bf10 <SYS_TimerStarted>:
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    bf10:	4b09      	ldr	r3, [pc, #36]	; (bf38 <SYS_TimerStarted+0x28>)
    bf12:	681b      	ldr	r3, [r3, #0]
    bf14:	2b00      	cmp	r3, #0
    bf16:	d00a      	beq.n	bf2e <SYS_TimerStarted+0x1e>
		if (t == timer) {
    bf18:	4283      	cmp	r3, r0
    bf1a:	d00a      	beq.n	bf32 <SYS_TimerStarted+0x22>
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    bf1c:	681b      	ldr	r3, [r3, #0]
    bf1e:	2b00      	cmp	r3, #0
    bf20:	d003      	beq.n	bf2a <SYS_TimerStarted+0x1a>
		if (t == timer) {
    bf22:	4298      	cmp	r0, r3
    bf24:	d1fa      	bne.n	bf1c <SYS_TimerStarted+0xc>
			return true;
    bf26:	2001      	movs	r0, #1
    bf28:	e000      	b.n	bf2c <SYS_TimerStarted+0x1c>
	return false;
    bf2a:	2000      	movs	r0, #0
}
    bf2c:	4770      	bx	lr
	return false;
    bf2e:	2000      	movs	r0, #0
    bf30:	e7fc      	b.n	bf2c <SYS_TimerStarted+0x1c>
			return true;
    bf32:	2001      	movs	r0, #1
    bf34:	e7fa      	b.n	bf2c <SYS_TimerStarted+0x1c>
    bf36:	46c0      	nop			; (mov r8, r8)
    bf38:	20001ab4 	.word	0x20001ab4

0000bf3c <SYS_TimerStart>:
{
    bf3c:	b510      	push	{r4, lr}
    bf3e:	0004      	movs	r4, r0
	if (!SYS_TimerStarted(timer)) {
    bf40:	4b04      	ldr	r3, [pc, #16]	; (bf54 <SYS_TimerStart+0x18>)
    bf42:	4798      	blx	r3
    bf44:	2800      	cmp	r0, #0
    bf46:	d000      	beq.n	bf4a <SYS_TimerStart+0xe>
}
    bf48:	bd10      	pop	{r4, pc}
		placeTimer(timer);
    bf4a:	0020      	movs	r0, r4
    bf4c:	4b02      	ldr	r3, [pc, #8]	; (bf58 <SYS_TimerStart+0x1c>)
    bf4e:	4798      	blx	r3
}
    bf50:	e7fa      	b.n	bf48 <SYS_TimerStart+0xc>
    bf52:	46c0      	nop			; (mov r8, r8)
    bf54:	0000bf11 	.word	0x0000bf11
    bf58:	0000be55 	.word	0x0000be55

0000bf5c <MiWi_TickGet>:
{
    bf5c:	b570      	push	{r4, r5, r6, lr}
	uint8_t current_timerExtension1 = timerExtension1;
    bf5e:	4e11      	ldr	r6, [pc, #68]	; (bfa4 <MiWi_TickGet+0x48>)
    bf60:	7835      	ldrb	r5, [r6, #0]
    bf62:	b2ed      	uxtb	r5, r5
	tmr_disable_ovf_interrupt();
    bf64:	4b10      	ldr	r3, [pc, #64]	; (bfa8 <MiWi_TickGet+0x4c>)
    bf66:	4798      	blx	r3
	currentTime.word.w0 = common_tc_read_count();
    bf68:	4b10      	ldr	r3, [pc, #64]	; (bfac <MiWi_TickGet+0x50>)
    bf6a:	4798      	blx	r3
    bf6c:	0004      	movs	r4, r0
	tmr_enable_ovf_interrupt();
    bf6e:	4b10      	ldr	r3, [pc, #64]	; (bfb0 <MiWi_TickGet+0x54>)
    bf70:	4798      	blx	r3
  __ASM volatile ("nop");
    bf72:	46c0      	nop			; (mov r8, r8)
	if (current_timerExtension1 != timerExtension1)
    bf74:	7833      	ldrb	r3, [r6, #0]
    bf76:	b2db      	uxtb	r3, r3
    bf78:	429d      	cmp	r5, r3
    bf7a:	d004      	beq.n	bf86 <MiWi_TickGet+0x2a>
		currentTime.word.w0 = common_tc_read_count();
    bf7c:	4b0b      	ldr	r3, [pc, #44]	; (bfac <MiWi_TickGet+0x50>)
    bf7e:	4798      	blx	r3
    bf80:	0c24      	lsrs	r4, r4, #16
    bf82:	0424      	lsls	r4, r4, #16
    bf84:	4304      	orrs	r4, r0
    currentTime.byte.b2 = timerExtension1;
    bf86:	4b07      	ldr	r3, [pc, #28]	; (bfa4 <MiWi_TickGet+0x48>)
    bf88:	781b      	ldrb	r3, [r3, #0]
    bf8a:	041b      	lsls	r3, r3, #16
    bf8c:	4809      	ldr	r0, [pc, #36]	; (bfb4 <MiWi_TickGet+0x58>)
    bf8e:	4004      	ands	r4, r0
    bf90:	431c      	orrs	r4, r3
    currentTime.byte.b3 = timerExtension2;
    bf92:	4b09      	ldr	r3, [pc, #36]	; (bfb8 <MiWi_TickGet+0x5c>)
    bf94:	781b      	ldrb	r3, [r3, #0]
    bf96:	061b      	lsls	r3, r3, #24
    bf98:	0224      	lsls	r4, r4, #8
    bf9a:	0a24      	lsrs	r4, r4, #8
    bf9c:	431c      	orrs	r4, r3
}
    bf9e:	0020      	movs	r0, r4
    bfa0:	bd70      	pop	{r4, r5, r6, pc}
    bfa2:	46c0      	nop			; (mov r8, r8)
    bfa4:	2000296c 	.word	0x2000296c
    bfa8:	0000d9e5 	.word	0x0000d9e5
    bfac:	0001340d 	.word	0x0001340d
    bfb0:	0000d9f9 	.word	0x0000d9f9
    bfb4:	ff00ffff 	.word	0xff00ffff
    bfb8:	2000296d 	.word	0x2000296d

0000bfbc <MiWi_TickGetDiff>:
	if (current_tick.Val > previous_tick.Val)
    bfbc:	4288      	cmp	r0, r1
    bfbe:	d802      	bhi.n	bfc6 <MiWi_TickGetDiff+0xa>
		ret_val = (0xFFFFFFFF - previous_tick.Val) + current_tick.Val;
    bfc0:	3801      	subs	r0, #1
    bfc2:	1a40      	subs	r0, r0, r1
}
    bfc4:	4770      	bx	lr
		ret_val = current_tick.Val - previous_tick.Val;
    bfc6:	1a40      	subs	r0, r0, r1
    bfc8:	e7fc      	b.n	bfc4 <MiWi_TickGetDiff+0x8>
    bfca:	Address 0x0000bfca is out of bounds.


0000bfcc <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    bfcc:	b570      	push	{r4, r5, r6, lr}
    bfce:	b082      	sub	sp, #8
    bfd0:	0005      	movs	r5, r0
    bfd2:	000e      	movs	r6, r1
	uint16_t temp = 0;
    bfd4:	2200      	movs	r2, #0
    bfd6:	466b      	mov	r3, sp
    bfd8:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    bfda:	4c06      	ldr	r4, [pc, #24]	; (bff4 <usart_serial_getchar+0x28>)
    bfdc:	466b      	mov	r3, sp
    bfde:	1d99      	adds	r1, r3, #6
    bfe0:	0028      	movs	r0, r5
    bfe2:	47a0      	blx	r4
    bfe4:	2800      	cmp	r0, #0
    bfe6:	d1f9      	bne.n	bfdc <usart_serial_getchar+0x10>

	*c = temp;
    bfe8:	466b      	mov	r3, sp
    bfea:	3306      	adds	r3, #6
    bfec:	881b      	ldrh	r3, [r3, #0]
    bfee:	7033      	strb	r3, [r6, #0]
}
    bff0:	b002      	add	sp, #8
    bff2:	bd70      	pop	{r4, r5, r6, pc}
    bff4:	0000604d 	.word	0x0000604d

0000bff8 <usart_serial_putchar>:
{
    bff8:	b570      	push	{r4, r5, r6, lr}
    bffa:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
    bffc:	b28c      	uxth	r4, r1
    bffe:	4e03      	ldr	r6, [pc, #12]	; (c00c <usart_serial_putchar+0x14>)
    c000:	0021      	movs	r1, r4
    c002:	0028      	movs	r0, r5
    c004:	47b0      	blx	r6
    c006:	2800      	cmp	r0, #0
    c008:	d1fa      	bne.n	c000 <usart_serial_putchar+0x8>
}
    c00a:	bd70      	pop	{r4, r5, r6, pc}
    c00c:	00006021 	.word	0x00006021

0000c010 <USART_HOST_ISR_VECT>:
#if SAMD || SAMR21 || SAML21 || SAMR30 || SAMR34 || SAMR35 || WLR089
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
    c010:	b510      	push	{r4, lr}
    c012:	b082      	sub	sp, #8
static inline enum status_code usart_serial_read_packet(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
	return usart_read_buffer_wait(module, rx_data, length);
    c014:	466b      	mov	r3, sp
    c016:	1ddc      	adds	r4, r3, #7
    c018:	2201      	movs	r2, #1
    c01a:	0021      	movs	r1, r4
    c01c:	480f      	ldr	r0, [pc, #60]	; (c05c <USART_HOST_ISR_VECT+0x4c>)
    c01e:	4b10      	ldr	r3, [pc, #64]	; (c060 <USART_HOST_ISR_VECT+0x50>)
    c020:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
    c022:	b672      	cpsid	i
  __ASM volatile ("dmb");
    c024:	f3bf 8f5f 	dmb	sy
#else
    usart_serial_read_packet(USART_HOST, &temp, 1);
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
    c028:	2200      	movs	r2, #0
    c02a:	4b0e      	ldr	r3, [pc, #56]	; (c064 <USART_HOST_ISR_VECT+0x54>)
    c02c:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */

	serial_rx_buf[serial_rx_buf_tail] = temp;
    c02e:	4b0e      	ldr	r3, [pc, #56]	; (c068 <USART_HOST_ISR_VECT+0x58>)
    c030:	781b      	ldrb	r3, [r3, #0]
    c032:	7821      	ldrb	r1, [r4, #0]
    c034:	4a0d      	ldr	r2, [pc, #52]	; (c06c <USART_HOST_ISR_VECT+0x5c>)
    c036:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
    c038:	2b7f      	cmp	r3, #127	; 0x7f
    c03a:	d00a      	beq.n	c052 <USART_HOST_ISR_VECT+0x42>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
	} else {
		serial_rx_buf_tail++;
    c03c:	3301      	adds	r3, #1
    c03e:	4a0a      	ldr	r2, [pc, #40]	; (c068 <USART_HOST_ISR_VECT+0x58>)
    c040:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
    c042:	2201      	movs	r2, #1
    c044:	4b07      	ldr	r3, [pc, #28]	; (c064 <USART_HOST_ISR_VECT+0x54>)
    c046:	701a      	strb	r2, [r3, #0]
    c048:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    c04c:	b662      	cpsie	i
}
    c04e:	b002      	add	sp, #8
    c050:	bd10      	pop	{r4, pc}
		serial_rx_buf_tail = 0x00;
    c052:	2200      	movs	r2, #0
    c054:	4b04      	ldr	r3, [pc, #16]	; (c068 <USART_HOST_ISR_VECT+0x58>)
    c056:	701a      	strb	r2, [r3, #0]
    c058:	e7f3      	b.n	c042 <USART_HOST_ISR_VECT+0x32>
    c05a:	46c0      	nop			; (mov r8, r8)
    c05c:	20001ab8 	.word	0x20001ab8
    c060:	0000617d 	.word	0x0000617d
    c064:	20000008 	.word	0x20000008
    c068:	20001b6c 	.word	0x20001b6c
    c06c:	20001aec 	.word	0x20001aec

0000c070 <sio2host_init>:
{
    c070:	b5f0      	push	{r4, r5, r6, r7, lr}
    c072:	b091      	sub	sp, #68	; 0x44
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    c074:	2380      	movs	r3, #128	; 0x80
    c076:	05db      	lsls	r3, r3, #23
    c078:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    c07a:	2300      	movs	r3, #0
    c07c:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    c07e:	22ff      	movs	r2, #255	; 0xff
    c080:	4669      	mov	r1, sp
    c082:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    c084:	2200      	movs	r2, #0
    c086:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    c088:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    c08a:	2401      	movs	r4, #1
    c08c:	2124      	movs	r1, #36	; 0x24
    c08e:	4668      	mov	r0, sp
    c090:	5444      	strb	r4, [r0, r1]
	config->transmitter_enable = true;
    c092:	3101      	adds	r1, #1
    c094:	5444      	strb	r4, [r0, r1]
	config->clock_polarity_inverted = false;
    c096:	3101      	adds	r1, #1
    c098:	5443      	strb	r3, [r0, r1]
	config->use_external_clock = false;
    c09a:	3101      	adds	r1, #1
    c09c:	5443      	strb	r3, [r0, r1]
	config->ext_clock_freq   = 0;
    c09e:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    c0a0:	3105      	adds	r1, #5
    c0a2:	5443      	strb	r3, [r0, r1]
	config->generator_source = GCLK_GENERATOR_0;
    c0a4:	3101      	adds	r1, #1
    c0a6:	5443      	strb	r3, [r0, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    c0a8:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    c0aa:	8203      	strh	r3, [r0, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    c0ac:	76c3      	strb	r3, [r0, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    c0ae:	7602      	strb	r2, [r0, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    c0b0:	7702      	strb	r2, [r0, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    c0b2:	7642      	strb	r2, [r0, #25]
	config->receive_pulse_length                    = 19;
    c0b4:	2313      	movs	r3, #19
    c0b6:	7683      	strb	r3, [r0, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    c0b8:	7742      	strb	r2, [r0, #29]
	host_uart_config.mux_setting = HOST_SERCOM_MUX_SETTING;
    c0ba:	2380      	movs	r3, #128	; 0x80
    c0bc:	035b      	lsls	r3, r3, #13
    c0be:	9303      	str	r3, [sp, #12]
	host_uart_config.pinmux_pad0 = HOST_SERCOM_PINMUX_PAD0;
    c0c0:	4b2f      	ldr	r3, [pc, #188]	; (c180 <sio2host_init+0x110>)
    c0c2:	930c      	str	r3, [sp, #48]	; 0x30
	host_uart_config.pinmux_pad1 = HOST_SERCOM_PINMUX_PAD1;
    c0c4:	4b2f      	ldr	r3, [pc, #188]	; (c184 <sio2host_init+0x114>)
    c0c6:	930d      	str	r3, [sp, #52]	; 0x34
	host_uart_config.pinmux_pad2 = HOST_SERCOM_PINMUX_PAD2;
    c0c8:	2301      	movs	r3, #1
    c0ca:	425b      	negs	r3, r3
    c0cc:	930e      	str	r3, [sp, #56]	; 0x38
	host_uart_config.pinmux_pad3 = HOST_SERCOM_PINMUX_PAD3;
    c0ce:	930f      	str	r3, [sp, #60]	; 0x3c
	host_uart_config.baudrate    = USART_HOST_BAUDRATE;
    c0d0:	23e1      	movs	r3, #225	; 0xe1
    c0d2:	025b      	lsls	r3, r3, #9
    c0d4:	9308      	str	r3, [sp, #32]
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    c0d6:	4d2c      	ldr	r5, [pc, #176]	; (c188 <sio2host_init+0x118>)
    c0d8:	4b2c      	ldr	r3, [pc, #176]	; (c18c <sio2host_init+0x11c>)
    c0da:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    c0dc:	4a2c      	ldr	r2, [pc, #176]	; (c190 <sio2host_init+0x120>)
    c0de:	4b2d      	ldr	r3, [pc, #180]	; (c194 <sio2host_init+0x124>)
    c0e0:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    c0e2:	4a2d      	ldr	r2, [pc, #180]	; (c198 <sio2host_init+0x128>)
    c0e4:	4b2d      	ldr	r3, [pc, #180]	; (c19c <sio2host_init+0x12c>)
    c0e6:	601a      	str	r2, [r3, #0]
	if (usart_init(module, hw, config) == STATUS_OK) {
    c0e8:	466a      	mov	r2, sp
    c0ea:	2184      	movs	r1, #132	; 0x84
    c0ec:	05c9      	lsls	r1, r1, #23
    c0ee:	0028      	movs	r0, r5
    c0f0:	4b2b      	ldr	r3, [pc, #172]	; (c1a0 <sio2host_init+0x130>)
    c0f2:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    c0f4:	4f2b      	ldr	r7, [pc, #172]	; (c1a4 <sio2host_init+0x134>)
    c0f6:	683b      	ldr	r3, [r7, #0]
    c0f8:	6898      	ldr	r0, [r3, #8]
    c0fa:	2100      	movs	r1, #0
    c0fc:	4e2a      	ldr	r6, [pc, #168]	; (c1a8 <sio2host_init+0x138>)
    c0fe:	47b0      	blx	r6
	setbuf(stdin, NULL);
    c100:	683b      	ldr	r3, [r7, #0]
    c102:	6858      	ldr	r0, [r3, #4]
    c104:	2100      	movs	r1, #0
    c106:	47b0      	blx	r6
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    c108:	682e      	ldr	r6, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    c10a:	0030      	movs	r0, r6
    c10c:	4b27      	ldr	r3, [pc, #156]	; (c1ac <sio2host_init+0x13c>)
    c10e:	4798      	blx	r3
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    c110:	231f      	movs	r3, #31
    c112:	4018      	ands	r0, r3
    c114:	4084      	lsls	r4, r0
    c116:	4b26      	ldr	r3, [pc, #152]	; (c1b0 <sio2host_init+0x140>)
    c118:	601c      	str	r4, [r3, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    c11a:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    c11c:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    c11e:	2b00      	cmp	r3, #0
    c120:	d1fc      	bne.n	c11c <sio2host_init+0xac>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    c122:	6833      	ldr	r3, [r6, #0]
    c124:	2202      	movs	r2, #2
    c126:	4313      	orrs	r3, r2
    c128:	6033      	str	r3, [r6, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    c12a:	4b17      	ldr	r3, [pc, #92]	; (c188 <sio2host_init+0x118>)
    c12c:	681b      	ldr	r3, [r3, #0]
	return (usart_hw->SYNCBUSY.reg);
    c12e:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    c130:	2a00      	cmp	r2, #0
    c132:	d1fc      	bne.n	c12e <sio2host_init+0xbe>
			module->receiver_enabled = true;
			break;

		case USART_TRANSCEIVER_TX:
			/* Enable TX */
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_TXEN;
    c134:	6859      	ldr	r1, [r3, #4]
    c136:	2280      	movs	r2, #128	; 0x80
    c138:	0252      	lsls	r2, r2, #9
    c13a:	430a      	orrs	r2, r1
    c13c:	605a      	str	r2, [r3, #4]
			module->transmitter_enabled = true;
    c13e:	2101      	movs	r1, #1
    c140:	4a11      	ldr	r2, [pc, #68]	; (c188 <sio2host_init+0x118>)
    c142:	71d1      	strb	r1, [r2, #7]
	return (usart_hw->SYNCBUSY.reg);
    c144:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    c146:	2a00      	cmp	r2, #0
    c148:	d1fc      	bne.n	c144 <sio2host_init+0xd4>
	return (usart_hw->SYNCBUSY.reg);
    c14a:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    c14c:	2a00      	cmp	r2, #0
    c14e:	d1fc      	bne.n	c14a <sio2host_init+0xda>
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_RXEN;
    c150:	6859      	ldr	r1, [r3, #4]
    c152:	2280      	movs	r2, #128	; 0x80
    c154:	0292      	lsls	r2, r2, #10
    c156:	430a      	orrs	r2, r1
    c158:	605a      	str	r2, [r3, #4]
			module->receiver_enabled = true;
    c15a:	2101      	movs	r1, #1
    c15c:	4a0a      	ldr	r2, [pc, #40]	; (c188 <sio2host_init+0x118>)
    c15e:	7191      	strb	r1, [r2, #6]
	return (usart_hw->SYNCBUSY.reg);
    c160:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    c162:	2a00      	cmp	r2, #0
    c164:	d1fc      	bne.n	c160 <sio2host_init+0xf0>
	USART_HOST_RX_ISR_ENABLE();
    c166:	4913      	ldr	r1, [pc, #76]	; (c1b4 <sio2host_init+0x144>)
    c168:	2000      	movs	r0, #0
    c16a:	4b13      	ldr	r3, [pc, #76]	; (c1b8 <sio2host_init+0x148>)
    c16c:	4798      	blx	r3
    c16e:	2204      	movs	r2, #4
    c170:	2384      	movs	r3, #132	; 0x84
    c172:	05db      	lsls	r3, r3, #23
    c174:	759a      	strb	r2, [r3, #22]
    c176:	32fc      	adds	r2, #252	; 0xfc
    c178:	4b0d      	ldr	r3, [pc, #52]	; (c1b0 <sio2host_init+0x140>)
    c17a:	601a      	str	r2, [r3, #0]
}
    c17c:	b011      	add	sp, #68	; 0x44
    c17e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c180:	00040003 	.word	0x00040003
    c184:	00050003 	.word	0x00050003
    c188:	20001ab8 	.word	0x20001ab8
    c18c:	20001f60 	.word	0x20001f60
    c190:	0000bff9 	.word	0x0000bff9
    c194:	20001f5c 	.word	0x20001f5c
    c198:	0000bfcd 	.word	0x0000bfcd
    c19c:	20001f58 	.word	0x20001f58
    c1a0:	00005cb5 	.word	0x00005cb5
    c1a4:	20000028 	.word	0x20000028
    c1a8:	00016fe5 	.word	0x00016fe5
    c1ac:	000057e5 	.word	0x000057e5
    c1b0:	e000e100 	.word	0xe000e100
    c1b4:	0000c011 	.word	0x0000c011
    c1b8:	000057a9 	.word	0x000057a9

0000c1bc <sio2host_tx>:
{
    c1bc:	b5f0      	push	{r4, r5, r6, r7, lr}
    c1be:	b083      	sub	sp, #12
    c1c0:	0006      	movs	r6, r0
    c1c2:	9101      	str	r1, [sp, #4]
	return usart_write_buffer_wait(module, tx_data, length);
    c1c4:	466b      	mov	r3, sp
    c1c6:	889d      	ldrh	r5, [r3, #4]
    c1c8:	4c05      	ldr	r4, [pc, #20]	; (c1e0 <sio2host_tx+0x24>)
    c1ca:	4f06      	ldr	r7, [pc, #24]	; (c1e4 <sio2host_tx+0x28>)
    c1cc:	002a      	movs	r2, r5
    c1ce:	0031      	movs	r1, r6
    c1d0:	0020      	movs	r0, r4
    c1d2:	47b8      	blx	r7
	} while (status != STATUS_OK);
    c1d4:	2800      	cmp	r0, #0
    c1d6:	d1f9      	bne.n	c1cc <sio2host_tx+0x10>
}
    c1d8:	9801      	ldr	r0, [sp, #4]
    c1da:	b003      	add	sp, #12
    c1dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c1de:	46c0      	nop			; (mov r8, r8)
    c1e0:	20001ab8 	.word	0x20001ab8
    c1e4:	000060bd 	.word	0x000060bd

0000c1e8 <sio2host_putchar>:
{
    c1e8:	b500      	push	{lr}
    c1ea:	b083      	sub	sp, #12
    c1ec:	466b      	mov	r3, sp
    c1ee:	71d8      	strb	r0, [r3, #7]
    c1f0:	3307      	adds	r3, #7
	sio2host_tx(&ch, 1);
    c1f2:	2101      	movs	r1, #1
    c1f4:	0018      	movs	r0, r3
    c1f6:	4b02      	ldr	r3, [pc, #8]	; (c200 <sio2host_putchar+0x18>)
    c1f8:	4798      	blx	r3
}
    c1fa:	b003      	add	sp, #12
    c1fc:	bd00      	pop	{pc}
    c1fe:	46c0      	nop			; (mov r8, r8)
    c200:	0000c1bd 	.word	0x0000c1bd

0000c204 <HAL_SPISend>:
	SercomSpi *const spi_module = &(module->hw->SPI);
    c204:	4b13      	ldr	r3, [pc, #76]	; (c254 <HAL_SPISend+0x50>)
    c206:	681b      	ldr	r3, [r3, #0]
static uint8_t HAL_SPISend(uint8_t data)
{
	uint16_t read_val = 0;
	
	/* Write the byte in the transceiver data register */
	while (!spi_is_ready_to_write(&master));
    c208:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    c20a:	7e1a      	ldrb	r2, [r3, #24]
    c20c:	420a      	tst	r2, r1
    c20e:	d0fc      	beq.n	c20a <HAL_SPISend+0x6>
    c210:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    c212:	07d2      	lsls	r2, r2, #31
    c214:	d500      	bpl.n	c218 <HAL_SPISend+0x14>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    c216:	6298      	str	r0, [r3, #40]	; 0x28
	spi_write(&master, data);
	while (!spi_is_write_complete(&master));
    c218:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    c21a:	7e1a      	ldrb	r2, [r3, #24]
    c21c:	420a      	tst	r2, r1
    c21e:	d0fc      	beq.n	c21a <HAL_SPISend+0x16>
	
	while (!spi_is_ready_to_read(&master));
    c220:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    c222:	7e1a      	ldrb	r2, [r3, #24]
    c224:	420a      	tst	r2, r1
    c226:	d0fc      	beq.n	c222 <HAL_SPISend+0x1e>
    c228:	7e1a      	ldrb	r2, [r3, #24]
	uint16_t read_val = 0;
    c22a:	2000      	movs	r0, #0
	if (!spi_is_ready_to_read(module)) {
    c22c:	0752      	lsls	r2, r2, #29
    c22e:	d50a      	bpl.n	c246 <HAL_SPISend+0x42>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    c230:	8b5a      	ldrh	r2, [r3, #26]
    c232:	0752      	lsls	r2, r2, #29
    c234:	d501      	bpl.n	c23a <HAL_SPISend+0x36>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    c236:	2204      	movs	r2, #4
    c238:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    c23a:	4a06      	ldr	r2, [pc, #24]	; (c254 <HAL_SPISend+0x50>)
    c23c:	7992      	ldrb	r2, [r2, #6]
    c23e:	2a01      	cmp	r2, #1
    c240:	d003      	beq.n	c24a <HAL_SPISend+0x46>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    c242:	6a98      	ldr	r0, [r3, #40]	; 0x28
    c244:	b2c0      	uxtb	r0, r0
	spi_read(&master, &read_val);
	
	return ((uint8_t)read_val);
    c246:	b2c0      	uxtb	r0, r0
}
    c248:	4770      	bx	lr
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    c24a:	6a98      	ldr	r0, [r3, #40]	; 0x28
    c24c:	05c0      	lsls	r0, r0, #23
    c24e:	0dc0      	lsrs	r0, r0, #23
    c250:	e7f9      	b.n	c246 <HAL_SPISend+0x42>
    c252:	46c0      	nop			; (mov r8, r8)
    c254:	20001b7c 	.word	0x20001b7c

0000c258 <HAL_ResetPinMakeOutput>:
{
    c258:	b500      	push	{lr}
    c25a:	b083      	sub	sp, #12
	config->input_pull = PORT_PIN_PULL_UP;
    c25c:	a901      	add	r1, sp, #4
    c25e:	2301      	movs	r3, #1
    c260:	704b      	strb	r3, [r1, #1]
	config->powersave  = false;
    c262:	2200      	movs	r2, #0
    c264:	708a      	strb	r2, [r1, #2]
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    c266:	700b      	strb	r3, [r1, #0]
	port_pin_set_config(SX_RF_RESET_PIN,&pin_conf);
    c268:	202f      	movs	r0, #47	; 0x2f
    c26a:	4b02      	ldr	r3, [pc, #8]	; (c274 <HAL_ResetPinMakeOutput+0x1c>)
    c26c:	4798      	blx	r3
}
    c26e:	b003      	add	sp, #12
    c270:	bd00      	pop	{pc}
    c272:	46c0      	nop			; (mov r8, r8)
    c274:	00004ca1 	.word	0x00004ca1

0000c278 <HAL_RadioDIO2Callback>:
{
    c278:	b510      	push	{r4, lr}
  if (interruptHandlerDio2)
    c27a:	4b05      	ldr	r3, [pc, #20]	; (c290 <HAL_RadioDIO2Callback+0x18>)
    c27c:	681b      	ldr	r3, [r3, #0]
    c27e:	2b00      	cmp	r3, #0
    c280:	d004      	beq.n	c28c <HAL_RadioDIO2Callback+0x14>
	PMM_Wakeup();
    c282:	4b04      	ldr	r3, [pc, #16]	; (c294 <HAL_RadioDIO2Callback+0x1c>)
    c284:	4798      	blx	r3
    interruptHandlerDio2();
    c286:	4b02      	ldr	r3, [pc, #8]	; (c290 <HAL_RadioDIO2Callback+0x18>)
    c288:	681b      	ldr	r3, [r3, #0]
    c28a:	4798      	blx	r3
}
    c28c:	bd10      	pop	{r4, pc}
    c28e:	46c0      	nop			; (mov r8, r8)
    c290:	20001b78 	.word	0x20001b78
    c294:	0000c6d9 	.word	0x0000c6d9

0000c298 <HAL_RadioDIO1Callback>:
{
    c298:	b510      	push	{r4, lr}
  if (interruptHandlerDio1)
    c29a:	4b05      	ldr	r3, [pc, #20]	; (c2b0 <HAL_RadioDIO1Callback+0x18>)
    c29c:	681b      	ldr	r3, [r3, #0]
    c29e:	2b00      	cmp	r3, #0
    c2a0:	d004      	beq.n	c2ac <HAL_RadioDIO1Callback+0x14>
	PMM_Wakeup();
    c2a2:	4b04      	ldr	r3, [pc, #16]	; (c2b4 <HAL_RadioDIO1Callback+0x1c>)
    c2a4:	4798      	blx	r3
    interruptHandlerDio1();
    c2a6:	4b02      	ldr	r3, [pc, #8]	; (c2b0 <HAL_RadioDIO1Callback+0x18>)
    c2a8:	681b      	ldr	r3, [r3, #0]
    c2aa:	4798      	blx	r3
}
    c2ac:	bd10      	pop	{r4, pc}
    c2ae:	46c0      	nop			; (mov r8, r8)
    c2b0:	20001b74 	.word	0x20001b74
    c2b4:	0000c6d9 	.word	0x0000c6d9

0000c2b8 <HAL_RadioDIO0Callback>:
{
    c2b8:	b510      	push	{r4, lr}
  if (interruptHandlerDio0)
    c2ba:	4b05      	ldr	r3, [pc, #20]	; (c2d0 <HAL_RadioDIO0Callback+0x18>)
    c2bc:	681b      	ldr	r3, [r3, #0]
    c2be:	2b00      	cmp	r3, #0
    c2c0:	d004      	beq.n	c2cc <HAL_RadioDIO0Callback+0x14>
	PMM_Wakeup();
    c2c2:	4b04      	ldr	r3, [pc, #16]	; (c2d4 <HAL_RadioDIO0Callback+0x1c>)
    c2c4:	4798      	blx	r3
    interruptHandlerDio0();
    c2c6:	4b02      	ldr	r3, [pc, #8]	; (c2d0 <HAL_RadioDIO0Callback+0x18>)
    c2c8:	681b      	ldr	r3, [r3, #0]
    c2ca:	4798      	blx	r3
}
    c2cc:	bd10      	pop	{r4, pc}
    c2ce:	46c0      	nop			; (mov r8, r8)
    c2d0:	20001b70 	.word	0x20001b70
    c2d4:	0000c6d9 	.word	0x0000c6d9

0000c2d8 <HAL_SPICSAssert>:
{
    c2d8:	b510      	push	{r4, lr}
	spi_select_slave(&master, &slave, true);
    c2da:	2201      	movs	r2, #1
    c2dc:	4902      	ldr	r1, [pc, #8]	; (c2e8 <HAL_SPICSAssert+0x10>)
    c2de:	4803      	ldr	r0, [pc, #12]	; (c2ec <HAL_SPICSAssert+0x14>)
    c2e0:	4b03      	ldr	r3, [pc, #12]	; (c2f0 <HAL_SPICSAssert+0x18>)
    c2e2:	4798      	blx	r3
}
    c2e4:	bd10      	pop	{r4, pc}
    c2e6:	46c0      	nop			; (mov r8, r8)
    c2e8:	20002970 	.word	0x20002970
    c2ec:	20001b7c 	.word	0x20001b7c
    c2f0:	00005bc1 	.word	0x00005bc1

0000c2f4 <HAL_SPICSDeassert>:
{
    c2f4:	b510      	push	{r4, lr}
	spi_select_slave(&master, &slave, false);
    c2f6:	2200      	movs	r2, #0
    c2f8:	4902      	ldr	r1, [pc, #8]	; (c304 <HAL_SPICSDeassert+0x10>)
    c2fa:	4803      	ldr	r0, [pc, #12]	; (c308 <HAL_SPICSDeassert+0x14>)
    c2fc:	4b03      	ldr	r3, [pc, #12]	; (c30c <HAL_SPICSDeassert+0x18>)
    c2fe:	4798      	blx	r3
}
    c300:	bd10      	pop	{r4, pc}
    c302:	46c0      	nop			; (mov r8, r8)
    c304:	20002970 	.word	0x20002970
    c308:	20001b7c 	.word	0x20001b7c
    c30c:	00005bc1 	.word	0x00005bc1

0000c310 <HAL_RadioInit>:
{
    c310:	b5f0      	push	{r4, r5, r6, r7, lr}
    c312:	46d6      	mov	lr, sl
    c314:	464f      	mov	r7, r9
    c316:	4646      	mov	r6, r8
    c318:	b5c0      	push	{r6, r7, lr}
    c31a:	b090      	sub	sp, #64	; 0x40
	config->input_pull = PORT_PIN_PULL_UP;
    c31c:	ac01      	add	r4, sp, #4
    c31e:	2601      	movs	r6, #1
    c320:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
    c322:	2500      	movs	r5, #0
    c324:	70a5      	strb	r5, [r4, #2]
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    c326:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(SX_RF_SPI_SCK, &pin_conf);
    c328:	0021      	movs	r1, r4
    c32a:	2052      	movs	r0, #82	; 0x52
    c32c:	4f52      	ldr	r7, [pc, #328]	; (c478 <HAL_RadioInit+0x168>)
    c32e:	47b8      	blx	r7
	port_pin_set_config(SX_RF_SPI_MOSI, &pin_conf);
    c330:	0021      	movs	r1, r4
    c332:	203e      	movs	r0, #62	; 0x3e
    c334:	47b8      	blx	r7
	port_pin_set_config(SX_RF_SPI_CS, &pin_conf);
    c336:	0021      	movs	r1, r4
    c338:	203f      	movs	r0, #63	; 0x3f
    c33a:	47b8      	blx	r7
	port_pin_set_config(SX_RF_RESET_PIN, &pin_conf);
    c33c:	0021      	movs	r1, r4
    c33e:	202f      	movs	r0, #47	; 0x2f
    c340:	47b8      	blx	r7
		port_base->OUTSET.reg = pin_mask;
    c342:	2280      	movs	r2, #128	; 0x80
    c344:	02d2      	lsls	r2, r2, #11
    c346:	4b4d      	ldr	r3, [pc, #308]	; (c47c <HAL_RadioInit+0x16c>)
    c348:	619a      	str	r2, [r3, #24]
    c34a:	4b4d      	ldr	r3, [pc, #308]	; (c480 <HAL_RadioInit+0x170>)
    c34c:	2280      	movs	r2, #128	; 0x80
    c34e:	05d2      	lsls	r2, r2, #23
    c350:	619a      	str	r2, [r3, #24]
    c352:	2280      	movs	r2, #128	; 0x80
    c354:	0612      	lsls	r2, r2, #24
    c356:	619a      	str	r2, [r3, #24]
    c358:	2280      	movs	r2, #128	; 0x80
    c35a:	0212      	lsls	r2, r2, #8
    c35c:	619a      	str	r2, [r3, #24]
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    c35e:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(SX_RF_SPI_MISO, &pin_conf);
    c360:	0021      	movs	r1, r4
    c362:	2053      	movs	r0, #83	; 0x53
    c364:	47b8      	blx	r7
	extint_chan_get_config_defaults(&config_extint_chan);
    c366:	ac02      	add	r4, sp, #8
    c368:	0020      	movs	r0, r4
    c36a:	4b46      	ldr	r3, [pc, #280]	; (c484 <HAL_RadioInit+0x174>)
    c36c:	4798      	blx	r3
	config_extint_chan.gpio_pin           = DIO0_EIC_PIN;
    c36e:	2330      	movs	r3, #48	; 0x30
    c370:	9302      	str	r3, [sp, #8]
	config_extint_chan.gpio_pin_mux       = DIO0_EIC_MUX;
    c372:	6065      	str	r5, [r4, #4]
	config_extint_chan.gpio_pin_pull      = EXTINT_PULL_NONE;
    c374:	7225      	strb	r5, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_RISING;
    c376:	72e6      	strb	r6, [r4, #11]
	extint_chan_set_config(DIO0_EIC_LINE, &config_extint_chan);
    c378:	0021      	movs	r1, r4
    c37a:	2000      	movs	r0, #0
    c37c:	4b42      	ldr	r3, [pc, #264]	; (c488 <HAL_RadioInit+0x178>)
    c37e:	469a      	mov	sl, r3
    c380:	4798      	blx	r3
	extint_register_callback(HAL_RadioDIO0Callback,DIO0_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    c382:	2200      	movs	r2, #0
    c384:	2100      	movs	r1, #0
    c386:	4841      	ldr	r0, [pc, #260]	; (c48c <HAL_RadioInit+0x17c>)
    c388:	4b41      	ldr	r3, [pc, #260]	; (c490 <HAL_RadioInit+0x180>)
    c38a:	4699      	mov	r9, r3
    c38c:	4798      	blx	r3
	extint_chan_enable_callback(DIO0_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    c38e:	2100      	movs	r1, #0
    c390:	2000      	movs	r0, #0
    c392:	4b40      	ldr	r3, [pc, #256]	; (c494 <HAL_RadioInit+0x184>)
    c394:	4698      	mov	r8, r3
    c396:	4798      	blx	r3
	config_extint_chan.gpio_pin           = DIO1_EIC_PIN;
    c398:	230b      	movs	r3, #11
    c39a:	9302      	str	r3, [sp, #8]
	config_extint_chan.gpio_pin_mux       = DIO1_EIC_MUX;
    c39c:	6065      	str	r5, [r4, #4]
	config_extint_chan.gpio_pin_pull      = EXTINT_PULL_NONE;
    c39e:	7225      	strb	r5, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_RISING;
    c3a0:	72e6      	strb	r6, [r4, #11]
	extint_chan_set_config(DIO1_EIC_LINE, &config_extint_chan);
    c3a2:	0021      	movs	r1, r4
    c3a4:	200b      	movs	r0, #11
    c3a6:	47d0      	blx	sl
	extint_register_callback(HAL_RadioDIO1Callback,DIO1_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    c3a8:	2200      	movs	r2, #0
    c3aa:	210b      	movs	r1, #11
    c3ac:	483a      	ldr	r0, [pc, #232]	; (c498 <HAL_RadioInit+0x188>)
    c3ae:	47c8      	blx	r9
	extint_chan_enable_callback(DIO1_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    c3b0:	2100      	movs	r1, #0
    c3b2:	200b      	movs	r0, #11
    c3b4:	47c0      	blx	r8
	config_extint_chan.gpio_pin           = DIO2_EIC_PIN;
    c3b6:	230c      	movs	r3, #12
    c3b8:	9302      	str	r3, [sp, #8]
	config_extint_chan.gpio_pin_mux       = DIO2_EIC_MUX;
    c3ba:	6065      	str	r5, [r4, #4]
	config_extint_chan.gpio_pin_pull      = EXTINT_PULL_NONE;
    c3bc:	7225      	strb	r5, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_RISING;
    c3be:	72e6      	strb	r6, [r4, #11]
	extint_chan_set_config(DIO2_EIC_LINE, &config_extint_chan);
    c3c0:	0021      	movs	r1, r4
    c3c2:	200c      	movs	r0, #12
    c3c4:	47d0      	blx	sl
	extint_register_callback(HAL_RadioDIO2Callback,DIO2_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    c3c6:	2200      	movs	r2, #0
    c3c8:	210c      	movs	r1, #12
    c3ca:	4834      	ldr	r0, [pc, #208]	; (c49c <HAL_RadioInit+0x18c>)
    c3cc:	47c8      	blx	r9
	extint_chan_enable_callback(DIO2_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    c3ce:	2100      	movs	r1, #0
    c3d0:	200c      	movs	r0, #12
    c3d2:	47c0      	blx	r8
	slave->ss_pin          = config->ss_pin;
    c3d4:	4b32      	ldr	r3, [pc, #200]	; (c4a0 <HAL_RadioInit+0x190>)
    c3d6:	4698      	mov	r8, r3
    c3d8:	233f      	movs	r3, #63	; 0x3f
    c3da:	4642      	mov	r2, r8
    c3dc:	7013      	strb	r3, [r2, #0]
	slave->address_enabled = config->address_enabled;
    c3de:	7055      	strb	r5, [r2, #1]
	slave->address         = config->address;
    c3e0:	7095      	strb	r5, [r2, #2]
	config->input_pull = PORT_PIN_PULL_UP;
    c3e2:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
    c3e4:	70a5      	strb	r5, [r4, #2]
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    c3e6:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(slave->ss_pin, &pin_conf);
    c3e8:	0021      	movs	r1, r4
    c3ea:	203f      	movs	r0, #63	; 0x3f
    c3ec:	47b8      	blx	r7
	port_pin_set_output_level(slave->ss_pin, true);
    c3ee:	4643      	mov	r3, r8
    c3f0:	781a      	ldrb	r2, [r3, #0]
	if (port_index < PORT_INST_NUM) {
    c3f2:	09d1      	lsrs	r1, r2, #7
		return NULL;
    c3f4:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    c3f6:	2900      	cmp	r1, #0
    c3f8:	d104      	bne.n	c404 <HAL_RadioInit+0xf4>
		return &(ports[port_index]->Group[group_index]);
    c3fa:	0953      	lsrs	r3, r2, #5
    c3fc:	01db      	lsls	r3, r3, #7
    c3fe:	4929      	ldr	r1, [pc, #164]	; (c4a4 <HAL_RadioInit+0x194>)
    c400:	468c      	mov	ip, r1
    c402:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    c404:	211f      	movs	r1, #31
    c406:	4011      	ands	r1, r2
    c408:	2201      	movs	r2, #1
    c40a:	0010      	movs	r0, r2
    c40c:	4088      	lsls	r0, r1
		port_base->OUTSET.reg = pin_mask;
    c40e:	6198      	str	r0, [r3, #24]
	config->mode             = SPI_MODE_MASTER;
    c410:	ac02      	add	r4, sp, #8
    c412:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    c414:	2300      	movs	r3, #0
    c416:	9303      	str	r3, [sp, #12]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    c418:	9304      	str	r3, [sp, #16]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    c41a:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
    c41c:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
    c41e:	74a2      	strb	r2, [r4, #18]
	config->select_slave_low_detect_enable= true;
    c420:	74e2      	strb	r2, [r4, #19]
	config->master_slave_select_enable= false;
    c422:	7523      	strb	r3, [r4, #20]
	config->generator_source = GCLK_GENERATOR_0;
    c424:	3223      	adds	r2, #35	; 0x23
    c426:	54a3      	strb	r3, [r4, r2]
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    c428:	3a18      	subs	r2, #24
    c42a:	2100      	movs	r1, #0
    c42c:	a808      	add	r0, sp, #32
    c42e:	4b1e      	ldr	r3, [pc, #120]	; (c4a8 <HAL_RadioInit+0x198>)
    c430:	4798      	blx	r3
	config_spi_master.mode_specific.master.baudrate = SX_RF_SPI_BAUDRATE;
    c432:	4b1e      	ldr	r3, [pc, #120]	; (c4ac <HAL_RadioInit+0x19c>)
    c434:	61a3      	str	r3, [r4, #24]
	config_spi_master.mux_setting = SX_RF_SPI_SERCOM_MUX_SETTING;
    c436:	2380      	movs	r3, #128	; 0x80
    c438:	025b      	lsls	r3, r3, #9
    c43a:	60e3      	str	r3, [r4, #12]
	config_spi_master.pinmux_pad0 = SX_RF_SPI_SERCOM_PINMUX_PAD0;
    c43c:	4b1c      	ldr	r3, [pc, #112]	; (c4b0 <HAL_RadioInit+0x1a0>)
    c43e:	62a3      	str	r3, [r4, #40]	; 0x28
	config_spi_master.pinmux_pad1 = PINMUX_UNUSED;
    c440:	2301      	movs	r3, #1
    c442:	425b      	negs	r3, r3
    c444:	62e3      	str	r3, [r4, #44]	; 0x2c
	config_spi_master.pinmux_pad2 = SX_RF_SPI_SERCOM_PINMUX_PAD2;
    c446:	4b1b      	ldr	r3, [pc, #108]	; (c4b4 <HAL_RadioInit+0x1a4>)
    c448:	6323      	str	r3, [r4, #48]	; 0x30
	config_spi_master.pinmux_pad3 = SX_RF_SPI_SERCOM_PINMUX_PAD3;
    c44a:	4b1b      	ldr	r3, [pc, #108]	; (c4b8 <HAL_RadioInit+0x1a8>)
    c44c:	6363      	str	r3, [r4, #52]	; 0x34
	spi_init(&master, SX_RF_SPI, &config_spi_master);	
    c44e:	4d1b      	ldr	r5, [pc, #108]	; (c4bc <HAL_RadioInit+0x1ac>)
    c450:	0022      	movs	r2, r4
    c452:	491b      	ldr	r1, [pc, #108]	; (c4c0 <HAL_RadioInit+0x1b0>)
    c454:	0028      	movs	r0, r5
    c456:	4b1b      	ldr	r3, [pc, #108]	; (c4c4 <HAL_RadioInit+0x1b4>)
    c458:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    c45a:	682a      	ldr	r2, [r5, #0]
	return (spi_module->SYNCBUSY.reg);
    c45c:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
    c45e:	2b00      	cmp	r3, #0
    c460:	d1fc      	bne.n	c45c <HAL_RadioInit+0x14c>
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    c462:	6813      	ldr	r3, [r2, #0]
    c464:	2102      	movs	r1, #2
    c466:	430b      	orrs	r3, r1
    c468:	6013      	str	r3, [r2, #0]
}
    c46a:	b010      	add	sp, #64	; 0x40
    c46c:	bc1c      	pop	{r2, r3, r4}
    c46e:	4690      	mov	r8, r2
    c470:	4699      	mov	r9, r3
    c472:	46a2      	mov	sl, r4
    c474:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c476:	46c0      	nop			; (mov r8, r8)
    c478:	00004ca1 	.word	0x00004ca1
    c47c:	40002900 	.word	0x40002900
    c480:	40002880 	.word	0x40002880
    c484:	00004965 	.word	0x00004965
    c488:	00004979 	.word	0x00004979
    c48c:	0000c2b9 	.word	0x0000c2b9
    c490:	00004825 	.word	0x00004825
    c494:	00004851 	.word	0x00004851
    c498:	0000c299 	.word	0x0000c299
    c49c:	0000c279 	.word	0x0000c279
    c4a0:	20002970 	.word	0x20002970
    c4a4:	40002800 	.word	0x40002800
    c4a8:	00016839 	.word	0x00016839
    c4ac:	001e8480 	.word	0x001e8480
    c4b0:	00530005 	.word	0x00530005
    c4b4:	003e0005 	.word	0x003e0005
    c4b8:	00520005 	.word	0x00520005
    c4bc:	20001b7c 	.word	0x20001b7c
    c4c0:	42001000 	.word	0x42001000
    c4c4:	00005875 	.word	0x00005875

0000c4c8 <RADIO_Reset>:
{
    c4c8:	b570      	push	{r4, r5, r6, lr}
    c4ca:	b082      	sub	sp, #8
	HAL_ResetPinMakeOutput();
    c4cc:	4c0a      	ldr	r4, [pc, #40]	; (c4f8 <RADIO_Reset+0x30>)
    c4ce:	47a0      	blx	r4
		port_base->OUTCLR.reg = pin_mask;
    c4d0:	4d0a      	ldr	r5, [pc, #40]	; (c4fc <RADIO_Reset+0x34>)
    c4d2:	2680      	movs	r6, #128	; 0x80
    c4d4:	0236      	lsls	r6, r6, #8
    c4d6:	616e      	str	r6, [r5, #20]
	SystemBlockingWaitMs(1);
    c4d8:	2001      	movs	r0, #1
    c4da:	4b09      	ldr	r3, [pc, #36]	; (c500 <RADIO_Reset+0x38>)
    c4dc:	4798      	blx	r3
	config->direction  = PORT_PIN_DIR_INPUT;
    c4de:	a901      	add	r1, sp, #4
    c4e0:	2300      	movs	r3, #0
    c4e2:	700b      	strb	r3, [r1, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    c4e4:	2201      	movs	r2, #1
    c4e6:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    c4e8:	708b      	strb	r3, [r1, #2]
	port_pin_set_config(SX_RF_RESET_PIN,&pin_conf);
    c4ea:	202f      	movs	r0, #47	; 0x2f
    c4ec:	4b05      	ldr	r3, [pc, #20]	; (c504 <RADIO_Reset+0x3c>)
    c4ee:	4798      	blx	r3
		port_base->OUTSET.reg = pin_mask;
    c4f0:	61ae      	str	r6, [r5, #24]
	HAL_ResetPinMakeOutput();
    c4f2:	47a0      	blx	r4
}
    c4f4:	b002      	add	sp, #8
    c4f6:	bd70      	pop	{r4, r5, r6, pc}
    c4f8:	0000c259 	.word	0x0000c259
    c4fc:	40002880 	.word	0x40002880
    c500:	0000c6a5 	.word	0x0000c6a5
    c504:	00004ca1 	.word	0x00004ca1

0000c508 <RADIO_RegisterWrite>:
{
    c508:	b570      	push	{r4, r5, r6, lr}
    c50a:	0004      	movs	r4, r0
    c50c:	000d      	movs	r5, r1
	HAL_SPICSAssert();
    c50e:	4b05      	ldr	r3, [pc, #20]	; (c524 <RADIO_RegisterWrite+0x1c>)
    c510:	4798      	blx	r3
	HAL_SPISend(REG_WRITE_CMD | reg);
    c512:	2080      	movs	r0, #128	; 0x80
    c514:	4320      	orrs	r0, r4
    c516:	4c04      	ldr	r4, [pc, #16]	; (c528 <RADIO_RegisterWrite+0x20>)
    c518:	47a0      	blx	r4
	HAL_SPISend(value);
    c51a:	0028      	movs	r0, r5
    c51c:	47a0      	blx	r4
	HAL_SPICSDeassert();
    c51e:	4b03      	ldr	r3, [pc, #12]	; (c52c <RADIO_RegisterWrite+0x24>)
    c520:	4798      	blx	r3
}
    c522:	bd70      	pop	{r4, r5, r6, pc}
    c524:	0000c2d9 	.word	0x0000c2d9
    c528:	0000c205 	.word	0x0000c205
    c52c:	0000c2f5 	.word	0x0000c2f5

0000c530 <RADIO_RegisterRead>:
{
    c530:	b510      	push	{r4, lr}
    c532:	0004      	movs	r4, r0
	HAL_SPICSAssert();
    c534:	4b06      	ldr	r3, [pc, #24]	; (c550 <RADIO_RegisterRead+0x20>)
    c536:	4798      	blx	r3
	HAL_SPISend(reg);
    c538:	207f      	movs	r0, #127	; 0x7f
    c53a:	4020      	ands	r0, r4
    c53c:	4c05      	ldr	r4, [pc, #20]	; (c554 <RADIO_RegisterRead+0x24>)
    c53e:	47a0      	blx	r4
	readValue = HAL_SPISend(0xFF);
    c540:	20ff      	movs	r0, #255	; 0xff
    c542:	47a0      	blx	r4
    c544:	0004      	movs	r4, r0
	HAL_SPICSDeassert();
    c546:	4b04      	ldr	r3, [pc, #16]	; (c558 <RADIO_RegisterRead+0x28>)
    c548:	4798      	blx	r3
}
    c54a:	0020      	movs	r0, r4
    c54c:	bd10      	pop	{r4, pc}
    c54e:	46c0      	nop			; (mov r8, r8)
    c550:	0000c2d9 	.word	0x0000c2d9
    c554:	0000c205 	.word	0x0000c205
    c558:	0000c2f5 	.word	0x0000c2f5

0000c55c <RADIO_FrameWrite>:
{
    c55c:	b570      	push	{r4, r5, r6, lr}
    c55e:	0004      	movs	r4, r0
    c560:	000e      	movs	r6, r1
    c562:	0015      	movs	r5, r2
    HAL_SPICSAssert();
    c564:	4b0a      	ldr	r3, [pc, #40]	; (c590 <RADIO_FrameWrite+0x34>)
    c566:	4798      	blx	r3
    HAL_SPISend(REG_WRITE_CMD | offset);
    c568:	2080      	movs	r0, #128	; 0x80
    c56a:	4320      	orrs	r0, r4
    c56c:	4b09      	ldr	r3, [pc, #36]	; (c594 <RADIO_FrameWrite+0x38>)
    c56e:	4798      	blx	r3
    for (uint8_t i = 0; i < bufferLen; i++)
    c570:	2d00      	cmp	r5, #0
    c572:	d00a      	beq.n	c58a <RADIO_FrameWrite+0x2e>
    c574:	0034      	movs	r4, r6
    c576:	3d01      	subs	r5, #1
    c578:	b2ed      	uxtb	r5, r5
    c57a:	3501      	adds	r5, #1
    c57c:	1975      	adds	r5, r6, r5
	    HAL_SPISend(buffer[i]);
    c57e:	4e05      	ldr	r6, [pc, #20]	; (c594 <RADIO_FrameWrite+0x38>)
    c580:	7820      	ldrb	r0, [r4, #0]
    c582:	47b0      	blx	r6
    c584:	3401      	adds	r4, #1
    for (uint8_t i = 0; i < bufferLen; i++)
    c586:	42ac      	cmp	r4, r5
    c588:	d1fa      	bne.n	c580 <RADIO_FrameWrite+0x24>
    HAL_SPICSDeassert();
    c58a:	4b03      	ldr	r3, [pc, #12]	; (c598 <RADIO_FrameWrite+0x3c>)
    c58c:	4798      	blx	r3
}
    c58e:	bd70      	pop	{r4, r5, r6, pc}
    c590:	0000c2d9 	.word	0x0000c2d9
    c594:	0000c205 	.word	0x0000c205
    c598:	0000c2f5 	.word	0x0000c2f5

0000c59c <RADIO_FrameRead>:
{
    c59c:	b570      	push	{r4, r5, r6, lr}
    c59e:	0004      	movs	r4, r0
    c5a0:	000e      	movs	r6, r1
    c5a2:	0015      	movs	r5, r2
    HAL_SPICSAssert();
    c5a4:	4b0a      	ldr	r3, [pc, #40]	; (c5d0 <RADIO_FrameRead+0x34>)
    c5a6:	4798      	blx	r3
    HAL_SPISend(offset);
    c5a8:	0020      	movs	r0, r4
    c5aa:	4b0a      	ldr	r3, [pc, #40]	; (c5d4 <RADIO_FrameRead+0x38>)
    c5ac:	4798      	blx	r3
    for (uint8_t i = 0; i < bufferLen; i++)
    c5ae:	2d00      	cmp	r5, #0
    c5b0:	d00b      	beq.n	c5ca <RADIO_FrameRead+0x2e>
    c5b2:	0034      	movs	r4, r6
    c5b4:	3d01      	subs	r5, #1
    c5b6:	b2ed      	uxtb	r5, r5
    c5b8:	3501      	adds	r5, #1
    c5ba:	1975      	adds	r5, r6, r5
	    buffer[i] = HAL_SPISend(0xFF);
    c5bc:	4e05      	ldr	r6, [pc, #20]	; (c5d4 <RADIO_FrameRead+0x38>)
    c5be:	20ff      	movs	r0, #255	; 0xff
    c5c0:	47b0      	blx	r6
    c5c2:	7020      	strb	r0, [r4, #0]
    c5c4:	3401      	adds	r4, #1
    for (uint8_t i = 0; i < bufferLen; i++)
    c5c6:	42ac      	cmp	r4, r5
    c5c8:	d1f9      	bne.n	c5be <RADIO_FrameRead+0x22>
    HAL_SPICSDeassert();
    c5ca:	4b03      	ldr	r3, [pc, #12]	; (c5d8 <RADIO_FrameRead+0x3c>)
    c5cc:	4798      	blx	r3
}
    c5ce:	bd70      	pop	{r4, r5, r6, pc}
    c5d0:	0000c2d9 	.word	0x0000c2d9
    c5d4:	0000c205 	.word	0x0000c205
    c5d8:	0000c2f5 	.word	0x0000c2f5

0000c5dc <HAL_RegisterDioInterruptHandler>:
 * \param[in] dioPin  - DIO pin
 * \param[in] handler - function to be called upon given DIO interrupt
 */
void HAL_RegisterDioInterruptHandler(uint8_t dioPin, DioInterruptHandler_t handler)
{
  switch (dioPin)
    c5dc:	2802      	cmp	r0, #2
    c5de:	d007      	beq.n	c5f0 <HAL_RegisterDioInterruptHandler+0x14>
    c5e0:	2804      	cmp	r0, #4
    c5e2:	d008      	beq.n	c5f6 <HAL_RegisterDioInterruptHandler+0x1a>
    c5e4:	2801      	cmp	r0, #1
    c5e6:	d000      	beq.n	c5ea <HAL_RegisterDioInterruptHandler+0xe>
#endif

    default:
      break;
  }
}
    c5e8:	4770      	bx	lr
      interruptHandlerDio0 = handler;
    c5ea:	4b04      	ldr	r3, [pc, #16]	; (c5fc <HAL_RegisterDioInterruptHandler+0x20>)
    c5ec:	6019      	str	r1, [r3, #0]
      break;
    c5ee:	e7fb      	b.n	c5e8 <HAL_RegisterDioInterruptHandler+0xc>
      interruptHandlerDio1 = handler;
    c5f0:	4b03      	ldr	r3, [pc, #12]	; (c600 <HAL_RegisterDioInterruptHandler+0x24>)
    c5f2:	6019      	str	r1, [r3, #0]
      break;
    c5f4:	e7f8      	b.n	c5e8 <HAL_RegisterDioInterruptHandler+0xc>
      interruptHandlerDio2 = handler;
    c5f6:	4b03      	ldr	r3, [pc, #12]	; (c604 <HAL_RegisterDioInterruptHandler+0x28>)
    c5f8:	6019      	str	r1, [r3, #0]
}
    c5fa:	e7f5      	b.n	c5e8 <HAL_RegisterDioInterruptHandler+0xc>
    c5fc:	20001b70 	.word	0x20001b70
    c600:	20001b74 	.word	0x20001b74
    c604:	20001b78 	.word	0x20001b78

0000c608 <HAL_EnableRFCtrl>:

void HAL_EnableRFCtrl(RFCtrl1_t RFCtrl1, RFCtrl2_t RFCtrl2)
{
	/* In standard SAMR34_XPRO, Only RFO_HF and PA_BOOST needs to be controlled by a GPIO pin */
#ifdef RFSWITCH_ENABLE
   if ((RFCtrl1 == RFO_HF) || (RFCtrl2 == RX))
    c608:	2801      	cmp	r0, #1
    c60a:	d00a      	beq.n	c622 <HAL_EnableRFCtrl+0x1a>
    c60c:	2900      	cmp	r1, #0
    c60e:	d008      	beq.n	c622 <HAL_EnableRFCtrl+0x1a>
   {
		port_pin_set_output_level(RF_SWITCH_PIN, RF_SWITCH_ACTIVE);		
   }
   else if ((RFCtrl1 == PA_BOOST) && (RFCtrl2 == TX))
    c610:	2802      	cmp	r0, #2
    c612:	d10a      	bne.n	c62a <HAL_EnableRFCtrl+0x22>
    c614:	2901      	cmp	r1, #1
    c616:	d108      	bne.n	c62a <HAL_EnableRFCtrl+0x22>
		port_base->OUTCLR.reg = pin_mask;
    c618:	2280      	movs	r2, #128	; 0x80
    c61a:	0192      	lsls	r2, r2, #6
    c61c:	4b03      	ldr	r3, [pc, #12]	; (c62c <HAL_EnableRFCtrl+0x24>)
    c61e:	615a      	str	r2, [r3, #20]
   {
	   port_pin_set_output_level(RF_SWITCH_PIN, RF_SWITCH_INACTIVE);
   }
#endif	
}
    c620:	e003      	b.n	c62a <HAL_EnableRFCtrl+0x22>
		port_base->OUTSET.reg = pin_mask;
    c622:	2280      	movs	r2, #128	; 0x80
    c624:	0192      	lsls	r2, r2, #6
    c626:	4b01      	ldr	r3, [pc, #4]	; (c62c <HAL_EnableRFCtrl+0x24>)
    c628:	619a      	str	r2, [r3, #24]
    c62a:	4770      	bx	lr
    c62c:	40002800 	.word	0x40002800

0000c630 <HAL_DisableRFCtrl>:

void HAL_DisableRFCtrl(RFCtrl1_t RFCtrl1, RFCtrl2_t RFCtrl2)
{
	/* In standard SAMR34_XPRO, Only RFO_HF and PA_BOOST needs to be controlled by a GPIO pin */
#ifdef RFSWITCH_ENABLE
	if ((RFCtrl1 == RFO_HF) || (RFCtrl2 == RX))
    c630:	2801      	cmp	r0, #1
    c632:	d001      	beq.n	c638 <HAL_DisableRFCtrl+0x8>
    c634:	2900      	cmp	r1, #0
    c636:	d103      	bne.n	c640 <HAL_DisableRFCtrl+0x10>
		port_base->OUTCLR.reg = pin_mask;
    c638:	2280      	movs	r2, #128	; 0x80
    c63a:	0192      	lsls	r2, r2, #6
    c63c:	4b01      	ldr	r3, [pc, #4]	; (c644 <HAL_DisableRFCtrl+0x14>)
    c63e:	615a      	str	r2, [r3, #20]
	{
		port_pin_set_output_level(RF_SWITCH_PIN, RF_SWITCH_INACTIVE);	
	}
#endif	
}
    c640:	4770      	bx	lr
    c642:	46c0      	nop			; (mov r8, r8)
    c644:	40002800 	.word	0x40002800

0000c648 <HAL_GetRadioClkStabilizationDelay>:
 * \param[out] Time value in ms
 */
uint8_t HAL_GetRadioClkStabilizationDelay(void)
{
	return RADIO_CLK_STABILITATION_DELAY;
}
    c648:	2002      	movs	r0, #2
    c64a:	4770      	bx	lr

0000c64c <HAL_GetRadioClkSrc>:
 * \param[out] Type of clock source TCXO or XTAL
 */
RadioClockSources_t HAL_GetRadioClkSrc(void)
{
	return RADIO_CLK_SRC;
}
    c64c:	2000      	movs	r0, #0
    c64e:	4770      	bx	lr

0000c650 <HAL_TCXOPowerOn>:
 *
 * \param[in] None
 * \param[out] None
 */
void HAL_TCXOPowerOn(void)
{
    c650:	b510      	push	{r4, lr}
		port_base->OUTSET.reg = pin_mask;
    c652:	2280      	movs	r2, #128	; 0x80
    c654:	0092      	lsls	r2, r2, #2
    c656:	4b03      	ldr	r3, [pc, #12]	; (c664 <HAL_TCXOPowerOn+0x14>)
    c658:	619a      	str	r2, [r3, #24]
#ifdef TCXO_ENABLE
	port_pin_set_output_level(TCXO_PWR_PIN, TCXO_PWR_ACTIVE);
	delay_ms(RADIO_CLK_STABILITATION_DELAY);
    c65a:	2002      	movs	r0, #2
    c65c:	4b02      	ldr	r3, [pc, #8]	; (c668 <HAL_TCXOPowerOn+0x18>)
    c65e:	4798      	blx	r3
#endif
}
    c660:	bd10      	pop	{r4, pc}
    c662:	46c0      	nop			; (mov r8, r8)
    c664:	40002800 	.word	0x40002800
    c668:	0000453d 	.word	0x0000453d

0000c66c <HAL_TCXOPowerOff>:
		port_base->OUTCLR.reg = pin_mask;
    c66c:	2280      	movs	r2, #128	; 0x80
    c66e:	0092      	lsls	r2, r2, #2
    c670:	4b01      	ldr	r3, [pc, #4]	; (c678 <HAL_TCXOPowerOff+0xc>)
    c672:	615a      	str	r2, [r3, #20]
#ifdef TCXO_ENABLE
#ifndef TCXO_ALWAYS_ON
	port_pin_set_output_level(TCXO_PWR_PIN, TCXO_PWR_INACTIVE);
#endif
#endif
}
    c674:	4770      	bx	lr
    c676:	46c0      	nop			; (mov r8, r8)
    c678:	40002800 	.word	0x40002800

0000c67c <SleepTimerGetElapsedTime>:
/**
* \brief Calculate the Elapsed Time from the previous call of this function
* \retval Elapsed time in ticks
*/
uint32_t SleepTimerGetElapsedTime(void)
{
    c67c:	b510      	push	{r4, lr}
	return rtc_count_get_count(&rtc);
    c67e:	4802      	ldr	r0, [pc, #8]	; (c688 <SleepTimerGetElapsedTime+0xc>)
    c680:	4b02      	ldr	r3, [pc, #8]	; (c68c <SleepTimerGetElapsedTime+0x10>)
    c682:	4798      	blx	r3
}
    c684:	bd10      	pop	{r4, pc}
    c686:	46c0      	nop			; (mov r8, r8)
    c688:	20002974 	.word	0x20002974
    c68c:	00004cd1 	.word	0x00004cd1

0000c690 <SleepTimerStop>:

/**
* \brief Stop the sleep timer
*/
void SleepTimerStop(void)
{
    c690:	b510      	push	{r4, lr}
	rtc_count_disable_callback(&rtc, RTC_COUNT_CALLBACK_COMPARE_0);
    c692:	2108      	movs	r1, #8
    c694:	4801      	ldr	r0, [pc, #4]	; (c69c <SleepTimerStop+0xc>)
    c696:	4b02      	ldr	r3, [pc, #8]	; (c6a0 <SleepTimerStop+0x10>)
    c698:	4798      	blx	r3
}
    c69a:	bd10      	pop	{r4, pc}
    c69c:	20002974 	.word	0x20002974
    c6a0:	00004cfd 	.word	0x00004cfd

0000c6a4 <SystemBlockingWaitMs>:
 * waiting with the MCU in sleep.
 * Find out how long it takes the MCU to go to and wake up from sleep to see if
 * it makes sense to go to sleep at all 
 */
void SystemBlockingWaitMs(uint32_t ms)
{
    c6a4:	b510      	push	{r4, lr}
#ifndef UT
    delay_ms(ms);
    c6a6:	2800      	cmp	r0, #0
    c6a8:	d103      	bne.n	c6b2 <SystemBlockingWaitMs+0xe>
    c6aa:	2001      	movs	r0, #1
    c6ac:	4b02      	ldr	r3, [pc, #8]	; (c6b8 <SystemBlockingWaitMs+0x14>)
    c6ae:	4798      	blx	r3
#endif
}
    c6b0:	bd10      	pop	{r4, pc}
    delay_ms(ms);
    c6b2:	4b02      	ldr	r3, [pc, #8]	; (c6bc <SystemBlockingWaitMs+0x18>)
    c6b4:	4798      	blx	r3
    c6b6:	e7fb      	b.n	c6b0 <SystemBlockingWaitMs+0xc>
    c6b8:	00004511 	.word	0x00004511
    c6bc:	0000453d 	.word	0x0000453d

0000c6c0 <system_enter_critical_section>:
{

}

void system_enter_critical_section(void)
{
    c6c0:	b510      	push	{r4, lr}
	cpu_irq_enter_critical();
    c6c2:	4b01      	ldr	r3, [pc, #4]	; (c6c8 <system_enter_critical_section+0x8>)
    c6c4:	4798      	blx	r3
#ifndef UT
	system_interrupt_enter_critical_section();
#endif
}
    c6c6:	bd10      	pop	{r4, pc}
    c6c8:	00004569 	.word	0x00004569

0000c6cc <system_leave_critical_section>:

void system_leave_critical_section(void)
{
    c6cc:	b510      	push	{r4, lr}
	cpu_irq_leave_critical();
    c6ce:	4b01      	ldr	r3, [pc, #4]	; (c6d4 <system_leave_critical_section+0x8>)
    c6d0:	4798      	blx	r3
#ifndef UT
	system_interrupt_leave_critical_section();
#endif
}
    c6d2:	bd10      	pop	{r4, pc}
    c6d4:	000045a9 	.word	0x000045a9

0000c6d8 <PMM_Wakeup>:

/**
* \brief Wakeup from sleep
*/
void PMM_Wakeup(void)
{
    c6d8:	b570      	push	{r4, r5, r6, lr}
    uint64_t sleptTimeUs = 0;

    if (PMM_STATE_SLEEP == pmmState)
    c6da:	4b16      	ldr	r3, [pc, #88]	; (c734 <PMM_Wakeup+0x5c>)
    c6dc:	781b      	ldrb	r3, [r3, #0]
    c6de:	2b01      	cmp	r3, #1
    c6e0:	d000      	beq.n	c6e4 <PMM_Wakeup+0xc>
        {
            sleepReq->pmmWakeupCallback(US_TO_MS(sleptTimeUs));
            sleepReq = NULL;
        }
    }
}
    c6e2:	bd70      	pop	{r4, r5, r6, pc}
		pmmState = PMM_STATE_ACTIVE;
    c6e4:	2200      	movs	r2, #0
    c6e6:	4b13      	ldr	r3, [pc, #76]	; (c734 <PMM_Wakeup+0x5c>)
    c6e8:	701a      	strb	r2, [r3, #0]
        sleptTimeUs = SLEEP_TICKS_TO_US(SleepTimerGetElapsedTime());
    c6ea:	4b13      	ldr	r3, [pc, #76]	; (c738 <PMM_Wakeup+0x60>)
    c6ec:	4798      	blx	r3
    c6ee:	4b13      	ldr	r3, [pc, #76]	; (c73c <PMM_Wakeup+0x64>)
    c6f0:	4798      	blx	r3
    c6f2:	4913      	ldr	r1, [pc, #76]	; (c740 <PMM_Wakeup+0x68>)
    c6f4:	4b13      	ldr	r3, [pc, #76]	; (c744 <PMM_Wakeup+0x6c>)
    c6f6:	4798      	blx	r3
    c6f8:	4b13      	ldr	r3, [pc, #76]	; (c748 <PMM_Wakeup+0x70>)
    c6fa:	4798      	blx	r3
    c6fc:	0004      	movs	r4, r0
    c6fe:	000d      	movs	r5, r1
        SleepTimerStop();
    c700:	4b12      	ldr	r3, [pc, #72]	; (c74c <PMM_Wakeup+0x74>)
    c702:	4798      	blx	r3
        SystemTimerSync(sleptTimeUs);
    c704:	0020      	movs	r0, r4
    c706:	0029      	movs	r1, r5
    c708:	4b11      	ldr	r3, [pc, #68]	; (c750 <PMM_Wakeup+0x78>)
    c70a:	4798      	blx	r3
        if (sleepReq && sleepReq->pmmWakeupCallback)
    c70c:	4b11      	ldr	r3, [pc, #68]	; (c754 <PMM_Wakeup+0x7c>)
    c70e:	681b      	ldr	r3, [r3, #0]
    c710:	2b00      	cmp	r3, #0
    c712:	d0e6      	beq.n	c6e2 <PMM_Wakeup+0xa>
    c714:	689e      	ldr	r6, [r3, #8]
    c716:	2e00      	cmp	r6, #0
    c718:	d0e3      	beq.n	c6e2 <PMM_Wakeup+0xa>
            sleepReq->pmmWakeupCallback(US_TO_MS(sleptTimeUs));
    c71a:	22fa      	movs	r2, #250	; 0xfa
    c71c:	0092      	lsls	r2, r2, #2
    c71e:	2300      	movs	r3, #0
    c720:	0020      	movs	r0, r4
    c722:	0029      	movs	r1, r5
    c724:	4c0c      	ldr	r4, [pc, #48]	; (c758 <PMM_Wakeup+0x80>)
    c726:	47a0      	blx	r4
    c728:	47b0      	blx	r6
            sleepReq = NULL;
    c72a:	2200      	movs	r2, #0
    c72c:	4b09      	ldr	r3, [pc, #36]	; (c754 <PMM_Wakeup+0x7c>)
    c72e:	601a      	str	r2, [r3, #0]
}
    c730:	e7d7      	b.n	c6e2 <PMM_Wakeup+0xa>
    c732:	46c0      	nop			; (mov r8, r8)
    c734:	20001b88 	.word	0x20001b88
    c738:	0000c67d 	.word	0x0000c67d
    c73c:	000149bd 	.word	0x000149bd
    c740:	41f423d7 	.word	0x41f423d7
    c744:	00014365 	.word	0x00014365
    c748:	00013aa1 	.word	0x00013aa1
    c74c:	0000c691 	.word	0x0000c691
    c750:	0000d5b5 	.word	0x0000d5b5
    c754:	20001b8c 	.word	0x20001b8c
    c758:	000139a1 	.word	0x000139a1

0000c75c <InitDefault868Channels>:
/*
 * \brief This function initializes all the EU868 Channels to default values
 */
#if (EU_BAND == 1)
void InitDefault868Channels (void)
{
    c75c:	b570      	push	{r4, r5, r6, lr}
    uint8_t i;

    memset (RegParams.pChParams, 0, sizeof(DefaultChannels868) );
    c75e:	4c39      	ldr	r4, [pc, #228]	; (c844 <InitDefault868Channels+0xe8>)
    c760:	7920      	ldrb	r0, [r4, #4]
    c762:	7963      	ldrb	r3, [r4, #5]
    c764:	021b      	lsls	r3, r3, #8
    c766:	4303      	orrs	r3, r0
    c768:	79a0      	ldrb	r0, [r4, #6]
    c76a:	0400      	lsls	r0, r0, #16
    c76c:	4303      	orrs	r3, r0
    c76e:	79e0      	ldrb	r0, [r4, #7]
    c770:	0600      	lsls	r0, r0, #24
    c772:	4318      	orrs	r0, r3
    c774:	2206      	movs	r2, #6
    c776:	2100      	movs	r1, #0
    c778:	4e33      	ldr	r6, [pc, #204]	; (c848 <InitDefault868Channels+0xec>)
    c77a:	47b0      	blx	r6
    memcpy (RegParams.pChParams, DefaultChannels868, sizeof(DefaultChannels868) );
    c77c:	7920      	ldrb	r0, [r4, #4]
    c77e:	7963      	ldrb	r3, [r4, #5]
    c780:	021b      	lsls	r3, r3, #8
    c782:	4303      	orrs	r3, r0
    c784:	79a0      	ldrb	r0, [r4, #6]
    c786:	0400      	lsls	r0, r0, #16
    c788:	4303      	orrs	r3, r0
    c78a:	79e0      	ldrb	r0, [r4, #7]
    c78c:	0600      	lsls	r0, r0, #24
    c78e:	4318      	orrs	r0, r3
    c790:	2206      	movs	r2, #6
    c792:	492e      	ldr	r1, [pc, #184]	; (c84c <InitDefault868Channels+0xf0>)
    c794:	4d2e      	ldr	r5, [pc, #184]	; (c850 <InitDefault868Channels+0xf4>)
    c796:	47a8      	blx	r5
    memset (RegParams.pOtherChParams, 0, sizeof(AdvChannels868) );
    c798:	7a20      	ldrb	r0, [r4, #8]
    c79a:	7a63      	ldrb	r3, [r4, #9]
    c79c:	021b      	lsls	r3, r3, #8
    c79e:	4303      	orrs	r3, r0
    c7a0:	7aa0      	ldrb	r0, [r4, #10]
    c7a2:	0400      	lsls	r0, r0, #16
    c7a4:	4303      	orrs	r3, r0
    c7a6:	7ae0      	ldrb	r0, [r4, #11]
    c7a8:	0600      	lsls	r0, r0, #24
    c7aa:	4318      	orrs	r0, r3
    c7ac:	2224      	movs	r2, #36	; 0x24
    c7ae:	2100      	movs	r1, #0
    c7b0:	47b0      	blx	r6
    memcpy (RegParams.pOtherChParams, AdvChannels868, sizeof(AdvChannels868) );	
    c7b2:	7a20      	ldrb	r0, [r4, #8]
    c7b4:	7a63      	ldrb	r3, [r4, #9]
    c7b6:	021b      	lsls	r3, r3, #8
    c7b8:	4303      	orrs	r3, r0
    c7ba:	7aa0      	ldrb	r0, [r4, #10]
    c7bc:	0400      	lsls	r0, r0, #16
    c7be:	4303      	orrs	r3, r0
    c7c0:	7ae0      	ldrb	r0, [r4, #11]
    c7c2:	0600      	lsls	r0, r0, #24
    c7c4:	4318      	orrs	r0, r3
    c7c6:	2224      	movs	r2, #36	; 0x24
    c7c8:	4922      	ldr	r1, [pc, #136]	; (c854 <InitDefault868Channels+0xf8>)
    c7ca:	47a8      	blx	r5
	memset (RegParams.pSubBandParams, 0, sizeof(SubBandParams868) );
    c7cc:	7b20      	ldrb	r0, [r4, #12]
    c7ce:	7b63      	ldrb	r3, [r4, #13]
    c7d0:	021b      	lsls	r3, r3, #8
    c7d2:	4303      	orrs	r3, r0
    c7d4:	7ba0      	ldrb	r0, [r4, #14]
    c7d6:	0400      	lsls	r0, r0, #16
    c7d8:	4303      	orrs	r3, r0
    c7da:	7be0      	ldrb	r0, [r4, #15]
    c7dc:	0600      	lsls	r0, r0, #24
    c7de:	4318      	orrs	r0, r3
    c7e0:	2248      	movs	r2, #72	; 0x48
    c7e2:	2100      	movs	r1, #0
    c7e4:	47b0      	blx	r6
	memcpy (RegParams.pSubBandParams, SubBandParams868, sizeof(SubBandParams868) );
    c7e6:	7b20      	ldrb	r0, [r4, #12]
    c7e8:	7b63      	ldrb	r3, [r4, #13]
    c7ea:	021b      	lsls	r3, r3, #8
    c7ec:	4303      	orrs	r3, r0
    c7ee:	7ba0      	ldrb	r0, [r4, #14]
    c7f0:	0400      	lsls	r0, r0, #16
    c7f2:	4303      	orrs	r3, r0
    c7f4:	7be0      	ldrb	r0, [r4, #15]
    c7f6:	0600      	lsls	r0, r0, #24
    c7f8:	4318      	orrs	r0, r3
    c7fa:	2248      	movs	r2, #72	; 0x48
    c7fc:	4916      	ldr	r1, [pc, #88]	; (c858 <InitDefault868Channels+0xfc>)
    c7fe:	47a8      	blx	r5
	memset(RegParams.cmnParams.paramsType2.subBandDutyCycle,0,sizeof(SubBandDutyCycle868));
	memcpy(RegParams.cmnParams.paramsType2.subBandDutyCycle,SubBandDutyCycle868,sizeof(SubBandDutyCycle868));
    c800:	0020      	movs	r0, r4
    c802:	30af      	adds	r0, #175	; 0xaf
    c804:	30ff      	adds	r0, #255	; 0xff
    c806:	220c      	movs	r2, #12
    c808:	4914      	ldr	r1, [pc, #80]	; (c85c <InitDefault868Channels+0x100>)
    c80a:	47a8      	blx	r5
    for (i = 3; i < RegParams.maxChannels; i++)
    c80c:	232a      	movs	r3, #42	; 0x2a
    c80e:	56e3      	ldrsb	r3, [r4, r3]
    c810:	2b03      	cmp	r3, #3
    c812:	dd15      	ble.n	c840 <InitDefault868Channels+0xe4>
    c814:	2303      	movs	r3, #3
    {
        // for undefined channels the duty cycle should be a very big value, and the data range a not-valid value
        //duty cycle 0 means no duty cycle limitation, the bigger the duty cycle value, the greater the limitation
        RegParams.pChParams[i].dataRange.value = UINT8_MAX;		
    c816:	480b      	ldr	r0, [pc, #44]	; (c844 <InitDefault868Channels+0xe8>)
    c818:	25ff      	movs	r5, #255	; 0xff
    for (i = 3; i < RegParams.maxChannels; i++)
    c81a:	242a      	movs	r4, #42	; 0x2a
        RegParams.pChParams[i].dataRange.value = UINT8_MAX;		
    c81c:	7902      	ldrb	r2, [r0, #4]
    c81e:	7941      	ldrb	r1, [r0, #5]
    c820:	0209      	lsls	r1, r1, #8
    c822:	4311      	orrs	r1, r2
    c824:	7982      	ldrb	r2, [r0, #6]
    c826:	0412      	lsls	r2, r2, #16
    c828:	4311      	orrs	r1, r2
    c82a:	79c2      	ldrb	r2, [r0, #7]
    c82c:	0612      	lsls	r2, r2, #24
    c82e:	430a      	orrs	r2, r1
    c830:	0059      	lsls	r1, r3, #1
    c832:	188a      	adds	r2, r1, r2
    c834:	7055      	strb	r5, [r2, #1]
    for (i = 3; i < RegParams.maxChannels; i++)
    c836:	3301      	adds	r3, #1
    c838:	b2db      	uxtb	r3, r3
    c83a:	5702      	ldrsb	r2, [r0, r4]
    c83c:	4293      	cmp	r3, r2
    c83e:	dbed      	blt.n	c81c <InitDefault868Channels+0xc0>
    }
}
    c840:	bd70      	pop	{r4, r5, r6, pc}
    c842:	46c0      	nop			; (mov r8, r8)
    c844:	200029b0 	.word	0x200029b0
    c848:	00016839 	.word	0x00016839
    c84c:	00018bc0 	.word	0x00018bc0
    c850:	00016827 	.word	0x00016827
    c854:	00018b94 	.word	0x00018b94
    c858:	00018be0 	.word	0x00018be0
    c85c:	00018bc8 	.word	0x00018bc8

0000c860 <InitDefault433Channels>:

/*
 * \brief This function initializes all the EU433 Channels to default values
 */
void InitDefault433Channels (void)
{
    c860:	b570      	push	{r4, r5, r6, lr}
    uint8_t i;

    memset (RegParams.pChParams, 0, sizeof(DefaultChannels433) );
    c862:	4c36      	ldr	r4, [pc, #216]	; (c93c <InitDefault433Channels+0xdc>)
    c864:	7920      	ldrb	r0, [r4, #4]
    c866:	7963      	ldrb	r3, [r4, #5]
    c868:	021b      	lsls	r3, r3, #8
    c86a:	4303      	orrs	r3, r0
    c86c:	79a0      	ldrb	r0, [r4, #6]
    c86e:	0400      	lsls	r0, r0, #16
    c870:	4303      	orrs	r3, r0
    c872:	79e0      	ldrb	r0, [r4, #7]
    c874:	0600      	lsls	r0, r0, #24
    c876:	4318      	orrs	r0, r3
    c878:	2206      	movs	r2, #6
    c87a:	2100      	movs	r1, #0
    c87c:	4e30      	ldr	r6, [pc, #192]	; (c940 <InitDefault433Channels+0xe0>)
    c87e:	47b0      	blx	r6
    memcpy (RegParams.pChParams, DefaultChannels433, sizeof(DefaultChannels433) );
    c880:	7920      	ldrb	r0, [r4, #4]
    c882:	7963      	ldrb	r3, [r4, #5]
    c884:	021b      	lsls	r3, r3, #8
    c886:	4303      	orrs	r3, r0
    c888:	79a0      	ldrb	r0, [r4, #6]
    c88a:	0400      	lsls	r0, r0, #16
    c88c:	4303      	orrs	r3, r0
    c88e:	79e0      	ldrb	r0, [r4, #7]
    c890:	0600      	lsls	r0, r0, #24
    c892:	4318      	orrs	r0, r3
    c894:	2206      	movs	r2, #6
    c896:	492b      	ldr	r1, [pc, #172]	; (c944 <InitDefault433Channels+0xe4>)
    c898:	4d2b      	ldr	r5, [pc, #172]	; (c948 <InitDefault433Channels+0xe8>)
    c89a:	47a8      	blx	r5
    memset (RegParams.pOtherChParams, 0, sizeof(AdvChannels433) );
    c89c:	7a20      	ldrb	r0, [r4, #8]
    c89e:	7a63      	ldrb	r3, [r4, #9]
    c8a0:	021b      	lsls	r3, r3, #8
    c8a2:	4303      	orrs	r3, r0
    c8a4:	7aa0      	ldrb	r0, [r4, #10]
    c8a6:	0400      	lsls	r0, r0, #16
    c8a8:	4303      	orrs	r3, r0
    c8aa:	7ae0      	ldrb	r0, [r4, #11]
    c8ac:	0600      	lsls	r0, r0, #24
    c8ae:	4318      	orrs	r0, r3
    c8b0:	2224      	movs	r2, #36	; 0x24
    c8b2:	2100      	movs	r1, #0
    c8b4:	47b0      	blx	r6
    memcpy (RegParams.pOtherChParams, AdvChannels433, sizeof(AdvChannels433) );
    c8b6:	7a20      	ldrb	r0, [r4, #8]
    c8b8:	7a63      	ldrb	r3, [r4, #9]
    c8ba:	021b      	lsls	r3, r3, #8
    c8bc:	4303      	orrs	r3, r0
    c8be:	7aa0      	ldrb	r0, [r4, #10]
    c8c0:	0400      	lsls	r0, r0, #16
    c8c2:	4303      	orrs	r3, r0
    c8c4:	7ae0      	ldrb	r0, [r4, #11]
    c8c6:	0600      	lsls	r0, r0, #24
    c8c8:	4318      	orrs	r0, r3
    c8ca:	2224      	movs	r2, #36	; 0x24
    c8cc:	491f      	ldr	r1, [pc, #124]	; (c94c <InitDefault433Channels+0xec>)
    c8ce:	47a8      	blx	r5
	memset (RegParams.pSubBandParams, 0, sizeof(SubBandParams433) );
    c8d0:	7b20      	ldrb	r0, [r4, #12]
    c8d2:	7b63      	ldrb	r3, [r4, #13]
    c8d4:	021b      	lsls	r3, r3, #8
    c8d6:	4303      	orrs	r3, r0
    c8d8:	7ba0      	ldrb	r0, [r4, #14]
    c8da:	0400      	lsls	r0, r0, #16
    c8dc:	4303      	orrs	r3, r0
    c8de:	7be0      	ldrb	r0, [r4, #15]
    c8e0:	0600      	lsls	r0, r0, #24
    c8e2:	4318      	orrs	r0, r3
    c8e4:	220c      	movs	r2, #12
    c8e6:	2100      	movs	r1, #0
    c8e8:	47b0      	blx	r6
	memcpy (RegParams.pSubBandParams, SubBandParams433, sizeof(SubBandParams433) );	
    c8ea:	7b20      	ldrb	r0, [r4, #12]
    c8ec:	7b63      	ldrb	r3, [r4, #13]
    c8ee:	021b      	lsls	r3, r3, #8
    c8f0:	4303      	orrs	r3, r0
    c8f2:	7ba0      	ldrb	r0, [r4, #14]
    c8f4:	0400      	lsls	r0, r0, #16
    c8f6:	4303      	orrs	r3, r0
    c8f8:	7be0      	ldrb	r0, [r4, #15]
    c8fa:	0600      	lsls	r0, r0, #24
    c8fc:	4318      	orrs	r0, r3
    c8fe:	220c      	movs	r2, #12
    c900:	4913      	ldr	r1, [pc, #76]	; (c950 <InitDefault433Channels+0xf0>)
    c902:	47a8      	blx	r5
	
    for (i = 3; i < RegParams.maxChannels; i++)
    c904:	232a      	movs	r3, #42	; 0x2a
    c906:	56e3      	ldrsb	r3, [r4, r3]
    c908:	2b03      	cmp	r3, #3
    c90a:	dd15      	ble.n	c938 <InitDefault433Channels+0xd8>
    c90c:	2303      	movs	r3, #3
    {
        // for undefined channels the duty cycle should be a very big value, and the data range a not-valid value
        //duty cycle 0 means no duty cycle limitation, the bigger the duty cycle value, the greater the limitation
        RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    c90e:	480b      	ldr	r0, [pc, #44]	; (c93c <InitDefault433Channels+0xdc>)
    c910:	25ff      	movs	r5, #255	; 0xff
    for (i = 3; i < RegParams.maxChannels; i++)
    c912:	242a      	movs	r4, #42	; 0x2a
        RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    c914:	7902      	ldrb	r2, [r0, #4]
    c916:	7941      	ldrb	r1, [r0, #5]
    c918:	0209      	lsls	r1, r1, #8
    c91a:	4311      	orrs	r1, r2
    c91c:	7982      	ldrb	r2, [r0, #6]
    c91e:	0412      	lsls	r2, r2, #16
    c920:	4311      	orrs	r1, r2
    c922:	79c2      	ldrb	r2, [r0, #7]
    c924:	0612      	lsls	r2, r2, #24
    c926:	430a      	orrs	r2, r1
    c928:	0059      	lsls	r1, r3, #1
    c92a:	188a      	adds	r2, r1, r2
    c92c:	7055      	strb	r5, [r2, #1]
    for (i = 3; i < RegParams.maxChannels; i++)
    c92e:	3301      	adds	r3, #1
    c930:	b2db      	uxtb	r3, r3
    c932:	5702      	ldrsb	r2, [r0, r4]
    c934:	4293      	cmp	r3, r2
    c936:	dbed      	blt.n	c914 <InitDefault433Channels+0xb4>
    }
}
    c938:	bd70      	pop	{r4, r5, r6, pc}
    c93a:	46c0      	nop			; (mov r8, r8)
    c93c:	200029b0 	.word	0x200029b0
    c940:	00016839 	.word	0x00016839
    c944:	00018bb8 	.word	0x00018bb8
    c948:	00016827 	.word	0x00016827
    c94c:	00018b70 	.word	0x00018b70
    c950:	00018bd4 	.word	0x00018bd4

0000c954 <InitDefault920Channels>:
/*
 * \brief This function initializes all the IN865 Channels to default values
 */
#if (JPN_BAND == 1)
void InitDefault920Channels (void)
{
    c954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
    memset (RegParams.pChParams, 0, sizeof(DefaultChannels923JP) );
    c956:	4c40      	ldr	r4, [pc, #256]	; (ca58 <InitDefault920Channels+0x104>)
    c958:	7920      	ldrb	r0, [r4, #4]
    c95a:	7963      	ldrb	r3, [r4, #5]
    c95c:	021b      	lsls	r3, r3, #8
    c95e:	4303      	orrs	r3, r0
    c960:	79a0      	ldrb	r0, [r4, #6]
    c962:	0400      	lsls	r0, r0, #16
    c964:	4303      	orrs	r3, r0
    c966:	79e0      	ldrb	r0, [r4, #7]
    c968:	0600      	lsls	r0, r0, #24
    c96a:	4318      	orrs	r0, r3
    c96c:	2204      	movs	r2, #4
    c96e:	2100      	movs	r1, #0
    c970:	4e3a      	ldr	r6, [pc, #232]	; (ca5c <InitDefault920Channels+0x108>)
    c972:	47b0      	blx	r6
	memset (RegParams.pOtherChParams, 0, sizeof(AdvChannels923JP) );
    c974:	7a20      	ldrb	r0, [r4, #8]
    c976:	7a63      	ldrb	r3, [r4, #9]
    c978:	021b      	lsls	r3, r3, #8
    c97a:	4303      	orrs	r3, r0
    c97c:	7aa0      	ldrb	r0, [r4, #10]
    c97e:	0400      	lsls	r0, r0, #16
    c980:	4303      	orrs	r3, r0
    c982:	7ae0      	ldrb	r0, [r4, #11]
    c984:	0600      	lsls	r0, r0, #24
    c986:	4318      	orrs	r0, r3
    c988:	2218      	movs	r2, #24
    c98a:	2100      	movs	r1, #0
    c98c:	47b0      	blx	r6
    memcpy (RegParams.pChParams, DefaultChannels923JP, sizeof(DefaultChannels923JP) );
    c98e:	7920      	ldrb	r0, [r4, #4]
    c990:	7963      	ldrb	r3, [r4, #5]
    c992:	021b      	lsls	r3, r3, #8
    c994:	4303      	orrs	r3, r0
    c996:	79a0      	ldrb	r0, [r4, #6]
    c998:	0400      	lsls	r0, r0, #16
    c99a:	4303      	orrs	r3, r0
    c99c:	79e0      	ldrb	r0, [r4, #7]
    c99e:	0600      	lsls	r0, r0, #24
    c9a0:	4318      	orrs	r0, r3
    c9a2:	2204      	movs	r2, #4
    c9a4:	492e      	ldr	r1, [pc, #184]	; (ca60 <InitDefault920Channels+0x10c>)
    c9a6:	4d2f      	ldr	r5, [pc, #188]	; (ca64 <InitDefault920Channels+0x110>)
    c9a8:	47a8      	blx	r5
	memcpy (RegParams.pOtherChParams, AdvChannels923JP, sizeof(AdvChannels923JP) );
    c9aa:	7a20      	ldrb	r0, [r4, #8]
    c9ac:	7a63      	ldrb	r3, [r4, #9]
    c9ae:	021b      	lsls	r3, r3, #8
    c9b0:	4303      	orrs	r3, r0
    c9b2:	7aa0      	ldrb	r0, [r4, #10]
    c9b4:	0400      	lsls	r0, r0, #16
    c9b6:	4303      	orrs	r3, r0
    c9b8:	7ae0      	ldrb	r0, [r4, #11]
    c9ba:	0600      	lsls	r0, r0, #24
    c9bc:	4318      	orrs	r0, r3
    c9be:	2218      	movs	r2, #24
    c9c0:	4929      	ldr	r1, [pc, #164]	; (ca68 <InitDefault920Channels+0x114>)
    c9c2:	47a8      	blx	r5
	memset (RegParams.pSubBandParams, 0, sizeof(SubBandParamsJP923) );
    c9c4:	7b20      	ldrb	r0, [r4, #12]
    c9c6:	7b63      	ldrb	r3, [r4, #13]
    c9c8:	021b      	lsls	r3, r3, #8
    c9ca:	4303      	orrs	r3, r0
    c9cc:	7ba0      	ldrb	r0, [r4, #14]
    c9ce:	0400      	lsls	r0, r0, #16
    c9d0:	4303      	orrs	r3, r0
    c9d2:	7be0      	ldrb	r0, [r4, #15]
    c9d4:	0600      	lsls	r0, r0, #24
    c9d6:	4318      	orrs	r0, r3
    c9d8:	2218      	movs	r2, #24
    c9da:	2100      	movs	r1, #0
    c9dc:	47b0      	blx	r6
	memcpy (RegParams.pSubBandParams, SubBandParamsJP923, sizeof(SubBandParamsJP923) );
    c9de:	7b20      	ldrb	r0, [r4, #12]
    c9e0:	7b63      	ldrb	r3, [r4, #13]
    c9e2:	021b      	lsls	r3, r3, #8
    c9e4:	4303      	orrs	r3, r0
    c9e6:	7ba0      	ldrb	r0, [r4, #14]
    c9e8:	0400      	lsls	r0, r0, #16
    c9ea:	4303      	orrs	r3, r0
    c9ec:	7be0      	ldrb	r0, [r4, #15]
    c9ee:	0600      	lsls	r0, r0, #24
    c9f0:	4318      	orrs	r0, r3
    c9f2:	2218      	movs	r2, #24
    c9f4:	491d      	ldr	r1, [pc, #116]	; (ca6c <InitDefault920Channels+0x118>)
    c9f6:	47a8      	blx	r5
	memset (RegParams.cmnParams.paramsType2.subBandDutyCycle,0,sizeof(SubBandDutyCycleJP923));
	memcpy (RegParams.cmnParams.paramsType2.subBandDutyCycle,SubBandDutyCycleJP923,sizeof(SubBandDutyCycleJP923));
    c9f8:	0020      	movs	r0, r4
    c9fa:	30af      	adds	r0, #175	; 0xaf
    c9fc:	30ff      	adds	r0, #255	; 0xff
    c9fe:	2204      	movs	r2, #4
    ca00:	491b      	ldr	r1, [pc, #108]	; (ca70 <InitDefault920Channels+0x11c>)
    ca02:	47a8      	blx	r5
    for (i = 2; i < RegParams.maxChannels; i++)
    ca04:	232a      	movs	r3, #42	; 0x2a
    ca06:	56e3      	ldrsb	r3, [r4, r3]
    ca08:	2b02      	cmp	r3, #2
    ca0a:	dd1f      	ble.n	ca4c <InitDefault920Channels+0xf8>
    ca0c:	2302      	movs	r3, #2
    ca0e:	2202      	movs	r2, #2
    {
	    RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    ca10:	4911      	ldr	r1, [pc, #68]	; (ca58 <InitDefault920Channels+0x104>)
    ca12:	27ff      	movs	r7, #255	; 0xff
		RegParams.cmnParams.paramsType2.channelTimer[i] = 0;
    ca14:	2500      	movs	r5, #0
    for (i = 2; i < RegParams.maxChannels; i++)
    ca16:	262a      	movs	r6, #42	; 0x2a
	    RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    ca18:	7908      	ldrb	r0, [r1, #4]
    ca1a:	794c      	ldrb	r4, [r1, #5]
    ca1c:	0224      	lsls	r4, r4, #8
    ca1e:	4304      	orrs	r4, r0
    ca20:	7988      	ldrb	r0, [r1, #6]
    ca22:	0400      	lsls	r0, r0, #16
    ca24:	4304      	orrs	r4, r0
    ca26:	79c8      	ldrb	r0, [r1, #7]
    ca28:	0600      	lsls	r0, r0, #24
    ca2a:	4320      	orrs	r0, r4
    ca2c:	0054      	lsls	r4, r2, #1
    ca2e:	1820      	adds	r0, r4, r0
    ca30:	7047      	strb	r7, [r0, #1]
		RegParams.cmnParams.paramsType2.channelTimer[i] = 0;
    ca32:	3358      	adds	r3, #88	; 0x58
    ca34:	009b      	lsls	r3, r3, #2
    ca36:	18cb      	adds	r3, r1, r3
    ca38:	725d      	strb	r5, [r3, #9]
    ca3a:	729d      	strb	r5, [r3, #10]
    ca3c:	72dd      	strb	r5, [r3, #11]
    ca3e:	731d      	strb	r5, [r3, #12]
    for (i = 2; i < RegParams.maxChannels; i++)
    ca40:	3201      	adds	r2, #1
    ca42:	b2d2      	uxtb	r2, r2
    ca44:	0013      	movs	r3, r2
    ca46:	5788      	ldrsb	r0, [r1, r6]
    ca48:	4282      	cmp	r2, r0
    ca4a:	dbe5      	blt.n	ca18 <InitDefault920Channels+0xc4>
    }
	RegParams.lastUsedChannelIndex = UINT8_MAX;
    ca4c:	21ff      	movs	r1, #255	; 0xff
    ca4e:	2330      	movs	r3, #48	; 0x30
    ca50:	4a01      	ldr	r2, [pc, #4]	; (ca58 <InitDefault920Channels+0x104>)
    ca52:	54d1      	strb	r1, [r2, r3]
}
    ca54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ca56:	46c0      	nop			; (mov r8, r8)
    ca58:	200029b0 	.word	0x200029b0
    ca5c:	00016839 	.word	0x00016839
    ca60:	00018c40 	.word	0x00018c40
    ca64:	00016827 	.word	0x00016827
    ca68:	00018c28 	.word	0x00018c28
    ca6c:	00018c48 	.word	0x00018c48
    ca70:	00018c44 	.word	0x00018c44

0000ca74 <InitDefault920ChannelsKR>:
/*
 * \brief This function initializes all the IN865 Channels to default values
 */
#if (KR_BAND == 1)
void InitDefault920ChannelsKR (void)
{
    ca74:	b5f0      	push	{r4, r5, r6, r7, lr}
    ca76:	46d6      	mov	lr, sl
    ca78:	464f      	mov	r7, r9
    ca7a:	4646      	mov	r6, r8
    ca7c:	b5c0      	push	{r6, r7, lr}
    uint8_t i;
    memset (RegParams.pChParams, 0, sizeof(DefaultChannels920KR) );
    ca7e:	4c46      	ldr	r4, [pc, #280]	; (cb98 <InitDefault920ChannelsKR+0x124>)
    ca80:	7920      	ldrb	r0, [r4, #4]
    ca82:	7963      	ldrb	r3, [r4, #5]
    ca84:	021b      	lsls	r3, r3, #8
    ca86:	4303      	orrs	r3, r0
    ca88:	79a0      	ldrb	r0, [r4, #6]
    ca8a:	0400      	lsls	r0, r0, #16
    ca8c:	4303      	orrs	r3, r0
    ca8e:	79e0      	ldrb	r0, [r4, #7]
    ca90:	0600      	lsls	r0, r0, #24
    ca92:	4318      	orrs	r0, r3
    ca94:	2206      	movs	r2, #6
    ca96:	2100      	movs	r1, #0
    ca98:	4d40      	ldr	r5, [pc, #256]	; (cb9c <InitDefault920ChannelsKR+0x128>)
    ca9a:	47a8      	blx	r5
	memset (RegParams.pOtherChParams, 0, sizeof(AdvChannels920KR) );
    ca9c:	7a20      	ldrb	r0, [r4, #8]
    ca9e:	7a63      	ldrb	r3, [r4, #9]
    caa0:	021b      	lsls	r3, r3, #8
    caa2:	4303      	orrs	r3, r0
    caa4:	7aa0      	ldrb	r0, [r4, #10]
    caa6:	0400      	lsls	r0, r0, #16
    caa8:	4303      	orrs	r3, r0
    caaa:	7ae0      	ldrb	r0, [r4, #11]
    caac:	0600      	lsls	r0, r0, #24
    caae:	4318      	orrs	r0, r3
    cab0:	2224      	movs	r2, #36	; 0x24
    cab2:	2100      	movs	r1, #0
    cab4:	47a8      	blx	r5
    memcpy (RegParams.pChParams, DefaultChannels920KR, sizeof(DefaultChannels920KR) );
    cab6:	7920      	ldrb	r0, [r4, #4]
    cab8:	7963      	ldrb	r3, [r4, #5]
    caba:	021b      	lsls	r3, r3, #8
    cabc:	4303      	orrs	r3, r0
    cabe:	79a0      	ldrb	r0, [r4, #6]
    cac0:	0400      	lsls	r0, r0, #16
    cac2:	4303      	orrs	r3, r0
    cac4:	79e0      	ldrb	r0, [r4, #7]
    cac6:	0600      	lsls	r0, r0, #24
    cac8:	4318      	orrs	r0, r3
    caca:	2206      	movs	r2, #6
    cacc:	4934      	ldr	r1, [pc, #208]	; (cba0 <InitDefault920ChannelsKR+0x12c>)
    cace:	4d35      	ldr	r5, [pc, #212]	; (cba4 <InitDefault920ChannelsKR+0x130>)
    cad0:	47a8      	blx	r5
	memcpy (RegParams.pOtherChParams, AdvChannels920KR, sizeof(AdvChannels920KR) );
    cad2:	7a20      	ldrb	r0, [r4, #8]
    cad4:	7a63      	ldrb	r3, [r4, #9]
    cad6:	021b      	lsls	r3, r3, #8
    cad8:	4303      	orrs	r3, r0
    cada:	7aa0      	ldrb	r0, [r4, #10]
    cadc:	0400      	lsls	r0, r0, #16
    cade:	4303      	orrs	r3, r0
    cae0:	7ae0      	ldrb	r0, [r4, #11]
    cae2:	0600      	lsls	r0, r0, #24
    cae4:	4318      	orrs	r0, r3
    cae6:	2224      	movs	r2, #36	; 0x24
    cae8:	492f      	ldr	r1, [pc, #188]	; (cba8 <InitDefault920ChannelsKR+0x134>)
    caea:	47a8      	blx	r5
    for (i = 3; i < RegParams.maxChannels; i++)
    caec:	232a      	movs	r3, #42	; 0x2a
    caee:	56e3      	ldrsb	r3, [r4, r3]
    caf0:	2b03      	cmp	r3, #3
    caf2:	dd48      	ble.n	cb86 <InitDefault920ChannelsKR+0x112>
    caf4:	2103      	movs	r1, #3
    caf6:	2003      	movs	r0, #3
    {
	    RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    caf8:	4b27      	ldr	r3, [pc, #156]	; (cb98 <InitDefault920ChannelsKR+0x124>)
    cafa:	26ff      	movs	r6, #255	; 0xff
		RegParams.pChParams[i].status = DISABLED;
    cafc:	2500      	movs	r5, #0
		RegParams.pOtherChParams[i].joinRequestChannel = DISABLED;
		RegParams.cmnParams.paramsType2.txParams.maxEIRP = UINT8_MAX;
    cafe:	22e1      	movs	r2, #225	; 0xe1
    cb00:	0052      	lsls	r2, r2, #1
    cb02:	4690      	mov	r8, r2
    cb04:	46b4      	mov	ip, r6
    for (i = 3; i < RegParams.maxChannels; i++)
    cb06:	3a99      	subs	r2, #153	; 0x99
    cb08:	3aff      	subs	r2, #255	; 0xff
    cb0a:	4692      	mov	sl, r2
	    RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    cb0c:	0042      	lsls	r2, r0, #1
    cb0e:	791c      	ldrb	r4, [r3, #4]
    cb10:	46a1      	mov	r9, r4
    cb12:	795c      	ldrb	r4, [r3, #5]
    cb14:	0224      	lsls	r4, r4, #8
    cb16:	464f      	mov	r7, r9
    cb18:	4327      	orrs	r7, r4
    cb1a:	799c      	ldrb	r4, [r3, #6]
    cb1c:	0424      	lsls	r4, r4, #16
    cb1e:	4327      	orrs	r7, r4
    cb20:	79dc      	ldrb	r4, [r3, #7]
    cb22:	0624      	lsls	r4, r4, #24
    cb24:	433c      	orrs	r4, r7
    cb26:	18a4      	adds	r4, r4, r2
    cb28:	7066      	strb	r6, [r4, #1]
		RegParams.pChParams[i].status = DISABLED;
    cb2a:	791c      	ldrb	r4, [r3, #4]
    cb2c:	46a1      	mov	r9, r4
    cb2e:	795c      	ldrb	r4, [r3, #5]
    cb30:	0224      	lsls	r4, r4, #8
    cb32:	464f      	mov	r7, r9
    cb34:	4327      	orrs	r7, r4
    cb36:	799c      	ldrb	r4, [r3, #6]
    cb38:	0424      	lsls	r4, r4, #16
    cb3a:	4327      	orrs	r7, r4
    cb3c:	79dc      	ldrb	r4, [r3, #7]
    cb3e:	0624      	lsls	r4, r4, #24
    cb40:	433c      	orrs	r4, r7
    cb42:	54a5      	strb	r5, [r4, r2]
		RegParams.pOtherChParams[i].joinRequestChannel = DISABLED;
    cb44:	7a1c      	ldrb	r4, [r3, #8]
    cb46:	46a1      	mov	r9, r4
    cb48:	7a5c      	ldrb	r4, [r3, #9]
    cb4a:	0224      	lsls	r4, r4, #8
    cb4c:	464f      	mov	r7, r9
    cb4e:	4327      	orrs	r7, r4
    cb50:	7a9c      	ldrb	r4, [r3, #10]
    cb52:	0424      	lsls	r4, r4, #16
    cb54:	4327      	orrs	r7, r4
    cb56:	7adc      	ldrb	r4, [r3, #11]
    cb58:	0624      	lsls	r4, r4, #24
    cb5a:	433c      	orrs	r4, r7
    cb5c:	1812      	adds	r2, r2, r0
    cb5e:	0092      	lsls	r2, r2, #2
    cb60:	1912      	adds	r2, r2, r4
    cb62:	7255      	strb	r5, [r2, #9]
		RegParams.cmnParams.paramsType2.txParams.maxEIRP = UINT8_MAX;
    cb64:	4642      	mov	r2, r8
    cb66:	4664      	mov	r4, ip
    cb68:	549c      	strb	r4, [r3, r2]
		RegParams.cmnParams.paramsType2.channelTimer[i] = 0;
    cb6a:	3158      	adds	r1, #88	; 0x58
    cb6c:	0089      	lsls	r1, r1, #2
    cb6e:	1859      	adds	r1, r3, r1
    cb70:	724d      	strb	r5, [r1, #9]
    cb72:	728d      	strb	r5, [r1, #10]
    cb74:	72cd      	strb	r5, [r1, #11]
    cb76:	730d      	strb	r5, [r1, #12]
    for (i = 3; i < RegParams.maxChannels; i++)
    cb78:	3001      	adds	r0, #1
    cb7a:	b2c0      	uxtb	r0, r0
    cb7c:	0001      	movs	r1, r0
    cb7e:	4652      	mov	r2, sl
    cb80:	569a      	ldrsb	r2, [r3, r2]
    cb82:	4290      	cmp	r0, r2
    cb84:	dbc2      	blt.n	cb0c <InitDefault920ChannelsKR+0x98>
    }
	RegParams.lastUsedChannelIndex = UINT8_MAX;
    cb86:	21ff      	movs	r1, #255	; 0xff
    cb88:	2330      	movs	r3, #48	; 0x30
    cb8a:	4a03      	ldr	r2, [pc, #12]	; (cb98 <InitDefault920ChannelsKR+0x124>)
    cb8c:	54d1      	strb	r1, [r2, r3]
}
    cb8e:	bc1c      	pop	{r2, r3, r4}
    cb90:	4690      	mov	r8, r2
    cb92:	4699      	mov	r9, r3
    cb94:	46a2      	mov	sl, r4
    cb96:	bdf0      	pop	{r4, r5, r6, r7, pc}
    cb98:	200029b0 	.word	0x200029b0
    cb9c:	00016839 	.word	0x00016839
    cba0:	00018c84 	.word	0x00018c84
    cba4:	00016827 	.word	0x00016827
    cba8:	00018c60 	.word	0x00018c60

0000cbac <LORAREG_GetAttr>:
 * \param[out] Result of the GET operation
 * \retval LORAWAN_SUCCESS : If GET is successful
 *	LORAWAN_INVALID_PARAMETER if the input attribute or the attribute type is invalid
 */
StackRetStatus_t LORAREG_GetAttr(LorawanRegionalAttributes_t attrType, void *attrInput, void *attrOutput)
{
    cbac:	b510      	push	{r4, lr}
	StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
    cbae:	230a      	movs	r3, #10
	if(attrType < REG_NUM_ATTRIBUTES)
    cbb0:	283c      	cmp	r0, #60	; 0x3c
    cbb2:	d901      	bls.n	cbb8 <LORAREG_GetAttr+0xc>
	{
	    result = pGetAttr[attrType](attrType, attrInput,attrOutput);	
	}

	return result;
}
    cbb4:	0018      	movs	r0, r3
    cbb6:	bd10      	pop	{r4, pc}
	    result = pGetAttr[attrType](attrType, attrInput,attrOutput);	
    cbb8:	0084      	lsls	r4, r0, #2
    cbba:	4b02      	ldr	r3, [pc, #8]	; (cbc4 <LORAREG_GetAttr+0x18>)
    cbbc:	58e3      	ldr	r3, [r4, r3]
    cbbe:	4798      	blx	r3
    cbc0:	0003      	movs	r3, r0
    cbc2:	e7f7      	b.n	cbb4 <LORAREG_GetAttr+0x8>
    cbc4:	20001b90 	.word	0x20001b90

0000cbc8 <LORAREG_ValidateAttr>:
 * \param[in] attrInput Input used to validate the attribute value
 * \retval LORAWAN_SUCCESS : If Validate is successful
 *	LORAWAN_INVALID_PARAMETER if the input attribute or the attribute type is invalid
 */
StackRetStatus_t LORAREG_ValidateAttr(LorawanRegionalAttributes_t attrType, void *attrInput)
{
    cbc8:	b510      	push	{r4, lr}
	StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
    cbca:	230a      	movs	r3, #10
	
	if(attrType < REG_NUM_ATTRIBUTES)
    cbcc:	283c      	cmp	r0, #60	; 0x3c
    cbce:	d901      	bls.n	cbd4 <LORAREG_ValidateAttr+0xc>
	{
	    result = pValidateAttr[attrType](attrType, attrInput);		
	}

	return result;
}
    cbd0:	0018      	movs	r0, r3
    cbd2:	bd10      	pop	{r4, pc}
	    result = pValidateAttr[attrType](attrType, attrInput);		
    cbd4:	0082      	lsls	r2, r0, #2
    cbd6:	4b02      	ldr	r3, [pc, #8]	; (cbe0 <LORAREG_ValidateAttr+0x18>)
    cbd8:	58d3      	ldr	r3, [r2, r3]
    cbda:	4798      	blx	r3
    cbdc:	0003      	movs	r3, r0
    cbde:	e7f7      	b.n	cbd0 <LORAREG_ValidateAttr+0x8>
    cbe0:	20001d78 	.word	0x20001d78

0000cbe4 <LORAREG_SetAttr>:
 * \param[in] attrInput Input used to update the attribute value
 * \retval LORAWAN_SUCCESS : If Update is successful
 *	LORAWAN_INVALID_PARAMETER if the input attribute or the attribute type is invalid
 */
StackRetStatus_t LORAREG_SetAttr(LorawanRegionalAttributes_t attrType, void *attrInput)
{
    cbe4:	b510      	push	{r4, lr}
	StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
    cbe6:	230a      	movs	r3, #10
	if(attrType < REG_NUM_ATTRIBUTES)
    cbe8:	283c      	cmp	r0, #60	; 0x3c
    cbea:	d901      	bls.n	cbf0 <LORAREG_SetAttr+0xc>
	{
	    result = pSetAttr[attrType](attrType, attrInput);		
	}

	return result;
}
    cbec:	0018      	movs	r0, r3
    cbee:	bd10      	pop	{r4, pc}
	    result = pSetAttr[attrType](attrType, attrInput);		
    cbf0:	0082      	lsls	r2, r0, #2
    cbf2:	4b02      	ldr	r3, [pc, #8]	; (cbfc <LORAREG_SetAttr+0x18>)
    cbf4:	58d3      	ldr	r3, [r2, r3]
    cbf6:	4798      	blx	r3
    cbf8:	0003      	movs	r3, r0
    cbfa:	e7f7      	b.n	cbec <LORAREG_SetAttr+0x8>
    cbfc:	20001c84 	.word	0x20001c84

0000cc00 <setDefaultTxPower>:
}
#endif
StackRetStatus_t setDefaultTxPower(IsmBand_t ismBand)
{   
	StackRetStatus_t result = LORAWAN_SUCCESS;
	if(ismBand == ISM_EU868)
    cc00:	2800      	cmp	r0, #0
    cc02:	d00e      	beq.n	cc22 <setDefaultTxPower+0x22>
	{
			RegParams.MacTxPower = MAC_DEF_TX_POWER_EU;
	}
	else if(ismBand == ISM_JPN923)
    cc04:	2805      	cmp	r0, #5
    cc06:	d013      	beq.n	cc30 <setDefaultTxPower+0x30>
	{
		RegParams.MacTxPower = MAC_DEF_TX_POWER_JP;
	}
	else if (ismBand == ISM_KR920)
    cc08:	2804      	cmp	r0, #4
    cc0a:	d017      	beq.n	cc3c <setDefaultTxPower+0x3c>
	}
	else if (ismBand == ISM_ASBAND)
	{
		RegParams.MacTxPower = MAC_DEF_TX_POWER_AS;
	}
	else if(ismBand == ISM_AU915)
    cc0c:	2803      	cmp	r0, #3
    cc0e:	d01b      	beq.n	cc48 <setDefaultTxPower+0x48>
	{
		RegParams.MacTxPower = MAC_DEF_TX_POWER_NA;
	}
	else
	{
		result = LORAWAN_INVALID_PARAMETER;
    cc10:	230a      	movs	r3, #10
	else if(ismBand == ISM_NA915)
    cc12:	2802      	cmp	r0, #2
    cc14:	d10a      	bne.n	cc2c <setDefaultTxPower+0x2c>
		RegParams.MacTxPower = MAC_DEF_TX_POWER_NA;
    cc16:	2107      	movs	r1, #7
    cc18:	331d      	adds	r3, #29
    cc1a:	4a0e      	ldr	r2, [pc, #56]	; (cc54 <setDefaultTxPower+0x54>)
    cc1c:	54d1      	strb	r1, [r2, r3]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    cc1e:	3b1f      	subs	r3, #31
    cc20:	e004      	b.n	cc2c <setDefaultTxPower+0x2c>
			RegParams.MacTxPower = MAC_DEF_TX_POWER_EU;
    cc22:	2101      	movs	r1, #1
    cc24:	2327      	movs	r3, #39	; 0x27
    cc26:	4a0b      	ldr	r2, [pc, #44]	; (cc54 <setDefaultTxPower+0x54>)
    cc28:	54d1      	strb	r1, [r2, r3]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    cc2a:	3b1f      	subs	r3, #31
	}
#if (ENABLE_PDS==1)
	PDS_STORE(RegParams.MacTxPower);
#endif
	return result;
}
    cc2c:	0018      	movs	r0, r3
    cc2e:	4770      	bx	lr
		RegParams.MacTxPower = MAC_DEF_TX_POWER_JP;
    cc30:	2101      	movs	r1, #1
    cc32:	2327      	movs	r3, #39	; 0x27
    cc34:	4a07      	ldr	r2, [pc, #28]	; (cc54 <setDefaultTxPower+0x54>)
    cc36:	54d1      	strb	r1, [r2, r3]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    cc38:	3b1f      	subs	r3, #31
    cc3a:	e7f7      	b.n	cc2c <setDefaultTxPower+0x2c>
		RegParams.MacTxPower = MAC_DEF_TX_POWER_KR;
    cc3c:	2101      	movs	r1, #1
    cc3e:	2327      	movs	r3, #39	; 0x27
    cc40:	4a04      	ldr	r2, [pc, #16]	; (cc54 <setDefaultTxPower+0x54>)
    cc42:	54d1      	strb	r1, [r2, r3]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    cc44:	3b1f      	subs	r3, #31
    cc46:	e7f1      	b.n	cc2c <setDefaultTxPower+0x2c>
		RegParams.MacTxPower = MAC_DEF_TX_POWER_AU;
    cc48:	2107      	movs	r1, #7
    cc4a:	2327      	movs	r3, #39	; 0x27
    cc4c:	4a01      	ldr	r2, [pc, #4]	; (cc54 <setDefaultTxPower+0x54>)
    cc4e:	54d1      	strb	r1, [r2, r3]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    cc50:	3b1f      	subs	r3, #31
    cc52:	e7eb      	b.n	cc2c <setDefaultTxPower+0x2c>
    cc54:	200029b0 	.word	0x200029b0

0000cc58 <Enableallchannels>:
	}
	return status;
}
#endif
void Enableallchannels()
{
    cc58:	b510      	push	{r4, lr}
    cc5a:	2000      	movs	r0, #0
	for(uint8_t i = 0; i < (NO_OF_CH_IN_SUBBAND * (MAX_SUBBANDS + 1)); i++)
	{
		RegParams.pChParams[i].status = ENABLED;
    cc5c:	490a      	ldr	r1, [pc, #40]	; (cc88 <Enableallchannels+0x30>)
    cc5e:	2401      	movs	r4, #1
    cc60:	790b      	ldrb	r3, [r1, #4]
    cc62:	794a      	ldrb	r2, [r1, #5]
    cc64:	0212      	lsls	r2, r2, #8
    cc66:	431a      	orrs	r2, r3
    cc68:	798b      	ldrb	r3, [r1, #6]
    cc6a:	041b      	lsls	r3, r3, #16
    cc6c:	431a      	orrs	r2, r3
    cc6e:	79cb      	ldrb	r3, [r1, #7]
    cc70:	061b      	lsls	r3, r3, #24
    cc72:	4313      	orrs	r3, r2
    cc74:	541c      	strb	r4, [r3, r0]
    cc76:	3002      	adds	r0, #2
	for(uint8_t i = 0; i < (NO_OF_CH_IN_SUBBAND * (MAX_SUBBANDS + 1)); i++)
    cc78:	2890      	cmp	r0, #144	; 0x90
    cc7a:	d1f1      	bne.n	cc60 <Enableallchannels+0x8>
	}
	RegParams.cmnParams.paramsType1.lastUsedSB = 0;
    cc7c:	2100      	movs	r1, #0
    cc7e:	23ac      	movs	r3, #172	; 0xac
    cc80:	005b      	lsls	r3, r3, #1
    cc82:	4a01      	ldr	r2, [pc, #4]	; (cc88 <Enableallchannels+0x30>)
    cc84:	54d1      	strb	r1, [r2, r3]
#if (ENABLE_PDS == 1)
	PDS_STORE(RegParams.regParamItems.ch_param_1_item_id);
	PDS_STORE(RegParams.regParamItems.lastUsedSB);
#endif
}
    cc86:	bd10      	pop	{r4, pc}
    cc88:	200029b0 	.word	0x200029b0

0000cc8c <LORAREG_EnableallChannels>:
StackRetStatus_t LORAREG_EnableallChannels(IsmBand_t ismBand)
{
    cc8c:	b510      	push	{r4, lr}
	StackRetStatus_t result = LORAWAN_SUCCESS;
	if(ismBand == ISM_EU868)
    cc8e:	2800      	cmp	r0, #0
    cc90:	d00a      	beq.n	cca8 <LORAREG_EnableallChannels+0x1c>
	{
		 InitDefault868Channels();
	}
	else if (ismBand == ISM_EU433)
    cc92:	2801      	cmp	r0, #1
    cc94:	d00b      	beq.n	ccae <LORAREG_EnableallChannels+0x22>
	{
		 InitDefault433Channels();
	}
	else if(ismBand == ISM_JPN923)
    cc96:	2805      	cmp	r0, #5
    cc98:	d00c      	beq.n	ccb4 <LORAREG_EnableallChannels+0x28>
	{
		 InitDefault920Channels();	
	}
	else if (ismBand == ISM_KR920)
    cc9a:	2804      	cmp	r0, #4
    cc9c:	d00d      	beq.n	ccba <LORAREG_EnableallChannels+0x2e>
	}
	else if (ismBand == ISM_ASBAND)
	{
		 InitDefault923Channels ();
	}
	else if(ismBand == ISM_AU915 || ismBand == ISM_NA915)
    cc9e:	3802      	subs	r0, #2
    cca0:	2801      	cmp	r0, #1
    cca2:	d90d      	bls.n	ccc0 <LORAREG_EnableallChannels+0x34>
	{
		 Enableallchannels();
	}
	return result;
}
    cca4:	2008      	movs	r0, #8
    cca6:	bd10      	pop	{r4, pc}
		 InitDefault868Channels();
    cca8:	4b07      	ldr	r3, [pc, #28]	; (ccc8 <LORAREG_EnableallChannels+0x3c>)
    ccaa:	4798      	blx	r3
    ccac:	e7fa      	b.n	cca4 <LORAREG_EnableallChannels+0x18>
		 InitDefault433Channels();
    ccae:	4b07      	ldr	r3, [pc, #28]	; (cccc <LORAREG_EnableallChannels+0x40>)
    ccb0:	4798      	blx	r3
    ccb2:	e7f7      	b.n	cca4 <LORAREG_EnableallChannels+0x18>
		 InitDefault920Channels();	
    ccb4:	4b06      	ldr	r3, [pc, #24]	; (ccd0 <LORAREG_EnableallChannels+0x44>)
    ccb6:	4798      	blx	r3
    ccb8:	e7f4      	b.n	cca4 <LORAREG_EnableallChannels+0x18>
		 InitDefault920ChannelsKR();
    ccba:	4b06      	ldr	r3, [pc, #24]	; (ccd4 <LORAREG_EnableallChannels+0x48>)
    ccbc:	4798      	blx	r3
    ccbe:	e7f1      	b.n	cca4 <LORAREG_EnableallChannels+0x18>
		 Enableallchannels();
    ccc0:	4b05      	ldr	r3, [pc, #20]	; (ccd8 <LORAREG_EnableallChannels+0x4c>)
    ccc2:	4798      	blx	r3
    ccc4:	e7ee      	b.n	cca4 <LORAREG_EnableallChannels+0x18>
    ccc6:	46c0      	nop			; (mov r8, r8)
    ccc8:	0000c75d 	.word	0x0000c75d
    cccc:	0000c861 	.word	0x0000c861
    ccd0:	0000c955 	.word	0x0000c955
    ccd4:	0000ca75 	.word	0x0000ca75
    ccd8:	0000cc59 	.word	0x0000cc59

0000ccdc <AESEncode>:
 * \brief Encrypts the given block of data
 * \param[in,out] block Block of input data to be encrypted
 * \param[in] key Cryptographic key to be used in AES encryption
 */
void AESEncode(unsigned char* block, unsigned char* masterKey)
{
    ccdc:	b5f0      	push	{r4, r5, r6, r7, lr}
    ccde:	b083      	sub	sp, #12
    cce0:	0004      	movs	r4, r0
    cce2:	000e      	movs	r6, r1
#ifndef UT	
	
	/* Configure the AES. */
	g_aes_cfg.encrypt_mode = AES_ENCRYPTION;
    cce4:	4a2b      	ldr	r2, [pc, #172]	; (cd94 <AESEncode+0xb8>)
    cce6:	2101      	movs	r1, #1
    cce8:	7011      	strb	r1, [r2, #0]
	g_aes_cfg.key_size = AES_KEY_SIZE_128;
    ccea:	2300      	movs	r3, #0
    ccec:	7053      	strb	r3, [r2, #1]
	g_aes_cfg.start_mode = AES_AUTO_START;
    ccee:	7091      	strb	r1, [r2, #2]
	g_aes_cfg.opmode = AES_ECB_MODE;
    ccf0:	70d3      	strb	r3, [r2, #3]
	g_aes_cfg.cfb_size = AES_CFB_SIZE_128;
    ccf2:	7113      	strb	r3, [r2, #4]
	g_aes_cfg.lod = false;
    ccf4:	7213      	strb	r3, [r2, #8]
	aes_set_config(&aes_instance,AES, &g_aes_cfg);
    ccf6:	4928      	ldr	r1, [pc, #160]	; (cd98 <AESEncode+0xbc>)
    ccf8:	4828      	ldr	r0, [pc, #160]	; (cd9c <AESEncode+0xc0>)
    ccfa:	4b29      	ldr	r3, [pc, #164]	; (cda0 <AESEncode+0xc4>)
    ccfc:	4798      	blx	r3
    ccfe:	2100      	movs	r1, #0
		uint8_t u8[4];
	}long_addr;
	uint8_t index;
	for (index = 0; index < 4; index++)
	{
		long_addr.u8[index] = *data++;
    cd00:	ad01      	add	r5, sp, #4
	
	for(uint8_t i=0;i<SUB_BLOCK_COUNT;i++)
	{
		io_data[i] = convert_byte_array_to_32_bit(masterKey+(i*(sizeof(uint32_t))));
    cd02:	4f28      	ldr	r7, [pc, #160]	; (cda4 <AESEncode+0xc8>)
    cd04:	1870      	adds	r0, r6, r1
    cd06:	2300      	movs	r3, #0
    cd08:	5cc2      	ldrb	r2, [r0, r3]
    cd0a:	555a      	strb	r2, [r3, r5]
    cd0c:	3301      	adds	r3, #1
	for (index = 0; index < 4; index++)
    cd0e:	2b04      	cmp	r3, #4
    cd10:	d1fa      	bne.n	cd08 <AESEncode+0x2c>
    cd12:	9b01      	ldr	r3, [sp, #4]
    cd14:	51cb      	str	r3, [r1, r7]
    cd16:	3104      	adds	r1, #4
	for(uint8_t i=0;i<SUB_BLOCK_COUNT;i++)
    cd18:	2910      	cmp	r1, #16
    cd1a:	d1f3      	bne.n	cd04 <AESEncode+0x28>
	}
	
	/* Set the cryptographic key. */
	aes_write_key(&aes_instance, io_data);
    cd1c:	4d1f      	ldr	r5, [pc, #124]	; (cd9c <AESEncode+0xc0>)
    cd1e:	4921      	ldr	r1, [pc, #132]	; (cda4 <AESEncode+0xc8>)
    cd20:	0028      	movs	r0, r5
    cd22:	4b21      	ldr	r3, [pc, #132]	; (cda8 <AESEncode+0xcc>)
    cd24:	4798      	blx	r3
 */
static inline void aes_set_new_message(struct aes_module *const module)
{
	Assert(module);
	Assert(module->hw);
	module->hw->CTRLB.reg |= AES_CTRLB_NEWMSG;
    cd26:	682a      	ldr	r2, [r5, #0]
    cd28:	7913      	ldrb	r3, [r2, #4]
    cd2a:	2102      	movs	r1, #2
    cd2c:	430b      	orrs	r3, r1
    cd2e:	7113      	strb	r3, [r2, #4]
    cd30:	2100      	movs	r1, #0
		long_addr.u8[index] = *data++;
    cd32:	ad01      	add	r5, sp, #4
	
	aes_set_new_message(&aes_instance);
	
	for(uint8_t i=0;i<SUB_BLOCK_COUNT;i++)
	{
		io_data[i] = convert_byte_array_to_32_bit(block+(i*(sizeof(uint32_t))));			
    cd34:	4e1b      	ldr	r6, [pc, #108]	; (cda4 <AESEncode+0xc8>)
    cd36:	1860      	adds	r0, r4, r1
    cd38:	2300      	movs	r3, #0
    cd3a:	5cc2      	ldrb	r2, [r0, r3]
    cd3c:	555a      	strb	r2, [r3, r5]
    cd3e:	3301      	adds	r3, #1
	for (index = 0; index < 4; index++)
    cd40:	2b04      	cmp	r3, #4
    cd42:	d1fa      	bne.n	cd3a <AESEncode+0x5e>
    cd44:	9b01      	ldr	r3, [sp, #4]
    cd46:	518b      	str	r3, [r1, r6]
    cd48:	3104      	adds	r1, #4
	for(uint8_t i=0;i<SUB_BLOCK_COUNT;i++)
    cd4a:	2910      	cmp	r1, #16
    cd4c:	d1f3      	bne.n	cd36 <AESEncode+0x5a>
	}
		
	/* Write the data to be ciphered to the input data registers. */
	aes_write_input_data(&aes_instance, io_data);
    cd4e:	4d13      	ldr	r5, [pc, #76]	; (cd9c <AESEncode+0xc0>)
    cd50:	4914      	ldr	r1, [pc, #80]	; (cda4 <AESEncode+0xc8>)
    cd52:	0028      	movs	r0, r5
    cd54:	4b15      	ldr	r3, [pc, #84]	; (cdac <AESEncode+0xd0>)
    cd56:	4798      	blx	r3
 */
static inline void aes_clear_new_message(struct aes_module *const module)
{
	Assert(module);
	Assert(module->hw);
	module->hw->CTRLB.reg &= ~AES_CTRLB_NEWMSG;
    cd58:	682d      	ldr	r5, [r5, #0]
    cd5a:	792b      	ldrb	r3, [r5, #4]
    cd5c:	2202      	movs	r2, #2
    cd5e:	4393      	bics	r3, r2
    cd60:	712b      	strb	r3, [r5, #4]
	Assert(module->hw);

	uint32_t int_flags = module->hw->INTFLAG.reg;
	uint32_t status_flags = 0;

	if (int_flags & AES_INTFLAG_ENCCMP) {
    cd62:	2101      	movs	r1, #1
		status_flags |= AES_ENCRYPTION_COMPLETE;
	}

	if (int_flags & AES_INTFLAG_GFMCMP) {
    cd64:	2002      	movs	r0, #2
    cd66:	e001      	b.n	cd6c <AESEncode+0x90>
	aes_clear_new_message(&aes_instance);
	/* Wait for the end of the encryption process. */
	while (!(aes_get_status(&aes_instance) & AES_ENCRYPTION_COMPLETE)) {
    cd68:	4211      	tst	r1, r2
    cd6a:	d107      	bne.n	cd7c <AESEncode+0xa0>
	uint32_t int_flags = module->hw->INTFLAG.reg;
    cd6c:	79eb      	ldrb	r3, [r5, #7]
    cd6e:	b2db      	uxtb	r3, r3
	if (int_flags & AES_INTFLAG_ENCCMP) {
    cd70:	000a      	movs	r2, r1
    cd72:	401a      	ands	r2, r3
	if (int_flags & AES_INTFLAG_GFMCMP) {
    cd74:	4218      	tst	r0, r3
    cd76:	d0f7      	beq.n	cd68 <AESEncode+0x8c>
		status_flags |= AES_GF_MULTI_COMPLETE;
    cd78:	4302      	orrs	r2, r0
    cd7a:	e7f5      	b.n	cd68 <AESEncode+0x8c>
	}
	aes_read_output_data(&aes_instance,io_data);
    cd7c:	4d09      	ldr	r5, [pc, #36]	; (cda4 <AESEncode+0xc8>)
    cd7e:	0029      	movs	r1, r5
    cd80:	4806      	ldr	r0, [pc, #24]	; (cd9c <AESEncode+0xc0>)
    cd82:	4b0b      	ldr	r3, [pc, #44]	; (cdb0 <AESEncode+0xd4>)
    cd84:	4798      	blx	r3
	
	memcpy(block,io_data,BLOCKSIZE);
    cd86:	2210      	movs	r2, #16
    cd88:	0029      	movs	r1, r5
    cd8a:	0020      	movs	r0, r4
    cd8c:	4b09      	ldr	r3, [pc, #36]	; (cdb4 <AESEncode+0xd8>)
    cd8e:	4798      	blx	r3
#endif	
}
    cd90:	b003      	add	sp, #12
    cd92:	bdf0      	pop	{r4, r5, r6, r7, pc}
    cd94:	20002bbc 	.word	0x20002bbc
    cd98:	42003400 	.word	0x42003400
    cd9c:	20002bc8 	.word	0x20002bc8
    cda0:	00004681 	.word	0x00004681
    cda4:	20001e6c 	.word	0x20001e6c
    cda8:	00004715 	.word	0x00004715
    cdac:	00004749 	.word	0x00004749
    cdb0:	00004799 	.word	0x00004799
    cdb4:	00016827 	.word	0x00016827

0000cdb8 <AESInit>:

/**
 * \brief Initializes the AES Engine.
 */
void AESInit(void)
{
    cdb8:	b570      	push	{r4, r5, r6, lr}
#ifndef UT	
	//! [setup_config]
	aes_get_config_defaults(&g_aes_cfg);
    cdba:	4d07      	ldr	r5, [pc, #28]	; (cdd8 <AESInit+0x20>)
    cdbc:	0028      	movs	r0, r5
    cdbe:	4b07      	ldr	r3, [pc, #28]	; (cddc <AESInit+0x24>)
    cdc0:	4798      	blx	r3
	//! [setup_config]

	//! [setup_config_defaults]
	aes_init(&aes_instance,AES, &g_aes_cfg);
    cdc2:	4c07      	ldr	r4, [pc, #28]	; (cde0 <AESInit+0x28>)
    cdc4:	002a      	movs	r2, r5
    cdc6:	4907      	ldr	r1, [pc, #28]	; (cde4 <AESInit+0x2c>)
    cdc8:	0020      	movs	r0, r4
    cdca:	4b07      	ldr	r3, [pc, #28]	; (cde8 <AESInit+0x30>)
    cdcc:	4798      	blx	r3
	//! [setup_config_defaults]
	//! [module_enable]
	aes_enable(&aes_instance);
    cdce:	0020      	movs	r0, r4
    cdd0:	4b06      	ldr	r3, [pc, #24]	; (cdec <AESInit+0x34>)
    cdd2:	4798      	blx	r3
#endif	
}
    cdd4:	bd70      	pop	{r4, r5, r6, pc}
    cdd6:	46c0      	nop			; (mov r8, r8)
    cdd8:	20002bbc 	.word	0x20002bbc
    cddc:	00004645 	.word	0x00004645
    cde0:	20002bc8 	.word	0x20002bc8
    cde4:	42003400 	.word	0x42003400
    cde8:	000046f5 	.word	0x000046f5
    cdec:	0000465f 	.word	0x0000465f

0000cdf0 <hwTimerExpiryCallback>:
	SYS_HwOverflow_Cb();
}

/* ISR to handle CC0 interrupt from TC0 */
static void hwTimerExpiryCallback(void)
{
    cdf0:	b510      	push	{r4, lr}
    if (0 < runningTimers)
    cdf2:	4b06      	ldr	r3, [pc, #24]	; (ce0c <hwTimerExpiryCallback+0x1c>)
    cdf4:	781b      	ldrb	r3, [r3, #0]
    cdf6:	2b00      	cmp	r3, #0
    cdf8:	d100      	bne.n	cdfc <hwTimerExpiryCallback+0xc>
    {
        isTimerTriggered = true;
        SYSTEM_PostTask(TIMER_TASK_ID);
    }
}
    cdfa:	bd10      	pop	{r4, pc}
        isTimerTriggered = true;
    cdfc:	2201      	movs	r2, #1
    cdfe:	4b04      	ldr	r3, [pc, #16]	; (ce10 <hwTimerExpiryCallback+0x20>)
    ce00:	701a      	strb	r2, [r3, #0]
        SYSTEM_PostTask(TIMER_TASK_ID);
    ce02:	2001      	movs	r0, #1
    ce04:	4b03      	ldr	r3, [pc, #12]	; (ce14 <hwTimerExpiryCallback+0x24>)
    ce06:	4798      	blx	r3
}
    ce08:	e7f7      	b.n	cdfa <hwTimerExpiryCallback+0xa>
    ce0a:	46c0      	nop			; (mov r8, r8)
    ce0c:	20001e8c 	.word	0x20001e8c
    ce10:	20002d72 	.word	0x20002d72
    ce14:	0000d70d 	.word	0x0000d70d

0000ce18 <hwTimerOverflowCallback>:
{
    ce18:	b510      	push	{r4, lr}
    ce1a:	b082      	sub	sp, #8
    uint16_t temp = sysTime;
    ce1c:	4925      	ldr	r1, [pc, #148]	; (ceb4 <hwTimerOverflowCallback+0x9c>)
    ce1e:	880a      	ldrh	r2, [r1, #0]
    ce20:	b292      	uxth	r2, r2
    if (++sysTime < temp)
    ce22:	880b      	ldrh	r3, [r1, #0]
    ce24:	3301      	adds	r3, #1
    ce26:	b29b      	uxth	r3, r3
    ce28:	800b      	strh	r3, [r1, #0]
    ce2a:	429a      	cmp	r2, r3
    ce2c:	d903      	bls.n	ce36 <hwTimerOverflowCallback+0x1e>
        sysTimeOvf++;
    ce2e:	4a22      	ldr	r2, [pc, #136]	; (ceb8 <hwTimerOverflowCallback+0xa0>)
    ce30:	6813      	ldr	r3, [r2, #0]
    ce32:	3301      	adds	r3, #1
    ce34:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    ce36:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    ce3a:	425a      	negs	r2, r3
    ce3c:	4153      	adcs	r3, r2
    ce3e:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    ce40:	b672      	cpsid	i
    ce42:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    ce46:	2200      	movs	r2, #0
    ce48:	4b1c      	ldr	r3, [pc, #112]	; (cebc <hwTimerOverflowCallback+0xa4>)
    ce4a:	701a      	strb	r2, [r3, #0]
	return flags;
    ce4c:	9c01      	ldr	r4, [sp, #4]
{
    uint32_t tmo32;
    uint16_t tmoHigh16, tmoLow16;
    uint8_t flags = cpu_irq_save();

    if (SWTIMER_INVALID != runningTimerQueueHead && !swTimers[runningTimerQueueHead].loaded)
    ce4e:	4b1c      	ldr	r3, [pc, #112]	; (cec0 <hwTimerOverflowCallback+0xa8>)
    ce50:	681b      	ldr	r3, [r3, #0]
    ce52:	2bff      	cmp	r3, #255	; 0xff
    ce54:	d00d      	beq.n	ce72 <hwTimerOverflowCallback+0x5a>
    ce56:	0119      	lsls	r1, r3, #4
    ce58:	4a1a      	ldr	r2, [pc, #104]	; (cec4 <hwTimerOverflowCallback+0xac>)
    ce5a:	1852      	adds	r2, r2, r1
    ce5c:	7b52      	ldrb	r2, [r2, #13]
    ce5e:	2a00      	cmp	r2, #0
    ce60:	d107      	bne.n	ce72 <hwTimerOverflowCallback+0x5a>
    {
        tmo32 = swTimers[runningTimerQueueHead].absoluteExpiryTime;
    ce62:	4a18      	ldr	r2, [pc, #96]	; (cec4 <hwTimerOverflowCallback+0xac>)
    ce64:	5888      	ldr	r0, [r1, r2]
        tmoHigh16 = (uint16_t)(tmo32 >> SWTIMER_SYSTIME_SHIFTMASK);

        if (tmoHigh16 == sysTime)
    ce66:	4b13      	ldr	r3, [pc, #76]	; (ceb4 <hwTimerOverflowCallback+0x9c>)
    ce68:	881b      	ldrh	r3, [r3, #0]
    ce6a:	b29b      	uxth	r3, r3
    ce6c:	0c02      	lsrs	r2, r0, #16
    ce6e:	429a      	cmp	r2, r3
    ce70:	d00c      	beq.n	ce8c <hwTimerOverflowCallback+0x74>
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    ce72:	23ff      	movs	r3, #255	; 0xff
    ce74:	4223      	tst	r3, r4
    ce76:	d005      	beq.n	ce84 <hwTimerOverflowCallback+0x6c>
		cpu_irq_enable();
    ce78:	2201      	movs	r2, #1
    ce7a:	4b10      	ldr	r3, [pc, #64]	; (cebc <hwTimerOverflowCallback+0xa4>)
    ce7c:	701a      	strb	r2, [r3, #0]
    ce7e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    ce82:	b662      	cpsie	i
	SYS_HwOverflow_Cb();
    ce84:	4b10      	ldr	r3, [pc, #64]	; (cec8 <hwTimerOverflowCallback+0xb0>)
    ce86:	4798      	blx	r3
}
    ce88:	b002      	add	sp, #8
    ce8a:	bd10      	pop	{r4, pc}
        {
            tmoLow16 = (uint16_t)(tmo32 & SWTIMER_HWTIME_MASK);
    ce8c:	b280      	uxth	r0, r0
            if (SWTIMER_MIN_TIMEOUT < tmoLow16)
    ce8e:	28ff      	cmp	r0, #255	; 0xff
    ce90:	d909      	bls.n	cea6 <hwTimerOverflowCallback+0x8e>
            {
                common_tc_delay(tmoLow16);
    ce92:	4b0e      	ldr	r3, [pc, #56]	; (cecc <hwTimerOverflowCallback+0xb4>)
    ce94:	4798      	blx	r3
                swTimers[runningTimerQueueHead].loaded = true;
    ce96:	4b0a      	ldr	r3, [pc, #40]	; (cec0 <hwTimerOverflowCallback+0xa8>)
    ce98:	681a      	ldr	r2, [r3, #0]
    ce9a:	0112      	lsls	r2, r2, #4
    ce9c:	4b09      	ldr	r3, [pc, #36]	; (cec4 <hwTimerOverflowCallback+0xac>)
    ce9e:	189b      	adds	r3, r3, r2
    cea0:	2201      	movs	r2, #1
    cea2:	735a      	strb	r2, [r3, #13]
    cea4:	e7e5      	b.n	ce72 <hwTimerOverflowCallback+0x5a>
            }
            else
            {
                isTimerTriggered = true;
    cea6:	2201      	movs	r2, #1
    cea8:	4b09      	ldr	r3, [pc, #36]	; (ced0 <hwTimerOverflowCallback+0xb8>)
    ceaa:	701a      	strb	r2, [r3, #0]
                SYSTEM_PostTask(TIMER_TASK_ID);
    ceac:	2001      	movs	r0, #1
    ceae:	4b09      	ldr	r3, [pc, #36]	; (ced4 <hwTimerOverflowCallback+0xbc>)
    ceb0:	4798      	blx	r3
    ceb2:	e7de      	b.n	ce72 <hwTimerOverflowCallback+0x5a>
    ceb4:	20002d70 	.word	0x20002d70
    ceb8:	20002d74 	.word	0x20002d74
    cebc:	20000008 	.word	0x20000008
    cec0:	20001e88 	.word	0x20001e88
    cec4:	20002be0 	.word	0x20002be0
    cec8:	0000bead 	.word	0x0000bead
    cecc:	00013481 	.word	0x00013481
    ced0:	20002d72 	.word	0x20002d72
    ced4:	0000d70d 	.word	0x0000d70d

0000ced8 <loadHwTimer>:
{
    ced8:	b570      	push	{r4, r5, r6, lr}
    ceda:	0004      	movs	r4, r0
    if (SWTIMER_INVALID != timerId)
    cedc:	28ff      	cmp	r0, #255	; 0xff
    cede:	d030      	beq.n	cf42 <loadHwTimer+0x6a>
    time |= ((uint64_t) sysTimeOvf) << 32;
    cee0:	4b19      	ldr	r3, [pc, #100]	; (cf48 <loadHwTimer+0x70>)
    cee2:	681b      	ldr	r3, [r3, #0]
    time |= ((uint64_t) sysTime) << 16;
    cee4:	4b19      	ldr	r3, [pc, #100]	; (cf4c <loadHwTimer+0x74>)
    cee6:	881d      	ldrh	r5, [r3, #0]
    cee8:	042d      	lsls	r5, r5, #16
    time |= (uint64_t) common_tc_read_count();
    ceea:	4b19      	ldr	r3, [pc, #100]	; (cf50 <loadHwTimer+0x78>)
    ceec:	4798      	blx	r3
        uint32_t expiryTime = swTimers[timerId].absoluteExpiryTime;
    ceee:	0123      	lsls	r3, r4, #4
    time |= (uint64_t) common_tc_read_count();
    cef0:	4328      	orrs	r0, r5
    return ((t2 - t1) < INT32_MAX);
    cef2:	4a18      	ldr	r2, [pc, #96]	; (cf54 <loadHwTimer+0x7c>)
    cef4:	589b      	ldr	r3, [r3, r2]
    cef6:	1a18      	subs	r0, r3, r0
        if (swtimerCompareTime(now, expiryTime))
    cef8:	4b17      	ldr	r3, [pc, #92]	; (cf58 <loadHwTimer+0x80>)
    cefa:	4298      	cmp	r0, r3
    cefc:	d81a      	bhi.n	cf34 <loadHwTimer+0x5c>
            if (!swTimers[timerId].loaded)
    cefe:	0122      	lsls	r2, r4, #4
    cf00:	4b14      	ldr	r3, [pc, #80]	; (cf54 <loadHwTimer+0x7c>)
    cf02:	189b      	adds	r3, r3, r2
    cf04:	7b5b      	ldrb	r3, [r3, #13]
    cf06:	2b00      	cmp	r3, #0
    cf08:	d11d      	bne.n	cf46 <loadHwTimer+0x6e>
                if (SWTIMER_MIN_TIMEOUT >= timeDiff)
    cf0a:	28ff      	cmp	r0, #255	; 0xff
    cf0c:	d90b      	bls.n	cf26 <loadHwTimer+0x4e>
                else  if ((uint32_t)TIMER_PERIOD >= timeDiff)
    cf0e:	4b13      	ldr	r3, [pc, #76]	; (cf5c <loadHwTimer+0x84>)
    cf10:	4298      	cmp	r0, r3
    cf12:	d818      	bhi.n	cf46 <loadHwTimer+0x6e>
                    common_tc_delay((uint16_t)timeDiff);
    cf14:	b280      	uxth	r0, r0
    cf16:	4b12      	ldr	r3, [pc, #72]	; (cf60 <loadHwTimer+0x88>)
    cf18:	4798      	blx	r3
                    swTimers[timerId].loaded = true;
    cf1a:	0124      	lsls	r4, r4, #4
    cf1c:	4b0d      	ldr	r3, [pc, #52]	; (cf54 <loadHwTimer+0x7c>)
    cf1e:	191c      	adds	r4, r3, r4
    cf20:	2301      	movs	r3, #1
    cf22:	7363      	strb	r3, [r4, #13]
    cf24:	e00f      	b.n	cf46 <loadHwTimer+0x6e>
                    isTimerTriggered = true;
    cf26:	2201      	movs	r2, #1
    cf28:	4b0e      	ldr	r3, [pc, #56]	; (cf64 <loadHwTimer+0x8c>)
    cf2a:	701a      	strb	r2, [r3, #0]
                    SYSTEM_PostTask(TIMER_TASK_ID);
    cf2c:	2001      	movs	r0, #1
    cf2e:	4b0e      	ldr	r3, [pc, #56]	; (cf68 <loadHwTimer+0x90>)
    cf30:	4798      	blx	r3
    cf32:	e008      	b.n	cf46 <loadHwTimer+0x6e>
            isTimerTriggered = true;
    cf34:	2201      	movs	r2, #1
    cf36:	4b0b      	ldr	r3, [pc, #44]	; (cf64 <loadHwTimer+0x8c>)
    cf38:	701a      	strb	r2, [r3, #0]
            SYSTEM_PostTask(TIMER_TASK_ID);
    cf3a:	2001      	movs	r0, #1
    cf3c:	4b0a      	ldr	r3, [pc, #40]	; (cf68 <loadHwTimer+0x90>)
    cf3e:	4798      	blx	r3
    cf40:	e001      	b.n	cf46 <loadHwTimer+0x6e>
        common_tc_compare_stop();
    cf42:	4b0a      	ldr	r3, [pc, #40]	; (cf6c <loadHwTimer+0x94>)
    cf44:	4798      	blx	r3
}
    cf46:	bd70      	pop	{r4, r5, r6, pc}
    cf48:	20002d74 	.word	0x20002d74
    cf4c:	20002d70 	.word	0x20002d70
    cf50:	0001340d 	.word	0x0001340d
    cf54:	20002be0 	.word	0x20002be0
    cf58:	7ffffffe 	.word	0x7ffffffe
    cf5c:	0000ffff 	.word	0x0000ffff
    cf60:	00013481 	.word	0x00013481
    cf64:	20002d72 	.word	0x20002d72
    cf68:	0000d70d 	.word	0x0000d70d
    cf6c:	00013459 	.word	0x00013459

0000cf70 <swtimerInternalHandler>:

/**************************************************************************//**
\brief Internal handler for the timer trigger
******************************************************************************/
static void swtimerInternalHandler(void)
{
    cf70:	b510      	push	{r4, lr}
    if (isTimerTriggered)
    cf72:	4b1d      	ldr	r3, [pc, #116]	; (cfe8 <swtimerInternalHandler+0x78>)
    cf74:	781b      	ldrb	r3, [r3, #0]
    cf76:	2b00      	cmp	r3, #0
    cf78:	d027      	beq.n	cfca <swtimerInternalHandler+0x5a>
    {
        isTimerTriggered = false;
    cf7a:	2200      	movs	r2, #0
    cf7c:	4b1a      	ldr	r3, [pc, #104]	; (cfe8 <swtimerInternalHandler+0x78>)
    cf7e:	701a      	strb	r2, [r3, #0]

        if (0 < runningTimers)
    cf80:	4b1a      	ldr	r3, [pc, #104]	; (cfec <swtimerInternalHandler+0x7c>)
    cf82:	781b      	ldrb	r3, [r3, #0]
    cf84:	2b00      	cmp	r3, #0
    cf86:	d020      	beq.n	cfca <swtimerInternalHandler+0x5a>
        { /* Holds the number of running timers */
            if ((expiredTimerQueueHead == SWTIMER_INVALID) && \
    cf88:	4b19      	ldr	r3, [pc, #100]	; (cff0 <swtimerInternalHandler+0x80>)
    cf8a:	681b      	ldr	r3, [r3, #0]
    cf8c:	2bff      	cmp	r3, #255	; 0xff
    cf8e:	d01d      	beq.n	cfcc <swtimerInternalHandler+0x5c>
                expiredTimerQueueHead = runningTimerQueueHead;
                expiredTimerQueueTail = runningTimerQueueHead;
            }
            else
            { /* there were already some timers expired before this one */
                swTimers[expiredTimerQueueTail].nextTimer = runningTimerQueueHead;
    cf90:	4b18      	ldr	r3, [pc, #96]	; (cff4 <swtimerInternalHandler+0x84>)
    cf92:	6818      	ldr	r0, [r3, #0]
    cf94:	4918      	ldr	r1, [pc, #96]	; (cff8 <swtimerInternalHandler+0x88>)
    cf96:	680b      	ldr	r3, [r1, #0]
    cf98:	011a      	lsls	r2, r3, #4
    cf9a:	4b18      	ldr	r3, [pc, #96]	; (cffc <swtimerInternalHandler+0x8c>)
    cf9c:	189b      	adds	r3, r3, r2
    cf9e:	7318      	strb	r0, [r3, #12]
                expiredTimerQueueTail = runningTimerQueueHead;
    cfa0:	6008      	str	r0, [r1, #0]
            }

            runningTimerQueueHead = swTimers[runningTimerQueueHead].nextTimer;
    cfa2:	4a16      	ldr	r2, [pc, #88]	; (cffc <swtimerInternalHandler+0x8c>)
    cfa4:	4913      	ldr	r1, [pc, #76]	; (cff4 <swtimerInternalHandler+0x84>)
    cfa6:	680b      	ldr	r3, [r1, #0]
    cfa8:	011b      	lsls	r3, r3, #4
    cfaa:	18d3      	adds	r3, r2, r3
    cfac:	7b18      	ldrb	r0, [r3, #12]
    cfae:	6008      	str	r0, [r1, #0]

            swTimers[expiredTimerQueueTail].nextTimer = SWTIMER_INVALID;
    cfb0:	4b11      	ldr	r3, [pc, #68]	; (cff8 <swtimerInternalHandler+0x88>)
    cfb2:	681b      	ldr	r3, [r3, #0]
    cfb4:	011b      	lsls	r3, r3, #4
    cfb6:	18d2      	adds	r2, r2, r3
    cfb8:	23ff      	movs	r3, #255	; 0xff
    cfba:	7313      	strb	r3, [r2, #12]

            if ((--runningTimers) > 0)
    cfbc:	4a0b      	ldr	r2, [pc, #44]	; (cfec <swtimerInternalHandler+0x7c>)
    cfbe:	7813      	ldrb	r3, [r2, #0]
    cfc0:	3b01      	subs	r3, #1
    cfc2:	b2db      	uxtb	r3, r3
    cfc4:	7013      	strb	r3, [r2, #0]
    cfc6:	2b00      	cmp	r3, #0
    cfc8:	d10b      	bne.n	cfe2 <swtimerInternalHandler+0x72>
            { /* keep the ball rolling! load the next head timer from the queue */
                loadHwTimer(runningTimerQueueHead);
            }
        }
    }
}
    cfca:	bd10      	pop	{r4, pc}
                (expiredTimerQueueTail == SWTIMER_INVALID))
    cfcc:	4b0a      	ldr	r3, [pc, #40]	; (cff8 <swtimerInternalHandler+0x88>)
            if ((expiredTimerQueueHead == SWTIMER_INVALID) && \
    cfce:	681b      	ldr	r3, [r3, #0]
    cfd0:	2bff      	cmp	r3, #255	; 0xff
    cfd2:	d1dd      	bne.n	cf90 <swtimerInternalHandler+0x20>
                expiredTimerQueueHead = runningTimerQueueHead;
    cfd4:	4b07      	ldr	r3, [pc, #28]	; (cff4 <swtimerInternalHandler+0x84>)
    cfd6:	681b      	ldr	r3, [r3, #0]
    cfd8:	4a05      	ldr	r2, [pc, #20]	; (cff0 <swtimerInternalHandler+0x80>)
    cfda:	6013      	str	r3, [r2, #0]
                expiredTimerQueueTail = runningTimerQueueHead;
    cfdc:	4a06      	ldr	r2, [pc, #24]	; (cff8 <swtimerInternalHandler+0x88>)
    cfde:	6013      	str	r3, [r2, #0]
    cfe0:	e7df      	b.n	cfa2 <swtimerInternalHandler+0x32>
                loadHwTimer(runningTimerQueueHead);
    cfe2:	4b07      	ldr	r3, [pc, #28]	; (d000 <swtimerInternalHandler+0x90>)
    cfe4:	4798      	blx	r3
}
    cfe6:	e7f0      	b.n	cfca <swtimerInternalHandler+0x5a>
    cfe8:	20002d72 	.word	0x20002d72
    cfec:	20001e8c 	.word	0x20001e8c
    cff0:	20001e80 	.word	0x20001e80
    cff4:	20001e88 	.word	0x20001e88
    cff8:	20001e84 	.word	0x20001e84
    cffc:	20002be0 	.word	0x20002be0
    d000:	0000ced9 	.word	0x0000ced9

0000d004 <SwTimerReset>:
    /*
    * Initialize the timer resources like timer arrays queues, timer registers
    */
    uint8_t index;

    runningTimers = 0u;
    d004:	2300      	movs	r3, #0
    d006:	4a0d      	ldr	r2, [pc, #52]	; (d03c <SwTimerReset+0x38>)
    d008:	7013      	strb	r3, [r2, #0]
    isTimerTriggered = false;
    d00a:	4a0d      	ldr	r2, [pc, #52]	; (d040 <SwTimerReset+0x3c>)
    d00c:	7013      	strb	r3, [r2, #0]

    runningTimerQueueHead = SWTIMER_INVALID;
    d00e:	33ff      	adds	r3, #255	; 0xff
    d010:	4a0c      	ldr	r2, [pc, #48]	; (d044 <SwTimerReset+0x40>)
    d012:	6013      	str	r3, [r2, #0]
    expiredTimerQueueHead = SWTIMER_INVALID;
    d014:	4a0c      	ldr	r2, [pc, #48]	; (d048 <SwTimerReset+0x44>)
    d016:	6013      	str	r3, [r2, #0]
    expiredTimerQueueTail = SWTIMER_INVALID;
    d018:	4a0c      	ldr	r2, [pc, #48]	; (d04c <SwTimerReset+0x48>)
    d01a:	6013      	str	r3, [r2, #0]
    d01c:	4b0c      	ldr	r3, [pc, #48]	; (d050 <SwTimerReset+0x4c>)
    d01e:	0018      	movs	r0, r3
    d020:	3091      	adds	r0, #145	; 0x91
    d022:	30ff      	adds	r0, #255	; 0xff

    for (index = 0; index < TOTAL_NUMBER_OF_SW_TIMERS; index++)
    {
        swTimers[index].nextTimer = SWTIMER_INVALID;
    d024:	21ff      	movs	r1, #255	; 0xff
        swTimers[index].timerCb = NULL;
    d026:	2200      	movs	r2, #0
        swTimers[index].nextTimer = SWTIMER_INVALID;
    d028:	7219      	strb	r1, [r3, #8]
        swTimers[index].timerCb = NULL;
    d02a:	601a      	str	r2, [r3, #0]
    d02c:	3310      	adds	r3, #16
    for (index = 0; index < TOTAL_NUMBER_OF_SW_TIMERS; index++)
    d02e:	4283      	cmp	r3, r0
    d030:	d1fa      	bne.n	d028 <SwTimerReset+0x24>
    }

    allocatedTimerId = 0u;
    d032:	2200      	movs	r2, #0
    d034:	4b07      	ldr	r3, [pc, #28]	; (d054 <SwTimerReset+0x50>)
    d036:	701a      	strb	r2, [r3, #0]
}
    d038:	4770      	bx	lr
    d03a:	46c0      	nop			; (mov r8, r8)
    d03c:	20001e8c 	.word	0x20001e8c
    d040:	20002d72 	.word	0x20002d72
    d044:	20001e88 	.word	0x20001e88
    d048:	20001e80 	.word	0x20001e80
    d04c:	20001e84 	.word	0x20001e84
    d050:	20002be4 	.word	0x20002be4
    d054:	20001e7c 	.word	0x20001e7c

0000d058 <SystemTimerInit>:

/**************************************************************************//**
\brief Initializes the Software Timer module
******************************************************************************/
void SystemTimerInit(void)
{
    d058:	b510      	push	{r4, lr}
    SwTimerReset();
    d05a:	4b08      	ldr	r3, [pc, #32]	; (d07c <SystemTimerInit+0x24>)
    d05c:	4798      	blx	r3

    /* initialize system time parameters */
    sysTimeOvf = 0x00000000;
    d05e:	2300      	movs	r3, #0
    d060:	4a07      	ldr	r2, [pc, #28]	; (d080 <SystemTimerInit+0x28>)
    d062:	6013      	str	r3, [r2, #0]
    sysTime = 0x0000;
    d064:	4a07      	ldr	r2, [pc, #28]	; (d084 <SystemTimerInit+0x2c>)
    d066:	8013      	strh	r3, [r2, #0]

    common_tc_init();
    d068:	4b07      	ldr	r3, [pc, #28]	; (d088 <SystemTimerInit+0x30>)
    d06a:	4798      	blx	r3
    set_common_tc_overflow_callback(hwTimerOverflowCallback);
    d06c:	4807      	ldr	r0, [pc, #28]	; (d08c <SystemTimerInit+0x34>)
    d06e:	4b08      	ldr	r3, [pc, #32]	; (d090 <SystemTimerInit+0x38>)
    d070:	4798      	blx	r3
    set_common_tc_expiry_callback(hwTimerExpiryCallback);
    d072:	4808      	ldr	r0, [pc, #32]	; (d094 <SystemTimerInit+0x3c>)
    d074:	4b08      	ldr	r3, [pc, #32]	; (d098 <SystemTimerInit+0x40>)
    d076:	4798      	blx	r3
}
    d078:	bd10      	pop	{r4, pc}
    d07a:	46c0      	nop			; (mov r8, r8)
    d07c:	0000d005 	.word	0x0000d005
    d080:	20002d74 	.word	0x20002d74
    d084:	20002d70 	.word	0x20002d70
    d088:	000134ed 	.word	0x000134ed
    d08c:	0000ce19 	.word	0x0000ce19
    d090:	00013571 	.word	0x00013571
    d094:	0000cdf1 	.word	0x0000cdf1
    d098:	0001357d 	.word	0x0001357d

0000d09c <SwTimerGetTime>:
/**************************************************************************//**
\brief Get current system time.
\return Returns current system time in microseconds
******************************************************************************/
uint64_t SwTimerGetTime(void)
{
    d09c:	b570      	push	{r4, r5, r6, lr}
    time |= ((uint64_t) sysTimeOvf) << 32;
    d09e:	4b05      	ldr	r3, [pc, #20]	; (d0b4 <SwTimerGetTime+0x18>)
    d0a0:	681c      	ldr	r4, [r3, #0]
    time |= ((uint64_t) sysTime) << 16;
    d0a2:	4b05      	ldr	r3, [pc, #20]	; (d0b8 <SwTimerGetTime+0x1c>)
    d0a4:	881d      	ldrh	r5, [r3, #0]
    d0a6:	042d      	lsls	r5, r5, #16
    time |= (uint64_t) common_tc_read_count();
    d0a8:	4b04      	ldr	r3, [pc, #16]	; (d0bc <SwTimerGetTime+0x20>)
    d0aa:	4798      	blx	r3
    d0ac:	4328      	orrs	r0, r5
    return gettime();
}
    d0ae:	0021      	movs	r1, r4
    d0b0:	bd70      	pop	{r4, r5, r6, pc}
    d0b2:	46c0      	nop			; (mov r8, r8)
    d0b4:	20002d74 	.word	0x20002d74
    d0b8:	20002d70 	.word	0x20002d70
    d0bc:	0001340d 	.word	0x0001340d

0000d0c0 <SwTimerCreate>:

\return LORAWAN_SUCCESS if new timerId is allocated
        LORAWAN_RESOURCE_UNAVAILABLE if there is no more timerId to allocate
******************************************************************************/
StackRetStatus_t SwTimerCreate(uint8_t *timerId)
{
    d0c0:	b510      	push	{r4, lr}
    d0c2:	0004      	movs	r4, r0
    StackRetStatus_t retVal = LORAWAN_SUCCESS;

    if (allocatedTimerId < TOTAL_NUMBER_OF_SW_TIMERS)
    d0c4:	4b08      	ldr	r3, [pc, #32]	; (d0e8 <SwTimerCreate+0x28>)
    d0c6:	781b      	ldrb	r3, [r3, #0]
        * If you reach this spot it means the TOTAL_NUMBER_OF_SW_TIMERS
        * is #defined to a lower value than the number of timers that have
        * been SwTimerCreate()
        */
        SYS_ASSERT_FATAL(ASSERT_HAL_TIMERID_EXHAUSTED);
        retVal = LORAWAN_RESOURCE_UNAVAILABLE;
    d0c8:	2014      	movs	r0, #20
    if (allocatedTimerId < TOTAL_NUMBER_OF_SW_TIMERS)
    d0ca:	2b18      	cmp	r3, #24
    d0cc:	d900      	bls.n	d0d0 <SwTimerCreate+0x10>
    }

    return retVal;
}
    d0ce:	bd10      	pop	{r4, pc}
        ATOMIC_SECTION_ENTER
    d0d0:	4b06      	ldr	r3, [pc, #24]	; (d0ec <SwTimerCreate+0x2c>)
    d0d2:	4798      	blx	r3
        *timerId = allocatedTimerId;
    d0d4:	4a04      	ldr	r2, [pc, #16]	; (d0e8 <SwTimerCreate+0x28>)
    d0d6:	7813      	ldrb	r3, [r2, #0]
    d0d8:	7023      	strb	r3, [r4, #0]
        allocatedTimerId++;
    d0da:	3301      	adds	r3, #1
    d0dc:	7013      	strb	r3, [r2, #0]
        ATOMIC_SECTION_EXIT
    d0de:	4b04      	ldr	r3, [pc, #16]	; (d0f0 <SwTimerCreate+0x30>)
    d0e0:	4798      	blx	r3
    StackRetStatus_t retVal = LORAWAN_SUCCESS;
    d0e2:	2008      	movs	r0, #8
    d0e4:	e7f3      	b.n	d0ce <SwTimerCreate+0xe>
    d0e6:	46c0      	nop			; (mov r8, r8)
    d0e8:	20001e7c 	.word	0x20001e7c
    d0ec:	0000c6c1 	.word	0x0000c6c1
    d0f0:	0000c6cd 	.word	0x0000c6cd

0000d0f4 <SwTimerStart>:
        LORAWAN_INVALID_REQUEST if \timerId is already running
        LORAWAN_SUCCESS if \timerId is successfully queued for running
******************************************************************************/
StackRetStatus_t SwTimerStart(uint8_t timerId, uint32_t timerCount,
    SwTimeoutType_t timeoutType, void *timerCb, void *paramCb)
{
    d0f4:	b5f0      	push	{r4, r5, r6, r7, lr}
    d0f6:	46d6      	mov	lr, sl
    d0f8:	464f      	mov	r7, r9
    d0fa:	4646      	mov	r6, r8
    d0fc:	b5c0      	push	{r6, r7, lr}
    d0fe:	b084      	sub	sp, #16
    d100:	0007      	movs	r7, r0
    d102:	000d      	movs	r5, r1
    d104:	0016      	movs	r6, r2
    d106:	001c      	movs	r4, r3
    uint32_t pointInTime;

    if (TOTAL_NUMBER_OF_SW_TIMERS <= timerId || NULL == timerCb)
    {
        SYS_ASSERT_INFO(ASSERT_HAL_TIMER_START_FAILURE);
        return LORAWAN_INVALID_PARAMETER;
    d108:	200a      	movs	r0, #10
    if (TOTAL_NUMBER_OF_SW_TIMERS <= timerId || NULL == timerCb)
    d10a:	2f18      	cmp	r7, #24
    d10c:	d809      	bhi.n	d122 <SwTimerStart+0x2e>
    d10e:	2b00      	cmp	r3, #0
    d110:	d100      	bne.n	d114 <SwTimerStart+0x20>
    d112:	e08c      	b.n	d22e <SwTimerStart+0x13a>
    }

    if (NULL != swTimers[timerId].timerCb)
    d114:	013a      	lsls	r2, r7, #4
    d116:	4b52      	ldr	r3, [pc, #328]	; (d260 <SwTimerStart+0x16c>)
    d118:	189b      	adds	r3, r3, r2
    d11a:	685b      	ldr	r3, [r3, #4]
        /*
        * Timer is already running if the callback function of the
        * corresponding timer index in the timer array is not NULL.
        */
        SYS_ASSERT_INFO(ASSERT_HAL_TIMER_START_FAILURE);
        return LORAWAN_INVALID_REQUEST;
    d11c:	300b      	adds	r0, #11
    if (NULL != swTimers[timerId].timerCb)
    d11e:	2b00      	cmp	r3, #0
    d120:	d005      	beq.n	d12e <SwTimerStart+0x3a>
        }
    }

    swtimerStartAbsoluteTimer(timerId, pointInTime, timerCb, paramCb);
    return LORAWAN_SUCCESS;
}
    d122:	b004      	add	sp, #16
    d124:	bc1c      	pop	{r2, r3, r4}
    d126:	4690      	mov	r8, r2
    d128:	4699      	mov	r9, r3
    d12a:	46a2      	mov	sl, r4
    d12c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    time |= ((uint64_t) sysTimeOvf) << 32;
    d12e:	4b4d      	ldr	r3, [pc, #308]	; (d264 <SwTimerStart+0x170>)
    d130:	681b      	ldr	r3, [r3, #0]
    time |= ((uint64_t) sysTime) << 16;
    d132:	4b4d      	ldr	r3, [pc, #308]	; (d268 <SwTimerStart+0x174>)
    d134:	8818      	ldrh	r0, [r3, #0]
    d136:	0403      	lsls	r3, r0, #16
    d138:	4698      	mov	r8, r3
    time |= (uint64_t) common_tc_read_count();
    d13a:	4b4c      	ldr	r3, [pc, #304]	; (d26c <SwTimerStart+0x178>)
    d13c:	4798      	blx	r3
    d13e:	4643      	mov	r3, r8
    d140:	4303      	orrs	r3, r0
    switch (timeoutType)
    d142:	2e00      	cmp	r6, #0
    d144:	d003      	beq.n	d14e <SwTimerStart+0x5a>
    d146:	2e01      	cmp	r6, #1
    d148:	d038      	beq.n	d1bc <SwTimerStart+0xc8>
            return LORAWAN_INVALID_PARAMETER;
    d14a:	200a      	movs	r0, #10
    d14c:	e7e9      	b.n	d122 <SwTimerStart+0x2e>
            if ((timerCount > SWTIMER_MAX_TIMEOUT) || \
    d14e:	4948      	ldr	r1, [pc, #288]	; (d270 <SwTimerStart+0x17c>)
                return LORAWAN_INVALID_PARAMETER;
    d150:	200a      	movs	r0, #10
            if ((timerCount > SWTIMER_MAX_TIMEOUT) || \
    d152:	002a      	movs	r2, r5
    d154:	3aff      	subs	r2, #255	; 0xff
            pointInTime = ADD_TIME(timerCount, now);
    d156:	18ed      	adds	r5, r5, r3
            if ((timerCount > SWTIMER_MAX_TIMEOUT) || \
    d158:	428a      	cmp	r2, r1
    d15a:	d8e2      	bhi.n	d122 <SwTimerStart+0x2e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    d15c:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    d160:	425a      	negs	r2, r3
    d162:	4153      	adcs	r3, r2
    d164:	9303      	str	r3, [sp, #12]
  __ASM volatile ("cpsid i" : : : "memory");
    d166:	b672      	cpsid	i
    d168:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    d16c:	2600      	movs	r6, #0
    d16e:	4b41      	ldr	r3, [pc, #260]	; (d274 <SwTimerStart+0x180>)
    d170:	701e      	strb	r6, [r3, #0]
	return flags;
    d172:	9b03      	ldr	r3, [sp, #12]
    d174:	4699      	mov	r9, r3
    swtimerInternalHandler();
    d176:	4b40      	ldr	r3, [pc, #256]	; (d278 <SwTimerStart+0x184>)
    d178:	4798      	blx	r3
    swTimers[timerId].absoluteExpiryTime = pointInTime;
    d17a:	4b39      	ldr	r3, [pc, #228]	; (d260 <SwTimerStart+0x16c>)
    d17c:	013a      	lsls	r2, r7, #4
    d17e:	50d5      	str	r5, [r2, r3]
    swTimers[timerId].timerCb = (void (*)(void*))handlerCb;
    d180:	189b      	adds	r3, r3, r2
    d182:	605c      	str	r4, [r3, #4]
    swTimers[timerId].paramCb = parameter;
    d184:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    d186:	609a      	str	r2, [r3, #8]
    swTimers[timerId].loaded = false;
    d188:	735e      	strb	r6, [r3, #13]
    runningTimers++;
    d18a:	4a3c      	ldr	r2, [pc, #240]	; (d27c <SwTimerStart+0x188>)
    d18c:	7813      	ldrb	r3, [r2, #0]
    d18e:	3301      	adds	r3, #1
    d190:	b2db      	uxtb	r3, r3
    d192:	7013      	strb	r3, [r2, #0]
    if (SWTIMER_INVALID == runningTimerQueueHead)
    d194:	4b3a      	ldr	r3, [pc, #232]	; (d280 <SwTimerStart+0x18c>)
    d196:	681b      	ldr	r3, [r3, #0]
    d198:	469a      	mov	sl, r3
    d19a:	2bff      	cmp	r3, #255	; 0xff
    d19c:	d016      	beq.n	d1cc <SwTimerStart+0xd8>
        uint8_t currIndex = runningTimerQueueHead;
    d19e:	466a      	mov	r2, sp
    d1a0:	7013      	strb	r3, [r2, #0]
    d1a2:	7812      	ldrb	r2, [r2, #0]
        for (index = 0; index < runningTimers; index++)
    d1a4:	4b35      	ldr	r3, [pc, #212]	; (d27c <SwTimerStart+0x188>)
    d1a6:	781b      	ldrb	r3, [r3, #0]
    d1a8:	2b00      	cmp	r3, #0
    d1aa:	d042      	beq.n	d232 <SwTimerStart+0x13e>
    d1ac:	9200      	str	r2, [sp, #0]
    d1ae:	2300      	movs	r3, #0
                if (swtimerCompareTime(swTimers[currIndex].absoluteExpiryTime,
    d1b0:	492b      	ldr	r1, [pc, #172]	; (d260 <SwTimerStart+0x16c>)
    d1b2:	4688      	mov	r8, r1
    d1b4:	4833      	ldr	r0, [pc, #204]	; (d284 <SwTimerStart+0x190>)
                    currIndex = swTimers[currIndex].nextTimer;
    d1b6:	468c      	mov	ip, r1
        for (index = 0; index < runningTimers; index++)
    d1b8:	4c30      	ldr	r4, [pc, #192]	; (d27c <SwTimerStart+0x188>)
    d1ba:	e02a      	b.n	d212 <SwTimerStart+0x11e>
            if ((timeout > SWTIMER_MAX_TIMEOUT) || \
    d1bc:	0028      	movs	r0, r5
    d1be:	38ff      	subs	r0, #255	; 0xff
    d1c0:	1ac3      	subs	r3, r0, r3
    d1c2:	4a2b      	ldr	r2, [pc, #172]	; (d270 <SwTimerStart+0x17c>)
                return LORAWAN_INVALID_PARAMETER;
    d1c4:	200a      	movs	r0, #10
            if ((timeout > SWTIMER_MAX_TIMEOUT) || \
    d1c6:	4293      	cmp	r3, r2
    d1c8:	d9c8      	bls.n	d15c <SwTimerStart+0x68>
    d1ca:	e7aa      	b.n	d122 <SwTimerStart+0x2e>
        runningTimerQueueHead = timerId;
    d1cc:	4b2c      	ldr	r3, [pc, #176]	; (d280 <SwTimerStart+0x18c>)
    d1ce:	601f      	str	r7, [r3, #0]
        loadHwTimer(runningTimerQueueHead);
    d1d0:	0038      	movs	r0, r7
    d1d2:	4b2d      	ldr	r3, [pc, #180]	; (d288 <SwTimerStart+0x194>)
    d1d4:	4798      	blx	r3
    d1d6:	e036      	b.n	d246 <SwTimerStart+0x152>
                    swTimers[timerId].nextTimer = currIndex;
    d1d8:	4b21      	ldr	r3, [pc, #132]	; (d260 <SwTimerStart+0x16c>)
    d1da:	013c      	lsls	r4, r7, #4
    d1dc:	191c      	adds	r4, r3, r4
    d1de:	7322      	strb	r2, [r4, #12]
                    swTimers[currIndex].loaded = false;
    d1e0:	9901      	ldr	r1, [sp, #4]
    d1e2:	0109      	lsls	r1, r1, #4
    d1e4:	1859      	adds	r1, r3, r1
    d1e6:	2300      	movs	r3, #0
    d1e8:	734b      	strb	r3, [r1, #13]
                    if (runningTimerQueueHead == currIndex)
    d1ea:	4592      	cmp	sl, r2
    d1ec:	d005      	beq.n	d1fa <SwTimerStart+0x106>
                        swTimers[prevIndex].nextTimer = timerId;
    d1ee:	9b00      	ldr	r3, [sp, #0]
    d1f0:	0118      	lsls	r0, r3, #4
    d1f2:	4b1b      	ldr	r3, [pc, #108]	; (d260 <SwTimerStart+0x16c>)
    d1f4:	1818      	adds	r0, r3, r0
    d1f6:	7307      	strb	r7, [r0, #12]
    d1f8:	e025      	b.n	d246 <SwTimerStart+0x152>
                        runningTimerQueueHead = timerId;
    d1fa:	4b21      	ldr	r3, [pc, #132]	; (d280 <SwTimerStart+0x18c>)
    d1fc:	601f      	str	r7, [r3, #0]
                        loadHwTimer(runningTimerQueueHead);
    d1fe:	0038      	movs	r0, r7
    d200:	4b21      	ldr	r3, [pc, #132]	; (d288 <SwTimerStart+0x194>)
    d202:	4798      	blx	r3
    d204:	e01f      	b.n	d246 <SwTimerStart+0x152>
        for (index = 0; index < runningTimers; index++)
    d206:	3301      	adds	r3, #1
    d208:	b2db      	uxtb	r3, r3
    d20a:	7821      	ldrb	r1, [r4, #0]
    d20c:	b2c9      	uxtb	r1, r1
    d20e:	428b      	cmp	r3, r1
    d210:	d210      	bcs.n	d234 <SwTimerStart+0x140>
            if (SWTIMER_INVALID != currIndex)
    d212:	2aff      	cmp	r2, #255	; 0xff
    d214:	d0f7      	beq.n	d206 <SwTimerStart+0x112>
                if (swtimerCompareTime(swTimers[currIndex].absoluteExpiryTime,
    d216:	9201      	str	r2, [sp, #4]
    d218:	0111      	lsls	r1, r2, #4
    return ((t2 - t1) < INT32_MAX);
    d21a:	4646      	mov	r6, r8
    d21c:	5989      	ldr	r1, [r1, r6]
    d21e:	1a69      	subs	r1, r5, r1
                if (swtimerCompareTime(swTimers[currIndex].absoluteExpiryTime,
    d220:	4281      	cmp	r1, r0
    d222:	d8d9      	bhi.n	d1d8 <SwTimerStart+0xe4>
                    currIndex = swTimers[currIndex].nextTimer;
    d224:	0111      	lsls	r1, r2, #4
    d226:	4461      	add	r1, ip
    d228:	9200      	str	r2, [sp, #0]
    d22a:	7b0a      	ldrb	r2, [r1, #12]
    d22c:	e7eb      	b.n	d206 <SwTimerStart+0x112>
        return LORAWAN_INVALID_PARAMETER;
    d22e:	200a      	movs	r0, #10
    d230:	e777      	b.n	d122 <SwTimerStart+0x2e>
        uint8_t prevIndex = runningTimerQueueHead;
    d232:	9200      	str	r2, [sp, #0]
            swTimers[prevIndex].nextTimer = timerId;
    d234:	4b0a      	ldr	r3, [pc, #40]	; (d260 <SwTimerStart+0x16c>)
    d236:	9a00      	ldr	r2, [sp, #0]
    d238:	0110      	lsls	r0, r2, #4
    d23a:	1818      	adds	r0, r3, r0
    d23c:	7307      	strb	r7, [r0, #12]
            swTimers[timerId].nextTimer = SWTIMER_INVALID;
    d23e:	013f      	lsls	r7, r7, #4
    d240:	19df      	adds	r7, r3, r7
    d242:	23ff      	movs	r3, #255	; 0xff
    d244:	733b      	strb	r3, [r7, #12]
	if (cpu_irq_is_enabled_flags(flags))
    d246:	23ff      	movs	r3, #255	; 0xff
    return LORAWAN_SUCCESS;
    d248:	2008      	movs	r0, #8
    d24a:	464a      	mov	r2, r9
    d24c:	4213      	tst	r3, r2
    d24e:	d100      	bne.n	d252 <SwTimerStart+0x15e>
    d250:	e767      	b.n	d122 <SwTimerStart+0x2e>
		cpu_irq_enable();
    d252:	2201      	movs	r2, #1
    d254:	4b07      	ldr	r3, [pc, #28]	; (d274 <SwTimerStart+0x180>)
    d256:	701a      	strb	r2, [r3, #0]
    d258:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    d25c:	b662      	cpsie	i
    d25e:	e760      	b.n	d122 <SwTimerStart+0x2e>
    d260:	20002be0 	.word	0x20002be0
    d264:	20002d74 	.word	0x20002d74
    d268:	20002d70 	.word	0x20002d70
    d26c:	0001340d 	.word	0x0001340d
    d270:	7fffff00 	.word	0x7fffff00
    d274:	20000008 	.word	0x20000008
    d278:	0000cf71 	.word	0x0000cf71
    d27c:	20001e8c 	.word	0x20001e8c
    d280:	20001e88 	.word	0x20001e88
    d284:	7ffffffe 	.word	0x7ffffffe
    d288:	0000ced9 	.word	0x0000ced9

0000d28c <SwTimerIsRunning>:
\param[in] timerId Timer ID to be checked for running
\return True if the timer is running else False
******************************************************************************/
bool SwTimerIsRunning(uint8_t timerId)
{
    if (NULL == swTimers[timerId].timerCb)
    d28c:	0103      	lsls	r3, r0, #4
    d28e:	4803      	ldr	r0, [pc, #12]	; (d29c <SwTimerIsRunning+0x10>)
    d290:	18c0      	adds	r0, r0, r3
    d292:	6840      	ldr	r0, [r0, #4]
    d294:	1e43      	subs	r3, r0, #1
    d296:	4198      	sbcs	r0, r3
    d298:	b2c0      	uxtb	r0, r0
    {
        return false;
    }

    return true;
}
    d29a:	4770      	bx	lr
    d29c:	20002be0 	.word	0x20002be0

0000d2a0 <SwTimerReadValue>:
\brief Returns the remaining timeout for the given timerId
\param[in] timerId Timer ID to get the remaining time
\return Remaining time until expiry in microseconds
******************************************************************************/
uint32_t SwTimerReadValue(uint8_t timerId)
{
    d2a0:	b570      	push	{r4, r5, r6, lr}
    uint32_t remainingTime = 0u;
    uint32_t timerExpiryTime = 0u;
    uint32_t currentSysTime = 0u;
    if ( NULL != swTimers[timerId].timerCb )
    d2a2:	0102      	lsls	r2, r0, #4
    d2a4:	4b0d      	ldr	r3, [pc, #52]	; (d2dc <SwTimerReadValue+0x3c>)
    d2a6:	189b      	adds	r3, r3, r2
    d2a8:	685b      	ldr	r3, [r3, #4]
    d2aa:	2b00      	cmp	r3, #0
    d2ac:	d014      	beq.n	d2d8 <SwTimerReadValue+0x38>
    {
	    timerExpiryTime = swTimers[timerId].absoluteExpiryTime;
    d2ae:	4b0b      	ldr	r3, [pc, #44]	; (d2dc <SwTimerReadValue+0x3c>)
    d2b0:	58d5      	ldr	r5, [r2, r3]
    time |= ((uint64_t) sysTimeOvf) << 32;
    d2b2:	4b0b      	ldr	r3, [pc, #44]	; (d2e0 <SwTimerReadValue+0x40>)
    d2b4:	681b      	ldr	r3, [r3, #0]
    time |= ((uint64_t) sysTime) << 16;
    d2b6:	4b0b      	ldr	r3, [pc, #44]	; (d2e4 <SwTimerReadValue+0x44>)
    d2b8:	881c      	ldrh	r4, [r3, #0]
    d2ba:	0424      	lsls	r4, r4, #16
    time |= (uint64_t) common_tc_read_count();
    d2bc:	4b0a      	ldr	r3, [pc, #40]	; (d2e8 <SwTimerReadValue+0x48>)
    d2be:	4798      	blx	r3
    d2c0:	4320      	orrs	r0, r4
	    currentSysTime = (uint32_t) gettime();
	    if ( currentSysTime <= timerExpiryTime )
    d2c2:	4285      	cmp	r5, r0
    d2c4:	d305      	bcc.n	d2d2 <SwTimerReadValue+0x32>
	    {
		    remainingTime = timerExpiryTime - currentSysTime;
    d2c6:	1a28      	subs	r0, r5, r0
	    else if ( currentSysTime > timerExpiryTime )
	    {
		    remainingTime = (UINT32_MAX - currentSysTime) + timerExpiryTime;
	    }

        if (remainingTime >= SWTIMER_MAX_TIMEOUT)
    d2c8:	4b08      	ldr	r3, [pc, #32]	; (d2ec <SwTimerReadValue+0x4c>)
    d2ca:	4298      	cmp	r0, r3
    d2cc:	d900      	bls.n	d2d0 <SwTimerReadValue+0x30>
        {
            /* Diff cannot be more than max timeout */
            remainingTime = 0;
    d2ce:	2000      	movs	r0, #0
        }
    }
    return remainingTime;
}
    d2d0:	bd70      	pop	{r4, r5, r6, pc}
		    remainingTime = (UINT32_MAX - currentSysTime) + timerExpiryTime;
    d2d2:	3d01      	subs	r5, #1
    d2d4:	1a28      	subs	r0, r5, r0
    d2d6:	e7f7      	b.n	d2c8 <SwTimerReadValue+0x28>
    uint32_t remainingTime = 0u;
    d2d8:	2000      	movs	r0, #0
    return remainingTime;
    d2da:	e7f9      	b.n	d2d0 <SwTimerReadValue+0x30>
    d2dc:	20002be0 	.word	0x20002be0
    d2e0:	20002d74 	.word	0x20002d74
    d2e4:	20002d70 	.word	0x20002d70
    d2e8:	0001340d 	.word	0x0001340d
    d2ec:	7ffffffe 	.word	0x7ffffffe

0000d2f0 <SwTimerNextExpiryDuration>:
/**************************************************************************//**
\brief Returns the duration until the next timer expiry
\return Returns the duration until the next timeout in microseconds
******************************************************************************/
uint32_t SwTimerNextExpiryDuration(void)
{
    d2f0:	b510      	push	{r4, lr}
    uint32_t duration = SWTIMER_INVALID_TIMEOUT;

    if (SWTIMER_INVALID != runningTimerQueueHead)
    d2f2:	4b05      	ldr	r3, [pc, #20]	; (d308 <SwTimerNextExpiryDuration+0x18>)
    d2f4:	6818      	ldr	r0, [r3, #0]
    d2f6:	28ff      	cmp	r0, #255	; 0xff
    d2f8:	d102      	bne.n	d300 <SwTimerNextExpiryDuration+0x10>
    uint32_t duration = SWTIMER_INVALID_TIMEOUT;
    d2fa:	2001      	movs	r0, #1
    d2fc:	4240      	negs	r0, r0
    {
        duration = SwTimerReadValue(runningTimerQueueHead);
    }

    return duration;
}
    d2fe:	bd10      	pop	{r4, pc}
        duration = SwTimerReadValue(runningTimerQueueHead);
    d300:	b2c0      	uxtb	r0, r0
    d302:	4b02      	ldr	r3, [pc, #8]	; (d30c <SwTimerNextExpiryDuration+0x1c>)
    d304:	4798      	blx	r3
    d306:	e7fa      	b.n	d2fe <SwTimerNextExpiryDuration+0xe>
    d308:	20001e88 	.word	0x20001e88
    d30c:	0000d2a1 	.word	0x0000d2a1

0000d310 <SwTimersExecute>:

/**************************************************************************//**
\brief Handles Queues and Callbacks for Expired Timers
******************************************************************************/
void SwTimersExecute(void)
{
    d310:	b5f0      	push	{r4, r5, r6, r7, lr}
    d312:	46de      	mov	lr, fp
    d314:	4657      	mov	r7, sl
    d316:	464e      	mov	r6, r9
    d318:	4645      	mov	r5, r8
    d31a:	b5e0      	push	{r5, r6, r7, lr}
    d31c:	b083      	sub	sp, #12
    time |= ((uint64_t) sysTimeOvf) << 32;
    d31e:	4b2f      	ldr	r3, [pc, #188]	; (d3dc <SwTimersExecute+0xcc>)
    d320:	681b      	ldr	r3, [r3, #0]
    time |= ((uint64_t) sysTime) << 16;
    d322:	4b2f      	ldr	r3, [pc, #188]	; (d3e0 <SwTimersExecute+0xd0>)
    d324:	881b      	ldrh	r3, [r3, #0]
    time |= (uint64_t) common_tc_read_count();
    d326:	4b2f      	ldr	r3, [pc, #188]	; (d3e4 <SwTimersExecute+0xd4>)
    d328:	4798      	blx	r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    d32a:	f3ef 8210 	mrs	r2, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    d32e:	4253      	negs	r3, r2
    d330:	4153      	adcs	r3, r2
    d332:	9300      	str	r3, [sp, #0]
  __ASM volatile ("cpsid i" : : : "memory");
    d334:	b672      	cpsid	i
    d336:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    d33a:	2200      	movs	r2, #0
    d33c:	4b2a      	ldr	r3, [pc, #168]	; (d3e8 <SwTimersExecute+0xd8>)
    d33e:	701a      	strb	r2, [r3, #0]
	return flags;
    d340:	9c00      	ldr	r4, [sp, #0]
    uint64_t now = gettime();

    uint8_t flags = cpu_irq_save();
    swtimerInternalHandler();
    d342:	4b2a      	ldr	r3, [pc, #168]	; (d3ec <SwTimersExecute+0xdc>)
    d344:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    d346:	23ff      	movs	r3, #255	; 0xff
    d348:	4223      	tst	r3, r4
    d34a:	d005      	beq.n	d358 <SwTimersExecute+0x48>
		cpu_irq_enable();
    d34c:	2201      	movs	r2, #1
    d34e:	4b26      	ldr	r3, [pc, #152]	; (d3e8 <SwTimersExecute+0xd8>)
    d350:	701a      	strb	r2, [r3, #0]
    d352:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    d356:	b662      	cpsie	i
	cpu_irq_disable();
    d358:	4b23      	ldr	r3, [pc, #140]	; (d3e8 <SwTimersExecute+0xd8>)
    d35a:	469a      	mov	sl, r3
        /* Expired timer if any will be processed here */
        while (SWTIMER_INVALID != expiredTimerQueueHead)
        {
            flags = cpu_irq_save();

            nextExpiredTimer = swTimers[expiredTimerQueueHead].nextTimer;
    d35c:	4c24      	ldr	r4, [pc, #144]	; (d3f0 <SwTimersExecute+0xe0>)
    d35e:	4b25      	ldr	r3, [pc, #148]	; (d3f4 <SwTimersExecute+0xe4>)
    d360:	4699      	mov	r9, r3
    d362:	2200      	movs	r2, #0

            /*
            * The expired timer's structure elements are updated
            * and the timer is taken out of expired timer queue
            */
            swTimers[expiredTimerQueueHead].nextTimer = SWTIMER_INVALID;
    d364:	20ff      	movs	r0, #255	; 0xff
            */
            expiredTimerQueueHead = nextExpiredTimer;

            if (SWTIMER_INVALID == expiredTimerQueueHead)
            {
                expiredTimerQueueTail = SWTIMER_INVALID;
    d366:	4b24      	ldr	r3, [pc, #144]	; (d3f8 <SwTimersExecute+0xe8>)
    d368:	4698      	mov	r8, r3
		cpu_irq_enable();
    d36a:	4b1f      	ldr	r3, [pc, #124]	; (d3e8 <SwTimersExecute+0xd8>)
    d36c:	469c      	mov	ip, r3
    d36e:	e004      	b.n	d37a <SwTimersExecute+0x6a>
    d370:	4643      	mov	r3, r8
    d372:	6018      	str	r0, [r3, #0]
    d374:	e01e      	b.n	d3b4 <SwTimersExecute+0xa4>
            }

            cpu_irq_restore(flags);

            if (NULL != callback)
    d376:	2e00      	cmp	r6, #0
    d378:	d125      	bne.n	d3c6 <SwTimersExecute+0xb6>
        while (SWTIMER_INVALID != expiredTimerQueueHead)
    d37a:	4b1d      	ldr	r3, [pc, #116]	; (d3f0 <SwTimersExecute+0xe0>)
    d37c:	681b      	ldr	r3, [r3, #0]
    d37e:	2bff      	cmp	r3, #255	; 0xff
    d380:	d024      	beq.n	d3cc <SwTimersExecute+0xbc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    d382:	f3ef 8110 	mrs	r1, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    d386:	424b      	negs	r3, r1
    d388:	414b      	adcs	r3, r1
    d38a:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    d38c:	b672      	cpsid	i
    d38e:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    d392:	4653      	mov	r3, sl
    d394:	701a      	strb	r2, [r3, #0]
	return flags;
    d396:	9f01      	ldr	r7, [sp, #4]
            nextExpiredTimer = swTimers[expiredTimerQueueHead].nextTimer;
    d398:	6823      	ldr	r3, [r4, #0]
    d39a:	011b      	lsls	r3, r3, #4
    d39c:	444b      	add	r3, r9
    d39e:	7b19      	ldrb	r1, [r3, #12]
            callback = (SwTimerCallbackFunc_t)swTimers[expiredTimerQueueHead].timerCb;
    d3a0:	685e      	ldr	r6, [r3, #4]
            cbParam = swTimers[expiredTimerQueueHead].paramCb;
    d3a2:	689d      	ldr	r5, [r3, #8]
    d3a4:	46ab      	mov	fp, r5
            swTimers[expiredTimerQueueHead].nextTimer = SWTIMER_INVALID;
    d3a6:	7318      	strb	r0, [r3, #12]
            swTimers[expiredTimerQueueHead].timerCb = NULL;
    d3a8:	605a      	str	r2, [r3, #4]
            swTimers[expiredTimerQueueHead].paramCb = NULL;
    d3aa:	609a      	str	r2, [r3, #8]
            swTimers[expiredTimerQueueHead].loaded = false;
    d3ac:	735a      	strb	r2, [r3, #13]
            expiredTimerQueueHead = nextExpiredTimer;
    d3ae:	6021      	str	r1, [r4, #0]
            if (SWTIMER_INVALID == expiredTimerQueueHead)
    d3b0:	29ff      	cmp	r1, #255	; 0xff
    d3b2:	d0dd      	beq.n	d370 <SwTimersExecute+0x60>
	if (cpu_irq_is_enabled_flags(flags))
    d3b4:	4238      	tst	r0, r7
    d3b6:	d0de      	beq.n	d376 <SwTimersExecute+0x66>
		cpu_irq_enable();
    d3b8:	2301      	movs	r3, #1
    d3ba:	4661      	mov	r1, ip
    d3bc:	700b      	strb	r3, [r1, #0]
    d3be:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    d3c2:	b662      	cpsie	i
    d3c4:	e7d7      	b.n	d376 <SwTimersExecute+0x66>
            {
                /* Callback function is called */
                callback(cbParam);
    d3c6:	4658      	mov	r0, fp
    d3c8:	47b0      	blx	r6
    d3ca:	e7ca      	b.n	d362 <SwTimersExecute+0x52>
                (void)now;
            }
        }
    }
}
    d3cc:	b003      	add	sp, #12
    d3ce:	bc3c      	pop	{r2, r3, r4, r5}
    d3d0:	4690      	mov	r8, r2
    d3d2:	4699      	mov	r9, r3
    d3d4:	46a2      	mov	sl, r4
    d3d6:	46ab      	mov	fp, r5
    d3d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d3da:	46c0      	nop			; (mov r8, r8)
    d3dc:	20002d74 	.word	0x20002d74
    d3e0:	20002d70 	.word	0x20002d70
    d3e4:	0001340d 	.word	0x0001340d
    d3e8:	20000008 	.word	0x20000008
    d3ec:	0000cf71 	.word	0x0000cf71
    d3f0:	20001e80 	.word	0x20001e80
    d3f4:	20002be0 	.word	0x20002be0
    d3f8:	20001e84 	.word	0x20001e84

0000d3fc <TIMER_TaskHandler>:
{
    d3fc:	b510      	push	{r4, lr}
    SwTimersExecute();
    d3fe:	4b02      	ldr	r3, [pc, #8]	; (d408 <TIMER_TaskHandler+0xc>)
    d400:	4798      	blx	r3
}
    d402:	2000      	movs	r0, #0
    d404:	bd10      	pop	{r4, pc}
    d406:	46c0      	nop			; (mov r8, r8)
    d408:	0000d311 	.word	0x0000d311

0000d40c <SwTimerStop>:
        LORAWAN_INVALID_PARAMETER if timerId is not valid
        LORAWAN_INVALID_REQUEST if timerId was not started before
        LORAWAN_SUCCESS if it is successfully stopped
******************************************************************************/
StackRetStatus_t SwTimerStop(uint8_t timerId)
{
    d40c:	b570      	push	{r4, r5, r6, lr}
    d40e:	b082      	sub	sp, #8
    d410:	0004      	movs	r4, r0
    uint8_t prevIndex;

    if (TOTAL_NUMBER_OF_SW_TIMERS <= timerId)
    {
        SYS_ASSERT_INFO(ASSERT_HAL_TIMER_STOP_FAILURE);
        return LORAWAN_INVALID_PARAMETER;
    d412:	200a      	movs	r0, #10
    if (TOTAL_NUMBER_OF_SW_TIMERS <= timerId)
    d414:	2c18      	cmp	r4, #24
    d416:	d901      	bls.n	d41c <SwTimerStop+0x10>
        return LORAWAN_SUCCESS;
    }

    SYS_ASSERT_INFO(ASSERT_HAL_TIMER_STOP_FAILURE);
    return LORAWAN_INVALID_REQUEST;
}
    d418:	b002      	add	sp, #8
    d41a:	bd70      	pop	{r4, r5, r6, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    d41c:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    d420:	425a      	negs	r2, r3
    d422:	4153      	adcs	r3, r2
    d424:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    d426:	b672      	cpsid	i
    d428:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    d42c:	2200      	movs	r2, #0
    d42e:	4b47      	ldr	r3, [pc, #284]	; (d54c <SwTimerStop+0x140>)
    d430:	701a      	strb	r2, [r3, #0]
	return flags;
    d432:	9d01      	ldr	r5, [sp, #4]
    swtimerInternalHandler();
    d434:	4b46      	ldr	r3, [pc, #280]	; (d550 <SwTimerStop+0x144>)
    d436:	4798      	blx	r3
    if (runningTimers > 0)
    d438:	4b46      	ldr	r3, [pc, #280]	; (d554 <SwTimerStop+0x148>)
    d43a:	781b      	ldrb	r3, [r3, #0]
    d43c:	2b00      	cmp	r3, #0
    d43e:	d040      	beq.n	d4c2 <SwTimerStop+0xb6>
        uint8_t timer_count = runningTimers;
    d440:	4b44      	ldr	r3, [pc, #272]	; (d554 <SwTimerStop+0x148>)
    d442:	781b      	ldrb	r3, [r3, #0]
    d444:	b2db      	uxtb	r3, r3
        prevIndex = currIndex = runningTimerQueueHead;
    d446:	4a44      	ldr	r2, [pc, #272]	; (d558 <SwTimerStop+0x14c>)
    d448:	6816      	ldr	r6, [r2, #0]
    d44a:	b2f1      	uxtb	r1, r6
        while (timer_count > 0)
    d44c:	2b00      	cmp	r3, #0
    d44e:	d038      	beq.n	d4c2 <SwTimerStop+0xb6>
            if (timerId == currIndex)
    d450:	428c      	cmp	r4, r1
    d452:	d00b      	beq.n	d46c <SwTimerStop+0x60>
                currIndex = swTimers[currIndex].nextTimer;
    d454:	4841      	ldr	r0, [pc, #260]	; (d55c <SwTimerStop+0x150>)
    d456:	010a      	lsls	r2, r1, #4
    d458:	1882      	adds	r2, r0, r2
    d45a:	7b12      	ldrb	r2, [r2, #12]
            timer_count--;
    d45c:	3b01      	subs	r3, #1
    d45e:	b2db      	uxtb	r3, r3
        while (timer_count > 0)
    d460:	2b00      	cmp	r3, #0
    d462:	d02e      	beq.n	d4c2 <SwTimerStop+0xb6>
            if (timerId == currIndex)
    d464:	4294      	cmp	r4, r2
    d466:	d001      	beq.n	d46c <SwTimerStop+0x60>
                currIndex = swTimers[currIndex].nextTimer;
    d468:	0011      	movs	r1, r2
    d46a:	e7f4      	b.n	d456 <SwTimerStop+0x4a>
                if (timerId == runningTimerQueueHead)
    d46c:	42a6      	cmp	r6, r4
    d46e:	d01d      	beq.n	d4ac <SwTimerStop+0xa0>
                    swTimers[prevIndex].nextTimer = swTimers[timerId].nextTimer;
    d470:	4b3a      	ldr	r3, [pc, #232]	; (d55c <SwTimerStop+0x150>)
    d472:	0122      	lsls	r2, r4, #4
    d474:	189a      	adds	r2, r3, r2
    d476:	7b12      	ldrb	r2, [r2, #12]
    d478:	0109      	lsls	r1, r1, #4
    d47a:	1859      	adds	r1, r3, r1
    d47c:	730a      	strb	r2, [r1, #12]
                swTimers[timerId].nextTimer  = SWTIMER_INVALID;
    d47e:	0122      	lsls	r2, r4, #4
    d480:	4b36      	ldr	r3, [pc, #216]	; (d55c <SwTimerStop+0x150>)
    d482:	189b      	adds	r3, r3, r2
    d484:	22ff      	movs	r2, #255	; 0xff
    d486:	731a      	strb	r2, [r3, #12]
            runningTimers--;
    d488:	4a32      	ldr	r2, [pc, #200]	; (d554 <SwTimerStop+0x148>)
    d48a:	7813      	ldrb	r3, [r2, #0]
    d48c:	3b01      	subs	r3, #1
    d48e:	b2db      	uxtb	r3, r3
    d490:	7013      	strb	r3, [r2, #0]
        swTimers[timerId].timerCb = NULL;
    d492:	0124      	lsls	r4, r4, #4
    d494:	4b31      	ldr	r3, [pc, #196]	; (d55c <SwTimerStop+0x150>)
    d496:	191c      	adds	r4, r3, r4
    d498:	2300      	movs	r3, #0
    d49a:	6063      	str	r3, [r4, #4]
        swTimers[timerId].paramCb = NULL;
    d49c:	60a3      	str	r3, [r4, #8]
        swTimers[timerId].loaded = false;
    d49e:	7363      	strb	r3, [r4, #13]
	if (cpu_irq_is_enabled_flags(flags))
    d4a0:	33ff      	adds	r3, #255	; 0xff
        return LORAWAN_SUCCESS;
    d4a2:	2008      	movs	r0, #8
    d4a4:	422b      	tst	r3, r5
    d4a6:	d0b7      	beq.n	d418 <SwTimerStop+0xc>
    d4a8:	2301      	movs	r3, #1
    d4aa:	e040      	b.n	d52e <SwTimerStop+0x122>
                    common_tc_compare_stop();
    d4ac:	4b2c      	ldr	r3, [pc, #176]	; (d560 <SwTimerStop+0x154>)
    d4ae:	4798      	blx	r3
                    runningTimerQueueHead = swTimers[timerId].nextTimer;
    d4b0:	0122      	lsls	r2, r4, #4
    d4b2:	4b2a      	ldr	r3, [pc, #168]	; (d55c <SwTimerStop+0x150>)
    d4b4:	189b      	adds	r3, r3, r2
    d4b6:	7b18      	ldrb	r0, [r3, #12]
    d4b8:	4b27      	ldr	r3, [pc, #156]	; (d558 <SwTimerStop+0x14c>)
    d4ba:	6018      	str	r0, [r3, #0]
                    loadHwTimer(runningTimerQueueHead);
    d4bc:	4b29      	ldr	r3, [pc, #164]	; (d564 <SwTimerStop+0x158>)
    d4be:	4798      	blx	r3
    d4c0:	e7dd      	b.n	d47e <SwTimerStop+0x72>
        prevIndex = currIndex = expiredTimerQueueHead;
    d4c2:	4b29      	ldr	r3, [pc, #164]	; (d568 <SwTimerStop+0x15c>)
    d4c4:	6818      	ldr	r0, [r3, #0]
    d4c6:	b2c2      	uxtb	r2, r0
        while (SWTIMER_INVALID != currIndex)
    d4c8:	2aff      	cmp	r2, #255	; 0xff
    d4ca:	d02c      	beq.n	d526 <SwTimerStop+0x11a>
            if (timerId == currIndex)
    d4cc:	4294      	cmp	r4, r2
    d4ce:	d009      	beq.n	d4e4 <SwTimerStop+0xd8>
                currIndex = swTimers[currIndex].nextTimer;
    d4d0:	4922      	ldr	r1, [pc, #136]	; (d55c <SwTimerStop+0x150>)
    d4d2:	0113      	lsls	r3, r2, #4
    d4d4:	18cb      	adds	r3, r1, r3
    d4d6:	7b1b      	ldrb	r3, [r3, #12]
        while (SWTIMER_INVALID != currIndex)
    d4d8:	2bff      	cmp	r3, #255	; 0xff
    d4da:	d024      	beq.n	d526 <SwTimerStop+0x11a>
            if (timerId == currIndex)
    d4dc:	429c      	cmp	r4, r3
    d4de:	d001      	beq.n	d4e4 <SwTimerStop+0xd8>
                currIndex = swTimers[currIndex].nextTimer;
    d4e0:	001a      	movs	r2, r3
    d4e2:	e7f6      	b.n	d4d2 <SwTimerStop+0xc6>
                if (timerId == expiredTimerQueueHead)
    d4e4:	42a0      	cmp	r0, r4
    d4e6:	d00d      	beq.n	d504 <SwTimerStop+0xf8>
                    swTimers[prevIndex].nextTimer = swTimers[timerId].nextTimer;
    d4e8:	4b1c      	ldr	r3, [pc, #112]	; (d55c <SwTimerStop+0x150>)
    d4ea:	0121      	lsls	r1, r4, #4
    d4ec:	1859      	adds	r1, r3, r1
    d4ee:	7b09      	ldrb	r1, [r1, #12]
    d4f0:	0110      	lsls	r0, r2, #4
    d4f2:	181b      	adds	r3, r3, r0
    d4f4:	7319      	strb	r1, [r3, #12]
                    if (timerId == expiredTimerQueueTail)
    d4f6:	4b1d      	ldr	r3, [pc, #116]	; (d56c <SwTimerStop+0x160>)
    d4f8:	681b      	ldr	r3, [r3, #0]
    d4fa:	429c      	cmp	r4, r3
    d4fc:	d1c9      	bne.n	d492 <SwTimerStop+0x86>
                        expiredTimerQueueTail = prevIndex;
    d4fe:	4b1b      	ldr	r3, [pc, #108]	; (d56c <SwTimerStop+0x160>)
    d500:	601a      	str	r2, [r3, #0]
    d502:	e7c6      	b.n	d492 <SwTimerStop+0x86>
                    if (expiredTimerQueueHead == expiredTimerQueueTail)
    d504:	4b19      	ldr	r3, [pc, #100]	; (d56c <SwTimerStop+0x160>)
    d506:	681b      	ldr	r3, [r3, #0]
    d508:	4298      	cmp	r0, r3
    d50a:	d006      	beq.n	d51a <SwTimerStop+0x10e>
                        expiredTimerQueueHead = swTimers[expiredTimerQueueHead].nextTimer;
    d50c:	0100      	lsls	r0, r0, #4
    d50e:	4b13      	ldr	r3, [pc, #76]	; (d55c <SwTimerStop+0x150>)
    d510:	1818      	adds	r0, r3, r0
    d512:	7b02      	ldrb	r2, [r0, #12]
    d514:	4b14      	ldr	r3, [pc, #80]	; (d568 <SwTimerStop+0x15c>)
    d516:	601a      	str	r2, [r3, #0]
    d518:	e7bb      	b.n	d492 <SwTimerStop+0x86>
                        expiredTimerQueueHead = expiredTimerQueueTail = SWTIMER_INVALID;
    d51a:	23ff      	movs	r3, #255	; 0xff
    d51c:	4a13      	ldr	r2, [pc, #76]	; (d56c <SwTimerStop+0x160>)
    d51e:	6013      	str	r3, [r2, #0]
    d520:	4a11      	ldr	r2, [pc, #68]	; (d568 <SwTimerStop+0x15c>)
    d522:	6013      	str	r3, [r2, #0]
    d524:	e7b5      	b.n	d492 <SwTimerStop+0x86>
    d526:	23ff      	movs	r3, #255	; 0xff
    d528:	422b      	tst	r3, r5
    d52a:	d00a      	beq.n	d542 <SwTimerStop+0x136>
    d52c:	2300      	movs	r3, #0
		cpu_irq_enable();
    d52e:	2101      	movs	r1, #1
    d530:	4a06      	ldr	r2, [pc, #24]	; (d54c <SwTimerStop+0x140>)
    d532:	7011      	strb	r1, [r2, #0]
    d534:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    d538:	b662      	cpsie	i
    if (timerStopReqStatus)
    d53a:	2b00      	cmp	r3, #0
    d53c:	d103      	bne.n	d546 <SwTimerStop+0x13a>
    return LORAWAN_INVALID_REQUEST;
    d53e:	2015      	movs	r0, #21
    d540:	e76a      	b.n	d418 <SwTimerStop+0xc>
    d542:	2015      	movs	r0, #21
    d544:	e768      	b.n	d418 <SwTimerStop+0xc>
        return LORAWAN_SUCCESS;
    d546:	2008      	movs	r0, #8
    d548:	e766      	b.n	d418 <SwTimerStop+0xc>
    d54a:	46c0      	nop			; (mov r8, r8)
    d54c:	20000008 	.word	0x20000008
    d550:	0000cf71 	.word	0x0000cf71
    d554:	20001e8c 	.word	0x20001e8c
    d558:	20001e88 	.word	0x20001e88
    d55c:	20002be0 	.word	0x20002be0
    d560:	00013459 	.word	0x00013459
    d564:	0000ced9 	.word	0x0000ced9
    d568:	20001e80 	.word	0x20001e80
    d56c:	20001e84 	.word	0x20001e84

0000d570 <SwTimerRunRemainingTime>:
{
    d570:	b5f0      	push	{r4, r5, r6, r7, lr}
    d572:	b083      	sub	sp, #12
    d574:	0005      	movs	r5, r0
    void * timerCb = (void*)(swTimers[runningTimerQueueHead].timerCb);
    d576:	4b0b      	ldr	r3, [pc, #44]	; (d5a4 <SwTimerRunRemainingTime+0x34>)
    d578:	681c      	ldr	r4, [r3, #0]
    d57a:	0122      	lsls	r2, r4, #4
    d57c:	4b0a      	ldr	r3, [pc, #40]	; (d5a8 <SwTimerRunRemainingTime+0x38>)
    d57e:	189b      	adds	r3, r3, r2
    d580:	685e      	ldr	r6, [r3, #4]
    void *paramCb = swTimers[runningTimerQueueHead].paramCb;
    d582:	689f      	ldr	r7, [r3, #8]
    uint8_t timerId = runningTimerQueueHead;
    d584:	b2e4      	uxtb	r4, r4
    if (LORAWAN_SUCCESS == SwTimerStop(runningTimerQueueHead))
    d586:	0020      	movs	r0, r4
    d588:	4b08      	ldr	r3, [pc, #32]	; (d5ac <SwTimerRunRemainingTime+0x3c>)
    d58a:	4798      	blx	r3
    d58c:	2808      	cmp	r0, #8
    d58e:	d001      	beq.n	d594 <SwTimerRunRemainingTime+0x24>
}
    d590:	b003      	add	sp, #12
    d592:	bdf0      	pop	{r4, r5, r6, r7, pc}
        SwTimerStart(timerId, offset, SW_TIMEOUT_RELATIVE, timerCb, paramCb);
    d594:	9700      	str	r7, [sp, #0]
    d596:	0033      	movs	r3, r6
    d598:	2200      	movs	r2, #0
    d59a:	0029      	movs	r1, r5
    d59c:	0020      	movs	r0, r4
    d59e:	4c04      	ldr	r4, [pc, #16]	; (d5b0 <SwTimerRunRemainingTime+0x40>)
    d5a0:	47a0      	blx	r4
}
    d5a2:	e7f5      	b.n	d590 <SwTimerRunRemainingTime+0x20>
    d5a4:	20001e88 	.word	0x20001e88
    d5a8:	20002be0 	.word	0x20002be0
    d5ac:	0000d40d 	.word	0x0000d40d
    d5b0:	0000d0f5 	.word	0x0000d0f5

0000d5b4 <SystemTimerSync>:
/**************************************************************************//**
\brief Resumes the software timer by offseting it with given time
\param[in] timeToSync Amount of duration to offset from known system time
******************************************************************************/
void SystemTimerSync(uint64_t timeToSync)
{
    d5b4:	b570      	push	{r4, r5, r6, lr}
    uint8_t timerId;
    uint16_t adjustOffset;

    sysTimeLastKnown += timeToSync;
    d5b6:	4b22      	ldr	r3, [pc, #136]	; (d640 <SystemTimerSync+0x8c>)
    d5b8:	681c      	ldr	r4, [r3, #0]
    d5ba:	685d      	ldr	r5, [r3, #4]
    d5bc:	1900      	adds	r0, r0, r4
    d5be:	4169      	adcs	r1, r5
    d5c0:	6018      	str	r0, [r3, #0]
    d5c2:	6059      	str	r1, [r3, #4]

    /* 1. Update system time */
    sysTimeOvf = (uint32_t) (sysTimeLastKnown >> 32);
    d5c4:	4b1f      	ldr	r3, [pc, #124]	; (d644 <SystemTimerSync+0x90>)
    d5c6:	6019      	str	r1, [r3, #0]
    sysTime = (uint16_t) ((sysTimeLastKnown >> SWTIMER_SYSTIME_SHIFTMASK) & 0xffff);
    d5c8:	0c02      	lsrs	r2, r0, #16
    d5ca:	4b1f      	ldr	r3, [pc, #124]	; (d648 <SystemTimerSync+0x94>)
    d5cc:	801a      	strh	r2, [r3, #0]

    /* 2. Adjust expiration of running timers */
    adjustOffset = (uint16_t) sysTimeLastKnown;
    d5ce:	b280      	uxth	r0, r0
    timerId = runningTimerQueueHead;
    d5d0:	4b1e      	ldr	r3, [pc, #120]	; (d64c <SystemTimerSync+0x98>)
    d5d2:	781b      	ldrb	r3, [r3, #0]
    for (uint8_t index = 0; index < runningTimers; index++)
    d5d4:	4a1e      	ldr	r2, [pc, #120]	; (d650 <SystemTimerSync+0x9c>)
    d5d6:	7812      	ldrb	r2, [r2, #0]
    d5d8:	2a00      	cmp	r2, #0
    d5da:	d012      	beq.n	d602 <SystemTimerSync+0x4e>
    d5dc:	2200      	movs	r2, #0
    {
        if (SWTIMER_INVALID != timerId)
        {
            swTimers[timerId].absoluteExpiryTime -= adjustOffset;
    d5de:	4c1d      	ldr	r4, [pc, #116]	; (d654 <SystemTimerSync+0xa0>)
    for (uint8_t index = 0; index < runningTimers; index++)
    d5e0:	4d1b      	ldr	r5, [pc, #108]	; (d650 <SystemTimerSync+0x9c>)
    d5e2:	e005      	b.n	d5f0 <SystemTimerSync+0x3c>
    d5e4:	3201      	adds	r2, #1
    d5e6:	b2d2      	uxtb	r2, r2
    d5e8:	7829      	ldrb	r1, [r5, #0]
    d5ea:	b2c9      	uxtb	r1, r1
    d5ec:	4291      	cmp	r1, r2
    d5ee:	d908      	bls.n	d602 <SystemTimerSync+0x4e>
        if (SWTIMER_INVALID != timerId)
    d5f0:	2bff      	cmp	r3, #255	; 0xff
    d5f2:	d0f7      	beq.n	d5e4 <SystemTimerSync+0x30>
            swTimers[timerId].absoluteExpiryTime -= adjustOffset;
    d5f4:	011b      	lsls	r3, r3, #4
    d5f6:	5919      	ldr	r1, [r3, r4]
    d5f8:	1a09      	subs	r1, r1, r0
    d5fa:	5119      	str	r1, [r3, r4]
            timerId = swTimers[timerId].nextTimer;
    d5fc:	18e3      	adds	r3, r4, r3
    d5fe:	7b1b      	ldrb	r3, [r3, #12]
    d600:	e7f0      	b.n	d5e4 <SystemTimerSync+0x30>
        }
    }

    /* 3. Start hardware timer */
    common_tc_init();
    d602:	4b15      	ldr	r3, [pc, #84]	; (d658 <SystemTimerSync+0xa4>)
    d604:	4798      	blx	r3
    set_common_tc_overflow_callback(hwTimerOverflowCallback);
    d606:	4815      	ldr	r0, [pc, #84]	; (d65c <SystemTimerSync+0xa8>)
    d608:	4b15      	ldr	r3, [pc, #84]	; (d660 <SystemTimerSync+0xac>)
    d60a:	4798      	blx	r3
    set_common_tc_expiry_callback(hwTimerExpiryCallback);
    d60c:	4815      	ldr	r0, [pc, #84]	; (d664 <SystemTimerSync+0xb0>)
    d60e:	4b16      	ldr	r3, [pc, #88]	; (d668 <SystemTimerSync+0xb4>)
    d610:	4798      	blx	r3

    /* 4. Resume timer queue operations */
    if (runningTimers && (SWTIMER_INVALID != runningTimerQueueHead))
    d612:	4b0f      	ldr	r3, [pc, #60]	; (d650 <SystemTimerSync+0x9c>)
    d614:	781b      	ldrb	r3, [r3, #0]
    d616:	2b00      	cmp	r3, #0
    d618:	d009      	beq.n	d62e <SystemTimerSync+0x7a>
    d61a:	4b0c      	ldr	r3, [pc, #48]	; (d64c <SystemTimerSync+0x98>)
    d61c:	681b      	ldr	r3, [r3, #0]
    d61e:	2bff      	cmp	r3, #255	; 0xff
    d620:	d005      	beq.n	d62e <SystemTimerSync+0x7a>
    {
        uint32_t remainingTime = SwTimerNextExpiryDuration();
    d622:	4b12      	ldr	r3, [pc, #72]	; (d66c <SystemTimerSync+0xb8>)
    d624:	4798      	blx	r3

        if (SWTIMER_MIN_TIMEOUT > remainingTime)
    d626:	28fe      	cmp	r0, #254	; 0xfe
    d628:	d902      	bls.n	d630 <SystemTimerSync+0x7c>
        else
        {
            /*
            * There is some time left in head timer, so restart it.
            */
            SwTimerRunRemainingTime(remainingTime);
    d62a:	4b11      	ldr	r3, [pc, #68]	; (d670 <SystemTimerSync+0xbc>)
    d62c:	4798      	blx	r3
        }
    }
}
    d62e:	bd70      	pop	{r4, r5, r6, pc}
            isTimerTriggered = true;
    d630:	2201      	movs	r2, #1
    d632:	4b10      	ldr	r3, [pc, #64]	; (d674 <SystemTimerSync+0xc0>)
    d634:	701a      	strb	r2, [r3, #0]
            SYSTEM_PostTask(TIMER_TASK_ID);
    d636:	2001      	movs	r0, #1
    d638:	4b0f      	ldr	r3, [pc, #60]	; (d678 <SystemTimerSync+0xc4>)
    d63a:	4798      	blx	r3
    d63c:	e7f7      	b.n	d62e <SystemTimerSync+0x7a>
    d63e:	46c0      	nop			; (mov r8, r8)
    d640:	20001e90 	.word	0x20001e90
    d644:	20002d74 	.word	0x20002d74
    d648:	20002d70 	.word	0x20002d70
    d64c:	20001e88 	.word	0x20001e88
    d650:	20001e8c 	.word	0x20001e8c
    d654:	20002be0 	.word	0x20002be0
    d658:	000134ed 	.word	0x000134ed
    d65c:	0000ce19 	.word	0x0000ce19
    d660:	00013571 	.word	0x00013571
    d664:	0000cdf1 	.word	0x0000cdf1
    d668:	0001357d 	.word	0x0001357d
    d66c:	0000d2f1 	.word	0x0000d2f1
    d670:	0000d571 	.word	0x0000d571
    d674:	20002d72 	.word	0x20002d72
    d678:	0000d70d 	.word	0x0000d70d

0000d67c <SwTimerWriteTimestamp>:
\param[in] index Index of the system timestamp
\param[in] *timestamp Pointer-to-timestamp to be stored in the given index
******************************************************************************/
void SwTimerWriteTimestamp(uint8_t index, SwTimestamp_t *timestamp)
{
    swTimestamp[index] = *timestamp;
    d67c:	680a      	ldr	r2, [r1, #0]
    d67e:	684b      	ldr	r3, [r1, #4]
    d680:	00c1      	lsls	r1, r0, #3
    d682:	4802      	ldr	r0, [pc, #8]	; (d68c <SwTimerWriteTimestamp+0x10>)
    d684:	1840      	adds	r0, r0, r1
    d686:	6002      	str	r2, [r0, #0]
    d688:	6043      	str	r3, [r0, #4]
}
    d68a:	4770      	bx	lr
    d68c:	20002bd0 	.word	0x20002bd0

0000d690 <Stack_Init>:
/**************************************************************************//**
\brief Initializes the system. This is the first stack function to be called
       by the application in the main() function.
******************************************************************************/
void Stack_Init(void)
{
    d690:	b510      	push	{r4, lr}
	
	/* LORAWAN_Init() should have been called form here, 
	   but parser application has a round-about way to call it now */
 
	/* Post application task to initiate the execution from there */
	SYSTEM_PostTask(APP_TASK_ID);
    d692:	2010      	movs	r0, #16
    d694:	4b01      	ldr	r3, [pc, #4]	; (d69c <Stack_Init+0xc>)
    d696:	4798      	blx	r3
}
    d698:	bd10      	pop	{r4, pc}
    d69a:	46c0      	nop			; (mov r8, r8)
    d69c:	0000d70d 	.word	0x0000d70d

0000d6a0 <SYSTEM_RunTasks>:
/************************************************************************/
/*********************************************************************//**
\brief System tasks execution entry point
*************************************************************************/
void SYSTEM_RunTasks(void)
{
    d6a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if ((1 << SYSTEM_TASK_ID_COUNT) > sysTaskFlag)
    d6a2:	4b16      	ldr	r3, [pc, #88]	; (d6fc <SYSTEM_RunTasks+0x5c>)
    d6a4:	881b      	ldrh	r3, [r3, #0]
    d6a6:	b29b      	uxth	r3, r3
    d6a8:	2b1f      	cmp	r3, #31
    d6aa:	d922      	bls.n	d6f2 <SYSTEM_RunTasks+0x52>
    d6ac:	e7fe      	b.n	d6ac <SYSTEM_RunTasks+0xc>
    { /* Only valid task bits are set */
        while (sysTaskFlag)
        { /* One or more task are pending to execute */
            for (uint16_t taskId = 0; taskId < SYSTEM_TASK_ID_COUNT; taskId++)
            {
                if ((1 << taskId) & sysTaskFlag)
    d6ae:	2500      	movs	r5, #0
                    /*
                    * Reset the task bit since it is to be executed now.
                    * It is done inside atomic section to avoid any interrupt context
                    * corrupting the bits.
                    */
                    ATOMIC_SECTION_ENTER
    d6b0:	4b13      	ldr	r3, [pc, #76]	; (d700 <SYSTEM_RunTasks+0x60>)
    d6b2:	4798      	blx	r3
                    sysTaskFlag &= ~(1 << taskId);
    d6b4:	4911      	ldr	r1, [pc, #68]	; (d6fc <SYSTEM_RunTasks+0x5c>)
    d6b6:	880b      	ldrh	r3, [r1, #0]
    d6b8:	2201      	movs	r2, #1
    d6ba:	40aa      	lsls	r2, r5
    d6bc:	4393      	bics	r3, r2
    d6be:	800b      	strh	r3, [r1, #0]
                    ATOMIC_SECTION_EXIT
    d6c0:	4b10      	ldr	r3, [pc, #64]	; (d704 <SYSTEM_RunTasks+0x64>)
    d6c2:	4798      	blx	r3

                    /* Return value is not used now, can be used later */
                    taskHandlers[taskId]();
    d6c4:	00ad      	lsls	r5, r5, #2
    d6c6:	4b10      	ldr	r3, [pc, #64]	; (d708 <SYSTEM_RunTasks+0x68>)
    d6c8:	58eb      	ldr	r3, [r5, r3]
    d6ca:	4798      	blx	r3
                if ((1 << taskId) & sysTaskFlag)
    d6cc:	2101      	movs	r1, #1
        while (sysTaskFlag)
    d6ce:	883b      	ldrh	r3, [r7, #0]
    d6d0:	b29b      	uxth	r3, r3
    d6d2:	2b00      	cmp	r3, #0
    d6d4:	d011      	beq.n	d6fa <SYSTEM_RunTasks+0x5a>
                if ((1 << taskId) & sysTaskFlag)
    d6d6:	8823      	ldrh	r3, [r4, #0]
    d6d8:	420b      	tst	r3, r1
    d6da:	d1e8      	bne.n	d6ae <SYSTEM_RunTasks+0xe>
    d6dc:	2201      	movs	r2, #1
    d6de:	8833      	ldrh	r3, [r6, #0]
    d6e0:	b29b      	uxth	r3, r3
    d6e2:	0015      	movs	r5, r2
    d6e4:	4113      	asrs	r3, r2
    d6e6:	4219      	tst	r1, r3
    d6e8:	d1e2      	bne.n	d6b0 <SYSTEM_RunTasks+0x10>
    d6ea:	3201      	adds	r2, #1
            for (uint16_t taskId = 0; taskId < SYSTEM_TASK_ID_COUNT; taskId++)
    d6ec:	2a05      	cmp	r2, #5
    d6ee:	d1f6      	bne.n	d6de <SYSTEM_RunTasks+0x3e>
    d6f0:	e7ed      	b.n	d6ce <SYSTEM_RunTasks+0x2e>
        while (sysTaskFlag)
    d6f2:	4f02      	ldr	r7, [pc, #8]	; (d6fc <SYSTEM_RunTasks+0x5c>)
                if ((1 << taskId) & sysTaskFlag)
    d6f4:	003c      	movs	r4, r7
    d6f6:	003e      	movs	r6, r7
    d6f8:	e7e8      	b.n	d6cc <SYSTEM_RunTasks+0x2c>
        * Can happen only due to corruption, so halt
        * TODO : replace this with assert implementation
        */
        while(1);
    }
}
    d6fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    d6fc:	20001e98 	.word	0x20001e98
    d700:	0000c6c1 	.word	0x0000c6c1
    d704:	0000c6cd 	.word	0x0000c6cd
    d708:	00018c8c 	.word	0x00018c8c

0000d70c <SYSTEM_PostTask>:

\param[in] task - ID of the posted task.
*************************************************************************/

void SYSTEM_PostTask(SYSTEM_Task_t task)
{
    d70c:	b510      	push	{r4, lr}
    d70e:	0004      	movs	r4, r0
    ATOMIC_SECTION_ENTER
    d710:	4b04      	ldr	r3, [pc, #16]	; (d724 <SYSTEM_PostTask+0x18>)
    d712:	4798      	blx	r3
    sysTaskFlag |= task;
    d714:	4b04      	ldr	r3, [pc, #16]	; (d728 <SYSTEM_PostTask+0x1c>)
    d716:	8818      	ldrh	r0, [r3, #0]
    d718:	4320      	orrs	r0, r4
    d71a:	8018      	strh	r0, [r3, #0]
    ATOMIC_SECTION_EXIT
    d71c:	4b03      	ldr	r3, [pc, #12]	; (d72c <SYSTEM_PostTask+0x20>)
    d71e:	4798      	blx	r3
}
    d720:	bd10      	pop	{r4, pc}
    d722:	46c0      	nop			; (mov r8, r8)
    d724:	0000c6c1 	.word	0x0000c6c1
    d728:	20001e98 	.word	0x20001e98
    d72c:	0000c6cd 	.word	0x0000c6cd

0000d730 <Radio_WriteMode>:
\param newModulation	- Sets the modulation.
\param blocking			- Sets if its blocking call or not.
\return					- none.
*************************************************************************/
void Radio_WriteMode(RadioMode_t newMode, RadioModulation_t newModulation, uint8_t blocking)
{
    d730:	b5f0      	push	{r4, r5, r6, r7, lr}
    d732:	46d6      	mov	lr, sl
    d734:	464f      	mov	r7, r9
    d736:	b580      	push	{r7, lr}
    d738:	b083      	sub	sp, #12
    d73a:	9201      	str	r2, [sp, #4]
    uint8_t opMode;
    uint8_t dioMapping;
    RadioModulation_t currentModulation;
    RadioMode_t currentMode;

    if ((MODULATION_FSK == newModulation) &&
    d73c:	2900      	cmp	r1, #0
    d73e:	d102      	bne.n	d746 <Radio_WriteMode+0x16>
    d740:	1f83      	subs	r3, r0, #6
    d742:	2b01      	cmp	r3, #1
    d744:	d92a      	bls.n	d79c <Radio_WriteMode+0x6c>
        // Unavailable modes for FSK. Just return.
        return;
    }

    // Sanity enforcement on parameters
    newMode &= 0x07;
    d746:	2307      	movs	r3, #7
    d748:	4699      	mov	r9, r3
    d74a:	001c      	movs	r4, r3
    d74c:	4004      	ands	r4, r0
    newModulation &= 0x01;
    d74e:	2601      	movs	r6, #1
    d750:	400e      	ands	r6, r1

    opMode = RADIO_RegisterRead(REG_OPMODE);
    d752:	2001      	movs	r0, #1
    d754:	4b2b      	ldr	r3, [pc, #172]	; (d804 <Radio_WriteMode+0xd4>)
    d756:	4798      	blx	r3
    d758:	0005      	movs	r5, r0
    d75a:	0007      	movs	r7, r0

    if ((opMode & 0x80) != 0)
    d75c:	b243      	sxtb	r3, r0
    d75e:	469a      	mov	sl, r3
    else
    {
        currentModulation = MODULATION_FSK;
    }

    currentMode = opMode & 0x07;
    d760:	464b      	mov	r3, r9
    d762:	4003      	ands	r3, r0

    // If we need to change modulation, we need to do this in sleep mode.
    // Otherwise, we can go straight to changing the current mode to newMode.
    if (newModulation != currentModulation)
    d764:	4652      	mov	r2, sl
    d766:	0fd2      	lsrs	r2, r2, #31
    d768:	4296      	cmp	r6, r2
    d76a:	d00a      	beq.n	d782 <Radio_WriteMode+0x52>
    {
        // Go to sleep
        if (MODE_SLEEP != currentMode)
    d76c:	2b00      	cmp	r3, #0
    d76e:	d11a      	bne.n	d7a6 <Radio_WriteMode+0x76>
            // Clear mode bits, effectively going to sleep
            RADIO_RegisterWrite(REG_OPMODE, opMode & (~0x07));
            currentMode = MODE_SLEEP;
        }
        // Change modulation
        if (MODULATION_FSK == newModulation)
    d770:	2e00      	cmp	r6, #0
    d772:	d11e      	bne.n	d7b2 <Radio_WriteMode+0x82>
        {
            // Clear MSB and sleep bits to make it stay in sleep
            opMode = opMode & (~0x87);
    d774:	2778      	movs	r7, #120	; 0x78
    d776:	402f      	ands	r7, r5
        else
        {
            // LoRa mode. Set MSB and clear sleep bits to make it stay in sleep
            opMode = 0x80 | (opMode & (~0x87));
        }
        RADIO_RegisterWrite(REG_OPMODE, opMode);
    d778:	0039      	movs	r1, r7
    d77a:	2001      	movs	r0, #1
    d77c:	4b22      	ldr	r3, [pc, #136]	; (d808 <Radio_WriteMode+0xd8>)
    d77e:	4798      	blx	r3
    d780:	2300      	movs	r3, #0

    // From here on currentModulation is no longer current, we will use
    // newModulation instead as it reflects the chip configuration.
    // opMode reflects the actual configuration of the chip.

    if (newMode != currentMode)
    d782:	42a3      	cmp	r3, r4
    d784:	d00a      	beq.n	d79c <Radio_WriteMode+0x6c>
    {
        // If we need to block until the mode switch is ready, configure the
        // DIO5 pin to relay this information.
        if ((MODE_SLEEP != newMode) && (1 == blocking))
    d786:	2c00      	cmp	r4, #0
    d788:	d030      	beq.n	d7ec <Radio_WriteMode+0xbc>
    d78a:	9b01      	ldr	r3, [sp, #4]
    d78c:	2b01      	cmp	r3, #1
    d78e:	d016      	beq.n	d7be <Radio_WriteMode+0x8e>
            }
            RADIO_RegisterWrite(REG_DIOMAPPING2, dioMapping);
        }

        // Do the actual mode switch.
        opMode &= ~0x07;                // Clear old mode bits
    d790:	21f8      	movs	r1, #248	; 0xf8
    d792:	4039      	ands	r1, r7
        opMode |= newMode;              // Set new mode bits
        RADIO_RegisterWrite(REG_OPMODE, opMode);
    d794:	4321      	orrs	r1, r4
    d796:	2001      	movs	r0, #1
    d798:	4b1b      	ldr	r3, [pc, #108]	; (d808 <Radio_WriteMode+0xd8>)
    d79a:	4798      	blx	r3
                SystemBlockingWaitMs(1);
            }
        }
    }
#endif
}
    d79c:	b003      	add	sp, #12
    d79e:	bc0c      	pop	{r2, r3}
    d7a0:	4691      	mov	r9, r2
    d7a2:	469a      	mov	sl, r3
    d7a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
            RADIO_RegisterWrite(REG_OPMODE, opMode & (~0x07));
    d7a6:	21f8      	movs	r1, #248	; 0xf8
    d7a8:	4001      	ands	r1, r0
    d7aa:	2001      	movs	r0, #1
    d7ac:	4b16      	ldr	r3, [pc, #88]	; (d808 <Radio_WriteMode+0xd8>)
    d7ae:	4798      	blx	r3
    d7b0:	e7de      	b.n	d770 <Radio_WriteMode+0x40>
            opMode = 0x80 | (opMode & (~0x87));
    d7b2:	2778      	movs	r7, #120	; 0x78
    d7b4:	4653      	mov	r3, sl
    d7b6:	401f      	ands	r7, r3
    d7b8:	2180      	movs	r1, #128	; 0x80
    d7ba:	430f      	orrs	r7, r1
    d7bc:	e7dc      	b.n	d778 <Radio_WriteMode+0x48>
            dioMapping = RADIO_RegisterRead(REG_DIOMAPPING2);
    d7be:	2041      	movs	r0, #65	; 0x41
    d7c0:	4b10      	ldr	r3, [pc, #64]	; (d804 <Radio_WriteMode+0xd4>)
    d7c2:	4798      	blx	r3
            if (MODULATION_FSK == newModulation)
    d7c4:	2e00      	cmp	r6, #0
    d7c6:	d10e      	bne.n	d7e6 <Radio_WriteMode+0xb6>
                dioMapping |= 0x30;     // DIO5 = 11 means ModeReady in FSK mode
    d7c8:	2130      	movs	r1, #48	; 0x30
    d7ca:	4301      	orrs	r1, r0
    d7cc:	b2c9      	uxtb	r1, r1
            RADIO_RegisterWrite(REG_DIOMAPPING2, dioMapping);
    d7ce:	2041      	movs	r0, #65	; 0x41
    d7d0:	4d0d      	ldr	r5, [pc, #52]	; (d808 <Radio_WriteMode+0xd8>)
    d7d2:	47a8      	blx	r5
        opMode &= ~0x07;                // Clear old mode bits
    d7d4:	21f8      	movs	r1, #248	; 0xf8
    d7d6:	4039      	ands	r1, r7
        RADIO_RegisterWrite(REG_OPMODE, opMode);
    d7d8:	4321      	orrs	r1, r4
    d7da:	2001      	movs	r0, #1
    d7dc:	47a8      	blx	r5
			   delay_ms(1);
    d7de:	2001      	movs	r0, #1
    d7e0:	4b0a      	ldr	r3, [pc, #40]	; (d80c <Radio_WriteMode+0xdc>)
    d7e2:	4798      	blx	r3
    d7e4:	e7da      	b.n	d79c <Radio_WriteMode+0x6c>
                dioMapping &= ~0x30;    // DIO5 = 00 means ModeReady in LoRa mode
    d7e6:	21cf      	movs	r1, #207	; 0xcf
    d7e8:	4001      	ands	r1, r0
    d7ea:	e7f0      	b.n	d7ce <Radio_WriteMode+0x9e>
        opMode &= ~0x07;                // Clear old mode bits
    d7ec:	21f8      	movs	r1, #248	; 0xf8
        RADIO_RegisterWrite(REG_OPMODE, opMode);
    d7ee:	4039      	ands	r1, r7
    d7f0:	2001      	movs	r0, #1
    d7f2:	4b05      	ldr	r3, [pc, #20]	; (d808 <Radio_WriteMode+0xd8>)
    d7f4:	4798      	blx	r3
        if (1 == blocking)
    d7f6:	9b01      	ldr	r3, [sp, #4]
    d7f8:	2b01      	cmp	r3, #1
    d7fa:	d1cf      	bne.n	d79c <Radio_WriteMode+0x6c>
                SystemBlockingWaitMs(1);
    d7fc:	2001      	movs	r0, #1
    d7fe:	4b04      	ldr	r3, [pc, #16]	; (d810 <Radio_WriteMode+0xe0>)
    d800:	4798      	blx	r3
    d802:	e7cb      	b.n	d79c <Radio_WriteMode+0x6c>
    d804:	0000c531 	.word	0x0000c531
    d808:	0000c509 	.word	0x0000c509
    d80c:	0000453d 	.word	0x0000453d
    d810:	0000c6a5 	.word	0x0000c6a5

0000d814 <RADIO_FHSSChangeChannel>:

\param		- none	
\return		- none.
*************************************************************************/
void RADIO_FHSSChangeChannel(void)
{
    d814:	b500      	push	{lr}
    d816:	b083      	sub	sp, #12
    uint32_t freq;
    RADIO_RegisterRead(REG_LORA_IRQFLAGS);
    d818:	2012      	movs	r0, #18
    d81a:	4b0d      	ldr	r3, [pc, #52]	; (d850 <RADIO_FHSSChangeChannel+0x3c>)
    d81c:	4798      	blx	r3

    if (radioConfiguration.frequencyHopPeriod)
    d81e:	4b0d      	ldr	r3, [pc, #52]	; (d854 <RADIO_FHSSChangeChannel+0x40>)
    d820:	8adb      	ldrh	r3, [r3, #22]
    d822:	2b00      	cmp	r3, #0
    d824:	d007      	beq.n	d836 <RADIO_FHSSChangeChannel+0x22>
    {
        if ((radioConfiguration.radioCallback) &&
    d826:	4b0b      	ldr	r3, [pc, #44]	; (d854 <RADIO_FHSSChangeChannel+0x40>)
    d828:	691b      	ldr	r3, [r3, #16]
    d82a:	2b00      	cmp	r3, #0
    d82c:	d003      	beq.n	d836 <RADIO_FHSSChangeChannel+0x22>
            (1 == radioCallbackMask.BitMask.radioFhssfreqCallback))
    d82e:	4a0a      	ldr	r2, [pc, #40]	; (d858 <RADIO_FHSSChangeChannel+0x44>)
    d830:	7812      	ldrb	r2, [r2, #0]
        if ((radioConfiguration.radioCallback) &&
    d832:	0692      	lsls	r2, r2, #26
    d834:	d405      	bmi.n	d842 <RADIO_FHSSChangeChannel+0x2e>
            Radio_WriteFrequency(freq);
        }
    }

    // Clear FHSSChangeChannel interrupt
    RADIO_RegisterWrite(REG_LORA_IRQFLAGS, 1 << SHIFT1);
    d836:	2102      	movs	r1, #2
    d838:	2012      	movs	r0, #18
    d83a:	4b08      	ldr	r3, [pc, #32]	; (d85c <RADIO_FHSSChangeChannel+0x48>)
    d83c:	4798      	blx	r3
}
    d83e:	b003      	add	sp, #12
    d840:	bd00      	pop	{pc}
            radioConfiguration.radioCallback(RADIO_FHSS_NEXT_FREQ_CALLBACK, (void *)&freq);
    d842:	a901      	add	r1, sp, #4
    d844:	2020      	movs	r0, #32
    d846:	4798      	blx	r3
            Radio_WriteFrequency(freq);
    d848:	9801      	ldr	r0, [sp, #4]
    d84a:	4b05      	ldr	r3, [pc, #20]	; (d860 <RADIO_FHSSChangeChannel+0x4c>)
    d84c:	4798      	blx	r3
    d84e:	e7f2      	b.n	d836 <RADIO_FHSSChangeChannel+0x22>
    d850:	0000c531 	.word	0x0000c531
    d854:	20002d78 	.word	0x20002d78
    d858:	20003046 	.word	0x20003046
    d85c:	0000c509 	.word	0x0000c509
    d860:	0000e5e9 	.word	0x0000e5e9

0000d864 <RADIO_ReadRandom>:

\param		- none	
\return		- returns the random number generated.
*************************************************************************/
uint16_t RADIO_ReadRandom(void)
{
    d864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
    uint16_t retVal;
    retVal = 0;
	
	// Turn on the RF switch.
	Radio_EnableRfControl(RADIO_RFCTRL_RX); 
    d866:	2000      	movs	r0, #0
    d868:	4b1a      	ldr	r3, [pc, #104]	; (d8d4 <RADIO_ReadRandom+0x70>)
    d86a:	4798      	blx	r3
	// Enabling Radio Clock
	Radio_SetClockInput();
    d86c:	4b1a      	ldr	r3, [pc, #104]	; (d8d8 <RADIO_ReadRandom+0x74>)
    d86e:	4798      	blx	r3
	
    // Mask all interrupts, do many measurements of RSSI
    Radio_WriteMode(MODE_SLEEP, MODULATION_LORA, 1);
    d870:	2201      	movs	r2, #1
    d872:	2101      	movs	r1, #1
    d874:	2000      	movs	r0, #0
    d876:	4c19      	ldr	r4, [pc, #100]	; (d8dc <RADIO_ReadRandom+0x78>)
    d878:	47a0      	blx	r4
    RADIO_RegisterWrite(REG_LORA_IRQFLAGSMASK, 0xFF);
    d87a:	21ff      	movs	r1, #255	; 0xff
    d87c:	2011      	movs	r0, #17
    d87e:	4b18      	ldr	r3, [pc, #96]	; (d8e0 <RADIO_ReadRandom+0x7c>)
    d880:	4798      	blx	r3
    Radio_WriteMode(MODE_RXCONT, MODULATION_LORA, 1);
    d882:	2201      	movs	r2, #1
    d884:	2101      	movs	r1, #1
    d886:	2005      	movs	r0, #5
    d888:	47a0      	blx	r4
    d88a:	2410      	movs	r4, #16
    retVal = 0;
    d88c:	2500      	movs	r5, #0
    for (i = 0; i < 16; i++)
    {
        SystemBlockingWaitMs(1);
    d88e:	4f15      	ldr	r7, [pc, #84]	; (d8e4 <RADIO_ReadRandom+0x80>)
        retVal <<= SHIFT1;
        retVal |= RADIO_RegisterRead(REG_LORA_RSSIWIDEBAND) & 0x01;
    d890:	4e15      	ldr	r6, [pc, #84]	; (d8e8 <RADIO_ReadRandom+0x84>)
        SystemBlockingWaitMs(1);
    d892:	2001      	movs	r0, #1
    d894:	47b8      	blx	r7
        retVal |= RADIO_RegisterRead(REG_LORA_RSSIWIDEBAND) & 0x01;
    d896:	202c      	movs	r0, #44	; 0x2c
    d898:	47b0      	blx	r6
    d89a:	2301      	movs	r3, #1
    d89c:	4018      	ands	r0, r3
        retVal <<= SHIFT1;
    d89e:	006d      	lsls	r5, r5, #1
        retVal |= RADIO_RegisterRead(REG_LORA_RSSIWIDEBAND) & 0x01;
    d8a0:	4305      	orrs	r5, r0
    d8a2:	b2ad      	uxth	r5, r5
    d8a4:	3c01      	subs	r4, #1
    d8a6:	b2e4      	uxtb	r4, r4
    for (i = 0; i < 16; i++)
    d8a8:	2c00      	cmp	r4, #0
    d8aa:	d1f2      	bne.n	d892 <RADIO_ReadRandom+0x2e>
    }
	
	// Turning off the RF switch now.
	Radio_DisableRfControl(RADIO_RFCTRL_RX);
    d8ac:	2000      	movs	r0, #0
    d8ae:	4b0f      	ldr	r3, [pc, #60]	; (d8ec <RADIO_ReadRandom+0x88>)
    d8b0:	4798      	blx	r3
	
    // Return radio to sleep
    Radio_WriteMode(MODE_SLEEP, MODULATION_LORA, 1);
    d8b2:	2201      	movs	r2, #1
    d8b4:	2101      	movs	r1, #1
    d8b6:	2000      	movs	r0, #0
    d8b8:	4b08      	ldr	r3, [pc, #32]	; (d8dc <RADIO_ReadRandom+0x78>)
    d8ba:	4798      	blx	r3
    // Clear interrupts in case any have been generated
    RADIO_RegisterWrite(REG_LORA_IRQFLAGS, 0xFF);
    d8bc:	21ff      	movs	r1, #255	; 0xff
    d8be:	2012      	movs	r0, #18
    d8c0:	4c07      	ldr	r4, [pc, #28]	; (d8e0 <RADIO_ReadRandom+0x7c>)
    d8c2:	47a0      	blx	r4
    // Unmask all interrupts
    RADIO_RegisterWrite(REG_LORA_IRQFLAGSMASK, 0x00);
    d8c4:	2100      	movs	r1, #0
    d8c6:	2011      	movs	r0, #17
    d8c8:	47a0      	blx	r4
	// Disabling Radio Clock save power
	Radio_ResetClockInput();
    d8ca:	4b09      	ldr	r3, [pc, #36]	; (d8f0 <RADIO_ReadRandom+0x8c>)
    d8cc:	4798      	blx	r3
	
    return retVal;
}
    d8ce:	0028      	movs	r0, r5
    d8d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    d8d2:	46c0      	nop			; (mov r8, r8)
    d8d4:	0000eea5 	.word	0x0000eea5
    d8d8:	0000f261 	.word	0x0000f261
    d8dc:	0000d731 	.word	0x0000d731
    d8e0:	0000c509 	.word	0x0000c509
    d8e4:	0000c6a5 	.word	0x0000c6a5
    d8e8:	0000c531 	.word	0x0000c531
    d8ec:	0000eed9 	.word	0x0000eed9
    d8f0:	0000f391 	.word	0x0000f391

0000d8f4 <Radio_ReadRssi>:

\param rssi	- The RSSI measured in the channel.
\return		- ERR_NONE. Other types are not used now.
*************************************************************************/
RadioError_t Radio_ReadRssi(int16_t *rssi)
{
    d8f4:	b510      	push	{r4, lr}
    d8f6:	0004      	movs	r4, r0
	if (MODULATION_LORA == radioConfiguration.modulation)
    d8f8:	2334      	movs	r3, #52	; 0x34
    d8fa:	4a11      	ldr	r2, [pc, #68]	; (d940 <Radio_ReadRssi+0x4c>)
    d8fc:	5cd3      	ldrb	r3, [r2, r3]
    d8fe:	2b01      	cmp	r3, #1
    d900:	d003      	beq.n	d90a <Radio_ReadRssi+0x16>
		*rssi = -(RADIO_RegisterRead(REG_FSK_RSSIVALUE) >> 1);
	#endif // UT
	}
	else
	{
		return ERR_UNSUPPORTED_ATTR;
    d902:	2006      	movs	r0, #6
	else if (MODULATION_FSK == radioConfiguration.modulation)
    d904:	2b00      	cmp	r3, #0
    d906:	d012      	beq.n	d92e <Radio_ReadRssi+0x3a>
	}
	return ERR_NONE;
}
    d908:	bd10      	pop	{r4, pc}
		if (radioConfiguration.frequency >= HF_FREQ_HZ)
    d90a:	4b0e      	ldr	r3, [pc, #56]	; (d944 <Radio_ReadRssi+0x50>)
    d90c:	6812      	ldr	r2, [r2, #0]
    d90e:	429a      	cmp	r2, r3
    d910:	d906      	bls.n	d920 <Radio_ReadRssi+0x2c>
			*rssi = RSSI_HF_OFFSET + RADIO_RegisterRead(REG_LORA_PKTRSSIVALUE);
    d912:	201a      	movs	r0, #26
    d914:	4b0c      	ldr	r3, [pc, #48]	; (d948 <Radio_ReadRssi+0x54>)
    d916:	4798      	blx	r3
    d918:	389d      	subs	r0, #157	; 0x9d
    d91a:	8020      	strh	r0, [r4, #0]
	return ERR_NONE;
    d91c:	2000      	movs	r0, #0
    d91e:	e7f3      	b.n	d908 <Radio_ReadRssi+0x14>
			*rssi = RSSI_LF_OFFSET + RADIO_RegisterRead(REG_LORA_PKTRSSIVALUE);
    d920:	201a      	movs	r0, #26
    d922:	4b09      	ldr	r3, [pc, #36]	; (d948 <Radio_ReadRssi+0x54>)
    d924:	4798      	blx	r3
    d926:	38a4      	subs	r0, #164	; 0xa4
    d928:	8020      	strh	r0, [r4, #0]
	return ERR_NONE;
    d92a:	2000      	movs	r0, #0
    d92c:	e7ec      	b.n	d908 <Radio_ReadRssi+0x14>
		*rssi = -(RADIO_RegisterRead(REG_FSK_RSSIVALUE) >> 1);
    d92e:	300b      	adds	r0, #11
    d930:	4b05      	ldr	r3, [pc, #20]	; (d948 <Radio_ReadRssi+0x54>)
    d932:	4798      	blx	r3
    d934:	0840      	lsrs	r0, r0, #1
    d936:	b2c3      	uxtb	r3, r0
    d938:	425b      	negs	r3, r3
    d93a:	8023      	strh	r3, [r4, #0]
	return ERR_NONE;
    d93c:	2000      	movs	r0, #0
    d93e:	e7e3      	b.n	d908 <Radio_ReadRssi+0x14>
    d940:	20002d78 	.word	0x20002d78
    d944:	3361137f 	.word	0x3361137f
    d948:	0000c531 	.word	0x0000c531

0000d94c <Radio_ReadFSKRssi>:

\param rssi	- The RSSI measured in the channel.
\return		- ERR_NONE. Other types are not used now.
*************************************************************************/
RadioError_t Radio_ReadFSKRssi(int16_t *rssi)
{	
    d94c:	b510      	push	{r4, lr}
    d94e:	0004      	movs	r4, r0
#ifdef UT
	*rssi = testRssi;
#else // UT
	*rssi = -(RADIO_RegisterRead(REG_FSK_RSSIVALUE) >> 1);
    d950:	2011      	movs	r0, #17
    d952:	4b04      	ldr	r3, [pc, #16]	; (d964 <Radio_ReadFSKRssi+0x18>)
    d954:	4798      	blx	r3
    d956:	0840      	lsrs	r0, r0, #1
    d958:	b2c0      	uxtb	r0, r0
    d95a:	4240      	negs	r0, r0
    d95c:	8020      	strh	r0, [r4, #0]
#endif // UT
	
	return ERR_NONE;
}
    d95e:	2000      	movs	r0, #0
    d960:	bd10      	pop	{r4, pc}
    d962:	46c0      	nop			; (mov r8, r8)
    d964:	0000c531 	.word	0x0000c531

0000d968 <tc_cca_callback>:
}

/*! \brief  hw timer compare callback
 */
static void tc_cca_callback(struct tc_module *const module_instance)
{
    d968:	b510      	push	{r4, lr}
	tmr_cca_callback();
    d96a:	4b01      	ldr	r3, [pc, #4]	; (d970 <tc_cca_callback+0x8>)
    d96c:	4798      	blx	r3
}
    d96e:	bd10      	pop	{r4, pc}
    d970:	00013555 	.word	0x00013555

0000d974 <tc_ovf_callback>:
{
    d974:	b510      	push	{r4, lr}
	tmr_ovf_callback();
    d976:	4b01      	ldr	r3, [pc, #4]	; (d97c <tc_ovf_callback+0x8>)
    d978:	4798      	blx	r3
}
    d97a:	bd10      	pop	{r4, pc}
    d97c:	0001350d 	.word	0x0001350d

0000d980 <tmr_read_count>:
{
    d980:	b510      	push	{r4, lr}
	return ((uint16_t)tc_get_count_value(&module_inst));
    d982:	4802      	ldr	r0, [pc, #8]	; (d98c <tmr_read_count+0xc>)
    d984:	4b02      	ldr	r3, [pc, #8]	; (d990 <tmr_read_count+0x10>)
    d986:	4798      	blx	r3
    d988:	b280      	uxth	r0, r0
}
    d98a:	bd10      	pop	{r4, pc}
    d98c:	20002e0c 	.word	0x20002e0c
    d990:	00006fb5 	.word	0x00006fb5

0000d994 <tmr_disable_cc_interrupt>:
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->hw->COUNT8.INTENCLR.reg = TC_INTFLAG_MC(1);
    d994:	4b03      	ldr	r3, [pc, #12]	; (d9a4 <tmr_disable_cc_interrupt+0x10>)
    d996:	2110      	movs	r1, #16
    d998:	681a      	ldr	r2, [r3, #0]
    d99a:	7211      	strb	r1, [r2, #8]
		module->enable_callback_mask &= ~TC_INTFLAG_MC(1);
    d99c:	7e5a      	ldrb	r2, [r3, #25]
    d99e:	438a      	bics	r2, r1
    d9a0:	765a      	strb	r2, [r3, #25]
}
    d9a2:	4770      	bx	lr
    d9a4:	20002e0c 	.word	0x20002e0c

0000d9a8 <tmr_enable_cc_interrupt>:
{
    d9a8:	b510      	push	{r4, lr}
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    d9aa:	4c0a      	ldr	r4, [pc, #40]	; (d9d4 <tmr_enable_cc_interrupt+0x2c>)
    d9ac:	6820      	ldr	r0, [r4, #0]
    d9ae:	4b0a      	ldr	r3, [pc, #40]	; (d9d8 <tmr_enable_cc_interrupt+0x30>)
    d9b0:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    d9b2:	4b0a      	ldr	r3, [pc, #40]	; (d9dc <tmr_enable_cc_interrupt+0x34>)
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    d9b4:	5c1b      	ldrb	r3, [r3, r0]
    d9b6:	221f      	movs	r2, #31
    d9b8:	401a      	ands	r2, r3
    d9ba:	2301      	movs	r3, #1
    d9bc:	4093      	lsls	r3, r2
    d9be:	4a08      	ldr	r2, [pc, #32]	; (d9e0 <tmr_enable_cc_interrupt+0x38>)
    d9c0:	6013      	str	r3, [r2, #0]
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    d9c2:	7e63      	ldrb	r3, [r4, #25]
    d9c4:	2210      	movs	r2, #16
    d9c6:	4313      	orrs	r3, r2
    d9c8:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    d9ca:	6823      	ldr	r3, [r4, #0]
    d9cc:	2210      	movs	r2, #16
    d9ce:	725a      	strb	r2, [r3, #9]
}
    d9d0:	bd10      	pop	{r4, pc}
    d9d2:	46c0      	nop			; (mov r8, r8)
    d9d4:	20002e0c 	.word	0x20002e0c
    d9d8:	00006c89 	.word	0x00006c89
    d9dc:	00018ca0 	.word	0x00018ca0
    d9e0:	e000e100 	.word	0xe000e100

0000d9e4 <tmr_disable_ovf_interrupt>:
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->hw->COUNT8.INTENCLR.reg = TC_INTFLAG_MC(2);
		module->enable_callback_mask &= ~TC_INTFLAG_MC(2);
	}
	else {
		module->hw->COUNT8.INTENCLR.reg = (1 << callback_type);
    d9e4:	4b03      	ldr	r3, [pc, #12]	; (d9f4 <tmr_disable_ovf_interrupt+0x10>)
    d9e6:	2101      	movs	r1, #1
    d9e8:	681a      	ldr	r2, [r3, #0]
    d9ea:	7211      	strb	r1, [r2, #8]
		module->enable_callback_mask &= ~(1 << callback_type);
    d9ec:	7e5a      	ldrb	r2, [r3, #25]
    d9ee:	438a      	bics	r2, r1
    d9f0:	765a      	strb	r2, [r3, #25]
}
    d9f2:	4770      	bx	lr
    d9f4:	20002e0c 	.word	0x20002e0c

0000d9f8 <tmr_enable_ovf_interrupt>:
{
    d9f8:	b510      	push	{r4, lr}
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    d9fa:	4c0a      	ldr	r4, [pc, #40]	; (da24 <tmr_enable_ovf_interrupt+0x2c>)
    d9fc:	6820      	ldr	r0, [r4, #0]
    d9fe:	4b0a      	ldr	r3, [pc, #40]	; (da28 <tmr_enable_ovf_interrupt+0x30>)
    da00:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    da02:	4b0a      	ldr	r3, [pc, #40]	; (da2c <tmr_enable_ovf_interrupt+0x34>)
    da04:	5c1a      	ldrb	r2, [r3, r0]
    da06:	231f      	movs	r3, #31
    da08:	4013      	ands	r3, r2
    da0a:	2201      	movs	r2, #1
    da0c:	0011      	movs	r1, r2
    da0e:	4099      	lsls	r1, r3
    da10:	4b07      	ldr	r3, [pc, #28]	; (da30 <tmr_enable_ovf_interrupt+0x38>)
    da12:	6019      	str	r1, [r3, #0]
		module->enable_callback_mask |= (1 << callback_type);
    da14:	7e63      	ldrb	r3, [r4, #25]
    da16:	2101      	movs	r1, #1
    da18:	430b      	orrs	r3, r1
    da1a:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    da1c:	6823      	ldr	r3, [r4, #0]
    da1e:	725a      	strb	r2, [r3, #9]
}
    da20:	bd10      	pop	{r4, pc}
    da22:	46c0      	nop			; (mov r8, r8)
    da24:	20002e0c 	.word	0x20002e0c
    da28:	00006c89 	.word	0x00006c89
    da2c:	00018ca0 	.word	0x00018ca0
    da30:	e000e100 	.word	0xe000e100

0000da34 <tmr_write_cmpreg>:
{
    da34:	b510      	push	{r4, lr}
    da36:	0002      	movs	r2, r0
	tc_set_compare_value(&module_inst, TC_COMPARE_CAPTURE_CHANNEL_0,
    da38:	2100      	movs	r1, #0
    da3a:	4802      	ldr	r0, [pc, #8]	; (da44 <tmr_write_cmpreg+0x10>)
    da3c:	4b02      	ldr	r3, [pc, #8]	; (da48 <tmr_write_cmpreg+0x14>)
    da3e:	4798      	blx	r3
}
    da40:	bd10      	pop	{r4, pc}
    da42:	46c0      	nop			; (mov r8, r8)
    da44:	20002e0c 	.word	0x20002e0c
    da48:	00006ffd 	.word	0x00006ffd

0000da4c <save_cpu_interrupt>:
{
    da4c:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    da4e:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    da52:	425a      	negs	r2, r3
    da54:	4153      	adcs	r3, r2
    da56:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    da58:	b672      	cpsid	i
    da5a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    da5e:	2200      	movs	r2, #0
    da60:	4b02      	ldr	r3, [pc, #8]	; (da6c <save_cpu_interrupt+0x20>)
    da62:	701a      	strb	r2, [r3, #0]
	return flags;
    da64:	9801      	ldr	r0, [sp, #4]
	return cpu_irq_save();
    da66:	b2c0      	uxtb	r0, r0
}
    da68:	b002      	add	sp, #8
    da6a:	4770      	bx	lr
    da6c:	20000008 	.word	0x20000008

0000da70 <restore_cpu_interrupt>:
	if (cpu_irq_is_enabled_flags(flags))
    da70:	2800      	cmp	r0, #0
    da72:	d005      	beq.n	da80 <restore_cpu_interrupt+0x10>
		cpu_irq_enable();
    da74:	2201      	movs	r2, #1
    da76:	4b03      	ldr	r3, [pc, #12]	; (da84 <restore_cpu_interrupt+0x14>)
    da78:	701a      	strb	r2, [r3, #0]
    da7a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    da7e:	b662      	cpsie	i
}
    da80:	4770      	bx	lr
    da82:	46c0      	nop			; (mov r8, r8)
    da84:	20000008 	.word	0x20000008

0000da88 <tmr_init>:

/*! \brief  to initialize hw timer
 */
uint8_t tmr_init(void)
{
    da88:	b570      	push	{r4, r5, r6, lr}
	config->clock_source               = GCLK_GENERATOR_0;
    da8a:	4a33      	ldr	r2, [pc, #204]	; (db58 <tmr_init+0xd0>)
    da8c:	2100      	movs	r1, #0
    da8e:	2300      	movs	r3, #0
    da90:	7011      	strb	r1, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    da92:	70d1      	strb	r1, [r2, #3]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    da94:	2000      	movs	r0, #0
    da96:	8091      	strh	r1, [r2, #4]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    da98:	7190      	strb	r0, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    da9a:	71d3      	strb	r3, [r2, #7]
	config->run_in_standby             = false;
    da9c:	7053      	strb	r3, [r2, #1]
	config->on_demand                  = false;
    da9e:	7093      	strb	r3, [r2, #2]
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    daa0:	7213      	strb	r3, [r2, #8]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    daa2:	7253      	strb	r3, [r2, #9]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    daa4:	7293      	strb	r3, [r2, #10]
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    daa6:	72d3      	strb	r3, [r2, #11]
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    daa8:	7313      	strb	r3, [r2, #12]
	config->count_direction            = TC_COUNT_DIRECTION_UP;
    daaa:	7393      	strb	r3, [r2, #14]
	config->oneshot                    = false;
    daac:	7353      	strb	r3, [r2, #13]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    daae:	7413      	strb	r3, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    dab0:	6151      	str	r1, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    dab2:	6191      	str	r1, [r2, #24]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    dab4:	7713      	strb	r3, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    dab6:	6211      	str	r1, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    dab8:	6251      	str	r1, [r2, #36]	; 0x24
	config->counter_16_bit.value                   = 0x0000;
    daba:	8511      	strh	r1, [r2, #40]	; 0x28
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    dabc:	8591      	strh	r1, [r2, #44]	; 0x2c
	config->double_buffering_enabled = false;
    dabe:	2334      	movs	r3, #52	; 0x34
    dac0:	54d0      	strb	r0, [r2, r3]
		timer_config.clock_source = GCLK_GENERATOR_1;
		timer_config.clock_prescaler = TC_CLOCK_PRESCALER_DIV2;
		timer_config.run_in_standby = true;
	}
	#endif
	timer_config.counter_16_bit.compare_capture_channel[0] = TIMER_PERIOD;
    dac2:	3b35      	subs	r3, #53	; 0x35
    dac4:	8553      	strh	r3, [r2, #42]	; 0x2a
	tc_init(&module_inst, TIMER, &timer_config);
    dac6:	4c25      	ldr	r4, [pc, #148]	; (db5c <tmr_init+0xd4>)
    dac8:	4925      	ldr	r1, [pc, #148]	; (db60 <tmr_init+0xd8>)
    daca:	0020      	movs	r0, r4
    dacc:	4b25      	ldr	r3, [pc, #148]	; (db64 <tmr_init+0xdc>)
    dace:	4798      	blx	r3
	tc_register_callback(&module_inst, tc_ovf_callback,
    dad0:	2200      	movs	r2, #0
    dad2:	4925      	ldr	r1, [pc, #148]	; (db68 <tmr_init+0xe0>)
    dad4:	0020      	movs	r0, r4
    dad6:	4d25      	ldr	r5, [pc, #148]	; (db6c <tmr_init+0xe4>)
    dad8:	47a8      	blx	r5
			TC_CALLBACK_OVERFLOW);
	tc_register_callback(&module_inst, tc_cca_callback,
    dada:	2202      	movs	r2, #2
    dadc:	4924      	ldr	r1, [pc, #144]	; (db70 <tmr_init+0xe8>)
    dade:	0020      	movs	r0, r4
    dae0:	47a8      	blx	r5
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    dae2:	6820      	ldr	r0, [r4, #0]
    dae4:	4b23      	ldr	r3, [pc, #140]	; (db74 <tmr_init+0xec>)
    dae6:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    dae8:	4b23      	ldr	r3, [pc, #140]	; (db78 <tmr_init+0xf0>)
    daea:	5c1a      	ldrb	r2, [r3, r0]
    daec:	231f      	movs	r3, #31
    daee:	4013      	ands	r3, r2
    daf0:	2101      	movs	r1, #1
    daf2:	000a      	movs	r2, r1
    daf4:	409a      	lsls	r2, r3
    daf6:	4b21      	ldr	r3, [pc, #132]	; (db7c <tmr_init+0xf4>)
    daf8:	601a      	str	r2, [r3, #0]
		module->enable_callback_mask |= (1 << callback_type);
    dafa:	7e63      	ldrb	r3, [r4, #25]
    dafc:	2201      	movs	r2, #1
    dafe:	4313      	orrs	r3, r2
    db00:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    db02:	6822      	ldr	r2, [r4, #0]
    db04:	7251      	strb	r1, [r2, #9]
	return (tc_module->SYNCBUSY.reg);
    db06:	6913      	ldr	r3, [r2, #16]
	while (tc_is_syncing(module_inst)) {
    db08:	2b00      	cmp	r3, #0
    db0a:	d1fc      	bne.n	db06 <tmr_init+0x7e>
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    db0c:	6813      	ldr	r3, [r2, #0]
    db0e:	2102      	movs	r1, #2
    db10:	430b      	orrs	r3, r1
    db12:	6013      	str	r3, [r2, #0]
	} else {
		timer_multiplier = system_gclk_gen_get_hz(0) / (float) DEF_1MHZ;
	}

    #else
	timer_multiplier = system_gclk_gen_get_hz(0) / (float) DEF_1MHZ;	
    db14:	2000      	movs	r0, #0
    db16:	4b1a      	ldr	r3, [pc, #104]	; (db80 <tmr_init+0xf8>)
    db18:	4798      	blx	r3
    db1a:	4d1a      	ldr	r5, [pc, #104]	; (db84 <tmr_init+0xfc>)
    db1c:	47a8      	blx	r5
    db1e:	491a      	ldr	r1, [pc, #104]	; (db88 <tmr_init+0x100>)
    db20:	4b1a      	ldr	r3, [pc, #104]	; (db8c <tmr_init+0x104>)
    db22:	4798      	blx	r3
    db24:	1c04      	adds	r4, r0, #0
	#endif
	
	if ((timer_multiplier - (uint32_t)timer_multiplier) >= 0.5f)
    db26:	4b1a      	ldr	r3, [pc, #104]	; (db90 <tmr_init+0x108>)
    db28:	4798      	blx	r3
    db2a:	47a8      	blx	r5
    db2c:	1c01      	adds	r1, r0, #0
    db2e:	1c20      	adds	r0, r4, #0
    db30:	4b18      	ldr	r3, [pc, #96]	; (db94 <tmr_init+0x10c>)
    db32:	4798      	blx	r3
    db34:	21fc      	movs	r1, #252	; 0xfc
    db36:	0589      	lsls	r1, r1, #22
    db38:	4b17      	ldr	r3, [pc, #92]	; (db98 <tmr_init+0x110>)
    db3a:	4798      	blx	r3
    db3c:	2800      	cmp	r0, #0
    db3e:	d005      	beq.n	db4c <tmr_init+0xc4>
	{
		timer_multiplier += 1.0f;
    db40:	21fe      	movs	r1, #254	; 0xfe
    db42:	0589      	lsls	r1, r1, #22
    db44:	1c20      	adds	r0, r4, #0
    db46:	4b15      	ldr	r3, [pc, #84]	; (db9c <tmr_init+0x114>)
    db48:	4798      	blx	r3
    db4a:	1c04      	adds	r4, r0, #0
	}
	
	return (uint8_t) timer_multiplier;
    db4c:	1c20      	adds	r0, r4, #0
    db4e:	4b10      	ldr	r3, [pc, #64]	; (db90 <tmr_init+0x108>)
    db50:	4798      	blx	r3
    db52:	b2c0      	uxtb	r0, r0
}
    db54:	bd70      	pop	{r4, r5, r6, pc}
    db56:	46c0      	nop			; (mov r8, r8)
    db58:	20002dd4 	.word	0x20002dd4
    db5c:	20002e0c 	.word	0x20002e0c
    db60:	42002000 	.word	0x42002000
    db64:	00006cc5 	.word	0x00006cc5
    db68:	0000d975 	.word	0x0000d975
    db6c:	00006bc1 	.word	0x00006bc1
    db70:	0000d969 	.word	0x0000d969
    db74:	00006c89 	.word	0x00006c89
    db78:	00018ca0 	.word	0x00018ca0
    db7c:	e000e100 	.word	0xe000e100
    db80:	00006989 	.word	0x00006989
    db84:	000149bd 	.word	0x000149bd
    db88:	49742400 	.word	0x49742400
    db8c:	00013f85 	.word	0x00013f85
    db90:	00013a35 	.word	0x00013a35
    db94:	000145a5 	.word	0x000145a5
    db98:	0001398d 	.word	0x0001398d
    db9c:	00013c61 	.word	0x00013c61

0000dba0 <edbg_eui_read_eui64>:
#define LEN_EUI    256
uint8_t readbuf[LEN_EUI];

uint8_t *
edbg_eui_read_eui64(void)
{
    dba0:	b570      	push	{r4, r5, r6, lr}
    dba2:	b090      	sub	sp, #64	; 0x40
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
    dba4:	aa03      	add	r2, sp, #12
    dba6:	2364      	movs	r3, #100	; 0x64
    dba8:	9303      	str	r3, [sp, #12]
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
    dbaa:	4b54      	ldr	r3, [pc, #336]	; (dcfc <edbg_eui_read_eui64+0x15c>)
    dbac:	6053      	str	r3, [r2, #4]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
    dbae:	2300      	movs	r3, #0
    dbb0:	6093      	str	r3, [r2, #8]
	config->generator_source = GCLK_GENERATOR_0;
    dbb2:	7313      	strb	r3, [r2, #12]
	config->run_in_standby   = false;
    dbb4:	7613      	strb	r3, [r2, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
    dbb6:	2180      	movs	r1, #128	; 0x80
    dbb8:	0389      	lsls	r1, r1, #14
    dbba:	6111      	str	r1, [r2, #16]
	config->buffer_timeout   = 65535;
    dbbc:	2101      	movs	r1, #1
    dbbe:	4249      	negs	r1, r1
    dbc0:	82d1      	strh	r1, [r2, #22]
	config->unknown_bus_state_timeout = 65535;
    dbc2:	8291      	strh	r1, [r2, #20]
	config->scl_low_timeout  = false;
    dbc4:	3125      	adds	r1, #37	; 0x25
    dbc6:	5453      	strb	r3, [r2, r1]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
    dbc8:	6293      	str	r3, [r2, #40]	; 0x28
	config->scl_stretch_only_after_ack_bit = false;
    dbca:	3108      	adds	r1, #8
    dbcc:	5453      	strb	r3, [r2, r1]
	config->slave_scl_low_extend_timeout   = false;
    dbce:	3101      	adds	r1, #1
    dbd0:	5453      	strb	r3, [r2, r1]
	config->master_scl_low_extend_timeout  = false;
    dbd2:	3101      	adds	r1, #1
    dbd4:	5453      	strb	r3, [r2, r1]
	config->sda_scl_rise_time_ns = 215;
    dbd6:	33d7      	adds	r3, #215	; 0xd7
    dbd8:	8613      	strh	r3, [r2, #48]	; 0x30
  int timeout2 = 0;
  bool random_mac_address = false;
  uint8_t edbg_status = 0xFF;
  struct i2c_master_config config_i2c_master;
  i2c_master_get_config_defaults(&config_i2c_master);
  config_i2c_master.pinmux_pad0  = EDBG_I2C_SERCOM_PINMUX_PAD0;
    dbda:	4b49      	ldr	r3, [pc, #292]	; (dd00 <edbg_eui_read_eui64+0x160>)
    dbdc:	61d3      	str	r3, [r2, #28]
  config_i2c_master.pinmux_pad1  = EDBG_I2C_SERCOM_PINMUX_PAD1;
    dbde:	4b49      	ldr	r3, [pc, #292]	; (dd04 <edbg_eui_read_eui64+0x164>)
    dbe0:	6213      	str	r3, [r2, #32]

  i2c_master_init(&i2c_master_instance, EDBG_I2C_MODULE, &config_i2c_master);
    dbe2:	4c49      	ldr	r4, [pc, #292]	; (dd08 <edbg_eui_read_eui64+0x168>)
    dbe4:	4949      	ldr	r1, [pc, #292]	; (dd0c <edbg_eui_read_eui64+0x16c>)
    dbe6:	0020      	movs	r0, r4
    dbe8:	4b49      	ldr	r3, [pc, #292]	; (dd10 <edbg_eui_read_eui64+0x170>)
    dbea:	4798      	blx	r3
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    dbec:	6822      	ldr	r2, [r4, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    dbee:	2107      	movs	r1, #7
    dbf0:	69d3      	ldr	r3, [r2, #28]
	while (i2c_master_is_syncing(module)) {
    dbf2:	4219      	tst	r1, r3
    dbf4:	d1fc      	bne.n	dbf0 <edbg_eui_read_eui64+0x50>
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    dbf6:	6813      	ldr	r3, [r2, #0]
    dbf8:	2102      	movs	r1, #2
    dbfa:	430b      	orrs	r3, r1
    dbfc:	6013      	str	r3, [r2, #0]
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    dbfe:	4b42      	ldr	r3, [pc, #264]	; (dd08 <edbg_eui_read_eui64+0x168>)
    dc00:	88dc      	ldrh	r4, [r3, #6]
	uint32_t timeout_counter = 0;
    dc02:	2300      	movs	r3, #0
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    dc04:	2010      	movs	r0, #16
    dc06:	8b51      	ldrh	r1, [r2, #26]
    dc08:	4201      	tst	r1, r0
    dc0a:	d104      	bne.n	dc16 <edbg_eui_read_eui64+0x76>
		timeout_counter++;
    dc0c:	3301      	adds	r3, #1
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    dc0e:	42a3      	cmp	r3, r4
    dc10:	d3f9      	bcc.n	dc06 <edbg_eui_read_eui64+0x66>
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
    dc12:	2310      	movs	r3, #16
    dc14:	8353      	strh	r3, [r2, #26]

  i2c_master_enable(&i2c_master_instance);

  struct i2c_master_packet packet = {
    dc16:	466a      	mov	r2, sp
    dc18:	4b3e      	ldr	r3, [pc, #248]	; (dd14 <edbg_eui_read_eui64+0x174>)
    dc1a:	cb13      	ldmia	r3!, {r0, r1, r4}
    dc1c:	c213      	stmia	r2!, {r0, r1, r4}
  int timeout2 = 0;
    dc1e:	2600      	movs	r6, #0
    .hs_master_code  = 0x0,
  };
   
    do
    {
	    edbg_status = i2c_master_write_packet_wait_no_stop(&i2c_master_instance, &packet);
    dc20:	4c39      	ldr	r4, [pc, #228]	; (dd08 <edbg_eui_read_eui64+0x168>)
    dc22:	4d3d      	ldr	r5, [pc, #244]	; (dd18 <edbg_eui_read_eui64+0x178>)
    dc24:	e003      	b.n	dc2e <edbg_eui_read_eui64+0x8e>
	    if(edbg_status == STATUS_ERR_BAD_ADDRESS)
		{
			if(timeout2++ == SLAVE_WAIT_TIMEOUT)
    dc26:	1c73      	adds	r3, r6, #1
    dc28:	2e0a      	cmp	r6, #10
    dc2a:	d033      	beq.n	dc94 <edbg_eui_read_eui64+0xf4>
    dc2c:	001e      	movs	r6, r3
	    edbg_status = i2c_master_write_packet_wait_no_stop(&i2c_master_instance, &packet);
    dc2e:	4669      	mov	r1, sp
    dc30:	0020      	movs	r0, r4
    dc32:	47a8      	blx	r5
	    if(edbg_status == STATUS_ERR_BAD_ADDRESS)
    dc34:	2818      	cmp	r0, #24
    dc36:	d0f6      	beq.n	dc26 <edbg_eui_read_eui64+0x86>
				random_mac_address = true;
				timeout2 = 0;
				break;
			}
		}
		else if(edbg_status == STATUS_ERR_TIMEOUT) {
    dc38:	2812      	cmp	r0, #18
    dc3a:	d02f      	beq.n	dc9c <edbg_eui_read_eui64+0xfc>
		PRINTF("Timeout 1\n");
		random_mac_address = true;	
		break;
		}
    } while (edbg_status!=STATUS_OK && edbg_status!=0xFF);
    dc3c:	3801      	subs	r0, #1
    dc3e:	b2c0      	uxtb	r0, r0
    dc40:	28fd      	cmp	r0, #253	; 0xfd
    dc42:	d9f4      	bls.n	dc2e <edbg_eui_read_eui64+0x8e>
	
  packet.data = readbuf;
    dc44:	4b35      	ldr	r3, [pc, #212]	; (dd1c <edbg_eui_read_eui64+0x17c>)
    dc46:	9301      	str	r3, [sp, #4]
  packet.data_length = sizeof(readbuf);
    dc48:	2380      	movs	r3, #128	; 0x80
    dc4a:	005b      	lsls	r3, r3, #1
    dc4c:	466a      	mov	r2, sp
    dc4e:	8053      	strh	r3, [r2, #2]
if(random_mac_address == false)
{
  do 
  {
	  edbg_status = i2c_master_read_packet_wait(&i2c_master_instance, &packet) ;
    dc50:	4c2d      	ldr	r4, [pc, #180]	; (dd08 <edbg_eui_read_eui64+0x168>)
    dc52:	4d33      	ldr	r5, [pc, #204]	; (dd20 <edbg_eui_read_eui64+0x180>)
    dc54:	4669      	mov	r1, sp
    dc56:	0020      	movs	r0, r4
    dc58:	47a8      	blx	r5
	    if(edbg_status==STATUS_ERR_BAD_ADDRESS)
    dc5a:	2818      	cmp	r0, #24
    dc5c:	d043      	beq.n	dce6 <edbg_eui_read_eui64+0x146>
	    {			
			PRINTF("I2C Slave Not Available");
			random_mac_address = true;	
		    break;
	    }
		else if(edbg_status == STATUS_ERR_TIMEOUT) {
    dc5e:	2812      	cmp	r0, #18
    dc60:	d048      	beq.n	dcf4 <edbg_eui_read_eui64+0x154>
			random_mac_address = true;	
			PRINTF("Timeout 2\n");
			break;
		}		
  } while (edbg_status!=STATUS_OK && edbg_status!=0xFF);
    dc62:	3801      	subs	r0, #1
    dc64:	b2c0      	uxtb	r0, r0
    dc66:	28fd      	cmp	r0, #253	; 0xfd
    dc68:	d9f4      	bls.n	dc54 <edbg_eui_read_eui64+0xb4>
}
  i2c_master_reset(&i2c_master_instance);
    dc6a:	4827      	ldr	r0, [pc, #156]	; (dd08 <edbg_eui_read_eui64+0x168>)
    dc6c:	4b2d      	ldr	r3, [pc, #180]	; (dd24 <edbg_eui_read_eui64+0x184>)
    dc6e:	4798      	blx	r3
  if(random_mac_address || !(readbuf[0] ^ readbuf[1] ^ readbuf[2] ^ readbuf[3] ^ readbuf[4] ^ readbuf[5] ^ readbuf[6] ^ readbuf[7]))
    dc70:	4a2a      	ldr	r2, [pc, #168]	; (dd1c <edbg_eui_read_eui64+0x17c>)
    dc72:	7813      	ldrb	r3, [r2, #0]
    dc74:	7851      	ldrb	r1, [r2, #1]
    dc76:	404b      	eors	r3, r1
    dc78:	7891      	ldrb	r1, [r2, #2]
    dc7a:	404b      	eors	r3, r1
    dc7c:	78d1      	ldrb	r1, [r2, #3]
    dc7e:	404b      	eors	r3, r1
    dc80:	7911      	ldrb	r1, [r2, #4]
    dc82:	404b      	eors	r3, r1
    dc84:	7951      	ldrb	r1, [r2, #5]
    dc86:	404b      	eors	r3, r1
    dc88:	7991      	ldrb	r1, [r2, #6]
    dc8a:	79d2      	ldrb	r2, [r2, #7]
    dc8c:	404b      	eors	r3, r1
    dc8e:	429a      	cmp	r2, r3
    dc90:	d126      	bne.n	dce0 <edbg_eui_read_eui64+0x140>
    dc92:	e00f      	b.n	dcb4 <edbg_eui_read_eui64+0x114>
				PRINTF("I2C Slave Not Available");
    dc94:	4824      	ldr	r0, [pc, #144]	; (dd28 <edbg_eui_read_eui64+0x188>)
    dc96:	4b25      	ldr	r3, [pc, #148]	; (dd2c <edbg_eui_read_eui64+0x18c>)
    dc98:	4798      	blx	r3
				break;
    dc9a:	e002      	b.n	dca2 <edbg_eui_read_eui64+0x102>
		PRINTF("Timeout 1\n");
    dc9c:	4824      	ldr	r0, [pc, #144]	; (dd30 <edbg_eui_read_eui64+0x190>)
    dc9e:	4b25      	ldr	r3, [pc, #148]	; (dd34 <edbg_eui_read_eui64+0x194>)
    dca0:	4798      	blx	r3
  packet.data = readbuf;
    dca2:	4b1e      	ldr	r3, [pc, #120]	; (dd1c <edbg_eui_read_eui64+0x17c>)
    dca4:	9301      	str	r3, [sp, #4]
  packet.data_length = sizeof(readbuf);
    dca6:	2380      	movs	r3, #128	; 0x80
    dca8:	005b      	lsls	r3, r3, #1
    dcaa:	466a      	mov	r2, sp
    dcac:	8053      	strh	r3, [r2, #2]
  i2c_master_reset(&i2c_master_instance);
    dcae:	4816      	ldr	r0, [pc, #88]	; (dd08 <edbg_eui_read_eui64+0x168>)
    dcb0:	4b1c      	ldr	r3, [pc, #112]	; (dd24 <edbg_eui_read_eui64+0x184>)
    dcb2:	4798      	blx	r3
  {
	  unsigned int seed;
	  seed = ((*S_NO_WORD0) ^ (*S_NO_WORD1) ^ (*S_NO_WORD2) ^ (*S_NO_WORD3));
    dcb4:	4b20      	ldr	r3, [pc, #128]	; (dd38 <edbg_eui_read_eui64+0x198>)
    dcb6:	6818      	ldr	r0, [r3, #0]
    dcb8:	4b20      	ldr	r3, [pc, #128]	; (dd3c <edbg_eui_read_eui64+0x19c>)
    dcba:	681b      	ldr	r3, [r3, #0]
    dcbc:	4058      	eors	r0, r3
    dcbe:	4b20      	ldr	r3, [pc, #128]	; (dd40 <edbg_eui_read_eui64+0x1a0>)
    dcc0:	681b      	ldr	r3, [r3, #0]
    dcc2:	4058      	eors	r0, r3
    dcc4:	4b1f      	ldr	r3, [pc, #124]	; (dd44 <edbg_eui_read_eui64+0x1a4>)
    dcc6:	681b      	ldr	r3, [r3, #0]
    dcc8:	4058      	eors	r0, r3
	  srand(seed);
    dcca:	4b1f      	ldr	r3, [pc, #124]	; (dd48 <edbg_eui_read_eui64+0x1a8>)
    dccc:	4798      	blx	r3
    dcce:	4c13      	ldr	r4, [pc, #76]	; (dd1c <edbg_eui_read_eui64+0x17c>)
    dcd0:	0026      	movs	r6, r4
    dcd2:	3608      	adds	r6, #8
	  //printf("\r\n Generating Random MAC \r\n");
	  for (uint8_t i = 0; i < 8; i++) {
		  *(readbuf+i) = rand();
    dcd4:	4d1d      	ldr	r5, [pc, #116]	; (dd4c <edbg_eui_read_eui64+0x1ac>)
    dcd6:	47a8      	blx	r5
    dcd8:	7020      	strb	r0, [r4, #0]
    dcda:	3401      	adds	r4, #1
	  for (uint8_t i = 0; i < 8; i++) {
    dcdc:	42a6      	cmp	r6, r4
    dcde:	d1fa      	bne.n	dcd6 <edbg_eui_read_eui64+0x136>
	  }
	  
  }
  return readbuf;
}
    dce0:	480e      	ldr	r0, [pc, #56]	; (dd1c <edbg_eui_read_eui64+0x17c>)
    dce2:	b010      	add	sp, #64	; 0x40
    dce4:	bd70      	pop	{r4, r5, r6, pc}
			PRINTF("I2C Slave Not Available");
    dce6:	4810      	ldr	r0, [pc, #64]	; (dd28 <edbg_eui_read_eui64+0x188>)
    dce8:	4b10      	ldr	r3, [pc, #64]	; (dd2c <edbg_eui_read_eui64+0x18c>)
    dcea:	4798      	blx	r3
  i2c_master_reset(&i2c_master_instance);
    dcec:	4806      	ldr	r0, [pc, #24]	; (dd08 <edbg_eui_read_eui64+0x168>)
    dcee:	4b0d      	ldr	r3, [pc, #52]	; (dd24 <edbg_eui_read_eui64+0x184>)
    dcf0:	4798      	blx	r3
    dcf2:	e7df      	b.n	dcb4 <edbg_eui_read_eui64+0x114>
			PRINTF("Timeout 2\n");
    dcf4:	4816      	ldr	r0, [pc, #88]	; (dd50 <edbg_eui_read_eui64+0x1b0>)
    dcf6:	4b0f      	ldr	r3, [pc, #60]	; (dd34 <edbg_eui_read_eui64+0x194>)
    dcf8:	4798      	blx	r3
			break;
    dcfa:	e7f7      	b.n	dcec <edbg_eui_read_eui64+0x14c>
    dcfc:	00000d48 	.word	0x00000d48
    dd00:	00100002 	.word	0x00100002
    dd04:	00110002 	.word	0x00110002
    dd08:	20002f28 	.word	0x20002f28
    dd0c:	42000400 	.word	0x42000400
    dd10:	00004e0d 	.word	0x00004e0d
    dd14:	00018ca8 	.word	0x00018ca8
    dd18:	00005439 	.word	0x00005439
    dd1c:	20002e28 	.word	0x20002e28
    dd20:	00005425 	.word	0x00005425
    dd24:	000050e9 	.word	0x000050e9
    dd28:	00018cb4 	.word	0x00018cb4
    dd2c:	00016de1 	.word	0x00016de1
    dd30:	00018ccc 	.word	0x00018ccc
    dd34:	00016efd 	.word	0x00016efd
    dd38:	0080a00c 	.word	0x0080a00c
    dd3c:	0080a040 	.word	0x0080a040
    dd40:	0080a044 	.word	0x0080a044
    dd44:	0080a048 	.word	0x0080a048
    dd48:	00016f11 	.word	0x00016f11
    dd4c:	00016f6d 	.word	0x00016f6d
    dd50:	00018cd8 	.word	0x00018cd8

0000dd54 <nvm_init>:

	return STATUS_OK;
}

status_code_t nvm_init(mem_type_t mem)
{
    dd54:	b500      	push	{lr}
    dd56:	b083      	sub	sp, #12
	if (INT_FLASH == mem) {
    dd58:	2800      	cmp	r0, #0
    dd5a:	d110      	bne.n	dd7e <nvm_init+0x2a>
	config->sleep_power_mode  = NVM_SLEEP_POWER_MODE_WAKEONACCESS;
    dd5c:	2300      	movs	r3, #0
    dd5e:	466a      	mov	r2, sp
    dd60:	7013      	strb	r3, [r2, #0]
	config->wait_states       = NVMCTRL->CTRLB.bit.RWS;
    dd62:	4a08      	ldr	r2, [pc, #32]	; (dd84 <nvm_init+0x30>)
    dd64:	6852      	ldr	r2, [r2, #4]
	config->disable_cache     = false;
    dd66:	466a      	mov	r2, sp
    dd68:	70d3      	strb	r3, [r2, #3]
	config->cache_readmode    = NVM_CACHE_READMODE_NO_MISS_PENALTY;
    dd6a:	7113      	strb	r3, [r2, #4]
		struct nvm_config config;
		/* Get the default configuration */
		nvm_get_config_defaults(&config);

		/* Enable automatic page write mode */
		config.manual_page_write = false;
    dd6c:	7053      	strb	r3, [r2, #1]

		/* Set wait state to 1 */
		config.wait_states = 2;
    dd6e:	3302      	adds	r3, #2
    dd70:	7093      	strb	r3, [r2, #2]

		/* Set the NVM configuration */
		nvm_set_config(&config);
    dd72:	4668      	mov	r0, sp
    dd74:	4b04      	ldr	r3, [pc, #16]	; (dd88 <nvm_init+0x34>)
    dd76:	4798      	blx	r3

		return STATUS_OK;
    dd78:	2000      	movs	r0, #0
	}

	return ERR_INVALID_ARG;
}
    dd7a:	b003      	add	sp, #12
    dd7c:	bd00      	pop	{pc}
	return ERR_INVALID_ARG;
    dd7e:	2008      	movs	r0, #8
    dd80:	4240      	negs	r0, r0
    dd82:	e7fa      	b.n	dd7a <nvm_init+0x26>
    dd84:	41004000 	.word	0x41004000
    dd88:	00004a05 	.word	0x00004a05

0000dd8c <UART_LoRa_rx_cb>:
void UART_LoRa_rx_cb(struct usart_module *const usart_module)
{
	//port_pin_toggle_output_level(LED_1_PIN);
	//usart_write_buffer_job(&UART_LoRa,(uint8_t *)rx_buffer_LoRa, LoRa_UART_RX_BUFFER_LENGTH);

}
    dd8c:	4770      	bx	lr
    dd8e:	Address 0x0000dd8e is out of bounds.


0000dd90 <UART_IO_rx_cb>:
{
	port_pin_toggle_output_level(LED_1_PIN);
}

void UART_IO_rx_cb(struct usart_module *const usart_module)
{
    dd90:	b510      	push	{r4, lr}
	//port_pin_toggle_output_level(LED_0_PIN);
	//usart_write_buffer_job(&UART_LoRa,(uint8_t *)rx_buffer_IO, IO_UART_RX_BUFFER_LENGTH);
	printf("\n\r UART message received %x", rx_buffer_IO[0]);
    dd92:	4c05      	ldr	r4, [pc, #20]	; (dda8 <UART_IO_rx_cb+0x18>)
    dd94:	7821      	ldrb	r1, [r4, #0]
    dd96:	b2c9      	uxtb	r1, r1
    dd98:	4804      	ldr	r0, [pc, #16]	; (ddac <UART_IO_rx_cb+0x1c>)
    dd9a:	4b05      	ldr	r3, [pc, #20]	; (ddb0 <UART_IO_rx_cb+0x20>)
    dd9c:	4798      	blx	r3
	M_SendReceivedUARTMessage(rx_buffer_IO[0]);
    dd9e:	7820      	ldrb	r0, [r4, #0]
    dda0:	b2c0      	uxtb	r0, r0
    dda2:	4b04      	ldr	r3, [pc, #16]	; (ddb4 <UART_IO_rx_cb+0x24>)
    dda4:	4798      	blx	r3
}
    dda6:	bd10      	pop	{r4, pc}
    dda8:	20001f9c 	.word	0x20001f9c
    ddac:	00018ce4 	.word	0x00018ce4
    ddb0:	00016de1 	.word	0x00016de1
    ddb4:	000076ed 	.word	0x000076ed

0000ddb8 <UART_LoRa_init>:
{
    ddb8:	b530      	push	{r4, r5, lr}
    ddba:	b091      	sub	sp, #68	; 0x44
	config->data_order       = USART_DATAORDER_LSB;
    ddbc:	2380      	movs	r3, #128	; 0x80
    ddbe:	05db      	lsls	r3, r3, #23
    ddc0:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    ddc2:	2300      	movs	r3, #0
    ddc4:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    ddc6:	22ff      	movs	r2, #255	; 0xff
    ddc8:	4669      	mov	r1, sp
    ddca:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    ddcc:	2200      	movs	r2, #0
    ddce:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    ddd0:	72cb      	strb	r3, [r1, #11]
	config->receiver_enable  = true;
    ddd2:	2101      	movs	r1, #1
    ddd4:	2024      	movs	r0, #36	; 0x24
    ddd6:	466c      	mov	r4, sp
    ddd8:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    ddda:	3001      	adds	r0, #1
    dddc:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    ddde:	3125      	adds	r1, #37	; 0x25
    dde0:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    dde2:	3101      	adds	r1, #1
    dde4:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    dde6:	930a      	str	r3, [sp, #40]	; 0x28
	config->run_in_standby   = false;
    dde8:	3105      	adds	r1, #5
    ddea:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    ddec:	3101      	adds	r1, #1
    ddee:	5463      	strb	r3, [r4, r1]
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    ddf0:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    ddf2:	8223      	strh	r3, [r4, #16]
	config->lin_slave_enable      = false;
    ddf4:	76e3      	strb	r3, [r4, #27]
	config->immediate_buffer_overflow_notification  = false;
    ddf6:	7622      	strb	r2, [r4, #24]
	config->start_frame_detection_enable            = false;
    ddf8:	7722      	strb	r2, [r4, #28]
	config->encoding_format_enable                  = false;
    ddfa:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
    ddfc:	2313      	movs	r3, #19
    ddfe:	76a3      	strb	r3, [r4, #26]
	config->collision_detection_enable              = false;
    de00:	7762      	strb	r2, [r4, #29]
	config_uart_LoRa.baudrate    = UART_BAUD;
    de02:	23e1      	movs	r3, #225	; 0xe1
    de04:	025b      	lsls	r3, r3, #9
    de06:	9308      	str	r3, [sp, #32]
	config_uart_LoRa.mux_setting = USART_RX_1_TX_0_XCK_1; //RX - TX positon ref: https://asf.microchip.com/docs/latest/common.services.fs.fatfs.access_example.saml21_xplained_pro/html/asfdoc_sam0_sercom_usart_mux_settings.html
    de08:	2380      	movs	r3, #128	; 0x80
    de0a:	035b      	lsls	r3, r3, #13
    de0c:	9303      	str	r3, [sp, #12]
	config_uart_LoRa.pinmux_pad0 = PINMUX_PA22C_SERCOM3_PAD0; //UNUSED - TX
    de0e:	4b12      	ldr	r3, [pc, #72]	; (de58 <UART_LoRa_init+0xa0>)
    de10:	930c      	str	r3, [sp, #48]	; 0x30
	config_uart_LoRa.pinmux_pad1 = PINMUX_PA23C_SERCOM3_PAD1; //UNUSED - RX
    de12:	4b12      	ldr	r3, [pc, #72]	; (de5c <UART_LoRa_init+0xa4>)
    de14:	930d      	str	r3, [sp, #52]	; 0x34
	config_uart_LoRa.pinmux_pad2 = PINMUX_UNUSED; //PA06 - TX
    de16:	2301      	movs	r3, #1
    de18:	425b      	negs	r3, r3
    de1a:	930e      	str	r3, [sp, #56]	; 0x38
	config_uart_LoRa.pinmux_pad3 = PINMUX_UNUSED; //PA06 - RX
    de1c:	930f      	str	r3, [sp, #60]	; 0x3c
	while (usart_init(&UART_LoRa,SERCOM3, &config_uart_LoRa) != STATUS_OK) {
    de1e:	4d10      	ldr	r5, [pc, #64]	; (de60 <UART_LoRa_init+0xa8>)
    de20:	4c10      	ldr	r4, [pc, #64]	; (de64 <UART_LoRa_init+0xac>)
    de22:	466a      	mov	r2, sp
    de24:	4910      	ldr	r1, [pc, #64]	; (de68 <UART_LoRa_init+0xb0>)
    de26:	0028      	movs	r0, r5
    de28:	47a0      	blx	r4
    de2a:	2800      	cmp	r0, #0
    de2c:	d1f9      	bne.n	de22 <UART_LoRa_init+0x6a>
	SercomUsart *const usart_hw = &(module->hw->USART);
    de2e:	4d0c      	ldr	r5, [pc, #48]	; (de60 <UART_LoRa_init+0xa8>)
    de30:	682c      	ldr	r4, [r5, #0]
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    de32:	0020      	movs	r0, r4
    de34:	4b0d      	ldr	r3, [pc, #52]	; (de6c <UART_LoRa_init+0xb4>)
    de36:	4798      	blx	r3
    de38:	231f      	movs	r3, #31
    de3a:	4018      	ands	r0, r3
    de3c:	3b1e      	subs	r3, #30
    de3e:	4083      	lsls	r3, r0
    de40:	4a0b      	ldr	r2, [pc, #44]	; (de70 <UART_LoRa_init+0xb8>)
    de42:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    de44:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    de46:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    de48:	2b00      	cmp	r3, #0
    de4a:	d1fc      	bne.n	de46 <UART_LoRa_init+0x8e>
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    de4c:	6823      	ldr	r3, [r4, #0]
    de4e:	2202      	movs	r2, #2
    de50:	4313      	orrs	r3, r2
    de52:	6023      	str	r3, [r4, #0]
}
    de54:	b011      	add	sp, #68	; 0x44
    de56:	bd30      	pop	{r4, r5, pc}
    de58:	00160002 	.word	0x00160002
    de5c:	00170002 	.word	0x00170002
    de60:	20001fa0 	.word	0x20001fa0
    de64:	00005cb5 	.word	0x00005cb5
    de68:	42000c00 	.word	0x42000c00
    de6c:	000057e5 	.word	0x000057e5
    de70:	e000e100 	.word	0xe000e100

0000de74 <UART_IO_init>:
{
    de74:	b530      	push	{r4, r5, lr}
    de76:	b091      	sub	sp, #68	; 0x44
	config->data_order       = USART_DATAORDER_LSB;
    de78:	2380      	movs	r3, #128	; 0x80
    de7a:	05db      	lsls	r3, r3, #23
    de7c:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    de7e:	2300      	movs	r3, #0
    de80:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    de82:	22ff      	movs	r2, #255	; 0xff
    de84:	4669      	mov	r1, sp
    de86:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    de88:	2200      	movs	r2, #0
    de8a:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    de8c:	72cb      	strb	r3, [r1, #11]
	config->receiver_enable  = true;
    de8e:	2101      	movs	r1, #1
    de90:	2024      	movs	r0, #36	; 0x24
    de92:	466c      	mov	r4, sp
    de94:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    de96:	3001      	adds	r0, #1
    de98:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    de9a:	3125      	adds	r1, #37	; 0x25
    de9c:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    de9e:	3101      	adds	r1, #1
    dea0:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    dea2:	930a      	str	r3, [sp, #40]	; 0x28
	config->run_in_standby   = false;
    dea4:	3105      	adds	r1, #5
    dea6:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    dea8:	3101      	adds	r1, #1
    deaa:	5463      	strb	r3, [r4, r1]
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    deac:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    deae:	8223      	strh	r3, [r4, #16]
	config->lin_slave_enable      = false;
    deb0:	76e3      	strb	r3, [r4, #27]
	config->immediate_buffer_overflow_notification  = false;
    deb2:	7622      	strb	r2, [r4, #24]
	config->start_frame_detection_enable            = false;
    deb4:	7722      	strb	r2, [r4, #28]
	config->encoding_format_enable                  = false;
    deb6:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
    deb8:	2313      	movs	r3, #19
    deba:	76a3      	strb	r3, [r4, #26]
	config->collision_detection_enable              = false;
    debc:	7762      	strb	r2, [r4, #29]
	config_uart_IO.baudrate    = UART_BAUD;
    debe:	23e1      	movs	r3, #225	; 0xe1
    dec0:	025b      	lsls	r3, r3, #9
    dec2:	9308      	str	r3, [sp, #32]
	config_uart_IO.mux_setting = USART_RX_3_TX_0_XCK_1; //SERCOM1
    dec4:	23c0      	movs	r3, #192	; 0xc0
    dec6:	039b      	lsls	r3, r3, #14
    dec8:	9303      	str	r3, [sp, #12]
	config_uart_IO.pinmux_pad0 = PINMUX_PB02D_SERCOM5_PAD0; //TX
    deca:	4b12      	ldr	r3, [pc, #72]	; (df14 <UART_IO_init+0xa0>)
    decc:	930c      	str	r3, [sp, #48]	; 0x30
	config_uart_IO.pinmux_pad1 = PINMUX_UNUSED; //UNUSED
    dece:	2301      	movs	r3, #1
    ded0:	425b      	negs	r3, r3
    ded2:	930d      	str	r3, [sp, #52]	; 0x34
	config_uart_IO.pinmux_pad2 = PINMUX_UNUSED;
    ded4:	930e      	str	r3, [sp, #56]	; 0x38
	config_uart_IO.pinmux_pad3 = PINMUX_PB23D_SERCOM5_PAD3; //RX
    ded6:	4b10      	ldr	r3, [pc, #64]	; (df18 <UART_IO_init+0xa4>)
    ded8:	930f      	str	r3, [sp, #60]	; 0x3c
	while (usart_init(&UART_IO,SERCOM5, &config_uart_IO) != STATUS_OK) {
    deda:	4d10      	ldr	r5, [pc, #64]	; (df1c <UART_IO_init+0xa8>)
    dedc:	4c10      	ldr	r4, [pc, #64]	; (df20 <UART_IO_init+0xac>)
    dede:	466a      	mov	r2, sp
    dee0:	4910      	ldr	r1, [pc, #64]	; (df24 <UART_IO_init+0xb0>)
    dee2:	0028      	movs	r0, r5
    dee4:	47a0      	blx	r4
    dee6:	2800      	cmp	r0, #0
    dee8:	d1f9      	bne.n	dede <UART_IO_init+0x6a>
	SercomUsart *const usart_hw = &(module->hw->USART);
    deea:	4d0c      	ldr	r5, [pc, #48]	; (df1c <UART_IO_init+0xa8>)
    deec:	682c      	ldr	r4, [r5, #0]
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    deee:	0020      	movs	r0, r4
    def0:	4b0d      	ldr	r3, [pc, #52]	; (df28 <UART_IO_init+0xb4>)
    def2:	4798      	blx	r3
    def4:	231f      	movs	r3, #31
    def6:	4018      	ands	r0, r3
    def8:	3b1e      	subs	r3, #30
    defa:	4083      	lsls	r3, r0
    defc:	4a0b      	ldr	r2, [pc, #44]	; (df2c <UART_IO_init+0xb8>)
    defe:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    df00:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    df02:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    df04:	2b00      	cmp	r3, #0
    df06:	d1fc      	bne.n	df02 <UART_IO_init+0x8e>
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    df08:	6823      	ldr	r3, [r4, #0]
    df0a:	2202      	movs	r2, #2
    df0c:	4313      	orrs	r3, r2
    df0e:	6023      	str	r3, [r4, #0]
}
    df10:	b011      	add	sp, #68	; 0x44
    df12:	bd30      	pop	{r4, r5, pc}
    df14:	00220003 	.word	0x00220003
    df18:	00370003 	.word	0x00370003
    df1c:	20001f68 	.word	0x20001f68
    df20:	00005cb5 	.word	0x00005cb5
    df24:	43000400 	.word	0x43000400
    df28:	000057e5 	.word	0x000057e5
    df2c:	e000e100 	.word	0xe000e100

0000df30 <UART_init>:
{
    df30:	b510      	push	{r4, lr}
	UART_LoRa_init();
    df32:	4b02      	ldr	r3, [pc, #8]	; (df3c <UART_init+0xc>)
    df34:	4798      	blx	r3
	UART_IO_init();
    df36:	4b02      	ldr	r3, [pc, #8]	; (df40 <UART_init+0x10>)
    df38:	4798      	blx	r3
}
    df3a:	bd10      	pop	{r4, pc}
    df3c:	0000ddb9 	.word	0x0000ddb9
    df40:	0000de75 	.word	0x0000de75

0000df44 <UART_LoRa_cb_init>:
{
    df44:	b510      	push	{r4, lr}
	usart_register_callback(&UART_LoRa,UART_LoRa_rx_cb, USART_CALLBACK_BUFFER_RECEIVED);
    df46:	4c06      	ldr	r4, [pc, #24]	; (df60 <UART_LoRa_cb_init+0x1c>)
    df48:	2201      	movs	r2, #1
    df4a:	4906      	ldr	r1, [pc, #24]	; (df64 <UART_LoRa_cb_init+0x20>)
    df4c:	0020      	movs	r0, r4
    df4e:	4b06      	ldr	r3, [pc, #24]	; (df68 <UART_LoRa_cb_init+0x24>)
    df50:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
    df52:	2231      	movs	r2, #49	; 0x31
    df54:	5ca3      	ldrb	r3, [r4, r2]
    df56:	2102      	movs	r1, #2
    df58:	430b      	orrs	r3, r1
    df5a:	54a3      	strb	r3, [r4, r2]
}
    df5c:	bd10      	pop	{r4, pc}
    df5e:	46c0      	nop			; (mov r8, r8)
    df60:	20001fa0 	.word	0x20001fa0
    df64:	0000dd8d 	.word	0x0000dd8d
    df68:	00006265 	.word	0x00006265

0000df6c <UART_IO_cb_init>:
{
    df6c:	b510      	push	{r4, lr}
	usart_register_callback(&UART_IO,UART_IO_rx_cb, USART_CALLBACK_BUFFER_RECEIVED);
    df6e:	4c06      	ldr	r4, [pc, #24]	; (df88 <UART_IO_cb_init+0x1c>)
    df70:	2201      	movs	r2, #1
    df72:	4906      	ldr	r1, [pc, #24]	; (df8c <UART_IO_cb_init+0x20>)
    df74:	0020      	movs	r0, r4
    df76:	4b06      	ldr	r3, [pc, #24]	; (df90 <UART_IO_cb_init+0x24>)
    df78:	4798      	blx	r3
    df7a:	2231      	movs	r2, #49	; 0x31
    df7c:	5ca3      	ldrb	r3, [r4, r2]
    df7e:	2102      	movs	r1, #2
    df80:	430b      	orrs	r3, r1
    df82:	54a3      	strb	r3, [r4, r2]
}
    df84:	bd10      	pop	{r4, pc}
    df86:	46c0      	nop			; (mov r8, r8)
    df88:	20001f68 	.word	0x20001f68
    df8c:	0000dd91 	.word	0x0000dd91
    df90:	00006265 	.word	0x00006265

0000df94 <UART_cb_init>:
{
    df94:	b510      	push	{r4, lr}
	UART_LoRa_cb_init();
    df96:	4b02      	ldr	r3, [pc, #8]	; (dfa0 <UART_cb_init+0xc>)
    df98:	4798      	blx	r3
	UART_IO_cb_init();
    df9a:	4b02      	ldr	r3, [pc, #8]	; (dfa4 <UART_cb_init+0x10>)
    df9c:	4798      	blx	r3
}
    df9e:	bd10      	pop	{r4, pc}
    dfa0:	0000df45 	.word	0x0000df45
    dfa4:	0000df6d 	.word	0x0000df6d

0000dfa8 <UART_SAM_To_IO>:
{
	usart_write_buffer_wait(&UART_LoRa, data, 1);
}

void UART_SAM_To_IO(uint8_t* data)
{
    dfa8:	b510      	push	{r4, lr}
    dfaa:	0001      	movs	r1, r0
	usart_write_buffer_wait(&UART_IO, data, 1);
    dfac:	2201      	movs	r2, #1
    dfae:	4802      	ldr	r0, [pc, #8]	; (dfb8 <UART_SAM_To_IO+0x10>)
    dfb0:	4b02      	ldr	r3, [pc, #8]	; (dfbc <UART_SAM_To_IO+0x14>)
    dfb2:	4798      	blx	r3
    dfb4:	bd10      	pop	{r4, pc}
    dfb6:	46c0      	nop			; (mov r8, r8)
    dfb8:	20001f68 	.word	0x20001f68
    dfbc:	000060bd 	.word	0x000060bd

0000dfc0 <push_back>:
	else
	return 0;
}


void push_back(struct queStruct* s,uint8_t data) {
    dfc0:	b570      	push	{r4, r5, r6, lr}
    dfc2:	0004      	movs	r4, r0
    dfc4:	000d      	movs	r5, r1
	if ((s.rear + 1) % MAX_QUEUE_SIZE == s.front)
    dfc6:	7900      	ldrb	r0, [r0, #4]
    dfc8:	3001      	adds	r0, #1
    dfca:	2103      	movs	r1, #3
    dfcc:	4b09      	ldr	r3, [pc, #36]	; (dff4 <push_back+0x34>)
    dfce:	4798      	blx	r3
    dfd0:	78e3      	ldrb	r3, [r4, #3]
	if (isFull(*s)) {
    dfd2:	4299      	cmp	r1, r3
    dfd4:	d00c      	beq.n	dff0 <push_back+0x30>
		return;
		} else if (isEmpty(*s)) {
		s->front = 0;
		s->rear = 0;
		} else {
		s->rear = (s->rear + 1) % MAX_QUEUE_SIZE;
    dfd6:	7920      	ldrb	r0, [r4, #4]
    dfd8:	3001      	adds	r0, #1
    dfda:	2103      	movs	r1, #3
    dfdc:	4b05      	ldr	r3, [pc, #20]	; (dff4 <push_back+0x34>)
    dfde:	4798      	blx	r3
    dfe0:	7121      	strb	r1, [r4, #4]
	}
	s->queue[s->rear] = data;
    dfe2:	23ff      	movs	r3, #255	; 0xff
    dfe4:	4019      	ands	r1, r3
    dfe6:	5465      	strb	r5, [r4, r1]
	printf("Added %d\n", data);
    dfe8:	0029      	movs	r1, r5
    dfea:	4803      	ldr	r0, [pc, #12]	; (dff8 <push_back+0x38>)
    dfec:	4b03      	ldr	r3, [pc, #12]	; (dffc <push_back+0x3c>)
    dfee:	4798      	blx	r3
}
    dff0:	bd70      	pop	{r4, r5, r6, pc}
    dff2:	46c0      	nop			; (mov r8, r8)
    dff4:	000138a5 	.word	0x000138a5
    dff8:	00018d00 	.word	0x00018d00
    dffc:	00016de1 	.word	0x00016de1

0000e000 <pop_front>:


uint8_t pop_front(struct queStruct* s) {
    e000:	b570      	push	{r4, r5, r6, lr}
    e002:	0004      	movs	r4, r0
	uint8_t data;
	if (isEmpty(*s)) {
		//printf("Queue is empty.\n");
		return -1;
		} else if (s->front == s->rear) {
    e004:	78c0      	ldrb	r0, [r0, #3]
    e006:	7923      	ldrb	r3, [r4, #4]
    e008:	4283      	cmp	r3, r0
    e00a:	d007      	beq.n	e01c <pop_front+0x1c>
		data = s->queue[s->front];
		s->front = -1;
		s->rear = -1;
		} else {
		data = s->queue[s->front];
    e00c:	5c25      	ldrb	r5, [r4, r0]
		s->front = (s->front + 1) % MAX_QUEUE_SIZE;
    e00e:	3001      	adds	r0, #1
    e010:	2103      	movs	r1, #3
    e012:	4b05      	ldr	r3, [pc, #20]	; (e028 <pop_front+0x28>)
    e014:	4798      	blx	r3
    e016:	70e1      	strb	r1, [r4, #3]
	}
	return data;
}
    e018:	0028      	movs	r0, r5
    e01a:	bd70      	pop	{r4, r5, r6, pc}
		data = s->queue[s->front];
    e01c:	5c25      	ldrb	r5, [r4, r0]
		s->front = -1;
    e01e:	23ff      	movs	r3, #255	; 0xff
    e020:	70e3      	strb	r3, [r4, #3]
		s->rear = -1;
    e022:	7123      	strb	r3, [r4, #4]
    e024:	e7f8      	b.n	e018 <pop_front+0x18>
    e026:	46c0      	nop			; (mov r8, r8)
    e028:	000138a5 	.word	0x000138a5

0000e02c <LORAWAN_TxHandler>:
    e02c:	b5f0      	push	{r4, r5, r6, r7, lr}
    e02e:	b087      	sub	sp, #28
    e030:	466b      	mov	r3, sp
    e032:	2501      	movs	r5, #1
    e034:	4c2f      	ldr	r4, [pc, #188]	; (e0f4 <LORAWAN_TxHandler+0xc8>)
    e036:	701d      	strb	r5, [r3, #0]
    e038:	0023      	movs	r3, r4
    e03a:	466a      	mov	r2, sp
    e03c:	33e9      	adds	r3, #233	; 0xe9
    e03e:	781b      	ldrb	r3, [r3, #0]
    e040:	4669      	mov	r1, sp
    e042:	7053      	strb	r3, [r2, #1]
    e044:	0023      	movs	r3, r4
    e046:	33e7      	adds	r3, #231	; 0xe7
    e048:	781b      	ldrb	r3, [r3, #0]
    e04a:	202e      	movs	r0, #46	; 0x2e
    e04c:	7093      	strb	r3, [r2, #2]
    e04e:	aa03      	add	r2, sp, #12
    e050:	4b29      	ldr	r3, [pc, #164]	; (e0f8 <LORAWAN_TxHandler+0xcc>)
    e052:	4798      	blx	r3
    e054:	2808      	cmp	r0, #8
    e056:	d004      	beq.n	e062 <LORAWAN_TxHandler+0x36>
    e058:	4b28      	ldr	r3, [pc, #160]	; (e0fc <LORAWAN_TxHandler+0xd0>)
    e05a:	4798      	blx	r3
    e05c:	2000      	movs	r0, #0
    e05e:	b007      	add	sp, #28
    e060:	bdf0      	pop	{r4, r5, r6, r7, pc}
    e062:	0023      	movs	r3, r4
    e064:	33fd      	adds	r3, #253	; 0xfd
    e066:	781b      	ldrb	r3, [r3, #0]
    e068:	ae01      	add	r6, sp, #4
    e06a:	2b04      	cmp	r3, #4
    e06c:	d103      	bne.n	e076 <LORAWAN_TxHandler+0x4a>
    e06e:	0030      	movs	r0, r6
    e070:	4b23      	ldr	r3, [pc, #140]	; (e100 <LORAWAN_TxHandler+0xd4>)
    e072:	7035      	strb	r5, [r6, #0]
    e074:	4798      	blx	r3
    e076:	4b23      	ldr	r3, [pc, #140]	; (e104 <LORAWAN_TxHandler+0xd8>)
    e078:	9803      	ldr	r0, [sp, #12]
    e07a:	9904      	ldr	r1, [sp, #16]
    e07c:	9a05      	ldr	r2, [sp, #20]
    e07e:	4798      	blx	r3
    e080:	0023      	movs	r3, r4
    e082:	33fc      	adds	r3, #252	; 0xfc
    e084:	68dd      	ldr	r5, [r3, #12]
    e086:	4f20      	ldr	r7, [pc, #128]	; (e108 <LORAWAN_TxHandler+0xdc>)
    e088:	4b20      	ldr	r3, [pc, #128]	; (e10c <LORAWAN_TxHandler+0xe0>)
    e08a:	2d00      	cmp	r5, #0
    e08c:	d023      	beq.n	e0d6 <LORAWAN_TxHandler+0xaa>
    e08e:	2201      	movs	r2, #1
    e090:	54e2      	strb	r2, [r4, r3]
    e092:	7828      	ldrb	r0, [r5, #0]
    e094:	7a2b      	ldrb	r3, [r5, #8]
    e096:	1e42      	subs	r2, r0, #1
    e098:	4190      	sbcs	r0, r2
    e09a:	7869      	ldrb	r1, [r5, #1]
    e09c:	686a      	ldr	r2, [r5, #4]
    e09e:	b2c0      	uxtb	r0, r0
    e0a0:	47b8      	blx	r7
    e0a2:	0023      	movs	r3, r4
    e0a4:	33ce      	adds	r3, #206	; 0xce
    e0a6:	881b      	ldrh	r3, [r3, #0]
    e0a8:	0030      	movs	r0, r6
    e0aa:	7033      	strb	r3, [r6, #0]
    e0ac:	4b18      	ldr	r3, [pc, #96]	; (e110 <LORAWAN_TxHandler+0xe4>)
    e0ae:	6073      	str	r3, [r6, #4]
    e0b0:	4b18      	ldr	r3, [pc, #96]	; (e114 <LORAWAN_TxHandler+0xe8>)
    e0b2:	4798      	blx	r3
    e0b4:	2800      	cmp	r0, #0
    e0b6:	d114      	bne.n	e0e2 <LORAWAN_TxHandler+0xb6>
    e0b8:	0021      	movs	r1, r4
    e0ba:	220e      	movs	r2, #14
    e0bc:	3184      	adds	r1, #132	; 0x84
    e0be:	780b      	ldrb	r3, [r1, #0]
    e0c0:	4393      	bics	r3, r2
    e0c2:	001a      	movs	r2, r3
    e0c4:	2302      	movs	r3, #2
    e0c6:	4313      	orrs	r3, r2
    e0c8:	700b      	strb	r3, [r1, #0]
    e0ca:	2208      	movs	r2, #8
    e0cc:	3494      	adds	r4, #148	; 0x94
    e0ce:	7823      	ldrb	r3, [r4, #0]
    e0d0:	4393      	bics	r3, r2
    e0d2:	7023      	strb	r3, [r4, #0]
    e0d4:	e7c2      	b.n	e05c <LORAWAN_TxHandler+0x30>
    e0d6:	54e5      	strb	r5, [r4, r3]
    e0d8:	002a      	movs	r2, r5
    e0da:	002b      	movs	r3, r5
    e0dc:	0029      	movs	r1, r5
    e0de:	0028      	movs	r0, r5
    e0e0:	e7de      	b.n	e0a0 <LORAWAN_TxHandler+0x74>
    e0e2:	0022      	movs	r2, r4
    e0e4:	2120      	movs	r1, #32
    e0e6:	3294      	adds	r2, #148	; 0x94
    e0e8:	7813      	ldrb	r3, [r2, #0]
    e0ea:	438b      	bics	r3, r1
    e0ec:	7013      	strb	r3, [r2, #0]
    e0ee:	4b03      	ldr	r3, [pc, #12]	; (e0fc <LORAWAN_TxHandler+0xd0>)
    e0f0:	4798      	blx	r3
    e0f2:	e7ea      	b.n	e0ca <LORAWAN_TxHandler+0x9e>
    e0f4:	20003170 	.word	0x20003170
    e0f8:	0000cbad 	.word	0x0000cbad
    e0fc:	00010e71 	.word	0x00010e71
    e100:	0000f5a1 	.word	0x0000f5a1
    e104:	00010a09 	.word	0x00010a09
    e108:	00012995 	.word	0x00012995
    e10c:	0000022a 	.word	0x0000022a
    e110:	200033c8 	.word	0x200033c8
    e114:	0000ecc5 	.word	0x0000ecc5

0000e118 <LORAWAN_JoinReqHandler>:
    e118:	b530      	push	{r4, r5, lr}
    e11a:	b087      	sub	sp, #28
    e11c:	466a      	mov	r2, sp
    e11e:	2300      	movs	r3, #0
    e120:	4c25      	ldr	r4, [pc, #148]	; (e1b8 <LORAWAN_JoinReqHandler+0xa0>)
    e122:	7013      	strb	r3, [r2, #0]
    e124:	0023      	movs	r3, r4
    e126:	33e9      	adds	r3, #233	; 0xe9
    e128:	781b      	ldrb	r3, [r3, #0]
    e12a:	7053      	strb	r3, [r2, #1]
    e12c:	0023      	movs	r3, r4
    e12e:	33e7      	adds	r3, #231	; 0xe7
    e130:	781b      	ldrb	r3, [r3, #0]
    e132:	7093      	strb	r3, [r2, #2]
    e134:	0023      	movs	r3, r4
    e136:	33ff      	adds	r3, #255	; 0xff
    e138:	7f5b      	ldrb	r3, [r3, #29]
    e13a:	069b      	lsls	r3, r3, #26
    e13c:	d507      	bpl.n	e14e <LORAWAN_JoinReqHandler+0x36>
    e13e:	6f63      	ldr	r3, [r4, #116]	; 0x74
    e140:	6fa2      	ldr	r2, [r4, #120]	; 0x78
    e142:	4313      	orrs	r3, r2
    e144:	d103      	bne.n	e14e <LORAWAN_JoinReqHandler+0x36>
    e146:	0023      	movs	r3, r4
    e148:	2201      	movs	r2, #1
    e14a:	3380      	adds	r3, #128	; 0x80
    e14c:	701a      	strb	r2, [r3, #0]
    e14e:	aa03      	add	r2, sp, #12
    e150:	4669      	mov	r1, sp
    e152:	202e      	movs	r0, #46	; 0x2e
    e154:	4b19      	ldr	r3, [pc, #100]	; (e1bc <LORAWAN_JoinReqHandler+0xa4>)
    e156:	4798      	blx	r3
    e158:	2808      	cmp	r0, #8
    e15a:	d004      	beq.n	e166 <LORAWAN_JoinReqHandler+0x4e>
    e15c:	4b18      	ldr	r3, [pc, #96]	; (e1c0 <LORAWAN_JoinReqHandler+0xa8>)
    e15e:	4798      	blx	r3
    e160:	2000      	movs	r0, #0
    e162:	b007      	add	sp, #28
    e164:	bd30      	pop	{r4, r5, pc}
    e166:	4b17      	ldr	r3, [pc, #92]	; (e1c4 <LORAWAN_JoinReqHandler+0xac>)
    e168:	9803      	ldr	r0, [sp, #12]
    e16a:	9904      	ldr	r1, [sp, #16]
    e16c:	9a05      	ldr	r2, [sp, #20]
    e16e:	4798      	blx	r3
    e170:	0023      	movs	r3, r4
    e172:	33fd      	adds	r3, #253	; 0xfd
    e174:	781b      	ldrb	r3, [r3, #0]
    e176:	ad01      	add	r5, sp, #4
    e178:	2b04      	cmp	r3, #4
    e17a:	d104      	bne.n	e186 <LORAWAN_JoinReqHandler+0x6e>
    e17c:	3b03      	subs	r3, #3
    e17e:	702b      	strb	r3, [r5, #0]
    e180:	0028      	movs	r0, r5
    e182:	4b11      	ldr	r3, [pc, #68]	; (e1c8 <LORAWAN_JoinReqHandler+0xb0>)
    e184:	4798      	blx	r3
    e186:	2200      	movs	r2, #0
    e188:	4b10      	ldr	r3, [pc, #64]	; (e1cc <LORAWAN_JoinReqHandler+0xb4>)
    e18a:	54e2      	strb	r2, [r4, r3]
    e18c:	4b10      	ldr	r3, [pc, #64]	; (e1d0 <LORAWAN_JoinReqHandler+0xb8>)
    e18e:	4798      	blx	r3
    e190:	4b10      	ldr	r3, [pc, #64]	; (e1d4 <LORAWAN_JoinReqHandler+0xbc>)
    e192:	7028      	strb	r0, [r5, #0]
    e194:	606b      	str	r3, [r5, #4]
    e196:	0028      	movs	r0, r5
    e198:	4b0f      	ldr	r3, [pc, #60]	; (e1d8 <LORAWAN_JoinReqHandler+0xc0>)
    e19a:	4798      	blx	r3
    e19c:	2800      	cmp	r0, #0
    e19e:	d001      	beq.n	e1a4 <LORAWAN_JoinReqHandler+0x8c>
    e1a0:	201b      	movs	r0, #27
    e1a2:	e7db      	b.n	e15c <LORAWAN_JoinReqHandler+0x44>
    e1a4:	220e      	movs	r2, #14
    e1a6:	3484      	adds	r4, #132	; 0x84
    e1a8:	7823      	ldrb	r3, [r4, #0]
    e1aa:	4393      	bics	r3, r2
    e1ac:	001a      	movs	r2, r3
    e1ae:	2302      	movs	r3, #2
    e1b0:	4313      	orrs	r3, r2
    e1b2:	7023      	strb	r3, [r4, #0]
    e1b4:	e7d4      	b.n	e160 <LORAWAN_JoinReqHandler+0x48>
    e1b6:	46c0      	nop			; (mov r8, r8)
    e1b8:	20003170 	.word	0x20003170
    e1bc:	0000cbad 	.word	0x0000cbad
    e1c0:	000104d1 	.word	0x000104d1
    e1c4:	00010a09 	.word	0x00010a09
    e1c8:	0000f5a1 	.word	0x0000f5a1
    e1cc:	0000022a 	.word	0x0000022a
    e1d0:	000108cd 	.word	0x000108cd
    e1d4:	200033b8 	.word	0x200033b8
    e1d8:	0000ecc5 	.word	0x0000ecc5

0000e1dc <LORAWAN_RxHandler>:
    e1dc:	b513      	push	{r0, r1, r4, lr}
    e1de:	4b0c      	ldr	r3, [pc, #48]	; (e210 <LORAWAN_RxHandler+0x34>)
    e1e0:	781b      	ldrb	r3, [r3, #0]
    e1e2:	2b08      	cmp	r3, #8
    e1e4:	d011      	beq.n	e20a <LORAWAN_RxHandler+0x2e>
    e1e6:	2b10      	cmp	r3, #16
    e1e8:	d001      	beq.n	e1ee <LORAWAN_RxHandler+0x12>
    e1ea:	2b01      	cmp	r3, #1
    e1ec:	d10b      	bne.n	e206 <LORAWAN_RxHandler+0x2a>
    e1ee:	466b      	mov	r3, sp
    e1f0:	1c9c      	adds	r4, r3, #2
    e1f2:	0021      	movs	r1, r4
    e1f4:	a801      	add	r0, sp, #4
    e1f6:	4b07      	ldr	r3, [pc, #28]	; (e214 <LORAWAN_RxHandler+0x38>)
    e1f8:	4798      	blx	r3
    e1fa:	9801      	ldr	r0, [sp, #4]
    e1fc:	2800      	cmp	r0, #0
    e1fe:	d002      	beq.n	e206 <LORAWAN_RxHandler+0x2a>
    e200:	7821      	ldrb	r1, [r4, #0]
    e202:	4b05      	ldr	r3, [pc, #20]	; (e218 <LORAWAN_RxHandler+0x3c>)
    e204:	4798      	blx	r3
    e206:	2000      	movs	r0, #0
    e208:	bd16      	pop	{r1, r2, r4, pc}
    e20a:	4b04      	ldr	r3, [pc, #16]	; (e21c <LORAWAN_RxHandler+0x40>)
    e20c:	4798      	blx	r3
    e20e:	e7fa      	b.n	e206 <LORAWAN_RxHandler+0x2a>
    e210:	2000224f 	.word	0x2000224f
    e214:	0000ee91 	.word	0x0000ee91
    e218:	000118f1 	.word	0x000118f1
    e21c:	00011205 	.word	0x00011205

0000e220 <LORAWAN_PostTask>:
    e220:	b510      	push	{r4, lr}
    e222:	4b08      	ldr	r3, [pc, #32]	; (e244 <LORAWAN_PostTask+0x24>)
    e224:	0004      	movs	r4, r0
    e226:	4798      	blx	r3
    e228:	2201      	movs	r2, #1
    e22a:	40a2      	lsls	r2, r4
    e22c:	4906      	ldr	r1, [pc, #24]	; (e248 <LORAWAN_PostTask+0x28>)
    e22e:	780b      	ldrb	r3, [r1, #0]
    e230:	4313      	orrs	r3, r2
    e232:	b2db      	uxtb	r3, r3
    e234:	700b      	strb	r3, [r1, #0]
    e236:	4b05      	ldr	r3, [pc, #20]	; (e24c <LORAWAN_PostTask+0x2c>)
    e238:	4798      	blx	r3
    e23a:	2004      	movs	r0, #4
    e23c:	4b04      	ldr	r3, [pc, #16]	; (e250 <LORAWAN_PostTask+0x30>)
    e23e:	4798      	blx	r3
    e240:	bd10      	pop	{r4, pc}
    e242:	46c0      	nop			; (mov r8, r8)
    e244:	0000c6c1 	.word	0x0000c6c1
    e248:	20001e9a 	.word	0x20001e9a
    e24c:	0000c6cd 	.word	0x0000c6cd
    e250:	0000d70d 	.word	0x0000d70d

0000e254 <LORAWAN_TaskHandler>:
    e254:	b570      	push	{r4, r5, r6, lr}
    e256:	2601      	movs	r6, #1
    e258:	4d0e      	ldr	r5, [pc, #56]	; (e294 <LORAWAN_TaskHandler+0x40>)
    e25a:	e015      	b.n	e288 <LORAWAN_TaskHandler+0x34>
    e25c:	2400      	movs	r4, #0
    e25e:	782b      	ldrb	r3, [r5, #0]
    e260:	4123      	asrs	r3, r4
    e262:	4233      	tst	r3, r6
    e264:	d00d      	beq.n	e282 <LORAWAN_TaskHandler+0x2e>
    e266:	4b0c      	ldr	r3, [pc, #48]	; (e298 <LORAWAN_TaskHandler+0x44>)
    e268:	4798      	blx	r3
    e26a:	0032      	movs	r2, r6
    e26c:	40a2      	lsls	r2, r4
    e26e:	782b      	ldrb	r3, [r5, #0]
    e270:	00a4      	lsls	r4, r4, #2
    e272:	4393      	bics	r3, r2
    e274:	702b      	strb	r3, [r5, #0]
    e276:	4b09      	ldr	r3, [pc, #36]	; (e29c <LORAWAN_TaskHandler+0x48>)
    e278:	4798      	blx	r3
    e27a:	4b09      	ldr	r3, [pc, #36]	; (e2a0 <LORAWAN_TaskHandler+0x4c>)
    e27c:	58e3      	ldr	r3, [r4, r3]
    e27e:	4798      	blx	r3
    e280:	e7ea      	b.n	e258 <LORAWAN_TaskHandler+0x4>
    e282:	3401      	adds	r4, #1
    e284:	2c03      	cmp	r4, #3
    e286:	d1ea      	bne.n	e25e <LORAWAN_TaskHandler+0xa>
    e288:	7828      	ldrb	r0, [r5, #0]
    e28a:	b2c0      	uxtb	r0, r0
    e28c:	2800      	cmp	r0, #0
    e28e:	d1e5      	bne.n	e25c <LORAWAN_TaskHandler+0x8>
    e290:	bd70      	pop	{r4, r5, r6, pc}
    e292:	46c0      	nop			; (mov r8, r8)
    e294:	20001e9a 	.word	0x20001e9a
    e298:	0000c6c1 	.word	0x0000c6c1
    e29c:	0000c6cd 	.word	0x0000c6cd
    e2a0:	00018d0c 	.word	0x00018d0c

0000e2a4 <RADIO_GetAttr>:
    e2a4:	b510      	push	{r4, lr}
    e2a6:	000b      	movs	r3, r1
    e2a8:	281f      	cmp	r0, #31
    e2aa:	d900      	bls.n	e2ae <RADIO_GetAttr+0xa>
    e2ac:	e069      	b.n	e382 <RADIO_GetAttr+0xde>
    e2ae:	f005 f96b 	bl	13588 <__gnu_thumb1_case_uqi>
    e2b2:	1410      	.short	0x1410
    e2b4:	68201c19 	.word	0x68201c19
    e2b8:	312e2a27 	.word	0x312e2a27
    e2bc:	3d3a3734 	.word	0x3d3a3734
    e2c0:	46434054 	.word	0x46434054
    e2c4:	68245149 	.word	0x68245149
    e2c8:	68686859 	.word	0x68686859
    e2cc:	5c686817 	.word	0x5c686817
    e2d0:	6360      	.short	0x6360
    e2d2:	4a2d      	ldr	r2, [pc, #180]	; (e388 <RADIO_GetAttr+0xe4>)
    e2d4:	7e12      	ldrb	r2, [r2, #24]
    e2d6:	701a      	strb	r2, [r3, #0]
    e2d8:	e002      	b.n	e2e0 <RADIO_GetAttr+0x3c>
    e2da:	4a2b      	ldr	r2, [pc, #172]	; (e388 <RADIO_GetAttr+0xe4>)
    e2dc:	6812      	ldr	r2, [r2, #0]
    e2de:	601a      	str	r2, [r3, #0]
    e2e0:	2000      	movs	r0, #0
    e2e2:	bd10      	pop	{r4, pc}
    e2e4:	4a28      	ldr	r2, [pc, #160]	; (e388 <RADIO_GetAttr+0xe4>)
    e2e6:	6852      	ldr	r2, [r2, #4]
    e2e8:	e7f9      	b.n	e2de <RADIO_GetAttr+0x3a>
    e2ea:	4a27      	ldr	r2, [pc, #156]	; (e388 <RADIO_GetAttr+0xe4>)
    e2ec:	8a92      	ldrh	r2, [r2, #20]
    e2ee:	801a      	strh	r2, [r3, #0]
    e2f0:	e7f6      	b.n	e2e0 <RADIO_GetAttr+0x3c>
    e2f2:	4a25      	ldr	r2, [pc, #148]	; (e388 <RADIO_GetAttr+0xe4>)
    e2f4:	3203      	adds	r2, #3
    e2f6:	7fd2      	ldrb	r2, [r2, #31]
    e2f8:	e7ed      	b.n	e2d6 <RADIO_GetAttr+0x32>
    e2fa:	4a23      	ldr	r2, [pc, #140]	; (e388 <RADIO_GetAttr+0xe4>)
    e2fc:	3204      	adds	r2, #4
    e2fe:	e7fa      	b.n	e2f6 <RADIO_GetAttr+0x52>
    e300:	4a21      	ldr	r2, [pc, #132]	; (e388 <RADIO_GetAttr+0xe4>)
    e302:	3206      	adds	r2, #6
    e304:	e7f7      	b.n	e2f6 <RADIO_GetAttr+0x52>
    e306:	4a20      	ldr	r2, [pc, #128]	; (e388 <RADIO_GetAttr+0xe4>)
    e308:	3236      	adds	r2, #54	; 0x36
    e30a:	7812      	ldrb	r2, [r2, #0]
    e30c:	e7e3      	b.n	e2d6 <RADIO_GetAttr+0x32>
    e30e:	4a1e      	ldr	r2, [pc, #120]	; (e388 <RADIO_GetAttr+0xe4>)
    e310:	3205      	adds	r2, #5
    e312:	e7f0      	b.n	e2f6 <RADIO_GetAttr+0x52>
    e314:	4a1c      	ldr	r2, [pc, #112]	; (e388 <RADIO_GetAttr+0xe4>)
    e316:	3234      	adds	r2, #52	; 0x34
    e318:	e7f7      	b.n	e30a <RADIO_GetAttr+0x66>
    e31a:	4a1b      	ldr	r2, [pc, #108]	; (e388 <RADIO_GetAttr+0xe4>)
    e31c:	8ad2      	ldrh	r2, [r2, #22]
    e31e:	e7e6      	b.n	e2ee <RADIO_GetAttr+0x4a>
    e320:	4a19      	ldr	r2, [pc, #100]	; (e388 <RADIO_GetAttr+0xe4>)
    e322:	3233      	adds	r2, #51	; 0x33
    e324:	e7f1      	b.n	e30a <RADIO_GetAttr+0x66>
    e326:	4a18      	ldr	r2, [pc, #96]	; (e388 <RADIO_GetAttr+0xe4>)
    e328:	68d2      	ldr	r2, [r2, #12]
    e32a:	e7d8      	b.n	e2de <RADIO_GetAttr+0x3a>
    e32c:	4a16      	ldr	r2, [pc, #88]	; (e388 <RADIO_GetAttr+0xe4>)
    e32e:	6892      	ldr	r2, [r2, #8]
    e330:	e7d5      	b.n	e2de <RADIO_GetAttr+0x3a>
    e332:	4a15      	ldr	r2, [pc, #84]	; (e388 <RADIO_GetAttr+0xe4>)
    e334:	3237      	adds	r2, #55	; 0x37
    e336:	e7e8      	b.n	e30a <RADIO_GetAttr+0x66>
    e338:	4a13      	ldr	r2, [pc, #76]	; (e388 <RADIO_GetAttr+0xe4>)
    e33a:	3238      	adds	r2, #56	; 0x38
    e33c:	e7e5      	b.n	e30a <RADIO_GetAttr+0x66>
    e33e:	4a12      	ldr	r2, [pc, #72]	; (e388 <RADIO_GetAttr+0xe4>)
    e340:	3239      	adds	r2, #57	; 0x39
    e342:	e7e2      	b.n	e30a <RADIO_GetAttr+0x66>
    e344:	4a10      	ldr	r2, [pc, #64]	; (e388 <RADIO_GetAttr+0xe4>)
    e346:	4911      	ldr	r1, [pc, #68]	; (e38c <RADIO_GetAttr+0xe8>)
    e348:	3202      	adds	r2, #2
    e34a:	7fd2      	ldrb	r2, [r2, #31]
    e34c:	0018      	movs	r0, r3
    e34e:	4b10      	ldr	r3, [pc, #64]	; (e390 <RADIO_GetAttr+0xec>)
    e350:	4798      	blx	r3
    e352:	e7c5      	b.n	e2e0 <RADIO_GetAttr+0x3c>
    e354:	4a0c      	ldr	r2, [pc, #48]	; (e388 <RADIO_GetAttr+0xe4>)
    e356:	3202      	adds	r2, #2
    e358:	e7cd      	b.n	e2f6 <RADIO_GetAttr+0x52>
    e35a:	4a0b      	ldr	r2, [pc, #44]	; (e388 <RADIO_GetAttr+0xe4>)
    e35c:	3232      	adds	r2, #50	; 0x32
    e35e:	7812      	ldrb	r2, [r2, #0]
    e360:	b252      	sxtb	r2, r2
    e362:	e7b8      	b.n	e2d6 <RADIO_GetAttr+0x32>
    e364:	4a08      	ldr	r2, [pc, #32]	; (e388 <RADIO_GetAttr+0xe4>)
    e366:	3235      	adds	r2, #53	; 0x35
    e368:	e7cf      	b.n	e30a <RADIO_GetAttr+0x66>
    e36a:	4907      	ldr	r1, [pc, #28]	; (e388 <RADIO_GetAttr+0xe4>)
    e36c:	2206      	movs	r2, #6
    e36e:	313c      	adds	r1, #60	; 0x3c
    e370:	e7ec      	b.n	e34c <RADIO_GetAttr+0xa8>
    e372:	4a05      	ldr	r2, [pc, #20]	; (e388 <RADIO_GetAttr+0xe4>)
    e374:	3254      	adds	r2, #84	; 0x54
    e376:	e7c8      	b.n	e30a <RADIO_GetAttr+0x66>
    e378:	4a03      	ldr	r2, [pc, #12]	; (e388 <RADIO_GetAttr+0xe4>)
    e37a:	3256      	adds	r2, #86	; 0x56
    e37c:	2100      	movs	r1, #0
    e37e:	5e52      	ldrsh	r2, [r2, r1]
    e380:	e7b5      	b.n	e2ee <RADIO_GetAttr+0x4a>
    e382:	2005      	movs	r0, #5
    e384:	e7ad      	b.n	e2e2 <RADIO_GetAttr+0x3e>
    e386:	46c0      	nop			; (mov r8, r8)
    e388:	20002d78 	.word	0x20002d78
    e38c:	20002d91 	.word	0x20002d91
    e390:	00016827 	.word	0x00016827

0000e394 <RADIO_SetAttr>:
    e394:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    e396:	4b71      	ldr	r3, [pc, #452]	; (e55c <RADIO_SetAttr+0x1c8>)
    e398:	0004      	movs	r4, r0
    e39a:	000d      	movs	r5, r1
    e39c:	4798      	blx	r3
    e39e:	2304      	movs	r3, #4
    e3a0:	2801      	cmp	r0, #1
    e3a2:	d11a      	bne.n	e3da <RADIO_SetAttr+0x46>
    e3a4:	2c1d      	cmp	r4, #29
    e3a6:	d900      	bls.n	e3aa <RADIO_SetAttr+0x16>
    e3a8:	e0d5      	b.n	e556 <RADIO_SetAttr+0x1c2>
    e3aa:	0020      	movs	r0, r4
    e3ac:	f005 f8ec 	bl	13588 <__gnu_thumb1_case_uqi>
    e3b0:	605c4844 	.word	0x605c4844
    e3b4:	7770d364 	.word	0x7770d364
    e3b8:	908c8480 	.word	0x908c8480
    e3bc:	a0d39c99 	.word	0xa0d39c99
    e3c0:	c2bab1a8 	.word	0xc2bab1a8
    e3c4:	d3cad369 	.word	0xd3cad369
    e3c8:	d30fd3d3 	.word	0xd30fd3d3
    e3cc:	17d3      	.short	0x17d3
    e3ce:	2303      	movs	r3, #3
    e3d0:	2d00      	cmp	r5, #0
    e3d2:	d002      	beq.n	e3da <RADIO_SetAttr+0x46>
    e3d4:	4b62      	ldr	r3, [pc, #392]	; (e560 <RADIO_SetAttr+0x1cc>)
    e3d6:	611d      	str	r5, [r3, #16]
    e3d8:	2300      	movs	r3, #0
    e3da:	0018      	movs	r0, r3
    e3dc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    e3de:	796c      	ldrb	r4, [r5, #5]
    e3e0:	2c00      	cmp	r4, #0
    e3e2:	d109      	bne.n	e3f8 <RADIO_SetAttr+0x64>
    e3e4:	4b5e      	ldr	r3, [pc, #376]	; (e560 <RADIO_SetAttr+0x1cc>)
    e3e6:	001a      	movs	r2, r3
    e3e8:	649c      	str	r4, [r3, #72]	; 0x48
    e3ea:	879c      	strh	r4, [r3, #60]	; 0x3c
    e3ec:	87dc      	strh	r4, [r3, #62]	; 0x3e
    e3ee:	3240      	adds	r2, #64	; 0x40
    e3f0:	3341      	adds	r3, #65	; 0x41
    e3f2:	7014      	strb	r4, [r2, #0]
    e3f4:	701c      	strb	r4, [r3, #0]
    e3f6:	e7ef      	b.n	e3d8 <RADIO_SetAttr+0x44>
    e3f8:	882f      	ldrh	r7, [r5, #0]
    e3fa:	2303      	movs	r3, #3
    e3fc:	2f00      	cmp	r7, #0
    e3fe:	d0ec      	beq.n	e3da <RADIO_SetAttr+0x46>
    e400:	792e      	ldrb	r6, [r5, #4]
    e402:	2e00      	cmp	r6, #0
    e404:	d0e9      	beq.n	e3da <RADIO_SetAttr+0x46>
    e406:	20fa      	movs	r0, #250	; 0xfa
    e408:	2202      	movs	r2, #2
    e40a:	5eab      	ldrsh	r3, [r5, r2]
    e40c:	0080      	lsls	r0, r0, #2
    e40e:	0031      	movs	r1, r6
    e410:	9301      	str	r3, [sp, #4]
    e412:	4378      	muls	r0, r7
    e414:	4b53      	ldr	r3, [pc, #332]	; (e564 <RADIO_SetAttr+0x1d0>)
    e416:	4798      	blx	r3
    e418:	4b53      	ldr	r3, [pc, #332]	; (e568 <RADIO_SetAttr+0x1d4>)
    e41a:	4798      	blx	r3
    e41c:	4b53      	ldr	r3, [pc, #332]	; (e56c <RADIO_SetAttr+0x1d8>)
    e41e:	4798      	blx	r3
    e420:	466b      	mov	r3, sp
    e422:	4d4f      	ldr	r5, [pc, #316]	; (e560 <RADIO_SetAttr+0x1cc>)
    e424:	889b      	ldrh	r3, [r3, #4]
    e426:	64a8      	str	r0, [r5, #72]	; 0x48
    e428:	87eb      	strh	r3, [r5, #62]	; 0x3e
    e42a:	002b      	movs	r3, r5
    e42c:	87af      	strh	r7, [r5, #60]	; 0x3c
    e42e:	3340      	adds	r3, #64	; 0x40
    e430:	3541      	adds	r5, #65	; 0x41
    e432:	701e      	strb	r6, [r3, #0]
    e434:	702c      	strb	r4, [r5, #0]
    e436:	e7cf      	b.n	e3d8 <RADIO_SetAttr+0x44>
    e438:	782a      	ldrb	r2, [r5, #0]
    e43a:	4b49      	ldr	r3, [pc, #292]	; (e560 <RADIO_SetAttr+0x1cc>)
    e43c:	761a      	strb	r2, [r3, #24]
    e43e:	e7cb      	b.n	e3d8 <RADIO_SetAttr+0x44>
    e440:	4b4b      	ldr	r3, [pc, #300]	; (e570 <RADIO_SetAttr+0x1dc>)
    e442:	682a      	ldr	r2, [r5, #0]
    e444:	18d1      	adds	r1, r2, r3
    e446:	4b4b      	ldr	r3, [pc, #300]	; (e574 <RADIO_SetAttr+0x1e0>)
    e448:	4299      	cmp	r1, r3
    e44a:	d90a      	bls.n	e462 <RADIO_SetAttr+0xce>
    e44c:	4b4a      	ldr	r3, [pc, #296]	; (e578 <RADIO_SetAttr+0x1e4>)
    e44e:	494b      	ldr	r1, [pc, #300]	; (e57c <RADIO_SetAttr+0x1e8>)
    e450:	18d3      	adds	r3, r2, r3
    e452:	428b      	cmp	r3, r1
    e454:	d905      	bls.n	e462 <RADIO_SetAttr+0xce>
    e456:	494a      	ldr	r1, [pc, #296]	; (e580 <RADIO_SetAttr+0x1ec>)
    e458:	484a      	ldr	r0, [pc, #296]	; (e584 <RADIO_SetAttr+0x1f0>)
    e45a:	1851      	adds	r1, r2, r1
    e45c:	2305      	movs	r3, #5
    e45e:	4281      	cmp	r1, r0
    e460:	d8bb      	bhi.n	e3da <RADIO_SetAttr+0x46>
    e462:	4b3f      	ldr	r3, [pc, #252]	; (e560 <RADIO_SetAttr+0x1cc>)
    e464:	601a      	str	r2, [r3, #0]
    e466:	e7b7      	b.n	e3d8 <RADIO_SetAttr+0x44>
    e468:	682a      	ldr	r2, [r5, #0]
    e46a:	4b3d      	ldr	r3, [pc, #244]	; (e560 <RADIO_SetAttr+0x1cc>)
    e46c:	605a      	str	r2, [r3, #4]
    e46e:	e7b3      	b.n	e3d8 <RADIO_SetAttr+0x44>
    e470:	882a      	ldrh	r2, [r5, #0]
    e472:	4b3b      	ldr	r3, [pc, #236]	; (e560 <RADIO_SetAttr+0x1cc>)
    e474:	829a      	strh	r2, [r3, #20]
    e476:	e7af      	b.n	e3d8 <RADIO_SetAttr+0x44>
    e478:	4b39      	ldr	r3, [pc, #228]	; (e560 <RADIO_SetAttr+0x1cc>)
    e47a:	782a      	ldrb	r2, [r5, #0]
    e47c:	3303      	adds	r3, #3
    e47e:	77da      	strb	r2, [r3, #31]
    e480:	e7aa      	b.n	e3d8 <RADIO_SetAttr+0x44>
    e482:	782a      	ldrb	r2, [r5, #0]
    e484:	2305      	movs	r3, #5
    e486:	2a01      	cmp	r2, #1
    e488:	d8a7      	bhi.n	e3da <RADIO_SetAttr+0x46>
    e48a:	4b35      	ldr	r3, [pc, #212]	; (e560 <RADIO_SetAttr+0x1cc>)
    e48c:	3304      	adds	r3, #4
    e48e:	e7f6      	b.n	e47e <RADIO_SetAttr+0xea>
    e490:	782a      	ldrb	r2, [r5, #0]
    e492:	2305      	movs	r3, #5
    e494:	2a01      	cmp	r2, #1
    e496:	d8a0      	bhi.n	e3da <RADIO_SetAttr+0x46>
    e498:	4b31      	ldr	r3, [pc, #196]	; (e560 <RADIO_SetAttr+0x1cc>)
    e49a:	3306      	adds	r3, #6
    e49c:	e7ef      	b.n	e47e <RADIO_SetAttr+0xea>
    e49e:	782a      	ldrb	r2, [r5, #0]
    e4a0:	2305      	movs	r3, #5
    e4a2:	1fd1      	subs	r1, r2, #7
    e4a4:	2902      	cmp	r1, #2
    e4a6:	d898      	bhi.n	e3da <RADIO_SetAttr+0x46>
    e4a8:	4b2d      	ldr	r3, [pc, #180]	; (e560 <RADIO_SetAttr+0x1cc>)
    e4aa:	3336      	adds	r3, #54	; 0x36
    e4ac:	701a      	strb	r2, [r3, #0]
    e4ae:	e793      	b.n	e3d8 <RADIO_SetAttr+0x44>
    e4b0:	4b2b      	ldr	r3, [pc, #172]	; (e560 <RADIO_SetAttr+0x1cc>)
    e4b2:	782a      	ldrb	r2, [r5, #0]
    e4b4:	3305      	adds	r3, #5
    e4b6:	e7e2      	b.n	e47e <RADIO_SetAttr+0xea>
    e4b8:	782a      	ldrb	r2, [r5, #0]
    e4ba:	2305      	movs	r3, #5
    e4bc:	2a01      	cmp	r2, #1
    e4be:	d900      	bls.n	e4c2 <RADIO_SetAttr+0x12e>
    e4c0:	e78b      	b.n	e3da <RADIO_SetAttr+0x46>
    e4c2:	4b27      	ldr	r3, [pc, #156]	; (e560 <RADIO_SetAttr+0x1cc>)
    e4c4:	3334      	adds	r3, #52	; 0x34
    e4c6:	e7f1      	b.n	e4ac <RADIO_SetAttr+0x118>
    e4c8:	882a      	ldrh	r2, [r5, #0]
    e4ca:	4b25      	ldr	r3, [pc, #148]	; (e560 <RADIO_SetAttr+0x1cc>)
    e4cc:	82da      	strh	r2, [r3, #22]
    e4ce:	e783      	b.n	e3d8 <RADIO_SetAttr+0x44>
    e4d0:	782a      	ldrb	r2, [r5, #0]
    e4d2:	2305      	movs	r3, #5
    e4d4:	1e51      	subs	r1, r2, #1
    e4d6:	2903      	cmp	r1, #3
    e4d8:	d900      	bls.n	e4dc <RADIO_SetAttr+0x148>
    e4da:	e77e      	b.n	e3da <RADIO_SetAttr+0x46>
    e4dc:	4b20      	ldr	r3, [pc, #128]	; (e560 <RADIO_SetAttr+0x1cc>)
    e4de:	3333      	adds	r3, #51	; 0x33
    e4e0:	e7e4      	b.n	e4ac <RADIO_SetAttr+0x118>
    e4e2:	4b1f      	ldr	r3, [pc, #124]	; (e560 <RADIO_SetAttr+0x1cc>)
    e4e4:	682a      	ldr	r2, [r5, #0]
    e4e6:	60da      	str	r2, [r3, #12]
    e4e8:	682a      	ldr	r2, [r5, #0]
    e4ea:	4b1d      	ldr	r3, [pc, #116]	; (e560 <RADIO_SetAttr+0x1cc>)
    e4ec:	609a      	str	r2, [r3, #8]
    e4ee:	e773      	b.n	e3d8 <RADIO_SetAttr+0x44>
    e4f0:	782a      	ldrb	r2, [r5, #0]
    e4f2:	2305      	movs	r3, #5
    e4f4:	2a03      	cmp	r2, #3
    e4f6:	d900      	bls.n	e4fa <RADIO_SetAttr+0x166>
    e4f8:	e76f      	b.n	e3da <RADIO_SetAttr+0x46>
    e4fa:	4b19      	ldr	r3, [pc, #100]	; (e560 <RADIO_SetAttr+0x1cc>)
    e4fc:	3337      	adds	r3, #55	; 0x37
    e4fe:	e7d5      	b.n	e4ac <RADIO_SetAttr+0x118>
    e500:	782a      	ldrb	r2, [r5, #0]
    e502:	2305      	movs	r3, #5
    e504:	1e51      	subs	r1, r2, #1
    e506:	2916      	cmp	r1, #22
    e508:	d900      	bls.n	e50c <RADIO_SetAttr+0x178>
    e50a:	e766      	b.n	e3da <RADIO_SetAttr+0x46>
    e50c:	4b14      	ldr	r3, [pc, #80]	; (e560 <RADIO_SetAttr+0x1cc>)
    e50e:	3338      	adds	r3, #56	; 0x38
    e510:	e7cc      	b.n	e4ac <RADIO_SetAttr+0x118>
    e512:	782a      	ldrb	r2, [r5, #0]
    e514:	2305      	movs	r3, #5
    e516:	1e51      	subs	r1, r2, #1
    e518:	2916      	cmp	r1, #22
    e51a:	d900      	bls.n	e51e <RADIO_SetAttr+0x18a>
    e51c:	e75d      	b.n	e3da <RADIO_SetAttr+0x46>
    e51e:	4b10      	ldr	r3, [pc, #64]	; (e560 <RADIO_SetAttr+0x1cc>)
    e520:	3339      	adds	r3, #57	; 0x39
    e522:	e7c3      	b.n	e4ac <RADIO_SetAttr+0x118>
    e524:	4b0e      	ldr	r3, [pc, #56]	; (e560 <RADIO_SetAttr+0x1cc>)
    e526:	0029      	movs	r1, r5
    e528:	3302      	adds	r3, #2
    e52a:	7fda      	ldrb	r2, [r3, #31]
    e52c:	4816      	ldr	r0, [pc, #88]	; (e588 <RADIO_SetAttr+0x1f4>)
    e52e:	4b17      	ldr	r3, [pc, #92]	; (e58c <RADIO_SetAttr+0x1f8>)
    e530:	4798      	blx	r3
    e532:	e751      	b.n	e3d8 <RADIO_SetAttr+0x44>
    e534:	782b      	ldrb	r3, [r5, #0]
    e536:	1c1a      	adds	r2, r3, #0
    e538:	2b08      	cmp	r3, #8
    e53a:	d900      	bls.n	e53e <RADIO_SetAttr+0x1aa>
    e53c:	2208      	movs	r2, #8
    e53e:	4b08      	ldr	r3, [pc, #32]	; (e560 <RADIO_SetAttr+0x1cc>)
    e540:	3302      	adds	r3, #2
    e542:	e79c      	b.n	e47e <RADIO_SetAttr+0xea>
    e544:	2305      	movs	r3, #5
    e546:	782a      	ldrb	r2, [r5, #0]
    e548:	1fd1      	subs	r1, r2, #7
    e54a:	4299      	cmp	r1, r3
    e54c:	d900      	bls.n	e550 <RADIO_SetAttr+0x1bc>
    e54e:	e744      	b.n	e3da <RADIO_SetAttr+0x46>
    e550:	4b03      	ldr	r3, [pc, #12]	; (e560 <RADIO_SetAttr+0x1cc>)
    e552:	3335      	adds	r3, #53	; 0x35
    e554:	e7aa      	b.n	e4ac <RADIO_SetAttr+0x118>
    e556:	2305      	movs	r3, #5
    e558:	e73f      	b.n	e3da <RADIO_SetAttr+0x46>
    e55a:	46c0      	nop			; (mov r8, r8)
    e55c:	0000eca9 	.word	0x0000eca9
    e560:	20002d78 	.word	0x20002d78
    e564:	000136d9 	.word	0x000136d9
    e568:	0001491d 	.word	0x0001491d
    e56c:	00013a35 	.word	0x00013a35
    e570:	f7d58bc0 	.word	0xf7d58bc0
    e574:	0243d580 	.word	0x0243d580
    e578:	e78fe580 	.word	0xe78fe580
    e57c:	06dac2c0 	.word	0x06dac2c0
    e580:	cc9eec80 	.word	0xcc9eec80
    e584:	096ae380 	.word	0x096ae380
    e588:	20002d91 	.word	0x20002d91
    e58c:	00016827 	.word	0x00016827

0000e590 <RADIO_Init>:
    e590:	b510      	push	{r4, lr}
    e592:	4b0c      	ldr	r3, [pc, #48]	; (e5c4 <RADIO_Init+0x34>)
    e594:	4798      	blx	r3
    e596:	4b0c      	ldr	r3, [pc, #48]	; (e5c8 <RADIO_Init+0x38>)
    e598:	201f      	movs	r0, #31
    e59a:	4798      	blx	r3
    e59c:	4c0b      	ldr	r4, [pc, #44]	; (e5cc <RADIO_Init+0x3c>)
    e59e:	490c      	ldr	r1, [pc, #48]	; (e5d0 <RADIO_Init+0x40>)
    e5a0:	2001      	movs	r0, #1
    e5a2:	47a0      	blx	r4
    e5a4:	490b      	ldr	r1, [pc, #44]	; (e5d4 <RADIO_Init+0x44>)
    e5a6:	2002      	movs	r0, #2
    e5a8:	47a0      	blx	r4
    e5aa:	490b      	ldr	r1, [pc, #44]	; (e5d8 <RADIO_Init+0x48>)
    e5ac:	2004      	movs	r0, #4
    e5ae:	47a0      	blx	r4
    e5b0:	490a      	ldr	r1, [pc, #40]	; (e5dc <RADIO_Init+0x4c>)
    e5b2:	2008      	movs	r0, #8
    e5b4:	47a0      	blx	r4
    e5b6:	490a      	ldr	r1, [pc, #40]	; (e5e0 <RADIO_Init+0x50>)
    e5b8:	2010      	movs	r0, #16
    e5ba:	47a0      	blx	r4
    e5bc:	4909      	ldr	r1, [pc, #36]	; (e5e4 <RADIO_Init+0x54>)
    e5be:	2020      	movs	r0, #32
    e5c0:	47a0      	blx	r4
    e5c2:	bd10      	pop	{r4, pc}
    e5c4:	0000f3ad 	.word	0x0000f3ad
    e5c8:	0000ecb5 	.word	0x0000ecb5
    e5cc:	0000c5dd 	.word	0x0000c5dd
    e5d0:	0000ea41 	.word	0x0000ea41
    e5d4:	0000eab9 	.word	0x0000eab9
    e5d8:	0000eb29 	.word	0x0000eb29
    e5dc:	0000eb79 	.word	0x0000eb79
    e5e0:	0000eba1 	.word	0x0000eba1
    e5e4:	0000ebc9 	.word	0x0000ebc9

0000e5e8 <Radio_WriteFrequency>:
    e5e8:	b570      	push	{r4, r5, r6, lr}
    e5ea:	490d      	ldr	r1, [pc, #52]	; (e620 <Radio_WriteFrequency+0x38>)
    e5ec:	4d0d      	ldr	r5, [pc, #52]	; (e624 <Radio_WriteFrequency+0x3c>)
    e5ee:	0006      	movs	r6, r0
    e5f0:	47a8      	blx	r5
    e5f2:	4b0d      	ldr	r3, [pc, #52]	; (e628 <Radio_WriteFrequency+0x40>)
    e5f4:	0004      	movs	r4, r0
    e5f6:	490a      	ldr	r1, [pc, #40]	; (e620 <Radio_WriteFrequency+0x38>)
    e5f8:	0030      	movs	r0, r6
    e5fa:	4798      	blx	r3
    e5fc:	0208      	lsls	r0, r1, #8
    e5fe:	4908      	ldr	r1, [pc, #32]	; (e620 <Radio_WriteFrequency+0x38>)
    e600:	47a8      	blx	r5
    e602:	0224      	lsls	r4, r4, #8
    e604:	1904      	adds	r4, r0, r4
    e606:	0c21      	lsrs	r1, r4, #16
    e608:	4d08      	ldr	r5, [pc, #32]	; (e62c <Radio_WriteFrequency+0x44>)
    e60a:	b2c9      	uxtb	r1, r1
    e60c:	2006      	movs	r0, #6
    e60e:	47a8      	blx	r5
    e610:	0a21      	lsrs	r1, r4, #8
    e612:	b2c9      	uxtb	r1, r1
    e614:	2007      	movs	r0, #7
    e616:	47a8      	blx	r5
    e618:	b2e1      	uxtb	r1, r4
    e61a:	2008      	movs	r0, #8
    e61c:	47a8      	blx	r5
    e61e:	bd70      	pop	{r4, r5, r6, pc}
    e620:	00003d09 	.word	0x00003d09
    e624:	000135c5 	.word	0x000135c5
    e628:	000136d1 	.word	0x000136d1
    e62c:	0000c509 	.word	0x0000c509

0000e630 <Radio_WriteConfiguration>:
    e630:	b5f0      	push	{r4, r5, r6, r7, lr}
    e632:	4cb0      	ldr	r4, [pc, #704]	; (e8f4 <Radio_WriteConfiguration+0x2c4>)
    e634:	2200      	movs	r2, #0
    e636:	0023      	movs	r3, r4
    e638:	b085      	sub	sp, #20
    e63a:	9002      	str	r0, [sp, #8]
    e63c:	3334      	adds	r3, #52	; 0x34
    e63e:	0010      	movs	r0, r2
    e640:	7819      	ldrb	r1, [r3, #0]
    e642:	4bad      	ldr	r3, [pc, #692]	; (e8f8 <Radio_WriteConfiguration+0x2c8>)
    e644:	4798      	blx	r3
    e646:	4bad      	ldr	r3, [pc, #692]	; (e8fc <Radio_WriteConfiguration+0x2cc>)
    e648:	6820      	ldr	r0, [r4, #0]
    e64a:	4798      	blx	r3
    e64c:	1ce3      	adds	r3, r4, #3
    e64e:	1d62      	adds	r2, r4, #5
    e650:	7fdb      	ldrb	r3, [r3, #31]
    e652:	7fd2      	ldrb	r2, [r2, #31]
    e654:	b25b      	sxtb	r3, r3
    e656:	4eaa      	ldr	r6, [pc, #680]	; (e900 <Radio_WriteConfiguration+0x2d0>)
    e658:	4daa      	ldr	r5, [pc, #680]	; (e904 <Radio_WriteConfiguration+0x2d4>)
    e65a:	2a00      	cmp	r2, #0
    e65c:	d000      	beq.n	e660 <Radio_WriteConfiguration+0x30>
    e65e:	e0fc      	b.n	e85a <Radio_WriteConfiguration+0x22a>
    e660:	1c1f      	adds	r7, r3, #0
    e662:	2b0f      	cmp	r3, #15
    e664:	dc00      	bgt.n	e668 <Radio_WriteConfiguration+0x38>
    e666:	e0ec      	b.n	e842 <Radio_WriteConfiguration+0x212>
    e668:	270f      	movs	r7, #15
    e66a:	b27b      	sxtb	r3, r7
    e66c:	204d      	movs	r0, #77	; 0x4d
    e66e:	9301      	str	r3, [sp, #4]
    e670:	47b0      	blx	r6
    e672:	21f8      	movs	r1, #248	; 0xf8
    e674:	4008      	ands	r0, r1
    e676:	39f4      	subs	r1, #244	; 0xf4
    e678:	4301      	orrs	r1, r0
    e67a:	204d      	movs	r0, #77	; 0x4d
    e67c:	47a8      	blx	r5
    e67e:	b27b      	sxtb	r3, r7
    e680:	2b00      	cmp	r3, #0
    e682:	db00      	blt.n	e686 <Radio_WriteConfiguration+0x56>
    e684:	e0e4      	b.n	e850 <Radio_WriteConfiguration+0x220>
    e686:	3703      	adds	r7, #3
    e688:	b2f9      	uxtb	r1, r7
    e68a:	2720      	movs	r7, #32
    e68c:	4339      	orrs	r1, r7
    e68e:	2009      	movs	r0, #9
    e690:	47a8      	blx	r5
    e692:	0023      	movs	r3, r4
    e694:	3334      	adds	r3, #52	; 0x34
    e696:	781f      	ldrb	r7, [r3, #0]
    e698:	2f01      	cmp	r7, #1
    e69a:	d000      	beq.n	e69e <Radio_WriteConfiguration+0x6e>
    e69c:	e144      	b.n	e928 <Radio_WriteConfiguration+0x2f8>
    e69e:	7e21      	ldrb	r1, [r4, #24]
    e6a0:	2039      	movs	r0, #57	; 0x39
    e6a2:	47a8      	blx	r5
    e6a4:	4b98      	ldr	r3, [pc, #608]	; (e908 <Radio_WriteConfiguration+0x2d8>)
    e6a6:	201d      	movs	r0, #29
    e6a8:	7819      	ldrb	r1, [r3, #0]
    e6aa:	0023      	movs	r3, r4
    e6ac:	3333      	adds	r3, #51	; 0x33
    e6ae:	781b      	ldrb	r3, [r3, #0]
    e6b0:	0109      	lsls	r1, r1, #4
    e6b2:	005b      	lsls	r3, r3, #1
    e6b4:	4319      	orrs	r1, r3
    e6b6:	1de3      	adds	r3, r4, #7
    e6b8:	7fdb      	ldrb	r3, [r3, #31]
    e6ba:	401f      	ands	r7, r3
    e6bc:	4339      	orrs	r1, r7
    e6be:	b2c9      	uxtb	r1, r1
    e6c0:	47a8      	blx	r5
    e6c2:	1d23      	adds	r3, r4, #4
    e6c4:	7fd9      	ldrb	r1, [r3, #31]
    e6c6:	2304      	movs	r3, #4
    e6c8:	0089      	lsls	r1, r1, #2
    e6ca:	4019      	ands	r1, r3
    e6cc:	0023      	movs	r3, r4
    e6ce:	3335      	adds	r3, #53	; 0x35
    e6d0:	781b      	ldrb	r3, [r3, #0]
    e6d2:	201e      	movs	r0, #30
    e6d4:	011b      	lsls	r3, r3, #4
    e6d6:	4319      	orrs	r1, r3
    e6d8:	9b02      	ldr	r3, [sp, #8]
    e6da:	059b      	lsls	r3, r3, #22
    e6dc:	0f9b      	lsrs	r3, r3, #30
    e6de:	4319      	orrs	r1, r3
    e6e0:	b2c9      	uxtb	r1, r1
    e6e2:	47a8      	blx	r5
    e6e4:	2300      	movs	r3, #0
    e6e6:	8ae1      	ldrh	r1, [r4, #22]
    e6e8:	4299      	cmp	r1, r3
    e6ea:	d011      	beq.n	e710 <Radio_WriteConfiguration+0xe0>
    e6ec:	4a86      	ldr	r2, [pc, #536]	; (e908 <Radio_WriteConfiguration+0x2d8>)
    e6ee:	7812      	ldrb	r2, [r2, #0]
    e6f0:	2a08      	cmp	r2, #8
    e6f2:	d100      	bne.n	e6f6 <Radio_WriteConfiguration+0xc6>
    e6f4:	e0e4      	b.n	e8c0 <Radio_WriteConfiguration+0x290>
    e6f6:	2a09      	cmp	r2, #9
    e6f8:	d100      	bne.n	e6fc <Radio_WriteConfiguration+0xcc>
    e6fa:	e0e3      	b.n	e8c4 <Radio_WriteConfiguration+0x294>
    e6fc:	2a07      	cmp	r2, #7
    e6fe:	d000      	beq.n	e702 <Radio_WriteConfiguration+0xd2>
    e700:	e0e3      	b.n	e8ca <Radio_WriteConfiguration+0x29a>
    e702:	337d      	adds	r3, #125	; 0x7d
    e704:	4359      	muls	r1, r3
    e706:	0023      	movs	r3, r4
    e708:	3335      	adds	r3, #53	; 0x35
    e70a:	781b      	ldrb	r3, [r3, #0]
    e70c:	40d9      	lsrs	r1, r3
    e70e:	000b      	movs	r3, r1
    e710:	b2d9      	uxtb	r1, r3
    e712:	2024      	movs	r0, #36	; 0x24
    e714:	4d7b      	ldr	r5, [pc, #492]	; (e904 <Radio_WriteConfiguration+0x2d4>)
    e716:	47a8      	blx	r5
    e718:	466b      	mov	r3, sp
    e71a:	201f      	movs	r0, #31
    e71c:	7a19      	ldrb	r1, [r3, #8]
    e71e:	47a8      	blx	r5
    e720:	2026      	movs	r0, #38	; 0x26
    e722:	47b0      	blx	r6
    e724:	0023      	movs	r3, r4
    e726:	3335      	adds	r3, #53	; 0x35
    e728:	781b      	ldrb	r3, [r3, #0]
    e72a:	2b0c      	cmp	r3, #12
    e72c:	d105      	bne.n	e73a <Radio_WriteConfiguration+0x10a>
    e72e:	0023      	movs	r3, r4
    e730:	3336      	adds	r3, #54	; 0x36
    e732:	781b      	ldrb	r3, [r3, #0]
    e734:	3b07      	subs	r3, #7
    e736:	2b01      	cmp	r3, #1
    e738:	d906      	bls.n	e748 <Radio_WriteConfiguration+0x118>
    e73a:	6b62      	ldr	r2, [r4, #52]	; 0x34
    e73c:	4b73      	ldr	r3, [pc, #460]	; (e90c <Radio_WriteConfiguration+0x2dc>)
    e73e:	4013      	ands	r3, r2
    e740:	4a73      	ldr	r2, [pc, #460]	; (e910 <Radio_WriteConfiguration+0x2e0>)
    e742:	4293      	cmp	r3, r2
    e744:	d000      	beq.n	e748 <Radio_WriteConfiguration+0x118>
    e746:	e0c2      	b.n	e8ce <Radio_WriteConfiguration+0x29e>
    e748:	2108      	movs	r1, #8
    e74a:	4308      	orrs	r0, r1
    e74c:	b2c0      	uxtb	r0, r0
    e74e:	2104      	movs	r1, #4
    e750:	4301      	orrs	r1, r0
    e752:	2026      	movs	r0, #38	; 0x26
    e754:	47a8      	blx	r5
    e756:	2031      	movs	r0, #49	; 0x31
    e758:	47b0      	blx	r6
    e75a:	21f8      	movs	r1, #248	; 0xf8
    e75c:	4008      	ands	r0, r1
    e75e:	39f5      	subs	r1, #245	; 0xf5
    e760:	4301      	orrs	r1, r0
    e762:	2031      	movs	r0, #49	; 0x31
    e764:	47a8      	blx	r5
    e766:	210a      	movs	r1, #10
    e768:	2037      	movs	r0, #55	; 0x37
    e76a:	47a8      	blx	r5
    e76c:	0023      	movs	r3, r4
    e76e:	3331      	adds	r3, #49	; 0x31
    e770:	781b      	ldrb	r3, [r3, #0]
    e772:	2b12      	cmp	r3, #18
    e774:	d11e      	bne.n	e7b4 <Radio_WriteConfiguration+0x184>
    e776:	0023      	movs	r3, r4
    e778:	3336      	adds	r3, #54	; 0x36
    e77a:	781b      	ldrb	r3, [r3, #0]
    e77c:	3b07      	subs	r3, #7
    e77e:	2b01      	cmp	r3, #1
    e780:	d80b      	bhi.n	e79a <Radio_WriteConfiguration+0x16a>
    e782:	2031      	movs	r0, #49	; 0x31
    e784:	47b0      	blx	r6
    e786:	217f      	movs	r1, #127	; 0x7f
    e788:	4001      	ands	r1, r0
    e78a:	2031      	movs	r0, #49	; 0x31
    e78c:	47a8      	blx	r5
    e78e:	2140      	movs	r1, #64	; 0x40
    e790:	202f      	movs	r0, #47	; 0x2f
    e792:	47a8      	blx	r5
    e794:	2100      	movs	r1, #0
    e796:	2030      	movs	r0, #48	; 0x30
    e798:	47a8      	blx	r5
    e79a:	0023      	movs	r3, r4
    e79c:	3336      	adds	r3, #54	; 0x36
    e79e:	781b      	ldrb	r3, [r3, #0]
    e7a0:	2b09      	cmp	r3, #9
    e7a2:	d107      	bne.n	e7b4 <Radio_WriteConfiguration+0x184>
    e7a4:	2031      	movs	r0, #49	; 0x31
    e7a6:	47b0      	blx	r6
    e7a8:	2180      	movs	r1, #128	; 0x80
    e7aa:	4249      	negs	r1, r1
    e7ac:	4301      	orrs	r1, r0
    e7ae:	b2c9      	uxtb	r1, r1
    e7b0:	2031      	movs	r0, #49	; 0x31
    e7b2:	47a8      	blx	r5
    e7b4:	2033      	movs	r0, #51	; 0x33
    e7b6:	47b0      	blx	r6
    e7b8:	1da3      	adds	r3, r4, #6
    e7ba:	7fd9      	ldrb	r1, [r3, #31]
    e7bc:	2340      	movs	r3, #64	; 0x40
    e7be:	0189      	lsls	r1, r1, #6
    e7c0:	4398      	bics	r0, r3
    e7c2:	4019      	ands	r1, r3
    e7c4:	4301      	orrs	r1, r0
    e7c6:	b2c9      	uxtb	r1, r1
    e7c8:	2033      	movs	r0, #51	; 0x33
    e7ca:	47a8      	blx	r5
    e7cc:	8aa1      	ldrh	r1, [r4, #20]
    e7ce:	2020      	movs	r0, #32
    e7d0:	0a09      	lsrs	r1, r1, #8
    e7d2:	47a8      	blx	r5
    e7d4:	7d21      	ldrb	r1, [r4, #20]
    e7d6:	2021      	movs	r0, #33	; 0x21
    e7d8:	47a8      	blx	r5
    e7da:	2100      	movs	r1, #0
    e7dc:	200d      	movs	r0, #13
    e7de:	47a8      	blx	r5
    e7e0:	2100      	movs	r1, #0
    e7e2:	200e      	movs	r0, #14
    e7e4:	47a8      	blx	r5
    e7e6:	2100      	movs	r1, #0
    e7e8:	200f      	movs	r0, #15
    e7ea:	47a8      	blx	r5
    e7ec:	0023      	movs	r3, r4
    e7ee:	3331      	adds	r3, #49	; 0x31
    e7f0:	781b      	ldrb	r3, [r3, #0]
    e7f2:	2b12      	cmp	r3, #18
    e7f4:	d120      	bne.n	e838 <Radio_WriteConfiguration+0x208>
    e7f6:	0023      	movs	r3, r4
    e7f8:	3336      	adds	r3, #54	; 0x36
    e7fa:	781b      	ldrb	r3, [r3, #0]
    e7fc:	2b09      	cmp	r3, #9
    e7fe:	d000      	beq.n	e802 <Radio_WriteConfiguration+0x1d2>
    e800:	e072      	b.n	e8e8 <Radio_WriteConfiguration+0x2b8>
    e802:	4a44      	ldr	r2, [pc, #272]	; (e914 <Radio_WriteConfiguration+0x2e4>)
    e804:	6823      	ldr	r3, [r4, #0]
    e806:	1899      	adds	r1, r3, r2
    e808:	4a43      	ldr	r2, [pc, #268]	; (e918 <Radio_WriteConfiguration+0x2e8>)
    e80a:	4291      	cmp	r1, r2
    e80c:	d862      	bhi.n	e8d4 <Radio_WriteConfiguration+0x2a4>
    e80e:	2102      	movs	r1, #2
    e810:	2036      	movs	r0, #54	; 0x36
    e812:	47a8      	blx	r5
    e814:	2164      	movs	r1, #100	; 0x64
    e816:	203a      	movs	r0, #58	; 0x3a
    e818:	47a8      	blx	r5
    e81a:	0023      	movs	r3, r4
    e81c:	3336      	adds	r3, #54	; 0x36
    e81e:	781b      	ldrb	r3, [r3, #0]
    e820:	2165      	movs	r1, #101	; 0x65
    e822:	203a      	movs	r0, #58	; 0x3a
    e824:	2b09      	cmp	r3, #9
    e826:	d162      	bne.n	e8ee <Radio_WriteConfiguration+0x2be>
    e828:	3406      	adds	r4, #6
    e82a:	7fe3      	ldrb	r3, [r4, #31]
    e82c:	2b01      	cmp	r3, #1
    e82e:	d15e      	bne.n	e8ee <Radio_WriteConfiguration+0x2be>
    e830:	47a8      	blx	r5
    e832:	2119      	movs	r1, #25
    e834:	203b      	movs	r0, #59	; 0x3b
    e836:	47a8      	blx	r5
    e838:	21ff      	movs	r1, #255	; 0xff
    e83a:	2012      	movs	r0, #18
    e83c:	47a8      	blx	r5
    e83e:	b005      	add	sp, #20
    e840:	bdf0      	pop	{r4, r5, r6, r7, pc}
    e842:	b25b      	sxtb	r3, r3
    e844:	3303      	adds	r3, #3
    e846:	db00      	blt.n	e84a <Radio_WriteConfiguration+0x21a>
    e848:	e70f      	b.n	e66a <Radio_WriteConfiguration+0x3a>
    e84a:	4b34      	ldr	r3, [pc, #208]	; (e91c <Radio_WriteConfiguration+0x2ec>)
    e84c:	781f      	ldrb	r7, [r3, #0]
    e84e:	e70c      	b.n	e66a <Radio_WriteConfiguration+0x3a>
    e850:	2170      	movs	r1, #112	; 0x70
    e852:	9b01      	ldr	r3, [sp, #4]
    e854:	4319      	orrs	r1, r3
    e856:	b2c9      	uxtb	r1, r1
    e858:	e719      	b.n	e68e <Radio_WriteConfiguration+0x5e>
    e85a:	2b01      	cmp	r3, #1
    e85c:	dd07      	ble.n	e86e <Radio_WriteConfiguration+0x23e>
    e85e:	2714      	movs	r7, #20
    e860:	2b13      	cmp	r3, #19
    e862:	dc06      	bgt.n	e872 <Radio_WriteConfiguration+0x242>
    e864:	1c1f      	adds	r7, r3, #0
    e866:	2b11      	cmp	r3, #17
    e868:	dd02      	ble.n	e870 <Radio_WriteConfiguration+0x240>
    e86a:	2711      	movs	r7, #17
    e86c:	e000      	b.n	e870 <Radio_WriteConfiguration+0x240>
    e86e:	2702      	movs	r7, #2
    e870:	b27f      	sxtb	r7, r7
    e872:	200b      	movs	r0, #11
    e874:	47b0      	blx	r6
    e876:	9003      	str	r0, [sp, #12]
    e878:	204d      	movs	r0, #77	; 0x4d
    e87a:	47b0      	blx	r6
    e87c:	2307      	movs	r3, #7
    e87e:	4398      	bics	r0, r3
    e880:	b2c1      	uxtb	r1, r0
    e882:	2f14      	cmp	r7, #20
    e884:	d112      	bne.n	e8ac <Radio_WriteConfiguration+0x27c>
    e886:	4319      	orrs	r1, r3
    e888:	9b03      	ldr	r3, [sp, #12]
    e88a:	37cb      	adds	r7, #203	; 0xcb
    e88c:	403b      	ands	r3, r7
    e88e:	001f      	movs	r7, r3
    e890:	230f      	movs	r3, #15
    e892:	9301      	str	r3, [sp, #4]
    e894:	204d      	movs	r0, #77	; 0x4d
    e896:	47a8      	blx	r5
    e898:	2180      	movs	r1, #128	; 0x80
    e89a:	9b01      	ldr	r3, [sp, #4]
    e89c:	4249      	negs	r1, r1
    e89e:	4319      	orrs	r1, r3
    e8a0:	b2c9      	uxtb	r1, r1
    e8a2:	2009      	movs	r0, #9
    e8a4:	47a8      	blx	r5
    e8a6:	0039      	movs	r1, r7
    e8a8:	200b      	movs	r0, #11
    e8aa:	e6f1      	b.n	e690 <Radio_WriteConfiguration+0x60>
    e8ac:	3f02      	subs	r7, #2
    e8ae:	b27b      	sxtb	r3, r7
    e8b0:	2720      	movs	r7, #32
    e8b2:	2004      	movs	r0, #4
    e8b4:	9301      	str	r3, [sp, #4]
    e8b6:	9b03      	ldr	r3, [sp, #12]
    e8b8:	4301      	orrs	r1, r0
    e8ba:	431f      	orrs	r7, r3
    e8bc:	b2ff      	uxtb	r7, r7
    e8be:	e7e9      	b.n	e894 <Radio_WriteConfiguration+0x264>
    e8c0:	23fa      	movs	r3, #250	; 0xfa
    e8c2:	e71f      	b.n	e704 <Radio_WriteConfiguration+0xd4>
    e8c4:	23fa      	movs	r3, #250	; 0xfa
    e8c6:	005b      	lsls	r3, r3, #1
    e8c8:	e71c      	b.n	e704 <Radio_WriteConfiguration+0xd4>
    e8ca:	0019      	movs	r1, r3
    e8cc:	e71b      	b.n	e706 <Radio_WriteConfiguration+0xd6>
    e8ce:	21f7      	movs	r1, #247	; 0xf7
    e8d0:	4008      	ands	r0, r1
    e8d2:	e73c      	b.n	e74e <Radio_WriteConfiguration+0x11e>
    e8d4:	4a12      	ldr	r2, [pc, #72]	; (e920 <Radio_WriteConfiguration+0x2f0>)
    e8d6:	189b      	adds	r3, r3, r2
    e8d8:	4a12      	ldr	r2, [pc, #72]	; (e924 <Radio_WriteConfiguration+0x2f4>)
    e8da:	4293      	cmp	r3, r2
    e8dc:	d804      	bhi.n	e8e8 <Radio_WriteConfiguration+0x2b8>
    e8de:	2102      	movs	r1, #2
    e8e0:	2036      	movs	r0, #54	; 0x36
    e8e2:	47a8      	blx	r5
    e8e4:	217f      	movs	r1, #127	; 0x7f
    e8e6:	e796      	b.n	e816 <Radio_WriteConfiguration+0x1e6>
    e8e8:	2103      	movs	r1, #3
    e8ea:	2036      	movs	r0, #54	; 0x36
    e8ec:	e794      	b.n	e818 <Radio_WriteConfiguration+0x1e8>
    e8ee:	47a8      	blx	r5
    e8f0:	211d      	movs	r1, #29
    e8f2:	e79f      	b.n	e834 <Radio_WriteConfiguration+0x204>
    e8f4:	20002d78 	.word	0x20002d78
    e8f8:	0000d731 	.word	0x0000d731
    e8fc:	0000e5e9 	.word	0x0000e5e9
    e900:	0000c531 	.word	0x0000c531
    e904:	0000c509 	.word	0x0000c509
    e908:	20002dae 	.word	0x20002dae
    e90c:	00ffff00 	.word	0x00ffff00
    e910:	00070b00 	.word	0x00070b00
    e914:	cc9eec80 	.word	0xcc9eec80
    e918:	096ae380 	.word	0x096ae380
    e91c:	00018d18 	.word	0x00018d18
    e920:	e78fe580 	.word	0xe78fe580
    e924:	06dac2c0 	.word	0x06dac2c0
    e928:	6863      	ldr	r3, [r4, #4]
    e92a:	492c      	ldr	r1, [pc, #176]	; (e9dc <Radio_WriteConfiguration+0x3ac>)
    e92c:	0218      	lsls	r0, r3, #8
    e92e:	4b2c      	ldr	r3, [pc, #176]	; (e9e0 <Radio_WriteConfiguration+0x3b0>)
    e930:	4798      	blx	r3
    e932:	0007      	movs	r7, r0
    e934:	0a01      	lsrs	r1, r0, #8
    e936:	b2c9      	uxtb	r1, r1
    e938:	2004      	movs	r0, #4
    e93a:	47a8      	blx	r5
    e93c:	b2f9      	uxtb	r1, r7
    e93e:	2005      	movs	r0, #5
    e940:	47a8      	blx	r5
    e942:	4b27      	ldr	r3, [pc, #156]	; (e9e0 <Radio_WriteConfiguration+0x3b0>)
    e944:	68a1      	ldr	r1, [r4, #8]
    e946:	4827      	ldr	r0, [pc, #156]	; (e9e4 <Radio_WriteConfiguration+0x3b4>)
    e948:	4798      	blx	r3
    e94a:	0007      	movs	r7, r0
    e94c:	0a01      	lsrs	r1, r0, #8
    e94e:	b2c9      	uxtb	r1, r1
    e950:	2002      	movs	r0, #2
    e952:	47a8      	blx	r5
    e954:	b2f9      	uxtb	r1, r7
    e956:	2003      	movs	r0, #3
    e958:	47a8      	blx	r5
    e95a:	2100      	movs	r1, #0
    e95c:	205d      	movs	r0, #93	; 0x5d
    e95e:	47a8      	blx	r5
    e960:	8aa1      	ldrh	r1, [r4, #20]
    e962:	2025      	movs	r0, #37	; 0x25
    e964:	0a09      	lsrs	r1, r1, #8
    e966:	47a8      	blx	r5
    e968:	7d21      	ldrb	r1, [r4, #20]
    e96a:	2026      	movs	r0, #38	; 0x26
    e96c:	47a8      	blx	r5
    e96e:	219e      	movs	r1, #158	; 0x9e
    e970:	200d      	movs	r0, #13
    e972:	47a8      	blx	r5
    e974:	21bf      	movs	r1, #191	; 0xbf
    e976:	2035      	movs	r0, #53	; 0x35
    e978:	47a8      	blx	r5
    e97a:	200a      	movs	r0, #10
    e97c:	47b0      	blx	r6
    e97e:	0023      	movs	r3, r4
    e980:	3337      	adds	r3, #55	; 0x37
    e982:	7819      	ldrb	r1, [r3, #0]
    e984:	2360      	movs	r3, #96	; 0x60
    e986:	0149      	lsls	r1, r1, #5
    e988:	4398      	bics	r0, r3
    e98a:	4301      	orrs	r1, r0
    e98c:	b2c9      	uxtb	r1, r1
    e98e:	200a      	movs	r0, #10
    e990:	47a8      	blx	r5
    e992:	1d23      	adds	r3, r4, #4
    e994:	7fdb      	ldrb	r3, [r3, #31]
    e996:	21c0      	movs	r1, #192	; 0xc0
    e998:	2b00      	cmp	r3, #0
    e99a:	d000      	beq.n	e99e <Radio_WriteConfiguration+0x36e>
    e99c:	3110      	adds	r1, #16
    e99e:	2030      	movs	r0, #48	; 0x30
    e9a0:	47a8      	blx	r5
    e9a2:	2600      	movs	r6, #0
    e9a4:	1ca3      	adds	r3, r4, #2
    e9a6:	7fd9      	ldrb	r1, [r3, #31]
    e9a8:	428e      	cmp	r6, r1
    e9aa:	d30d      	bcc.n	e9c8 <Radio_WriteConfiguration+0x398>
    e9ac:	2900      	cmp	r1, #0
    e9ae:	d003      	beq.n	e9b8 <Radio_WriteConfiguration+0x388>
    e9b0:	2310      	movs	r3, #16
    e9b2:	3901      	subs	r1, #1
    e9b4:	4319      	orrs	r1, r3
    e9b6:	b2c9      	uxtb	r1, r1
    e9b8:	2027      	movs	r0, #39	; 0x27
    e9ba:	47a8      	blx	r5
    e9bc:	21ff      	movs	r1, #255	; 0xff
    e9be:	203e      	movs	r0, #62	; 0x3e
    e9c0:	47a8      	blx	r5
    e9c2:	21ff      	movs	r1, #255	; 0xff
    e9c4:	203f      	movs	r0, #63	; 0x3f
    e9c6:	e739      	b.n	e83c <Radio_WriteConfiguration+0x20c>
    e9c8:	0030      	movs	r0, r6
    e9ca:	19a3      	adds	r3, r4, r6
    e9cc:	3028      	adds	r0, #40	; 0x28
    e9ce:	7e59      	ldrb	r1, [r3, #25]
    e9d0:	b2c0      	uxtb	r0, r0
    e9d2:	3601      	adds	r6, #1
    e9d4:	47a8      	blx	r5
    e9d6:	b2f6      	uxtb	r6, r6
    e9d8:	e7e4      	b.n	e9a4 <Radio_WriteConfiguration+0x374>
    e9da:	46c0      	nop			; (mov r8, r8)
    e9dc:	00003d09 	.word	0x00003d09
    e9e0:	000135c5 	.word	0x000135c5
    e9e4:	01e84800 	.word	0x01e84800

0000e9e8 <RADIO_getMappingAndOpmode>:
    e9e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    e9ea:	0006      	movs	r6, r0
    e9ec:	4d06      	ldr	r5, [pc, #24]	; (ea08 <RADIO_getMappingAndOpmode+0x20>)
    e9ee:	2040      	movs	r0, #64	; 0x40
    e9f0:	001f      	movs	r7, r3
    e9f2:	0014      	movs	r4, r2
    e9f4:	9101      	str	r1, [sp, #4]
    e9f6:	47a8      	blx	r5
    e9f8:	4004      	ands	r4, r0
    e9fa:	413c      	asrs	r4, r7
    e9fc:	2001      	movs	r0, #1
    e9fe:	7034      	strb	r4, [r6, #0]
    ea00:	47a8      	blx	r5
    ea02:	9b01      	ldr	r3, [sp, #4]
    ea04:	7018      	strb	r0, [r3, #0]
    ea06:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    ea08:	0000c531 	.word	0x0000c531

0000ea0c <RADIO_UnhandledInterrupt.part.0>:
    ea0c:	b510      	push	{r4, lr}
    ea0e:	21ff      	movs	r1, #255	; 0xff
    ea10:	2012      	movs	r0, #18
    ea12:	4b01      	ldr	r3, [pc, #4]	; (ea18 <RADIO_UnhandledInterrupt.part.0+0xc>)
    ea14:	4798      	blx	r3
    ea16:	bd10      	pop	{r4, pc}
    ea18:	0000c509 	.word	0x0000c509

0000ea1c <RADIO_UnhandledInterrupt>:
    ea1c:	b510      	push	{r4, lr}
    ea1e:	2801      	cmp	r0, #1
    ea20:	d102      	bne.n	ea28 <RADIO_UnhandledInterrupt+0xc>
    ea22:	4b05      	ldr	r3, [pc, #20]	; (ea38 <RADIO_UnhandledInterrupt+0x1c>)
    ea24:	4798      	blx	r3
    ea26:	bd10      	pop	{r4, pc}
    ea28:	21ff      	movs	r1, #255	; 0xff
    ea2a:	203e      	movs	r0, #62	; 0x3e
    ea2c:	4c03      	ldr	r4, [pc, #12]	; (ea3c <RADIO_UnhandledInterrupt+0x20>)
    ea2e:	47a0      	blx	r4
    ea30:	21ff      	movs	r1, #255	; 0xff
    ea32:	203f      	movs	r0, #63	; 0x3f
    ea34:	47a0      	blx	r4
    ea36:	e7f6      	b.n	ea26 <RADIO_UnhandledInterrupt+0xa>
    ea38:	0000ea0d 	.word	0x0000ea0d
    ea3c:	0000c509 	.word	0x0000c509

0000ea40 <RADIO_DIO0>:
    ea40:	b573      	push	{r0, r1, r4, r5, r6, lr}
    ea42:	466b      	mov	r3, sp
    ea44:	1ddc      	adds	r4, r3, #7
    ea46:	1d9d      	adds	r5, r3, #6
    ea48:	22c0      	movs	r2, #192	; 0xc0
    ea4a:	2306      	movs	r3, #6
    ea4c:	0028      	movs	r0, r5
    ea4e:	0021      	movs	r1, r4
    ea50:	4e12      	ldr	r6, [pc, #72]	; (ea9c <RADIO_DIO0+0x5c>)
    ea52:	47b0      	blx	r6
    ea54:	7823      	ldrb	r3, [r4, #0]
    ea56:	7828      	ldrb	r0, [r5, #0]
    ea58:	b25a      	sxtb	r2, r3
    ea5a:	b2c0      	uxtb	r0, r0
    ea5c:	2a00      	cmp	r2, #0
    ea5e:	da0b      	bge.n	ea78 <RADIO_DIO0+0x38>
    ea60:	2800      	cmp	r0, #0
    ea62:	d004      	beq.n	ea6e <RADIO_DIO0+0x2e>
    ea64:	2801      	cmp	r0, #1
    ea66:	d005      	beq.n	ea74 <RADIO_DIO0+0x34>
    ea68:	4b0d      	ldr	r3, [pc, #52]	; (eaa0 <RADIO_DIO0+0x60>)
    ea6a:	4798      	blx	r3
    ea6c:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
    ea6e:	4b0d      	ldr	r3, [pc, #52]	; (eaa4 <RADIO_DIO0+0x64>)
    ea70:	4798      	blx	r3
    ea72:	e7fb      	b.n	ea6c <RADIO_DIO0+0x2c>
    ea74:	4b0c      	ldr	r3, [pc, #48]	; (eaa8 <RADIO_DIO0+0x68>)
    ea76:	e7fb      	b.n	ea70 <RADIO_DIO0+0x30>
    ea78:	2800      	cmp	r0, #0
    ea7a:	d10a      	bne.n	ea92 <RADIO_DIO0+0x52>
    ea7c:	2207      	movs	r2, #7
    ea7e:	4013      	ands	r3, r2
    ea80:	7023      	strb	r3, [r4, #0]
    ea82:	2b03      	cmp	r3, #3
    ea84:	d101      	bne.n	ea8a <RADIO_DIO0+0x4a>
    ea86:	4b09      	ldr	r3, [pc, #36]	; (eaac <RADIO_DIO0+0x6c>)
    ea88:	e7f2      	b.n	ea70 <RADIO_DIO0+0x30>
    ea8a:	2b05      	cmp	r3, #5
    ea8c:	d102      	bne.n	ea94 <RADIO_DIO0+0x54>
    ea8e:	4b08      	ldr	r3, [pc, #32]	; (eab0 <RADIO_DIO0+0x70>)
    ea90:	e7ee      	b.n	ea70 <RADIO_DIO0+0x30>
    ea92:	2000      	movs	r0, #0
    ea94:	4b07      	ldr	r3, [pc, #28]	; (eab4 <RADIO_DIO0+0x74>)
    ea96:	4798      	blx	r3
    ea98:	e7e8      	b.n	ea6c <RADIO_DIO0+0x2c>
    ea9a:	46c0      	nop			; (mov r8, r8)
    ea9c:	0000e9e9 	.word	0x0000e9e9
    eaa0:	0000ea0d 	.word	0x0000ea0d
    eaa4:	0000f0d1 	.word	0x0000f0d1
    eaa8:	0000efd5 	.word	0x0000efd5
    eaac:	0000f051 	.word	0x0000f051
    eab0:	0000f14d 	.word	0x0000f14d
    eab4:	0000ea1d 	.word	0x0000ea1d

0000eab8 <RADIO_DIO1>:
    eab8:	b573      	push	{r0, r1, r4, r5, r6, lr}
    eaba:	466b      	mov	r3, sp
    eabc:	1ddc      	adds	r4, r3, #7
    eabe:	1d9d      	adds	r5, r3, #6
    eac0:	2230      	movs	r2, #48	; 0x30
    eac2:	2304      	movs	r3, #4
    eac4:	0021      	movs	r1, r4
    eac6:	0028      	movs	r0, r5
    eac8:	4e11      	ldr	r6, [pc, #68]	; (eb10 <RADIO_DIO1+0x58>)
    eaca:	47b0      	blx	r6
    eacc:	7822      	ldrb	r2, [r4, #0]
    eace:	782b      	ldrb	r3, [r5, #0]
    ead0:	b251      	sxtb	r1, r2
    ead2:	2900      	cmp	r1, #0
    ead4:	da0c      	bge.n	eaf0 <RADIO_DIO1+0x38>
    ead6:	b2db      	uxtb	r3, r3
    ead8:	2b00      	cmp	r3, #0
    eada:	d004      	beq.n	eae6 <RADIO_DIO1+0x2e>
    eadc:	2b01      	cmp	r3, #1
    eade:	d005      	beq.n	eaec <RADIO_DIO1+0x34>
    eae0:	4b0c      	ldr	r3, [pc, #48]	; (eb14 <RADIO_DIO1+0x5c>)
    eae2:	4798      	blx	r3
    eae4:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
    eae6:	4b0c      	ldr	r3, [pc, #48]	; (eb18 <RADIO_DIO1+0x60>)
    eae8:	4798      	blx	r3
    eaea:	e7fb      	b.n	eae4 <RADIO_DIO1+0x2c>
    eaec:	4b0b      	ldr	r3, [pc, #44]	; (eb1c <RADIO_DIO1+0x64>)
    eaee:	e7fb      	b.n	eae8 <RADIO_DIO1+0x30>
    eaf0:	2107      	movs	r1, #7
    eaf2:	b2db      	uxtb	r3, r3
    eaf4:	400a      	ands	r2, r1
    eaf6:	7022      	strb	r2, [r4, #0]
    eaf8:	2b00      	cmp	r3, #0
    eafa:	d005      	beq.n	eb08 <RADIO_DIO1+0x50>
    eafc:	2b01      	cmp	r3, #1
    eafe:	d1f1      	bne.n	eae4 <RADIO_DIO1+0x2c>
    eb00:	2a03      	cmp	r2, #3
    eb02:	d1ef      	bne.n	eae4 <RADIO_DIO1+0x2c>
    eb04:	4b06      	ldr	r3, [pc, #24]	; (eb20 <RADIO_DIO1+0x68>)
    eb06:	e7ef      	b.n	eae8 <RADIO_DIO1+0x30>
    eb08:	4b06      	ldr	r3, [pc, #24]	; (eb24 <RADIO_DIO1+0x6c>)
    eb0a:	2a05      	cmp	r2, #5
    eb0c:	d1ea      	bne.n	eae4 <RADIO_DIO1+0x2c>
    eb0e:	e7eb      	b.n	eae8 <RADIO_DIO1+0x30>
    eb10:	0000e9e9 	.word	0x0000e9e9
    eb14:	0000ea0d 	.word	0x0000ea0d
    eb18:	0000ef59 	.word	0x0000ef59
    eb1c:	0000d815 	.word	0x0000d815
    eb20:	0000ee75 	.word	0x0000ee75
    eb24:	0000edd9 	.word	0x0000edd9

0000eb28 <RADIO_DIO2>:
    eb28:	b573      	push	{r0, r1, r4, r5, r6, lr}
    eb2a:	466b      	mov	r3, sp
    eb2c:	1ddc      	adds	r4, r3, #7
    eb2e:	1d9d      	adds	r5, r3, #6
    eb30:	220c      	movs	r2, #12
    eb32:	2302      	movs	r3, #2
    eb34:	0021      	movs	r1, r4
    eb36:	0028      	movs	r0, r5
    eb38:	4e0b      	ldr	r6, [pc, #44]	; (eb68 <RADIO_DIO2+0x40>)
    eb3a:	47b0      	blx	r6
    eb3c:	7823      	ldrb	r3, [r4, #0]
    eb3e:	782a      	ldrb	r2, [r5, #0]
    eb40:	b259      	sxtb	r1, r3
    eb42:	2900      	cmp	r1, #0
    eb44:	da05      	bge.n	eb52 <RADIO_DIO2+0x2a>
    eb46:	4b09      	ldr	r3, [pc, #36]	; (eb6c <RADIO_DIO2+0x44>)
    eb48:	2a02      	cmp	r2, #2
    eb4a:	d90a      	bls.n	eb62 <RADIO_DIO2+0x3a>
    eb4c:	4b08      	ldr	r3, [pc, #32]	; (eb70 <RADIO_DIO2+0x48>)
    eb4e:	4798      	blx	r3
    eb50:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
    eb52:	2107      	movs	r1, #7
    eb54:	400b      	ands	r3, r1
    eb56:	7023      	strb	r3, [r4, #0]
    eb58:	2a03      	cmp	r2, #3
    eb5a:	d1f9      	bne.n	eb50 <RADIO_DIO2+0x28>
    eb5c:	2b05      	cmp	r3, #5
    eb5e:	d1f7      	bne.n	eb50 <RADIO_DIO2+0x28>
    eb60:	4b04      	ldr	r3, [pc, #16]	; (eb74 <RADIO_DIO2+0x4c>)
    eb62:	4798      	blx	r3
    eb64:	e7f4      	b.n	eb50 <RADIO_DIO2+0x28>
    eb66:	46c0      	nop			; (mov r8, r8)
    eb68:	0000e9e9 	.word	0x0000e9e9
    eb6c:	0000d815 	.word	0x0000d815
    eb70:	0000ea0d 	.word	0x0000ea0d
    eb74:	0000eda9 	.word	0x0000eda9

0000eb78 <RADIO_DIO3>:
    eb78:	b537      	push	{r0, r1, r2, r4, r5, lr}
    eb7a:	466b      	mov	r3, sp
    eb7c:	4668      	mov	r0, sp
    eb7e:	1ddc      	adds	r4, r3, #7
    eb80:	2203      	movs	r2, #3
    eb82:	2300      	movs	r3, #0
    eb84:	0021      	movs	r1, r4
    eb86:	3006      	adds	r0, #6
    eb88:	4d03      	ldr	r5, [pc, #12]	; (eb98 <RADIO_DIO3+0x20>)
    eb8a:	47a8      	blx	r5
    eb8c:	7823      	ldrb	r3, [r4, #0]
    eb8e:	2b7f      	cmp	r3, #127	; 0x7f
    eb90:	d901      	bls.n	eb96 <RADIO_DIO3+0x1e>
    eb92:	4b02      	ldr	r3, [pc, #8]	; (eb9c <RADIO_DIO3+0x24>)
    eb94:	4798      	blx	r3
    eb96:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
    eb98:	0000e9e9 	.word	0x0000e9e9
    eb9c:	0000ea0d 	.word	0x0000ea0d

0000eba0 <RADIO_DIO4>:
    eba0:	b537      	push	{r0, r1, r2, r4, r5, lr}
    eba2:	466b      	mov	r3, sp
    eba4:	4668      	mov	r0, sp
    eba6:	1ddc      	adds	r4, r3, #7
    eba8:	2306      	movs	r3, #6
    ebaa:	22c0      	movs	r2, #192	; 0xc0
    ebac:	18c0      	adds	r0, r0, r3
    ebae:	0021      	movs	r1, r4
    ebb0:	4d03      	ldr	r5, [pc, #12]	; (ebc0 <RADIO_DIO4+0x20>)
    ebb2:	47a8      	blx	r5
    ebb4:	7823      	ldrb	r3, [r4, #0]
    ebb6:	2b7f      	cmp	r3, #127	; 0x7f
    ebb8:	d901      	bls.n	ebbe <RADIO_DIO4+0x1e>
    ebba:	4b02      	ldr	r3, [pc, #8]	; (ebc4 <RADIO_DIO4+0x24>)
    ebbc:	4798      	blx	r3
    ebbe:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
    ebc0:	0000e9e9 	.word	0x0000e9e9
    ebc4:	0000ea0d 	.word	0x0000ea0d

0000ebc8 <RADIO_DIO5>:
    ebc8:	b537      	push	{r0, r1, r2, r4, r5, lr}
    ebca:	466b      	mov	r3, sp
    ebcc:	4668      	mov	r0, sp
    ebce:	1ddc      	adds	r4, r3, #7
    ebd0:	2230      	movs	r2, #48	; 0x30
    ebd2:	2304      	movs	r3, #4
    ebd4:	0021      	movs	r1, r4
    ebd6:	3006      	adds	r0, #6
    ebd8:	4d03      	ldr	r5, [pc, #12]	; (ebe8 <RADIO_DIO5+0x20>)
    ebda:	47a8      	blx	r5
    ebdc:	7823      	ldrb	r3, [r4, #0]
    ebde:	2b7f      	cmp	r3, #127	; 0x7f
    ebe0:	d901      	bls.n	ebe6 <RADIO_DIO5+0x1e>
    ebe2:	4b02      	ldr	r3, [pc, #8]	; (ebec <RADIO_DIO5+0x24>)
    ebe4:	4798      	blx	r3
    ebe6:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
    ebe8:	0000e9e9 	.word	0x0000e9e9
    ebec:	0000ea0d 	.word	0x0000ea0d

0000ebf0 <radioPostTask>:
    ebf0:	b510      	push	{r4, lr}
    ebf2:	0004      	movs	r4, r0
    ebf4:	4b05      	ldr	r3, [pc, #20]	; (ec0c <radioPostTask+0x1c>)
    ebf6:	4798      	blx	r3
    ebf8:	4b05      	ldr	r3, [pc, #20]	; (ec10 <radioPostTask+0x20>)
    ebfa:	8818      	ldrh	r0, [r3, #0]
    ebfc:	4320      	orrs	r0, r4
    ebfe:	8018      	strh	r0, [r3, #0]
    ec00:	4b04      	ldr	r3, [pc, #16]	; (ec14 <radioPostTask+0x24>)
    ec02:	4798      	blx	r3
    ec04:	2002      	movs	r0, #2
    ec06:	4b04      	ldr	r3, [pc, #16]	; (ec18 <radioPostTask+0x28>)
    ec08:	4798      	blx	r3
    ec0a:	bd10      	pop	{r4, pc}
    ec0c:	0000c6c1 	.word	0x0000c6c1
    ec10:	20001e9c 	.word	0x20001e9c
    ec14:	0000c6cd 	.word	0x0000c6cd
    ec18:	0000d70d 	.word	0x0000d70d

0000ec1c <radioClearTask>:
    ec1c:	b510      	push	{r4, lr}
    ec1e:	0004      	movs	r4, r0
    ec20:	4b04      	ldr	r3, [pc, #16]	; (ec34 <radioClearTask+0x18>)
    ec22:	4798      	blx	r3
    ec24:	4a04      	ldr	r2, [pc, #16]	; (ec38 <radioClearTask+0x1c>)
    ec26:	8813      	ldrh	r3, [r2, #0]
    ec28:	43a3      	bics	r3, r4
    ec2a:	8013      	strh	r3, [r2, #0]
    ec2c:	4b03      	ldr	r3, [pc, #12]	; (ec3c <radioClearTask+0x20>)
    ec2e:	4798      	blx	r3
    ec30:	bd10      	pop	{r4, pc}
    ec32:	46c0      	nop			; (mov r8, r8)
    ec34:	0000c6c1 	.word	0x0000c6c1
    ec38:	20001e9c 	.word	0x20001e9c
    ec3c:	0000c6cd 	.word	0x0000c6cd

0000ec40 <RADIO_TaskHandler>:
    ec40:	b570      	push	{r4, r5, r6, lr}
    ec42:	2400      	movs	r4, #0
    ec44:	4d10      	ldr	r5, [pc, #64]	; (ec88 <RADIO_TaskHandler+0x48>)
    ec46:	2601      	movs	r6, #1
    ec48:	882b      	ldrh	r3, [r5, #0]
    ec4a:	42a3      	cmp	r3, r4
    ec4c:	d015      	beq.n	ec7a <RADIO_TaskHandler+0x3a>
    ec4e:	882b      	ldrh	r3, [r5, #0]
    ec50:	4123      	asrs	r3, r4
    ec52:	4233      	tst	r3, r6
    ec54:	d013      	beq.n	ec7e <RADIO_TaskHandler+0x3e>
    ec56:	40a6      	lsls	r6, r4
    ec58:	4b0c      	ldr	r3, [pc, #48]	; (ec8c <RADIO_TaskHandler+0x4c>)
    ec5a:	4798      	blx	r3
    ec5c:	882b      	ldrh	r3, [r5, #0]
    ec5e:	00a4      	lsls	r4, r4, #2
    ec60:	43b3      	bics	r3, r6
    ec62:	802b      	strh	r3, [r5, #0]
    ec64:	4b0a      	ldr	r3, [pc, #40]	; (ec90 <RADIO_TaskHandler+0x50>)
    ec66:	4798      	blx	r3
    ec68:	4b0a      	ldr	r3, [pc, #40]	; (ec94 <RADIO_TaskHandler+0x54>)
    ec6a:	58e3      	ldr	r3, [r4, r3]
    ec6c:	4798      	blx	r3
    ec6e:	882b      	ldrh	r3, [r5, #0]
    ec70:	2b00      	cmp	r3, #0
    ec72:	d002      	beq.n	ec7a <RADIO_TaskHandler+0x3a>
    ec74:	2002      	movs	r0, #2
    ec76:	4b08      	ldr	r3, [pc, #32]	; (ec98 <RADIO_TaskHandler+0x58>)
    ec78:	4798      	blx	r3
    ec7a:	2000      	movs	r0, #0
    ec7c:	bd70      	pop	{r4, r5, r6, pc}
    ec7e:	3401      	adds	r4, #1
    ec80:	2c05      	cmp	r4, #5
    ec82:	d1e4      	bne.n	ec4e <RADIO_TaskHandler+0xe>
    ec84:	e7f9      	b.n	ec7a <RADIO_TaskHandler+0x3a>
    ec86:	46c0      	nop			; (mov r8, r8)
    ec88:	20001e9c 	.word	0x20001e9c
    ec8c:	0000c6c1 	.word	0x0000c6c1
    ec90:	0000c6cd 	.word	0x0000c6cd
    ec94:	00018d1c 	.word	0x00018d1c
    ec98:	0000d70d 	.word	0x0000d70d

0000ec9c <RadioSetState>:
    ec9c:	4b01      	ldr	r3, [pc, #4]	; (eca4 <RadioSetState+0x8>)
    ec9e:	7018      	strb	r0, [r3, #0]
    eca0:	4770      	bx	lr
    eca2:	46c0      	nop			; (mov r8, r8)
    eca4:	20003047 	.word	0x20003047

0000eca8 <RADIO_GetState>:
    eca8:	4b01      	ldr	r3, [pc, #4]	; (ecb0 <RADIO_GetState+0x8>)
    ecaa:	7818      	ldrb	r0, [r3, #0]
    ecac:	b2c0      	uxtb	r0, r0
    ecae:	4770      	bx	lr
    ecb0:	20003047 	.word	0x20003047

0000ecb4 <RADIO_SetCallbackBitmask>:
    ecb4:	4a02      	ldr	r2, [pc, #8]	; (ecc0 <RADIO_SetCallbackBitmask+0xc>)
    ecb6:	7813      	ldrb	r3, [r2, #0]
    ecb8:	4318      	orrs	r0, r3
    ecba:	7010      	strb	r0, [r2, #0]
    ecbc:	4770      	bx	lr
    ecbe:	46c0      	nop			; (mov r8, r8)
    ecc0:	20003046 	.word	0x20003046

0000ecc4 <RADIO_Transmit>:
    ecc4:	b570      	push	{r4, r5, r6, lr}
    ecc6:	4d10      	ldr	r5, [pc, #64]	; (ed08 <RADIO_Transmit+0x44>)
    ecc8:	0006      	movs	r6, r0
    ecca:	782b      	ldrb	r3, [r5, #0]
    eccc:	2004      	movs	r0, #4
    ecce:	2b01      	cmp	r3, #1
    ecd0:	d118      	bne.n	ed04 <RADIO_Transmit+0x40>
    ecd2:	4c0e      	ldr	r4, [pc, #56]	; (ed0c <RADIO_Transmit+0x48>)
    ecd4:	0023      	movs	r3, r4
    ecd6:	332f      	adds	r3, #47	; 0x2f
    ecd8:	7818      	ldrb	r0, [r3, #0]
    ecda:	4b0d      	ldr	r3, [pc, #52]	; (ed10 <RADIO_Transmit+0x4c>)
    ecdc:	4798      	blx	r3
    ecde:	4b0d      	ldr	r3, [pc, #52]	; (ed14 <RADIO_Transmit+0x50>)
    ece0:	7832      	ldrb	r2, [r6, #0]
    ece2:	6871      	ldr	r1, [r6, #4]
    ece4:	701a      	strb	r2, [r3, #0]
    ece6:	4b0c      	ldr	r3, [pc, #48]	; (ed18 <RADIO_Transmit+0x54>)
    ece8:	3434      	adds	r4, #52	; 0x34
    ecea:	6019      	str	r1, [r3, #0]
    ecec:	7821      	ldrb	r1, [r4, #0]
    ecee:	2302      	movs	r3, #2
    ecf0:	2900      	cmp	r1, #0
    ecf2:	d102      	bne.n	ecfa <RADIO_Transmit+0x36>
    ecf4:	0018      	movs	r0, r3
    ecf6:	2a3f      	cmp	r2, #63	; 0x3f
    ecf8:	d804      	bhi.n	ed04 <RADIO_Transmit+0x40>
    ecfa:	702b      	strb	r3, [r5, #0]
    ecfc:	2004      	movs	r0, #4
    ecfe:	4b07      	ldr	r3, [pc, #28]	; (ed1c <RADIO_Transmit+0x58>)
    ed00:	4798      	blx	r3
    ed02:	2000      	movs	r0, #0
    ed04:	bd70      	pop	{r4, r5, r6, pc}
    ed06:	46c0      	nop			; (mov r8, r8)
    ed08:	20003047 	.word	0x20003047
    ed0c:	20002d78 	.word	0x20002d78
    ed10:	0000d40d 	.word	0x0000d40d
    ed14:	20001eb4 	.word	0x20001eb4
    ed18:	20001eb0 	.word	0x20001eb0
    ed1c:	0000ebf1 	.word	0x0000ebf1

0000ed20 <Radio_FSKTxPayloadHandler>:
    ed20:	b570      	push	{r4, r5, r6, lr}
    ed22:	4b1c      	ldr	r3, [pc, #112]	; (ed94 <Radio_FSKTxPayloadHandler+0x74>)
    ed24:	000d      	movs	r5, r1
    ed26:	4798      	blx	r3
    ed28:	4c1b      	ldr	r4, [pc, #108]	; (ed98 <Radio_FSKTxPayloadHandler+0x78>)
    ed2a:	3458      	adds	r4, #88	; 0x58
    ed2c:	7820      	ldrb	r0, [r4, #0]
    ed2e:	b2c0      	uxtb	r0, r0
    ed30:	2800      	cmp	r0, #0
    ed32:	d112      	bne.n	ed5a <Radio_FSKTxPayloadHandler+0x3a>
    ed34:	2d00      	cmp	r5, #0
    ed36:	d007      	beq.n	ed48 <Radio_FSKTxPayloadHandler+0x28>
    ed38:	4918      	ldr	r1, [pc, #96]	; (ed9c <Radio_FSKTxPayloadHandler+0x7c>)
    ed3a:	4b19      	ldr	r3, [pc, #100]	; (eda0 <Radio_FSKTxPayloadHandler+0x80>)
    ed3c:	2d3e      	cmp	r5, #62	; 0x3e
    ed3e:	d806      	bhi.n	ed4e <Radio_FSKTxPayloadHandler+0x2e>
    ed40:	002a      	movs	r2, r5
    ed42:	6809      	ldr	r1, [r1, #0]
    ed44:	4798      	blx	r3
    ed46:	7025      	strb	r5, [r4, #0]
    ed48:	4b16      	ldr	r3, [pc, #88]	; (eda4 <Radio_FSKTxPayloadHandler+0x84>)
    ed4a:	4798      	blx	r3
    ed4c:	bd70      	pop	{r4, r5, r6, pc}
    ed4e:	223f      	movs	r2, #63	; 0x3f
    ed50:	6809      	ldr	r1, [r1, #0]
    ed52:	4798      	blx	r3
    ed54:	233f      	movs	r3, #63	; 0x3f
    ed56:	7023      	strb	r3, [r4, #0]
    ed58:	e7f6      	b.n	ed48 <Radio_FSKTxPayloadHandler+0x28>
    ed5a:	7823      	ldrb	r3, [r4, #0]
    ed5c:	429d      	cmp	r5, r3
    ed5e:	d0f3      	beq.n	ed48 <Radio_FSKTxPayloadHandler+0x28>
    ed60:	7822      	ldrb	r2, [r4, #0]
    ed62:	480e      	ldr	r0, [pc, #56]	; (ed9c <Radio_FSKTxPayloadHandler+0x7c>)
    ed64:	1aaa      	subs	r2, r5, r2
    ed66:	b2d2      	uxtb	r2, r2
    ed68:	4b0d      	ldr	r3, [pc, #52]	; (eda0 <Radio_FSKTxPayloadHandler+0x80>)
    ed6a:	2a3f      	cmp	r2, #63	; 0x3f
    ed6c:	d807      	bhi.n	ed7e <Radio_FSKTxPayloadHandler+0x5e>
    ed6e:	7826      	ldrb	r6, [r4, #0]
    ed70:	7822      	ldrb	r2, [r4, #0]
    ed72:	6801      	ldr	r1, [r0, #0]
    ed74:	1aaa      	subs	r2, r5, r2
    ed76:	b2d2      	uxtb	r2, r2
    ed78:	1989      	adds	r1, r1, r6
    ed7a:	2000      	movs	r0, #0
    ed7c:	e7e2      	b.n	ed44 <Radio_FSKTxPayloadHandler+0x24>
    ed7e:	7822      	ldrb	r2, [r4, #0]
    ed80:	6801      	ldr	r1, [r0, #0]
    ed82:	2000      	movs	r0, #0
    ed84:	1889      	adds	r1, r1, r2
    ed86:	223f      	movs	r2, #63	; 0x3f
    ed88:	4798      	blx	r3
    ed8a:	7823      	ldrb	r3, [r4, #0]
    ed8c:	333f      	adds	r3, #63	; 0x3f
    ed8e:	b2db      	uxtb	r3, r3
    ed90:	e7e1      	b.n	ed56 <Radio_FSKTxPayloadHandler+0x36>
    ed92:	46c0      	nop			; (mov r8, r8)
    ed94:	00004569 	.word	0x00004569
    ed98:	20002d78 	.word	0x20002d78
    ed9c:	20001eb0 	.word	0x20001eb0
    eda0:	0000c55d 	.word	0x0000c55d
    eda4:	000045a9 	.word	0x000045a9

0000eda8 <RADIO_FSKSyncAddr>:
    eda8:	4b08      	ldr	r3, [pc, #32]	; (edcc <RADIO_FSKSyncAddr+0x24>)
    edaa:	b510      	push	{r4, lr}
    edac:	4798      	blx	r3
    edae:	4b08      	ldr	r3, [pc, #32]	; (edd0 <RADIO_FSKSyncAddr+0x28>)
    edb0:	001a      	movs	r2, r3
    edb2:	3234      	adds	r2, #52	; 0x34
    edb4:	7812      	ldrb	r2, [r2, #0]
    edb6:	2a00      	cmp	r2, #0
    edb8:	d104      	bne.n	edc4 <RADIO_FSKSyncAddr+0x1c>
    edba:	0019      	movs	r1, r3
    edbc:	3358      	adds	r3, #88	; 0x58
    edbe:	312c      	adds	r1, #44	; 0x2c
    edc0:	700a      	strb	r2, [r1, #0]
    edc2:	701a      	strb	r2, [r3, #0]
    edc4:	4b03      	ldr	r3, [pc, #12]	; (edd4 <RADIO_FSKSyncAddr+0x2c>)
    edc6:	4798      	blx	r3
    edc8:	bd10      	pop	{r4, pc}
    edca:	46c0      	nop			; (mov r8, r8)
    edcc:	00004569 	.word	0x00004569
    edd0:	20002d78 	.word	0x20002d78
    edd4:	000045a9 	.word	0x000045a9

0000edd8 <RADIO_FSKFifoLevel>:
    edd8:	b570      	push	{r4, r5, r6, lr}
    edda:	4b22      	ldr	r3, [pc, #136]	; (ee64 <RADIO_FSKFifoLevel+0x8c>)
    eddc:	4798      	blx	r3
    edde:	4d22      	ldr	r5, [pc, #136]	; (ee68 <RADIO_FSKFifoLevel+0x90>)
    ede0:	002a      	movs	r2, r5
    ede2:	002b      	movs	r3, r5
    ede4:	322c      	adds	r2, #44	; 0x2c
    ede6:	3358      	adds	r3, #88	; 0x58
    ede8:	7810      	ldrb	r0, [r2, #0]
    edea:	7819      	ldrb	r1, [r3, #0]
    edec:	4288      	cmp	r0, r1
    edee:	d105      	bne.n	edfc <RADIO_FSKFifoLevel+0x24>
    edf0:	7812      	ldrb	r2, [r2, #0]
    edf2:	2a00      	cmp	r2, #0
    edf4:	d002      	beq.n	edfc <RADIO_FSKFifoLevel+0x24>
    edf6:	781b      	ldrb	r3, [r3, #0]
    edf8:	2b00      	cmp	r3, #0
    edfa:	d11f      	bne.n	ee3c <RADIO_FSKFifoLevel+0x64>
    edfc:	0029      	movs	r1, r5
    edfe:	312c      	adds	r1, #44	; 0x2c
    ee00:	7808      	ldrb	r0, [r1, #0]
    ee02:	b2c0      	uxtb	r0, r0
    ee04:	2800      	cmp	r0, #0
    ee06:	d102      	bne.n	ee0e <RADIO_FSKFifoLevel+0x36>
    ee08:	2201      	movs	r2, #1
    ee0a:	4b18      	ldr	r3, [pc, #96]	; (ee6c <RADIO_FSKFifoLevel+0x94>)
    ee0c:	4798      	blx	r3
    ee0e:	002e      	movs	r6, r5
    ee10:	002c      	movs	r4, r5
    ee12:	362c      	adds	r6, #44	; 0x2c
    ee14:	3458      	adds	r4, #88	; 0x58
    ee16:	7833      	ldrb	r3, [r6, #0]
    ee18:	7822      	ldrb	r2, [r4, #0]
    ee1a:	1a9b      	subs	r3, r3, r2
    ee1c:	b2db      	uxtb	r3, r3
    ee1e:	2b3e      	cmp	r3, #62	; 0x3e
    ee20:	d80f      	bhi.n	ee42 <RADIO_FSKFifoLevel+0x6a>
    ee22:	7823      	ldrb	r3, [r4, #0]
    ee24:	7832      	ldrb	r2, [r6, #0]
    ee26:	7821      	ldrb	r1, [r4, #0]
    ee28:	2000      	movs	r0, #0
    ee2a:	1a52      	subs	r2, r2, r1
    ee2c:	6aa9      	ldr	r1, [r5, #40]	; 0x28
    ee2e:	b2d2      	uxtb	r2, r2
    ee30:	18c9      	adds	r1, r1, r3
    ee32:	4b0e      	ldr	r3, [pc, #56]	; (ee6c <RADIO_FSKFifoLevel+0x94>)
    ee34:	4798      	blx	r3
    ee36:	7833      	ldrb	r3, [r6, #0]
    ee38:	b2db      	uxtb	r3, r3
    ee3a:	7023      	strb	r3, [r4, #0]
    ee3c:	4b0c      	ldr	r3, [pc, #48]	; (ee70 <RADIO_FSKFifoLevel+0x98>)
    ee3e:	4798      	blx	r3
    ee40:	bd70      	pop	{r4, r5, r6, pc}
    ee42:	7833      	ldrb	r3, [r6, #0]
    ee44:	7822      	ldrb	r2, [r4, #0]
    ee46:	1a9b      	subs	r3, r3, r2
    ee48:	b2db      	uxtb	r3, r3
    ee4a:	2b3f      	cmp	r3, #63	; 0x3f
    ee4c:	d9f6      	bls.n	ee3c <RADIO_FSKFifoLevel+0x64>
    ee4e:	7823      	ldrb	r3, [r4, #0]
    ee50:	6aa9      	ldr	r1, [r5, #40]	; 0x28
    ee52:	223f      	movs	r2, #63	; 0x3f
    ee54:	18c9      	adds	r1, r1, r3
    ee56:	2000      	movs	r0, #0
    ee58:	4b04      	ldr	r3, [pc, #16]	; (ee6c <RADIO_FSKFifoLevel+0x94>)
    ee5a:	4798      	blx	r3
    ee5c:	7823      	ldrb	r3, [r4, #0]
    ee5e:	333f      	adds	r3, #63	; 0x3f
    ee60:	e7ea      	b.n	ee38 <RADIO_FSKFifoLevel+0x60>
    ee62:	46c0      	nop			; (mov r8, r8)
    ee64:	00004569 	.word	0x00004569
    ee68:	20002d78 	.word	0x20002d78
    ee6c:	0000c59d 	.word	0x0000c59d
    ee70:	000045a9 	.word	0x000045a9

0000ee74 <RADIO_FSKFifoEmpty>:
    ee74:	b510      	push	{r4, lr}
    ee76:	4b03      	ldr	r3, [pc, #12]	; (ee84 <RADIO_FSKFifoEmpty+0x10>)
    ee78:	7819      	ldrb	r1, [r3, #0]
    ee7a:	4b03      	ldr	r3, [pc, #12]	; (ee88 <RADIO_FSKFifoEmpty+0x14>)
    ee7c:	6818      	ldr	r0, [r3, #0]
    ee7e:	4b03      	ldr	r3, [pc, #12]	; (ee8c <RADIO_FSKFifoEmpty+0x18>)
    ee80:	4798      	blx	r3
    ee82:	bd10      	pop	{r4, pc}
    ee84:	20001eb4 	.word	0x20001eb4
    ee88:	20001eb0 	.word	0x20001eb0
    ee8c:	0000ed21 	.word	0x0000ed21

0000ee90 <RADIO_GetData>:
    ee90:	4b03      	ldr	r3, [pc, #12]	; (eea0 <RADIO_GetData+0x10>)
    ee92:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    ee94:	332c      	adds	r3, #44	; 0x2c
    ee96:	6002      	str	r2, [r0, #0]
    ee98:	781b      	ldrb	r3, [r3, #0]
    ee9a:	2000      	movs	r0, #0
    ee9c:	800b      	strh	r3, [r1, #0]
    ee9e:	4770      	bx	lr
    eea0:	20002d78 	.word	0x20002d78

0000eea4 <Radio_EnableRfControl>:
    eea4:	b510      	push	{r4, lr}
    eea6:	4b08      	ldr	r3, [pc, #32]	; (eec8 <Radio_EnableRfControl+0x24>)
    eea8:	0001      	movs	r1, r0
    eeaa:	681a      	ldr	r2, [r3, #0]
    eeac:	4807      	ldr	r0, [pc, #28]	; (eecc <Radio_EnableRfControl+0x28>)
    eeae:	4c08      	ldr	r4, [pc, #32]	; (eed0 <Radio_EnableRfControl+0x2c>)
    eeb0:	1812      	adds	r2, r2, r0
    eeb2:	2000      	movs	r0, #0
    eeb4:	42a2      	cmp	r2, r4
    eeb6:	d804      	bhi.n	eec2 <Radio_EnableRfControl+0x1e>
    eeb8:	3305      	adds	r3, #5
    eeba:	7fdb      	ldrb	r3, [r3, #31]
    eebc:	1e58      	subs	r0, r3, #1
    eebe:	4183      	sbcs	r3, r0
    eec0:	1c58      	adds	r0, r3, #1
    eec2:	4b04      	ldr	r3, [pc, #16]	; (eed4 <Radio_EnableRfControl+0x30>)
    eec4:	4798      	blx	r3
    eec6:	bd10      	pop	{r4, pc}
    eec8:	20002d78 	.word	0x20002d78
    eecc:	cc9eec80 	.word	0xcc9eec80
    eed0:	096ae380 	.word	0x096ae380
    eed4:	0000c609 	.word	0x0000c609

0000eed8 <Radio_DisableRfControl>:
    eed8:	b510      	push	{r4, lr}
    eeda:	4b08      	ldr	r3, [pc, #32]	; (eefc <Radio_DisableRfControl+0x24>)
    eedc:	0001      	movs	r1, r0
    eede:	681a      	ldr	r2, [r3, #0]
    eee0:	4807      	ldr	r0, [pc, #28]	; (ef00 <Radio_DisableRfControl+0x28>)
    eee2:	4c08      	ldr	r4, [pc, #32]	; (ef04 <Radio_DisableRfControl+0x2c>)
    eee4:	1812      	adds	r2, r2, r0
    eee6:	2000      	movs	r0, #0
    eee8:	42a2      	cmp	r2, r4
    eeea:	d804      	bhi.n	eef6 <Radio_DisableRfControl+0x1e>
    eeec:	3305      	adds	r3, #5
    eeee:	7fdb      	ldrb	r3, [r3, #31]
    eef0:	1e58      	subs	r0, r3, #1
    eef2:	4183      	sbcs	r3, r0
    eef4:	1c58      	adds	r0, r3, #1
    eef6:	4b04      	ldr	r3, [pc, #16]	; (ef08 <Radio_DisableRfControl+0x30>)
    eef8:	4798      	blx	r3
    eefa:	bd10      	pop	{r4, pc}
    eefc:	20002d78 	.word	0x20002d78
    ef00:	cc9eec80 	.word	0xcc9eec80
    ef04:	096ae380 	.word	0x096ae380
    ef08:	0000c631 	.word	0x0000c631

0000ef0c <Radio_WatchdogTimeout>:
    ef0c:	b510      	push	{r4, lr}
    ef0e:	4b0e      	ldr	r3, [pc, #56]	; (ef48 <Radio_WatchdogTimeout+0x3c>)
    ef10:	781a      	ldrb	r2, [r3, #0]
    ef12:	2a04      	cmp	r2, #4
    ef14:	d10b      	bne.n	ef2e <Radio_WatchdogTimeout+0x22>
    ef16:	2320      	movs	r3, #32
    ef18:	4a0c      	ldr	r2, [pc, #48]	; (ef4c <Radio_WatchdogTimeout+0x40>)
    ef1a:	2000      	movs	r0, #0
    ef1c:	8811      	ldrh	r1, [r2, #0]
    ef1e:	430b      	orrs	r3, r1
    ef20:	8013      	strh	r3, [r2, #0]
    ef22:	4b0b      	ldr	r3, [pc, #44]	; (ef50 <Radio_WatchdogTimeout+0x44>)
    ef24:	4798      	blx	r3
    ef26:	2002      	movs	r0, #2
    ef28:	4b0a      	ldr	r3, [pc, #40]	; (ef54 <Radio_WatchdogTimeout+0x48>)
    ef2a:	4798      	blx	r3
    ef2c:	bd10      	pop	{r4, pc}
    ef2e:	781b      	ldrb	r3, [r3, #0]
    ef30:	2b02      	cmp	r3, #2
    ef32:	d1fb      	bne.n	ef2c <Radio_WatchdogTimeout+0x20>
    ef34:	4a05      	ldr	r2, [pc, #20]	; (ef4c <Radio_WatchdogTimeout+0x40>)
    ef36:	330e      	adds	r3, #14
    ef38:	8811      	ldrh	r1, [r2, #0]
    ef3a:	2001      	movs	r0, #1
    ef3c:	430b      	orrs	r3, r1
    ef3e:	8013      	strh	r3, [r2, #0]
    ef40:	4b03      	ldr	r3, [pc, #12]	; (ef50 <Radio_WatchdogTimeout+0x44>)
    ef42:	4798      	blx	r3
    ef44:	2001      	movs	r0, #1
    ef46:	e7ef      	b.n	ef28 <Radio_WatchdogTimeout+0x1c>
    ef48:	20003047 	.word	0x20003047
    ef4c:	20003044 	.word	0x20003044
    ef50:	0000eed9 	.word	0x0000eed9
    ef54:	0000ebf1 	.word	0x0000ebf1

0000ef58 <RADIO_RxTimeout>:
    ef58:	b510      	push	{r4, lr}
    ef5a:	4b0a      	ldr	r3, [pc, #40]	; (ef84 <RADIO_RxTimeout+0x2c>)
    ef5c:	332f      	adds	r3, #47	; 0x2f
    ef5e:	7818      	ldrb	r0, [r3, #0]
    ef60:	4b09      	ldr	r3, [pc, #36]	; (ef88 <RADIO_RxTimeout+0x30>)
    ef62:	4798      	blx	r3
    ef64:	2000      	movs	r0, #0
    ef66:	4b09      	ldr	r3, [pc, #36]	; (ef8c <RADIO_RxTimeout+0x34>)
    ef68:	4798      	blx	r3
    ef6a:	2180      	movs	r1, #128	; 0x80
    ef6c:	2012      	movs	r0, #18
    ef6e:	4b08      	ldr	r3, [pc, #32]	; (ef90 <RADIO_RxTimeout+0x38>)
    ef70:	4798      	blx	r3
    ef72:	2340      	movs	r3, #64	; 0x40
    ef74:	4a07      	ldr	r2, [pc, #28]	; (ef94 <RADIO_RxTimeout+0x3c>)
    ef76:	2002      	movs	r0, #2
    ef78:	8811      	ldrh	r1, [r2, #0]
    ef7a:	430b      	orrs	r3, r1
    ef7c:	8013      	strh	r3, [r2, #0]
    ef7e:	4b06      	ldr	r3, [pc, #24]	; (ef98 <RADIO_RxTimeout+0x40>)
    ef80:	4798      	blx	r3
    ef82:	bd10      	pop	{r4, pc}
    ef84:	20002d78 	.word	0x20002d78
    ef88:	0000d40d 	.word	0x0000d40d
    ef8c:	0000eed9 	.word	0x0000eed9
    ef90:	0000c509 	.word	0x0000c509
    ef94:	20003044 	.word	0x20003044
    ef98:	0000ebf1 	.word	0x0000ebf1

0000ef9c <Radio_RxFSKTimeout>:
    ef9c:	b510      	push	{r4, lr}
    ef9e:	4b08      	ldr	r3, [pc, #32]	; (efc0 <Radio_RxFSKTimeout+0x24>)
    efa0:	332f      	adds	r3, #47	; 0x2f
    efa2:	7818      	ldrb	r0, [r3, #0]
    efa4:	4b07      	ldr	r3, [pc, #28]	; (efc4 <Radio_RxFSKTimeout+0x28>)
    efa6:	4798      	blx	r3
    efa8:	2000      	movs	r0, #0
    efaa:	4b07      	ldr	r3, [pc, #28]	; (efc8 <Radio_RxFSKTimeout+0x2c>)
    efac:	4798      	blx	r3
    efae:	2380      	movs	r3, #128	; 0x80
    efb0:	4a06      	ldr	r2, [pc, #24]	; (efcc <Radio_RxFSKTimeout+0x30>)
    efb2:	2002      	movs	r0, #2
    efb4:	8811      	ldrh	r1, [r2, #0]
    efb6:	430b      	orrs	r3, r1
    efb8:	8013      	strh	r3, [r2, #0]
    efba:	4b05      	ldr	r3, [pc, #20]	; (efd0 <Radio_RxFSKTimeout+0x34>)
    efbc:	4798      	blx	r3
    efbe:	bd10      	pop	{r4, pc}
    efc0:	20002d78 	.word	0x20002d78
    efc4:	0000d40d 	.word	0x0000d40d
    efc8:	0000eed9 	.word	0x0000eed9
    efcc:	20003044 	.word	0x20003044
    efd0:	0000ebf1 	.word	0x0000ebf1

0000efd4 <RADIO_TxDone>:
    efd4:	b570      	push	{r4, r5, r6, lr}
    efd6:	4b14      	ldr	r3, [pc, #80]	; (f028 <RADIO_TxDone+0x54>)
    efd8:	332f      	adds	r3, #47	; 0x2f
    efda:	7818      	ldrb	r0, [r3, #0]
    efdc:	4b13      	ldr	r3, [pc, #76]	; (f02c <RADIO_TxDone+0x58>)
    efde:	4798      	blx	r3
    efe0:	2001      	movs	r0, #1
    efe2:	4b13      	ldr	r3, [pc, #76]	; (f030 <RADIO_TxDone+0x5c>)
    efe4:	4798      	blx	r3
    efe6:	4b13      	ldr	r3, [pc, #76]	; (f034 <RADIO_TxDone+0x60>)
    efe8:	2108      	movs	r1, #8
    efea:	2012      	movs	r0, #18
    efec:	4798      	blx	r3
    efee:	4b12      	ldr	r3, [pc, #72]	; (f038 <RADIO_TxDone+0x64>)
    eff0:	781a      	ldrb	r2, [r3, #0]
    eff2:	4b12      	ldr	r3, [pc, #72]	; (f03c <RADIO_TxDone+0x68>)
    eff4:	2a02      	cmp	r2, #2
    eff6:	d002      	beq.n	effe <RADIO_TxDone+0x2a>
    eff8:	881a      	ldrh	r2, [r3, #0]
    effa:	0692      	lsls	r2, r2, #26
    effc:	d413      	bmi.n	f026 <RADIO_TxDone+0x52>
    effe:	2001      	movs	r0, #1
    f000:	881a      	ldrh	r2, [r3, #0]
    f002:	4302      	orrs	r2, r0
    f004:	801a      	strh	r2, [r3, #0]
    f006:	4b0e      	ldr	r3, [pc, #56]	; (f040 <RADIO_TxDone+0x6c>)
    f008:	4798      	blx	r3
    f00a:	4b0e      	ldr	r3, [pc, #56]	; (f044 <RADIO_TxDone+0x70>)
    f00c:	4798      	blx	r3
    f00e:	4c0e      	ldr	r4, [pc, #56]	; (f048 <RADIO_TxDone+0x74>)
    f010:	4d0e      	ldr	r5, [pc, #56]	; (f04c <RADIO_TxDone+0x78>)
    f012:	6822      	ldr	r2, [r4, #0]
    f014:	6863      	ldr	r3, [r4, #4]
    f016:	1a80      	subs	r0, r0, r2
    f018:	4199      	sbcs	r1, r3
    f01a:	22fa      	movs	r2, #250	; 0xfa
    f01c:	2300      	movs	r3, #0
    f01e:	0092      	lsls	r2, r2, #2
    f020:	47a8      	blx	r5
    f022:	6020      	str	r0, [r4, #0]
    f024:	6061      	str	r1, [r4, #4]
    f026:	bd70      	pop	{r4, r5, r6, pc}
    f028:	20002d78 	.word	0x20002d78
    f02c:	0000d40d 	.word	0x0000d40d
    f030:	0000eed9 	.word	0x0000eed9
    f034:	0000c509 	.word	0x0000c509
    f038:	20003047 	.word	0x20003047
    f03c:	20003044 	.word	0x20003044
    f040:	0000ebf1 	.word	0x0000ebf1
    f044:	0000d09d 	.word	0x0000d09d
    f048:	20001ea8 	.word	0x20001ea8
    f04c:	000139a1 	.word	0x000139a1

0000f050 <RADIO_FSKPacketSent>:
    f050:	b570      	push	{r4, r5, r6, lr}
    f052:	4b15      	ldr	r3, [pc, #84]	; (f0a8 <RADIO_FSKPacketSent+0x58>)
    f054:	203f      	movs	r0, #63	; 0x3f
    f056:	4798      	blx	r3
    f058:	0703      	lsls	r3, r0, #28
    f05a:	d524      	bpl.n	f0a6 <RADIO_FSKPacketSent+0x56>
    f05c:	4b13      	ldr	r3, [pc, #76]	; (f0ac <RADIO_FSKPacketSent+0x5c>)
    f05e:	332f      	adds	r3, #47	; 0x2f
    f060:	7818      	ldrb	r0, [r3, #0]
    f062:	4b13      	ldr	r3, [pc, #76]	; (f0b0 <RADIO_FSKPacketSent+0x60>)
    f064:	4798      	blx	r3
    f066:	4b13      	ldr	r3, [pc, #76]	; (f0b4 <RADIO_FSKPacketSent+0x64>)
    f068:	2001      	movs	r0, #1
    f06a:	4798      	blx	r3
    f06c:	4b12      	ldr	r3, [pc, #72]	; (f0b8 <RADIO_FSKPacketSent+0x68>)
    f06e:	4c13      	ldr	r4, [pc, #76]	; (f0bc <RADIO_FSKPacketSent+0x6c>)
    f070:	781b      	ldrb	r3, [r3, #0]
    f072:	2b02      	cmp	r3, #2
    f074:	d002      	beq.n	f07c <RADIO_FSKPacketSent+0x2c>
    f076:	8823      	ldrh	r3, [r4, #0]
    f078:	069b      	lsls	r3, r3, #26
    f07a:	d414      	bmi.n	f0a6 <RADIO_FSKPacketSent+0x56>
    f07c:	4b10      	ldr	r3, [pc, #64]	; (f0c0 <RADIO_FSKPacketSent+0x70>)
    f07e:	4798      	blx	r3
    f080:	4d10      	ldr	r5, [pc, #64]	; (f0c4 <RADIO_FSKPacketSent+0x74>)
    f082:	4e11      	ldr	r6, [pc, #68]	; (f0c8 <RADIO_FSKPacketSent+0x78>)
    f084:	682a      	ldr	r2, [r5, #0]
    f086:	686b      	ldr	r3, [r5, #4]
    f088:	1a80      	subs	r0, r0, r2
    f08a:	4199      	sbcs	r1, r3
    f08c:	22fa      	movs	r2, #250	; 0xfa
    f08e:	2300      	movs	r3, #0
    f090:	0092      	lsls	r2, r2, #2
    f092:	47b0      	blx	r6
    f094:	4b0d      	ldr	r3, [pc, #52]	; (f0cc <RADIO_FSKPacketSent+0x7c>)
    f096:	6028      	str	r0, [r5, #0]
    f098:	6069      	str	r1, [r5, #4]
    f09a:	2001      	movs	r0, #1
    f09c:	4798      	blx	r3
    f09e:	2304      	movs	r3, #4
    f0a0:	8822      	ldrh	r2, [r4, #0]
    f0a2:	4313      	orrs	r3, r2
    f0a4:	8023      	strh	r3, [r4, #0]
    f0a6:	bd70      	pop	{r4, r5, r6, pc}
    f0a8:	0000c531 	.word	0x0000c531
    f0ac:	20002d78 	.word	0x20002d78
    f0b0:	0000d40d 	.word	0x0000d40d
    f0b4:	0000eed9 	.word	0x0000eed9
    f0b8:	20003047 	.word	0x20003047
    f0bc:	20003044 	.word	0x20003044
    f0c0:	0000d09d 	.word	0x0000d09d
    f0c4:	20001ea8 	.word	0x20001ea8
    f0c8:	000139a1 	.word	0x000139a1
    f0cc:	0000ebf1 	.word	0x0000ebf1

0000f0d0 <RADIO_RxDone>:
    f0d0:	b570      	push	{r4, r5, r6, lr}
    f0d2:	2012      	movs	r0, #18
    f0d4:	4e16      	ldr	r6, [pc, #88]	; (f130 <RADIO_RxDone+0x60>)
    f0d6:	47b0      	blx	r6
    f0d8:	4b16      	ldr	r3, [pc, #88]	; (f134 <RADIO_RxDone+0x64>)
    f0da:	0005      	movs	r5, r0
    f0dc:	2170      	movs	r1, #112	; 0x70
    f0de:	2012      	movs	r0, #18
    f0e0:	4798      	blx	r3
    f0e2:	2350      	movs	r3, #80	; 0x50
    f0e4:	402b      	ands	r3, r5
    f0e6:	2b50      	cmp	r3, #80	; 0x50
    f0e8:	d119      	bne.n	f11e <RADIO_RxDone+0x4e>
    f0ea:	4c13      	ldr	r4, [pc, #76]	; (f138 <RADIO_RxDone+0x68>)
    f0ec:	0023      	movs	r3, r4
    f0ee:	332f      	adds	r3, #47	; 0x2f
    f0f0:	7818      	ldrb	r0, [r3, #0]
    f0f2:	4b12      	ldr	r3, [pc, #72]	; (f13c <RADIO_RxDone+0x6c>)
    f0f4:	4798      	blx	r3
    f0f6:	4b12      	ldr	r3, [pc, #72]	; (f140 <RADIO_RxDone+0x70>)
    f0f8:	2000      	movs	r0, #0
    f0fa:	4798      	blx	r3
    f0fc:	3404      	adds	r4, #4
    f0fe:	201c      	movs	r0, #28
    f100:	47b0      	blx	r6
    f102:	7fe2      	ldrb	r2, [r4, #31]
    f104:	4b0f      	ldr	r3, [pc, #60]	; (f144 <RADIO_RxDone+0x74>)
    f106:	4910      	ldr	r1, [pc, #64]	; (f148 <RADIO_RxDone+0x78>)
    f108:	2a00      	cmp	r2, #0
    f10a:	d003      	beq.n	f114 <RADIO_RxDone+0x44>
    f10c:	06aa      	lsls	r2, r5, #26
    f10e:	d407      	bmi.n	f120 <RADIO_RxDone+0x50>
    f110:	0642      	lsls	r2, r0, #25
    f112:	d505      	bpl.n	f120 <RADIO_RxDone+0x50>
    f114:	2002      	movs	r0, #2
    f116:	881a      	ldrh	r2, [r3, #0]
    f118:	4302      	orrs	r2, r0
    f11a:	801a      	strh	r2, [r3, #0]
    f11c:	4788      	blx	r1
    f11e:	bd70      	pop	{r4, r5, r6, pc}
    f120:	2280      	movs	r2, #128	; 0x80
    f122:	8818      	ldrh	r0, [r3, #0]
    f124:	0052      	lsls	r2, r2, #1
    f126:	4302      	orrs	r2, r0
    f128:	801a      	strh	r2, [r3, #0]
    f12a:	2002      	movs	r0, #2
    f12c:	e7f6      	b.n	f11c <RADIO_RxDone+0x4c>
    f12e:	46c0      	nop			; (mov r8, r8)
    f130:	0000c531 	.word	0x0000c531
    f134:	0000c509 	.word	0x0000c509
    f138:	20002d78 	.word	0x20002d78
    f13c:	0000d40d 	.word	0x0000d40d
    f140:	0000eed9 	.word	0x0000eed9
    f144:	20003044 	.word	0x20003044
    f148:	0000ebf1 	.word	0x0000ebf1

0000f14c <RADIO_FSKPayloadReady>:
    f14c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    f14e:	203f      	movs	r0, #63	; 0x3f
    f150:	4b39      	ldr	r3, [pc, #228]	; (f238 <RADIO_FSKPayloadReady+0xec>)
    f152:	4798      	blx	r3
    f154:	0743      	lsls	r3, r0, #29
    f156:	d559      	bpl.n	f20c <RADIO_FSKPayloadReady+0xc0>
    f158:	4c38      	ldr	r4, [pc, #224]	; (f23c <RADIO_FSKPayloadReady+0xf0>)
    f15a:	4d39      	ldr	r5, [pc, #228]	; (f240 <RADIO_FSKPayloadReady+0xf4>)
    f15c:	1d23      	adds	r3, r4, #4
    f15e:	7fdb      	ldrb	r3, [r3, #31]
    f160:	2b01      	cmp	r3, #1
    f162:	d154      	bne.n	f20e <RADIO_FSKPayloadReady+0xc2>
    f164:	2202      	movs	r2, #2
    f166:	4210      	tst	r0, r2
    f168:	d048      	beq.n	f1fc <RADIO_FSKPayloadReady+0xb0>
    f16a:	0023      	movs	r3, r4
    f16c:	332f      	adds	r3, #47	; 0x2f
    f16e:	7818      	ldrb	r0, [r3, #0]
    f170:	4e34      	ldr	r6, [pc, #208]	; (f244 <RADIO_FSKPayloadReady+0xf8>)
    f172:	47b0      	blx	r6
    f174:	0023      	movs	r3, r4
    f176:	332e      	adds	r3, #46	; 0x2e
    f178:	7818      	ldrb	r0, [r3, #0]
    f17a:	47b0      	blx	r6
    f17c:	4b32      	ldr	r3, [pc, #200]	; (f248 <RADIO_FSKPayloadReady+0xfc>)
    f17e:	4798      	blx	r3
    f180:	0022      	movs	r2, r4
    f182:	0023      	movs	r3, r4
    f184:	322c      	adds	r2, #44	; 0x2c
    f186:	3358      	adds	r3, #88	; 0x58
    f188:	7810      	ldrb	r0, [r2, #0]
    f18a:	7819      	ldrb	r1, [r3, #0]
    f18c:	4288      	cmp	r0, r1
    f18e:	d105      	bne.n	f19c <RADIO_FSKPayloadReady+0x50>
    f190:	7812      	ldrb	r2, [r2, #0]
    f192:	2a00      	cmp	r2, #0
    f194:	d002      	beq.n	f19c <RADIO_FSKPayloadReady+0x50>
    f196:	781b      	ldrb	r3, [r3, #0]
    f198:	2b00      	cmp	r3, #0
    f19a:	d118      	bne.n	f1ce <RADIO_FSKPayloadReady+0x82>
    f19c:	0021      	movs	r1, r4
    f19e:	312c      	adds	r1, #44	; 0x2c
    f1a0:	7808      	ldrb	r0, [r1, #0]
    f1a2:	b2c0      	uxtb	r0, r0
    f1a4:	2800      	cmp	r0, #0
    f1a6:	d102      	bne.n	f1ae <RADIO_FSKPayloadReady+0x62>
    f1a8:	2201      	movs	r2, #1
    f1aa:	4b28      	ldr	r3, [pc, #160]	; (f24c <RADIO_FSKPayloadReady+0x100>)
    f1ac:	4798      	blx	r3
    f1ae:	0026      	movs	r6, r4
    f1b0:	0027      	movs	r7, r4
    f1b2:	3658      	adds	r6, #88	; 0x58
    f1b4:	7830      	ldrb	r0, [r6, #0]
    f1b6:	372c      	adds	r7, #44	; 0x2c
    f1b8:	b2c0      	uxtb	r0, r0
    f1ba:	2800      	cmp	r0, #0
    f1bc:	d110      	bne.n	f1e0 <RADIO_FSKPayloadReady+0x94>
    f1be:	783a      	ldrb	r2, [r7, #0]
    f1c0:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    f1c2:	b2d2      	uxtb	r2, r2
    f1c4:	4b21      	ldr	r3, [pc, #132]	; (f24c <RADIO_FSKPayloadReady+0x100>)
    f1c6:	4798      	blx	r3
    f1c8:	783b      	ldrb	r3, [r7, #0]
    f1ca:	b2db      	uxtb	r3, r3
    f1cc:	7033      	strb	r3, [r6, #0]
    f1ce:	4b20      	ldr	r3, [pc, #128]	; (f250 <RADIO_FSKPayloadReady+0x104>)
    f1d0:	4798      	blx	r3
    f1d2:	4b20      	ldr	r3, [pc, #128]	; (f254 <RADIO_FSKPayloadReady+0x108>)
    f1d4:	2000      	movs	r0, #0
    f1d6:	4798      	blx	r3
    f1d8:	2308      	movs	r3, #8
    f1da:	882a      	ldrh	r2, [r5, #0]
    f1dc:	4313      	orrs	r3, r2
    f1de:	e011      	b.n	f204 <RADIO_FSKPayloadReady+0xb8>
    f1e0:	783b      	ldrb	r3, [r7, #0]
    f1e2:	7832      	ldrb	r2, [r6, #0]
    f1e4:	1a9b      	subs	r3, r3, r2
    f1e6:	2b00      	cmp	r3, #0
    f1e8:	ddf1      	ble.n	f1ce <RADIO_FSKPayloadReady+0x82>
    f1ea:	7833      	ldrb	r3, [r6, #0]
    f1ec:	783a      	ldrb	r2, [r7, #0]
    f1ee:	7831      	ldrb	r1, [r6, #0]
    f1f0:	2000      	movs	r0, #0
    f1f2:	1a52      	subs	r2, r2, r1
    f1f4:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    f1f6:	b2d2      	uxtb	r2, r2
    f1f8:	18c9      	adds	r1, r1, r3
    f1fa:	e7e3      	b.n	f1c4 <RADIO_FSKPayloadReady+0x78>
    f1fc:	2380      	movs	r3, #128	; 0x80
    f1fe:	8829      	ldrh	r1, [r5, #0]
    f200:	005b      	lsls	r3, r3, #1
    f202:	430b      	orrs	r3, r1
    f204:	802b      	strh	r3, [r5, #0]
    f206:	2002      	movs	r0, #2
    f208:	4b13      	ldr	r3, [pc, #76]	; (f258 <RADIO_FSKPayloadReady+0x10c>)
    f20a:	4798      	blx	r3
    f20c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    f20e:	0023      	movs	r3, r4
    f210:	332f      	adds	r3, #47	; 0x2f
    f212:	4e0c      	ldr	r6, [pc, #48]	; (f244 <RADIO_FSKPayloadReady+0xf8>)
    f214:	7818      	ldrb	r0, [r3, #0]
    f216:	47b0      	blx	r6
    f218:	0023      	movs	r3, r4
    f21a:	332e      	adds	r3, #46	; 0x2e
    f21c:	7818      	ldrb	r0, [r3, #0]
    f21e:	47b0      	blx	r6
    f220:	4e0e      	ldr	r6, [pc, #56]	; (f25c <RADIO_FSKPayloadReady+0x110>)
    f222:	2201      	movs	r2, #1
    f224:	0031      	movs	r1, r6
    f226:	2000      	movs	r0, #0
    f228:	4f08      	ldr	r7, [pc, #32]	; (f24c <RADIO_FSKPayloadReady+0x100>)
    f22a:	47b8      	blx	r7
    f22c:	7832      	ldrb	r2, [r6, #0]
    f22e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    f230:	b2d2      	uxtb	r2, r2
    f232:	2000      	movs	r0, #0
    f234:	47b8      	blx	r7
    f236:	e7cc      	b.n	f1d2 <RADIO_FSKPayloadReady+0x86>
    f238:	0000c531 	.word	0x0000c531
    f23c:	20002d78 	.word	0x20002d78
    f240:	20003044 	.word	0x20003044
    f244:	0000d40d 	.word	0x0000d40d
    f248:	00004569 	.word	0x00004569
    f24c:	0000c59d 	.word	0x0000c59d
    f250:	000045a9 	.word	0x000045a9
    f254:	0000eed9 	.word	0x0000eed9
    f258:	0000ebf1 	.word	0x0000ebf1
    f25c:	20002da4 	.word	0x20002da4

0000f260 <Radio_SetClockInput>:
    f260:	b510      	push	{r4, lr}
    f262:	4b08      	ldr	r3, [pc, #32]	; (f284 <Radio_SetClockInput+0x24>)
    f264:	3355      	adds	r3, #85	; 0x55
    f266:	781b      	ldrb	r3, [r3, #0]
    f268:	2b00      	cmp	r3, #0
    f26a:	d10a      	bne.n	f282 <Radio_SetClockInput+0x22>
    f26c:	4b06      	ldr	r3, [pc, #24]	; (f288 <Radio_SetClockInput+0x28>)
    f26e:	204b      	movs	r0, #75	; 0x4b
    f270:	4798      	blx	r3
    f272:	2110      	movs	r1, #16
    f274:	4301      	orrs	r1, r0
    f276:	4b05      	ldr	r3, [pc, #20]	; (f28c <Radio_SetClockInput+0x2c>)
    f278:	b2c9      	uxtb	r1, r1
    f27a:	204b      	movs	r0, #75	; 0x4b
    f27c:	4798      	blx	r3
    f27e:	4b04      	ldr	r3, [pc, #16]	; (f290 <Radio_SetClockInput+0x30>)
    f280:	4798      	blx	r3
    f282:	bd10      	pop	{r4, pc}
    f284:	20002d78 	.word	0x20002d78
    f288:	0000c531 	.word	0x0000c531
    f28c:	0000c509 	.word	0x0000c509
    f290:	0000c651 	.word	0x0000c651

0000f294 <RADIO_RxHandler>:
    f294:	b573      	push	{r0, r1, r4, r5, r6, lr}
    f296:	4b34      	ldr	r3, [pc, #208]	; (f368 <RADIO_RxHandler+0xd4>)
    f298:	4798      	blx	r3
    f29a:	2000      	movs	r0, #0
    f29c:	4b33      	ldr	r3, [pc, #204]	; (f36c <RADIO_RxHandler+0xd8>)
    f29e:	4798      	blx	r3
    f2a0:	4e33      	ldr	r6, [pc, #204]	; (f370 <RADIO_RxHandler+0xdc>)
    f2a2:	4b34      	ldr	r3, [pc, #208]	; (f374 <RADIO_RxHandler+0xe0>)
    f2a4:	8830      	ldrh	r0, [r6, #0]
    f2a6:	2800      	cmp	r0, #0
    f2a8:	d100      	bne.n	f2ac <RADIO_RxHandler+0x18>
    f2aa:	3004      	adds	r0, #4
    f2ac:	4798      	blx	r3
    f2ae:	4c32      	ldr	r4, [pc, #200]	; (f378 <RADIO_RxHandler+0xe4>)
    f2b0:	4d32      	ldr	r5, [pc, #200]	; (f37c <RADIO_RxHandler+0xe8>)
    f2b2:	0023      	movs	r3, r4
    f2b4:	3334      	adds	r3, #52	; 0x34
    f2b6:	7819      	ldrb	r1, [r3, #0]
    f2b8:	2901      	cmp	r1, #1
    f2ba:	d122      	bne.n	f302 <RADIO_RxHandler+0x6e>
    f2bc:	2022      	movs	r0, #34	; 0x22
    f2be:	47a8      	blx	r5
    f2c0:	2100      	movs	r1, #0
    f2c2:	2040      	movs	r0, #64	; 0x40
    f2c4:	47a8      	blx	r5
    f2c6:	2100      	movs	r1, #0
    f2c8:	2041      	movs	r0, #65	; 0x41
    f2ca:	47a8      	blx	r5
    f2cc:	8832      	ldrh	r2, [r6, #0]
    f2ce:	4b2c      	ldr	r3, [pc, #176]	; (f380 <RADIO_RxHandler+0xec>)
    f2d0:	2a00      	cmp	r2, #0
    f2d2:	d131      	bne.n	f338 <RADIO_RxHandler+0xa4>
    f2d4:	0021      	movs	r1, r4
    f2d6:	2005      	movs	r0, #5
    f2d8:	3134      	adds	r1, #52	; 0x34
    f2da:	7809      	ldrb	r1, [r1, #0]
    f2dc:	4798      	blx	r3
    f2de:	68e3      	ldr	r3, [r4, #12]
    f2e0:	2b00      	cmp	r3, #0
    f2e2:	d00c      	beq.n	f2fe <RADIO_RxHandler+0x6a>
    f2e4:	8832      	ldrh	r2, [r6, #0]
    f2e6:	2a00      	cmp	r2, #0
    f2e8:	d009      	beq.n	f2fe <RADIO_RxHandler+0x6a>
    f2ea:	21fa      	movs	r1, #250	; 0xfa
    f2ec:	2200      	movs	r2, #0
    f2ee:	342f      	adds	r4, #47	; 0x2f
    f2f0:	0089      	lsls	r1, r1, #2
    f2f2:	7820      	ldrb	r0, [r4, #0]
    f2f4:	4359      	muls	r1, r3
    f2f6:	9200      	str	r2, [sp, #0]
    f2f8:	4b22      	ldr	r3, [pc, #136]	; (f384 <RADIO_RxHandler+0xf0>)
    f2fa:	4c23      	ldr	r4, [pc, #140]	; (f388 <RADIO_RxHandler+0xf4>)
    f2fc:	47a0      	blx	r4
    f2fe:	2000      	movs	r0, #0
    f300:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
    f302:	0023      	movs	r3, r4
    f304:	3338      	adds	r3, #56	; 0x38
    f306:	7819      	ldrb	r1, [r3, #0]
    f308:	2012      	movs	r0, #18
    f30a:	47a8      	blx	r5
    f30c:	0023      	movs	r3, r4
    f30e:	3339      	adds	r3, #57	; 0x39
    f310:	7819      	ldrb	r1, [r3, #0]
    f312:	2013      	movs	r0, #19
    f314:	47a8      	blx	r5
    f316:	210c      	movs	r1, #12
    f318:	2040      	movs	r0, #64	; 0x40
    f31a:	47a8      	blx	r5
    f31c:	2100      	movs	r1, #0
    f31e:	2041      	movs	r0, #65	; 0x41
    f320:	47a8      	blx	r5
    f322:	0022      	movs	r2, r4
    f324:	2300      	movs	r3, #0
    f326:	3256      	adds	r2, #86	; 0x56
    f328:	8013      	strh	r3, [r2, #0]
    f32a:	0022      	movs	r2, r4
    f32c:	322c      	adds	r2, #44	; 0x2c
    f32e:	7013      	strb	r3, [r2, #0]
    f330:	0022      	movs	r2, r4
    f332:	3258      	adds	r2, #88	; 0x58
    f334:	7013      	strb	r3, [r2, #0]
    f336:	e7c9      	b.n	f2cc <RADIO_RxHandler+0x38>
    f338:	0022      	movs	r2, r4
    f33a:	3234      	adds	r2, #52	; 0x34
    f33c:	7811      	ldrb	r1, [r2, #0]
    f33e:	2200      	movs	r2, #0
    f340:	2901      	cmp	r1, #1
    f342:	d101      	bne.n	f348 <RADIO_RxHandler+0xb4>
    f344:	2006      	movs	r0, #6
    f346:	e7c9      	b.n	f2dc <RADIO_RxHandler+0x48>
    f348:	0011      	movs	r1, r2
    f34a:	2005      	movs	r0, #5
    f34c:	4798      	blx	r3
    f34e:	21fa      	movs	r1, #250	; 0xfa
    f350:	8833      	ldrh	r3, [r6, #0]
    f352:	0089      	lsls	r1, r1, #2
    f354:	4359      	muls	r1, r3
    f356:	0023      	movs	r3, r4
    f358:	2200      	movs	r2, #0
    f35a:	332e      	adds	r3, #46	; 0x2e
    f35c:	7818      	ldrb	r0, [r3, #0]
    f35e:	4d0a      	ldr	r5, [pc, #40]	; (f388 <RADIO_RxHandler+0xf4>)
    f360:	9200      	str	r2, [sp, #0]
    f362:	4b0a      	ldr	r3, [pc, #40]	; (f38c <RADIO_RxHandler+0xf8>)
    f364:	47a8      	blx	r5
    f366:	e7ba      	b.n	f2de <RADIO_RxHandler+0x4a>
    f368:	0000f261 	.word	0x0000f261
    f36c:	0000eea5 	.word	0x0000eea5
    f370:	20001ea0 	.word	0x20001ea0
    f374:	0000e631 	.word	0x0000e631
    f378:	20002d78 	.word	0x20002d78
    f37c:	0000c509 	.word	0x0000c509
    f380:	0000d731 	.word	0x0000d731
    f384:	0000ef0d 	.word	0x0000ef0d
    f388:	0000d0f5 	.word	0x0000d0f5
    f38c:	0000ef9d 	.word	0x0000ef9d

0000f390 <Radio_ResetClockInput>:
    f390:	b510      	push	{r4, lr}
    f392:	4b04      	ldr	r3, [pc, #16]	; (f3a4 <Radio_ResetClockInput+0x14>)
    f394:	3355      	adds	r3, #85	; 0x55
    f396:	781b      	ldrb	r3, [r3, #0]
    f398:	2b00      	cmp	r3, #0
    f39a:	d101      	bne.n	f3a0 <Radio_ResetClockInput+0x10>
    f39c:	4b02      	ldr	r3, [pc, #8]	; (f3a8 <Radio_ResetClockInput+0x18>)
    f39e:	4798      	blx	r3
    f3a0:	bd10      	pop	{r4, pc}
    f3a2:	46c0      	nop			; (mov r8, r8)
    f3a4:	20002d78 	.word	0x20002d78
    f3a8:	0000c66d 	.word	0x0000c66d

0000f3ac <RADIO_InitDefaultAttributes>:
    f3ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    f3ae:	2501      	movs	r5, #1
    f3b0:	4b64      	ldr	r3, [pc, #400]	; (f544 <RADIO_InitDefaultAttributes+0x198>)
    f3b2:	4c65      	ldr	r4, [pc, #404]	; (f548 <RADIO_InitDefaultAttributes+0x19c>)
    f3b4:	701d      	strb	r5, [r3, #0]
    f3b6:	4b65      	ldr	r3, [pc, #404]	; (f54c <RADIO_InitDefaultAttributes+0x1a0>)
    f3b8:	2207      	movs	r2, #7
    f3ba:	6023      	str	r3, [r4, #0]
    f3bc:	4b64      	ldr	r3, [pc, #400]	; (f550 <RADIO_InitDefaultAttributes+0x1a4>)
    f3be:	18a1      	adds	r1, r4, r2
    f3c0:	6063      	str	r3, [r4, #4]
    f3c2:	4b64      	ldr	r3, [pc, #400]	; (f554 <RADIO_InitDefaultAttributes+0x1a8>)
    f3c4:	0027      	movs	r7, r4
    f3c6:	60a3      	str	r3, [r4, #8]
    f3c8:	0023      	movs	r3, r4
    f3ca:	3334      	adds	r3, #52	; 0x34
    f3cc:	701d      	strb	r5, [r3, #0]
    f3ce:	0023      	movs	r3, r4
    f3d0:	3336      	adds	r3, #54	; 0x36
    f3d2:	701a      	strb	r2, [r3, #0]
    f3d4:	1ce3      	adds	r3, r4, #3
    f3d6:	77dd      	strb	r5, [r3, #31]
    f3d8:	0023      	movs	r3, r4
    f3da:	3333      	adds	r3, #51	; 0x33
    f3dc:	701d      	strb	r5, [r3, #0]
    f3de:	2300      	movs	r3, #0
    f3e0:	77cb      	strb	r3, [r1, #31]
    f3e2:	2108      	movs	r1, #8
    f3e4:	82a1      	strh	r1, [r4, #20]
    f3e6:	0021      	movs	r1, r4
    f3e8:	3135      	adds	r1, #53	; 0x35
    f3ea:	700a      	strb	r2, [r1, #0]
    f3ec:	1d22      	adds	r2, r4, #4
    f3ee:	77d5      	strb	r5, [r2, #31]
    f3f0:	1d62      	adds	r2, r4, #5
    f3f2:	77d3      	strb	r3, [r2, #31]
    f3f4:	1da2      	adds	r2, r4, #6
    f3f6:	77d3      	strb	r3, [r2, #31]
    f3f8:	2194      	movs	r1, #148	; 0x94
    f3fa:	22c1      	movs	r2, #193	; 0xc1
    f3fc:	76a1      	strb	r1, [r4, #26]
    f3fe:	7662      	strb	r2, [r4, #25]
    f400:	76e2      	strb	r2, [r4, #27]
    f402:	3991      	subs	r1, #145	; 0x91
    f404:	1ca2      	adds	r2, r4, #2
    f406:	77d1      	strb	r1, [r2, #31]
    f408:	2234      	movs	r2, #52	; 0x34
    f40a:	7622      	strb	r2, [r4, #24]
    f40c:	0022      	movs	r2, r4
    f40e:	317d      	adds	r1, #125	; 0x7d
    f410:	3232      	adds	r2, #50	; 0x32
    f412:	7011      	strb	r1, [r2, #0]
    f414:	4a50      	ldr	r2, [pc, #320]	; (f558 <RADIO_InitDefaultAttributes+0x1ac>)
    f416:	397e      	subs	r1, #126	; 0x7e
    f418:	60e2      	str	r2, [r4, #12]
    f41a:	0022      	movs	r2, r4
    f41c:	3237      	adds	r2, #55	; 0x37
    f41e:	7011      	strb	r1, [r2, #0]
    f420:	0022      	movs	r2, r4
    f422:	3109      	adds	r1, #9
    f424:	3238      	adds	r2, #56	; 0x38
    f426:	7011      	strb	r1, [r2, #0]
    f428:	0022      	movs	r2, r4
    f42a:	3107      	adds	r1, #7
    f42c:	3239      	adds	r2, #57	; 0x39
    f42e:	7011      	strb	r1, [r2, #0]
    f430:	0022      	movs	r2, r4
    f432:	322c      	adds	r2, #44	; 0x2c
    f434:	7013      	strb	r3, [r2, #0]
    f436:	4a49      	ldr	r2, [pc, #292]	; (f55c <RADIO_InitDefaultAttributes+0x1b0>)
    f438:	82e3      	strh	r3, [r4, #22]
    f43a:	62a2      	str	r2, [r4, #40]	; 0x28
    f43c:	0022      	movs	r2, r4
    f43e:	324c      	adds	r2, #76	; 0x4c
    f440:	8013      	strh	r3, [r2, #0]
    f442:	0022      	movs	r2, r4
    f444:	324e      	adds	r2, #78	; 0x4e
    f446:	7013      	strb	r3, [r2, #0]
    f448:	0022      	movs	r2, r4
    f44a:	324f      	adds	r2, #79	; 0x4f
    f44c:	7013      	strb	r3, [r2, #0]
    f44e:	0022      	movs	r2, r4
    f450:	3240      	adds	r2, #64	; 0x40
    f452:	7013      	strb	r3, [r2, #0]
    f454:	0022      	movs	r2, r4
    f456:	3241      	adds	r2, #65	; 0x41
    f458:	7013      	strb	r3, [r2, #0]
    f45a:	0022      	movs	r2, r4
    f45c:	3254      	adds	r2, #84	; 0x54
    f45e:	7013      	strb	r3, [r2, #0]
    f460:	0022      	movs	r2, r4
    f462:	3255      	adds	r2, #85	; 0x55
    f464:	7015      	strb	r5, [r2, #0]
    f466:	0022      	movs	r2, r4
    f468:	3258      	adds	r2, #88	; 0x58
    f46a:	6463      	str	r3, [r4, #68]	; 0x44
    f46c:	64a3      	str	r3, [r4, #72]	; 0x48
    f46e:	87a3      	strh	r3, [r4, #60]	; 0x3c
    f470:	87e3      	strh	r3, [r4, #62]	; 0x3e
    f472:	7013      	strb	r3, [r2, #0]
    f474:	3730      	adds	r7, #48	; 0x30
    f476:	783b      	ldrb	r3, [r7, #0]
    f478:	2b00      	cmp	r3, #0
    f47a:	d151      	bne.n	f520 <RADIO_InitDefaultAttributes+0x174>
    f47c:	4838      	ldr	r0, [pc, #224]	; (f560 <RADIO_InitDefaultAttributes+0x1b4>)
    f47e:	4e39      	ldr	r6, [pc, #228]	; (f564 <RADIO_InitDefaultAttributes+0x1b8>)
    f480:	47b0      	blx	r6
    f482:	2808      	cmp	r0, #8
    f484:	d149      	bne.n	f51a <RADIO_InitDefaultAttributes+0x16e>
    f486:	4838      	ldr	r0, [pc, #224]	; (f568 <RADIO_InitDefaultAttributes+0x1bc>)
    f488:	47b0      	blx	r6
    f48a:	2808      	cmp	r0, #8
    f48c:	d145      	bne.n	f51a <RADIO_InitDefaultAttributes+0x16e>
    f48e:	4837      	ldr	r0, [pc, #220]	; (f56c <RADIO_InitDefaultAttributes+0x1c0>)
    f490:	47b0      	blx	r6
    f492:	2808      	cmp	r0, #8
    f494:	d141      	bne.n	f51a <RADIO_InitDefaultAttributes+0x16e>
    f496:	4836      	ldr	r0, [pc, #216]	; (f570 <RADIO_InitDefaultAttributes+0x1c4>)
    f498:	47b0      	blx	r6
    f49a:	2808      	cmp	r0, #8
    f49c:	d13d      	bne.n	f51a <RADIO_InitDefaultAttributes+0x16e>
    f49e:	703d      	strb	r5, [r7, #0]
    f4a0:	4b34      	ldr	r3, [pc, #208]	; (f574 <RADIO_InitDefaultAttributes+0x1c8>)
    f4a2:	4798      	blx	r3
    f4a4:	4b34      	ldr	r3, [pc, #208]	; (f578 <RADIO_InitDefaultAttributes+0x1cc>)
    f4a6:	4798      	blx	r3
    f4a8:	2800      	cmp	r0, #0
    f4aa:	d107      	bne.n	f4bc <RADIO_InitDefaultAttributes+0x110>
    f4ac:	0023      	movs	r3, r4
    f4ae:	3355      	adds	r3, #85	; 0x55
    f4b0:	7018      	strb	r0, [r3, #0]
    f4b2:	4b32      	ldr	r3, [pc, #200]	; (f57c <RADIO_InitDefaultAttributes+0x1d0>)
    f4b4:	4798      	blx	r3
    f4b6:	0023      	movs	r3, r4
    f4b8:	3354      	adds	r3, #84	; 0x54
    f4ba:	7018      	strb	r0, [r3, #0]
    f4bc:	4b30      	ldr	r3, [pc, #192]	; (f580 <RADIO_InitDefaultAttributes+0x1d4>)
    f4be:	4798      	blx	r3
    f4c0:	2201      	movs	r2, #1
    f4c2:	2100      	movs	r1, #0
    f4c4:	0010      	movs	r0, r2
    f4c6:	4f2f      	ldr	r7, [pc, #188]	; (f584 <RADIO_InitDefaultAttributes+0x1d8>)
    f4c8:	47b8      	blx	r7
    f4ca:	6820      	ldr	r0, [r4, #0]
    f4cc:	4b2e      	ldr	r3, [pc, #184]	; (f588 <RADIO_InitDefaultAttributes+0x1dc>)
    f4ce:	4798      	blx	r3
    f4d0:	2142      	movs	r1, #66	; 0x42
    f4d2:	203b      	movs	r0, #59	; 0x3b
    f4d4:	4d2d      	ldr	r5, [pc, #180]	; (f58c <RADIO_InitDefaultAttributes+0x1e0>)
    f4d6:	47a8      	blx	r5
    f4d8:	203b      	movs	r0, #59	; 0x3b
    f4da:	4b2d      	ldr	r3, [pc, #180]	; (f590 <RADIO_InitDefaultAttributes+0x1e4>)
    f4dc:	4798      	blx	r3
    f4de:	2620      	movs	r6, #32
    f4e0:	4006      	ands	r6, r0
    f4e2:	d1f9      	bne.n	f4d8 <RADIO_InitDefaultAttributes+0x12c>
    f4e4:	2123      	movs	r1, #35	; 0x23
    f4e6:	200c      	movs	r0, #12
    f4e8:	47a8      	blx	r5
    f4ea:	21aa      	movs	r1, #170	; 0xaa
    f4ec:	201f      	movs	r0, #31
    f4ee:	47a8      	blx	r5
    f4f0:	21ff      	movs	r1, #255	; 0xff
    f4f2:	2032      	movs	r0, #50	; 0x32
    f4f4:	47a8      	blx	r5
    f4f6:	2140      	movs	r1, #64	; 0x40
    f4f8:	2031      	movs	r0, #49	; 0x31
    f4fa:	47a8      	blx	r5
    f4fc:	2201      	movs	r2, #1
    f4fe:	0030      	movs	r0, r6
    f500:	0011      	movs	r1, r2
    f502:	47b8      	blx	r7
    f504:	21ff      	movs	r1, #255	; 0xff
    f506:	2023      	movs	r0, #35	; 0x23
    f508:	47a8      	blx	r5
    f50a:	4b21      	ldr	r3, [pc, #132]	; (f590 <RADIO_InitDefaultAttributes+0x1e4>)
    f50c:	2042      	movs	r0, #66	; 0x42
    f50e:	4798      	blx	r3
    f510:	3431      	adds	r4, #49	; 0x31
    f512:	4b20      	ldr	r3, [pc, #128]	; (f594 <RADIO_InitDefaultAttributes+0x1e8>)
    f514:	7020      	strb	r0, [r4, #0]
    f516:	4798      	blx	r3
    f518:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    f51a:	4b1f      	ldr	r3, [pc, #124]	; (f598 <RADIO_InitDefaultAttributes+0x1ec>)
    f51c:	4798      	blx	r3
    f51e:	e7bf      	b.n	f4a0 <RADIO_InitDefaultAttributes+0xf4>
    f520:	0023      	movs	r3, r4
    f522:	332d      	adds	r3, #45	; 0x2d
    f524:	4d1d      	ldr	r5, [pc, #116]	; (f59c <RADIO_InitDefaultAttributes+0x1f0>)
    f526:	7818      	ldrb	r0, [r3, #0]
    f528:	47a8      	blx	r5
    f52a:	0023      	movs	r3, r4
    f52c:	332e      	adds	r3, #46	; 0x2e
    f52e:	7818      	ldrb	r0, [r3, #0]
    f530:	47a8      	blx	r5
    f532:	0023      	movs	r3, r4
    f534:	332f      	adds	r3, #47	; 0x2f
    f536:	7818      	ldrb	r0, [r3, #0]
    f538:	47a8      	blx	r5
    f53a:	0023      	movs	r3, r4
    f53c:	3350      	adds	r3, #80	; 0x50
    f53e:	7818      	ldrb	r0, [r3, #0]
    f540:	47a8      	blx	r5
    f542:	e7ad      	b.n	f4a0 <RADIO_InitDefaultAttributes+0xf4>
    f544:	20003047 	.word	0x20003047
    f548:	20002d78 	.word	0x20002d78
    f54c:	33be27a0 	.word	0x33be27a0
    f550:	000061a8 	.word	0x000061a8
    f554:	0000c350 	.word	0x0000c350
    f558:	00003a98 	.word	0x00003a98
    f55c:	20002f44 	.word	0x20002f44
    f560:	20002da5 	.word	0x20002da5
    f564:	0000d0c1 	.word	0x0000d0c1
    f568:	20002da6 	.word	0x20002da6
    f56c:	20002da7 	.word	0x20002da7
    f570:	20002dc8 	.word	0x20002dc8
    f574:	0000c4c9 	.word	0x0000c4c9
    f578:	0000c64d 	.word	0x0000c64d
    f57c:	0000c649 	.word	0x0000c649
    f580:	0000f261 	.word	0x0000f261
    f584:	0000d731 	.word	0x0000d731
    f588:	0000e5e9 	.word	0x0000e5e9
    f58c:	0000c509 	.word	0x0000c509
    f590:	0000c531 	.word	0x0000c531
    f594:	0000f391 	.word	0x0000f391
    f598:	0000d005 	.word	0x0000d005
    f59c:	0000d40d 	.word	0x0000d40d

0000f5a0 <RADIO_Receive>:
    f5a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    f5a2:	7803      	ldrb	r3, [r0, #0]
    f5a4:	0006      	movs	r6, r0
    f5a6:	4d24      	ldr	r5, [pc, #144]	; (f638 <RADIO_Receive+0x98>)
    f5a8:	2b00      	cmp	r3, #0
    f5aa:	d11d      	bne.n	f5e8 <RADIO_Receive+0x48>
    f5ac:	782b      	ldrb	r3, [r5, #0]
    f5ae:	2004      	movs	r0, #4
    f5b0:	2b01      	cmp	r3, #1
    f5b2:	d118      	bne.n	f5e6 <RADIO_Receive+0x46>
    f5b4:	4c21      	ldr	r4, [pc, #132]	; (f63c <RADIO_Receive+0x9c>)
    f5b6:	4f22      	ldr	r7, [pc, #136]	; (f640 <RADIO_Receive+0xa0>)
    f5b8:	0023      	movs	r3, r4
    f5ba:	332f      	adds	r3, #47	; 0x2f
    f5bc:	7818      	ldrb	r0, [r3, #0]
    f5be:	47b8      	blx	r7
    f5c0:	0023      	movs	r3, r4
    f5c2:	3334      	adds	r3, #52	; 0x34
    f5c4:	781b      	ldrb	r3, [r3, #0]
    f5c6:	2b00      	cmp	r3, #0
    f5c8:	d102      	bne.n	f5d0 <RADIO_Receive+0x30>
    f5ca:	342e      	adds	r4, #46	; 0x2e
    f5cc:	7820      	ldrb	r0, [r4, #0]
    f5ce:	47b8      	blx	r7
    f5d0:	8872      	ldrh	r2, [r6, #2]
    f5d2:	4b1c      	ldr	r3, [pc, #112]	; (f644 <RADIO_Receive+0xa4>)
    f5d4:	2008      	movs	r0, #8
    f5d6:	801a      	strh	r2, [r3, #0]
    f5d8:	2304      	movs	r3, #4
    f5da:	702b      	strb	r3, [r5, #0]
    f5dc:	4b1a      	ldr	r3, [pc, #104]	; (f648 <RADIO_Receive+0xa8>)
    f5de:	4798      	blx	r3
    f5e0:	4b1a      	ldr	r3, [pc, #104]	; (f64c <RADIO_Receive+0xac>)
    f5e2:	4798      	blx	r3
    f5e4:	2000      	movs	r0, #0
    f5e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    f5e8:	782b      	ldrb	r3, [r5, #0]
    f5ea:	2000      	movs	r0, #0
    f5ec:	2b01      	cmp	r3, #1
    f5ee:	d0fa      	beq.n	f5e6 <RADIO_Receive+0x46>
    f5f0:	782b      	ldrb	r3, [r5, #0]
    f5f2:	3003      	adds	r0, #3
    f5f4:	2b04      	cmp	r3, #4
    f5f6:	d1f6      	bne.n	f5e6 <RADIO_Receive+0x46>
    f5f8:	4c10      	ldr	r4, [pc, #64]	; (f63c <RADIO_Receive+0x9c>)
    f5fa:	4e11      	ldr	r6, [pc, #68]	; (f640 <RADIO_Receive+0xa0>)
    f5fc:	0023      	movs	r3, r4
    f5fe:	332f      	adds	r3, #47	; 0x2f
    f600:	7818      	ldrb	r0, [r3, #0]
    f602:	47b0      	blx	r6
    f604:	0023      	movs	r3, r4
    f606:	3334      	adds	r3, #52	; 0x34
    f608:	781b      	ldrb	r3, [r3, #0]
    f60a:	2b00      	cmp	r3, #0
    f60c:	d103      	bne.n	f616 <RADIO_Receive+0x76>
    f60e:	0023      	movs	r3, r4
    f610:	332e      	adds	r3, #46	; 0x2e
    f612:	7818      	ldrb	r0, [r3, #0]
    f614:	47b0      	blx	r6
    f616:	2200      	movs	r2, #0
    f618:	3434      	adds	r4, #52	; 0x34
    f61a:	7821      	ldrb	r1, [r4, #0]
    f61c:	0010      	movs	r0, r2
    f61e:	4b0c      	ldr	r3, [pc, #48]	; (f650 <RADIO_Receive+0xb0>)
    f620:	4798      	blx	r3
    f622:	4b0c      	ldr	r3, [pc, #48]	; (f654 <RADIO_Receive+0xb4>)
    f624:	4798      	blx	r3
    f626:	2301      	movs	r3, #1
    f628:	2008      	movs	r0, #8
    f62a:	4c0b      	ldr	r4, [pc, #44]	; (f658 <RADIO_Receive+0xb8>)
    f62c:	702b      	strb	r3, [r5, #0]
    f62e:	47a0      	blx	r4
    f630:	2002      	movs	r0, #2
    f632:	47a0      	blx	r4
    f634:	e7d6      	b.n	f5e4 <RADIO_Receive+0x44>
    f636:	46c0      	nop			; (mov r8, r8)
    f638:	20003047 	.word	0x20003047
    f63c:	20002d78 	.word	0x20002d78
    f640:	0000d40d 	.word	0x0000d40d
    f644:	20001ea0 	.word	0x20001ea0
    f648:	0000ebf1 	.word	0x0000ebf1
    f64c:	0000f261 	.word	0x0000f261
    f650:	0000d731 	.word	0x0000d731
    f654:	0000f391 	.word	0x0000f391
    f658:	0000ec1d 	.word	0x0000ec1d

0000f65c <RADIO_TxHandler>:
    f65c:	b5f0      	push	{r4, r5, r6, r7, lr}
    f65e:	2500      	movs	r5, #0
    f660:	b087      	sub	sp, #28
    f662:	ae03      	add	r6, sp, #12
    f664:	4f56      	ldr	r7, [pc, #344]	; (f7c0 <RADIO_TxHandler+0x164>)
    f666:	7035      	strb	r5, [r6, #0]
    f668:	47b8      	blx	r7
    f66a:	4c56      	ldr	r4, [pc, #344]	; (f7c4 <RADIO_TxHandler+0x168>)
    f66c:	0023      	movs	r3, r4
    f66e:	332d      	adds	r3, #45	; 0x2d
    f670:	7818      	ldrb	r0, [r3, #0]
    f672:	4b55      	ldr	r3, [pc, #340]	; (f7c8 <RADIO_TxHandler+0x16c>)
    f674:	4798      	blx	r3
    f676:	0023      	movs	r3, r4
    f678:	3341      	adds	r3, #65	; 0x41
    f67a:	781b      	ldrb	r3, [r3, #0]
    f67c:	42ab      	cmp	r3, r5
    f67e:	d021      	beq.n	f6c4 <RADIO_TxHandler+0x68>
    f680:	2214      	movs	r2, #20
    f682:	8fa3      	ldrh	r3, [r4, #60]	; 0x3c
    f684:	4353      	muls	r3, r2
    f686:	0022      	movs	r2, r4
    f688:	3240      	adds	r2, #64	; 0x40
    f68a:	7013      	strb	r3, [r2, #0]
    f68c:	47b8      	blx	r7
    f68e:	0028      	movs	r0, r5
    f690:	4b4e      	ldr	r3, [pc, #312]	; (f7cc <RADIO_TxHandler+0x170>)
    f692:	4798      	blx	r3
    f694:	6820      	ldr	r0, [r4, #0]
    f696:	4b4e      	ldr	r3, [pc, #312]	; (f7d0 <RADIO_TxHandler+0x174>)
    f698:	4798      	blx	r3
    f69a:	0023      	movs	r3, r4
    f69c:	2201      	movs	r2, #1
    f69e:	334c      	adds	r3, #76	; 0x4c
    f6a0:	0029      	movs	r1, r5
    f6a2:	0028      	movs	r0, r5
    f6a4:	4f4b      	ldr	r7, [pc, #300]	; (f7d4 <RADIO_TxHandler+0x178>)
    f6a6:	801d      	strh	r5, [r3, #0]
    f6a8:	47b8      	blx	r7
    f6aa:	2109      	movs	r1, #9
    f6ac:	2012      	movs	r0, #18
    f6ae:	4b4a      	ldr	r3, [pc, #296]	; (f7d8 <RADIO_TxHandler+0x17c>)
    f6b0:	4798      	blx	r3
    f6b2:	2201      	movs	r2, #1
    f6b4:	0029      	movs	r1, r5
    f6b6:	2005      	movs	r0, #5
    f6b8:	47b8      	blx	r7
    f6ba:	0023      	movs	r3, r4
    f6bc:	3340      	adds	r3, #64	; 0x40
    f6be:	781b      	ldrb	r3, [r3, #0]
    f6c0:	42ab      	cmp	r3, r5
    f6c2:	d846      	bhi.n	f752 <RADIO_TxHandler+0xf6>
    f6c4:	7833      	ldrb	r3, [r6, #0]
    f6c6:	2b07      	cmp	r3, #7
    f6c8:	d076      	beq.n	f7b8 <RADIO_TxHandler+0x15c>
    f6ca:	2001      	movs	r0, #1
    f6cc:	4b3f      	ldr	r3, [pc, #252]	; (f7cc <RADIO_TxHandler+0x170>)
    f6ce:	4798      	blx	r3
    f6d0:	4b42      	ldr	r3, [pc, #264]	; (f7dc <RADIO_TxHandler+0x180>)
    f6d2:	2004      	movs	r0, #4
    f6d4:	4798      	blx	r3
    f6d6:	4b42      	ldr	r3, [pc, #264]	; (f7e0 <RADIO_TxHandler+0x184>)
    f6d8:	4d3f      	ldr	r5, [pc, #252]	; (f7d8 <RADIO_TxHandler+0x17c>)
    f6da:	781f      	ldrb	r7, [r3, #0]
    f6dc:	4e41      	ldr	r6, [pc, #260]	; (f7e4 <RADIO_TxHandler+0x188>)
    f6de:	2f01      	cmp	r7, #1
    f6e0:	d144      	bne.n	f76c <RADIO_TxHandler+0x110>
    f6e2:	7831      	ldrb	r1, [r6, #0]
    f6e4:	2022      	movs	r0, #34	; 0x22
    f6e6:	47a8      	blx	r5
    f6e8:	4b3f      	ldr	r3, [pc, #252]	; (f7e8 <RADIO_TxHandler+0x18c>)
    f6ea:	200a      	movs	r0, #10
    f6ec:	4798      	blx	r3
    f6ee:	21f0      	movs	r1, #240	; 0xf0
    f6f0:	4008      	ands	r0, r1
    f6f2:	39e8      	subs	r1, #232	; 0xe8
    f6f4:	4301      	orrs	r1, r0
    f6f6:	200a      	movs	r0, #10
    f6f8:	47a8      	blx	r5
    f6fa:	2140      	movs	r1, #64	; 0x40
    f6fc:	0008      	movs	r0, r1
    f6fe:	47a8      	blx	r5
    f700:	2100      	movs	r1, #0
    f702:	2041      	movs	r0, #65	; 0x41
    f704:	47a8      	blx	r5
    f706:	4b36      	ldr	r3, [pc, #216]	; (f7e0 <RADIO_TxHandler+0x184>)
    f708:	003a      	movs	r2, r7
    f70a:	7819      	ldrb	r1, [r3, #0]
    f70c:	0038      	movs	r0, r7
    f70e:	4b31      	ldr	r3, [pc, #196]	; (f7d4 <RADIO_TxHandler+0x178>)
    f710:	4798      	blx	r3
    f712:	4b36      	ldr	r3, [pc, #216]	; (f7ec <RADIO_TxHandler+0x190>)
    f714:	7832      	ldrb	r2, [r6, #0]
    f716:	6819      	ldr	r1, [r3, #0]
    f718:	2000      	movs	r0, #0
    f71a:	4b35      	ldr	r3, [pc, #212]	; (f7f0 <RADIO_TxHandler+0x194>)
    f71c:	4798      	blx	r3
    f71e:	0023      	movs	r3, r4
    f720:	3334      	adds	r3, #52	; 0x34
    f722:	7819      	ldrb	r1, [r3, #0]
    f724:	2200      	movs	r2, #0
    f726:	2003      	movs	r0, #3
    f728:	4b2a      	ldr	r3, [pc, #168]	; (f7d4 <RADIO_TxHandler+0x178>)
    f72a:	4798      	blx	r3
    f72c:	4b31      	ldr	r3, [pc, #196]	; (f7f4 <RADIO_TxHandler+0x198>)
    f72e:	4798      	blx	r3
    f730:	4b31      	ldr	r3, [pc, #196]	; (f7f8 <RADIO_TxHandler+0x19c>)
    f732:	6018      	str	r0, [r3, #0]
    f734:	6059      	str	r1, [r3, #4]
    f736:	68e3      	ldr	r3, [r4, #12]
    f738:	2b00      	cmp	r3, #0
    f73a:	d03d      	beq.n	f7b8 <RADIO_TxHandler+0x15c>
    f73c:	21fa      	movs	r1, #250	; 0xfa
    f73e:	2200      	movs	r2, #0
    f740:	342f      	adds	r4, #47	; 0x2f
    f742:	0089      	lsls	r1, r1, #2
    f744:	4359      	muls	r1, r3
    f746:	7820      	ldrb	r0, [r4, #0]
    f748:	4b2c      	ldr	r3, [pc, #176]	; (f7fc <RADIO_TxHandler+0x1a0>)
    f74a:	9200      	str	r2, [sp, #0]
    f74c:	4c2c      	ldr	r4, [pc, #176]	; (f800 <RADIO_TxHandler+0x1a4>)
    f74e:	47a0      	blx	r4
    f750:	e032      	b.n	f7b8 <RADIO_TxHandler+0x15c>
    f752:	4f2c      	ldr	r7, [pc, #176]	; (f804 <RADIO_TxHandler+0x1a8>)
    f754:	4b2c      	ldr	r3, [pc, #176]	; (f808 <RADIO_TxHandler+0x1ac>)
    f756:	0038      	movs	r0, r7
    f758:	4798      	blx	r3
    f75a:	233e      	movs	r3, #62	; 0x3e
    f75c:	5ee2      	ldrsh	r2, [r4, r3]
    f75e:	2100      	movs	r1, #0
    f760:	5e7b      	ldrsh	r3, [r7, r1]
    f762:	429a      	cmp	r2, r3
    f764:	db14      	blt.n	f790 <RADIO_TxHandler+0x134>
    f766:	3501      	adds	r5, #1
    f768:	b2ed      	uxtb	r5, r5
    f76a:	e7a6      	b.n	f6ba <RADIO_TxHandler+0x5e>
    f76c:	2100      	movs	r1, #0
    f76e:	2040      	movs	r0, #64	; 0x40
    f770:	47a8      	blx	r5
    f772:	2100      	movs	r1, #0
    f774:	2041      	movs	r0, #65	; 0x41
    f776:	47a8      	blx	r5
    f778:	0023      	movs	r3, r4
    f77a:	2000      	movs	r0, #0
    f77c:	3358      	adds	r3, #88	; 0x58
    f77e:	7831      	ldrb	r1, [r6, #0]
    f780:	7018      	strb	r0, [r3, #0]
    f782:	47a8      	blx	r5
    f784:	4b19      	ldr	r3, [pc, #100]	; (f7ec <RADIO_TxHandler+0x190>)
    f786:	7831      	ldrb	r1, [r6, #0]
    f788:	6818      	ldr	r0, [r3, #0]
    f78a:	4b20      	ldr	r3, [pc, #128]	; (f80c <RADIO_TxHandler+0x1b0>)
    f78c:	4798      	blx	r3
    f78e:	e7c6      	b.n	f71e <RADIO_TxHandler+0xc2>
    f790:	2000      	movs	r0, #0
    f792:	4b1f      	ldr	r3, [pc, #124]	; (f810 <RADIO_TxHandler+0x1b4>)
    f794:	4798      	blx	r3
    f796:	4b1f      	ldr	r3, [pc, #124]	; (f814 <RADIO_TxHandler+0x1b8>)
    f798:	4798      	blx	r3
    f79a:	2307      	movs	r3, #7
    f79c:	2201      	movs	r2, #1
    f79e:	7033      	strb	r3, [r6, #0]
    f7a0:	4b1d      	ldr	r3, [pc, #116]	; (f818 <RADIO_TxHandler+0x1bc>)
    f7a2:	701a      	strb	r2, [r3, #0]
    f7a4:	4b1d      	ldr	r3, [pc, #116]	; (f81c <RADIO_TxHandler+0x1c0>)
    f7a6:	781b      	ldrb	r3, [r3, #0]
    f7a8:	079b      	lsls	r3, r3, #30
    f7aa:	d58b      	bpl.n	f6c4 <RADIO_TxHandler+0x68>
    f7ac:	6923      	ldr	r3, [r4, #16]
    f7ae:	2b00      	cmp	r3, #0
    f7b0:	d088      	beq.n	f6c4 <RADIO_TxHandler+0x68>
    f7b2:	0031      	movs	r1, r6
    f7b4:	2002      	movs	r0, #2
    f7b6:	4798      	blx	r3
    f7b8:	2000      	movs	r0, #0
    f7ba:	b007      	add	sp, #28
    f7bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    f7be:	46c0      	nop			; (mov r8, r8)
    f7c0:	0000f261 	.word	0x0000f261
    f7c4:	20002d78 	.word	0x20002d78
    f7c8:	0000d40d 	.word	0x0000d40d
    f7cc:	0000eea5 	.word	0x0000eea5
    f7d0:	0000e5e9 	.word	0x0000e5e9
    f7d4:	0000d731 	.word	0x0000d731
    f7d8:	0000c509 	.word	0x0000c509
    f7dc:	0000e631 	.word	0x0000e631
    f7e0:	20002dac 	.word	0x20002dac
    f7e4:	20001eb4 	.word	0x20001eb4
    f7e8:	0000c531 	.word	0x0000c531
    f7ec:	20001eb0 	.word	0x20001eb0
    f7f0:	0000c55d 	.word	0x0000c55d
    f7f4:	0000d09d 	.word	0x0000d09d
    f7f8:	20001ea8 	.word	0x20001ea8
    f7fc:	0000ef0d 	.word	0x0000ef0d
    f800:	0000d0f5 	.word	0x0000d0f5
    f804:	20001e9e 	.word	0x20001e9e
    f808:	0000d94d 	.word	0x0000d94d
    f80c:	0000ed21 	.word	0x0000ed21
    f810:	0000eed9 	.word	0x0000eed9
    f814:	0000f391 	.word	0x0000f391
    f818:	20003047 	.word	0x20003047
    f81c:	20003046 	.word	0x20003046

0000f820 <RADIO_TxDoneHandler>:
    f820:	b5f0      	push	{r4, r5, r6, r7, lr}
    f822:	4b35      	ldr	r3, [pc, #212]	; (f8f8 <RADIO_TxDoneHandler+0xd8>)
    f824:	b087      	sub	sp, #28
    f826:	881a      	ldrh	r2, [r3, #0]
    f828:	06d2      	lsls	r2, r2, #27
    f82a:	0fd2      	lsrs	r2, r2, #31
    f82c:	9200      	str	r2, [sp, #0]
    f82e:	466a      	mov	r2, sp
    f830:	7810      	ldrb	r0, [r2, #0]
    f832:	881a      	ldrh	r2, [r3, #0]
    f834:	2801      	cmp	r0, #1
    f836:	d12b      	bne.n	f890 <RADIO_TxDoneHandler+0x70>
    f838:	4c30      	ldr	r4, [pc, #192]	; (f8fc <RADIO_TxDoneHandler+0xdc>)
    f83a:	2110      	movs	r1, #16
    f83c:	0027      	movs	r7, r4
    f83e:	2500      	movs	r5, #0
    f840:	438a      	bics	r2, r1
    f842:	801a      	strh	r2, [r3, #0]
    f844:	3734      	adds	r7, #52	; 0x34
    f846:	0002      	movs	r2, r0
    f848:	7839      	ldrb	r1, [r7, #0]
    f84a:	4b2d      	ldr	r3, [pc, #180]	; (f900 <RADIO_TxDoneHandler+0xe0>)
    f84c:	4798      	blx	r3
    f84e:	68e3      	ldr	r3, [r4, #12]
    f850:	ae03      	add	r6, sp, #12
    f852:	9304      	str	r3, [sp, #16]
    f854:	7035      	strb	r5, [r6, #0]
    f856:	002a      	movs	r2, r5
    f858:	4b29      	ldr	r3, [pc, #164]	; (f900 <RADIO_TxDoneHandler+0xe0>)
    f85a:	7839      	ldrb	r1, [r7, #0]
    f85c:	0028      	movs	r0, r5
    f85e:	4798      	blx	r3
    f860:	466a      	mov	r2, sp
    f862:	4b28      	ldr	r3, [pc, #160]	; (f904 <RADIO_TxDoneHandler+0xe4>)
    f864:	7812      	ldrb	r2, [r2, #0]
    f866:	701a      	strb	r2, [r3, #0]
    f868:	0023      	movs	r3, r4
    f86a:	3358      	adds	r3, #88	; 0x58
    f86c:	701d      	strb	r5, [r3, #0]
    f86e:	4b26      	ldr	r3, [pc, #152]	; (f908 <RADIO_TxDoneHandler+0xe8>)
    f870:	781b      	ldrb	r3, [r3, #0]
    f872:	075b      	lsls	r3, r3, #29
    f874:	d505      	bpl.n	f882 <RADIO_TxDoneHandler+0x62>
    f876:	6923      	ldr	r3, [r4, #16]
    f878:	42ab      	cmp	r3, r5
    f87a:	d002      	beq.n	f882 <RADIO_TxDoneHandler+0x62>
    f87c:	0031      	movs	r1, r6
    f87e:	2004      	movs	r0, #4
    f880:	4798      	blx	r3
    f882:	4b22      	ldr	r3, [pc, #136]	; (f90c <RADIO_TxDoneHandler+0xec>)
    f884:	4798      	blx	r3
    f886:	4b22      	ldr	r3, [pc, #136]	; (f910 <RADIO_TxDoneHandler+0xf0>)
    f888:	4798      	blx	r3
    f88a:	2000      	movs	r0, #0
    f88c:	b007      	add	sp, #28
    f88e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    f890:	07d2      	lsls	r2, r2, #31
    f892:	d402      	bmi.n	f89a <RADIO_TxDoneHandler+0x7a>
    f894:	881a      	ldrh	r2, [r3, #0]
    f896:	0752      	lsls	r2, r2, #29
    f898:	d527      	bpl.n	f8ea <RADIO_TxDoneHandler+0xca>
    f89a:	2601      	movs	r6, #1
    f89c:	2104      	movs	r1, #4
    f89e:	881a      	ldrh	r2, [r3, #0]
    f8a0:	4f16      	ldr	r7, [pc, #88]	; (f8fc <RADIO_TxDoneHandler+0xdc>)
    f8a2:	43b2      	bics	r2, r6
    f8a4:	801a      	strh	r2, [r3, #0]
    f8a6:	881a      	ldrh	r2, [r3, #0]
    f8a8:	2400      	movs	r4, #0
    f8aa:	438a      	bics	r2, r1
    f8ac:	801a      	strh	r2, [r3, #0]
    f8ae:	4b19      	ldr	r3, [pc, #100]	; (f914 <RADIO_TxDoneHandler+0xf4>)
    f8b0:	ad03      	add	r5, sp, #12
    f8b2:	681b      	ldr	r3, [r3, #0]
    f8b4:	702c      	strb	r4, [r5, #0]
    f8b6:	9304      	str	r3, [sp, #16]
    f8b8:	003b      	movs	r3, r7
    f8ba:	3334      	adds	r3, #52	; 0x34
    f8bc:	7819      	ldrb	r1, [r3, #0]
    f8be:	0022      	movs	r2, r4
    f8c0:	0020      	movs	r0, r4
    f8c2:	4b0f      	ldr	r3, [pc, #60]	; (f900 <RADIO_TxDoneHandler+0xe0>)
    f8c4:	4798      	blx	r3
    f8c6:	4b14      	ldr	r3, [pc, #80]	; (f918 <RADIO_TxDoneHandler+0xf8>)
    f8c8:	4798      	blx	r3
    f8ca:	4b0e      	ldr	r3, [pc, #56]	; (f904 <RADIO_TxDoneHandler+0xe4>)
    f8cc:	701e      	strb	r6, [r3, #0]
    f8ce:	003b      	movs	r3, r7
    f8d0:	3358      	adds	r3, #88	; 0x58
    f8d2:	701c      	strb	r4, [r3, #0]
    f8d4:	4b0c      	ldr	r3, [pc, #48]	; (f908 <RADIO_TxDoneHandler+0xe8>)
    f8d6:	781b      	ldrb	r3, [r3, #0]
    f8d8:	079b      	lsls	r3, r3, #30
    f8da:	d5d6      	bpl.n	f88a <RADIO_TxDoneHandler+0x6a>
    f8dc:	693b      	ldr	r3, [r7, #16]
    f8de:	42a3      	cmp	r3, r4
    f8e0:	d0d3      	beq.n	f88a <RADIO_TxDoneHandler+0x6a>
    f8e2:	0029      	movs	r1, r5
    f8e4:	2002      	movs	r0, #2
    f8e6:	4798      	blx	r3
    f8e8:	e7cf      	b.n	f88a <RADIO_TxDoneHandler+0x6a>
    f8ea:	881b      	ldrh	r3, [r3, #0]
    f8ec:	059b      	lsls	r3, r3, #22
    f8ee:	d5cc      	bpl.n	f88a <RADIO_TxDoneHandler+0x6a>
    f8f0:	4b0a      	ldr	r3, [pc, #40]	; (f91c <RADIO_TxDoneHandler+0xfc>)
    f8f2:	4798      	blx	r3
    f8f4:	e7c9      	b.n	f88a <RADIO_TxDoneHandler+0x6a>
    f8f6:	46c0      	nop			; (mov r8, r8)
    f8f8:	20003044 	.word	0x20003044
    f8fc:	20002d78 	.word	0x20002d78
    f900:	0000d731 	.word	0x0000d731
    f904:	20003047 	.word	0x20003047
    f908:	20003046 	.word	0x20003046
    f90c:	0000c4c9 	.word	0x0000c4c9
    f910:	0000f3ad 	.word	0x0000f3ad
    f914:	20001ea8 	.word	0x20001ea8
    f918:	0000f391 	.word	0x0000f391
    f91c:	00013385 	.word	0x00013385

0000f920 <RADIO_RxDoneHandler>:
    f920:	b5f0      	push	{r4, r5, r6, r7, lr}
    f922:	4b97      	ldr	r3, [pc, #604]	; (fb80 <RADIO_RxDoneHandler+0x260>)
    f924:	b085      	sub	sp, #20
    f926:	881c      	ldrh	r4, [r3, #0]
    f928:	881a      	ldrh	r2, [r3, #0]
    f92a:	06a4      	lsls	r4, r4, #26
    f92c:	0fe4      	lsrs	r4, r4, #31
    f92e:	b2e0      	uxtb	r0, r4
    f930:	2801      	cmp	r0, #1
    f932:	d126      	bne.n	f982 <RADIO_RxDoneHandler+0x62>
    f934:	4d93      	ldr	r5, [pc, #588]	; (fb84 <RADIO_RxDoneHandler+0x264>)
    f936:	2120      	movs	r1, #32
    f938:	002e      	movs	r6, r5
    f93a:	438a      	bics	r2, r1
    f93c:	801a      	strh	r2, [r3, #0]
    f93e:	3634      	adds	r6, #52	; 0x34
    f940:	0002      	movs	r2, r0
    f942:	7831      	ldrb	r1, [r6, #0]
    f944:	4f90      	ldr	r7, [pc, #576]	; (fb88 <RADIO_RxDoneHandler+0x268>)
    f946:	47b8      	blx	r7
    f948:	2200      	movs	r2, #0
    f94a:	7831      	ldrb	r1, [r6, #0]
    f94c:	0010      	movs	r0, r2
    f94e:	47b8      	blx	r7
    f950:	4b8e      	ldr	r3, [pc, #568]	; (fb8c <RADIO_RxDoneHandler+0x26c>)
    f952:	4798      	blx	r3
    f954:	4b8e      	ldr	r3, [pc, #568]	; (fb90 <RADIO_RxDoneHandler+0x270>)
    f956:	002a      	movs	r2, r5
    f958:	701c      	strb	r4, [r3, #0]
    f95a:	2300      	movs	r3, #0
    f95c:	322c      	adds	r2, #44	; 0x2c
    f95e:	7013      	strb	r3, [r2, #0]
    f960:	002a      	movs	r2, r5
    f962:	a901      	add	r1, sp, #4
    f964:	3258      	adds	r2, #88	; 0x58
    f966:	7013      	strb	r3, [r2, #0]
    f968:	700b      	strb	r3, [r1, #0]
    f96a:	4b8a      	ldr	r3, [pc, #552]	; (fb94 <RADIO_RxDoneHandler+0x274>)
    f96c:	781b      	ldrb	r3, [r3, #0]
    f96e:	071b      	lsls	r3, r3, #28
    f970:	d504      	bpl.n	f97c <RADIO_RxDoneHandler+0x5c>
    f972:	692b      	ldr	r3, [r5, #16]
    f974:	2008      	movs	r0, #8
    f976:	2b00      	cmp	r3, #0
    f978:	d000      	beq.n	f97c <RADIO_RxDoneHandler+0x5c>
    f97a:	e084      	b.n	fa86 <RADIO_RxDoneHandler+0x166>
    f97c:	2000      	movs	r0, #0
    f97e:	b005      	add	sp, #20
    f980:	bdf0      	pop	{r4, r5, r6, r7, pc}
    f982:	0652      	lsls	r2, r2, #25
    f984:	d402      	bmi.n	f98c <RADIO_RxDoneHandler+0x6c>
    f986:	881a      	ldrh	r2, [r3, #0]
    f988:	0612      	lsls	r2, r2, #24
    f98a:	d523      	bpl.n	f9d4 <RADIO_RxDoneHandler+0xb4>
    f98c:	2140      	movs	r1, #64	; 0x40
    f98e:	881a      	ldrh	r2, [r3, #0]
    f990:	4c7c      	ldr	r4, [pc, #496]	; (fb84 <RADIO_RxDoneHandler+0x264>)
    f992:	438a      	bics	r2, r1
    f994:	801a      	strh	r2, [r3, #0]
    f996:	881a      	ldrh	r2, [r3, #0]
    f998:	1849      	adds	r1, r1, r1
    f99a:	438a      	bics	r2, r1
    f99c:	801a      	strh	r2, [r3, #0]
    f99e:	0023      	movs	r3, r4
    f9a0:	2200      	movs	r2, #0
    f9a2:	3334      	adds	r3, #52	; 0x34
    f9a4:	7819      	ldrb	r1, [r3, #0]
    f9a6:	0010      	movs	r0, r2
    f9a8:	4b77      	ldr	r3, [pc, #476]	; (fb88 <RADIO_RxDoneHandler+0x268>)
    f9aa:	4798      	blx	r3
    f9ac:	4b77      	ldr	r3, [pc, #476]	; (fb8c <RADIO_RxDoneHandler+0x26c>)
    f9ae:	4798      	blx	r3
    f9b0:	2201      	movs	r2, #1
    f9b2:	4b77      	ldr	r3, [pc, #476]	; (fb90 <RADIO_RxDoneHandler+0x270>)
    f9b4:	a901      	add	r1, sp, #4
    f9b6:	701a      	strb	r2, [r3, #0]
    f9b8:	0022      	movs	r2, r4
    f9ba:	2300      	movs	r3, #0
    f9bc:	322c      	adds	r2, #44	; 0x2c
    f9be:	7013      	strb	r3, [r2, #0]
    f9c0:	0022      	movs	r2, r4
    f9c2:	3258      	adds	r2, #88	; 0x58
    f9c4:	7013      	strb	r3, [r2, #0]
    f9c6:	700b      	strb	r3, [r1, #0]
    f9c8:	4b72      	ldr	r3, [pc, #456]	; (fb94 <RADIO_RxDoneHandler+0x274>)
    f9ca:	781b      	ldrb	r3, [r3, #0]
    f9cc:	071b      	lsls	r3, r3, #28
    f9ce:	d5d5      	bpl.n	f97c <RADIO_RxDoneHandler+0x5c>
    f9d0:	6923      	ldr	r3, [r4, #16]
    f9d2:	e7cf      	b.n	f974 <RADIO_RxDoneHandler+0x54>
    f9d4:	881a      	ldrh	r2, [r3, #0]
    f9d6:	0792      	lsls	r2, r2, #30
    f9d8:	d571      	bpl.n	fabe <RADIO_RxDoneHandler+0x19e>
    f9da:	2102      	movs	r1, #2
    f9dc:	881a      	ldrh	r2, [r3, #0]
    f9de:	4d6e      	ldr	r5, [pc, #440]	; (fb98 <RADIO_RxDoneHandler+0x278>)
    f9e0:	438a      	bics	r2, r1
    f9e2:	801a      	strh	r2, [r3, #0]
    f9e4:	2013      	movs	r0, #19
    f9e6:	47a8      	blx	r5
    f9e8:	4c66      	ldr	r4, [pc, #408]	; (fb84 <RADIO_RxDoneHandler+0x264>)
    f9ea:	2100      	movs	r1, #0
    f9ec:	0026      	movs	r6, r4
    f9ee:	362c      	adds	r6, #44	; 0x2c
    f9f0:	7030      	strb	r0, [r6, #0]
    f9f2:	4b6a      	ldr	r3, [pc, #424]	; (fb9c <RADIO_RxDoneHandler+0x27c>)
    f9f4:	200d      	movs	r0, #13
    f9f6:	4798      	blx	r3
    f9f8:	7832      	ldrb	r2, [r6, #0]
    f9fa:	4b69      	ldr	r3, [pc, #420]	; (fba0 <RADIO_RxDoneHandler+0x280>)
    f9fc:	b2d2      	uxtb	r2, r2
    f9fe:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    fa00:	2000      	movs	r0, #0
    fa02:	4798      	blx	r3
    fa04:	2019      	movs	r0, #25
    fa06:	47a8      	blx	r5
    fa08:	0023      	movs	r3, r4
    fa0a:	b240      	sxtb	r0, r0
    fa0c:	3332      	adds	r3, #50	; 0x32
    fa0e:	2800      	cmp	r0, #0
    fa10:	da3b      	bge.n	fa8a <RADIO_RxDoneHandler+0x16a>
    fa12:	4240      	negs	r0, r0
    fa14:	1080      	asrs	r0, r0, #2
    fa16:	4240      	negs	r0, r0
    fa18:	7018      	strb	r0, [r3, #0]
    fa1a:	201a      	movs	r0, #26
    fa1c:	47a8      	blx	r5
    fa1e:	0023      	movs	r3, r4
    fa20:	3332      	adds	r3, #50	; 0x32
    fa22:	781b      	ldrb	r3, [r3, #0]
    fa24:	b202      	sxth	r2, r0
    fa26:	b25b      	sxtb	r3, r3
    fa28:	4d5e      	ldr	r5, [pc, #376]	; (fba4 <RADIO_RxDoneHandler+0x284>)
    fa2a:	2b00      	cmp	r3, #0
    fa2c:	da36      	bge.n	fa9c <RADIO_RxDoneHandler+0x17c>
    fa2e:	6821      	ldr	r1, [r4, #0]
    fa30:	4e5d      	ldr	r6, [pc, #372]	; (fba8 <RADIO_RxDoneHandler+0x288>)
    fa32:	198e      	adds	r6, r1, r6
    fa34:	42ae      	cmp	r6, r5
    fa36:	d82a      	bhi.n	fa8e <RADIO_RxDoneHandler+0x16e>
    fa38:	3b9d      	subs	r3, #157	; 0x9d
    fa3a:	181b      	adds	r3, r3, r0
    fa3c:	1112      	asrs	r2, r2, #4
    fa3e:	189b      	adds	r3, r3, r2
    fa40:	0022      	movs	r2, r4
    fa42:	3256      	adds	r2, #86	; 0x56
    fa44:	8013      	strh	r3, [r2, #0]
    fa46:	0023      	movs	r3, r4
    fa48:	2200      	movs	r2, #0
    fa4a:	3334      	adds	r3, #52	; 0x34
    fa4c:	7819      	ldrb	r1, [r3, #0]
    fa4e:	0010      	movs	r0, r2
    fa50:	4b4d      	ldr	r3, [pc, #308]	; (fb88 <RADIO_RxDoneHandler+0x268>)
    fa52:	4798      	blx	r3
    fa54:	4b4d      	ldr	r3, [pc, #308]	; (fb8c <RADIO_RxDoneHandler+0x26c>)
    fa56:	4798      	blx	r3
    fa58:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    fa5a:	a901      	add	r1, sp, #4
    fa5c:	604b      	str	r3, [r1, #4]
    fa5e:	0023      	movs	r3, r4
    fa60:	332c      	adds	r3, #44	; 0x2c
    fa62:	781b      	ldrb	r3, [r3, #0]
    fa64:	2201      	movs	r2, #1
    fa66:	720b      	strb	r3, [r1, #8]
    fa68:	2300      	movs	r3, #0
    fa6a:	700b      	strb	r3, [r1, #0]
    fa6c:	4b48      	ldr	r3, [pc, #288]	; (fb90 <RADIO_RxDoneHandler+0x270>)
    fa6e:	701a      	strb	r2, [r3, #0]
    fa70:	4b48      	ldr	r3, [pc, #288]	; (fb94 <RADIO_RxDoneHandler+0x274>)
    fa72:	7818      	ldrb	r0, [r3, #0]
    fa74:	07c0      	lsls	r0, r0, #31
    fa76:	0fc0      	lsrs	r0, r0, #31
    fa78:	4290      	cmp	r0, r2
    fa7a:	d000      	beq.n	fa7e <RADIO_RxDoneHandler+0x15e>
    fa7c:	e77e      	b.n	f97c <RADIO_RxDoneHandler+0x5c>
    fa7e:	6923      	ldr	r3, [r4, #16]
    fa80:	2b00      	cmp	r3, #0
    fa82:	d100      	bne.n	fa86 <RADIO_RxDoneHandler+0x166>
    fa84:	e77a      	b.n	f97c <RADIO_RxDoneHandler+0x5c>
    fa86:	4798      	blx	r3
    fa88:	e778      	b.n	f97c <RADIO_RxDoneHandler+0x5c>
    fa8a:	1080      	asrs	r0, r0, #2
    fa8c:	e7c4      	b.n	fa18 <RADIO_RxDoneHandler+0xf8>
    fa8e:	4d47      	ldr	r5, [pc, #284]	; (fbac <RADIO_RxDoneHandler+0x28c>)
    fa90:	1949      	adds	r1, r1, r5
    fa92:	4d47      	ldr	r5, [pc, #284]	; (fbb0 <RADIO_RxDoneHandler+0x290>)
    fa94:	42a9      	cmp	r1, r5
    fa96:	d8d6      	bhi.n	fa46 <RADIO_RxDoneHandler+0x126>
    fa98:	3ba4      	subs	r3, #164	; 0xa4
    fa9a:	e7ce      	b.n	fa3a <RADIO_RxDoneHandler+0x11a>
    fa9c:	6823      	ldr	r3, [r4, #0]
    fa9e:	4942      	ldr	r1, [pc, #264]	; (fba8 <RADIO_RxDoneHandler+0x288>)
    faa0:	1859      	adds	r1, r3, r1
    faa2:	42a9      	cmp	r1, r5
    faa4:	d802      	bhi.n	faac <RADIO_RxDoneHandler+0x18c>
    faa6:	0003      	movs	r3, r0
    faa8:	3b9d      	subs	r3, #157	; 0x9d
    faaa:	e7c7      	b.n	fa3c <RADIO_RxDoneHandler+0x11c>
    faac:	493f      	ldr	r1, [pc, #252]	; (fbac <RADIO_RxDoneHandler+0x28c>)
    faae:	185b      	adds	r3, r3, r1
    fab0:	493f      	ldr	r1, [pc, #252]	; (fbb0 <RADIO_RxDoneHandler+0x290>)
    fab2:	428b      	cmp	r3, r1
    fab4:	d8c7      	bhi.n	fa46 <RADIO_RxDoneHandler+0x126>
    fab6:	38a4      	subs	r0, #164	; 0xa4
    fab8:	1113      	asrs	r3, r2, #4
    faba:	18c3      	adds	r3, r0, r3
    fabc:	e7c0      	b.n	fa40 <RADIO_RxDoneHandler+0x120>
    fabe:	881a      	ldrh	r2, [r3, #0]
    fac0:	0712      	lsls	r2, r2, #28
    fac2:	0fd5      	lsrs	r5, r2, #31
    fac4:	2a00      	cmp	r2, #0
    fac6:	da27      	bge.n	fb18 <RADIO_RxDoneHandler+0x1f8>
    fac8:	2108      	movs	r1, #8
    faca:	881a      	ldrh	r2, [r3, #0]
    facc:	4c2d      	ldr	r4, [pc, #180]	; (fb84 <RADIO_RxDoneHandler+0x264>)
    face:	438a      	bics	r2, r1
    fad0:	801a      	strh	r2, [r3, #0]
    fad2:	0023      	movs	r3, r4
    fad4:	2280      	movs	r2, #128	; 0x80
    fad6:	3332      	adds	r3, #50	; 0x32
    fad8:	701a      	strb	r2, [r3, #0]
    fada:	0023      	movs	r3, r4
    fadc:	2200      	movs	r2, #0
    fade:	3334      	adds	r3, #52	; 0x34
    fae0:	7819      	ldrb	r1, [r3, #0]
    fae2:	0010      	movs	r0, r2
    fae4:	4b28      	ldr	r3, [pc, #160]	; (fb88 <RADIO_RxDoneHandler+0x268>)
    fae6:	4798      	blx	r3
    fae8:	4b28      	ldr	r3, [pc, #160]	; (fb8c <RADIO_RxDoneHandler+0x26c>)
    faea:	4798      	blx	r3
    faec:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    faee:	a901      	add	r1, sp, #4
    faf0:	604b      	str	r3, [r1, #4]
    faf2:	0023      	movs	r3, r4
    faf4:	332c      	adds	r3, #44	; 0x2c
    faf6:	781b      	ldrb	r3, [r3, #0]
    faf8:	0022      	movs	r2, r4
    fafa:	720b      	strb	r3, [r1, #8]
    fafc:	2300      	movs	r3, #0
    fafe:	3258      	adds	r2, #88	; 0x58
    fb00:	7013      	strb	r3, [r2, #0]
    fb02:	700b      	strb	r3, [r1, #0]
    fb04:	4b22      	ldr	r3, [pc, #136]	; (fb90 <RADIO_RxDoneHandler+0x270>)
    fb06:	701d      	strb	r5, [r3, #0]
    fb08:	4b22      	ldr	r3, [pc, #136]	; (fb94 <RADIO_RxDoneHandler+0x274>)
    fb0a:	7818      	ldrb	r0, [r3, #0]
    fb0c:	07c0      	lsls	r0, r0, #31
    fb0e:	0fc0      	lsrs	r0, r0, #31
    fb10:	2801      	cmp	r0, #1
    fb12:	d000      	beq.n	fb16 <RADIO_RxDoneHandler+0x1f6>
    fb14:	e732      	b.n	f97c <RADIO_RxDoneHandler+0x5c>
    fb16:	e7b2      	b.n	fa7e <RADIO_RxDoneHandler+0x15e>
    fb18:	881a      	ldrh	r2, [r3, #0]
    fb1a:	05d2      	lsls	r2, r2, #23
    fb1c:	0fd5      	lsrs	r5, r2, #31
    fb1e:	2a00      	cmp	r2, #0
    fb20:	db00      	blt.n	fb24 <RADIO_RxDoneHandler+0x204>
    fb22:	e72b      	b.n	f97c <RADIO_RxDoneHandler+0x5c>
    fb24:	4c17      	ldr	r4, [pc, #92]	; (fb84 <RADIO_RxDoneHandler+0x264>)
    fb26:	881a      	ldrh	r2, [r3, #0]
    fb28:	0026      	movs	r6, r4
    fb2a:	4922      	ldr	r1, [pc, #136]	; (fbb4 <RADIO_RxDoneHandler+0x294>)
    fb2c:	362c      	adds	r6, #44	; 0x2c
    fb2e:	400a      	ands	r2, r1
    fb30:	801a      	strh	r2, [r3, #0]
    fb32:	7832      	ldrb	r2, [r6, #0]
    fb34:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    fb36:	b2d2      	uxtb	r2, r2
    fb38:	2000      	movs	r0, #0
    fb3a:	4b19      	ldr	r3, [pc, #100]	; (fba0 <RADIO_RxDoneHandler+0x280>)
    fb3c:	4798      	blx	r3
    fb3e:	0023      	movs	r3, r4
    fb40:	2200      	movs	r2, #0
    fb42:	3334      	adds	r3, #52	; 0x34
    fb44:	7819      	ldrb	r1, [r3, #0]
    fb46:	0010      	movs	r0, r2
    fb48:	4b0f      	ldr	r3, [pc, #60]	; (fb88 <RADIO_RxDoneHandler+0x268>)
    fb4a:	4798      	blx	r3
    fb4c:	4b0f      	ldr	r3, [pc, #60]	; (fb8c <RADIO_RxDoneHandler+0x26c>)
    fb4e:	4798      	blx	r3
    fb50:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    fb52:	a901      	add	r1, sp, #4
    fb54:	604b      	str	r3, [r1, #4]
    fb56:	7833      	ldrb	r3, [r6, #0]
    fb58:	0022      	movs	r2, r4
    fb5a:	720b      	strb	r3, [r1, #8]
    fb5c:	2300      	movs	r3, #0
    fb5e:	3258      	adds	r2, #88	; 0x58
    fb60:	7013      	strb	r3, [r2, #0]
    fb62:	700b      	strb	r3, [r1, #0]
    fb64:	4b0a      	ldr	r3, [pc, #40]	; (fb90 <RADIO_RxDoneHandler+0x270>)
    fb66:	701d      	strb	r5, [r3, #0]
    fb68:	4b0a      	ldr	r3, [pc, #40]	; (fb94 <RADIO_RxDoneHandler+0x274>)
    fb6a:	781b      	ldrb	r3, [r3, #0]
    fb6c:	06db      	lsls	r3, r3, #27
    fb6e:	d400      	bmi.n	fb72 <RADIO_RxDoneHandler+0x252>
    fb70:	e704      	b.n	f97c <RADIO_RxDoneHandler+0x5c>
    fb72:	6923      	ldr	r3, [r4, #16]
    fb74:	2b00      	cmp	r3, #0
    fb76:	d100      	bne.n	fb7a <RADIO_RxDoneHandler+0x25a>
    fb78:	e700      	b.n	f97c <RADIO_RxDoneHandler+0x5c>
    fb7a:	2010      	movs	r0, #16
    fb7c:	e783      	b.n	fa86 <RADIO_RxDoneHandler+0x166>
    fb7e:	46c0      	nop			; (mov r8, r8)
    fb80:	20003044 	.word	0x20003044
    fb84:	20002d78 	.word	0x20002d78
    fb88:	0000d731 	.word	0x0000d731
    fb8c:	0000f391 	.word	0x0000f391
    fb90:	20003047 	.word	0x20003047
    fb94:	20003046 	.word	0x20003046
    fb98:	0000c531 	.word	0x0000c531
    fb9c:	0000c509 	.word	0x0000c509
    fba0:	0000c59d 	.word	0x0000c59d
    fba4:	096ae380 	.word	0x096ae380
    fba8:	cc9eec80 	.word	0xcc9eec80
    fbac:	e78fe580 	.word	0xe78fe580
    fbb0:	06dac2c0 	.word	0x06dac2c0
    fbb4:	fffffeff 	.word	0xfffffeff

0000fbb8 <MacClearCommands>:
    fbb8:	490e      	ldr	r1, [pc, #56]	; (fbf4 <MacClearCommands+0x3c>)
    fbba:	b570      	push	{r4, r5, r6, lr}
    fbbc:	000b      	movs	r3, r1
    fbbe:	33e0      	adds	r3, #224	; 0xe0
    fbc0:	7818      	ldrb	r0, [r3, #0]
    fbc2:	2303      	movs	r3, #3
    fbc4:	25a4      	movs	r5, #164	; 0xa4
    fbc6:	4343      	muls	r3, r0
    fbc8:	2401      	movs	r4, #1
    fbca:	20ff      	movs	r0, #255	; 0xff
    fbcc:	3399      	adds	r3, #153	; 0x99
    fbce:	4a0a      	ldr	r2, [pc, #40]	; (fbf8 <MacClearCommands+0x40>)
    fbd0:	185b      	adds	r3, r3, r1
    fbd2:	00ed      	lsls	r5, r5, #3
    fbd4:	429a      	cmp	r2, r3
    fbd6:	d100      	bne.n	fbda <MacClearCommands+0x22>
    fbd8:	bd70      	pop	{r4, r5, r6, pc}
    fbda:	7811      	ldrb	r1, [r2, #0]
    fbdc:	29ff      	cmp	r1, #255	; 0xff
    fbde:	d006      	beq.n	fbee <MacClearCommands+0x36>
    fbe0:	290a      	cmp	r1, #10
    fbe2:	d803      	bhi.n	fbec <MacClearCommands+0x34>
    fbe4:	0026      	movs	r6, r4
    fbe6:	408e      	lsls	r6, r1
    fbe8:	422e      	tst	r6, r5
    fbea:	d100      	bne.n	fbee <MacClearCommands+0x36>
    fbec:	7010      	strb	r0, [r2, #0]
    fbee:	3203      	adds	r2, #3
    fbf0:	e7f0      	b.n	fbd4 <MacClearCommands+0x1c>
    fbf2:	46c0      	nop			; (mov r8, r8)
    fbf4:	20003170 	.word	0x20003170
    fbf8:	20003209 	.word	0x20003209

0000fbfc <CountfOptsLength>:
    fbfc:	2200      	movs	r2, #0
    fbfe:	490d      	ldr	r1, [pc, #52]	; (fc34 <CountfOptsLength+0x38>)
    fc00:	b570      	push	{r4, r5, r6, lr}
    fc02:	000b      	movs	r3, r1
    fc04:	0010      	movs	r0, r2
    fc06:	2503      	movs	r5, #3
    fc08:	33e0      	adds	r3, #224	; 0xe0
    fc0a:	781c      	ldrb	r4, [r3, #0]
    fc0c:	4e0a      	ldr	r6, [pc, #40]	; (fc38 <CountfOptsLength+0x3c>)
    fc0e:	b2d3      	uxtb	r3, r2
    fc10:	429c      	cmp	r4, r3
    fc12:	d800      	bhi.n	fc16 <CountfOptsLength+0x1a>
    fc14:	bd70      	pop	{r4, r5, r6, pc}
    fc16:	002b      	movs	r3, r5
    fc18:	4353      	muls	r3, r2
    fc1a:	3399      	adds	r3, #153	; 0x99
    fc1c:	5ccb      	ldrb	r3, [r1, r3]
    fc1e:	2bff      	cmp	r3, #255	; 0xff
    fc20:	d006      	beq.n	fc30 <CountfOptsLength+0x34>
    fc22:	18f3      	adds	r3, r6, r3
    fc24:	3b02      	subs	r3, #2
    fc26:	781b      	ldrb	r3, [r3, #0]
    fc28:	18c3      	adds	r3, r0, r3
    fc2a:	2b0f      	cmp	r3, #15
    fc2c:	dcf2      	bgt.n	fc14 <CountfOptsLength+0x18>
    fc2e:	b2d8      	uxtb	r0, r3
    fc30:	3201      	adds	r2, #1
    fc32:	e7ec      	b.n	fc0e <CountfOptsLength+0x12>
    fc34:	20003170 	.word	0x20003170
    fc38:	00018d3f 	.word	0x00018d3f

0000fc3c <LorawanGetMaxPayloadSize>:
    fc3c:	b513      	push	{r0, r1, r4, lr}
    fc3e:	466b      	mov	r3, sp
    fc40:	1ddc      	adds	r4, r3, #7
    fc42:	2300      	movs	r3, #0
    fc44:	0022      	movs	r2, r4
    fc46:	7023      	strb	r3, [r4, #0]
    fc48:	4903      	ldr	r1, [pc, #12]	; (fc58 <LorawanGetMaxPayloadSize+0x1c>)
    fc4a:	4b04      	ldr	r3, [pc, #16]	; (fc5c <LorawanGetMaxPayloadSize+0x20>)
    fc4c:	2005      	movs	r0, #5
    fc4e:	4798      	blx	r3
    fc50:	7820      	ldrb	r0, [r4, #0]
    fc52:	3808      	subs	r0, #8
    fc54:	b2c0      	uxtb	r0, r0
    fc56:	bd16      	pop	{r1, r2, r4, pc}
    fc58:	20003257 	.word	0x20003257
    fc5c:	0000cbad 	.word	0x0000cbad

0000fc60 <UpdateReceiveDelays>:
    fc60:	23fa      	movs	r3, #250	; 0xfa
    fc62:	b570      	push	{r4, r5, r6, lr}
    fc64:	009b      	lsls	r3, r3, #2
    fc66:	4c0b      	ldr	r4, [pc, #44]	; (fc94 <UpdateReceiveDelays+0x34>)
    fc68:	2800      	cmp	r0, #0
    fc6a:	d000      	beq.n	fc6e <UpdateReceiveDelays+0xe>
    fc6c:	4343      	muls	r3, r0
    fc6e:	0022      	movs	r2, r4
    fc70:	4d09      	ldr	r5, [pc, #36]	; (fc98 <UpdateReceiveDelays+0x38>)
    fc72:	32d0      	adds	r2, #208	; 0xd0
    fc74:	210c      	movs	r1, #12
    fc76:	2000      	movs	r0, #0
    fc78:	8013      	strh	r3, [r2, #0]
    fc7a:	47a8      	blx	r5
    fc7c:	0023      	movs	r3, r4
    fc7e:	22fa      	movs	r2, #250	; 0xfa
    fc80:	33d0      	adds	r3, #208	; 0xd0
    fc82:	881b      	ldrh	r3, [r3, #0]
    fc84:	0092      	lsls	r2, r2, #2
    fc86:	189b      	adds	r3, r3, r2
    fc88:	34d2      	adds	r4, #210	; 0xd2
    fc8a:	210d      	movs	r1, #13
    fc8c:	2000      	movs	r0, #0
    fc8e:	8023      	strh	r3, [r4, #0]
    fc90:	47a8      	blx	r5
    fc92:	bd70      	pop	{r4, r5, r6, pc}
    fc94:	20003170 	.word	0x20003170
    fc98:	00009375 	.word	0x00009375

0000fc9c <IncludeMacCommandsResponse>:
    fc9c:	b5f0      	push	{r4, r5, r6, r7, lr}
    fc9e:	0005      	movs	r5, r0
    fca0:	2600      	movs	r6, #0
    fca2:	b087      	sub	sp, #28
    fca4:	880c      	ldrh	r4, [r1, #0]
    fca6:	9101      	str	r1, [sp, #4]
    fca8:	9203      	str	r2, [sp, #12]
    fcaa:	4f77      	ldr	r7, [pc, #476]	; (fe88 <IncludeMacCommandsResponse+0x1ec>)
    fcac:	003b      	movs	r3, r7
    fcae:	33e0      	adds	r3, #224	; 0xe0
    fcb0:	781b      	ldrb	r3, [r3, #0]
    fcb2:	42b3      	cmp	r3, r6
    fcb4:	d913      	bls.n	fcde <IncludeMacCommandsResponse+0x42>
    fcb6:	9b03      	ldr	r3, [sp, #12]
    fcb8:	2b00      	cmp	r3, #0
    fcba:	d019      	beq.n	fcf0 <IncludeMacCommandsResponse+0x54>
    fcbc:	2303      	movs	r3, #3
    fcbe:	4373      	muls	r3, r6
    fcc0:	18fb      	adds	r3, r7, r3
    fcc2:	3399      	adds	r3, #153	; 0x99
    fcc4:	7819      	ldrb	r1, [r3, #0]
    fcc6:	29ff      	cmp	r1, #255	; 0xff
    fcc8:	d012      	beq.n	fcf0 <IncludeMacCommandsResponse+0x54>
    fcca:	9b01      	ldr	r3, [sp, #4]
    fccc:	881a      	ldrh	r2, [r3, #0]
    fcce:	4b6f      	ldr	r3, [pc, #444]	; (fe8c <IncludeMacCommandsResponse+0x1f0>)
    fcd0:	1aa2      	subs	r2, r4, r2
    fcd2:	185b      	adds	r3, r3, r1
    fcd4:	3b02      	subs	r3, #2
    fcd6:	781b      	ldrb	r3, [r3, #0]
    fcd8:	18d3      	adds	r3, r2, r3
    fcda:	2b0f      	cmp	r3, #15
    fcdc:	dd08      	ble.n	fcf0 <IncludeMacCommandsResponse+0x54>
    fcde:	2207      	movs	r2, #7
    fce0:	2100      	movs	r1, #0
    fce2:	4b6b      	ldr	r3, [pc, #428]	; (fe90 <IncludeMacCommandsResponse+0x1f4>)
    fce4:	486b      	ldr	r0, [pc, #428]	; (fe94 <IncludeMacCommandsResponse+0x1f8>)
    fce6:	4798      	blx	r3
    fce8:	9b01      	ldr	r3, [sp, #4]
    fcea:	801c      	strh	r4, [r3, #0]
    fcec:	b007      	add	sp, #28
    fcee:	bdf0      	pop	{r4, r5, r6, r7, pc}
    fcf0:	2303      	movs	r3, #3
    fcf2:	4373      	muls	r3, r6
    fcf4:	18fb      	adds	r3, r7, r3
    fcf6:	3399      	adds	r3, #153	; 0x99
    fcf8:	781b      	ldrb	r3, [r3, #0]
    fcfa:	1e98      	subs	r0, r3, #2
    fcfc:	280b      	cmp	r0, #11
    fcfe:	d862      	bhi.n	fdc6 <IncludeMacCommandsResponse+0x12a>
    fd00:	f003 fc42 	bl	13588 <__gnu_thumb1_case_uqi>
    fd04:	27a20698 	.word	0x27a20698
    fd08:	7da26748 	.word	0x7da26748
    fd0c:	a6616182 	.word	0xa6616182
    fd10:	2303      	movs	r3, #3
    fd12:	2200      	movs	r2, #0
    fd14:	552b      	strb	r3, [r5, r4]
    fd16:	1c63      	adds	r3, r4, #1
    fd18:	b29b      	uxth	r3, r3
    fd1a:	18eb      	adds	r3, r5, r3
    fd1c:	4f5a      	ldr	r7, [pc, #360]	; (fe88 <IncludeMacCommandsResponse+0x1ec>)
    fd1e:	485e      	ldr	r0, [pc, #376]	; (fe98 <IncludeMacCommandsResponse+0x1fc>)
    fd20:	701a      	strb	r2, [r3, #0]
    fd22:	5c39      	ldrb	r1, [r7, r0]
    fd24:	3201      	adds	r2, #1
    fd26:	4011      	ands	r1, r2
    fd28:	466a      	mov	r2, sp
    fd2a:	9102      	str	r1, [sp, #8]
    fd2c:	7a12      	ldrb	r2, [r2, #8]
    fd2e:	701a      	strb	r2, [r3, #0]
    fd30:	5c3a      	ldrb	r2, [r7, r0]
    fd32:	4694      	mov	ip, r2
    fd34:	2202      	movs	r2, #2
    fd36:	4661      	mov	r1, ip
    fd38:	4211      	tst	r1, r2
    fd3a:	d002      	beq.n	fd42 <IncludeMacCommandsResponse+0xa6>
    fd3c:	9902      	ldr	r1, [sp, #8]
    fd3e:	430a      	orrs	r2, r1
    fd40:	701a      	strb	r2, [r3, #0]
    fd42:	2204      	movs	r2, #4
    fd44:	5c39      	ldrb	r1, [r7, r0]
    fd46:	4211      	tst	r1, r2
    fd48:	d071      	beq.n	fe2e <IncludeMacCommandsResponse+0x192>
    fd4a:	7819      	ldrb	r1, [r3, #0]
    fd4c:	430a      	orrs	r2, r1
    fd4e:	701a      	strb	r2, [r3, #0]
    fd50:	e06d      	b.n	fe2e <IncludeMacCommandsResponse+0x192>
    fd52:	2305      	movs	r3, #5
    fd54:	2103      	movs	r1, #3
    fd56:	2200      	movs	r2, #0
    fd58:	552b      	strb	r3, [r5, r4]
    fd5a:	1c63      	adds	r3, r4, #1
    fd5c:	b29b      	uxth	r3, r3
    fd5e:	4371      	muls	r1, r6
    fd60:	18eb      	adds	r3, r5, r3
    fd62:	701a      	strb	r2, [r3, #0]
    fd64:	4a48      	ldr	r2, [pc, #288]	; (fe88 <IncludeMacCommandsResponse+0x1ec>)
    fd66:	1851      	adds	r1, r2, r1
    fd68:	3198      	adds	r1, #152	; 0x98
    fd6a:	7888      	ldrb	r0, [r1, #2]
    fd6c:	0700      	lsls	r0, r0, #28
    fd6e:	0fc0      	lsrs	r0, r0, #31
    fd70:	7018      	strb	r0, [r3, #0]
    fd72:	7889      	ldrb	r1, [r1, #2]
    fd74:	b2c7      	uxtb	r7, r0
    fd76:	06c9      	lsls	r1, r1, #27
    fd78:	d502      	bpl.n	fd80 <IncludeMacCommandsResponse+0xe4>
    fd7a:	2102      	movs	r1, #2
    fd7c:	4339      	orrs	r1, r7
    fd7e:	7019      	strb	r1, [r3, #0]
    fd80:	2103      	movs	r1, #3
    fd82:	4371      	muls	r1, r6
    fd84:	1852      	adds	r2, r2, r1
    fd86:	3298      	adds	r2, #152	; 0x98
    fd88:	7892      	ldrb	r2, [r2, #2]
    fd8a:	0692      	lsls	r2, r2, #26
    fd8c:	d54f      	bpl.n	fe2e <IncludeMacCommandsResponse+0x192>
    fd8e:	7819      	ldrb	r1, [r3, #0]
    fd90:	2204      	movs	r2, #4
    fd92:	e7db      	b.n	fd4c <IncludeMacCommandsResponse+0xb0>
    fd94:	a904      	add	r1, sp, #16
    fd96:	4b41      	ldr	r3, [pc, #260]	; (fe9c <IncludeMacCommandsResponse+0x200>)
    fd98:	200e      	movs	r0, #14
    fd9a:	4798      	blx	r3
    fd9c:	2306      	movs	r3, #6
    fd9e:	4a3a      	ldr	r2, [pc, #232]	; (fe88 <IncludeMacCommandsResponse+0x1ec>)
    fda0:	552b      	strb	r3, [r5, r4]
    fda2:	32e8      	adds	r2, #232	; 0xe8
    fda4:	7811      	ldrb	r1, [r2, #0]
    fda6:	1c62      	adds	r2, r4, #1
    fda8:	b292      	uxth	r2, r2
    fdaa:	54a9      	strb	r1, [r5, r2]
    fdac:	aa04      	add	r2, sp, #16
    fdae:	7812      	ldrb	r2, [r2, #0]
    fdb0:	1ca3      	adds	r3, r4, #2
    fdb2:	0011      	movs	r1, r2
    fdb4:	3120      	adds	r1, #32
    fdb6:	3403      	adds	r4, #3
    fdb8:	b2c9      	uxtb	r1, r1
    fdba:	b29b      	uxth	r3, r3
    fdbc:	b2a4      	uxth	r4, r4
    fdbe:	293f      	cmp	r1, #63	; 0x3f
    fdc0:	d904      	bls.n	fdcc <IncludeMacCommandsResponse+0x130>
    fdc2:	2220      	movs	r2, #32
    fdc4:	54ea      	strb	r2, [r5, r3]
    fdc6:	3601      	adds	r6, #1
    fdc8:	b2f6      	uxtb	r6, r6
    fdca:	e76e      	b.n	fcaa <IncludeMacCommandsResponse+0xe>
    fdcc:	213f      	movs	r1, #63	; 0x3f
    fdce:	400a      	ands	r2, r1
    fdd0:	e7f8      	b.n	fdc4 <IncludeMacCommandsResponse+0x128>
    fdd2:	2307      	movs	r3, #7
    fdd4:	2103      	movs	r1, #3
    fdd6:	2200      	movs	r2, #0
    fdd8:	552b      	strb	r3, [r5, r4]
    fdda:	1c63      	adds	r3, r4, #1
    fddc:	4371      	muls	r1, r6
    fdde:	b29b      	uxth	r3, r3
    fde0:	18eb      	adds	r3, r5, r3
    fde2:	701a      	strb	r2, [r3, #0]
    fde4:	4a28      	ldr	r2, [pc, #160]	; (fe88 <IncludeMacCommandsResponse+0x1ec>)
    fde6:	1852      	adds	r2, r2, r1
    fde8:	3298      	adds	r2, #152	; 0x98
    fdea:	7891      	ldrb	r1, [r2, #2]
    fdec:	09c9      	lsrs	r1, r1, #7
    fdee:	7019      	strb	r1, [r3, #0]
    fdf0:	7892      	ldrb	r2, [r2, #2]
    fdf2:	b2c8      	uxtb	r0, r1
    fdf4:	0652      	lsls	r2, r2, #25
    fdf6:	d51a      	bpl.n	fe2e <IncludeMacCommandsResponse+0x192>
    fdf8:	2202      	movs	r2, #2
    fdfa:	4302      	orrs	r2, r0
    fdfc:	e7a7      	b.n	fd4e <IncludeMacCommandsResponse+0xb2>
    fdfe:	2209      	movs	r2, #9
    fe00:	1c63      	adds	r3, r4, #1
    fe02:	552a      	strb	r2, [r5, r4]
    fe04:	b29c      	uxth	r4, r3
    fe06:	e7de      	b.n	fdc6 <IncludeMacCommandsResponse+0x12a>
    fe08:	230a      	movs	r3, #10
    fe0a:	2103      	movs	r1, #3
    fe0c:	2200      	movs	r2, #0
    fe0e:	552b      	strb	r3, [r5, r4]
    fe10:	1c63      	adds	r3, r4, #1
    fe12:	4371      	muls	r1, r6
    fe14:	b29b      	uxth	r3, r3
    fe16:	18eb      	adds	r3, r5, r3
    fe18:	701a      	strb	r2, [r3, #0]
    fe1a:	4a1b      	ldr	r2, [pc, #108]	; (fe88 <IncludeMacCommandsResponse+0x1ec>)
    fe1c:	1852      	adds	r2, r2, r1
    fe1e:	3298      	adds	r2, #152	; 0x98
    fe20:	7891      	ldrb	r1, [r2, #2]
    fe22:	09c9      	lsrs	r1, r1, #7
    fe24:	7019      	strb	r1, [r3, #0]
    fe26:	78d2      	ldrb	r2, [r2, #3]
    fe28:	b2c8      	uxtb	r0, r1
    fe2a:	07d2      	lsls	r2, r2, #31
    fe2c:	d4e4      	bmi.n	fdf8 <IncludeMacCommandsResponse+0x15c>
    fe2e:	3402      	adds	r4, #2
    fe30:	b2a4      	uxth	r4, r4
    fe32:	e7c8      	b.n	fdc6 <IncludeMacCommandsResponse+0x12a>
    fe34:	003b      	movs	r3, r7
    fe36:	22ff      	movs	r2, #255	; 0xff
    fe38:	33e5      	adds	r3, #229	; 0xe5
    fe3a:	701a      	strb	r2, [r3, #0]
    fe3c:	2300      	movs	r3, #0
    fe3e:	37e6      	adds	r7, #230	; 0xe6
    fe40:	703b      	strb	r3, [r7, #0]
    fe42:	3afd      	subs	r2, #253	; 0xfd
    fe44:	1c63      	adds	r3, r4, #1
    fe46:	e7dc      	b.n	fe02 <IncludeMacCommandsResponse+0x166>
    fe48:	1c62      	adds	r2, r4, #1
    fe4a:	552b      	strb	r3, [r5, r4]
    fe4c:	b294      	uxth	r4, r2
    fe4e:	e7ba      	b.n	fdc6 <IncludeMacCommandsResponse+0x12a>
    fe50:	2201      	movs	r2, #1
    fe52:	4252      	negs	r2, r2
    fe54:	17d3      	asrs	r3, r2, #31
    fe56:	9204      	str	r2, [sp, #16]
    fe58:	9305      	str	r3, [sp, #20]
    fe5a:	4b11      	ldr	r3, [pc, #68]	; (fea0 <IncludeMacCommandsResponse+0x204>)
    fe5c:	a904      	add	r1, sp, #16
    fe5e:	5cf8      	ldrb	r0, [r7, r3]
    fe60:	4b10      	ldr	r3, [pc, #64]	; (fea4 <IncludeMacCommandsResponse+0x208>)
    fe62:	4798      	blx	r3
    fe64:	2301      	movs	r3, #1
    fe66:	228d      	movs	r2, #141	; 0x8d
    fe68:	425b      	negs	r3, r3
    fe6a:	0092      	lsls	r2, r2, #2
    fe6c:	50bb      	str	r3, [r7, r2]
    fe6e:	3204      	adds	r2, #4
    fe70:	54bb      	strb	r3, [r7, r2]
    fe72:	238c      	movs	r3, #140	; 0x8c
    fe74:	2201      	movs	r2, #1
    fe76:	009b      	lsls	r3, r3, #2
    fe78:	54fa      	strb	r2, [r7, r3]
    fe7a:	2303      	movs	r3, #3
    fe7c:	4373      	muls	r3, r6
    fe7e:	18ff      	adds	r7, r7, r3
    fe80:	3799      	adds	r7, #153	; 0x99
    fe82:	18a2      	adds	r2, r4, r2
    fe84:	783b      	ldrb	r3, [r7, #0]
    fe86:	e7e0      	b.n	fe4a <IncludeMacCommandsResponse+0x1ae>
    fe88:	20003170 	.word	0x20003170
    fe8c:	00018d3f 	.word	0x00018d3f
    fe90:	00016839 	.word	0x00016839
    fe94:	20003393 	.word	0x20003393
    fe98:	00000223 	.word	0x00000223
    fe9c:	0000e2a5 	.word	0x0000e2a5
    fea0:	00000231 	.word	0x00000231
    fea4:	0000d67d 	.word	0x0000d67d

0000fea8 <UpdateJoinSuccessState>:
    fea8:	b5f0      	push	{r4, r5, r6, r7, lr}
    feaa:	4c32      	ldr	r4, [pc, #200]	; (ff74 <UpdateJoinSuccessState+0xcc>)
    feac:	2104      	movs	r1, #4
    feae:	0022      	movs	r2, r4
    feb0:	3294      	adds	r2, #148	; 0x94
    feb2:	7813      	ldrb	r3, [r2, #0]
    feb4:	2001      	movs	r0, #1
    feb6:	438b      	bics	r3, r1
    feb8:	7013      	strb	r3, [r2, #0]
    feba:	0022      	movs	r2, r4
    febc:	3284      	adds	r2, #132	; 0x84
    febe:	7813      	ldrb	r3, [r2, #0]
    fec0:	b087      	sub	sp, #28
    fec2:	4303      	orrs	r3, r0
    fec4:	3107      	adds	r1, #7
    fec6:	4f2c      	ldr	r7, [pc, #176]	; (ff78 <UpdateJoinSuccessState+0xd0>)
    fec8:	7013      	strb	r3, [r2, #0]
    feca:	2500      	movs	r5, #0
    fecc:	47b8      	blx	r7
    fece:	0023      	movs	r3, r4
    fed0:	2115      	movs	r1, #21
    fed2:	3388      	adds	r3, #136	; 0x88
    fed4:	0028      	movs	r0, r5
    fed6:	601d      	str	r5, [r3, #0]
    fed8:	47b8      	blx	r7
    feda:	0023      	movs	r3, r4
    fedc:	2020      	movs	r0, #32
    fede:	33ff      	adds	r3, #255	; 0xff
    fee0:	7f5b      	ldrb	r3, [r3, #29]
    fee2:	4e26      	ldr	r6, [pc, #152]	; (ff7c <UpdateJoinSuccessState+0xd4>)
    fee4:	4203      	tst	r3, r0
    fee6:	d00c      	beq.n	ff02 <UpdateJoinSuccessState+0x5a>
    fee8:	0023      	movs	r3, r4
    feea:	a904      	add	r1, sp, #16
    feec:	3380      	adds	r3, #128	; 0x80
    feee:	710d      	strb	r5, [r1, #4]
    fef0:	701d      	strb	r5, [r3, #0]
    fef2:	6765      	str	r5, [r4, #116]	; 0x74
    fef4:	67a5      	str	r5, [r4, #120]	; 0x78
    fef6:	47b0      	blx	r6
    fef8:	210f      	movs	r1, #15
    fefa:	2021      	movs	r0, #33	; 0x21
    fefc:	4469      	add	r1, sp
    fefe:	700d      	strb	r5, [r1, #0]
    ff00:	47b0      	blx	r6
    ff02:	0023      	movs	r3, r4
    ff04:	2500      	movs	r5, #0
    ff06:	338c      	adds	r3, #140	; 0x8c
    ff08:	210a      	movs	r1, #10
    ff0a:	2001      	movs	r0, #1
    ff0c:	601d      	str	r5, [r3, #0]
    ff0e:	47b8      	blx	r7
    ff10:	0023      	movs	r3, r4
    ff12:	33ca      	adds	r3, #202	; 0xca
    ff14:	801d      	strh	r5, [r3, #0]
    ff16:	0022      	movs	r2, r4
    ff18:	0023      	movs	r3, r4
    ff1a:	210e      	movs	r1, #14
    ff1c:	3284      	adds	r2, #132	; 0x84
    ff1e:	33f6      	adds	r3, #246	; 0xf6
    ff20:	701d      	strb	r5, [r3, #0]
    ff22:	7813      	ldrb	r3, [r2, #0]
    ff24:	2039      	movs	r0, #57	; 0x39
    ff26:	438b      	bics	r3, r1
    ff28:	0029      	movs	r1, r5
    ff2a:	7013      	strb	r3, [r2, #0]
    ff2c:	47b0      	blx	r6
    ff2e:	0023      	movs	r3, r4
    ff30:	3385      	adds	r3, #133	; 0x85
    ff32:	781b      	ldrb	r3, [r3, #0]
    ff34:	079b      	lsls	r3, r3, #30
    ff36:	d50c      	bpl.n	ff52 <UpdateJoinSuccessState+0xaa>
    ff38:	0023      	movs	r3, r4
    ff3a:	21fa      	movs	r1, #250	; 0xfa
    ff3c:	3390      	adds	r3, #144	; 0x90
    ff3e:	681b      	ldr	r3, [r3, #0]
    ff40:	34f0      	adds	r4, #240	; 0xf0
    ff42:	0089      	lsls	r1, r1, #2
    ff44:	7820      	ldrb	r0, [r4, #0]
    ff46:	4359      	muls	r1, r3
    ff48:	9500      	str	r5, [sp, #0]
    ff4a:	4b0d      	ldr	r3, [pc, #52]	; (ff80 <UpdateJoinSuccessState+0xd8>)
    ff4c:	002a      	movs	r2, r5
    ff4e:	4c0d      	ldr	r4, [pc, #52]	; (ff84 <UpdateJoinSuccessState+0xdc>)
    ff50:	47a0      	blx	r4
    ff52:	490d      	ldr	r1, [pc, #52]	; (ff88 <UpdateJoinSuccessState+0xe0>)
    ff54:	794a      	ldrb	r2, [r1, #5]
    ff56:	790b      	ldrb	r3, [r1, #4]
    ff58:	0212      	lsls	r2, r2, #8
    ff5a:	431a      	orrs	r2, r3
    ff5c:	798b      	ldrb	r3, [r1, #6]
    ff5e:	041b      	lsls	r3, r3, #16
    ff60:	431a      	orrs	r2, r3
    ff62:	79cb      	ldrb	r3, [r1, #7]
    ff64:	061b      	lsls	r3, r3, #24
    ff66:	4313      	orrs	r3, r2
    ff68:	d001      	beq.n	ff6e <UpdateJoinSuccessState+0xc6>
    ff6a:	2008      	movs	r0, #8
    ff6c:	4798      	blx	r3
    ff6e:	b007      	add	sp, #28
    ff70:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ff72:	46c0      	nop			; (mov r8, r8)
    ff74:	20003170 	.word	0x20003170
    ff78:	00009375 	.word	0x00009375
    ff7c:	0000cbe5 	.word	0x0000cbe5
    ff80:	000100c9 	.word	0x000100c9
    ff84:	0000d0f5 	.word	0x0000d0f5
    ff88:	200034cc 	.word	0x200034cc

0000ff8c <PrepareSessionKeys>:
    ff8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ff8e:	0004      	movs	r4, r0
    ff90:	2603      	movs	r6, #3
    ff92:	000d      	movs	r5, r1
    ff94:	0017      	movs	r7, r2
    ff96:	4b09      	ldr	r3, [pc, #36]	; (ffbc <PrepareSessionKeys+0x30>)
    ff98:	2210      	movs	r2, #16
    ff9a:	2100      	movs	r1, #0
    ff9c:	4798      	blx	r3
    ff9e:	0032      	movs	r2, r6
    ffa0:	0029      	movs	r1, r5
    ffa2:	1c60      	adds	r0, r4, #1
    ffa4:	4d06      	ldr	r5, [pc, #24]	; (ffc0 <PrepareSessionKeys+0x34>)
    ffa6:	47a8      	blx	r5
    ffa8:	0032      	movs	r2, r6
    ffaa:	0039      	movs	r1, r7
    ffac:	1d20      	adds	r0, r4, #4
    ffae:	47a8      	blx	r5
    ffb0:	1de0      	adds	r0, r4, #7
    ffb2:	2202      	movs	r2, #2
    ffb4:	4903      	ldr	r1, [pc, #12]	; (ffc4 <PrepareSessionKeys+0x38>)
    ffb6:	47a8      	blx	r5
    ffb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ffba:	46c0      	nop			; (mov r8, r8)
    ffbc:	00016839 	.word	0x00016839
    ffc0:	00016827 	.word	0x00016827
    ffc4:	2000323c 	.word	0x2000323c

0000ffc8 <AssembleEncryptionBlock>:
    ffc8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    ffca:	001e      	movs	r6, r3
    ffcc:	4c0b      	ldr	r4, [pc, #44]	; (fffc <AssembleEncryptionBlock+0x34>)
    ffce:	0017      	movs	r7, r2
    ffd0:	4b0b      	ldr	r3, [pc, #44]	; (10000 <AssembleEncryptionBlock+0x38>)
    ffd2:	0005      	movs	r5, r0
    ffd4:	9101      	str	r1, [sp, #4]
    ffd6:	2210      	movs	r2, #16
    ffd8:	2100      	movs	r1, #0
    ffda:	0020      	movs	r0, r4
    ffdc:	4798      	blx	r3
    ffde:	7026      	strb	r6, [r4, #0]
    ffe0:	2604      	movs	r6, #4
    ffe2:	7165      	strb	r5, [r4, #5]
    ffe4:	0032      	movs	r2, r6
    ffe6:	4d07      	ldr	r5, [pc, #28]	; (10004 <AssembleEncryptionBlock+0x3c>)
    ffe8:	a908      	add	r1, sp, #32
    ffea:	1da0      	adds	r0, r4, #6
    ffec:	47a8      	blx	r5
    ffee:	0020      	movs	r0, r4
    fff0:	0032      	movs	r2, r6
    fff2:	a901      	add	r1, sp, #4
    fff4:	300a      	adds	r0, #10
    fff6:	47a8      	blx	r5
    fff8:	73e7      	strb	r7, [r4, #15]
    fffa:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    fffc:	20001eb5 	.word	0x20001eb5
   10000:	00016839 	.word	0x00016839
   10004:	00016827 	.word	0x00016827

00010008 <ConfigureRadio>:
   10008:	b537      	push	{r0, r1, r2, r4, r5, lr}
   1000a:	0001      	movs	r1, r0
   1000c:	0005      	movs	r5, r0
   1000e:	4c11      	ldr	r4, [pc, #68]	; (10054 <ConfigureRadio+0x4c>)
   10010:	3109      	adds	r1, #9
   10012:	2009      	movs	r0, #9
   10014:	47a0      	blx	r4
   10016:	0029      	movs	r1, r5
   10018:	2001      	movs	r0, #1
   1001a:	47a0      	blx	r4
   1001c:	1d29      	adds	r1, r5, #4
   1001e:	200a      	movs	r0, #10
   10020:	47a0      	blx	r4
   10022:	7a6b      	ldrb	r3, [r5, #9]
   10024:	2b01      	cmp	r3, #1
   10026:	d10b      	bne.n	10040 <ConfigureRadio+0x38>
   10028:	0029      	movs	r1, r5
   1002a:	2016      	movs	r0, #22
   1002c:	310b      	adds	r1, #11
   1002e:	47a0      	blx	r4
   10030:	0029      	movs	r1, r5
   10032:	2007      	movs	r0, #7
   10034:	310a      	adds	r1, #10
   10036:	47a0      	blx	r4
   10038:	2000      	movs	r0, #0
   1003a:	4907      	ldr	r1, [pc, #28]	; (10058 <ConfigureRadio+0x50>)
   1003c:	47a0      	blx	r4
   1003e:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
   10040:	466b      	mov	r3, sp
   10042:	1dd9      	adds	r1, r3, #7
   10044:	2303      	movs	r3, #3
   10046:	2013      	movs	r0, #19
   10048:	700b      	strb	r3, [r1, #0]
   1004a:	47a0      	blx	r4
   1004c:	4903      	ldr	r1, [pc, #12]	; (1005c <ConfigureRadio+0x54>)
   1004e:	2012      	movs	r0, #18
   10050:	e7f4      	b.n	1003c <ConfigureRadio+0x34>
   10052:	46c0      	nop			; (mov r8, r8)
   10054:	0000e395 	.word	0x0000e395
   10058:	20003270 	.word	0x20003270
   1005c:	00018d30 	.word	0x00018d30

00010060 <StopReceiveWindow2Timer>:
   10060:	b510      	push	{r4, lr}
   10062:	4c0b      	ldr	r4, [pc, #44]	; (10090 <StopReceiveWindow2Timer+0x30>)
   10064:	0022      	movs	r2, r4
   10066:	32fd      	adds	r2, #253	; 0xfd
   10068:	7812      	ldrb	r2, [r2, #0]
   1006a:	2a01      	cmp	r2, #1
   1006c:	d10e      	bne.n	1008c <StopReceiveWindow2Timer+0x2c>
   1006e:	0021      	movs	r1, r4
   10070:	200e      	movs	r0, #14
   10072:	3184      	adds	r1, #132	; 0x84
   10074:	780a      	ldrb	r2, [r1, #0]
   10076:	34ee      	adds	r4, #238	; 0xee
   10078:	4382      	bics	r2, r0
   1007a:	700a      	strb	r2, [r1, #0]
   1007c:	7820      	ldrb	r0, [r4, #0]
   1007e:	4b05      	ldr	r3, [pc, #20]	; (10094 <StopReceiveWindow2Timer+0x34>)
   10080:	4798      	blx	r3
   10082:	2800      	cmp	r0, #0
   10084:	d002      	beq.n	1008c <StopReceiveWindow2Timer+0x2c>
   10086:	7820      	ldrb	r0, [r4, #0]
   10088:	4b03      	ldr	r3, [pc, #12]	; (10098 <StopReceiveWindow2Timer+0x38>)
   1008a:	4798      	blx	r3
   1008c:	bd10      	pop	{r4, pc}
   1008e:	46c0      	nop			; (mov r8, r8)
   10090:	20003170 	.word	0x20003170
   10094:	0000d28d 	.word	0x0000d28d
   10098:	0000d40d 	.word	0x0000d40d

0001009c <LorawanLinkCheckCallback.part.1>:
   1009c:	4b07      	ldr	r3, [pc, #28]	; (100bc <LorawanLinkCheckCallback.part.1+0x20>)
   1009e:	b513      	push	{r0, r1, r4, lr}
   100a0:	001a      	movs	r2, r3
   100a2:	21fa      	movs	r1, #250	; 0xfa
   100a4:	3290      	adds	r2, #144	; 0x90
   100a6:	6812      	ldr	r2, [r2, #0]
   100a8:	0089      	lsls	r1, r1, #2
   100aa:	4351      	muls	r1, r2
   100ac:	2200      	movs	r2, #0
   100ae:	33f0      	adds	r3, #240	; 0xf0
   100b0:	7818      	ldrb	r0, [r3, #0]
   100b2:	4c03      	ldr	r4, [pc, #12]	; (100c0 <LorawanLinkCheckCallback.part.1+0x24>)
   100b4:	9200      	str	r2, [sp, #0]
   100b6:	4b03      	ldr	r3, [pc, #12]	; (100c4 <LorawanLinkCheckCallback.part.1+0x28>)
   100b8:	47a0      	blx	r4
   100ba:	bd13      	pop	{r0, r1, r4, pc}
   100bc:	20003170 	.word	0x20003170
   100c0:	0000d0f5 	.word	0x0000d0f5
   100c4:	000100c9 	.word	0x000100c9

000100c8 <LorawanLinkCheckCallback>:
   100c8:	4b17      	ldr	r3, [pc, #92]	; (10128 <LorawanLinkCheckCallback+0x60>)
   100ca:	20a0      	movs	r0, #160	; 0xa0
   100cc:	001a      	movs	r2, r3
   100ce:	2180      	movs	r1, #128	; 0x80
   100d0:	b510      	push	{r4, lr}
   100d2:	3284      	adds	r2, #132	; 0x84
   100d4:	8812      	ldrh	r2, [r2, #0]
   100d6:	0080      	lsls	r0, r0, #2
   100d8:	0089      	lsls	r1, r1, #2
   100da:	4002      	ands	r2, r0
   100dc:	428a      	cmp	r2, r1
   100de:	d11c      	bne.n	1011a <LorawanLinkCheckCallback+0x52>
   100e0:	001a      	movs	r2, r3
   100e2:	32e0      	adds	r2, #224	; 0xe0
   100e4:	7810      	ldrb	r0, [r2, #0]
   100e6:	2403      	movs	r4, #3
   100e8:	2200      	movs	r2, #0
   100ea:	b2d1      	uxtb	r1, r2
   100ec:	4281      	cmp	r1, r0
   100ee:	d30d      	bcc.n	1010c <LorawanLinkCheckCallback+0x44>
   100f0:	d113      	bne.n	1011a <LorawanLinkCheckCallback+0x52>
   100f2:	2203      	movs	r2, #3
   100f4:	434a      	muls	r2, r1
   100f6:	2102      	movs	r1, #2
   100f8:	189a      	adds	r2, r3, r2
   100fa:	3299      	adds	r2, #153	; 0x99
   100fc:	7011      	strb	r1, [r2, #0]
   100fe:	280f      	cmp	r0, #15
   10100:	d80b      	bhi.n	1011a <LorawanLinkCheckCallback+0x52>
   10102:	001a      	movs	r2, r3
   10104:	3001      	adds	r0, #1
   10106:	32e0      	adds	r2, #224	; 0xe0
   10108:	7010      	strb	r0, [r2, #0]
   1010a:	e006      	b.n	1011a <LorawanLinkCheckCallback+0x52>
   1010c:	0021      	movs	r1, r4
   1010e:	3201      	adds	r2, #1
   10110:	4351      	muls	r1, r2
   10112:	3196      	adds	r1, #150	; 0x96
   10114:	5c59      	ldrb	r1, [r3, r1]
   10116:	2902      	cmp	r1, #2
   10118:	d1e7      	bne.n	100ea <LorawanLinkCheckCallback+0x22>
   1011a:	3385      	adds	r3, #133	; 0x85
   1011c:	781b      	ldrb	r3, [r3, #0]
   1011e:	079b      	lsls	r3, r3, #30
   10120:	d501      	bpl.n	10126 <LorawanLinkCheckCallback+0x5e>
   10122:	4b02      	ldr	r3, [pc, #8]	; (1012c <LorawanLinkCheckCallback+0x64>)
   10124:	4798      	blx	r3
   10126:	bd10      	pop	{r4, pc}
   10128:	20003170 	.word	0x20003170
   1012c:	0001009d 	.word	0x0001009d

00010130 <LORAWAN_Send>:
   10130:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   10132:	4c37      	ldr	r4, [pc, #220]	; (10210 <LORAWAN_Send+0xe0>)
   10134:	0006      	movs	r6, r0
   10136:	0023      	movs	r3, r4
   10138:	3384      	adds	r3, #132	; 0x84
   1013a:	781b      	ldrb	r3, [r3, #0]
   1013c:	250f      	movs	r5, #15
   1013e:	b25a      	sxtb	r2, r3
   10140:	2a00      	cmp	r2, #0
   10142:	db0b      	blt.n	1015c <LORAWAN_Send+0x2c>
   10144:	3d03      	subs	r5, #3
   10146:	065a      	lsls	r2, r3, #25
   10148:	d408      	bmi.n	1015c <LORAWAN_Send+0x2c>
   1014a:	3d03      	subs	r5, #3
   1014c:	07db      	lsls	r3, r3, #31
   1014e:	d505      	bpl.n	1015c <LORAWAN_Send+0x2c>
   10150:	2388      	movs	r3, #136	; 0x88
   10152:	009b      	lsls	r3, r3, #2
   10154:	5ce7      	ldrb	r7, [r4, r3]
   10156:	2f00      	cmp	r7, #0
   10158:	d102      	bne.n	10160 <LORAWAN_Send+0x30>
   1015a:	2511      	movs	r5, #17
   1015c:	0028      	movs	r0, r5
   1015e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
   10160:	2800      	cmp	r0, #0
   10162:	d10f      	bne.n	10184 <LORAWAN_Send+0x54>
   10164:	2700      	movs	r7, #0
   10166:	0023      	movs	r3, r4
   10168:	3388      	adds	r3, #136	; 0x88
   1016a:	681b      	ldr	r3, [r3, #0]
   1016c:	3301      	adds	r3, #1
   1016e:	d123      	bne.n	101b8 <LORAWAN_Send+0x88>
   10170:	2001      	movs	r0, #1
   10172:	3484      	adds	r4, #132	; 0x84
   10174:	78a3      	ldrb	r3, [r4, #2]
   10176:	210b      	movs	r1, #11
   10178:	4303      	orrs	r3, r0
   1017a:	70a3      	strb	r3, [r4, #2]
   1017c:	4b25      	ldr	r3, [pc, #148]	; (10214 <LORAWAN_Send+0xe4>)
   1017e:	4798      	blx	r3
   10180:	250d      	movs	r5, #13
   10182:	e7eb      	b.n	1015c <LORAWAN_Send+0x2c>
   10184:	7843      	ldrb	r3, [r0, #1]
   10186:	7a02      	ldrb	r2, [r0, #8]
   10188:	3b01      	subs	r3, #1
   1018a:	b2db      	uxtb	r3, r3
   1018c:	9201      	str	r2, [sp, #4]
   1018e:	2bdf      	cmp	r3, #223	; 0xdf
   10190:	d902      	bls.n	10198 <LORAWAN_Send+0x68>
   10192:	250a      	movs	r5, #10
   10194:	2a00      	cmp	r2, #0
   10196:	d1e1      	bne.n	1015c <LORAWAN_Send+0x2c>
   10198:	4b1f      	ldr	r3, [pc, #124]	; (10218 <LORAWAN_Send+0xe8>)
   1019a:	4798      	blx	r3
   1019c:	4684      	mov	ip, r0
   1019e:	9b01      	ldr	r3, [sp, #4]
   101a0:	9000      	str	r0, [sp, #0]
   101a2:	4463      	add	r3, ip
   101a4:	001d      	movs	r5, r3
   101a6:	4b1d      	ldr	r3, [pc, #116]	; (1021c <LORAWAN_Send+0xec>)
   101a8:	4798      	blx	r3
   101aa:	4285      	cmp	r5, r0
   101ac:	ddda      	ble.n	10164 <LORAWAN_Send+0x34>
   101ae:	9b00      	ldr	r3, [sp, #0]
   101b0:	250e      	movs	r5, #14
   101b2:	2b00      	cmp	r3, #0
   101b4:	d0d2      	beq.n	1015c <LORAWAN_Send+0x2c>
   101b6:	e7d6      	b.n	10166 <LORAWAN_Send+0x36>
   101b8:	0023      	movs	r3, r4
   101ba:	33fd      	adds	r3, #253	; 0xfd
   101bc:	781b      	ldrb	r3, [r3, #0]
   101be:	2b04      	cmp	r3, #4
   101c0:	d01d      	beq.n	101fe <LORAWAN_Send+0xce>
   101c2:	0023      	movs	r3, r4
   101c4:	33fd      	adds	r3, #253	; 0xfd
   101c6:	781b      	ldrb	r3, [r3, #0]
   101c8:	2b01      	cmp	r3, #1
   101ca:	d105      	bne.n	101d8 <LORAWAN_Send+0xa8>
   101cc:	0023      	movs	r3, r4
   101ce:	3384      	adds	r3, #132	; 0x84
   101d0:	781a      	ldrb	r2, [r3, #0]
   101d2:	230e      	movs	r3, #14
   101d4:	421a      	tst	r2, r3
   101d6:	d1c0      	bne.n	1015a <LORAWAN_Send+0x2a>
   101d8:	0023      	movs	r3, r4
   101da:	33fc      	adds	r3, #252	; 0xfc
   101dc:	2f00      	cmp	r7, #0
   101de:	d113      	bne.n	10208 <LORAWAN_Send+0xd8>
   101e0:	2508      	movs	r5, #8
   101e2:	60de      	str	r6, [r3, #12]
   101e4:	2388      	movs	r3, #136	; 0x88
   101e6:	2200      	movs	r2, #0
   101e8:	009b      	lsls	r3, r3, #2
   101ea:	54e2      	strb	r2, [r4, r3]
   101ec:	2001      	movs	r0, #1
   101ee:	4b0c      	ldr	r3, [pc, #48]	; (10220 <LORAWAN_Send+0xf0>)
   101f0:	4798      	blx	r3
   101f2:	2320      	movs	r3, #32
   101f4:	3494      	adds	r4, #148	; 0x94
   101f6:	7822      	ldrb	r2, [r4, #0]
   101f8:	4313      	orrs	r3, r2
   101fa:	7023      	strb	r3, [r4, #0]
   101fc:	e7ae      	b.n	1015c <LORAWAN_Send+0x2c>
   101fe:	4b09      	ldr	r3, [pc, #36]	; (10224 <LORAWAN_Send+0xf4>)
   10200:	4798      	blx	r3
   10202:	2808      	cmp	r0, #8
   10204:	d1a9      	bne.n	1015a <LORAWAN_Send+0x2a>
   10206:	e7dc      	b.n	101c2 <LORAWAN_Send+0x92>
   10208:	2200      	movs	r2, #0
   1020a:	2511      	movs	r5, #17
   1020c:	60da      	str	r2, [r3, #12]
   1020e:	e7e9      	b.n	101e4 <LORAWAN_Send+0xb4>
   10210:	20003170 	.word	0x20003170
   10214:	00009375 	.word	0x00009375
   10218:	0000fbfd 	.word	0x0000fbfd
   1021c:	0000fc3d 	.word	0x0000fc3d
   10220:	0000e221 	.word	0x0000e221
   10224:	00012d6d 	.word	0x00012d6d

00010228 <AutomaticReplyCallback>:
   10228:	b510      	push	{r4, lr}
   1022a:	4c0d      	ldr	r4, [pc, #52]	; (10260 <AutomaticReplyCallback+0x38>)
   1022c:	0023      	movs	r3, r4
   1022e:	33fd      	adds	r3, #253	; 0xfd
   10230:	781b      	ldrb	r3, [r3, #0]
   10232:	2b01      	cmp	r3, #1
   10234:	d10e      	bne.n	10254 <AutomaticReplyCallback+0x2c>
   10236:	0022      	movs	r2, r4
   10238:	210e      	movs	r1, #14
   1023a:	3284      	adds	r2, #132	; 0x84
   1023c:	7813      	ldrb	r3, [r2, #0]
   1023e:	438b      	bics	r3, r1
   10240:	7013      	strb	r3, [r2, #0]
   10242:	4b08      	ldr	r3, [pc, #32]	; (10264 <AutomaticReplyCallback+0x3c>)
   10244:	2000      	movs	r0, #0
   10246:	4798      	blx	r3
   10248:	2208      	movs	r2, #8
   1024a:	3494      	adds	r4, #148	; 0x94
   1024c:	7823      	ldrb	r3, [r4, #0]
   1024e:	4393      	bics	r3, r2
   10250:	7023      	strb	r3, [r4, #0]
   10252:	bd10      	pop	{r4, pc}
   10254:	2b04      	cmp	r3, #4
   10256:	d1f4      	bne.n	10242 <AutomaticReplyCallback+0x1a>
   10258:	4b03      	ldr	r3, [pc, #12]	; (10268 <AutomaticReplyCallback+0x40>)
   1025a:	4798      	blx	r3
   1025c:	e7f1      	b.n	10242 <AutomaticReplyCallback+0x1a>
   1025e:	46c0      	nop			; (mov r8, r8)
   10260:	20003170 	.word	0x20003170
   10264:	00010131 	.word	0x00010131
   10268:	0000eca9 	.word	0x0000eca9

0001026c <LorawanLinkCheckConfigure>:
   1026c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1026e:	23fa      	movs	r3, #250	; 0xfa
   10270:	4c21      	ldr	r4, [pc, #132]	; (102f8 <LorawanLinkCheckConfigure+0x8c>)
   10272:	009b      	lsls	r3, r3, #2
   10274:	0022      	movs	r2, r4
   10276:	0025      	movs	r5, r4
   10278:	4343      	muls	r3, r0
   1027a:	3290      	adds	r2, #144	; 0x90
   1027c:	0006      	movs	r6, r0
   1027e:	2102      	movs	r1, #2
   10280:	2000      	movs	r0, #0
   10282:	4f1e      	ldr	r7, [pc, #120]	; (102fc <LorawanLinkCheckConfigure+0x90>)
   10284:	6013      	str	r3, [r2, #0]
   10286:	3584      	adds	r5, #132	; 0x84
   10288:	47b8      	blx	r7
   1028a:	2e00      	cmp	r6, #0
   1028c:	d127      	bne.n	102de <LorawanLinkCheckConfigure+0x72>
   1028e:	0023      	movs	r3, r4
   10290:	33f0      	adds	r3, #240	; 0xf0
   10292:	7818      	ldrb	r0, [r3, #0]
   10294:	4b1a      	ldr	r3, [pc, #104]	; (10300 <LorawanLinkCheckConfigure+0x94>)
   10296:	4798      	blx	r3
   10298:	2202      	movs	r2, #2
   1029a:	786b      	ldrb	r3, [r5, #1]
   1029c:	210b      	movs	r1, #11
   1029e:	4393      	bics	r3, r2
   102a0:	706b      	strb	r3, [r5, #1]
   102a2:	2001      	movs	r0, #1
   102a4:	47b8      	blx	r7
   102a6:	0023      	movs	r3, r4
   102a8:	2701      	movs	r7, #1
   102aa:	33e0      	adds	r3, #224	; 0xe0
   102ac:	781b      	ldrb	r3, [r3, #0]
   102ae:	0030      	movs	r0, r6
   102b0:	0032      	movs	r2, r6
   102b2:	36ff      	adds	r6, #255	; 0xff
   102b4:	429a      	cmp	r2, r3
   102b6:	d304      	bcc.n	102c2 <LorawanLinkCheckConfigure+0x56>
   102b8:	2800      	cmp	r0, #0
   102ba:	d001      	beq.n	102c0 <LorawanLinkCheckConfigure+0x54>
   102bc:	34e0      	adds	r4, #224	; 0xe0
   102be:	7023      	strb	r3, [r4, #0]
   102c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   102c2:	2103      	movs	r1, #3
   102c4:	4351      	muls	r1, r2
   102c6:	1861      	adds	r1, r4, r1
   102c8:	3199      	adds	r1, #153	; 0x99
   102ca:	780d      	ldrb	r5, [r1, #0]
   102cc:	2d02      	cmp	r5, #2
   102ce:	d103      	bne.n	102d8 <LorawanLinkCheckConfigure+0x6c>
   102d0:	0038      	movs	r0, r7
   102d2:	3b01      	subs	r3, #1
   102d4:	700e      	strb	r6, [r1, #0]
   102d6:	b2db      	uxtb	r3, r3
   102d8:	3201      	adds	r2, #1
   102da:	b2d2      	uxtb	r2, r2
   102dc:	e7ea      	b.n	102b4 <LorawanLinkCheckConfigure+0x48>
   102de:	2302      	movs	r3, #2
   102e0:	786a      	ldrb	r2, [r5, #1]
   102e2:	210b      	movs	r1, #11
   102e4:	4313      	orrs	r3, r2
   102e6:	706b      	strb	r3, [r5, #1]
   102e8:	2001      	movs	r0, #1
   102ea:	47b8      	blx	r7
   102ec:	782b      	ldrb	r3, [r5, #0]
   102ee:	07db      	lsls	r3, r3, #31
   102f0:	d5e6      	bpl.n	102c0 <LorawanLinkCheckConfigure+0x54>
   102f2:	4b04      	ldr	r3, [pc, #16]	; (10304 <LorawanLinkCheckConfigure+0x98>)
   102f4:	4798      	blx	r3
   102f6:	e7e3      	b.n	102c0 <LorawanLinkCheckConfigure+0x54>
   102f8:	20003170 	.word	0x20003170
   102fc:	00009375 	.word	0x00009375
   10300:	0000d40d 	.word	0x0000d40d
   10304:	0001009d 	.word	0x0001009d

00010308 <EncodeDeviceTimeReq>:
   10308:	4b08      	ldr	r3, [pc, #32]	; (1032c <EncodeDeviceTimeReq+0x24>)
   1030a:	b510      	push	{r4, lr}
   1030c:	001c      	movs	r4, r3
   1030e:	34e0      	adds	r4, #224	; 0xe0
   10310:	7822      	ldrb	r2, [r4, #0]
   10312:	2015      	movs	r0, #21
   10314:	2a0f      	cmp	r2, #15
   10316:	d808      	bhi.n	1032a <EncodeDeviceTimeReq+0x22>
   10318:	2103      	movs	r1, #3
   1031a:	4351      	muls	r1, r2
   1031c:	185b      	adds	r3, r3, r1
   1031e:	210d      	movs	r1, #13
   10320:	3399      	adds	r3, #153	; 0x99
   10322:	3201      	adds	r2, #1
   10324:	7019      	strb	r1, [r3, #0]
   10326:	7022      	strb	r2, [r4, #0]
   10328:	380d      	subs	r0, #13
   1032a:	bd10      	pop	{r4, pc}
   1032c:	20003170 	.word	0x20003170

00010330 <EncodeLinkCheckReq>:
   10330:	4b08      	ldr	r3, [pc, #32]	; (10354 <EncodeLinkCheckReq+0x24>)
   10332:	b510      	push	{r4, lr}
   10334:	001c      	movs	r4, r3
   10336:	34e0      	adds	r4, #224	; 0xe0
   10338:	7822      	ldrb	r2, [r4, #0]
   1033a:	2015      	movs	r0, #21
   1033c:	2a0f      	cmp	r2, #15
   1033e:	d808      	bhi.n	10352 <EncodeLinkCheckReq+0x22>
   10340:	2103      	movs	r1, #3
   10342:	4351      	muls	r1, r2
   10344:	185b      	adds	r3, r3, r1
   10346:	2102      	movs	r1, #2
   10348:	3399      	adds	r3, #153	; 0x99
   1034a:	3201      	adds	r2, #1
   1034c:	7019      	strb	r1, [r3, #0]
   1034e:	7022      	strb	r2, [r4, #0]
   10350:	380d      	subs	r0, #13
   10352:	bd10      	pop	{r4, pc}
   10354:	20003170 	.word	0x20003170

00010358 <UpdateCurrentDataRate>:
   10358:	b510      	push	{r4, lr}
   1035a:	4b04      	ldr	r3, [pc, #16]	; (1036c <UpdateCurrentDataRate+0x14>)
   1035c:	210c      	movs	r1, #12
   1035e:	33e7      	adds	r3, #231	; 0xe7
   10360:	7018      	strb	r0, [r3, #0]
   10362:	2001      	movs	r0, #1
   10364:	4b02      	ldr	r3, [pc, #8]	; (10370 <UpdateCurrentDataRate+0x18>)
   10366:	4798      	blx	r3
   10368:	bd10      	pop	{r4, pc}
   1036a:	46c0      	nop			; (mov r8, r8)
   1036c:	20003170 	.word	0x20003170
   10370:	00009375 	.word	0x00009375

00010374 <UpdateDLSettings>:
   10374:	b573      	push	{r0, r1, r4, r5, r6, lr}
   10376:	466b      	mov	r3, sp
   10378:	1dde      	adds	r6, r3, #7
   1037a:	1d9c      	adds	r4, r3, #6
   1037c:	71d8      	strb	r0, [r3, #7]
   1037e:	7021      	strb	r1, [r4, #0]
   10380:	2017      	movs	r0, #23
   10382:	0031      	movs	r1, r6
   10384:	4d0c      	ldr	r5, [pc, #48]	; (103b8 <UpdateDLSettings+0x44>)
   10386:	47a8      	blx	r5
   10388:	2808      	cmp	r0, #8
   1038a:	d107      	bne.n	1039c <UpdateDLSettings+0x28>
   1038c:	4b0b      	ldr	r3, [pc, #44]	; (103bc <UpdateDLSettings+0x48>)
   1038e:	7832      	ldrb	r2, [r6, #0]
   10390:	336e      	adds	r3, #110	; 0x6e
   10392:	701a      	strb	r2, [r3, #0]
   10394:	2100      	movs	r1, #0
   10396:	3807      	subs	r0, #7
   10398:	4b09      	ldr	r3, [pc, #36]	; (103c0 <UpdateDLSettings+0x4c>)
   1039a:	4798      	blx	r3
   1039c:	0021      	movs	r1, r4
   1039e:	2018      	movs	r0, #24
   103a0:	47a8      	blx	r5
   103a2:	2808      	cmp	r0, #8
   103a4:	d107      	bne.n	103b6 <UpdateDLSettings+0x42>
   103a6:	2101      	movs	r1, #1
   103a8:	4b04      	ldr	r3, [pc, #16]	; (103bc <UpdateDLSettings+0x48>)
   103aa:	7822      	ldrb	r2, [r4, #0]
   103ac:	33f7      	adds	r3, #247	; 0xf7
   103ae:	701a      	strb	r2, [r3, #0]
   103b0:	0008      	movs	r0, r1
   103b2:	4b03      	ldr	r3, [pc, #12]	; (103c0 <UpdateDLSettings+0x4c>)
   103b4:	4798      	blx	r3
   103b6:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
   103b8:	0000cbc9 	.word	0x0000cbc9
   103bc:	20003170 	.word	0x20003170
   103c0:	00009375 	.word	0x00009375

000103c4 <UpdateTxPower>:
   103c4:	b510      	push	{r4, lr}
   103c6:	4b04      	ldr	r3, [pc, #16]	; (103d8 <UpdateTxPower+0x14>)
   103c8:	210a      	movs	r1, #10
   103ca:	33e9      	adds	r3, #233	; 0xe9
   103cc:	7018      	strb	r0, [r3, #0]
   103ce:	2000      	movs	r0, #0
   103d0:	4b02      	ldr	r3, [pc, #8]	; (103dc <UpdateTxPower+0x18>)
   103d2:	4798      	blx	r3
   103d4:	bd10      	pop	{r4, pc}
   103d6:	46c0      	nop			; (mov r8, r8)
   103d8:	20003170 	.word	0x20003170
   103dc:	00009375 	.word	0x00009375

000103e0 <UpdateRetransmissionAckTimeoutState>:
   103e0:	4b10      	ldr	r3, [pc, #64]	; (10424 <UpdateRetransmissionAckTimeoutState+0x44>)
   103e2:	b513      	push	{r0, r1, r4, lr}
   103e4:	001a      	movs	r2, r3
   103e6:	32fd      	adds	r2, #253	; 0xfd
   103e8:	7812      	ldrb	r2, [r2, #0]
   103ea:	2a01      	cmp	r2, #1
   103ec:	d108      	bne.n	10400 <UpdateRetransmissionAckTimeoutState+0x20>
   103ee:	0018      	movs	r0, r3
   103f0:	210e      	movs	r1, #14
   103f2:	3084      	adds	r0, #132	; 0x84
   103f4:	7802      	ldrb	r2, [r0, #0]
   103f6:	438a      	bics	r2, r1
   103f8:	0011      	movs	r1, r2
   103fa:	220c      	movs	r2, #12
   103fc:	430a      	orrs	r2, r1
   103fe:	7002      	strb	r2, [r0, #0]
   10400:	001a      	movs	r2, r3
   10402:	32da      	adds	r2, #218	; 0xda
   10404:	8811      	ldrh	r1, [r2, #0]
   10406:	4a08      	ldr	r2, [pc, #32]	; (10428 <UpdateRetransmissionAckTimeoutState+0x48>)
   10408:	4c08      	ldr	r4, [pc, #32]	; (1042c <UpdateRetransmissionAckTimeoutState+0x4c>)
   1040a:	5c9a      	ldrb	r2, [r3, r2]
   1040c:	33f1      	adds	r3, #241	; 0xf1
   1040e:	1a8a      	subs	r2, r1, r2
   10410:	21fa      	movs	r1, #250	; 0xfa
   10412:	0089      	lsls	r1, r1, #2
   10414:	4351      	muls	r1, r2
   10416:	2200      	movs	r2, #0
   10418:	7818      	ldrb	r0, [r3, #0]
   1041a:	9200      	str	r2, [sp, #0]
   1041c:	4b04      	ldr	r3, [pc, #16]	; (10430 <UpdateRetransmissionAckTimeoutState+0x50>)
   1041e:	47a0      	blx	r4
   10420:	bd13      	pop	{r0, r1, r4, pc}
   10422:	46c0      	nop			; (mov r8, r8)
   10424:	20003170 	.word	0x20003170
   10428:	0000022b 	.word	0x0000022b
   1042c:	0000d0f5 	.word	0x0000d0f5
   10430:	00011171 	.word	0x00011171

00010434 <UpdateReceiveWindow2Parameters>:
   10434:	4b0f      	ldr	r3, [pc, #60]	; (10474 <UpdateReceiveWindow2Parameters+0x40>)
   10436:	b570      	push	{r4, r5, r6, lr}
   10438:	001a      	movs	r2, r3
   1043a:	326e      	adds	r2, #110	; 0x6e
   1043c:	7011      	strb	r1, [r2, #0]
   1043e:	001a      	movs	r2, r3
   10440:	0c04      	lsrs	r4, r0, #16
   10442:	326a      	adds	r2, #106	; 0x6a
   10444:	8010      	strh	r0, [r2, #0]
   10446:	8054      	strh	r4, [r2, #2]
   10448:	001a      	movs	r2, r3
   1044a:	25fd      	movs	r5, #253	; 0xfd
   1044c:	32fd      	adds	r2, #253	; 0xfd
   1044e:	7812      	ldrb	r2, [r2, #0]
   10450:	3a02      	subs	r2, #2
   10452:	422a      	tst	r2, r5
   10454:	d109      	bne.n	1046a <UpdateReceiveWindow2Parameters+0x36>
   10456:	001a      	movs	r2, r3
   10458:	336f      	adds	r3, #111	; 0x6f
   1045a:	3273      	adds	r2, #115	; 0x73
   1045c:	7011      	strb	r1, [r2, #0]
   1045e:	7018      	strb	r0, [r3, #0]
   10460:	0a02      	lsrs	r2, r0, #8
   10462:	0e00      	lsrs	r0, r0, #24
   10464:	705a      	strb	r2, [r3, #1]
   10466:	709c      	strb	r4, [r3, #2]
   10468:	70d8      	strb	r0, [r3, #3]
   1046a:	2100      	movs	r1, #0
   1046c:	4b02      	ldr	r3, [pc, #8]	; (10478 <UpdateReceiveWindow2Parameters+0x44>)
   1046e:	2001      	movs	r0, #1
   10470:	4798      	blx	r3
   10472:	bd70      	pop	{r4, r5, r6, pc}
   10474:	20003170 	.word	0x20003170
   10478:	00009375 	.word	0x00009375

0001047c <ResetParametersForConfirmedTransmission>:
   1047c:	4b0a      	ldr	r3, [pc, #40]	; (104a8 <ResetParametersForConfirmedTransmission+0x2c>)
   1047e:	001a      	movs	r2, r3
   10480:	32fd      	adds	r2, #253	; 0xfd
   10482:	7812      	ldrb	r2, [r2, #0]
   10484:	2a01      	cmp	r2, #1
   10486:	d105      	bne.n	10494 <ResetParametersForConfirmedTransmission+0x18>
   10488:	0019      	movs	r1, r3
   1048a:	200e      	movs	r0, #14
   1048c:	3184      	adds	r1, #132	; 0x84
   1048e:	780a      	ldrb	r2, [r1, #0]
   10490:	4382      	bics	r2, r0
   10492:	700a      	strb	r2, [r1, #0]
   10494:	001a      	movs	r2, r3
   10496:	2100      	movs	r1, #0
   10498:	3394      	adds	r3, #148	; 0x94
   1049a:	32e4      	adds	r2, #228	; 0xe4
   1049c:	7011      	strb	r1, [r2, #0]
   1049e:	781a      	ldrb	r2, [r3, #0]
   104a0:	3101      	adds	r1, #1
   104a2:	438a      	bics	r2, r1
   104a4:	701a      	strb	r2, [r3, #0]
   104a6:	4770      	bx	lr
   104a8:	20003170 	.word	0x20003170

000104ac <ResetParametersForUnconfirmedTransmission>:
   104ac:	4b07      	ldr	r3, [pc, #28]	; (104cc <ResetParametersForUnconfirmedTransmission+0x20>)
   104ae:	001a      	movs	r2, r3
   104b0:	32fd      	adds	r2, #253	; 0xfd
   104b2:	7812      	ldrb	r2, [r2, #0]
   104b4:	2a01      	cmp	r2, #1
   104b6:	d105      	bne.n	104c4 <ResetParametersForUnconfirmedTransmission+0x18>
   104b8:	0019      	movs	r1, r3
   104ba:	200e      	movs	r0, #14
   104bc:	3184      	adds	r1, #132	; 0x84
   104be:	780a      	ldrb	r2, [r1, #0]
   104c0:	4382      	bics	r2, r0
   104c2:	700a      	strb	r2, [r1, #0]
   104c4:	2200      	movs	r2, #0
   104c6:	33e3      	adds	r3, #227	; 0xe3
   104c8:	701a      	strb	r2, [r3, #0]
   104ca:	4770      	bx	lr
   104cc:	20003170 	.word	0x20003170

000104d0 <SetJoinFailState>:
   104d0:	b570      	push	{r4, r5, r6, lr}
   104d2:	4c15      	ldr	r4, [pc, #84]	; (10528 <SetJoinFailState+0x58>)
   104d4:	2604      	movs	r6, #4
   104d6:	0025      	movs	r5, r4
   104d8:	3594      	adds	r5, #148	; 0x94
   104da:	782a      	ldrb	r2, [r5, #0]
   104dc:	0021      	movs	r1, r4
   104de:	43b2      	bics	r2, r6
   104e0:	702a      	strb	r2, [r5, #0]
   104e2:	22f0      	movs	r2, #240	; 0xf0
   104e4:	3184      	adds	r1, #132	; 0x84
   104e6:	780b      	ldrb	r3, [r1, #0]
   104e8:	4013      	ands	r3, r2
   104ea:	700b      	strb	r3, [r1, #0]
   104ec:	0023      	movs	r3, r4
   104ee:	33ff      	adds	r3, #255	; 0xff
   104f0:	7f5b      	ldrb	r3, [r3, #29]
   104f2:	069b      	lsls	r3, r3, #26
   104f4:	d503      	bpl.n	104fe <SetJoinFailState+0x2e>
   104f6:	0023      	movs	r3, r4
   104f8:	2200      	movs	r2, #0
   104fa:	3380      	adds	r3, #128	; 0x80
   104fc:	701a      	strb	r2, [r3, #0]
   104fe:	490b      	ldr	r1, [pc, #44]	; (1052c <SetJoinFailState+0x5c>)
   10500:	794a      	ldrb	r2, [r1, #5]
   10502:	790b      	ldrb	r3, [r1, #4]
   10504:	0212      	lsls	r2, r2, #8
   10506:	431a      	orrs	r2, r3
   10508:	798b      	ldrb	r3, [r1, #6]
   1050a:	041b      	lsls	r3, r3, #16
   1050c:	431a      	orrs	r2, r3
   1050e:	79cb      	ldrb	r3, [r1, #7]
   10510:	061b      	lsls	r3, r3, #24
   10512:	4313      	orrs	r3, r2
   10514:	d000      	beq.n	10518 <SetJoinFailState+0x48>
   10516:	4798      	blx	r3
   10518:	2300      	movs	r3, #0
   1051a:	34f9      	adds	r4, #249	; 0xf9
   1051c:	7023      	strb	r3, [r4, #0]
   1051e:	210b      	movs	r1, #11
   10520:	4b03      	ldr	r3, [pc, #12]	; (10530 <SetJoinFailState+0x60>)
   10522:	2001      	movs	r0, #1
   10524:	4798      	blx	r3
   10526:	bd70      	pop	{r4, r5, r6, pc}
   10528:	20003170 	.word	0x20003170
   1052c:	200034cc 	.word	0x200034cc
   10530:	00009375 	.word	0x00009375

00010534 <ExecuteRxParamSetupReq>:
   10534:	b5f0      	push	{r4, r5, r6, r7, lr}
   10536:	b085      	sub	sp, #20
   10538:	7805      	ldrb	r5, [r0, #0]
   1053a:	0004      	movs	r4, r0
   1053c:	1c41      	adds	r1, r0, #1
   1053e:	2204      	movs	r2, #4
   10540:	4b36      	ldr	r3, [pc, #216]	; (1061c <ExecuteRxParamSetupReq+0xe8>)
   10542:	a803      	add	r0, sp, #12
   10544:	4798      	blx	r3
   10546:	2264      	movs	r2, #100	; 0x64
   10548:	9b03      	ldr	r3, [sp, #12]
   1054a:	a903      	add	r1, sp, #12
   1054c:	021b      	lsls	r3, r3, #8
   1054e:	0a1b      	lsrs	r3, r3, #8
   10550:	4353      	muls	r3, r2
   10552:	9303      	str	r3, [sp, #12]
   10554:	1d23      	adds	r3, r4, #4
   10556:	9301      	str	r3, [sp, #4]
   10558:	072b      	lsls	r3, r5, #28
   1055a:	0f1b      	lsrs	r3, r3, #28
   1055c:	b2da      	uxtb	r2, r3
   1055e:	9200      	str	r2, [sp, #0]
   10560:	aa02      	add	r2, sp, #8
   10562:	1c96      	adds	r6, r2, #2
   10564:	066d      	lsls	r5, r5, #25
   10566:	7033      	strb	r3, [r6, #0]
   10568:	1cd7      	adds	r7, r2, #3
   1056a:	0f6d      	lsrs	r5, r5, #29
   1056c:	2001      	movs	r0, #1
   1056e:	4b2c      	ldr	r3, [pc, #176]	; (10620 <ExecuteRxParamSetupReq+0xec>)
   10570:	703d      	strb	r5, [r7, #0]
   10572:	4798      	blx	r3
   10574:	4c2b      	ldr	r4, [pc, #172]	; (10624 <ExecuteRxParamSetupReq+0xf0>)
   10576:	2808      	cmp	r0, #8
   10578:	d109      	bne.n	1058e <ExecuteRxParamSetupReq+0x5a>
   1057a:	0023      	movs	r3, r4
   1057c:	33e0      	adds	r3, #224	; 0xe0
   1057e:	781a      	ldrb	r2, [r3, #0]
   10580:	2303      	movs	r3, #3
   10582:	4353      	muls	r3, r2
   10584:	18e3      	adds	r3, r4, r3
   10586:	3398      	adds	r3, #152	; 0x98
   10588:	789a      	ldrb	r2, [r3, #2]
   1058a:	4310      	orrs	r0, r2
   1058c:	7098      	strb	r0, [r3, #2]
   1058e:	0031      	movs	r1, r6
   10590:	200f      	movs	r0, #15
   10592:	4e23      	ldr	r6, [pc, #140]	; (10620 <ExecuteRxParamSetupReq+0xec>)
   10594:	47b0      	blx	r6
   10596:	2808      	cmp	r0, #8
   10598:	d10a      	bne.n	105b0 <ExecuteRxParamSetupReq+0x7c>
   1059a:	0023      	movs	r3, r4
   1059c:	33e0      	adds	r3, #224	; 0xe0
   1059e:	781a      	ldrb	r2, [r3, #0]
   105a0:	2303      	movs	r3, #3
   105a2:	4353      	muls	r3, r2
   105a4:	2210      	movs	r2, #16
   105a6:	18e3      	adds	r3, r4, r3
   105a8:	3398      	adds	r3, #152	; 0x98
   105aa:	7899      	ldrb	r1, [r3, #2]
   105ac:	430a      	orrs	r2, r1
   105ae:	709a      	strb	r2, [r3, #2]
   105b0:	0039      	movs	r1, r7
   105b2:	2018      	movs	r0, #24
   105b4:	47b0      	blx	r6
   105b6:	2808      	cmp	r0, #8
   105b8:	d10a      	bne.n	105d0 <ExecuteRxParamSetupReq+0x9c>
   105ba:	0023      	movs	r3, r4
   105bc:	33e0      	adds	r3, #224	; 0xe0
   105be:	781a      	ldrb	r2, [r3, #0]
   105c0:	2303      	movs	r3, #3
   105c2:	4353      	muls	r3, r2
   105c4:	2220      	movs	r2, #32
   105c6:	18e3      	adds	r3, r4, r3
   105c8:	3398      	adds	r3, #152	; 0x98
   105ca:	7899      	ldrb	r1, [r3, #2]
   105cc:	430a      	orrs	r2, r1
   105ce:	709a      	strb	r2, [r3, #2]
   105d0:	0023      	movs	r3, r4
   105d2:	33e0      	adds	r3, #224	; 0xe0
   105d4:	781a      	ldrb	r2, [r3, #0]
   105d6:	2303      	movs	r3, #3
   105d8:	4353      	muls	r3, r2
   105da:	18e3      	adds	r3, r4, r3
   105dc:	3398      	adds	r3, #152	; 0x98
   105de:	789e      	ldrb	r6, [r3, #2]
   105e0:	06f3      	lsls	r3, r6, #27
   105e2:	d518      	bpl.n	10616 <ExecuteRxParamSetupReq+0xe2>
   105e4:	0733      	lsls	r3, r6, #28
   105e6:	d516      	bpl.n	10616 <ExecuteRxParamSetupReq+0xe2>
   105e8:	06b6      	lsls	r6, r6, #26
   105ea:	0ff6      	lsrs	r6, r6, #31
   105ec:	2e01      	cmp	r6, #1
   105ee:	d112      	bne.n	10616 <ExecuteRxParamSetupReq+0xe2>
   105f0:	0023      	movs	r3, r4
   105f2:	33f7      	adds	r3, #247	; 0xf7
   105f4:	701d      	strb	r5, [r3, #0]
   105f6:	0031      	movs	r1, r6
   105f8:	0030      	movs	r0, r6
   105fa:	4d0b      	ldr	r5, [pc, #44]	; (10628 <ExecuteRxParamSetupReq+0xf4>)
   105fc:	47a8      	blx	r5
   105fe:	9900      	ldr	r1, [sp, #0]
   10600:	9803      	ldr	r0, [sp, #12]
   10602:	4b0a      	ldr	r3, [pc, #40]	; (1062c <ExecuteRxParamSetupReq+0xf8>)
   10604:	4798      	blx	r3
   10606:	2340      	movs	r3, #64	; 0x40
   10608:	3484      	adds	r4, #132	; 0x84
   1060a:	7862      	ldrb	r2, [r4, #1]
   1060c:	210b      	movs	r1, #11
   1060e:	4313      	orrs	r3, r2
   10610:	7063      	strb	r3, [r4, #1]
   10612:	0030      	movs	r0, r6
   10614:	47a8      	blx	r5
   10616:	9801      	ldr	r0, [sp, #4]
   10618:	b005      	add	sp, #20
   1061a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1061c:	00016827 	.word	0x00016827
   10620:	0000cbc9 	.word	0x0000cbc9
   10624:	20003170 	.word	0x20003170
   10628:	00009375 	.word	0x00009375
   1062c:	00010435 	.word	0x00010435

00010630 <ExecuteDutyCycle>:
   10630:	b570      	push	{r4, r5, r6, lr}
   10632:	7803      	ldrb	r3, [r0, #0]
   10634:	1c46      	adds	r6, r0, #1
   10636:	2b0f      	cmp	r3, #15
   10638:	d80f      	bhi.n	1065a <ExecuteDutyCycle+0x2a>
   1063a:	4c09      	ldr	r4, [pc, #36]	; (10660 <ExecuteDutyCycle+0x30>)
   1063c:	210b      	movs	r1, #11
   1063e:	0022      	movs	r2, r4
   10640:	2000      	movs	r0, #0
   10642:	3298      	adds	r2, #152	; 0x98
   10644:	4d07      	ldr	r5, [pc, #28]	; (10664 <ExecuteDutyCycle+0x34>)
   10646:	7013      	strb	r3, [r2, #0]
   10648:	47a8      	blx	r5
   1064a:	2320      	movs	r3, #32
   1064c:	3484      	adds	r4, #132	; 0x84
   1064e:	7862      	ldrb	r2, [r4, #1]
   10650:	210b      	movs	r1, #11
   10652:	4313      	orrs	r3, r2
   10654:	7063      	strb	r3, [r4, #1]
   10656:	2001      	movs	r0, #1
   10658:	47a8      	blx	r5
   1065a:	0030      	movs	r0, r6
   1065c:	bd70      	pop	{r4, r5, r6, pc}
   1065e:	46c0      	nop			; (mov r8, r8)
   10660:	20003170 	.word	0x20003170
   10664:	00009375 	.word	0x00009375

00010668 <ExecuteDlChannel>:
   10668:	b5f0      	push	{r4, r5, r6, r7, lr}
   1066a:	b089      	sub	sp, #36	; 0x24
   1066c:	7805      	ldrb	r5, [r0, #0]
   1066e:	ab02      	add	r3, sp, #8
   10670:	1c41      	adds	r1, r0, #1
   10672:	0007      	movs	r7, r0
   10674:	719d      	strb	r5, [r3, #6]
   10676:	1d9e      	adds	r6, r3, #6
   10678:	2204      	movs	r2, #4
   1067a:	4b23      	ldr	r3, [pc, #140]	; (10708 <ExecuteDlChannel+0xa0>)
   1067c:	a805      	add	r0, sp, #20
   1067e:	4798      	blx	r3
   10680:	9b05      	ldr	r3, [sp, #20]
   10682:	a904      	add	r1, sp, #16
   10684:	021c      	lsls	r4, r3, #8
   10686:	2364      	movs	r3, #100	; 0x64
   10688:	0a24      	lsrs	r4, r4, #8
   1068a:	435c      	muls	r4, r3
   1068c:	1d3b      	adds	r3, r7, #4
   1068e:	9301      	str	r3, [sp, #4]
   10690:	2301      	movs	r3, #1
   10692:	2015      	movs	r0, #21
   10694:	704b      	strb	r3, [r1, #1]
   10696:	4b1d      	ldr	r3, [pc, #116]	; (1070c <ExecuteDlChannel+0xa4>)
   10698:	9405      	str	r4, [sp, #20]
   1069a:	700d      	strb	r5, [r1, #0]
   1069c:	4798      	blx	r3
   1069e:	2808      	cmp	r0, #8
   106a0:	d12f      	bne.n	10702 <ExecuteDlChannel+0x9a>
   106a2:	ab02      	add	r3, sp, #8
   106a4:	1ddd      	adds	r5, r3, #7
   106a6:	2300      	movs	r3, #0
   106a8:	702b      	strb	r3, [r5, #0]
   106aa:	7833      	ldrb	r3, [r6, #0]
   106ac:	af06      	add	r7, sp, #24
   106ae:	713b      	strb	r3, [r7, #4]
   106b0:	002a      	movs	r2, r5
   106b2:	0031      	movs	r1, r6
   106b4:	300e      	adds	r0, #14
   106b6:	4b16      	ldr	r3, [pc, #88]	; (10710 <ExecuteDlChannel+0xa8>)
   106b8:	9406      	str	r4, [sp, #24]
   106ba:	4798      	blx	r3
   106bc:	280a      	cmp	r0, #10
   106be:	d00d      	beq.n	106dc <ExecuteDlChannel+0x74>
   106c0:	782a      	ldrb	r2, [r5, #0]
   106c2:	2a01      	cmp	r2, #1
   106c4:	d10a      	bne.n	106dc <ExecuteDlChannel+0x74>
   106c6:	4b13      	ldr	r3, [pc, #76]	; (10714 <ExecuteDlChannel+0xac>)
   106c8:	0019      	movs	r1, r3
   106ca:	31e0      	adds	r1, #224	; 0xe0
   106cc:	7808      	ldrb	r0, [r1, #0]
   106ce:	2103      	movs	r1, #3
   106d0:	4341      	muls	r1, r0
   106d2:	185b      	adds	r3, r3, r1
   106d4:	3398      	adds	r3, #152	; 0x98
   106d6:	78d9      	ldrb	r1, [r3, #3]
   106d8:	430a      	orrs	r2, r1
   106da:	70da      	strb	r2, [r3, #3]
   106dc:	0039      	movs	r1, r7
   106de:	2033      	movs	r0, #51	; 0x33
   106e0:	4b0d      	ldr	r3, [pc, #52]	; (10718 <ExecuteDlChannel+0xb0>)
   106e2:	4798      	blx	r3
   106e4:	2808      	cmp	r0, #8
   106e6:	d10c      	bne.n	10702 <ExecuteDlChannel+0x9a>
   106e8:	4b0a      	ldr	r3, [pc, #40]	; (10714 <ExecuteDlChannel+0xac>)
   106ea:	001a      	movs	r2, r3
   106ec:	32e0      	adds	r2, #224	; 0xe0
   106ee:	7811      	ldrb	r1, [r2, #0]
   106f0:	2203      	movs	r2, #3
   106f2:	434a      	muls	r2, r1
   106f4:	189b      	adds	r3, r3, r2
   106f6:	2280      	movs	r2, #128	; 0x80
   106f8:	3398      	adds	r3, #152	; 0x98
   106fa:	7899      	ldrb	r1, [r3, #2]
   106fc:	4252      	negs	r2, r2
   106fe:	430a      	orrs	r2, r1
   10700:	709a      	strb	r2, [r3, #2]
   10702:	9801      	ldr	r0, [sp, #4]
   10704:	b009      	add	sp, #36	; 0x24
   10706:	bdf0      	pop	{r4, r5, r6, r7, pc}
   10708:	00016827 	.word	0x00016827
   1070c:	0000cbc9 	.word	0x0000cbc9
   10710:	0000cbad 	.word	0x0000cbad
   10714:	20003170 	.word	0x20003170
   10718:	0000cbe5 	.word	0x0000cbe5

0001071c <ExecuteTxParamSetup>:
   1071c:	220f      	movs	r2, #15
   1071e:	b513      	push	{r0, r1, r4, lr}
   10720:	7803      	ldrb	r3, [r0, #0]
   10722:	4c0f      	ldr	r4, [pc, #60]	; (10760 <ExecuteTxParamSetup+0x44>)
   10724:	401a      	ands	r2, r3
   10726:	5ca2      	ldrb	r2, [r4, r2]
   10728:	2401      	movs	r4, #1
   1072a:	a901      	add	r1, sp, #4
   1072c:	700a      	strb	r2, [r1, #0]
   1072e:	111a      	asrs	r2, r3, #4
   10730:	115b      	asrs	r3, r3, #5
   10732:	4023      	ands	r3, r4
   10734:	40a3      	lsls	r3, r4
   10736:	4022      	ands	r2, r4
   10738:	4313      	orrs	r3, r2
   1073a:	704b      	strb	r3, [r1, #1]
   1073c:	1904      	adds	r4, r0, r4
   1073e:	4b09      	ldr	r3, [pc, #36]	; (10764 <ExecuteTxParamSetup+0x48>)
   10740:	2034      	movs	r0, #52	; 0x34
   10742:	4798      	blx	r3
   10744:	2808      	cmp	r0, #8
   10746:	d009      	beq.n	1075c <ExecuteTxParamSetup+0x40>
   10748:	4b07      	ldr	r3, [pc, #28]	; (10768 <ExecuteTxParamSetup+0x4c>)
   1074a:	001a      	movs	r2, r3
   1074c:	32e0      	adds	r2, #224	; 0xe0
   1074e:	7811      	ldrb	r1, [r2, #0]
   10750:	2203      	movs	r2, #3
   10752:	434a      	muls	r2, r1
   10754:	189b      	adds	r3, r3, r2
   10756:	22ff      	movs	r2, #255	; 0xff
   10758:	3399      	adds	r3, #153	; 0x99
   1075a:	701a      	strb	r2, [r3, #0]
   1075c:	0020      	movs	r0, r4
   1075e:	bd16      	pop	{r1, r2, r4, pc}
   10760:	00018d51 	.word	0x00018d51
   10764:	0000cbe5 	.word	0x0000cbe5
   10768:	20003170 	.word	0x20003170

0001076c <ExecuteLinkAdr>:
   1076c:	220f      	movs	r2, #15
   1076e:	b5f0      	push	{r4, r5, r6, r7, lr}
   10770:	0006      	movs	r6, r0
   10772:	7803      	ldrb	r3, [r0, #0]
   10774:	b089      	sub	sp, #36	; 0x24
   10776:	401a      	ands	r2, r3
   10778:	a905      	add	r1, sp, #20
   1077a:	700a      	strb	r2, [r1, #0]
   1077c:	aa04      	add	r2, sp, #16
   1077e:	1d97      	adds	r7, r2, #6
   10780:	091b      	lsrs	r3, r3, #4
   10782:	7153      	strb	r3, [r2, #5]
   10784:	1c41      	adds	r1, r0, #1
   10786:	2202      	movs	r2, #2
   10788:	0038      	movs	r0, r7
   1078a:	4b3d      	ldr	r3, [pc, #244]	; (10880 <ExecuteLinkAdr+0x114>)
   1078c:	4798      	blx	r3
   1078e:	2201      	movs	r2, #1
   10790:	1d33      	adds	r3, r6, #4
   10792:	9303      	str	r3, [sp, #12]
   10794:	78f3      	ldrb	r3, [r6, #3]
   10796:	4c3b      	ldr	r4, [pc, #236]	; (10884 <ExecuteLinkAdr+0x118>)
   10798:	4d3b      	ldr	r5, [pc, #236]	; (10888 <ExecuteLinkAdr+0x11c>)
   1079a:	065b      	lsls	r3, r3, #25
   1079c:	0f5b      	lsrs	r3, r3, #29
   1079e:	9300      	str	r3, [sp, #0]
   107a0:	5d63      	ldrb	r3, [r4, r5]
   107a2:	a906      	add	r1, sp, #24
   107a4:	4393      	bics	r3, r2
   107a6:	1892      	adds	r2, r2, r2
   107a8:	4393      	bics	r3, r2
   107aa:	3202      	adds	r2, #2
   107ac:	4393      	bics	r3, r2
   107ae:	5563      	strb	r3, [r4, r5]
   107b0:	883b      	ldrh	r3, [r7, #0]
   107b2:	2037      	movs	r0, #55	; 0x37
   107b4:	9302      	str	r3, [sp, #8]
   107b6:	466b      	mov	r3, sp
   107b8:	891b      	ldrh	r3, [r3, #8]
   107ba:	4f34      	ldr	r7, [pc, #208]	; (1088c <ExecuteLinkAdr+0x120>)
   107bc:	804b      	strh	r3, [r1, #2]
   107be:	466b      	mov	r3, sp
   107c0:	781b      	ldrb	r3, [r3, #0]
   107c2:	700b      	strb	r3, [r1, #0]
   107c4:	47b8      	blx	r7
   107c6:	2808      	cmp	r0, #8
   107c8:	d117      	bne.n	107fa <ExecuteLinkAdr+0x8e>
   107ca:	466b      	mov	r3, sp
   107cc:	891b      	ldrh	r3, [r3, #8]
   107ce:	a907      	add	r1, sp, #28
   107d0:	800b      	strh	r3, [r1, #0]
   107d2:	466b      	mov	r3, sp
   107d4:	781b      	ldrb	r3, [r3, #0]
   107d6:	3014      	adds	r0, #20
   107d8:	708b      	strb	r3, [r1, #2]
   107da:	4b2d      	ldr	r3, [pc, #180]	; (10890 <ExecuteLinkAdr+0x124>)
   107dc:	4798      	blx	r3
   107de:	2201      	movs	r2, #1
   107e0:	5d63      	ldrb	r3, [r4, r5]
   107e2:	2010      	movs	r0, #16
   107e4:	4313      	orrs	r3, r2
   107e6:	5563      	strb	r3, [r4, r5]
   107e8:	ab04      	add	r3, sp, #16
   107ea:	1d59      	adds	r1, r3, #5
   107ec:	47b8      	blx	r7
   107ee:	2808      	cmp	r0, #8
   107f0:	d103      	bne.n	107fa <ExecuteLinkAdr+0x8e>
   107f2:	2202      	movs	r2, #2
   107f4:	5d63      	ldrb	r3, [r4, r5]
   107f6:	4313      	orrs	r3, r2
   107f8:	5563      	strb	r3, [r4, r5]
   107fa:	af05      	add	r7, sp, #20
   107fc:	4b23      	ldr	r3, [pc, #140]	; (1088c <ExecuteLinkAdr+0x120>)
   107fe:	0039      	movs	r1, r7
   10800:	201d      	movs	r0, #29
   10802:	4798      	blx	r3
   10804:	4b1f      	ldr	r3, [pc, #124]	; (10884 <ExecuteLinkAdr+0x118>)
   10806:	2808      	cmp	r0, #8
   10808:	d103      	bne.n	10812 <ExecuteLinkAdr+0xa6>
   1080a:	2204      	movs	r2, #4
   1080c:	5d59      	ldrb	r1, [r3, r5]
   1080e:	430a      	orrs	r2, r1
   10810:	555a      	strb	r2, [r3, r5]
   10812:	5d5a      	ldrb	r2, [r3, r5]
   10814:	43d2      	mvns	r2, r2
   10816:	0752      	lsls	r2, r2, #29
   10818:	d12a      	bne.n	10870 <ExecuteLinkAdr+0x104>
   1081a:	4669      	mov	r1, sp
   1081c:	4a1d      	ldr	r2, [pc, #116]	; (10894 <ExecuteLinkAdr+0x128>)
   1081e:	7a09      	ldrb	r1, [r1, #8]
   10820:	5499      	strb	r1, [r3, r2]
   10822:	9a02      	ldr	r2, [sp, #8]
   10824:	491b      	ldr	r1, [pc, #108]	; (10894 <ExecuteLinkAdr+0x128>)
   10826:	0a12      	lsrs	r2, r2, #8
   10828:	1859      	adds	r1, r3, r1
   1082a:	704a      	strb	r2, [r1, #1]
   1082c:	aa04      	add	r2, sp, #16
   1082e:	3205      	adds	r2, #5
   10830:	7812      	ldrb	r2, [r2, #0]
   10832:	2a0f      	cmp	r2, #15
   10834:	d101      	bne.n	1083a <ExecuteLinkAdr+0xce>
   10836:	33e7      	adds	r3, #231	; 0xe7
   10838:	781a      	ldrb	r2, [r3, #0]
   1083a:	2389      	movs	r3, #137	; 0x89
   1083c:	2170      	movs	r1, #112	; 0x70
   1083e:	2070      	movs	r0, #112	; 0x70
   10840:	009b      	lsls	r3, r3, #2
   10842:	54e2      	strb	r2, [r4, r3]
   10844:	78f3      	ldrb	r3, [r6, #3]
   10846:	4a14      	ldr	r2, [pc, #80]	; (10898 <ExecuteLinkAdr+0x12c>)
   10848:	4019      	ands	r1, r3
   1084a:	5ca3      	ldrb	r3, [r4, r2]
   1084c:	4383      	bics	r3, r0
   1084e:	430b      	orrs	r3, r1
   10850:	54a3      	strb	r3, [r4, r2]
   10852:	78f1      	ldrb	r1, [r6, #3]
   10854:	3861      	subs	r0, #97	; 0x61
   10856:	b2db      	uxtb	r3, r3
   10858:	4001      	ands	r1, r0
   1085a:	4383      	bics	r3, r0
   1085c:	430b      	orrs	r3, r1
   1085e:	54a3      	strb	r3, [r4, r2]
   10860:	783b      	ldrb	r3, [r7, #0]
   10862:	4283      	cmp	r3, r0
   10864:	d101      	bne.n	1086a <ExecuteLinkAdr+0xfe>
   10866:	34e9      	adds	r4, #233	; 0xe9
   10868:	7823      	ldrb	r3, [r4, #0]
   1086a:	4a0c      	ldr	r2, [pc, #48]	; (1089c <ExecuteLinkAdr+0x130>)
   1086c:	4905      	ldr	r1, [pc, #20]	; (10884 <ExecuteLinkAdr+0x118>)
   1086e:	548b      	strb	r3, [r1, r2]
   10870:	4904      	ldr	r1, [pc, #16]	; (10884 <ExecuteLinkAdr+0x118>)
   10872:	4a0b      	ldr	r2, [pc, #44]	; (108a0 <ExecuteLinkAdr+0x134>)
   10874:	9803      	ldr	r0, [sp, #12]
   10876:	5c8b      	ldrb	r3, [r1, r2]
   10878:	3301      	adds	r3, #1
   1087a:	548b      	strb	r3, [r1, r2]
   1087c:	b009      	add	sp, #36	; 0x24
   1087e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   10880:	00016827 	.word	0x00016827
   10884:	20003170 	.word	0x20003170
   10888:	00000223 	.word	0x00000223
   1088c:	0000cbc9 	.word	0x0000cbc9
   10890:	0000cbe5 	.word	0x0000cbe5
   10894:	00000227 	.word	0x00000227
   10898:	00000229 	.word	0x00000229
   1089c:	00000225 	.word	0x00000225
   108a0:	00000226 	.word	0x00000226

000108a4 <ExecuteDevTimeAns>:
   108a4:	b510      	push	{r4, lr}
   108a6:	0001      	movs	r1, r0
   108a8:	0004      	movs	r4, r0
   108aa:	2204      	movs	r2, #4
   108ac:	4b04      	ldr	r3, [pc, #16]	; (108c0 <ExecuteDevTimeAns+0x1c>)
   108ae:	4805      	ldr	r0, [pc, #20]	; (108c4 <ExecuteDevTimeAns+0x20>)
   108b0:	4798      	blx	r3
   108b2:	238e      	movs	r3, #142	; 0x8e
   108b4:	7921      	ldrb	r1, [r4, #4]
   108b6:	4a04      	ldr	r2, [pc, #16]	; (108c8 <ExecuteDevTimeAns+0x24>)
   108b8:	009b      	lsls	r3, r3, #2
   108ba:	1d60      	adds	r0, r4, #5
   108bc:	54d1      	strb	r1, [r2, r3]
   108be:	bd10      	pop	{r4, pc}
   108c0:	00016827 	.word	0x00016827
   108c4:	200033a4 	.word	0x200033a4
   108c8:	20003170 	.word	0x20003170

000108cc <PrepareJoinRequestFrame>:
   108cc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   108ce:	2210      	movs	r2, #16
   108d0:	4d22      	ldr	r5, [pc, #136]	; (1095c <PrepareJoinRequestFrame+0x90>)
   108d2:	4b23      	ldr	r3, [pc, #140]	; (10960 <PrepareJoinRequestFrame+0x94>)
   108d4:	32ff      	adds	r2, #255	; 0xff
   108d6:	2100      	movs	r1, #0
   108d8:	0028      	movs	r0, r5
   108da:	4798      	blx	r3
   108dc:	2300      	movs	r3, #0
   108de:	4c21      	ldr	r4, [pc, #132]	; (10964 <PrepareJoinRequestFrame+0x98>)
   108e0:	702b      	strb	r3, [r5, #0]
   108e2:	4b21      	ldr	r3, [pc, #132]	; (10968 <PrepareJoinRequestFrame+0x9c>)
   108e4:	5ce3      	ldrb	r3, [r4, r3]
   108e6:	2b00      	cmp	r3, #0
   108e8:	d006      	beq.n	108f8 <PrepareJoinRequestFrame+0x2c>
   108ea:	4920      	ldr	r1, [pc, #128]	; (1096c <PrepareJoinRequestFrame+0xa0>)
   108ec:	2006      	movs	r0, #6
   108ee:	4e20      	ldr	r6, [pc, #128]	; (10970 <PrepareJoinRequestFrame+0xa4>)
   108f0:	47b0      	blx	r6
   108f2:	4920      	ldr	r1, [pc, #128]	; (10974 <PrepareJoinRequestFrame+0xa8>)
   108f4:	2007      	movs	r0, #7
   108f6:	47b0      	blx	r6
   108f8:	2300      	movs	r3, #0
   108fa:	205c      	movs	r0, #92	; 0x5c
   108fc:	1ac1      	subs	r1, r0, r3
   108fe:	5c61      	ldrb	r1, [r4, r1]
   10900:	18ea      	adds	r2, r5, r3
   10902:	3301      	adds	r3, #1
   10904:	7051      	strb	r1, [r2, #1]
   10906:	2b08      	cmp	r3, #8
   10908:	d1f8      	bne.n	108fc <PrepareJoinRequestFrame+0x30>
   1090a:	2300      	movs	r3, #0
   1090c:	2064      	movs	r0, #100	; 0x64
   1090e:	1ac1      	subs	r1, r0, r3
   10910:	5c61      	ldrb	r1, [r4, r1]
   10912:	18ea      	adds	r2, r5, r3
   10914:	3301      	adds	r3, #1
   10916:	7251      	strb	r1, [r2, #9]
   10918:	2b08      	cmp	r3, #8
   1091a:	d1f8      	bne.n	1090e <PrepareJoinRequestFrame+0x42>
   1091c:	4b16      	ldr	r3, [pc, #88]	; (10978 <PrepareJoinRequestFrame+0xac>)
   1091e:	4798      	blx	r3
   10920:	4b16      	ldr	r3, [pc, #88]	; (1097c <PrepareJoinRequestFrame+0xb0>)
   10922:	4917      	ldr	r1, [pc, #92]	; (10980 <PrepareJoinRequestFrame+0xb4>)
   10924:	4798      	blx	r3
   10926:	34cc      	adds	r4, #204	; 0xcc
   10928:	8021      	strh	r1, [r4, #0]
   1092a:	2202      	movs	r2, #2
   1092c:	0021      	movs	r1, r4
   1092e:	4815      	ldr	r0, [pc, #84]	; (10984 <PrepareJoinRequestFrame+0xb8>)
   10930:	4c15      	ldr	r4, [pc, #84]	; (10988 <PrepareJoinRequestFrame+0xbc>)
   10932:	47a0      	blx	r4
   10934:	2313      	movs	r3, #19
   10936:	4e15      	ldr	r6, [pc, #84]	; (1098c <PrepareJoinRequestFrame+0xc0>)
   10938:	9300      	str	r3, [sp, #0]
   1093a:	0032      	movs	r2, r6
   1093c:	002b      	movs	r3, r5
   1093e:	2100      	movs	r1, #0
   10940:	4d13      	ldr	r5, [pc, #76]	; (10990 <PrepareJoinRequestFrame+0xc4>)
   10942:	4814      	ldr	r0, [pc, #80]	; (10994 <PrepareJoinRequestFrame+0xc8>)
   10944:	47a8      	blx	r5
   10946:	0031      	movs	r1, r6
   10948:	2204      	movs	r2, #4
   1094a:	a803      	add	r0, sp, #12
   1094c:	47a0      	blx	r4
   1094e:	2204      	movs	r2, #4
   10950:	a903      	add	r1, sp, #12
   10952:	4811      	ldr	r0, [pc, #68]	; (10998 <PrepareJoinRequestFrame+0xcc>)
   10954:	47a0      	blx	r4
   10956:	2017      	movs	r0, #23
   10958:	b004      	add	sp, #16
   1095a:	bd70      	pop	{r4, r5, r6, pc}
   1095c:	200033b8 	.word	0x200033b8
   10960:	00016839 	.word	0x00016839
   10964:	20003170 	.word	0x20003170
   10968:	0000022d 	.word	0x0000022d
   1096c:	200031c5 	.word	0x200031c5
   10970:	00007255 	.word	0x00007255
   10974:	200031cd 	.word	0x200031cd
   10978:	00016f6d 	.word	0x00016f6d
   1097c:	000138a5 	.word	0x000138a5
   10980:	0000ffff 	.word	0x0000ffff
   10984:	200033c9 	.word	0x200033c9
   10988:	00016827 	.word	0x00016827
   1098c:	20001eb5 	.word	0x20001eb5
   10990:	00007259 	.word	0x00007259
   10994:	200031b5 	.word	0x200031b5
   10998:	200033cb 	.word	0x200033cb

0001099c <ConfigureRadioRx>:
   1099c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1099e:	b087      	sub	sp, #28
   109a0:	466b      	mov	r3, sp
   109a2:	2600      	movs	r6, #0
   109a4:	1ddc      	adds	r4, r3, #7
   109a6:	71d8      	strb	r0, [r3, #7]
   109a8:	729e      	strb	r6, [r3, #10]
   109aa:	466a      	mov	r2, sp
   109ac:	2301      	movs	r3, #1
   109ae:	72d3      	strb	r3, [r2, #11]
   109b0:	2215      	movs	r2, #21
   109b2:	ad03      	add	r5, sp, #12
   109b4:	4f11      	ldr	r7, [pc, #68]	; (109fc <ConfigureRadioRx+0x60>)
   109b6:	9100      	str	r1, [sp, #0]
   109b8:	446a      	add	r2, sp
   109ba:	0021      	movs	r1, r4
   109bc:	2023      	movs	r0, #35	; 0x23
   109be:	80ae      	strh	r6, [r5, #4]
   109c0:	47b8      	blx	r7
   109c2:	2216      	movs	r2, #22
   109c4:	0021      	movs	r1, r4
   109c6:	446a      	add	r2, sp
   109c8:	2024      	movs	r0, #36	; 0x24
   109ca:	47b8      	blx	r7
   109cc:	2217      	movs	r2, #23
   109ce:	0021      	movs	r1, r4
   109d0:	446a      	add	r2, sp
   109d2:	2025      	movs	r0, #37	; 0x25
   109d4:	47b8      	blx	r7
   109d6:	9b00      	ldr	r3, [sp, #0]
   109d8:	0028      	movs	r0, r5
   109da:	9303      	str	r3, [sp, #12]
   109dc:	4b08      	ldr	r3, [pc, #32]	; (10a00 <ConfigureRadioRx+0x64>)
   109de:	80ae      	strh	r6, [r5, #4]
   109e0:	4798      	blx	r3
   109e2:	230a      	movs	r3, #10
   109e4:	446b      	add	r3, sp
   109e6:	0019      	movs	r1, r3
   109e8:	4c06      	ldr	r4, [pc, #24]	; (10a04 <ConfigureRadioRx+0x68>)
   109ea:	2014      	movs	r0, #20
   109ec:	47a0      	blx	r4
   109ee:	230b      	movs	r3, #11
   109f0:	446b      	add	r3, sp
   109f2:	0019      	movs	r1, r3
   109f4:	2006      	movs	r0, #6
   109f6:	47a0      	blx	r4
   109f8:	b007      	add	sp, #28
   109fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
   109fc:	0000cbad 	.word	0x0000cbad
   10a00:	00010009 	.word	0x00010009
   10a04:	0000e395 	.word	0x0000e395

00010a08 <ConfigureRadioTx>:
   10a08:	b5f0      	push	{r4, r5, r6, r7, lr}
   10a0a:	2517      	movs	r5, #23
   10a0c:	2300      	movs	r3, #0
   10a0e:	2616      	movs	r6, #22
   10a10:	2701      	movs	r7, #1
   10a12:	b087      	sub	sp, #28
   10a14:	ac01      	add	r4, sp, #4
   10a16:	446d      	add	r5, sp
   10a18:	9001      	str	r0, [sp, #4]
   10a1a:	702b      	strb	r3, [r5, #0]
   10a1c:	0020      	movs	r0, r4
   10a1e:	4b10      	ldr	r3, [pc, #64]	; (10a60 <ConfigureRadioTx+0x58>)
   10a20:	446e      	add	r6, sp
   10a22:	9102      	str	r1, [sp, #8]
   10a24:	9203      	str	r2, [sp, #12]
   10a26:	7037      	strb	r7, [r6, #0]
   10a28:	4798      	blx	r3
   10a2a:	79e3      	ldrb	r3, [r4, #7]
   10a2c:	4c0d      	ldr	r4, [pc, #52]	; (10a64 <ConfigureRadioTx+0x5c>)
   10a2e:	2b00      	cmp	r3, #0
   10a30:	d00a      	beq.n	10a48 <ConfigureRadioTx+0x40>
   10a32:	4b0d      	ldr	r3, [pc, #52]	; (10a68 <ConfigureRadioTx+0x60>)
   10a34:	4a0d      	ldr	r2, [pc, #52]	; (10a6c <ConfigureRadioTx+0x64>)
   10a36:	490e      	ldr	r1, [pc, #56]	; (10a70 <ConfigureRadioTx+0x68>)
   10a38:	54d7      	strb	r7, [r2, r3]
   10a3a:	200b      	movs	r0, #11
   10a3c:	4b0d      	ldr	r3, [pc, #52]	; (10a74 <ConfigureRadioTx+0x6c>)
   10a3e:	4798      	blx	r3
   10a40:	210a      	movs	r1, #10
   10a42:	200b      	movs	r0, #11
   10a44:	4469      	add	r1, sp
   10a46:	47a0      	blx	r4
   10a48:	a903      	add	r1, sp, #12
   10a4a:	2004      	movs	r0, #4
   10a4c:	47a0      	blx	r4
   10a4e:	0031      	movs	r1, r6
   10a50:	2014      	movs	r0, #20
   10a52:	47a0      	blx	r4
   10a54:	0029      	movs	r1, r5
   10a56:	2006      	movs	r0, #6
   10a58:	47a0      	blx	r4
   10a5a:	b007      	add	sp, #28
   10a5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   10a5e:	46c0      	nop			; (mov r8, r8)
   10a60:	00010009 	.word	0x00010009
   10a64:	0000e395 	.word	0x0000e395
   10a68:	00000222 	.word	0x00000222
   10a6c:	20003170 	.word	0x20003170
   10a70:	20003391 	.word	0x20003391
   10a74:	0000e2a5 	.word	0x0000e2a5

00010a78 <LorawanGetChAndInitiateRadioTransmit>:
   10a78:	2301      	movs	r3, #1
   10a7a:	b530      	push	{r4, r5, lr}
   10a7c:	4c46      	ldr	r4, [pc, #280]	; (10b98 <LorawanGetChAndInitiateRadioTransmit+0x120>)
   10a7e:	b089      	sub	sp, #36	; 0x24
   10a80:	a902      	add	r1, sp, #8
   10a82:	700b      	strb	r3, [r1, #0]
   10a84:	0023      	movs	r3, r4
   10a86:	33e9      	adds	r3, #233	; 0xe9
   10a88:	781b      	ldrb	r3, [r3, #0]
   10a8a:	704b      	strb	r3, [r1, #1]
   10a8c:	0023      	movs	r3, r4
   10a8e:	33e7      	adds	r3, #231	; 0xe7
   10a90:	781b      	ldrb	r3, [r3, #0]
   10a92:	708b      	strb	r3, [r1, #2]
   10a94:	0023      	movs	r3, r4
   10a96:	33fd      	adds	r3, #253	; 0xfd
   10a98:	781b      	ldrb	r3, [r3, #0]
   10a9a:	2b01      	cmp	r3, #1
   10a9c:	d108      	bne.n	10ab0 <LorawanGetChAndInitiateRadioTransmit+0x38>
   10a9e:	0020      	movs	r0, r4
   10aa0:	220e      	movs	r2, #14
   10aa2:	3084      	adds	r0, #132	; 0x84
   10aa4:	7803      	ldrb	r3, [r0, #0]
   10aa6:	4393      	bics	r3, r2
   10aa8:	001a      	movs	r2, r3
   10aaa:	230c      	movs	r3, #12
   10aac:	4313      	orrs	r3, r2
   10aae:	7003      	strb	r3, [r0, #0]
   10ab0:	aa05      	add	r2, sp, #20
   10ab2:	202e      	movs	r0, #46	; 0x2e
   10ab4:	4d39      	ldr	r5, [pc, #228]	; (10b9c <LorawanGetChAndInitiateRadioTransmit+0x124>)
   10ab6:	47a8      	blx	r5
   10ab8:	0023      	movs	r3, r4
   10aba:	2808      	cmp	r0, #8
   10abc:	d135      	bne.n	10b2a <LorawanGetChAndInitiateRadioTransmit+0xb2>
   10abe:	33fd      	adds	r3, #253	; 0xfd
   10ac0:	781b      	ldrb	r3, [r3, #0]
   10ac2:	ad03      	add	r5, sp, #12
   10ac4:	2b04      	cmp	r3, #4
   10ac6:	d108      	bne.n	10ada <LorawanGetChAndInitiateRadioTransmit+0x62>
   10ac8:	2390      	movs	r3, #144	; 0x90
   10aca:	2200      	movs	r2, #0
   10acc:	009b      	lsls	r3, r3, #2
   10ace:	54e2      	strb	r2, [r4, r3]
   10ad0:	2301      	movs	r3, #1
   10ad2:	0028      	movs	r0, r5
   10ad4:	702b      	strb	r3, [r5, #0]
   10ad6:	4b32      	ldr	r3, [pc, #200]	; (10ba0 <LorawanGetChAndInitiateRadioTransmit+0x128>)
   10ad8:	4798      	blx	r3
   10ada:	9805      	ldr	r0, [sp, #20]
   10adc:	4b31      	ldr	r3, [pc, #196]	; (10ba4 <LorawanGetChAndInitiateRadioTransmit+0x12c>)
   10ade:	9906      	ldr	r1, [sp, #24]
   10ae0:	9a07      	ldr	r2, [sp, #28]
   10ae2:	4798      	blx	r3
   10ae4:	0023      	movs	r3, r4
   10ae6:	33ce      	adds	r3, #206	; 0xce
   10ae8:	881b      	ldrh	r3, [r3, #0]
   10aea:	0028      	movs	r0, r5
   10aec:	702b      	strb	r3, [r5, #0]
   10aee:	4b2e      	ldr	r3, [pc, #184]	; (10ba8 <LorawanGetChAndInitiateRadioTransmit+0x130>)
   10af0:	606b      	str	r3, [r5, #4]
   10af2:	4b2e      	ldr	r3, [pc, #184]	; (10bac <LorawanGetChAndInitiateRadioTransmit+0x134>)
   10af4:	4798      	blx	r3
   10af6:	2800      	cmp	r0, #0
   10af8:	d109      	bne.n	10b0e <LorawanGetChAndInitiateRadioTransmit+0x96>
   10afa:	220e      	movs	r2, #14
   10afc:	3484      	adds	r4, #132	; 0x84
   10afe:	7823      	ldrb	r3, [r4, #0]
   10b00:	4393      	bics	r3, r2
   10b02:	001a      	movs	r2, r3
   10b04:	2302      	movs	r3, #2
   10b06:	4313      	orrs	r3, r2
   10b08:	7023      	strb	r3, [r4, #0]
   10b0a:	b009      	add	sp, #36	; 0x24
   10b0c:	bd30      	pop	{r4, r5, pc}
   10b0e:	2200      	movs	r2, #0
   10b10:	4b27      	ldr	r3, [pc, #156]	; (10bb0 <LorawanGetChAndInitiateRadioTransmit+0x138>)
   10b12:	4928      	ldr	r1, [pc, #160]	; (10bb4 <LorawanGetChAndInitiateRadioTransmit+0x13c>)
   10b14:	5ce3      	ldrb	r3, [r4, r3]
   10b16:	34fc      	adds	r4, #252	; 0xfc
   10b18:	4359      	muls	r1, r3
   10b1a:	4b27      	ldr	r3, [pc, #156]	; (10bb8 <LorawanGetChAndInitiateRadioTransmit+0x140>)
   10b1c:	7820      	ldrb	r0, [r4, #0]
   10b1e:	18c9      	adds	r1, r1, r3
   10b20:	4b26      	ldr	r3, [pc, #152]	; (10bbc <LorawanGetChAndInitiateRadioTransmit+0x144>)
   10b22:	9200      	str	r2, [sp, #0]
   10b24:	4c26      	ldr	r4, [pc, #152]	; (10bc0 <LorawanGetChAndInitiateRadioTransmit+0x148>)
   10b26:	47a0      	blx	r4
   10b28:	e7ef      	b.n	10b0a <LorawanGetChAndInitiateRadioTransmit+0x92>
   10b2a:	33ff      	adds	r3, #255	; 0xff
   10b2c:	7f5b      	ldrb	r3, [r3, #29]
   10b2e:	079a      	lsls	r2, r3, #30
   10b30:	d515      	bpl.n	10b5e <LorawanGetChAndInitiateRadioTransmit+0xe6>
   10b32:	aa03      	add	r2, sp, #12
   10b34:	4923      	ldr	r1, [pc, #140]	; (10bc4 <LorawanGetChAndInitiateRadioTransmit+0x14c>)
   10b36:	2026      	movs	r0, #38	; 0x26
   10b38:	47a8      	blx	r5
   10b3a:	9b03      	ldr	r3, [sp, #12]
   10b3c:	1c5a      	adds	r2, r3, #1
   10b3e:	d001      	beq.n	10b44 <LorawanGetChAndInitiateRadioTransmit+0xcc>
   10b40:	3314      	adds	r3, #20
   10b42:	9303      	str	r3, [sp, #12]
   10b44:	21fa      	movs	r1, #250	; 0xfa
   10b46:	4b1a      	ldr	r3, [pc, #104]	; (10bb0 <LorawanGetChAndInitiateRadioTransmit+0x138>)
   10b48:	9a03      	ldr	r2, [sp, #12]
   10b4a:	5ce3      	ldrb	r3, [r4, r3]
   10b4c:	0089      	lsls	r1, r1, #2
   10b4e:	1ad3      	subs	r3, r2, r3
   10b50:	2200      	movs	r2, #0
   10b52:	4359      	muls	r1, r3
   10b54:	34f2      	adds	r4, #242	; 0xf2
   10b56:	7820      	ldrb	r0, [r4, #0]
   10b58:	9200      	str	r2, [sp, #0]
   10b5a:	4b1b      	ldr	r3, [pc, #108]	; (10bc8 <LorawanGetChAndInitiateRadioTransmit+0x150>)
   10b5c:	e7e2      	b.n	10b24 <LorawanGetChAndInitiateRadioTransmit+0xac>
   10b5e:	075b      	lsls	r3, r3, #29
   10b60:	d508      	bpl.n	10b74 <LorawanGetChAndInitiateRadioTransmit+0xfc>
   10b62:	aa03      	add	r2, sp, #12
   10b64:	4917      	ldr	r1, [pc, #92]	; (10bc4 <LorawanGetChAndInitiateRadioTransmit+0x14c>)
   10b66:	2032      	movs	r0, #50	; 0x32
   10b68:	47a8      	blx	r5
   10b6a:	9b03      	ldr	r3, [sp, #12]
   10b6c:	1c5a      	adds	r2, r3, #1
   10b6e:	d0e9      	beq.n	10b44 <LorawanGetChAndInitiateRadioTransmit+0xcc>
   10b70:	3301      	adds	r3, #1
   10b72:	e7e6      	b.n	10b42 <LorawanGetChAndInitiateRadioTransmit+0xca>
   10b74:	0023      	movs	r3, r4
   10b76:	2201      	movs	r2, #1
   10b78:	3394      	adds	r3, #148	; 0x94
   10b7a:	781b      	ldrb	r3, [r3, #0]
   10b7c:	401a      	ands	r2, r3
   10b7e:	d108      	bne.n	10b92 <LorawanGetChAndInitiateRadioTransmit+0x11a>
   10b80:	4b0b      	ldr	r3, [pc, #44]	; (10bb0 <LorawanGetChAndInitiateRadioTransmit+0x138>)
   10b82:	490c      	ldr	r1, [pc, #48]	; (10bb4 <LorawanGetChAndInitiateRadioTransmit+0x13c>)
   10b84:	5ce3      	ldrb	r3, [r4, r3]
   10b86:	34f2      	adds	r4, #242	; 0xf2
   10b88:	4359      	muls	r1, r3
   10b8a:	4b0b      	ldr	r3, [pc, #44]	; (10bb8 <LorawanGetChAndInitiateRadioTransmit+0x140>)
   10b8c:	7820      	ldrb	r0, [r4, #0]
   10b8e:	18c9      	adds	r1, r1, r3
   10b90:	e7e2      	b.n	10b58 <LorawanGetChAndInitiateRadioTransmit+0xe0>
   10b92:	4b0e      	ldr	r3, [pc, #56]	; (10bcc <LorawanGetChAndInitiateRadioTransmit+0x154>)
   10b94:	4798      	blx	r3
   10b96:	e7b8      	b.n	10b0a <LorawanGetChAndInitiateRadioTransmit+0x92>
   10b98:	20003170 	.word	0x20003170
   10b9c:	0000cbad 	.word	0x0000cbad
   10ba0:	0000f5a1 	.word	0x0000f5a1
   10ba4:	00010a09 	.word	0x00010a09
   10ba8:	200033c8 	.word	0x200033c8
   10bac:	0000ecc5 	.word	0x0000ecc5
   10bb0:	0000022b 	.word	0x0000022b
   10bb4:	fffffc18 	.word	0xfffffc18
   10bb8:	001e8480 	.word	0x001e8480
   10bbc:	00010bd1 	.word	0x00010bd1
   10bc0:	0000d0f5 	.word	0x0000d0f5
   10bc4:	20003257 	.word	0x20003257
   10bc8:	00010c89 	.word	0x00010c89
   10bcc:	000103e1 	.word	0x000103e1

00010bd0 <TransmissionErrorCallback>:
   10bd0:	b530      	push	{r4, r5, lr}
   10bd2:	4c22      	ldr	r4, [pc, #136]	; (10c5c <TransmissionErrorCallback+0x8c>)
   10bd4:	2501      	movs	r5, #1
   10bd6:	0023      	movs	r3, r4
   10bd8:	b08b      	sub	sp, #44	; 0x2c
   10bda:	a903      	add	r1, sp, #12
   10bdc:	700d      	strb	r5, [r1, #0]
   10bde:	33e9      	adds	r3, #233	; 0xe9
   10be0:	781b      	ldrb	r3, [r3, #0]
   10be2:	aa07      	add	r2, sp, #28
   10be4:	704b      	strb	r3, [r1, #1]
   10be6:	0023      	movs	r3, r4
   10be8:	33e7      	adds	r3, #231	; 0xe7
   10bea:	781b      	ldrb	r3, [r3, #0]
   10bec:	202e      	movs	r0, #46	; 0x2e
   10bee:	708b      	strb	r3, [r1, #2]
   10bf0:	4b1b      	ldr	r3, [pc, #108]	; (10c60 <TransmissionErrorCallback+0x90>)
   10bf2:	4798      	blx	r3
   10bf4:	2808      	cmp	r0, #8
   10bf6:	d121      	bne.n	10c3c <TransmissionErrorCallback+0x6c>
   10bf8:	a804      	add	r0, sp, #16
   10bfa:	4b1a      	ldr	r3, [pc, #104]	; (10c64 <TransmissionErrorCallback+0x94>)
   10bfc:	7005      	strb	r5, [r0, #0]
   10bfe:	4798      	blx	r3
   10c00:	9807      	ldr	r0, [sp, #28]
   10c02:	4b19      	ldr	r3, [pc, #100]	; (10c68 <TransmissionErrorCallback+0x98>)
   10c04:	9908      	ldr	r1, [sp, #32]
   10c06:	9a09      	ldr	r2, [sp, #36]	; 0x24
   10c08:	4798      	blx	r3
   10c0a:	0023      	movs	r3, r4
   10c0c:	33ce      	adds	r3, #206	; 0xce
   10c0e:	881b      	ldrh	r3, [r3, #0]
   10c10:	a805      	add	r0, sp, #20
   10c12:	7003      	strb	r3, [r0, #0]
   10c14:	4b15      	ldr	r3, [pc, #84]	; (10c6c <TransmissionErrorCallback+0x9c>)
   10c16:	6043      	str	r3, [r0, #4]
   10c18:	4b15      	ldr	r3, [pc, #84]	; (10c70 <TransmissionErrorCallback+0xa0>)
   10c1a:	4798      	blx	r3
   10c1c:	2800      	cmp	r0, #0
   10c1e:	d01a      	beq.n	10c56 <TransmissionErrorCallback+0x86>
   10c20:	0023      	movs	r3, r4
   10c22:	33fd      	adds	r3, #253	; 0xfd
   10c24:	781b      	ldrb	r3, [r3, #0]
   10c26:	42ab      	cmp	r3, r5
   10c28:	d108      	bne.n	10c3c <TransmissionErrorCallback+0x6c>
   10c2a:	0021      	movs	r1, r4
   10c2c:	220e      	movs	r2, #14
   10c2e:	3184      	adds	r1, #132	; 0x84
   10c30:	780b      	ldrb	r3, [r1, #0]
   10c32:	4393      	bics	r3, r2
   10c34:	001a      	movs	r2, r3
   10c36:	230c      	movs	r3, #12
   10c38:	4313      	orrs	r3, r2
   10c3a:	700b      	strb	r3, [r1, #0]
   10c3c:	2200      	movs	r2, #0
   10c3e:	4b0d      	ldr	r3, [pc, #52]	; (10c74 <TransmissionErrorCallback+0xa4>)
   10c40:	490d      	ldr	r1, [pc, #52]	; (10c78 <TransmissionErrorCallback+0xa8>)
   10c42:	5ce3      	ldrb	r3, [r4, r3]
   10c44:	34fc      	adds	r4, #252	; 0xfc
   10c46:	4359      	muls	r1, r3
   10c48:	4b0c      	ldr	r3, [pc, #48]	; (10c7c <TransmissionErrorCallback+0xac>)
   10c4a:	7820      	ldrb	r0, [r4, #0]
   10c4c:	18c9      	adds	r1, r1, r3
   10c4e:	9200      	str	r2, [sp, #0]
   10c50:	4b0b      	ldr	r3, [pc, #44]	; (10c80 <TransmissionErrorCallback+0xb0>)
   10c52:	4c0c      	ldr	r4, [pc, #48]	; (10c84 <TransmissionErrorCallback+0xb4>)
   10c54:	47a0      	blx	r4
   10c56:	b00b      	add	sp, #44	; 0x2c
   10c58:	bd30      	pop	{r4, r5, pc}
   10c5a:	46c0      	nop			; (mov r8, r8)
   10c5c:	20003170 	.word	0x20003170
   10c60:	0000cbad 	.word	0x0000cbad
   10c64:	0000f5a1 	.word	0x0000f5a1
   10c68:	00010a09 	.word	0x00010a09
   10c6c:	200033c8 	.word	0x200033c8
   10c70:	0000ecc5 	.word	0x0000ecc5
   10c74:	0000022b 	.word	0x0000022b
   10c78:	fffffc18 	.word	0xfffffc18
   10c7c:	001e8480 	.word	0x001e8480
   10c80:	00010bd1 	.word	0x00010bd1
   10c84:	0000d0f5 	.word	0x0000d0f5

00010c88 <UnconfirmedTransmissionCallback>:
   10c88:	b5f0      	push	{r4, r5, r6, r7, lr}
   10c8a:	4c3a      	ldr	r4, [pc, #232]	; (10d74 <UnconfirmedTransmissionCallback+0xec>)
   10c8c:	b08b      	sub	sp, #44	; 0x2c
   10c8e:	0023      	movs	r3, r4
   10c90:	33ce      	adds	r3, #206	; 0xce
   10c92:	881b      	ldrh	r3, [r3, #0]
   10c94:	af05      	add	r7, sp, #20
   10c96:	703b      	strb	r3, [r7, #0]
   10c98:	4b37      	ldr	r3, [pc, #220]	; (10d78 <UnconfirmedTransmissionCallback+0xf0>)
   10c9a:	a903      	add	r1, sp, #12
   10c9c:	9306      	str	r3, [sp, #24]
   10c9e:	2301      	movs	r3, #1
   10ca0:	700b      	strb	r3, [r1, #0]
   10ca2:	0023      	movs	r3, r4
   10ca4:	0026      	movs	r6, r4
   10ca6:	33e9      	adds	r3, #233	; 0xe9
   10ca8:	781b      	ldrb	r3, [r3, #0]
   10caa:	36e7      	adds	r6, #231	; 0xe7
   10cac:	704b      	strb	r3, [r1, #1]
   10cae:	7833      	ldrb	r3, [r6, #0]
   10cb0:	aa07      	add	r2, sp, #28
   10cb2:	202e      	movs	r0, #46	; 0x2e
   10cb4:	4d31      	ldr	r5, [pc, #196]	; (10d7c <UnconfirmedTransmissionCallback+0xf4>)
   10cb6:	708b      	strb	r3, [r1, #2]
   10cb8:	47a8      	blx	r5
   10cba:	2808      	cmp	r0, #8
   10cbc:	d12b      	bne.n	10d16 <UnconfirmedTransmissionCallback+0x8e>
   10cbe:	2301      	movs	r3, #1
   10cc0:	a804      	add	r0, sp, #16
   10cc2:	7003      	strb	r3, [r0, #0]
   10cc4:	4b2e      	ldr	r3, [pc, #184]	; (10d80 <UnconfirmedTransmissionCallback+0xf8>)
   10cc6:	4798      	blx	r3
   10cc8:	9807      	ldr	r0, [sp, #28]
   10cca:	4b2e      	ldr	r3, [pc, #184]	; (10d84 <UnconfirmedTransmissionCallback+0xfc>)
   10ccc:	9908      	ldr	r1, [sp, #32]
   10cce:	9a09      	ldr	r2, [sp, #36]	; 0x24
   10cd0:	4798      	blx	r3
   10cd2:	0038      	movs	r0, r7
   10cd4:	4b2c      	ldr	r3, [pc, #176]	; (10d88 <UnconfirmedTransmissionCallback+0x100>)
   10cd6:	4798      	blx	r3
   10cd8:	2800      	cmp	r0, #0
   10cda:	d01a      	beq.n	10d12 <UnconfirmedTransmissionCallback+0x8a>
   10cdc:	0023      	movs	r3, r4
   10cde:	33fd      	adds	r3, #253	; 0xfd
   10ce0:	781b      	ldrb	r3, [r3, #0]
   10ce2:	2b01      	cmp	r3, #1
   10ce4:	d108      	bne.n	10cf8 <UnconfirmedTransmissionCallback+0x70>
   10ce6:	0021      	movs	r1, r4
   10ce8:	220e      	movs	r2, #14
   10cea:	3184      	adds	r1, #132	; 0x84
   10cec:	780b      	ldrb	r3, [r1, #0]
   10cee:	4393      	bics	r3, r2
   10cf0:	001a      	movs	r2, r3
   10cf2:	230c      	movs	r3, #12
   10cf4:	4313      	orrs	r3, r2
   10cf6:	700b      	strb	r3, [r1, #0]
   10cf8:	2200      	movs	r2, #0
   10cfa:	4b24      	ldr	r3, [pc, #144]	; (10d8c <UnconfirmedTransmissionCallback+0x104>)
   10cfc:	4924      	ldr	r1, [pc, #144]	; (10d90 <UnconfirmedTransmissionCallback+0x108>)
   10cfe:	5ce3      	ldrb	r3, [r4, r3]
   10d00:	34fc      	adds	r4, #252	; 0xfc
   10d02:	4359      	muls	r1, r3
   10d04:	4b23      	ldr	r3, [pc, #140]	; (10d94 <UnconfirmedTransmissionCallback+0x10c>)
   10d06:	7820      	ldrb	r0, [r4, #0]
   10d08:	18c9      	adds	r1, r1, r3
   10d0a:	4b23      	ldr	r3, [pc, #140]	; (10d98 <UnconfirmedTransmissionCallback+0x110>)
   10d0c:	9200      	str	r2, [sp, #0]
   10d0e:	4c23      	ldr	r4, [pc, #140]	; (10d9c <UnconfirmedTransmissionCallback+0x114>)
   10d10:	47a0      	blx	r4
   10d12:	b00b      	add	sp, #44	; 0x2c
   10d14:	bdf0      	pop	{r4, r5, r6, r7, pc}
   10d16:	4b22      	ldr	r3, [pc, #136]	; (10da0 <UnconfirmedTransmissionCallback+0x118>)
   10d18:	4798      	blx	r3
   10d1a:	4b22      	ldr	r3, [pc, #136]	; (10da4 <UnconfirmedTransmissionCallback+0x11c>)
   10d1c:	4922      	ldr	r1, [pc, #136]	; (10da8 <UnconfirmedTransmissionCallback+0x120>)
   10d1e:	4798      	blx	r3
   10d20:	23fa      	movs	r3, #250	; 0xfa
   10d22:	009b      	lsls	r3, r3, #2
   10d24:	18c9      	adds	r1, r1, r3
   10d26:	0023      	movs	r3, r4
   10d28:	9104      	str	r1, [sp, #16]
   10d2a:	33ff      	adds	r3, #255	; 0xff
   10d2c:	7f5b      	ldrb	r3, [r3, #29]
   10d2e:	079a      	lsls	r2, r3, #30
   10d30:	d515      	bpl.n	10d5e <UnconfirmedTransmissionCallback+0xd6>
   10d32:	aa04      	add	r2, sp, #16
   10d34:	0031      	movs	r1, r6
   10d36:	2026      	movs	r0, #38	; 0x26
   10d38:	47a8      	blx	r5
   10d3a:	9b04      	ldr	r3, [sp, #16]
   10d3c:	1c5a      	adds	r2, r3, #1
   10d3e:	d001      	beq.n	10d44 <UnconfirmedTransmissionCallback+0xbc>
   10d40:	3314      	adds	r3, #20
   10d42:	9304      	str	r3, [sp, #16]
   10d44:	4b11      	ldr	r3, [pc, #68]	; (10d8c <UnconfirmedTransmissionCallback+0x104>)
   10d46:	9a04      	ldr	r2, [sp, #16]
   10d48:	5ce3      	ldrb	r3, [r4, r3]
   10d4a:	21fa      	movs	r1, #250	; 0xfa
   10d4c:	1ad3      	subs	r3, r2, r3
   10d4e:	2200      	movs	r2, #0
   10d50:	0089      	lsls	r1, r1, #2
   10d52:	34f2      	adds	r4, #242	; 0xf2
   10d54:	4359      	muls	r1, r3
   10d56:	7820      	ldrb	r0, [r4, #0]
   10d58:	4b14      	ldr	r3, [pc, #80]	; (10dac <UnconfirmedTransmissionCallback+0x124>)
   10d5a:	9200      	str	r2, [sp, #0]
   10d5c:	e7d7      	b.n	10d0e <UnconfirmedTransmissionCallback+0x86>
   10d5e:	075b      	lsls	r3, r3, #29
   10d60:	d5f0      	bpl.n	10d44 <UnconfirmedTransmissionCallback+0xbc>
   10d62:	aa04      	add	r2, sp, #16
   10d64:	0031      	movs	r1, r6
   10d66:	2032      	movs	r0, #50	; 0x32
   10d68:	47a8      	blx	r5
   10d6a:	9b04      	ldr	r3, [sp, #16]
   10d6c:	1c5a      	adds	r2, r3, #1
   10d6e:	d0e9      	beq.n	10d44 <UnconfirmedTransmissionCallback+0xbc>
   10d70:	3301      	adds	r3, #1
   10d72:	e7e6      	b.n	10d42 <UnconfirmedTransmissionCallback+0xba>
   10d74:	20003170 	.word	0x20003170
   10d78:	200033c8 	.word	0x200033c8
   10d7c:	0000cbad 	.word	0x0000cbad
   10d80:	0000f5a1 	.word	0x0000f5a1
   10d84:	00010a09 	.word	0x00010a09
   10d88:	0000ecc5 	.word	0x0000ecc5
   10d8c:	0000022b 	.word	0x0000022b
   10d90:	fffffc18 	.word	0xfffffc18
   10d94:	001e8480 	.word	0x001e8480
   10d98:	00010bd1 	.word	0x00010bd1
   10d9c:	0000d0f5 	.word	0x0000d0f5
   10da0:	00016f6d 	.word	0x00016f6d
   10da4:	000138a5 	.word	0x000138a5
   10da8:	000007d1 	.word	0x000007d1
   10dac:	00010c89 	.word	0x00010c89

00010db0 <EncryptFRMPayload>:
   10db0:	b5f0      	push	{r4, r5, r6, r7, lr}
   10db2:	0007      	movs	r7, r0
   10db4:	2401      	movs	r4, #1
   10db6:	b089      	sub	sp, #36	; 0x24
   10db8:	9306      	str	r3, [sp, #24]
   10dba:	ab10      	add	r3, sp, #64	; 0x40
   10dbc:	881d      	ldrh	r5, [r3, #0]
   10dbe:	090b      	lsrs	r3, r1, #4
   10dc0:	9104      	str	r1, [sp, #16]
   10dc2:	9205      	str	r2, [sp, #20]
   10dc4:	9303      	str	r3, [sp, #12]
   10dc6:	9b03      	ldr	r3, [sp, #12]
   10dc8:	429c      	cmp	r4, r3
   10dca:	d907      	bls.n	10ddc <EncryptFRMPayload+0x2c>
   10dcc:	260f      	movs	r6, #15
   10dce:	9b04      	ldr	r3, [sp, #16]
   10dd0:	4033      	ands	r3, r6
   10dd2:	1e1e      	subs	r6, r3, #0
   10dd4:	d126      	bne.n	10e24 <EncryptFRMPayload+0x74>
   10dd6:	2000      	movs	r0, #0
   10dd8:	b009      	add	sp, #36	; 0x24
   10dda:	bdf0      	pop	{r4, r5, r6, r7, pc}
   10ddc:	9b12      	ldr	r3, [sp, #72]	; 0x48
   10dde:	0022      	movs	r2, r4
   10de0:	9300      	str	r3, [sp, #0]
   10de2:	9906      	ldr	r1, [sp, #24]
   10de4:	2301      	movs	r3, #1
   10de6:	9805      	ldr	r0, [sp, #20]
   10de8:	4e1e      	ldr	r6, [pc, #120]	; (10e64 <EncryptFRMPayload+0xb4>)
   10dea:	47b0      	blx	r6
   10dec:	4e1e      	ldr	r6, [pc, #120]	; (10e68 <EncryptFRMPayload+0xb8>)
   10dee:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   10df0:	2101      	movs	r1, #1
   10df2:	0030      	movs	r0, r6
   10df4:	4b1d      	ldr	r3, [pc, #116]	; (10e6c <EncryptFRMPayload+0xbc>)
   10df6:	4798      	blx	r3
   10df8:	2800      	cmp	r0, #0
   10dfa:	d1ed      	bne.n	10dd8 <EncryptFRMPayload+0x28>
   10dfc:	1e63      	subs	r3, r4, #1
   10dfe:	011b      	lsls	r3, r3, #4
   10e00:	18fb      	adds	r3, r7, r3
   10e02:	9307      	str	r3, [sp, #28]
   10e04:	9b07      	ldr	r3, [sp, #28]
   10e06:	182a      	adds	r2, r5, r0
   10e08:	5c19      	ldrb	r1, [r3, r0]
   10e0a:	5d83      	ldrb	r3, [r0, r6]
   10e0c:	b292      	uxth	r2, r2
   10e0e:	4059      	eors	r1, r3
   10e10:	9b11      	ldr	r3, [sp, #68]	; 0x44
   10e12:	3001      	adds	r0, #1
   10e14:	5499      	strb	r1, [r3, r2]
   10e16:	2810      	cmp	r0, #16
   10e18:	d1f4      	bne.n	10e04 <EncryptFRMPayload+0x54>
   10e1a:	3510      	adds	r5, #16
   10e1c:	3401      	adds	r4, #1
   10e1e:	b2ad      	uxth	r5, r5
   10e20:	b2e4      	uxtb	r4, r4
   10e22:	e7d0      	b.n	10dc6 <EncryptFRMPayload+0x16>
   10e24:	9b12      	ldr	r3, [sp, #72]	; 0x48
   10e26:	0022      	movs	r2, r4
   10e28:	9300      	str	r3, [sp, #0]
   10e2a:	9906      	ldr	r1, [sp, #24]
   10e2c:	2301      	movs	r3, #1
   10e2e:	9805      	ldr	r0, [sp, #20]
   10e30:	4c0c      	ldr	r4, [pc, #48]	; (10e64 <EncryptFRMPayload+0xb4>)
   10e32:	47a0      	blx	r4
   10e34:	4c0c      	ldr	r4, [pc, #48]	; (10e68 <EncryptFRMPayload+0xb8>)
   10e36:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   10e38:	2101      	movs	r1, #1
   10e3a:	0020      	movs	r0, r4
   10e3c:	4b0b      	ldr	r3, [pc, #44]	; (10e6c <EncryptFRMPayload+0xbc>)
   10e3e:	4798      	blx	r3
   10e40:	2800      	cmp	r0, #0
   10e42:	d1c9      	bne.n	10dd8 <EncryptFRMPayload+0x28>
   10e44:	9b03      	ldr	r3, [sp, #12]
   10e46:	011b      	lsls	r3, r3, #4
   10e48:	18fb      	adds	r3, r7, r3
   10e4a:	5d07      	ldrb	r7, [r0, r4]
   10e4c:	5c19      	ldrb	r1, [r3, r0]
   10e4e:	182a      	adds	r2, r5, r0
   10e50:	4079      	eors	r1, r7
   10e52:	9f11      	ldr	r7, [sp, #68]	; 0x44
   10e54:	b292      	uxth	r2, r2
   10e56:	3001      	adds	r0, #1
   10e58:	54b9      	strb	r1, [r7, r2]
   10e5a:	b2c2      	uxtb	r2, r0
   10e5c:	4296      	cmp	r6, r2
   10e5e:	d8f4      	bhi.n	10e4a <EncryptFRMPayload+0x9a>
   10e60:	e7b9      	b.n	10dd6 <EncryptFRMPayload+0x26>
   10e62:	46c0      	nop			; (mov r8, r8)
   10e64:	0000ffc9 	.word	0x0000ffc9
   10e68:	20001eb5 	.word	0x20001eb5
   10e6c:	00007221 	.word	0x00007221

00010e70 <UpdateTransactionCompleteCbParams>:
   10e70:	2388      	movs	r3, #136	; 0x88
   10e72:	2201      	movs	r2, #1
   10e74:	b570      	push	{r4, r5, r6, lr}
   10e76:	0001      	movs	r1, r0
   10e78:	4c13      	ldr	r4, [pc, #76]	; (10ec8 <UpdateTransactionCompleteCbParams+0x58>)
   10e7a:	4814      	ldr	r0, [pc, #80]	; (10ecc <UpdateTransactionCompleteCbParams+0x5c>)
   10e7c:	009b      	lsls	r3, r3, #2
   10e7e:	54e2      	strb	r2, [r4, r3]
   10e80:	7842      	ldrb	r2, [r0, #1]
   10e82:	7803      	ldrb	r3, [r0, #0]
   10e84:	0212      	lsls	r2, r2, #8
   10e86:	431a      	orrs	r2, r3
   10e88:	7883      	ldrb	r3, [r0, #2]
   10e8a:	041b      	lsls	r3, r3, #16
   10e8c:	431a      	orrs	r2, r3
   10e8e:	78c3      	ldrb	r3, [r0, #3]
   10e90:	061b      	lsls	r3, r3, #24
   10e92:	4313      	orrs	r3, r2
   10e94:	d00e      	beq.n	10eb4 <UpdateTransactionCompleteCbParams+0x44>
   10e96:	0022      	movs	r2, r4
   10e98:	2504      	movs	r5, #4
   10e9a:	32fc      	adds	r2, #252	; 0xfc
   10e9c:	6890      	ldr	r0, [r2, #8]
   10e9e:	4228      	tst	r0, r5
   10ea0:	d008      	beq.n	10eb4 <UpdateTransactionCompleteCbParams+0x44>
   10ea2:	68d0      	ldr	r0, [r2, #12]
   10ea4:	2800      	cmp	r0, #0
   10ea6:	d005      	beq.n	10eb4 <UpdateTransactionCompleteCbParams+0x44>
   10ea8:	0022      	movs	r2, r4
   10eaa:	32ff      	adds	r2, #255	; 0xff
   10eac:	7451      	strb	r1, [r2, #17]
   10eae:	7355      	strb	r5, [r2, #13]
   10eb0:	4907      	ldr	r1, [pc, #28]	; (10ed0 <UpdateTransactionCompleteCbParams+0x60>)
   10eb2:	4798      	blx	r3
   10eb4:	2388      	movs	r3, #136	; 0x88
   10eb6:	009b      	lsls	r3, r3, #2
   10eb8:	5ce3      	ldrb	r3, [r4, r3]
   10eba:	2b00      	cmp	r3, #0
   10ebc:	d002      	beq.n	10ec4 <UpdateTransactionCompleteCbParams+0x54>
   10ebe:	2300      	movs	r3, #0
   10ec0:	34fc      	adds	r4, #252	; 0xfc
   10ec2:	60e3      	str	r3, [r4, #12]
   10ec4:	bd70      	pop	{r4, r5, r6, pc}
   10ec6:	46c0      	nop			; (mov r8, r8)
   10ec8:	20003170 	.word	0x20003170
   10ecc:	200034cc 	.word	0x200034cc
   10ed0:	2000327c 	.word	0x2000327c

00010ed4 <UpdateRxDataAvailableCbParams>:
   10ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   10ed6:	4e0f      	ldr	r6, [pc, #60]	; (10f14 <UpdateRxDataAvailableCbParams+0x40>)
   10ed8:	469c      	mov	ip, r3
   10eda:	7875      	ldrb	r5, [r6, #1]
   10edc:	7834      	ldrb	r4, [r6, #0]
   10ede:	022d      	lsls	r5, r5, #8
   10ee0:	4325      	orrs	r5, r4
   10ee2:	78b4      	ldrb	r4, [r6, #2]
   10ee4:	0424      	lsls	r4, r4, #16
   10ee6:	4325      	orrs	r5, r4
   10ee8:	78f4      	ldrb	r4, [r6, #3]
   10eea:	0624      	lsls	r4, r4, #24
   10eec:	432c      	orrs	r4, r5
   10eee:	d010      	beq.n	10f12 <UpdateRxDataAvailableCbParams+0x3e>
   10ef0:	4d09      	ldr	r5, [pc, #36]	; (10f18 <UpdateRxDataAvailableCbParams+0x44>)
   10ef2:	2702      	movs	r7, #2
   10ef4:	002e      	movs	r6, r5
   10ef6:	36fc      	adds	r6, #252	; 0xfc
   10ef8:	68b3      	ldr	r3, [r6, #8]
   10efa:	423b      	tst	r3, r7
   10efc:	d009      	beq.n	10f12 <UpdateRxDataAvailableCbParams+0x3e>
   10efe:	4663      	mov	r3, ip
   10f00:	35ff      	adds	r5, #255	; 0xff
   10f02:	6170      	str	r0, [r6, #20]
   10f04:	61b1      	str	r1, [r6, #24]
   10f06:	736f      	strb	r7, [r5, #13]
   10f08:	766a      	strb	r2, [r5, #25]
   10f0a:	76ab      	strb	r3, [r5, #26]
   10f0c:	4903      	ldr	r1, [pc, #12]	; (10f1c <UpdateRxDataAvailableCbParams+0x48>)
   10f0e:	68f0      	ldr	r0, [r6, #12]
   10f10:	47a0      	blx	r4
   10f12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   10f14:	200034cc 	.word	0x200034cc
   10f18:	20003170 	.word	0x20003170
   10f1c:	2000327c 	.word	0x2000327c

00010f20 <LorawanNotifyAppOnRxdone>:
   10f20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   10f22:	4c25      	ldr	r4, [pc, #148]	; (10fb8 <LorawanNotifyAppOnRxdone+0x98>)
   10f24:	0007      	movs	r7, r0
   10f26:	0023      	movs	r3, r4
   10f28:	33fd      	adds	r3, #253	; 0xfd
   10f2a:	781b      	ldrb	r3, [r3, #0]
   10f2c:	000d      	movs	r5, r1
   10f2e:	0016      	movs	r6, r2
   10f30:	2b01      	cmp	r3, #1
   10f32:	d136      	bne.n	10fa2 <LorawanNotifyAppOnRxdone+0x82>
   10f34:	0022      	movs	r2, r4
   10f36:	210e      	movs	r1, #14
   10f38:	3284      	adds	r2, #132	; 0x84
   10f3a:	7813      	ldrb	r3, [r2, #0]
   10f3c:	438b      	bics	r3, r1
   10f3e:	7013      	strb	r3, [r2, #0]
   10f40:	491e      	ldr	r1, [pc, #120]	; (10fbc <LorawanNotifyAppOnRxdone+0x9c>)
   10f42:	784a      	ldrb	r2, [r1, #1]
   10f44:	780b      	ldrb	r3, [r1, #0]
   10f46:	0212      	lsls	r2, r2, #8
   10f48:	431a      	orrs	r2, r3
   10f4a:	788b      	ldrb	r3, [r1, #2]
   10f4c:	041b      	lsls	r3, r3, #16
   10f4e:	431a      	orrs	r2, r3
   10f50:	78cb      	ldrb	r3, [r1, #3]
   10f52:	061b      	lsls	r3, r3, #24
   10f54:	4313      	orrs	r3, r2
   10f56:	d023      	beq.n	10fa0 <LorawanNotifyAppOnRxdone+0x80>
   10f58:	0022      	movs	r2, r4
   10f5a:	2120      	movs	r1, #32
   10f5c:	3294      	adds	r2, #148	; 0x94
   10f5e:	7813      	ldrb	r3, [r2, #0]
   10f60:	438b      	bics	r3, r1
   10f62:	7013      	strb	r3, [r2, #0]
   10f64:	0023      	movs	r3, r4
   10f66:	33fd      	adds	r3, #253	; 0xfd
   10f68:	781b      	ldrb	r3, [r3, #0]
   10f6a:	7878      	ldrb	r0, [r7, #1]
   10f6c:	469c      	mov	ip, r3
   10f6e:	78fa      	ldrb	r2, [r7, #3]
   10f70:	78b9      	ldrb	r1, [r7, #2]
   10f72:	793b      	ldrb	r3, [r7, #4]
   10f74:	4667      	mov	r7, ip
   10f76:	0209      	lsls	r1, r1, #8
   10f78:	4301      	orrs	r1, r0
   10f7a:	0410      	lsls	r0, r2, #16
   10f7c:	4308      	orrs	r0, r1
   10f7e:	061b      	lsls	r3, r3, #24
   10f80:	4318      	orrs	r0, r3
   10f82:	0032      	movs	r2, r6
   10f84:	2308      	movs	r3, #8
   10f86:	0029      	movs	r1, r5
   10f88:	2f04      	cmp	r7, #4
   10f8a:	d112      	bne.n	10fb2 <LorawanNotifyAppOnRxdone+0x92>
   10f8c:	4d0c      	ldr	r5, [pc, #48]	; (10fc0 <LorawanNotifyAppOnRxdone+0xa0>)
   10f8e:	47a8      	blx	r5
   10f90:	2388      	movs	r3, #136	; 0x88
   10f92:	009b      	lsls	r3, r3, #2
   10f94:	5ce3      	ldrb	r3, [r4, r3]
   10f96:	2b00      	cmp	r3, #0
   10f98:	d102      	bne.n	10fa0 <LorawanNotifyAppOnRxdone+0x80>
   10f9a:	2008      	movs	r0, #8
   10f9c:	4b09      	ldr	r3, [pc, #36]	; (10fc4 <LorawanNotifyAppOnRxdone+0xa4>)
   10f9e:	4798      	blx	r3
   10fa0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   10fa2:	2b04      	cmp	r3, #4
   10fa4:	d1cc      	bne.n	10f40 <LorawanNotifyAppOnRxdone+0x20>
   10fa6:	0023      	movs	r3, r4
   10fa8:	33f1      	adds	r3, #241	; 0xf1
   10faa:	7818      	ldrb	r0, [r3, #0]
   10fac:	4b06      	ldr	r3, [pc, #24]	; (10fc8 <LorawanNotifyAppOnRxdone+0xa8>)
   10fae:	4798      	blx	r3
   10fb0:	e7c6      	b.n	10f40 <LorawanNotifyAppOnRxdone+0x20>
   10fb2:	4d06      	ldr	r5, [pc, #24]	; (10fcc <LorawanNotifyAppOnRxdone+0xac>)
   10fb4:	47a8      	blx	r5
   10fb6:	e7eb      	b.n	10f90 <LorawanNotifyAppOnRxdone+0x70>
   10fb8:	20003170 	.word	0x20003170
   10fbc:	200034cc 	.word	0x200034cc
   10fc0:	00012e79 	.word	0x00012e79
   10fc4:	00010e71 	.word	0x00010e71
   10fc8:	0000d40d 	.word	0x0000d40d
   10fcc:	00010ed5 	.word	0x00010ed5

00010fd0 <LorawanSetReceiveWindow2Parameters>:
   10fd0:	b537      	push	{r0, r1, r2, r4, r5, lr}
   10fd2:	466b      	mov	r3, sp
   10fd4:	1cdd      	adds	r5, r3, #3
   10fd6:	9001      	str	r0, [sp, #4]
   10fd8:	7029      	strb	r1, [r5, #0]
   10fda:	2001      	movs	r0, #1
   10fdc:	a901      	add	r1, sp, #4
   10fde:	4c09      	ldr	r4, [pc, #36]	; (11004 <LorawanSetReceiveWindow2Parameters+0x34>)
   10fe0:	47a0      	blx	r4
   10fe2:	2808      	cmp	r0, #8
   10fe4:	d002      	beq.n	10fec <LorawanSetReceiveWindow2Parameters+0x1c>
   10fe6:	240a      	movs	r4, #10
   10fe8:	0020      	movs	r0, r4
   10fea:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
   10fec:	0029      	movs	r1, r5
   10fee:	200f      	movs	r0, #15
   10ff0:	47a0      	blx	r4
   10ff2:	0004      	movs	r4, r0
   10ff4:	2808      	cmp	r0, #8
   10ff6:	d1f6      	bne.n	10fe6 <LorawanSetReceiveWindow2Parameters+0x16>
   10ff8:	7829      	ldrb	r1, [r5, #0]
   10ffa:	9801      	ldr	r0, [sp, #4]
   10ffc:	4b02      	ldr	r3, [pc, #8]	; (11008 <LorawanSetReceiveWindow2Parameters+0x38>)
   10ffe:	4798      	blx	r3
   11000:	e7f2      	b.n	10fe8 <LorawanSetReceiveWindow2Parameters+0x18>
   11002:	46c0      	nop			; (mov r8, r8)
   11004:	0000cbc9 	.word	0x0000cbc9
   11008:	00010435 	.word	0x00010435

0001100c <LorawanSetReceiveWindowCParameters>:
   1100c:	b537      	push	{r0, r1, r2, r4, r5, lr}
   1100e:	466b      	mov	r3, sp
   11010:	1cdc      	adds	r4, r3, #3
   11012:	9001      	str	r0, [sp, #4]
   11014:	7021      	strb	r1, [r4, #0]
   11016:	2001      	movs	r0, #1
   11018:	a901      	add	r1, sp, #4
   1101a:	4d0d      	ldr	r5, [pc, #52]	; (11050 <LorawanSetReceiveWindowCParameters+0x44>)
   1101c:	47a8      	blx	r5
   1101e:	2808      	cmp	r0, #8
   11020:	d001      	beq.n	11026 <LorawanSetReceiveWindowCParameters+0x1a>
   11022:	200a      	movs	r0, #10
   11024:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
   11026:	0021      	movs	r1, r4
   11028:	200f      	movs	r0, #15
   1102a:	47a8      	blx	r5
   1102c:	2808      	cmp	r0, #8
   1102e:	d1f8      	bne.n	11022 <LorawanSetReceiveWindowCParameters+0x16>
   11030:	4b08      	ldr	r3, [pc, #32]	; (11054 <LorawanSetReceiveWindowCParameters+0x48>)
   11032:	9a01      	ldr	r2, [sp, #4]
   11034:	0019      	movs	r1, r3
   11036:	7824      	ldrb	r4, [r4, #0]
   11038:	3173      	adds	r1, #115	; 0x73
   1103a:	336f      	adds	r3, #111	; 0x6f
   1103c:	700c      	strb	r4, [r1, #0]
   1103e:	0a11      	lsrs	r1, r2, #8
   11040:	701a      	strb	r2, [r3, #0]
   11042:	7059      	strb	r1, [r3, #1]
   11044:	0c11      	lsrs	r1, r2, #16
   11046:	0e12      	lsrs	r2, r2, #24
   11048:	7099      	strb	r1, [r3, #2]
   1104a:	70da      	strb	r2, [r3, #3]
   1104c:	e7ea      	b.n	11024 <LorawanSetReceiveWindowCParameters+0x18>
   1104e:	46c0      	nop			; (mov r8, r8)
   11050:	0000cbc9 	.word	0x0000cbc9
   11054:	20003170 	.word	0x20003170

00011058 <LorawanSetFrequency>:
   11058:	b507      	push	{r0, r1, r2, lr}
   1105a:	466b      	mov	r3, sp
   1105c:	9100      	str	r1, [sp, #0]
   1105e:	7118      	strb	r0, [r3, #4]
   11060:	4669      	mov	r1, sp
   11062:	2000      	movs	r0, #0
   11064:	4b01      	ldr	r3, [pc, #4]	; (1106c <LorawanSetFrequency+0x14>)
   11066:	4798      	blx	r3
   11068:	bd0e      	pop	{r1, r2, r3, pc}
   1106a:	46c0      	nop			; (mov r8, r8)
   1106c:	0000cbe5 	.word	0x0000cbe5

00011070 <LorawanCheckAndDoRetryOnTimeout>:
   11070:	b513      	push	{r0, r1, r4, lr}
   11072:	4c33      	ldr	r4, [pc, #204]	; (11140 <LorawanCheckAndDoRetryOnTimeout+0xd0>)
   11074:	0023      	movs	r3, r4
   11076:	3394      	adds	r3, #148	; 0x94
   11078:	781b      	ldrb	r3, [r3, #0]
   1107a:	0022      	movs	r2, r4
   1107c:	07db      	lsls	r3, r3, #31
   1107e:	d54b      	bpl.n	11118 <LorawanCheckAndDoRetryOnTimeout+0xa8>
   11080:	0023      	movs	r3, r4
   11082:	32e4      	adds	r2, #228	; 0xe4
   11084:	33e2      	adds	r3, #226	; 0xe2
   11086:	7812      	ldrb	r2, [r2, #0]
   11088:	781b      	ldrb	r3, [r3, #0]
   1108a:	429a      	cmp	r2, r3
   1108c:	d836      	bhi.n	110fc <LorawanCheckAndDoRetryOnTimeout+0x8c>
   1108e:	4b2d      	ldr	r3, [pc, #180]	; (11144 <LorawanCheckAndDoRetryOnTimeout+0xd4>)
   11090:	5ce3      	ldrb	r3, [r4, r3]
   11092:	2b00      	cmp	r3, #0
   11094:	d032      	beq.n	110fc <LorawanCheckAndDoRetryOnTimeout+0x8c>
   11096:	0023      	movs	r3, r4
   11098:	33fd      	adds	r3, #253	; 0xfd
   1109a:	781b      	ldrb	r3, [r3, #0]
   1109c:	2b01      	cmp	r3, #1
   1109e:	d119      	bne.n	110d4 <LorawanCheckAndDoRetryOnTimeout+0x64>
   110a0:	0021      	movs	r1, r4
   110a2:	220e      	movs	r2, #14
   110a4:	3184      	adds	r1, #132	; 0x84
   110a6:	780b      	ldrb	r3, [r1, #0]
   110a8:	4393      	bics	r3, r2
   110aa:	001a      	movs	r2, r3
   110ac:	230c      	movs	r3, #12
   110ae:	4313      	orrs	r3, r2
   110b0:	700b      	strb	r3, [r1, #0]
   110b2:	0023      	movs	r3, r4
   110b4:	33da      	adds	r3, #218	; 0xda
   110b6:	8819      	ldrh	r1, [r3, #0]
   110b8:	4b23      	ldr	r3, [pc, #140]	; (11148 <LorawanCheckAndDoRetryOnTimeout+0xd8>)
   110ba:	2200      	movs	r2, #0
   110bc:	5ce3      	ldrb	r3, [r4, r3]
   110be:	34f1      	adds	r4, #241	; 0xf1
   110c0:	1acb      	subs	r3, r1, r3
   110c2:	21fa      	movs	r1, #250	; 0xfa
   110c4:	0089      	lsls	r1, r1, #2
   110c6:	7820      	ldrb	r0, [r4, #0]
   110c8:	4359      	muls	r1, r3
   110ca:	9200      	str	r2, [sp, #0]
   110cc:	4b1f      	ldr	r3, [pc, #124]	; (1114c <LorawanCheckAndDoRetryOnTimeout+0xdc>)
   110ce:	4c20      	ldr	r4, [pc, #128]	; (11150 <LorawanCheckAndDoRetryOnTimeout+0xe0>)
   110d0:	47a0      	blx	r4
   110d2:	bd13      	pop	{r0, r1, r4, pc}
   110d4:	2b04      	cmp	r3, #4
   110d6:	d1fc      	bne.n	110d2 <LorawanCheckAndDoRetryOnTimeout+0x62>
   110d8:	4b1e      	ldr	r3, [pc, #120]	; (11154 <LorawanCheckAndDoRetryOnTimeout+0xe4>)
   110da:	4798      	blx	r3
   110dc:	34ce      	adds	r4, #206	; 0xce
   110de:	300d      	adds	r0, #13
   110e0:	8823      	ldrh	r3, [r4, #0]
   110e2:	b280      	uxth	r0, r0
   110e4:	4283      	cmp	r3, r0
   110e6:	d802      	bhi.n	110ee <LorawanCheckAndDoRetryOnTimeout+0x7e>
   110e8:	4b1b      	ldr	r3, [pc, #108]	; (11158 <LorawanCheckAndDoRetryOnTimeout+0xe8>)
   110ea:	4798      	blx	r3
   110ec:	e7f1      	b.n	110d2 <LorawanCheckAndDoRetryOnTimeout+0x62>
   110ee:	200e      	movs	r0, #14
   110f0:	4b1a      	ldr	r3, [pc, #104]	; (1115c <LorawanCheckAndDoRetryOnTimeout+0xec>)
   110f2:	4798      	blx	r3
   110f4:	4b1a      	ldr	r3, [pc, #104]	; (11160 <LorawanCheckAndDoRetryOnTimeout+0xf0>)
   110f6:	4798      	blx	r3
   110f8:	4b1a      	ldr	r3, [pc, #104]	; (11164 <LorawanCheckAndDoRetryOnTimeout+0xf4>)
   110fa:	e7f6      	b.n	110ea <LorawanCheckAndDoRetryOnTimeout+0x7a>
   110fc:	2012      	movs	r0, #18
   110fe:	4b17      	ldr	r3, [pc, #92]	; (1115c <LorawanCheckAndDoRetryOnTimeout+0xec>)
   11100:	4798      	blx	r3
   11102:	4b17      	ldr	r3, [pc, #92]	; (11160 <LorawanCheckAndDoRetryOnTimeout+0xf0>)
   11104:	4798      	blx	r3
   11106:	34fd      	adds	r4, #253	; 0xfd
   11108:	4b16      	ldr	r3, [pc, #88]	; (11164 <LorawanCheckAndDoRetryOnTimeout+0xf4>)
   1110a:	4798      	blx	r3
   1110c:	7823      	ldrb	r3, [r4, #0]
   1110e:	2b04      	cmp	r3, #4
   11110:	d1df      	bne.n	110d2 <LorawanCheckAndDoRetryOnTimeout+0x62>
   11112:	4b15      	ldr	r3, [pc, #84]	; (11168 <LorawanCheckAndDoRetryOnTimeout+0xf8>)
   11114:	4798      	blx	r3
   11116:	e7dc      	b.n	110d2 <LorawanCheckAndDoRetryOnTimeout+0x62>
   11118:	0023      	movs	r3, r4
   1111a:	32e3      	adds	r2, #227	; 0xe3
   1111c:	33e1      	adds	r3, #225	; 0xe1
   1111e:	7812      	ldrb	r2, [r2, #0]
   11120:	781b      	ldrb	r3, [r3, #0]
   11122:	429a      	cmp	r2, r3
   11124:	d803      	bhi.n	1112e <LorawanCheckAndDoRetryOnTimeout+0xbe>
   11126:	4b07      	ldr	r3, [pc, #28]	; (11144 <LorawanCheckAndDoRetryOnTimeout+0xd4>)
   11128:	5ce3      	ldrb	r3, [r4, r3]
   1112a:	2b00      	cmp	r3, #0
   1112c:	d1dc      	bne.n	110e8 <LorawanCheckAndDoRetryOnTimeout+0x78>
   1112e:	4b0f      	ldr	r3, [pc, #60]	; (1116c <LorawanCheckAndDoRetryOnTimeout+0xfc>)
   11130:	4798      	blx	r3
   11132:	4b0c      	ldr	r3, [pc, #48]	; (11164 <LorawanCheckAndDoRetryOnTimeout+0xf4>)
   11134:	4798      	blx	r3
   11136:	2008      	movs	r0, #8
   11138:	4b08      	ldr	r3, [pc, #32]	; (1115c <LorawanCheckAndDoRetryOnTimeout+0xec>)
   1113a:	4798      	blx	r3
   1113c:	e7c9      	b.n	110d2 <LorawanCheckAndDoRetryOnTimeout+0x62>
   1113e:	46c0      	nop			; (mov r8, r8)
   11140:	20003170 	.word	0x20003170
   11144:	0000022a 	.word	0x0000022a
   11148:	0000022b 	.word	0x0000022b
   1114c:	00011171 	.word	0x00011171
   11150:	0000d0f5 	.word	0x0000d0f5
   11154:	0000fc3d 	.word	0x0000fc3d
   11158:	00010a79 	.word	0x00010a79
   1115c:	00010e71 	.word	0x00010e71
   11160:	0001047d 	.word	0x0001047d
   11164:	0000fbb9 	.word	0x0000fbb9
   11168:	0000eca9 	.word	0x0000eca9
   1116c:	000104ad 	.word	0x000104ad

00011170 <AckRetransmissionCallback>:
   11170:	b510      	push	{r4, lr}
   11172:	4c1c      	ldr	r4, [pc, #112]	; (111e4 <AckRetransmissionCallback+0x74>)
   11174:	0023      	movs	r3, r4
   11176:	3384      	adds	r3, #132	; 0x84
   11178:	781b      	ldrb	r3, [r3, #0]
   1117a:	2b7f      	cmp	r3, #127	; 0x7f
   1117c:	d82d      	bhi.n	111da <AckRetransmissionCallback+0x6a>
   1117e:	0023      	movs	r3, r4
   11180:	33fd      	adds	r3, #253	; 0xfd
   11182:	781b      	ldrb	r3, [r3, #0]
   11184:	2b04      	cmp	r3, #4
   11186:	d102      	bne.n	1118e <AckRetransmissionCallback+0x1e>
   11188:	4b17      	ldr	r3, [pc, #92]	; (111e8 <AckRetransmissionCallback+0x78>)
   1118a:	4798      	blx	r3
   1118c:	e01e      	b.n	111cc <AckRetransmissionCallback+0x5c>
   1118e:	2b01      	cmp	r3, #1
   11190:	d11c      	bne.n	111cc <AckRetransmissionCallback+0x5c>
   11192:	0022      	movs	r2, r4
   11194:	0023      	movs	r3, r4
   11196:	32e4      	adds	r2, #228	; 0xe4
   11198:	33e2      	adds	r3, #226	; 0xe2
   1119a:	7812      	ldrb	r2, [r2, #0]
   1119c:	781b      	ldrb	r3, [r3, #0]
   1119e:	429a      	cmp	r2, r3
   111a0:	d815      	bhi.n	111ce <AckRetransmissionCallback+0x5e>
   111a2:	4b12      	ldr	r3, [pc, #72]	; (111ec <AckRetransmissionCallback+0x7c>)
   111a4:	5ce3      	ldrb	r3, [r4, r3]
   111a6:	2b00      	cmp	r3, #0
   111a8:	d011      	beq.n	111ce <AckRetransmissionCallback+0x5e>
   111aa:	4b11      	ldr	r3, [pc, #68]	; (111f0 <AckRetransmissionCallback+0x80>)
   111ac:	4798      	blx	r3
   111ae:	34ce      	adds	r4, #206	; 0xce
   111b0:	300d      	adds	r0, #13
   111b2:	8823      	ldrh	r3, [r4, #0]
   111b4:	b280      	uxth	r0, r0
   111b6:	4283      	cmp	r3, r0
   111b8:	d801      	bhi.n	111be <AckRetransmissionCallback+0x4e>
   111ba:	4b0e      	ldr	r3, [pc, #56]	; (111f4 <AckRetransmissionCallback+0x84>)
   111bc:	e7e5      	b.n	1118a <AckRetransmissionCallback+0x1a>
   111be:	4b0e      	ldr	r3, [pc, #56]	; (111f8 <AckRetransmissionCallback+0x88>)
   111c0:	4798      	blx	r3
   111c2:	4b0e      	ldr	r3, [pc, #56]	; (111fc <AckRetransmissionCallback+0x8c>)
   111c4:	4798      	blx	r3
   111c6:	200e      	movs	r0, #14
   111c8:	4b0d      	ldr	r3, [pc, #52]	; (11200 <AckRetransmissionCallback+0x90>)
   111ca:	4798      	blx	r3
   111cc:	bd10      	pop	{r4, pc}
   111ce:	4b0a      	ldr	r3, [pc, #40]	; (111f8 <AckRetransmissionCallback+0x88>)
   111d0:	4798      	blx	r3
   111d2:	4b0a      	ldr	r3, [pc, #40]	; (111fc <AckRetransmissionCallback+0x8c>)
   111d4:	4798      	blx	r3
   111d6:	2012      	movs	r0, #18
   111d8:	e7f6      	b.n	111c8 <AckRetransmissionCallback+0x58>
   111da:	4b07      	ldr	r3, [pc, #28]	; (111f8 <AckRetransmissionCallback+0x88>)
   111dc:	4798      	blx	r3
   111de:	4b07      	ldr	r3, [pc, #28]	; (111fc <AckRetransmissionCallback+0x8c>)
   111e0:	e7d3      	b.n	1118a <AckRetransmissionCallback+0x1a>
   111e2:	46c0      	nop			; (mov r8, r8)
   111e4:	20003170 	.word	0x20003170
   111e8:	00011071 	.word	0x00011071
   111ec:	0000022a 	.word	0x0000022a
   111f0:	0000fc3d 	.word	0x0000fc3d
   111f4:	00010a79 	.word	0x00010a79
   111f8:	0001047d 	.word	0x0001047d
   111fc:	0000fbb9 	.word	0x0000fbb9
   11200:	00010e71 	.word	0x00010e71

00011204 <LORAWAN_RxTimeout>:
   11204:	4b24      	ldr	r3, [pc, #144]	; (11298 <LORAWAN_RxTimeout+0x94>)
   11206:	b510      	push	{r4, lr}
   11208:	001a      	movs	r2, r3
   1120a:	3284      	adds	r2, #132	; 0x84
   1120c:	7812      	ldrb	r2, [r2, #0]
   1120e:	b251      	sxtb	r1, r2
   11210:	2900      	cmp	r1, #0
   11212:	db27      	blt.n	11264 <LORAWAN_RxTimeout+0x60>
   11214:	0019      	movs	r1, r3
   11216:	31fd      	adds	r1, #253	; 0xfd
   11218:	7809      	ldrb	r1, [r1, #0]
   1121a:	2904      	cmp	r1, #4
   1121c:	d108      	bne.n	11230 <LORAWAN_RxTimeout+0x2c>
   1121e:	3903      	subs	r1, #3
   11220:	420a      	tst	r2, r1
   11222:	d005      	beq.n	11230 <LORAWAN_RxTimeout+0x2c>
   11224:	2290      	movs	r2, #144	; 0x90
   11226:	0092      	lsls	r2, r2, #2
   11228:	5499      	strb	r1, [r3, r2]
   1122a:	4b1c      	ldr	r3, [pc, #112]	; (1129c <LORAWAN_RxTimeout+0x98>)
   1122c:	4798      	blx	r3
   1122e:	bd10      	pop	{r4, pc}
   11230:	210e      	movs	r1, #14
   11232:	0010      	movs	r0, r2
   11234:	4008      	ands	r0, r1
   11236:	2806      	cmp	r0, #6
   11238:	d107      	bne.n	1124a <LORAWAN_RxTimeout+0x46>
   1123a:	3384      	adds	r3, #132	; 0x84
   1123c:	781a      	ldrb	r2, [r3, #0]
   1123e:	438a      	bics	r2, r1
   11240:	0011      	movs	r1, r2
   11242:	2208      	movs	r2, #8
   11244:	430a      	orrs	r2, r1
   11246:	701a      	strb	r2, [r3, #0]
   11248:	e7f1      	b.n	1122e <LORAWAN_RxTimeout+0x2a>
   1124a:	2004      	movs	r0, #4
   1124c:	3394      	adds	r3, #148	; 0x94
   1124e:	781b      	ldrb	r3, [r3, #0]
   11250:	4203      	tst	r3, r0
   11252:	d002      	beq.n	1125a <LORAWAN_RxTimeout+0x56>
   11254:	4b12      	ldr	r3, [pc, #72]	; (112a0 <LORAWAN_RxTimeout+0x9c>)
   11256:	4798      	blx	r3
   11258:	e7e9      	b.n	1122e <LORAWAN_RxTimeout+0x2a>
   1125a:	07d3      	lsls	r3, r2, #31
   1125c:	d5e7      	bpl.n	1122e <LORAWAN_RxTimeout+0x2a>
   1125e:	4b11      	ldr	r3, [pc, #68]	; (112a4 <LORAWAN_RxTimeout+0xa0>)
   11260:	4798      	blx	r3
   11262:	e7e4      	b.n	1122e <LORAWAN_RxTimeout+0x2a>
   11264:	4810      	ldr	r0, [pc, #64]	; (112a8 <LORAWAN_RxTimeout+0xa4>)
   11266:	7841      	ldrb	r1, [r0, #1]
   11268:	7802      	ldrb	r2, [r0, #0]
   1126a:	0209      	lsls	r1, r1, #8
   1126c:	4311      	orrs	r1, r2
   1126e:	7882      	ldrb	r2, [r0, #2]
   11270:	0412      	lsls	r2, r2, #16
   11272:	4311      	orrs	r1, r2
   11274:	78c2      	ldrb	r2, [r0, #3]
   11276:	0612      	lsls	r2, r2, #24
   11278:	430a      	orrs	r2, r1
   1127a:	d0d8      	beq.n	1122e <LORAWAN_RxTimeout+0x2a>
   1127c:	2188      	movs	r1, #136	; 0x88
   1127e:	2001      	movs	r0, #1
   11280:	0089      	lsls	r1, r1, #2
   11282:	5458      	strb	r0, [r3, r1]
   11284:	0019      	movs	r1, r3
   11286:	2404      	movs	r4, #4
   11288:	31ff      	adds	r1, #255	; 0xff
   1128a:	33fc      	adds	r3, #252	; 0xfc
   1128c:	734c      	strb	r4, [r1, #13]
   1128e:	7448      	strb	r0, [r1, #17]
   11290:	4906      	ldr	r1, [pc, #24]	; (112ac <LORAWAN_RxTimeout+0xa8>)
   11292:	68d8      	ldr	r0, [r3, #12]
   11294:	4790      	blx	r2
   11296:	e7ca      	b.n	1122e <LORAWAN_RxTimeout+0x2a>
   11298:	20003170 	.word	0x20003170
   1129c:	00012e3d 	.word	0x00012e3d
   112a0:	000104d1 	.word	0x000104d1
   112a4:	00011071 	.word	0x00011071
   112a8:	200034cc 	.word	0x200034cc
   112ac:	2000327c 	.word	0x2000327c

000112b0 <LorawanConfigureRadioForRX2>:
   112b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   112b2:	466b      	mov	r3, sp
   112b4:	1cdd      	adds	r5, r3, #3
   112b6:	2300      	movs	r3, #0
   112b8:	702b      	strb	r3, [r5, #0]
   112ba:	2390      	movs	r3, #144	; 0x90
   112bc:	4c29      	ldr	r4, [pc, #164]	; (11364 <LorawanConfigureRadioForRX2+0xb4>)
   112be:	009b      	lsls	r3, r3, #2
   112c0:	5ce1      	ldrb	r1, [r4, r3]
   112c2:	0006      	movs	r6, r0
   112c4:	0023      	movs	r3, r4
   112c6:	2900      	cmp	r1, #0
   112c8:	d02f      	beq.n	1132a <LorawanConfigureRadioForRX2+0x7a>
   112ca:	3373      	adds	r3, #115	; 0x73
   112cc:	781b      	ldrb	r3, [r3, #0]
   112ce:	702b      	strb	r3, [r5, #0]
   112d0:	0023      	movs	r3, r4
   112d2:	6f22      	ldr	r2, [r4, #112]	; 0x70
   112d4:	336f      	adds	r3, #111	; 0x6f
   112d6:	781b      	ldrb	r3, [r3, #0]
   112d8:	0211      	lsls	r1, r2, #8
   112da:	4319      	orrs	r1, r3
   112dc:	7828      	ldrb	r0, [r5, #0]
   112de:	4b22      	ldr	r3, [pc, #136]	; (11368 <LorawanConfigureRadioForRX2+0xb8>)
   112e0:	4798      	blx	r3
   112e2:	2300      	movs	r3, #0
   112e4:	0022      	movs	r2, r4
   112e6:	af01      	add	r7, sp, #4
   112e8:	703b      	strb	r3, [r7, #0]
   112ea:	32fd      	adds	r2, #253	; 0xfd
   112ec:	7812      	ldrb	r2, [r2, #0]
   112ee:	2a04      	cmp	r2, #4
   112f0:	d130      	bne.n	11354 <LorawanConfigureRadioForRX2+0xa4>
   112f2:	0022      	movs	r2, r4
   112f4:	3284      	adds	r2, #132	; 0x84
   112f6:	7812      	ldrb	r2, [r2, #0]
   112f8:	07d2      	lsls	r2, r2, #31
   112fa:	d52b      	bpl.n	11354 <LorawanConfigureRadioForRX2+0xa4>
   112fc:	2290      	movs	r2, #144	; 0x90
   112fe:	0092      	lsls	r2, r2, #2
   11300:	5ca2      	ldrb	r2, [r4, r2]
   11302:	429a      	cmp	r2, r3
   11304:	d026      	beq.n	11354 <LorawanConfigureRadioForRX2+0xa4>
   11306:	807b      	strh	r3, [r7, #2]
   11308:	0038      	movs	r0, r7
   1130a:	4b18      	ldr	r3, [pc, #96]	; (1136c <LorawanConfigureRadioForRX2+0xbc>)
   1130c:	4798      	blx	r3
   1130e:	1e04      	subs	r4, r0, #0
   11310:	d00a      	beq.n	11328 <LorawanConfigureRadioForRX2+0x78>
   11312:	4b17      	ldr	r3, [pc, #92]	; (11370 <LorawanConfigureRadioForRX2+0xc0>)
   11314:	4798      	blx	r3
   11316:	4b17      	ldr	r3, [pc, #92]	; (11374 <LorawanConfigureRadioForRX2+0xc4>)
   11318:	4798      	blx	r3
   1131a:	4b17      	ldr	r3, [pc, #92]	; (11378 <LorawanConfigureRadioForRX2+0xc8>)
   1131c:	4798      	blx	r3
   1131e:	2e00      	cmp	r6, #0
   11320:	d002      	beq.n	11328 <LorawanConfigureRadioForRX2+0x78>
   11322:	0020      	movs	r0, r4
   11324:	4b15      	ldr	r3, [pc, #84]	; (1137c <LorawanConfigureRadioForRX2+0xcc>)
   11326:	4798      	blx	r3
   11328:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
   1132a:	3394      	adds	r3, #148	; 0x94
   1132c:	781b      	ldrb	r3, [r3, #0]
   1132e:	075b      	lsls	r3, r3, #29
   11330:	d50b      	bpl.n	1134a <LorawanConfigureRadioForRX2+0x9a>
   11332:	002a      	movs	r2, r5
   11334:	2009      	movs	r0, #9
   11336:	4b12      	ldr	r3, [pc, #72]	; (11380 <LorawanConfigureRadioForRX2+0xd0>)
   11338:	4798      	blx	r3
   1133a:	0022      	movs	r2, r4
   1133c:	0023      	movs	r3, r4
   1133e:	326c      	adds	r2, #108	; 0x6c
   11340:	8811      	ldrh	r1, [r2, #0]
   11342:	336a      	adds	r3, #106	; 0x6a
   11344:	881b      	ldrh	r3, [r3, #0]
   11346:	0409      	lsls	r1, r1, #16
   11348:	e7c7      	b.n	112da <LorawanConfigureRadioForRX2+0x2a>
   1134a:	0023      	movs	r3, r4
   1134c:	336e      	adds	r3, #110	; 0x6e
   1134e:	781b      	ldrb	r3, [r3, #0]
   11350:	702b      	strb	r3, [r5, #0]
   11352:	e7f2      	b.n	1133a <LorawanConfigureRadioForRX2+0x8a>
   11354:	466b      	mov	r3, sp
   11356:	0029      	movs	r1, r5
   11358:	1d9a      	adds	r2, r3, #6
   1135a:	2003      	movs	r0, #3
   1135c:	4b08      	ldr	r3, [pc, #32]	; (11380 <LorawanConfigureRadioForRX2+0xd0>)
   1135e:	4798      	blx	r3
   11360:	e7d2      	b.n	11308 <LorawanConfigureRadioForRX2+0x58>
   11362:	46c0      	nop			; (mov r8, r8)
   11364:	20003170 	.word	0x20003170
   11368:	0001099d 	.word	0x0001099d
   1136c:	0000f5a1 	.word	0x0000f5a1
   11370:	0001047d 	.word	0x0001047d
   11374:	000104ad 	.word	0x000104ad
   11378:	0000fbb9 	.word	0x0000fbb9
   1137c:	00010e71 	.word	0x00010e71
   11380:	0000cbad 	.word	0x0000cbad

00011384 <SetReceptionNotOkState>:
   11384:	4a0c      	ldr	r2, [pc, #48]	; (113b8 <SetReceptionNotOkState+0x34>)
   11386:	b510      	push	{r4, lr}
   11388:	0013      	movs	r3, r2
   1138a:	33fd      	adds	r3, #253	; 0xfd
   1138c:	7819      	ldrb	r1, [r3, #0]
   1138e:	0013      	movs	r3, r2
   11390:	4c0a      	ldr	r4, [pc, #40]	; (113bc <SetReceptionNotOkState+0x38>)
   11392:	3384      	adds	r3, #132	; 0x84
   11394:	2904      	cmp	r1, #4
   11396:	d105      	bne.n	113a4 <SetReceptionNotOkState+0x20>
   11398:	2088      	movs	r0, #136	; 0x88
   1139a:	3903      	subs	r1, #3
   1139c:	0080      	lsls	r0, r0, #2
   1139e:	5411      	strb	r1, [r2, r0]
   113a0:	3020      	adds	r0, #32
   113a2:	5411      	strb	r1, [r2, r0]
   113a4:	210e      	movs	r1, #14
   113a6:	781a      	ldrb	r2, [r3, #0]
   113a8:	2000      	movs	r0, #0
   113aa:	438a      	bics	r2, r1
   113ac:	0011      	movs	r1, r2
   113ae:	220a      	movs	r2, #10
   113b0:	430a      	orrs	r2, r1
   113b2:	701a      	strb	r2, [r3, #0]
   113b4:	47a0      	blx	r4
   113b6:	bd10      	pop	{r4, pc}
   113b8:	20003170 	.word	0x20003170
   113bc:	000112b1 	.word	0x000112b1

000113c0 <LorawanProcessFcntDown>:
   113c0:	b570      	push	{r4, r5, r6, lr}
   113c2:	79c3      	ldrb	r3, [r0, #7]
   113c4:	7982      	ldrb	r2, [r0, #6]
   113c6:	4c1f      	ldr	r4, [pc, #124]	; (11444 <LorawanProcessFcntDown+0x84>)
   113c8:	021b      	lsls	r3, r3, #8
   113ca:	4313      	orrs	r3, r2
   113cc:	0022      	movs	r2, r4
   113ce:	218b      	movs	r1, #139	; 0x8b
   113d0:	328c      	adds	r2, #140	; 0x8c
   113d2:	8810      	ldrh	r0, [r2, #0]
   113d4:	0089      	lsls	r1, r1, #2
   113d6:	8013      	strh	r3, [r2, #0]
   113d8:	4298      	cmp	r0, r3
   113da:	d80f      	bhi.n	113fc <LorawanProcessFcntDown+0x3c>
   113dc:	5c61      	ldrb	r1, [r4, r1]
   113de:	2900      	cmp	r1, #0
   113e0:	d007      	beq.n	113f2 <LorawanProcessFcntDown+0x32>
   113e2:	2301      	movs	r3, #1
   113e4:	408b      	lsls	r3, r1
   113e6:	6812      	ldr	r2, [r2, #0]
   113e8:	3b01      	subs	r3, #1
   113ea:	421a      	tst	r2, r3
   113ec:	d001      	beq.n	113f2 <LorawanProcessFcntDown+0x32>
   113ee:	2008      	movs	r0, #8
   113f0:	bd70      	pop	{r4, r5, r6, pc}
   113f2:	210a      	movs	r1, #10
   113f4:	4b14      	ldr	r3, [pc, #80]	; (11448 <LorawanProcessFcntDown+0x88>)
   113f6:	2001      	movs	r0, #1
   113f8:	4798      	blx	r3
   113fa:	e7f8      	b.n	113ee <LorawanProcessFcntDown+0x2e>
   113fc:	0020      	movs	r0, r4
   113fe:	308e      	adds	r0, #142	; 0x8e
   11400:	8803      	ldrh	r3, [r0, #0]
   11402:	3301      	adds	r3, #1
   11404:	8003      	strh	r3, [r0, #0]
   11406:	5c61      	ldrb	r1, [r4, r1]
   11408:	2900      	cmp	r1, #0
   1140a:	d005      	beq.n	11418 <LorawanProcessFcntDown+0x58>
   1140c:	2301      	movs	r3, #1
   1140e:	408b      	lsls	r3, r1
   11410:	6812      	ldr	r2, [r2, #0]
   11412:	3b01      	subs	r3, #1
   11414:	421a      	tst	r2, r3
   11416:	d103      	bne.n	11420 <LorawanProcessFcntDown+0x60>
   11418:	210a      	movs	r1, #10
   1141a:	2001      	movs	r0, #1
   1141c:	4b0a      	ldr	r3, [pc, #40]	; (11448 <LorawanProcessFcntDown+0x88>)
   1141e:	4798      	blx	r3
   11420:	0023      	movs	r3, r4
   11422:	338c      	adds	r3, #140	; 0x8c
   11424:	681b      	ldr	r3, [r3, #0]
   11426:	3301      	adds	r3, #1
   11428:	d1e1      	bne.n	113ee <LorawanProcessFcntDown+0x2e>
   1142a:	2501      	movs	r5, #1
   1142c:	3484      	adds	r4, #132	; 0x84
   1142e:	78a3      	ldrb	r3, [r4, #2]
   11430:	432b      	orrs	r3, r5
   11432:	70a3      	strb	r3, [r4, #2]
   11434:	4b05      	ldr	r3, [pc, #20]	; (1144c <LorawanProcessFcntDown+0x8c>)
   11436:	4798      	blx	r3
   11438:	210b      	movs	r1, #11
   1143a:	0028      	movs	r0, r5
   1143c:	4b02      	ldr	r3, [pc, #8]	; (11448 <LorawanProcessFcntDown+0x88>)
   1143e:	4798      	blx	r3
   11440:	200d      	movs	r0, #13
   11442:	e7d5      	b.n	113f0 <LorawanProcessFcntDown+0x30>
   11444:	20003170 	.word	0x20003170
   11448:	00009375 	.word	0x00009375
   1144c:	00011385 	.word	0x00011385

00011450 <UpdateCurrentDataRateAfterDataRangeChanges>:
   11450:	4b09      	ldr	r3, [pc, #36]	; (11478 <UpdateCurrentDataRateAfterDataRangeChanges+0x28>)
   11452:	001a      	movs	r2, r3
   11454:	32f4      	adds	r2, #244	; 0xf4
   11456:	7811      	ldrb	r1, [r2, #0]
   11458:	001a      	movs	r2, r3
   1145a:	32e7      	adds	r2, #231	; 0xe7
   1145c:	7810      	ldrb	r0, [r2, #0]
   1145e:	4288      	cmp	r0, r1
   11460:	d900      	bls.n	11464 <UpdateCurrentDataRateAfterDataRangeChanges+0x14>
   11462:	7011      	strb	r1, [r2, #0]
   11464:	001a      	movs	r2, r3
   11466:	33e7      	adds	r3, #231	; 0xe7
   11468:	32f3      	adds	r2, #243	; 0xf3
   1146a:	7812      	ldrb	r2, [r2, #0]
   1146c:	7819      	ldrb	r1, [r3, #0]
   1146e:	4291      	cmp	r1, r2
   11470:	d200      	bcs.n	11474 <UpdateCurrentDataRateAfterDataRangeChanges+0x24>
   11472:	701a      	strb	r2, [r3, #0]
   11474:	4770      	bx	lr
   11476:	46c0      	nop			; (mov r8, r8)
   11478:	20003170 	.word	0x20003170

0001147c <ExecuteNewChannel>:
   1147c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1147e:	b08d      	sub	sp, #52	; 0x34
   11480:	7807      	ldrb	r7, [r0, #0]
   11482:	ab02      	add	r3, sp, #8
   11484:	0006      	movs	r6, r0
   11486:	71df      	strb	r7, [r3, #7]
   11488:	1c41      	adds	r1, r0, #1
   1148a:	4b59      	ldr	r3, [pc, #356]	; (115f0 <ExecuteNewChannel+0x174>)
   1148c:	2204      	movs	r2, #4
   1148e:	a808      	add	r0, sp, #32
   11490:	4798      	blx	r3
   11492:	9b08      	ldr	r3, [sp, #32]
   11494:	4c57      	ldr	r4, [pc, #348]	; (115f4 <ExecuteNewChannel+0x178>)
   11496:	021d      	lsls	r5, r3, #8
   11498:	2364      	movs	r3, #100	; 0x64
   1149a:	0a2d      	lsrs	r5, r5, #8
   1149c:	435d      	muls	r5, r3
   1149e:	1d73      	adds	r3, r6, #5
   114a0:	9301      	str	r3, [sp, #4]
   114a2:	0023      	movs	r3, r4
   114a4:	9508      	str	r5, [sp, #32]
   114a6:	33ff      	adds	r3, #255	; 0xff
   114a8:	781b      	ldrb	r3, [r3, #0]
   114aa:	3b02      	subs	r3, #2
   114ac:	2b01      	cmp	r3, #1
   114ae:	d800      	bhi.n	114b2 <ExecuteNewChannel+0x36>
   114b0:	e092      	b.n	115d8 <ExecuteNewChannel+0x15c>
   114b2:	7933      	ldrb	r3, [r6, #4]
   114b4:	a904      	add	r1, sp, #16
   114b6:	9300      	str	r3, [sp, #0]
   114b8:	2300      	movs	r3, #0
   114ba:	2015      	movs	r0, #21
   114bc:	4e4e      	ldr	r6, [pc, #312]	; (115f8 <ExecuteNewChannel+0x17c>)
   114be:	700f      	strb	r7, [r1, #0]
   114c0:	704b      	strb	r3, [r1, #1]
   114c2:	47b0      	blx	r6
   114c4:	2808      	cmp	r0, #8
   114c6:	d12b      	bne.n	11520 <ExecuteNewChannel+0xa4>
   114c8:	466a      	mov	r2, sp
   114ca:	ab02      	add	r3, sp, #8
   114cc:	79db      	ldrb	r3, [r3, #7]
   114ce:	7812      	ldrb	r2, [r2, #0]
   114d0:	af06      	add	r7, sp, #24
   114d2:	a90a      	add	r1, sp, #40	; 0x28
   114d4:	3806      	subs	r0, #6
   114d6:	703b      	strb	r3, [r7, #0]
   114d8:	707a      	strb	r2, [r7, #1]
   114da:	710b      	strb	r3, [r1, #4]
   114dc:	950a      	str	r5, [sp, #40]	; 0x28
   114de:	47b0      	blx	r6
   114e0:	2808      	cmp	r0, #8
   114e2:	d001      	beq.n	114e8 <ExecuteNewChannel+0x6c>
   114e4:	2d00      	cmp	r5, #0
   114e6:	d10b      	bne.n	11500 <ExecuteNewChannel+0x84>
   114e8:	0023      	movs	r3, r4
   114ea:	33e0      	adds	r3, #224	; 0xe0
   114ec:	781a      	ldrb	r2, [r3, #0]
   114ee:	2303      	movs	r3, #3
   114f0:	4353      	muls	r3, r2
   114f2:	2280      	movs	r2, #128	; 0x80
   114f4:	18e3      	adds	r3, r4, r3
   114f6:	3398      	adds	r3, #152	; 0x98
   114f8:	7899      	ldrb	r1, [r3, #2]
   114fa:	4252      	negs	r2, r2
   114fc:	430a      	orrs	r2, r1
   114fe:	709a      	strb	r2, [r3, #2]
   11500:	0039      	movs	r1, r7
   11502:	2012      	movs	r0, #18
   11504:	47b0      	blx	r6
   11506:	2808      	cmp	r0, #8
   11508:	d10a      	bne.n	11520 <ExecuteNewChannel+0xa4>
   1150a:	0023      	movs	r3, r4
   1150c:	33e0      	adds	r3, #224	; 0xe0
   1150e:	781a      	ldrb	r2, [r3, #0]
   11510:	2303      	movs	r3, #3
   11512:	4353      	muls	r3, r2
   11514:	2240      	movs	r2, #64	; 0x40
   11516:	18e3      	adds	r3, r4, r3
   11518:	3398      	adds	r3, #152	; 0x98
   1151a:	7899      	ldrb	r1, [r3, #2]
   1151c:	430a      	orrs	r2, r1
   1151e:	709a      	strb	r2, [r3, #2]
   11520:	0023      	movs	r3, r4
   11522:	33e0      	adds	r3, #224	; 0xe0
   11524:	781a      	ldrb	r2, [r3, #0]
   11526:	2303      	movs	r3, #3
   11528:	4353      	muls	r3, r2
   1152a:	18e3      	adds	r3, r4, r3
   1152c:	3398      	adds	r3, #152	; 0x98
   1152e:	789b      	ldrb	r3, [r3, #2]
   11530:	09da      	lsrs	r2, r3, #7
   11532:	2a01      	cmp	r2, #1
   11534:	d150      	bne.n	115d8 <ExecuteNewChannel+0x15c>
   11536:	065b      	lsls	r3, r3, #25
   11538:	d54e      	bpl.n	115d8 <ExecuteNewChannel+0x15c>
   1153a:	4e30      	ldr	r6, [pc, #192]	; (115fc <ExecuteNewChannel+0x180>)
   1153c:	2d00      	cmp	r5, #0
   1153e:	d04e      	beq.n	115de <ExecuteNewChannel+0x162>
   11540:	a906      	add	r1, sp, #24
   11542:	2012      	movs	r0, #18
   11544:	47b0      	blx	r6
   11546:	ad07      	add	r5, sp, #28
   11548:	a90a      	add	r1, sp, #40	; 0x28
   1154a:	2000      	movs	r0, #0
   1154c:	47b0      	blx	r6
   1154e:	002a      	movs	r2, r5
   11550:	2100      	movs	r1, #0
   11552:	2014      	movs	r0, #20
   11554:	4f2a      	ldr	r7, [pc, #168]	; (11600 <ExecuteNewChannel+0x184>)
   11556:	47b8      	blx	r7
   11558:	0023      	movs	r3, r4
   1155a:	782a      	ldrb	r2, [r5, #0]
   1155c:	33f3      	adds	r3, #243	; 0xf3
   1155e:	701a      	strb	r2, [r3, #0]
   11560:	0023      	movs	r3, r4
   11562:	786a      	ldrb	r2, [r5, #1]
   11564:	33f4      	adds	r3, #244	; 0xf4
   11566:	701a      	strb	r2, [r3, #0]
   11568:	34ff      	adds	r4, #255	; 0xff
   1156a:	4b26      	ldr	r3, [pc, #152]	; (11604 <ExecuteNewChannel+0x188>)
   1156c:	4798      	blx	r3
   1156e:	7f63      	ldrb	r3, [r4, #29]
   11570:	079b      	lsls	r3, r3, #30
   11572:	d50e      	bpl.n	11592 <ExecuteNewChannel+0x116>
   11574:	2416      	movs	r4, #22
   11576:	ab02      	add	r3, sp, #8
   11578:	18e4      	adds	r4, r4, r3
   1157a:	1dd9      	adds	r1, r3, #7
   1157c:	0022      	movs	r2, r4
   1157e:	201e      	movs	r0, #30
   11580:	47b8      	blx	r7
   11582:	ab02      	add	r3, sp, #8
   11584:	79db      	ldrb	r3, [r3, #7]
   11586:	a909      	add	r1, sp, #36	; 0x24
   11588:	708b      	strb	r3, [r1, #2]
   1158a:	8823      	ldrh	r3, [r4, #0]
   1158c:	201e      	movs	r0, #30
   1158e:	800b      	strh	r3, [r1, #0]
   11590:	47b0      	blx	r6
   11592:	ab02      	add	r3, sp, #8
   11594:	79db      	ldrb	r3, [r3, #7]
   11596:	a905      	add	r1, sp, #20
   11598:	700b      	strb	r3, [r1, #0]
   1159a:	2301      	movs	r3, #1
   1159c:	2016      	movs	r0, #22
   1159e:	704b      	strb	r3, [r1, #1]
   115a0:	4b16      	ldr	r3, [pc, #88]	; (115fc <ExecuteNewChannel+0x180>)
   115a2:	4798      	blx	r3
   115a4:	ad09      	add	r5, sp, #36	; 0x24
   115a6:	2100      	movs	r1, #0
   115a8:	002a      	movs	r2, r5
   115aa:	4b15      	ldr	r3, [pc, #84]	; (11600 <ExecuteNewChannel+0x184>)
   115ac:	2014      	movs	r0, #20
   115ae:	4798      	blx	r3
   115b0:	4c10      	ldr	r4, [pc, #64]	; (115f4 <ExecuteNewChannel+0x178>)
   115b2:	782a      	ldrb	r2, [r5, #0]
   115b4:	0023      	movs	r3, r4
   115b6:	33f3      	adds	r3, #243	; 0xf3
   115b8:	701a      	strb	r2, [r3, #0]
   115ba:	0023      	movs	r3, r4
   115bc:	786a      	ldrb	r2, [r5, #1]
   115be:	33f4      	adds	r3, #244	; 0xf4
   115c0:	701a      	strb	r2, [r3, #0]
   115c2:	4b10      	ldr	r3, [pc, #64]	; (11604 <ExecuteNewChannel+0x188>)
   115c4:	4798      	blx	r3
   115c6:	2304      	movs	r3, #4
   115c8:	3484      	adds	r4, #132	; 0x84
   115ca:	7862      	ldrb	r2, [r4, #1]
   115cc:	210b      	movs	r1, #11
   115ce:	4313      	orrs	r3, r2
   115d0:	7063      	strb	r3, [r4, #1]
   115d2:	2001      	movs	r0, #1
   115d4:	4b0c      	ldr	r3, [pc, #48]	; (11608 <ExecuteNewChannel+0x18c>)
   115d6:	4798      	blx	r3
   115d8:	9801      	ldr	r0, [sp, #4]
   115da:	b00d      	add	sp, #52	; 0x34
   115dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
   115de:	ab02      	add	r3, sp, #8
   115e0:	79db      	ldrb	r3, [r3, #7]
   115e2:	a905      	add	r1, sp, #20
   115e4:	2016      	movs	r0, #22
   115e6:	700b      	strb	r3, [r1, #0]
   115e8:	704d      	strb	r5, [r1, #1]
   115ea:	47b0      	blx	r6
   115ec:	e7da      	b.n	115a4 <ExecuteNewChannel+0x128>
   115ee:	46c0      	nop			; (mov r8, r8)
   115f0:	00016827 	.word	0x00016827
   115f4:	20003170 	.word	0x20003170
   115f8:	0000cbc9 	.word	0x0000cbc9
   115fc:	0000cbe5 	.word	0x0000cbe5
   11600:	0000cbad 	.word	0x0000cbad
   11604:	00011451 	.word	0x00011451
   11608:	00009375 	.word	0x00009375

0001160c <MacExecuteCommands>:
   1160c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1160e:	1843      	adds	r3, r0, r1
   11610:	b087      	sub	sp, #28
   11612:	9301      	str	r3, [sp, #4]
   11614:	2300      	movs	r3, #0
   11616:	0007      	movs	r7, r0
   11618:	2501      	movs	r5, #1
   1161a:	9302      	str	r3, [sp, #8]
   1161c:	9b01      	ldr	r3, [sp, #4]
   1161e:	4e71      	ldr	r6, [pc, #452]	; (117e4 <MacExecuteCommands+0x1d8>)
   11620:	429f      	cmp	r7, r3
   11622:	d362      	bcc.n	116ea <MacExecuteCommands+0xde>
   11624:	4b70      	ldr	r3, [pc, #448]	; (117e8 <MacExecuteCommands+0x1dc>)
   11626:	5cf3      	ldrb	r3, [r6, r3]
   11628:	2b00      	cmp	r3, #0
   1162a:	d000      	beq.n	1162e <MacExecuteCommands+0x22>
   1162c:	e08f      	b.n	1174e <MacExecuteCommands+0x142>
   1162e:	0038      	movs	r0, r7
   11630:	b007      	add	sp, #28
   11632:	bdf0      	pop	{r4, r5, r6, r7, pc}
   11634:	0032      	movs	r2, r6
   11636:	7879      	ldrb	r1, [r7, #1]
   11638:	32e5      	adds	r2, #229	; 0xe5
   1163a:	7011      	strb	r1, [r2, #0]
   1163c:	0032      	movs	r2, r6
   1163e:	78b9      	ldrb	r1, [r7, #2]
   11640:	32e6      	adds	r2, #230	; 0xe6
   11642:	1cfc      	adds	r4, r7, #3
   11644:	7011      	strb	r1, [r2, #0]
   11646:	2203      	movs	r2, #3
   11648:	4353      	muls	r3, r2
   1164a:	18f3      	adds	r3, r6, r3
   1164c:	3399      	adds	r3, #153	; 0x99
   1164e:	32fc      	adds	r2, #252	; 0xfc
   11650:	701a      	strb	r2, [r3, #0]
   11652:	e020      	b.n	11696 <MacExecuteCommands+0x8a>
   11654:	0020      	movs	r0, r4
   11656:	4b65      	ldr	r3, [pc, #404]	; (117ec <MacExecuteCommands+0x1e0>)
   11658:	4798      	blx	r3
   1165a:	0004      	movs	r4, r0
   1165c:	e01b      	b.n	11696 <MacExecuteCommands+0x8a>
   1165e:	0020      	movs	r0, r4
   11660:	4b63      	ldr	r3, [pc, #396]	; (117f0 <MacExecuteCommands+0x1e4>)
   11662:	e7f9      	b.n	11658 <MacExecuteCommands+0x4c>
   11664:	0020      	movs	r0, r4
   11666:	4b63      	ldr	r3, [pc, #396]	; (117f4 <MacExecuteCommands+0x1e8>)
   11668:	e7f6      	b.n	11658 <MacExecuteCommands+0x4c>
   1166a:	0020      	movs	r0, r4
   1166c:	4b62      	ldr	r3, [pc, #392]	; (117f8 <MacExecuteCommands+0x1ec>)
   1166e:	e7f3      	b.n	11658 <MacExecuteCommands+0x4c>
   11670:	7878      	ldrb	r0, [r7, #1]
   11672:	230f      	movs	r3, #15
   11674:	0002      	movs	r2, r0
   11676:	1cbc      	adds	r4, r7, #2
   11678:	439a      	bics	r2, r3
   1167a:	d10c      	bne.n	11696 <MacExecuteCommands+0x8a>
   1167c:	4b5f      	ldr	r3, [pc, #380]	; (117fc <MacExecuteCommands+0x1f0>)
   1167e:	4798      	blx	r3
   11680:	0032      	movs	r2, r6
   11682:	2380      	movs	r3, #128	; 0x80
   11684:	3284      	adds	r2, #132	; 0x84
   11686:	7851      	ldrb	r1, [r2, #1]
   11688:	425b      	negs	r3, r3
   1168a:	430b      	orrs	r3, r1
   1168c:	7053      	strb	r3, [r2, #1]
   1168e:	210b      	movs	r1, #11
   11690:	0028      	movs	r0, r5
   11692:	4b5b      	ldr	r3, [pc, #364]	; (11800 <MacExecuteCommands+0x1f4>)
   11694:	4798      	blx	r3
   11696:	0032      	movs	r2, r6
   11698:	2103      	movs	r1, #3
   1169a:	32e0      	adds	r2, #224	; 0xe0
   1169c:	7813      	ldrb	r3, [r2, #0]
   1169e:	4359      	muls	r1, r3
   116a0:	1876      	adds	r6, r6, r1
   116a2:	3699      	adds	r6, #153	; 0x99
   116a4:	7831      	ldrb	r1, [r6, #0]
   116a6:	29ff      	cmp	r1, #255	; 0xff
   116a8:	d003      	beq.n	116b2 <MacExecuteCommands+0xa6>
   116aa:	2b0f      	cmp	r3, #15
   116ac:	d801      	bhi.n	116b2 <MacExecuteCommands+0xa6>
   116ae:	3301      	adds	r3, #1
   116b0:	7013      	strb	r3, [r2, #0]
   116b2:	0027      	movs	r7, r4
   116b4:	e7b2      	b.n	1161c <MacExecuteCommands+0x10>
   116b6:	0020      	movs	r0, r4
   116b8:	4b52      	ldr	r3, [pc, #328]	; (11804 <MacExecuteCommands+0x1f8>)
   116ba:	e7cd      	b.n	11658 <MacExecuteCommands+0x4c>
   116bc:	0020      	movs	r0, r4
   116be:	4b52      	ldr	r3, [pc, #328]	; (11808 <MacExecuteCommands+0x1fc>)
   116c0:	e7ca      	b.n	11658 <MacExecuteCommands+0x4c>
   116c2:	0020      	movs	r0, r4
   116c4:	4b51      	ldr	r3, [pc, #324]	; (1180c <MacExecuteCommands+0x200>)
   116c6:	4798      	blx	r3
   116c8:	0033      	movs	r3, r6
   116ca:	33e0      	adds	r3, #224	; 0xe0
   116cc:	0004      	movs	r4, r0
   116ce:	781b      	ldrb	r3, [r3, #0]
   116d0:	e7b9      	b.n	11646 <MacExecuteCommands+0x3a>
   116d2:	2203      	movs	r2, #3
   116d4:	4353      	muls	r3, r2
   116d6:	18f3      	adds	r3, r6, r3
   116d8:	3399      	adds	r3, #153	; 0x99
   116da:	32fc      	adds	r2, #252	; 0xfc
   116dc:	701a      	strb	r2, [r3, #0]
   116de:	9c01      	ldr	r4, [sp, #4]
   116e0:	9502      	str	r5, [sp, #8]
   116e2:	e7d8      	b.n	11696 <MacExecuteCommands+0x8a>
   116e4:	23ff      	movs	r3, #255	; 0xff
   116e6:	7013      	strb	r3, [r2, #0]
   116e8:	e7f9      	b.n	116de <MacExecuteCommands+0xd2>
   116ea:	9b02      	ldr	r3, [sp, #8]
   116ec:	2b00      	cmp	r3, #0
   116ee:	d199      	bne.n	11624 <MacExecuteCommands+0x18>
   116f0:	0033      	movs	r3, r6
   116f2:	2203      	movs	r2, #3
   116f4:	33e0      	adds	r3, #224	; 0xe0
   116f6:	781b      	ldrb	r3, [r3, #0]
   116f8:	2401      	movs	r4, #1
   116fa:	435a      	muls	r2, r3
   116fc:	18b2      	adds	r2, r6, r2
   116fe:	0010      	movs	r0, r2
   11700:	3098      	adds	r0, #152	; 0x98
   11702:	7881      	ldrb	r1, [r0, #2]
   11704:	3299      	adds	r2, #153	; 0x99
   11706:	43a9      	bics	r1, r5
   11708:	4021      	ands	r1, r4
   1170a:	7081      	strb	r1, [r0, #2]
   1170c:	78c1      	ldrb	r1, [r0, #3]
   1170e:	193c      	adds	r4, r7, r4
   11710:	43a9      	bics	r1, r5
   11712:	70c1      	strb	r1, [r0, #3]
   11714:	7839      	ldrb	r1, [r7, #0]
   11716:	7011      	strb	r1, [r2, #0]
   11718:	7838      	ldrb	r0, [r7, #0]
   1171a:	493d      	ldr	r1, [pc, #244]	; (11810 <MacExecuteCommands+0x204>)
   1171c:	1809      	adds	r1, r1, r0
   1171e:	3902      	subs	r1, #2
   11720:	7809      	ldrb	r1, [r1, #0]
   11722:	1861      	adds	r1, r4, r1
   11724:	468c      	mov	ip, r1
   11726:	9901      	ldr	r1, [sp, #4]
   11728:	4561      	cmp	r1, ip
   1172a:	d3db      	bcc.n	116e4 <MacExecuteCommands+0xd8>
   1172c:	3802      	subs	r0, #2
   1172e:	280b      	cmp	r0, #11
   11730:	d8cf      	bhi.n	116d2 <MacExecuteCommands+0xc6>
   11732:	f001 ff33 	bl	1359c <__gnu_thumb1_case_shi>
   11736:	ff7f      	.short	0xff7f
   11738:	ff94ff8f 	.word	0xff94ff8f
   1173c:	ffb0ff97 	.word	0xffb0ff97
   11740:	ff9dff9a 	.word	0xff9dff9a
   11744:	ffc3ffc0 	.word	0xffc3ffc0
   11748:	ffceffce 	.word	0xffceffce
   1174c:	ffc6      	.short	0xffc6
   1174e:	4b31      	ldr	r3, [pc, #196]	; (11814 <MacExecuteCommands+0x208>)
   11750:	5cf3      	ldrb	r3, [r6, r3]
   11752:	43db      	mvns	r3, r3
   11754:	075b      	lsls	r3, r3, #29
   11756:	d000      	beq.n	1175a <MacExecuteCommands+0x14e>
   11758:	e769      	b.n	1162e <MacExecuteCommands+0x22>
   1175a:	4b2f      	ldr	r3, [pc, #188]	; (11818 <MacExecuteCommands+0x20c>)
   1175c:	ad05      	add	r5, sp, #20
   1175e:	5cf4      	ldrb	r4, [r6, r3]
   11760:	2100      	movs	r1, #0
   11762:	0724      	lsls	r4, r4, #28
   11764:	0f24      	lsrs	r4, r4, #28
   11766:	b2e3      	uxtb	r3, r4
   11768:	9301      	str	r3, [sp, #4]
   1176a:	4b2c      	ldr	r3, [pc, #176]	; (1181c <MacExecuteCommands+0x210>)
   1176c:	002a      	movs	r2, r5
   1176e:	5cf3      	ldrb	r3, [r6, r3]
   11770:	2014      	movs	r0, #20
   11772:	9302      	str	r3, [sp, #8]
   11774:	2389      	movs	r3, #137	; 0x89
   11776:	009b      	lsls	r3, r3, #2
   11778:	5cf3      	ldrb	r3, [r6, r3]
   1177a:	9303      	str	r3, [sp, #12]
   1177c:	4b28      	ldr	r3, [pc, #160]	; (11820 <MacExecuteCommands+0x214>)
   1177e:	4798      	blx	r3
   11780:	0033      	movs	r3, r6
   11782:	782a      	ldrb	r2, [r5, #0]
   11784:	33f3      	adds	r3, #243	; 0xf3
   11786:	701a      	strb	r2, [r3, #0]
   11788:	0033      	movs	r3, r6
   1178a:	786a      	ldrb	r2, [r5, #1]
   1178c:	33f4      	adds	r3, #244	; 0xf4
   1178e:	701a      	strb	r2, [r3, #0]
   11790:	4b24      	ldr	r3, [pc, #144]	; (11824 <MacExecuteCommands+0x218>)
   11792:	4798      	blx	r3
   11794:	9802      	ldr	r0, [sp, #8]
   11796:	4b24      	ldr	r3, [pc, #144]	; (11828 <MacExecuteCommands+0x21c>)
   11798:	4798      	blx	r3
   1179a:	0032      	movs	r2, r6
   1179c:	2308      	movs	r3, #8
   1179e:	3284      	adds	r2, #132	; 0x84
   117a0:	7851      	ldrb	r1, [r2, #1]
   117a2:	430b      	orrs	r3, r1
   117a4:	7053      	strb	r3, [r2, #1]
   117a6:	9803      	ldr	r0, [sp, #12]
   117a8:	4b20      	ldr	r3, [pc, #128]	; (1182c <MacExecuteCommands+0x220>)
   117aa:	4798      	blx	r3
   117ac:	0033      	movs	r3, r6
   117ae:	b2e2      	uxtb	r2, r4
   117b0:	33e1      	adds	r3, #225	; 0xe1
   117b2:	2a00      	cmp	r2, #0
   117b4:	d10e      	bne.n	117d4 <MacExecuteCommands+0x1c8>
   117b6:	701c      	strb	r4, [r3, #0]
   117b8:	2113      	movs	r1, #19
   117ba:	4c11      	ldr	r4, [pc, #68]	; (11800 <MacExecuteCommands+0x1f4>)
   117bc:	2000      	movs	r0, #0
   117be:	47a0      	blx	r4
   117c0:	2210      	movs	r2, #16
   117c2:	4b08      	ldr	r3, [pc, #32]	; (117e4 <MacExecuteCommands+0x1d8>)
   117c4:	2001      	movs	r0, #1
   117c6:	3384      	adds	r3, #132	; 0x84
   117c8:	7859      	ldrb	r1, [r3, #1]
   117ca:	430a      	orrs	r2, r1
   117cc:	705a      	strb	r2, [r3, #1]
   117ce:	210b      	movs	r1, #11
   117d0:	47a0      	blx	r4
   117d2:	e72c      	b.n	1162e <MacExecuteCommands+0x22>
   117d4:	9a01      	ldr	r2, [sp, #4]
   117d6:	3a01      	subs	r2, #1
   117d8:	b2d2      	uxtb	r2, r2
   117da:	701a      	strb	r2, [r3, #0]
   117dc:	0033      	movs	r3, r6
   117de:	33e2      	adds	r3, #226	; 0xe2
   117e0:	701a      	strb	r2, [r3, #0]
   117e2:	e7e9      	b.n	117b8 <MacExecuteCommands+0x1ac>
   117e4:	20003170 	.word	0x20003170
   117e8:	00000226 	.word	0x00000226
   117ec:	0001076d 	.word	0x0001076d
   117f0:	00010631 	.word	0x00010631
   117f4:	00010535 	.word	0x00010535
   117f8:	0001147d 	.word	0x0001147d
   117fc:	0000fc61 	.word	0x0000fc61
   11800:	00009375 	.word	0x00009375
   11804:	0001071d 	.word	0x0001071d
   11808:	00010669 	.word	0x00010669
   1180c:	000108a5 	.word	0x000108a5
   11810:	00018d33 	.word	0x00018d33
   11814:	00000223 	.word	0x00000223
   11818:	00000229 	.word	0x00000229
   1181c:	00000225 	.word	0x00000225
   11820:	0000cbad 	.word	0x0000cbad
   11824:	00011451 	.word	0x00011451
   11828:	000103c5 	.word	0x000103c5
   1182c:	00010359 	.word	0x00010359

00011830 <LorawanSetDataRange>:
   11830:	2201      	movs	r2, #1
   11832:	b530      	push	{r4, r5, lr}
   11834:	b085      	sub	sp, #20
   11836:	ab01      	add	r3, sp, #4
   11838:	ac02      	add	r4, sp, #8
   1183a:	7018      	strb	r0, [r3, #0]
   1183c:	7020      	strb	r0, [r4, #0]
   1183e:	7061      	strb	r1, [r4, #1]
   11840:	2015      	movs	r0, #21
   11842:	0019      	movs	r1, r3
   11844:	4d11      	ldr	r5, [pc, #68]	; (1188c <LorawanSetDataRange+0x5c>)
   11846:	705a      	strb	r2, [r3, #1]
   11848:	47a8      	blx	r5
   1184a:	2808      	cmp	r0, #8
   1184c:	d003      	beq.n	11856 <LorawanSetDataRange+0x26>
   1184e:	250a      	movs	r5, #10
   11850:	0028      	movs	r0, r5
   11852:	b005      	add	sp, #20
   11854:	bd30      	pop	{r4, r5, pc}
   11856:	0021      	movs	r1, r4
   11858:	2012      	movs	r0, #18
   1185a:	47a8      	blx	r5
   1185c:	0005      	movs	r5, r0
   1185e:	2808      	cmp	r0, #8
   11860:	d1f5      	bne.n	1184e <LorawanSetDataRange+0x1e>
   11862:	0021      	movs	r1, r4
   11864:	4b0a      	ldr	r3, [pc, #40]	; (11890 <LorawanSetDataRange+0x60>)
   11866:	ac03      	add	r4, sp, #12
   11868:	2012      	movs	r0, #18
   1186a:	4798      	blx	r3
   1186c:	0022      	movs	r2, r4
   1186e:	2100      	movs	r1, #0
   11870:	4b08      	ldr	r3, [pc, #32]	; (11894 <LorawanSetDataRange+0x64>)
   11872:	2014      	movs	r0, #20
   11874:	4798      	blx	r3
   11876:	4b08      	ldr	r3, [pc, #32]	; (11898 <LorawanSetDataRange+0x68>)
   11878:	7821      	ldrb	r1, [r4, #0]
   1187a:	001a      	movs	r2, r3
   1187c:	32f3      	adds	r2, #243	; 0xf3
   1187e:	7011      	strb	r1, [r2, #0]
   11880:	7862      	ldrb	r2, [r4, #1]
   11882:	33f4      	adds	r3, #244	; 0xf4
   11884:	701a      	strb	r2, [r3, #0]
   11886:	4b05      	ldr	r3, [pc, #20]	; (1189c <LorawanSetDataRange+0x6c>)
   11888:	4798      	blx	r3
   1188a:	e7e1      	b.n	11850 <LorawanSetDataRange+0x20>
   1188c:	0000cbc9 	.word	0x0000cbc9
   11890:	0000cbe5 	.word	0x0000cbe5
   11894:	0000cbad 	.word	0x0000cbad
   11898:	20003170 	.word	0x20003170
   1189c:	00011451 	.word	0x00011451

000118a0 <LorawanSetChannelIdStatus>:
   118a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
   118a2:	466b      	mov	r3, sp
   118a4:	7018      	strb	r0, [r3, #0]
   118a6:	7059      	strb	r1, [r3, #1]
   118a8:	2016      	movs	r0, #22
   118aa:	4669      	mov	r1, sp
   118ac:	4b0c      	ldr	r3, [pc, #48]	; (118e0 <LorawanSetChannelIdStatus+0x40>)
   118ae:	4798      	blx	r3
   118b0:	0004      	movs	r4, r0
   118b2:	2808      	cmp	r0, #8
   118b4:	d111      	bne.n	118da <LorawanSetChannelIdStatus+0x3a>
   118b6:	ad01      	add	r5, sp, #4
   118b8:	002a      	movs	r2, r5
   118ba:	2100      	movs	r1, #0
   118bc:	4b09      	ldr	r3, [pc, #36]	; (118e4 <LorawanSetChannelIdStatus+0x44>)
   118be:	2014      	movs	r0, #20
   118c0:	4798      	blx	r3
   118c2:	4b09      	ldr	r3, [pc, #36]	; (118e8 <LorawanSetChannelIdStatus+0x48>)
   118c4:	7829      	ldrb	r1, [r5, #0]
   118c6:	001a      	movs	r2, r3
   118c8:	32f3      	adds	r2, #243	; 0xf3
   118ca:	7011      	strb	r1, [r2, #0]
   118cc:	786a      	ldrb	r2, [r5, #1]
   118ce:	33f4      	adds	r3, #244	; 0xf4
   118d0:	701a      	strb	r2, [r3, #0]
   118d2:	4b06      	ldr	r3, [pc, #24]	; (118ec <LorawanSetChannelIdStatus+0x4c>)
   118d4:	4798      	blx	r3
   118d6:	0020      	movs	r0, r4
   118d8:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
   118da:	240a      	movs	r4, #10
   118dc:	e7fb      	b.n	118d6 <LorawanSetChannelIdStatus+0x36>
   118de:	46c0      	nop			; (mov r8, r8)
   118e0:	0000cbe5 	.word	0x0000cbe5
   118e4:	0000cbad 	.word	0x0000cbad
   118e8:	20003170 	.word	0x20003170
   118ec:	00011451 	.word	0x00011451

000118f0 <LORAWAN_RxDone>:
   118f0:	b5f0      	push	{r4, r5, r6, r7, lr}
   118f2:	4bc4      	ldr	r3, [pc, #784]	; (11c04 <LORAWAN_RxDone+0x314>)
   118f4:	b093      	sub	sp, #76	; 0x4c
   118f6:	781b      	ldrb	r3, [r3, #0]
   118f8:	0007      	movs	r7, r0
   118fa:	b25a      	sxtb	r2, r3
   118fc:	9106      	str	r1, [sp, #24]
   118fe:	4cc2      	ldr	r4, [pc, #776]	; (11c08 <LORAWAN_RxDone+0x318>)
   11900:	2a00      	cmp	r2, #0
   11902:	da01      	bge.n	11908 <LORAWAN_RxDone+0x18>
   11904:	f000 fc86 	bl	12214 <LORAWAN_RxDone+0x924>
   11908:	7801      	ldrb	r1, [r0, #0]
   1190a:	221f      	movs	r2, #31
   1190c:	000e      	movs	r6, r1
   1190e:	4396      	bics	r6, r2
   11910:	2e20      	cmp	r6, #32
   11912:	d000      	beq.n	11916 <LORAWAN_RxDone+0x26>
   11914:	e1ae      	b.n	11c74 <LORAWAN_RxDone+0x384>
   11916:	7822      	ldrb	r2, [r4, #0]
   11918:	2a00      	cmp	r2, #0
   1191a:	d001      	beq.n	11920 <LORAWAN_RxDone+0x30>
   1191c:	f000 fc66 	bl	121ec <LORAWAN_RxDone+0x8fc>
   11920:	0022      	movs	r2, r4
   11922:	3294      	adds	r2, #148	; 0x94
   11924:	7812      	ldrb	r2, [r2, #0]
   11926:	0752      	lsls	r2, r2, #29
   11928:	d401      	bmi.n	1192e <LORAWAN_RxDone+0x3e>
   1192a:	f000 fc5f 	bl	121ec <LORAWAN_RxDone+0x8fc>
   1192e:	9b06      	ldr	r3, [sp, #24]
   11930:	3b01      	subs	r3, #1
   11932:	b2db      	uxtb	r3, r3
   11934:	9307      	str	r3, [sp, #28]
   11936:	4bb5      	ldr	r3, [pc, #724]	; (11c0c <LORAWAN_RxDone+0x31c>)
   11938:	469c      	mov	ip, r3
   1193a:	9b07      	ldr	r3, [sp, #28]
   1193c:	2b00      	cmp	r3, #0
   1193e:	d12c      	bne.n	1199a <LORAWAN_RxDone+0xaa>
   11940:	9b06      	ldr	r3, [sp, #24]
   11942:	4660      	mov	r0, ip
   11944:	1f1d      	subs	r5, r3, #4
   11946:	b2eb      	uxtb	r3, r5
   11948:	9300      	str	r3, [sp, #0]
   1194a:	4ab1      	ldr	r2, [pc, #708]	; (11c10 <LORAWAN_RxDone+0x320>)
   1194c:	003b      	movs	r3, r7
   1194e:	9907      	ldr	r1, [sp, #28]
   11950:	4eb0      	ldr	r6, [pc, #704]	; (11c14 <LORAWAN_RxDone+0x324>)
   11952:	47b0      	blx	r6
   11954:	2204      	movs	r2, #4
   11956:	49ae      	ldr	r1, [pc, #696]	; (11c10 <LORAWAN_RxDone+0x320>)
   11958:	4baf      	ldr	r3, [pc, #700]	; (11c18 <LORAWAN_RxDone+0x328>)
   1195a:	a810      	add	r0, sp, #64	; 0x40
   1195c:	4798      	blx	r3
   1195e:	9e10      	ldr	r6, [sp, #64]	; 0x40
   11960:	1979      	adds	r1, r7, r5
   11962:	2204      	movs	r2, #4
   11964:	4bac      	ldr	r3, [pc, #688]	; (11c18 <LORAWAN_RxDone+0x328>)
   11966:	a810      	add	r0, sp, #64	; 0x40
   11968:	960d      	str	r6, [sp, #52]	; 0x34
   1196a:	4798      	blx	r3
   1196c:	9a10      	ldr	r2, [sp, #64]	; 0x40
   1196e:	4ba6      	ldr	r3, [pc, #664]	; (11c08 <LORAWAN_RxDone+0x318>)
   11970:	210e      	movs	r1, #14
   11972:	42b2      	cmp	r2, r6
   11974:	d029      	beq.n	119ca <LORAWAN_RxDone+0xda>
   11976:	001a      	movs	r2, r3
   11978:	3284      	adds	r2, #132	; 0x84
   1197a:	7812      	ldrb	r2, [r2, #0]
   1197c:	400a      	ands	r2, r1
   1197e:	2a0a      	cmp	r2, #10
   11980:	d005      	beq.n	1198e <LORAWAN_RxDone+0x9e>
   11982:	2a06      	cmp	r2, #6
   11984:	d106      	bne.n	11994 <LORAWAN_RxDone+0xa4>
   11986:	33f9      	adds	r3, #249	; 0xf9
   11988:	781b      	ldrb	r3, [r3, #0]
   1198a:	2b00      	cmp	r3, #0
   1198c:	d002      	beq.n	11994 <LORAWAN_RxDone+0xa4>
   1198e:	2018      	movs	r0, #24
   11990:	4ba2      	ldr	r3, [pc, #648]	; (11c1c <LORAWAN_RxDone+0x32c>)
   11992:	4798      	blx	r3
   11994:	4ba2      	ldr	r3, [pc, #648]	; (11c20 <LORAWAN_RxDone+0x330>)
   11996:	4798      	blx	r3
   11998:	e1d0      	b.n	11d3c <LORAWAN_RxDone+0x44c>
   1199a:	9b06      	ldr	r3, [sp, #24]
   1199c:	9a07      	ldr	r2, [sp, #28]
   1199e:	2100      	movs	r1, #0
   119a0:	1a98      	subs	r0, r3, r2
   119a2:	1838      	adds	r0, r7, r0
   119a4:	4662      	mov	r2, ip
   119a6:	4b9f      	ldr	r3, [pc, #636]	; (11c24 <LORAWAN_RxDone+0x334>)
   119a8:	4798      	blx	r3
   119aa:	2800      	cmp	r0, #0
   119ac:	d006      	beq.n	119bc <LORAWAN_RxDone+0xcc>
   119ae:	4b9b      	ldr	r3, [pc, #620]	; (11c1c <LORAWAN_RxDone+0x32c>)
   119b0:	4798      	blx	r3
   119b2:	4b9b      	ldr	r3, [pc, #620]	; (11c20 <LORAWAN_RxDone+0x330>)
   119b4:	4798      	blx	r3
   119b6:	201f      	movs	r0, #31
   119b8:	b013      	add	sp, #76	; 0x4c
   119ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
   119bc:	9b07      	ldr	r3, [sp, #28]
   119be:	2b10      	cmp	r3, #16
   119c0:	d901      	bls.n	119c6 <LORAWAN_RxDone+0xd6>
   119c2:	3b10      	subs	r3, #16
   119c4:	e7b5      	b.n	11932 <LORAWAN_RxDone+0x42>
   119c6:	9007      	str	r0, [sp, #28]
   119c8:	e7b5      	b.n	11936 <LORAWAN_RxDone+0x46>
   119ca:	001a      	movs	r2, r3
   119cc:	3284      	adds	r2, #132	; 0x84
   119ce:	7812      	ldrb	r2, [r2, #0]
   119d0:	400a      	ands	r2, r1
   119d2:	2a06      	cmp	r2, #6
   119d4:	d103      	bne.n	119de <LORAWAN_RxDone+0xee>
   119d6:	33ec      	adds	r3, #236	; 0xec
   119d8:	7818      	ldrb	r0, [r3, #0]
   119da:	4b93      	ldr	r3, [pc, #588]	; (11c28 <LORAWAN_RxDone+0x338>)
   119dc:	4798      	blx	r3
   119de:	7a3a      	ldrb	r2, [r7, #8]
   119e0:	79fb      	ldrb	r3, [r7, #7]
   119e2:	0212      	lsls	r2, r2, #8
   119e4:	431a      	orrs	r2, r3
   119e6:	7a7b      	ldrb	r3, [r7, #9]
   119e8:	2001      	movs	r0, #1
   119ea:	041b      	lsls	r3, r3, #16
   119ec:	431a      	orrs	r2, r3
   119ee:	7abb      	ldrb	r3, [r7, #10]
   119f0:	061b      	lsls	r3, r3, #24
   119f2:	4313      	orrs	r3, r2
   119f4:	0a19      	lsrs	r1, r3, #8
   119f6:	7063      	strb	r3, [r4, #1]
   119f8:	70a1      	strb	r1, [r4, #2]
   119fa:	0c19      	lsrs	r1, r3, #16
   119fc:	0e1b      	lsrs	r3, r3, #24
   119fe:	70e1      	strb	r1, [r4, #3]
   11a00:	7123      	strb	r3, [r4, #4]
   11a02:	240f      	movs	r4, #15
   11a04:	2103      	movs	r1, #3
   11a06:	4b89      	ldr	r3, [pc, #548]	; (11c2c <LORAWAN_RxDone+0x33c>)
   11a08:	4798      	blx	r3
   11a0a:	7b38      	ldrb	r0, [r7, #12]
   11a0c:	4b88      	ldr	r3, [pc, #544]	; (11c30 <LORAWAN_RxDone+0x340>)
   11a0e:	4020      	ands	r0, r4
   11a10:	4798      	blx	r3
   11a12:	7af8      	ldrb	r0, [r7, #11]
   11a14:	4b87      	ldr	r3, [pc, #540]	; (11c34 <LORAWAN_RxDone+0x344>)
   11a16:	0641      	lsls	r1, r0, #25
   11a18:	0700      	lsls	r0, r0, #28
   11a1a:	0f49      	lsrs	r1, r1, #29
   11a1c:	0f00      	lsrs	r0, r0, #28
   11a1e:	4798      	blx	r3
   11a20:	4b85      	ldr	r3, [pc, #532]	; (11c38 <LORAWAN_RxDone+0x348>)
   11a22:	2100      	movs	r1, #0
   11a24:	203b      	movs	r0, #59	; 0x3b
   11a26:	4798      	blx	r3
   11a28:	9b06      	ldr	r3, [sp, #24]
   11a2a:	2b21      	cmp	r3, #33	; 0x21
   11a2c:	d000      	beq.n	11a30 <LORAWAN_RxDone+0x140>
   11a2e:	e08c      	b.n	11b4a <LORAWAN_RxDone+0x25a>
   11a30:	251a      	movs	r5, #26
   11a32:	ab04      	add	r3, sp, #16
   11a34:	18ed      	adds	r5, r5, r3
   11a36:	002a      	movs	r2, r5
   11a38:	4b80      	ldr	r3, [pc, #512]	; (11c3c <LORAWAN_RxDone+0x34c>)
   11a3a:	4981      	ldr	r1, [pc, #516]	; (11c40 <LORAWAN_RxDone+0x350>)
   11a3c:	2007      	movs	r0, #7
   11a3e:	4798      	blx	r3
   11a40:	782b      	ldrb	r3, [r5, #0]
   11a42:	2bff      	cmp	r3, #255	; 0xff
   11a44:	d100      	bne.n	11a48 <LORAWAN_RxDone+0x158>
   11a46:	e080      	b.n	11b4a <LORAWAN_RxDone+0x25a>
   11a48:	2350      	movs	r3, #80	; 0x50
   11a4a:	43a3      	bics	r3, r4
   11a4c:	9308      	str	r3, [sp, #32]
   11a4e:	003b      	movs	r3, r7
   11a50:	330d      	adds	r3, #13
   11a52:	9306      	str	r3, [sp, #24]
   11a54:	2600      	movs	r6, #0
   11a56:	2203      	movs	r2, #3
   11a58:	9906      	ldr	r1, [sp, #24]
   11a5a:	4b6f      	ldr	r3, [pc, #444]	; (11c18 <LORAWAN_RxDone+0x328>)
   11a5c:	a80e      	add	r0, sp, #56	; 0x38
   11a5e:	960e      	str	r6, [sp, #56]	; 0x38
   11a60:	4798      	blx	r3
   11a62:	2364      	movs	r3, #100	; 0x64
   11a64:	990e      	ldr	r1, [sp, #56]	; 0x38
   11a66:	aa04      	add	r2, sp, #16
   11a68:	4359      	muls	r1, r3
   11a6a:	3b4a      	subs	r3, #74	; 0x4a
   11a6c:	189b      	adds	r3, r3, r2
   11a6e:	7818      	ldrb	r0, [r3, #0]
   11a70:	9b07      	ldr	r3, [sp, #28]
   11a72:	910e      	str	r1, [sp, #56]	; 0x38
   11a74:	1818      	adds	r0, r3, r0
   11a76:	b2c0      	uxtb	r0, r0
   11a78:	76d0      	strb	r0, [r2, #27]
   11a7a:	42b1      	cmp	r1, r6
   11a7c:	d100      	bne.n	11a80 <LORAWAN_RxDone+0x190>
   11a7e:	e0a7      	b.n	11bd0 <LORAWAN_RxDone+0x2e0>
   11a80:	466b      	mov	r3, sp
   11a82:	2220      	movs	r2, #32
   11a84:	189b      	adds	r3, r3, r2
   11a86:	781b      	ldrb	r3, [r3, #0]
   11a88:	ad10      	add	r5, sp, #64	; 0x40
   11a8a:	ac0b      	add	r4, sp, #44	; 0x2c
   11a8c:	7128      	strb	r0, [r5, #4]
   11a8e:	9110      	str	r1, [sp, #64]	; 0x40
   11a90:	7020      	strb	r0, [r4, #0]
   11a92:	7063      	strb	r3, [r4, #1]
   11a94:	0029      	movs	r1, r5
   11a96:	2002      	movs	r0, #2
   11a98:	4b6a      	ldr	r3, [pc, #424]	; (11c44 <LORAWAN_RxDone+0x354>)
   11a9a:	4798      	blx	r3
   11a9c:	2808      	cmp	r0, #8
   11a9e:	d140      	bne.n	11b22 <LORAWAN_RxDone+0x232>
   11aa0:	0029      	movs	r1, r5
   11aa2:	0030      	movs	r0, r6
   11aa4:	4b64      	ldr	r3, [pc, #400]	; (11c38 <LORAWAN_RxDone+0x348>)
   11aa6:	4798      	blx	r3
   11aa8:	ad0c      	add	r5, sp, #48	; 0x30
   11aaa:	0021      	movs	r1, r4
   11aac:	4b62      	ldr	r3, [pc, #392]	; (11c38 <LORAWAN_RxDone+0x348>)
   11aae:	2012      	movs	r0, #18
   11ab0:	4798      	blx	r3
   11ab2:	0031      	movs	r1, r6
   11ab4:	002a      	movs	r2, r5
   11ab6:	4e61      	ldr	r6, [pc, #388]	; (11c3c <LORAWAN_RxDone+0x34c>)
   11ab8:	2014      	movs	r0, #20
   11aba:	47b0      	blx	r6
   11abc:	4c52      	ldr	r4, [pc, #328]	; (11c08 <LORAWAN_RxDone+0x318>)
   11abe:	782a      	ldrb	r2, [r5, #0]
   11ac0:	0023      	movs	r3, r4
   11ac2:	33f3      	adds	r3, #243	; 0xf3
   11ac4:	701a      	strb	r2, [r3, #0]
   11ac6:	0023      	movs	r3, r4
   11ac8:	786a      	ldrb	r2, [r5, #1]
   11aca:	2522      	movs	r5, #34	; 0x22
   11acc:	33f4      	adds	r3, #244	; 0xf4
   11ace:	701a      	strb	r2, [r3, #0]
   11ad0:	4b5d      	ldr	r3, [pc, #372]	; (11c48 <LORAWAN_RxDone+0x358>)
   11ad2:	4798      	blx	r3
   11ad4:	ab04      	add	r3, sp, #16
   11ad6:	18ed      	adds	r5, r5, r3
   11ad8:	231b      	movs	r3, #27
   11ada:	a904      	add	r1, sp, #16
   11adc:	185b      	adds	r3, r3, r1
   11ade:	0019      	movs	r1, r3
   11ae0:	002a      	movs	r2, r5
   11ae2:	201e      	movs	r0, #30
   11ae4:	47b0      	blx	r6
   11ae6:	0023      	movs	r3, r4
   11ae8:	33ff      	adds	r3, #255	; 0xff
   11aea:	7f5b      	ldrb	r3, [r3, #29]
   11aec:	079b      	lsls	r3, r3, #30
   11aee:	d508      	bpl.n	11b02 <LORAWAN_RxDone+0x212>
   11af0:	ab04      	add	r3, sp, #16
   11af2:	7edb      	ldrb	r3, [r3, #27]
   11af4:	a90f      	add	r1, sp, #60	; 0x3c
   11af6:	708b      	strb	r3, [r1, #2]
   11af8:	882b      	ldrh	r3, [r5, #0]
   11afa:	201e      	movs	r0, #30
   11afc:	800b      	strh	r3, [r1, #0]
   11afe:	4b4e      	ldr	r3, [pc, #312]	; (11c38 <LORAWAN_RxDone+0x348>)
   11b00:	4798      	blx	r3
   11b02:	231b      	movs	r3, #27
   11b04:	aa04      	add	r2, sp, #16
   11b06:	189b      	adds	r3, r3, r2
   11b08:	7818      	ldrb	r0, [r3, #0]
   11b0a:	2101      	movs	r1, #1
   11b0c:	4b4f      	ldr	r3, [pc, #316]	; (11c4c <LORAWAN_RxDone+0x35c>)
   11b0e:	4798      	blx	r3
   11b10:	2204      	movs	r2, #4
   11b12:	3484      	adds	r4, #132	; 0x84
   11b14:	7863      	ldrb	r3, [r4, #1]
   11b16:	210b      	movs	r1, #11
   11b18:	4313      	orrs	r3, r2
   11b1a:	7063      	strb	r3, [r4, #1]
   11b1c:	2001      	movs	r0, #1
   11b1e:	4b43      	ldr	r3, [pc, #268]	; (11c2c <LORAWAN_RxDone+0x33c>)
   11b20:	4798      	blx	r3
   11b22:	9b07      	ldr	r3, [sp, #28]
   11b24:	3301      	adds	r3, #1
   11b26:	b2db      	uxtb	r3, r3
   11b28:	9307      	str	r3, [sp, #28]
   11b2a:	9b06      	ldr	r3, [sp, #24]
   11b2c:	3303      	adds	r3, #3
   11b2e:	9306      	str	r3, [sp, #24]
   11b30:	9b07      	ldr	r3, [sp, #28]
   11b32:	2b05      	cmp	r3, #5
   11b34:	d18e      	bne.n	11a54 <LORAWAN_RxDone+0x164>
   11b36:	2204      	movs	r2, #4
   11b38:	4b33      	ldr	r3, [pc, #204]	; (11c08 <LORAWAN_RxDone+0x318>)
   11b3a:	2001      	movs	r0, #1
   11b3c:	3384      	adds	r3, #132	; 0x84
   11b3e:	7859      	ldrb	r1, [r3, #1]
   11b40:	430a      	orrs	r2, r1
   11b42:	705a      	strb	r2, [r3, #1]
   11b44:	210b      	movs	r1, #11
   11b46:	4b39      	ldr	r3, [pc, #228]	; (11c2c <LORAWAN_RxDone+0x33c>)
   11b48:	4798      	blx	r3
   11b4a:	4d41      	ldr	r5, [pc, #260]	; (11c50 <LORAWAN_RxDone+0x360>)
   11b4c:	1c7e      	adds	r6, r7, #1
   11b4e:	3704      	adds	r7, #4
   11b50:	0028      	movs	r0, r5
   11b52:	003a      	movs	r2, r7
   11b54:	0031      	movs	r1, r6
   11b56:	4b3f      	ldr	r3, [pc, #252]	; (11c54 <LORAWAN_RxDone+0x364>)
   11b58:	4798      	blx	r3
   11b5a:	2302      	movs	r3, #2
   11b5c:	4c2a      	ldr	r4, [pc, #168]	; (11c08 <LORAWAN_RxDone+0x318>)
   11b5e:	0028      	movs	r0, r5
   11b60:	7563      	strb	r3, [r4, #21]
   11b62:	4a2a      	ldr	r2, [pc, #168]	; (11c0c <LORAWAN_RxDone+0x31c>)
   11b64:	3b01      	subs	r3, #1
   11b66:	2100      	movs	r1, #0
   11b68:	4d3b      	ldr	r5, [pc, #236]	; (11c58 <LORAWAN_RxDone+0x368>)
   11b6a:	47a8      	blx	r5
   11b6c:	2800      	cmp	r0, #0
   11b6e:	d003      	beq.n	11b78 <LORAWAN_RxDone+0x288>
   11b70:	4b2a      	ldr	r3, [pc, #168]	; (11c1c <LORAWAN_RxDone+0x32c>)
   11b72:	4798      	blx	r3
   11b74:	4b2a      	ldr	r3, [pc, #168]	; (11c20 <LORAWAN_RxDone+0x330>)
   11b76:	4798      	blx	r3
   11b78:	2105      	movs	r1, #5
   11b7a:	4b2c      	ldr	r3, [pc, #176]	; (11c2c <LORAWAN_RxDone+0x33c>)
   11b7c:	2001      	movs	r0, #1
   11b7e:	4798      	blx	r3
   11b80:	4d36      	ldr	r5, [pc, #216]	; (11c5c <LORAWAN_RxDone+0x36c>)
   11b82:	003a      	movs	r2, r7
   11b84:	0028      	movs	r0, r5
   11b86:	0031      	movs	r1, r6
   11b88:	4b32      	ldr	r3, [pc, #200]	; (11c54 <LORAWAN_RxDone+0x364>)
   11b8a:	4798      	blx	r3
   11b8c:	2301      	movs	r3, #1
   11b8e:	0028      	movs	r0, r5
   11b90:	7163      	strb	r3, [r4, #5]
   11b92:	4a1e      	ldr	r2, [pc, #120]	; (11c0c <LORAWAN_RxDone+0x31c>)
   11b94:	18db      	adds	r3, r3, r3
   11b96:	2100      	movs	r1, #0
   11b98:	4d2f      	ldr	r5, [pc, #188]	; (11c58 <LORAWAN_RxDone+0x368>)
   11b9a:	47a8      	blx	r5
   11b9c:	2800      	cmp	r0, #0
   11b9e:	d003      	beq.n	11ba8 <LORAWAN_RxDone+0x2b8>
   11ba0:	4b1e      	ldr	r3, [pc, #120]	; (11c1c <LORAWAN_RxDone+0x32c>)
   11ba2:	4798      	blx	r3
   11ba4:	4b1e      	ldr	r3, [pc, #120]	; (11c20 <LORAWAN_RxDone+0x330>)
   11ba6:	4798      	blx	r3
   11ba8:	4b20      	ldr	r3, [pc, #128]	; (11c2c <LORAWAN_RxDone+0x33c>)
   11baa:	2104      	movs	r1, #4
   11bac:	2001      	movs	r0, #1
   11bae:	4798      	blx	r3
   11bb0:	4b2b      	ldr	r3, [pc, #172]	; (11c60 <LORAWAN_RxDone+0x370>)
   11bb2:	5ce3      	ldrb	r3, [r4, r3]
   11bb4:	2b00      	cmp	r3, #0
   11bb6:	d017      	beq.n	11be8 <LORAWAN_RxDone+0x2f8>
   11bb8:	492a      	ldr	r1, [pc, #168]	; (11c64 <LORAWAN_RxDone+0x374>)
   11bba:	2002      	movs	r0, #2
   11bbc:	4c2a      	ldr	r4, [pc, #168]	; (11c68 <LORAWAN_RxDone+0x378>)
   11bbe:	47a0      	blx	r4
   11bc0:	2800      	cmp	r0, #0
   11bc2:	d008      	beq.n	11bd6 <LORAWAN_RxDone+0x2e6>
   11bc4:	4b15      	ldr	r3, [pc, #84]	; (11c1c <LORAWAN_RxDone+0x32c>)
   11bc6:	4798      	blx	r3
   11bc8:	4b15      	ldr	r3, [pc, #84]	; (11c20 <LORAWAN_RxDone+0x330>)
   11bca:	4798      	blx	r3
   11bcc:	2023      	movs	r0, #35	; 0x23
   11bce:	e6f3      	b.n	119b8 <LORAWAN_RxDone+0xc8>
   11bd0:	4b1e      	ldr	r3, [pc, #120]	; (11c4c <LORAWAN_RxDone+0x35c>)
   11bd2:	4798      	blx	r3
   11bd4:	e7a5      	b.n	11b22 <LORAWAN_RxDone+0x232>
   11bd6:	4925      	ldr	r1, [pc, #148]	; (11c6c <LORAWAN_RxDone+0x37c>)
   11bd8:	2001      	movs	r0, #1
   11bda:	47a0      	blx	r4
   11bdc:	2800      	cmp	r0, #0
   11bde:	d1f1      	bne.n	11bc4 <LORAWAN_RxDone+0x2d4>
   11be0:	4b23      	ldr	r3, [pc, #140]	; (11c70 <LORAWAN_RxDone+0x380>)
   11be2:	4798      	blx	r3
   11be4:	2008      	movs	r0, #8
   11be6:	e6e7      	b.n	119b8 <LORAWAN_RxDone+0xc8>
   11be8:	0020      	movs	r0, r4
   11bea:	0021      	movs	r1, r4
   11bec:	2210      	movs	r2, #16
   11bee:	3115      	adds	r1, #21
   11bf0:	4d09      	ldr	r5, [pc, #36]	; (11c18 <LORAWAN_RxDone+0x328>)
   11bf2:	3035      	adds	r0, #53	; 0x35
   11bf4:	47a8      	blx	r5
   11bf6:	0020      	movs	r0, r4
   11bf8:	1d61      	adds	r1, r4, #5
   11bfa:	2210      	movs	r2, #16
   11bfc:	3025      	adds	r0, #37	; 0x25
   11bfe:	47a8      	blx	r5
   11c00:	e7ee      	b.n	11be0 <LORAWAN_RxDone+0x2f0>
   11c02:	46c0      	nop			; (mov r8, r8)
   11c04:	200031f4 	.word	0x200031f4
   11c08:	20003170 	.word	0x20003170
   11c0c:	200031b5 	.word	0x200031b5
   11c10:	20001eb5 	.word	0x20001eb5
   11c14:	00007259 	.word	0x00007259
   11c18:	00016827 	.word	0x00016827
   11c1c:	000104d1 	.word	0x000104d1
   11c20:	00011385 	.word	0x00011385
   11c24:	00007221 	.word	0x00007221
   11c28:	0000d40d 	.word	0x0000d40d
   11c2c:	00009375 	.word	0x00009375
   11c30:	0000fc61 	.word	0x0000fc61
   11c34:	00010375 	.word	0x00010375
   11c38:	0000cbe5 	.word	0x0000cbe5
   11c3c:	0000cbad 	.word	0x0000cbad
   11c40:	20003257 	.word	0x20003257
   11c44:	0000cbc9 	.word	0x0000cbc9
   11c48:	00011451 	.word	0x00011451
   11c4c:	000118a1 	.word	0x000118a1
   11c50:	20003185 	.word	0x20003185
   11c54:	0000ff8d 	.word	0x0000ff8d
   11c58:	00007249 	.word	0x00007249
   11c5c:	20003175 	.word	0x20003175
   11c60:	0000022d 	.word	0x0000022d
   11c64:	20003195 	.word	0x20003195
   11c68:	00007255 	.word	0x00007255
   11c6c:	200031a5 	.word	0x200031a5
   11c70:	0000fea9 	.word	0x0000fea9
   11c74:	22bf      	movs	r2, #191	; 0xbf
   11c76:	3e60      	subs	r6, #96	; 0x60
   11c78:	4016      	ands	r6, r2
   11c7a:	d000      	beq.n	11c7e <LORAWAN_RxDone+0x38e>
   11c7c:	e2b6      	b.n	121ec <LORAWAN_RxDone+0x8fc>
   11c7e:	2501      	movs	r5, #1
   11c80:	422b      	tst	r3, r5
   11c82:	d100      	bne.n	11c86 <LORAWAN_RxDone+0x396>
   11c84:	e2b2      	b.n	121ec <LORAWAN_RxDone+0x8fc>
   11c86:	7922      	ldrb	r2, [r4, #4]
   11c88:	6823      	ldr	r3, [r4, #0]
   11c8a:	0612      	lsls	r2, r2, #24
   11c8c:	0a1b      	lsrs	r3, r3, #8
   11c8e:	431a      	orrs	r2, r3
   11c90:	0023      	movs	r3, r4
   11c92:	33e0      	adds	r3, #224	; 0xe0
   11c94:	701e      	strb	r6, [r3, #0]
   11c96:	9207      	str	r2, [sp, #28]
   11c98:	7882      	ldrb	r2, [r0, #2]
   11c9a:	7843      	ldrb	r3, [r0, #1]
   11c9c:	0212      	lsls	r2, r2, #8
   11c9e:	431a      	orrs	r2, r3
   11ca0:	78c3      	ldrb	r3, [r0, #3]
   11ca2:	041b      	lsls	r3, r3, #16
   11ca4:	431a      	orrs	r2, r3
   11ca6:	7903      	ldrb	r3, [r0, #4]
   11ca8:	061b      	lsls	r3, r3, #24
   11caa:	4313      	orrs	r3, r2
   11cac:	9a07      	ldr	r2, [sp, #28]
   11cae:	429a      	cmp	r2, r3
   11cb0:	d100      	bne.n	11cb4 <LORAWAN_RxDone+0x3c4>
   11cb2:	e2cc      	b.n	1224e <LORAWAN_RxDone+0x95e>
   11cb4:	ab04      	add	r3, sp, #16
   11cb6:	3521      	adds	r5, #33	; 0x21
   11cb8:	18ed      	adds	r5, r5, r3
   11cba:	7a02      	ldrb	r2, [r0, #8]
   11cbc:	0949      	lsrs	r1, r1, #5
   11cbe:	002b      	movs	r3, r5
   11cc0:	4eda      	ldr	r6, [pc, #872]	; (1202c <LORAWAN_RxDone+0x73c>)
   11cc2:	47b0      	blx	r6
   11cc4:	2808      	cmp	r0, #8
   11cc6:	d131      	bne.n	11d2c <LORAWAN_RxDone+0x43c>
   11cc8:	233c      	movs	r3, #60	; 0x3c
   11cca:	7829      	ldrb	r1, [r5, #0]
   11ccc:	434b      	muls	r3, r1
   11cce:	001d      	movs	r5, r3
   11cd0:	3535      	adds	r5, #53	; 0x35
   11cd2:	35ff      	adds	r5, #255	; 0xff
   11cd4:	192d      	adds	r5, r5, r4
   11cd6:	18e4      	adds	r4, r4, r3
   11cd8:	0023      	movs	r3, r4
   11cda:	33fc      	adds	r3, #252	; 0xfc
   11cdc:	6b58      	ldr	r0, [r3, #52]	; 0x34
   11cde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
   11ce0:	9308      	str	r3, [sp, #32]
   11ce2:	79fb      	ldrb	r3, [r7, #7]
   11ce4:	79ba      	ldrb	r2, [r7, #6]
   11ce6:	021b      	lsls	r3, r3, #8
   11ce8:	4313      	orrs	r3, r2
   11cea:	0022      	movs	r2, r4
   11cec:	3255      	adds	r2, #85	; 0x55
   11cee:	32ff      	adds	r2, #255	; 0xff
   11cf0:	8816      	ldrh	r6, [r2, #0]
   11cf2:	429e      	cmp	r6, r3
   11cf4:	d908      	bls.n	11d08 <LORAWAN_RxDone+0x418>
   11cf6:	3457      	adds	r4, #87	; 0x57
   11cf8:	34ff      	adds	r4, #255	; 0xff
   11cfa:	8823      	ldrh	r3, [r4, #0]
   11cfc:	3301      	adds	r3, #1
   11cfe:	8023      	strh	r3, [r4, #0]
   11d00:	79fb      	ldrb	r3, [r7, #7]
   11d02:	79bc      	ldrb	r4, [r7, #6]
   11d04:	021b      	lsls	r3, r3, #8
   11d06:	4323      	orrs	r3, r4
   11d08:	8013      	strh	r3, [r2, #0]
   11d0a:	9b06      	ldr	r3, [sp, #24]
   11d0c:	9000      	str	r0, [sp, #0]
   11d0e:	1f1a      	subs	r2, r3, #4
   11d10:	233c      	movs	r3, #60	; 0x3c
   11d12:	434b      	muls	r3, r1
   11d14:	49c6      	ldr	r1, [pc, #792]	; (12030 <LORAWAN_RxDone+0x740>)
   11d16:	b2d2      	uxtb	r2, r2
   11d18:	18c9      	adds	r1, r1, r3
   11d1a:	31fc      	adds	r1, #252	; 0xfc
   11d1c:	2349      	movs	r3, #73	; 0x49
   11d1e:	6d89      	ldr	r1, [r1, #88]	; 0x58
   11d20:	2001      	movs	r0, #1
   11d22:	4cc4      	ldr	r4, [pc, #784]	; (12034 <LORAWAN_RxDone+0x744>)
   11d24:	47a0      	blx	r4
   11d26:	2301      	movs	r3, #1
   11d28:	9307      	str	r3, [sp, #28]
   11d2a:	e2a6      	b.n	1227a <LORAWAN_RxDone+0x98a>
   11d2c:	220e      	movs	r2, #14
   11d2e:	4bc2      	ldr	r3, [pc, #776]	; (12038 <LORAWAN_RxDone+0x748>)
   11d30:	781b      	ldrb	r3, [r3, #0]
   11d32:	4013      	ands	r3, r2
   11d34:	2b0a      	cmp	r3, #10
   11d36:	d008      	beq.n	11d4a <LORAWAN_RxDone+0x45a>
   11d38:	2b06      	cmp	r3, #6
   11d3a:	d001      	beq.n	11d40 <LORAWAN_RxDone+0x450>
   11d3c:	200a      	movs	r0, #10
   11d3e:	e63b      	b.n	119b8 <LORAWAN_RxDone+0xc8>
   11d40:	0023      	movs	r3, r4
   11d42:	33f9      	adds	r3, #249	; 0xf9
   11d44:	781b      	ldrb	r3, [r3, #0]
   11d46:	2b00      	cmp	r3, #0
   11d48:	d0f8      	beq.n	11d3c <LORAWAN_RxDone+0x44c>
   11d4a:	2220      	movs	r2, #32
   11d4c:	201e      	movs	r0, #30
   11d4e:	3494      	adds	r4, #148	; 0x94
   11d50:	7823      	ldrb	r3, [r4, #0]
   11d52:	4393      	bics	r3, r2
   11d54:	7023      	strb	r3, [r4, #0]
   11d56:	4bb9      	ldr	r3, [pc, #740]	; (1203c <LORAWAN_RxDone+0x74c>)
   11d58:	e61b      	b.n	11992 <LORAWAN_RxDone+0xa2>
   11d5a:	0022      	movs	r2, r4
   11d5c:	2102      	movs	r1, #2
   11d5e:	e2a6      	b.n	122ae <LORAWAN_RxDone+0x9be>
   11d60:	9b08      	ldr	r3, [sp, #32]
   11d62:	328c      	adds	r2, #140	; 0x8c
   11d64:	6013      	str	r3, [r2, #0]
   11d66:	e2e3      	b.n	12330 <LORAWAN_RxDone+0xa40>
   11d68:	9b07      	ldr	r3, [sp, #28]
   11d6a:	4cb1      	ldr	r4, [pc, #708]	; (12030 <LORAWAN_RxDone+0x740>)
   11d6c:	2b00      	cmp	r3, #0
   11d6e:	d000      	beq.n	11d72 <LORAWAN_RxDone+0x482>
   11d70:	e224      	b.n	121bc <LORAWAN_RxDone+0x8cc>
   11d72:	466a      	mov	r2, sp
   11d74:	0023      	movs	r3, r4
   11d76:	7f12      	ldrb	r2, [r2, #28]
   11d78:	33e3      	adds	r3, #227	; 0xe3
   11d7a:	701a      	strb	r2, [r3, #0]
   11d7c:	797b      	ldrb	r3, [r7, #5]
   11d7e:	2b7f      	cmp	r3, #127	; 0x7f
   11d80:	d909      	bls.n	11d96 <LORAWAN_RxDone+0x4a6>
   11d82:	0022      	movs	r2, r4
   11d84:	2320      	movs	r3, #32
   11d86:	3284      	adds	r2, #132	; 0x84
   11d88:	7811      	ldrb	r1, [r2, #0]
   11d8a:	2001      	movs	r0, #1
   11d8c:	430b      	orrs	r3, r1
   11d8e:	7013      	strb	r3, [r2, #0]
   11d90:	210b      	movs	r1, #11
   11d92:	4bab      	ldr	r3, [pc, #684]	; (12040 <LORAWAN_RxDone+0x750>)
   11d94:	4798      	blx	r3
   11d96:	797b      	ldrb	r3, [r7, #5]
   11d98:	06db      	lsls	r3, r3, #27
   11d9a:	d505      	bpl.n	11da8 <LORAWAN_RxDone+0x4b8>
   11d9c:	0022      	movs	r2, r4
   11d9e:	2308      	movs	r3, #8
   11da0:	3294      	adds	r2, #148	; 0x94
   11da2:	7811      	ldrb	r1, [r2, #0]
   11da4:	430b      	orrs	r3, r1
   11da6:	7013      	strb	r3, [r2, #0]
   11da8:	797b      	ldrb	r3, [r7, #5]
   11daa:	065b      	lsls	r3, r3, #25
   11dac:	d505      	bpl.n	11dba <LORAWAN_RxDone+0x4ca>
   11dae:	0022      	movs	r2, r4
   11db0:	2310      	movs	r3, #16
   11db2:	3294      	adds	r2, #148	; 0x94
   11db4:	7811      	ldrb	r1, [r2, #0]
   11db6:	430b      	orrs	r3, r1
   11db8:	7013      	strb	r3, [r2, #0]
   11dba:	221f      	movs	r2, #31
   11dbc:	783b      	ldrb	r3, [r7, #0]
   11dbe:	4393      	bics	r3, r2
   11dc0:	2ba0      	cmp	r3, #160	; 0xa0
   11dc2:	d105      	bne.n	11dd0 <LORAWAN_RxDone+0x4e0>
   11dc4:	0022      	movs	r2, r4
   11dc6:	3294      	adds	r2, #148	; 0x94
   11dc8:	7811      	ldrb	r1, [r2, #0]
   11dca:	3b9e      	subs	r3, #158	; 0x9e
   11dcc:	430b      	orrs	r3, r1
   11dce:	7013      	strb	r3, [r2, #0]
   11dd0:	7979      	ldrb	r1, [r7, #5]
   11dd2:	070b      	lsls	r3, r1, #28
   11dd4:	d100      	bne.n	11dd8 <LORAWAN_RxDone+0x4e8>
   11dd6:	e0d4      	b.n	11f82 <LORAWAN_RxDone+0x692>
   11dd8:	0709      	lsls	r1, r1, #28
   11dda:	0f09      	lsrs	r1, r1, #28
   11ddc:	187b      	adds	r3, r7, r1
   11dde:	7a1b      	ldrb	r3, [r3, #8]
   11de0:	2b00      	cmp	r3, #0
   11de2:	d100      	bne.n	11de6 <LORAWAN_RxDone+0x4f6>
   11de4:	e0a9      	b.n	11f3a <LORAWAN_RxDone+0x64a>
   11de6:	0038      	movs	r0, r7
   11de8:	4b96      	ldr	r3, [pc, #600]	; (12044 <LORAWAN_RxDone+0x754>)
   11dea:	3008      	adds	r0, #8
   11dec:	4798      	blx	r3
   11dee:	2301      	movs	r3, #1
   11df0:	0006      	movs	r6, r0
   11df2:	9307      	str	r3, [sp, #28]
   11df4:	7978      	ldrb	r0, [r7, #5]
   11df6:	9906      	ldr	r1, [sp, #24]
   11df8:	0703      	lsls	r3, r0, #28
   11dfa:	0f1b      	lsrs	r3, r3, #28
   11dfc:	001a      	movs	r2, r3
   11dfe:	320c      	adds	r2, #12
   11e00:	4291      	cmp	r1, r2
   11e02:	d100      	bne.n	11e06 <LORAWAN_RxDone+0x516>
   11e04:	e0f1      	b.n	11fea <LORAWAN_RxDone+0x6fa>
   11e06:	7832      	ldrb	r2, [r6, #0]
   11e08:	1ac9      	subs	r1, r1, r3
   11e0a:	b2c9      	uxtb	r1, r1
   11e0c:	9208      	str	r2, [sp, #32]
   11e0e:	000a      	movs	r2, r1
   11e10:	3319      	adds	r3, #25
   11e12:	3a0c      	subs	r2, #12
   11e14:	469c      	mov	ip, r3
   11e16:	9b08      	ldr	r3, [sp, #32]
   11e18:	b2d2      	uxtb	r2, r2
   11e1a:	9206      	str	r2, [sp, #24]
   11e1c:	1c75      	adds	r5, r6, #1
   11e1e:	4a84      	ldr	r2, [pc, #528]	; (12030 <LORAWAN_RxDone+0x740>)
   11e20:	2b00      	cmp	r3, #0
   11e22:	d100      	bne.n	11e26 <LORAWAN_RxDone+0x536>
   11e24:	e0b0      	b.n	11f88 <LORAWAN_RxDone+0x698>
   11e26:	6813      	ldr	r3, [r2, #0]
   11e28:	0010      	movs	r0, r2
   11e2a:	7912      	ldrb	r2, [r2, #4]
   11e2c:	0a1c      	lsrs	r4, r3, #8
   11e2e:	0612      	lsls	r2, r2, #24
   11e30:	4322      	orrs	r2, r4
   11e32:	9204      	str	r2, [sp, #16]
   11e34:	4a84      	ldr	r2, [pc, #528]	; (12048 <LORAWAN_RxDone+0x758>)
   11e36:	4663      	mov	r3, ip
   11e38:	9203      	str	r2, [sp, #12]
   11e3a:	466a      	mov	r2, sp
   11e3c:	8493      	strh	r3, [r2, #36]	; 0x24
   11e3e:	8c93      	ldrh	r3, [r2, #36]	; 0x24
   11e40:	2201      	movs	r2, #1
   11e42:	9302      	str	r3, [sp, #8]
   11e44:	4b81      	ldr	r3, [pc, #516]	; (1204c <LORAWAN_RxDone+0x75c>)
   11e46:	308c      	adds	r0, #140	; 0x8c
   11e48:	390d      	subs	r1, #13
   11e4a:	9201      	str	r2, [sp, #4]
   11e4c:	9300      	str	r3, [sp, #0]
   11e4e:	6803      	ldr	r3, [r0, #0]
   11e50:	b2c9      	uxtb	r1, r1
   11e52:	0028      	movs	r0, r5
   11e54:	4c7e      	ldr	r4, [pc, #504]	; (12050 <LORAWAN_RxDone+0x760>)
   11e56:	47a0      	blx	r4
   11e58:	2800      	cmp	r0, #0
   11e5a:	d004      	beq.n	11e66 <LORAWAN_RxDone+0x576>
   11e5c:	4b7d      	ldr	r3, [pc, #500]	; (12054 <LORAWAN_RxDone+0x764>)
   11e5e:	4798      	blx	r3
   11e60:	201f      	movs	r0, #31
   11e62:	4b76      	ldr	r3, [pc, #472]	; (1203c <LORAWAN_RxDone+0x74c>)
   11e64:	4798      	blx	r3
   11e66:	4c72      	ldr	r4, [pc, #456]	; (12030 <LORAWAN_RxDone+0x740>)
   11e68:	2300      	movs	r3, #0
   11e6a:	0022      	movs	r2, r4
   11e6c:	32ca      	adds	r2, #202	; 0xca
   11e6e:	8013      	strh	r3, [r2, #0]
   11e70:	0022      	movs	r2, r4
   11e72:	32f6      	adds	r2, #246	; 0xf6
   11e74:	7013      	strb	r3, [r2, #0]
   11e76:	0022      	movs	r2, r4
   11e78:	2110      	movs	r1, #16
   11e7a:	3294      	adds	r2, #148	; 0x94
   11e7c:	7813      	ldrb	r3, [r2, #0]
   11e7e:	438b      	bics	r3, r1
   11e80:	7013      	strb	r3, [r2, #0]
   11e82:	0023      	movs	r3, r4
   11e84:	2201      	movs	r2, #1
   11e86:	3384      	adds	r3, #132	; 0x84
   11e88:	7859      	ldrb	r1, [r3, #1]
   11e8a:	430a      	orrs	r2, r1
   11e8c:	705a      	strb	r2, [r3, #1]
   11e8e:	220e      	movs	r2, #14
   11e90:	781b      	ldrb	r3, [r3, #0]
   11e92:	4013      	ands	r3, r2
   11e94:	2b06      	cmp	r3, #6
   11e96:	d104      	bne.n	11ea2 <LORAWAN_RxDone+0x5b2>
   11e98:	0023      	movs	r3, r4
   11e9a:	33ee      	adds	r3, #238	; 0xee
   11e9c:	7818      	ldrb	r0, [r3, #0]
   11e9e:	4b6e      	ldr	r3, [pc, #440]	; (12058 <LORAWAN_RxDone+0x768>)
   11ea0:	4798      	blx	r3
   11ea2:	0025      	movs	r5, r4
   11ea4:	2201      	movs	r2, #1
   11ea6:	3594      	adds	r5, #148	; 0x94
   11ea8:	782b      	ldrb	r3, [r5, #0]
   11eaa:	4213      	tst	r3, r2
   11eac:	d100      	bne.n	11eb0 <LORAWAN_RxDone+0x5c0>
   11eae:	e107      	b.n	120c0 <LORAWAN_RxDone+0x7d0>
   11eb0:	797b      	ldrb	r3, [r7, #5]
   11eb2:	321f      	adds	r2, #31
   11eb4:	4213      	tst	r3, r2
   11eb6:	d100      	bne.n	11eba <LORAWAN_RxDone+0x5ca>
   11eb8:	e0e8      	b.n	1208c <LORAWAN_RxDone+0x79c>
   11eba:	4b68      	ldr	r3, [pc, #416]	; (1205c <LORAWAN_RxDone+0x76c>)
   11ebc:	4798      	blx	r3
   11ebe:	0023      	movs	r3, r4
   11ec0:	2101      	movs	r1, #1
   11ec2:	3384      	adds	r3, #132	; 0x84
   11ec4:	785a      	ldrb	r2, [r3, #1]
   11ec6:	438a      	bics	r2, r1
   11ec8:	705a      	strb	r2, [r3, #1]
   11eca:	9a08      	ldr	r2, [sp, #32]
   11ecc:	2a00      	cmp	r2, #0
   11ece:	d100      	bne.n	11ed2 <LORAWAN_RxDone+0x5e2>
   11ed0:	e093      	b.n	11ffa <LORAWAN_RxDone+0x70a>
   11ed2:	9a06      	ldr	r2, [sp, #24]
   11ed4:	0031      	movs	r1, r6
   11ed6:	0038      	movs	r0, r7
   11ed8:	4b61      	ldr	r3, [pc, #388]	; (12060 <LORAWAN_RxDone+0x770>)
   11eda:	4798      	blx	r3
   11edc:	4b56      	ldr	r3, [pc, #344]	; (12038 <LORAWAN_RxDone+0x748>)
   11ede:	4d54      	ldr	r5, [pc, #336]	; (12030 <LORAWAN_RxDone+0x740>)
   11ee0:	781b      	ldrb	r3, [r3, #0]
   11ee2:	06db      	lsls	r3, r3, #27
   11ee4:	d400      	bmi.n	11ee8 <LORAWAN_RxDone+0x5f8>
   11ee6:	e160      	b.n	121aa <LORAWAN_RxDone+0x8ba>
   11ee8:	2220      	movs	r2, #32
   11eea:	4b5e      	ldr	r3, [pc, #376]	; (12064 <LORAWAN_RxDone+0x774>)
   11eec:	781b      	ldrb	r3, [r3, #0]
   11eee:	401a      	ands	r2, r3
   11ef0:	9206      	str	r2, [sp, #24]
   11ef2:	d000      	beq.n	11ef6 <LORAWAN_RxDone+0x606>
   11ef4:	e159      	b.n	121aa <LORAWAN_RxDone+0x8ba>
   11ef6:	320a      	adds	r2, #10
   11ef8:	4213      	tst	r3, r2
   11efa:	d100      	bne.n	11efe <LORAWAN_RxDone+0x60e>
   11efc:	e155      	b.n	121aa <LORAWAN_RxDone+0x8ba>
   11efe:	002b      	movs	r3, r5
   11f00:	33f5      	adds	r3, #245	; 0xf5
   11f02:	781b      	ldrb	r3, [r3, #0]
   11f04:	a90f      	add	r1, sp, #60	; 0x3c
   11f06:	704b      	strb	r3, [r1, #1]
   11f08:	002e      	movs	r6, r5
   11f0a:	2301      	movs	r3, #1
   11f0c:	36e7      	adds	r6, #231	; 0xe7
   11f0e:	700b      	strb	r3, [r1, #0]
   11f10:	7833      	ldrb	r3, [r6, #0]
   11f12:	aa0e      	add	r2, sp, #56	; 0x38
   11f14:	202f      	movs	r0, #47	; 0x2f
   11f16:	4f54      	ldr	r7, [pc, #336]	; (12068 <LORAWAN_RxDone+0x778>)
   11f18:	708b      	strb	r3, [r1, #2]
   11f1a:	47b8      	blx	r7
   11f1c:	9007      	str	r0, [sp, #28]
   11f1e:	2808      	cmp	r0, #8
   11f20:	d000      	beq.n	11f24 <LORAWAN_RxDone+0x634>
   11f22:	e0fb      	b.n	1211c <LORAWAN_RxDone+0x82c>
   11f24:	4b51      	ldr	r3, [pc, #324]	; (1206c <LORAWAN_RxDone+0x77c>)
   11f26:	9806      	ldr	r0, [sp, #24]
   11f28:	4798      	blx	r3
   11f2a:	4b4e      	ldr	r3, [pc, #312]	; (12064 <LORAWAN_RxDone+0x774>)
   11f2c:	9a07      	ldr	r2, [sp, #28]
   11f2e:	781b      	ldrb	r3, [r3, #0]
   11f30:	4393      	bics	r3, r2
   11f32:	4a4c      	ldr	r2, [pc, #304]	; (12064 <LORAWAN_RxDone+0x774>)
   11f34:	7013      	strb	r3, [r2, #0]
   11f36:	2001      	movs	r0, #1
   11f38:	e53e      	b.n	119b8 <LORAWAN_RxDone+0xc8>
   11f3a:	0023      	movs	r3, r4
   11f3c:	220e      	movs	r2, #14
   11f3e:	3384      	adds	r3, #132	; 0x84
   11f40:	781b      	ldrb	r3, [r3, #0]
   11f42:	4013      	ands	r3, r2
   11f44:	2b06      	cmp	r3, #6
   11f46:	d101      	bne.n	11f4c <LORAWAN_RxDone+0x65c>
   11f48:	4b49      	ldr	r3, [pc, #292]	; (12070 <LORAWAN_RxDone+0x780>)
   11f4a:	4798      	blx	r3
   11f4c:	4949      	ldr	r1, [pc, #292]	; (12074 <LORAWAN_RxDone+0x784>)
   11f4e:	784a      	ldrb	r2, [r1, #1]
   11f50:	780b      	ldrb	r3, [r1, #0]
   11f52:	0212      	lsls	r2, r2, #8
   11f54:	431a      	orrs	r2, r3
   11f56:	788b      	ldrb	r3, [r1, #2]
   11f58:	041b      	lsls	r3, r3, #16
   11f5a:	431a      	orrs	r2, r3
   11f5c:	78cb      	ldrb	r3, [r1, #3]
   11f5e:	061b      	lsls	r3, r3, #24
   11f60:	4313      	orrs	r3, r2
   11f62:	d008      	beq.n	11f76 <LORAWAN_RxDone+0x686>
   11f64:	0022      	movs	r2, r4
   11f66:	2120      	movs	r1, #32
   11f68:	3294      	adds	r2, #148	; 0x94
   11f6a:	7813      	ldrb	r3, [r2, #0]
   11f6c:	201e      	movs	r0, #30
   11f6e:	438b      	bics	r3, r1
   11f70:	7013      	strb	r3, [r2, #0]
   11f72:	4b32      	ldr	r3, [pc, #200]	; (1203c <LORAWAN_RxDone+0x74c>)
   11f74:	4798      	blx	r3
   11f76:	2300      	movs	r3, #0
   11f78:	34e0      	adds	r4, #224	; 0xe0
   11f7a:	7023      	strb	r3, [r4, #0]
   11f7c:	4b35      	ldr	r3, [pc, #212]	; (12054 <LORAWAN_RxDone+0x764>)
   11f7e:	4798      	blx	r3
   11f80:	e7d9      	b.n	11f36 <LORAWAN_RxDone+0x646>
   11f82:	003e      	movs	r6, r7
   11f84:	3608      	adds	r6, #8
   11f86:	e735      	b.n	11df4 <LORAWAN_RxDone+0x504>
   11f88:	9b06      	ldr	r3, [sp, #24]
   11f8a:	2b00      	cmp	r3, #0
   11f8c:	d031      	beq.n	11ff2 <LORAWAN_RxDone+0x702>
   11f8e:	0703      	lsls	r3, r0, #28
   11f90:	d1d3      	bne.n	11f3a <LORAWAN_RxDone+0x64a>
   11f92:	390d      	subs	r1, #13
   11f94:	6813      	ldr	r3, [r2, #0]
   11f96:	b2cc      	uxtb	r4, r1
   11f98:	0011      	movs	r1, r2
   11f9a:	7912      	ldrb	r2, [r2, #4]
   11f9c:	0a18      	lsrs	r0, r3, #8
   11f9e:	0612      	lsls	r2, r2, #24
   11fa0:	4302      	orrs	r2, r0
   11fa2:	9204      	str	r2, [sp, #16]
   11fa4:	4a28      	ldr	r2, [pc, #160]	; (12048 <LORAWAN_RxDone+0x758>)
   11fa6:	4663      	mov	r3, ip
   11fa8:	9203      	str	r2, [sp, #12]
   11faa:	466a      	mov	r2, sp
   11fac:	8313      	strh	r3, [r2, #24]
   11fae:	8b13      	ldrh	r3, [r2, #24]
   11fb0:	318c      	adds	r1, #140	; 0x8c
   11fb2:	9302      	str	r3, [sp, #8]
   11fb4:	2302      	movs	r3, #2
   11fb6:	9301      	str	r3, [sp, #4]
   11fb8:	4b2f      	ldr	r3, [pc, #188]	; (12078 <LORAWAN_RxDone+0x788>)
   11fba:	2201      	movs	r2, #1
   11fbc:	9300      	str	r3, [sp, #0]
   11fbe:	680b      	ldr	r3, [r1, #0]
   11fc0:	0028      	movs	r0, r5
   11fc2:	0021      	movs	r1, r4
   11fc4:	4e22      	ldr	r6, [pc, #136]	; (12050 <LORAWAN_RxDone+0x760>)
   11fc6:	47b0      	blx	r6
   11fc8:	2800      	cmp	r0, #0
   11fca:	d004      	beq.n	11fd6 <LORAWAN_RxDone+0x6e6>
   11fcc:	4b21      	ldr	r3, [pc, #132]	; (12054 <LORAWAN_RxDone+0x764>)
   11fce:	4798      	blx	r3
   11fd0:	201f      	movs	r0, #31
   11fd2:	4b1a      	ldr	r3, [pc, #104]	; (1203c <LORAWAN_RxDone+0x74c>)
   11fd4:	4798      	blx	r3
   11fd6:	4b1b      	ldr	r3, [pc, #108]	; (12044 <LORAWAN_RxDone+0x754>)
   11fd8:	0021      	movs	r1, r4
   11fda:	0028      	movs	r0, r5
   11fdc:	4798      	blx	r3
   11fde:	2300      	movs	r3, #0
   11fe0:	9306      	str	r3, [sp, #24]
   11fe2:	3301      	adds	r3, #1
   11fe4:	9307      	str	r3, [sp, #28]
   11fe6:	2600      	movs	r6, #0
   11fe8:	e73d      	b.n	11e66 <LORAWAN_RxDone+0x576>
   11fea:	2600      	movs	r6, #0
   11fec:	9608      	str	r6, [sp, #32]
   11fee:	9606      	str	r6, [sp, #24]
   11ff0:	e739      	b.n	11e66 <LORAWAN_RxDone+0x576>
   11ff2:	9b06      	ldr	r3, [sp, #24]
   11ff4:	9308      	str	r3, [sp, #32]
   11ff6:	001e      	movs	r6, r3
   11ff8:	e735      	b.n	11e66 <LORAWAN_RxDone+0x576>
   11ffa:	2120      	movs	r1, #32
   11ffc:	782a      	ldrb	r2, [r5, #0]
   11ffe:	438a      	bics	r2, r1
   12000:	702a      	strb	r2, [r5, #0]
   12002:	0022      	movs	r2, r4
   12004:	32fd      	adds	r2, #253	; 0xfd
   12006:	7812      	ldrb	r2, [r2, #0]
   12008:	2a01      	cmp	r2, #1
   1200a:	d137      	bne.n	1207c <LORAWAN_RxDone+0x78c>
   1200c:	781a      	ldrb	r2, [r3, #0]
   1200e:	3912      	subs	r1, #18
   12010:	438a      	bics	r2, r1
   12012:	701a      	strb	r2, [r3, #0]
   12014:	2388      	movs	r3, #136	; 0x88
   12016:	4a06      	ldr	r2, [pc, #24]	; (12030 <LORAWAN_RxDone+0x740>)
   12018:	009b      	lsls	r3, r3, #2
   1201a:	5cd3      	ldrb	r3, [r2, r3]
   1201c:	2b00      	cmp	r3, #0
   1201e:	d000      	beq.n	12022 <LORAWAN_RxDone+0x732>
   12020:	e75c      	b.n	11edc <LORAWAN_RxDone+0x5ec>
   12022:	2008      	movs	r0, #8
   12024:	4b05      	ldr	r3, [pc, #20]	; (1203c <LORAWAN_RxDone+0x74c>)
   12026:	4798      	blx	r3
   12028:	e758      	b.n	11edc <LORAWAN_RxDone+0x5ec>
   1202a:	46c0      	nop			; (mov r8, r8)
   1202c:	00012f25 	.word	0x00012f25
   12030:	20003170 	.word	0x20003170
   12034:	0000ffc9 	.word	0x0000ffc9
   12038:	200031f4 	.word	0x200031f4
   1203c:	00010e71 	.word	0x00010e71
   12040:	00009375 	.word	0x00009375
   12044:	0001160d 	.word	0x0001160d
   12048:	20002f34 	.word	0x20002f34
   1204c:	200031a5 	.word	0x200031a5
   12050:	00010db1 	.word	0x00010db1
   12054:	00011385 	.word	0x00011385
   12058:	0000d40d 	.word	0x0000d40d
   1205c:	0001047d 	.word	0x0001047d
   12060:	00010f21 	.word	0x00010f21
   12064:	20003204 	.word	0x20003204
   12068:	0000cbad 	.word	0x0000cbad
   1206c:	00010131 	.word	0x00010131
   12070:	00010061 	.word	0x00010061
   12074:	200034cc 	.word	0x200034cc
   12078:	20003195 	.word	0x20003195
   1207c:	2a04      	cmp	r2, #4
   1207e:	d1c9      	bne.n	12014 <LORAWAN_RxDone+0x724>
   12080:	0023      	movs	r3, r4
   12082:	33f1      	adds	r3, #241	; 0xf1
   12084:	7818      	ldrb	r0, [r3, #0]
   12086:	4bab      	ldr	r3, [pc, #684]	; (12334 <LORAWAN_RxDone+0xa44>)
   12088:	4798      	blx	r3
   1208a:	e7c3      	b.n	12014 <LORAWAN_RxDone+0x724>
   1208c:	9b07      	ldr	r3, [sp, #28]
   1208e:	2b00      	cmp	r3, #0
   12090:	d013      	beq.n	120ba <LORAWAN_RxDone+0x7ca>
   12092:	0023      	movs	r3, r4
   12094:	33fd      	adds	r3, #253	; 0xfd
   12096:	781e      	ldrb	r6, [r3, #0]
   12098:	2e01      	cmp	r6, #1
   1209a:	d10e      	bne.n	120ba <LORAWAN_RxDone+0x7ca>
   1209c:	4ba6      	ldr	r3, [pc, #664]	; (12338 <LORAWAN_RxDone+0xa48>)
   1209e:	4798      	blx	r3
   120a0:	0022      	movs	r2, r4
   120a2:	3284      	adds	r2, #132	; 0x84
   120a4:	7853      	ldrb	r3, [r2, #1]
   120a6:	43b3      	bics	r3, r6
   120a8:	7053      	strb	r3, [r2, #1]
   120aa:	2220      	movs	r2, #32
   120ac:	782b      	ldrb	r3, [r5, #0]
   120ae:	4393      	bics	r3, r2
   120b0:	702b      	strb	r3, [r5, #0]
   120b2:	2388      	movs	r3, #136	; 0x88
   120b4:	009b      	lsls	r3, r3, #2
   120b6:	5ce3      	ldrb	r3, [r4, r3]
   120b8:	e7b0      	b.n	1201c <LORAWAN_RxDone+0x72c>
   120ba:	4ba0      	ldr	r3, [pc, #640]	; (1233c <LORAWAN_RxDone+0xa4c>)
   120bc:	4798      	blx	r3
   120be:	e70d      	b.n	11edc <LORAWAN_RxDone+0x5ec>
   120c0:	9a08      	ldr	r2, [sp, #32]
   120c2:	2a00      	cmp	r2, #0
   120c4:	d00b      	beq.n	120de <LORAWAN_RxDone+0x7ee>
   120c6:	9a06      	ldr	r2, [sp, #24]
   120c8:	0031      	movs	r1, r6
   120ca:	0038      	movs	r0, r7
   120cc:	4b9c      	ldr	r3, [pc, #624]	; (12340 <LORAWAN_RxDone+0xa50>)
   120ce:	4798      	blx	r3
   120d0:	0022      	movs	r2, r4
   120d2:	2101      	movs	r1, #1
   120d4:	3284      	adds	r2, #132	; 0x84
   120d6:	7853      	ldrb	r3, [r2, #1]
   120d8:	438b      	bics	r3, r1
   120da:	7053      	strb	r3, [r2, #1]
   120dc:	e6fe      	b.n	11edc <LORAWAN_RxDone+0x5ec>
   120de:	2220      	movs	r2, #32
   120e0:	4393      	bics	r3, r2
   120e2:	702b      	strb	r3, [r5, #0]
   120e4:	0023      	movs	r3, r4
   120e6:	33fd      	adds	r3, #253	; 0xfd
   120e8:	781b      	ldrb	r3, [r3, #0]
   120ea:	2b01      	cmp	r3, #1
   120ec:	d10e      	bne.n	1210c <LORAWAN_RxDone+0x81c>
   120ee:	0022      	movs	r2, r4
   120f0:	210e      	movs	r1, #14
   120f2:	3284      	adds	r2, #132	; 0x84
   120f4:	7813      	ldrb	r3, [r2, #0]
   120f6:	438b      	bics	r3, r1
   120f8:	7013      	strb	r3, [r2, #0]
   120fa:	2388      	movs	r3, #136	; 0x88
   120fc:	009b      	lsls	r3, r3, #2
   120fe:	5ce3      	ldrb	r3, [r4, r3]
   12100:	2b00      	cmp	r3, #0
   12102:	d1e5      	bne.n	120d0 <LORAWAN_RxDone+0x7e0>
   12104:	2008      	movs	r0, #8
   12106:	4b8f      	ldr	r3, [pc, #572]	; (12344 <LORAWAN_RxDone+0xa54>)
   12108:	4798      	blx	r3
   1210a:	e7e1      	b.n	120d0 <LORAWAN_RxDone+0x7e0>
   1210c:	2b04      	cmp	r3, #4
   1210e:	d1f4      	bne.n	120fa <LORAWAN_RxDone+0x80a>
   12110:	0023      	movs	r3, r4
   12112:	33f1      	adds	r3, #241	; 0xf1
   12114:	7818      	ldrb	r0, [r3, #0]
   12116:	4b87      	ldr	r3, [pc, #540]	; (12334 <LORAWAN_RxDone+0xa44>)
   12118:	4798      	blx	r3
   1211a:	e7ee      	b.n	120fa <LORAWAN_RxDone+0x80a>
   1211c:	35ff      	adds	r5, #255	; 0xff
   1211e:	7f6b      	ldrb	r3, [r5, #29]
   12120:	079a      	lsls	r2, r3, #30
   12122:	d520      	bpl.n	12166 <LORAWAN_RxDone+0x876>
   12124:	aa10      	add	r2, sp, #64	; 0x40
   12126:	0031      	movs	r1, r6
   12128:	2026      	movs	r0, #38	; 0x26
   1212a:	47b8      	blx	r7
   1212c:	9b10      	ldr	r3, [sp, #64]	; 0x40
   1212e:	1c5a      	adds	r2, r3, #1
   12130:	d001      	beq.n	12136 <LORAWAN_RxDone+0x846>
   12132:	3314      	adds	r3, #20
   12134:	9310      	str	r3, [sp, #64]	; 0x40
   12136:	0021      	movs	r1, r4
   12138:	220e      	movs	r2, #14
   1213a:	3184      	adds	r1, #132	; 0x84
   1213c:	780b      	ldrb	r3, [r1, #0]
   1213e:	4393      	bics	r3, r2
   12140:	001a      	movs	r2, r3
   12142:	230c      	movs	r3, #12
   12144:	4313      	orrs	r3, r2
   12146:	700b      	strb	r3, [r1, #0]
   12148:	4b7f      	ldr	r3, [pc, #508]	; (12348 <LORAWAN_RxDone+0xa58>)
   1214a:	9a10      	ldr	r2, [sp, #64]	; 0x40
   1214c:	5ce3      	ldrb	r3, [r4, r3]
   1214e:	21fa      	movs	r1, #250	; 0xfa
   12150:	1ad3      	subs	r3, r2, r3
   12152:	2200      	movs	r2, #0
   12154:	0089      	lsls	r1, r1, #2
   12156:	4359      	muls	r1, r3
   12158:	34ef      	adds	r4, #239	; 0xef
   1215a:	4b7c      	ldr	r3, [pc, #496]	; (1234c <LORAWAN_RxDone+0xa5c>)
   1215c:	7820      	ldrb	r0, [r4, #0]
   1215e:	9200      	str	r2, [sp, #0]
   12160:	4c7b      	ldr	r4, [pc, #492]	; (12350 <LORAWAN_RxDone+0xa60>)
   12162:	47a0      	blx	r4
   12164:	e6e7      	b.n	11f36 <LORAWAN_RxDone+0x646>
   12166:	075b      	lsls	r3, r3, #29
   12168:	d400      	bmi.n	1216c <LORAWAN_RxDone+0x87c>
   1216a:	e6e4      	b.n	11f36 <LORAWAN_RxDone+0x646>
   1216c:	aa10      	add	r2, sp, #64	; 0x40
   1216e:	0031      	movs	r1, r6
   12170:	2032      	movs	r0, #50	; 0x32
   12172:	47b8      	blx	r7
   12174:	220e      	movs	r2, #14
   12176:	4b77      	ldr	r3, [pc, #476]	; (12354 <LORAWAN_RxDone+0xa64>)
   12178:	781b      	ldrb	r3, [r3, #0]
   1217a:	4393      	bics	r3, r2
   1217c:	001a      	movs	r2, r3
   1217e:	230c      	movs	r3, #12
   12180:	4313      	orrs	r3, r2
   12182:	4a74      	ldr	r2, [pc, #464]	; (12354 <LORAWAN_RxDone+0xa64>)
   12184:	7013      	strb	r3, [r2, #0]
   12186:	9b10      	ldr	r3, [sp, #64]	; 0x40
   12188:	1c5a      	adds	r2, r3, #1
   1218a:	d001      	beq.n	12190 <LORAWAN_RxDone+0x8a0>
   1218c:	3301      	adds	r3, #1
   1218e:	9310      	str	r3, [sp, #64]	; 0x40
   12190:	4b6d      	ldr	r3, [pc, #436]	; (12348 <LORAWAN_RxDone+0xa58>)
   12192:	9a10      	ldr	r2, [sp, #64]	; 0x40
   12194:	5ce3      	ldrb	r3, [r4, r3]
   12196:	21fa      	movs	r1, #250	; 0xfa
   12198:	1ad3      	subs	r3, r2, r3
   1219a:	2200      	movs	r2, #0
   1219c:	0089      	lsls	r1, r1, #2
   1219e:	34f2      	adds	r4, #242	; 0xf2
   121a0:	4359      	muls	r1, r3
   121a2:	7820      	ldrb	r0, [r4, #0]
   121a4:	4b6c      	ldr	r3, [pc, #432]	; (12358 <LORAWAN_RxDone+0xa68>)
   121a6:	9200      	str	r2, [sp, #0]
   121a8:	e7da      	b.n	12160 <LORAWAN_RxDone+0x870>
   121aa:	35fd      	adds	r5, #253	; 0xfd
   121ac:	782b      	ldrb	r3, [r5, #0]
   121ae:	2b04      	cmp	r3, #4
   121b0:	d000      	beq.n	121b4 <LORAWAN_RxDone+0x8c4>
   121b2:	e6c0      	b.n	11f36 <LORAWAN_RxDone+0x646>
   121b4:	0038      	movs	r0, r7
   121b6:	4b69      	ldr	r3, [pc, #420]	; (1235c <LORAWAN_RxDone+0xa6c>)
   121b8:	4798      	blx	r3
   121ba:	e6bc      	b.n	11f36 <LORAWAN_RxDone+0x646>
   121bc:	2390      	movs	r3, #144	; 0x90
   121be:	009b      	lsls	r3, r3, #2
   121c0:	5ce3      	ldrb	r3, [r4, r3]
   121c2:	2b00      	cmp	r3, #0
   121c4:	d009      	beq.n	121da <LORAWAN_RxDone+0x8ea>
   121c6:	2322      	movs	r3, #34	; 0x22
   121c8:	aa04      	add	r2, sp, #16
   121ca:	189b      	adds	r3, r3, r2
   121cc:	781b      	ldrb	r3, [r3, #0]
   121ce:	003a      	movs	r2, r7
   121d0:	9906      	ldr	r1, [sp, #24]
   121d2:	0038      	movs	r0, r7
   121d4:	4c62      	ldr	r4, [pc, #392]	; (12360 <LORAWAN_RxDone+0xa70>)
   121d6:	47a0      	blx	r4
   121d8:	e6ad      	b.n	11f36 <LORAWAN_RxDone+0x646>
   121da:	2220      	movs	r2, #32
   121dc:	3494      	adds	r4, #148	; 0x94
   121de:	7823      	ldrb	r3, [r4, #0]
   121e0:	201e      	movs	r0, #30
   121e2:	4393      	bics	r3, r2
   121e4:	7023      	strb	r3, [r4, #0]
   121e6:	4b57      	ldr	r3, [pc, #348]	; (12344 <LORAWAN_RxDone+0xa54>)
   121e8:	4798      	blx	r3
   121ea:	e6c7      	b.n	11f7c <LORAWAN_RxDone+0x68c>
   121ec:	220e      	movs	r2, #14
   121ee:	4013      	ands	r3, r2
   121f0:	2b0a      	cmp	r3, #10
   121f2:	d008      	beq.n	12206 <LORAWAN_RxDone+0x916>
   121f4:	2b06      	cmp	r3, #6
   121f6:	d000      	beq.n	121fa <LORAWAN_RxDone+0x90a>
   121f8:	e5a0      	b.n	11d3c <LORAWAN_RxDone+0x44c>
   121fa:	0023      	movs	r3, r4
   121fc:	33f9      	adds	r3, #249	; 0xf9
   121fe:	781b      	ldrb	r3, [r3, #0]
   12200:	2b00      	cmp	r3, #0
   12202:	d100      	bne.n	12206 <LORAWAN_RxDone+0x916>
   12204:	e59a      	b.n	11d3c <LORAWAN_RxDone+0x44c>
   12206:	2220      	movs	r2, #32
   12208:	3494      	adds	r4, #148	; 0x94
   1220a:	7823      	ldrb	r3, [r4, #0]
   1220c:	2019      	movs	r0, #25
   1220e:	4393      	bics	r3, r2
   12210:	7023      	strb	r3, [r4, #0]
   12212:	e5a0      	b.n	11d56 <LORAWAN_RxDone+0x466>
   12214:	4953      	ldr	r1, [pc, #332]	; (12364 <LORAWAN_RxDone+0xa74>)
   12216:	784a      	ldrb	r2, [r1, #1]
   12218:	780b      	ldrb	r3, [r1, #0]
   1221a:	0212      	lsls	r2, r2, #8
   1221c:	431a      	orrs	r2, r3
   1221e:	788b      	ldrb	r3, [r1, #2]
   12220:	041b      	lsls	r3, r3, #16
   12222:	431a      	orrs	r2, r3
   12224:	78cb      	ldrb	r3, [r1, #3]
   12226:	061b      	lsls	r3, r3, #24
   12228:	4313      	orrs	r3, r2
   1222a:	d100      	bne.n	1222e <LORAWAN_RxDone+0x93e>
   1222c:	e683      	b.n	11f36 <LORAWAN_RxDone+0x646>
   1222e:	4b4e      	ldr	r3, [pc, #312]	; (12368 <LORAWAN_RxDone+0xa78>)
   12230:	4c4e      	ldr	r4, [pc, #312]	; (1236c <LORAWAN_RxDone+0xa7c>)
   12232:	781b      	ldrb	r3, [r3, #0]
   12234:	2b10      	cmp	r3, #16
   12236:	d105      	bne.n	12244 <LORAWAN_RxDone+0x954>
   12238:	0001      	movs	r1, r0
   1223a:	2000      	movs	r0, #0
   1223c:	9a06      	ldr	r2, [sp, #24]
   1223e:	3b0c      	subs	r3, #12
   12240:	47a0      	blx	r4
   12242:	e678      	b.n	11f36 <LORAWAN_RxDone+0x646>
   12244:	2300      	movs	r3, #0
   12246:	0001      	movs	r1, r0
   12248:	9a06      	ldr	r2, [sp, #24]
   1224a:	0018      	movs	r0, r3
   1224c:	e7f8      	b.n	12240 <LORAWAN_RxDone+0x950>
   1224e:	348c      	adds	r4, #140	; 0x8c
   12250:	6823      	ldr	r3, [r4, #0]
   12252:	0031      	movs	r1, r6
   12254:	9308      	str	r3, [sp, #32]
   12256:	4b46      	ldr	r3, [pc, #280]	; (12370 <LORAWAN_RxDone+0xa80>)
   12258:	4798      	blx	r3
   1225a:	2808      	cmp	r0, #8
   1225c:	d001      	beq.n	12262 <LORAWAN_RxDone+0x972>
   1225e:	f7ff fbab 	bl	119b8 <LORAWAN_RxDone+0xc8>
   12262:	9b06      	ldr	r3, [sp, #24]
   12264:	0028      	movs	r0, r5
   12266:	1f1a      	subs	r2, r3, #4
   12268:	9b07      	ldr	r3, [sp, #28]
   1226a:	b2d2      	uxtb	r2, r2
   1226c:	9300      	str	r3, [sp, #0]
   1226e:	6821      	ldr	r1, [r4, #0]
   12270:	2349      	movs	r3, #73	; 0x49
   12272:	4c40      	ldr	r4, [pc, #256]	; (12374 <LORAWAN_RxDone+0xa84>)
   12274:	47a0      	blx	r4
   12276:	4d40      	ldr	r5, [pc, #256]	; (12378 <LORAWAN_RxDone+0xa88>)
   12278:	9607      	str	r6, [sp, #28]
   1227a:	4e40      	ldr	r6, [pc, #256]	; (1237c <LORAWAN_RxDone+0xa8c>)
   1227c:	4c40      	ldr	r4, [pc, #256]	; (12380 <LORAWAN_RxDone+0xa90>)
   1227e:	2210      	movs	r2, #16
   12280:	0021      	movs	r1, r4
   12282:	4b40      	ldr	r3, [pc, #256]	; (12384 <LORAWAN_RxDone+0xa94>)
   12284:	0030      	movs	r0, r6
   12286:	4798      	blx	r3
   12288:	9b06      	ldr	r3, [sp, #24]
   1228a:	0039      	movs	r1, r7
   1228c:	3b04      	subs	r3, #4
   1228e:	001a      	movs	r2, r3
   12290:	9309      	str	r3, [sp, #36]	; 0x24
   12292:	483d      	ldr	r0, [pc, #244]	; (12388 <LORAWAN_RxDone+0xa98>)
   12294:	4b3b      	ldr	r3, [pc, #236]	; (12384 <LORAWAN_RxDone+0xa94>)
   12296:	4798      	blx	r3
   12298:	9b06      	ldr	r3, [sp, #24]
   1229a:	9a07      	ldr	r2, [sp, #28]
   1229c:	330c      	adds	r3, #12
   1229e:	b29b      	uxth	r3, r3
   122a0:	9300      	str	r3, [sp, #0]
   122a2:	0033      	movs	r3, r6
   122a4:	2a00      	cmp	r2, #0
   122a6:	d100      	bne.n	122aa <LORAWAN_RxDone+0x9ba>
   122a8:	e557      	b.n	11d5a <LORAWAN_RxDone+0x46a>
   122aa:	0022      	movs	r2, r4
   122ac:	2104      	movs	r1, #4
   122ae:	4c37      	ldr	r4, [pc, #220]	; (1238c <LORAWAN_RxDone+0xa9c>)
   122b0:	0028      	movs	r0, r5
   122b2:	47a0      	blx	r4
   122b4:	2204      	movs	r2, #4
   122b6:	4932      	ldr	r1, [pc, #200]	; (12380 <LORAWAN_RxDone+0xa90>)
   122b8:	4c32      	ldr	r4, [pc, #200]	; (12384 <LORAWAN_RxDone+0xa94>)
   122ba:	a80d      	add	r0, sp, #52	; 0x34
   122bc:	47a0      	blx	r4
   122be:	9b09      	ldr	r3, [sp, #36]	; 0x24
   122c0:	2204      	movs	r2, #4
   122c2:	18f9      	adds	r1, r7, r3
   122c4:	a810      	add	r0, sp, #64	; 0x40
   122c6:	47a0      	blx	r4
   122c8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   122ca:	9a10      	ldr	r2, [sp, #64]	; 0x40
   122cc:	4293      	cmp	r3, r2
   122ce:	d100      	bne.n	122d2 <LORAWAN_RxDone+0x9e2>
   122d0:	e54a      	b.n	11d68 <LORAWAN_RxDone+0x478>
   122d2:	9b07      	ldr	r3, [sp, #28]
   122d4:	2b00      	cmp	r3, #0
   122d6:	d108      	bne.n	122ea <LORAWAN_RxDone+0x9fa>
   122d8:	220e      	movs	r2, #14
   122da:	4b2d      	ldr	r3, [pc, #180]	; (12390 <LORAWAN_RxDone+0xaa0>)
   122dc:	3384      	adds	r3, #132	; 0x84
   122de:	781b      	ldrb	r3, [r3, #0]
   122e0:	4013      	ands	r3, r2
   122e2:	2b06      	cmp	r3, #6
   122e4:	d101      	bne.n	122ea <LORAWAN_RxDone+0x9fa>
   122e6:	4b2b      	ldr	r3, [pc, #172]	; (12394 <LORAWAN_RxDone+0xaa4>)
   122e8:	4798      	blx	r3
   122ea:	491e      	ldr	r1, [pc, #120]	; (12364 <LORAWAN_RxDone+0xa74>)
   122ec:	784a      	ldrb	r2, [r1, #1]
   122ee:	780b      	ldrb	r3, [r1, #0]
   122f0:	0212      	lsls	r2, r2, #8
   122f2:	431a      	orrs	r2, r3
   122f4:	788b      	ldrb	r3, [r1, #2]
   122f6:	041b      	lsls	r3, r3, #16
   122f8:	431a      	orrs	r2, r3
   122fa:	78cb      	ldrb	r3, [r1, #3]
   122fc:	061b      	lsls	r3, r3, #24
   122fe:	4313      	orrs	r3, r2
   12300:	d101      	bne.n	12306 <LORAWAN_RxDone+0xa16>
   12302:	f7ff fb47 	bl	11994 <LORAWAN_RxDone+0xa4>
   12306:	4a22      	ldr	r2, [pc, #136]	; (12390 <LORAWAN_RxDone+0xaa0>)
   12308:	2020      	movs	r0, #32
   1230a:	0011      	movs	r1, r2
   1230c:	3194      	adds	r1, #148	; 0x94
   1230e:	780b      	ldrb	r3, [r1, #0]
   12310:	4383      	bics	r3, r0
   12312:	700b      	strb	r3, [r1, #0]
   12314:	9b07      	ldr	r3, [sp, #28]
   12316:	2b00      	cmp	r3, #0
   12318:	d100      	bne.n	1231c <LORAWAN_RxDone+0xa2c>
   1231a:	e521      	b.n	11d60 <LORAWAN_RxDone+0x470>
   1231c:	2322      	movs	r3, #34	; 0x22
   1231e:	a904      	add	r1, sp, #16
   12320:	185b      	adds	r3, r3, r1
   12322:	7819      	ldrb	r1, [r3, #0]
   12324:	233c      	movs	r3, #60	; 0x3c
   12326:	434b      	muls	r3, r1
   12328:	18d3      	adds	r3, r2, r3
   1232a:	9a08      	ldr	r2, [sp, #32]
   1232c:	33fc      	adds	r3, #252	; 0xfc
   1232e:	659a      	str	r2, [r3, #88]	; 0x58
   12330:	2018      	movs	r0, #24
   12332:	e510      	b.n	11d56 <LORAWAN_RxDone+0x466>
   12334:	0000d40d 	.word	0x0000d40d
   12338:	0001047d 	.word	0x0001047d
   1233c:	000103e1 	.word	0x000103e1
   12340:	00010f21 	.word	0x00010f21
   12344:	00010e71 	.word	0x00010e71
   12348:	0000022b 	.word	0x0000022b
   1234c:	00010229 	.word	0x00010229
   12350:	0000d0f5 	.word	0x0000d0f5
   12354:	200031f4 	.word	0x200031f4
   12358:	00010c89 	.word	0x00010c89
   1235c:	00012da5 	.word	0x00012da5
   12360:	00012f99 	.word	0x00012f99
   12364:	200034cc 	.word	0x200034cc
   12368:	2000224f 	.word	0x2000224f
   1236c:	00010ed5 	.word	0x00010ed5
   12370:	000113c1 	.word	0x000113c1
   12374:	0000ffc9 	.word	0x0000ffc9
   12378:	20003195 	.word	0x20003195
   1237c:	20002f34 	.word	0x20002f34
   12380:	20001eb5 	.word	0x20001eb5
   12384:	00016827 	.word	0x00016827
   12388:	20002f44 	.word	0x20002f44
   1238c:	00007259 	.word	0x00007259
   12390:	20003170 	.word	0x20003170
   12394:	00010061 	.word	0x00010061

00012398 <LorawanSetEdClass>:
   12398:	2388      	movs	r3, #136	; 0x88
   1239a:	b537      	push	{r0, r1, r2, r4, r5, lr}
   1239c:	4d1a      	ldr	r5, [pc, #104]	; (12408 <LorawanSetEdClass+0x70>)
   1239e:	009b      	lsls	r3, r3, #2
   123a0:	5ceb      	ldrb	r3, [r5, r3]
   123a2:	0004      	movs	r4, r0
   123a4:	2011      	movs	r0, #17
   123a6:	2b00      	cmp	r3, #0
   123a8:	d013      	beq.n	123d2 <LorawanSetEdClass+0x3a>
   123aa:	002b      	movs	r3, r5
   123ac:	33fe      	adds	r3, #254	; 0xfe
   123ae:	781b      	ldrb	r3, [r3, #0]
   123b0:	3807      	subs	r0, #7
   123b2:	4223      	tst	r3, r4
   123b4:	d00d      	beq.n	123d2 <LorawanSetEdClass+0x3a>
   123b6:	002b      	movs	r3, r5
   123b8:	33fd      	adds	r3, #253	; 0xfd
   123ba:	7819      	ldrb	r1, [r3, #0]
   123bc:	428c      	cmp	r4, r1
   123be:	d007      	beq.n	123d0 <LorawanSetEdClass+0x38>
   123c0:	2901      	cmp	r1, #1
   123c2:	d107      	bne.n	123d4 <LorawanSetEdClass+0x3c>
   123c4:	2c04      	cmp	r4, #4
   123c6:	d104      	bne.n	123d2 <LorawanSetEdClass+0x3a>
   123c8:	701c      	strb	r4, [r3, #0]
   123ca:	2000      	movs	r0, #0
   123cc:	4b0f      	ldr	r3, [pc, #60]	; (1240c <LorawanSetEdClass+0x74>)
   123ce:	4798      	blx	r3
   123d0:	2008      	movs	r0, #8
   123d2:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
   123d4:	2904      	cmp	r1, #4
   123d6:	d1fc      	bne.n	123d2 <LorawanSetEdClass+0x3a>
   123d8:	2c01      	cmp	r4, #1
   123da:	d1fa      	bne.n	123d2 <LorawanSetEdClass+0x3a>
   123dc:	701c      	strb	r4, [r3, #0]
   123de:	0021      	movs	r1, r4
   123e0:	4b0a      	ldr	r3, [pc, #40]	; (1240c <LorawanSetEdClass+0x74>)
   123e2:	2000      	movs	r0, #0
   123e4:	4798      	blx	r3
   123e6:	002a      	movs	r2, r5
   123e8:	210e      	movs	r1, #14
   123ea:	3284      	adds	r2, #132	; 0x84
   123ec:	7813      	ldrb	r3, [r2, #0]
   123ee:	a801      	add	r0, sp, #4
   123f0:	438b      	bics	r3, r1
   123f2:	7013      	strb	r3, [r2, #0]
   123f4:	4b06      	ldr	r3, [pc, #24]	; (12410 <LorawanSetEdClass+0x78>)
   123f6:	7004      	strb	r4, [r0, #0]
   123f8:	4798      	blx	r3
   123fa:	2394      	movs	r3, #148	; 0x94
   123fc:	005b      	lsls	r3, r3, #1
   123fe:	5ce8      	ldrb	r0, [r5, r3]
   12400:	4b04      	ldr	r3, [pc, #16]	; (12414 <LorawanSetEdClass+0x7c>)
   12402:	4798      	blx	r3
   12404:	e7e4      	b.n	123d0 <LorawanSetEdClass+0x38>
   12406:	46c0      	nop			; (mov r8, r8)
   12408:	20003170 	.word	0x20003170
   1240c:	00009375 	.word	0x00009375
   12410:	0000f5a1 	.word	0x0000f5a1
   12414:	0000d40d 	.word	0x0000d40d

00012418 <LORAWAN_SetAttr>:
   12418:	2388      	movs	r3, #136	; 0x88
   1241a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   1241c:	4cbb      	ldr	r4, [pc, #748]	; (1270c <LORAWAN_SetAttr+0x2f4>)
   1241e:	009b      	lsls	r3, r3, #2
   12420:	5ce3      	ldrb	r3, [r4, r3]
   12422:	000d      	movs	r5, r1
   12424:	2611      	movs	r6, #17
   12426:	2b00      	cmp	r3, #0
   12428:	d100      	bne.n	1242c <LORAWAN_SetAttr+0x14>
   1242a:	e11f      	b.n	1266c <LORAWAN_SetAttr+0x254>
   1242c:	2846      	cmp	r0, #70	; 0x46
   1242e:	d878      	bhi.n	12522 <LORAWAN_SetAttr+0x10a>
   12430:	f001 f8be 	bl	135b0 <__gnu_thumb1_case_uhi>
   12434:	00930047 	.word	0x00930047
   12438:	00fc00b2 	.word	0x00fc00b2
   1243c:	00e600c5 	.word	0x00e600c5
   12440:	0134011e 	.word	0x0134011e
   12444:	01660154 	.word	0x01660154
   12448:	01830178 	.word	0x01830178
   1244c:	01a6018d 	.word	0x01a6018d
   12450:	007701ab 	.word	0x007701ab
   12454:	01b501b0 	.word	0x01b501b0
   12458:	01bf01ba 	.word	0x01bf01ba
   1245c:	01e601c4 	.word	0x01e601c4
   12460:	01cb01eb 	.word	0x01cb01eb
   12464:	01fc01c8 	.word	0x01fc01c8
   12468:	01e101f8 	.word	0x01e101f8
   1246c:	01d701dd 	.word	0x01d701dd
   12470:	00770077 	.word	0x00770077
   12474:	0077019e 	.word	0x0077019e
   12478:	00770077 	.word	0x00770077
   1247c:	00770077 	.word	0x00770077
   12480:	02000077 	.word	0x02000077
   12484:	02030066 	.word	0x02030066
   12488:	020d0211 	.word	0x020d0211
   1248c:	00770208 	.word	0x00770208
   12490:	02190215 	.word	0x02190215
   12494:	0221021d 	.word	0x0221021d
   12498:	02290225 	.word	0x02290225
   1249c:	00770249 	.word	0x00770249
   124a0:	00770077 	.word	0x00770077
   124a4:	00770077 	.word	0x00770077
   124a8:	00770077 	.word	0x00770077
   124ac:	00770077 	.word	0x00770077
   124b0:	02600077 	.word	0x02600077
   124b4:	026e026a 	.word	0x026e026a
   124b8:	00770077 	.word	0x00770077
   124bc:	02730077 	.word	0x02730077
   124c0:	0271      	.short	0x0271
   124c2:	260a      	movs	r6, #10
   124c4:	2900      	cmp	r1, #0
   124c6:	d100      	bne.n	124ca <LORAWAN_SetAttr+0xb2>
   124c8:	e0d0      	b.n	1266c <LORAWAN_SetAttr+0x254>
   124ca:	0020      	movs	r0, r4
   124cc:	2208      	movs	r2, #8
   124ce:	4b90      	ldr	r3, [pc, #576]	; (12710 <LORAWAN_SetAttr+0x2f8>)
   124d0:	305d      	adds	r0, #93	; 0x5d
   124d2:	4798      	blx	r3
   124d4:	2108      	movs	r1, #8
   124d6:	4e8f      	ldr	r6, [pc, #572]	; (12714 <LORAWAN_SetAttr+0x2fc>)
   124d8:	2001      	movs	r0, #1
   124da:	47b0      	blx	r6
   124dc:	0022      	movs	r2, r4
   124de:	2501      	movs	r5, #1
   124e0:	32de      	adds	r2, #222	; 0xde
   124e2:	7813      	ldrb	r3, [r2, #0]
   124e4:	2109      	movs	r1, #9
   124e6:	432b      	orrs	r3, r5
   124e8:	3484      	adds	r4, #132	; 0x84
   124ea:	0028      	movs	r0, r5
   124ec:	7013      	strb	r3, [r2, #0]
   124ee:	47b0      	blx	r6
   124f0:	7823      	ldrb	r3, [r4, #0]
   124f2:	210b      	movs	r1, #11
   124f4:	43ab      	bics	r3, r5
   124f6:	0028      	movs	r0, r5
   124f8:	7023      	strb	r3, [r4, #0]
   124fa:	47b0      	blx	r6
   124fc:	2608      	movs	r6, #8
   124fe:	e0b5      	b.n	1266c <LORAWAN_SetAttr+0x254>
   12500:	0023      	movs	r3, r4
   12502:	33ff      	adds	r3, #255	; 0xff
   12504:	7f5b      	ldrb	r3, [r3, #29]
   12506:	260a      	movs	r6, #10
   12508:	075b      	lsls	r3, r3, #29
   1250a:	d400      	bmi.n	1250e <LORAWAN_SetAttr+0xf6>
   1250c:	e0ae      	b.n	1266c <LORAWAN_SetAttr+0x254>
   1250e:	79ca      	ldrb	r2, [r1, #7]
   12510:	4b81      	ldr	r3, [pc, #516]	; (12718 <LORAWAN_SetAttr+0x300>)
   12512:	2a00      	cmp	r2, #0
   12514:	d10e      	bne.n	12534 <LORAWAN_SetAttr+0x11c>
   12516:	4669      	mov	r1, sp
   12518:	201d      	movs	r0, #29
   1251a:	714a      	strb	r2, [r1, #5]
   1251c:	4798      	blx	r3
   1251e:	2800      	cmp	r0, #0
   12520:	d001      	beq.n	12526 <LORAWAN_SetAttr+0x10e>
   12522:	260a      	movs	r6, #10
   12524:	e0a2      	b.n	1266c <LORAWAN_SetAttr+0x254>
   12526:	2109      	movs	r1, #9
   12528:	34fe      	adds	r4, #254	; 0xfe
   1252a:	8460      	strh	r0, [r4, #34]	; 0x22
   1252c:	8420      	strh	r0, [r4, #32]
   1252e:	4b79      	ldr	r3, [pc, #484]	; (12714 <LORAWAN_SetAttr+0x2fc>)
   12530:	4798      	blx	r3
   12532:	e7e3      	b.n	124fc <LORAWAN_SetAttr+0xe4>
   12534:	2002      	movs	r0, #2
   12536:	5e2a      	ldrsh	r2, [r5, r0]
   12538:	88ae      	ldrh	r6, [r5, #4]
   1253a:	79a8      	ldrb	r0, [r5, #6]
   1253c:	466d      	mov	r5, sp
   1253e:	806a      	strh	r2, [r5, #2]
   12540:	2201      	movs	r2, #1
   12542:	8809      	ldrh	r1, [r1, #0]
   12544:	7128      	strb	r0, [r5, #4]
   12546:	8029      	strh	r1, [r5, #0]
   12548:	201d      	movs	r0, #29
   1254a:	4669      	mov	r1, sp
   1254c:	716a      	strb	r2, [r5, #5]
   1254e:	4798      	blx	r3
   12550:	2800      	cmp	r0, #0
   12552:	d1e6      	bne.n	12522 <LORAWAN_SetAttr+0x10a>
   12554:	34fe      	adds	r4, #254	; 0xfe
   12556:	8466      	strh	r6, [r4, #34]	; 0x22
   12558:	e7d0      	b.n	124fc <LORAWAN_SetAttr+0xe4>
   1255a:	260a      	movs	r6, #10
   1255c:	2900      	cmp	r1, #0
   1255e:	d100      	bne.n	12562 <LORAWAN_SetAttr+0x14a>
   12560:	e084      	b.n	1266c <LORAWAN_SetAttr+0x254>
   12562:	0020      	movs	r0, r4
   12564:	2208      	movs	r2, #8
   12566:	4b6a      	ldr	r3, [pc, #424]	; (12710 <LORAWAN_SetAttr+0x2f8>)
   12568:	3055      	adds	r0, #85	; 0x55
   1256a:	4798      	blx	r3
   1256c:	2107      	movs	r1, #7
   1256e:	4d69      	ldr	r5, [pc, #420]	; (12714 <LORAWAN_SetAttr+0x2fc>)
   12570:	2001      	movs	r0, #1
   12572:	47a8      	blx	r5
   12574:	0022      	movs	r2, r4
   12576:	2302      	movs	r3, #2
   12578:	32de      	adds	r2, #222	; 0xde
   1257a:	7811      	ldrb	r1, [r2, #0]
   1257c:	2001      	movs	r0, #1
   1257e:	430b      	orrs	r3, r1
   12580:	2109      	movs	r1, #9
   12582:	7013      	strb	r3, [r2, #0]
   12584:	47a8      	blx	r5
   12586:	2001      	movs	r0, #1
   12588:	3484      	adds	r4, #132	; 0x84
   1258a:	7823      	ldrb	r3, [r4, #0]
   1258c:	210b      	movs	r1, #11
   1258e:	4383      	bics	r3, r0
   12590:	7023      	strb	r3, [r4, #0]
   12592:	47a8      	blx	r5
   12594:	3e02      	subs	r6, #2
   12596:	e069      	b.n	1266c <LORAWAN_SetAttr+0x254>
   12598:	680b      	ldr	r3, [r1, #0]
   1259a:	2001      	movs	r0, #1
   1259c:	0a19      	lsrs	r1, r3, #8
   1259e:	70a1      	strb	r1, [r4, #2]
   125a0:	0c19      	lsrs	r1, r3, #16
   125a2:	7063      	strb	r3, [r4, #1]
   125a4:	70e1      	strb	r1, [r4, #3]
   125a6:	0e1b      	lsrs	r3, r3, #24
   125a8:	2103      	movs	r1, #3
   125aa:	4d5a      	ldr	r5, [pc, #360]	; (12714 <LORAWAN_SetAttr+0x2fc>)
   125ac:	7123      	strb	r3, [r4, #4]
   125ae:	47a8      	blx	r5
   125b0:	0022      	movs	r2, r4
   125b2:	2304      	movs	r3, #4
   125b4:	32de      	adds	r2, #222	; 0xde
   125b6:	7811      	ldrb	r1, [r2, #0]
   125b8:	430b      	orrs	r3, r1
   125ba:	7013      	strb	r3, [r2, #0]
   125bc:	e015      	b.n	125ea <LORAWAN_SetAttr+0x1d2>
   125be:	260a      	movs	r6, #10
   125c0:	2900      	cmp	r1, #0
   125c2:	d053      	beq.n	1266c <LORAWAN_SetAttr+0x254>
   125c4:	3606      	adds	r6, #6
   125c6:	0032      	movs	r2, r6
   125c8:	4f51      	ldr	r7, [pc, #324]	; (12710 <LORAWAN_SetAttr+0x2f8>)
   125ca:	1d60      	adds	r0, r4, #5
   125cc:	47b8      	blx	r7
   125ce:	0020      	movs	r0, r4
   125d0:	0032      	movs	r2, r6
   125d2:	0029      	movs	r1, r5
   125d4:	3025      	adds	r0, #37	; 0x25
   125d6:	47b8      	blx	r7
   125d8:	2104      	movs	r1, #4
   125da:	2001      	movs	r0, #1
   125dc:	4d4d      	ldr	r5, [pc, #308]	; (12714 <LORAWAN_SetAttr+0x2fc>)
   125de:	47a8      	blx	r5
   125e0:	0023      	movs	r3, r4
   125e2:	33de      	adds	r3, #222	; 0xde
   125e4:	781a      	ldrb	r2, [r3, #0]
   125e6:	4316      	orrs	r6, r2
   125e8:	701e      	strb	r6, [r3, #0]
   125ea:	2109      	movs	r1, #9
   125ec:	2001      	movs	r0, #1
   125ee:	47a8      	blx	r5
   125f0:	2001      	movs	r0, #1
   125f2:	210b      	movs	r1, #11
   125f4:	3484      	adds	r4, #132	; 0x84
   125f6:	7823      	ldrb	r3, [r4, #0]
   125f8:	4383      	bics	r3, r0
   125fa:	7023      	strb	r3, [r4, #0]
   125fc:	47a8      	blx	r5
   125fe:	e77d      	b.n	124fc <LORAWAN_SetAttr+0xe4>
   12600:	260a      	movs	r6, #10
   12602:	2900      	cmp	r1, #0
   12604:	d032      	beq.n	1266c <LORAWAN_SetAttr+0x254>
   12606:	0020      	movs	r0, r4
   12608:	2210      	movs	r2, #16
   1260a:	4e41      	ldr	r6, [pc, #260]	; (12710 <LORAWAN_SetAttr+0x2f8>)
   1260c:	3015      	adds	r0, #21
   1260e:	47b0      	blx	r6
   12610:	0020      	movs	r0, r4
   12612:	2210      	movs	r2, #16
   12614:	0029      	movs	r1, r5
   12616:	3035      	adds	r0, #53	; 0x35
   12618:	47b0      	blx	r6
   1261a:	2105      	movs	r1, #5
   1261c:	2001      	movs	r0, #1
   1261e:	4d3d      	ldr	r5, [pc, #244]	; (12714 <LORAWAN_SetAttr+0x2fc>)
   12620:	47a8      	blx	r5
   12622:	0022      	movs	r2, r4
   12624:	32de      	adds	r2, #222	; 0xde
   12626:	7811      	ldrb	r1, [r2, #0]
   12628:	2320      	movs	r3, #32
   1262a:	e7c5      	b.n	125b8 <LORAWAN_SetAttr+0x1a0>
   1262c:	260a      	movs	r6, #10
   1262e:	2900      	cmp	r1, #0
   12630:	d01c      	beq.n	1266c <LORAWAN_SetAttr+0x254>
   12632:	4b3a      	ldr	r3, [pc, #232]	; (1271c <LORAWAN_SetAttr+0x304>)
   12634:	3e02      	subs	r6, #2
   12636:	5ce3      	ldrb	r3, [r4, r3]
   12638:	2b00      	cmp	r3, #0
   1263a:	d117      	bne.n	1266c <LORAWAN_SetAttr+0x254>
   1263c:	0020      	movs	r0, r4
   1263e:	2210      	movs	r2, #16
   12640:	4b33      	ldr	r3, [pc, #204]	; (12710 <LORAWAN_SetAttr+0x2f8>)
   12642:	3045      	adds	r0, #69	; 0x45
   12644:	4798      	blx	r3
   12646:	2106      	movs	r1, #6
   12648:	4d32      	ldr	r5, [pc, #200]	; (12714 <LORAWAN_SetAttr+0x2fc>)
   1264a:	2001      	movs	r0, #1
   1264c:	47a8      	blx	r5
   1264e:	0022      	movs	r2, r4
   12650:	32de      	adds	r2, #222	; 0xde
   12652:	7813      	ldrb	r3, [r2, #0]
   12654:	2109      	movs	r1, #9
   12656:	4333      	orrs	r3, r6
   12658:	2001      	movs	r0, #1
   1265a:	7013      	strb	r3, [r2, #0]
   1265c:	47a8      	blx	r5
   1265e:	2001      	movs	r0, #1
   12660:	3484      	adds	r4, #132	; 0x84
   12662:	7823      	ldrb	r3, [r4, #0]
   12664:	210b      	movs	r1, #11
   12666:	4383      	bics	r3, r0
   12668:	7023      	strb	r3, [r4, #0]
   1266a:	47a8      	blx	r5
   1266c:	0030      	movs	r0, r6
   1266e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
   12670:	780b      	ldrb	r3, [r1, #0]
   12672:	2001      	movs	r0, #1
   12674:	0021      	movs	r1, r4
   12676:	2520      	movs	r5, #32
   12678:	3184      	adds	r1, #132	; 0x84
   1267a:	4003      	ands	r3, r0
   1267c:	015a      	lsls	r2, r3, #5
   1267e:	780b      	ldrb	r3, [r1, #0]
   12680:	43ab      	bics	r3, r5
   12682:	4313      	orrs	r3, r2
   12684:	700b      	strb	r3, [r1, #0]
   12686:	0023      	movs	r3, r4
   12688:	2200      	movs	r2, #0
   1268a:	33ca      	adds	r3, #202	; 0xca
   1268c:	3494      	adds	r4, #148	; 0x94
   1268e:	801a      	strh	r2, [r3, #0]
   12690:	7823      	ldrb	r3, [r4, #0]
   12692:	3210      	adds	r2, #16
   12694:	4393      	bics	r3, r2
   12696:	7023      	strb	r3, [r4, #0]
   12698:	210b      	movs	r1, #11
   1269a:	e748      	b.n	1252e <LORAWAN_SetAttr+0x116>
   1269c:	466a      	mov	r2, sp
   1269e:	780b      	ldrb	r3, [r1, #0]
   126a0:	7013      	strb	r3, [r2, #0]
   126a2:	0022      	movs	r2, r4
   126a4:	32f3      	adds	r2, #243	; 0xf3
   126a6:	7812      	ldrb	r2, [r2, #0]
   126a8:	429a      	cmp	r2, r3
   126aa:	d900      	bls.n	126ae <LORAWAN_SetAttr+0x296>
   126ac:	e739      	b.n	12522 <LORAWAN_SetAttr+0x10a>
   126ae:	0022      	movs	r2, r4
   126b0:	32f4      	adds	r2, #244	; 0xf4
   126b2:	7812      	ldrb	r2, [r2, #0]
   126b4:	429a      	cmp	r2, r3
   126b6:	d200      	bcs.n	126ba <LORAWAN_SetAttr+0x2a2>
   126b8:	e733      	b.n	12522 <LORAWAN_SetAttr+0x10a>
   126ba:	4669      	mov	r1, sp
   126bc:	2010      	movs	r0, #16
   126be:	4b18      	ldr	r3, [pc, #96]	; (12720 <LORAWAN_SetAttr+0x308>)
   126c0:	4798      	blx	r3
   126c2:	0006      	movs	r6, r0
   126c4:	2808      	cmp	r0, #8
   126c6:	d000      	beq.n	126ca <LORAWAN_SetAttr+0x2b2>
   126c8:	e72b      	b.n	12522 <LORAWAN_SetAttr+0x10a>
   126ca:	466b      	mov	r3, sp
   126cc:	210c      	movs	r1, #12
   126ce:	2001      	movs	r0, #1
   126d0:	781b      	ldrb	r3, [r3, #0]
   126d2:	34e7      	adds	r4, #231	; 0xe7
   126d4:	7023      	strb	r3, [r4, #0]
   126d6:	4b0f      	ldr	r3, [pc, #60]	; (12714 <LORAWAN_SetAttr+0x2fc>)
   126d8:	4798      	blx	r3
   126da:	e7c7      	b.n	1266c <LORAWAN_SetAttr+0x254>
   126dc:	466a      	mov	r2, sp
   126de:	780b      	ldrb	r3, [r1, #0]
   126e0:	201d      	movs	r0, #29
   126e2:	7013      	strb	r3, [r2, #0]
   126e4:	4669      	mov	r1, sp
   126e6:	4b0e      	ldr	r3, [pc, #56]	; (12720 <LORAWAN_SetAttr+0x308>)
   126e8:	4798      	blx	r3
   126ea:	0006      	movs	r6, r0
   126ec:	2808      	cmp	r0, #8
   126ee:	d000      	beq.n	126f2 <LORAWAN_SetAttr+0x2da>
   126f0:	e717      	b.n	12522 <LORAWAN_SetAttr+0x10a>
   126f2:	466b      	mov	r3, sp
   126f4:	781b      	ldrb	r3, [r3, #0]
   126f6:	34e9      	adds	r4, #233	; 0xe9
   126f8:	7023      	strb	r3, [r4, #0]
   126fa:	210a      	movs	r1, #10
   126fc:	2000      	movs	r0, #0
   126fe:	e7ea      	b.n	126d6 <LORAWAN_SetAttr+0x2be>
   12700:	780b      	ldrb	r3, [r1, #0]
   12702:	2103      	movs	r1, #3
   12704:	34ff      	adds	r4, #255	; 0xff
   12706:	7063      	strb	r3, [r4, #1]
   12708:	2000      	movs	r0, #0
   1270a:	e710      	b.n	1252e <LORAWAN_SetAttr+0x116>
   1270c:	20003170 	.word	0x20003170
   12710:	00016827 	.word	0x00016827
   12714:	00009375 	.word	0x00009375
   12718:	0000e395 	.word	0x0000e395
   1271c:	0000022d 	.word	0x0000022d
   12720:	0000cbc9 	.word	0x0000cbc9
   12724:	680b      	ldr	r3, [r1, #0]
   12726:	260a      	movs	r6, #10
   12728:	1c5a      	adds	r2, r3, #1
   1272a:	d09f      	beq.n	1266c <LORAWAN_SetAttr+0x254>
   1272c:	2115      	movs	r1, #21
   1272e:	2000      	movs	r0, #0
   12730:	3488      	adds	r4, #136	; 0x88
   12732:	6023      	str	r3, [r4, #0]
   12734:	4b7f      	ldr	r3, [pc, #508]	; (12934 <LORAWAN_SetAttr+0x51c>)
   12736:	4798      	blx	r3
   12738:	e72c      	b.n	12594 <LORAWAN_SetAttr+0x17c>
   1273a:	680b      	ldr	r3, [r1, #0]
   1273c:	260a      	movs	r6, #10
   1273e:	1c5a      	adds	r2, r3, #1
   12740:	d100      	bne.n	12744 <LORAWAN_SetAttr+0x32c>
   12742:	e793      	b.n	1266c <LORAWAN_SetAttr+0x254>
   12744:	0031      	movs	r1, r6
   12746:	348c      	adds	r4, #140	; 0x8c
   12748:	6023      	str	r3, [r4, #0]
   1274a:	2001      	movs	r0, #1
   1274c:	e7f2      	b.n	12734 <LORAWAN_SetAttr+0x31c>
   1274e:	0026      	movs	r6, r4
   12750:	880b      	ldrh	r3, [r1, #0]
   12752:	36d0      	adds	r6, #208	; 0xd0
   12754:	210c      	movs	r1, #12
   12756:	2000      	movs	r0, #0
   12758:	4d76      	ldr	r5, [pc, #472]	; (12934 <LORAWAN_SetAttr+0x51c>)
   1275a:	8033      	strh	r3, [r6, #0]
   1275c:	47a8      	blx	r5
   1275e:	22fa      	movs	r2, #250	; 0xfa
   12760:	8833      	ldrh	r3, [r6, #0]
   12762:	0092      	lsls	r2, r2, #2
   12764:	189b      	adds	r3, r3, r2
   12766:	34d2      	adds	r4, #210	; 0xd2
   12768:	8023      	strh	r3, [r4, #0]
   1276a:	210d      	movs	r1, #13
   1276c:	2000      	movs	r0, #0
   1276e:	e745      	b.n	125fc <LORAWAN_SetAttr+0x1e4>
   12770:	780b      	ldrb	r3, [r1, #0]
   12772:	260a      	movs	r6, #10
   12774:	2b0f      	cmp	r3, #15
   12776:	d900      	bls.n	1277a <LORAWAN_SetAttr+0x362>
   12778:	e778      	b.n	1266c <LORAWAN_SetAttr+0x254>
   1277a:	3498      	adds	r4, #152	; 0x98
   1277c:	7023      	strb	r3, [r4, #0]
   1277e:	e709      	b.n	12594 <LORAWAN_SetAttr+0x17c>
   12780:	880b      	ldrh	r3, [r1, #0]
   12782:	34d4      	adds	r4, #212	; 0xd4
   12784:	8023      	strh	r3, [r4, #0]
   12786:	210e      	movs	r1, #14
   12788:	e7be      	b.n	12708 <LORAWAN_SetAttr+0x2f0>
   1278a:	880b      	ldrh	r3, [r1, #0]
   1278c:	34d6      	adds	r4, #214	; 0xd6
   1278e:	8023      	strh	r3, [r4, #0]
   12790:	210f      	movs	r1, #15
   12792:	e7b9      	b.n	12708 <LORAWAN_SetAttr+0x2f0>
   12794:	780b      	ldrb	r3, [r1, #0]
   12796:	34dc      	adds	r4, #220	; 0xdc
   12798:	7023      	strb	r3, [r4, #0]
   1279a:	2111      	movs	r1, #17
   1279c:	e7b4      	b.n	12708 <LORAWAN_SetAttr+0x2f0>
   1279e:	780b      	ldrb	r3, [r1, #0]
   127a0:	34dd      	adds	r4, #221	; 0xdd
   127a2:	7023      	strb	r3, [r4, #0]
   127a4:	2112      	movs	r1, #18
   127a6:	e7af      	b.n	12708 <LORAWAN_SetAttr+0x2f0>
   127a8:	880b      	ldrh	r3, [r1, #0]
   127aa:	34da      	adds	r4, #218	; 0xda
   127ac:	8023      	strh	r3, [r4, #0]
   127ae:	2110      	movs	r1, #16
   127b0:	e7aa      	b.n	12708 <LORAWAN_SetAttr+0x2f0>
   127b2:	780b      	ldrb	r3, [r1, #0]
   127b4:	34e2      	adds	r4, #226	; 0xe2
   127b6:	7023      	strb	r3, [r4, #0]
   127b8:	2114      	movs	r1, #20
   127ba:	e7a5      	b.n	12708 <LORAWAN_SetAttr+0x2f0>
   127bc:	780b      	ldrb	r3, [r1, #0]
   127be:	34e1      	adds	r4, #225	; 0xe1
   127c0:	7023      	strb	r3, [r4, #0]
   127c2:	e69b      	b.n	124fc <LORAWAN_SetAttr+0xe4>
   127c4:	780b      	ldrb	r3, [r1, #0]
   127c6:	34e8      	adds	r4, #232	; 0xe8
   127c8:	e7fa      	b.n	127c0 <LORAWAN_SetAttr+0x3a8>
   127ca:	2001      	movs	r0, #1
   127cc:	780b      	ldrb	r3, [r1, #0]
   127ce:	2110      	movs	r1, #16
   127d0:	3484      	adds	r4, #132	; 0x84
   127d2:	4003      	ands	r3, r0
   127d4:	011a      	lsls	r2, r3, #4
   127d6:	7823      	ldrb	r3, [r4, #0]
   127d8:	438b      	bics	r3, r1
   127da:	4313      	orrs	r3, r2
   127dc:	7023      	strb	r3, [r4, #0]
   127de:	3905      	subs	r1, #5
   127e0:	e6a5      	b.n	1252e <LORAWAN_SetAttr+0x116>
   127e2:	7909      	ldrb	r1, [r1, #4]
   127e4:	7828      	ldrb	r0, [r5, #0]
   127e6:	4b54      	ldr	r3, [pc, #336]	; (12938 <LORAWAN_SetAttr+0x520>)
   127e8:	4798      	blx	r3
   127ea:	0006      	movs	r6, r0
   127ec:	e73e      	b.n	1266c <LORAWAN_SetAttr+0x254>
   127ee:	7909      	ldrb	r1, [r1, #4]
   127f0:	7828      	ldrb	r0, [r5, #0]
   127f2:	4b52      	ldr	r3, [pc, #328]	; (1293c <LORAWAN_SetAttr+0x524>)
   127f4:	e7f8      	b.n	127e8 <LORAWAN_SetAttr+0x3d0>
   127f6:	7808      	ldrb	r0, [r1, #0]
   127f8:	4b51      	ldr	r3, [pc, #324]	; (12940 <LORAWAN_SetAttr+0x528>)
   127fa:	6849      	ldr	r1, [r1, #4]
   127fc:	4798      	blx	r3
   127fe:	e7f4      	b.n	127ea <LORAWAN_SetAttr+0x3d2>
   12800:	7909      	ldrb	r1, [r1, #4]
   12802:	6828      	ldr	r0, [r5, #0]
   12804:	4b4f      	ldr	r3, [pc, #316]	; (12944 <LORAWAN_SetAttr+0x52c>)
   12806:	4798      	blx	r3
   12808:	e7ef      	b.n	127ea <LORAWAN_SetAttr+0x3d2>
   1280a:	786b      	ldrb	r3, [r5, #1]
   1280c:	7828      	ldrb	r0, [r5, #0]
   1280e:	021b      	lsls	r3, r3, #8
   12810:	4303      	orrs	r3, r0
   12812:	78a8      	ldrb	r0, [r5, #2]
   12814:	7909      	ldrb	r1, [r1, #4]
   12816:	0400      	lsls	r0, r0, #16
   12818:	4303      	orrs	r3, r0
   1281a:	78e8      	ldrb	r0, [r5, #3]
   1281c:	0600      	lsls	r0, r0, #24
   1281e:	4318      	orrs	r0, r3
   12820:	4b49      	ldr	r3, [pc, #292]	; (12948 <LORAWAN_SetAttr+0x530>)
   12822:	e7f0      	b.n	12806 <LORAWAN_SetAttr+0x3ee>
   12824:	7808      	ldrb	r0, [r1, #0]
   12826:	4b49      	ldr	r3, [pc, #292]	; (1294c <LORAWAN_SetAttr+0x534>)
   12828:	4798      	blx	r3
   1282a:	e7de      	b.n	127ea <LORAWAN_SetAttr+0x3d2>
   1282c:	8808      	ldrh	r0, [r1, #0]
   1282e:	4b48      	ldr	r3, [pc, #288]	; (12950 <LORAWAN_SetAttr+0x538>)
   12830:	4798      	blx	r3
   12832:	e663      	b.n	124fc <LORAWAN_SetAttr+0xe4>
   12834:	4b47      	ldr	r3, [pc, #284]	; (12954 <LORAWAN_SetAttr+0x53c>)
   12836:	6019      	str	r1, [r3, #0]
   12838:	e673      	b.n	12522 <LORAWAN_SetAttr+0x10a>
   1283a:	7809      	ldrb	r1, [r1, #0]
   1283c:	7868      	ldrb	r0, [r5, #1]
   1283e:	4b46      	ldr	r3, [pc, #280]	; (12958 <LORAWAN_SetAttr+0x540>)
   12840:	4798      	blx	r3
   12842:	e7d2      	b.n	127ea <LORAWAN_SetAttr+0x3d2>
   12844:	7809      	ldrb	r1, [r1, #0]
   12846:	4b45      	ldr	r3, [pc, #276]	; (1295c <LORAWAN_SetAttr+0x544>)
   12848:	1c68      	adds	r0, r5, #1
   1284a:	4798      	blx	r3
   1284c:	e7cd      	b.n	127ea <LORAWAN_SetAttr+0x3d2>
   1284e:	7809      	ldrb	r1, [r1, #0]
   12850:	1c68      	adds	r0, r5, #1
   12852:	4b43      	ldr	r3, [pc, #268]	; (12960 <LORAWAN_SetAttr+0x548>)
   12854:	e7f9      	b.n	1284a <LORAWAN_SetAttr+0x432>
   12856:	7809      	ldrb	r1, [r1, #0]
   12858:	6868      	ldr	r0, [r5, #4]
   1285a:	4b42      	ldr	r3, [pc, #264]	; (12964 <LORAWAN_SetAttr+0x54c>)
   1285c:	e7f5      	b.n	1284a <LORAWAN_SetAttr+0x432>
   1285e:	7809      	ldrb	r1, [r1, #0]
   12860:	6868      	ldr	r0, [r5, #4]
   12862:	4b41      	ldr	r3, [pc, #260]	; (12968 <LORAWAN_SetAttr+0x550>)
   12864:	e7f1      	b.n	1284a <LORAWAN_SetAttr+0x432>
   12866:	7809      	ldrb	r1, [r1, #0]
   12868:	6868      	ldr	r0, [r5, #4]
   1286a:	4b40      	ldr	r3, [pc, #256]	; (1296c <LORAWAN_SetAttr+0x554>)
   1286c:	e7ed      	b.n	1284a <LORAWAN_SetAttr+0x432>
   1286e:	7809      	ldrb	r1, [r1, #0]
   12870:	6868      	ldr	r0, [r5, #4]
   12872:	4b3f      	ldr	r3, [pc, #252]	; (12970 <LORAWAN_SetAttr+0x558>)
   12874:	e7e9      	b.n	1284a <LORAWAN_SetAttr+0x432>
   12876:	7809      	ldrb	r1, [r1, #0]
   12878:	7868      	ldrb	r0, [r5, #1]
   1287a:	4b3e      	ldr	r3, [pc, #248]	; (12974 <LORAWAN_SetAttr+0x55c>)
   1287c:	e7e0      	b.n	12840 <LORAWAN_SetAttr+0x428>
   1287e:	7809      	ldrb	r1, [r1, #0]
   12880:	7868      	ldrb	r0, [r5, #1]
   12882:	4b3d      	ldr	r3, [pc, #244]	; (12978 <LORAWAN_SetAttr+0x560>)
   12884:	e7dc      	b.n	12840 <LORAWAN_SetAttr+0x428>
   12886:	2300      	movs	r3, #0
   12888:	466a      	mov	r2, sp
   1288a:	7809      	ldrb	r1, [r1, #0]
   1288c:	7013      	strb	r3, [r2, #0]
   1288e:	4299      	cmp	r1, r3
   12890:	d014      	beq.n	128bc <LORAWAN_SetAttr+0x4a4>
   12892:	0022      	movs	r2, r4
   12894:	2102      	movs	r1, #2
   12896:	32ff      	adds	r2, #255	; 0xff
   12898:	7f53      	ldrb	r3, [r2, #29]
   1289a:	420b      	tst	r3, r1
   1289c:	d001      	beq.n	128a2 <LORAWAN_SetAttr+0x48a>
   1289e:	438b      	bics	r3, r1
   128a0:	7753      	strb	r3, [r2, #29]
   128a2:	2220      	movs	r2, #32
   128a4:	34ff      	adds	r4, #255	; 0xff
   128a6:	7f63      	ldrb	r3, [r4, #29]
   128a8:	4213      	tst	r3, r2
   128aa:	d100      	bne.n	128ae <LORAWAN_SetAttr+0x496>
   128ac:	e626      	b.n	124fc <LORAWAN_SetAttr+0xe4>
   128ae:	4393      	bics	r3, r2
   128b0:	7763      	strb	r3, [r4, #29]
   128b2:	4669      	mov	r1, sp
   128b4:	4b31      	ldr	r3, [pc, #196]	; (1297c <LORAWAN_SetAttr+0x564>)
   128b6:	2038      	movs	r0, #56	; 0x38
   128b8:	4798      	blx	r3
   128ba:	e61f      	b.n	124fc <LORAWAN_SetAttr+0xe4>
   128bc:	4a30      	ldr	r2, [pc, #192]	; (12980 <LORAWAN_SetAttr+0x568>)
   128be:	4b31      	ldr	r3, [pc, #196]	; (12984 <LORAWAN_SetAttr+0x56c>)
   128c0:	200e      	movs	r0, #14
   128c2:	4798      	blx	r3
   128c4:	e61a      	b.n	124fc <LORAWAN_SetAttr+0xe4>
   128c6:	466b      	mov	r3, sp
   128c8:	780a      	ldrb	r2, [r1, #0]
   128ca:	34ff      	adds	r4, #255	; 0xff
   128cc:	701a      	strb	r2, [r3, #0]
   128ce:	2320      	movs	r3, #32
   128d0:	2a00      	cmp	r2, #0
   128d2:	d007      	beq.n	128e4 <LORAWAN_SetAttr+0x4cc>
   128d4:	7f62      	ldrb	r2, [r4, #29]
   128d6:	4313      	orrs	r3, r2
   128d8:	7763      	strb	r3, [r4, #29]
   128da:	4669      	mov	r1, sp
   128dc:	4b27      	ldr	r3, [pc, #156]	; (1297c <LORAWAN_SetAttr+0x564>)
   128de:	2038      	movs	r0, #56	; 0x38
   128e0:	4798      	blx	r3
   128e2:	e782      	b.n	127ea <LORAWAN_SetAttr+0x3d2>
   128e4:	7f62      	ldrb	r2, [r4, #29]
   128e6:	260a      	movs	r6, #10
   128e8:	421a      	tst	r2, r3
   128ea:	d100      	bne.n	128ee <LORAWAN_SetAttr+0x4d6>
   128ec:	e6be      	b.n	1266c <LORAWAN_SetAttr+0x254>
   128ee:	439a      	bics	r2, r3
   128f0:	7762      	strb	r2, [r4, #29]
   128f2:	e7f2      	b.n	128da <LORAWAN_SetAttr+0x4c2>
   128f4:	780b      	ldrb	r3, [r1, #0]
   128f6:	260a      	movs	r6, #10
   128f8:	2b08      	cmp	r3, #8
   128fa:	d900      	bls.n	128fe <LORAWAN_SetAttr+0x4e6>
   128fc:	e6b6      	b.n	1266c <LORAWAN_SetAttr+0x254>
   128fe:	228b      	movs	r2, #139	; 0x8b
   12900:	0092      	lsls	r2, r2, #2
   12902:	54a3      	strb	r3, [r4, r2]
   12904:	210d      	movs	r1, #13
   12906:	e720      	b.n	1274a <LORAWAN_SetAttr+0x332>
   12908:	780a      	ldrb	r2, [r1, #0]
   1290a:	4b1f      	ldr	r3, [pc, #124]	; (12988 <LORAWAN_SetAttr+0x570>)
   1290c:	54e2      	strb	r2, [r4, r3]
   1290e:	e5f5      	b.n	124fc <LORAWAN_SetAttr+0xe4>
   12910:	4b1e      	ldr	r3, [pc, #120]	; (1298c <LORAWAN_SetAttr+0x574>)
   12912:	4798      	blx	r3
   12914:	e769      	b.n	127ea <LORAWAN_SetAttr+0x3d2>
   12916:	4b1e      	ldr	r3, [pc, #120]	; (12990 <LORAWAN_SetAttr+0x578>)
   12918:	e7fb      	b.n	12912 <LORAWAN_SetAttr+0x4fa>
   1291a:	780a      	ldrb	r2, [r1, #0]
   1291c:	2302      	movs	r3, #2
   1291e:	34ff      	adds	r4, #255	; 0xff
   12920:	2a00      	cmp	r2, #0
   12922:	d003      	beq.n	1292c <LORAWAN_SetAttr+0x514>
   12924:	7f62      	ldrb	r2, [r4, #29]
   12926:	4313      	orrs	r3, r2
   12928:	7763      	strb	r3, [r4, #29]
   1292a:	e5e7      	b.n	124fc <LORAWAN_SetAttr+0xe4>
   1292c:	7f62      	ldrb	r2, [r4, #29]
   1292e:	439a      	bics	r2, r3
   12930:	7762      	strb	r2, [r4, #29]
   12932:	e5e3      	b.n	124fc <LORAWAN_SetAttr+0xe4>
   12934:	00009375 	.word	0x00009375
   12938:	000118a1 	.word	0x000118a1
   1293c:	00011831 	.word	0x00011831
   12940:	00011059 	.word	0x00011059
   12944:	00010fd1 	.word	0x00010fd1
   12948:	0001100d 	.word	0x0001100d
   1294c:	00012399 	.word	0x00012399
   12950:	0001026d 	.word	0x0001026d
   12954:	200034c8 	.word	0x200034c8
   12958:	00012ead 	.word	0x00012ead
   1295c:	0001310d 	.word	0x0001310d
   12960:	00013159 	.word	0x00013159
   12964:	000130c5 	.word	0x000130c5
   12968:	000131a5 	.word	0x000131a5
   1296c:	000131c5 	.word	0x000131c5
   12970:	000131e1 	.word	0x000131e1
   12974:	00013225 	.word	0x00013225
   12978:	00013261 	.word	0x00013261
   1297c:	0000cbe5 	.word	0x0000cbe5
   12980:	2000328c 	.word	0x2000328c
   12984:	0000cbad 	.word	0x0000cbad
   12988:	0000022d 	.word	0x0000022d
   1298c:	00010309 	.word	0x00010309
   12990:	00010331 	.word	0x00010331

00012994 <AssemblePacket>:
   12994:	b5f0      	push	{r4, r5, r6, r7, lr}
   12996:	2710      	movs	r7, #16
   12998:	b08f      	sub	sp, #60	; 0x3c
   1299a:	9308      	str	r3, [sp, #32]
   1299c:	ab0d      	add	r3, sp, #52	; 0x34
   1299e:	801f      	strh	r7, [r3, #0]
   129a0:	231e      	movs	r3, #30
   129a2:	920a      	str	r2, [sp, #40]	; 0x28
   129a4:	aa06      	add	r2, sp, #24
   129a6:	189b      	adds	r3, r3, r2
   129a8:	2500      	movs	r5, #0
   129aa:	2210      	movs	r2, #16
   129ac:	ac0c      	add	r4, sp, #48	; 0x30
   129ae:	9006      	str	r0, [sp, #24]
   129b0:	910b      	str	r1, [sp, #44]	; 0x2c
   129b2:	32ff      	adds	r2, #255	; 0xff
   129b4:	0029      	movs	r1, r5
   129b6:	4ed1      	ldr	r6, [pc, #836]	; (12cfc <AssemblePacket+0x368>)
   129b8:	7025      	strb	r5, [r4, #0]
   129ba:	48d1      	ldr	r0, [pc, #836]	; (12d00 <AssemblePacket+0x36c>)
   129bc:	801d      	strh	r5, [r3, #0]
   129be:	47b0      	blx	r6
   129c0:	003a      	movs	r2, r7
   129c2:	0029      	movs	r1, r5
   129c4:	48cf      	ldr	r0, [pc, #828]	; (12d04 <AssemblePacket+0x370>)
   129c6:	47b0      	blx	r6
   129c8:	221f      	movs	r2, #31
   129ca:	7823      	ldrb	r3, [r4, #0]
   129cc:	9906      	ldr	r1, [sp, #24]
   129ce:	4013      	ands	r3, r2
   129d0:	42a9      	cmp	r1, r5
   129d2:	d100      	bne.n	129d6 <AssemblePacket+0x42>
   129d4:	e0dc      	b.n	12b90 <AssemblePacket+0x1fc>
   129d6:	3a9f      	subs	r2, #159	; 0x9f
   129d8:	4313      	orrs	r3, r2
   129da:	7023      	strb	r3, [r4, #0]
   129dc:	4bca      	ldr	r3, [pc, #808]	; (12d08 <AssemblePacket+0x374>)
   129de:	3281      	adds	r2, #129	; 0x81
   129e0:	3394      	adds	r3, #148	; 0x94
   129e2:	7819      	ldrb	r1, [r3, #0]
   129e4:	430a      	orrs	r2, r1
   129e6:	701a      	strb	r2, [r3, #0]
   129e8:	22e0      	movs	r2, #224	; 0xe0
   129ea:	7823      	ldrb	r3, [r4, #0]
   129ec:	48c4      	ldr	r0, [pc, #784]	; (12d00 <AssemblePacket+0x36c>)
   129ee:	4013      	ands	r3, r2
   129f0:	7023      	strb	r3, [r4, #0]
   129f2:	4cc5      	ldr	r4, [pc, #788]	; (12d08 <AssemblePacket+0x374>)
   129f4:	7403      	strb	r3, [r0, #16]
   129f6:	3adc      	subs	r2, #220	; 0xdc
   129f8:	4bc4      	ldr	r3, [pc, #784]	; (12d0c <AssemblePacket+0x378>)
   129fa:	3011      	adds	r0, #17
   129fc:	1c61      	adds	r1, r4, #1
   129fe:	4798      	blx	r3
   12a00:	2215      	movs	r2, #21
   12a02:	ab0d      	add	r3, sp, #52	; 0x34
   12a04:	0025      	movs	r5, r4
   12a06:	801a      	strh	r2, [r3, #0]
   12a08:	2600      	movs	r6, #0
   12a0a:	466b      	mov	r3, sp
   12a0c:	3584      	adds	r5, #132	; 0x84
   12a0e:	761e      	strb	r6, [r3, #24]
   12a10:	782b      	ldrb	r3, [r5, #0]
   12a12:	069b      	lsls	r3, r3, #26
   12a14:	d400      	bmi.n	12a18 <AssemblePacket+0x84>
   12a16:	e130      	b.n	12c7a <AssemblePacket+0x2e6>
   12a18:	0027      	movs	r7, r4
   12a1a:	4bbd      	ldr	r3, [pc, #756]	; (12d10 <AssemblePacket+0x37c>)
   12a1c:	37f3      	adds	r7, #243	; 0xf3
   12a1e:	781a      	ldrb	r2, [r3, #0]
   12a20:	783b      	ldrb	r3, [r7, #0]
   12a22:	429a      	cmp	r2, r3
   12a24:	d31e      	bcc.n	12a64 <AssemblePacket+0xd0>
   12a26:	2180      	movs	r1, #128	; 0x80
   12a28:	466b      	mov	r3, sp
   12a2a:	0022      	movs	r2, r4
   12a2c:	4249      	negs	r1, r1
   12a2e:	32ca      	adds	r2, #202	; 0xca
   12a30:	7619      	strb	r1, [r3, #24]
   12a32:	8813      	ldrh	r3, [r2, #0]
   12a34:	3301      	adds	r3, #1
   12a36:	b29b      	uxth	r3, r3
   12a38:	8013      	strh	r3, [r2, #0]
   12a3a:	0022      	movs	r2, r4
   12a3c:	32dc      	adds	r2, #220	; 0xdc
   12a3e:	7812      	ldrb	r2, [r2, #0]
   12a40:	4293      	cmp	r3, r2
   12a42:	d30f      	bcc.n	12a64 <AssemblePacket+0xd0>
   12a44:	2040      	movs	r0, #64	; 0x40
   12a46:	4308      	orrs	r0, r1
   12a48:	9006      	str	r0, [sp, #24]
   12a4a:	0020      	movs	r0, r4
   12a4c:	3094      	adds	r0, #148	; 0x94
   12a4e:	7801      	ldrb	r1, [r0, #0]
   12a50:	4684      	mov	ip, r0
   12a52:	2010      	movs	r0, #16
   12a54:	4301      	orrs	r1, r0
   12a56:	4660      	mov	r0, ip
   12a58:	7001      	strb	r1, [r0, #0]
   12a5a:	4293      	cmp	r3, r2
   12a5c:	d000      	beq.n	12a60 <AssemblePacket+0xcc>
   12a5e:	e09b      	b.n	12b98 <AssemblePacket+0x204>
   12a60:	34f6      	adds	r4, #246	; 0xf6
   12a62:	7026      	strb	r6, [r4, #0]
   12a64:	4da8      	ldr	r5, [pc, #672]	; (12d08 <AssemblePacket+0x374>)
   12a66:	2102      	movs	r1, #2
   12a68:	002a      	movs	r2, r5
   12a6a:	3294      	adds	r2, #148	; 0x94
   12a6c:	7813      	ldrb	r3, [r2, #0]
   12a6e:	420b      	tst	r3, r1
   12a70:	d005      	beq.n	12a7e <AssemblePacket+0xea>
   12a72:	2020      	movs	r0, #32
   12a74:	9c06      	ldr	r4, [sp, #24]
   12a76:	438b      	bics	r3, r1
   12a78:	4304      	orrs	r4, r0
   12a7a:	9406      	str	r4, [sp, #24]
   12a7c:	7013      	strb	r3, [r2, #0]
   12a7e:	2310      	movs	r3, #16
   12a80:	9c06      	ldr	r4, [sp, #24]
   12a82:	439c      	bics	r4, r3
   12a84:	002b      	movs	r3, r5
   12a86:	33e0      	adds	r3, #224	; 0xe0
   12a88:	781b      	ldrb	r3, [r3, #0]
   12a8a:	9309      	str	r3, [sp, #36]	; 0x24
   12a8c:	2b00      	cmp	r3, #0
   12a8e:	d003      	beq.n	12a98 <AssemblePacket+0x104>
   12a90:	9b08      	ldr	r3, [sp, #32]
   12a92:	2b00      	cmp	r3, #0
   12a94:	d000      	beq.n	12a98 <AssemblePacket+0x104>
   12a96:	e0f6      	b.n	12c86 <AssemblePacket+0x2f2>
   12a98:	230f      	movs	r3, #15
   12a9a:	439c      	bics	r4, r3
   12a9c:	466b      	mov	r3, sp
   12a9e:	9406      	str	r4, [sp, #24]
   12aa0:	ac0d      	add	r4, sp, #52	; 0x34
   12aa2:	8826      	ldrh	r6, [r4, #0]
   12aa4:	4f96      	ldr	r7, [pc, #600]	; (12d00 <AssemblePacket+0x36c>)
   12aa6:	7e1b      	ldrb	r3, [r3, #24]
   12aa8:	1c70      	adds	r0, r6, #1
   12aaa:	b280      	uxth	r0, r0
   12aac:	55bb      	strb	r3, [r7, r6]
   12aae:	19c0      	adds	r0, r0, r7
   12ab0:	4b96      	ldr	r3, [pc, #600]	; (12d0c <AssemblePacket+0x378>)
   12ab2:	2202      	movs	r2, #2
   12ab4:	4997      	ldr	r1, [pc, #604]	; (12d14 <AssemblePacket+0x380>)
   12ab6:	4798      	blx	r3
   12ab8:	9b09      	ldr	r3, [sp, #36]	; 0x24
   12aba:	3603      	adds	r6, #3
   12abc:	8026      	strh	r6, [r4, #0]
   12abe:	2b00      	cmp	r3, #0
   12ac0:	d100      	bne.n	12ac4 <AssemblePacket+0x130>
   12ac2:	e0e7      	b.n	12c94 <AssemblePacket+0x300>
   12ac4:	9b08      	ldr	r3, [sp, #32]
   12ac6:	2b00      	cmp	r3, #0
   12ac8:	d004      	beq.n	12ad4 <AssemblePacket+0x140>
   12aca:	2201      	movs	r2, #1
   12acc:	0021      	movs	r1, r4
   12ace:	0038      	movs	r0, r7
   12ad0:	4b91      	ldr	r3, [pc, #580]	; (12d18 <AssemblePacket+0x384>)
   12ad2:	4798      	blx	r3
   12ad4:	466a      	mov	r2, sp
   12ad6:	212c      	movs	r1, #44	; 0x2c
   12ad8:	1852      	adds	r2, r2, r1
   12ada:	8823      	ldrh	r3, [r4, #0]
   12adc:	7812      	ldrb	r2, [r2, #0]
   12ade:	1c5e      	adds	r6, r3, #1
   12ae0:	54fa      	strb	r2, [r7, r3]
   12ae2:	9b08      	ldr	r3, [sp, #32]
   12ae4:	b2b6      	uxth	r6, r6
   12ae6:	8026      	strh	r6, [r4, #0]
   12ae8:	2b00      	cmp	r3, #0
   12aea:	d100      	bne.n	12aee <AssemblePacket+0x15a>
   12aec:	e0d6      	b.n	12c9c <AssemblePacket+0x308>
   12aee:	001a      	movs	r2, r3
   12af0:	990a      	ldr	r1, [sp, #40]	; 0x28
   12af2:	4b86      	ldr	r3, [pc, #536]	; (12d0c <AssemblePacket+0x378>)
   12af4:	19b8      	adds	r0, r7, r6
   12af6:	4798      	blx	r3
   12af8:	2120      	movs	r1, #32
   12afa:	466b      	mov	r3, sp
   12afc:	185b      	adds	r3, r3, r1
   12afe:	7819      	ldrb	r1, [r3, #0]
   12b00:	682b      	ldr	r3, [r5, #0]
   12b02:	002a      	movs	r2, r5
   12b04:	0a18      	lsrs	r0, r3, #8
   12b06:	792b      	ldrb	r3, [r5, #4]
   12b08:	3288      	adds	r2, #136	; 0x88
   12b0a:	061b      	lsls	r3, r3, #24
   12b0c:	4303      	orrs	r3, r0
   12b0e:	9304      	str	r3, [sp, #16]
   12b10:	2301      	movs	r3, #1
   12b12:	9301      	str	r3, [sp, #4]
   12b14:	4b81      	ldr	r3, [pc, #516]	; (12d1c <AssemblePacket+0x388>)
   12b16:	9703      	str	r7, [sp, #12]
   12b18:	9602      	str	r6, [sp, #8]
   12b1a:	9300      	str	r3, [sp, #0]
   12b1c:	6813      	ldr	r3, [r2, #0]
   12b1e:	980a      	ldr	r0, [sp, #40]	; 0x28
   12b20:	2200      	movs	r2, #0
   12b22:	4c7f      	ldr	r4, [pc, #508]	; (12d20 <AssemblePacket+0x38c>)
   12b24:	47a0      	blx	r4
   12b26:	2800      	cmp	r0, #0
   12b28:	d002      	beq.n	12b30 <AssemblePacket+0x19c>
   12b2a:	2020      	movs	r0, #32
   12b2c:	4b7d      	ldr	r3, [pc, #500]	; (12d24 <AssemblePacket+0x390>)
   12b2e:	4798      	blx	r3
   12b30:	aa0d      	add	r2, sp, #52	; 0x34
   12b32:	8813      	ldrh	r3, [r2, #0]
   12b34:	9908      	ldr	r1, [sp, #32]
   12b36:	18cb      	adds	r3, r1, r3
   12b38:	8013      	strh	r3, [r2, #0]
   12b3a:	4c73      	ldr	r4, [pc, #460]	; (12d08 <AssemblePacket+0x374>)
   12b3c:	ae0d      	add	r6, sp, #52	; 0x34
   12b3e:	0021      	movs	r1, r4
   12b40:	6823      	ldr	r3, [r4, #0]
   12b42:	8832      	ldrh	r2, [r6, #0]
   12b44:	0a18      	lsrs	r0, r3, #8
   12b46:	7923      	ldrb	r3, [r4, #4]
   12b48:	3a10      	subs	r2, #16
   12b4a:	061b      	lsls	r3, r3, #24
   12b4c:	4303      	orrs	r3, r0
   12b4e:	9300      	str	r3, [sp, #0]
   12b50:	3188      	adds	r1, #136	; 0x88
   12b52:	b2d2      	uxtb	r2, r2
   12b54:	2349      	movs	r3, #73	; 0x49
   12b56:	6809      	ldr	r1, [r1, #0]
   12b58:	2000      	movs	r0, #0
   12b5a:	4d73      	ldr	r5, [pc, #460]	; (12d28 <AssemblePacket+0x394>)
   12b5c:	47a8      	blx	r5
   12b5e:	4f68      	ldr	r7, [pc, #416]	; (12d00 <AssemblePacket+0x36c>)
   12b60:	2210      	movs	r2, #16
   12b62:	4968      	ldr	r1, [pc, #416]	; (12d04 <AssemblePacket+0x370>)
   12b64:	0038      	movs	r0, r7
   12b66:	4b69      	ldr	r3, [pc, #420]	; (12d0c <AssemblePacket+0x378>)
   12b68:	4798      	blx	r3
   12b6a:	8833      	ldrh	r3, [r6, #0]
   12b6c:	4a65      	ldr	r2, [pc, #404]	; (12d04 <AssemblePacket+0x370>)
   12b6e:	9300      	str	r3, [sp, #0]
   12b70:	2102      	movs	r1, #2
   12b72:	003b      	movs	r3, r7
   12b74:	4d6d      	ldr	r5, [pc, #436]	; (12d2c <AssemblePacket+0x398>)
   12b76:	486e      	ldr	r0, [pc, #440]	; (12d30 <AssemblePacket+0x39c>)
   12b78:	47a8      	blx	r5
   12b7a:	8836      	ldrh	r6, [r6, #0]
   12b7c:	2204      	movs	r2, #4
   12b7e:	19f0      	adds	r0, r6, r7
   12b80:	4960      	ldr	r1, [pc, #384]	; (12d04 <AssemblePacket+0x370>)
   12b82:	4b62      	ldr	r3, [pc, #392]	; (12d0c <AssemblePacket+0x378>)
   12b84:	4798      	blx	r3
   12b86:	3e0c      	subs	r6, #12
   12b88:	34ce      	adds	r4, #206	; 0xce
   12b8a:	8026      	strh	r6, [r4, #0]
   12b8c:	b00f      	add	sp, #60	; 0x3c
   12b8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   12b90:	2240      	movs	r2, #64	; 0x40
   12b92:	4313      	orrs	r3, r2
   12b94:	7023      	strb	r3, [r4, #0]
   12b96:	e727      	b.n	129e8 <AssemblePacket+0x54>
   12b98:	4293      	cmp	r3, r2
   12b9a:	d800      	bhi.n	12b9e <AssemblePacket+0x20a>
   12b9c:	e762      	b.n	12a64 <AssemblePacket+0xd0>
   12b9e:	0022      	movs	r2, r4
   12ba0:	0021      	movs	r1, r4
   12ba2:	32f6      	adds	r2, #246	; 0xf6
   12ba4:	7813      	ldrb	r3, [r2, #0]
   12ba6:	31dd      	adds	r1, #221	; 0xdd
   12ba8:	3301      	adds	r3, #1
   12baa:	b2db      	uxtb	r3, r3
   12bac:	7013      	strb	r3, [r2, #0]
   12bae:	7809      	ldrb	r1, [r1, #0]
   12bb0:	4299      	cmp	r1, r3
   12bb2:	d900      	bls.n	12bb6 <AssemblePacket+0x222>
   12bb4:	e756      	b.n	12a64 <AssemblePacket+0xd0>
   12bb6:	231a      	movs	r3, #26
   12bb8:	7016      	strb	r6, [r2, #0]
   12bba:	aa06      	add	r2, sp, #24
   12bbc:	189b      	adds	r3, r3, r2
   12bbe:	001a      	movs	r2, r3
   12bc0:	0031      	movs	r1, r6
   12bc2:	4b5c      	ldr	r3, [pc, #368]	; (12d34 <AssemblePacket+0x3a0>)
   12bc4:	203c      	movs	r0, #60	; 0x3c
   12bc6:	4798      	blx	r3
   12bc8:	4b5b      	ldr	r3, [pc, #364]	; (12d38 <AssemblePacket+0x3a4>)
   12bca:	781a      	ldrb	r2, [r3, #0]
   12bcc:	ab06      	add	r3, sp, #24
   12bce:	7e9b      	ldrb	r3, [r3, #26]
   12bd0:	429a      	cmp	r2, r3
   12bd2:	d00d      	beq.n	12bf0 <AssemblePacket+0x25c>
   12bd4:	34ff      	adds	r4, #255	; 0xff
   12bd6:	7820      	ldrb	r0, [r4, #0]
   12bd8:	4b58      	ldr	r3, [pc, #352]	; (12d3c <AssemblePacket+0x3a8>)
   12bda:	4798      	blx	r3
   12bdc:	0031      	movs	r1, r6
   12bde:	4a56      	ldr	r2, [pc, #344]	; (12d38 <AssemblePacket+0x3a4>)
   12be0:	4b54      	ldr	r3, [pc, #336]	; (12d34 <AssemblePacket+0x3a0>)
   12be2:	2035      	movs	r0, #53	; 0x35
   12be4:	4798      	blx	r3
   12be6:	210a      	movs	r1, #10
   12be8:	0030      	movs	r0, r6
   12bea:	4b55      	ldr	r3, [pc, #340]	; (12d40 <AssemblePacket+0x3ac>)
   12bec:	4798      	blx	r3
   12bee:	e739      	b.n	12a64 <AssemblePacket+0xd0>
   12bf0:	4b47      	ldr	r3, [pc, #284]	; (12d10 <AssemblePacket+0x37c>)
   12bf2:	783a      	ldrb	r2, [r7, #0]
   12bf4:	781b      	ldrb	r3, [r3, #0]
   12bf6:	4293      	cmp	r3, r2
   12bf8:	d022      	beq.n	12c40 <AssemblePacket+0x2ac>
   12bfa:	d800      	bhi.n	12bfe <AssemblePacket+0x26a>
   12bfc:	e732      	b.n	12a64 <AssemblePacket+0xd0>
   12bfe:	221b      	movs	r2, #27
   12c00:	003d      	movs	r5, r7
   12c02:	a906      	add	r1, sp, #24
   12c04:	3b01      	subs	r3, #1
   12c06:	1852      	adds	r2, r2, r1
   12c08:	7013      	strb	r3, [r2, #0]
   12c0a:	261b      	movs	r6, #27
   12c0c:	ab06      	add	r3, sp, #24
   12c0e:	18f6      	adds	r6, r6, r3
   12c10:	782a      	ldrb	r2, [r5, #0]
   12c12:	7833      	ldrb	r3, [r6, #0]
   12c14:	429a      	cmp	r2, r3
   12c16:	d900      	bls.n	12c1a <AssemblePacket+0x286>
   12c18:	e724      	b.n	12a64 <AssemblePacket+0xd0>
   12c1a:	0031      	movs	r1, r6
   12c1c:	2010      	movs	r0, #16
   12c1e:	4f49      	ldr	r7, [pc, #292]	; (12d44 <AssemblePacket+0x3b0>)
   12c20:	47b8      	blx	r7
   12c22:	2808      	cmp	r0, #8
   12c24:	d000      	beq.n	12c28 <AssemblePacket+0x294>
   12c26:	e71d      	b.n	12a64 <AssemblePacket+0xd0>
   12c28:	0031      	movs	r1, r6
   12c2a:	3009      	adds	r0, #9
   12c2c:	47b8      	blx	r7
   12c2e:	7833      	ldrb	r3, [r6, #0]
   12c30:	2808      	cmp	r0, #8
   12c32:	d061      	beq.n	12cf8 <AssemblePacket+0x364>
   12c34:	782a      	ldrb	r2, [r5, #0]
   12c36:	429a      	cmp	r2, r3
   12c38:	d2e7      	bcs.n	12c0a <AssemblePacket+0x276>
   12c3a:	3b01      	subs	r3, #1
   12c3c:	7033      	strb	r3, [r6, #0]
   12c3e:	e7e4      	b.n	12c0a <AssemblePacket+0x276>
   12c40:	34ff      	adds	r4, #255	; 0xff
   12c42:	7820      	ldrb	r0, [r4, #0]
   12c44:	4b40      	ldr	r3, [pc, #256]	; (12d48 <AssemblePacket+0x3b4>)
   12c46:	4798      	blx	r3
   12c48:	231b      	movs	r3, #27
   12c4a:	aa06      	add	r2, sp, #24
   12c4c:	189b      	adds	r3, r3, r2
   12c4e:	0019      	movs	r1, r3
   12c50:	4c3e      	ldr	r4, [pc, #248]	; (12d4c <AssemblePacket+0x3b8>)
   12c52:	2013      	movs	r0, #19
   12c54:	47a0      	blx	r4
   12c56:	231b      	movs	r3, #27
   12c58:	aa06      	add	r2, sp, #24
   12c5a:	189b      	adds	r3, r3, r2
   12c5c:	0019      	movs	r1, r3
   12c5e:	2014      	movs	r0, #20
   12c60:	47a0      	blx	r4
   12c62:	2113      	movs	r1, #19
   12c64:	0030      	movs	r0, r6
   12c66:	4c36      	ldr	r4, [pc, #216]	; (12d40 <AssemblePacket+0x3ac>)
   12c68:	47a0      	blx	r4
   12c6a:	2210      	movs	r2, #16
   12c6c:	786b      	ldrb	r3, [r5, #1]
   12c6e:	210b      	movs	r1, #11
   12c70:	4313      	orrs	r3, r2
   12c72:	706b      	strb	r3, [r5, #1]
   12c74:	2001      	movs	r0, #1
   12c76:	47a0      	blx	r4
   12c78:	e6f4      	b.n	12a64 <AssemblePacket+0xd0>
   12c7a:	2210      	movs	r2, #16
   12c7c:	3494      	adds	r4, #148	; 0x94
   12c7e:	7823      	ldrb	r3, [r4, #0]
   12c80:	4393      	bics	r3, r2
   12c82:	7023      	strb	r3, [r4, #0]
   12c84:	e6ee      	b.n	12a64 <AssemblePacket+0xd0>
   12c86:	4b32      	ldr	r3, [pc, #200]	; (12d50 <AssemblePacket+0x3bc>)
   12c88:	4798      	blx	r3
   12c8a:	230f      	movs	r3, #15
   12c8c:	4018      	ands	r0, r3
   12c8e:	439c      	bics	r4, r3
   12c90:	4304      	orrs	r4, r0
   12c92:	e703      	b.n	12a9c <AssemblePacket+0x108>
   12c94:	9b08      	ldr	r3, [sp, #32]
   12c96:	2b00      	cmp	r3, #0
   12c98:	d000      	beq.n	12c9c <AssemblePacket+0x308>
   12c9a:	e71b      	b.n	12ad4 <AssemblePacket+0x140>
   12c9c:	4d1a      	ldr	r5, [pc, #104]	; (12d08 <AssemblePacket+0x374>)
   12c9e:	002b      	movs	r3, r5
   12ca0:	33e0      	adds	r3, #224	; 0xe0
   12ca2:	781b      	ldrb	r3, [r3, #0]
   12ca4:	2b00      	cmp	r3, #0
   12ca6:	d100      	bne.n	12caa <AssemblePacket+0x316>
   12ca8:	e747      	b.n	12b3a <AssemblePacket+0x1a6>
   12caa:	261e      	movs	r6, #30
   12cac:	ab06      	add	r3, sp, #24
   12cae:	18f6      	adds	r6, r6, r3
   12cb0:	2200      	movs	r2, #0
   12cb2:	0031      	movs	r1, r6
   12cb4:	4827      	ldr	r0, [pc, #156]	; (12d54 <AssemblePacket+0x3c0>)
   12cb6:	4b18      	ldr	r3, [pc, #96]	; (12d18 <AssemblePacket+0x384>)
   12cb8:	4798      	blx	r3
   12cba:	682b      	ldr	r3, [r5, #0]
   12cbc:	7831      	ldrb	r1, [r6, #0]
   12cbe:	0a18      	lsrs	r0, r3, #8
   12cc0:	792b      	ldrb	r3, [r5, #4]
   12cc2:	9703      	str	r7, [sp, #12]
   12cc4:	061b      	lsls	r3, r3, #24
   12cc6:	4303      	orrs	r3, r0
   12cc8:	9304      	str	r3, [sp, #16]
   12cca:	8823      	ldrh	r3, [r4, #0]
   12ccc:	002a      	movs	r2, r5
   12cce:	9302      	str	r3, [sp, #8]
   12cd0:	2302      	movs	r3, #2
   12cd2:	9301      	str	r3, [sp, #4]
   12cd4:	4b16      	ldr	r3, [pc, #88]	; (12d30 <AssemblePacket+0x39c>)
   12cd6:	3288      	adds	r2, #136	; 0x88
   12cd8:	9300      	str	r3, [sp, #0]
   12cda:	6813      	ldr	r3, [r2, #0]
   12cdc:	481d      	ldr	r0, [pc, #116]	; (12d54 <AssemblePacket+0x3c0>)
   12cde:	2200      	movs	r2, #0
   12ce0:	4d0f      	ldr	r5, [pc, #60]	; (12d20 <AssemblePacket+0x38c>)
   12ce2:	47a8      	blx	r5
   12ce4:	2800      	cmp	r0, #0
   12ce6:	d002      	beq.n	12cee <AssemblePacket+0x35a>
   12ce8:	2020      	movs	r0, #32
   12cea:	4b0e      	ldr	r3, [pc, #56]	; (12d24 <AssemblePacket+0x390>)
   12cec:	4798      	blx	r3
   12cee:	8823      	ldrh	r3, [r4, #0]
   12cf0:	8832      	ldrh	r2, [r6, #0]
   12cf2:	189b      	adds	r3, r3, r2
   12cf4:	8023      	strh	r3, [r4, #0]
   12cf6:	e720      	b.n	12b3a <AssemblePacket+0x1a6>
   12cf8:	34e7      	adds	r4, #231	; 0xe7
   12cfa:	e7c2      	b.n	12c82 <AssemblePacket+0x2ee>
   12cfc:	00016839 	.word	0x00016839
   12d00:	200033b8 	.word	0x200033b8
   12d04:	20001eb5 	.word	0x20001eb5
   12d08:	20003170 	.word	0x20003170
   12d0c:	00016827 	.word	0x00016827
   12d10:	20003257 	.word	0x20003257
   12d14:	200031f8 	.word	0x200031f8
   12d18:	0000fc9d 	.word	0x0000fc9d
   12d1c:	200031a5 	.word	0x200031a5
   12d20:	00010db1 	.word	0x00010db1
   12d24:	00010e71 	.word	0x00010e71
   12d28:	0000ffc9 	.word	0x0000ffc9
   12d2c:	00007259 	.word	0x00007259
   12d30:	20003195 	.word	0x20003195
   12d34:	0000cbad 	.word	0x0000cbad
   12d38:	20003259 	.word	0x20003259
   12d3c:	0000cc01 	.word	0x0000cc01
   12d40:	00009375 	.word	0x00009375
   12d44:	0000cbc9 	.word	0x0000cbc9
   12d48:	0000cc8d 	.word	0x0000cc8d
   12d4c:	00012419 	.word	0x00012419
   12d50:	0000fbfd 	.word	0x0000fbfd
   12d54:	20002f34 	.word	0x20002f34

00012d58 <LorawanClasscUlAckTimerCallback>:
   12d58:	2102      	movs	r1, #2
   12d5a:	4b03      	ldr	r3, [pc, #12]	; (12d68 <LorawanClasscUlAckTimerCallback+0x10>)
   12d5c:	3394      	adds	r3, #148	; 0x94
   12d5e:	781a      	ldrb	r2, [r3, #0]
   12d60:	438a      	bics	r2, r1
   12d62:	701a      	strb	r2, [r3, #0]
   12d64:	4770      	bx	lr
   12d66:	46c0      	nop			; (mov r8, r8)
   12d68:	20003170 	.word	0x20003170

00012d6c <LorawanClasscValidateSend>:
   12d6c:	2388      	movs	r3, #136	; 0x88
   12d6e:	b510      	push	{r4, lr}
   12d70:	4c0a      	ldr	r4, [pc, #40]	; (12d9c <LorawanClasscValidateSend+0x30>)
   12d72:	009b      	lsls	r3, r3, #2
   12d74:	5ce3      	ldrb	r3, [r4, r3]
   12d76:	2b00      	cmp	r3, #0
   12d78:	d008      	beq.n	12d8c <LorawanClasscValidateSend+0x20>
   12d7a:	220e      	movs	r2, #14
   12d7c:	3484      	adds	r4, #132	; 0x84
   12d7e:	7823      	ldrb	r3, [r4, #0]
   12d80:	2008      	movs	r0, #8
   12d82:	4013      	ands	r3, r2
   12d84:	2b02      	cmp	r3, #2
   12d86:	d100      	bne.n	12d8a <LorawanClasscValidateSend+0x1e>
   12d88:	2011      	movs	r0, #17
   12d8a:	bd10      	pop	{r4, pc}
   12d8c:	2394      	movs	r3, #148	; 0x94
   12d8e:	005b      	lsls	r3, r3, #1
   12d90:	5ce0      	ldrb	r0, [r4, r3]
   12d92:	4b03      	ldr	r3, [pc, #12]	; (12da0 <LorawanClasscValidateSend+0x34>)
   12d94:	4798      	blx	r3
   12d96:	2800      	cmp	r0, #0
   12d98:	d1ef      	bne.n	12d7a <LorawanClasscValidateSend+0xe>
   12d9a:	e7f5      	b.n	12d88 <LorawanClasscValidateSend+0x1c>
   12d9c:	20003170 	.word	0x20003170
   12da0:	0000d28d 	.word	0x0000d28d

00012da4 <LorawanClasscRxDone>:
   12da4:	221f      	movs	r2, #31
   12da6:	b573      	push	{r0, r1, r4, r5, r6, lr}
   12da8:	7803      	ldrb	r3, [r0, #0]
   12daa:	4c1c      	ldr	r4, [pc, #112]	; (12e1c <LorawanClasscRxDone+0x78>)
   12dac:	4393      	bics	r3, r2
   12dae:	2ba0      	cmp	r3, #160	; 0xa0
   12db0:	d10c      	bne.n	12dcc <LorawanClasscRxDone+0x28>
   12db2:	2694      	movs	r6, #148	; 0x94
   12db4:	0076      	lsls	r6, r6, #1
   12db6:	5da0      	ldrb	r0, [r4, r6]
   12db8:	4b19      	ldr	r3, [pc, #100]	; (12e20 <LorawanClasscRxDone+0x7c>)
   12dba:	4798      	blx	r3
   12dbc:	1e05      	subs	r5, r0, #0
   12dbe:	d019      	beq.n	12df4 <LorawanClasscRxDone+0x50>
   12dc0:	0022      	movs	r2, r4
   12dc2:	2102      	movs	r1, #2
   12dc4:	3294      	adds	r2, #148	; 0x94
   12dc6:	7813      	ldrb	r3, [r2, #0]
   12dc8:	438b      	bics	r3, r1
   12dca:	7013      	strb	r3, [r2, #0]
   12dcc:	0021      	movs	r1, r4
   12dce:	3184      	adds	r1, #132	; 0x84
   12dd0:	780b      	ldrb	r3, [r1, #0]
   12dd2:	220e      	movs	r2, #14
   12dd4:	0018      	movs	r0, r3
   12dd6:	4010      	ands	r0, r2
   12dd8:	2806      	cmp	r0, #6
   12dda:	d103      	bne.n	12de4 <LorawanClasscRxDone+0x40>
   12ddc:	4393      	bics	r3, r2
   12dde:	3a04      	subs	r2, #4
   12de0:	4313      	orrs	r3, r2
   12de2:	700b      	strb	r3, [r1, #0]
   12de4:	2390      	movs	r3, #144	; 0x90
   12de6:	2201      	movs	r2, #1
   12de8:	009b      	lsls	r3, r3, #2
   12dea:	54e2      	strb	r2, [r4, r3]
   12dec:	2000      	movs	r0, #0
   12dee:	4b0d      	ldr	r3, [pc, #52]	; (12e24 <LorawanClasscRxDone+0x80>)
   12df0:	4798      	blx	r3
   12df2:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
   12df4:	4b0c      	ldr	r3, [pc, #48]	; (12e28 <LorawanClasscRxDone+0x84>)
   12df6:	5da6      	ldrb	r6, [r4, r6]
   12df8:	4798      	blx	r3
   12dfa:	4b0c      	ldr	r3, [pc, #48]	; (12e2c <LorawanClasscRxDone+0x88>)
   12dfc:	490c      	ldr	r1, [pc, #48]	; (12e30 <LorawanClasscRxDone+0x8c>)
   12dfe:	4798      	blx	r3
   12e00:	23fa      	movs	r3, #250	; 0xfa
   12e02:	009b      	lsls	r3, r3, #2
   12e04:	18cb      	adds	r3, r1, r3
   12e06:	21fa      	movs	r1, #250	; 0xfa
   12e08:	0089      	lsls	r1, r1, #2
   12e0a:	4359      	muls	r1, r3
   12e0c:	9500      	str	r5, [sp, #0]
   12e0e:	002a      	movs	r2, r5
   12e10:	4b08      	ldr	r3, [pc, #32]	; (12e34 <LorawanClasscRxDone+0x90>)
   12e12:	0030      	movs	r0, r6
   12e14:	4d08      	ldr	r5, [pc, #32]	; (12e38 <LorawanClasscRxDone+0x94>)
   12e16:	47a8      	blx	r5
   12e18:	e7d8      	b.n	12dcc <LorawanClasscRxDone+0x28>
   12e1a:	46c0      	nop			; (mov r8, r8)
   12e1c:	20003170 	.word	0x20003170
   12e20:	0000d28d 	.word	0x0000d28d
   12e24:	000112b1 	.word	0x000112b1
   12e28:	00016f6d 	.word	0x00016f6d
   12e2c:	000138a5 	.word	0x000138a5
   12e30:	000007d1 	.word	0x000007d1
   12e34:	00012d59 	.word	0x00012d59
   12e38:	0000d0f5 	.word	0x0000d0f5

00012e3c <LorawanClasscRxTimeout>:
   12e3c:	4a0c      	ldr	r2, [pc, #48]	; (12e70 <LorawanClasscRxTimeout+0x34>)
   12e3e:	b510      	push	{r4, lr}
   12e40:	0010      	movs	r0, r2
   12e42:	3084      	adds	r0, #132	; 0x84
   12e44:	7803      	ldrb	r3, [r0, #0]
   12e46:	240e      	movs	r4, #14
   12e48:	0019      	movs	r1, r3
   12e4a:	4021      	ands	r1, r4
   12e4c:	2906      	cmp	r1, #6
   12e4e:	d107      	bne.n	12e60 <LorawanClasscRxTimeout+0x24>
   12e50:	2208      	movs	r2, #8
   12e52:	43a3      	bics	r3, r4
   12e54:	4313      	orrs	r3, r2
   12e56:	7003      	strb	r3, [r0, #0]
   12e58:	2000      	movs	r0, #0
   12e5a:	4b06      	ldr	r3, [pc, #24]	; (12e74 <LorawanClasscRxTimeout+0x38>)
   12e5c:	4798      	blx	r3
   12e5e:	e006      	b.n	12e6e <LorawanClasscRxTimeout+0x32>
   12e60:	290a      	cmp	r1, #10
   12e62:	d1f9      	bne.n	12e58 <LorawanClasscRxTimeout+0x1c>
   12e64:	2388      	movs	r3, #136	; 0x88
   12e66:	009b      	lsls	r3, r3, #2
   12e68:	5cd3      	ldrb	r3, [r2, r3]
   12e6a:	2b00      	cmp	r3, #0
   12e6c:	d0f4      	beq.n	12e58 <LorawanClasscRxTimeout+0x1c>
   12e6e:	bd10      	pop	{r4, pc}
   12e70:	20003170 	.word	0x20003170
   12e74:	000112b1 	.word	0x000112b1

00012e78 <LorawanClasscNotifyAppOnReceive>:
   12e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   12e7a:	001f      	movs	r7, r3
   12e7c:	2394      	movs	r3, #148	; 0x94
   12e7e:	0016      	movs	r6, r2
   12e80:	4a07      	ldr	r2, [pc, #28]	; (12ea0 <LorawanClasscNotifyAppOnReceive+0x28>)
   12e82:	005b      	lsls	r3, r3, #1
   12e84:	0004      	movs	r4, r0
   12e86:	5cd0      	ldrb	r0, [r2, r3]
   12e88:	4b06      	ldr	r3, [pc, #24]	; (12ea4 <LorawanClasscNotifyAppOnReceive+0x2c>)
   12e8a:	000d      	movs	r5, r1
   12e8c:	4798      	blx	r3
   12e8e:	2800      	cmp	r0, #0
   12e90:	d105      	bne.n	12e9e <LorawanClasscNotifyAppOnReceive+0x26>
   12e92:	0020      	movs	r0, r4
   12e94:	003b      	movs	r3, r7
   12e96:	0032      	movs	r2, r6
   12e98:	0029      	movs	r1, r5
   12e9a:	4c03      	ldr	r4, [pc, #12]	; (12ea8 <LorawanClasscNotifyAppOnReceive+0x30>)
   12e9c:	47a0      	blx	r4
   12e9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   12ea0:	20003170 	.word	0x20003170
   12ea4:	0000d28d 	.word	0x0000d28d
   12ea8:	00010ed5 	.word	0x00010ed5

00012eac <LorawanMcastEnable>:
   12eac:	0002      	movs	r2, r0
   12eae:	b510      	push	{r4, lr}
   12eb0:	200a      	movs	r0, #10
   12eb2:	2903      	cmp	r1, #3
   12eb4:	d822      	bhi.n	12efc <LorawanMcastEnable+0x50>
   12eb6:	4b1a      	ldr	r3, [pc, #104]	; (12f20 <LorawanMcastEnable+0x74>)
   12eb8:	2a00      	cmp	r2, #0
   12eba:	d020      	beq.n	12efe <LorawanMcastEnable+0x52>
   12ebc:	223c      	movs	r2, #60	; 0x3c
   12ebe:	434a      	muls	r2, r1
   12ec0:	189a      	adds	r2, r3, r2
   12ec2:	3259      	adds	r2, #89	; 0x59
   12ec4:	32ff      	adds	r2, #255	; 0xff
   12ec6:	7a12      	ldrb	r2, [r2, #8]
   12ec8:	0754      	lsls	r4, r2, #29
   12eca:	d512      	bpl.n	12ef2 <LorawanMcastEnable+0x46>
   12ecc:	0794      	lsls	r4, r2, #30
   12ece:	d510      	bpl.n	12ef2 <LorawanMcastEnable+0x46>
   12ed0:	07d2      	lsls	r2, r2, #31
   12ed2:	0fd2      	lsrs	r2, r2, #31
   12ed4:	2a01      	cmp	r2, #1
   12ed6:	d10c      	bne.n	12ef2 <LorawanMcastEnable+0x46>
   12ed8:	001c      	movs	r4, r3
   12eda:	34fd      	adds	r4, #253	; 0xfd
   12edc:	7824      	ldrb	r4, [r4, #0]
   12ede:	0764      	lsls	r4, r4, #29
   12ee0:	d007      	beq.n	12ef2 <LorawanMcastEnable+0x46>
   12ee2:	202e      	movs	r0, #46	; 0x2e
   12ee4:	408a      	lsls	r2, r1
   12ee6:	30ff      	adds	r0, #255	; 0xff
   12ee8:	5c19      	ldrb	r1, [r3, r0]
   12eea:	430a      	orrs	r2, r1
   12eec:	541a      	strb	r2, [r3, r0]
   12eee:	3826      	subs	r0, #38	; 0x26
   12ef0:	38ff      	subs	r0, #255	; 0xff
   12ef2:	2196      	movs	r1, #150	; 0x96
   12ef4:	0049      	lsls	r1, r1, #1
   12ef6:	5c5a      	ldrb	r2, [r3, r1]
   12ef8:	3201      	adds	r2, #1
   12efa:	545a      	strb	r2, [r3, r1]
   12efc:	bd10      	pop	{r4, pc}
   12efe:	2201      	movs	r2, #1
   12f00:	408a      	lsls	r2, r1
   12f02:	202e      	movs	r0, #46	; 0x2e
   12f04:	0011      	movs	r1, r2
   12f06:	30ff      	adds	r0, #255	; 0xff
   12f08:	5c1a      	ldrb	r2, [r3, r0]
   12f0a:	438a      	bics	r2, r1
   12f0c:	2196      	movs	r1, #150	; 0x96
   12f0e:	541a      	strb	r2, [r3, r0]
   12f10:	0049      	lsls	r1, r1, #1
   12f12:	5c5a      	ldrb	r2, [r3, r1]
   12f14:	3826      	subs	r0, #38	; 0x26
   12f16:	3a01      	subs	r2, #1
   12f18:	545a      	strb	r2, [r3, r1]
   12f1a:	38ff      	subs	r0, #255	; 0xff
   12f1c:	e7ee      	b.n	12efc <LorawanMcastEnable+0x50>
   12f1e:	46c0      	nop			; (mov r8, r8)
   12f20:	20003170 	.word	0x20003170

00012f24 <LorawanMcastValidateHdr>:
   12f24:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   12f26:	469c      	mov	ip, r3
   12f28:	2400      	movs	r4, #0
   12f2a:	230a      	movs	r3, #10
   12f2c:	4f18      	ldr	r7, [pc, #96]	; (12f90 <LorawanMcastValidateHdr+0x6c>)
   12f2e:	b2e5      	uxtb	r5, r4
   12f30:	9501      	str	r5, [sp, #4]
   12f32:	252e      	movs	r5, #46	; 0x2e
   12f34:	35ff      	adds	r5, #255	; 0xff
   12f36:	5d7d      	ldrb	r5, [r7, r5]
   12f38:	2601      	movs	r6, #1
   12f3a:	4125      	asrs	r5, r4
   12f3c:	4235      	tst	r5, r6
   12f3e:	d022      	beq.n	12f86 <LorawanMcastValidateHdr+0x62>
   12f40:	7886      	ldrb	r6, [r0, #2]
   12f42:	7845      	ldrb	r5, [r0, #1]
   12f44:	0236      	lsls	r6, r6, #8
   12f46:	432e      	orrs	r6, r5
   12f48:	78c5      	ldrb	r5, [r0, #3]
   12f4a:	042d      	lsls	r5, r5, #16
   12f4c:	432e      	orrs	r6, r5
   12f4e:	7905      	ldrb	r5, [r0, #4]
   12f50:	062d      	lsls	r5, r5, #24
   12f52:	4335      	orrs	r5, r6
   12f54:	263c      	movs	r6, #60	; 0x3c
   12f56:	4366      	muls	r6, r4
   12f58:	3631      	adds	r6, #49	; 0x31
   12f5a:	36ff      	adds	r6, #255	; 0xff
   12f5c:	59be      	ldr	r6, [r7, r6]
   12f5e:	42b5      	cmp	r5, r6
   12f60:	d111      	bne.n	12f86 <LorawanMcastValidateHdr+0x62>
   12f62:	4d0c      	ldr	r5, [pc, #48]	; (12f94 <LorawanMcastValidateHdr+0x70>)
   12f64:	782e      	ldrb	r6, [r5, #0]
   12f66:	2506      	movs	r5, #6
   12f68:	422e      	tst	r6, r5
   12f6a:	d00c      	beq.n	12f86 <LorawanMcastValidateHdr+0x62>
   12f6c:	2a00      	cmp	r2, #0
   12f6e:	d00a      	beq.n	12f86 <LorawanMcastValidateHdr+0x62>
   12f70:	7946      	ldrb	r6, [r0, #5]
   12f72:	3569      	adds	r5, #105	; 0x69
   12f74:	422e      	tst	r6, r5
   12f76:	d106      	bne.n	12f86 <LorawanMcastValidateHdr+0x62>
   12f78:	2903      	cmp	r1, #3
   12f7a:	d104      	bne.n	12f86 <LorawanMcastValidateHdr+0x62>
   12f7c:	466d      	mov	r5, sp
   12f7e:	4663      	mov	r3, ip
   12f80:	792d      	ldrb	r5, [r5, #4]
   12f82:	701d      	strb	r5, [r3, #0]
   12f84:	2308      	movs	r3, #8
   12f86:	3401      	adds	r4, #1
   12f88:	2c04      	cmp	r4, #4
   12f8a:	d1d0      	bne.n	12f2e <LorawanMcastValidateHdr+0xa>
   12f8c:	0018      	movs	r0, r3
   12f8e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
   12f90:	20003170 	.word	0x20003170
   12f94:	2000326d 	.word	0x2000326d

00012f98 <LorawanMcastProcessPkt>:
   12f98:	b5f0      	push	{r4, r5, r6, r7, lr}
   12f9a:	0015      	movs	r5, r2
   12f9c:	223c      	movs	r2, #60	; 0x3c
   12f9e:	435a      	muls	r2, r3
   12fa0:	b089      	sub	sp, #36	; 0x24
   12fa2:	9107      	str	r1, [sp, #28]
   12fa4:	493f      	ldr	r1, [pc, #252]	; (130a4 <LorawanMcastProcessPkt+0x10c>)
   12fa6:	9006      	str	r0, [sp, #24]
   12fa8:	1889      	adds	r1, r1, r2
   12faa:	31fc      	adds	r1, #252	; 0xfc
   12fac:	6dcc      	ldr	r4, [r1, #92]	; 0x5c
   12fae:	6e08      	ldr	r0, [r1, #96]	; 0x60
   12fb0:	6d8a      	ldr	r2, [r1, #88]	; 0x58
   12fb2:	4284      	cmp	r4, r0
   12fb4:	d224      	bcs.n	13000 <LorawanMcastProcessPkt+0x68>
   12fb6:	2100      	movs	r1, #0
   12fb8:	4294      	cmp	r4, r2
   12fba:	d802      	bhi.n	12fc2 <LorawanMcastProcessPkt+0x2a>
   12fbc:	4282      	cmp	r2, r0
   12fbe:	4192      	sbcs	r2, r2
   12fc0:	4251      	negs	r1, r2
   12fc2:	270a      	movs	r7, #10
   12fc4:	2900      	cmp	r1, #0
   12fc6:	d11d      	bne.n	13004 <LorawanMcastProcessPkt+0x6c>
   12fc8:	4a36      	ldr	r2, [pc, #216]	; (130a4 <LorawanMcastProcessPkt+0x10c>)
   12fca:	210e      	movs	r1, #14
   12fcc:	0010      	movs	r0, r2
   12fce:	3084      	adds	r0, #132	; 0x84
   12fd0:	7803      	ldrb	r3, [r0, #0]
   12fd2:	001c      	movs	r4, r3
   12fd4:	400c      	ands	r4, r1
   12fd6:	2c06      	cmp	r4, #6
   12fd8:	d108      	bne.n	12fec <LorawanMcastProcessPkt+0x54>
   12fda:	0014      	movs	r4, r2
   12fdc:	34fd      	adds	r4, #253	; 0xfd
   12fde:	7824      	ldrb	r4, [r4, #0]
   12fe0:	2c04      	cmp	r4, #4
   12fe2:	d103      	bne.n	12fec <LorawanMcastProcessPkt+0x54>
   12fe4:	438b      	bics	r3, r1
   12fe6:	3904      	subs	r1, #4
   12fe8:	430b      	orrs	r3, r1
   12fea:	7003      	strb	r3, [r0, #0]
   12fec:	2390      	movs	r3, #144	; 0x90
   12fee:	2101      	movs	r1, #1
   12ff0:	009b      	lsls	r3, r3, #2
   12ff2:	54d1      	strb	r1, [r2, r3]
   12ff4:	2000      	movs	r0, #0
   12ff6:	4b2c      	ldr	r3, [pc, #176]	; (130a8 <LorawanMcastProcessPkt+0x110>)
   12ff8:	4798      	blx	r3
   12ffa:	0038      	movs	r0, r7
   12ffc:	b009      	add	sp, #36	; 0x24
   12ffe:	bdf0      	pop	{r4, r5, r6, r7, pc}
   13000:	4294      	cmp	r4, r2
   13002:	d8db      	bhi.n	12fbc <LorawanMcastProcessPkt+0x24>
   13004:	243c      	movs	r4, #60	; 0x3c
   13006:	435c      	muls	r4, r3
   13008:	4e26      	ldr	r6, [pc, #152]	; (130a4 <LorawanMcastProcessPkt+0x10c>)
   1300a:	79ea      	ldrb	r2, [r5, #7]
   1300c:	1937      	adds	r7, r6, r4
   1300e:	003b      	movs	r3, r7
   13010:	79a9      	ldrb	r1, [r5, #6]
   13012:	0212      	lsls	r2, r2, #8
   13014:	3355      	adds	r3, #85	; 0x55
   13016:	430a      	orrs	r2, r1
   13018:	33ff      	adds	r3, #255	; 0xff
   1301a:	801a      	strh	r2, [r3, #0]
   1301c:	2105      	movs	r1, #5
   1301e:	4b23      	ldr	r3, [pc, #140]	; (130ac <LorawanMcastProcessPkt+0x114>)
   13020:	37fc      	adds	r7, #252	; 0xfc
   13022:	2000      	movs	r0, #0
   13024:	4798      	blx	r3
   13026:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   13028:	3445      	adds	r4, #69	; 0x45
   1302a:	9304      	str	r3, [sp, #16]
   1302c:	4b20      	ldr	r3, [pc, #128]	; (130b0 <LorawanMcastProcessPkt+0x118>)
   1302e:	9907      	ldr	r1, [sp, #28]
   13030:	9303      	str	r3, [sp, #12]
   13032:	2319      	movs	r3, #25
   13034:	34ff      	adds	r4, #255	; 0xff
   13036:	9302      	str	r3, [sp, #8]
   13038:	19a4      	adds	r4, r4, r6
   1303a:	3b16      	subs	r3, #22
   1303c:	9806      	ldr	r0, [sp, #24]
   1303e:	9400      	str	r4, [sp, #0]
   13040:	390d      	subs	r1, #13
   13042:	9301      	str	r3, [sp, #4]
   13044:	b2c9      	uxtb	r1, r1
   13046:	6dbb      	ldr	r3, [r7, #88]	; 0x58
   13048:	2201      	movs	r2, #1
   1304a:	3009      	adds	r0, #9
   1304c:	4c19      	ldr	r4, [pc, #100]	; (130b4 <LorawanMcastProcessPkt+0x11c>)
   1304e:	47a0      	blx	r4
   13050:	2800      	cmp	r0, #0
   13052:	d002      	beq.n	1305a <LorawanMcastProcessPkt+0xc2>
   13054:	201f      	movs	r0, #31
   13056:	4b18      	ldr	r3, [pc, #96]	; (130b8 <LorawanMcastProcessPkt+0x120>)
   13058:	4798      	blx	r3
   1305a:	4918      	ldr	r1, [pc, #96]	; (130bc <LorawanMcastProcessPkt+0x124>)
   1305c:	2708      	movs	r7, #8
   1305e:	784a      	ldrb	r2, [r1, #1]
   13060:	780b      	ldrb	r3, [r1, #0]
   13062:	0212      	lsls	r2, r2, #8
   13064:	431a      	orrs	r2, r3
   13066:	788b      	ldrb	r3, [r1, #2]
   13068:	041b      	lsls	r3, r3, #16
   1306a:	431a      	orrs	r2, r3
   1306c:	78cb      	ldrb	r3, [r1, #3]
   1306e:	061b      	lsls	r3, r3, #24
   13070:	4313      	orrs	r3, r2
   13072:	d0a9      	beq.n	12fc8 <LorawanMcastProcessPkt+0x30>
   13074:	2220      	movs	r2, #32
   13076:	3694      	adds	r6, #148	; 0x94
   13078:	7833      	ldrb	r3, [r6, #0]
   1307a:	9906      	ldr	r1, [sp, #24]
   1307c:	4393      	bics	r3, r2
   1307e:	7033      	strb	r3, [r6, #0]
   13080:	78ab      	ldrb	r3, [r5, #2]
   13082:	7868      	ldrb	r0, [r5, #1]
   13084:	40bb      	lsls	r3, r7
   13086:	4303      	orrs	r3, r0
   13088:	78e8      	ldrb	r0, [r5, #3]
   1308a:	9a07      	ldr	r2, [sp, #28]
   1308c:	0400      	lsls	r0, r0, #16
   1308e:	4303      	orrs	r3, r0
   13090:	7928      	ldrb	r0, [r5, #4]
   13092:	3a0c      	subs	r2, #12
   13094:	0600      	lsls	r0, r0, #24
   13096:	4318      	orrs	r0, r3
   13098:	b2d2      	uxtb	r2, r2
   1309a:	19c9      	adds	r1, r1, r7
   1309c:	003b      	movs	r3, r7
   1309e:	4c08      	ldr	r4, [pc, #32]	; (130c0 <LorawanMcastProcessPkt+0x128>)
   130a0:	47a0      	blx	r4
   130a2:	e791      	b.n	12fc8 <LorawanMcastProcessPkt+0x30>
   130a4:	20003170 	.word	0x20003170
   130a8:	000112b1 	.word	0x000112b1
   130ac:	00009375 	.word	0x00009375
   130b0:	20002f34 	.word	0x20002f34
   130b4:	00010db1 	.word	0x00010db1
   130b8:	00010e71 	.word	0x00010e71
   130bc:	200034cc 	.word	0x200034cc
   130c0:	00010ed5 	.word	0x00010ed5

000130c4 <LorawanAddMcastAddr>:
   130c4:	b570      	push	{r4, r5, r6, lr}
   130c6:	260a      	movs	r6, #10
   130c8:	2903      	cmp	r1, #3
   130ca:	d818      	bhi.n	130fe <LorawanAddMcastAddr+0x3a>
   130cc:	4b0d      	ldr	r3, [pc, #52]	; (13104 <LorawanAddMcastAddr+0x40>)
   130ce:	681a      	ldr	r2, [r3, #0]
   130d0:	0a15      	lsrs	r5, r2, #8
   130d2:	791a      	ldrb	r2, [r3, #4]
   130d4:	0612      	lsls	r2, r2, #24
   130d6:	432a      	orrs	r2, r5
   130d8:	4282      	cmp	r2, r0
   130da:	d010      	beq.n	130fe <LorawanAddMcastAddr+0x3a>
   130dc:	243c      	movs	r4, #60	; 0x3c
   130de:	434c      	muls	r4, r1
   130e0:	191c      	adds	r4, r3, r4
   130e2:	0023      	movs	r3, r4
   130e4:	33fc      	adds	r3, #252	; 0xfc
   130e6:	6358      	str	r0, [r3, #52]	; 0x34
   130e8:	2106      	movs	r1, #6
   130ea:	2000      	movs	r0, #0
   130ec:	4b06      	ldr	r3, [pc, #24]	; (13108 <LorawanAddMcastAddr+0x44>)
   130ee:	4798      	blx	r3
   130f0:	2201      	movs	r2, #1
   130f2:	3459      	adds	r4, #89	; 0x59
   130f4:	34ff      	adds	r4, #255	; 0xff
   130f6:	7a21      	ldrb	r1, [r4, #8]
   130f8:	3e02      	subs	r6, #2
   130fa:	430a      	orrs	r2, r1
   130fc:	7222      	strb	r2, [r4, #8]
   130fe:	0030      	movs	r0, r6
   13100:	bd70      	pop	{r4, r5, r6, pc}
   13102:	46c0      	nop			; (mov r8, r8)
   13104:	20003170 	.word	0x20003170
   13108:	00009375 	.word	0x00009375

0001310c <LorawanAddMcastAppskey>:
   1310c:	b570      	push	{r4, r5, r6, lr}
   1310e:	0006      	movs	r6, r0
   13110:	200a      	movs	r0, #10
   13112:	2903      	cmp	r1, #3
   13114:	d818      	bhi.n	13148 <LorawanAddMcastAppskey+0x3c>
   13116:	2e00      	cmp	r6, #0
   13118:	d016      	beq.n	13148 <LorawanAddMcastAppskey+0x3c>
   1311a:	253c      	movs	r5, #60	; 0x3c
   1311c:	434d      	muls	r5, r1
   1311e:	0028      	movs	r0, r5
   13120:	4c0a      	ldr	r4, [pc, #40]	; (1314c <LorawanAddMcastAppskey+0x40>)
   13122:	3045      	adds	r0, #69	; 0x45
   13124:	30ff      	adds	r0, #255	; 0xff
   13126:	2210      	movs	r2, #16
   13128:	1900      	adds	r0, r0, r4
   1312a:	0031      	movs	r1, r6
   1312c:	4b08      	ldr	r3, [pc, #32]	; (13150 <LorawanAddMcastAppskey+0x44>)
   1312e:	4798      	blx	r3
   13130:	4b08      	ldr	r3, [pc, #32]	; (13154 <LorawanAddMcastAppskey+0x48>)
   13132:	2107      	movs	r1, #7
   13134:	2000      	movs	r0, #0
   13136:	4798      	blx	r3
   13138:	2304      	movs	r3, #4
   1313a:	2008      	movs	r0, #8
   1313c:	1964      	adds	r4, r4, r5
   1313e:	3459      	adds	r4, #89	; 0x59
   13140:	34ff      	adds	r4, #255	; 0xff
   13142:	7a22      	ldrb	r2, [r4, #8]
   13144:	4313      	orrs	r3, r2
   13146:	7223      	strb	r3, [r4, #8]
   13148:	bd70      	pop	{r4, r5, r6, pc}
   1314a:	46c0      	nop			; (mov r8, r8)
   1314c:	20003170 	.word	0x20003170
   13150:	00016827 	.word	0x00016827
   13154:	00009375 	.word	0x00009375

00013158 <LorawanAddMcastNwkskey>:
   13158:	b570      	push	{r4, r5, r6, lr}
   1315a:	0006      	movs	r6, r0
   1315c:	200a      	movs	r0, #10
   1315e:	2903      	cmp	r1, #3
   13160:	d818      	bhi.n	13194 <LorawanAddMcastNwkskey+0x3c>
   13162:	2e00      	cmp	r6, #0
   13164:	d016      	beq.n	13194 <LorawanAddMcastNwkskey+0x3c>
   13166:	253c      	movs	r5, #60	; 0x3c
   13168:	434d      	muls	r5, r1
   1316a:	0028      	movs	r0, r5
   1316c:	4c0a      	ldr	r4, [pc, #40]	; (13198 <LorawanAddMcastNwkskey+0x40>)
   1316e:	3035      	adds	r0, #53	; 0x35
   13170:	30ff      	adds	r0, #255	; 0xff
   13172:	2210      	movs	r2, #16
   13174:	1900      	adds	r0, r0, r4
   13176:	0031      	movs	r1, r6
   13178:	4b08      	ldr	r3, [pc, #32]	; (1319c <LorawanAddMcastNwkskey+0x44>)
   1317a:	4798      	blx	r3
   1317c:	4b08      	ldr	r3, [pc, #32]	; (131a0 <LorawanAddMcastNwkskey+0x48>)
   1317e:	2108      	movs	r1, #8
   13180:	2000      	movs	r0, #0
   13182:	4798      	blx	r3
   13184:	2302      	movs	r3, #2
   13186:	2008      	movs	r0, #8
   13188:	1964      	adds	r4, r4, r5
   1318a:	3459      	adds	r4, #89	; 0x59
   1318c:	34ff      	adds	r4, #255	; 0xff
   1318e:	7a22      	ldrb	r2, [r4, #8]
   13190:	4313      	orrs	r3, r2
   13192:	7223      	strb	r3, [r4, #8]
   13194:	bd70      	pop	{r4, r5, r6, pc}
   13196:	46c0      	nop			; (mov r8, r8)
   13198:	20003170 	.word	0x20003170
   1319c:	00016827 	.word	0x00016827
   131a0:	00009375 	.word	0x00009375

000131a4 <LorawanAddMcastFcntMin>:
   131a4:	220a      	movs	r2, #10
   131a6:	2903      	cmp	r1, #3
   131a8:	d807      	bhi.n	131ba <LorawanAddMcastFcntMin+0x16>
   131aa:	233c      	movs	r3, #60	; 0x3c
   131ac:	434b      	muls	r3, r1
   131ae:	4904      	ldr	r1, [pc, #16]	; (131c0 <LorawanAddMcastFcntMin+0x1c>)
   131b0:	3a02      	subs	r2, #2
   131b2:	18c9      	adds	r1, r1, r3
   131b4:	31fc      	adds	r1, #252	; 0xfc
   131b6:	65c8      	str	r0, [r1, #92]	; 0x5c
   131b8:	6588      	str	r0, [r1, #88]	; 0x58
   131ba:	0010      	movs	r0, r2
   131bc:	4770      	bx	lr
   131be:	46c0      	nop			; (mov r8, r8)
   131c0:	20003170 	.word	0x20003170

000131c4 <LorawanAddMcastFcntMax>:
   131c4:	220a      	movs	r2, #10
   131c6:	2903      	cmp	r1, #3
   131c8:	d806      	bhi.n	131d8 <LorawanAddMcastFcntMax+0x14>
   131ca:	233c      	movs	r3, #60	; 0x3c
   131cc:	434b      	muls	r3, r1
   131ce:	4903      	ldr	r1, [pc, #12]	; (131dc <LorawanAddMcastFcntMax+0x18>)
   131d0:	3a02      	subs	r2, #2
   131d2:	18c9      	adds	r1, r1, r3
   131d4:	31fc      	adds	r1, #252	; 0xfc
   131d6:	6608      	str	r0, [r1, #96]	; 0x60
   131d8:	0010      	movs	r0, r2
   131da:	4770      	bx	lr
   131dc:	20003170 	.word	0x20003170

000131e0 <LorawanAddMcastDlFrequency>:
   131e0:	b513      	push	{r0, r1, r4, lr}
   131e2:	000c      	movs	r4, r1
   131e4:	9001      	str	r0, [sp, #4]
   131e6:	2903      	cmp	r1, #3
   131e8:	d901      	bls.n	131ee <LorawanAddMcastDlFrequency+0xe>
   131ea:	200a      	movs	r0, #10
   131ec:	bd16      	pop	{r1, r2, r4, pc}
   131ee:	a901      	add	r1, sp, #4
   131f0:	2001      	movs	r0, #1
   131f2:	4b0a      	ldr	r3, [pc, #40]	; (1321c <LorawanAddMcastDlFrequency+0x3c>)
   131f4:	4798      	blx	r3
   131f6:	2808      	cmp	r0, #8
   131f8:	d1f7      	bne.n	131ea <LorawanAddMcastDlFrequency+0xa>
   131fa:	213c      	movs	r1, #60	; 0x3c
   131fc:	4361      	muls	r1, r4
   131fe:	4b08      	ldr	r3, [pc, #32]	; (13220 <LorawanAddMcastDlFrequency+0x40>)
   13200:	9a01      	ldr	r2, [sp, #4]
   13202:	1859      	adds	r1, r3, r1
   13204:	31fc      	adds	r1, #252	; 0xfc
   13206:	336f      	adds	r3, #111	; 0x6f
   13208:	668a      	str	r2, [r1, #104]	; 0x68
   1320a:	0a11      	lsrs	r1, r2, #8
   1320c:	701a      	strb	r2, [r3, #0]
   1320e:	7059      	strb	r1, [r3, #1]
   13210:	0c11      	lsrs	r1, r2, #16
   13212:	0e12      	lsrs	r2, r2, #24
   13214:	7099      	strb	r1, [r3, #2]
   13216:	70da      	strb	r2, [r3, #3]
   13218:	e7e8      	b.n	131ec <LorawanAddMcastDlFrequency+0xc>
   1321a:	46c0      	nop			; (mov r8, r8)
   1321c:	0000cbc9 	.word	0x0000cbc9
   13220:	20003170 	.word	0x20003170

00013224 <LorawanAddMcastDatarate>:
   13224:	b537      	push	{r0, r1, r2, r4, r5, lr}
   13226:	466b      	mov	r3, sp
   13228:	1ddd      	adds	r5, r3, #7
   1322a:	000c      	movs	r4, r1
   1322c:	7028      	strb	r0, [r5, #0]
   1322e:	2903      	cmp	r1, #3
   13230:	d901      	bls.n	13236 <LorawanAddMcastDatarate+0x12>
   13232:	200a      	movs	r0, #10
   13234:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
   13236:	0029      	movs	r1, r5
   13238:	200f      	movs	r0, #15
   1323a:	4b07      	ldr	r3, [pc, #28]	; (13258 <LorawanAddMcastDatarate+0x34>)
   1323c:	4798      	blx	r3
   1323e:	2808      	cmp	r0, #8
   13240:	d1f7      	bne.n	13232 <LorawanAddMcastDatarate+0xe>
   13242:	213c      	movs	r1, #60	; 0x3c
   13244:	4361      	muls	r1, r4
   13246:	4b05      	ldr	r3, [pc, #20]	; (1325c <LorawanAddMcastDatarate+0x38>)
   13248:	782a      	ldrb	r2, [r5, #0]
   1324a:	1859      	adds	r1, r3, r1
   1324c:	3169      	adds	r1, #105	; 0x69
   1324e:	31ff      	adds	r1, #255	; 0xff
   13250:	3373      	adds	r3, #115	; 0x73
   13252:	700a      	strb	r2, [r1, #0]
   13254:	701a      	strb	r2, [r3, #0]
   13256:	e7ed      	b.n	13234 <LorawanAddMcastDatarate+0x10>
   13258:	0000cbc9 	.word	0x0000cbc9
   1325c:	20003170 	.word	0x20003170

00013260 <LorawanAddMcastPeriodicity>:
   13260:	220a      	movs	r2, #10
   13262:	2903      	cmp	r1, #3
   13264:	d809      	bhi.n	1327a <LorawanAddMcastPeriodicity+0x1a>
   13266:	2807      	cmp	r0, #7
   13268:	d807      	bhi.n	1327a <LorawanAddMcastPeriodicity+0x1a>
   1326a:	233c      	movs	r3, #60	; 0x3c
   1326c:	434b      	muls	r3, r1
   1326e:	4904      	ldr	r1, [pc, #16]	; (13280 <LorawanAddMcastPeriodicity+0x20>)
   13270:	3a02      	subs	r2, #2
   13272:	18c9      	adds	r1, r1, r3
   13274:	316a      	adds	r1, #106	; 0x6a
   13276:	31ff      	adds	r1, #255	; 0xff
   13278:	7008      	strb	r0, [r1, #0]
   1327a:	0010      	movs	r0, r2
   1327c:	4770      	bx	lr
   1327e:	46c0      	nop			; (mov r8, r8)
   13280:	20003170 	.word	0x20003170

00013284 <Radio_LBTScanTimeout>:
   13284:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   13286:	4c1c      	ldr	r4, [pc, #112]	; (132f8 <Radio_LBTScanTimeout+0x74>)
   13288:	0025      	movs	r5, r4
   1328a:	0023      	movs	r3, r4
   1328c:	354f      	adds	r5, #79	; 0x4f
   1328e:	7829      	ldrb	r1, [r5, #0]
   13290:	3340      	adds	r3, #64	; 0x40
   13292:	3101      	adds	r1, #1
   13294:	b2c9      	uxtb	r1, r1
   13296:	7029      	strb	r1, [r5, #0]
   13298:	781b      	ldrb	r3, [r3, #0]
   1329a:	428b      	cmp	r3, r1
   1329c:	d315      	bcc.n	132ca <Radio_LBTScanTimeout+0x46>
   1329e:	260e      	movs	r6, #14
   132a0:	446e      	add	r6, sp
   132a2:	4b16      	ldr	r3, [pc, #88]	; (132fc <Radio_LBTScanTimeout+0x78>)
   132a4:	0030      	movs	r0, r6
   132a6:	4798      	blx	r3
   132a8:	2300      	movs	r3, #0
   132aa:	5ef2      	ldrsh	r2, [r6, r3]
   132ac:	782b      	ldrb	r3, [r5, #0]
   132ae:	4353      	muls	r3, r2
   132b0:	6c62      	ldr	r2, [r4, #68]	; 0x44
   132b2:	189b      	adds	r3, r3, r2
   132b4:	6463      	str	r3, [r4, #68]	; 0x44
   132b6:	0023      	movs	r3, r4
   132b8:	2200      	movs	r2, #0
   132ba:	3350      	adds	r3, #80	; 0x50
   132bc:	7818      	ldrb	r0, [r3, #0]
   132be:	9200      	str	r2, [sp, #0]
   132c0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
   132c2:	4b0f      	ldr	r3, [pc, #60]	; (13300 <Radio_LBTScanTimeout+0x7c>)
   132c4:	4c0f      	ldr	r4, [pc, #60]	; (13304 <Radio_LBTScanTimeout+0x80>)
   132c6:	47a0      	blx	r4
   132c8:	bd7f      	pop	{r0, r1, r2, r3, r4, r5, r6, pc}
   132ca:	2380      	movs	r3, #128	; 0x80
   132cc:	4a0e      	ldr	r2, [pc, #56]	; (13308 <Radio_LBTScanTimeout+0x84>)
   132ce:	009b      	lsls	r3, r3, #2
   132d0:	8810      	ldrh	r0, [r2, #0]
   132d2:	4303      	orrs	r3, r0
   132d4:	8013      	strh	r3, [r2, #0]
   132d6:	6c63      	ldr	r3, [r4, #68]	; 0x44
   132d8:	0058      	lsls	r0, r3, #1
   132da:	1e4b      	subs	r3, r1, #1
   132dc:	4359      	muls	r1, r3
   132de:	4b0b      	ldr	r3, [pc, #44]	; (1330c <Radio_LBTScanTimeout+0x88>)
   132e0:	b289      	uxth	r1, r1
   132e2:	4798      	blx	r3
   132e4:	0023      	movs	r3, r4
   132e6:	334c      	adds	r3, #76	; 0x4c
   132e8:	8018      	strh	r0, [r3, #0]
   132ea:	2300      	movs	r3, #0
   132ec:	2001      	movs	r0, #1
   132ee:	702b      	strb	r3, [r5, #0]
   132f0:	6463      	str	r3, [r4, #68]	; 0x44
   132f2:	4b07      	ldr	r3, [pc, #28]	; (13310 <Radio_LBTScanTimeout+0x8c>)
   132f4:	4798      	blx	r3
   132f6:	e7e7      	b.n	132c8 <Radio_LBTScanTimeout+0x44>
   132f8:	20002d78 	.word	0x20002d78
   132fc:	0000d94d 	.word	0x0000d94d
   13300:	00013285 	.word	0x00013285
   13304:	0000d0f5 	.word	0x0000d0f5
   13308:	20003044 	.word	0x20003044
   1330c:	000136d9 	.word	0x000136d9
   13310:	0000ebf1 	.word	0x0000ebf1

00013314 <RADIO_ScanHandler>:
   13314:	b573      	push	{r0, r1, r4, r5, r6, lr}
   13316:	4b12      	ldr	r3, [pc, #72]	; (13360 <RADIO_ScanHandler+0x4c>)
   13318:	4798      	blx	r3
   1331a:	2000      	movs	r0, #0
   1331c:	4b11      	ldr	r3, [pc, #68]	; (13364 <RADIO_ScanHandler+0x50>)
   1331e:	4798      	blx	r3
   13320:	4d11      	ldr	r5, [pc, #68]	; (13368 <RADIO_ScanHandler+0x54>)
   13322:	4b12      	ldr	r3, [pc, #72]	; (1336c <RADIO_ScanHandler+0x58>)
   13324:	6828      	ldr	r0, [r5, #0]
   13326:	2400      	movs	r4, #0
   13328:	4798      	blx	r3
   1332a:	002b      	movs	r3, r5
   1332c:	4e10      	ldr	r6, [pc, #64]	; (13370 <RADIO_ScanHandler+0x5c>)
   1332e:	334c      	adds	r3, #76	; 0x4c
   13330:	2201      	movs	r2, #1
   13332:	0021      	movs	r1, r4
   13334:	0020      	movs	r0, r4
   13336:	801c      	strh	r4, [r3, #0]
   13338:	47b0      	blx	r6
   1333a:	4b0e      	ldr	r3, [pc, #56]	; (13374 <RADIO_ScanHandler+0x60>)
   1333c:	2109      	movs	r1, #9
   1333e:	2012      	movs	r0, #18
   13340:	4798      	blx	r3
   13342:	3550      	adds	r5, #80	; 0x50
   13344:	0022      	movs	r2, r4
   13346:	0021      	movs	r1, r4
   13348:	2005      	movs	r0, #5
   1334a:	47b0      	blx	r6
   1334c:	7828      	ldrb	r0, [r5, #0]
   1334e:	4b0a      	ldr	r3, [pc, #40]	; (13378 <RADIO_ScanHandler+0x64>)
   13350:	4d0a      	ldr	r5, [pc, #40]	; (1337c <RADIO_ScanHandler+0x68>)
   13352:	9400      	str	r4, [sp, #0]
   13354:	0022      	movs	r2, r4
   13356:	490a      	ldr	r1, [pc, #40]	; (13380 <RADIO_ScanHandler+0x6c>)
   13358:	47a8      	blx	r5
   1335a:	0020      	movs	r0, r4
   1335c:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
   1335e:	46c0      	nop			; (mov r8, r8)
   13360:	0000f261 	.word	0x0000f261
   13364:	0000eea5 	.word	0x0000eea5
   13368:	20002d78 	.word	0x20002d78
   1336c:	0000e5e9 	.word	0x0000e5e9
   13370:	0000d731 	.word	0x0000d731
   13374:	0000c509 	.word	0x0000c509
   13378:	00013285 	.word	0x00013285
   1337c:	0000d0f5 	.word	0x0000d0f5
   13380:	00002328 	.word	0x00002328

00013384 <radioScanDoneHandler>:
   13384:	b530      	push	{r4, r5, lr}
   13386:	4a18      	ldr	r2, [pc, #96]	; (133e8 <radioScanDoneHandler+0x64>)
   13388:	4918      	ldr	r1, [pc, #96]	; (133ec <radioScanDoneHandler+0x68>)
   1338a:	8813      	ldrh	r3, [r2, #0]
   1338c:	b085      	sub	sp, #20
   1338e:	400b      	ands	r3, r1
   13390:	8013      	strh	r3, [r2, #0]
   13392:	2200      	movs	r2, #0
   13394:	4b16      	ldr	r3, [pc, #88]	; (133f0 <radioScanDoneHandler+0x6c>)
   13396:	0011      	movs	r1, r2
   13398:	0010      	movs	r0, r2
   1339a:	4798      	blx	r3
   1339c:	2000      	movs	r0, #0
   1339e:	4b15      	ldr	r3, [pc, #84]	; (133f4 <radioScanDoneHandler+0x70>)
   133a0:	4798      	blx	r3
   133a2:	4b15      	ldr	r3, [pc, #84]	; (133f8 <radioScanDoneHandler+0x74>)
   133a4:	4798      	blx	r3
   133a6:	4c15      	ldr	r4, [pc, #84]	; (133fc <radioScanDoneHandler+0x78>)
   133a8:	0023      	movs	r3, r4
   133aa:	334c      	adds	r3, #76	; 0x4c
   133ac:	2100      	movs	r1, #0
   133ae:	5e59      	ldrsh	r1, [r3, r1]
   133b0:	233e      	movs	r3, #62	; 0x3e
   133b2:	5ee2      	ldrsh	r2, [r4, r3]
   133b4:	4b12      	ldr	r3, [pc, #72]	; (13400 <radioScanDoneHandler+0x7c>)
   133b6:	4291      	cmp	r1, r2
   133b8:	da06      	bge.n	133c8 <radioScanDoneHandler+0x44>
   133ba:	2002      	movs	r0, #2
   133bc:	4798      	blx	r3
   133be:	4b11      	ldr	r3, [pc, #68]	; (13404 <radioScanDoneHandler+0x80>)
   133c0:	4798      	blx	r3
   133c2:	2000      	movs	r0, #0
   133c4:	b005      	add	sp, #20
   133c6:	bd30      	pop	{r4, r5, pc}
   133c8:	2207      	movs	r2, #7
   133ca:	ad01      	add	r5, sp, #4
   133cc:	2001      	movs	r0, #1
   133ce:	702a      	strb	r2, [r5, #0]
   133d0:	4798      	blx	r3
   133d2:	4b0d      	ldr	r3, [pc, #52]	; (13408 <radioScanDoneHandler+0x84>)
   133d4:	781b      	ldrb	r3, [r3, #0]
   133d6:	079b      	lsls	r3, r3, #30
   133d8:	d5f3      	bpl.n	133c2 <radioScanDoneHandler+0x3e>
   133da:	6923      	ldr	r3, [r4, #16]
   133dc:	2b00      	cmp	r3, #0
   133de:	d0f0      	beq.n	133c2 <radioScanDoneHandler+0x3e>
   133e0:	0029      	movs	r1, r5
   133e2:	2002      	movs	r0, #2
   133e4:	4798      	blx	r3
   133e6:	e7ec      	b.n	133c2 <radioScanDoneHandler+0x3e>
   133e8:	20003044 	.word	0x20003044
   133ec:	fffffdff 	.word	0xfffffdff
   133f0:	0000d731 	.word	0x0000d731
   133f4:	0000eed9 	.word	0x0000eed9
   133f8:	0000f391 	.word	0x0000f391
   133fc:	20002d78 	.word	0x20002d78
   13400:	0000ec9d 	.word	0x0000ec9d
   13404:	0000f65d 	.word	0x0000f65d
   13408:	20003046 	.word	0x20003046

0001340c <common_tc_read_count>:
   1340c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1340e:	4b0d      	ldr	r3, [pc, #52]	; (13444 <common_tc_read_count+0x38>)
   13410:	4798      	blx	r3
   13412:	4b0d      	ldr	r3, [pc, #52]	; (13448 <common_tc_read_count+0x3c>)
   13414:	781b      	ldrb	r3, [r3, #0]
   13416:	2b00      	cmp	r3, #0
   13418:	d00e      	beq.n	13438 <common_tc_read_count+0x2c>
   1341a:	4b0c      	ldr	r3, [pc, #48]	; (1344c <common_tc_read_count+0x40>)
   1341c:	781d      	ldrb	r5, [r3, #0]
   1341e:	4b0a      	ldr	r3, [pc, #40]	; (13448 <common_tc_read_count+0x3c>)
   13420:	781f      	ldrb	r7, [r3, #0]
   13422:	4c0b      	ldr	r4, [pc, #44]	; (13450 <common_tc_read_count+0x44>)
   13424:	1c29      	adds	r1, r5, #0
   13426:	47a0      	blx	r4
   13428:	1c06      	adds	r6, r0, #0
   1342a:	480a      	ldr	r0, [pc, #40]	; (13454 <common_tc_read_count+0x48>)
   1342c:	1c29      	adds	r1, r5, #0
   1342e:	47a0      	blx	r4
   13430:	4378      	muls	r0, r7
   13432:	1830      	adds	r0, r6, r0
   13434:	b280      	uxth	r0, r0
   13436:	e004      	b.n	13442 <common_tc_read_count+0x36>
   13438:	4b04      	ldr	r3, [pc, #16]	; (1344c <common_tc_read_count+0x40>)
   1343a:	7819      	ldrb	r1, [r3, #0]
   1343c:	4b04      	ldr	r3, [pc, #16]	; (13450 <common_tc_read_count+0x44>)
   1343e:	4798      	blx	r3
   13440:	b280      	uxth	r0, r0
   13442:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   13444:	0000d981 	.word	0x0000d981
   13448:	20001ec8 	.word	0x20001ec8
   1344c:	200034d4 	.word	0x200034d4
   13450:	000136d9 	.word	0x000136d9
   13454:	0000ffff 	.word	0x0000ffff

00013458 <common_tc_compare_stop>:
   13458:	b508      	push	{r3, lr}
   1345a:	4b05      	ldr	r3, [pc, #20]	; (13470 <common_tc_compare_stop+0x18>)
   1345c:	4798      	blx	r3
   1345e:	4b05      	ldr	r3, [pc, #20]	; (13474 <common_tc_compare_stop+0x1c>)
   13460:	4798      	blx	r3
   13462:	4b05      	ldr	r3, [pc, #20]	; (13478 <common_tc_compare_stop+0x20>)
   13464:	2200      	movs	r2, #0
   13466:	605a      	str	r2, [r3, #4]
   13468:	811a      	strh	r2, [r3, #8]
   1346a:	4b04      	ldr	r3, [pc, #16]	; (1347c <common_tc_compare_stop+0x24>)
   1346c:	4798      	blx	r3
   1346e:	bd08      	pop	{r3, pc}
   13470:	0000d995 	.word	0x0000d995
   13474:	0000da4d 	.word	0x0000da4d
   13478:	20001ec8 	.word	0x20001ec8
   1347c:	0000da71 	.word	0x0000da71

00013480 <common_tc_delay>:
   13480:	b510      	push	{r4, lr}
   13482:	1c04      	adds	r4, r0, #0
   13484:	4b13      	ldr	r3, [pc, #76]	; (134d4 <common_tc_delay+0x54>)
   13486:	4798      	blx	r3
   13488:	4b13      	ldr	r3, [pc, #76]	; (134d8 <common_tc_delay+0x58>)
   1348a:	781a      	ldrb	r2, [r3, #0]
   1348c:	4362      	muls	r2, r4
   1348e:	1881      	adds	r1, r0, r2
   13490:	4b12      	ldr	r3, [pc, #72]	; (134dc <common_tc_delay+0x5c>)
   13492:	6059      	str	r1, [r3, #4]
   13494:	6859      	ldr	r1, [r3, #4]
   13496:	0c09      	lsrs	r1, r1, #16
   13498:	6059      	str	r1, [r3, #4]
   1349a:	685b      	ldr	r3, [r3, #4]
   1349c:	2b00      	cmp	r3, #0
   1349e:	d007      	beq.n	134b0 <common_tc_delay+0x30>
   134a0:	4b0e      	ldr	r3, [pc, #56]	; (134dc <common_tc_delay+0x5c>)
   134a2:	6859      	ldr	r1, [r3, #4]
   134a4:	3201      	adds	r2, #1
   134a6:	1880      	adds	r0, r0, r2
   134a8:	8118      	strh	r0, [r3, #8]
   134aa:	4b0d      	ldr	r3, [pc, #52]	; (134e0 <common_tc_delay+0x60>)
   134ac:	4798      	blx	r3
   134ae:	e004      	b.n	134ba <common_tc_delay+0x3a>
   134b0:	1882      	adds	r2, r0, r2
   134b2:	4b0a      	ldr	r3, [pc, #40]	; (134dc <common_tc_delay+0x5c>)
   134b4:	811a      	strh	r2, [r3, #8]
   134b6:	4b0b      	ldr	r3, [pc, #44]	; (134e4 <common_tc_delay+0x64>)
   134b8:	4798      	blx	r3
   134ba:	4b08      	ldr	r3, [pc, #32]	; (134dc <common_tc_delay+0x5c>)
   134bc:	891b      	ldrh	r3, [r3, #8]
   134be:	2b63      	cmp	r3, #99	; 0x63
   134c0:	d802      	bhi.n	134c8 <common_tc_delay+0x48>
   134c2:	3364      	adds	r3, #100	; 0x64
   134c4:	4a05      	ldr	r2, [pc, #20]	; (134dc <common_tc_delay+0x5c>)
   134c6:	8113      	strh	r3, [r2, #8]
   134c8:	4b04      	ldr	r3, [pc, #16]	; (134dc <common_tc_delay+0x5c>)
   134ca:	8918      	ldrh	r0, [r3, #8]
   134cc:	4b06      	ldr	r3, [pc, #24]	; (134e8 <common_tc_delay+0x68>)
   134ce:	4798      	blx	r3
   134d0:	bd10      	pop	{r4, pc}
   134d2:	46c0      	nop			; (mov r8, r8)
   134d4:	0000d981 	.word	0x0000d981
   134d8:	200034d4 	.word	0x200034d4
   134dc:	20001ec8 	.word	0x20001ec8
   134e0:	0000d995 	.word	0x0000d995
   134e4:	0000d9a9 	.word	0x0000d9a9
   134e8:	0000da35 	.word	0x0000da35

000134ec <common_tc_init>:
   134ec:	b508      	push	{r3, lr}
   134ee:	2200      	movs	r2, #0
   134f0:	4b03      	ldr	r3, [pc, #12]	; (13500 <common_tc_init+0x14>)
   134f2:	701a      	strb	r2, [r3, #0]
   134f4:	4b03      	ldr	r3, [pc, #12]	; (13504 <common_tc_init+0x18>)
   134f6:	4798      	blx	r3
   134f8:	4b03      	ldr	r3, [pc, #12]	; (13508 <common_tc_init+0x1c>)
   134fa:	7018      	strb	r0, [r3, #0]
   134fc:	bd08      	pop	{r3, pc}
   134fe:	46c0      	nop			; (mov r8, r8)
   13500:	20001ec8 	.word	0x20001ec8
   13504:	0000da89 	.word	0x0000da89
   13508:	200034d4 	.word	0x200034d4

0001350c <tmr_ovf_callback>:
   1350c:	b508      	push	{r3, lr}
   1350e:	4b0e      	ldr	r3, [pc, #56]	; (13548 <tmr_ovf_callback+0x3c>)
   13510:	685b      	ldr	r3, [r3, #4]
   13512:	2b00      	cmp	r3, #0
   13514:	d007      	beq.n	13526 <tmr_ovf_callback+0x1a>
   13516:	4a0c      	ldr	r2, [pc, #48]	; (13548 <tmr_ovf_callback+0x3c>)
   13518:	6853      	ldr	r3, [r2, #4]
   1351a:	3b01      	subs	r3, #1
   1351c:	6053      	str	r3, [r2, #4]
   1351e:	2b00      	cmp	r3, #0
   13520:	d101      	bne.n	13526 <tmr_ovf_callback+0x1a>
   13522:	4b0a      	ldr	r3, [pc, #40]	; (1354c <tmr_ovf_callback+0x40>)
   13524:	4798      	blx	r3
   13526:	4a08      	ldr	r2, [pc, #32]	; (13548 <tmr_ovf_callback+0x3c>)
   13528:	7813      	ldrb	r3, [r2, #0]
   1352a:	3301      	adds	r3, #1
   1352c:	b2db      	uxtb	r3, r3
   1352e:	7013      	strb	r3, [r2, #0]
   13530:	4a07      	ldr	r2, [pc, #28]	; (13550 <tmr_ovf_callback+0x44>)
   13532:	7812      	ldrb	r2, [r2, #0]
   13534:	429a      	cmp	r2, r3
   13536:	d806      	bhi.n	13546 <tmr_ovf_callback+0x3a>
   13538:	4b03      	ldr	r3, [pc, #12]	; (13548 <tmr_ovf_callback+0x3c>)
   1353a:	2200      	movs	r2, #0
   1353c:	701a      	strb	r2, [r3, #0]
   1353e:	68db      	ldr	r3, [r3, #12]
   13540:	2b00      	cmp	r3, #0
   13542:	d000      	beq.n	13546 <tmr_ovf_callback+0x3a>
   13544:	4798      	blx	r3
   13546:	bd08      	pop	{r3, pc}
   13548:	20001ec8 	.word	0x20001ec8
   1354c:	0000d9a9 	.word	0x0000d9a9
   13550:	200034d4 	.word	0x200034d4

00013554 <tmr_cca_callback>:
   13554:	b508      	push	{r3, lr}
   13556:	4b04      	ldr	r3, [pc, #16]	; (13568 <tmr_cca_callback+0x14>)
   13558:	4798      	blx	r3
   1355a:	4b04      	ldr	r3, [pc, #16]	; (1356c <tmr_cca_callback+0x18>)
   1355c:	691b      	ldr	r3, [r3, #16]
   1355e:	2b00      	cmp	r3, #0
   13560:	d000      	beq.n	13564 <tmr_cca_callback+0x10>
   13562:	4798      	blx	r3
   13564:	bd08      	pop	{r3, pc}
   13566:	46c0      	nop			; (mov r8, r8)
   13568:	0000d995 	.word	0x0000d995
   1356c:	20001ec8 	.word	0x20001ec8

00013570 <set_common_tc_overflow_callback>:
   13570:	4b01      	ldr	r3, [pc, #4]	; (13578 <set_common_tc_overflow_callback+0x8>)
   13572:	60d8      	str	r0, [r3, #12]
   13574:	4770      	bx	lr
   13576:	46c0      	nop			; (mov r8, r8)
   13578:	20001ec8 	.word	0x20001ec8

0001357c <set_common_tc_expiry_callback>:
   1357c:	4b01      	ldr	r3, [pc, #4]	; (13584 <set_common_tc_expiry_callback+0x8>)
   1357e:	6118      	str	r0, [r3, #16]
   13580:	4770      	bx	lr
   13582:	46c0      	nop			; (mov r8, r8)
   13584:	20001ec8 	.word	0x20001ec8

00013588 <__gnu_thumb1_case_uqi>:
   13588:	b402      	push	{r1}
   1358a:	4671      	mov	r1, lr
   1358c:	0849      	lsrs	r1, r1, #1
   1358e:	0049      	lsls	r1, r1, #1
   13590:	5c09      	ldrb	r1, [r1, r0]
   13592:	0049      	lsls	r1, r1, #1
   13594:	448e      	add	lr, r1
   13596:	bc02      	pop	{r1}
   13598:	4770      	bx	lr
   1359a:	46c0      	nop			; (mov r8, r8)

0001359c <__gnu_thumb1_case_shi>:
   1359c:	b403      	push	{r0, r1}
   1359e:	4671      	mov	r1, lr
   135a0:	0849      	lsrs	r1, r1, #1
   135a2:	0040      	lsls	r0, r0, #1
   135a4:	0049      	lsls	r1, r1, #1
   135a6:	5e09      	ldrsh	r1, [r1, r0]
   135a8:	0049      	lsls	r1, r1, #1
   135aa:	448e      	add	lr, r1
   135ac:	bc03      	pop	{r0, r1}
   135ae:	4770      	bx	lr

000135b0 <__gnu_thumb1_case_uhi>:
   135b0:	b403      	push	{r0, r1}
   135b2:	4671      	mov	r1, lr
   135b4:	0849      	lsrs	r1, r1, #1
   135b6:	0040      	lsls	r0, r0, #1
   135b8:	0049      	lsls	r1, r1, #1
   135ba:	5a09      	ldrh	r1, [r1, r0]
   135bc:	0049      	lsls	r1, r1, #1
   135be:	448e      	add	lr, r1
   135c0:	bc03      	pop	{r0, r1}
   135c2:	4770      	bx	lr

000135c4 <__udivsi3>:
   135c4:	2200      	movs	r2, #0
   135c6:	0843      	lsrs	r3, r0, #1
   135c8:	428b      	cmp	r3, r1
   135ca:	d374      	bcc.n	136b6 <__udivsi3+0xf2>
   135cc:	0903      	lsrs	r3, r0, #4
   135ce:	428b      	cmp	r3, r1
   135d0:	d35f      	bcc.n	13692 <__udivsi3+0xce>
   135d2:	0a03      	lsrs	r3, r0, #8
   135d4:	428b      	cmp	r3, r1
   135d6:	d344      	bcc.n	13662 <__udivsi3+0x9e>
   135d8:	0b03      	lsrs	r3, r0, #12
   135da:	428b      	cmp	r3, r1
   135dc:	d328      	bcc.n	13630 <__udivsi3+0x6c>
   135de:	0c03      	lsrs	r3, r0, #16
   135e0:	428b      	cmp	r3, r1
   135e2:	d30d      	bcc.n	13600 <__udivsi3+0x3c>
   135e4:	22ff      	movs	r2, #255	; 0xff
   135e6:	0209      	lsls	r1, r1, #8
   135e8:	ba12      	rev	r2, r2
   135ea:	0c03      	lsrs	r3, r0, #16
   135ec:	428b      	cmp	r3, r1
   135ee:	d302      	bcc.n	135f6 <__udivsi3+0x32>
   135f0:	1212      	asrs	r2, r2, #8
   135f2:	0209      	lsls	r1, r1, #8
   135f4:	d065      	beq.n	136c2 <__udivsi3+0xfe>
   135f6:	0b03      	lsrs	r3, r0, #12
   135f8:	428b      	cmp	r3, r1
   135fa:	d319      	bcc.n	13630 <__udivsi3+0x6c>
   135fc:	e000      	b.n	13600 <__udivsi3+0x3c>
   135fe:	0a09      	lsrs	r1, r1, #8
   13600:	0bc3      	lsrs	r3, r0, #15
   13602:	428b      	cmp	r3, r1
   13604:	d301      	bcc.n	1360a <__udivsi3+0x46>
   13606:	03cb      	lsls	r3, r1, #15
   13608:	1ac0      	subs	r0, r0, r3
   1360a:	4152      	adcs	r2, r2
   1360c:	0b83      	lsrs	r3, r0, #14
   1360e:	428b      	cmp	r3, r1
   13610:	d301      	bcc.n	13616 <__udivsi3+0x52>
   13612:	038b      	lsls	r3, r1, #14
   13614:	1ac0      	subs	r0, r0, r3
   13616:	4152      	adcs	r2, r2
   13618:	0b43      	lsrs	r3, r0, #13
   1361a:	428b      	cmp	r3, r1
   1361c:	d301      	bcc.n	13622 <__udivsi3+0x5e>
   1361e:	034b      	lsls	r3, r1, #13
   13620:	1ac0      	subs	r0, r0, r3
   13622:	4152      	adcs	r2, r2
   13624:	0b03      	lsrs	r3, r0, #12
   13626:	428b      	cmp	r3, r1
   13628:	d301      	bcc.n	1362e <__udivsi3+0x6a>
   1362a:	030b      	lsls	r3, r1, #12
   1362c:	1ac0      	subs	r0, r0, r3
   1362e:	4152      	adcs	r2, r2
   13630:	0ac3      	lsrs	r3, r0, #11
   13632:	428b      	cmp	r3, r1
   13634:	d301      	bcc.n	1363a <__udivsi3+0x76>
   13636:	02cb      	lsls	r3, r1, #11
   13638:	1ac0      	subs	r0, r0, r3
   1363a:	4152      	adcs	r2, r2
   1363c:	0a83      	lsrs	r3, r0, #10
   1363e:	428b      	cmp	r3, r1
   13640:	d301      	bcc.n	13646 <__udivsi3+0x82>
   13642:	028b      	lsls	r3, r1, #10
   13644:	1ac0      	subs	r0, r0, r3
   13646:	4152      	adcs	r2, r2
   13648:	0a43      	lsrs	r3, r0, #9
   1364a:	428b      	cmp	r3, r1
   1364c:	d301      	bcc.n	13652 <__udivsi3+0x8e>
   1364e:	024b      	lsls	r3, r1, #9
   13650:	1ac0      	subs	r0, r0, r3
   13652:	4152      	adcs	r2, r2
   13654:	0a03      	lsrs	r3, r0, #8
   13656:	428b      	cmp	r3, r1
   13658:	d301      	bcc.n	1365e <__udivsi3+0x9a>
   1365a:	020b      	lsls	r3, r1, #8
   1365c:	1ac0      	subs	r0, r0, r3
   1365e:	4152      	adcs	r2, r2
   13660:	d2cd      	bcs.n	135fe <__udivsi3+0x3a>
   13662:	09c3      	lsrs	r3, r0, #7
   13664:	428b      	cmp	r3, r1
   13666:	d301      	bcc.n	1366c <__udivsi3+0xa8>
   13668:	01cb      	lsls	r3, r1, #7
   1366a:	1ac0      	subs	r0, r0, r3
   1366c:	4152      	adcs	r2, r2
   1366e:	0983      	lsrs	r3, r0, #6
   13670:	428b      	cmp	r3, r1
   13672:	d301      	bcc.n	13678 <__udivsi3+0xb4>
   13674:	018b      	lsls	r3, r1, #6
   13676:	1ac0      	subs	r0, r0, r3
   13678:	4152      	adcs	r2, r2
   1367a:	0943      	lsrs	r3, r0, #5
   1367c:	428b      	cmp	r3, r1
   1367e:	d301      	bcc.n	13684 <__udivsi3+0xc0>
   13680:	014b      	lsls	r3, r1, #5
   13682:	1ac0      	subs	r0, r0, r3
   13684:	4152      	adcs	r2, r2
   13686:	0903      	lsrs	r3, r0, #4
   13688:	428b      	cmp	r3, r1
   1368a:	d301      	bcc.n	13690 <__udivsi3+0xcc>
   1368c:	010b      	lsls	r3, r1, #4
   1368e:	1ac0      	subs	r0, r0, r3
   13690:	4152      	adcs	r2, r2
   13692:	08c3      	lsrs	r3, r0, #3
   13694:	428b      	cmp	r3, r1
   13696:	d301      	bcc.n	1369c <__udivsi3+0xd8>
   13698:	00cb      	lsls	r3, r1, #3
   1369a:	1ac0      	subs	r0, r0, r3
   1369c:	4152      	adcs	r2, r2
   1369e:	0883      	lsrs	r3, r0, #2
   136a0:	428b      	cmp	r3, r1
   136a2:	d301      	bcc.n	136a8 <__udivsi3+0xe4>
   136a4:	008b      	lsls	r3, r1, #2
   136a6:	1ac0      	subs	r0, r0, r3
   136a8:	4152      	adcs	r2, r2
   136aa:	0843      	lsrs	r3, r0, #1
   136ac:	428b      	cmp	r3, r1
   136ae:	d301      	bcc.n	136b4 <__udivsi3+0xf0>
   136b0:	004b      	lsls	r3, r1, #1
   136b2:	1ac0      	subs	r0, r0, r3
   136b4:	4152      	adcs	r2, r2
   136b6:	1a41      	subs	r1, r0, r1
   136b8:	d200      	bcs.n	136bc <__udivsi3+0xf8>
   136ba:	4601      	mov	r1, r0
   136bc:	4152      	adcs	r2, r2
   136be:	4610      	mov	r0, r2
   136c0:	4770      	bx	lr
   136c2:	e7ff      	b.n	136c4 <__udivsi3+0x100>
   136c4:	b501      	push	{r0, lr}
   136c6:	2000      	movs	r0, #0
   136c8:	f000 f8f0 	bl	138ac <__aeabi_idiv0>
   136cc:	bd02      	pop	{r1, pc}
   136ce:	46c0      	nop			; (mov r8, r8)

000136d0 <__aeabi_uidivmod>:
   136d0:	2900      	cmp	r1, #0
   136d2:	d0f7      	beq.n	136c4 <__udivsi3+0x100>
   136d4:	e776      	b.n	135c4 <__udivsi3>
   136d6:	4770      	bx	lr

000136d8 <__divsi3>:
   136d8:	4603      	mov	r3, r0
   136da:	430b      	orrs	r3, r1
   136dc:	d47f      	bmi.n	137de <__divsi3+0x106>
   136de:	2200      	movs	r2, #0
   136e0:	0843      	lsrs	r3, r0, #1
   136e2:	428b      	cmp	r3, r1
   136e4:	d374      	bcc.n	137d0 <__divsi3+0xf8>
   136e6:	0903      	lsrs	r3, r0, #4
   136e8:	428b      	cmp	r3, r1
   136ea:	d35f      	bcc.n	137ac <__divsi3+0xd4>
   136ec:	0a03      	lsrs	r3, r0, #8
   136ee:	428b      	cmp	r3, r1
   136f0:	d344      	bcc.n	1377c <__divsi3+0xa4>
   136f2:	0b03      	lsrs	r3, r0, #12
   136f4:	428b      	cmp	r3, r1
   136f6:	d328      	bcc.n	1374a <__divsi3+0x72>
   136f8:	0c03      	lsrs	r3, r0, #16
   136fa:	428b      	cmp	r3, r1
   136fc:	d30d      	bcc.n	1371a <__divsi3+0x42>
   136fe:	22ff      	movs	r2, #255	; 0xff
   13700:	0209      	lsls	r1, r1, #8
   13702:	ba12      	rev	r2, r2
   13704:	0c03      	lsrs	r3, r0, #16
   13706:	428b      	cmp	r3, r1
   13708:	d302      	bcc.n	13710 <__divsi3+0x38>
   1370a:	1212      	asrs	r2, r2, #8
   1370c:	0209      	lsls	r1, r1, #8
   1370e:	d065      	beq.n	137dc <__divsi3+0x104>
   13710:	0b03      	lsrs	r3, r0, #12
   13712:	428b      	cmp	r3, r1
   13714:	d319      	bcc.n	1374a <__divsi3+0x72>
   13716:	e000      	b.n	1371a <__divsi3+0x42>
   13718:	0a09      	lsrs	r1, r1, #8
   1371a:	0bc3      	lsrs	r3, r0, #15
   1371c:	428b      	cmp	r3, r1
   1371e:	d301      	bcc.n	13724 <__divsi3+0x4c>
   13720:	03cb      	lsls	r3, r1, #15
   13722:	1ac0      	subs	r0, r0, r3
   13724:	4152      	adcs	r2, r2
   13726:	0b83      	lsrs	r3, r0, #14
   13728:	428b      	cmp	r3, r1
   1372a:	d301      	bcc.n	13730 <__divsi3+0x58>
   1372c:	038b      	lsls	r3, r1, #14
   1372e:	1ac0      	subs	r0, r0, r3
   13730:	4152      	adcs	r2, r2
   13732:	0b43      	lsrs	r3, r0, #13
   13734:	428b      	cmp	r3, r1
   13736:	d301      	bcc.n	1373c <__divsi3+0x64>
   13738:	034b      	lsls	r3, r1, #13
   1373a:	1ac0      	subs	r0, r0, r3
   1373c:	4152      	adcs	r2, r2
   1373e:	0b03      	lsrs	r3, r0, #12
   13740:	428b      	cmp	r3, r1
   13742:	d301      	bcc.n	13748 <__divsi3+0x70>
   13744:	030b      	lsls	r3, r1, #12
   13746:	1ac0      	subs	r0, r0, r3
   13748:	4152      	adcs	r2, r2
   1374a:	0ac3      	lsrs	r3, r0, #11
   1374c:	428b      	cmp	r3, r1
   1374e:	d301      	bcc.n	13754 <__divsi3+0x7c>
   13750:	02cb      	lsls	r3, r1, #11
   13752:	1ac0      	subs	r0, r0, r3
   13754:	4152      	adcs	r2, r2
   13756:	0a83      	lsrs	r3, r0, #10
   13758:	428b      	cmp	r3, r1
   1375a:	d301      	bcc.n	13760 <__divsi3+0x88>
   1375c:	028b      	lsls	r3, r1, #10
   1375e:	1ac0      	subs	r0, r0, r3
   13760:	4152      	adcs	r2, r2
   13762:	0a43      	lsrs	r3, r0, #9
   13764:	428b      	cmp	r3, r1
   13766:	d301      	bcc.n	1376c <__divsi3+0x94>
   13768:	024b      	lsls	r3, r1, #9
   1376a:	1ac0      	subs	r0, r0, r3
   1376c:	4152      	adcs	r2, r2
   1376e:	0a03      	lsrs	r3, r0, #8
   13770:	428b      	cmp	r3, r1
   13772:	d301      	bcc.n	13778 <__divsi3+0xa0>
   13774:	020b      	lsls	r3, r1, #8
   13776:	1ac0      	subs	r0, r0, r3
   13778:	4152      	adcs	r2, r2
   1377a:	d2cd      	bcs.n	13718 <__divsi3+0x40>
   1377c:	09c3      	lsrs	r3, r0, #7
   1377e:	428b      	cmp	r3, r1
   13780:	d301      	bcc.n	13786 <__divsi3+0xae>
   13782:	01cb      	lsls	r3, r1, #7
   13784:	1ac0      	subs	r0, r0, r3
   13786:	4152      	adcs	r2, r2
   13788:	0983      	lsrs	r3, r0, #6
   1378a:	428b      	cmp	r3, r1
   1378c:	d301      	bcc.n	13792 <__divsi3+0xba>
   1378e:	018b      	lsls	r3, r1, #6
   13790:	1ac0      	subs	r0, r0, r3
   13792:	4152      	adcs	r2, r2
   13794:	0943      	lsrs	r3, r0, #5
   13796:	428b      	cmp	r3, r1
   13798:	d301      	bcc.n	1379e <__divsi3+0xc6>
   1379a:	014b      	lsls	r3, r1, #5
   1379c:	1ac0      	subs	r0, r0, r3
   1379e:	4152      	adcs	r2, r2
   137a0:	0903      	lsrs	r3, r0, #4
   137a2:	428b      	cmp	r3, r1
   137a4:	d301      	bcc.n	137aa <__divsi3+0xd2>
   137a6:	010b      	lsls	r3, r1, #4
   137a8:	1ac0      	subs	r0, r0, r3
   137aa:	4152      	adcs	r2, r2
   137ac:	08c3      	lsrs	r3, r0, #3
   137ae:	428b      	cmp	r3, r1
   137b0:	d301      	bcc.n	137b6 <__divsi3+0xde>
   137b2:	00cb      	lsls	r3, r1, #3
   137b4:	1ac0      	subs	r0, r0, r3
   137b6:	4152      	adcs	r2, r2
   137b8:	0883      	lsrs	r3, r0, #2
   137ba:	428b      	cmp	r3, r1
   137bc:	d301      	bcc.n	137c2 <__divsi3+0xea>
   137be:	008b      	lsls	r3, r1, #2
   137c0:	1ac0      	subs	r0, r0, r3
   137c2:	4152      	adcs	r2, r2
   137c4:	0843      	lsrs	r3, r0, #1
   137c6:	428b      	cmp	r3, r1
   137c8:	d301      	bcc.n	137ce <__divsi3+0xf6>
   137ca:	004b      	lsls	r3, r1, #1
   137cc:	1ac0      	subs	r0, r0, r3
   137ce:	4152      	adcs	r2, r2
   137d0:	1a41      	subs	r1, r0, r1
   137d2:	d200      	bcs.n	137d6 <__divsi3+0xfe>
   137d4:	4601      	mov	r1, r0
   137d6:	4152      	adcs	r2, r2
   137d8:	4610      	mov	r0, r2
   137da:	4770      	bx	lr
   137dc:	e05d      	b.n	1389a <__divsi3+0x1c2>
   137de:	0fca      	lsrs	r2, r1, #31
   137e0:	d000      	beq.n	137e4 <__divsi3+0x10c>
   137e2:	4249      	negs	r1, r1
   137e4:	1003      	asrs	r3, r0, #32
   137e6:	d300      	bcc.n	137ea <__divsi3+0x112>
   137e8:	4240      	negs	r0, r0
   137ea:	4053      	eors	r3, r2
   137ec:	2200      	movs	r2, #0
   137ee:	469c      	mov	ip, r3
   137f0:	0903      	lsrs	r3, r0, #4
   137f2:	428b      	cmp	r3, r1
   137f4:	d32d      	bcc.n	13852 <__divsi3+0x17a>
   137f6:	0a03      	lsrs	r3, r0, #8
   137f8:	428b      	cmp	r3, r1
   137fa:	d312      	bcc.n	13822 <__divsi3+0x14a>
   137fc:	22fc      	movs	r2, #252	; 0xfc
   137fe:	0189      	lsls	r1, r1, #6
   13800:	ba12      	rev	r2, r2
   13802:	0a03      	lsrs	r3, r0, #8
   13804:	428b      	cmp	r3, r1
   13806:	d30c      	bcc.n	13822 <__divsi3+0x14a>
   13808:	0189      	lsls	r1, r1, #6
   1380a:	1192      	asrs	r2, r2, #6
   1380c:	428b      	cmp	r3, r1
   1380e:	d308      	bcc.n	13822 <__divsi3+0x14a>
   13810:	0189      	lsls	r1, r1, #6
   13812:	1192      	asrs	r2, r2, #6
   13814:	428b      	cmp	r3, r1
   13816:	d304      	bcc.n	13822 <__divsi3+0x14a>
   13818:	0189      	lsls	r1, r1, #6
   1381a:	d03a      	beq.n	13892 <__divsi3+0x1ba>
   1381c:	1192      	asrs	r2, r2, #6
   1381e:	e000      	b.n	13822 <__divsi3+0x14a>
   13820:	0989      	lsrs	r1, r1, #6
   13822:	09c3      	lsrs	r3, r0, #7
   13824:	428b      	cmp	r3, r1
   13826:	d301      	bcc.n	1382c <__divsi3+0x154>
   13828:	01cb      	lsls	r3, r1, #7
   1382a:	1ac0      	subs	r0, r0, r3
   1382c:	4152      	adcs	r2, r2
   1382e:	0983      	lsrs	r3, r0, #6
   13830:	428b      	cmp	r3, r1
   13832:	d301      	bcc.n	13838 <__divsi3+0x160>
   13834:	018b      	lsls	r3, r1, #6
   13836:	1ac0      	subs	r0, r0, r3
   13838:	4152      	adcs	r2, r2
   1383a:	0943      	lsrs	r3, r0, #5
   1383c:	428b      	cmp	r3, r1
   1383e:	d301      	bcc.n	13844 <__divsi3+0x16c>
   13840:	014b      	lsls	r3, r1, #5
   13842:	1ac0      	subs	r0, r0, r3
   13844:	4152      	adcs	r2, r2
   13846:	0903      	lsrs	r3, r0, #4
   13848:	428b      	cmp	r3, r1
   1384a:	d301      	bcc.n	13850 <__divsi3+0x178>
   1384c:	010b      	lsls	r3, r1, #4
   1384e:	1ac0      	subs	r0, r0, r3
   13850:	4152      	adcs	r2, r2
   13852:	08c3      	lsrs	r3, r0, #3
   13854:	428b      	cmp	r3, r1
   13856:	d301      	bcc.n	1385c <__divsi3+0x184>
   13858:	00cb      	lsls	r3, r1, #3
   1385a:	1ac0      	subs	r0, r0, r3
   1385c:	4152      	adcs	r2, r2
   1385e:	0883      	lsrs	r3, r0, #2
   13860:	428b      	cmp	r3, r1
   13862:	d301      	bcc.n	13868 <__divsi3+0x190>
   13864:	008b      	lsls	r3, r1, #2
   13866:	1ac0      	subs	r0, r0, r3
   13868:	4152      	adcs	r2, r2
   1386a:	d2d9      	bcs.n	13820 <__divsi3+0x148>
   1386c:	0843      	lsrs	r3, r0, #1
   1386e:	428b      	cmp	r3, r1
   13870:	d301      	bcc.n	13876 <__divsi3+0x19e>
   13872:	004b      	lsls	r3, r1, #1
   13874:	1ac0      	subs	r0, r0, r3
   13876:	4152      	adcs	r2, r2
   13878:	1a41      	subs	r1, r0, r1
   1387a:	d200      	bcs.n	1387e <__divsi3+0x1a6>
   1387c:	4601      	mov	r1, r0
   1387e:	4663      	mov	r3, ip
   13880:	4152      	adcs	r2, r2
   13882:	105b      	asrs	r3, r3, #1
   13884:	4610      	mov	r0, r2
   13886:	d301      	bcc.n	1388c <__divsi3+0x1b4>
   13888:	4240      	negs	r0, r0
   1388a:	2b00      	cmp	r3, #0
   1388c:	d500      	bpl.n	13890 <__divsi3+0x1b8>
   1388e:	4249      	negs	r1, r1
   13890:	4770      	bx	lr
   13892:	4663      	mov	r3, ip
   13894:	105b      	asrs	r3, r3, #1
   13896:	d300      	bcc.n	1389a <__divsi3+0x1c2>
   13898:	4240      	negs	r0, r0
   1389a:	b501      	push	{r0, lr}
   1389c:	2000      	movs	r0, #0
   1389e:	f000 f805 	bl	138ac <__aeabi_idiv0>
   138a2:	bd02      	pop	{r1, pc}

000138a4 <__aeabi_idivmod>:
   138a4:	2900      	cmp	r1, #0
   138a6:	d0f8      	beq.n	1389a <__divsi3+0x1c2>
   138a8:	e716      	b.n	136d8 <__divsi3>
   138aa:	4770      	bx	lr

000138ac <__aeabi_idiv0>:
   138ac:	4770      	bx	lr
   138ae:	46c0      	nop			; (mov r8, r8)

000138b0 <__aeabi_cdrcmple>:
   138b0:	4684      	mov	ip, r0
   138b2:	1c10      	adds	r0, r2, #0
   138b4:	4662      	mov	r2, ip
   138b6:	468c      	mov	ip, r1
   138b8:	1c19      	adds	r1, r3, #0
   138ba:	4663      	mov	r3, ip
   138bc:	e000      	b.n	138c0 <__aeabi_cdcmpeq>
   138be:	46c0      	nop			; (mov r8, r8)

000138c0 <__aeabi_cdcmpeq>:
   138c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
   138c2:	f001 ffa3 	bl	1580c <__ledf2>
   138c6:	2800      	cmp	r0, #0
   138c8:	d401      	bmi.n	138ce <__aeabi_cdcmpeq+0xe>
   138ca:	2100      	movs	r1, #0
   138cc:	42c8      	cmn	r0, r1
   138ce:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

000138d0 <__aeabi_dcmpeq>:
   138d0:	b510      	push	{r4, lr}
   138d2:	f001 fefd 	bl	156d0 <__eqdf2>
   138d6:	4240      	negs	r0, r0
   138d8:	3001      	adds	r0, #1
   138da:	bd10      	pop	{r4, pc}

000138dc <__aeabi_dcmplt>:
   138dc:	b510      	push	{r4, lr}
   138de:	f001 ff95 	bl	1580c <__ledf2>
   138e2:	2800      	cmp	r0, #0
   138e4:	db01      	blt.n	138ea <__aeabi_dcmplt+0xe>
   138e6:	2000      	movs	r0, #0
   138e8:	bd10      	pop	{r4, pc}
   138ea:	2001      	movs	r0, #1
   138ec:	bd10      	pop	{r4, pc}
   138ee:	46c0      	nop			; (mov r8, r8)

000138f0 <__aeabi_dcmple>:
   138f0:	b510      	push	{r4, lr}
   138f2:	f001 ff8b 	bl	1580c <__ledf2>
   138f6:	2800      	cmp	r0, #0
   138f8:	dd01      	ble.n	138fe <__aeabi_dcmple+0xe>
   138fa:	2000      	movs	r0, #0
   138fc:	bd10      	pop	{r4, pc}
   138fe:	2001      	movs	r0, #1
   13900:	bd10      	pop	{r4, pc}
   13902:	46c0      	nop			; (mov r8, r8)

00013904 <__aeabi_dcmpgt>:
   13904:	b510      	push	{r4, lr}
   13906:	f001 ff1d 	bl	15744 <__gedf2>
   1390a:	2800      	cmp	r0, #0
   1390c:	dc01      	bgt.n	13912 <__aeabi_dcmpgt+0xe>
   1390e:	2000      	movs	r0, #0
   13910:	bd10      	pop	{r4, pc}
   13912:	2001      	movs	r0, #1
   13914:	bd10      	pop	{r4, pc}
   13916:	46c0      	nop			; (mov r8, r8)

00013918 <__aeabi_dcmpge>:
   13918:	b510      	push	{r4, lr}
   1391a:	f001 ff13 	bl	15744 <__gedf2>
   1391e:	2800      	cmp	r0, #0
   13920:	da01      	bge.n	13926 <__aeabi_dcmpge+0xe>
   13922:	2000      	movs	r0, #0
   13924:	bd10      	pop	{r4, pc}
   13926:	2001      	movs	r0, #1
   13928:	bd10      	pop	{r4, pc}
   1392a:	46c0      	nop			; (mov r8, r8)

0001392c <__aeabi_cfrcmple>:
   1392c:	4684      	mov	ip, r0
   1392e:	1c08      	adds	r0, r1, #0
   13930:	4661      	mov	r1, ip
   13932:	e7ff      	b.n	13934 <__aeabi_cfcmpeq>

00013934 <__aeabi_cfcmpeq>:
   13934:	b51f      	push	{r0, r1, r2, r3, r4, lr}
   13936:	f000 fcd3 	bl	142e0 <__lesf2>
   1393a:	2800      	cmp	r0, #0
   1393c:	d401      	bmi.n	13942 <__aeabi_cfcmpeq+0xe>
   1393e:	2100      	movs	r1, #0
   13940:	42c8      	cmn	r0, r1
   13942:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00013944 <__aeabi_fcmpeq>:
   13944:	b510      	push	{r4, lr}
   13946:	f000 fc65 	bl	14214 <__eqsf2>
   1394a:	4240      	negs	r0, r0
   1394c:	3001      	adds	r0, #1
   1394e:	bd10      	pop	{r4, pc}

00013950 <__aeabi_fcmplt>:
   13950:	b510      	push	{r4, lr}
   13952:	f000 fcc5 	bl	142e0 <__lesf2>
   13956:	2800      	cmp	r0, #0
   13958:	db01      	blt.n	1395e <__aeabi_fcmplt+0xe>
   1395a:	2000      	movs	r0, #0
   1395c:	bd10      	pop	{r4, pc}
   1395e:	2001      	movs	r0, #1
   13960:	bd10      	pop	{r4, pc}
   13962:	46c0      	nop			; (mov r8, r8)

00013964 <__aeabi_fcmple>:
   13964:	b510      	push	{r4, lr}
   13966:	f000 fcbb 	bl	142e0 <__lesf2>
   1396a:	2800      	cmp	r0, #0
   1396c:	dd01      	ble.n	13972 <__aeabi_fcmple+0xe>
   1396e:	2000      	movs	r0, #0
   13970:	bd10      	pop	{r4, pc}
   13972:	2001      	movs	r0, #1
   13974:	bd10      	pop	{r4, pc}
   13976:	46c0      	nop			; (mov r8, r8)

00013978 <__aeabi_fcmpgt>:
   13978:	b510      	push	{r4, lr}
   1397a:	f000 fc71 	bl	14260 <__gesf2>
   1397e:	2800      	cmp	r0, #0
   13980:	dc01      	bgt.n	13986 <__aeabi_fcmpgt+0xe>
   13982:	2000      	movs	r0, #0
   13984:	bd10      	pop	{r4, pc}
   13986:	2001      	movs	r0, #1
   13988:	bd10      	pop	{r4, pc}
   1398a:	46c0      	nop			; (mov r8, r8)

0001398c <__aeabi_fcmpge>:
   1398c:	b510      	push	{r4, lr}
   1398e:	f000 fc67 	bl	14260 <__gesf2>
   13992:	2800      	cmp	r0, #0
   13994:	da01      	bge.n	1399a <__aeabi_fcmpge+0xe>
   13996:	2000      	movs	r0, #0
   13998:	bd10      	pop	{r4, pc}
   1399a:	2001      	movs	r0, #1
   1399c:	bd10      	pop	{r4, pc}
   1399e:	46c0      	nop			; (mov r8, r8)

000139a0 <__aeabi_uldivmod>:
   139a0:	2b00      	cmp	r3, #0
   139a2:	d111      	bne.n	139c8 <__aeabi_uldivmod+0x28>
   139a4:	2a00      	cmp	r2, #0
   139a6:	d10f      	bne.n	139c8 <__aeabi_uldivmod+0x28>
   139a8:	2900      	cmp	r1, #0
   139aa:	d100      	bne.n	139ae <__aeabi_uldivmod+0xe>
   139ac:	2800      	cmp	r0, #0
   139ae:	d002      	beq.n	139b6 <__aeabi_uldivmod+0x16>
   139b0:	2100      	movs	r1, #0
   139b2:	43c9      	mvns	r1, r1
   139b4:	1c08      	adds	r0, r1, #0
   139b6:	b407      	push	{r0, r1, r2}
   139b8:	4802      	ldr	r0, [pc, #8]	; (139c4 <__aeabi_uldivmod+0x24>)
   139ba:	a102      	add	r1, pc, #8	; (adr r1, 139c4 <__aeabi_uldivmod+0x24>)
   139bc:	1840      	adds	r0, r0, r1
   139be:	9002      	str	r0, [sp, #8]
   139c0:	bd03      	pop	{r0, r1, pc}
   139c2:	46c0      	nop			; (mov r8, r8)
   139c4:	fffffee9 	.word	0xfffffee9
   139c8:	b403      	push	{r0, r1}
   139ca:	4668      	mov	r0, sp
   139cc:	b501      	push	{r0, lr}
   139ce:	9802      	ldr	r0, [sp, #8]
   139d0:	f000 f886 	bl	13ae0 <__udivmoddi4>
   139d4:	9b01      	ldr	r3, [sp, #4]
   139d6:	469e      	mov	lr, r3
   139d8:	b002      	add	sp, #8
   139da:	bc0c      	pop	{r2, r3}
   139dc:	4770      	bx	lr
   139de:	46c0      	nop			; (mov r8, r8)

000139e0 <__aeabi_lmul>:
   139e0:	b5f0      	push	{r4, r5, r6, r7, lr}
   139e2:	46ce      	mov	lr, r9
   139e4:	4647      	mov	r7, r8
   139e6:	0415      	lsls	r5, r2, #16
   139e8:	0c2d      	lsrs	r5, r5, #16
   139ea:	002e      	movs	r6, r5
   139ec:	b580      	push	{r7, lr}
   139ee:	0407      	lsls	r7, r0, #16
   139f0:	0c14      	lsrs	r4, r2, #16
   139f2:	0c3f      	lsrs	r7, r7, #16
   139f4:	4699      	mov	r9, r3
   139f6:	0c03      	lsrs	r3, r0, #16
   139f8:	437e      	muls	r6, r7
   139fa:	435d      	muls	r5, r3
   139fc:	4367      	muls	r7, r4
   139fe:	4363      	muls	r3, r4
   13a00:	197f      	adds	r7, r7, r5
   13a02:	0c34      	lsrs	r4, r6, #16
   13a04:	19e4      	adds	r4, r4, r7
   13a06:	469c      	mov	ip, r3
   13a08:	42a5      	cmp	r5, r4
   13a0a:	d903      	bls.n	13a14 <__aeabi_lmul+0x34>
   13a0c:	2380      	movs	r3, #128	; 0x80
   13a0e:	025b      	lsls	r3, r3, #9
   13a10:	4698      	mov	r8, r3
   13a12:	44c4      	add	ip, r8
   13a14:	464b      	mov	r3, r9
   13a16:	4351      	muls	r1, r2
   13a18:	4343      	muls	r3, r0
   13a1a:	0436      	lsls	r6, r6, #16
   13a1c:	0c36      	lsrs	r6, r6, #16
   13a1e:	0c25      	lsrs	r5, r4, #16
   13a20:	0424      	lsls	r4, r4, #16
   13a22:	4465      	add	r5, ip
   13a24:	19a4      	adds	r4, r4, r6
   13a26:	1859      	adds	r1, r3, r1
   13a28:	1949      	adds	r1, r1, r5
   13a2a:	0020      	movs	r0, r4
   13a2c:	bc0c      	pop	{r2, r3}
   13a2e:	4690      	mov	r8, r2
   13a30:	4699      	mov	r9, r3
   13a32:	bdf0      	pop	{r4, r5, r6, r7, pc}

00013a34 <__aeabi_f2uiz>:
   13a34:	219e      	movs	r1, #158	; 0x9e
   13a36:	b510      	push	{r4, lr}
   13a38:	05c9      	lsls	r1, r1, #23
   13a3a:	1c04      	adds	r4, r0, #0
   13a3c:	f7ff ffa6 	bl	1398c <__aeabi_fcmpge>
   13a40:	2800      	cmp	r0, #0
   13a42:	d103      	bne.n	13a4c <__aeabi_f2uiz+0x18>
   13a44:	1c20      	adds	r0, r4, #0
   13a46:	f000 ff49 	bl	148dc <__aeabi_f2iz>
   13a4a:	bd10      	pop	{r4, pc}
   13a4c:	219e      	movs	r1, #158	; 0x9e
   13a4e:	1c20      	adds	r0, r4, #0
   13a50:	05c9      	lsls	r1, r1, #23
   13a52:	f000 fda7 	bl	145a4 <__aeabi_fsub>
   13a56:	f000 ff41 	bl	148dc <__aeabi_f2iz>
   13a5a:	2380      	movs	r3, #128	; 0x80
   13a5c:	061b      	lsls	r3, r3, #24
   13a5e:	469c      	mov	ip, r3
   13a60:	4460      	add	r0, ip
   13a62:	e7f2      	b.n	13a4a <__aeabi_f2uiz+0x16>

00013a64 <__aeabi_d2uiz>:
   13a64:	b570      	push	{r4, r5, r6, lr}
   13a66:	2200      	movs	r2, #0
   13a68:	4b0c      	ldr	r3, [pc, #48]	; (13a9c <__aeabi_d2uiz+0x38>)
   13a6a:	0004      	movs	r4, r0
   13a6c:	000d      	movs	r5, r1
   13a6e:	f7ff ff53 	bl	13918 <__aeabi_dcmpge>
   13a72:	2800      	cmp	r0, #0
   13a74:	d104      	bne.n	13a80 <__aeabi_d2uiz+0x1c>
   13a76:	0020      	movs	r0, r4
   13a78:	0029      	movs	r1, r5
   13a7a:	f002 fcbf 	bl	163fc <__aeabi_d2iz>
   13a7e:	bd70      	pop	{r4, r5, r6, pc}
   13a80:	4b06      	ldr	r3, [pc, #24]	; (13a9c <__aeabi_d2uiz+0x38>)
   13a82:	2200      	movs	r2, #0
   13a84:	0020      	movs	r0, r4
   13a86:	0029      	movs	r1, r5
   13a88:	f002 f9a2 	bl	15dd0 <__aeabi_dsub>
   13a8c:	f002 fcb6 	bl	163fc <__aeabi_d2iz>
   13a90:	2380      	movs	r3, #128	; 0x80
   13a92:	061b      	lsls	r3, r3, #24
   13a94:	469c      	mov	ip, r3
   13a96:	4460      	add	r0, ip
   13a98:	e7f1      	b.n	13a7e <__aeabi_d2uiz+0x1a>
   13a9a:	46c0      	nop			; (mov r8, r8)
   13a9c:	41e00000 	.word	0x41e00000

00013aa0 <__aeabi_f2ulz>:
   13aa0:	b570      	push	{r4, r5, r6, lr}
   13aa2:	f002 fd59 	bl	16558 <__aeabi_f2d>
   13aa6:	2200      	movs	r2, #0
   13aa8:	4b0b      	ldr	r3, [pc, #44]	; (13ad8 <__aeabi_f2ulz+0x38>)
   13aaa:	000d      	movs	r5, r1
   13aac:	0004      	movs	r4, r0
   13aae:	f001 ff0f 	bl	158d0 <__aeabi_dmul>
   13ab2:	f7ff ffd7 	bl	13a64 <__aeabi_d2uiz>
   13ab6:	0006      	movs	r6, r0
   13ab8:	f002 fd16 	bl	164e8 <__aeabi_ui2d>
   13abc:	2200      	movs	r2, #0
   13abe:	4b07      	ldr	r3, [pc, #28]	; (13adc <__aeabi_f2ulz+0x3c>)
   13ac0:	f001 ff06 	bl	158d0 <__aeabi_dmul>
   13ac4:	0002      	movs	r2, r0
   13ac6:	000b      	movs	r3, r1
   13ac8:	0020      	movs	r0, r4
   13aca:	0029      	movs	r1, r5
   13acc:	f002 f980 	bl	15dd0 <__aeabi_dsub>
   13ad0:	f7ff ffc8 	bl	13a64 <__aeabi_d2uiz>
   13ad4:	0031      	movs	r1, r6
   13ad6:	bd70      	pop	{r4, r5, r6, pc}
   13ad8:	3df00000 	.word	0x3df00000
   13adc:	41f00000 	.word	0x41f00000

00013ae0 <__udivmoddi4>:
   13ae0:	b5f0      	push	{r4, r5, r6, r7, lr}
   13ae2:	4657      	mov	r7, sl
   13ae4:	464e      	mov	r6, r9
   13ae6:	4645      	mov	r5, r8
   13ae8:	46de      	mov	lr, fp
   13aea:	b5e0      	push	{r5, r6, r7, lr}
   13aec:	0004      	movs	r4, r0
   13aee:	b083      	sub	sp, #12
   13af0:	000d      	movs	r5, r1
   13af2:	4692      	mov	sl, r2
   13af4:	4699      	mov	r9, r3
   13af6:	428b      	cmp	r3, r1
   13af8:	d82f      	bhi.n	13b5a <__udivmoddi4+0x7a>
   13afa:	d02c      	beq.n	13b56 <__udivmoddi4+0x76>
   13afc:	4649      	mov	r1, r9
   13afe:	4650      	mov	r0, sl
   13b00:	f002 fe24 	bl	1674c <__clzdi2>
   13b04:	0029      	movs	r1, r5
   13b06:	0006      	movs	r6, r0
   13b08:	0020      	movs	r0, r4
   13b0a:	f002 fe1f 	bl	1674c <__clzdi2>
   13b0e:	1a33      	subs	r3, r6, r0
   13b10:	4698      	mov	r8, r3
   13b12:	3b20      	subs	r3, #32
   13b14:	469b      	mov	fp, r3
   13b16:	d500      	bpl.n	13b1a <__udivmoddi4+0x3a>
   13b18:	e074      	b.n	13c04 <__udivmoddi4+0x124>
   13b1a:	4653      	mov	r3, sl
   13b1c:	465a      	mov	r2, fp
   13b1e:	4093      	lsls	r3, r2
   13b20:	001f      	movs	r7, r3
   13b22:	4653      	mov	r3, sl
   13b24:	4642      	mov	r2, r8
   13b26:	4093      	lsls	r3, r2
   13b28:	001e      	movs	r6, r3
   13b2a:	42af      	cmp	r7, r5
   13b2c:	d829      	bhi.n	13b82 <__udivmoddi4+0xa2>
   13b2e:	d026      	beq.n	13b7e <__udivmoddi4+0x9e>
   13b30:	465b      	mov	r3, fp
   13b32:	1ba4      	subs	r4, r4, r6
   13b34:	41bd      	sbcs	r5, r7
   13b36:	2b00      	cmp	r3, #0
   13b38:	da00      	bge.n	13b3c <__udivmoddi4+0x5c>
   13b3a:	e079      	b.n	13c30 <__udivmoddi4+0x150>
   13b3c:	2200      	movs	r2, #0
   13b3e:	2300      	movs	r3, #0
   13b40:	9200      	str	r2, [sp, #0]
   13b42:	9301      	str	r3, [sp, #4]
   13b44:	2301      	movs	r3, #1
   13b46:	465a      	mov	r2, fp
   13b48:	4093      	lsls	r3, r2
   13b4a:	9301      	str	r3, [sp, #4]
   13b4c:	2301      	movs	r3, #1
   13b4e:	4642      	mov	r2, r8
   13b50:	4093      	lsls	r3, r2
   13b52:	9300      	str	r3, [sp, #0]
   13b54:	e019      	b.n	13b8a <__udivmoddi4+0xaa>
   13b56:	4282      	cmp	r2, r0
   13b58:	d9d0      	bls.n	13afc <__udivmoddi4+0x1c>
   13b5a:	2200      	movs	r2, #0
   13b5c:	2300      	movs	r3, #0
   13b5e:	9200      	str	r2, [sp, #0]
   13b60:	9301      	str	r3, [sp, #4]
   13b62:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   13b64:	2b00      	cmp	r3, #0
   13b66:	d001      	beq.n	13b6c <__udivmoddi4+0x8c>
   13b68:	601c      	str	r4, [r3, #0]
   13b6a:	605d      	str	r5, [r3, #4]
   13b6c:	9800      	ldr	r0, [sp, #0]
   13b6e:	9901      	ldr	r1, [sp, #4]
   13b70:	b003      	add	sp, #12
   13b72:	bc3c      	pop	{r2, r3, r4, r5}
   13b74:	4690      	mov	r8, r2
   13b76:	4699      	mov	r9, r3
   13b78:	46a2      	mov	sl, r4
   13b7a:	46ab      	mov	fp, r5
   13b7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   13b7e:	42a3      	cmp	r3, r4
   13b80:	d9d6      	bls.n	13b30 <__udivmoddi4+0x50>
   13b82:	2200      	movs	r2, #0
   13b84:	2300      	movs	r3, #0
   13b86:	9200      	str	r2, [sp, #0]
   13b88:	9301      	str	r3, [sp, #4]
   13b8a:	4643      	mov	r3, r8
   13b8c:	2b00      	cmp	r3, #0
   13b8e:	d0e8      	beq.n	13b62 <__udivmoddi4+0x82>
   13b90:	07fb      	lsls	r3, r7, #31
   13b92:	0872      	lsrs	r2, r6, #1
   13b94:	431a      	orrs	r2, r3
   13b96:	4646      	mov	r6, r8
   13b98:	087b      	lsrs	r3, r7, #1
   13b9a:	e00e      	b.n	13bba <__udivmoddi4+0xda>
   13b9c:	42ab      	cmp	r3, r5
   13b9e:	d101      	bne.n	13ba4 <__udivmoddi4+0xc4>
   13ba0:	42a2      	cmp	r2, r4
   13ba2:	d80c      	bhi.n	13bbe <__udivmoddi4+0xde>
   13ba4:	1aa4      	subs	r4, r4, r2
   13ba6:	419d      	sbcs	r5, r3
   13ba8:	2001      	movs	r0, #1
   13baa:	1924      	adds	r4, r4, r4
   13bac:	416d      	adcs	r5, r5
   13bae:	2100      	movs	r1, #0
   13bb0:	3e01      	subs	r6, #1
   13bb2:	1824      	adds	r4, r4, r0
   13bb4:	414d      	adcs	r5, r1
   13bb6:	2e00      	cmp	r6, #0
   13bb8:	d006      	beq.n	13bc8 <__udivmoddi4+0xe8>
   13bba:	42ab      	cmp	r3, r5
   13bbc:	d9ee      	bls.n	13b9c <__udivmoddi4+0xbc>
   13bbe:	3e01      	subs	r6, #1
   13bc0:	1924      	adds	r4, r4, r4
   13bc2:	416d      	adcs	r5, r5
   13bc4:	2e00      	cmp	r6, #0
   13bc6:	d1f8      	bne.n	13bba <__udivmoddi4+0xda>
   13bc8:	465b      	mov	r3, fp
   13bca:	9800      	ldr	r0, [sp, #0]
   13bcc:	9901      	ldr	r1, [sp, #4]
   13bce:	1900      	adds	r0, r0, r4
   13bd0:	4169      	adcs	r1, r5
   13bd2:	2b00      	cmp	r3, #0
   13bd4:	db22      	blt.n	13c1c <__udivmoddi4+0x13c>
   13bd6:	002b      	movs	r3, r5
   13bd8:	465a      	mov	r2, fp
   13bda:	40d3      	lsrs	r3, r2
   13bdc:	002a      	movs	r2, r5
   13bde:	4644      	mov	r4, r8
   13be0:	40e2      	lsrs	r2, r4
   13be2:	001c      	movs	r4, r3
   13be4:	465b      	mov	r3, fp
   13be6:	0015      	movs	r5, r2
   13be8:	2b00      	cmp	r3, #0
   13bea:	db2c      	blt.n	13c46 <__udivmoddi4+0x166>
   13bec:	0026      	movs	r6, r4
   13bee:	409e      	lsls	r6, r3
   13bf0:	0033      	movs	r3, r6
   13bf2:	0026      	movs	r6, r4
   13bf4:	4647      	mov	r7, r8
   13bf6:	40be      	lsls	r6, r7
   13bf8:	0032      	movs	r2, r6
   13bfa:	1a80      	subs	r0, r0, r2
   13bfc:	4199      	sbcs	r1, r3
   13bfe:	9000      	str	r0, [sp, #0]
   13c00:	9101      	str	r1, [sp, #4]
   13c02:	e7ae      	b.n	13b62 <__udivmoddi4+0x82>
   13c04:	4642      	mov	r2, r8
   13c06:	2320      	movs	r3, #32
   13c08:	1a9b      	subs	r3, r3, r2
   13c0a:	4652      	mov	r2, sl
   13c0c:	40da      	lsrs	r2, r3
   13c0e:	4641      	mov	r1, r8
   13c10:	0013      	movs	r3, r2
   13c12:	464a      	mov	r2, r9
   13c14:	408a      	lsls	r2, r1
   13c16:	0017      	movs	r7, r2
   13c18:	431f      	orrs	r7, r3
   13c1a:	e782      	b.n	13b22 <__udivmoddi4+0x42>
   13c1c:	4642      	mov	r2, r8
   13c1e:	2320      	movs	r3, #32
   13c20:	1a9b      	subs	r3, r3, r2
   13c22:	002a      	movs	r2, r5
   13c24:	4646      	mov	r6, r8
   13c26:	409a      	lsls	r2, r3
   13c28:	0023      	movs	r3, r4
   13c2a:	40f3      	lsrs	r3, r6
   13c2c:	4313      	orrs	r3, r2
   13c2e:	e7d5      	b.n	13bdc <__udivmoddi4+0xfc>
   13c30:	4642      	mov	r2, r8
   13c32:	2320      	movs	r3, #32
   13c34:	2100      	movs	r1, #0
   13c36:	1a9b      	subs	r3, r3, r2
   13c38:	2200      	movs	r2, #0
   13c3a:	9100      	str	r1, [sp, #0]
   13c3c:	9201      	str	r2, [sp, #4]
   13c3e:	2201      	movs	r2, #1
   13c40:	40da      	lsrs	r2, r3
   13c42:	9201      	str	r2, [sp, #4]
   13c44:	e782      	b.n	13b4c <__udivmoddi4+0x6c>
   13c46:	4642      	mov	r2, r8
   13c48:	2320      	movs	r3, #32
   13c4a:	0026      	movs	r6, r4
   13c4c:	1a9b      	subs	r3, r3, r2
   13c4e:	40de      	lsrs	r6, r3
   13c50:	002f      	movs	r7, r5
   13c52:	46b4      	mov	ip, r6
   13c54:	4097      	lsls	r7, r2
   13c56:	4666      	mov	r6, ip
   13c58:	003b      	movs	r3, r7
   13c5a:	4333      	orrs	r3, r6
   13c5c:	e7c9      	b.n	13bf2 <__udivmoddi4+0x112>
   13c5e:	46c0      	nop			; (mov r8, r8)

00013c60 <__aeabi_fadd>:
   13c60:	b5f0      	push	{r4, r5, r6, r7, lr}
   13c62:	46c6      	mov	lr, r8
   13c64:	024e      	lsls	r6, r1, #9
   13c66:	0247      	lsls	r7, r0, #9
   13c68:	0a76      	lsrs	r6, r6, #9
   13c6a:	0a7b      	lsrs	r3, r7, #9
   13c6c:	0044      	lsls	r4, r0, #1
   13c6e:	0fc5      	lsrs	r5, r0, #31
   13c70:	00f7      	lsls	r7, r6, #3
   13c72:	0048      	lsls	r0, r1, #1
   13c74:	4698      	mov	r8, r3
   13c76:	b500      	push	{lr}
   13c78:	0e24      	lsrs	r4, r4, #24
   13c7a:	002a      	movs	r2, r5
   13c7c:	00db      	lsls	r3, r3, #3
   13c7e:	0e00      	lsrs	r0, r0, #24
   13c80:	0fc9      	lsrs	r1, r1, #31
   13c82:	46bc      	mov	ip, r7
   13c84:	428d      	cmp	r5, r1
   13c86:	d067      	beq.n	13d58 <__aeabi_fadd+0xf8>
   13c88:	1a22      	subs	r2, r4, r0
   13c8a:	2a00      	cmp	r2, #0
   13c8c:	dc00      	bgt.n	13c90 <__aeabi_fadd+0x30>
   13c8e:	e0a5      	b.n	13ddc <__aeabi_fadd+0x17c>
   13c90:	2800      	cmp	r0, #0
   13c92:	d13a      	bne.n	13d0a <__aeabi_fadd+0xaa>
   13c94:	2f00      	cmp	r7, #0
   13c96:	d100      	bne.n	13c9a <__aeabi_fadd+0x3a>
   13c98:	e093      	b.n	13dc2 <__aeabi_fadd+0x162>
   13c9a:	1e51      	subs	r1, r2, #1
   13c9c:	2900      	cmp	r1, #0
   13c9e:	d000      	beq.n	13ca2 <__aeabi_fadd+0x42>
   13ca0:	e0bc      	b.n	13e1c <__aeabi_fadd+0x1bc>
   13ca2:	2401      	movs	r4, #1
   13ca4:	1bdb      	subs	r3, r3, r7
   13ca6:	015a      	lsls	r2, r3, #5
   13ca8:	d546      	bpl.n	13d38 <__aeabi_fadd+0xd8>
   13caa:	019b      	lsls	r3, r3, #6
   13cac:	099e      	lsrs	r6, r3, #6
   13cae:	0030      	movs	r0, r6
   13cb0:	f002 fd2e 	bl	16710 <__clzsi2>
   13cb4:	3805      	subs	r0, #5
   13cb6:	4086      	lsls	r6, r0
   13cb8:	4284      	cmp	r4, r0
   13cba:	dd00      	ble.n	13cbe <__aeabi_fadd+0x5e>
   13cbc:	e09d      	b.n	13dfa <__aeabi_fadd+0x19a>
   13cbe:	1b04      	subs	r4, r0, r4
   13cc0:	0032      	movs	r2, r6
   13cc2:	2020      	movs	r0, #32
   13cc4:	3401      	adds	r4, #1
   13cc6:	40e2      	lsrs	r2, r4
   13cc8:	1b04      	subs	r4, r0, r4
   13cca:	40a6      	lsls	r6, r4
   13ccc:	0033      	movs	r3, r6
   13cce:	1e5e      	subs	r6, r3, #1
   13cd0:	41b3      	sbcs	r3, r6
   13cd2:	2400      	movs	r4, #0
   13cd4:	4313      	orrs	r3, r2
   13cd6:	075a      	lsls	r2, r3, #29
   13cd8:	d004      	beq.n	13ce4 <__aeabi_fadd+0x84>
   13cda:	220f      	movs	r2, #15
   13cdc:	401a      	ands	r2, r3
   13cde:	2a04      	cmp	r2, #4
   13ce0:	d000      	beq.n	13ce4 <__aeabi_fadd+0x84>
   13ce2:	3304      	adds	r3, #4
   13ce4:	015a      	lsls	r2, r3, #5
   13ce6:	d529      	bpl.n	13d3c <__aeabi_fadd+0xdc>
   13ce8:	3401      	adds	r4, #1
   13cea:	2cff      	cmp	r4, #255	; 0xff
   13cec:	d100      	bne.n	13cf0 <__aeabi_fadd+0x90>
   13cee:	e081      	b.n	13df4 <__aeabi_fadd+0x194>
   13cf0:	002a      	movs	r2, r5
   13cf2:	019b      	lsls	r3, r3, #6
   13cf4:	0a5b      	lsrs	r3, r3, #9
   13cf6:	b2e4      	uxtb	r4, r4
   13cf8:	025b      	lsls	r3, r3, #9
   13cfa:	05e4      	lsls	r4, r4, #23
   13cfc:	0a58      	lsrs	r0, r3, #9
   13cfe:	07d2      	lsls	r2, r2, #31
   13d00:	4320      	orrs	r0, r4
   13d02:	4310      	orrs	r0, r2
   13d04:	bc04      	pop	{r2}
   13d06:	4690      	mov	r8, r2
   13d08:	bdf0      	pop	{r4, r5, r6, r7, pc}
   13d0a:	2cff      	cmp	r4, #255	; 0xff
   13d0c:	d0e3      	beq.n	13cd6 <__aeabi_fadd+0x76>
   13d0e:	2180      	movs	r1, #128	; 0x80
   13d10:	0038      	movs	r0, r7
   13d12:	04c9      	lsls	r1, r1, #19
   13d14:	4308      	orrs	r0, r1
   13d16:	4684      	mov	ip, r0
   13d18:	2a1b      	cmp	r2, #27
   13d1a:	dd00      	ble.n	13d1e <__aeabi_fadd+0xbe>
   13d1c:	e082      	b.n	13e24 <__aeabi_fadd+0x1c4>
   13d1e:	2020      	movs	r0, #32
   13d20:	4661      	mov	r1, ip
   13d22:	40d1      	lsrs	r1, r2
   13d24:	1a82      	subs	r2, r0, r2
   13d26:	4660      	mov	r0, ip
   13d28:	4090      	lsls	r0, r2
   13d2a:	0002      	movs	r2, r0
   13d2c:	1e50      	subs	r0, r2, #1
   13d2e:	4182      	sbcs	r2, r0
   13d30:	430a      	orrs	r2, r1
   13d32:	1a9b      	subs	r3, r3, r2
   13d34:	015a      	lsls	r2, r3, #5
   13d36:	d4b8      	bmi.n	13caa <__aeabi_fadd+0x4a>
   13d38:	075a      	lsls	r2, r3, #29
   13d3a:	d1ce      	bne.n	13cda <__aeabi_fadd+0x7a>
   13d3c:	08de      	lsrs	r6, r3, #3
   13d3e:	002a      	movs	r2, r5
   13d40:	2cff      	cmp	r4, #255	; 0xff
   13d42:	d13a      	bne.n	13dba <__aeabi_fadd+0x15a>
   13d44:	2e00      	cmp	r6, #0
   13d46:	d100      	bne.n	13d4a <__aeabi_fadd+0xea>
   13d48:	e0ae      	b.n	13ea8 <__aeabi_fadd+0x248>
   13d4a:	2380      	movs	r3, #128	; 0x80
   13d4c:	03db      	lsls	r3, r3, #15
   13d4e:	4333      	orrs	r3, r6
   13d50:	025b      	lsls	r3, r3, #9
   13d52:	0a5b      	lsrs	r3, r3, #9
   13d54:	24ff      	movs	r4, #255	; 0xff
   13d56:	e7cf      	b.n	13cf8 <__aeabi_fadd+0x98>
   13d58:	1a21      	subs	r1, r4, r0
   13d5a:	2900      	cmp	r1, #0
   13d5c:	dd52      	ble.n	13e04 <__aeabi_fadd+0x1a4>
   13d5e:	2800      	cmp	r0, #0
   13d60:	d031      	beq.n	13dc6 <__aeabi_fadd+0x166>
   13d62:	2cff      	cmp	r4, #255	; 0xff
   13d64:	d0b7      	beq.n	13cd6 <__aeabi_fadd+0x76>
   13d66:	2080      	movs	r0, #128	; 0x80
   13d68:	003e      	movs	r6, r7
   13d6a:	04c0      	lsls	r0, r0, #19
   13d6c:	4306      	orrs	r6, r0
   13d6e:	46b4      	mov	ip, r6
   13d70:	291b      	cmp	r1, #27
   13d72:	dd00      	ble.n	13d76 <__aeabi_fadd+0x116>
   13d74:	e0aa      	b.n	13ecc <__aeabi_fadd+0x26c>
   13d76:	2620      	movs	r6, #32
   13d78:	4660      	mov	r0, ip
   13d7a:	40c8      	lsrs	r0, r1
   13d7c:	1a71      	subs	r1, r6, r1
   13d7e:	4666      	mov	r6, ip
   13d80:	408e      	lsls	r6, r1
   13d82:	0031      	movs	r1, r6
   13d84:	1e4e      	subs	r6, r1, #1
   13d86:	41b1      	sbcs	r1, r6
   13d88:	4301      	orrs	r1, r0
   13d8a:	185b      	adds	r3, r3, r1
   13d8c:	0159      	lsls	r1, r3, #5
   13d8e:	d5d3      	bpl.n	13d38 <__aeabi_fadd+0xd8>
   13d90:	3401      	adds	r4, #1
   13d92:	2cff      	cmp	r4, #255	; 0xff
   13d94:	d100      	bne.n	13d98 <__aeabi_fadd+0x138>
   13d96:	e087      	b.n	13ea8 <__aeabi_fadd+0x248>
   13d98:	2201      	movs	r2, #1
   13d9a:	4978      	ldr	r1, [pc, #480]	; (13f7c <__aeabi_fadd+0x31c>)
   13d9c:	401a      	ands	r2, r3
   13d9e:	085b      	lsrs	r3, r3, #1
   13da0:	400b      	ands	r3, r1
   13da2:	4313      	orrs	r3, r2
   13da4:	e797      	b.n	13cd6 <__aeabi_fadd+0x76>
   13da6:	2c00      	cmp	r4, #0
   13da8:	d000      	beq.n	13dac <__aeabi_fadd+0x14c>
   13daa:	e0a7      	b.n	13efc <__aeabi_fadd+0x29c>
   13dac:	2b00      	cmp	r3, #0
   13dae:	d000      	beq.n	13db2 <__aeabi_fadd+0x152>
   13db0:	e0b6      	b.n	13f20 <__aeabi_fadd+0x2c0>
   13db2:	1e3b      	subs	r3, r7, #0
   13db4:	d162      	bne.n	13e7c <__aeabi_fadd+0x21c>
   13db6:	2600      	movs	r6, #0
   13db8:	2200      	movs	r2, #0
   13dba:	0273      	lsls	r3, r6, #9
   13dbc:	0a5b      	lsrs	r3, r3, #9
   13dbe:	b2e4      	uxtb	r4, r4
   13dc0:	e79a      	b.n	13cf8 <__aeabi_fadd+0x98>
   13dc2:	0014      	movs	r4, r2
   13dc4:	e787      	b.n	13cd6 <__aeabi_fadd+0x76>
   13dc6:	2f00      	cmp	r7, #0
   13dc8:	d04d      	beq.n	13e66 <__aeabi_fadd+0x206>
   13dca:	1e48      	subs	r0, r1, #1
   13dcc:	2800      	cmp	r0, #0
   13dce:	d157      	bne.n	13e80 <__aeabi_fadd+0x220>
   13dd0:	4463      	add	r3, ip
   13dd2:	2401      	movs	r4, #1
   13dd4:	015a      	lsls	r2, r3, #5
   13dd6:	d5af      	bpl.n	13d38 <__aeabi_fadd+0xd8>
   13dd8:	2402      	movs	r4, #2
   13dda:	e7dd      	b.n	13d98 <__aeabi_fadd+0x138>
   13ddc:	2a00      	cmp	r2, #0
   13dde:	d124      	bne.n	13e2a <__aeabi_fadd+0x1ca>
   13de0:	1c62      	adds	r2, r4, #1
   13de2:	b2d2      	uxtb	r2, r2
   13de4:	2a01      	cmp	r2, #1
   13de6:	ddde      	ble.n	13da6 <__aeabi_fadd+0x146>
   13de8:	1bde      	subs	r6, r3, r7
   13dea:	0172      	lsls	r2, r6, #5
   13dec:	d535      	bpl.n	13e5a <__aeabi_fadd+0x1fa>
   13dee:	1afe      	subs	r6, r7, r3
   13df0:	000d      	movs	r5, r1
   13df2:	e75c      	b.n	13cae <__aeabi_fadd+0x4e>
   13df4:	002a      	movs	r2, r5
   13df6:	2300      	movs	r3, #0
   13df8:	e77e      	b.n	13cf8 <__aeabi_fadd+0x98>
   13dfa:	0033      	movs	r3, r6
   13dfc:	4a60      	ldr	r2, [pc, #384]	; (13f80 <__aeabi_fadd+0x320>)
   13dfe:	1a24      	subs	r4, r4, r0
   13e00:	4013      	ands	r3, r2
   13e02:	e768      	b.n	13cd6 <__aeabi_fadd+0x76>
   13e04:	2900      	cmp	r1, #0
   13e06:	d163      	bne.n	13ed0 <__aeabi_fadd+0x270>
   13e08:	1c61      	adds	r1, r4, #1
   13e0a:	b2c8      	uxtb	r0, r1
   13e0c:	2801      	cmp	r0, #1
   13e0e:	dd4e      	ble.n	13eae <__aeabi_fadd+0x24e>
   13e10:	29ff      	cmp	r1, #255	; 0xff
   13e12:	d049      	beq.n	13ea8 <__aeabi_fadd+0x248>
   13e14:	4463      	add	r3, ip
   13e16:	085b      	lsrs	r3, r3, #1
   13e18:	000c      	movs	r4, r1
   13e1a:	e75c      	b.n	13cd6 <__aeabi_fadd+0x76>
   13e1c:	2aff      	cmp	r2, #255	; 0xff
   13e1e:	d041      	beq.n	13ea4 <__aeabi_fadd+0x244>
   13e20:	000a      	movs	r2, r1
   13e22:	e779      	b.n	13d18 <__aeabi_fadd+0xb8>
   13e24:	2201      	movs	r2, #1
   13e26:	1a9b      	subs	r3, r3, r2
   13e28:	e784      	b.n	13d34 <__aeabi_fadd+0xd4>
   13e2a:	2c00      	cmp	r4, #0
   13e2c:	d01d      	beq.n	13e6a <__aeabi_fadd+0x20a>
   13e2e:	28ff      	cmp	r0, #255	; 0xff
   13e30:	d022      	beq.n	13e78 <__aeabi_fadd+0x218>
   13e32:	2480      	movs	r4, #128	; 0x80
   13e34:	04e4      	lsls	r4, r4, #19
   13e36:	4252      	negs	r2, r2
   13e38:	4323      	orrs	r3, r4
   13e3a:	2a1b      	cmp	r2, #27
   13e3c:	dd00      	ble.n	13e40 <__aeabi_fadd+0x1e0>
   13e3e:	e08a      	b.n	13f56 <__aeabi_fadd+0x2f6>
   13e40:	001c      	movs	r4, r3
   13e42:	2520      	movs	r5, #32
   13e44:	40d4      	lsrs	r4, r2
   13e46:	1aaa      	subs	r2, r5, r2
   13e48:	4093      	lsls	r3, r2
   13e4a:	1e5a      	subs	r2, r3, #1
   13e4c:	4193      	sbcs	r3, r2
   13e4e:	4323      	orrs	r3, r4
   13e50:	4662      	mov	r2, ip
   13e52:	0004      	movs	r4, r0
   13e54:	1ad3      	subs	r3, r2, r3
   13e56:	000d      	movs	r5, r1
   13e58:	e725      	b.n	13ca6 <__aeabi_fadd+0x46>
   13e5a:	2e00      	cmp	r6, #0
   13e5c:	d000      	beq.n	13e60 <__aeabi_fadd+0x200>
   13e5e:	e726      	b.n	13cae <__aeabi_fadd+0x4e>
   13e60:	2200      	movs	r2, #0
   13e62:	2400      	movs	r4, #0
   13e64:	e7a9      	b.n	13dba <__aeabi_fadd+0x15a>
   13e66:	000c      	movs	r4, r1
   13e68:	e735      	b.n	13cd6 <__aeabi_fadd+0x76>
   13e6a:	2b00      	cmp	r3, #0
   13e6c:	d04d      	beq.n	13f0a <__aeabi_fadd+0x2aa>
   13e6e:	43d2      	mvns	r2, r2
   13e70:	2a00      	cmp	r2, #0
   13e72:	d0ed      	beq.n	13e50 <__aeabi_fadd+0x1f0>
   13e74:	28ff      	cmp	r0, #255	; 0xff
   13e76:	d1e0      	bne.n	13e3a <__aeabi_fadd+0x1da>
   13e78:	4663      	mov	r3, ip
   13e7a:	24ff      	movs	r4, #255	; 0xff
   13e7c:	000d      	movs	r5, r1
   13e7e:	e72a      	b.n	13cd6 <__aeabi_fadd+0x76>
   13e80:	29ff      	cmp	r1, #255	; 0xff
   13e82:	d00f      	beq.n	13ea4 <__aeabi_fadd+0x244>
   13e84:	0001      	movs	r1, r0
   13e86:	e773      	b.n	13d70 <__aeabi_fadd+0x110>
   13e88:	2b00      	cmp	r3, #0
   13e8a:	d061      	beq.n	13f50 <__aeabi_fadd+0x2f0>
   13e8c:	24ff      	movs	r4, #255	; 0xff
   13e8e:	2f00      	cmp	r7, #0
   13e90:	d100      	bne.n	13e94 <__aeabi_fadd+0x234>
   13e92:	e720      	b.n	13cd6 <__aeabi_fadd+0x76>
   13e94:	2280      	movs	r2, #128	; 0x80
   13e96:	4641      	mov	r1, r8
   13e98:	03d2      	lsls	r2, r2, #15
   13e9a:	4211      	tst	r1, r2
   13e9c:	d002      	beq.n	13ea4 <__aeabi_fadd+0x244>
   13e9e:	4216      	tst	r6, r2
   13ea0:	d100      	bne.n	13ea4 <__aeabi_fadd+0x244>
   13ea2:	003b      	movs	r3, r7
   13ea4:	24ff      	movs	r4, #255	; 0xff
   13ea6:	e716      	b.n	13cd6 <__aeabi_fadd+0x76>
   13ea8:	24ff      	movs	r4, #255	; 0xff
   13eaa:	2300      	movs	r3, #0
   13eac:	e724      	b.n	13cf8 <__aeabi_fadd+0x98>
   13eae:	2c00      	cmp	r4, #0
   13eb0:	d1ea      	bne.n	13e88 <__aeabi_fadd+0x228>
   13eb2:	2b00      	cmp	r3, #0
   13eb4:	d058      	beq.n	13f68 <__aeabi_fadd+0x308>
   13eb6:	2f00      	cmp	r7, #0
   13eb8:	d100      	bne.n	13ebc <__aeabi_fadd+0x25c>
   13eba:	e70c      	b.n	13cd6 <__aeabi_fadd+0x76>
   13ebc:	4463      	add	r3, ip
   13ebe:	015a      	lsls	r2, r3, #5
   13ec0:	d400      	bmi.n	13ec4 <__aeabi_fadd+0x264>
   13ec2:	e739      	b.n	13d38 <__aeabi_fadd+0xd8>
   13ec4:	4a2e      	ldr	r2, [pc, #184]	; (13f80 <__aeabi_fadd+0x320>)
   13ec6:	000c      	movs	r4, r1
   13ec8:	4013      	ands	r3, r2
   13eca:	e704      	b.n	13cd6 <__aeabi_fadd+0x76>
   13ecc:	2101      	movs	r1, #1
   13ece:	e75c      	b.n	13d8a <__aeabi_fadd+0x12a>
   13ed0:	2c00      	cmp	r4, #0
   13ed2:	d11e      	bne.n	13f12 <__aeabi_fadd+0x2b2>
   13ed4:	2b00      	cmp	r3, #0
   13ed6:	d040      	beq.n	13f5a <__aeabi_fadd+0x2fa>
   13ed8:	43c9      	mvns	r1, r1
   13eda:	2900      	cmp	r1, #0
   13edc:	d00b      	beq.n	13ef6 <__aeabi_fadd+0x296>
   13ede:	28ff      	cmp	r0, #255	; 0xff
   13ee0:	d036      	beq.n	13f50 <__aeabi_fadd+0x2f0>
   13ee2:	291b      	cmp	r1, #27
   13ee4:	dc47      	bgt.n	13f76 <__aeabi_fadd+0x316>
   13ee6:	001c      	movs	r4, r3
   13ee8:	2620      	movs	r6, #32
   13eea:	40cc      	lsrs	r4, r1
   13eec:	1a71      	subs	r1, r6, r1
   13eee:	408b      	lsls	r3, r1
   13ef0:	1e59      	subs	r1, r3, #1
   13ef2:	418b      	sbcs	r3, r1
   13ef4:	4323      	orrs	r3, r4
   13ef6:	4463      	add	r3, ip
   13ef8:	0004      	movs	r4, r0
   13efa:	e747      	b.n	13d8c <__aeabi_fadd+0x12c>
   13efc:	2b00      	cmp	r3, #0
   13efe:	d118      	bne.n	13f32 <__aeabi_fadd+0x2d2>
   13f00:	1e3b      	subs	r3, r7, #0
   13f02:	d02d      	beq.n	13f60 <__aeabi_fadd+0x300>
   13f04:	000d      	movs	r5, r1
   13f06:	24ff      	movs	r4, #255	; 0xff
   13f08:	e6e5      	b.n	13cd6 <__aeabi_fadd+0x76>
   13f0a:	003b      	movs	r3, r7
   13f0c:	0004      	movs	r4, r0
   13f0e:	000d      	movs	r5, r1
   13f10:	e6e1      	b.n	13cd6 <__aeabi_fadd+0x76>
   13f12:	28ff      	cmp	r0, #255	; 0xff
   13f14:	d01c      	beq.n	13f50 <__aeabi_fadd+0x2f0>
   13f16:	2480      	movs	r4, #128	; 0x80
   13f18:	04e4      	lsls	r4, r4, #19
   13f1a:	4249      	negs	r1, r1
   13f1c:	4323      	orrs	r3, r4
   13f1e:	e7e0      	b.n	13ee2 <__aeabi_fadd+0x282>
   13f20:	2f00      	cmp	r7, #0
   13f22:	d100      	bne.n	13f26 <__aeabi_fadd+0x2c6>
   13f24:	e6d7      	b.n	13cd6 <__aeabi_fadd+0x76>
   13f26:	1bde      	subs	r6, r3, r7
   13f28:	0172      	lsls	r2, r6, #5
   13f2a:	d51f      	bpl.n	13f6c <__aeabi_fadd+0x30c>
   13f2c:	1afb      	subs	r3, r7, r3
   13f2e:	000d      	movs	r5, r1
   13f30:	e6d1      	b.n	13cd6 <__aeabi_fadd+0x76>
   13f32:	24ff      	movs	r4, #255	; 0xff
   13f34:	2f00      	cmp	r7, #0
   13f36:	d100      	bne.n	13f3a <__aeabi_fadd+0x2da>
   13f38:	e6cd      	b.n	13cd6 <__aeabi_fadd+0x76>
   13f3a:	2280      	movs	r2, #128	; 0x80
   13f3c:	4640      	mov	r0, r8
   13f3e:	03d2      	lsls	r2, r2, #15
   13f40:	4210      	tst	r0, r2
   13f42:	d0af      	beq.n	13ea4 <__aeabi_fadd+0x244>
   13f44:	4216      	tst	r6, r2
   13f46:	d1ad      	bne.n	13ea4 <__aeabi_fadd+0x244>
   13f48:	003b      	movs	r3, r7
   13f4a:	000d      	movs	r5, r1
   13f4c:	24ff      	movs	r4, #255	; 0xff
   13f4e:	e6c2      	b.n	13cd6 <__aeabi_fadd+0x76>
   13f50:	4663      	mov	r3, ip
   13f52:	24ff      	movs	r4, #255	; 0xff
   13f54:	e6bf      	b.n	13cd6 <__aeabi_fadd+0x76>
   13f56:	2301      	movs	r3, #1
   13f58:	e77a      	b.n	13e50 <__aeabi_fadd+0x1f0>
   13f5a:	003b      	movs	r3, r7
   13f5c:	0004      	movs	r4, r0
   13f5e:	e6ba      	b.n	13cd6 <__aeabi_fadd+0x76>
   13f60:	2680      	movs	r6, #128	; 0x80
   13f62:	2200      	movs	r2, #0
   13f64:	03f6      	lsls	r6, r6, #15
   13f66:	e6f0      	b.n	13d4a <__aeabi_fadd+0xea>
   13f68:	003b      	movs	r3, r7
   13f6a:	e6b4      	b.n	13cd6 <__aeabi_fadd+0x76>
   13f6c:	1e33      	subs	r3, r6, #0
   13f6e:	d000      	beq.n	13f72 <__aeabi_fadd+0x312>
   13f70:	e6e2      	b.n	13d38 <__aeabi_fadd+0xd8>
   13f72:	2200      	movs	r2, #0
   13f74:	e721      	b.n	13dba <__aeabi_fadd+0x15a>
   13f76:	2301      	movs	r3, #1
   13f78:	e7bd      	b.n	13ef6 <__aeabi_fadd+0x296>
   13f7a:	46c0      	nop			; (mov r8, r8)
   13f7c:	7dffffff 	.word	0x7dffffff
   13f80:	fbffffff 	.word	0xfbffffff

00013f84 <__aeabi_fdiv>:
   13f84:	b5f0      	push	{r4, r5, r6, r7, lr}
   13f86:	4657      	mov	r7, sl
   13f88:	464e      	mov	r6, r9
   13f8a:	46de      	mov	lr, fp
   13f8c:	4645      	mov	r5, r8
   13f8e:	b5e0      	push	{r5, r6, r7, lr}
   13f90:	0244      	lsls	r4, r0, #9
   13f92:	0043      	lsls	r3, r0, #1
   13f94:	0fc6      	lsrs	r6, r0, #31
   13f96:	b083      	sub	sp, #12
   13f98:	1c0f      	adds	r7, r1, #0
   13f9a:	0a64      	lsrs	r4, r4, #9
   13f9c:	0e1b      	lsrs	r3, r3, #24
   13f9e:	46b2      	mov	sl, r6
   13fa0:	d053      	beq.n	1404a <__aeabi_fdiv+0xc6>
   13fa2:	2bff      	cmp	r3, #255	; 0xff
   13fa4:	d027      	beq.n	13ff6 <__aeabi_fdiv+0x72>
   13fa6:	2280      	movs	r2, #128	; 0x80
   13fa8:	00e4      	lsls	r4, r4, #3
   13faa:	04d2      	lsls	r2, r2, #19
   13fac:	4314      	orrs	r4, r2
   13fae:	227f      	movs	r2, #127	; 0x7f
   13fb0:	4252      	negs	r2, r2
   13fb2:	4690      	mov	r8, r2
   13fb4:	4498      	add	r8, r3
   13fb6:	2300      	movs	r3, #0
   13fb8:	4699      	mov	r9, r3
   13fba:	469b      	mov	fp, r3
   13fbc:	027d      	lsls	r5, r7, #9
   13fbe:	0078      	lsls	r0, r7, #1
   13fc0:	0ffb      	lsrs	r3, r7, #31
   13fc2:	0a6d      	lsrs	r5, r5, #9
   13fc4:	0e00      	lsrs	r0, r0, #24
   13fc6:	9300      	str	r3, [sp, #0]
   13fc8:	d024      	beq.n	14014 <__aeabi_fdiv+0x90>
   13fca:	28ff      	cmp	r0, #255	; 0xff
   13fcc:	d046      	beq.n	1405c <__aeabi_fdiv+0xd8>
   13fce:	2380      	movs	r3, #128	; 0x80
   13fd0:	2100      	movs	r1, #0
   13fd2:	00ed      	lsls	r5, r5, #3
   13fd4:	04db      	lsls	r3, r3, #19
   13fd6:	431d      	orrs	r5, r3
   13fd8:	387f      	subs	r0, #127	; 0x7f
   13fda:	4647      	mov	r7, r8
   13fdc:	1a38      	subs	r0, r7, r0
   13fde:	464f      	mov	r7, r9
   13fe0:	430f      	orrs	r7, r1
   13fe2:	00bf      	lsls	r7, r7, #2
   13fe4:	46b9      	mov	r9, r7
   13fe6:	0033      	movs	r3, r6
   13fe8:	9a00      	ldr	r2, [sp, #0]
   13fea:	4f87      	ldr	r7, [pc, #540]	; (14208 <__aeabi_fdiv+0x284>)
   13fec:	4053      	eors	r3, r2
   13fee:	464a      	mov	r2, r9
   13ff0:	58ba      	ldr	r2, [r7, r2]
   13ff2:	9301      	str	r3, [sp, #4]
   13ff4:	4697      	mov	pc, r2
   13ff6:	2c00      	cmp	r4, #0
   13ff8:	d14e      	bne.n	14098 <__aeabi_fdiv+0x114>
   13ffa:	2308      	movs	r3, #8
   13ffc:	4699      	mov	r9, r3
   13ffe:	33f7      	adds	r3, #247	; 0xf7
   14000:	4698      	mov	r8, r3
   14002:	3bfd      	subs	r3, #253	; 0xfd
   14004:	469b      	mov	fp, r3
   14006:	027d      	lsls	r5, r7, #9
   14008:	0078      	lsls	r0, r7, #1
   1400a:	0ffb      	lsrs	r3, r7, #31
   1400c:	0a6d      	lsrs	r5, r5, #9
   1400e:	0e00      	lsrs	r0, r0, #24
   14010:	9300      	str	r3, [sp, #0]
   14012:	d1da      	bne.n	13fca <__aeabi_fdiv+0x46>
   14014:	2d00      	cmp	r5, #0
   14016:	d126      	bne.n	14066 <__aeabi_fdiv+0xe2>
   14018:	2000      	movs	r0, #0
   1401a:	2101      	movs	r1, #1
   1401c:	0033      	movs	r3, r6
   1401e:	9a00      	ldr	r2, [sp, #0]
   14020:	4f7a      	ldr	r7, [pc, #488]	; (1420c <__aeabi_fdiv+0x288>)
   14022:	4053      	eors	r3, r2
   14024:	4642      	mov	r2, r8
   14026:	1a10      	subs	r0, r2, r0
   14028:	464a      	mov	r2, r9
   1402a:	430a      	orrs	r2, r1
   1402c:	0092      	lsls	r2, r2, #2
   1402e:	58ba      	ldr	r2, [r7, r2]
   14030:	001d      	movs	r5, r3
   14032:	4697      	mov	pc, r2
   14034:	9b00      	ldr	r3, [sp, #0]
   14036:	002c      	movs	r4, r5
   14038:	469a      	mov	sl, r3
   1403a:	468b      	mov	fp, r1
   1403c:	465b      	mov	r3, fp
   1403e:	2b02      	cmp	r3, #2
   14040:	d131      	bne.n	140a6 <__aeabi_fdiv+0x122>
   14042:	4653      	mov	r3, sl
   14044:	21ff      	movs	r1, #255	; 0xff
   14046:	2400      	movs	r4, #0
   14048:	e038      	b.n	140bc <__aeabi_fdiv+0x138>
   1404a:	2c00      	cmp	r4, #0
   1404c:	d117      	bne.n	1407e <__aeabi_fdiv+0xfa>
   1404e:	2304      	movs	r3, #4
   14050:	4699      	mov	r9, r3
   14052:	2300      	movs	r3, #0
   14054:	4698      	mov	r8, r3
   14056:	3301      	adds	r3, #1
   14058:	469b      	mov	fp, r3
   1405a:	e7af      	b.n	13fbc <__aeabi_fdiv+0x38>
   1405c:	20ff      	movs	r0, #255	; 0xff
   1405e:	2d00      	cmp	r5, #0
   14060:	d10b      	bne.n	1407a <__aeabi_fdiv+0xf6>
   14062:	2102      	movs	r1, #2
   14064:	e7da      	b.n	1401c <__aeabi_fdiv+0x98>
   14066:	0028      	movs	r0, r5
   14068:	f002 fb52 	bl	16710 <__clzsi2>
   1406c:	1f43      	subs	r3, r0, #5
   1406e:	409d      	lsls	r5, r3
   14070:	2376      	movs	r3, #118	; 0x76
   14072:	425b      	negs	r3, r3
   14074:	1a18      	subs	r0, r3, r0
   14076:	2100      	movs	r1, #0
   14078:	e7af      	b.n	13fda <__aeabi_fdiv+0x56>
   1407a:	2103      	movs	r1, #3
   1407c:	e7ad      	b.n	13fda <__aeabi_fdiv+0x56>
   1407e:	0020      	movs	r0, r4
   14080:	f002 fb46 	bl	16710 <__clzsi2>
   14084:	1f43      	subs	r3, r0, #5
   14086:	409c      	lsls	r4, r3
   14088:	2376      	movs	r3, #118	; 0x76
   1408a:	425b      	negs	r3, r3
   1408c:	1a1b      	subs	r3, r3, r0
   1408e:	4698      	mov	r8, r3
   14090:	2300      	movs	r3, #0
   14092:	4699      	mov	r9, r3
   14094:	469b      	mov	fp, r3
   14096:	e791      	b.n	13fbc <__aeabi_fdiv+0x38>
   14098:	230c      	movs	r3, #12
   1409a:	4699      	mov	r9, r3
   1409c:	33f3      	adds	r3, #243	; 0xf3
   1409e:	4698      	mov	r8, r3
   140a0:	3bfc      	subs	r3, #252	; 0xfc
   140a2:	469b      	mov	fp, r3
   140a4:	e78a      	b.n	13fbc <__aeabi_fdiv+0x38>
   140a6:	2b03      	cmp	r3, #3
   140a8:	d100      	bne.n	140ac <__aeabi_fdiv+0x128>
   140aa:	e0a5      	b.n	141f8 <__aeabi_fdiv+0x274>
   140ac:	4655      	mov	r5, sl
   140ae:	2b01      	cmp	r3, #1
   140b0:	d000      	beq.n	140b4 <__aeabi_fdiv+0x130>
   140b2:	e081      	b.n	141b8 <__aeabi_fdiv+0x234>
   140b4:	2301      	movs	r3, #1
   140b6:	2100      	movs	r1, #0
   140b8:	2400      	movs	r4, #0
   140ba:	402b      	ands	r3, r5
   140bc:	0264      	lsls	r4, r4, #9
   140be:	05c9      	lsls	r1, r1, #23
   140c0:	0a60      	lsrs	r0, r4, #9
   140c2:	07db      	lsls	r3, r3, #31
   140c4:	4308      	orrs	r0, r1
   140c6:	4318      	orrs	r0, r3
   140c8:	b003      	add	sp, #12
   140ca:	bc3c      	pop	{r2, r3, r4, r5}
   140cc:	4690      	mov	r8, r2
   140ce:	4699      	mov	r9, r3
   140d0:	46a2      	mov	sl, r4
   140d2:	46ab      	mov	fp, r5
   140d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
   140d6:	2480      	movs	r4, #128	; 0x80
   140d8:	2300      	movs	r3, #0
   140da:	03e4      	lsls	r4, r4, #15
   140dc:	21ff      	movs	r1, #255	; 0xff
   140de:	e7ed      	b.n	140bc <__aeabi_fdiv+0x138>
   140e0:	21ff      	movs	r1, #255	; 0xff
   140e2:	2400      	movs	r4, #0
   140e4:	e7ea      	b.n	140bc <__aeabi_fdiv+0x138>
   140e6:	2301      	movs	r3, #1
   140e8:	1a59      	subs	r1, r3, r1
   140ea:	291b      	cmp	r1, #27
   140ec:	dd66      	ble.n	141bc <__aeabi_fdiv+0x238>
   140ee:	9a01      	ldr	r2, [sp, #4]
   140f0:	4013      	ands	r3, r2
   140f2:	2100      	movs	r1, #0
   140f4:	2400      	movs	r4, #0
   140f6:	e7e1      	b.n	140bc <__aeabi_fdiv+0x138>
   140f8:	2380      	movs	r3, #128	; 0x80
   140fa:	03db      	lsls	r3, r3, #15
   140fc:	421c      	tst	r4, r3
   140fe:	d038      	beq.n	14172 <__aeabi_fdiv+0x1ee>
   14100:	421d      	tst	r5, r3
   14102:	d051      	beq.n	141a8 <__aeabi_fdiv+0x224>
   14104:	431c      	orrs	r4, r3
   14106:	0264      	lsls	r4, r4, #9
   14108:	0a64      	lsrs	r4, r4, #9
   1410a:	0033      	movs	r3, r6
   1410c:	21ff      	movs	r1, #255	; 0xff
   1410e:	e7d5      	b.n	140bc <__aeabi_fdiv+0x138>
   14110:	0163      	lsls	r3, r4, #5
   14112:	016c      	lsls	r4, r5, #5
   14114:	42a3      	cmp	r3, r4
   14116:	d23b      	bcs.n	14190 <__aeabi_fdiv+0x20c>
   14118:	261b      	movs	r6, #27
   1411a:	2100      	movs	r1, #0
   1411c:	3801      	subs	r0, #1
   1411e:	2501      	movs	r5, #1
   14120:	001f      	movs	r7, r3
   14122:	0049      	lsls	r1, r1, #1
   14124:	005b      	lsls	r3, r3, #1
   14126:	2f00      	cmp	r7, #0
   14128:	db01      	blt.n	1412e <__aeabi_fdiv+0x1aa>
   1412a:	429c      	cmp	r4, r3
   1412c:	d801      	bhi.n	14132 <__aeabi_fdiv+0x1ae>
   1412e:	1b1b      	subs	r3, r3, r4
   14130:	4329      	orrs	r1, r5
   14132:	3e01      	subs	r6, #1
   14134:	2e00      	cmp	r6, #0
   14136:	d1f3      	bne.n	14120 <__aeabi_fdiv+0x19c>
   14138:	001c      	movs	r4, r3
   1413a:	1e63      	subs	r3, r4, #1
   1413c:	419c      	sbcs	r4, r3
   1413e:	430c      	orrs	r4, r1
   14140:	0001      	movs	r1, r0
   14142:	317f      	adds	r1, #127	; 0x7f
   14144:	2900      	cmp	r1, #0
   14146:	ddce      	ble.n	140e6 <__aeabi_fdiv+0x162>
   14148:	0763      	lsls	r3, r4, #29
   1414a:	d004      	beq.n	14156 <__aeabi_fdiv+0x1d2>
   1414c:	230f      	movs	r3, #15
   1414e:	4023      	ands	r3, r4
   14150:	2b04      	cmp	r3, #4
   14152:	d000      	beq.n	14156 <__aeabi_fdiv+0x1d2>
   14154:	3404      	adds	r4, #4
   14156:	0123      	lsls	r3, r4, #4
   14158:	d503      	bpl.n	14162 <__aeabi_fdiv+0x1de>
   1415a:	0001      	movs	r1, r0
   1415c:	4b2c      	ldr	r3, [pc, #176]	; (14210 <__aeabi_fdiv+0x28c>)
   1415e:	3180      	adds	r1, #128	; 0x80
   14160:	401c      	ands	r4, r3
   14162:	29fe      	cmp	r1, #254	; 0xfe
   14164:	dd0d      	ble.n	14182 <__aeabi_fdiv+0x1fe>
   14166:	2301      	movs	r3, #1
   14168:	9a01      	ldr	r2, [sp, #4]
   1416a:	21ff      	movs	r1, #255	; 0xff
   1416c:	4013      	ands	r3, r2
   1416e:	2400      	movs	r4, #0
   14170:	e7a4      	b.n	140bc <__aeabi_fdiv+0x138>
   14172:	2380      	movs	r3, #128	; 0x80
   14174:	03db      	lsls	r3, r3, #15
   14176:	431c      	orrs	r4, r3
   14178:	0264      	lsls	r4, r4, #9
   1417a:	0a64      	lsrs	r4, r4, #9
   1417c:	0033      	movs	r3, r6
   1417e:	21ff      	movs	r1, #255	; 0xff
   14180:	e79c      	b.n	140bc <__aeabi_fdiv+0x138>
   14182:	2301      	movs	r3, #1
   14184:	9a01      	ldr	r2, [sp, #4]
   14186:	01a4      	lsls	r4, r4, #6
   14188:	0a64      	lsrs	r4, r4, #9
   1418a:	b2c9      	uxtb	r1, r1
   1418c:	4013      	ands	r3, r2
   1418e:	e795      	b.n	140bc <__aeabi_fdiv+0x138>
   14190:	1b1b      	subs	r3, r3, r4
   14192:	261a      	movs	r6, #26
   14194:	2101      	movs	r1, #1
   14196:	e7c2      	b.n	1411e <__aeabi_fdiv+0x19a>
   14198:	9b00      	ldr	r3, [sp, #0]
   1419a:	468b      	mov	fp, r1
   1419c:	469a      	mov	sl, r3
   1419e:	2400      	movs	r4, #0
   141a0:	e74c      	b.n	1403c <__aeabi_fdiv+0xb8>
   141a2:	0263      	lsls	r3, r4, #9
   141a4:	d5e5      	bpl.n	14172 <__aeabi_fdiv+0x1ee>
   141a6:	2500      	movs	r5, #0
   141a8:	2480      	movs	r4, #128	; 0x80
   141aa:	03e4      	lsls	r4, r4, #15
   141ac:	432c      	orrs	r4, r5
   141ae:	0264      	lsls	r4, r4, #9
   141b0:	0a64      	lsrs	r4, r4, #9
   141b2:	9b00      	ldr	r3, [sp, #0]
   141b4:	21ff      	movs	r1, #255	; 0xff
   141b6:	e781      	b.n	140bc <__aeabi_fdiv+0x138>
   141b8:	9501      	str	r5, [sp, #4]
   141ba:	e7c1      	b.n	14140 <__aeabi_fdiv+0x1bc>
   141bc:	0023      	movs	r3, r4
   141be:	2020      	movs	r0, #32
   141c0:	40cb      	lsrs	r3, r1
   141c2:	1a41      	subs	r1, r0, r1
   141c4:	408c      	lsls	r4, r1
   141c6:	1e61      	subs	r1, r4, #1
   141c8:	418c      	sbcs	r4, r1
   141ca:	431c      	orrs	r4, r3
   141cc:	0763      	lsls	r3, r4, #29
   141ce:	d004      	beq.n	141da <__aeabi_fdiv+0x256>
   141d0:	230f      	movs	r3, #15
   141d2:	4023      	ands	r3, r4
   141d4:	2b04      	cmp	r3, #4
   141d6:	d000      	beq.n	141da <__aeabi_fdiv+0x256>
   141d8:	3404      	adds	r4, #4
   141da:	0163      	lsls	r3, r4, #5
   141dc:	d505      	bpl.n	141ea <__aeabi_fdiv+0x266>
   141de:	2301      	movs	r3, #1
   141e0:	9a01      	ldr	r2, [sp, #4]
   141e2:	2101      	movs	r1, #1
   141e4:	4013      	ands	r3, r2
   141e6:	2400      	movs	r4, #0
   141e8:	e768      	b.n	140bc <__aeabi_fdiv+0x138>
   141ea:	2301      	movs	r3, #1
   141ec:	9a01      	ldr	r2, [sp, #4]
   141ee:	01a4      	lsls	r4, r4, #6
   141f0:	0a64      	lsrs	r4, r4, #9
   141f2:	4013      	ands	r3, r2
   141f4:	2100      	movs	r1, #0
   141f6:	e761      	b.n	140bc <__aeabi_fdiv+0x138>
   141f8:	2380      	movs	r3, #128	; 0x80
   141fa:	03db      	lsls	r3, r3, #15
   141fc:	431c      	orrs	r4, r3
   141fe:	0264      	lsls	r4, r4, #9
   14200:	0a64      	lsrs	r4, r4, #9
   14202:	4653      	mov	r3, sl
   14204:	21ff      	movs	r1, #255	; 0xff
   14206:	e759      	b.n	140bc <__aeabi_fdiv+0x138>
   14208:	00018d64 	.word	0x00018d64
   1420c:	00018da4 	.word	0x00018da4
   14210:	f7ffffff 	.word	0xf7ffffff

00014214 <__eqsf2>:
   14214:	b570      	push	{r4, r5, r6, lr}
   14216:	0042      	lsls	r2, r0, #1
   14218:	0245      	lsls	r5, r0, #9
   1421a:	024e      	lsls	r6, r1, #9
   1421c:	004c      	lsls	r4, r1, #1
   1421e:	0fc3      	lsrs	r3, r0, #31
   14220:	0a6d      	lsrs	r5, r5, #9
   14222:	0e12      	lsrs	r2, r2, #24
   14224:	0a76      	lsrs	r6, r6, #9
   14226:	0e24      	lsrs	r4, r4, #24
   14228:	0fc9      	lsrs	r1, r1, #31
   1422a:	2001      	movs	r0, #1
   1422c:	2aff      	cmp	r2, #255	; 0xff
   1422e:	d006      	beq.n	1423e <__eqsf2+0x2a>
   14230:	2cff      	cmp	r4, #255	; 0xff
   14232:	d003      	beq.n	1423c <__eqsf2+0x28>
   14234:	42a2      	cmp	r2, r4
   14236:	d101      	bne.n	1423c <__eqsf2+0x28>
   14238:	42b5      	cmp	r5, r6
   1423a:	d006      	beq.n	1424a <__eqsf2+0x36>
   1423c:	bd70      	pop	{r4, r5, r6, pc}
   1423e:	2d00      	cmp	r5, #0
   14240:	d1fc      	bne.n	1423c <__eqsf2+0x28>
   14242:	2cff      	cmp	r4, #255	; 0xff
   14244:	d1fa      	bne.n	1423c <__eqsf2+0x28>
   14246:	2e00      	cmp	r6, #0
   14248:	d1f8      	bne.n	1423c <__eqsf2+0x28>
   1424a:	428b      	cmp	r3, r1
   1424c:	d006      	beq.n	1425c <__eqsf2+0x48>
   1424e:	2001      	movs	r0, #1
   14250:	2a00      	cmp	r2, #0
   14252:	d1f3      	bne.n	1423c <__eqsf2+0x28>
   14254:	0028      	movs	r0, r5
   14256:	1e45      	subs	r5, r0, #1
   14258:	41a8      	sbcs	r0, r5
   1425a:	e7ef      	b.n	1423c <__eqsf2+0x28>
   1425c:	2000      	movs	r0, #0
   1425e:	e7ed      	b.n	1423c <__eqsf2+0x28>

00014260 <__gesf2>:
   14260:	b5f0      	push	{r4, r5, r6, r7, lr}
   14262:	0042      	lsls	r2, r0, #1
   14264:	0245      	lsls	r5, r0, #9
   14266:	024c      	lsls	r4, r1, #9
   14268:	0fc3      	lsrs	r3, r0, #31
   1426a:	0048      	lsls	r0, r1, #1
   1426c:	0a6d      	lsrs	r5, r5, #9
   1426e:	0e12      	lsrs	r2, r2, #24
   14270:	0a64      	lsrs	r4, r4, #9
   14272:	0e00      	lsrs	r0, r0, #24
   14274:	0fc9      	lsrs	r1, r1, #31
   14276:	2aff      	cmp	r2, #255	; 0xff
   14278:	d01e      	beq.n	142b8 <__gesf2+0x58>
   1427a:	28ff      	cmp	r0, #255	; 0xff
   1427c:	d021      	beq.n	142c2 <__gesf2+0x62>
   1427e:	2a00      	cmp	r2, #0
   14280:	d10a      	bne.n	14298 <__gesf2+0x38>
   14282:	426e      	negs	r6, r5
   14284:	416e      	adcs	r6, r5
   14286:	b2f6      	uxtb	r6, r6
   14288:	2800      	cmp	r0, #0
   1428a:	d10f      	bne.n	142ac <__gesf2+0x4c>
   1428c:	2c00      	cmp	r4, #0
   1428e:	d10d      	bne.n	142ac <__gesf2+0x4c>
   14290:	2000      	movs	r0, #0
   14292:	2d00      	cmp	r5, #0
   14294:	d009      	beq.n	142aa <__gesf2+0x4a>
   14296:	e005      	b.n	142a4 <__gesf2+0x44>
   14298:	2800      	cmp	r0, #0
   1429a:	d101      	bne.n	142a0 <__gesf2+0x40>
   1429c:	2c00      	cmp	r4, #0
   1429e:	d001      	beq.n	142a4 <__gesf2+0x44>
   142a0:	428b      	cmp	r3, r1
   142a2:	d011      	beq.n	142c8 <__gesf2+0x68>
   142a4:	2101      	movs	r1, #1
   142a6:	4258      	negs	r0, r3
   142a8:	4308      	orrs	r0, r1
   142aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
   142ac:	2e00      	cmp	r6, #0
   142ae:	d0f7      	beq.n	142a0 <__gesf2+0x40>
   142b0:	2001      	movs	r0, #1
   142b2:	3901      	subs	r1, #1
   142b4:	4308      	orrs	r0, r1
   142b6:	e7f8      	b.n	142aa <__gesf2+0x4a>
   142b8:	2d00      	cmp	r5, #0
   142ba:	d0de      	beq.n	1427a <__gesf2+0x1a>
   142bc:	2002      	movs	r0, #2
   142be:	4240      	negs	r0, r0
   142c0:	e7f3      	b.n	142aa <__gesf2+0x4a>
   142c2:	2c00      	cmp	r4, #0
   142c4:	d0db      	beq.n	1427e <__gesf2+0x1e>
   142c6:	e7f9      	b.n	142bc <__gesf2+0x5c>
   142c8:	4282      	cmp	r2, r0
   142ca:	dceb      	bgt.n	142a4 <__gesf2+0x44>
   142cc:	db04      	blt.n	142d8 <__gesf2+0x78>
   142ce:	42a5      	cmp	r5, r4
   142d0:	d8e8      	bhi.n	142a4 <__gesf2+0x44>
   142d2:	2000      	movs	r0, #0
   142d4:	42a5      	cmp	r5, r4
   142d6:	d2e8      	bcs.n	142aa <__gesf2+0x4a>
   142d8:	2101      	movs	r1, #1
   142da:	1e58      	subs	r0, r3, #1
   142dc:	4308      	orrs	r0, r1
   142de:	e7e4      	b.n	142aa <__gesf2+0x4a>

000142e0 <__lesf2>:
   142e0:	b5f0      	push	{r4, r5, r6, r7, lr}
   142e2:	0042      	lsls	r2, r0, #1
   142e4:	024d      	lsls	r5, r1, #9
   142e6:	004c      	lsls	r4, r1, #1
   142e8:	0246      	lsls	r6, r0, #9
   142ea:	0a76      	lsrs	r6, r6, #9
   142ec:	0e12      	lsrs	r2, r2, #24
   142ee:	0fc3      	lsrs	r3, r0, #31
   142f0:	0a6d      	lsrs	r5, r5, #9
   142f2:	0e24      	lsrs	r4, r4, #24
   142f4:	0fc9      	lsrs	r1, r1, #31
   142f6:	2aff      	cmp	r2, #255	; 0xff
   142f8:	d016      	beq.n	14328 <__lesf2+0x48>
   142fa:	2cff      	cmp	r4, #255	; 0xff
   142fc:	d018      	beq.n	14330 <__lesf2+0x50>
   142fe:	2a00      	cmp	r2, #0
   14300:	d10a      	bne.n	14318 <__lesf2+0x38>
   14302:	4270      	negs	r0, r6
   14304:	4170      	adcs	r0, r6
   14306:	b2c0      	uxtb	r0, r0
   14308:	2c00      	cmp	r4, #0
   1430a:	d015      	beq.n	14338 <__lesf2+0x58>
   1430c:	2800      	cmp	r0, #0
   1430e:	d005      	beq.n	1431c <__lesf2+0x3c>
   14310:	2001      	movs	r0, #1
   14312:	3901      	subs	r1, #1
   14314:	4308      	orrs	r0, r1
   14316:	bdf0      	pop	{r4, r5, r6, r7, pc}
   14318:	2c00      	cmp	r4, #0
   1431a:	d013      	beq.n	14344 <__lesf2+0x64>
   1431c:	4299      	cmp	r1, r3
   1431e:	d014      	beq.n	1434a <__lesf2+0x6a>
   14320:	2001      	movs	r0, #1
   14322:	425b      	negs	r3, r3
   14324:	4318      	orrs	r0, r3
   14326:	e7f6      	b.n	14316 <__lesf2+0x36>
   14328:	2002      	movs	r0, #2
   1432a:	2e00      	cmp	r6, #0
   1432c:	d1f3      	bne.n	14316 <__lesf2+0x36>
   1432e:	e7e4      	b.n	142fa <__lesf2+0x1a>
   14330:	2002      	movs	r0, #2
   14332:	2d00      	cmp	r5, #0
   14334:	d1ef      	bne.n	14316 <__lesf2+0x36>
   14336:	e7e2      	b.n	142fe <__lesf2+0x1e>
   14338:	2d00      	cmp	r5, #0
   1433a:	d1e7      	bne.n	1430c <__lesf2+0x2c>
   1433c:	2000      	movs	r0, #0
   1433e:	2e00      	cmp	r6, #0
   14340:	d0e9      	beq.n	14316 <__lesf2+0x36>
   14342:	e7ed      	b.n	14320 <__lesf2+0x40>
   14344:	2d00      	cmp	r5, #0
   14346:	d1e9      	bne.n	1431c <__lesf2+0x3c>
   14348:	e7ea      	b.n	14320 <__lesf2+0x40>
   1434a:	42a2      	cmp	r2, r4
   1434c:	dc06      	bgt.n	1435c <__lesf2+0x7c>
   1434e:	dbdf      	blt.n	14310 <__lesf2+0x30>
   14350:	42ae      	cmp	r6, r5
   14352:	d803      	bhi.n	1435c <__lesf2+0x7c>
   14354:	2000      	movs	r0, #0
   14356:	42ae      	cmp	r6, r5
   14358:	d3da      	bcc.n	14310 <__lesf2+0x30>
   1435a:	e7dc      	b.n	14316 <__lesf2+0x36>
   1435c:	2001      	movs	r0, #1
   1435e:	4249      	negs	r1, r1
   14360:	4308      	orrs	r0, r1
   14362:	e7d8      	b.n	14316 <__lesf2+0x36>

00014364 <__aeabi_fmul>:
   14364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   14366:	4657      	mov	r7, sl
   14368:	464e      	mov	r6, r9
   1436a:	4645      	mov	r5, r8
   1436c:	46de      	mov	lr, fp
   1436e:	b5e0      	push	{r5, r6, r7, lr}
   14370:	0247      	lsls	r7, r0, #9
   14372:	0046      	lsls	r6, r0, #1
   14374:	4688      	mov	r8, r1
   14376:	0a7f      	lsrs	r7, r7, #9
   14378:	0e36      	lsrs	r6, r6, #24
   1437a:	0fc4      	lsrs	r4, r0, #31
   1437c:	2e00      	cmp	r6, #0
   1437e:	d047      	beq.n	14410 <__aeabi_fmul+0xac>
   14380:	2eff      	cmp	r6, #255	; 0xff
   14382:	d024      	beq.n	143ce <__aeabi_fmul+0x6a>
   14384:	00fb      	lsls	r3, r7, #3
   14386:	2780      	movs	r7, #128	; 0x80
   14388:	04ff      	lsls	r7, r7, #19
   1438a:	431f      	orrs	r7, r3
   1438c:	2300      	movs	r3, #0
   1438e:	4699      	mov	r9, r3
   14390:	469a      	mov	sl, r3
   14392:	3e7f      	subs	r6, #127	; 0x7f
   14394:	4643      	mov	r3, r8
   14396:	025d      	lsls	r5, r3, #9
   14398:	0058      	lsls	r0, r3, #1
   1439a:	0fdb      	lsrs	r3, r3, #31
   1439c:	0a6d      	lsrs	r5, r5, #9
   1439e:	0e00      	lsrs	r0, r0, #24
   143a0:	4698      	mov	r8, r3
   143a2:	d043      	beq.n	1442c <__aeabi_fmul+0xc8>
   143a4:	28ff      	cmp	r0, #255	; 0xff
   143a6:	d03b      	beq.n	14420 <__aeabi_fmul+0xbc>
   143a8:	00eb      	lsls	r3, r5, #3
   143aa:	2580      	movs	r5, #128	; 0x80
   143ac:	2200      	movs	r2, #0
   143ae:	04ed      	lsls	r5, r5, #19
   143b0:	431d      	orrs	r5, r3
   143b2:	387f      	subs	r0, #127	; 0x7f
   143b4:	1836      	adds	r6, r6, r0
   143b6:	1c73      	adds	r3, r6, #1
   143b8:	4641      	mov	r1, r8
   143ba:	469b      	mov	fp, r3
   143bc:	464b      	mov	r3, r9
   143be:	4061      	eors	r1, r4
   143c0:	4313      	orrs	r3, r2
   143c2:	2b0f      	cmp	r3, #15
   143c4:	d864      	bhi.n	14490 <__aeabi_fmul+0x12c>
   143c6:	4875      	ldr	r0, [pc, #468]	; (1459c <__aeabi_fmul+0x238>)
   143c8:	009b      	lsls	r3, r3, #2
   143ca:	58c3      	ldr	r3, [r0, r3]
   143cc:	469f      	mov	pc, r3
   143ce:	2f00      	cmp	r7, #0
   143d0:	d142      	bne.n	14458 <__aeabi_fmul+0xf4>
   143d2:	2308      	movs	r3, #8
   143d4:	4699      	mov	r9, r3
   143d6:	3b06      	subs	r3, #6
   143d8:	26ff      	movs	r6, #255	; 0xff
   143da:	469a      	mov	sl, r3
   143dc:	e7da      	b.n	14394 <__aeabi_fmul+0x30>
   143de:	4641      	mov	r1, r8
   143e0:	2a02      	cmp	r2, #2
   143e2:	d028      	beq.n	14436 <__aeabi_fmul+0xd2>
   143e4:	2a03      	cmp	r2, #3
   143e6:	d100      	bne.n	143ea <__aeabi_fmul+0x86>
   143e8:	e0ce      	b.n	14588 <__aeabi_fmul+0x224>
   143ea:	2a01      	cmp	r2, #1
   143ec:	d000      	beq.n	143f0 <__aeabi_fmul+0x8c>
   143ee:	e0ac      	b.n	1454a <__aeabi_fmul+0x1e6>
   143f0:	4011      	ands	r1, r2
   143f2:	2000      	movs	r0, #0
   143f4:	2200      	movs	r2, #0
   143f6:	b2cc      	uxtb	r4, r1
   143f8:	0240      	lsls	r0, r0, #9
   143fa:	05d2      	lsls	r2, r2, #23
   143fc:	0a40      	lsrs	r0, r0, #9
   143fe:	07e4      	lsls	r4, r4, #31
   14400:	4310      	orrs	r0, r2
   14402:	4320      	orrs	r0, r4
   14404:	bc3c      	pop	{r2, r3, r4, r5}
   14406:	4690      	mov	r8, r2
   14408:	4699      	mov	r9, r3
   1440a:	46a2      	mov	sl, r4
   1440c:	46ab      	mov	fp, r5
   1440e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   14410:	2f00      	cmp	r7, #0
   14412:	d115      	bne.n	14440 <__aeabi_fmul+0xdc>
   14414:	2304      	movs	r3, #4
   14416:	4699      	mov	r9, r3
   14418:	3b03      	subs	r3, #3
   1441a:	2600      	movs	r6, #0
   1441c:	469a      	mov	sl, r3
   1441e:	e7b9      	b.n	14394 <__aeabi_fmul+0x30>
   14420:	20ff      	movs	r0, #255	; 0xff
   14422:	2202      	movs	r2, #2
   14424:	2d00      	cmp	r5, #0
   14426:	d0c5      	beq.n	143b4 <__aeabi_fmul+0x50>
   14428:	2203      	movs	r2, #3
   1442a:	e7c3      	b.n	143b4 <__aeabi_fmul+0x50>
   1442c:	2d00      	cmp	r5, #0
   1442e:	d119      	bne.n	14464 <__aeabi_fmul+0x100>
   14430:	2000      	movs	r0, #0
   14432:	2201      	movs	r2, #1
   14434:	e7be      	b.n	143b4 <__aeabi_fmul+0x50>
   14436:	2401      	movs	r4, #1
   14438:	22ff      	movs	r2, #255	; 0xff
   1443a:	400c      	ands	r4, r1
   1443c:	2000      	movs	r0, #0
   1443e:	e7db      	b.n	143f8 <__aeabi_fmul+0x94>
   14440:	0038      	movs	r0, r7
   14442:	f002 f965 	bl	16710 <__clzsi2>
   14446:	2676      	movs	r6, #118	; 0x76
   14448:	1f43      	subs	r3, r0, #5
   1444a:	409f      	lsls	r7, r3
   1444c:	2300      	movs	r3, #0
   1444e:	4276      	negs	r6, r6
   14450:	1a36      	subs	r6, r6, r0
   14452:	4699      	mov	r9, r3
   14454:	469a      	mov	sl, r3
   14456:	e79d      	b.n	14394 <__aeabi_fmul+0x30>
   14458:	230c      	movs	r3, #12
   1445a:	4699      	mov	r9, r3
   1445c:	3b09      	subs	r3, #9
   1445e:	26ff      	movs	r6, #255	; 0xff
   14460:	469a      	mov	sl, r3
   14462:	e797      	b.n	14394 <__aeabi_fmul+0x30>
   14464:	0028      	movs	r0, r5
   14466:	f002 f953 	bl	16710 <__clzsi2>
   1446a:	1f43      	subs	r3, r0, #5
   1446c:	409d      	lsls	r5, r3
   1446e:	2376      	movs	r3, #118	; 0x76
   14470:	425b      	negs	r3, r3
   14472:	1a18      	subs	r0, r3, r0
   14474:	2200      	movs	r2, #0
   14476:	e79d      	b.n	143b4 <__aeabi_fmul+0x50>
   14478:	2080      	movs	r0, #128	; 0x80
   1447a:	2400      	movs	r4, #0
   1447c:	03c0      	lsls	r0, r0, #15
   1447e:	22ff      	movs	r2, #255	; 0xff
   14480:	e7ba      	b.n	143f8 <__aeabi_fmul+0x94>
   14482:	003d      	movs	r5, r7
   14484:	4652      	mov	r2, sl
   14486:	e7ab      	b.n	143e0 <__aeabi_fmul+0x7c>
   14488:	003d      	movs	r5, r7
   1448a:	0021      	movs	r1, r4
   1448c:	4652      	mov	r2, sl
   1448e:	e7a7      	b.n	143e0 <__aeabi_fmul+0x7c>
   14490:	0c3b      	lsrs	r3, r7, #16
   14492:	469c      	mov	ip, r3
   14494:	042a      	lsls	r2, r5, #16
   14496:	0c12      	lsrs	r2, r2, #16
   14498:	0c2b      	lsrs	r3, r5, #16
   1449a:	0014      	movs	r4, r2
   1449c:	4660      	mov	r0, ip
   1449e:	4665      	mov	r5, ip
   144a0:	043f      	lsls	r7, r7, #16
   144a2:	0c3f      	lsrs	r7, r7, #16
   144a4:	437c      	muls	r4, r7
   144a6:	4342      	muls	r2, r0
   144a8:	435d      	muls	r5, r3
   144aa:	437b      	muls	r3, r7
   144ac:	0c27      	lsrs	r7, r4, #16
   144ae:	189b      	adds	r3, r3, r2
   144b0:	18ff      	adds	r7, r7, r3
   144b2:	42ba      	cmp	r2, r7
   144b4:	d903      	bls.n	144be <__aeabi_fmul+0x15a>
   144b6:	2380      	movs	r3, #128	; 0x80
   144b8:	025b      	lsls	r3, r3, #9
   144ba:	469c      	mov	ip, r3
   144bc:	4465      	add	r5, ip
   144be:	0424      	lsls	r4, r4, #16
   144c0:	043a      	lsls	r2, r7, #16
   144c2:	0c24      	lsrs	r4, r4, #16
   144c4:	1912      	adds	r2, r2, r4
   144c6:	0193      	lsls	r3, r2, #6
   144c8:	1e5c      	subs	r4, r3, #1
   144ca:	41a3      	sbcs	r3, r4
   144cc:	0c3f      	lsrs	r7, r7, #16
   144ce:	0e92      	lsrs	r2, r2, #26
   144d0:	197d      	adds	r5, r7, r5
   144d2:	431a      	orrs	r2, r3
   144d4:	01ad      	lsls	r5, r5, #6
   144d6:	4315      	orrs	r5, r2
   144d8:	012b      	lsls	r3, r5, #4
   144da:	d504      	bpl.n	144e6 <__aeabi_fmul+0x182>
   144dc:	2301      	movs	r3, #1
   144de:	465e      	mov	r6, fp
   144e0:	086a      	lsrs	r2, r5, #1
   144e2:	401d      	ands	r5, r3
   144e4:	4315      	orrs	r5, r2
   144e6:	0032      	movs	r2, r6
   144e8:	327f      	adds	r2, #127	; 0x7f
   144ea:	2a00      	cmp	r2, #0
   144ec:	dd25      	ble.n	1453a <__aeabi_fmul+0x1d6>
   144ee:	076b      	lsls	r3, r5, #29
   144f0:	d004      	beq.n	144fc <__aeabi_fmul+0x198>
   144f2:	230f      	movs	r3, #15
   144f4:	402b      	ands	r3, r5
   144f6:	2b04      	cmp	r3, #4
   144f8:	d000      	beq.n	144fc <__aeabi_fmul+0x198>
   144fa:	3504      	adds	r5, #4
   144fc:	012b      	lsls	r3, r5, #4
   144fe:	d503      	bpl.n	14508 <__aeabi_fmul+0x1a4>
   14500:	0032      	movs	r2, r6
   14502:	4b27      	ldr	r3, [pc, #156]	; (145a0 <__aeabi_fmul+0x23c>)
   14504:	3280      	adds	r2, #128	; 0x80
   14506:	401d      	ands	r5, r3
   14508:	2afe      	cmp	r2, #254	; 0xfe
   1450a:	dc94      	bgt.n	14436 <__aeabi_fmul+0xd2>
   1450c:	2401      	movs	r4, #1
   1450e:	01a8      	lsls	r0, r5, #6
   14510:	0a40      	lsrs	r0, r0, #9
   14512:	b2d2      	uxtb	r2, r2
   14514:	400c      	ands	r4, r1
   14516:	e76f      	b.n	143f8 <__aeabi_fmul+0x94>
   14518:	2080      	movs	r0, #128	; 0x80
   1451a:	03c0      	lsls	r0, r0, #15
   1451c:	4207      	tst	r7, r0
   1451e:	d007      	beq.n	14530 <__aeabi_fmul+0x1cc>
   14520:	4205      	tst	r5, r0
   14522:	d105      	bne.n	14530 <__aeabi_fmul+0x1cc>
   14524:	4328      	orrs	r0, r5
   14526:	0240      	lsls	r0, r0, #9
   14528:	0a40      	lsrs	r0, r0, #9
   1452a:	4644      	mov	r4, r8
   1452c:	22ff      	movs	r2, #255	; 0xff
   1452e:	e763      	b.n	143f8 <__aeabi_fmul+0x94>
   14530:	4338      	orrs	r0, r7
   14532:	0240      	lsls	r0, r0, #9
   14534:	0a40      	lsrs	r0, r0, #9
   14536:	22ff      	movs	r2, #255	; 0xff
   14538:	e75e      	b.n	143f8 <__aeabi_fmul+0x94>
   1453a:	2401      	movs	r4, #1
   1453c:	1aa3      	subs	r3, r4, r2
   1453e:	2b1b      	cmp	r3, #27
   14540:	dd05      	ble.n	1454e <__aeabi_fmul+0x1ea>
   14542:	400c      	ands	r4, r1
   14544:	2200      	movs	r2, #0
   14546:	2000      	movs	r0, #0
   14548:	e756      	b.n	143f8 <__aeabi_fmul+0x94>
   1454a:	465e      	mov	r6, fp
   1454c:	e7cb      	b.n	144e6 <__aeabi_fmul+0x182>
   1454e:	002a      	movs	r2, r5
   14550:	2020      	movs	r0, #32
   14552:	40da      	lsrs	r2, r3
   14554:	1ac3      	subs	r3, r0, r3
   14556:	409d      	lsls	r5, r3
   14558:	002b      	movs	r3, r5
   1455a:	1e5d      	subs	r5, r3, #1
   1455c:	41ab      	sbcs	r3, r5
   1455e:	4313      	orrs	r3, r2
   14560:	075a      	lsls	r2, r3, #29
   14562:	d004      	beq.n	1456e <__aeabi_fmul+0x20a>
   14564:	220f      	movs	r2, #15
   14566:	401a      	ands	r2, r3
   14568:	2a04      	cmp	r2, #4
   1456a:	d000      	beq.n	1456e <__aeabi_fmul+0x20a>
   1456c:	3304      	adds	r3, #4
   1456e:	015a      	lsls	r2, r3, #5
   14570:	d504      	bpl.n	1457c <__aeabi_fmul+0x218>
   14572:	2401      	movs	r4, #1
   14574:	2201      	movs	r2, #1
   14576:	400c      	ands	r4, r1
   14578:	2000      	movs	r0, #0
   1457a:	e73d      	b.n	143f8 <__aeabi_fmul+0x94>
   1457c:	2401      	movs	r4, #1
   1457e:	019b      	lsls	r3, r3, #6
   14580:	0a58      	lsrs	r0, r3, #9
   14582:	400c      	ands	r4, r1
   14584:	2200      	movs	r2, #0
   14586:	e737      	b.n	143f8 <__aeabi_fmul+0x94>
   14588:	2080      	movs	r0, #128	; 0x80
   1458a:	2401      	movs	r4, #1
   1458c:	03c0      	lsls	r0, r0, #15
   1458e:	4328      	orrs	r0, r5
   14590:	0240      	lsls	r0, r0, #9
   14592:	0a40      	lsrs	r0, r0, #9
   14594:	400c      	ands	r4, r1
   14596:	22ff      	movs	r2, #255	; 0xff
   14598:	e72e      	b.n	143f8 <__aeabi_fmul+0x94>
   1459a:	46c0      	nop			; (mov r8, r8)
   1459c:	00018de4 	.word	0x00018de4
   145a0:	f7ffffff 	.word	0xf7ffffff

000145a4 <__aeabi_fsub>:
   145a4:	b5f0      	push	{r4, r5, r6, r7, lr}
   145a6:	464f      	mov	r7, r9
   145a8:	46d6      	mov	lr, sl
   145aa:	4646      	mov	r6, r8
   145ac:	0044      	lsls	r4, r0, #1
   145ae:	b5c0      	push	{r6, r7, lr}
   145b0:	0fc2      	lsrs	r2, r0, #31
   145b2:	0247      	lsls	r7, r0, #9
   145b4:	0248      	lsls	r0, r1, #9
   145b6:	0a40      	lsrs	r0, r0, #9
   145b8:	4684      	mov	ip, r0
   145ba:	4666      	mov	r6, ip
   145bc:	0a7b      	lsrs	r3, r7, #9
   145be:	0048      	lsls	r0, r1, #1
   145c0:	0fc9      	lsrs	r1, r1, #31
   145c2:	469a      	mov	sl, r3
   145c4:	0e24      	lsrs	r4, r4, #24
   145c6:	0015      	movs	r5, r2
   145c8:	00db      	lsls	r3, r3, #3
   145ca:	0e00      	lsrs	r0, r0, #24
   145cc:	4689      	mov	r9, r1
   145ce:	00f6      	lsls	r6, r6, #3
   145d0:	28ff      	cmp	r0, #255	; 0xff
   145d2:	d100      	bne.n	145d6 <__aeabi_fsub+0x32>
   145d4:	e08f      	b.n	146f6 <__aeabi_fsub+0x152>
   145d6:	2101      	movs	r1, #1
   145d8:	464f      	mov	r7, r9
   145da:	404f      	eors	r7, r1
   145dc:	0039      	movs	r1, r7
   145de:	4291      	cmp	r1, r2
   145e0:	d066      	beq.n	146b0 <__aeabi_fsub+0x10c>
   145e2:	1a22      	subs	r2, r4, r0
   145e4:	2a00      	cmp	r2, #0
   145e6:	dc00      	bgt.n	145ea <__aeabi_fsub+0x46>
   145e8:	e09d      	b.n	14726 <__aeabi_fsub+0x182>
   145ea:	2800      	cmp	r0, #0
   145ec:	d13d      	bne.n	1466a <__aeabi_fsub+0xc6>
   145ee:	2e00      	cmp	r6, #0
   145f0:	d100      	bne.n	145f4 <__aeabi_fsub+0x50>
   145f2:	e08b      	b.n	1470c <__aeabi_fsub+0x168>
   145f4:	1e51      	subs	r1, r2, #1
   145f6:	2900      	cmp	r1, #0
   145f8:	d000      	beq.n	145fc <__aeabi_fsub+0x58>
   145fa:	e0b5      	b.n	14768 <__aeabi_fsub+0x1c4>
   145fc:	2401      	movs	r4, #1
   145fe:	1b9b      	subs	r3, r3, r6
   14600:	015a      	lsls	r2, r3, #5
   14602:	d544      	bpl.n	1468e <__aeabi_fsub+0xea>
   14604:	019b      	lsls	r3, r3, #6
   14606:	099f      	lsrs	r7, r3, #6
   14608:	0038      	movs	r0, r7
   1460a:	f002 f881 	bl	16710 <__clzsi2>
   1460e:	3805      	subs	r0, #5
   14610:	4087      	lsls	r7, r0
   14612:	4284      	cmp	r4, r0
   14614:	dd00      	ble.n	14618 <__aeabi_fsub+0x74>
   14616:	e096      	b.n	14746 <__aeabi_fsub+0x1a2>
   14618:	1b04      	subs	r4, r0, r4
   1461a:	003a      	movs	r2, r7
   1461c:	2020      	movs	r0, #32
   1461e:	3401      	adds	r4, #1
   14620:	40e2      	lsrs	r2, r4
   14622:	1b04      	subs	r4, r0, r4
   14624:	40a7      	lsls	r7, r4
   14626:	003b      	movs	r3, r7
   14628:	1e5f      	subs	r7, r3, #1
   1462a:	41bb      	sbcs	r3, r7
   1462c:	2400      	movs	r4, #0
   1462e:	4313      	orrs	r3, r2
   14630:	075a      	lsls	r2, r3, #29
   14632:	d004      	beq.n	1463e <__aeabi_fsub+0x9a>
   14634:	220f      	movs	r2, #15
   14636:	401a      	ands	r2, r3
   14638:	2a04      	cmp	r2, #4
   1463a:	d000      	beq.n	1463e <__aeabi_fsub+0x9a>
   1463c:	3304      	adds	r3, #4
   1463e:	015a      	lsls	r2, r3, #5
   14640:	d527      	bpl.n	14692 <__aeabi_fsub+0xee>
   14642:	3401      	adds	r4, #1
   14644:	2cff      	cmp	r4, #255	; 0xff
   14646:	d100      	bne.n	1464a <__aeabi_fsub+0xa6>
   14648:	e079      	b.n	1473e <__aeabi_fsub+0x19a>
   1464a:	2201      	movs	r2, #1
   1464c:	019b      	lsls	r3, r3, #6
   1464e:	0a5b      	lsrs	r3, r3, #9
   14650:	b2e4      	uxtb	r4, r4
   14652:	402a      	ands	r2, r5
   14654:	025b      	lsls	r3, r3, #9
   14656:	05e4      	lsls	r4, r4, #23
   14658:	0a58      	lsrs	r0, r3, #9
   1465a:	07d2      	lsls	r2, r2, #31
   1465c:	4320      	orrs	r0, r4
   1465e:	4310      	orrs	r0, r2
   14660:	bc1c      	pop	{r2, r3, r4}
   14662:	4690      	mov	r8, r2
   14664:	4699      	mov	r9, r3
   14666:	46a2      	mov	sl, r4
   14668:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1466a:	2cff      	cmp	r4, #255	; 0xff
   1466c:	d0e0      	beq.n	14630 <__aeabi_fsub+0x8c>
   1466e:	2180      	movs	r1, #128	; 0x80
   14670:	04c9      	lsls	r1, r1, #19
   14672:	430e      	orrs	r6, r1
   14674:	2a1b      	cmp	r2, #27
   14676:	dc7b      	bgt.n	14770 <__aeabi_fsub+0x1cc>
   14678:	0031      	movs	r1, r6
   1467a:	2020      	movs	r0, #32
   1467c:	40d1      	lsrs	r1, r2
   1467e:	1a82      	subs	r2, r0, r2
   14680:	4096      	lsls	r6, r2
   14682:	1e72      	subs	r2, r6, #1
   14684:	4196      	sbcs	r6, r2
   14686:	430e      	orrs	r6, r1
   14688:	1b9b      	subs	r3, r3, r6
   1468a:	015a      	lsls	r2, r3, #5
   1468c:	d4ba      	bmi.n	14604 <__aeabi_fsub+0x60>
   1468e:	075a      	lsls	r2, r3, #29
   14690:	d1d0      	bne.n	14634 <__aeabi_fsub+0x90>
   14692:	2201      	movs	r2, #1
   14694:	08df      	lsrs	r7, r3, #3
   14696:	402a      	ands	r2, r5
   14698:	2cff      	cmp	r4, #255	; 0xff
   1469a:	d133      	bne.n	14704 <__aeabi_fsub+0x160>
   1469c:	2f00      	cmp	r7, #0
   1469e:	d100      	bne.n	146a2 <__aeabi_fsub+0xfe>
   146a0:	e0a8      	b.n	147f4 <__aeabi_fsub+0x250>
   146a2:	2380      	movs	r3, #128	; 0x80
   146a4:	03db      	lsls	r3, r3, #15
   146a6:	433b      	orrs	r3, r7
   146a8:	025b      	lsls	r3, r3, #9
   146aa:	0a5b      	lsrs	r3, r3, #9
   146ac:	24ff      	movs	r4, #255	; 0xff
   146ae:	e7d1      	b.n	14654 <__aeabi_fsub+0xb0>
   146b0:	1a21      	subs	r1, r4, r0
   146b2:	2900      	cmp	r1, #0
   146b4:	dd4c      	ble.n	14750 <__aeabi_fsub+0x1ac>
   146b6:	2800      	cmp	r0, #0
   146b8:	d02a      	beq.n	14710 <__aeabi_fsub+0x16c>
   146ba:	2cff      	cmp	r4, #255	; 0xff
   146bc:	d0b8      	beq.n	14630 <__aeabi_fsub+0x8c>
   146be:	2080      	movs	r0, #128	; 0x80
   146c0:	04c0      	lsls	r0, r0, #19
   146c2:	4306      	orrs	r6, r0
   146c4:	291b      	cmp	r1, #27
   146c6:	dd00      	ble.n	146ca <__aeabi_fsub+0x126>
   146c8:	e0af      	b.n	1482a <__aeabi_fsub+0x286>
   146ca:	0030      	movs	r0, r6
   146cc:	2720      	movs	r7, #32
   146ce:	40c8      	lsrs	r0, r1
   146d0:	1a79      	subs	r1, r7, r1
   146d2:	408e      	lsls	r6, r1
   146d4:	1e71      	subs	r1, r6, #1
   146d6:	418e      	sbcs	r6, r1
   146d8:	4306      	orrs	r6, r0
   146da:	199b      	adds	r3, r3, r6
   146dc:	0159      	lsls	r1, r3, #5
   146de:	d5d6      	bpl.n	1468e <__aeabi_fsub+0xea>
   146e0:	3401      	adds	r4, #1
   146e2:	2cff      	cmp	r4, #255	; 0xff
   146e4:	d100      	bne.n	146e8 <__aeabi_fsub+0x144>
   146e6:	e085      	b.n	147f4 <__aeabi_fsub+0x250>
   146e8:	2201      	movs	r2, #1
   146ea:	497a      	ldr	r1, [pc, #488]	; (148d4 <__aeabi_fsub+0x330>)
   146ec:	401a      	ands	r2, r3
   146ee:	085b      	lsrs	r3, r3, #1
   146f0:	400b      	ands	r3, r1
   146f2:	4313      	orrs	r3, r2
   146f4:	e79c      	b.n	14630 <__aeabi_fsub+0x8c>
   146f6:	2e00      	cmp	r6, #0
   146f8:	d000      	beq.n	146fc <__aeabi_fsub+0x158>
   146fa:	e770      	b.n	145de <__aeabi_fsub+0x3a>
   146fc:	e76b      	b.n	145d6 <__aeabi_fsub+0x32>
   146fe:	1e3b      	subs	r3, r7, #0
   14700:	d1c5      	bne.n	1468e <__aeabi_fsub+0xea>
   14702:	2200      	movs	r2, #0
   14704:	027b      	lsls	r3, r7, #9
   14706:	0a5b      	lsrs	r3, r3, #9
   14708:	b2e4      	uxtb	r4, r4
   1470a:	e7a3      	b.n	14654 <__aeabi_fsub+0xb0>
   1470c:	0014      	movs	r4, r2
   1470e:	e78f      	b.n	14630 <__aeabi_fsub+0x8c>
   14710:	2e00      	cmp	r6, #0
   14712:	d04d      	beq.n	147b0 <__aeabi_fsub+0x20c>
   14714:	1e48      	subs	r0, r1, #1
   14716:	2800      	cmp	r0, #0
   14718:	d157      	bne.n	147ca <__aeabi_fsub+0x226>
   1471a:	199b      	adds	r3, r3, r6
   1471c:	2401      	movs	r4, #1
   1471e:	015a      	lsls	r2, r3, #5
   14720:	d5b5      	bpl.n	1468e <__aeabi_fsub+0xea>
   14722:	2402      	movs	r4, #2
   14724:	e7e0      	b.n	146e8 <__aeabi_fsub+0x144>
   14726:	2a00      	cmp	r2, #0
   14728:	d125      	bne.n	14776 <__aeabi_fsub+0x1d2>
   1472a:	1c62      	adds	r2, r4, #1
   1472c:	b2d2      	uxtb	r2, r2
   1472e:	2a01      	cmp	r2, #1
   14730:	dd72      	ble.n	14818 <__aeabi_fsub+0x274>
   14732:	1b9f      	subs	r7, r3, r6
   14734:	017a      	lsls	r2, r7, #5
   14736:	d535      	bpl.n	147a4 <__aeabi_fsub+0x200>
   14738:	1af7      	subs	r7, r6, r3
   1473a:	000d      	movs	r5, r1
   1473c:	e764      	b.n	14608 <__aeabi_fsub+0x64>
   1473e:	2201      	movs	r2, #1
   14740:	2300      	movs	r3, #0
   14742:	402a      	ands	r2, r5
   14744:	e786      	b.n	14654 <__aeabi_fsub+0xb0>
   14746:	003b      	movs	r3, r7
   14748:	4a63      	ldr	r2, [pc, #396]	; (148d8 <__aeabi_fsub+0x334>)
   1474a:	1a24      	subs	r4, r4, r0
   1474c:	4013      	ands	r3, r2
   1474e:	e76f      	b.n	14630 <__aeabi_fsub+0x8c>
   14750:	2900      	cmp	r1, #0
   14752:	d16c      	bne.n	1482e <__aeabi_fsub+0x28a>
   14754:	1c61      	adds	r1, r4, #1
   14756:	b2c8      	uxtb	r0, r1
   14758:	2801      	cmp	r0, #1
   1475a:	dd4e      	ble.n	147fa <__aeabi_fsub+0x256>
   1475c:	29ff      	cmp	r1, #255	; 0xff
   1475e:	d049      	beq.n	147f4 <__aeabi_fsub+0x250>
   14760:	199b      	adds	r3, r3, r6
   14762:	085b      	lsrs	r3, r3, #1
   14764:	000c      	movs	r4, r1
   14766:	e763      	b.n	14630 <__aeabi_fsub+0x8c>
   14768:	2aff      	cmp	r2, #255	; 0xff
   1476a:	d041      	beq.n	147f0 <__aeabi_fsub+0x24c>
   1476c:	000a      	movs	r2, r1
   1476e:	e781      	b.n	14674 <__aeabi_fsub+0xd0>
   14770:	2601      	movs	r6, #1
   14772:	1b9b      	subs	r3, r3, r6
   14774:	e789      	b.n	1468a <__aeabi_fsub+0xe6>
   14776:	2c00      	cmp	r4, #0
   14778:	d01c      	beq.n	147b4 <__aeabi_fsub+0x210>
   1477a:	28ff      	cmp	r0, #255	; 0xff
   1477c:	d021      	beq.n	147c2 <__aeabi_fsub+0x21e>
   1477e:	2480      	movs	r4, #128	; 0x80
   14780:	04e4      	lsls	r4, r4, #19
   14782:	4252      	negs	r2, r2
   14784:	4323      	orrs	r3, r4
   14786:	2a1b      	cmp	r2, #27
   14788:	dd00      	ble.n	1478c <__aeabi_fsub+0x1e8>
   1478a:	e096      	b.n	148ba <__aeabi_fsub+0x316>
   1478c:	001c      	movs	r4, r3
   1478e:	2520      	movs	r5, #32
   14790:	40d4      	lsrs	r4, r2
   14792:	1aaa      	subs	r2, r5, r2
   14794:	4093      	lsls	r3, r2
   14796:	1e5a      	subs	r2, r3, #1
   14798:	4193      	sbcs	r3, r2
   1479a:	4323      	orrs	r3, r4
   1479c:	1af3      	subs	r3, r6, r3
   1479e:	0004      	movs	r4, r0
   147a0:	000d      	movs	r5, r1
   147a2:	e72d      	b.n	14600 <__aeabi_fsub+0x5c>
   147a4:	2f00      	cmp	r7, #0
   147a6:	d000      	beq.n	147aa <__aeabi_fsub+0x206>
   147a8:	e72e      	b.n	14608 <__aeabi_fsub+0x64>
   147aa:	2200      	movs	r2, #0
   147ac:	2400      	movs	r4, #0
   147ae:	e7a9      	b.n	14704 <__aeabi_fsub+0x160>
   147b0:	000c      	movs	r4, r1
   147b2:	e73d      	b.n	14630 <__aeabi_fsub+0x8c>
   147b4:	2b00      	cmp	r3, #0
   147b6:	d058      	beq.n	1486a <__aeabi_fsub+0x2c6>
   147b8:	43d2      	mvns	r2, r2
   147ba:	2a00      	cmp	r2, #0
   147bc:	d0ee      	beq.n	1479c <__aeabi_fsub+0x1f8>
   147be:	28ff      	cmp	r0, #255	; 0xff
   147c0:	d1e1      	bne.n	14786 <__aeabi_fsub+0x1e2>
   147c2:	0033      	movs	r3, r6
   147c4:	24ff      	movs	r4, #255	; 0xff
   147c6:	000d      	movs	r5, r1
   147c8:	e732      	b.n	14630 <__aeabi_fsub+0x8c>
   147ca:	29ff      	cmp	r1, #255	; 0xff
   147cc:	d010      	beq.n	147f0 <__aeabi_fsub+0x24c>
   147ce:	0001      	movs	r1, r0
   147d0:	e778      	b.n	146c4 <__aeabi_fsub+0x120>
   147d2:	2b00      	cmp	r3, #0
   147d4:	d06e      	beq.n	148b4 <__aeabi_fsub+0x310>
   147d6:	24ff      	movs	r4, #255	; 0xff
   147d8:	2e00      	cmp	r6, #0
   147da:	d100      	bne.n	147de <__aeabi_fsub+0x23a>
   147dc:	e728      	b.n	14630 <__aeabi_fsub+0x8c>
   147de:	2280      	movs	r2, #128	; 0x80
   147e0:	4651      	mov	r1, sl
   147e2:	03d2      	lsls	r2, r2, #15
   147e4:	4211      	tst	r1, r2
   147e6:	d003      	beq.n	147f0 <__aeabi_fsub+0x24c>
   147e8:	4661      	mov	r1, ip
   147ea:	4211      	tst	r1, r2
   147ec:	d100      	bne.n	147f0 <__aeabi_fsub+0x24c>
   147ee:	0033      	movs	r3, r6
   147f0:	24ff      	movs	r4, #255	; 0xff
   147f2:	e71d      	b.n	14630 <__aeabi_fsub+0x8c>
   147f4:	24ff      	movs	r4, #255	; 0xff
   147f6:	2300      	movs	r3, #0
   147f8:	e72c      	b.n	14654 <__aeabi_fsub+0xb0>
   147fa:	2c00      	cmp	r4, #0
   147fc:	d1e9      	bne.n	147d2 <__aeabi_fsub+0x22e>
   147fe:	2b00      	cmp	r3, #0
   14800:	d063      	beq.n	148ca <__aeabi_fsub+0x326>
   14802:	2e00      	cmp	r6, #0
   14804:	d100      	bne.n	14808 <__aeabi_fsub+0x264>
   14806:	e713      	b.n	14630 <__aeabi_fsub+0x8c>
   14808:	199b      	adds	r3, r3, r6
   1480a:	015a      	lsls	r2, r3, #5
   1480c:	d400      	bmi.n	14810 <__aeabi_fsub+0x26c>
   1480e:	e73e      	b.n	1468e <__aeabi_fsub+0xea>
   14810:	4a31      	ldr	r2, [pc, #196]	; (148d8 <__aeabi_fsub+0x334>)
   14812:	000c      	movs	r4, r1
   14814:	4013      	ands	r3, r2
   14816:	e70b      	b.n	14630 <__aeabi_fsub+0x8c>
   14818:	2c00      	cmp	r4, #0
   1481a:	d11e      	bne.n	1485a <__aeabi_fsub+0x2b6>
   1481c:	2b00      	cmp	r3, #0
   1481e:	d12f      	bne.n	14880 <__aeabi_fsub+0x2dc>
   14820:	2e00      	cmp	r6, #0
   14822:	d04f      	beq.n	148c4 <__aeabi_fsub+0x320>
   14824:	0033      	movs	r3, r6
   14826:	000d      	movs	r5, r1
   14828:	e702      	b.n	14630 <__aeabi_fsub+0x8c>
   1482a:	2601      	movs	r6, #1
   1482c:	e755      	b.n	146da <__aeabi_fsub+0x136>
   1482e:	2c00      	cmp	r4, #0
   14830:	d11f      	bne.n	14872 <__aeabi_fsub+0x2ce>
   14832:	2b00      	cmp	r3, #0
   14834:	d043      	beq.n	148be <__aeabi_fsub+0x31a>
   14836:	43c9      	mvns	r1, r1
   14838:	2900      	cmp	r1, #0
   1483a:	d00b      	beq.n	14854 <__aeabi_fsub+0x2b0>
   1483c:	28ff      	cmp	r0, #255	; 0xff
   1483e:	d039      	beq.n	148b4 <__aeabi_fsub+0x310>
   14840:	291b      	cmp	r1, #27
   14842:	dc44      	bgt.n	148ce <__aeabi_fsub+0x32a>
   14844:	001c      	movs	r4, r3
   14846:	2720      	movs	r7, #32
   14848:	40cc      	lsrs	r4, r1
   1484a:	1a79      	subs	r1, r7, r1
   1484c:	408b      	lsls	r3, r1
   1484e:	1e59      	subs	r1, r3, #1
   14850:	418b      	sbcs	r3, r1
   14852:	4323      	orrs	r3, r4
   14854:	199b      	adds	r3, r3, r6
   14856:	0004      	movs	r4, r0
   14858:	e740      	b.n	146dc <__aeabi_fsub+0x138>
   1485a:	2b00      	cmp	r3, #0
   1485c:	d11a      	bne.n	14894 <__aeabi_fsub+0x2f0>
   1485e:	2e00      	cmp	r6, #0
   14860:	d124      	bne.n	148ac <__aeabi_fsub+0x308>
   14862:	2780      	movs	r7, #128	; 0x80
   14864:	2200      	movs	r2, #0
   14866:	03ff      	lsls	r7, r7, #15
   14868:	e71b      	b.n	146a2 <__aeabi_fsub+0xfe>
   1486a:	0033      	movs	r3, r6
   1486c:	0004      	movs	r4, r0
   1486e:	000d      	movs	r5, r1
   14870:	e6de      	b.n	14630 <__aeabi_fsub+0x8c>
   14872:	28ff      	cmp	r0, #255	; 0xff
   14874:	d01e      	beq.n	148b4 <__aeabi_fsub+0x310>
   14876:	2480      	movs	r4, #128	; 0x80
   14878:	04e4      	lsls	r4, r4, #19
   1487a:	4249      	negs	r1, r1
   1487c:	4323      	orrs	r3, r4
   1487e:	e7df      	b.n	14840 <__aeabi_fsub+0x29c>
   14880:	2e00      	cmp	r6, #0
   14882:	d100      	bne.n	14886 <__aeabi_fsub+0x2e2>
   14884:	e6d4      	b.n	14630 <__aeabi_fsub+0x8c>
   14886:	1b9f      	subs	r7, r3, r6
   14888:	017a      	lsls	r2, r7, #5
   1488a:	d400      	bmi.n	1488e <__aeabi_fsub+0x2ea>
   1488c:	e737      	b.n	146fe <__aeabi_fsub+0x15a>
   1488e:	1af3      	subs	r3, r6, r3
   14890:	000d      	movs	r5, r1
   14892:	e6cd      	b.n	14630 <__aeabi_fsub+0x8c>
   14894:	24ff      	movs	r4, #255	; 0xff
   14896:	2e00      	cmp	r6, #0
   14898:	d100      	bne.n	1489c <__aeabi_fsub+0x2f8>
   1489a:	e6c9      	b.n	14630 <__aeabi_fsub+0x8c>
   1489c:	2280      	movs	r2, #128	; 0x80
   1489e:	4650      	mov	r0, sl
   148a0:	03d2      	lsls	r2, r2, #15
   148a2:	4210      	tst	r0, r2
   148a4:	d0a4      	beq.n	147f0 <__aeabi_fsub+0x24c>
   148a6:	4660      	mov	r0, ip
   148a8:	4210      	tst	r0, r2
   148aa:	d1a1      	bne.n	147f0 <__aeabi_fsub+0x24c>
   148ac:	0033      	movs	r3, r6
   148ae:	000d      	movs	r5, r1
   148b0:	24ff      	movs	r4, #255	; 0xff
   148b2:	e6bd      	b.n	14630 <__aeabi_fsub+0x8c>
   148b4:	0033      	movs	r3, r6
   148b6:	24ff      	movs	r4, #255	; 0xff
   148b8:	e6ba      	b.n	14630 <__aeabi_fsub+0x8c>
   148ba:	2301      	movs	r3, #1
   148bc:	e76e      	b.n	1479c <__aeabi_fsub+0x1f8>
   148be:	0033      	movs	r3, r6
   148c0:	0004      	movs	r4, r0
   148c2:	e6b5      	b.n	14630 <__aeabi_fsub+0x8c>
   148c4:	2700      	movs	r7, #0
   148c6:	2200      	movs	r2, #0
   148c8:	e71c      	b.n	14704 <__aeabi_fsub+0x160>
   148ca:	0033      	movs	r3, r6
   148cc:	e6b0      	b.n	14630 <__aeabi_fsub+0x8c>
   148ce:	2301      	movs	r3, #1
   148d0:	e7c0      	b.n	14854 <__aeabi_fsub+0x2b0>
   148d2:	46c0      	nop			; (mov r8, r8)
   148d4:	7dffffff 	.word	0x7dffffff
   148d8:	fbffffff 	.word	0xfbffffff

000148dc <__aeabi_f2iz>:
   148dc:	0241      	lsls	r1, r0, #9
   148de:	0043      	lsls	r3, r0, #1
   148e0:	0fc2      	lsrs	r2, r0, #31
   148e2:	0a49      	lsrs	r1, r1, #9
   148e4:	0e1b      	lsrs	r3, r3, #24
   148e6:	2000      	movs	r0, #0
   148e8:	2b7e      	cmp	r3, #126	; 0x7e
   148ea:	dd0d      	ble.n	14908 <__aeabi_f2iz+0x2c>
   148ec:	2b9d      	cmp	r3, #157	; 0x9d
   148ee:	dc0c      	bgt.n	1490a <__aeabi_f2iz+0x2e>
   148f0:	2080      	movs	r0, #128	; 0x80
   148f2:	0400      	lsls	r0, r0, #16
   148f4:	4301      	orrs	r1, r0
   148f6:	2b95      	cmp	r3, #149	; 0x95
   148f8:	dc0a      	bgt.n	14910 <__aeabi_f2iz+0x34>
   148fa:	2096      	movs	r0, #150	; 0x96
   148fc:	1ac3      	subs	r3, r0, r3
   148fe:	40d9      	lsrs	r1, r3
   14900:	4248      	negs	r0, r1
   14902:	2a00      	cmp	r2, #0
   14904:	d100      	bne.n	14908 <__aeabi_f2iz+0x2c>
   14906:	0008      	movs	r0, r1
   14908:	4770      	bx	lr
   1490a:	4b03      	ldr	r3, [pc, #12]	; (14918 <__aeabi_f2iz+0x3c>)
   1490c:	18d0      	adds	r0, r2, r3
   1490e:	e7fb      	b.n	14908 <__aeabi_f2iz+0x2c>
   14910:	3b96      	subs	r3, #150	; 0x96
   14912:	4099      	lsls	r1, r3
   14914:	e7f4      	b.n	14900 <__aeabi_f2iz+0x24>
   14916:	46c0      	nop			; (mov r8, r8)
   14918:	7fffffff 	.word	0x7fffffff

0001491c <__aeabi_i2f>:
   1491c:	b570      	push	{r4, r5, r6, lr}
   1491e:	2800      	cmp	r0, #0
   14920:	d030      	beq.n	14984 <__aeabi_i2f+0x68>
   14922:	17c3      	asrs	r3, r0, #31
   14924:	18c4      	adds	r4, r0, r3
   14926:	405c      	eors	r4, r3
   14928:	0fc5      	lsrs	r5, r0, #31
   1492a:	0020      	movs	r0, r4
   1492c:	f001 fef0 	bl	16710 <__clzsi2>
   14930:	239e      	movs	r3, #158	; 0x9e
   14932:	1a1b      	subs	r3, r3, r0
   14934:	2b96      	cmp	r3, #150	; 0x96
   14936:	dc0d      	bgt.n	14954 <__aeabi_i2f+0x38>
   14938:	2296      	movs	r2, #150	; 0x96
   1493a:	1ad2      	subs	r2, r2, r3
   1493c:	4094      	lsls	r4, r2
   1493e:	002a      	movs	r2, r5
   14940:	0264      	lsls	r4, r4, #9
   14942:	0a64      	lsrs	r4, r4, #9
   14944:	b2db      	uxtb	r3, r3
   14946:	0264      	lsls	r4, r4, #9
   14948:	05db      	lsls	r3, r3, #23
   1494a:	0a60      	lsrs	r0, r4, #9
   1494c:	07d2      	lsls	r2, r2, #31
   1494e:	4318      	orrs	r0, r3
   14950:	4310      	orrs	r0, r2
   14952:	bd70      	pop	{r4, r5, r6, pc}
   14954:	2b99      	cmp	r3, #153	; 0x99
   14956:	dc19      	bgt.n	1498c <__aeabi_i2f+0x70>
   14958:	2299      	movs	r2, #153	; 0x99
   1495a:	1ad2      	subs	r2, r2, r3
   1495c:	2a00      	cmp	r2, #0
   1495e:	dd29      	ble.n	149b4 <__aeabi_i2f+0x98>
   14960:	4094      	lsls	r4, r2
   14962:	0022      	movs	r2, r4
   14964:	4c14      	ldr	r4, [pc, #80]	; (149b8 <__aeabi_i2f+0x9c>)
   14966:	4014      	ands	r4, r2
   14968:	0751      	lsls	r1, r2, #29
   1496a:	d004      	beq.n	14976 <__aeabi_i2f+0x5a>
   1496c:	210f      	movs	r1, #15
   1496e:	400a      	ands	r2, r1
   14970:	2a04      	cmp	r2, #4
   14972:	d000      	beq.n	14976 <__aeabi_i2f+0x5a>
   14974:	3404      	adds	r4, #4
   14976:	0162      	lsls	r2, r4, #5
   14978:	d413      	bmi.n	149a2 <__aeabi_i2f+0x86>
   1497a:	01a4      	lsls	r4, r4, #6
   1497c:	0a64      	lsrs	r4, r4, #9
   1497e:	b2db      	uxtb	r3, r3
   14980:	002a      	movs	r2, r5
   14982:	e7e0      	b.n	14946 <__aeabi_i2f+0x2a>
   14984:	2200      	movs	r2, #0
   14986:	2300      	movs	r3, #0
   14988:	2400      	movs	r4, #0
   1498a:	e7dc      	b.n	14946 <__aeabi_i2f+0x2a>
   1498c:	2205      	movs	r2, #5
   1498e:	0021      	movs	r1, r4
   14990:	1a12      	subs	r2, r2, r0
   14992:	40d1      	lsrs	r1, r2
   14994:	22b9      	movs	r2, #185	; 0xb9
   14996:	1ad2      	subs	r2, r2, r3
   14998:	4094      	lsls	r4, r2
   1499a:	1e62      	subs	r2, r4, #1
   1499c:	4194      	sbcs	r4, r2
   1499e:	430c      	orrs	r4, r1
   149a0:	e7da      	b.n	14958 <__aeabi_i2f+0x3c>
   149a2:	4b05      	ldr	r3, [pc, #20]	; (149b8 <__aeabi_i2f+0x9c>)
   149a4:	002a      	movs	r2, r5
   149a6:	401c      	ands	r4, r3
   149a8:	239f      	movs	r3, #159	; 0x9f
   149aa:	01a4      	lsls	r4, r4, #6
   149ac:	1a1b      	subs	r3, r3, r0
   149ae:	0a64      	lsrs	r4, r4, #9
   149b0:	b2db      	uxtb	r3, r3
   149b2:	e7c8      	b.n	14946 <__aeabi_i2f+0x2a>
   149b4:	0022      	movs	r2, r4
   149b6:	e7d5      	b.n	14964 <__aeabi_i2f+0x48>
   149b8:	fbffffff 	.word	0xfbffffff

000149bc <__aeabi_ui2f>:
   149bc:	b510      	push	{r4, lr}
   149be:	1e04      	subs	r4, r0, #0
   149c0:	d027      	beq.n	14a12 <__aeabi_ui2f+0x56>
   149c2:	f001 fea5 	bl	16710 <__clzsi2>
   149c6:	239e      	movs	r3, #158	; 0x9e
   149c8:	1a1b      	subs	r3, r3, r0
   149ca:	2b96      	cmp	r3, #150	; 0x96
   149cc:	dc0a      	bgt.n	149e4 <__aeabi_ui2f+0x28>
   149ce:	2296      	movs	r2, #150	; 0x96
   149d0:	1ad2      	subs	r2, r2, r3
   149d2:	4094      	lsls	r4, r2
   149d4:	0264      	lsls	r4, r4, #9
   149d6:	0a64      	lsrs	r4, r4, #9
   149d8:	b2db      	uxtb	r3, r3
   149da:	0264      	lsls	r4, r4, #9
   149dc:	05db      	lsls	r3, r3, #23
   149de:	0a60      	lsrs	r0, r4, #9
   149e0:	4318      	orrs	r0, r3
   149e2:	bd10      	pop	{r4, pc}
   149e4:	2b99      	cmp	r3, #153	; 0x99
   149e6:	dc17      	bgt.n	14a18 <__aeabi_ui2f+0x5c>
   149e8:	2299      	movs	r2, #153	; 0x99
   149ea:	1ad2      	subs	r2, r2, r3
   149ec:	2a00      	cmp	r2, #0
   149ee:	dd27      	ble.n	14a40 <__aeabi_ui2f+0x84>
   149f0:	4094      	lsls	r4, r2
   149f2:	0022      	movs	r2, r4
   149f4:	4c13      	ldr	r4, [pc, #76]	; (14a44 <__aeabi_ui2f+0x88>)
   149f6:	4014      	ands	r4, r2
   149f8:	0751      	lsls	r1, r2, #29
   149fa:	d004      	beq.n	14a06 <__aeabi_ui2f+0x4a>
   149fc:	210f      	movs	r1, #15
   149fe:	400a      	ands	r2, r1
   14a00:	2a04      	cmp	r2, #4
   14a02:	d000      	beq.n	14a06 <__aeabi_ui2f+0x4a>
   14a04:	3404      	adds	r4, #4
   14a06:	0162      	lsls	r2, r4, #5
   14a08:	d412      	bmi.n	14a30 <__aeabi_ui2f+0x74>
   14a0a:	01a4      	lsls	r4, r4, #6
   14a0c:	0a64      	lsrs	r4, r4, #9
   14a0e:	b2db      	uxtb	r3, r3
   14a10:	e7e3      	b.n	149da <__aeabi_ui2f+0x1e>
   14a12:	2300      	movs	r3, #0
   14a14:	2400      	movs	r4, #0
   14a16:	e7e0      	b.n	149da <__aeabi_ui2f+0x1e>
   14a18:	22b9      	movs	r2, #185	; 0xb9
   14a1a:	0021      	movs	r1, r4
   14a1c:	1ad2      	subs	r2, r2, r3
   14a1e:	4091      	lsls	r1, r2
   14a20:	000a      	movs	r2, r1
   14a22:	1e51      	subs	r1, r2, #1
   14a24:	418a      	sbcs	r2, r1
   14a26:	2105      	movs	r1, #5
   14a28:	1a09      	subs	r1, r1, r0
   14a2a:	40cc      	lsrs	r4, r1
   14a2c:	4314      	orrs	r4, r2
   14a2e:	e7db      	b.n	149e8 <__aeabi_ui2f+0x2c>
   14a30:	4b04      	ldr	r3, [pc, #16]	; (14a44 <__aeabi_ui2f+0x88>)
   14a32:	401c      	ands	r4, r3
   14a34:	239f      	movs	r3, #159	; 0x9f
   14a36:	01a4      	lsls	r4, r4, #6
   14a38:	1a1b      	subs	r3, r3, r0
   14a3a:	0a64      	lsrs	r4, r4, #9
   14a3c:	b2db      	uxtb	r3, r3
   14a3e:	e7cc      	b.n	149da <__aeabi_ui2f+0x1e>
   14a40:	0022      	movs	r2, r4
   14a42:	e7d7      	b.n	149f4 <__aeabi_ui2f+0x38>
   14a44:	fbffffff 	.word	0xfbffffff

00014a48 <__aeabi_dadd>:
   14a48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   14a4a:	4645      	mov	r5, r8
   14a4c:	46de      	mov	lr, fp
   14a4e:	4657      	mov	r7, sl
   14a50:	464e      	mov	r6, r9
   14a52:	030c      	lsls	r4, r1, #12
   14a54:	b5e0      	push	{r5, r6, r7, lr}
   14a56:	004e      	lsls	r6, r1, #1
   14a58:	0fc9      	lsrs	r1, r1, #31
   14a5a:	4688      	mov	r8, r1
   14a5c:	000d      	movs	r5, r1
   14a5e:	0a61      	lsrs	r1, r4, #9
   14a60:	0f44      	lsrs	r4, r0, #29
   14a62:	430c      	orrs	r4, r1
   14a64:	00c7      	lsls	r7, r0, #3
   14a66:	0319      	lsls	r1, r3, #12
   14a68:	0058      	lsls	r0, r3, #1
   14a6a:	0fdb      	lsrs	r3, r3, #31
   14a6c:	469b      	mov	fp, r3
   14a6e:	0a4b      	lsrs	r3, r1, #9
   14a70:	0f51      	lsrs	r1, r2, #29
   14a72:	430b      	orrs	r3, r1
   14a74:	0d76      	lsrs	r6, r6, #21
   14a76:	0d40      	lsrs	r0, r0, #21
   14a78:	0019      	movs	r1, r3
   14a7a:	00d2      	lsls	r2, r2, #3
   14a7c:	45d8      	cmp	r8, fp
   14a7e:	d100      	bne.n	14a82 <__aeabi_dadd+0x3a>
   14a80:	e0ae      	b.n	14be0 <__aeabi_dadd+0x198>
   14a82:	1a35      	subs	r5, r6, r0
   14a84:	2d00      	cmp	r5, #0
   14a86:	dc00      	bgt.n	14a8a <__aeabi_dadd+0x42>
   14a88:	e0f6      	b.n	14c78 <__aeabi_dadd+0x230>
   14a8a:	2800      	cmp	r0, #0
   14a8c:	d10f      	bne.n	14aae <__aeabi_dadd+0x66>
   14a8e:	4313      	orrs	r3, r2
   14a90:	d100      	bne.n	14a94 <__aeabi_dadd+0x4c>
   14a92:	e0db      	b.n	14c4c <__aeabi_dadd+0x204>
   14a94:	1e6b      	subs	r3, r5, #1
   14a96:	2b00      	cmp	r3, #0
   14a98:	d000      	beq.n	14a9c <__aeabi_dadd+0x54>
   14a9a:	e137      	b.n	14d0c <__aeabi_dadd+0x2c4>
   14a9c:	1aba      	subs	r2, r7, r2
   14a9e:	4297      	cmp	r7, r2
   14aa0:	41bf      	sbcs	r7, r7
   14aa2:	1a64      	subs	r4, r4, r1
   14aa4:	427f      	negs	r7, r7
   14aa6:	1be4      	subs	r4, r4, r7
   14aa8:	2601      	movs	r6, #1
   14aaa:	0017      	movs	r7, r2
   14aac:	e024      	b.n	14af8 <__aeabi_dadd+0xb0>
   14aae:	4bc6      	ldr	r3, [pc, #792]	; (14dc8 <__aeabi_dadd+0x380>)
   14ab0:	429e      	cmp	r6, r3
   14ab2:	d04d      	beq.n	14b50 <__aeabi_dadd+0x108>
   14ab4:	2380      	movs	r3, #128	; 0x80
   14ab6:	041b      	lsls	r3, r3, #16
   14ab8:	4319      	orrs	r1, r3
   14aba:	2d38      	cmp	r5, #56	; 0x38
   14abc:	dd00      	ble.n	14ac0 <__aeabi_dadd+0x78>
   14abe:	e107      	b.n	14cd0 <__aeabi_dadd+0x288>
   14ac0:	2d1f      	cmp	r5, #31
   14ac2:	dd00      	ble.n	14ac6 <__aeabi_dadd+0x7e>
   14ac4:	e138      	b.n	14d38 <__aeabi_dadd+0x2f0>
   14ac6:	2020      	movs	r0, #32
   14ac8:	1b43      	subs	r3, r0, r5
   14aca:	469a      	mov	sl, r3
   14acc:	000b      	movs	r3, r1
   14ace:	4650      	mov	r0, sl
   14ad0:	4083      	lsls	r3, r0
   14ad2:	4699      	mov	r9, r3
   14ad4:	0013      	movs	r3, r2
   14ad6:	4648      	mov	r0, r9
   14ad8:	40eb      	lsrs	r3, r5
   14ada:	4318      	orrs	r0, r3
   14adc:	0003      	movs	r3, r0
   14ade:	4650      	mov	r0, sl
   14ae0:	4082      	lsls	r2, r0
   14ae2:	1e50      	subs	r0, r2, #1
   14ae4:	4182      	sbcs	r2, r0
   14ae6:	40e9      	lsrs	r1, r5
   14ae8:	431a      	orrs	r2, r3
   14aea:	1aba      	subs	r2, r7, r2
   14aec:	1a61      	subs	r1, r4, r1
   14aee:	4297      	cmp	r7, r2
   14af0:	41a4      	sbcs	r4, r4
   14af2:	0017      	movs	r7, r2
   14af4:	4264      	negs	r4, r4
   14af6:	1b0c      	subs	r4, r1, r4
   14af8:	0223      	lsls	r3, r4, #8
   14afa:	d562      	bpl.n	14bc2 <__aeabi_dadd+0x17a>
   14afc:	0264      	lsls	r4, r4, #9
   14afe:	0a65      	lsrs	r5, r4, #9
   14b00:	2d00      	cmp	r5, #0
   14b02:	d100      	bne.n	14b06 <__aeabi_dadd+0xbe>
   14b04:	e0df      	b.n	14cc6 <__aeabi_dadd+0x27e>
   14b06:	0028      	movs	r0, r5
   14b08:	f001 fe02 	bl	16710 <__clzsi2>
   14b0c:	0003      	movs	r3, r0
   14b0e:	3b08      	subs	r3, #8
   14b10:	2b1f      	cmp	r3, #31
   14b12:	dd00      	ble.n	14b16 <__aeabi_dadd+0xce>
   14b14:	e0d2      	b.n	14cbc <__aeabi_dadd+0x274>
   14b16:	2220      	movs	r2, #32
   14b18:	003c      	movs	r4, r7
   14b1a:	1ad2      	subs	r2, r2, r3
   14b1c:	409d      	lsls	r5, r3
   14b1e:	40d4      	lsrs	r4, r2
   14b20:	409f      	lsls	r7, r3
   14b22:	4325      	orrs	r5, r4
   14b24:	429e      	cmp	r6, r3
   14b26:	dd00      	ble.n	14b2a <__aeabi_dadd+0xe2>
   14b28:	e0c4      	b.n	14cb4 <__aeabi_dadd+0x26c>
   14b2a:	1b9e      	subs	r6, r3, r6
   14b2c:	1c73      	adds	r3, r6, #1
   14b2e:	2b1f      	cmp	r3, #31
   14b30:	dd00      	ble.n	14b34 <__aeabi_dadd+0xec>
   14b32:	e0f1      	b.n	14d18 <__aeabi_dadd+0x2d0>
   14b34:	2220      	movs	r2, #32
   14b36:	0038      	movs	r0, r7
   14b38:	0029      	movs	r1, r5
   14b3a:	1ad2      	subs	r2, r2, r3
   14b3c:	40d8      	lsrs	r0, r3
   14b3e:	4091      	lsls	r1, r2
   14b40:	4097      	lsls	r7, r2
   14b42:	002c      	movs	r4, r5
   14b44:	4301      	orrs	r1, r0
   14b46:	1e78      	subs	r0, r7, #1
   14b48:	4187      	sbcs	r7, r0
   14b4a:	40dc      	lsrs	r4, r3
   14b4c:	2600      	movs	r6, #0
   14b4e:	430f      	orrs	r7, r1
   14b50:	077b      	lsls	r3, r7, #29
   14b52:	d009      	beq.n	14b68 <__aeabi_dadd+0x120>
   14b54:	230f      	movs	r3, #15
   14b56:	403b      	ands	r3, r7
   14b58:	2b04      	cmp	r3, #4
   14b5a:	d005      	beq.n	14b68 <__aeabi_dadd+0x120>
   14b5c:	1d3b      	adds	r3, r7, #4
   14b5e:	42bb      	cmp	r3, r7
   14b60:	41bf      	sbcs	r7, r7
   14b62:	427f      	negs	r7, r7
   14b64:	19e4      	adds	r4, r4, r7
   14b66:	001f      	movs	r7, r3
   14b68:	0223      	lsls	r3, r4, #8
   14b6a:	d52c      	bpl.n	14bc6 <__aeabi_dadd+0x17e>
   14b6c:	4b96      	ldr	r3, [pc, #600]	; (14dc8 <__aeabi_dadd+0x380>)
   14b6e:	3601      	adds	r6, #1
   14b70:	429e      	cmp	r6, r3
   14b72:	d100      	bne.n	14b76 <__aeabi_dadd+0x12e>
   14b74:	e09a      	b.n	14cac <__aeabi_dadd+0x264>
   14b76:	4645      	mov	r5, r8
   14b78:	4b94      	ldr	r3, [pc, #592]	; (14dcc <__aeabi_dadd+0x384>)
   14b7a:	08ff      	lsrs	r7, r7, #3
   14b7c:	401c      	ands	r4, r3
   14b7e:	0760      	lsls	r0, r4, #29
   14b80:	0576      	lsls	r6, r6, #21
   14b82:	0264      	lsls	r4, r4, #9
   14b84:	4307      	orrs	r7, r0
   14b86:	0b24      	lsrs	r4, r4, #12
   14b88:	0d76      	lsrs	r6, r6, #21
   14b8a:	2100      	movs	r1, #0
   14b8c:	0324      	lsls	r4, r4, #12
   14b8e:	0b23      	lsrs	r3, r4, #12
   14b90:	0d0c      	lsrs	r4, r1, #20
   14b92:	4a8f      	ldr	r2, [pc, #572]	; (14dd0 <__aeabi_dadd+0x388>)
   14b94:	0524      	lsls	r4, r4, #20
   14b96:	431c      	orrs	r4, r3
   14b98:	4014      	ands	r4, r2
   14b9a:	0533      	lsls	r3, r6, #20
   14b9c:	4323      	orrs	r3, r4
   14b9e:	005b      	lsls	r3, r3, #1
   14ba0:	07ed      	lsls	r5, r5, #31
   14ba2:	085b      	lsrs	r3, r3, #1
   14ba4:	432b      	orrs	r3, r5
   14ba6:	0038      	movs	r0, r7
   14ba8:	0019      	movs	r1, r3
   14baa:	bc3c      	pop	{r2, r3, r4, r5}
   14bac:	4690      	mov	r8, r2
   14bae:	4699      	mov	r9, r3
   14bb0:	46a2      	mov	sl, r4
   14bb2:	46ab      	mov	fp, r5
   14bb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   14bb6:	4664      	mov	r4, ip
   14bb8:	4304      	orrs	r4, r0
   14bba:	d100      	bne.n	14bbe <__aeabi_dadd+0x176>
   14bbc:	e211      	b.n	14fe2 <__aeabi_dadd+0x59a>
   14bbe:	0004      	movs	r4, r0
   14bc0:	4667      	mov	r7, ip
   14bc2:	077b      	lsls	r3, r7, #29
   14bc4:	d1c6      	bne.n	14b54 <__aeabi_dadd+0x10c>
   14bc6:	4645      	mov	r5, r8
   14bc8:	0760      	lsls	r0, r4, #29
   14bca:	08ff      	lsrs	r7, r7, #3
   14bcc:	4307      	orrs	r7, r0
   14bce:	08e4      	lsrs	r4, r4, #3
   14bd0:	4b7d      	ldr	r3, [pc, #500]	; (14dc8 <__aeabi_dadd+0x380>)
   14bd2:	429e      	cmp	r6, r3
   14bd4:	d030      	beq.n	14c38 <__aeabi_dadd+0x1f0>
   14bd6:	0324      	lsls	r4, r4, #12
   14bd8:	0576      	lsls	r6, r6, #21
   14bda:	0b24      	lsrs	r4, r4, #12
   14bdc:	0d76      	lsrs	r6, r6, #21
   14bde:	e7d4      	b.n	14b8a <__aeabi_dadd+0x142>
   14be0:	1a33      	subs	r3, r6, r0
   14be2:	469a      	mov	sl, r3
   14be4:	2b00      	cmp	r3, #0
   14be6:	dd78      	ble.n	14cda <__aeabi_dadd+0x292>
   14be8:	2800      	cmp	r0, #0
   14bea:	d031      	beq.n	14c50 <__aeabi_dadd+0x208>
   14bec:	4876      	ldr	r0, [pc, #472]	; (14dc8 <__aeabi_dadd+0x380>)
   14bee:	4286      	cmp	r6, r0
   14bf0:	d0ae      	beq.n	14b50 <__aeabi_dadd+0x108>
   14bf2:	2080      	movs	r0, #128	; 0x80
   14bf4:	0400      	lsls	r0, r0, #16
   14bf6:	4301      	orrs	r1, r0
   14bf8:	4653      	mov	r3, sl
   14bfa:	2b38      	cmp	r3, #56	; 0x38
   14bfc:	dc00      	bgt.n	14c00 <__aeabi_dadd+0x1b8>
   14bfe:	e0e9      	b.n	14dd4 <__aeabi_dadd+0x38c>
   14c00:	430a      	orrs	r2, r1
   14c02:	1e51      	subs	r1, r2, #1
   14c04:	418a      	sbcs	r2, r1
   14c06:	2100      	movs	r1, #0
   14c08:	19d2      	adds	r2, r2, r7
   14c0a:	42ba      	cmp	r2, r7
   14c0c:	41bf      	sbcs	r7, r7
   14c0e:	1909      	adds	r1, r1, r4
   14c10:	427c      	negs	r4, r7
   14c12:	0017      	movs	r7, r2
   14c14:	190c      	adds	r4, r1, r4
   14c16:	0223      	lsls	r3, r4, #8
   14c18:	d5d3      	bpl.n	14bc2 <__aeabi_dadd+0x17a>
   14c1a:	4b6b      	ldr	r3, [pc, #428]	; (14dc8 <__aeabi_dadd+0x380>)
   14c1c:	3601      	adds	r6, #1
   14c1e:	429e      	cmp	r6, r3
   14c20:	d100      	bne.n	14c24 <__aeabi_dadd+0x1dc>
   14c22:	e13a      	b.n	14e9a <__aeabi_dadd+0x452>
   14c24:	2001      	movs	r0, #1
   14c26:	4b69      	ldr	r3, [pc, #420]	; (14dcc <__aeabi_dadd+0x384>)
   14c28:	401c      	ands	r4, r3
   14c2a:	087b      	lsrs	r3, r7, #1
   14c2c:	4007      	ands	r7, r0
   14c2e:	431f      	orrs	r7, r3
   14c30:	07e0      	lsls	r0, r4, #31
   14c32:	4307      	orrs	r7, r0
   14c34:	0864      	lsrs	r4, r4, #1
   14c36:	e78b      	b.n	14b50 <__aeabi_dadd+0x108>
   14c38:	0023      	movs	r3, r4
   14c3a:	433b      	orrs	r3, r7
   14c3c:	d100      	bne.n	14c40 <__aeabi_dadd+0x1f8>
   14c3e:	e1cb      	b.n	14fd8 <__aeabi_dadd+0x590>
   14c40:	2280      	movs	r2, #128	; 0x80
   14c42:	0312      	lsls	r2, r2, #12
   14c44:	4314      	orrs	r4, r2
   14c46:	0324      	lsls	r4, r4, #12
   14c48:	0b24      	lsrs	r4, r4, #12
   14c4a:	e79e      	b.n	14b8a <__aeabi_dadd+0x142>
   14c4c:	002e      	movs	r6, r5
   14c4e:	e77f      	b.n	14b50 <__aeabi_dadd+0x108>
   14c50:	0008      	movs	r0, r1
   14c52:	4310      	orrs	r0, r2
   14c54:	d100      	bne.n	14c58 <__aeabi_dadd+0x210>
   14c56:	e0b4      	b.n	14dc2 <__aeabi_dadd+0x37a>
   14c58:	1e58      	subs	r0, r3, #1
   14c5a:	2800      	cmp	r0, #0
   14c5c:	d000      	beq.n	14c60 <__aeabi_dadd+0x218>
   14c5e:	e0de      	b.n	14e1e <__aeabi_dadd+0x3d6>
   14c60:	18ba      	adds	r2, r7, r2
   14c62:	42ba      	cmp	r2, r7
   14c64:	419b      	sbcs	r3, r3
   14c66:	1864      	adds	r4, r4, r1
   14c68:	425b      	negs	r3, r3
   14c6a:	18e4      	adds	r4, r4, r3
   14c6c:	0017      	movs	r7, r2
   14c6e:	2601      	movs	r6, #1
   14c70:	0223      	lsls	r3, r4, #8
   14c72:	d5a6      	bpl.n	14bc2 <__aeabi_dadd+0x17a>
   14c74:	2602      	movs	r6, #2
   14c76:	e7d5      	b.n	14c24 <__aeabi_dadd+0x1dc>
   14c78:	2d00      	cmp	r5, #0
   14c7a:	d16e      	bne.n	14d5a <__aeabi_dadd+0x312>
   14c7c:	1c70      	adds	r0, r6, #1
   14c7e:	0540      	lsls	r0, r0, #21
   14c80:	0d40      	lsrs	r0, r0, #21
   14c82:	2801      	cmp	r0, #1
   14c84:	dc00      	bgt.n	14c88 <__aeabi_dadd+0x240>
   14c86:	e0f9      	b.n	14e7c <__aeabi_dadd+0x434>
   14c88:	1ab8      	subs	r0, r7, r2
   14c8a:	4684      	mov	ip, r0
   14c8c:	4287      	cmp	r7, r0
   14c8e:	4180      	sbcs	r0, r0
   14c90:	1ae5      	subs	r5, r4, r3
   14c92:	4240      	negs	r0, r0
   14c94:	1a2d      	subs	r5, r5, r0
   14c96:	0228      	lsls	r0, r5, #8
   14c98:	d400      	bmi.n	14c9c <__aeabi_dadd+0x254>
   14c9a:	e089      	b.n	14db0 <__aeabi_dadd+0x368>
   14c9c:	1bd7      	subs	r7, r2, r7
   14c9e:	42ba      	cmp	r2, r7
   14ca0:	4192      	sbcs	r2, r2
   14ca2:	1b1c      	subs	r4, r3, r4
   14ca4:	4252      	negs	r2, r2
   14ca6:	1aa5      	subs	r5, r4, r2
   14ca8:	46d8      	mov	r8, fp
   14caa:	e729      	b.n	14b00 <__aeabi_dadd+0xb8>
   14cac:	4645      	mov	r5, r8
   14cae:	2400      	movs	r4, #0
   14cb0:	2700      	movs	r7, #0
   14cb2:	e76a      	b.n	14b8a <__aeabi_dadd+0x142>
   14cb4:	4c45      	ldr	r4, [pc, #276]	; (14dcc <__aeabi_dadd+0x384>)
   14cb6:	1af6      	subs	r6, r6, r3
   14cb8:	402c      	ands	r4, r5
   14cba:	e749      	b.n	14b50 <__aeabi_dadd+0x108>
   14cbc:	003d      	movs	r5, r7
   14cbe:	3828      	subs	r0, #40	; 0x28
   14cc0:	4085      	lsls	r5, r0
   14cc2:	2700      	movs	r7, #0
   14cc4:	e72e      	b.n	14b24 <__aeabi_dadd+0xdc>
   14cc6:	0038      	movs	r0, r7
   14cc8:	f001 fd22 	bl	16710 <__clzsi2>
   14ccc:	3020      	adds	r0, #32
   14cce:	e71d      	b.n	14b0c <__aeabi_dadd+0xc4>
   14cd0:	430a      	orrs	r2, r1
   14cd2:	1e51      	subs	r1, r2, #1
   14cd4:	418a      	sbcs	r2, r1
   14cd6:	2100      	movs	r1, #0
   14cd8:	e707      	b.n	14aea <__aeabi_dadd+0xa2>
   14cda:	2b00      	cmp	r3, #0
   14cdc:	d000      	beq.n	14ce0 <__aeabi_dadd+0x298>
   14cde:	e0f3      	b.n	14ec8 <__aeabi_dadd+0x480>
   14ce0:	1c70      	adds	r0, r6, #1
   14ce2:	0543      	lsls	r3, r0, #21
   14ce4:	0d5b      	lsrs	r3, r3, #21
   14ce6:	2b01      	cmp	r3, #1
   14ce8:	dc00      	bgt.n	14cec <__aeabi_dadd+0x2a4>
   14cea:	e0ad      	b.n	14e48 <__aeabi_dadd+0x400>
   14cec:	4b36      	ldr	r3, [pc, #216]	; (14dc8 <__aeabi_dadd+0x380>)
   14cee:	4298      	cmp	r0, r3
   14cf0:	d100      	bne.n	14cf4 <__aeabi_dadd+0x2ac>
   14cf2:	e0d1      	b.n	14e98 <__aeabi_dadd+0x450>
   14cf4:	18ba      	adds	r2, r7, r2
   14cf6:	42ba      	cmp	r2, r7
   14cf8:	41bf      	sbcs	r7, r7
   14cfa:	1864      	adds	r4, r4, r1
   14cfc:	427f      	negs	r7, r7
   14cfe:	19e4      	adds	r4, r4, r7
   14d00:	07e7      	lsls	r7, r4, #31
   14d02:	0852      	lsrs	r2, r2, #1
   14d04:	4317      	orrs	r7, r2
   14d06:	0864      	lsrs	r4, r4, #1
   14d08:	0006      	movs	r6, r0
   14d0a:	e721      	b.n	14b50 <__aeabi_dadd+0x108>
   14d0c:	482e      	ldr	r0, [pc, #184]	; (14dc8 <__aeabi_dadd+0x380>)
   14d0e:	4285      	cmp	r5, r0
   14d10:	d100      	bne.n	14d14 <__aeabi_dadd+0x2cc>
   14d12:	e093      	b.n	14e3c <__aeabi_dadd+0x3f4>
   14d14:	001d      	movs	r5, r3
   14d16:	e6d0      	b.n	14aba <__aeabi_dadd+0x72>
   14d18:	0029      	movs	r1, r5
   14d1a:	3e1f      	subs	r6, #31
   14d1c:	40f1      	lsrs	r1, r6
   14d1e:	2b20      	cmp	r3, #32
   14d20:	d100      	bne.n	14d24 <__aeabi_dadd+0x2dc>
   14d22:	e08d      	b.n	14e40 <__aeabi_dadd+0x3f8>
   14d24:	2240      	movs	r2, #64	; 0x40
   14d26:	1ad3      	subs	r3, r2, r3
   14d28:	409d      	lsls	r5, r3
   14d2a:	432f      	orrs	r7, r5
   14d2c:	1e7d      	subs	r5, r7, #1
   14d2e:	41af      	sbcs	r7, r5
   14d30:	2400      	movs	r4, #0
   14d32:	430f      	orrs	r7, r1
   14d34:	2600      	movs	r6, #0
   14d36:	e744      	b.n	14bc2 <__aeabi_dadd+0x17a>
   14d38:	002b      	movs	r3, r5
   14d3a:	0008      	movs	r0, r1
   14d3c:	3b20      	subs	r3, #32
   14d3e:	40d8      	lsrs	r0, r3
   14d40:	0003      	movs	r3, r0
   14d42:	2d20      	cmp	r5, #32
   14d44:	d100      	bne.n	14d48 <__aeabi_dadd+0x300>
   14d46:	e07d      	b.n	14e44 <__aeabi_dadd+0x3fc>
   14d48:	2040      	movs	r0, #64	; 0x40
   14d4a:	1b45      	subs	r5, r0, r5
   14d4c:	40a9      	lsls	r1, r5
   14d4e:	430a      	orrs	r2, r1
   14d50:	1e51      	subs	r1, r2, #1
   14d52:	418a      	sbcs	r2, r1
   14d54:	2100      	movs	r1, #0
   14d56:	431a      	orrs	r2, r3
   14d58:	e6c7      	b.n	14aea <__aeabi_dadd+0xa2>
   14d5a:	2e00      	cmp	r6, #0
   14d5c:	d050      	beq.n	14e00 <__aeabi_dadd+0x3b8>
   14d5e:	4e1a      	ldr	r6, [pc, #104]	; (14dc8 <__aeabi_dadd+0x380>)
   14d60:	42b0      	cmp	r0, r6
   14d62:	d057      	beq.n	14e14 <__aeabi_dadd+0x3cc>
   14d64:	2680      	movs	r6, #128	; 0x80
   14d66:	426b      	negs	r3, r5
   14d68:	4699      	mov	r9, r3
   14d6a:	0436      	lsls	r6, r6, #16
   14d6c:	4334      	orrs	r4, r6
   14d6e:	464b      	mov	r3, r9
   14d70:	2b38      	cmp	r3, #56	; 0x38
   14d72:	dd00      	ble.n	14d76 <__aeabi_dadd+0x32e>
   14d74:	e0d6      	b.n	14f24 <__aeabi_dadd+0x4dc>
   14d76:	2b1f      	cmp	r3, #31
   14d78:	dd00      	ble.n	14d7c <__aeabi_dadd+0x334>
   14d7a:	e135      	b.n	14fe8 <__aeabi_dadd+0x5a0>
   14d7c:	2620      	movs	r6, #32
   14d7e:	1af5      	subs	r5, r6, r3
   14d80:	0026      	movs	r6, r4
   14d82:	40ae      	lsls	r6, r5
   14d84:	46b2      	mov	sl, r6
   14d86:	003e      	movs	r6, r7
   14d88:	40de      	lsrs	r6, r3
   14d8a:	46ac      	mov	ip, r5
   14d8c:	0035      	movs	r5, r6
   14d8e:	4656      	mov	r6, sl
   14d90:	432e      	orrs	r6, r5
   14d92:	4665      	mov	r5, ip
   14d94:	40af      	lsls	r7, r5
   14d96:	1e7d      	subs	r5, r7, #1
   14d98:	41af      	sbcs	r7, r5
   14d9a:	40dc      	lsrs	r4, r3
   14d9c:	4337      	orrs	r7, r6
   14d9e:	1bd7      	subs	r7, r2, r7
   14da0:	42ba      	cmp	r2, r7
   14da2:	4192      	sbcs	r2, r2
   14da4:	1b0c      	subs	r4, r1, r4
   14da6:	4252      	negs	r2, r2
   14da8:	1aa4      	subs	r4, r4, r2
   14daa:	0006      	movs	r6, r0
   14dac:	46d8      	mov	r8, fp
   14dae:	e6a3      	b.n	14af8 <__aeabi_dadd+0xb0>
   14db0:	4664      	mov	r4, ip
   14db2:	4667      	mov	r7, ip
   14db4:	432c      	orrs	r4, r5
   14db6:	d000      	beq.n	14dba <__aeabi_dadd+0x372>
   14db8:	e6a2      	b.n	14b00 <__aeabi_dadd+0xb8>
   14dba:	2500      	movs	r5, #0
   14dbc:	2600      	movs	r6, #0
   14dbe:	2700      	movs	r7, #0
   14dc0:	e706      	b.n	14bd0 <__aeabi_dadd+0x188>
   14dc2:	001e      	movs	r6, r3
   14dc4:	e6c4      	b.n	14b50 <__aeabi_dadd+0x108>
   14dc6:	46c0      	nop			; (mov r8, r8)
   14dc8:	000007ff 	.word	0x000007ff
   14dcc:	ff7fffff 	.word	0xff7fffff
   14dd0:	800fffff 	.word	0x800fffff
   14dd4:	2b1f      	cmp	r3, #31
   14dd6:	dc63      	bgt.n	14ea0 <__aeabi_dadd+0x458>
   14dd8:	2020      	movs	r0, #32
   14dda:	1ac3      	subs	r3, r0, r3
   14ddc:	0008      	movs	r0, r1
   14dde:	4098      	lsls	r0, r3
   14de0:	469c      	mov	ip, r3
   14de2:	4683      	mov	fp, r0
   14de4:	4653      	mov	r3, sl
   14de6:	0010      	movs	r0, r2
   14de8:	40d8      	lsrs	r0, r3
   14dea:	0003      	movs	r3, r0
   14dec:	4658      	mov	r0, fp
   14dee:	4318      	orrs	r0, r3
   14df0:	4663      	mov	r3, ip
   14df2:	409a      	lsls	r2, r3
   14df4:	1e53      	subs	r3, r2, #1
   14df6:	419a      	sbcs	r2, r3
   14df8:	4653      	mov	r3, sl
   14dfa:	4302      	orrs	r2, r0
   14dfc:	40d9      	lsrs	r1, r3
   14dfe:	e703      	b.n	14c08 <__aeabi_dadd+0x1c0>
   14e00:	0026      	movs	r6, r4
   14e02:	433e      	orrs	r6, r7
   14e04:	d006      	beq.n	14e14 <__aeabi_dadd+0x3cc>
   14e06:	43eb      	mvns	r3, r5
   14e08:	4699      	mov	r9, r3
   14e0a:	2b00      	cmp	r3, #0
   14e0c:	d0c7      	beq.n	14d9e <__aeabi_dadd+0x356>
   14e0e:	4e94      	ldr	r6, [pc, #592]	; (15060 <__aeabi_dadd+0x618>)
   14e10:	42b0      	cmp	r0, r6
   14e12:	d1ac      	bne.n	14d6e <__aeabi_dadd+0x326>
   14e14:	000c      	movs	r4, r1
   14e16:	0017      	movs	r7, r2
   14e18:	0006      	movs	r6, r0
   14e1a:	46d8      	mov	r8, fp
   14e1c:	e698      	b.n	14b50 <__aeabi_dadd+0x108>
   14e1e:	4b90      	ldr	r3, [pc, #576]	; (15060 <__aeabi_dadd+0x618>)
   14e20:	459a      	cmp	sl, r3
   14e22:	d00b      	beq.n	14e3c <__aeabi_dadd+0x3f4>
   14e24:	4682      	mov	sl, r0
   14e26:	e6e7      	b.n	14bf8 <__aeabi_dadd+0x1b0>
   14e28:	2800      	cmp	r0, #0
   14e2a:	d000      	beq.n	14e2e <__aeabi_dadd+0x3e6>
   14e2c:	e09e      	b.n	14f6c <__aeabi_dadd+0x524>
   14e2e:	0018      	movs	r0, r3
   14e30:	4310      	orrs	r0, r2
   14e32:	d100      	bne.n	14e36 <__aeabi_dadd+0x3ee>
   14e34:	e0e9      	b.n	1500a <__aeabi_dadd+0x5c2>
   14e36:	001c      	movs	r4, r3
   14e38:	0017      	movs	r7, r2
   14e3a:	46d8      	mov	r8, fp
   14e3c:	4e88      	ldr	r6, [pc, #544]	; (15060 <__aeabi_dadd+0x618>)
   14e3e:	e687      	b.n	14b50 <__aeabi_dadd+0x108>
   14e40:	2500      	movs	r5, #0
   14e42:	e772      	b.n	14d2a <__aeabi_dadd+0x2e2>
   14e44:	2100      	movs	r1, #0
   14e46:	e782      	b.n	14d4e <__aeabi_dadd+0x306>
   14e48:	0023      	movs	r3, r4
   14e4a:	433b      	orrs	r3, r7
   14e4c:	2e00      	cmp	r6, #0
   14e4e:	d000      	beq.n	14e52 <__aeabi_dadd+0x40a>
   14e50:	e0ab      	b.n	14faa <__aeabi_dadd+0x562>
   14e52:	2b00      	cmp	r3, #0
   14e54:	d100      	bne.n	14e58 <__aeabi_dadd+0x410>
   14e56:	e0e7      	b.n	15028 <__aeabi_dadd+0x5e0>
   14e58:	000b      	movs	r3, r1
   14e5a:	4313      	orrs	r3, r2
   14e5c:	d100      	bne.n	14e60 <__aeabi_dadd+0x418>
   14e5e:	e677      	b.n	14b50 <__aeabi_dadd+0x108>
   14e60:	18ba      	adds	r2, r7, r2
   14e62:	42ba      	cmp	r2, r7
   14e64:	41bf      	sbcs	r7, r7
   14e66:	1864      	adds	r4, r4, r1
   14e68:	427f      	negs	r7, r7
   14e6a:	19e4      	adds	r4, r4, r7
   14e6c:	0223      	lsls	r3, r4, #8
   14e6e:	d400      	bmi.n	14e72 <__aeabi_dadd+0x42a>
   14e70:	e0f2      	b.n	15058 <__aeabi_dadd+0x610>
   14e72:	4b7c      	ldr	r3, [pc, #496]	; (15064 <__aeabi_dadd+0x61c>)
   14e74:	0017      	movs	r7, r2
   14e76:	401c      	ands	r4, r3
   14e78:	0006      	movs	r6, r0
   14e7a:	e669      	b.n	14b50 <__aeabi_dadd+0x108>
   14e7c:	0020      	movs	r0, r4
   14e7e:	4338      	orrs	r0, r7
   14e80:	2e00      	cmp	r6, #0
   14e82:	d1d1      	bne.n	14e28 <__aeabi_dadd+0x3e0>
   14e84:	2800      	cmp	r0, #0
   14e86:	d15b      	bne.n	14f40 <__aeabi_dadd+0x4f8>
   14e88:	001c      	movs	r4, r3
   14e8a:	4314      	orrs	r4, r2
   14e8c:	d100      	bne.n	14e90 <__aeabi_dadd+0x448>
   14e8e:	e0a8      	b.n	14fe2 <__aeabi_dadd+0x59a>
   14e90:	001c      	movs	r4, r3
   14e92:	0017      	movs	r7, r2
   14e94:	46d8      	mov	r8, fp
   14e96:	e65b      	b.n	14b50 <__aeabi_dadd+0x108>
   14e98:	0006      	movs	r6, r0
   14e9a:	2400      	movs	r4, #0
   14e9c:	2700      	movs	r7, #0
   14e9e:	e697      	b.n	14bd0 <__aeabi_dadd+0x188>
   14ea0:	4650      	mov	r0, sl
   14ea2:	000b      	movs	r3, r1
   14ea4:	3820      	subs	r0, #32
   14ea6:	40c3      	lsrs	r3, r0
   14ea8:	4699      	mov	r9, r3
   14eaa:	4653      	mov	r3, sl
   14eac:	2b20      	cmp	r3, #32
   14eae:	d100      	bne.n	14eb2 <__aeabi_dadd+0x46a>
   14eb0:	e095      	b.n	14fde <__aeabi_dadd+0x596>
   14eb2:	2340      	movs	r3, #64	; 0x40
   14eb4:	4650      	mov	r0, sl
   14eb6:	1a1b      	subs	r3, r3, r0
   14eb8:	4099      	lsls	r1, r3
   14eba:	430a      	orrs	r2, r1
   14ebc:	1e51      	subs	r1, r2, #1
   14ebe:	418a      	sbcs	r2, r1
   14ec0:	464b      	mov	r3, r9
   14ec2:	2100      	movs	r1, #0
   14ec4:	431a      	orrs	r2, r3
   14ec6:	e69f      	b.n	14c08 <__aeabi_dadd+0x1c0>
   14ec8:	2e00      	cmp	r6, #0
   14eca:	d130      	bne.n	14f2e <__aeabi_dadd+0x4e6>
   14ecc:	0026      	movs	r6, r4
   14ece:	433e      	orrs	r6, r7
   14ed0:	d067      	beq.n	14fa2 <__aeabi_dadd+0x55a>
   14ed2:	43db      	mvns	r3, r3
   14ed4:	469a      	mov	sl, r3
   14ed6:	2b00      	cmp	r3, #0
   14ed8:	d01c      	beq.n	14f14 <__aeabi_dadd+0x4cc>
   14eda:	4e61      	ldr	r6, [pc, #388]	; (15060 <__aeabi_dadd+0x618>)
   14edc:	42b0      	cmp	r0, r6
   14ede:	d060      	beq.n	14fa2 <__aeabi_dadd+0x55a>
   14ee0:	4653      	mov	r3, sl
   14ee2:	2b38      	cmp	r3, #56	; 0x38
   14ee4:	dd00      	ble.n	14ee8 <__aeabi_dadd+0x4a0>
   14ee6:	e096      	b.n	15016 <__aeabi_dadd+0x5ce>
   14ee8:	2b1f      	cmp	r3, #31
   14eea:	dd00      	ble.n	14eee <__aeabi_dadd+0x4a6>
   14eec:	e09f      	b.n	1502e <__aeabi_dadd+0x5e6>
   14eee:	2620      	movs	r6, #32
   14ef0:	1af3      	subs	r3, r6, r3
   14ef2:	0026      	movs	r6, r4
   14ef4:	409e      	lsls	r6, r3
   14ef6:	469c      	mov	ip, r3
   14ef8:	46b3      	mov	fp, r6
   14efa:	4653      	mov	r3, sl
   14efc:	003e      	movs	r6, r7
   14efe:	40de      	lsrs	r6, r3
   14f00:	0033      	movs	r3, r6
   14f02:	465e      	mov	r6, fp
   14f04:	431e      	orrs	r6, r3
   14f06:	4663      	mov	r3, ip
   14f08:	409f      	lsls	r7, r3
   14f0a:	1e7b      	subs	r3, r7, #1
   14f0c:	419f      	sbcs	r7, r3
   14f0e:	4653      	mov	r3, sl
   14f10:	40dc      	lsrs	r4, r3
   14f12:	4337      	orrs	r7, r6
   14f14:	18bf      	adds	r7, r7, r2
   14f16:	4297      	cmp	r7, r2
   14f18:	4192      	sbcs	r2, r2
   14f1a:	1864      	adds	r4, r4, r1
   14f1c:	4252      	negs	r2, r2
   14f1e:	18a4      	adds	r4, r4, r2
   14f20:	0006      	movs	r6, r0
   14f22:	e678      	b.n	14c16 <__aeabi_dadd+0x1ce>
   14f24:	4327      	orrs	r7, r4
   14f26:	1e7c      	subs	r4, r7, #1
   14f28:	41a7      	sbcs	r7, r4
   14f2a:	2400      	movs	r4, #0
   14f2c:	e737      	b.n	14d9e <__aeabi_dadd+0x356>
   14f2e:	4e4c      	ldr	r6, [pc, #304]	; (15060 <__aeabi_dadd+0x618>)
   14f30:	42b0      	cmp	r0, r6
   14f32:	d036      	beq.n	14fa2 <__aeabi_dadd+0x55a>
   14f34:	2680      	movs	r6, #128	; 0x80
   14f36:	425b      	negs	r3, r3
   14f38:	0436      	lsls	r6, r6, #16
   14f3a:	469a      	mov	sl, r3
   14f3c:	4334      	orrs	r4, r6
   14f3e:	e7cf      	b.n	14ee0 <__aeabi_dadd+0x498>
   14f40:	0018      	movs	r0, r3
   14f42:	4310      	orrs	r0, r2
   14f44:	d100      	bne.n	14f48 <__aeabi_dadd+0x500>
   14f46:	e603      	b.n	14b50 <__aeabi_dadd+0x108>
   14f48:	1ab8      	subs	r0, r7, r2
   14f4a:	4684      	mov	ip, r0
   14f4c:	4567      	cmp	r7, ip
   14f4e:	41ad      	sbcs	r5, r5
   14f50:	1ae0      	subs	r0, r4, r3
   14f52:	426d      	negs	r5, r5
   14f54:	1b40      	subs	r0, r0, r5
   14f56:	0205      	lsls	r5, r0, #8
   14f58:	d400      	bmi.n	14f5c <__aeabi_dadd+0x514>
   14f5a:	e62c      	b.n	14bb6 <__aeabi_dadd+0x16e>
   14f5c:	1bd7      	subs	r7, r2, r7
   14f5e:	42ba      	cmp	r2, r7
   14f60:	4192      	sbcs	r2, r2
   14f62:	1b1c      	subs	r4, r3, r4
   14f64:	4252      	negs	r2, r2
   14f66:	1aa4      	subs	r4, r4, r2
   14f68:	46d8      	mov	r8, fp
   14f6a:	e5f1      	b.n	14b50 <__aeabi_dadd+0x108>
   14f6c:	0018      	movs	r0, r3
   14f6e:	4310      	orrs	r0, r2
   14f70:	d100      	bne.n	14f74 <__aeabi_dadd+0x52c>
   14f72:	e763      	b.n	14e3c <__aeabi_dadd+0x3f4>
   14f74:	08f8      	lsrs	r0, r7, #3
   14f76:	0767      	lsls	r7, r4, #29
   14f78:	4307      	orrs	r7, r0
   14f7a:	2080      	movs	r0, #128	; 0x80
   14f7c:	08e4      	lsrs	r4, r4, #3
   14f7e:	0300      	lsls	r0, r0, #12
   14f80:	4204      	tst	r4, r0
   14f82:	d008      	beq.n	14f96 <__aeabi_dadd+0x54e>
   14f84:	08dd      	lsrs	r5, r3, #3
   14f86:	4205      	tst	r5, r0
   14f88:	d105      	bne.n	14f96 <__aeabi_dadd+0x54e>
   14f8a:	08d2      	lsrs	r2, r2, #3
   14f8c:	0759      	lsls	r1, r3, #29
   14f8e:	4311      	orrs	r1, r2
   14f90:	000f      	movs	r7, r1
   14f92:	002c      	movs	r4, r5
   14f94:	46d8      	mov	r8, fp
   14f96:	0f7b      	lsrs	r3, r7, #29
   14f98:	00e4      	lsls	r4, r4, #3
   14f9a:	431c      	orrs	r4, r3
   14f9c:	00ff      	lsls	r7, r7, #3
   14f9e:	4e30      	ldr	r6, [pc, #192]	; (15060 <__aeabi_dadd+0x618>)
   14fa0:	e5d6      	b.n	14b50 <__aeabi_dadd+0x108>
   14fa2:	000c      	movs	r4, r1
   14fa4:	0017      	movs	r7, r2
   14fa6:	0006      	movs	r6, r0
   14fa8:	e5d2      	b.n	14b50 <__aeabi_dadd+0x108>
   14faa:	2b00      	cmp	r3, #0
   14fac:	d038      	beq.n	15020 <__aeabi_dadd+0x5d8>
   14fae:	000b      	movs	r3, r1
   14fb0:	4313      	orrs	r3, r2
   14fb2:	d100      	bne.n	14fb6 <__aeabi_dadd+0x56e>
   14fb4:	e742      	b.n	14e3c <__aeabi_dadd+0x3f4>
   14fb6:	08f8      	lsrs	r0, r7, #3
   14fb8:	0767      	lsls	r7, r4, #29
   14fba:	4307      	orrs	r7, r0
   14fbc:	2080      	movs	r0, #128	; 0x80
   14fbe:	08e4      	lsrs	r4, r4, #3
   14fc0:	0300      	lsls	r0, r0, #12
   14fc2:	4204      	tst	r4, r0
   14fc4:	d0e7      	beq.n	14f96 <__aeabi_dadd+0x54e>
   14fc6:	08cb      	lsrs	r3, r1, #3
   14fc8:	4203      	tst	r3, r0
   14fca:	d1e4      	bne.n	14f96 <__aeabi_dadd+0x54e>
   14fcc:	08d2      	lsrs	r2, r2, #3
   14fce:	0749      	lsls	r1, r1, #29
   14fd0:	4311      	orrs	r1, r2
   14fd2:	000f      	movs	r7, r1
   14fd4:	001c      	movs	r4, r3
   14fd6:	e7de      	b.n	14f96 <__aeabi_dadd+0x54e>
   14fd8:	2700      	movs	r7, #0
   14fda:	2400      	movs	r4, #0
   14fdc:	e5d5      	b.n	14b8a <__aeabi_dadd+0x142>
   14fde:	2100      	movs	r1, #0
   14fe0:	e76b      	b.n	14eba <__aeabi_dadd+0x472>
   14fe2:	2500      	movs	r5, #0
   14fe4:	2700      	movs	r7, #0
   14fe6:	e5f3      	b.n	14bd0 <__aeabi_dadd+0x188>
   14fe8:	464e      	mov	r6, r9
   14fea:	0025      	movs	r5, r4
   14fec:	3e20      	subs	r6, #32
   14fee:	40f5      	lsrs	r5, r6
   14ff0:	464b      	mov	r3, r9
   14ff2:	002e      	movs	r6, r5
   14ff4:	2b20      	cmp	r3, #32
   14ff6:	d02d      	beq.n	15054 <__aeabi_dadd+0x60c>
   14ff8:	2540      	movs	r5, #64	; 0x40
   14ffa:	1aed      	subs	r5, r5, r3
   14ffc:	40ac      	lsls	r4, r5
   14ffe:	4327      	orrs	r7, r4
   15000:	1e7c      	subs	r4, r7, #1
   15002:	41a7      	sbcs	r7, r4
   15004:	2400      	movs	r4, #0
   15006:	4337      	orrs	r7, r6
   15008:	e6c9      	b.n	14d9e <__aeabi_dadd+0x356>
   1500a:	2480      	movs	r4, #128	; 0x80
   1500c:	2500      	movs	r5, #0
   1500e:	0324      	lsls	r4, r4, #12
   15010:	4e13      	ldr	r6, [pc, #76]	; (15060 <__aeabi_dadd+0x618>)
   15012:	2700      	movs	r7, #0
   15014:	e5dc      	b.n	14bd0 <__aeabi_dadd+0x188>
   15016:	4327      	orrs	r7, r4
   15018:	1e7c      	subs	r4, r7, #1
   1501a:	41a7      	sbcs	r7, r4
   1501c:	2400      	movs	r4, #0
   1501e:	e779      	b.n	14f14 <__aeabi_dadd+0x4cc>
   15020:	000c      	movs	r4, r1
   15022:	0017      	movs	r7, r2
   15024:	4e0e      	ldr	r6, [pc, #56]	; (15060 <__aeabi_dadd+0x618>)
   15026:	e593      	b.n	14b50 <__aeabi_dadd+0x108>
   15028:	000c      	movs	r4, r1
   1502a:	0017      	movs	r7, r2
   1502c:	e590      	b.n	14b50 <__aeabi_dadd+0x108>
   1502e:	4656      	mov	r6, sl
   15030:	0023      	movs	r3, r4
   15032:	3e20      	subs	r6, #32
   15034:	40f3      	lsrs	r3, r6
   15036:	4699      	mov	r9, r3
   15038:	4653      	mov	r3, sl
   1503a:	2b20      	cmp	r3, #32
   1503c:	d00e      	beq.n	1505c <__aeabi_dadd+0x614>
   1503e:	2340      	movs	r3, #64	; 0x40
   15040:	4656      	mov	r6, sl
   15042:	1b9b      	subs	r3, r3, r6
   15044:	409c      	lsls	r4, r3
   15046:	4327      	orrs	r7, r4
   15048:	1e7c      	subs	r4, r7, #1
   1504a:	41a7      	sbcs	r7, r4
   1504c:	464b      	mov	r3, r9
   1504e:	2400      	movs	r4, #0
   15050:	431f      	orrs	r7, r3
   15052:	e75f      	b.n	14f14 <__aeabi_dadd+0x4cc>
   15054:	2400      	movs	r4, #0
   15056:	e7d2      	b.n	14ffe <__aeabi_dadd+0x5b6>
   15058:	0017      	movs	r7, r2
   1505a:	e5b2      	b.n	14bc2 <__aeabi_dadd+0x17a>
   1505c:	2400      	movs	r4, #0
   1505e:	e7f2      	b.n	15046 <__aeabi_dadd+0x5fe>
   15060:	000007ff 	.word	0x000007ff
   15064:	ff7fffff 	.word	0xff7fffff

00015068 <__aeabi_ddiv>:
   15068:	b5f0      	push	{r4, r5, r6, r7, lr}
   1506a:	4657      	mov	r7, sl
   1506c:	4645      	mov	r5, r8
   1506e:	46de      	mov	lr, fp
   15070:	464e      	mov	r6, r9
   15072:	b5e0      	push	{r5, r6, r7, lr}
   15074:	004c      	lsls	r4, r1, #1
   15076:	030e      	lsls	r6, r1, #12
   15078:	b087      	sub	sp, #28
   1507a:	4683      	mov	fp, r0
   1507c:	4692      	mov	sl, r2
   1507e:	001d      	movs	r5, r3
   15080:	4680      	mov	r8, r0
   15082:	0b36      	lsrs	r6, r6, #12
   15084:	0d64      	lsrs	r4, r4, #21
   15086:	0fcf      	lsrs	r7, r1, #31
   15088:	2c00      	cmp	r4, #0
   1508a:	d04f      	beq.n	1512c <__aeabi_ddiv+0xc4>
   1508c:	4b6f      	ldr	r3, [pc, #444]	; (1524c <__aeabi_ddiv+0x1e4>)
   1508e:	429c      	cmp	r4, r3
   15090:	d035      	beq.n	150fe <__aeabi_ddiv+0x96>
   15092:	2380      	movs	r3, #128	; 0x80
   15094:	0f42      	lsrs	r2, r0, #29
   15096:	041b      	lsls	r3, r3, #16
   15098:	00f6      	lsls	r6, r6, #3
   1509a:	4313      	orrs	r3, r2
   1509c:	4333      	orrs	r3, r6
   1509e:	4699      	mov	r9, r3
   150a0:	00c3      	lsls	r3, r0, #3
   150a2:	4698      	mov	r8, r3
   150a4:	4b6a      	ldr	r3, [pc, #424]	; (15250 <__aeabi_ddiv+0x1e8>)
   150a6:	2600      	movs	r6, #0
   150a8:	469c      	mov	ip, r3
   150aa:	2300      	movs	r3, #0
   150ac:	4464      	add	r4, ip
   150ae:	9303      	str	r3, [sp, #12]
   150b0:	032b      	lsls	r3, r5, #12
   150b2:	0b1b      	lsrs	r3, r3, #12
   150b4:	469b      	mov	fp, r3
   150b6:	006b      	lsls	r3, r5, #1
   150b8:	0fed      	lsrs	r5, r5, #31
   150ba:	4650      	mov	r0, sl
   150bc:	0d5b      	lsrs	r3, r3, #21
   150be:	9501      	str	r5, [sp, #4]
   150c0:	d05e      	beq.n	15180 <__aeabi_ddiv+0x118>
   150c2:	4a62      	ldr	r2, [pc, #392]	; (1524c <__aeabi_ddiv+0x1e4>)
   150c4:	4293      	cmp	r3, r2
   150c6:	d053      	beq.n	15170 <__aeabi_ddiv+0x108>
   150c8:	465a      	mov	r2, fp
   150ca:	00d1      	lsls	r1, r2, #3
   150cc:	2280      	movs	r2, #128	; 0x80
   150ce:	0f40      	lsrs	r0, r0, #29
   150d0:	0412      	lsls	r2, r2, #16
   150d2:	4302      	orrs	r2, r0
   150d4:	430a      	orrs	r2, r1
   150d6:	4693      	mov	fp, r2
   150d8:	4652      	mov	r2, sl
   150da:	00d1      	lsls	r1, r2, #3
   150dc:	4a5c      	ldr	r2, [pc, #368]	; (15250 <__aeabi_ddiv+0x1e8>)
   150de:	4694      	mov	ip, r2
   150e0:	2200      	movs	r2, #0
   150e2:	4463      	add	r3, ip
   150e4:	0038      	movs	r0, r7
   150e6:	4068      	eors	r0, r5
   150e8:	4684      	mov	ip, r0
   150ea:	9002      	str	r0, [sp, #8]
   150ec:	1ae4      	subs	r4, r4, r3
   150ee:	4316      	orrs	r6, r2
   150f0:	2e0f      	cmp	r6, #15
   150f2:	d900      	bls.n	150f6 <__aeabi_ddiv+0x8e>
   150f4:	e0b4      	b.n	15260 <__aeabi_ddiv+0x1f8>
   150f6:	4b57      	ldr	r3, [pc, #348]	; (15254 <__aeabi_ddiv+0x1ec>)
   150f8:	00b6      	lsls	r6, r6, #2
   150fa:	599b      	ldr	r3, [r3, r6]
   150fc:	469f      	mov	pc, r3
   150fe:	0003      	movs	r3, r0
   15100:	4333      	orrs	r3, r6
   15102:	4699      	mov	r9, r3
   15104:	d16c      	bne.n	151e0 <__aeabi_ddiv+0x178>
   15106:	2300      	movs	r3, #0
   15108:	4698      	mov	r8, r3
   1510a:	3302      	adds	r3, #2
   1510c:	2608      	movs	r6, #8
   1510e:	9303      	str	r3, [sp, #12]
   15110:	e7ce      	b.n	150b0 <__aeabi_ddiv+0x48>
   15112:	46cb      	mov	fp, r9
   15114:	4641      	mov	r1, r8
   15116:	9a03      	ldr	r2, [sp, #12]
   15118:	9701      	str	r7, [sp, #4]
   1511a:	2a02      	cmp	r2, #2
   1511c:	d165      	bne.n	151ea <__aeabi_ddiv+0x182>
   1511e:	9b01      	ldr	r3, [sp, #4]
   15120:	4c4a      	ldr	r4, [pc, #296]	; (1524c <__aeabi_ddiv+0x1e4>)
   15122:	469c      	mov	ip, r3
   15124:	2300      	movs	r3, #0
   15126:	2200      	movs	r2, #0
   15128:	4698      	mov	r8, r3
   1512a:	e06b      	b.n	15204 <__aeabi_ddiv+0x19c>
   1512c:	0003      	movs	r3, r0
   1512e:	4333      	orrs	r3, r6
   15130:	4699      	mov	r9, r3
   15132:	d04e      	beq.n	151d2 <__aeabi_ddiv+0x16a>
   15134:	2e00      	cmp	r6, #0
   15136:	d100      	bne.n	1513a <__aeabi_ddiv+0xd2>
   15138:	e1bc      	b.n	154b4 <__aeabi_ddiv+0x44c>
   1513a:	0030      	movs	r0, r6
   1513c:	f001 fae8 	bl	16710 <__clzsi2>
   15140:	0003      	movs	r3, r0
   15142:	3b0b      	subs	r3, #11
   15144:	2b1c      	cmp	r3, #28
   15146:	dd00      	ble.n	1514a <__aeabi_ddiv+0xe2>
   15148:	e1ac      	b.n	154a4 <__aeabi_ddiv+0x43c>
   1514a:	221d      	movs	r2, #29
   1514c:	1ad3      	subs	r3, r2, r3
   1514e:	465a      	mov	r2, fp
   15150:	0001      	movs	r1, r0
   15152:	40da      	lsrs	r2, r3
   15154:	3908      	subs	r1, #8
   15156:	408e      	lsls	r6, r1
   15158:	0013      	movs	r3, r2
   1515a:	4333      	orrs	r3, r6
   1515c:	4699      	mov	r9, r3
   1515e:	465b      	mov	r3, fp
   15160:	408b      	lsls	r3, r1
   15162:	4698      	mov	r8, r3
   15164:	2300      	movs	r3, #0
   15166:	4c3c      	ldr	r4, [pc, #240]	; (15258 <__aeabi_ddiv+0x1f0>)
   15168:	2600      	movs	r6, #0
   1516a:	1a24      	subs	r4, r4, r0
   1516c:	9303      	str	r3, [sp, #12]
   1516e:	e79f      	b.n	150b0 <__aeabi_ddiv+0x48>
   15170:	4651      	mov	r1, sl
   15172:	465a      	mov	r2, fp
   15174:	4311      	orrs	r1, r2
   15176:	d129      	bne.n	151cc <__aeabi_ddiv+0x164>
   15178:	2200      	movs	r2, #0
   1517a:	4693      	mov	fp, r2
   1517c:	3202      	adds	r2, #2
   1517e:	e7b1      	b.n	150e4 <__aeabi_ddiv+0x7c>
   15180:	4659      	mov	r1, fp
   15182:	4301      	orrs	r1, r0
   15184:	d01e      	beq.n	151c4 <__aeabi_ddiv+0x15c>
   15186:	465b      	mov	r3, fp
   15188:	2b00      	cmp	r3, #0
   1518a:	d100      	bne.n	1518e <__aeabi_ddiv+0x126>
   1518c:	e19e      	b.n	154cc <__aeabi_ddiv+0x464>
   1518e:	4658      	mov	r0, fp
   15190:	f001 fabe 	bl	16710 <__clzsi2>
   15194:	0003      	movs	r3, r0
   15196:	3b0b      	subs	r3, #11
   15198:	2b1c      	cmp	r3, #28
   1519a:	dd00      	ble.n	1519e <__aeabi_ddiv+0x136>
   1519c:	e18f      	b.n	154be <__aeabi_ddiv+0x456>
   1519e:	0002      	movs	r2, r0
   151a0:	4659      	mov	r1, fp
   151a2:	3a08      	subs	r2, #8
   151a4:	4091      	lsls	r1, r2
   151a6:	468b      	mov	fp, r1
   151a8:	211d      	movs	r1, #29
   151aa:	1acb      	subs	r3, r1, r3
   151ac:	4651      	mov	r1, sl
   151ae:	40d9      	lsrs	r1, r3
   151b0:	000b      	movs	r3, r1
   151b2:	4659      	mov	r1, fp
   151b4:	430b      	orrs	r3, r1
   151b6:	4651      	mov	r1, sl
   151b8:	469b      	mov	fp, r3
   151ba:	4091      	lsls	r1, r2
   151bc:	4b26      	ldr	r3, [pc, #152]	; (15258 <__aeabi_ddiv+0x1f0>)
   151be:	2200      	movs	r2, #0
   151c0:	1a1b      	subs	r3, r3, r0
   151c2:	e78f      	b.n	150e4 <__aeabi_ddiv+0x7c>
   151c4:	2300      	movs	r3, #0
   151c6:	2201      	movs	r2, #1
   151c8:	469b      	mov	fp, r3
   151ca:	e78b      	b.n	150e4 <__aeabi_ddiv+0x7c>
   151cc:	4651      	mov	r1, sl
   151ce:	2203      	movs	r2, #3
   151d0:	e788      	b.n	150e4 <__aeabi_ddiv+0x7c>
   151d2:	2300      	movs	r3, #0
   151d4:	4698      	mov	r8, r3
   151d6:	3301      	adds	r3, #1
   151d8:	2604      	movs	r6, #4
   151da:	2400      	movs	r4, #0
   151dc:	9303      	str	r3, [sp, #12]
   151de:	e767      	b.n	150b0 <__aeabi_ddiv+0x48>
   151e0:	2303      	movs	r3, #3
   151e2:	46b1      	mov	r9, r6
   151e4:	9303      	str	r3, [sp, #12]
   151e6:	260c      	movs	r6, #12
   151e8:	e762      	b.n	150b0 <__aeabi_ddiv+0x48>
   151ea:	2a03      	cmp	r2, #3
   151ec:	d100      	bne.n	151f0 <__aeabi_ddiv+0x188>
   151ee:	e25c      	b.n	156aa <__aeabi_ddiv+0x642>
   151f0:	9b01      	ldr	r3, [sp, #4]
   151f2:	2a01      	cmp	r2, #1
   151f4:	d000      	beq.n	151f8 <__aeabi_ddiv+0x190>
   151f6:	e1e4      	b.n	155c2 <__aeabi_ddiv+0x55a>
   151f8:	4013      	ands	r3, r2
   151fa:	469c      	mov	ip, r3
   151fc:	2300      	movs	r3, #0
   151fe:	2400      	movs	r4, #0
   15200:	2200      	movs	r2, #0
   15202:	4698      	mov	r8, r3
   15204:	2100      	movs	r1, #0
   15206:	0312      	lsls	r2, r2, #12
   15208:	0b13      	lsrs	r3, r2, #12
   1520a:	0d0a      	lsrs	r2, r1, #20
   1520c:	0512      	lsls	r2, r2, #20
   1520e:	431a      	orrs	r2, r3
   15210:	0523      	lsls	r3, r4, #20
   15212:	4c12      	ldr	r4, [pc, #72]	; (1525c <__aeabi_ddiv+0x1f4>)
   15214:	4640      	mov	r0, r8
   15216:	4022      	ands	r2, r4
   15218:	4313      	orrs	r3, r2
   1521a:	4662      	mov	r2, ip
   1521c:	005b      	lsls	r3, r3, #1
   1521e:	07d2      	lsls	r2, r2, #31
   15220:	085b      	lsrs	r3, r3, #1
   15222:	4313      	orrs	r3, r2
   15224:	0019      	movs	r1, r3
   15226:	b007      	add	sp, #28
   15228:	bc3c      	pop	{r2, r3, r4, r5}
   1522a:	4690      	mov	r8, r2
   1522c:	4699      	mov	r9, r3
   1522e:	46a2      	mov	sl, r4
   15230:	46ab      	mov	fp, r5
   15232:	bdf0      	pop	{r4, r5, r6, r7, pc}
   15234:	2300      	movs	r3, #0
   15236:	2280      	movs	r2, #128	; 0x80
   15238:	469c      	mov	ip, r3
   1523a:	0312      	lsls	r2, r2, #12
   1523c:	4698      	mov	r8, r3
   1523e:	4c03      	ldr	r4, [pc, #12]	; (1524c <__aeabi_ddiv+0x1e4>)
   15240:	e7e0      	b.n	15204 <__aeabi_ddiv+0x19c>
   15242:	2300      	movs	r3, #0
   15244:	4c01      	ldr	r4, [pc, #4]	; (1524c <__aeabi_ddiv+0x1e4>)
   15246:	2200      	movs	r2, #0
   15248:	4698      	mov	r8, r3
   1524a:	e7db      	b.n	15204 <__aeabi_ddiv+0x19c>
   1524c:	000007ff 	.word	0x000007ff
   15250:	fffffc01 	.word	0xfffffc01
   15254:	00018e24 	.word	0x00018e24
   15258:	fffffc0d 	.word	0xfffffc0d
   1525c:	800fffff 	.word	0x800fffff
   15260:	45d9      	cmp	r9, fp
   15262:	d900      	bls.n	15266 <__aeabi_ddiv+0x1fe>
   15264:	e139      	b.n	154da <__aeabi_ddiv+0x472>
   15266:	d100      	bne.n	1526a <__aeabi_ddiv+0x202>
   15268:	e134      	b.n	154d4 <__aeabi_ddiv+0x46c>
   1526a:	2300      	movs	r3, #0
   1526c:	4646      	mov	r6, r8
   1526e:	464d      	mov	r5, r9
   15270:	469a      	mov	sl, r3
   15272:	3c01      	subs	r4, #1
   15274:	465b      	mov	r3, fp
   15276:	0e0a      	lsrs	r2, r1, #24
   15278:	021b      	lsls	r3, r3, #8
   1527a:	431a      	orrs	r2, r3
   1527c:	020b      	lsls	r3, r1, #8
   1527e:	0c17      	lsrs	r7, r2, #16
   15280:	9303      	str	r3, [sp, #12]
   15282:	0413      	lsls	r3, r2, #16
   15284:	0c1b      	lsrs	r3, r3, #16
   15286:	0039      	movs	r1, r7
   15288:	0028      	movs	r0, r5
   1528a:	4690      	mov	r8, r2
   1528c:	9301      	str	r3, [sp, #4]
   1528e:	f7fe f999 	bl	135c4 <__udivsi3>
   15292:	0002      	movs	r2, r0
   15294:	9b01      	ldr	r3, [sp, #4]
   15296:	4683      	mov	fp, r0
   15298:	435a      	muls	r2, r3
   1529a:	0028      	movs	r0, r5
   1529c:	0039      	movs	r1, r7
   1529e:	4691      	mov	r9, r2
   152a0:	f7fe fa16 	bl	136d0 <__aeabi_uidivmod>
   152a4:	0c35      	lsrs	r5, r6, #16
   152a6:	0409      	lsls	r1, r1, #16
   152a8:	430d      	orrs	r5, r1
   152aa:	45a9      	cmp	r9, r5
   152ac:	d90d      	bls.n	152ca <__aeabi_ddiv+0x262>
   152ae:	465b      	mov	r3, fp
   152b0:	4445      	add	r5, r8
   152b2:	3b01      	subs	r3, #1
   152b4:	45a8      	cmp	r8, r5
   152b6:	d900      	bls.n	152ba <__aeabi_ddiv+0x252>
   152b8:	e13a      	b.n	15530 <__aeabi_ddiv+0x4c8>
   152ba:	45a9      	cmp	r9, r5
   152bc:	d800      	bhi.n	152c0 <__aeabi_ddiv+0x258>
   152be:	e137      	b.n	15530 <__aeabi_ddiv+0x4c8>
   152c0:	2302      	movs	r3, #2
   152c2:	425b      	negs	r3, r3
   152c4:	469c      	mov	ip, r3
   152c6:	4445      	add	r5, r8
   152c8:	44e3      	add	fp, ip
   152ca:	464b      	mov	r3, r9
   152cc:	1aeb      	subs	r3, r5, r3
   152ce:	0039      	movs	r1, r7
   152d0:	0018      	movs	r0, r3
   152d2:	9304      	str	r3, [sp, #16]
   152d4:	f7fe f976 	bl	135c4 <__udivsi3>
   152d8:	9b01      	ldr	r3, [sp, #4]
   152da:	0005      	movs	r5, r0
   152dc:	4343      	muls	r3, r0
   152de:	0039      	movs	r1, r7
   152e0:	9804      	ldr	r0, [sp, #16]
   152e2:	4699      	mov	r9, r3
   152e4:	f7fe f9f4 	bl	136d0 <__aeabi_uidivmod>
   152e8:	0433      	lsls	r3, r6, #16
   152ea:	0409      	lsls	r1, r1, #16
   152ec:	0c1b      	lsrs	r3, r3, #16
   152ee:	430b      	orrs	r3, r1
   152f0:	4599      	cmp	r9, r3
   152f2:	d909      	bls.n	15308 <__aeabi_ddiv+0x2a0>
   152f4:	4443      	add	r3, r8
   152f6:	1e6a      	subs	r2, r5, #1
   152f8:	4598      	cmp	r8, r3
   152fa:	d900      	bls.n	152fe <__aeabi_ddiv+0x296>
   152fc:	e11a      	b.n	15534 <__aeabi_ddiv+0x4cc>
   152fe:	4599      	cmp	r9, r3
   15300:	d800      	bhi.n	15304 <__aeabi_ddiv+0x29c>
   15302:	e117      	b.n	15534 <__aeabi_ddiv+0x4cc>
   15304:	3d02      	subs	r5, #2
   15306:	4443      	add	r3, r8
   15308:	464a      	mov	r2, r9
   1530a:	1a9b      	subs	r3, r3, r2
   1530c:	465a      	mov	r2, fp
   1530e:	0412      	lsls	r2, r2, #16
   15310:	432a      	orrs	r2, r5
   15312:	9903      	ldr	r1, [sp, #12]
   15314:	4693      	mov	fp, r2
   15316:	0c10      	lsrs	r0, r2, #16
   15318:	0c0a      	lsrs	r2, r1, #16
   1531a:	4691      	mov	r9, r2
   1531c:	0409      	lsls	r1, r1, #16
   1531e:	465a      	mov	r2, fp
   15320:	0c09      	lsrs	r1, r1, #16
   15322:	464e      	mov	r6, r9
   15324:	000d      	movs	r5, r1
   15326:	0412      	lsls	r2, r2, #16
   15328:	0c12      	lsrs	r2, r2, #16
   1532a:	4345      	muls	r5, r0
   1532c:	9105      	str	r1, [sp, #20]
   1532e:	4351      	muls	r1, r2
   15330:	4372      	muls	r2, r6
   15332:	4370      	muls	r0, r6
   15334:	1952      	adds	r2, r2, r5
   15336:	0c0e      	lsrs	r6, r1, #16
   15338:	18b2      	adds	r2, r6, r2
   1533a:	4295      	cmp	r5, r2
   1533c:	d903      	bls.n	15346 <__aeabi_ddiv+0x2de>
   1533e:	2580      	movs	r5, #128	; 0x80
   15340:	026d      	lsls	r5, r5, #9
   15342:	46ac      	mov	ip, r5
   15344:	4460      	add	r0, ip
   15346:	0c15      	lsrs	r5, r2, #16
   15348:	0409      	lsls	r1, r1, #16
   1534a:	0412      	lsls	r2, r2, #16
   1534c:	0c09      	lsrs	r1, r1, #16
   1534e:	1828      	adds	r0, r5, r0
   15350:	1852      	adds	r2, r2, r1
   15352:	4283      	cmp	r3, r0
   15354:	d200      	bcs.n	15358 <__aeabi_ddiv+0x2f0>
   15356:	e0ce      	b.n	154f6 <__aeabi_ddiv+0x48e>
   15358:	d100      	bne.n	1535c <__aeabi_ddiv+0x2f4>
   1535a:	e0c8      	b.n	154ee <__aeabi_ddiv+0x486>
   1535c:	1a1d      	subs	r5, r3, r0
   1535e:	4653      	mov	r3, sl
   15360:	1a9e      	subs	r6, r3, r2
   15362:	45b2      	cmp	sl, r6
   15364:	4192      	sbcs	r2, r2
   15366:	4252      	negs	r2, r2
   15368:	1aab      	subs	r3, r5, r2
   1536a:	469a      	mov	sl, r3
   1536c:	4598      	cmp	r8, r3
   1536e:	d100      	bne.n	15372 <__aeabi_ddiv+0x30a>
   15370:	e117      	b.n	155a2 <__aeabi_ddiv+0x53a>
   15372:	0039      	movs	r1, r7
   15374:	0018      	movs	r0, r3
   15376:	f7fe f925 	bl	135c4 <__udivsi3>
   1537a:	9b01      	ldr	r3, [sp, #4]
   1537c:	0005      	movs	r5, r0
   1537e:	4343      	muls	r3, r0
   15380:	0039      	movs	r1, r7
   15382:	4650      	mov	r0, sl
   15384:	9304      	str	r3, [sp, #16]
   15386:	f7fe f9a3 	bl	136d0 <__aeabi_uidivmod>
   1538a:	9804      	ldr	r0, [sp, #16]
   1538c:	040b      	lsls	r3, r1, #16
   1538e:	0c31      	lsrs	r1, r6, #16
   15390:	4319      	orrs	r1, r3
   15392:	4288      	cmp	r0, r1
   15394:	d909      	bls.n	153aa <__aeabi_ddiv+0x342>
   15396:	4441      	add	r1, r8
   15398:	1e6b      	subs	r3, r5, #1
   1539a:	4588      	cmp	r8, r1
   1539c:	d900      	bls.n	153a0 <__aeabi_ddiv+0x338>
   1539e:	e107      	b.n	155b0 <__aeabi_ddiv+0x548>
   153a0:	4288      	cmp	r0, r1
   153a2:	d800      	bhi.n	153a6 <__aeabi_ddiv+0x33e>
   153a4:	e104      	b.n	155b0 <__aeabi_ddiv+0x548>
   153a6:	3d02      	subs	r5, #2
   153a8:	4441      	add	r1, r8
   153aa:	9b04      	ldr	r3, [sp, #16]
   153ac:	1acb      	subs	r3, r1, r3
   153ae:	0018      	movs	r0, r3
   153b0:	0039      	movs	r1, r7
   153b2:	9304      	str	r3, [sp, #16]
   153b4:	f7fe f906 	bl	135c4 <__udivsi3>
   153b8:	9b01      	ldr	r3, [sp, #4]
   153ba:	4682      	mov	sl, r0
   153bc:	4343      	muls	r3, r0
   153be:	0039      	movs	r1, r7
   153c0:	9804      	ldr	r0, [sp, #16]
   153c2:	9301      	str	r3, [sp, #4]
   153c4:	f7fe f984 	bl	136d0 <__aeabi_uidivmod>
   153c8:	9801      	ldr	r0, [sp, #4]
   153ca:	040b      	lsls	r3, r1, #16
   153cc:	0431      	lsls	r1, r6, #16
   153ce:	0c09      	lsrs	r1, r1, #16
   153d0:	4319      	orrs	r1, r3
   153d2:	4288      	cmp	r0, r1
   153d4:	d90d      	bls.n	153f2 <__aeabi_ddiv+0x38a>
   153d6:	4653      	mov	r3, sl
   153d8:	4441      	add	r1, r8
   153da:	3b01      	subs	r3, #1
   153dc:	4588      	cmp	r8, r1
   153de:	d900      	bls.n	153e2 <__aeabi_ddiv+0x37a>
   153e0:	e0e8      	b.n	155b4 <__aeabi_ddiv+0x54c>
   153e2:	4288      	cmp	r0, r1
   153e4:	d800      	bhi.n	153e8 <__aeabi_ddiv+0x380>
   153e6:	e0e5      	b.n	155b4 <__aeabi_ddiv+0x54c>
   153e8:	2302      	movs	r3, #2
   153ea:	425b      	negs	r3, r3
   153ec:	469c      	mov	ip, r3
   153ee:	4441      	add	r1, r8
   153f0:	44e2      	add	sl, ip
   153f2:	9b01      	ldr	r3, [sp, #4]
   153f4:	042d      	lsls	r5, r5, #16
   153f6:	1ace      	subs	r6, r1, r3
   153f8:	4651      	mov	r1, sl
   153fa:	4329      	orrs	r1, r5
   153fc:	9d05      	ldr	r5, [sp, #20]
   153fe:	464f      	mov	r7, r9
   15400:	002a      	movs	r2, r5
   15402:	040b      	lsls	r3, r1, #16
   15404:	0c08      	lsrs	r0, r1, #16
   15406:	0c1b      	lsrs	r3, r3, #16
   15408:	435a      	muls	r2, r3
   1540a:	4345      	muls	r5, r0
   1540c:	437b      	muls	r3, r7
   1540e:	4378      	muls	r0, r7
   15410:	195b      	adds	r3, r3, r5
   15412:	0c17      	lsrs	r7, r2, #16
   15414:	18fb      	adds	r3, r7, r3
   15416:	429d      	cmp	r5, r3
   15418:	d903      	bls.n	15422 <__aeabi_ddiv+0x3ba>
   1541a:	2580      	movs	r5, #128	; 0x80
   1541c:	026d      	lsls	r5, r5, #9
   1541e:	46ac      	mov	ip, r5
   15420:	4460      	add	r0, ip
   15422:	0c1d      	lsrs	r5, r3, #16
   15424:	0412      	lsls	r2, r2, #16
   15426:	041b      	lsls	r3, r3, #16
   15428:	0c12      	lsrs	r2, r2, #16
   1542a:	1828      	adds	r0, r5, r0
   1542c:	189b      	adds	r3, r3, r2
   1542e:	4286      	cmp	r6, r0
   15430:	d200      	bcs.n	15434 <__aeabi_ddiv+0x3cc>
   15432:	e093      	b.n	1555c <__aeabi_ddiv+0x4f4>
   15434:	d100      	bne.n	15438 <__aeabi_ddiv+0x3d0>
   15436:	e08e      	b.n	15556 <__aeabi_ddiv+0x4ee>
   15438:	2301      	movs	r3, #1
   1543a:	4319      	orrs	r1, r3
   1543c:	4ba0      	ldr	r3, [pc, #640]	; (156c0 <__aeabi_ddiv+0x658>)
   1543e:	18e3      	adds	r3, r4, r3
   15440:	2b00      	cmp	r3, #0
   15442:	dc00      	bgt.n	15446 <__aeabi_ddiv+0x3de>
   15444:	e099      	b.n	1557a <__aeabi_ddiv+0x512>
   15446:	074a      	lsls	r2, r1, #29
   15448:	d000      	beq.n	1544c <__aeabi_ddiv+0x3e4>
   1544a:	e09e      	b.n	1558a <__aeabi_ddiv+0x522>
   1544c:	465a      	mov	r2, fp
   1544e:	01d2      	lsls	r2, r2, #7
   15450:	d506      	bpl.n	15460 <__aeabi_ddiv+0x3f8>
   15452:	465a      	mov	r2, fp
   15454:	4b9b      	ldr	r3, [pc, #620]	; (156c4 <__aeabi_ddiv+0x65c>)
   15456:	401a      	ands	r2, r3
   15458:	2380      	movs	r3, #128	; 0x80
   1545a:	4693      	mov	fp, r2
   1545c:	00db      	lsls	r3, r3, #3
   1545e:	18e3      	adds	r3, r4, r3
   15460:	4a99      	ldr	r2, [pc, #612]	; (156c8 <__aeabi_ddiv+0x660>)
   15462:	4293      	cmp	r3, r2
   15464:	dd68      	ble.n	15538 <__aeabi_ddiv+0x4d0>
   15466:	2301      	movs	r3, #1
   15468:	9a02      	ldr	r2, [sp, #8]
   1546a:	4c98      	ldr	r4, [pc, #608]	; (156cc <__aeabi_ddiv+0x664>)
   1546c:	401a      	ands	r2, r3
   1546e:	2300      	movs	r3, #0
   15470:	4694      	mov	ip, r2
   15472:	4698      	mov	r8, r3
   15474:	2200      	movs	r2, #0
   15476:	e6c5      	b.n	15204 <__aeabi_ddiv+0x19c>
   15478:	2280      	movs	r2, #128	; 0x80
   1547a:	464b      	mov	r3, r9
   1547c:	0312      	lsls	r2, r2, #12
   1547e:	4213      	tst	r3, r2
   15480:	d00a      	beq.n	15498 <__aeabi_ddiv+0x430>
   15482:	465b      	mov	r3, fp
   15484:	4213      	tst	r3, r2
   15486:	d106      	bne.n	15496 <__aeabi_ddiv+0x42e>
   15488:	431a      	orrs	r2, r3
   1548a:	0312      	lsls	r2, r2, #12
   1548c:	0b12      	lsrs	r2, r2, #12
   1548e:	46ac      	mov	ip, r5
   15490:	4688      	mov	r8, r1
   15492:	4c8e      	ldr	r4, [pc, #568]	; (156cc <__aeabi_ddiv+0x664>)
   15494:	e6b6      	b.n	15204 <__aeabi_ddiv+0x19c>
   15496:	464b      	mov	r3, r9
   15498:	431a      	orrs	r2, r3
   1549a:	0312      	lsls	r2, r2, #12
   1549c:	0b12      	lsrs	r2, r2, #12
   1549e:	46bc      	mov	ip, r7
   154a0:	4c8a      	ldr	r4, [pc, #552]	; (156cc <__aeabi_ddiv+0x664>)
   154a2:	e6af      	b.n	15204 <__aeabi_ddiv+0x19c>
   154a4:	0003      	movs	r3, r0
   154a6:	465a      	mov	r2, fp
   154a8:	3b28      	subs	r3, #40	; 0x28
   154aa:	409a      	lsls	r2, r3
   154ac:	2300      	movs	r3, #0
   154ae:	4691      	mov	r9, r2
   154b0:	4698      	mov	r8, r3
   154b2:	e657      	b.n	15164 <__aeabi_ddiv+0xfc>
   154b4:	4658      	mov	r0, fp
   154b6:	f001 f92b 	bl	16710 <__clzsi2>
   154ba:	3020      	adds	r0, #32
   154bc:	e640      	b.n	15140 <__aeabi_ddiv+0xd8>
   154be:	0003      	movs	r3, r0
   154c0:	4652      	mov	r2, sl
   154c2:	3b28      	subs	r3, #40	; 0x28
   154c4:	409a      	lsls	r2, r3
   154c6:	2100      	movs	r1, #0
   154c8:	4693      	mov	fp, r2
   154ca:	e677      	b.n	151bc <__aeabi_ddiv+0x154>
   154cc:	f001 f920 	bl	16710 <__clzsi2>
   154d0:	3020      	adds	r0, #32
   154d2:	e65f      	b.n	15194 <__aeabi_ddiv+0x12c>
   154d4:	4588      	cmp	r8, r1
   154d6:	d200      	bcs.n	154da <__aeabi_ddiv+0x472>
   154d8:	e6c7      	b.n	1526a <__aeabi_ddiv+0x202>
   154da:	464b      	mov	r3, r9
   154dc:	07de      	lsls	r6, r3, #31
   154de:	085d      	lsrs	r5, r3, #1
   154e0:	4643      	mov	r3, r8
   154e2:	085b      	lsrs	r3, r3, #1
   154e4:	431e      	orrs	r6, r3
   154e6:	4643      	mov	r3, r8
   154e8:	07db      	lsls	r3, r3, #31
   154ea:	469a      	mov	sl, r3
   154ec:	e6c2      	b.n	15274 <__aeabi_ddiv+0x20c>
   154ee:	2500      	movs	r5, #0
   154f0:	4592      	cmp	sl, r2
   154f2:	d300      	bcc.n	154f6 <__aeabi_ddiv+0x48e>
   154f4:	e733      	b.n	1535e <__aeabi_ddiv+0x2f6>
   154f6:	9e03      	ldr	r6, [sp, #12]
   154f8:	4659      	mov	r1, fp
   154fa:	46b4      	mov	ip, r6
   154fc:	44e2      	add	sl, ip
   154fe:	45b2      	cmp	sl, r6
   15500:	41ad      	sbcs	r5, r5
   15502:	426d      	negs	r5, r5
   15504:	4445      	add	r5, r8
   15506:	18eb      	adds	r3, r5, r3
   15508:	3901      	subs	r1, #1
   1550a:	4598      	cmp	r8, r3
   1550c:	d207      	bcs.n	1551e <__aeabi_ddiv+0x4b6>
   1550e:	4298      	cmp	r0, r3
   15510:	d900      	bls.n	15514 <__aeabi_ddiv+0x4ac>
   15512:	e07f      	b.n	15614 <__aeabi_ddiv+0x5ac>
   15514:	d100      	bne.n	15518 <__aeabi_ddiv+0x4b0>
   15516:	e0bc      	b.n	15692 <__aeabi_ddiv+0x62a>
   15518:	1a1d      	subs	r5, r3, r0
   1551a:	468b      	mov	fp, r1
   1551c:	e71f      	b.n	1535e <__aeabi_ddiv+0x2f6>
   1551e:	4598      	cmp	r8, r3
   15520:	d1fa      	bne.n	15518 <__aeabi_ddiv+0x4b0>
   15522:	9d03      	ldr	r5, [sp, #12]
   15524:	4555      	cmp	r5, sl
   15526:	d9f2      	bls.n	1550e <__aeabi_ddiv+0x4a6>
   15528:	4643      	mov	r3, r8
   1552a:	468b      	mov	fp, r1
   1552c:	1a1d      	subs	r5, r3, r0
   1552e:	e716      	b.n	1535e <__aeabi_ddiv+0x2f6>
   15530:	469b      	mov	fp, r3
   15532:	e6ca      	b.n	152ca <__aeabi_ddiv+0x262>
   15534:	0015      	movs	r5, r2
   15536:	e6e7      	b.n	15308 <__aeabi_ddiv+0x2a0>
   15538:	465a      	mov	r2, fp
   1553a:	08c9      	lsrs	r1, r1, #3
   1553c:	0752      	lsls	r2, r2, #29
   1553e:	430a      	orrs	r2, r1
   15540:	055b      	lsls	r3, r3, #21
   15542:	4690      	mov	r8, r2
   15544:	0d5c      	lsrs	r4, r3, #21
   15546:	465a      	mov	r2, fp
   15548:	2301      	movs	r3, #1
   1554a:	9902      	ldr	r1, [sp, #8]
   1554c:	0252      	lsls	r2, r2, #9
   1554e:	4019      	ands	r1, r3
   15550:	0b12      	lsrs	r2, r2, #12
   15552:	468c      	mov	ip, r1
   15554:	e656      	b.n	15204 <__aeabi_ddiv+0x19c>
   15556:	2b00      	cmp	r3, #0
   15558:	d100      	bne.n	1555c <__aeabi_ddiv+0x4f4>
   1555a:	e76f      	b.n	1543c <__aeabi_ddiv+0x3d4>
   1555c:	4446      	add	r6, r8
   1555e:	1e4a      	subs	r2, r1, #1
   15560:	45b0      	cmp	r8, r6
   15562:	d929      	bls.n	155b8 <__aeabi_ddiv+0x550>
   15564:	0011      	movs	r1, r2
   15566:	4286      	cmp	r6, r0
   15568:	d000      	beq.n	1556c <__aeabi_ddiv+0x504>
   1556a:	e765      	b.n	15438 <__aeabi_ddiv+0x3d0>
   1556c:	9a03      	ldr	r2, [sp, #12]
   1556e:	4293      	cmp	r3, r2
   15570:	d000      	beq.n	15574 <__aeabi_ddiv+0x50c>
   15572:	e761      	b.n	15438 <__aeabi_ddiv+0x3d0>
   15574:	e762      	b.n	1543c <__aeabi_ddiv+0x3d4>
   15576:	2101      	movs	r1, #1
   15578:	4249      	negs	r1, r1
   1557a:	2001      	movs	r0, #1
   1557c:	1ac2      	subs	r2, r0, r3
   1557e:	2a38      	cmp	r2, #56	; 0x38
   15580:	dd21      	ble.n	155c6 <__aeabi_ddiv+0x55e>
   15582:	9b02      	ldr	r3, [sp, #8]
   15584:	4003      	ands	r3, r0
   15586:	469c      	mov	ip, r3
   15588:	e638      	b.n	151fc <__aeabi_ddiv+0x194>
   1558a:	220f      	movs	r2, #15
   1558c:	400a      	ands	r2, r1
   1558e:	2a04      	cmp	r2, #4
   15590:	d100      	bne.n	15594 <__aeabi_ddiv+0x52c>
   15592:	e75b      	b.n	1544c <__aeabi_ddiv+0x3e4>
   15594:	000a      	movs	r2, r1
   15596:	1d11      	adds	r1, r2, #4
   15598:	4291      	cmp	r1, r2
   1559a:	4192      	sbcs	r2, r2
   1559c:	4252      	negs	r2, r2
   1559e:	4493      	add	fp, r2
   155a0:	e754      	b.n	1544c <__aeabi_ddiv+0x3e4>
   155a2:	4b47      	ldr	r3, [pc, #284]	; (156c0 <__aeabi_ddiv+0x658>)
   155a4:	18e3      	adds	r3, r4, r3
   155a6:	2b00      	cmp	r3, #0
   155a8:	dde5      	ble.n	15576 <__aeabi_ddiv+0x50e>
   155aa:	2201      	movs	r2, #1
   155ac:	4252      	negs	r2, r2
   155ae:	e7f2      	b.n	15596 <__aeabi_ddiv+0x52e>
   155b0:	001d      	movs	r5, r3
   155b2:	e6fa      	b.n	153aa <__aeabi_ddiv+0x342>
   155b4:	469a      	mov	sl, r3
   155b6:	e71c      	b.n	153f2 <__aeabi_ddiv+0x38a>
   155b8:	42b0      	cmp	r0, r6
   155ba:	d839      	bhi.n	15630 <__aeabi_ddiv+0x5c8>
   155bc:	d06e      	beq.n	1569c <__aeabi_ddiv+0x634>
   155be:	0011      	movs	r1, r2
   155c0:	e73a      	b.n	15438 <__aeabi_ddiv+0x3d0>
   155c2:	9302      	str	r3, [sp, #8]
   155c4:	e73a      	b.n	1543c <__aeabi_ddiv+0x3d4>
   155c6:	2a1f      	cmp	r2, #31
   155c8:	dc3c      	bgt.n	15644 <__aeabi_ddiv+0x5dc>
   155ca:	2320      	movs	r3, #32
   155cc:	1a9b      	subs	r3, r3, r2
   155ce:	000c      	movs	r4, r1
   155d0:	4658      	mov	r0, fp
   155d2:	4099      	lsls	r1, r3
   155d4:	4098      	lsls	r0, r3
   155d6:	1e4b      	subs	r3, r1, #1
   155d8:	4199      	sbcs	r1, r3
   155da:	465b      	mov	r3, fp
   155dc:	40d4      	lsrs	r4, r2
   155de:	40d3      	lsrs	r3, r2
   155e0:	4320      	orrs	r0, r4
   155e2:	4308      	orrs	r0, r1
   155e4:	001a      	movs	r2, r3
   155e6:	0743      	lsls	r3, r0, #29
   155e8:	d009      	beq.n	155fe <__aeabi_ddiv+0x596>
   155ea:	230f      	movs	r3, #15
   155ec:	4003      	ands	r3, r0
   155ee:	2b04      	cmp	r3, #4
   155f0:	d005      	beq.n	155fe <__aeabi_ddiv+0x596>
   155f2:	0001      	movs	r1, r0
   155f4:	1d08      	adds	r0, r1, #4
   155f6:	4288      	cmp	r0, r1
   155f8:	419b      	sbcs	r3, r3
   155fa:	425b      	negs	r3, r3
   155fc:	18d2      	adds	r2, r2, r3
   155fe:	0213      	lsls	r3, r2, #8
   15600:	d53a      	bpl.n	15678 <__aeabi_ddiv+0x610>
   15602:	2301      	movs	r3, #1
   15604:	9a02      	ldr	r2, [sp, #8]
   15606:	2401      	movs	r4, #1
   15608:	401a      	ands	r2, r3
   1560a:	2300      	movs	r3, #0
   1560c:	4694      	mov	ip, r2
   1560e:	4698      	mov	r8, r3
   15610:	2200      	movs	r2, #0
   15612:	e5f7      	b.n	15204 <__aeabi_ddiv+0x19c>
   15614:	2102      	movs	r1, #2
   15616:	4249      	negs	r1, r1
   15618:	468c      	mov	ip, r1
   1561a:	9d03      	ldr	r5, [sp, #12]
   1561c:	44e3      	add	fp, ip
   1561e:	46ac      	mov	ip, r5
   15620:	44e2      	add	sl, ip
   15622:	45aa      	cmp	sl, r5
   15624:	41ad      	sbcs	r5, r5
   15626:	426d      	negs	r5, r5
   15628:	4445      	add	r5, r8
   1562a:	18ed      	adds	r5, r5, r3
   1562c:	1a2d      	subs	r5, r5, r0
   1562e:	e696      	b.n	1535e <__aeabi_ddiv+0x2f6>
   15630:	1e8a      	subs	r2, r1, #2
   15632:	9903      	ldr	r1, [sp, #12]
   15634:	004d      	lsls	r5, r1, #1
   15636:	428d      	cmp	r5, r1
   15638:	4189      	sbcs	r1, r1
   1563a:	4249      	negs	r1, r1
   1563c:	4441      	add	r1, r8
   1563e:	1876      	adds	r6, r6, r1
   15640:	9503      	str	r5, [sp, #12]
   15642:	e78f      	b.n	15564 <__aeabi_ddiv+0x4fc>
   15644:	201f      	movs	r0, #31
   15646:	4240      	negs	r0, r0
   15648:	1ac3      	subs	r3, r0, r3
   1564a:	4658      	mov	r0, fp
   1564c:	40d8      	lsrs	r0, r3
   1564e:	0003      	movs	r3, r0
   15650:	2a20      	cmp	r2, #32
   15652:	d028      	beq.n	156a6 <__aeabi_ddiv+0x63e>
   15654:	2040      	movs	r0, #64	; 0x40
   15656:	465d      	mov	r5, fp
   15658:	1a82      	subs	r2, r0, r2
   1565a:	4095      	lsls	r5, r2
   1565c:	4329      	orrs	r1, r5
   1565e:	1e4a      	subs	r2, r1, #1
   15660:	4191      	sbcs	r1, r2
   15662:	4319      	orrs	r1, r3
   15664:	2307      	movs	r3, #7
   15666:	2200      	movs	r2, #0
   15668:	400b      	ands	r3, r1
   1566a:	d009      	beq.n	15680 <__aeabi_ddiv+0x618>
   1566c:	230f      	movs	r3, #15
   1566e:	2200      	movs	r2, #0
   15670:	400b      	ands	r3, r1
   15672:	0008      	movs	r0, r1
   15674:	2b04      	cmp	r3, #4
   15676:	d1bd      	bne.n	155f4 <__aeabi_ddiv+0x58c>
   15678:	0001      	movs	r1, r0
   1567a:	0753      	lsls	r3, r2, #29
   1567c:	0252      	lsls	r2, r2, #9
   1567e:	0b12      	lsrs	r2, r2, #12
   15680:	08c9      	lsrs	r1, r1, #3
   15682:	4319      	orrs	r1, r3
   15684:	2301      	movs	r3, #1
   15686:	4688      	mov	r8, r1
   15688:	9902      	ldr	r1, [sp, #8]
   1568a:	2400      	movs	r4, #0
   1568c:	4019      	ands	r1, r3
   1568e:	468c      	mov	ip, r1
   15690:	e5b8      	b.n	15204 <__aeabi_ddiv+0x19c>
   15692:	4552      	cmp	r2, sl
   15694:	d8be      	bhi.n	15614 <__aeabi_ddiv+0x5ac>
   15696:	468b      	mov	fp, r1
   15698:	2500      	movs	r5, #0
   1569a:	e660      	b.n	1535e <__aeabi_ddiv+0x2f6>
   1569c:	9d03      	ldr	r5, [sp, #12]
   1569e:	429d      	cmp	r5, r3
   156a0:	d3c6      	bcc.n	15630 <__aeabi_ddiv+0x5c8>
   156a2:	0011      	movs	r1, r2
   156a4:	e762      	b.n	1556c <__aeabi_ddiv+0x504>
   156a6:	2500      	movs	r5, #0
   156a8:	e7d8      	b.n	1565c <__aeabi_ddiv+0x5f4>
   156aa:	2280      	movs	r2, #128	; 0x80
   156ac:	465b      	mov	r3, fp
   156ae:	0312      	lsls	r2, r2, #12
   156b0:	431a      	orrs	r2, r3
   156b2:	9b01      	ldr	r3, [sp, #4]
   156b4:	0312      	lsls	r2, r2, #12
   156b6:	0b12      	lsrs	r2, r2, #12
   156b8:	469c      	mov	ip, r3
   156ba:	4688      	mov	r8, r1
   156bc:	4c03      	ldr	r4, [pc, #12]	; (156cc <__aeabi_ddiv+0x664>)
   156be:	e5a1      	b.n	15204 <__aeabi_ddiv+0x19c>
   156c0:	000003ff 	.word	0x000003ff
   156c4:	feffffff 	.word	0xfeffffff
   156c8:	000007fe 	.word	0x000007fe
   156cc:	000007ff 	.word	0x000007ff

000156d0 <__eqdf2>:
   156d0:	b5f0      	push	{r4, r5, r6, r7, lr}
   156d2:	464f      	mov	r7, r9
   156d4:	4646      	mov	r6, r8
   156d6:	46d6      	mov	lr, sl
   156d8:	005c      	lsls	r4, r3, #1
   156da:	b5c0      	push	{r6, r7, lr}
   156dc:	031f      	lsls	r7, r3, #12
   156de:	0fdb      	lsrs	r3, r3, #31
   156e0:	469a      	mov	sl, r3
   156e2:	4b17      	ldr	r3, [pc, #92]	; (15740 <__eqdf2+0x70>)
   156e4:	030e      	lsls	r6, r1, #12
   156e6:	004d      	lsls	r5, r1, #1
   156e8:	4684      	mov	ip, r0
   156ea:	4680      	mov	r8, r0
   156ec:	0b36      	lsrs	r6, r6, #12
   156ee:	0d6d      	lsrs	r5, r5, #21
   156f0:	0fc9      	lsrs	r1, r1, #31
   156f2:	4691      	mov	r9, r2
   156f4:	0b3f      	lsrs	r7, r7, #12
   156f6:	0d64      	lsrs	r4, r4, #21
   156f8:	2001      	movs	r0, #1
   156fa:	429d      	cmp	r5, r3
   156fc:	d008      	beq.n	15710 <__eqdf2+0x40>
   156fe:	429c      	cmp	r4, r3
   15700:	d001      	beq.n	15706 <__eqdf2+0x36>
   15702:	42a5      	cmp	r5, r4
   15704:	d00b      	beq.n	1571e <__eqdf2+0x4e>
   15706:	bc1c      	pop	{r2, r3, r4}
   15708:	4690      	mov	r8, r2
   1570a:	4699      	mov	r9, r3
   1570c:	46a2      	mov	sl, r4
   1570e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   15710:	4663      	mov	r3, ip
   15712:	4333      	orrs	r3, r6
   15714:	d1f7      	bne.n	15706 <__eqdf2+0x36>
   15716:	42ac      	cmp	r4, r5
   15718:	d1f5      	bne.n	15706 <__eqdf2+0x36>
   1571a:	433a      	orrs	r2, r7
   1571c:	d1f3      	bne.n	15706 <__eqdf2+0x36>
   1571e:	2001      	movs	r0, #1
   15720:	42be      	cmp	r6, r7
   15722:	d1f0      	bne.n	15706 <__eqdf2+0x36>
   15724:	45c8      	cmp	r8, r9
   15726:	d1ee      	bne.n	15706 <__eqdf2+0x36>
   15728:	4551      	cmp	r1, sl
   1572a:	d007      	beq.n	1573c <__eqdf2+0x6c>
   1572c:	2d00      	cmp	r5, #0
   1572e:	d1ea      	bne.n	15706 <__eqdf2+0x36>
   15730:	4663      	mov	r3, ip
   15732:	431e      	orrs	r6, r3
   15734:	0030      	movs	r0, r6
   15736:	1e46      	subs	r6, r0, #1
   15738:	41b0      	sbcs	r0, r6
   1573a:	e7e4      	b.n	15706 <__eqdf2+0x36>
   1573c:	2000      	movs	r0, #0
   1573e:	e7e2      	b.n	15706 <__eqdf2+0x36>
   15740:	000007ff 	.word	0x000007ff

00015744 <__gedf2>:
   15744:	b5f0      	push	{r4, r5, r6, r7, lr}
   15746:	4645      	mov	r5, r8
   15748:	46de      	mov	lr, fp
   1574a:	4657      	mov	r7, sl
   1574c:	464e      	mov	r6, r9
   1574e:	b5e0      	push	{r5, r6, r7, lr}
   15750:	031f      	lsls	r7, r3, #12
   15752:	0b3d      	lsrs	r5, r7, #12
   15754:	4f2c      	ldr	r7, [pc, #176]	; (15808 <__gedf2+0xc4>)
   15756:	030e      	lsls	r6, r1, #12
   15758:	004c      	lsls	r4, r1, #1
   1575a:	46ab      	mov	fp, r5
   1575c:	005d      	lsls	r5, r3, #1
   1575e:	4684      	mov	ip, r0
   15760:	0b36      	lsrs	r6, r6, #12
   15762:	0d64      	lsrs	r4, r4, #21
   15764:	0fc9      	lsrs	r1, r1, #31
   15766:	4690      	mov	r8, r2
   15768:	0d6d      	lsrs	r5, r5, #21
   1576a:	0fdb      	lsrs	r3, r3, #31
   1576c:	42bc      	cmp	r4, r7
   1576e:	d02a      	beq.n	157c6 <__gedf2+0x82>
   15770:	4f25      	ldr	r7, [pc, #148]	; (15808 <__gedf2+0xc4>)
   15772:	42bd      	cmp	r5, r7
   15774:	d02d      	beq.n	157d2 <__gedf2+0x8e>
   15776:	2c00      	cmp	r4, #0
   15778:	d10f      	bne.n	1579a <__gedf2+0x56>
   1577a:	4330      	orrs	r0, r6
   1577c:	0007      	movs	r7, r0
   1577e:	4681      	mov	r9, r0
   15780:	4278      	negs	r0, r7
   15782:	4178      	adcs	r0, r7
   15784:	b2c0      	uxtb	r0, r0
   15786:	2d00      	cmp	r5, #0
   15788:	d117      	bne.n	157ba <__gedf2+0x76>
   1578a:	465f      	mov	r7, fp
   1578c:	433a      	orrs	r2, r7
   1578e:	d114      	bne.n	157ba <__gedf2+0x76>
   15790:	464b      	mov	r3, r9
   15792:	2000      	movs	r0, #0
   15794:	2b00      	cmp	r3, #0
   15796:	d00a      	beq.n	157ae <__gedf2+0x6a>
   15798:	e006      	b.n	157a8 <__gedf2+0x64>
   1579a:	2d00      	cmp	r5, #0
   1579c:	d102      	bne.n	157a4 <__gedf2+0x60>
   1579e:	4658      	mov	r0, fp
   157a0:	4302      	orrs	r2, r0
   157a2:	d001      	beq.n	157a8 <__gedf2+0x64>
   157a4:	4299      	cmp	r1, r3
   157a6:	d018      	beq.n	157da <__gedf2+0x96>
   157a8:	4248      	negs	r0, r1
   157aa:	2101      	movs	r1, #1
   157ac:	4308      	orrs	r0, r1
   157ae:	bc3c      	pop	{r2, r3, r4, r5}
   157b0:	4690      	mov	r8, r2
   157b2:	4699      	mov	r9, r3
   157b4:	46a2      	mov	sl, r4
   157b6:	46ab      	mov	fp, r5
   157b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
   157ba:	2800      	cmp	r0, #0
   157bc:	d0f2      	beq.n	157a4 <__gedf2+0x60>
   157be:	2001      	movs	r0, #1
   157c0:	3b01      	subs	r3, #1
   157c2:	4318      	orrs	r0, r3
   157c4:	e7f3      	b.n	157ae <__gedf2+0x6a>
   157c6:	0037      	movs	r7, r6
   157c8:	4307      	orrs	r7, r0
   157ca:	d0d1      	beq.n	15770 <__gedf2+0x2c>
   157cc:	2002      	movs	r0, #2
   157ce:	4240      	negs	r0, r0
   157d0:	e7ed      	b.n	157ae <__gedf2+0x6a>
   157d2:	465f      	mov	r7, fp
   157d4:	4317      	orrs	r7, r2
   157d6:	d0ce      	beq.n	15776 <__gedf2+0x32>
   157d8:	e7f8      	b.n	157cc <__gedf2+0x88>
   157da:	42ac      	cmp	r4, r5
   157dc:	dce4      	bgt.n	157a8 <__gedf2+0x64>
   157de:	da03      	bge.n	157e8 <__gedf2+0xa4>
   157e0:	1e48      	subs	r0, r1, #1
   157e2:	2101      	movs	r1, #1
   157e4:	4308      	orrs	r0, r1
   157e6:	e7e2      	b.n	157ae <__gedf2+0x6a>
   157e8:	455e      	cmp	r6, fp
   157ea:	d8dd      	bhi.n	157a8 <__gedf2+0x64>
   157ec:	d006      	beq.n	157fc <__gedf2+0xb8>
   157ee:	2000      	movs	r0, #0
   157f0:	455e      	cmp	r6, fp
   157f2:	d2dc      	bcs.n	157ae <__gedf2+0x6a>
   157f4:	2301      	movs	r3, #1
   157f6:	1e48      	subs	r0, r1, #1
   157f8:	4318      	orrs	r0, r3
   157fa:	e7d8      	b.n	157ae <__gedf2+0x6a>
   157fc:	45c4      	cmp	ip, r8
   157fe:	d8d3      	bhi.n	157a8 <__gedf2+0x64>
   15800:	2000      	movs	r0, #0
   15802:	45c4      	cmp	ip, r8
   15804:	d3f6      	bcc.n	157f4 <__gedf2+0xb0>
   15806:	e7d2      	b.n	157ae <__gedf2+0x6a>
   15808:	000007ff 	.word	0x000007ff

0001580c <__ledf2>:
   1580c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1580e:	464e      	mov	r6, r9
   15810:	4645      	mov	r5, r8
   15812:	46de      	mov	lr, fp
   15814:	4657      	mov	r7, sl
   15816:	005c      	lsls	r4, r3, #1
   15818:	b5e0      	push	{r5, r6, r7, lr}
   1581a:	031f      	lsls	r7, r3, #12
   1581c:	0fdb      	lsrs	r3, r3, #31
   1581e:	4699      	mov	r9, r3
   15820:	4b2a      	ldr	r3, [pc, #168]	; (158cc <__ledf2+0xc0>)
   15822:	030e      	lsls	r6, r1, #12
   15824:	004d      	lsls	r5, r1, #1
   15826:	0fc9      	lsrs	r1, r1, #31
   15828:	4684      	mov	ip, r0
   1582a:	0b36      	lsrs	r6, r6, #12
   1582c:	0d6d      	lsrs	r5, r5, #21
   1582e:	468b      	mov	fp, r1
   15830:	4690      	mov	r8, r2
   15832:	0b3f      	lsrs	r7, r7, #12
   15834:	0d64      	lsrs	r4, r4, #21
   15836:	429d      	cmp	r5, r3
   15838:	d020      	beq.n	1587c <__ledf2+0x70>
   1583a:	4b24      	ldr	r3, [pc, #144]	; (158cc <__ledf2+0xc0>)
   1583c:	429c      	cmp	r4, r3
   1583e:	d022      	beq.n	15886 <__ledf2+0x7a>
   15840:	2d00      	cmp	r5, #0
   15842:	d112      	bne.n	1586a <__ledf2+0x5e>
   15844:	4330      	orrs	r0, r6
   15846:	4243      	negs	r3, r0
   15848:	4143      	adcs	r3, r0
   1584a:	b2db      	uxtb	r3, r3
   1584c:	2c00      	cmp	r4, #0
   1584e:	d01f      	beq.n	15890 <__ledf2+0x84>
   15850:	2b00      	cmp	r3, #0
   15852:	d00c      	beq.n	1586e <__ledf2+0x62>
   15854:	464b      	mov	r3, r9
   15856:	2001      	movs	r0, #1
   15858:	3b01      	subs	r3, #1
   1585a:	4303      	orrs	r3, r0
   1585c:	0018      	movs	r0, r3
   1585e:	bc3c      	pop	{r2, r3, r4, r5}
   15860:	4690      	mov	r8, r2
   15862:	4699      	mov	r9, r3
   15864:	46a2      	mov	sl, r4
   15866:	46ab      	mov	fp, r5
   15868:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1586a:	2c00      	cmp	r4, #0
   1586c:	d016      	beq.n	1589c <__ledf2+0x90>
   1586e:	45cb      	cmp	fp, r9
   15870:	d017      	beq.n	158a2 <__ledf2+0x96>
   15872:	465b      	mov	r3, fp
   15874:	4259      	negs	r1, r3
   15876:	2301      	movs	r3, #1
   15878:	430b      	orrs	r3, r1
   1587a:	e7ef      	b.n	1585c <__ledf2+0x50>
   1587c:	0031      	movs	r1, r6
   1587e:	2302      	movs	r3, #2
   15880:	4301      	orrs	r1, r0
   15882:	d1eb      	bne.n	1585c <__ledf2+0x50>
   15884:	e7d9      	b.n	1583a <__ledf2+0x2e>
   15886:	0039      	movs	r1, r7
   15888:	2302      	movs	r3, #2
   1588a:	4311      	orrs	r1, r2
   1588c:	d1e6      	bne.n	1585c <__ledf2+0x50>
   1588e:	e7d7      	b.n	15840 <__ledf2+0x34>
   15890:	433a      	orrs	r2, r7
   15892:	d1dd      	bne.n	15850 <__ledf2+0x44>
   15894:	2300      	movs	r3, #0
   15896:	2800      	cmp	r0, #0
   15898:	d0e0      	beq.n	1585c <__ledf2+0x50>
   1589a:	e7ea      	b.n	15872 <__ledf2+0x66>
   1589c:	433a      	orrs	r2, r7
   1589e:	d1e6      	bne.n	1586e <__ledf2+0x62>
   158a0:	e7e7      	b.n	15872 <__ledf2+0x66>
   158a2:	42a5      	cmp	r5, r4
   158a4:	dce5      	bgt.n	15872 <__ledf2+0x66>
   158a6:	db05      	blt.n	158b4 <__ledf2+0xa8>
   158a8:	42be      	cmp	r6, r7
   158aa:	d8e2      	bhi.n	15872 <__ledf2+0x66>
   158ac:	d007      	beq.n	158be <__ledf2+0xb2>
   158ae:	2300      	movs	r3, #0
   158b0:	42be      	cmp	r6, r7
   158b2:	d2d3      	bcs.n	1585c <__ledf2+0x50>
   158b4:	4659      	mov	r1, fp
   158b6:	2301      	movs	r3, #1
   158b8:	3901      	subs	r1, #1
   158ba:	430b      	orrs	r3, r1
   158bc:	e7ce      	b.n	1585c <__ledf2+0x50>
   158be:	45c4      	cmp	ip, r8
   158c0:	d8d7      	bhi.n	15872 <__ledf2+0x66>
   158c2:	2300      	movs	r3, #0
   158c4:	45c4      	cmp	ip, r8
   158c6:	d3f5      	bcc.n	158b4 <__ledf2+0xa8>
   158c8:	e7c8      	b.n	1585c <__ledf2+0x50>
   158ca:	46c0      	nop			; (mov r8, r8)
   158cc:	000007ff 	.word	0x000007ff

000158d0 <__aeabi_dmul>:
   158d0:	b5f0      	push	{r4, r5, r6, r7, lr}
   158d2:	4657      	mov	r7, sl
   158d4:	4645      	mov	r5, r8
   158d6:	46de      	mov	lr, fp
   158d8:	464e      	mov	r6, r9
   158da:	b5e0      	push	{r5, r6, r7, lr}
   158dc:	030c      	lsls	r4, r1, #12
   158de:	4698      	mov	r8, r3
   158e0:	004e      	lsls	r6, r1, #1
   158e2:	0b23      	lsrs	r3, r4, #12
   158e4:	b087      	sub	sp, #28
   158e6:	0007      	movs	r7, r0
   158e8:	4692      	mov	sl, r2
   158ea:	469b      	mov	fp, r3
   158ec:	0d76      	lsrs	r6, r6, #21
   158ee:	0fcd      	lsrs	r5, r1, #31
   158f0:	2e00      	cmp	r6, #0
   158f2:	d06b      	beq.n	159cc <__aeabi_dmul+0xfc>
   158f4:	4b6d      	ldr	r3, [pc, #436]	; (15aac <__aeabi_dmul+0x1dc>)
   158f6:	429e      	cmp	r6, r3
   158f8:	d035      	beq.n	15966 <__aeabi_dmul+0x96>
   158fa:	2480      	movs	r4, #128	; 0x80
   158fc:	465b      	mov	r3, fp
   158fe:	0f42      	lsrs	r2, r0, #29
   15900:	0424      	lsls	r4, r4, #16
   15902:	00db      	lsls	r3, r3, #3
   15904:	4314      	orrs	r4, r2
   15906:	431c      	orrs	r4, r3
   15908:	00c3      	lsls	r3, r0, #3
   1590a:	4699      	mov	r9, r3
   1590c:	4b68      	ldr	r3, [pc, #416]	; (15ab0 <__aeabi_dmul+0x1e0>)
   1590e:	46a3      	mov	fp, r4
   15910:	469c      	mov	ip, r3
   15912:	2300      	movs	r3, #0
   15914:	2700      	movs	r7, #0
   15916:	4466      	add	r6, ip
   15918:	9302      	str	r3, [sp, #8]
   1591a:	4643      	mov	r3, r8
   1591c:	031c      	lsls	r4, r3, #12
   1591e:	005a      	lsls	r2, r3, #1
   15920:	0fdb      	lsrs	r3, r3, #31
   15922:	4650      	mov	r0, sl
   15924:	0b24      	lsrs	r4, r4, #12
   15926:	0d52      	lsrs	r2, r2, #21
   15928:	4698      	mov	r8, r3
   1592a:	d100      	bne.n	1592e <__aeabi_dmul+0x5e>
   1592c:	e076      	b.n	15a1c <__aeabi_dmul+0x14c>
   1592e:	4b5f      	ldr	r3, [pc, #380]	; (15aac <__aeabi_dmul+0x1dc>)
   15930:	429a      	cmp	r2, r3
   15932:	d06d      	beq.n	15a10 <__aeabi_dmul+0x140>
   15934:	2380      	movs	r3, #128	; 0x80
   15936:	0f41      	lsrs	r1, r0, #29
   15938:	041b      	lsls	r3, r3, #16
   1593a:	430b      	orrs	r3, r1
   1593c:	495c      	ldr	r1, [pc, #368]	; (15ab0 <__aeabi_dmul+0x1e0>)
   1593e:	00e4      	lsls	r4, r4, #3
   15940:	468c      	mov	ip, r1
   15942:	431c      	orrs	r4, r3
   15944:	00c3      	lsls	r3, r0, #3
   15946:	2000      	movs	r0, #0
   15948:	4462      	add	r2, ip
   1594a:	4641      	mov	r1, r8
   1594c:	18b6      	adds	r6, r6, r2
   1594e:	4069      	eors	r1, r5
   15950:	1c72      	adds	r2, r6, #1
   15952:	9101      	str	r1, [sp, #4]
   15954:	4694      	mov	ip, r2
   15956:	4307      	orrs	r7, r0
   15958:	2f0f      	cmp	r7, #15
   1595a:	d900      	bls.n	1595e <__aeabi_dmul+0x8e>
   1595c:	e0b0      	b.n	15ac0 <__aeabi_dmul+0x1f0>
   1595e:	4a55      	ldr	r2, [pc, #340]	; (15ab4 <__aeabi_dmul+0x1e4>)
   15960:	00bf      	lsls	r7, r7, #2
   15962:	59d2      	ldr	r2, [r2, r7]
   15964:	4697      	mov	pc, r2
   15966:	465b      	mov	r3, fp
   15968:	4303      	orrs	r3, r0
   1596a:	4699      	mov	r9, r3
   1596c:	d000      	beq.n	15970 <__aeabi_dmul+0xa0>
   1596e:	e087      	b.n	15a80 <__aeabi_dmul+0x1b0>
   15970:	2300      	movs	r3, #0
   15972:	469b      	mov	fp, r3
   15974:	3302      	adds	r3, #2
   15976:	2708      	movs	r7, #8
   15978:	9302      	str	r3, [sp, #8]
   1597a:	e7ce      	b.n	1591a <__aeabi_dmul+0x4a>
   1597c:	4642      	mov	r2, r8
   1597e:	9201      	str	r2, [sp, #4]
   15980:	2802      	cmp	r0, #2
   15982:	d067      	beq.n	15a54 <__aeabi_dmul+0x184>
   15984:	2803      	cmp	r0, #3
   15986:	d100      	bne.n	1598a <__aeabi_dmul+0xba>
   15988:	e20e      	b.n	15da8 <__aeabi_dmul+0x4d8>
   1598a:	2801      	cmp	r0, #1
   1598c:	d000      	beq.n	15990 <__aeabi_dmul+0xc0>
   1598e:	e162      	b.n	15c56 <__aeabi_dmul+0x386>
   15990:	2300      	movs	r3, #0
   15992:	2400      	movs	r4, #0
   15994:	2200      	movs	r2, #0
   15996:	4699      	mov	r9, r3
   15998:	9901      	ldr	r1, [sp, #4]
   1599a:	4001      	ands	r1, r0
   1599c:	b2cd      	uxtb	r5, r1
   1599e:	2100      	movs	r1, #0
   159a0:	0312      	lsls	r2, r2, #12
   159a2:	0d0b      	lsrs	r3, r1, #20
   159a4:	0b12      	lsrs	r2, r2, #12
   159a6:	051b      	lsls	r3, r3, #20
   159a8:	4313      	orrs	r3, r2
   159aa:	4a43      	ldr	r2, [pc, #268]	; (15ab8 <__aeabi_dmul+0x1e8>)
   159ac:	0524      	lsls	r4, r4, #20
   159ae:	4013      	ands	r3, r2
   159b0:	431c      	orrs	r4, r3
   159b2:	0064      	lsls	r4, r4, #1
   159b4:	07ed      	lsls	r5, r5, #31
   159b6:	0864      	lsrs	r4, r4, #1
   159b8:	432c      	orrs	r4, r5
   159ba:	4648      	mov	r0, r9
   159bc:	0021      	movs	r1, r4
   159be:	b007      	add	sp, #28
   159c0:	bc3c      	pop	{r2, r3, r4, r5}
   159c2:	4690      	mov	r8, r2
   159c4:	4699      	mov	r9, r3
   159c6:	46a2      	mov	sl, r4
   159c8:	46ab      	mov	fp, r5
   159ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
   159cc:	4303      	orrs	r3, r0
   159ce:	4699      	mov	r9, r3
   159d0:	d04f      	beq.n	15a72 <__aeabi_dmul+0x1a2>
   159d2:	465b      	mov	r3, fp
   159d4:	2b00      	cmp	r3, #0
   159d6:	d100      	bne.n	159da <__aeabi_dmul+0x10a>
   159d8:	e189      	b.n	15cee <__aeabi_dmul+0x41e>
   159da:	4658      	mov	r0, fp
   159dc:	f000 fe98 	bl	16710 <__clzsi2>
   159e0:	0003      	movs	r3, r0
   159e2:	3b0b      	subs	r3, #11
   159e4:	2b1c      	cmp	r3, #28
   159e6:	dd00      	ble.n	159ea <__aeabi_dmul+0x11a>
   159e8:	e17a      	b.n	15ce0 <__aeabi_dmul+0x410>
   159ea:	221d      	movs	r2, #29
   159ec:	1ad3      	subs	r3, r2, r3
   159ee:	003a      	movs	r2, r7
   159f0:	0001      	movs	r1, r0
   159f2:	465c      	mov	r4, fp
   159f4:	40da      	lsrs	r2, r3
   159f6:	3908      	subs	r1, #8
   159f8:	408c      	lsls	r4, r1
   159fa:	0013      	movs	r3, r2
   159fc:	408f      	lsls	r7, r1
   159fe:	4323      	orrs	r3, r4
   15a00:	469b      	mov	fp, r3
   15a02:	46b9      	mov	r9, r7
   15a04:	2300      	movs	r3, #0
   15a06:	4e2d      	ldr	r6, [pc, #180]	; (15abc <__aeabi_dmul+0x1ec>)
   15a08:	2700      	movs	r7, #0
   15a0a:	1a36      	subs	r6, r6, r0
   15a0c:	9302      	str	r3, [sp, #8]
   15a0e:	e784      	b.n	1591a <__aeabi_dmul+0x4a>
   15a10:	4653      	mov	r3, sl
   15a12:	4323      	orrs	r3, r4
   15a14:	d12a      	bne.n	15a6c <__aeabi_dmul+0x19c>
   15a16:	2400      	movs	r4, #0
   15a18:	2002      	movs	r0, #2
   15a1a:	e796      	b.n	1594a <__aeabi_dmul+0x7a>
   15a1c:	4653      	mov	r3, sl
   15a1e:	4323      	orrs	r3, r4
   15a20:	d020      	beq.n	15a64 <__aeabi_dmul+0x194>
   15a22:	2c00      	cmp	r4, #0
   15a24:	d100      	bne.n	15a28 <__aeabi_dmul+0x158>
   15a26:	e157      	b.n	15cd8 <__aeabi_dmul+0x408>
   15a28:	0020      	movs	r0, r4
   15a2a:	f000 fe71 	bl	16710 <__clzsi2>
   15a2e:	0003      	movs	r3, r0
   15a30:	3b0b      	subs	r3, #11
   15a32:	2b1c      	cmp	r3, #28
   15a34:	dd00      	ble.n	15a38 <__aeabi_dmul+0x168>
   15a36:	e149      	b.n	15ccc <__aeabi_dmul+0x3fc>
   15a38:	211d      	movs	r1, #29
   15a3a:	1acb      	subs	r3, r1, r3
   15a3c:	4651      	mov	r1, sl
   15a3e:	0002      	movs	r2, r0
   15a40:	40d9      	lsrs	r1, r3
   15a42:	4653      	mov	r3, sl
   15a44:	3a08      	subs	r2, #8
   15a46:	4094      	lsls	r4, r2
   15a48:	4093      	lsls	r3, r2
   15a4a:	430c      	orrs	r4, r1
   15a4c:	4a1b      	ldr	r2, [pc, #108]	; (15abc <__aeabi_dmul+0x1ec>)
   15a4e:	1a12      	subs	r2, r2, r0
   15a50:	2000      	movs	r0, #0
   15a52:	e77a      	b.n	1594a <__aeabi_dmul+0x7a>
   15a54:	2501      	movs	r5, #1
   15a56:	9b01      	ldr	r3, [sp, #4]
   15a58:	4c14      	ldr	r4, [pc, #80]	; (15aac <__aeabi_dmul+0x1dc>)
   15a5a:	401d      	ands	r5, r3
   15a5c:	2300      	movs	r3, #0
   15a5e:	2200      	movs	r2, #0
   15a60:	4699      	mov	r9, r3
   15a62:	e79c      	b.n	1599e <__aeabi_dmul+0xce>
   15a64:	2400      	movs	r4, #0
   15a66:	2200      	movs	r2, #0
   15a68:	2001      	movs	r0, #1
   15a6a:	e76e      	b.n	1594a <__aeabi_dmul+0x7a>
   15a6c:	4653      	mov	r3, sl
   15a6e:	2003      	movs	r0, #3
   15a70:	e76b      	b.n	1594a <__aeabi_dmul+0x7a>
   15a72:	2300      	movs	r3, #0
   15a74:	469b      	mov	fp, r3
   15a76:	3301      	adds	r3, #1
   15a78:	2704      	movs	r7, #4
   15a7a:	2600      	movs	r6, #0
   15a7c:	9302      	str	r3, [sp, #8]
   15a7e:	e74c      	b.n	1591a <__aeabi_dmul+0x4a>
   15a80:	2303      	movs	r3, #3
   15a82:	4681      	mov	r9, r0
   15a84:	270c      	movs	r7, #12
   15a86:	9302      	str	r3, [sp, #8]
   15a88:	e747      	b.n	1591a <__aeabi_dmul+0x4a>
   15a8a:	2280      	movs	r2, #128	; 0x80
   15a8c:	2300      	movs	r3, #0
   15a8e:	2500      	movs	r5, #0
   15a90:	0312      	lsls	r2, r2, #12
   15a92:	4699      	mov	r9, r3
   15a94:	4c05      	ldr	r4, [pc, #20]	; (15aac <__aeabi_dmul+0x1dc>)
   15a96:	e782      	b.n	1599e <__aeabi_dmul+0xce>
   15a98:	465c      	mov	r4, fp
   15a9a:	464b      	mov	r3, r9
   15a9c:	9802      	ldr	r0, [sp, #8]
   15a9e:	e76f      	b.n	15980 <__aeabi_dmul+0xb0>
   15aa0:	465c      	mov	r4, fp
   15aa2:	464b      	mov	r3, r9
   15aa4:	9501      	str	r5, [sp, #4]
   15aa6:	9802      	ldr	r0, [sp, #8]
   15aa8:	e76a      	b.n	15980 <__aeabi_dmul+0xb0>
   15aaa:	46c0      	nop			; (mov r8, r8)
   15aac:	000007ff 	.word	0x000007ff
   15ab0:	fffffc01 	.word	0xfffffc01
   15ab4:	00018e64 	.word	0x00018e64
   15ab8:	800fffff 	.word	0x800fffff
   15abc:	fffffc0d 	.word	0xfffffc0d
   15ac0:	464a      	mov	r2, r9
   15ac2:	4649      	mov	r1, r9
   15ac4:	0c17      	lsrs	r7, r2, #16
   15ac6:	0c1a      	lsrs	r2, r3, #16
   15ac8:	041b      	lsls	r3, r3, #16
   15aca:	0c1b      	lsrs	r3, r3, #16
   15acc:	0408      	lsls	r0, r1, #16
   15ace:	0019      	movs	r1, r3
   15ad0:	0c00      	lsrs	r0, r0, #16
   15ad2:	4341      	muls	r1, r0
   15ad4:	0015      	movs	r5, r2
   15ad6:	4688      	mov	r8, r1
   15ad8:	0019      	movs	r1, r3
   15ada:	437d      	muls	r5, r7
   15adc:	4379      	muls	r1, r7
   15ade:	9503      	str	r5, [sp, #12]
   15ae0:	4689      	mov	r9, r1
   15ae2:	0029      	movs	r1, r5
   15ae4:	0015      	movs	r5, r2
   15ae6:	4345      	muls	r5, r0
   15ae8:	444d      	add	r5, r9
   15aea:	9502      	str	r5, [sp, #8]
   15aec:	4645      	mov	r5, r8
   15aee:	0c2d      	lsrs	r5, r5, #16
   15af0:	46aa      	mov	sl, r5
   15af2:	9d02      	ldr	r5, [sp, #8]
   15af4:	4455      	add	r5, sl
   15af6:	45a9      	cmp	r9, r5
   15af8:	d906      	bls.n	15b08 <__aeabi_dmul+0x238>
   15afa:	468a      	mov	sl, r1
   15afc:	2180      	movs	r1, #128	; 0x80
   15afe:	0249      	lsls	r1, r1, #9
   15b00:	4689      	mov	r9, r1
   15b02:	44ca      	add	sl, r9
   15b04:	4651      	mov	r1, sl
   15b06:	9103      	str	r1, [sp, #12]
   15b08:	0c29      	lsrs	r1, r5, #16
   15b0a:	9104      	str	r1, [sp, #16]
   15b0c:	4641      	mov	r1, r8
   15b0e:	0409      	lsls	r1, r1, #16
   15b10:	042d      	lsls	r5, r5, #16
   15b12:	0c09      	lsrs	r1, r1, #16
   15b14:	4688      	mov	r8, r1
   15b16:	0029      	movs	r1, r5
   15b18:	0c25      	lsrs	r5, r4, #16
   15b1a:	0424      	lsls	r4, r4, #16
   15b1c:	4441      	add	r1, r8
   15b1e:	0c24      	lsrs	r4, r4, #16
   15b20:	9105      	str	r1, [sp, #20]
   15b22:	0021      	movs	r1, r4
   15b24:	4341      	muls	r1, r0
   15b26:	4688      	mov	r8, r1
   15b28:	0021      	movs	r1, r4
   15b2a:	4379      	muls	r1, r7
   15b2c:	468a      	mov	sl, r1
   15b2e:	4368      	muls	r0, r5
   15b30:	4641      	mov	r1, r8
   15b32:	4450      	add	r0, sl
   15b34:	4681      	mov	r9, r0
   15b36:	0c08      	lsrs	r0, r1, #16
   15b38:	4448      	add	r0, r9
   15b3a:	436f      	muls	r7, r5
   15b3c:	4582      	cmp	sl, r0
   15b3e:	d903      	bls.n	15b48 <__aeabi_dmul+0x278>
   15b40:	2180      	movs	r1, #128	; 0x80
   15b42:	0249      	lsls	r1, r1, #9
   15b44:	4689      	mov	r9, r1
   15b46:	444f      	add	r7, r9
   15b48:	0c01      	lsrs	r1, r0, #16
   15b4a:	4689      	mov	r9, r1
   15b4c:	0039      	movs	r1, r7
   15b4e:	4449      	add	r1, r9
   15b50:	9102      	str	r1, [sp, #8]
   15b52:	4641      	mov	r1, r8
   15b54:	040f      	lsls	r7, r1, #16
   15b56:	9904      	ldr	r1, [sp, #16]
   15b58:	0c3f      	lsrs	r7, r7, #16
   15b5a:	4688      	mov	r8, r1
   15b5c:	0400      	lsls	r0, r0, #16
   15b5e:	19c0      	adds	r0, r0, r7
   15b60:	4480      	add	r8, r0
   15b62:	4641      	mov	r1, r8
   15b64:	9104      	str	r1, [sp, #16]
   15b66:	4659      	mov	r1, fp
   15b68:	0c0f      	lsrs	r7, r1, #16
   15b6a:	0409      	lsls	r1, r1, #16
   15b6c:	0c09      	lsrs	r1, r1, #16
   15b6e:	4688      	mov	r8, r1
   15b70:	4359      	muls	r1, r3
   15b72:	468a      	mov	sl, r1
   15b74:	0039      	movs	r1, r7
   15b76:	4351      	muls	r1, r2
   15b78:	4689      	mov	r9, r1
   15b7a:	4641      	mov	r1, r8
   15b7c:	434a      	muls	r2, r1
   15b7e:	4651      	mov	r1, sl
   15b80:	0c09      	lsrs	r1, r1, #16
   15b82:	468b      	mov	fp, r1
   15b84:	437b      	muls	r3, r7
   15b86:	18d2      	adds	r2, r2, r3
   15b88:	445a      	add	r2, fp
   15b8a:	4293      	cmp	r3, r2
   15b8c:	d903      	bls.n	15b96 <__aeabi_dmul+0x2c6>
   15b8e:	2380      	movs	r3, #128	; 0x80
   15b90:	025b      	lsls	r3, r3, #9
   15b92:	469b      	mov	fp, r3
   15b94:	44d9      	add	r9, fp
   15b96:	4651      	mov	r1, sl
   15b98:	0409      	lsls	r1, r1, #16
   15b9a:	0c09      	lsrs	r1, r1, #16
   15b9c:	468a      	mov	sl, r1
   15b9e:	4641      	mov	r1, r8
   15ba0:	4361      	muls	r1, r4
   15ba2:	437c      	muls	r4, r7
   15ba4:	0c13      	lsrs	r3, r2, #16
   15ba6:	0412      	lsls	r2, r2, #16
   15ba8:	444b      	add	r3, r9
   15baa:	4452      	add	r2, sl
   15bac:	46a1      	mov	r9, r4
   15bae:	468a      	mov	sl, r1
   15bb0:	003c      	movs	r4, r7
   15bb2:	4641      	mov	r1, r8
   15bb4:	436c      	muls	r4, r5
   15bb6:	434d      	muls	r5, r1
   15bb8:	4651      	mov	r1, sl
   15bba:	444d      	add	r5, r9
   15bbc:	0c0f      	lsrs	r7, r1, #16
   15bbe:	197d      	adds	r5, r7, r5
   15bc0:	45a9      	cmp	r9, r5
   15bc2:	d903      	bls.n	15bcc <__aeabi_dmul+0x2fc>
   15bc4:	2180      	movs	r1, #128	; 0x80
   15bc6:	0249      	lsls	r1, r1, #9
   15bc8:	4688      	mov	r8, r1
   15bca:	4444      	add	r4, r8
   15bcc:	9f04      	ldr	r7, [sp, #16]
   15bce:	9903      	ldr	r1, [sp, #12]
   15bd0:	46b8      	mov	r8, r7
   15bd2:	4441      	add	r1, r8
   15bd4:	468b      	mov	fp, r1
   15bd6:	4583      	cmp	fp, r0
   15bd8:	4180      	sbcs	r0, r0
   15bda:	4241      	negs	r1, r0
   15bdc:	4688      	mov	r8, r1
   15bde:	4651      	mov	r1, sl
   15be0:	0408      	lsls	r0, r1, #16
   15be2:	042f      	lsls	r7, r5, #16
   15be4:	0c00      	lsrs	r0, r0, #16
   15be6:	183f      	adds	r7, r7, r0
   15be8:	4658      	mov	r0, fp
   15bea:	9902      	ldr	r1, [sp, #8]
   15bec:	1810      	adds	r0, r2, r0
   15bee:	4689      	mov	r9, r1
   15bf0:	4290      	cmp	r0, r2
   15bf2:	4192      	sbcs	r2, r2
   15bf4:	444f      	add	r7, r9
   15bf6:	46ba      	mov	sl, r7
   15bf8:	4252      	negs	r2, r2
   15bfa:	4699      	mov	r9, r3
   15bfc:	4693      	mov	fp, r2
   15bfe:	44c2      	add	sl, r8
   15c00:	44d1      	add	r9, sl
   15c02:	44cb      	add	fp, r9
   15c04:	428f      	cmp	r7, r1
   15c06:	41bf      	sbcs	r7, r7
   15c08:	45c2      	cmp	sl, r8
   15c0a:	4189      	sbcs	r1, r1
   15c0c:	4599      	cmp	r9, r3
   15c0e:	419b      	sbcs	r3, r3
   15c10:	4593      	cmp	fp, r2
   15c12:	4192      	sbcs	r2, r2
   15c14:	427f      	negs	r7, r7
   15c16:	4249      	negs	r1, r1
   15c18:	0c2d      	lsrs	r5, r5, #16
   15c1a:	4252      	negs	r2, r2
   15c1c:	430f      	orrs	r7, r1
   15c1e:	425b      	negs	r3, r3
   15c20:	4313      	orrs	r3, r2
   15c22:	197f      	adds	r7, r7, r5
   15c24:	18ff      	adds	r7, r7, r3
   15c26:	465b      	mov	r3, fp
   15c28:	193c      	adds	r4, r7, r4
   15c2a:	0ddb      	lsrs	r3, r3, #23
   15c2c:	9a05      	ldr	r2, [sp, #20]
   15c2e:	0264      	lsls	r4, r4, #9
   15c30:	431c      	orrs	r4, r3
   15c32:	0243      	lsls	r3, r0, #9
   15c34:	4313      	orrs	r3, r2
   15c36:	1e5d      	subs	r5, r3, #1
   15c38:	41ab      	sbcs	r3, r5
   15c3a:	465a      	mov	r2, fp
   15c3c:	0dc0      	lsrs	r0, r0, #23
   15c3e:	4303      	orrs	r3, r0
   15c40:	0252      	lsls	r2, r2, #9
   15c42:	4313      	orrs	r3, r2
   15c44:	01e2      	lsls	r2, r4, #7
   15c46:	d556      	bpl.n	15cf6 <__aeabi_dmul+0x426>
   15c48:	2001      	movs	r0, #1
   15c4a:	085a      	lsrs	r2, r3, #1
   15c4c:	4003      	ands	r3, r0
   15c4e:	4313      	orrs	r3, r2
   15c50:	07e2      	lsls	r2, r4, #31
   15c52:	4313      	orrs	r3, r2
   15c54:	0864      	lsrs	r4, r4, #1
   15c56:	485a      	ldr	r0, [pc, #360]	; (15dc0 <__aeabi_dmul+0x4f0>)
   15c58:	4460      	add	r0, ip
   15c5a:	2800      	cmp	r0, #0
   15c5c:	dd4d      	ble.n	15cfa <__aeabi_dmul+0x42a>
   15c5e:	075a      	lsls	r2, r3, #29
   15c60:	d009      	beq.n	15c76 <__aeabi_dmul+0x3a6>
   15c62:	220f      	movs	r2, #15
   15c64:	401a      	ands	r2, r3
   15c66:	2a04      	cmp	r2, #4
   15c68:	d005      	beq.n	15c76 <__aeabi_dmul+0x3a6>
   15c6a:	1d1a      	adds	r2, r3, #4
   15c6c:	429a      	cmp	r2, r3
   15c6e:	419b      	sbcs	r3, r3
   15c70:	425b      	negs	r3, r3
   15c72:	18e4      	adds	r4, r4, r3
   15c74:	0013      	movs	r3, r2
   15c76:	01e2      	lsls	r2, r4, #7
   15c78:	d504      	bpl.n	15c84 <__aeabi_dmul+0x3b4>
   15c7a:	2080      	movs	r0, #128	; 0x80
   15c7c:	4a51      	ldr	r2, [pc, #324]	; (15dc4 <__aeabi_dmul+0x4f4>)
   15c7e:	00c0      	lsls	r0, r0, #3
   15c80:	4014      	ands	r4, r2
   15c82:	4460      	add	r0, ip
   15c84:	4a50      	ldr	r2, [pc, #320]	; (15dc8 <__aeabi_dmul+0x4f8>)
   15c86:	4290      	cmp	r0, r2
   15c88:	dd00      	ble.n	15c8c <__aeabi_dmul+0x3bc>
   15c8a:	e6e3      	b.n	15a54 <__aeabi_dmul+0x184>
   15c8c:	2501      	movs	r5, #1
   15c8e:	08db      	lsrs	r3, r3, #3
   15c90:	0762      	lsls	r2, r4, #29
   15c92:	431a      	orrs	r2, r3
   15c94:	0264      	lsls	r4, r4, #9
   15c96:	9b01      	ldr	r3, [sp, #4]
   15c98:	4691      	mov	r9, r2
   15c9a:	0b22      	lsrs	r2, r4, #12
   15c9c:	0544      	lsls	r4, r0, #21
   15c9e:	0d64      	lsrs	r4, r4, #21
   15ca0:	401d      	ands	r5, r3
   15ca2:	e67c      	b.n	1599e <__aeabi_dmul+0xce>
   15ca4:	2280      	movs	r2, #128	; 0x80
   15ca6:	4659      	mov	r1, fp
   15ca8:	0312      	lsls	r2, r2, #12
   15caa:	4211      	tst	r1, r2
   15cac:	d008      	beq.n	15cc0 <__aeabi_dmul+0x3f0>
   15cae:	4214      	tst	r4, r2
   15cb0:	d106      	bne.n	15cc0 <__aeabi_dmul+0x3f0>
   15cb2:	4322      	orrs	r2, r4
   15cb4:	0312      	lsls	r2, r2, #12
   15cb6:	0b12      	lsrs	r2, r2, #12
   15cb8:	4645      	mov	r5, r8
   15cba:	4699      	mov	r9, r3
   15cbc:	4c43      	ldr	r4, [pc, #268]	; (15dcc <__aeabi_dmul+0x4fc>)
   15cbe:	e66e      	b.n	1599e <__aeabi_dmul+0xce>
   15cc0:	465b      	mov	r3, fp
   15cc2:	431a      	orrs	r2, r3
   15cc4:	0312      	lsls	r2, r2, #12
   15cc6:	0b12      	lsrs	r2, r2, #12
   15cc8:	4c40      	ldr	r4, [pc, #256]	; (15dcc <__aeabi_dmul+0x4fc>)
   15cca:	e668      	b.n	1599e <__aeabi_dmul+0xce>
   15ccc:	0003      	movs	r3, r0
   15cce:	4654      	mov	r4, sl
   15cd0:	3b28      	subs	r3, #40	; 0x28
   15cd2:	409c      	lsls	r4, r3
   15cd4:	2300      	movs	r3, #0
   15cd6:	e6b9      	b.n	15a4c <__aeabi_dmul+0x17c>
   15cd8:	f000 fd1a 	bl	16710 <__clzsi2>
   15cdc:	3020      	adds	r0, #32
   15cde:	e6a6      	b.n	15a2e <__aeabi_dmul+0x15e>
   15ce0:	0003      	movs	r3, r0
   15ce2:	3b28      	subs	r3, #40	; 0x28
   15ce4:	409f      	lsls	r7, r3
   15ce6:	2300      	movs	r3, #0
   15ce8:	46bb      	mov	fp, r7
   15cea:	4699      	mov	r9, r3
   15cec:	e68a      	b.n	15a04 <__aeabi_dmul+0x134>
   15cee:	f000 fd0f 	bl	16710 <__clzsi2>
   15cf2:	3020      	adds	r0, #32
   15cf4:	e674      	b.n	159e0 <__aeabi_dmul+0x110>
   15cf6:	46b4      	mov	ip, r6
   15cf8:	e7ad      	b.n	15c56 <__aeabi_dmul+0x386>
   15cfa:	2501      	movs	r5, #1
   15cfc:	1a2a      	subs	r2, r5, r0
   15cfe:	2a38      	cmp	r2, #56	; 0x38
   15d00:	dd06      	ble.n	15d10 <__aeabi_dmul+0x440>
   15d02:	9b01      	ldr	r3, [sp, #4]
   15d04:	2400      	movs	r4, #0
   15d06:	401d      	ands	r5, r3
   15d08:	2300      	movs	r3, #0
   15d0a:	2200      	movs	r2, #0
   15d0c:	4699      	mov	r9, r3
   15d0e:	e646      	b.n	1599e <__aeabi_dmul+0xce>
   15d10:	2a1f      	cmp	r2, #31
   15d12:	dc21      	bgt.n	15d58 <__aeabi_dmul+0x488>
   15d14:	2520      	movs	r5, #32
   15d16:	0020      	movs	r0, r4
   15d18:	1aad      	subs	r5, r5, r2
   15d1a:	001e      	movs	r6, r3
   15d1c:	40ab      	lsls	r3, r5
   15d1e:	40a8      	lsls	r0, r5
   15d20:	40d6      	lsrs	r6, r2
   15d22:	1e5d      	subs	r5, r3, #1
   15d24:	41ab      	sbcs	r3, r5
   15d26:	4330      	orrs	r0, r6
   15d28:	4318      	orrs	r0, r3
   15d2a:	40d4      	lsrs	r4, r2
   15d2c:	0743      	lsls	r3, r0, #29
   15d2e:	d009      	beq.n	15d44 <__aeabi_dmul+0x474>
   15d30:	230f      	movs	r3, #15
   15d32:	4003      	ands	r3, r0
   15d34:	2b04      	cmp	r3, #4
   15d36:	d005      	beq.n	15d44 <__aeabi_dmul+0x474>
   15d38:	0003      	movs	r3, r0
   15d3a:	1d18      	adds	r0, r3, #4
   15d3c:	4298      	cmp	r0, r3
   15d3e:	419b      	sbcs	r3, r3
   15d40:	425b      	negs	r3, r3
   15d42:	18e4      	adds	r4, r4, r3
   15d44:	0223      	lsls	r3, r4, #8
   15d46:	d521      	bpl.n	15d8c <__aeabi_dmul+0x4bc>
   15d48:	2501      	movs	r5, #1
   15d4a:	9b01      	ldr	r3, [sp, #4]
   15d4c:	2401      	movs	r4, #1
   15d4e:	401d      	ands	r5, r3
   15d50:	2300      	movs	r3, #0
   15d52:	2200      	movs	r2, #0
   15d54:	4699      	mov	r9, r3
   15d56:	e622      	b.n	1599e <__aeabi_dmul+0xce>
   15d58:	251f      	movs	r5, #31
   15d5a:	0021      	movs	r1, r4
   15d5c:	426d      	negs	r5, r5
   15d5e:	1a28      	subs	r0, r5, r0
   15d60:	40c1      	lsrs	r1, r0
   15d62:	0008      	movs	r0, r1
   15d64:	2a20      	cmp	r2, #32
   15d66:	d01d      	beq.n	15da4 <__aeabi_dmul+0x4d4>
   15d68:	355f      	adds	r5, #95	; 0x5f
   15d6a:	1aaa      	subs	r2, r5, r2
   15d6c:	4094      	lsls	r4, r2
   15d6e:	4323      	orrs	r3, r4
   15d70:	1e5c      	subs	r4, r3, #1
   15d72:	41a3      	sbcs	r3, r4
   15d74:	2507      	movs	r5, #7
   15d76:	4303      	orrs	r3, r0
   15d78:	401d      	ands	r5, r3
   15d7a:	2200      	movs	r2, #0
   15d7c:	2d00      	cmp	r5, #0
   15d7e:	d009      	beq.n	15d94 <__aeabi_dmul+0x4c4>
   15d80:	220f      	movs	r2, #15
   15d82:	2400      	movs	r4, #0
   15d84:	401a      	ands	r2, r3
   15d86:	0018      	movs	r0, r3
   15d88:	2a04      	cmp	r2, #4
   15d8a:	d1d6      	bne.n	15d3a <__aeabi_dmul+0x46a>
   15d8c:	0003      	movs	r3, r0
   15d8e:	0765      	lsls	r5, r4, #29
   15d90:	0264      	lsls	r4, r4, #9
   15d92:	0b22      	lsrs	r2, r4, #12
   15d94:	08db      	lsrs	r3, r3, #3
   15d96:	432b      	orrs	r3, r5
   15d98:	2501      	movs	r5, #1
   15d9a:	4699      	mov	r9, r3
   15d9c:	9b01      	ldr	r3, [sp, #4]
   15d9e:	2400      	movs	r4, #0
   15da0:	401d      	ands	r5, r3
   15da2:	e5fc      	b.n	1599e <__aeabi_dmul+0xce>
   15da4:	2400      	movs	r4, #0
   15da6:	e7e2      	b.n	15d6e <__aeabi_dmul+0x49e>
   15da8:	2280      	movs	r2, #128	; 0x80
   15daa:	2501      	movs	r5, #1
   15dac:	0312      	lsls	r2, r2, #12
   15dae:	4322      	orrs	r2, r4
   15db0:	9901      	ldr	r1, [sp, #4]
   15db2:	0312      	lsls	r2, r2, #12
   15db4:	0b12      	lsrs	r2, r2, #12
   15db6:	400d      	ands	r5, r1
   15db8:	4699      	mov	r9, r3
   15dba:	4c04      	ldr	r4, [pc, #16]	; (15dcc <__aeabi_dmul+0x4fc>)
   15dbc:	e5ef      	b.n	1599e <__aeabi_dmul+0xce>
   15dbe:	46c0      	nop			; (mov r8, r8)
   15dc0:	000003ff 	.word	0x000003ff
   15dc4:	feffffff 	.word	0xfeffffff
   15dc8:	000007fe 	.word	0x000007fe
   15dcc:	000007ff 	.word	0x000007ff

00015dd0 <__aeabi_dsub>:
   15dd0:	b5f0      	push	{r4, r5, r6, r7, lr}
   15dd2:	4646      	mov	r6, r8
   15dd4:	46d6      	mov	lr, sl
   15dd6:	464f      	mov	r7, r9
   15dd8:	030c      	lsls	r4, r1, #12
   15dda:	b5c0      	push	{r6, r7, lr}
   15ddc:	0fcd      	lsrs	r5, r1, #31
   15dde:	004e      	lsls	r6, r1, #1
   15de0:	0a61      	lsrs	r1, r4, #9
   15de2:	0f44      	lsrs	r4, r0, #29
   15de4:	430c      	orrs	r4, r1
   15de6:	00c1      	lsls	r1, r0, #3
   15de8:	0058      	lsls	r0, r3, #1
   15dea:	0d40      	lsrs	r0, r0, #21
   15dec:	4684      	mov	ip, r0
   15dee:	468a      	mov	sl, r1
   15df0:	000f      	movs	r7, r1
   15df2:	0319      	lsls	r1, r3, #12
   15df4:	0f50      	lsrs	r0, r2, #29
   15df6:	0a49      	lsrs	r1, r1, #9
   15df8:	4301      	orrs	r1, r0
   15dfa:	48c6      	ldr	r0, [pc, #792]	; (16114 <__aeabi_dsub+0x344>)
   15dfc:	0d76      	lsrs	r6, r6, #21
   15dfe:	46a8      	mov	r8, r5
   15e00:	0fdb      	lsrs	r3, r3, #31
   15e02:	00d2      	lsls	r2, r2, #3
   15e04:	4584      	cmp	ip, r0
   15e06:	d100      	bne.n	15e0a <__aeabi_dsub+0x3a>
   15e08:	e0d8      	b.n	15fbc <__aeabi_dsub+0x1ec>
   15e0a:	2001      	movs	r0, #1
   15e0c:	4043      	eors	r3, r0
   15e0e:	42ab      	cmp	r3, r5
   15e10:	d100      	bne.n	15e14 <__aeabi_dsub+0x44>
   15e12:	e0a6      	b.n	15f62 <__aeabi_dsub+0x192>
   15e14:	4660      	mov	r0, ip
   15e16:	1a35      	subs	r5, r6, r0
   15e18:	2d00      	cmp	r5, #0
   15e1a:	dc00      	bgt.n	15e1e <__aeabi_dsub+0x4e>
   15e1c:	e105      	b.n	1602a <__aeabi_dsub+0x25a>
   15e1e:	2800      	cmp	r0, #0
   15e20:	d110      	bne.n	15e44 <__aeabi_dsub+0x74>
   15e22:	000b      	movs	r3, r1
   15e24:	4313      	orrs	r3, r2
   15e26:	d100      	bne.n	15e2a <__aeabi_dsub+0x5a>
   15e28:	e0d7      	b.n	15fda <__aeabi_dsub+0x20a>
   15e2a:	1e6b      	subs	r3, r5, #1
   15e2c:	2b00      	cmp	r3, #0
   15e2e:	d000      	beq.n	15e32 <__aeabi_dsub+0x62>
   15e30:	e14b      	b.n	160ca <__aeabi_dsub+0x2fa>
   15e32:	4653      	mov	r3, sl
   15e34:	1a9f      	subs	r7, r3, r2
   15e36:	45ba      	cmp	sl, r7
   15e38:	4180      	sbcs	r0, r0
   15e3a:	1a64      	subs	r4, r4, r1
   15e3c:	4240      	negs	r0, r0
   15e3e:	1a24      	subs	r4, r4, r0
   15e40:	2601      	movs	r6, #1
   15e42:	e01e      	b.n	15e82 <__aeabi_dsub+0xb2>
   15e44:	4bb3      	ldr	r3, [pc, #716]	; (16114 <__aeabi_dsub+0x344>)
   15e46:	429e      	cmp	r6, r3
   15e48:	d048      	beq.n	15edc <__aeabi_dsub+0x10c>
   15e4a:	2380      	movs	r3, #128	; 0x80
   15e4c:	041b      	lsls	r3, r3, #16
   15e4e:	4319      	orrs	r1, r3
   15e50:	2d38      	cmp	r5, #56	; 0x38
   15e52:	dd00      	ble.n	15e56 <__aeabi_dsub+0x86>
   15e54:	e119      	b.n	1608a <__aeabi_dsub+0x2ba>
   15e56:	2d1f      	cmp	r5, #31
   15e58:	dd00      	ble.n	15e5c <__aeabi_dsub+0x8c>
   15e5a:	e14c      	b.n	160f6 <__aeabi_dsub+0x326>
   15e5c:	2320      	movs	r3, #32
   15e5e:	000f      	movs	r7, r1
   15e60:	1b5b      	subs	r3, r3, r5
   15e62:	0010      	movs	r0, r2
   15e64:	409a      	lsls	r2, r3
   15e66:	409f      	lsls	r7, r3
   15e68:	40e8      	lsrs	r0, r5
   15e6a:	1e53      	subs	r3, r2, #1
   15e6c:	419a      	sbcs	r2, r3
   15e6e:	40e9      	lsrs	r1, r5
   15e70:	4307      	orrs	r7, r0
   15e72:	4317      	orrs	r7, r2
   15e74:	4653      	mov	r3, sl
   15e76:	1bdf      	subs	r7, r3, r7
   15e78:	1a61      	subs	r1, r4, r1
   15e7a:	45ba      	cmp	sl, r7
   15e7c:	41a4      	sbcs	r4, r4
   15e7e:	4264      	negs	r4, r4
   15e80:	1b0c      	subs	r4, r1, r4
   15e82:	0223      	lsls	r3, r4, #8
   15e84:	d400      	bmi.n	15e88 <__aeabi_dsub+0xb8>
   15e86:	e0c5      	b.n	16014 <__aeabi_dsub+0x244>
   15e88:	0264      	lsls	r4, r4, #9
   15e8a:	0a65      	lsrs	r5, r4, #9
   15e8c:	2d00      	cmp	r5, #0
   15e8e:	d100      	bne.n	15e92 <__aeabi_dsub+0xc2>
   15e90:	e0f6      	b.n	16080 <__aeabi_dsub+0x2b0>
   15e92:	0028      	movs	r0, r5
   15e94:	f000 fc3c 	bl	16710 <__clzsi2>
   15e98:	0003      	movs	r3, r0
   15e9a:	3b08      	subs	r3, #8
   15e9c:	2b1f      	cmp	r3, #31
   15e9e:	dd00      	ble.n	15ea2 <__aeabi_dsub+0xd2>
   15ea0:	e0e9      	b.n	16076 <__aeabi_dsub+0x2a6>
   15ea2:	2220      	movs	r2, #32
   15ea4:	003c      	movs	r4, r7
   15ea6:	1ad2      	subs	r2, r2, r3
   15ea8:	409d      	lsls	r5, r3
   15eaa:	40d4      	lsrs	r4, r2
   15eac:	409f      	lsls	r7, r3
   15eae:	4325      	orrs	r5, r4
   15eb0:	429e      	cmp	r6, r3
   15eb2:	dd00      	ble.n	15eb6 <__aeabi_dsub+0xe6>
   15eb4:	e0db      	b.n	1606e <__aeabi_dsub+0x29e>
   15eb6:	1b9e      	subs	r6, r3, r6
   15eb8:	1c73      	adds	r3, r6, #1
   15eba:	2b1f      	cmp	r3, #31
   15ebc:	dd00      	ble.n	15ec0 <__aeabi_dsub+0xf0>
   15ebe:	e10a      	b.n	160d6 <__aeabi_dsub+0x306>
   15ec0:	2220      	movs	r2, #32
   15ec2:	0038      	movs	r0, r7
   15ec4:	1ad2      	subs	r2, r2, r3
   15ec6:	0029      	movs	r1, r5
   15ec8:	4097      	lsls	r7, r2
   15eca:	002c      	movs	r4, r5
   15ecc:	4091      	lsls	r1, r2
   15ece:	40d8      	lsrs	r0, r3
   15ed0:	1e7a      	subs	r2, r7, #1
   15ed2:	4197      	sbcs	r7, r2
   15ed4:	40dc      	lsrs	r4, r3
   15ed6:	2600      	movs	r6, #0
   15ed8:	4301      	orrs	r1, r0
   15eda:	430f      	orrs	r7, r1
   15edc:	077b      	lsls	r3, r7, #29
   15ede:	d009      	beq.n	15ef4 <__aeabi_dsub+0x124>
   15ee0:	230f      	movs	r3, #15
   15ee2:	403b      	ands	r3, r7
   15ee4:	2b04      	cmp	r3, #4
   15ee6:	d005      	beq.n	15ef4 <__aeabi_dsub+0x124>
   15ee8:	1d3b      	adds	r3, r7, #4
   15eea:	42bb      	cmp	r3, r7
   15eec:	41bf      	sbcs	r7, r7
   15eee:	427f      	negs	r7, r7
   15ef0:	19e4      	adds	r4, r4, r7
   15ef2:	001f      	movs	r7, r3
   15ef4:	0223      	lsls	r3, r4, #8
   15ef6:	d525      	bpl.n	15f44 <__aeabi_dsub+0x174>
   15ef8:	4b86      	ldr	r3, [pc, #536]	; (16114 <__aeabi_dsub+0x344>)
   15efa:	3601      	adds	r6, #1
   15efc:	429e      	cmp	r6, r3
   15efe:	d100      	bne.n	15f02 <__aeabi_dsub+0x132>
   15f00:	e0af      	b.n	16062 <__aeabi_dsub+0x292>
   15f02:	4b85      	ldr	r3, [pc, #532]	; (16118 <__aeabi_dsub+0x348>)
   15f04:	2501      	movs	r5, #1
   15f06:	401c      	ands	r4, r3
   15f08:	4643      	mov	r3, r8
   15f0a:	0762      	lsls	r2, r4, #29
   15f0c:	08ff      	lsrs	r7, r7, #3
   15f0e:	0264      	lsls	r4, r4, #9
   15f10:	0576      	lsls	r6, r6, #21
   15f12:	4317      	orrs	r7, r2
   15f14:	0b24      	lsrs	r4, r4, #12
   15f16:	0d76      	lsrs	r6, r6, #21
   15f18:	401d      	ands	r5, r3
   15f1a:	2100      	movs	r1, #0
   15f1c:	0324      	lsls	r4, r4, #12
   15f1e:	0b23      	lsrs	r3, r4, #12
   15f20:	0d0c      	lsrs	r4, r1, #20
   15f22:	4a7e      	ldr	r2, [pc, #504]	; (1611c <__aeabi_dsub+0x34c>)
   15f24:	0524      	lsls	r4, r4, #20
   15f26:	431c      	orrs	r4, r3
   15f28:	4014      	ands	r4, r2
   15f2a:	0533      	lsls	r3, r6, #20
   15f2c:	4323      	orrs	r3, r4
   15f2e:	005b      	lsls	r3, r3, #1
   15f30:	07ed      	lsls	r5, r5, #31
   15f32:	085b      	lsrs	r3, r3, #1
   15f34:	432b      	orrs	r3, r5
   15f36:	0038      	movs	r0, r7
   15f38:	0019      	movs	r1, r3
   15f3a:	bc1c      	pop	{r2, r3, r4}
   15f3c:	4690      	mov	r8, r2
   15f3e:	4699      	mov	r9, r3
   15f40:	46a2      	mov	sl, r4
   15f42:	bdf0      	pop	{r4, r5, r6, r7, pc}
   15f44:	2501      	movs	r5, #1
   15f46:	4643      	mov	r3, r8
   15f48:	0762      	lsls	r2, r4, #29
   15f4a:	08ff      	lsrs	r7, r7, #3
   15f4c:	4317      	orrs	r7, r2
   15f4e:	08e4      	lsrs	r4, r4, #3
   15f50:	401d      	ands	r5, r3
   15f52:	4b70      	ldr	r3, [pc, #448]	; (16114 <__aeabi_dsub+0x344>)
   15f54:	429e      	cmp	r6, r3
   15f56:	d036      	beq.n	15fc6 <__aeabi_dsub+0x1f6>
   15f58:	0324      	lsls	r4, r4, #12
   15f5a:	0576      	lsls	r6, r6, #21
   15f5c:	0b24      	lsrs	r4, r4, #12
   15f5e:	0d76      	lsrs	r6, r6, #21
   15f60:	e7db      	b.n	15f1a <__aeabi_dsub+0x14a>
   15f62:	4663      	mov	r3, ip
   15f64:	1af3      	subs	r3, r6, r3
   15f66:	2b00      	cmp	r3, #0
   15f68:	dc00      	bgt.n	15f6c <__aeabi_dsub+0x19c>
   15f6a:	e094      	b.n	16096 <__aeabi_dsub+0x2c6>
   15f6c:	4660      	mov	r0, ip
   15f6e:	2800      	cmp	r0, #0
   15f70:	d035      	beq.n	15fde <__aeabi_dsub+0x20e>
   15f72:	4868      	ldr	r0, [pc, #416]	; (16114 <__aeabi_dsub+0x344>)
   15f74:	4286      	cmp	r6, r0
   15f76:	d0b1      	beq.n	15edc <__aeabi_dsub+0x10c>
   15f78:	2780      	movs	r7, #128	; 0x80
   15f7a:	043f      	lsls	r7, r7, #16
   15f7c:	4339      	orrs	r1, r7
   15f7e:	2b38      	cmp	r3, #56	; 0x38
   15f80:	dc00      	bgt.n	15f84 <__aeabi_dsub+0x1b4>
   15f82:	e0fd      	b.n	16180 <__aeabi_dsub+0x3b0>
   15f84:	430a      	orrs	r2, r1
   15f86:	0017      	movs	r7, r2
   15f88:	2100      	movs	r1, #0
   15f8a:	1e7a      	subs	r2, r7, #1
   15f8c:	4197      	sbcs	r7, r2
   15f8e:	4457      	add	r7, sl
   15f90:	4557      	cmp	r7, sl
   15f92:	4180      	sbcs	r0, r0
   15f94:	1909      	adds	r1, r1, r4
   15f96:	4244      	negs	r4, r0
   15f98:	190c      	adds	r4, r1, r4
   15f9a:	0223      	lsls	r3, r4, #8
   15f9c:	d53a      	bpl.n	16014 <__aeabi_dsub+0x244>
   15f9e:	4b5d      	ldr	r3, [pc, #372]	; (16114 <__aeabi_dsub+0x344>)
   15fa0:	3601      	adds	r6, #1
   15fa2:	429e      	cmp	r6, r3
   15fa4:	d100      	bne.n	15fa8 <__aeabi_dsub+0x1d8>
   15fa6:	e14b      	b.n	16240 <__aeabi_dsub+0x470>
   15fa8:	2201      	movs	r2, #1
   15faa:	4b5b      	ldr	r3, [pc, #364]	; (16118 <__aeabi_dsub+0x348>)
   15fac:	401c      	ands	r4, r3
   15fae:	087b      	lsrs	r3, r7, #1
   15fb0:	4017      	ands	r7, r2
   15fb2:	431f      	orrs	r7, r3
   15fb4:	07e2      	lsls	r2, r4, #31
   15fb6:	4317      	orrs	r7, r2
   15fb8:	0864      	lsrs	r4, r4, #1
   15fba:	e78f      	b.n	15edc <__aeabi_dsub+0x10c>
   15fbc:	0008      	movs	r0, r1
   15fbe:	4310      	orrs	r0, r2
   15fc0:	d000      	beq.n	15fc4 <__aeabi_dsub+0x1f4>
   15fc2:	e724      	b.n	15e0e <__aeabi_dsub+0x3e>
   15fc4:	e721      	b.n	15e0a <__aeabi_dsub+0x3a>
   15fc6:	0023      	movs	r3, r4
   15fc8:	433b      	orrs	r3, r7
   15fca:	d100      	bne.n	15fce <__aeabi_dsub+0x1fe>
   15fcc:	e1b9      	b.n	16342 <__aeabi_dsub+0x572>
   15fce:	2280      	movs	r2, #128	; 0x80
   15fd0:	0312      	lsls	r2, r2, #12
   15fd2:	4314      	orrs	r4, r2
   15fd4:	0324      	lsls	r4, r4, #12
   15fd6:	0b24      	lsrs	r4, r4, #12
   15fd8:	e79f      	b.n	15f1a <__aeabi_dsub+0x14a>
   15fda:	002e      	movs	r6, r5
   15fdc:	e77e      	b.n	15edc <__aeabi_dsub+0x10c>
   15fde:	0008      	movs	r0, r1
   15fe0:	4310      	orrs	r0, r2
   15fe2:	d100      	bne.n	15fe6 <__aeabi_dsub+0x216>
   15fe4:	e0ca      	b.n	1617c <__aeabi_dsub+0x3ac>
   15fe6:	1e58      	subs	r0, r3, #1
   15fe8:	4684      	mov	ip, r0
   15fea:	2800      	cmp	r0, #0
   15fec:	d000      	beq.n	15ff0 <__aeabi_dsub+0x220>
   15fee:	e0e7      	b.n	161c0 <__aeabi_dsub+0x3f0>
   15ff0:	4452      	add	r2, sl
   15ff2:	4552      	cmp	r2, sl
   15ff4:	4180      	sbcs	r0, r0
   15ff6:	1864      	adds	r4, r4, r1
   15ff8:	4240      	negs	r0, r0
   15ffa:	1824      	adds	r4, r4, r0
   15ffc:	0017      	movs	r7, r2
   15ffe:	2601      	movs	r6, #1
   16000:	0223      	lsls	r3, r4, #8
   16002:	d507      	bpl.n	16014 <__aeabi_dsub+0x244>
   16004:	2602      	movs	r6, #2
   16006:	e7cf      	b.n	15fa8 <__aeabi_dsub+0x1d8>
   16008:	4664      	mov	r4, ip
   1600a:	432c      	orrs	r4, r5
   1600c:	d100      	bne.n	16010 <__aeabi_dsub+0x240>
   1600e:	e1b3      	b.n	16378 <__aeabi_dsub+0x5a8>
   16010:	002c      	movs	r4, r5
   16012:	4667      	mov	r7, ip
   16014:	077b      	lsls	r3, r7, #29
   16016:	d000      	beq.n	1601a <__aeabi_dsub+0x24a>
   16018:	e762      	b.n	15ee0 <__aeabi_dsub+0x110>
   1601a:	0763      	lsls	r3, r4, #29
   1601c:	08ff      	lsrs	r7, r7, #3
   1601e:	431f      	orrs	r7, r3
   16020:	2501      	movs	r5, #1
   16022:	4643      	mov	r3, r8
   16024:	08e4      	lsrs	r4, r4, #3
   16026:	401d      	ands	r5, r3
   16028:	e793      	b.n	15f52 <__aeabi_dsub+0x182>
   1602a:	2d00      	cmp	r5, #0
   1602c:	d178      	bne.n	16120 <__aeabi_dsub+0x350>
   1602e:	1c75      	adds	r5, r6, #1
   16030:	056d      	lsls	r5, r5, #21
   16032:	0d6d      	lsrs	r5, r5, #21
   16034:	2d01      	cmp	r5, #1
   16036:	dc00      	bgt.n	1603a <__aeabi_dsub+0x26a>
   16038:	e0f2      	b.n	16220 <__aeabi_dsub+0x450>
   1603a:	4650      	mov	r0, sl
   1603c:	1a80      	subs	r0, r0, r2
   1603e:	4582      	cmp	sl, r0
   16040:	41bf      	sbcs	r7, r7
   16042:	1a65      	subs	r5, r4, r1
   16044:	427f      	negs	r7, r7
   16046:	1bed      	subs	r5, r5, r7
   16048:	4684      	mov	ip, r0
   1604a:	0228      	lsls	r0, r5, #8
   1604c:	d400      	bmi.n	16050 <__aeabi_dsub+0x280>
   1604e:	e08c      	b.n	1616a <__aeabi_dsub+0x39a>
   16050:	4650      	mov	r0, sl
   16052:	1a17      	subs	r7, r2, r0
   16054:	42ba      	cmp	r2, r7
   16056:	4192      	sbcs	r2, r2
   16058:	1b0c      	subs	r4, r1, r4
   1605a:	4255      	negs	r5, r2
   1605c:	1b65      	subs	r5, r4, r5
   1605e:	4698      	mov	r8, r3
   16060:	e714      	b.n	15e8c <__aeabi_dsub+0xbc>
   16062:	2501      	movs	r5, #1
   16064:	4643      	mov	r3, r8
   16066:	2400      	movs	r4, #0
   16068:	401d      	ands	r5, r3
   1606a:	2700      	movs	r7, #0
   1606c:	e755      	b.n	15f1a <__aeabi_dsub+0x14a>
   1606e:	4c2a      	ldr	r4, [pc, #168]	; (16118 <__aeabi_dsub+0x348>)
   16070:	1af6      	subs	r6, r6, r3
   16072:	402c      	ands	r4, r5
   16074:	e732      	b.n	15edc <__aeabi_dsub+0x10c>
   16076:	003d      	movs	r5, r7
   16078:	3828      	subs	r0, #40	; 0x28
   1607a:	4085      	lsls	r5, r0
   1607c:	2700      	movs	r7, #0
   1607e:	e717      	b.n	15eb0 <__aeabi_dsub+0xe0>
   16080:	0038      	movs	r0, r7
   16082:	f000 fb45 	bl	16710 <__clzsi2>
   16086:	3020      	adds	r0, #32
   16088:	e706      	b.n	15e98 <__aeabi_dsub+0xc8>
   1608a:	430a      	orrs	r2, r1
   1608c:	0017      	movs	r7, r2
   1608e:	2100      	movs	r1, #0
   16090:	1e7a      	subs	r2, r7, #1
   16092:	4197      	sbcs	r7, r2
   16094:	e6ee      	b.n	15e74 <__aeabi_dsub+0xa4>
   16096:	2b00      	cmp	r3, #0
   16098:	d000      	beq.n	1609c <__aeabi_dsub+0x2cc>
   1609a:	e0e5      	b.n	16268 <__aeabi_dsub+0x498>
   1609c:	1c73      	adds	r3, r6, #1
   1609e:	469c      	mov	ip, r3
   160a0:	055b      	lsls	r3, r3, #21
   160a2:	0d5b      	lsrs	r3, r3, #21
   160a4:	2b01      	cmp	r3, #1
   160a6:	dc00      	bgt.n	160aa <__aeabi_dsub+0x2da>
   160a8:	e09f      	b.n	161ea <__aeabi_dsub+0x41a>
   160aa:	4b1a      	ldr	r3, [pc, #104]	; (16114 <__aeabi_dsub+0x344>)
   160ac:	459c      	cmp	ip, r3
   160ae:	d100      	bne.n	160b2 <__aeabi_dsub+0x2e2>
   160b0:	e0c5      	b.n	1623e <__aeabi_dsub+0x46e>
   160b2:	4452      	add	r2, sl
   160b4:	4552      	cmp	r2, sl
   160b6:	4180      	sbcs	r0, r0
   160b8:	1864      	adds	r4, r4, r1
   160ba:	4240      	negs	r0, r0
   160bc:	1824      	adds	r4, r4, r0
   160be:	07e7      	lsls	r7, r4, #31
   160c0:	0852      	lsrs	r2, r2, #1
   160c2:	4317      	orrs	r7, r2
   160c4:	0864      	lsrs	r4, r4, #1
   160c6:	4666      	mov	r6, ip
   160c8:	e708      	b.n	15edc <__aeabi_dsub+0x10c>
   160ca:	4812      	ldr	r0, [pc, #72]	; (16114 <__aeabi_dsub+0x344>)
   160cc:	4285      	cmp	r5, r0
   160ce:	d100      	bne.n	160d2 <__aeabi_dsub+0x302>
   160d0:	e085      	b.n	161de <__aeabi_dsub+0x40e>
   160d2:	001d      	movs	r5, r3
   160d4:	e6bc      	b.n	15e50 <__aeabi_dsub+0x80>
   160d6:	0029      	movs	r1, r5
   160d8:	3e1f      	subs	r6, #31
   160da:	40f1      	lsrs	r1, r6
   160dc:	2b20      	cmp	r3, #32
   160de:	d100      	bne.n	160e2 <__aeabi_dsub+0x312>
   160e0:	e07f      	b.n	161e2 <__aeabi_dsub+0x412>
   160e2:	2240      	movs	r2, #64	; 0x40
   160e4:	1ad3      	subs	r3, r2, r3
   160e6:	409d      	lsls	r5, r3
   160e8:	432f      	orrs	r7, r5
   160ea:	1e7d      	subs	r5, r7, #1
   160ec:	41af      	sbcs	r7, r5
   160ee:	2400      	movs	r4, #0
   160f0:	430f      	orrs	r7, r1
   160f2:	2600      	movs	r6, #0
   160f4:	e78e      	b.n	16014 <__aeabi_dsub+0x244>
   160f6:	002b      	movs	r3, r5
   160f8:	000f      	movs	r7, r1
   160fa:	3b20      	subs	r3, #32
   160fc:	40df      	lsrs	r7, r3
   160fe:	2d20      	cmp	r5, #32
   16100:	d071      	beq.n	161e6 <__aeabi_dsub+0x416>
   16102:	2340      	movs	r3, #64	; 0x40
   16104:	1b5d      	subs	r5, r3, r5
   16106:	40a9      	lsls	r1, r5
   16108:	430a      	orrs	r2, r1
   1610a:	1e51      	subs	r1, r2, #1
   1610c:	418a      	sbcs	r2, r1
   1610e:	2100      	movs	r1, #0
   16110:	4317      	orrs	r7, r2
   16112:	e6af      	b.n	15e74 <__aeabi_dsub+0xa4>
   16114:	000007ff 	.word	0x000007ff
   16118:	ff7fffff 	.word	0xff7fffff
   1611c:	800fffff 	.word	0x800fffff
   16120:	2e00      	cmp	r6, #0
   16122:	d03e      	beq.n	161a2 <__aeabi_dsub+0x3d2>
   16124:	4eb3      	ldr	r6, [pc, #716]	; (163f4 <__aeabi_dsub+0x624>)
   16126:	45b4      	cmp	ip, r6
   16128:	d045      	beq.n	161b6 <__aeabi_dsub+0x3e6>
   1612a:	2680      	movs	r6, #128	; 0x80
   1612c:	0436      	lsls	r6, r6, #16
   1612e:	426d      	negs	r5, r5
   16130:	4334      	orrs	r4, r6
   16132:	2d38      	cmp	r5, #56	; 0x38
   16134:	dd00      	ble.n	16138 <__aeabi_dsub+0x368>
   16136:	e0a8      	b.n	1628a <__aeabi_dsub+0x4ba>
   16138:	2d1f      	cmp	r5, #31
   1613a:	dd00      	ble.n	1613e <__aeabi_dsub+0x36e>
   1613c:	e11f      	b.n	1637e <__aeabi_dsub+0x5ae>
   1613e:	2620      	movs	r6, #32
   16140:	0027      	movs	r7, r4
   16142:	4650      	mov	r0, sl
   16144:	1b76      	subs	r6, r6, r5
   16146:	40b7      	lsls	r7, r6
   16148:	40e8      	lsrs	r0, r5
   1614a:	4307      	orrs	r7, r0
   1614c:	4650      	mov	r0, sl
   1614e:	40b0      	lsls	r0, r6
   16150:	1e46      	subs	r6, r0, #1
   16152:	41b0      	sbcs	r0, r6
   16154:	40ec      	lsrs	r4, r5
   16156:	4338      	orrs	r0, r7
   16158:	1a17      	subs	r7, r2, r0
   1615a:	42ba      	cmp	r2, r7
   1615c:	4192      	sbcs	r2, r2
   1615e:	1b0c      	subs	r4, r1, r4
   16160:	4252      	negs	r2, r2
   16162:	1aa4      	subs	r4, r4, r2
   16164:	4666      	mov	r6, ip
   16166:	4698      	mov	r8, r3
   16168:	e68b      	b.n	15e82 <__aeabi_dsub+0xb2>
   1616a:	4664      	mov	r4, ip
   1616c:	4667      	mov	r7, ip
   1616e:	432c      	orrs	r4, r5
   16170:	d000      	beq.n	16174 <__aeabi_dsub+0x3a4>
   16172:	e68b      	b.n	15e8c <__aeabi_dsub+0xbc>
   16174:	2500      	movs	r5, #0
   16176:	2600      	movs	r6, #0
   16178:	2700      	movs	r7, #0
   1617a:	e6ea      	b.n	15f52 <__aeabi_dsub+0x182>
   1617c:	001e      	movs	r6, r3
   1617e:	e6ad      	b.n	15edc <__aeabi_dsub+0x10c>
   16180:	2b1f      	cmp	r3, #31
   16182:	dc60      	bgt.n	16246 <__aeabi_dsub+0x476>
   16184:	2720      	movs	r7, #32
   16186:	1af8      	subs	r0, r7, r3
   16188:	000f      	movs	r7, r1
   1618a:	4684      	mov	ip, r0
   1618c:	4087      	lsls	r7, r0
   1618e:	0010      	movs	r0, r2
   16190:	40d8      	lsrs	r0, r3
   16192:	4307      	orrs	r7, r0
   16194:	4660      	mov	r0, ip
   16196:	4082      	lsls	r2, r0
   16198:	1e50      	subs	r0, r2, #1
   1619a:	4182      	sbcs	r2, r0
   1619c:	40d9      	lsrs	r1, r3
   1619e:	4317      	orrs	r7, r2
   161a0:	e6f5      	b.n	15f8e <__aeabi_dsub+0x1be>
   161a2:	0026      	movs	r6, r4
   161a4:	4650      	mov	r0, sl
   161a6:	4306      	orrs	r6, r0
   161a8:	d005      	beq.n	161b6 <__aeabi_dsub+0x3e6>
   161aa:	43ed      	mvns	r5, r5
   161ac:	2d00      	cmp	r5, #0
   161ae:	d0d3      	beq.n	16158 <__aeabi_dsub+0x388>
   161b0:	4e90      	ldr	r6, [pc, #576]	; (163f4 <__aeabi_dsub+0x624>)
   161b2:	45b4      	cmp	ip, r6
   161b4:	d1bd      	bne.n	16132 <__aeabi_dsub+0x362>
   161b6:	000c      	movs	r4, r1
   161b8:	0017      	movs	r7, r2
   161ba:	4666      	mov	r6, ip
   161bc:	4698      	mov	r8, r3
   161be:	e68d      	b.n	15edc <__aeabi_dsub+0x10c>
   161c0:	488c      	ldr	r0, [pc, #560]	; (163f4 <__aeabi_dsub+0x624>)
   161c2:	4283      	cmp	r3, r0
   161c4:	d00b      	beq.n	161de <__aeabi_dsub+0x40e>
   161c6:	4663      	mov	r3, ip
   161c8:	e6d9      	b.n	15f7e <__aeabi_dsub+0x1ae>
   161ca:	2d00      	cmp	r5, #0
   161cc:	d000      	beq.n	161d0 <__aeabi_dsub+0x400>
   161ce:	e096      	b.n	162fe <__aeabi_dsub+0x52e>
   161d0:	0008      	movs	r0, r1
   161d2:	4310      	orrs	r0, r2
   161d4:	d100      	bne.n	161d8 <__aeabi_dsub+0x408>
   161d6:	e0e2      	b.n	1639e <__aeabi_dsub+0x5ce>
   161d8:	000c      	movs	r4, r1
   161da:	0017      	movs	r7, r2
   161dc:	4698      	mov	r8, r3
   161de:	4e85      	ldr	r6, [pc, #532]	; (163f4 <__aeabi_dsub+0x624>)
   161e0:	e67c      	b.n	15edc <__aeabi_dsub+0x10c>
   161e2:	2500      	movs	r5, #0
   161e4:	e780      	b.n	160e8 <__aeabi_dsub+0x318>
   161e6:	2100      	movs	r1, #0
   161e8:	e78e      	b.n	16108 <__aeabi_dsub+0x338>
   161ea:	0023      	movs	r3, r4
   161ec:	4650      	mov	r0, sl
   161ee:	4303      	orrs	r3, r0
   161f0:	2e00      	cmp	r6, #0
   161f2:	d000      	beq.n	161f6 <__aeabi_dsub+0x426>
   161f4:	e0a8      	b.n	16348 <__aeabi_dsub+0x578>
   161f6:	2b00      	cmp	r3, #0
   161f8:	d100      	bne.n	161fc <__aeabi_dsub+0x42c>
   161fa:	e0de      	b.n	163ba <__aeabi_dsub+0x5ea>
   161fc:	000b      	movs	r3, r1
   161fe:	4313      	orrs	r3, r2
   16200:	d100      	bne.n	16204 <__aeabi_dsub+0x434>
   16202:	e66b      	b.n	15edc <__aeabi_dsub+0x10c>
   16204:	4452      	add	r2, sl
   16206:	4552      	cmp	r2, sl
   16208:	4180      	sbcs	r0, r0
   1620a:	1864      	adds	r4, r4, r1
   1620c:	4240      	negs	r0, r0
   1620e:	1824      	adds	r4, r4, r0
   16210:	0017      	movs	r7, r2
   16212:	0223      	lsls	r3, r4, #8
   16214:	d400      	bmi.n	16218 <__aeabi_dsub+0x448>
   16216:	e6fd      	b.n	16014 <__aeabi_dsub+0x244>
   16218:	4b77      	ldr	r3, [pc, #476]	; (163f8 <__aeabi_dsub+0x628>)
   1621a:	4666      	mov	r6, ip
   1621c:	401c      	ands	r4, r3
   1621e:	e65d      	b.n	15edc <__aeabi_dsub+0x10c>
   16220:	0025      	movs	r5, r4
   16222:	4650      	mov	r0, sl
   16224:	4305      	orrs	r5, r0
   16226:	2e00      	cmp	r6, #0
   16228:	d1cf      	bne.n	161ca <__aeabi_dsub+0x3fa>
   1622a:	2d00      	cmp	r5, #0
   1622c:	d14f      	bne.n	162ce <__aeabi_dsub+0x4fe>
   1622e:	000c      	movs	r4, r1
   16230:	4314      	orrs	r4, r2
   16232:	d100      	bne.n	16236 <__aeabi_dsub+0x466>
   16234:	e0a0      	b.n	16378 <__aeabi_dsub+0x5a8>
   16236:	000c      	movs	r4, r1
   16238:	0017      	movs	r7, r2
   1623a:	4698      	mov	r8, r3
   1623c:	e64e      	b.n	15edc <__aeabi_dsub+0x10c>
   1623e:	4666      	mov	r6, ip
   16240:	2400      	movs	r4, #0
   16242:	2700      	movs	r7, #0
   16244:	e685      	b.n	15f52 <__aeabi_dsub+0x182>
   16246:	001f      	movs	r7, r3
   16248:	0008      	movs	r0, r1
   1624a:	3f20      	subs	r7, #32
   1624c:	40f8      	lsrs	r0, r7
   1624e:	0007      	movs	r7, r0
   16250:	2b20      	cmp	r3, #32
   16252:	d100      	bne.n	16256 <__aeabi_dsub+0x486>
   16254:	e08e      	b.n	16374 <__aeabi_dsub+0x5a4>
   16256:	2040      	movs	r0, #64	; 0x40
   16258:	1ac3      	subs	r3, r0, r3
   1625a:	4099      	lsls	r1, r3
   1625c:	430a      	orrs	r2, r1
   1625e:	1e51      	subs	r1, r2, #1
   16260:	418a      	sbcs	r2, r1
   16262:	2100      	movs	r1, #0
   16264:	4317      	orrs	r7, r2
   16266:	e692      	b.n	15f8e <__aeabi_dsub+0x1be>
   16268:	2e00      	cmp	r6, #0
   1626a:	d114      	bne.n	16296 <__aeabi_dsub+0x4c6>
   1626c:	0026      	movs	r6, r4
   1626e:	4650      	mov	r0, sl
   16270:	4306      	orrs	r6, r0
   16272:	d062      	beq.n	1633a <__aeabi_dsub+0x56a>
   16274:	43db      	mvns	r3, r3
   16276:	2b00      	cmp	r3, #0
   16278:	d15c      	bne.n	16334 <__aeabi_dsub+0x564>
   1627a:	1887      	adds	r7, r0, r2
   1627c:	4297      	cmp	r7, r2
   1627e:	4192      	sbcs	r2, r2
   16280:	1864      	adds	r4, r4, r1
   16282:	4252      	negs	r2, r2
   16284:	18a4      	adds	r4, r4, r2
   16286:	4666      	mov	r6, ip
   16288:	e687      	b.n	15f9a <__aeabi_dsub+0x1ca>
   1628a:	4650      	mov	r0, sl
   1628c:	4320      	orrs	r0, r4
   1628e:	1e44      	subs	r4, r0, #1
   16290:	41a0      	sbcs	r0, r4
   16292:	2400      	movs	r4, #0
   16294:	e760      	b.n	16158 <__aeabi_dsub+0x388>
   16296:	4e57      	ldr	r6, [pc, #348]	; (163f4 <__aeabi_dsub+0x624>)
   16298:	45b4      	cmp	ip, r6
   1629a:	d04e      	beq.n	1633a <__aeabi_dsub+0x56a>
   1629c:	2680      	movs	r6, #128	; 0x80
   1629e:	0436      	lsls	r6, r6, #16
   162a0:	425b      	negs	r3, r3
   162a2:	4334      	orrs	r4, r6
   162a4:	2b38      	cmp	r3, #56	; 0x38
   162a6:	dd00      	ble.n	162aa <__aeabi_dsub+0x4da>
   162a8:	e07f      	b.n	163aa <__aeabi_dsub+0x5da>
   162aa:	2b1f      	cmp	r3, #31
   162ac:	dd00      	ble.n	162b0 <__aeabi_dsub+0x4e0>
   162ae:	e08b      	b.n	163c8 <__aeabi_dsub+0x5f8>
   162b0:	2620      	movs	r6, #32
   162b2:	0027      	movs	r7, r4
   162b4:	4650      	mov	r0, sl
   162b6:	1af6      	subs	r6, r6, r3
   162b8:	40b7      	lsls	r7, r6
   162ba:	40d8      	lsrs	r0, r3
   162bc:	4307      	orrs	r7, r0
   162be:	4650      	mov	r0, sl
   162c0:	40b0      	lsls	r0, r6
   162c2:	1e46      	subs	r6, r0, #1
   162c4:	41b0      	sbcs	r0, r6
   162c6:	4307      	orrs	r7, r0
   162c8:	40dc      	lsrs	r4, r3
   162ca:	18bf      	adds	r7, r7, r2
   162cc:	e7d6      	b.n	1627c <__aeabi_dsub+0x4ac>
   162ce:	000d      	movs	r5, r1
   162d0:	4315      	orrs	r5, r2
   162d2:	d100      	bne.n	162d6 <__aeabi_dsub+0x506>
   162d4:	e602      	b.n	15edc <__aeabi_dsub+0x10c>
   162d6:	4650      	mov	r0, sl
   162d8:	1a80      	subs	r0, r0, r2
   162da:	4582      	cmp	sl, r0
   162dc:	41bf      	sbcs	r7, r7
   162de:	1a65      	subs	r5, r4, r1
   162e0:	427f      	negs	r7, r7
   162e2:	1bed      	subs	r5, r5, r7
   162e4:	4684      	mov	ip, r0
   162e6:	0228      	lsls	r0, r5, #8
   162e8:	d400      	bmi.n	162ec <__aeabi_dsub+0x51c>
   162ea:	e68d      	b.n	16008 <__aeabi_dsub+0x238>
   162ec:	4650      	mov	r0, sl
   162ee:	1a17      	subs	r7, r2, r0
   162f0:	42ba      	cmp	r2, r7
   162f2:	4192      	sbcs	r2, r2
   162f4:	1b0c      	subs	r4, r1, r4
   162f6:	4252      	negs	r2, r2
   162f8:	1aa4      	subs	r4, r4, r2
   162fa:	4698      	mov	r8, r3
   162fc:	e5ee      	b.n	15edc <__aeabi_dsub+0x10c>
   162fe:	000d      	movs	r5, r1
   16300:	4315      	orrs	r5, r2
   16302:	d100      	bne.n	16306 <__aeabi_dsub+0x536>
   16304:	e76b      	b.n	161de <__aeabi_dsub+0x40e>
   16306:	4650      	mov	r0, sl
   16308:	0767      	lsls	r7, r4, #29
   1630a:	08c0      	lsrs	r0, r0, #3
   1630c:	4307      	orrs	r7, r0
   1630e:	2080      	movs	r0, #128	; 0x80
   16310:	08e4      	lsrs	r4, r4, #3
   16312:	0300      	lsls	r0, r0, #12
   16314:	4204      	tst	r4, r0
   16316:	d007      	beq.n	16328 <__aeabi_dsub+0x558>
   16318:	08cd      	lsrs	r5, r1, #3
   1631a:	4205      	tst	r5, r0
   1631c:	d104      	bne.n	16328 <__aeabi_dsub+0x558>
   1631e:	002c      	movs	r4, r5
   16320:	4698      	mov	r8, r3
   16322:	08d7      	lsrs	r7, r2, #3
   16324:	0749      	lsls	r1, r1, #29
   16326:	430f      	orrs	r7, r1
   16328:	0f7b      	lsrs	r3, r7, #29
   1632a:	00e4      	lsls	r4, r4, #3
   1632c:	431c      	orrs	r4, r3
   1632e:	00ff      	lsls	r7, r7, #3
   16330:	4e30      	ldr	r6, [pc, #192]	; (163f4 <__aeabi_dsub+0x624>)
   16332:	e5d3      	b.n	15edc <__aeabi_dsub+0x10c>
   16334:	4e2f      	ldr	r6, [pc, #188]	; (163f4 <__aeabi_dsub+0x624>)
   16336:	45b4      	cmp	ip, r6
   16338:	d1b4      	bne.n	162a4 <__aeabi_dsub+0x4d4>
   1633a:	000c      	movs	r4, r1
   1633c:	0017      	movs	r7, r2
   1633e:	4666      	mov	r6, ip
   16340:	e5cc      	b.n	15edc <__aeabi_dsub+0x10c>
   16342:	2700      	movs	r7, #0
   16344:	2400      	movs	r4, #0
   16346:	e5e8      	b.n	15f1a <__aeabi_dsub+0x14a>
   16348:	2b00      	cmp	r3, #0
   1634a:	d039      	beq.n	163c0 <__aeabi_dsub+0x5f0>
   1634c:	000b      	movs	r3, r1
   1634e:	4313      	orrs	r3, r2
   16350:	d100      	bne.n	16354 <__aeabi_dsub+0x584>
   16352:	e744      	b.n	161de <__aeabi_dsub+0x40e>
   16354:	08c0      	lsrs	r0, r0, #3
   16356:	0767      	lsls	r7, r4, #29
   16358:	4307      	orrs	r7, r0
   1635a:	2080      	movs	r0, #128	; 0x80
   1635c:	08e4      	lsrs	r4, r4, #3
   1635e:	0300      	lsls	r0, r0, #12
   16360:	4204      	tst	r4, r0
   16362:	d0e1      	beq.n	16328 <__aeabi_dsub+0x558>
   16364:	08cb      	lsrs	r3, r1, #3
   16366:	4203      	tst	r3, r0
   16368:	d1de      	bne.n	16328 <__aeabi_dsub+0x558>
   1636a:	08d7      	lsrs	r7, r2, #3
   1636c:	0749      	lsls	r1, r1, #29
   1636e:	430f      	orrs	r7, r1
   16370:	001c      	movs	r4, r3
   16372:	e7d9      	b.n	16328 <__aeabi_dsub+0x558>
   16374:	2100      	movs	r1, #0
   16376:	e771      	b.n	1625c <__aeabi_dsub+0x48c>
   16378:	2500      	movs	r5, #0
   1637a:	2700      	movs	r7, #0
   1637c:	e5e9      	b.n	15f52 <__aeabi_dsub+0x182>
   1637e:	002e      	movs	r6, r5
   16380:	0027      	movs	r7, r4
   16382:	3e20      	subs	r6, #32
   16384:	40f7      	lsrs	r7, r6
   16386:	2d20      	cmp	r5, #32
   16388:	d02f      	beq.n	163ea <__aeabi_dsub+0x61a>
   1638a:	2640      	movs	r6, #64	; 0x40
   1638c:	1b75      	subs	r5, r6, r5
   1638e:	40ac      	lsls	r4, r5
   16390:	4650      	mov	r0, sl
   16392:	4320      	orrs	r0, r4
   16394:	1e44      	subs	r4, r0, #1
   16396:	41a0      	sbcs	r0, r4
   16398:	2400      	movs	r4, #0
   1639a:	4338      	orrs	r0, r7
   1639c:	e6dc      	b.n	16158 <__aeabi_dsub+0x388>
   1639e:	2480      	movs	r4, #128	; 0x80
   163a0:	2500      	movs	r5, #0
   163a2:	0324      	lsls	r4, r4, #12
   163a4:	4e13      	ldr	r6, [pc, #76]	; (163f4 <__aeabi_dsub+0x624>)
   163a6:	2700      	movs	r7, #0
   163a8:	e5d3      	b.n	15f52 <__aeabi_dsub+0x182>
   163aa:	4650      	mov	r0, sl
   163ac:	4320      	orrs	r0, r4
   163ae:	0007      	movs	r7, r0
   163b0:	1e78      	subs	r0, r7, #1
   163b2:	4187      	sbcs	r7, r0
   163b4:	2400      	movs	r4, #0
   163b6:	18bf      	adds	r7, r7, r2
   163b8:	e760      	b.n	1627c <__aeabi_dsub+0x4ac>
   163ba:	000c      	movs	r4, r1
   163bc:	0017      	movs	r7, r2
   163be:	e58d      	b.n	15edc <__aeabi_dsub+0x10c>
   163c0:	000c      	movs	r4, r1
   163c2:	0017      	movs	r7, r2
   163c4:	4e0b      	ldr	r6, [pc, #44]	; (163f4 <__aeabi_dsub+0x624>)
   163c6:	e589      	b.n	15edc <__aeabi_dsub+0x10c>
   163c8:	001e      	movs	r6, r3
   163ca:	0027      	movs	r7, r4
   163cc:	3e20      	subs	r6, #32
   163ce:	40f7      	lsrs	r7, r6
   163d0:	2b20      	cmp	r3, #32
   163d2:	d00c      	beq.n	163ee <__aeabi_dsub+0x61e>
   163d4:	2640      	movs	r6, #64	; 0x40
   163d6:	1af3      	subs	r3, r6, r3
   163d8:	409c      	lsls	r4, r3
   163da:	4650      	mov	r0, sl
   163dc:	4320      	orrs	r0, r4
   163de:	1e44      	subs	r4, r0, #1
   163e0:	41a0      	sbcs	r0, r4
   163e2:	4307      	orrs	r7, r0
   163e4:	2400      	movs	r4, #0
   163e6:	18bf      	adds	r7, r7, r2
   163e8:	e748      	b.n	1627c <__aeabi_dsub+0x4ac>
   163ea:	2400      	movs	r4, #0
   163ec:	e7d0      	b.n	16390 <__aeabi_dsub+0x5c0>
   163ee:	2400      	movs	r4, #0
   163f0:	e7f3      	b.n	163da <__aeabi_dsub+0x60a>
   163f2:	46c0      	nop			; (mov r8, r8)
   163f4:	000007ff 	.word	0x000007ff
   163f8:	ff7fffff 	.word	0xff7fffff

000163fc <__aeabi_d2iz>:
   163fc:	b530      	push	{r4, r5, lr}
   163fe:	4d13      	ldr	r5, [pc, #76]	; (1644c <__aeabi_d2iz+0x50>)
   16400:	030a      	lsls	r2, r1, #12
   16402:	004b      	lsls	r3, r1, #1
   16404:	0b12      	lsrs	r2, r2, #12
   16406:	0d5b      	lsrs	r3, r3, #21
   16408:	0fc9      	lsrs	r1, r1, #31
   1640a:	2400      	movs	r4, #0
   1640c:	42ab      	cmp	r3, r5
   1640e:	dd10      	ble.n	16432 <__aeabi_d2iz+0x36>
   16410:	4c0f      	ldr	r4, [pc, #60]	; (16450 <__aeabi_d2iz+0x54>)
   16412:	42a3      	cmp	r3, r4
   16414:	dc0f      	bgt.n	16436 <__aeabi_d2iz+0x3a>
   16416:	2480      	movs	r4, #128	; 0x80
   16418:	4d0e      	ldr	r5, [pc, #56]	; (16454 <__aeabi_d2iz+0x58>)
   1641a:	0364      	lsls	r4, r4, #13
   1641c:	4322      	orrs	r2, r4
   1641e:	1aed      	subs	r5, r5, r3
   16420:	2d1f      	cmp	r5, #31
   16422:	dd0b      	ble.n	1643c <__aeabi_d2iz+0x40>
   16424:	480c      	ldr	r0, [pc, #48]	; (16458 <__aeabi_d2iz+0x5c>)
   16426:	1ac3      	subs	r3, r0, r3
   16428:	40da      	lsrs	r2, r3
   1642a:	4254      	negs	r4, r2
   1642c:	2900      	cmp	r1, #0
   1642e:	d100      	bne.n	16432 <__aeabi_d2iz+0x36>
   16430:	0014      	movs	r4, r2
   16432:	0020      	movs	r0, r4
   16434:	bd30      	pop	{r4, r5, pc}
   16436:	4b09      	ldr	r3, [pc, #36]	; (1645c <__aeabi_d2iz+0x60>)
   16438:	18cc      	adds	r4, r1, r3
   1643a:	e7fa      	b.n	16432 <__aeabi_d2iz+0x36>
   1643c:	4c08      	ldr	r4, [pc, #32]	; (16460 <__aeabi_d2iz+0x64>)
   1643e:	40e8      	lsrs	r0, r5
   16440:	46a4      	mov	ip, r4
   16442:	4463      	add	r3, ip
   16444:	409a      	lsls	r2, r3
   16446:	4302      	orrs	r2, r0
   16448:	e7ef      	b.n	1642a <__aeabi_d2iz+0x2e>
   1644a:	46c0      	nop			; (mov r8, r8)
   1644c:	000003fe 	.word	0x000003fe
   16450:	0000041d 	.word	0x0000041d
   16454:	00000433 	.word	0x00000433
   16458:	00000413 	.word	0x00000413
   1645c:	7fffffff 	.word	0x7fffffff
   16460:	fffffbed 	.word	0xfffffbed

00016464 <__aeabi_i2d>:
   16464:	b570      	push	{r4, r5, r6, lr}
   16466:	2800      	cmp	r0, #0
   16468:	d030      	beq.n	164cc <__aeabi_i2d+0x68>
   1646a:	17c3      	asrs	r3, r0, #31
   1646c:	18c4      	adds	r4, r0, r3
   1646e:	405c      	eors	r4, r3
   16470:	0fc5      	lsrs	r5, r0, #31
   16472:	0020      	movs	r0, r4
   16474:	f000 f94c 	bl	16710 <__clzsi2>
   16478:	4b17      	ldr	r3, [pc, #92]	; (164d8 <__aeabi_i2d+0x74>)
   1647a:	4a18      	ldr	r2, [pc, #96]	; (164dc <__aeabi_i2d+0x78>)
   1647c:	1a1b      	subs	r3, r3, r0
   1647e:	1ad2      	subs	r2, r2, r3
   16480:	2a1f      	cmp	r2, #31
   16482:	dd18      	ble.n	164b6 <__aeabi_i2d+0x52>
   16484:	4a16      	ldr	r2, [pc, #88]	; (164e0 <__aeabi_i2d+0x7c>)
   16486:	1ad2      	subs	r2, r2, r3
   16488:	4094      	lsls	r4, r2
   1648a:	2200      	movs	r2, #0
   1648c:	0324      	lsls	r4, r4, #12
   1648e:	055b      	lsls	r3, r3, #21
   16490:	0b24      	lsrs	r4, r4, #12
   16492:	0d5b      	lsrs	r3, r3, #21
   16494:	2100      	movs	r1, #0
   16496:	0010      	movs	r0, r2
   16498:	0324      	lsls	r4, r4, #12
   1649a:	0d0a      	lsrs	r2, r1, #20
   1649c:	0b24      	lsrs	r4, r4, #12
   1649e:	0512      	lsls	r2, r2, #20
   164a0:	4322      	orrs	r2, r4
   164a2:	4c10      	ldr	r4, [pc, #64]	; (164e4 <__aeabi_i2d+0x80>)
   164a4:	051b      	lsls	r3, r3, #20
   164a6:	4022      	ands	r2, r4
   164a8:	4313      	orrs	r3, r2
   164aa:	005b      	lsls	r3, r3, #1
   164ac:	07ed      	lsls	r5, r5, #31
   164ae:	085b      	lsrs	r3, r3, #1
   164b0:	432b      	orrs	r3, r5
   164b2:	0019      	movs	r1, r3
   164b4:	bd70      	pop	{r4, r5, r6, pc}
   164b6:	0021      	movs	r1, r4
   164b8:	4091      	lsls	r1, r2
   164ba:	000a      	movs	r2, r1
   164bc:	210b      	movs	r1, #11
   164be:	1a08      	subs	r0, r1, r0
   164c0:	40c4      	lsrs	r4, r0
   164c2:	055b      	lsls	r3, r3, #21
   164c4:	0324      	lsls	r4, r4, #12
   164c6:	0b24      	lsrs	r4, r4, #12
   164c8:	0d5b      	lsrs	r3, r3, #21
   164ca:	e7e3      	b.n	16494 <__aeabi_i2d+0x30>
   164cc:	2500      	movs	r5, #0
   164ce:	2300      	movs	r3, #0
   164d0:	2400      	movs	r4, #0
   164d2:	2200      	movs	r2, #0
   164d4:	e7de      	b.n	16494 <__aeabi_i2d+0x30>
   164d6:	46c0      	nop			; (mov r8, r8)
   164d8:	0000041e 	.word	0x0000041e
   164dc:	00000433 	.word	0x00000433
   164e0:	00000413 	.word	0x00000413
   164e4:	800fffff 	.word	0x800fffff

000164e8 <__aeabi_ui2d>:
   164e8:	b510      	push	{r4, lr}
   164ea:	1e04      	subs	r4, r0, #0
   164ec:	d028      	beq.n	16540 <__aeabi_ui2d+0x58>
   164ee:	f000 f90f 	bl	16710 <__clzsi2>
   164f2:	4b15      	ldr	r3, [pc, #84]	; (16548 <__aeabi_ui2d+0x60>)
   164f4:	4a15      	ldr	r2, [pc, #84]	; (1654c <__aeabi_ui2d+0x64>)
   164f6:	1a1b      	subs	r3, r3, r0
   164f8:	1ad2      	subs	r2, r2, r3
   164fa:	2a1f      	cmp	r2, #31
   164fc:	dd15      	ble.n	1652a <__aeabi_ui2d+0x42>
   164fe:	4a14      	ldr	r2, [pc, #80]	; (16550 <__aeabi_ui2d+0x68>)
   16500:	1ad2      	subs	r2, r2, r3
   16502:	4094      	lsls	r4, r2
   16504:	2200      	movs	r2, #0
   16506:	0324      	lsls	r4, r4, #12
   16508:	055b      	lsls	r3, r3, #21
   1650a:	0b24      	lsrs	r4, r4, #12
   1650c:	0d5b      	lsrs	r3, r3, #21
   1650e:	2100      	movs	r1, #0
   16510:	0010      	movs	r0, r2
   16512:	0324      	lsls	r4, r4, #12
   16514:	0d0a      	lsrs	r2, r1, #20
   16516:	0b24      	lsrs	r4, r4, #12
   16518:	0512      	lsls	r2, r2, #20
   1651a:	4322      	orrs	r2, r4
   1651c:	4c0d      	ldr	r4, [pc, #52]	; (16554 <__aeabi_ui2d+0x6c>)
   1651e:	051b      	lsls	r3, r3, #20
   16520:	4022      	ands	r2, r4
   16522:	4313      	orrs	r3, r2
   16524:	005b      	lsls	r3, r3, #1
   16526:	0859      	lsrs	r1, r3, #1
   16528:	bd10      	pop	{r4, pc}
   1652a:	0021      	movs	r1, r4
   1652c:	4091      	lsls	r1, r2
   1652e:	000a      	movs	r2, r1
   16530:	210b      	movs	r1, #11
   16532:	1a08      	subs	r0, r1, r0
   16534:	40c4      	lsrs	r4, r0
   16536:	055b      	lsls	r3, r3, #21
   16538:	0324      	lsls	r4, r4, #12
   1653a:	0b24      	lsrs	r4, r4, #12
   1653c:	0d5b      	lsrs	r3, r3, #21
   1653e:	e7e6      	b.n	1650e <__aeabi_ui2d+0x26>
   16540:	2300      	movs	r3, #0
   16542:	2400      	movs	r4, #0
   16544:	2200      	movs	r2, #0
   16546:	e7e2      	b.n	1650e <__aeabi_ui2d+0x26>
   16548:	0000041e 	.word	0x0000041e
   1654c:	00000433 	.word	0x00000433
   16550:	00000413 	.word	0x00000413
   16554:	800fffff 	.word	0x800fffff

00016558 <__aeabi_f2d>:
   16558:	0041      	lsls	r1, r0, #1
   1655a:	0e09      	lsrs	r1, r1, #24
   1655c:	1c4b      	adds	r3, r1, #1
   1655e:	b570      	push	{r4, r5, r6, lr}
   16560:	b2db      	uxtb	r3, r3
   16562:	0246      	lsls	r6, r0, #9
   16564:	0a75      	lsrs	r5, r6, #9
   16566:	0fc4      	lsrs	r4, r0, #31
   16568:	2b01      	cmp	r3, #1
   1656a:	dd14      	ble.n	16596 <__aeabi_f2d+0x3e>
   1656c:	23e0      	movs	r3, #224	; 0xe0
   1656e:	009b      	lsls	r3, r3, #2
   16570:	076d      	lsls	r5, r5, #29
   16572:	0b36      	lsrs	r6, r6, #12
   16574:	18cb      	adds	r3, r1, r3
   16576:	2100      	movs	r1, #0
   16578:	0d0a      	lsrs	r2, r1, #20
   1657a:	0028      	movs	r0, r5
   1657c:	0512      	lsls	r2, r2, #20
   1657e:	4d1c      	ldr	r5, [pc, #112]	; (165f0 <__aeabi_f2d+0x98>)
   16580:	4332      	orrs	r2, r6
   16582:	055b      	lsls	r3, r3, #21
   16584:	402a      	ands	r2, r5
   16586:	085b      	lsrs	r3, r3, #1
   16588:	4313      	orrs	r3, r2
   1658a:	005b      	lsls	r3, r3, #1
   1658c:	07e4      	lsls	r4, r4, #31
   1658e:	085b      	lsrs	r3, r3, #1
   16590:	4323      	orrs	r3, r4
   16592:	0019      	movs	r1, r3
   16594:	bd70      	pop	{r4, r5, r6, pc}
   16596:	2900      	cmp	r1, #0
   16598:	d114      	bne.n	165c4 <__aeabi_f2d+0x6c>
   1659a:	2d00      	cmp	r5, #0
   1659c:	d01e      	beq.n	165dc <__aeabi_f2d+0x84>
   1659e:	0028      	movs	r0, r5
   165a0:	f000 f8b6 	bl	16710 <__clzsi2>
   165a4:	280a      	cmp	r0, #10
   165a6:	dc1c      	bgt.n	165e2 <__aeabi_f2d+0x8a>
   165a8:	230b      	movs	r3, #11
   165aa:	002a      	movs	r2, r5
   165ac:	1a1b      	subs	r3, r3, r0
   165ae:	40da      	lsrs	r2, r3
   165b0:	0003      	movs	r3, r0
   165b2:	3315      	adds	r3, #21
   165b4:	409d      	lsls	r5, r3
   165b6:	4b0f      	ldr	r3, [pc, #60]	; (165f4 <__aeabi_f2d+0x9c>)
   165b8:	0312      	lsls	r2, r2, #12
   165ba:	1a1b      	subs	r3, r3, r0
   165bc:	055b      	lsls	r3, r3, #21
   165be:	0b16      	lsrs	r6, r2, #12
   165c0:	0d5b      	lsrs	r3, r3, #21
   165c2:	e7d8      	b.n	16576 <__aeabi_f2d+0x1e>
   165c4:	2d00      	cmp	r5, #0
   165c6:	d006      	beq.n	165d6 <__aeabi_f2d+0x7e>
   165c8:	0b32      	lsrs	r2, r6, #12
   165ca:	2680      	movs	r6, #128	; 0x80
   165cc:	0336      	lsls	r6, r6, #12
   165ce:	076d      	lsls	r5, r5, #29
   165d0:	4316      	orrs	r6, r2
   165d2:	4b09      	ldr	r3, [pc, #36]	; (165f8 <__aeabi_f2d+0xa0>)
   165d4:	e7cf      	b.n	16576 <__aeabi_f2d+0x1e>
   165d6:	4b08      	ldr	r3, [pc, #32]	; (165f8 <__aeabi_f2d+0xa0>)
   165d8:	2600      	movs	r6, #0
   165da:	e7cc      	b.n	16576 <__aeabi_f2d+0x1e>
   165dc:	2300      	movs	r3, #0
   165de:	2600      	movs	r6, #0
   165e0:	e7c9      	b.n	16576 <__aeabi_f2d+0x1e>
   165e2:	0003      	movs	r3, r0
   165e4:	002a      	movs	r2, r5
   165e6:	3b0b      	subs	r3, #11
   165e8:	409a      	lsls	r2, r3
   165ea:	2500      	movs	r5, #0
   165ec:	e7e3      	b.n	165b6 <__aeabi_f2d+0x5e>
   165ee:	46c0      	nop			; (mov r8, r8)
   165f0:	800fffff 	.word	0x800fffff
   165f4:	00000389 	.word	0x00000389
   165f8:	000007ff 	.word	0x000007ff

000165fc <__aeabi_d2f>:
   165fc:	b5f0      	push	{r4, r5, r6, r7, lr}
   165fe:	004c      	lsls	r4, r1, #1
   16600:	0d64      	lsrs	r4, r4, #21
   16602:	030b      	lsls	r3, r1, #12
   16604:	1c62      	adds	r2, r4, #1
   16606:	0f45      	lsrs	r5, r0, #29
   16608:	0a5b      	lsrs	r3, r3, #9
   1660a:	0552      	lsls	r2, r2, #21
   1660c:	432b      	orrs	r3, r5
   1660e:	0fc9      	lsrs	r1, r1, #31
   16610:	00c5      	lsls	r5, r0, #3
   16612:	0d52      	lsrs	r2, r2, #21
   16614:	2a01      	cmp	r2, #1
   16616:	dd28      	ble.n	1666a <__aeabi_d2f+0x6e>
   16618:	4a3a      	ldr	r2, [pc, #232]	; (16704 <__aeabi_d2f+0x108>)
   1661a:	18a6      	adds	r6, r4, r2
   1661c:	2efe      	cmp	r6, #254	; 0xfe
   1661e:	dc1b      	bgt.n	16658 <__aeabi_d2f+0x5c>
   16620:	2e00      	cmp	r6, #0
   16622:	dd3e      	ble.n	166a2 <__aeabi_d2f+0xa6>
   16624:	0180      	lsls	r0, r0, #6
   16626:	0002      	movs	r2, r0
   16628:	1e50      	subs	r0, r2, #1
   1662a:	4182      	sbcs	r2, r0
   1662c:	0f6d      	lsrs	r5, r5, #29
   1662e:	432a      	orrs	r2, r5
   16630:	00db      	lsls	r3, r3, #3
   16632:	4313      	orrs	r3, r2
   16634:	075a      	lsls	r2, r3, #29
   16636:	d004      	beq.n	16642 <__aeabi_d2f+0x46>
   16638:	220f      	movs	r2, #15
   1663a:	401a      	ands	r2, r3
   1663c:	2a04      	cmp	r2, #4
   1663e:	d000      	beq.n	16642 <__aeabi_d2f+0x46>
   16640:	3304      	adds	r3, #4
   16642:	2280      	movs	r2, #128	; 0x80
   16644:	04d2      	lsls	r2, r2, #19
   16646:	401a      	ands	r2, r3
   16648:	d05a      	beq.n	16700 <__aeabi_d2f+0x104>
   1664a:	3601      	adds	r6, #1
   1664c:	2eff      	cmp	r6, #255	; 0xff
   1664e:	d003      	beq.n	16658 <__aeabi_d2f+0x5c>
   16650:	019b      	lsls	r3, r3, #6
   16652:	0a5b      	lsrs	r3, r3, #9
   16654:	b2f4      	uxtb	r4, r6
   16656:	e001      	b.n	1665c <__aeabi_d2f+0x60>
   16658:	24ff      	movs	r4, #255	; 0xff
   1665a:	2300      	movs	r3, #0
   1665c:	0258      	lsls	r0, r3, #9
   1665e:	05e4      	lsls	r4, r4, #23
   16660:	0a40      	lsrs	r0, r0, #9
   16662:	07c9      	lsls	r1, r1, #31
   16664:	4320      	orrs	r0, r4
   16666:	4308      	orrs	r0, r1
   16668:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1666a:	2c00      	cmp	r4, #0
   1666c:	d007      	beq.n	1667e <__aeabi_d2f+0x82>
   1666e:	431d      	orrs	r5, r3
   16670:	d0f2      	beq.n	16658 <__aeabi_d2f+0x5c>
   16672:	2080      	movs	r0, #128	; 0x80
   16674:	00db      	lsls	r3, r3, #3
   16676:	0480      	lsls	r0, r0, #18
   16678:	4303      	orrs	r3, r0
   1667a:	26ff      	movs	r6, #255	; 0xff
   1667c:	e7da      	b.n	16634 <__aeabi_d2f+0x38>
   1667e:	432b      	orrs	r3, r5
   16680:	d003      	beq.n	1668a <__aeabi_d2f+0x8e>
   16682:	2305      	movs	r3, #5
   16684:	08db      	lsrs	r3, r3, #3
   16686:	2cff      	cmp	r4, #255	; 0xff
   16688:	d003      	beq.n	16692 <__aeabi_d2f+0x96>
   1668a:	025b      	lsls	r3, r3, #9
   1668c:	0a5b      	lsrs	r3, r3, #9
   1668e:	b2e4      	uxtb	r4, r4
   16690:	e7e4      	b.n	1665c <__aeabi_d2f+0x60>
   16692:	2b00      	cmp	r3, #0
   16694:	d032      	beq.n	166fc <__aeabi_d2f+0x100>
   16696:	2080      	movs	r0, #128	; 0x80
   16698:	03c0      	lsls	r0, r0, #15
   1669a:	4303      	orrs	r3, r0
   1669c:	025b      	lsls	r3, r3, #9
   1669e:	0a5b      	lsrs	r3, r3, #9
   166a0:	e7dc      	b.n	1665c <__aeabi_d2f+0x60>
   166a2:	0032      	movs	r2, r6
   166a4:	3217      	adds	r2, #23
   166a6:	db14      	blt.n	166d2 <__aeabi_d2f+0xd6>
   166a8:	2280      	movs	r2, #128	; 0x80
   166aa:	271e      	movs	r7, #30
   166ac:	0412      	lsls	r2, r2, #16
   166ae:	4313      	orrs	r3, r2
   166b0:	1bbf      	subs	r7, r7, r6
   166b2:	2f1f      	cmp	r7, #31
   166b4:	dc0f      	bgt.n	166d6 <__aeabi_d2f+0xda>
   166b6:	4a14      	ldr	r2, [pc, #80]	; (16708 <__aeabi_d2f+0x10c>)
   166b8:	4694      	mov	ip, r2
   166ba:	4464      	add	r4, ip
   166bc:	002a      	movs	r2, r5
   166be:	40a5      	lsls	r5, r4
   166c0:	002e      	movs	r6, r5
   166c2:	40a3      	lsls	r3, r4
   166c4:	1e75      	subs	r5, r6, #1
   166c6:	41ae      	sbcs	r6, r5
   166c8:	40fa      	lsrs	r2, r7
   166ca:	4333      	orrs	r3, r6
   166cc:	4313      	orrs	r3, r2
   166ce:	2600      	movs	r6, #0
   166d0:	e7b0      	b.n	16634 <__aeabi_d2f+0x38>
   166d2:	2400      	movs	r4, #0
   166d4:	e7d5      	b.n	16682 <__aeabi_d2f+0x86>
   166d6:	2202      	movs	r2, #2
   166d8:	4252      	negs	r2, r2
   166da:	1b96      	subs	r6, r2, r6
   166dc:	001a      	movs	r2, r3
   166de:	40f2      	lsrs	r2, r6
   166e0:	2f20      	cmp	r7, #32
   166e2:	d009      	beq.n	166f8 <__aeabi_d2f+0xfc>
   166e4:	4809      	ldr	r0, [pc, #36]	; (1670c <__aeabi_d2f+0x110>)
   166e6:	4684      	mov	ip, r0
   166e8:	4464      	add	r4, ip
   166ea:	40a3      	lsls	r3, r4
   166ec:	432b      	orrs	r3, r5
   166ee:	1e5d      	subs	r5, r3, #1
   166f0:	41ab      	sbcs	r3, r5
   166f2:	2600      	movs	r6, #0
   166f4:	4313      	orrs	r3, r2
   166f6:	e79d      	b.n	16634 <__aeabi_d2f+0x38>
   166f8:	2300      	movs	r3, #0
   166fa:	e7f7      	b.n	166ec <__aeabi_d2f+0xf0>
   166fc:	2300      	movs	r3, #0
   166fe:	e7ad      	b.n	1665c <__aeabi_d2f+0x60>
   16700:	0034      	movs	r4, r6
   16702:	e7bf      	b.n	16684 <__aeabi_d2f+0x88>
   16704:	fffffc80 	.word	0xfffffc80
   16708:	fffffc82 	.word	0xfffffc82
   1670c:	fffffca2 	.word	0xfffffca2

00016710 <__clzsi2>:
   16710:	211c      	movs	r1, #28
   16712:	2301      	movs	r3, #1
   16714:	041b      	lsls	r3, r3, #16
   16716:	4298      	cmp	r0, r3
   16718:	d301      	bcc.n	1671e <__clzsi2+0xe>
   1671a:	0c00      	lsrs	r0, r0, #16
   1671c:	3910      	subs	r1, #16
   1671e:	0a1b      	lsrs	r3, r3, #8
   16720:	4298      	cmp	r0, r3
   16722:	d301      	bcc.n	16728 <__clzsi2+0x18>
   16724:	0a00      	lsrs	r0, r0, #8
   16726:	3908      	subs	r1, #8
   16728:	091b      	lsrs	r3, r3, #4
   1672a:	4298      	cmp	r0, r3
   1672c:	d301      	bcc.n	16732 <__clzsi2+0x22>
   1672e:	0900      	lsrs	r0, r0, #4
   16730:	3904      	subs	r1, #4
   16732:	a202      	add	r2, pc, #8	; (adr r2, 1673c <__clzsi2+0x2c>)
   16734:	5c10      	ldrb	r0, [r2, r0]
   16736:	1840      	adds	r0, r0, r1
   16738:	4770      	bx	lr
   1673a:	46c0      	nop			; (mov r8, r8)
   1673c:	02020304 	.word	0x02020304
   16740:	01010101 	.word	0x01010101
	...

0001674c <__clzdi2>:
   1674c:	b510      	push	{r4, lr}
   1674e:	2900      	cmp	r1, #0
   16750:	d103      	bne.n	1675a <__clzdi2+0xe>
   16752:	f7ff ffdd 	bl	16710 <__clzsi2>
   16756:	3020      	adds	r0, #32
   16758:	e002      	b.n	16760 <__clzdi2+0x14>
   1675a:	1c08      	adds	r0, r1, #0
   1675c:	f7ff ffd8 	bl	16710 <__clzsi2>
   16760:	bd10      	pop	{r4, pc}
   16762:	46c0      	nop			; (mov r8, r8)

00016764 <__assert_func>:
   16764:	b530      	push	{r4, r5, lr}
   16766:	001c      	movs	r4, r3
   16768:	4b09      	ldr	r3, [pc, #36]	; (16790 <__assert_func+0x2c>)
   1676a:	0005      	movs	r5, r0
   1676c:	681b      	ldr	r3, [r3, #0]
   1676e:	b085      	sub	sp, #20
   16770:	68d8      	ldr	r0, [r3, #12]
   16772:	4b08      	ldr	r3, [pc, #32]	; (16794 <__assert_func+0x30>)
   16774:	2a00      	cmp	r2, #0
   16776:	d101      	bne.n	1677c <__assert_func+0x18>
   16778:	4b07      	ldr	r3, [pc, #28]	; (16798 <__assert_func+0x34>)
   1677a:	001a      	movs	r2, r3
   1677c:	9202      	str	r2, [sp, #8]
   1677e:	9301      	str	r3, [sp, #4]
   16780:	9100      	str	r1, [sp, #0]
   16782:	002b      	movs	r3, r5
   16784:	0022      	movs	r2, r4
   16786:	4905      	ldr	r1, [pc, #20]	; (1679c <__assert_func+0x38>)
   16788:	f000 f80a 	bl	167a0 <fiprintf>
   1678c:	f000 fdac 	bl	172e8 <abort>
   16790:	20000028 	.word	0x20000028
   16794:	00018ea4 	.word	0x00018ea4
   16798:	00018edf 	.word	0x00018edf
   1679c:	00018eb1 	.word	0x00018eb1

000167a0 <fiprintf>:
   167a0:	b40e      	push	{r1, r2, r3}
   167a2:	b503      	push	{r0, r1, lr}
   167a4:	0001      	movs	r1, r0
   167a6:	ab03      	add	r3, sp, #12
   167a8:	4804      	ldr	r0, [pc, #16]	; (167bc <fiprintf+0x1c>)
   167aa:	cb04      	ldmia	r3!, {r2}
   167ac:	6800      	ldr	r0, [r0, #0]
   167ae:	9301      	str	r3, [sp, #4]
   167b0:	f000 f872 	bl	16898 <_vfiprintf_r>
   167b4:	b002      	add	sp, #8
   167b6:	bc08      	pop	{r3}
   167b8:	b003      	add	sp, #12
   167ba:	4718      	bx	r3
   167bc:	20000028 	.word	0x20000028

000167c0 <__libc_init_array>:
   167c0:	b570      	push	{r4, r5, r6, lr}
   167c2:	2600      	movs	r6, #0
   167c4:	4d0c      	ldr	r5, [pc, #48]	; (167f8 <__libc_init_array+0x38>)
   167c6:	4c0d      	ldr	r4, [pc, #52]	; (167fc <__libc_init_array+0x3c>)
   167c8:	1b64      	subs	r4, r4, r5
   167ca:	10a4      	asrs	r4, r4, #2
   167cc:	42a6      	cmp	r6, r4
   167ce:	d109      	bne.n	167e4 <__libc_init_array+0x24>
   167d0:	2600      	movs	r6, #0
   167d2:	f002 fbd1 	bl	18f78 <_init>
   167d6:	4d0a      	ldr	r5, [pc, #40]	; (16800 <__libc_init_array+0x40>)
   167d8:	4c0a      	ldr	r4, [pc, #40]	; (16804 <__libc_init_array+0x44>)
   167da:	1b64      	subs	r4, r4, r5
   167dc:	10a4      	asrs	r4, r4, #2
   167de:	42a6      	cmp	r6, r4
   167e0:	d105      	bne.n	167ee <__libc_init_array+0x2e>
   167e2:	bd70      	pop	{r4, r5, r6, pc}
   167e4:	00b3      	lsls	r3, r6, #2
   167e6:	58eb      	ldr	r3, [r5, r3]
   167e8:	4798      	blx	r3
   167ea:	3601      	adds	r6, #1
   167ec:	e7ee      	b.n	167cc <__libc_init_array+0xc>
   167ee:	00b3      	lsls	r3, r6, #2
   167f0:	58eb      	ldr	r3, [r5, r3]
   167f2:	4798      	blx	r3
   167f4:	3601      	adds	r6, #1
   167f6:	e7f2      	b.n	167de <__libc_init_array+0x1e>
   167f8:	00018f84 	.word	0x00018f84
   167fc:	00018f84 	.word	0x00018f84
   16800:	00018f84 	.word	0x00018f84
   16804:	00018f88 	.word	0x00018f88

00016808 <memcmp>:
   16808:	b530      	push	{r4, r5, lr}
   1680a:	2400      	movs	r4, #0
   1680c:	42a2      	cmp	r2, r4
   1680e:	d101      	bne.n	16814 <memcmp+0xc>
   16810:	2000      	movs	r0, #0
   16812:	e005      	b.n	16820 <memcmp+0x18>
   16814:	5d03      	ldrb	r3, [r0, r4]
   16816:	1c65      	adds	r5, r4, #1
   16818:	5d0c      	ldrb	r4, [r1, r4]
   1681a:	42a3      	cmp	r3, r4
   1681c:	d001      	beq.n	16822 <memcmp+0x1a>
   1681e:	1b18      	subs	r0, r3, r4
   16820:	bd30      	pop	{r4, r5, pc}
   16822:	002c      	movs	r4, r5
   16824:	e7f2      	b.n	1680c <memcmp+0x4>

00016826 <memcpy>:
   16826:	2300      	movs	r3, #0
   16828:	b510      	push	{r4, lr}
   1682a:	429a      	cmp	r2, r3
   1682c:	d100      	bne.n	16830 <memcpy+0xa>
   1682e:	bd10      	pop	{r4, pc}
   16830:	5ccc      	ldrb	r4, [r1, r3]
   16832:	54c4      	strb	r4, [r0, r3]
   16834:	3301      	adds	r3, #1
   16836:	e7f8      	b.n	1682a <memcpy+0x4>

00016838 <memset>:
   16838:	0003      	movs	r3, r0
   1683a:	1882      	adds	r2, r0, r2
   1683c:	4293      	cmp	r3, r2
   1683e:	d100      	bne.n	16842 <memset+0xa>
   16840:	4770      	bx	lr
   16842:	7019      	strb	r1, [r3, #0]
   16844:	3301      	adds	r3, #1
   16846:	e7f9      	b.n	1683c <memset+0x4>

00016848 <__sfputc_r>:
   16848:	6893      	ldr	r3, [r2, #8]
   1684a:	b510      	push	{r4, lr}
   1684c:	3b01      	subs	r3, #1
   1684e:	6093      	str	r3, [r2, #8]
   16850:	2b00      	cmp	r3, #0
   16852:	da05      	bge.n	16860 <__sfputc_r+0x18>
   16854:	6994      	ldr	r4, [r2, #24]
   16856:	42a3      	cmp	r3, r4
   16858:	db08      	blt.n	1686c <__sfputc_r+0x24>
   1685a:	b2cb      	uxtb	r3, r1
   1685c:	2b0a      	cmp	r3, #10
   1685e:	d005      	beq.n	1686c <__sfputc_r+0x24>
   16860:	6813      	ldr	r3, [r2, #0]
   16862:	1c58      	adds	r0, r3, #1
   16864:	6010      	str	r0, [r2, #0]
   16866:	7019      	strb	r1, [r3, #0]
   16868:	b2c8      	uxtb	r0, r1
   1686a:	bd10      	pop	{r4, pc}
   1686c:	f000 fc70 	bl	17150 <__swbuf_r>
   16870:	e7fb      	b.n	1686a <__sfputc_r+0x22>

00016872 <__sfputs_r>:
   16872:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   16874:	0006      	movs	r6, r0
   16876:	000f      	movs	r7, r1
   16878:	0014      	movs	r4, r2
   1687a:	18d5      	adds	r5, r2, r3
   1687c:	42ac      	cmp	r4, r5
   1687e:	d101      	bne.n	16884 <__sfputs_r+0x12>
   16880:	2000      	movs	r0, #0
   16882:	e007      	b.n	16894 <__sfputs_r+0x22>
   16884:	7821      	ldrb	r1, [r4, #0]
   16886:	003a      	movs	r2, r7
   16888:	0030      	movs	r0, r6
   1688a:	f7ff ffdd 	bl	16848 <__sfputc_r>
   1688e:	3401      	adds	r4, #1
   16890:	1c43      	adds	r3, r0, #1
   16892:	d1f3      	bne.n	1687c <__sfputs_r+0xa>
   16894:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   16896:	Address 0x00016896 is out of bounds.


00016898 <_vfiprintf_r>:
   16898:	b5f0      	push	{r4, r5, r6, r7, lr}
   1689a:	b09f      	sub	sp, #124	; 0x7c
   1689c:	0006      	movs	r6, r0
   1689e:	000f      	movs	r7, r1
   168a0:	0014      	movs	r4, r2
   168a2:	9305      	str	r3, [sp, #20]
   168a4:	2800      	cmp	r0, #0
   168a6:	d004      	beq.n	168b2 <_vfiprintf_r+0x1a>
   168a8:	6983      	ldr	r3, [r0, #24]
   168aa:	2b00      	cmp	r3, #0
   168ac:	d101      	bne.n	168b2 <_vfiprintf_r+0x1a>
   168ae:	f000 fe1b 	bl	174e8 <__sinit>
   168b2:	4b7f      	ldr	r3, [pc, #508]	; (16ab0 <_vfiprintf_r+0x218>)
   168b4:	429f      	cmp	r7, r3
   168b6:	d15c      	bne.n	16972 <_vfiprintf_r+0xda>
   168b8:	6877      	ldr	r7, [r6, #4]
   168ba:	89bb      	ldrh	r3, [r7, #12]
   168bc:	071b      	lsls	r3, r3, #28
   168be:	d562      	bpl.n	16986 <_vfiprintf_r+0xee>
   168c0:	693b      	ldr	r3, [r7, #16]
   168c2:	2b00      	cmp	r3, #0
   168c4:	d05f      	beq.n	16986 <_vfiprintf_r+0xee>
   168c6:	2300      	movs	r3, #0
   168c8:	ad06      	add	r5, sp, #24
   168ca:	616b      	str	r3, [r5, #20]
   168cc:	3320      	adds	r3, #32
   168ce:	766b      	strb	r3, [r5, #25]
   168d0:	3310      	adds	r3, #16
   168d2:	76ab      	strb	r3, [r5, #26]
   168d4:	9402      	str	r4, [sp, #8]
   168d6:	9c02      	ldr	r4, [sp, #8]
   168d8:	7823      	ldrb	r3, [r4, #0]
   168da:	2b00      	cmp	r3, #0
   168dc:	d15d      	bne.n	1699a <_vfiprintf_r+0x102>
   168de:	9b02      	ldr	r3, [sp, #8]
   168e0:	1ae3      	subs	r3, r4, r3
   168e2:	9304      	str	r3, [sp, #16]
   168e4:	d00d      	beq.n	16902 <_vfiprintf_r+0x6a>
   168e6:	9b04      	ldr	r3, [sp, #16]
   168e8:	9a02      	ldr	r2, [sp, #8]
   168ea:	0039      	movs	r1, r7
   168ec:	0030      	movs	r0, r6
   168ee:	f7ff ffc0 	bl	16872 <__sfputs_r>
   168f2:	1c43      	adds	r3, r0, #1
   168f4:	d100      	bne.n	168f8 <_vfiprintf_r+0x60>
   168f6:	e0cc      	b.n	16a92 <_vfiprintf_r+0x1fa>
   168f8:	696a      	ldr	r2, [r5, #20]
   168fa:	9b04      	ldr	r3, [sp, #16]
   168fc:	4694      	mov	ip, r2
   168fe:	4463      	add	r3, ip
   16900:	616b      	str	r3, [r5, #20]
   16902:	7823      	ldrb	r3, [r4, #0]
   16904:	2b00      	cmp	r3, #0
   16906:	d100      	bne.n	1690a <_vfiprintf_r+0x72>
   16908:	e0c3      	b.n	16a92 <_vfiprintf_r+0x1fa>
   1690a:	2201      	movs	r2, #1
   1690c:	2300      	movs	r3, #0
   1690e:	4252      	negs	r2, r2
   16910:	606a      	str	r2, [r5, #4]
   16912:	a902      	add	r1, sp, #8
   16914:	3254      	adds	r2, #84	; 0x54
   16916:	1852      	adds	r2, r2, r1
   16918:	3401      	adds	r4, #1
   1691a:	602b      	str	r3, [r5, #0]
   1691c:	60eb      	str	r3, [r5, #12]
   1691e:	60ab      	str	r3, [r5, #8]
   16920:	7013      	strb	r3, [r2, #0]
   16922:	65ab      	str	r3, [r5, #88]	; 0x58
   16924:	7821      	ldrb	r1, [r4, #0]
   16926:	2205      	movs	r2, #5
   16928:	4862      	ldr	r0, [pc, #392]	; (16ab4 <_vfiprintf_r+0x21c>)
   1692a:	f000 fee9 	bl	17700 <memchr>
   1692e:	1c63      	adds	r3, r4, #1
   16930:	469c      	mov	ip, r3
   16932:	2800      	cmp	r0, #0
   16934:	d135      	bne.n	169a2 <_vfiprintf_r+0x10a>
   16936:	6829      	ldr	r1, [r5, #0]
   16938:	06cb      	lsls	r3, r1, #27
   1693a:	d504      	bpl.n	16946 <_vfiprintf_r+0xae>
   1693c:	2353      	movs	r3, #83	; 0x53
   1693e:	aa02      	add	r2, sp, #8
   16940:	3020      	adds	r0, #32
   16942:	189b      	adds	r3, r3, r2
   16944:	7018      	strb	r0, [r3, #0]
   16946:	070b      	lsls	r3, r1, #28
   16948:	d504      	bpl.n	16954 <_vfiprintf_r+0xbc>
   1694a:	2353      	movs	r3, #83	; 0x53
   1694c:	202b      	movs	r0, #43	; 0x2b
   1694e:	aa02      	add	r2, sp, #8
   16950:	189b      	adds	r3, r3, r2
   16952:	7018      	strb	r0, [r3, #0]
   16954:	7823      	ldrb	r3, [r4, #0]
   16956:	2b2a      	cmp	r3, #42	; 0x2a
   16958:	d02c      	beq.n	169b4 <_vfiprintf_r+0x11c>
   1695a:	2000      	movs	r0, #0
   1695c:	210a      	movs	r1, #10
   1695e:	9b09      	ldr	r3, [sp, #36]	; 0x24
   16960:	7822      	ldrb	r2, [r4, #0]
   16962:	3a30      	subs	r2, #48	; 0x30
   16964:	2a09      	cmp	r2, #9
   16966:	d800      	bhi.n	1696a <_vfiprintf_r+0xd2>
   16968:	e06b      	b.n	16a42 <_vfiprintf_r+0x1aa>
   1696a:	2800      	cmp	r0, #0
   1696c:	d02a      	beq.n	169c4 <_vfiprintf_r+0x12c>
   1696e:	9309      	str	r3, [sp, #36]	; 0x24
   16970:	e028      	b.n	169c4 <_vfiprintf_r+0x12c>
   16972:	4b51      	ldr	r3, [pc, #324]	; (16ab8 <_vfiprintf_r+0x220>)
   16974:	429f      	cmp	r7, r3
   16976:	d101      	bne.n	1697c <_vfiprintf_r+0xe4>
   16978:	68b7      	ldr	r7, [r6, #8]
   1697a:	e79e      	b.n	168ba <_vfiprintf_r+0x22>
   1697c:	4b4f      	ldr	r3, [pc, #316]	; (16abc <_vfiprintf_r+0x224>)
   1697e:	429f      	cmp	r7, r3
   16980:	d19b      	bne.n	168ba <_vfiprintf_r+0x22>
   16982:	68f7      	ldr	r7, [r6, #12]
   16984:	e799      	b.n	168ba <_vfiprintf_r+0x22>
   16986:	0039      	movs	r1, r7
   16988:	0030      	movs	r0, r6
   1698a:	f000 fc37 	bl	171fc <__swsetup_r>
   1698e:	2800      	cmp	r0, #0
   16990:	d099      	beq.n	168c6 <_vfiprintf_r+0x2e>
   16992:	2001      	movs	r0, #1
   16994:	4240      	negs	r0, r0
   16996:	b01f      	add	sp, #124	; 0x7c
   16998:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1699a:	2b25      	cmp	r3, #37	; 0x25
   1699c:	d09f      	beq.n	168de <_vfiprintf_r+0x46>
   1699e:	3401      	adds	r4, #1
   169a0:	e79a      	b.n	168d8 <_vfiprintf_r+0x40>
   169a2:	4b44      	ldr	r3, [pc, #272]	; (16ab4 <_vfiprintf_r+0x21c>)
   169a4:	6829      	ldr	r1, [r5, #0]
   169a6:	1ac0      	subs	r0, r0, r3
   169a8:	2301      	movs	r3, #1
   169aa:	4083      	lsls	r3, r0
   169ac:	430b      	orrs	r3, r1
   169ae:	602b      	str	r3, [r5, #0]
   169b0:	4664      	mov	r4, ip
   169b2:	e7b7      	b.n	16924 <_vfiprintf_r+0x8c>
   169b4:	9b05      	ldr	r3, [sp, #20]
   169b6:	1d18      	adds	r0, r3, #4
   169b8:	681b      	ldr	r3, [r3, #0]
   169ba:	9005      	str	r0, [sp, #20]
   169bc:	2b00      	cmp	r3, #0
   169be:	db3a      	blt.n	16a36 <_vfiprintf_r+0x19e>
   169c0:	9309      	str	r3, [sp, #36]	; 0x24
   169c2:	4664      	mov	r4, ip
   169c4:	7823      	ldrb	r3, [r4, #0]
   169c6:	2b2e      	cmp	r3, #46	; 0x2e
   169c8:	d10b      	bne.n	169e2 <_vfiprintf_r+0x14a>
   169ca:	7863      	ldrb	r3, [r4, #1]
   169cc:	1c62      	adds	r2, r4, #1
   169ce:	2b2a      	cmp	r3, #42	; 0x2a
   169d0:	d13f      	bne.n	16a52 <_vfiprintf_r+0x1ba>
   169d2:	9b05      	ldr	r3, [sp, #20]
   169d4:	3402      	adds	r4, #2
   169d6:	1d1a      	adds	r2, r3, #4
   169d8:	681b      	ldr	r3, [r3, #0]
   169da:	9205      	str	r2, [sp, #20]
   169dc:	2b00      	cmp	r3, #0
   169de:	db35      	blt.n	16a4c <_vfiprintf_r+0x1b4>
   169e0:	9307      	str	r3, [sp, #28]
   169e2:	7821      	ldrb	r1, [r4, #0]
   169e4:	2203      	movs	r2, #3
   169e6:	4836      	ldr	r0, [pc, #216]	; (16ac0 <_vfiprintf_r+0x228>)
   169e8:	f000 fe8a 	bl	17700 <memchr>
   169ec:	2800      	cmp	r0, #0
   169ee:	d007      	beq.n	16a00 <_vfiprintf_r+0x168>
   169f0:	4b33      	ldr	r3, [pc, #204]	; (16ac0 <_vfiprintf_r+0x228>)
   169f2:	682a      	ldr	r2, [r5, #0]
   169f4:	1ac0      	subs	r0, r0, r3
   169f6:	2340      	movs	r3, #64	; 0x40
   169f8:	4083      	lsls	r3, r0
   169fa:	4313      	orrs	r3, r2
   169fc:	602b      	str	r3, [r5, #0]
   169fe:	3401      	adds	r4, #1
   16a00:	7821      	ldrb	r1, [r4, #0]
   16a02:	1c63      	adds	r3, r4, #1
   16a04:	2206      	movs	r2, #6
   16a06:	482f      	ldr	r0, [pc, #188]	; (16ac4 <_vfiprintf_r+0x22c>)
   16a08:	9302      	str	r3, [sp, #8]
   16a0a:	7629      	strb	r1, [r5, #24]
   16a0c:	f000 fe78 	bl	17700 <memchr>
   16a10:	2800      	cmp	r0, #0
   16a12:	d044      	beq.n	16a9e <_vfiprintf_r+0x206>
   16a14:	4b2c      	ldr	r3, [pc, #176]	; (16ac8 <_vfiprintf_r+0x230>)
   16a16:	2b00      	cmp	r3, #0
   16a18:	d12f      	bne.n	16a7a <_vfiprintf_r+0x1e2>
   16a1a:	6829      	ldr	r1, [r5, #0]
   16a1c:	9b05      	ldr	r3, [sp, #20]
   16a1e:	2207      	movs	r2, #7
   16a20:	05c9      	lsls	r1, r1, #23
   16a22:	d528      	bpl.n	16a76 <_vfiprintf_r+0x1de>
   16a24:	189b      	adds	r3, r3, r2
   16a26:	4393      	bics	r3, r2
   16a28:	3308      	adds	r3, #8
   16a2a:	9305      	str	r3, [sp, #20]
   16a2c:	696b      	ldr	r3, [r5, #20]
   16a2e:	9a03      	ldr	r2, [sp, #12]
   16a30:	189b      	adds	r3, r3, r2
   16a32:	616b      	str	r3, [r5, #20]
   16a34:	e74f      	b.n	168d6 <_vfiprintf_r+0x3e>
   16a36:	425b      	negs	r3, r3
   16a38:	60eb      	str	r3, [r5, #12]
   16a3a:	2302      	movs	r3, #2
   16a3c:	430b      	orrs	r3, r1
   16a3e:	602b      	str	r3, [r5, #0]
   16a40:	e7bf      	b.n	169c2 <_vfiprintf_r+0x12a>
   16a42:	434b      	muls	r3, r1
   16a44:	3401      	adds	r4, #1
   16a46:	189b      	adds	r3, r3, r2
   16a48:	2001      	movs	r0, #1
   16a4a:	e789      	b.n	16960 <_vfiprintf_r+0xc8>
   16a4c:	2301      	movs	r3, #1
   16a4e:	425b      	negs	r3, r3
   16a50:	e7c6      	b.n	169e0 <_vfiprintf_r+0x148>
   16a52:	2300      	movs	r3, #0
   16a54:	0014      	movs	r4, r2
   16a56:	200a      	movs	r0, #10
   16a58:	001a      	movs	r2, r3
   16a5a:	606b      	str	r3, [r5, #4]
   16a5c:	7821      	ldrb	r1, [r4, #0]
   16a5e:	3930      	subs	r1, #48	; 0x30
   16a60:	2909      	cmp	r1, #9
   16a62:	d903      	bls.n	16a6c <_vfiprintf_r+0x1d4>
   16a64:	2b00      	cmp	r3, #0
   16a66:	d0bc      	beq.n	169e2 <_vfiprintf_r+0x14a>
   16a68:	9207      	str	r2, [sp, #28]
   16a6a:	e7ba      	b.n	169e2 <_vfiprintf_r+0x14a>
   16a6c:	4342      	muls	r2, r0
   16a6e:	3401      	adds	r4, #1
   16a70:	1852      	adds	r2, r2, r1
   16a72:	2301      	movs	r3, #1
   16a74:	e7f2      	b.n	16a5c <_vfiprintf_r+0x1c4>
   16a76:	3307      	adds	r3, #7
   16a78:	e7d5      	b.n	16a26 <_vfiprintf_r+0x18e>
   16a7a:	ab05      	add	r3, sp, #20
   16a7c:	9300      	str	r3, [sp, #0]
   16a7e:	003a      	movs	r2, r7
   16a80:	4b12      	ldr	r3, [pc, #72]	; (16acc <_vfiprintf_r+0x234>)
   16a82:	0029      	movs	r1, r5
   16a84:	0030      	movs	r0, r6
   16a86:	e000      	b.n	16a8a <_vfiprintf_r+0x1f2>
   16a88:	bf00      	nop
   16a8a:	9003      	str	r0, [sp, #12]
   16a8c:	9b03      	ldr	r3, [sp, #12]
   16a8e:	3301      	adds	r3, #1
   16a90:	d1cc      	bne.n	16a2c <_vfiprintf_r+0x194>
   16a92:	89bb      	ldrh	r3, [r7, #12]
   16a94:	065b      	lsls	r3, r3, #25
   16a96:	d500      	bpl.n	16a9a <_vfiprintf_r+0x202>
   16a98:	e77b      	b.n	16992 <_vfiprintf_r+0xfa>
   16a9a:	980b      	ldr	r0, [sp, #44]	; 0x2c
   16a9c:	e77b      	b.n	16996 <_vfiprintf_r+0xfe>
   16a9e:	ab05      	add	r3, sp, #20
   16aa0:	9300      	str	r3, [sp, #0]
   16aa2:	003a      	movs	r2, r7
   16aa4:	4b09      	ldr	r3, [pc, #36]	; (16acc <_vfiprintf_r+0x234>)
   16aa6:	0029      	movs	r1, r5
   16aa8:	0030      	movs	r0, r6
   16aaa:	f000 f87f 	bl	16bac <_printf_i>
   16aae:	e7ec      	b.n	16a8a <_vfiprintf_r+0x1f2>
   16ab0:	00018f38 	.word	0x00018f38
   16ab4:	00018ee4 	.word	0x00018ee4
   16ab8:	00018f58 	.word	0x00018f58
   16abc:	00018f18 	.word	0x00018f18
   16ac0:	00018eea 	.word	0x00018eea
   16ac4:	00018eee 	.word	0x00018eee
   16ac8:	00000000 	.word	0x00000000
   16acc:	00016873 	.word	0x00016873

00016ad0 <_printf_common>:
   16ad0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   16ad2:	0015      	movs	r5, r2
   16ad4:	9301      	str	r3, [sp, #4]
   16ad6:	688a      	ldr	r2, [r1, #8]
   16ad8:	690b      	ldr	r3, [r1, #16]
   16ada:	9000      	str	r0, [sp, #0]
   16adc:	000c      	movs	r4, r1
   16ade:	4293      	cmp	r3, r2
   16ae0:	da00      	bge.n	16ae4 <_printf_common+0x14>
   16ae2:	0013      	movs	r3, r2
   16ae4:	0022      	movs	r2, r4
   16ae6:	602b      	str	r3, [r5, #0]
   16ae8:	3243      	adds	r2, #67	; 0x43
   16aea:	7812      	ldrb	r2, [r2, #0]
   16aec:	2a00      	cmp	r2, #0
   16aee:	d001      	beq.n	16af4 <_printf_common+0x24>
   16af0:	3301      	adds	r3, #1
   16af2:	602b      	str	r3, [r5, #0]
   16af4:	6823      	ldr	r3, [r4, #0]
   16af6:	069b      	lsls	r3, r3, #26
   16af8:	d502      	bpl.n	16b00 <_printf_common+0x30>
   16afa:	682b      	ldr	r3, [r5, #0]
   16afc:	3302      	adds	r3, #2
   16afe:	602b      	str	r3, [r5, #0]
   16b00:	2706      	movs	r7, #6
   16b02:	6823      	ldr	r3, [r4, #0]
   16b04:	401f      	ands	r7, r3
   16b06:	d027      	beq.n	16b58 <_printf_common+0x88>
   16b08:	0023      	movs	r3, r4
   16b0a:	3343      	adds	r3, #67	; 0x43
   16b0c:	781b      	ldrb	r3, [r3, #0]
   16b0e:	1e5a      	subs	r2, r3, #1
   16b10:	4193      	sbcs	r3, r2
   16b12:	6822      	ldr	r2, [r4, #0]
   16b14:	0692      	lsls	r2, r2, #26
   16b16:	d430      	bmi.n	16b7a <_printf_common+0xaa>
   16b18:	0022      	movs	r2, r4
   16b1a:	9901      	ldr	r1, [sp, #4]
   16b1c:	3243      	adds	r2, #67	; 0x43
   16b1e:	9800      	ldr	r0, [sp, #0]
   16b20:	9e08      	ldr	r6, [sp, #32]
   16b22:	47b0      	blx	r6
   16b24:	1c43      	adds	r3, r0, #1
   16b26:	d025      	beq.n	16b74 <_printf_common+0xa4>
   16b28:	2306      	movs	r3, #6
   16b2a:	6820      	ldr	r0, [r4, #0]
   16b2c:	682a      	ldr	r2, [r5, #0]
   16b2e:	68e1      	ldr	r1, [r4, #12]
   16b30:	4003      	ands	r3, r0
   16b32:	2500      	movs	r5, #0
   16b34:	2b04      	cmp	r3, #4
   16b36:	d103      	bne.n	16b40 <_printf_common+0x70>
   16b38:	1a8d      	subs	r5, r1, r2
   16b3a:	43eb      	mvns	r3, r5
   16b3c:	17db      	asrs	r3, r3, #31
   16b3e:	401d      	ands	r5, r3
   16b40:	68a3      	ldr	r3, [r4, #8]
   16b42:	6922      	ldr	r2, [r4, #16]
   16b44:	4293      	cmp	r3, r2
   16b46:	dd01      	ble.n	16b4c <_printf_common+0x7c>
   16b48:	1a9b      	subs	r3, r3, r2
   16b4a:	18ed      	adds	r5, r5, r3
   16b4c:	2700      	movs	r7, #0
   16b4e:	42bd      	cmp	r5, r7
   16b50:	d120      	bne.n	16b94 <_printf_common+0xc4>
   16b52:	2000      	movs	r0, #0
   16b54:	e010      	b.n	16b78 <_printf_common+0xa8>
   16b56:	3701      	adds	r7, #1
   16b58:	68e3      	ldr	r3, [r4, #12]
   16b5a:	682a      	ldr	r2, [r5, #0]
   16b5c:	1a9b      	subs	r3, r3, r2
   16b5e:	429f      	cmp	r7, r3
   16b60:	dad2      	bge.n	16b08 <_printf_common+0x38>
   16b62:	0022      	movs	r2, r4
   16b64:	2301      	movs	r3, #1
   16b66:	3219      	adds	r2, #25
   16b68:	9901      	ldr	r1, [sp, #4]
   16b6a:	9800      	ldr	r0, [sp, #0]
   16b6c:	9e08      	ldr	r6, [sp, #32]
   16b6e:	47b0      	blx	r6
   16b70:	1c43      	adds	r3, r0, #1
   16b72:	d1f0      	bne.n	16b56 <_printf_common+0x86>
   16b74:	2001      	movs	r0, #1
   16b76:	4240      	negs	r0, r0
   16b78:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
   16b7a:	2030      	movs	r0, #48	; 0x30
   16b7c:	18e1      	adds	r1, r4, r3
   16b7e:	3143      	adds	r1, #67	; 0x43
   16b80:	7008      	strb	r0, [r1, #0]
   16b82:	0021      	movs	r1, r4
   16b84:	1c5a      	adds	r2, r3, #1
   16b86:	3145      	adds	r1, #69	; 0x45
   16b88:	7809      	ldrb	r1, [r1, #0]
   16b8a:	18a2      	adds	r2, r4, r2
   16b8c:	3243      	adds	r2, #67	; 0x43
   16b8e:	3302      	adds	r3, #2
   16b90:	7011      	strb	r1, [r2, #0]
   16b92:	e7c1      	b.n	16b18 <_printf_common+0x48>
   16b94:	0022      	movs	r2, r4
   16b96:	2301      	movs	r3, #1
   16b98:	321a      	adds	r2, #26
   16b9a:	9901      	ldr	r1, [sp, #4]
   16b9c:	9800      	ldr	r0, [sp, #0]
   16b9e:	9e08      	ldr	r6, [sp, #32]
   16ba0:	47b0      	blx	r6
   16ba2:	1c43      	adds	r3, r0, #1
   16ba4:	d0e6      	beq.n	16b74 <_printf_common+0xa4>
   16ba6:	3701      	adds	r7, #1
   16ba8:	e7d1      	b.n	16b4e <_printf_common+0x7e>
   16baa:	Address 0x00016baa is out of bounds.


00016bac <_printf_i>:
   16bac:	b5f0      	push	{r4, r5, r6, r7, lr}
   16bae:	b08b      	sub	sp, #44	; 0x2c
   16bb0:	9206      	str	r2, [sp, #24]
   16bb2:	000a      	movs	r2, r1
   16bb4:	3243      	adds	r2, #67	; 0x43
   16bb6:	9307      	str	r3, [sp, #28]
   16bb8:	9005      	str	r0, [sp, #20]
   16bba:	9204      	str	r2, [sp, #16]
   16bbc:	7e0a      	ldrb	r2, [r1, #24]
   16bbe:	000c      	movs	r4, r1
   16bc0:	9b10      	ldr	r3, [sp, #64]	; 0x40
   16bc2:	2a6e      	cmp	r2, #110	; 0x6e
   16bc4:	d100      	bne.n	16bc8 <_printf_i+0x1c>
   16bc6:	e08f      	b.n	16ce8 <_printf_i+0x13c>
   16bc8:	d817      	bhi.n	16bfa <_printf_i+0x4e>
   16bca:	2a63      	cmp	r2, #99	; 0x63
   16bcc:	d02c      	beq.n	16c28 <_printf_i+0x7c>
   16bce:	d808      	bhi.n	16be2 <_printf_i+0x36>
   16bd0:	2a00      	cmp	r2, #0
   16bd2:	d100      	bne.n	16bd6 <_printf_i+0x2a>
   16bd4:	e099      	b.n	16d0a <_printf_i+0x15e>
   16bd6:	2a58      	cmp	r2, #88	; 0x58
   16bd8:	d054      	beq.n	16c84 <_printf_i+0xd8>
   16bda:	0026      	movs	r6, r4
   16bdc:	3642      	adds	r6, #66	; 0x42
   16bde:	7032      	strb	r2, [r6, #0]
   16be0:	e029      	b.n	16c36 <_printf_i+0x8a>
   16be2:	2a64      	cmp	r2, #100	; 0x64
   16be4:	d001      	beq.n	16bea <_printf_i+0x3e>
   16be6:	2a69      	cmp	r2, #105	; 0x69
   16be8:	d1f7      	bne.n	16bda <_printf_i+0x2e>
   16bea:	6821      	ldr	r1, [r4, #0]
   16bec:	681a      	ldr	r2, [r3, #0]
   16bee:	0608      	lsls	r0, r1, #24
   16bf0:	d523      	bpl.n	16c3a <_printf_i+0x8e>
   16bf2:	1d11      	adds	r1, r2, #4
   16bf4:	6019      	str	r1, [r3, #0]
   16bf6:	6815      	ldr	r5, [r2, #0]
   16bf8:	e025      	b.n	16c46 <_printf_i+0x9a>
   16bfa:	2a73      	cmp	r2, #115	; 0x73
   16bfc:	d100      	bne.n	16c00 <_printf_i+0x54>
   16bfe:	e088      	b.n	16d12 <_printf_i+0x166>
   16c00:	d808      	bhi.n	16c14 <_printf_i+0x68>
   16c02:	2a6f      	cmp	r2, #111	; 0x6f
   16c04:	d029      	beq.n	16c5a <_printf_i+0xae>
   16c06:	2a70      	cmp	r2, #112	; 0x70
   16c08:	d1e7      	bne.n	16bda <_printf_i+0x2e>
   16c0a:	2220      	movs	r2, #32
   16c0c:	6809      	ldr	r1, [r1, #0]
   16c0e:	430a      	orrs	r2, r1
   16c10:	6022      	str	r2, [r4, #0]
   16c12:	e003      	b.n	16c1c <_printf_i+0x70>
   16c14:	2a75      	cmp	r2, #117	; 0x75
   16c16:	d020      	beq.n	16c5a <_printf_i+0xae>
   16c18:	2a78      	cmp	r2, #120	; 0x78
   16c1a:	d1de      	bne.n	16bda <_printf_i+0x2e>
   16c1c:	0022      	movs	r2, r4
   16c1e:	2178      	movs	r1, #120	; 0x78
   16c20:	3245      	adds	r2, #69	; 0x45
   16c22:	7011      	strb	r1, [r2, #0]
   16c24:	4a6c      	ldr	r2, [pc, #432]	; (16dd8 <_printf_i+0x22c>)
   16c26:	e030      	b.n	16c8a <_printf_i+0xde>
   16c28:	000e      	movs	r6, r1
   16c2a:	681a      	ldr	r2, [r3, #0]
   16c2c:	3642      	adds	r6, #66	; 0x42
   16c2e:	1d11      	adds	r1, r2, #4
   16c30:	6019      	str	r1, [r3, #0]
   16c32:	6813      	ldr	r3, [r2, #0]
   16c34:	7033      	strb	r3, [r6, #0]
   16c36:	2301      	movs	r3, #1
   16c38:	e079      	b.n	16d2e <_printf_i+0x182>
   16c3a:	0649      	lsls	r1, r1, #25
   16c3c:	d5d9      	bpl.n	16bf2 <_printf_i+0x46>
   16c3e:	1d11      	adds	r1, r2, #4
   16c40:	6019      	str	r1, [r3, #0]
   16c42:	2300      	movs	r3, #0
   16c44:	5ed5      	ldrsh	r5, [r2, r3]
   16c46:	2d00      	cmp	r5, #0
   16c48:	da03      	bge.n	16c52 <_printf_i+0xa6>
   16c4a:	232d      	movs	r3, #45	; 0x2d
   16c4c:	9a04      	ldr	r2, [sp, #16]
   16c4e:	426d      	negs	r5, r5
   16c50:	7013      	strb	r3, [r2, #0]
   16c52:	4b62      	ldr	r3, [pc, #392]	; (16ddc <_printf_i+0x230>)
   16c54:	270a      	movs	r7, #10
   16c56:	9303      	str	r3, [sp, #12]
   16c58:	e02f      	b.n	16cba <_printf_i+0x10e>
   16c5a:	6820      	ldr	r0, [r4, #0]
   16c5c:	6819      	ldr	r1, [r3, #0]
   16c5e:	0605      	lsls	r5, r0, #24
   16c60:	d503      	bpl.n	16c6a <_printf_i+0xbe>
   16c62:	1d08      	adds	r0, r1, #4
   16c64:	6018      	str	r0, [r3, #0]
   16c66:	680d      	ldr	r5, [r1, #0]
   16c68:	e005      	b.n	16c76 <_printf_i+0xca>
   16c6a:	0640      	lsls	r0, r0, #25
   16c6c:	d5f9      	bpl.n	16c62 <_printf_i+0xb6>
   16c6e:	680d      	ldr	r5, [r1, #0]
   16c70:	1d08      	adds	r0, r1, #4
   16c72:	6018      	str	r0, [r3, #0]
   16c74:	b2ad      	uxth	r5, r5
   16c76:	4b59      	ldr	r3, [pc, #356]	; (16ddc <_printf_i+0x230>)
   16c78:	2708      	movs	r7, #8
   16c7a:	9303      	str	r3, [sp, #12]
   16c7c:	2a6f      	cmp	r2, #111	; 0x6f
   16c7e:	d018      	beq.n	16cb2 <_printf_i+0x106>
   16c80:	270a      	movs	r7, #10
   16c82:	e016      	b.n	16cb2 <_printf_i+0x106>
   16c84:	3145      	adds	r1, #69	; 0x45
   16c86:	700a      	strb	r2, [r1, #0]
   16c88:	4a54      	ldr	r2, [pc, #336]	; (16ddc <_printf_i+0x230>)
   16c8a:	9203      	str	r2, [sp, #12]
   16c8c:	681a      	ldr	r2, [r3, #0]
   16c8e:	6821      	ldr	r1, [r4, #0]
   16c90:	1d10      	adds	r0, r2, #4
   16c92:	6018      	str	r0, [r3, #0]
   16c94:	6815      	ldr	r5, [r2, #0]
   16c96:	0608      	lsls	r0, r1, #24
   16c98:	d522      	bpl.n	16ce0 <_printf_i+0x134>
   16c9a:	07cb      	lsls	r3, r1, #31
   16c9c:	d502      	bpl.n	16ca4 <_printf_i+0xf8>
   16c9e:	2320      	movs	r3, #32
   16ca0:	4319      	orrs	r1, r3
   16ca2:	6021      	str	r1, [r4, #0]
   16ca4:	2710      	movs	r7, #16
   16ca6:	2d00      	cmp	r5, #0
   16ca8:	d103      	bne.n	16cb2 <_printf_i+0x106>
   16caa:	2320      	movs	r3, #32
   16cac:	6822      	ldr	r2, [r4, #0]
   16cae:	439a      	bics	r2, r3
   16cb0:	6022      	str	r2, [r4, #0]
   16cb2:	0023      	movs	r3, r4
   16cb4:	2200      	movs	r2, #0
   16cb6:	3343      	adds	r3, #67	; 0x43
   16cb8:	701a      	strb	r2, [r3, #0]
   16cba:	6863      	ldr	r3, [r4, #4]
   16cbc:	60a3      	str	r3, [r4, #8]
   16cbe:	2b00      	cmp	r3, #0
   16cc0:	db5c      	blt.n	16d7c <_printf_i+0x1d0>
   16cc2:	2204      	movs	r2, #4
   16cc4:	6821      	ldr	r1, [r4, #0]
   16cc6:	4391      	bics	r1, r2
   16cc8:	6021      	str	r1, [r4, #0]
   16cca:	2d00      	cmp	r5, #0
   16ccc:	d158      	bne.n	16d80 <_printf_i+0x1d4>
   16cce:	9e04      	ldr	r6, [sp, #16]
   16cd0:	2b00      	cmp	r3, #0
   16cd2:	d064      	beq.n	16d9e <_printf_i+0x1f2>
   16cd4:	0026      	movs	r6, r4
   16cd6:	9b03      	ldr	r3, [sp, #12]
   16cd8:	3642      	adds	r6, #66	; 0x42
   16cda:	781b      	ldrb	r3, [r3, #0]
   16cdc:	7033      	strb	r3, [r6, #0]
   16cde:	e05e      	b.n	16d9e <_printf_i+0x1f2>
   16ce0:	0648      	lsls	r0, r1, #25
   16ce2:	d5da      	bpl.n	16c9a <_printf_i+0xee>
   16ce4:	b2ad      	uxth	r5, r5
   16ce6:	e7d8      	b.n	16c9a <_printf_i+0xee>
   16ce8:	6809      	ldr	r1, [r1, #0]
   16cea:	681a      	ldr	r2, [r3, #0]
   16cec:	0608      	lsls	r0, r1, #24
   16cee:	d505      	bpl.n	16cfc <_printf_i+0x150>
   16cf0:	1d11      	adds	r1, r2, #4
   16cf2:	6019      	str	r1, [r3, #0]
   16cf4:	6813      	ldr	r3, [r2, #0]
   16cf6:	6962      	ldr	r2, [r4, #20]
   16cf8:	601a      	str	r2, [r3, #0]
   16cfa:	e006      	b.n	16d0a <_printf_i+0x15e>
   16cfc:	0649      	lsls	r1, r1, #25
   16cfe:	d5f7      	bpl.n	16cf0 <_printf_i+0x144>
   16d00:	1d11      	adds	r1, r2, #4
   16d02:	6019      	str	r1, [r3, #0]
   16d04:	6813      	ldr	r3, [r2, #0]
   16d06:	8aa2      	ldrh	r2, [r4, #20]
   16d08:	801a      	strh	r2, [r3, #0]
   16d0a:	2300      	movs	r3, #0
   16d0c:	9e04      	ldr	r6, [sp, #16]
   16d0e:	6123      	str	r3, [r4, #16]
   16d10:	e054      	b.n	16dbc <_printf_i+0x210>
   16d12:	681a      	ldr	r2, [r3, #0]
   16d14:	1d11      	adds	r1, r2, #4
   16d16:	6019      	str	r1, [r3, #0]
   16d18:	6816      	ldr	r6, [r2, #0]
   16d1a:	2100      	movs	r1, #0
   16d1c:	6862      	ldr	r2, [r4, #4]
   16d1e:	0030      	movs	r0, r6
   16d20:	f000 fcee 	bl	17700 <memchr>
   16d24:	2800      	cmp	r0, #0
   16d26:	d001      	beq.n	16d2c <_printf_i+0x180>
   16d28:	1b80      	subs	r0, r0, r6
   16d2a:	6060      	str	r0, [r4, #4]
   16d2c:	6863      	ldr	r3, [r4, #4]
   16d2e:	6123      	str	r3, [r4, #16]
   16d30:	2300      	movs	r3, #0
   16d32:	9a04      	ldr	r2, [sp, #16]
   16d34:	7013      	strb	r3, [r2, #0]
   16d36:	e041      	b.n	16dbc <_printf_i+0x210>
   16d38:	6923      	ldr	r3, [r4, #16]
   16d3a:	0032      	movs	r2, r6
   16d3c:	9906      	ldr	r1, [sp, #24]
   16d3e:	9805      	ldr	r0, [sp, #20]
   16d40:	9d07      	ldr	r5, [sp, #28]
   16d42:	47a8      	blx	r5
   16d44:	1c43      	adds	r3, r0, #1
   16d46:	d043      	beq.n	16dd0 <_printf_i+0x224>
   16d48:	6823      	ldr	r3, [r4, #0]
   16d4a:	2500      	movs	r5, #0
   16d4c:	079b      	lsls	r3, r3, #30
   16d4e:	d40f      	bmi.n	16d70 <_printf_i+0x1c4>
   16d50:	9b09      	ldr	r3, [sp, #36]	; 0x24
   16d52:	68e0      	ldr	r0, [r4, #12]
   16d54:	4298      	cmp	r0, r3
   16d56:	da3d      	bge.n	16dd4 <_printf_i+0x228>
   16d58:	0018      	movs	r0, r3
   16d5a:	e03b      	b.n	16dd4 <_printf_i+0x228>
   16d5c:	0022      	movs	r2, r4
   16d5e:	2301      	movs	r3, #1
   16d60:	3219      	adds	r2, #25
   16d62:	9906      	ldr	r1, [sp, #24]
   16d64:	9805      	ldr	r0, [sp, #20]
   16d66:	9e07      	ldr	r6, [sp, #28]
   16d68:	47b0      	blx	r6
   16d6a:	1c43      	adds	r3, r0, #1
   16d6c:	d030      	beq.n	16dd0 <_printf_i+0x224>
   16d6e:	3501      	adds	r5, #1
   16d70:	68e3      	ldr	r3, [r4, #12]
   16d72:	9a09      	ldr	r2, [sp, #36]	; 0x24
   16d74:	1a9b      	subs	r3, r3, r2
   16d76:	429d      	cmp	r5, r3
   16d78:	dbf0      	blt.n	16d5c <_printf_i+0x1b0>
   16d7a:	e7e9      	b.n	16d50 <_printf_i+0x1a4>
   16d7c:	2d00      	cmp	r5, #0
   16d7e:	d0a9      	beq.n	16cd4 <_printf_i+0x128>
   16d80:	9e04      	ldr	r6, [sp, #16]
   16d82:	0028      	movs	r0, r5
   16d84:	0039      	movs	r1, r7
   16d86:	f7fc fca3 	bl	136d0 <__aeabi_uidivmod>
   16d8a:	9b03      	ldr	r3, [sp, #12]
   16d8c:	3e01      	subs	r6, #1
   16d8e:	5c5b      	ldrb	r3, [r3, r1]
   16d90:	0028      	movs	r0, r5
   16d92:	7033      	strb	r3, [r6, #0]
   16d94:	0039      	movs	r1, r7
   16d96:	f7fc fc15 	bl	135c4 <__udivsi3>
   16d9a:	1e05      	subs	r5, r0, #0
   16d9c:	d1f1      	bne.n	16d82 <_printf_i+0x1d6>
   16d9e:	2f08      	cmp	r7, #8
   16da0:	d109      	bne.n	16db6 <_printf_i+0x20a>
   16da2:	6823      	ldr	r3, [r4, #0]
   16da4:	07db      	lsls	r3, r3, #31
   16da6:	d506      	bpl.n	16db6 <_printf_i+0x20a>
   16da8:	6863      	ldr	r3, [r4, #4]
   16daa:	6922      	ldr	r2, [r4, #16]
   16dac:	4293      	cmp	r3, r2
   16dae:	dc02      	bgt.n	16db6 <_printf_i+0x20a>
   16db0:	2330      	movs	r3, #48	; 0x30
   16db2:	3e01      	subs	r6, #1
   16db4:	7033      	strb	r3, [r6, #0]
   16db6:	9b04      	ldr	r3, [sp, #16]
   16db8:	1b9b      	subs	r3, r3, r6
   16dba:	6123      	str	r3, [r4, #16]
   16dbc:	9b07      	ldr	r3, [sp, #28]
   16dbe:	aa09      	add	r2, sp, #36	; 0x24
   16dc0:	9300      	str	r3, [sp, #0]
   16dc2:	0021      	movs	r1, r4
   16dc4:	9b06      	ldr	r3, [sp, #24]
   16dc6:	9805      	ldr	r0, [sp, #20]
   16dc8:	f7ff fe82 	bl	16ad0 <_printf_common>
   16dcc:	1c43      	adds	r3, r0, #1
   16dce:	d1b3      	bne.n	16d38 <_printf_i+0x18c>
   16dd0:	2001      	movs	r0, #1
   16dd2:	4240      	negs	r0, r0
   16dd4:	b00b      	add	sp, #44	; 0x2c
   16dd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
   16dd8:	00018f06 	.word	0x00018f06
   16ddc:	00018ef5 	.word	0x00018ef5

00016de0 <iprintf>:
   16de0:	b40f      	push	{r0, r1, r2, r3}
   16de2:	4b0b      	ldr	r3, [pc, #44]	; (16e10 <iprintf+0x30>)
   16de4:	b513      	push	{r0, r1, r4, lr}
   16de6:	681c      	ldr	r4, [r3, #0]
   16de8:	2c00      	cmp	r4, #0
   16dea:	d005      	beq.n	16df8 <iprintf+0x18>
   16dec:	69a3      	ldr	r3, [r4, #24]
   16dee:	2b00      	cmp	r3, #0
   16df0:	d102      	bne.n	16df8 <iprintf+0x18>
   16df2:	0020      	movs	r0, r4
   16df4:	f000 fb78 	bl	174e8 <__sinit>
   16df8:	ab05      	add	r3, sp, #20
   16dfa:	9a04      	ldr	r2, [sp, #16]
   16dfc:	68a1      	ldr	r1, [r4, #8]
   16dfe:	0020      	movs	r0, r4
   16e00:	9301      	str	r3, [sp, #4]
   16e02:	f7ff fd49 	bl	16898 <_vfiprintf_r>
   16e06:	bc16      	pop	{r1, r2, r4}
   16e08:	bc08      	pop	{r3}
   16e0a:	b004      	add	sp, #16
   16e0c:	4718      	bx	r3
   16e0e:	46c0      	nop			; (mov r8, r8)
   16e10:	20000028 	.word	0x20000028

00016e14 <putchar>:
   16e14:	4b08      	ldr	r3, [pc, #32]	; (16e38 <putchar+0x24>)
   16e16:	b570      	push	{r4, r5, r6, lr}
   16e18:	681c      	ldr	r4, [r3, #0]
   16e1a:	0005      	movs	r5, r0
   16e1c:	2c00      	cmp	r4, #0
   16e1e:	d005      	beq.n	16e2c <putchar+0x18>
   16e20:	69a3      	ldr	r3, [r4, #24]
   16e22:	2b00      	cmp	r3, #0
   16e24:	d102      	bne.n	16e2c <putchar+0x18>
   16e26:	0020      	movs	r0, r4
   16e28:	f000 fb5e 	bl	174e8 <__sinit>
   16e2c:	0029      	movs	r1, r5
   16e2e:	68a2      	ldr	r2, [r4, #8]
   16e30:	0020      	movs	r0, r4
   16e32:	f000 fd19 	bl	17868 <_putc_r>
   16e36:	bd70      	pop	{r4, r5, r6, pc}
   16e38:	20000028 	.word	0x20000028

00016e3c <_puts_r>:
   16e3c:	b570      	push	{r4, r5, r6, lr}
   16e3e:	0005      	movs	r5, r0
   16e40:	000e      	movs	r6, r1
   16e42:	2800      	cmp	r0, #0
   16e44:	d004      	beq.n	16e50 <_puts_r+0x14>
   16e46:	6983      	ldr	r3, [r0, #24]
   16e48:	2b00      	cmp	r3, #0
   16e4a:	d101      	bne.n	16e50 <_puts_r+0x14>
   16e4c:	f000 fb4c 	bl	174e8 <__sinit>
   16e50:	69ab      	ldr	r3, [r5, #24]
   16e52:	68ac      	ldr	r4, [r5, #8]
   16e54:	2b00      	cmp	r3, #0
   16e56:	d102      	bne.n	16e5e <_puts_r+0x22>
   16e58:	0028      	movs	r0, r5
   16e5a:	f000 fb45 	bl	174e8 <__sinit>
   16e5e:	4b24      	ldr	r3, [pc, #144]	; (16ef0 <_puts_r+0xb4>)
   16e60:	429c      	cmp	r4, r3
   16e62:	d10f      	bne.n	16e84 <_puts_r+0x48>
   16e64:	686c      	ldr	r4, [r5, #4]
   16e66:	89a3      	ldrh	r3, [r4, #12]
   16e68:	071b      	lsls	r3, r3, #28
   16e6a:	d502      	bpl.n	16e72 <_puts_r+0x36>
   16e6c:	6923      	ldr	r3, [r4, #16]
   16e6e:	2b00      	cmp	r3, #0
   16e70:	d120      	bne.n	16eb4 <_puts_r+0x78>
   16e72:	0021      	movs	r1, r4
   16e74:	0028      	movs	r0, r5
   16e76:	f000 f9c1 	bl	171fc <__swsetup_r>
   16e7a:	2800      	cmp	r0, #0
   16e7c:	d01a      	beq.n	16eb4 <_puts_r+0x78>
   16e7e:	2001      	movs	r0, #1
   16e80:	4240      	negs	r0, r0
   16e82:	bd70      	pop	{r4, r5, r6, pc}
   16e84:	4b1b      	ldr	r3, [pc, #108]	; (16ef4 <_puts_r+0xb8>)
   16e86:	429c      	cmp	r4, r3
   16e88:	d101      	bne.n	16e8e <_puts_r+0x52>
   16e8a:	68ac      	ldr	r4, [r5, #8]
   16e8c:	e7eb      	b.n	16e66 <_puts_r+0x2a>
   16e8e:	4b1a      	ldr	r3, [pc, #104]	; (16ef8 <_puts_r+0xbc>)
   16e90:	429c      	cmp	r4, r3
   16e92:	d1e8      	bne.n	16e66 <_puts_r+0x2a>
   16e94:	68ec      	ldr	r4, [r5, #12]
   16e96:	e7e6      	b.n	16e66 <_puts_r+0x2a>
   16e98:	3b01      	subs	r3, #1
   16e9a:	3601      	adds	r6, #1
   16e9c:	60a3      	str	r3, [r4, #8]
   16e9e:	2b00      	cmp	r3, #0
   16ea0:	da04      	bge.n	16eac <_puts_r+0x70>
   16ea2:	69a2      	ldr	r2, [r4, #24]
   16ea4:	4293      	cmp	r3, r2
   16ea6:	db16      	blt.n	16ed6 <_puts_r+0x9a>
   16ea8:	290a      	cmp	r1, #10
   16eaa:	d014      	beq.n	16ed6 <_puts_r+0x9a>
   16eac:	6823      	ldr	r3, [r4, #0]
   16eae:	1c5a      	adds	r2, r3, #1
   16eb0:	6022      	str	r2, [r4, #0]
   16eb2:	7019      	strb	r1, [r3, #0]
   16eb4:	7831      	ldrb	r1, [r6, #0]
   16eb6:	68a3      	ldr	r3, [r4, #8]
   16eb8:	2900      	cmp	r1, #0
   16eba:	d1ed      	bne.n	16e98 <_puts_r+0x5c>
   16ebc:	3b01      	subs	r3, #1
   16ebe:	60a3      	str	r3, [r4, #8]
   16ec0:	2b00      	cmp	r3, #0
   16ec2:	da0f      	bge.n	16ee4 <_puts_r+0xa8>
   16ec4:	0022      	movs	r2, r4
   16ec6:	310a      	adds	r1, #10
   16ec8:	0028      	movs	r0, r5
   16eca:	f000 f941 	bl	17150 <__swbuf_r>
   16ece:	1c43      	adds	r3, r0, #1
   16ed0:	d0d5      	beq.n	16e7e <_puts_r+0x42>
   16ed2:	200a      	movs	r0, #10
   16ed4:	e7d5      	b.n	16e82 <_puts_r+0x46>
   16ed6:	0022      	movs	r2, r4
   16ed8:	0028      	movs	r0, r5
   16eda:	f000 f939 	bl	17150 <__swbuf_r>
   16ede:	1c43      	adds	r3, r0, #1
   16ee0:	d1e8      	bne.n	16eb4 <_puts_r+0x78>
   16ee2:	e7cc      	b.n	16e7e <_puts_r+0x42>
   16ee4:	200a      	movs	r0, #10
   16ee6:	6823      	ldr	r3, [r4, #0]
   16ee8:	1c5a      	adds	r2, r3, #1
   16eea:	6022      	str	r2, [r4, #0]
   16eec:	7018      	strb	r0, [r3, #0]
   16eee:	e7c8      	b.n	16e82 <_puts_r+0x46>
   16ef0:	00018f38 	.word	0x00018f38
   16ef4:	00018f58 	.word	0x00018f58
   16ef8:	00018f18 	.word	0x00018f18

00016efc <puts>:
   16efc:	b510      	push	{r4, lr}
   16efe:	4b03      	ldr	r3, [pc, #12]	; (16f0c <puts+0x10>)
   16f00:	0001      	movs	r1, r0
   16f02:	6818      	ldr	r0, [r3, #0]
   16f04:	f7ff ff9a 	bl	16e3c <_puts_r>
   16f08:	bd10      	pop	{r4, pc}
   16f0a:	46c0      	nop			; (mov r8, r8)
   16f0c:	20000028 	.word	0x20000028

00016f10 <srand>:
   16f10:	4b10      	ldr	r3, [pc, #64]	; (16f54 <srand+0x44>)
   16f12:	b570      	push	{r4, r5, r6, lr}
   16f14:	681c      	ldr	r4, [r3, #0]
   16f16:	0005      	movs	r5, r0
   16f18:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   16f1a:	2b00      	cmp	r3, #0
   16f1c:	d115      	bne.n	16f4a <srand+0x3a>
   16f1e:	2018      	movs	r0, #24
   16f20:	f000 fbe4 	bl	176ec <malloc>
   16f24:	4b0c      	ldr	r3, [pc, #48]	; (16f58 <srand+0x48>)
   16f26:	63a0      	str	r0, [r4, #56]	; 0x38
   16f28:	8003      	strh	r3, [r0, #0]
   16f2a:	4b0c      	ldr	r3, [pc, #48]	; (16f5c <srand+0x4c>)
   16f2c:	2201      	movs	r2, #1
   16f2e:	8043      	strh	r3, [r0, #2]
   16f30:	4b0b      	ldr	r3, [pc, #44]	; (16f60 <srand+0x50>)
   16f32:	8083      	strh	r3, [r0, #4]
   16f34:	4b0b      	ldr	r3, [pc, #44]	; (16f64 <srand+0x54>)
   16f36:	80c3      	strh	r3, [r0, #6]
   16f38:	4b0b      	ldr	r3, [pc, #44]	; (16f68 <srand+0x58>)
   16f3a:	8103      	strh	r3, [r0, #8]
   16f3c:	2305      	movs	r3, #5
   16f3e:	8143      	strh	r3, [r0, #10]
   16f40:	3306      	adds	r3, #6
   16f42:	8183      	strh	r3, [r0, #12]
   16f44:	2300      	movs	r3, #0
   16f46:	6102      	str	r2, [r0, #16]
   16f48:	6143      	str	r3, [r0, #20]
   16f4a:	2200      	movs	r2, #0
   16f4c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   16f4e:	611d      	str	r5, [r3, #16]
   16f50:	615a      	str	r2, [r3, #20]
   16f52:	bd70      	pop	{r4, r5, r6, pc}
   16f54:	20000028 	.word	0x20000028
   16f58:	0000330e 	.word	0x0000330e
   16f5c:	ffffabcd 	.word	0xffffabcd
   16f60:	00001234 	.word	0x00001234
   16f64:	ffffe66d 	.word	0xffffe66d
   16f68:	ffffdeec 	.word	0xffffdeec

00016f6c <rand>:
   16f6c:	4b15      	ldr	r3, [pc, #84]	; (16fc4 <rand+0x58>)
   16f6e:	b510      	push	{r4, lr}
   16f70:	681c      	ldr	r4, [r3, #0]
   16f72:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   16f74:	2b00      	cmp	r3, #0
   16f76:	d115      	bne.n	16fa4 <rand+0x38>
   16f78:	2018      	movs	r0, #24
   16f7a:	f000 fbb7 	bl	176ec <malloc>
   16f7e:	4b12      	ldr	r3, [pc, #72]	; (16fc8 <rand+0x5c>)
   16f80:	63a0      	str	r0, [r4, #56]	; 0x38
   16f82:	8003      	strh	r3, [r0, #0]
   16f84:	4b11      	ldr	r3, [pc, #68]	; (16fcc <rand+0x60>)
   16f86:	2201      	movs	r2, #1
   16f88:	8043      	strh	r3, [r0, #2]
   16f8a:	4b11      	ldr	r3, [pc, #68]	; (16fd0 <rand+0x64>)
   16f8c:	8083      	strh	r3, [r0, #4]
   16f8e:	4b11      	ldr	r3, [pc, #68]	; (16fd4 <rand+0x68>)
   16f90:	80c3      	strh	r3, [r0, #6]
   16f92:	4b11      	ldr	r3, [pc, #68]	; (16fd8 <rand+0x6c>)
   16f94:	8103      	strh	r3, [r0, #8]
   16f96:	2305      	movs	r3, #5
   16f98:	8143      	strh	r3, [r0, #10]
   16f9a:	3306      	adds	r3, #6
   16f9c:	8183      	strh	r3, [r0, #12]
   16f9e:	2300      	movs	r3, #0
   16fa0:	6102      	str	r2, [r0, #16]
   16fa2:	6143      	str	r3, [r0, #20]
   16fa4:	6ba4      	ldr	r4, [r4, #56]	; 0x38
   16fa6:	4a0d      	ldr	r2, [pc, #52]	; (16fdc <rand+0x70>)
   16fa8:	6920      	ldr	r0, [r4, #16]
   16faa:	6961      	ldr	r1, [r4, #20]
   16fac:	4b0c      	ldr	r3, [pc, #48]	; (16fe0 <rand+0x74>)
   16fae:	f7fc fd17 	bl	139e0 <__aeabi_lmul>
   16fb2:	2201      	movs	r2, #1
   16fb4:	2300      	movs	r3, #0
   16fb6:	1880      	adds	r0, r0, r2
   16fb8:	4159      	adcs	r1, r3
   16fba:	6120      	str	r0, [r4, #16]
   16fbc:	6161      	str	r1, [r4, #20]
   16fbe:	0048      	lsls	r0, r1, #1
   16fc0:	0840      	lsrs	r0, r0, #1
   16fc2:	bd10      	pop	{r4, pc}
   16fc4:	20000028 	.word	0x20000028
   16fc8:	0000330e 	.word	0x0000330e
   16fcc:	ffffabcd 	.word	0xffffabcd
   16fd0:	00001234 	.word	0x00001234
   16fd4:	ffffe66d 	.word	0xffffe66d
   16fd8:	ffffdeec 	.word	0xffffdeec
   16fdc:	4c957f2d 	.word	0x4c957f2d
   16fe0:	5851f42d 	.word	0x5851f42d

00016fe4 <setbuf>:
   16fe4:	424a      	negs	r2, r1
   16fe6:	414a      	adcs	r2, r1
   16fe8:	2380      	movs	r3, #128	; 0x80
   16fea:	b510      	push	{r4, lr}
   16fec:	0052      	lsls	r2, r2, #1
   16fee:	00db      	lsls	r3, r3, #3
   16ff0:	f000 f802 	bl	16ff8 <setvbuf>
   16ff4:	bd10      	pop	{r4, pc}
   16ff6:	Address 0x00016ff6 is out of bounds.


00016ff8 <setvbuf>:
   16ff8:	b5f0      	push	{r4, r5, r6, r7, lr}
   16ffa:	001d      	movs	r5, r3
   16ffc:	4b4f      	ldr	r3, [pc, #316]	; (1713c <setvbuf+0x144>)
   16ffe:	b085      	sub	sp, #20
   17000:	681e      	ldr	r6, [r3, #0]
   17002:	0004      	movs	r4, r0
   17004:	000f      	movs	r7, r1
   17006:	9200      	str	r2, [sp, #0]
   17008:	2e00      	cmp	r6, #0
   1700a:	d005      	beq.n	17018 <setvbuf+0x20>
   1700c:	69b3      	ldr	r3, [r6, #24]
   1700e:	2b00      	cmp	r3, #0
   17010:	d102      	bne.n	17018 <setvbuf+0x20>
   17012:	0030      	movs	r0, r6
   17014:	f000 fa68 	bl	174e8 <__sinit>
   17018:	4b49      	ldr	r3, [pc, #292]	; (17140 <setvbuf+0x148>)
   1701a:	429c      	cmp	r4, r3
   1701c:	d150      	bne.n	170c0 <setvbuf+0xc8>
   1701e:	6874      	ldr	r4, [r6, #4]
   17020:	9b00      	ldr	r3, [sp, #0]
   17022:	2b02      	cmp	r3, #2
   17024:	d005      	beq.n	17032 <setvbuf+0x3a>
   17026:	2b01      	cmp	r3, #1
   17028:	d900      	bls.n	1702c <setvbuf+0x34>
   1702a:	e084      	b.n	17136 <setvbuf+0x13e>
   1702c:	2d00      	cmp	r5, #0
   1702e:	da00      	bge.n	17032 <setvbuf+0x3a>
   17030:	e081      	b.n	17136 <setvbuf+0x13e>
   17032:	0021      	movs	r1, r4
   17034:	0030      	movs	r0, r6
   17036:	f000 f9e9 	bl	1740c <_fflush_r>
   1703a:	6b61      	ldr	r1, [r4, #52]	; 0x34
   1703c:	2900      	cmp	r1, #0
   1703e:	d008      	beq.n	17052 <setvbuf+0x5a>
   17040:	0023      	movs	r3, r4
   17042:	3344      	adds	r3, #68	; 0x44
   17044:	4299      	cmp	r1, r3
   17046:	d002      	beq.n	1704e <setvbuf+0x56>
   17048:	0030      	movs	r0, r6
   1704a:	f000 fb65 	bl	17718 <_free_r>
   1704e:	2300      	movs	r3, #0
   17050:	6363      	str	r3, [r4, #52]	; 0x34
   17052:	2300      	movs	r3, #0
   17054:	61a3      	str	r3, [r4, #24]
   17056:	6063      	str	r3, [r4, #4]
   17058:	89a3      	ldrh	r3, [r4, #12]
   1705a:	061b      	lsls	r3, r3, #24
   1705c:	d503      	bpl.n	17066 <setvbuf+0x6e>
   1705e:	6921      	ldr	r1, [r4, #16]
   17060:	0030      	movs	r0, r6
   17062:	f000 fb59 	bl	17718 <_free_r>
   17066:	89a3      	ldrh	r3, [r4, #12]
   17068:	4a36      	ldr	r2, [pc, #216]	; (17144 <setvbuf+0x14c>)
   1706a:	4013      	ands	r3, r2
   1706c:	81a3      	strh	r3, [r4, #12]
   1706e:	9b00      	ldr	r3, [sp, #0]
   17070:	2b02      	cmp	r3, #2
   17072:	d05a      	beq.n	1712a <setvbuf+0x132>
   17074:	ab03      	add	r3, sp, #12
   17076:	aa02      	add	r2, sp, #8
   17078:	0021      	movs	r1, r4
   1707a:	0030      	movs	r0, r6
   1707c:	f000 faca 	bl	17614 <__swhatbuf_r>
   17080:	89a3      	ldrh	r3, [r4, #12]
   17082:	4318      	orrs	r0, r3
   17084:	81a0      	strh	r0, [r4, #12]
   17086:	2d00      	cmp	r5, #0
   17088:	d124      	bne.n	170d4 <setvbuf+0xdc>
   1708a:	9d02      	ldr	r5, [sp, #8]
   1708c:	0028      	movs	r0, r5
   1708e:	f000 fb2d 	bl	176ec <malloc>
   17092:	9501      	str	r5, [sp, #4]
   17094:	1e07      	subs	r7, r0, #0
   17096:	d142      	bne.n	1711e <setvbuf+0x126>
   17098:	9b02      	ldr	r3, [sp, #8]
   1709a:	9301      	str	r3, [sp, #4]
   1709c:	42ab      	cmp	r3, r5
   1709e:	d139      	bne.n	17114 <setvbuf+0x11c>
   170a0:	2001      	movs	r0, #1
   170a2:	4240      	negs	r0, r0
   170a4:	2302      	movs	r3, #2
   170a6:	89a2      	ldrh	r2, [r4, #12]
   170a8:	4313      	orrs	r3, r2
   170aa:	81a3      	strh	r3, [r4, #12]
   170ac:	2300      	movs	r3, #0
   170ae:	60a3      	str	r3, [r4, #8]
   170b0:	0023      	movs	r3, r4
   170b2:	3347      	adds	r3, #71	; 0x47
   170b4:	6023      	str	r3, [r4, #0]
   170b6:	6123      	str	r3, [r4, #16]
   170b8:	2301      	movs	r3, #1
   170ba:	6163      	str	r3, [r4, #20]
   170bc:	b005      	add	sp, #20
   170be:	bdf0      	pop	{r4, r5, r6, r7, pc}
   170c0:	4b21      	ldr	r3, [pc, #132]	; (17148 <setvbuf+0x150>)
   170c2:	429c      	cmp	r4, r3
   170c4:	d101      	bne.n	170ca <setvbuf+0xd2>
   170c6:	68b4      	ldr	r4, [r6, #8]
   170c8:	e7aa      	b.n	17020 <setvbuf+0x28>
   170ca:	4b20      	ldr	r3, [pc, #128]	; (1714c <setvbuf+0x154>)
   170cc:	429c      	cmp	r4, r3
   170ce:	d1a7      	bne.n	17020 <setvbuf+0x28>
   170d0:	68f4      	ldr	r4, [r6, #12]
   170d2:	e7a5      	b.n	17020 <setvbuf+0x28>
   170d4:	2f00      	cmp	r7, #0
   170d6:	d0d9      	beq.n	1708c <setvbuf+0x94>
   170d8:	69b3      	ldr	r3, [r6, #24]
   170da:	2b00      	cmp	r3, #0
   170dc:	d102      	bne.n	170e4 <setvbuf+0xec>
   170de:	0030      	movs	r0, r6
   170e0:	f000 fa02 	bl	174e8 <__sinit>
   170e4:	9b00      	ldr	r3, [sp, #0]
   170e6:	2b01      	cmp	r3, #1
   170e8:	d103      	bne.n	170f2 <setvbuf+0xfa>
   170ea:	89a3      	ldrh	r3, [r4, #12]
   170ec:	9a00      	ldr	r2, [sp, #0]
   170ee:	431a      	orrs	r2, r3
   170f0:	81a2      	strh	r2, [r4, #12]
   170f2:	2008      	movs	r0, #8
   170f4:	89a3      	ldrh	r3, [r4, #12]
   170f6:	6027      	str	r7, [r4, #0]
   170f8:	6127      	str	r7, [r4, #16]
   170fa:	6165      	str	r5, [r4, #20]
   170fc:	4018      	ands	r0, r3
   170fe:	d018      	beq.n	17132 <setvbuf+0x13a>
   17100:	2001      	movs	r0, #1
   17102:	4018      	ands	r0, r3
   17104:	2300      	movs	r3, #0
   17106:	4298      	cmp	r0, r3
   17108:	d011      	beq.n	1712e <setvbuf+0x136>
   1710a:	426d      	negs	r5, r5
   1710c:	60a3      	str	r3, [r4, #8]
   1710e:	61a5      	str	r5, [r4, #24]
   17110:	0018      	movs	r0, r3
   17112:	e7d3      	b.n	170bc <setvbuf+0xc4>
   17114:	9801      	ldr	r0, [sp, #4]
   17116:	f000 fae9 	bl	176ec <malloc>
   1711a:	1e07      	subs	r7, r0, #0
   1711c:	d0c0      	beq.n	170a0 <setvbuf+0xa8>
   1711e:	2380      	movs	r3, #128	; 0x80
   17120:	89a2      	ldrh	r2, [r4, #12]
   17122:	9d01      	ldr	r5, [sp, #4]
   17124:	4313      	orrs	r3, r2
   17126:	81a3      	strh	r3, [r4, #12]
   17128:	e7d6      	b.n	170d8 <setvbuf+0xe0>
   1712a:	2000      	movs	r0, #0
   1712c:	e7ba      	b.n	170a4 <setvbuf+0xac>
   1712e:	60a5      	str	r5, [r4, #8]
   17130:	e7c4      	b.n	170bc <setvbuf+0xc4>
   17132:	60a0      	str	r0, [r4, #8]
   17134:	e7c2      	b.n	170bc <setvbuf+0xc4>
   17136:	2001      	movs	r0, #1
   17138:	4240      	negs	r0, r0
   1713a:	e7bf      	b.n	170bc <setvbuf+0xc4>
   1713c:	20000028 	.word	0x20000028
   17140:	00018f38 	.word	0x00018f38
   17144:	fffff35c 	.word	0xfffff35c
   17148:	00018f58 	.word	0x00018f58
   1714c:	00018f18 	.word	0x00018f18

00017150 <__swbuf_r>:
   17150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   17152:	0005      	movs	r5, r0
   17154:	000e      	movs	r6, r1
   17156:	0014      	movs	r4, r2
   17158:	2800      	cmp	r0, #0
   1715a:	d004      	beq.n	17166 <__swbuf_r+0x16>
   1715c:	6983      	ldr	r3, [r0, #24]
   1715e:	2b00      	cmp	r3, #0
   17160:	d101      	bne.n	17166 <__swbuf_r+0x16>
   17162:	f000 f9c1 	bl	174e8 <__sinit>
   17166:	4b22      	ldr	r3, [pc, #136]	; (171f0 <__swbuf_r+0xa0>)
   17168:	429c      	cmp	r4, r3
   1716a:	d12d      	bne.n	171c8 <__swbuf_r+0x78>
   1716c:	686c      	ldr	r4, [r5, #4]
   1716e:	69a3      	ldr	r3, [r4, #24]
   17170:	60a3      	str	r3, [r4, #8]
   17172:	89a3      	ldrh	r3, [r4, #12]
   17174:	071b      	lsls	r3, r3, #28
   17176:	d531      	bpl.n	171dc <__swbuf_r+0x8c>
   17178:	6923      	ldr	r3, [r4, #16]
   1717a:	2b00      	cmp	r3, #0
   1717c:	d02e      	beq.n	171dc <__swbuf_r+0x8c>
   1717e:	6823      	ldr	r3, [r4, #0]
   17180:	6922      	ldr	r2, [r4, #16]
   17182:	b2f7      	uxtb	r7, r6
   17184:	1a98      	subs	r0, r3, r2
   17186:	6963      	ldr	r3, [r4, #20]
   17188:	b2f6      	uxtb	r6, r6
   1718a:	4298      	cmp	r0, r3
   1718c:	db05      	blt.n	1719a <__swbuf_r+0x4a>
   1718e:	0021      	movs	r1, r4
   17190:	0028      	movs	r0, r5
   17192:	f000 f93b 	bl	1740c <_fflush_r>
   17196:	2800      	cmp	r0, #0
   17198:	d126      	bne.n	171e8 <__swbuf_r+0x98>
   1719a:	68a3      	ldr	r3, [r4, #8]
   1719c:	3001      	adds	r0, #1
   1719e:	3b01      	subs	r3, #1
   171a0:	60a3      	str	r3, [r4, #8]
   171a2:	6823      	ldr	r3, [r4, #0]
   171a4:	1c5a      	adds	r2, r3, #1
   171a6:	6022      	str	r2, [r4, #0]
   171a8:	701f      	strb	r7, [r3, #0]
   171aa:	6963      	ldr	r3, [r4, #20]
   171ac:	4298      	cmp	r0, r3
   171ae:	d004      	beq.n	171ba <__swbuf_r+0x6a>
   171b0:	89a3      	ldrh	r3, [r4, #12]
   171b2:	07db      	lsls	r3, r3, #31
   171b4:	d51a      	bpl.n	171ec <__swbuf_r+0x9c>
   171b6:	2e0a      	cmp	r6, #10
   171b8:	d118      	bne.n	171ec <__swbuf_r+0x9c>
   171ba:	0021      	movs	r1, r4
   171bc:	0028      	movs	r0, r5
   171be:	f000 f925 	bl	1740c <_fflush_r>
   171c2:	2800      	cmp	r0, #0
   171c4:	d012      	beq.n	171ec <__swbuf_r+0x9c>
   171c6:	e00f      	b.n	171e8 <__swbuf_r+0x98>
   171c8:	4b0a      	ldr	r3, [pc, #40]	; (171f4 <__swbuf_r+0xa4>)
   171ca:	429c      	cmp	r4, r3
   171cc:	d101      	bne.n	171d2 <__swbuf_r+0x82>
   171ce:	68ac      	ldr	r4, [r5, #8]
   171d0:	e7cd      	b.n	1716e <__swbuf_r+0x1e>
   171d2:	4b09      	ldr	r3, [pc, #36]	; (171f8 <__swbuf_r+0xa8>)
   171d4:	429c      	cmp	r4, r3
   171d6:	d1ca      	bne.n	1716e <__swbuf_r+0x1e>
   171d8:	68ec      	ldr	r4, [r5, #12]
   171da:	e7c8      	b.n	1716e <__swbuf_r+0x1e>
   171dc:	0021      	movs	r1, r4
   171de:	0028      	movs	r0, r5
   171e0:	f000 f80c 	bl	171fc <__swsetup_r>
   171e4:	2800      	cmp	r0, #0
   171e6:	d0ca      	beq.n	1717e <__swbuf_r+0x2e>
   171e8:	2601      	movs	r6, #1
   171ea:	4276      	negs	r6, r6
   171ec:	0030      	movs	r0, r6
   171ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   171f0:	00018f38 	.word	0x00018f38
   171f4:	00018f58 	.word	0x00018f58
   171f8:	00018f18 	.word	0x00018f18

000171fc <__swsetup_r>:
   171fc:	4b36      	ldr	r3, [pc, #216]	; (172d8 <__swsetup_r+0xdc>)
   171fe:	b570      	push	{r4, r5, r6, lr}
   17200:	681d      	ldr	r5, [r3, #0]
   17202:	0006      	movs	r6, r0
   17204:	000c      	movs	r4, r1
   17206:	2d00      	cmp	r5, #0
   17208:	d005      	beq.n	17216 <__swsetup_r+0x1a>
   1720a:	69ab      	ldr	r3, [r5, #24]
   1720c:	2b00      	cmp	r3, #0
   1720e:	d102      	bne.n	17216 <__swsetup_r+0x1a>
   17210:	0028      	movs	r0, r5
   17212:	f000 f969 	bl	174e8 <__sinit>
   17216:	4b31      	ldr	r3, [pc, #196]	; (172dc <__swsetup_r+0xe0>)
   17218:	429c      	cmp	r4, r3
   1721a:	d10f      	bne.n	1723c <__swsetup_r+0x40>
   1721c:	686c      	ldr	r4, [r5, #4]
   1721e:	230c      	movs	r3, #12
   17220:	5ee2      	ldrsh	r2, [r4, r3]
   17222:	b293      	uxth	r3, r2
   17224:	0719      	lsls	r1, r3, #28
   17226:	d42d      	bmi.n	17284 <__swsetup_r+0x88>
   17228:	06d9      	lsls	r1, r3, #27
   1722a:	d411      	bmi.n	17250 <__swsetup_r+0x54>
   1722c:	2309      	movs	r3, #9
   1722e:	2001      	movs	r0, #1
   17230:	6033      	str	r3, [r6, #0]
   17232:	3337      	adds	r3, #55	; 0x37
   17234:	4313      	orrs	r3, r2
   17236:	81a3      	strh	r3, [r4, #12]
   17238:	4240      	negs	r0, r0
   1723a:	bd70      	pop	{r4, r5, r6, pc}
   1723c:	4b28      	ldr	r3, [pc, #160]	; (172e0 <__swsetup_r+0xe4>)
   1723e:	429c      	cmp	r4, r3
   17240:	d101      	bne.n	17246 <__swsetup_r+0x4a>
   17242:	68ac      	ldr	r4, [r5, #8]
   17244:	e7eb      	b.n	1721e <__swsetup_r+0x22>
   17246:	4b27      	ldr	r3, [pc, #156]	; (172e4 <__swsetup_r+0xe8>)
   17248:	429c      	cmp	r4, r3
   1724a:	d1e8      	bne.n	1721e <__swsetup_r+0x22>
   1724c:	68ec      	ldr	r4, [r5, #12]
   1724e:	e7e6      	b.n	1721e <__swsetup_r+0x22>
   17250:	075b      	lsls	r3, r3, #29
   17252:	d513      	bpl.n	1727c <__swsetup_r+0x80>
   17254:	6b61      	ldr	r1, [r4, #52]	; 0x34
   17256:	2900      	cmp	r1, #0
   17258:	d008      	beq.n	1726c <__swsetup_r+0x70>
   1725a:	0023      	movs	r3, r4
   1725c:	3344      	adds	r3, #68	; 0x44
   1725e:	4299      	cmp	r1, r3
   17260:	d002      	beq.n	17268 <__swsetup_r+0x6c>
   17262:	0030      	movs	r0, r6
   17264:	f000 fa58 	bl	17718 <_free_r>
   17268:	2300      	movs	r3, #0
   1726a:	6363      	str	r3, [r4, #52]	; 0x34
   1726c:	2224      	movs	r2, #36	; 0x24
   1726e:	89a3      	ldrh	r3, [r4, #12]
   17270:	4393      	bics	r3, r2
   17272:	81a3      	strh	r3, [r4, #12]
   17274:	2300      	movs	r3, #0
   17276:	6063      	str	r3, [r4, #4]
   17278:	6923      	ldr	r3, [r4, #16]
   1727a:	6023      	str	r3, [r4, #0]
   1727c:	2308      	movs	r3, #8
   1727e:	89a2      	ldrh	r2, [r4, #12]
   17280:	4313      	orrs	r3, r2
   17282:	81a3      	strh	r3, [r4, #12]
   17284:	6923      	ldr	r3, [r4, #16]
   17286:	2b00      	cmp	r3, #0
   17288:	d10b      	bne.n	172a2 <__swsetup_r+0xa6>
   1728a:	21a0      	movs	r1, #160	; 0xa0
   1728c:	2280      	movs	r2, #128	; 0x80
   1728e:	89a3      	ldrh	r3, [r4, #12]
   17290:	0089      	lsls	r1, r1, #2
   17292:	0092      	lsls	r2, r2, #2
   17294:	400b      	ands	r3, r1
   17296:	4293      	cmp	r3, r2
   17298:	d003      	beq.n	172a2 <__swsetup_r+0xa6>
   1729a:	0021      	movs	r1, r4
   1729c:	0030      	movs	r0, r6
   1729e:	f000 f9e1 	bl	17664 <__smakebuf_r>
   172a2:	2301      	movs	r3, #1
   172a4:	89a2      	ldrh	r2, [r4, #12]
   172a6:	4013      	ands	r3, r2
   172a8:	d011      	beq.n	172ce <__swsetup_r+0xd2>
   172aa:	2300      	movs	r3, #0
   172ac:	60a3      	str	r3, [r4, #8]
   172ae:	6963      	ldr	r3, [r4, #20]
   172b0:	425b      	negs	r3, r3
   172b2:	61a3      	str	r3, [r4, #24]
   172b4:	2000      	movs	r0, #0
   172b6:	6923      	ldr	r3, [r4, #16]
   172b8:	4283      	cmp	r3, r0
   172ba:	d1be      	bne.n	1723a <__swsetup_r+0x3e>
   172bc:	230c      	movs	r3, #12
   172be:	5ee2      	ldrsh	r2, [r4, r3]
   172c0:	0613      	lsls	r3, r2, #24
   172c2:	d5ba      	bpl.n	1723a <__swsetup_r+0x3e>
   172c4:	2340      	movs	r3, #64	; 0x40
   172c6:	4313      	orrs	r3, r2
   172c8:	81a3      	strh	r3, [r4, #12]
   172ca:	3801      	subs	r0, #1
   172cc:	e7b5      	b.n	1723a <__swsetup_r+0x3e>
   172ce:	0792      	lsls	r2, r2, #30
   172d0:	d400      	bmi.n	172d4 <__swsetup_r+0xd8>
   172d2:	6963      	ldr	r3, [r4, #20]
   172d4:	60a3      	str	r3, [r4, #8]
   172d6:	e7ed      	b.n	172b4 <__swsetup_r+0xb8>
   172d8:	20000028 	.word	0x20000028
   172dc:	00018f38 	.word	0x00018f38
   172e0:	00018f58 	.word	0x00018f58
   172e4:	00018f18 	.word	0x00018f18

000172e8 <abort>:
   172e8:	b510      	push	{r4, lr}
   172ea:	2006      	movs	r0, #6
   172ec:	f000 fb2e 	bl	1794c <raise>
   172f0:	2001      	movs	r0, #1
   172f2:	f7ef ff7d 	bl	71f0 <_exit>
   172f6:	Address 0x000172f6 is out of bounds.


000172f8 <__sflush_r>:
   172f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   172fa:	898a      	ldrh	r2, [r1, #12]
   172fc:	0005      	movs	r5, r0
   172fe:	000c      	movs	r4, r1
   17300:	0713      	lsls	r3, r2, #28
   17302:	d460      	bmi.n	173c6 <__sflush_r+0xce>
   17304:	684b      	ldr	r3, [r1, #4]
   17306:	2b00      	cmp	r3, #0
   17308:	dc04      	bgt.n	17314 <__sflush_r+0x1c>
   1730a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
   1730c:	2b00      	cmp	r3, #0
   1730e:	dc01      	bgt.n	17314 <__sflush_r+0x1c>
   17310:	2000      	movs	r0, #0
   17312:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
   17314:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
   17316:	2f00      	cmp	r7, #0
   17318:	d0fa      	beq.n	17310 <__sflush_r+0x18>
   1731a:	2300      	movs	r3, #0
   1731c:	682e      	ldr	r6, [r5, #0]
   1731e:	602b      	str	r3, [r5, #0]
   17320:	2380      	movs	r3, #128	; 0x80
   17322:	015b      	lsls	r3, r3, #5
   17324:	401a      	ands	r2, r3
   17326:	d034      	beq.n	17392 <__sflush_r+0x9a>
   17328:	6d60      	ldr	r0, [r4, #84]	; 0x54
   1732a:	89a3      	ldrh	r3, [r4, #12]
   1732c:	075b      	lsls	r3, r3, #29
   1732e:	d506      	bpl.n	1733e <__sflush_r+0x46>
   17330:	6863      	ldr	r3, [r4, #4]
   17332:	1ac0      	subs	r0, r0, r3
   17334:	6b63      	ldr	r3, [r4, #52]	; 0x34
   17336:	2b00      	cmp	r3, #0
   17338:	d001      	beq.n	1733e <__sflush_r+0x46>
   1733a:	6c23      	ldr	r3, [r4, #64]	; 0x40
   1733c:	1ac0      	subs	r0, r0, r3
   1733e:	0002      	movs	r2, r0
   17340:	6a21      	ldr	r1, [r4, #32]
   17342:	2300      	movs	r3, #0
   17344:	0028      	movs	r0, r5
   17346:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
   17348:	47b8      	blx	r7
   1734a:	89a1      	ldrh	r1, [r4, #12]
   1734c:	1c43      	adds	r3, r0, #1
   1734e:	d106      	bne.n	1735e <__sflush_r+0x66>
   17350:	682b      	ldr	r3, [r5, #0]
   17352:	2b1d      	cmp	r3, #29
   17354:	d831      	bhi.n	173ba <__sflush_r+0xc2>
   17356:	4a2c      	ldr	r2, [pc, #176]	; (17408 <__sflush_r+0x110>)
   17358:	40da      	lsrs	r2, r3
   1735a:	07d3      	lsls	r3, r2, #31
   1735c:	d52d      	bpl.n	173ba <__sflush_r+0xc2>
   1735e:	2300      	movs	r3, #0
   17360:	6063      	str	r3, [r4, #4]
   17362:	6923      	ldr	r3, [r4, #16]
   17364:	6023      	str	r3, [r4, #0]
   17366:	04cb      	lsls	r3, r1, #19
   17368:	d505      	bpl.n	17376 <__sflush_r+0x7e>
   1736a:	1c43      	adds	r3, r0, #1
   1736c:	d102      	bne.n	17374 <__sflush_r+0x7c>
   1736e:	682b      	ldr	r3, [r5, #0]
   17370:	2b00      	cmp	r3, #0
   17372:	d100      	bne.n	17376 <__sflush_r+0x7e>
   17374:	6560      	str	r0, [r4, #84]	; 0x54
   17376:	6b61      	ldr	r1, [r4, #52]	; 0x34
   17378:	602e      	str	r6, [r5, #0]
   1737a:	2900      	cmp	r1, #0
   1737c:	d0c8      	beq.n	17310 <__sflush_r+0x18>
   1737e:	0023      	movs	r3, r4
   17380:	3344      	adds	r3, #68	; 0x44
   17382:	4299      	cmp	r1, r3
   17384:	d002      	beq.n	1738c <__sflush_r+0x94>
   17386:	0028      	movs	r0, r5
   17388:	f000 f9c6 	bl	17718 <_free_r>
   1738c:	2000      	movs	r0, #0
   1738e:	6360      	str	r0, [r4, #52]	; 0x34
   17390:	e7bf      	b.n	17312 <__sflush_r+0x1a>
   17392:	2301      	movs	r3, #1
   17394:	6a21      	ldr	r1, [r4, #32]
   17396:	0028      	movs	r0, r5
   17398:	47b8      	blx	r7
   1739a:	1c43      	adds	r3, r0, #1
   1739c:	d1c5      	bne.n	1732a <__sflush_r+0x32>
   1739e:	682b      	ldr	r3, [r5, #0]
   173a0:	2b00      	cmp	r3, #0
   173a2:	d0c2      	beq.n	1732a <__sflush_r+0x32>
   173a4:	2b1d      	cmp	r3, #29
   173a6:	d001      	beq.n	173ac <__sflush_r+0xb4>
   173a8:	2b16      	cmp	r3, #22
   173aa:	d101      	bne.n	173b0 <__sflush_r+0xb8>
   173ac:	602e      	str	r6, [r5, #0]
   173ae:	e7af      	b.n	17310 <__sflush_r+0x18>
   173b0:	2340      	movs	r3, #64	; 0x40
   173b2:	89a2      	ldrh	r2, [r4, #12]
   173b4:	4313      	orrs	r3, r2
   173b6:	81a3      	strh	r3, [r4, #12]
   173b8:	e7ab      	b.n	17312 <__sflush_r+0x1a>
   173ba:	2340      	movs	r3, #64	; 0x40
   173bc:	430b      	orrs	r3, r1
   173be:	2001      	movs	r0, #1
   173c0:	81a3      	strh	r3, [r4, #12]
   173c2:	4240      	negs	r0, r0
   173c4:	e7a5      	b.n	17312 <__sflush_r+0x1a>
   173c6:	690f      	ldr	r7, [r1, #16]
   173c8:	2f00      	cmp	r7, #0
   173ca:	d0a1      	beq.n	17310 <__sflush_r+0x18>
   173cc:	680b      	ldr	r3, [r1, #0]
   173ce:	600f      	str	r7, [r1, #0]
   173d0:	1bdb      	subs	r3, r3, r7
   173d2:	9301      	str	r3, [sp, #4]
   173d4:	2300      	movs	r3, #0
   173d6:	0792      	lsls	r2, r2, #30
   173d8:	d100      	bne.n	173dc <__sflush_r+0xe4>
   173da:	694b      	ldr	r3, [r1, #20]
   173dc:	60a3      	str	r3, [r4, #8]
   173de:	9b01      	ldr	r3, [sp, #4]
   173e0:	2b00      	cmp	r3, #0
   173e2:	dc00      	bgt.n	173e6 <__sflush_r+0xee>
   173e4:	e794      	b.n	17310 <__sflush_r+0x18>
   173e6:	9b01      	ldr	r3, [sp, #4]
   173e8:	003a      	movs	r2, r7
   173ea:	6a21      	ldr	r1, [r4, #32]
   173ec:	0028      	movs	r0, r5
   173ee:	6aa6      	ldr	r6, [r4, #40]	; 0x28
   173f0:	47b0      	blx	r6
   173f2:	2800      	cmp	r0, #0
   173f4:	dc03      	bgt.n	173fe <__sflush_r+0x106>
   173f6:	2340      	movs	r3, #64	; 0x40
   173f8:	89a2      	ldrh	r2, [r4, #12]
   173fa:	4313      	orrs	r3, r2
   173fc:	e7df      	b.n	173be <__sflush_r+0xc6>
   173fe:	9b01      	ldr	r3, [sp, #4]
   17400:	183f      	adds	r7, r7, r0
   17402:	1a1b      	subs	r3, r3, r0
   17404:	9301      	str	r3, [sp, #4]
   17406:	e7ea      	b.n	173de <__sflush_r+0xe6>
   17408:	20400001 	.word	0x20400001

0001740c <_fflush_r>:
   1740c:	690b      	ldr	r3, [r1, #16]
   1740e:	b570      	push	{r4, r5, r6, lr}
   17410:	0005      	movs	r5, r0
   17412:	000c      	movs	r4, r1
   17414:	2b00      	cmp	r3, #0
   17416:	d101      	bne.n	1741c <_fflush_r+0x10>
   17418:	2000      	movs	r0, #0
   1741a:	bd70      	pop	{r4, r5, r6, pc}
   1741c:	2800      	cmp	r0, #0
   1741e:	d004      	beq.n	1742a <_fflush_r+0x1e>
   17420:	6983      	ldr	r3, [r0, #24]
   17422:	2b00      	cmp	r3, #0
   17424:	d101      	bne.n	1742a <_fflush_r+0x1e>
   17426:	f000 f85f 	bl	174e8 <__sinit>
   1742a:	4b0b      	ldr	r3, [pc, #44]	; (17458 <_fflush_r+0x4c>)
   1742c:	429c      	cmp	r4, r3
   1742e:	d109      	bne.n	17444 <_fflush_r+0x38>
   17430:	686c      	ldr	r4, [r5, #4]
   17432:	220c      	movs	r2, #12
   17434:	5ea3      	ldrsh	r3, [r4, r2]
   17436:	2b00      	cmp	r3, #0
   17438:	d0ee      	beq.n	17418 <_fflush_r+0xc>
   1743a:	0021      	movs	r1, r4
   1743c:	0028      	movs	r0, r5
   1743e:	f7ff ff5b 	bl	172f8 <__sflush_r>
   17442:	e7ea      	b.n	1741a <_fflush_r+0xe>
   17444:	4b05      	ldr	r3, [pc, #20]	; (1745c <_fflush_r+0x50>)
   17446:	429c      	cmp	r4, r3
   17448:	d101      	bne.n	1744e <_fflush_r+0x42>
   1744a:	68ac      	ldr	r4, [r5, #8]
   1744c:	e7f1      	b.n	17432 <_fflush_r+0x26>
   1744e:	4b04      	ldr	r3, [pc, #16]	; (17460 <_fflush_r+0x54>)
   17450:	429c      	cmp	r4, r3
   17452:	d1ee      	bne.n	17432 <_fflush_r+0x26>
   17454:	68ec      	ldr	r4, [r5, #12]
   17456:	e7ec      	b.n	17432 <_fflush_r+0x26>
   17458:	00018f38 	.word	0x00018f38
   1745c:	00018f58 	.word	0x00018f58
   17460:	00018f18 	.word	0x00018f18

00017464 <_cleanup_r>:
   17464:	b510      	push	{r4, lr}
   17466:	4902      	ldr	r1, [pc, #8]	; (17470 <_cleanup_r+0xc>)
   17468:	f000 f8b2 	bl	175d0 <_fwalk_reent>
   1746c:	bd10      	pop	{r4, pc}
   1746e:	46c0      	nop			; (mov r8, r8)
   17470:	0001740d 	.word	0x0001740d

00017474 <std.isra.0>:
   17474:	2300      	movs	r3, #0
   17476:	b510      	push	{r4, lr}
   17478:	0004      	movs	r4, r0
   1747a:	6003      	str	r3, [r0, #0]
   1747c:	6043      	str	r3, [r0, #4]
   1747e:	6083      	str	r3, [r0, #8]
   17480:	8181      	strh	r1, [r0, #12]
   17482:	6643      	str	r3, [r0, #100]	; 0x64
   17484:	81c2      	strh	r2, [r0, #14]
   17486:	6103      	str	r3, [r0, #16]
   17488:	6143      	str	r3, [r0, #20]
   1748a:	6183      	str	r3, [r0, #24]
   1748c:	0019      	movs	r1, r3
   1748e:	2208      	movs	r2, #8
   17490:	305c      	adds	r0, #92	; 0x5c
   17492:	f7ff f9d1 	bl	16838 <memset>
   17496:	4b05      	ldr	r3, [pc, #20]	; (174ac <std.isra.0+0x38>)
   17498:	6224      	str	r4, [r4, #32]
   1749a:	6263      	str	r3, [r4, #36]	; 0x24
   1749c:	4b04      	ldr	r3, [pc, #16]	; (174b0 <std.isra.0+0x3c>)
   1749e:	62a3      	str	r3, [r4, #40]	; 0x28
   174a0:	4b04      	ldr	r3, [pc, #16]	; (174b4 <std.isra.0+0x40>)
   174a2:	62e3      	str	r3, [r4, #44]	; 0x2c
   174a4:	4b04      	ldr	r3, [pc, #16]	; (174b8 <std.isra.0+0x44>)
   174a6:	6323      	str	r3, [r4, #48]	; 0x30
   174a8:	bd10      	pop	{r4, pc}
   174aa:	46c0      	nop			; (mov r8, r8)
   174ac:	0001798d 	.word	0x0001798d
   174b0:	000179b5 	.word	0x000179b5
   174b4:	000179ed 	.word	0x000179ed
   174b8:	00017a19 	.word	0x00017a19

000174bc <__sfmoreglue>:
   174bc:	b570      	push	{r4, r5, r6, lr}
   174be:	2568      	movs	r5, #104	; 0x68
   174c0:	1e4a      	subs	r2, r1, #1
   174c2:	4355      	muls	r5, r2
   174c4:	000e      	movs	r6, r1
   174c6:	0029      	movs	r1, r5
   174c8:	3174      	adds	r1, #116	; 0x74
   174ca:	f000 f96f 	bl	177ac <_malloc_r>
   174ce:	1e04      	subs	r4, r0, #0
   174d0:	d008      	beq.n	174e4 <__sfmoreglue+0x28>
   174d2:	2100      	movs	r1, #0
   174d4:	002a      	movs	r2, r5
   174d6:	6001      	str	r1, [r0, #0]
   174d8:	6046      	str	r6, [r0, #4]
   174da:	300c      	adds	r0, #12
   174dc:	60a0      	str	r0, [r4, #8]
   174de:	3268      	adds	r2, #104	; 0x68
   174e0:	f7ff f9aa 	bl	16838 <memset>
   174e4:	0020      	movs	r0, r4
   174e6:	bd70      	pop	{r4, r5, r6, pc}

000174e8 <__sinit>:
   174e8:	6983      	ldr	r3, [r0, #24]
   174ea:	b513      	push	{r0, r1, r4, lr}
   174ec:	0004      	movs	r4, r0
   174ee:	2b00      	cmp	r3, #0
   174f0:	d128      	bne.n	17544 <__sinit+0x5c>
   174f2:	6483      	str	r3, [r0, #72]	; 0x48
   174f4:	64c3      	str	r3, [r0, #76]	; 0x4c
   174f6:	6503      	str	r3, [r0, #80]	; 0x50
   174f8:	4b13      	ldr	r3, [pc, #76]	; (17548 <__sinit+0x60>)
   174fa:	4a14      	ldr	r2, [pc, #80]	; (1754c <__sinit+0x64>)
   174fc:	681b      	ldr	r3, [r3, #0]
   174fe:	6282      	str	r2, [r0, #40]	; 0x28
   17500:	9301      	str	r3, [sp, #4]
   17502:	4298      	cmp	r0, r3
   17504:	d101      	bne.n	1750a <__sinit+0x22>
   17506:	2301      	movs	r3, #1
   17508:	6183      	str	r3, [r0, #24]
   1750a:	0020      	movs	r0, r4
   1750c:	f000 f820 	bl	17550 <__sfp>
   17510:	6060      	str	r0, [r4, #4]
   17512:	0020      	movs	r0, r4
   17514:	f000 f81c 	bl	17550 <__sfp>
   17518:	60a0      	str	r0, [r4, #8]
   1751a:	0020      	movs	r0, r4
   1751c:	f000 f818 	bl	17550 <__sfp>
   17520:	2200      	movs	r2, #0
   17522:	60e0      	str	r0, [r4, #12]
   17524:	2104      	movs	r1, #4
   17526:	6860      	ldr	r0, [r4, #4]
   17528:	f7ff ffa4 	bl	17474 <std.isra.0>
   1752c:	2201      	movs	r2, #1
   1752e:	2109      	movs	r1, #9
   17530:	68a0      	ldr	r0, [r4, #8]
   17532:	f7ff ff9f 	bl	17474 <std.isra.0>
   17536:	2202      	movs	r2, #2
   17538:	2112      	movs	r1, #18
   1753a:	68e0      	ldr	r0, [r4, #12]
   1753c:	f7ff ff9a 	bl	17474 <std.isra.0>
   17540:	2301      	movs	r3, #1
   17542:	61a3      	str	r3, [r4, #24]
   17544:	bd13      	pop	{r0, r1, r4, pc}
   17546:	46c0      	nop			; (mov r8, r8)
   17548:	00018ee0 	.word	0x00018ee0
   1754c:	00017465 	.word	0x00017465

00017550 <__sfp>:
   17550:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   17552:	4b1e      	ldr	r3, [pc, #120]	; (175cc <__sfp+0x7c>)
   17554:	0007      	movs	r7, r0
   17556:	681e      	ldr	r6, [r3, #0]
   17558:	69b3      	ldr	r3, [r6, #24]
   1755a:	2b00      	cmp	r3, #0
   1755c:	d102      	bne.n	17564 <__sfp+0x14>
   1755e:	0030      	movs	r0, r6
   17560:	f7ff ffc2 	bl	174e8 <__sinit>
   17564:	3648      	adds	r6, #72	; 0x48
   17566:	68b4      	ldr	r4, [r6, #8]
   17568:	6873      	ldr	r3, [r6, #4]
   1756a:	3b01      	subs	r3, #1
   1756c:	d504      	bpl.n	17578 <__sfp+0x28>
   1756e:	6833      	ldr	r3, [r6, #0]
   17570:	2b00      	cmp	r3, #0
   17572:	d007      	beq.n	17584 <__sfp+0x34>
   17574:	6836      	ldr	r6, [r6, #0]
   17576:	e7f6      	b.n	17566 <__sfp+0x16>
   17578:	220c      	movs	r2, #12
   1757a:	5ea5      	ldrsh	r5, [r4, r2]
   1757c:	2d00      	cmp	r5, #0
   1757e:	d00d      	beq.n	1759c <__sfp+0x4c>
   17580:	3468      	adds	r4, #104	; 0x68
   17582:	e7f2      	b.n	1756a <__sfp+0x1a>
   17584:	2104      	movs	r1, #4
   17586:	0038      	movs	r0, r7
   17588:	f7ff ff98 	bl	174bc <__sfmoreglue>
   1758c:	6030      	str	r0, [r6, #0]
   1758e:	2800      	cmp	r0, #0
   17590:	d1f0      	bne.n	17574 <__sfp+0x24>
   17592:	230c      	movs	r3, #12
   17594:	0004      	movs	r4, r0
   17596:	603b      	str	r3, [r7, #0]
   17598:	0020      	movs	r0, r4
   1759a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1759c:	2301      	movs	r3, #1
   1759e:	0020      	movs	r0, r4
   175a0:	425b      	negs	r3, r3
   175a2:	81e3      	strh	r3, [r4, #14]
   175a4:	3302      	adds	r3, #2
   175a6:	81a3      	strh	r3, [r4, #12]
   175a8:	6665      	str	r5, [r4, #100]	; 0x64
   175aa:	6025      	str	r5, [r4, #0]
   175ac:	60a5      	str	r5, [r4, #8]
   175ae:	6065      	str	r5, [r4, #4]
   175b0:	6125      	str	r5, [r4, #16]
   175b2:	6165      	str	r5, [r4, #20]
   175b4:	61a5      	str	r5, [r4, #24]
   175b6:	2208      	movs	r2, #8
   175b8:	0029      	movs	r1, r5
   175ba:	305c      	adds	r0, #92	; 0x5c
   175bc:	f7ff f93c 	bl	16838 <memset>
   175c0:	6365      	str	r5, [r4, #52]	; 0x34
   175c2:	63a5      	str	r5, [r4, #56]	; 0x38
   175c4:	64a5      	str	r5, [r4, #72]	; 0x48
   175c6:	64e5      	str	r5, [r4, #76]	; 0x4c
   175c8:	e7e6      	b.n	17598 <__sfp+0x48>
   175ca:	46c0      	nop			; (mov r8, r8)
   175cc:	00018ee0 	.word	0x00018ee0

000175d0 <_fwalk_reent>:
   175d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   175d2:	0004      	movs	r4, r0
   175d4:	0007      	movs	r7, r0
   175d6:	2600      	movs	r6, #0
   175d8:	9101      	str	r1, [sp, #4]
   175da:	3448      	adds	r4, #72	; 0x48
   175dc:	2c00      	cmp	r4, #0
   175de:	d101      	bne.n	175e4 <_fwalk_reent+0x14>
   175e0:	0030      	movs	r0, r6
   175e2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
   175e4:	6863      	ldr	r3, [r4, #4]
   175e6:	68a5      	ldr	r5, [r4, #8]
   175e8:	9300      	str	r3, [sp, #0]
   175ea:	9b00      	ldr	r3, [sp, #0]
   175ec:	3b01      	subs	r3, #1
   175ee:	9300      	str	r3, [sp, #0]
   175f0:	d501      	bpl.n	175f6 <_fwalk_reent+0x26>
   175f2:	6824      	ldr	r4, [r4, #0]
   175f4:	e7f2      	b.n	175dc <_fwalk_reent+0xc>
   175f6:	89ab      	ldrh	r3, [r5, #12]
   175f8:	2b01      	cmp	r3, #1
   175fa:	d908      	bls.n	1760e <_fwalk_reent+0x3e>
   175fc:	220e      	movs	r2, #14
   175fe:	5eab      	ldrsh	r3, [r5, r2]
   17600:	3301      	adds	r3, #1
   17602:	d004      	beq.n	1760e <_fwalk_reent+0x3e>
   17604:	0029      	movs	r1, r5
   17606:	0038      	movs	r0, r7
   17608:	9b01      	ldr	r3, [sp, #4]
   1760a:	4798      	blx	r3
   1760c:	4306      	orrs	r6, r0
   1760e:	3568      	adds	r5, #104	; 0x68
   17610:	e7eb      	b.n	175ea <_fwalk_reent+0x1a>
   17612:	Address 0x00017612 is out of bounds.


00017614 <__swhatbuf_r>:
   17614:	b570      	push	{r4, r5, r6, lr}
   17616:	000e      	movs	r6, r1
   17618:	001d      	movs	r5, r3
   1761a:	230e      	movs	r3, #14
   1761c:	5ec9      	ldrsh	r1, [r1, r3]
   1761e:	b090      	sub	sp, #64	; 0x40
   17620:	0014      	movs	r4, r2
   17622:	2900      	cmp	r1, #0
   17624:	da07      	bge.n	17636 <__swhatbuf_r+0x22>
   17626:	2300      	movs	r3, #0
   17628:	602b      	str	r3, [r5, #0]
   1762a:	89b3      	ldrh	r3, [r6, #12]
   1762c:	061b      	lsls	r3, r3, #24
   1762e:	d411      	bmi.n	17654 <__swhatbuf_r+0x40>
   17630:	2380      	movs	r3, #128	; 0x80
   17632:	00db      	lsls	r3, r3, #3
   17634:	e00f      	b.n	17656 <__swhatbuf_r+0x42>
   17636:	aa01      	add	r2, sp, #4
   17638:	f000 fa1a 	bl	17a70 <_fstat_r>
   1763c:	2800      	cmp	r0, #0
   1763e:	dbf2      	blt.n	17626 <__swhatbuf_r+0x12>
   17640:	22f0      	movs	r2, #240	; 0xf0
   17642:	9b02      	ldr	r3, [sp, #8]
   17644:	0212      	lsls	r2, r2, #8
   17646:	4013      	ands	r3, r2
   17648:	4a05      	ldr	r2, [pc, #20]	; (17660 <__swhatbuf_r+0x4c>)
   1764a:	189b      	adds	r3, r3, r2
   1764c:	425a      	negs	r2, r3
   1764e:	4153      	adcs	r3, r2
   17650:	602b      	str	r3, [r5, #0]
   17652:	e7ed      	b.n	17630 <__swhatbuf_r+0x1c>
   17654:	2340      	movs	r3, #64	; 0x40
   17656:	2000      	movs	r0, #0
   17658:	6023      	str	r3, [r4, #0]
   1765a:	b010      	add	sp, #64	; 0x40
   1765c:	bd70      	pop	{r4, r5, r6, pc}
   1765e:	46c0      	nop			; (mov r8, r8)
   17660:	ffffe000 	.word	0xffffe000

00017664 <__smakebuf_r>:
   17664:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   17666:	2602      	movs	r6, #2
   17668:	898b      	ldrh	r3, [r1, #12]
   1766a:	0005      	movs	r5, r0
   1766c:	000c      	movs	r4, r1
   1766e:	4233      	tst	r3, r6
   17670:	d006      	beq.n	17680 <__smakebuf_r+0x1c>
   17672:	0023      	movs	r3, r4
   17674:	3347      	adds	r3, #71	; 0x47
   17676:	6023      	str	r3, [r4, #0]
   17678:	6123      	str	r3, [r4, #16]
   1767a:	2301      	movs	r3, #1
   1767c:	6163      	str	r3, [r4, #20]
   1767e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
   17680:	ab01      	add	r3, sp, #4
   17682:	466a      	mov	r2, sp
   17684:	f7ff ffc6 	bl	17614 <__swhatbuf_r>
   17688:	9900      	ldr	r1, [sp, #0]
   1768a:	0007      	movs	r7, r0
   1768c:	0028      	movs	r0, r5
   1768e:	f000 f88d 	bl	177ac <_malloc_r>
   17692:	2800      	cmp	r0, #0
   17694:	d108      	bne.n	176a8 <__smakebuf_r+0x44>
   17696:	220c      	movs	r2, #12
   17698:	5ea3      	ldrsh	r3, [r4, r2]
   1769a:	059a      	lsls	r2, r3, #22
   1769c:	d4ef      	bmi.n	1767e <__smakebuf_r+0x1a>
   1769e:	2203      	movs	r2, #3
   176a0:	4393      	bics	r3, r2
   176a2:	431e      	orrs	r6, r3
   176a4:	81a6      	strh	r6, [r4, #12]
   176a6:	e7e4      	b.n	17672 <__smakebuf_r+0xe>
   176a8:	4b0f      	ldr	r3, [pc, #60]	; (176e8 <__smakebuf_r+0x84>)
   176aa:	62ab      	str	r3, [r5, #40]	; 0x28
   176ac:	2380      	movs	r3, #128	; 0x80
   176ae:	89a2      	ldrh	r2, [r4, #12]
   176b0:	6020      	str	r0, [r4, #0]
   176b2:	4313      	orrs	r3, r2
   176b4:	81a3      	strh	r3, [r4, #12]
   176b6:	9b00      	ldr	r3, [sp, #0]
   176b8:	6120      	str	r0, [r4, #16]
   176ba:	6163      	str	r3, [r4, #20]
   176bc:	9b01      	ldr	r3, [sp, #4]
   176be:	2b00      	cmp	r3, #0
   176c0:	d00d      	beq.n	176de <__smakebuf_r+0x7a>
   176c2:	230e      	movs	r3, #14
   176c4:	5ee1      	ldrsh	r1, [r4, r3]
   176c6:	0028      	movs	r0, r5
   176c8:	f000 f9e4 	bl	17a94 <_isatty_r>
   176cc:	2800      	cmp	r0, #0
   176ce:	d006      	beq.n	176de <__smakebuf_r+0x7a>
   176d0:	2203      	movs	r2, #3
   176d2:	89a3      	ldrh	r3, [r4, #12]
   176d4:	4393      	bics	r3, r2
   176d6:	001a      	movs	r2, r3
   176d8:	2301      	movs	r3, #1
   176da:	4313      	orrs	r3, r2
   176dc:	81a3      	strh	r3, [r4, #12]
   176de:	89a0      	ldrh	r0, [r4, #12]
   176e0:	4338      	orrs	r0, r7
   176e2:	81a0      	strh	r0, [r4, #12]
   176e4:	e7cb      	b.n	1767e <__smakebuf_r+0x1a>
   176e6:	46c0      	nop			; (mov r8, r8)
   176e8:	00017465 	.word	0x00017465

000176ec <malloc>:
   176ec:	b510      	push	{r4, lr}
   176ee:	4b03      	ldr	r3, [pc, #12]	; (176fc <malloc+0x10>)
   176f0:	0001      	movs	r1, r0
   176f2:	6818      	ldr	r0, [r3, #0]
   176f4:	f000 f85a 	bl	177ac <_malloc_r>
   176f8:	bd10      	pop	{r4, pc}
   176fa:	46c0      	nop			; (mov r8, r8)
   176fc:	20000028 	.word	0x20000028

00017700 <memchr>:
   17700:	b2c9      	uxtb	r1, r1
   17702:	1882      	adds	r2, r0, r2
   17704:	4290      	cmp	r0, r2
   17706:	d101      	bne.n	1770c <memchr+0xc>
   17708:	2000      	movs	r0, #0
   1770a:	4770      	bx	lr
   1770c:	7803      	ldrb	r3, [r0, #0]
   1770e:	428b      	cmp	r3, r1
   17710:	d0fb      	beq.n	1770a <memchr+0xa>
   17712:	3001      	adds	r0, #1
   17714:	e7f6      	b.n	17704 <memchr+0x4>
   17716:	Address 0x00017716 is out of bounds.


00017718 <_free_r>:
   17718:	b570      	push	{r4, r5, r6, lr}
   1771a:	0005      	movs	r5, r0
   1771c:	2900      	cmp	r1, #0
   1771e:	d010      	beq.n	17742 <_free_r+0x2a>
   17720:	1f0c      	subs	r4, r1, #4
   17722:	6823      	ldr	r3, [r4, #0]
   17724:	2b00      	cmp	r3, #0
   17726:	da00      	bge.n	1772a <_free_r+0x12>
   17728:	18e4      	adds	r4, r4, r3
   1772a:	0028      	movs	r0, r5
   1772c:	f000 f9d8 	bl	17ae0 <__malloc_lock>
   17730:	4a1d      	ldr	r2, [pc, #116]	; (177a8 <_free_r+0x90>)
   17732:	6813      	ldr	r3, [r2, #0]
   17734:	2b00      	cmp	r3, #0
   17736:	d105      	bne.n	17744 <_free_r+0x2c>
   17738:	6063      	str	r3, [r4, #4]
   1773a:	6014      	str	r4, [r2, #0]
   1773c:	0028      	movs	r0, r5
   1773e:	f000 f9d0 	bl	17ae2 <__malloc_unlock>
   17742:	bd70      	pop	{r4, r5, r6, pc}
   17744:	42a3      	cmp	r3, r4
   17746:	d909      	bls.n	1775c <_free_r+0x44>
   17748:	6821      	ldr	r1, [r4, #0]
   1774a:	1860      	adds	r0, r4, r1
   1774c:	4283      	cmp	r3, r0
   1774e:	d1f3      	bne.n	17738 <_free_r+0x20>
   17750:	6818      	ldr	r0, [r3, #0]
   17752:	685b      	ldr	r3, [r3, #4]
   17754:	1841      	adds	r1, r0, r1
   17756:	6021      	str	r1, [r4, #0]
   17758:	e7ee      	b.n	17738 <_free_r+0x20>
   1775a:	0013      	movs	r3, r2
   1775c:	685a      	ldr	r2, [r3, #4]
   1775e:	2a00      	cmp	r2, #0
   17760:	d001      	beq.n	17766 <_free_r+0x4e>
   17762:	42a2      	cmp	r2, r4
   17764:	d9f9      	bls.n	1775a <_free_r+0x42>
   17766:	6819      	ldr	r1, [r3, #0]
   17768:	1858      	adds	r0, r3, r1
   1776a:	42a0      	cmp	r0, r4
   1776c:	d10b      	bne.n	17786 <_free_r+0x6e>
   1776e:	6820      	ldr	r0, [r4, #0]
   17770:	1809      	adds	r1, r1, r0
   17772:	1858      	adds	r0, r3, r1
   17774:	6019      	str	r1, [r3, #0]
   17776:	4282      	cmp	r2, r0
   17778:	d1e0      	bne.n	1773c <_free_r+0x24>
   1777a:	6810      	ldr	r0, [r2, #0]
   1777c:	6852      	ldr	r2, [r2, #4]
   1777e:	1841      	adds	r1, r0, r1
   17780:	6019      	str	r1, [r3, #0]
   17782:	605a      	str	r2, [r3, #4]
   17784:	e7da      	b.n	1773c <_free_r+0x24>
   17786:	42a0      	cmp	r0, r4
   17788:	d902      	bls.n	17790 <_free_r+0x78>
   1778a:	230c      	movs	r3, #12
   1778c:	602b      	str	r3, [r5, #0]
   1778e:	e7d5      	b.n	1773c <_free_r+0x24>
   17790:	6821      	ldr	r1, [r4, #0]
   17792:	1860      	adds	r0, r4, r1
   17794:	4282      	cmp	r2, r0
   17796:	d103      	bne.n	177a0 <_free_r+0x88>
   17798:	6810      	ldr	r0, [r2, #0]
   1779a:	6852      	ldr	r2, [r2, #4]
   1779c:	1841      	adds	r1, r0, r1
   1779e:	6021      	str	r1, [r4, #0]
   177a0:	6062      	str	r2, [r4, #4]
   177a2:	605c      	str	r4, [r3, #4]
   177a4:	e7ca      	b.n	1773c <_free_r+0x24>
   177a6:	46c0      	nop			; (mov r8, r8)
   177a8:	20001edc 	.word	0x20001edc

000177ac <_malloc_r>:
   177ac:	2303      	movs	r3, #3
   177ae:	b570      	push	{r4, r5, r6, lr}
   177b0:	1ccd      	adds	r5, r1, #3
   177b2:	439d      	bics	r5, r3
   177b4:	3508      	adds	r5, #8
   177b6:	0006      	movs	r6, r0
   177b8:	2d0c      	cmp	r5, #12
   177ba:	d21e      	bcs.n	177fa <_malloc_r+0x4e>
   177bc:	250c      	movs	r5, #12
   177be:	42a9      	cmp	r1, r5
   177c0:	d81d      	bhi.n	177fe <_malloc_r+0x52>
   177c2:	0030      	movs	r0, r6
   177c4:	f000 f98c 	bl	17ae0 <__malloc_lock>
   177c8:	4a25      	ldr	r2, [pc, #148]	; (17860 <_malloc_r+0xb4>)
   177ca:	6814      	ldr	r4, [r2, #0]
   177cc:	0021      	movs	r1, r4
   177ce:	2900      	cmp	r1, #0
   177d0:	d119      	bne.n	17806 <_malloc_r+0x5a>
   177d2:	4c24      	ldr	r4, [pc, #144]	; (17864 <_malloc_r+0xb8>)
   177d4:	6823      	ldr	r3, [r4, #0]
   177d6:	2b00      	cmp	r3, #0
   177d8:	d103      	bne.n	177e2 <_malloc_r+0x36>
   177da:	0030      	movs	r0, r6
   177dc:	f000 f87a 	bl	178d4 <_sbrk_r>
   177e0:	6020      	str	r0, [r4, #0]
   177e2:	0029      	movs	r1, r5
   177e4:	0030      	movs	r0, r6
   177e6:	f000 f875 	bl	178d4 <_sbrk_r>
   177ea:	1c43      	adds	r3, r0, #1
   177ec:	d12c      	bne.n	17848 <_malloc_r+0x9c>
   177ee:	230c      	movs	r3, #12
   177f0:	0030      	movs	r0, r6
   177f2:	6033      	str	r3, [r6, #0]
   177f4:	f000 f975 	bl	17ae2 <__malloc_unlock>
   177f8:	e003      	b.n	17802 <_malloc_r+0x56>
   177fa:	2d00      	cmp	r5, #0
   177fc:	dadf      	bge.n	177be <_malloc_r+0x12>
   177fe:	230c      	movs	r3, #12
   17800:	6033      	str	r3, [r6, #0]
   17802:	2000      	movs	r0, #0
   17804:	bd70      	pop	{r4, r5, r6, pc}
   17806:	680b      	ldr	r3, [r1, #0]
   17808:	1b5b      	subs	r3, r3, r5
   1780a:	d41a      	bmi.n	17842 <_malloc_r+0x96>
   1780c:	2b0b      	cmp	r3, #11
   1780e:	d903      	bls.n	17818 <_malloc_r+0x6c>
   17810:	600b      	str	r3, [r1, #0]
   17812:	18cc      	adds	r4, r1, r3
   17814:	6025      	str	r5, [r4, #0]
   17816:	e003      	b.n	17820 <_malloc_r+0x74>
   17818:	428c      	cmp	r4, r1
   1781a:	d10e      	bne.n	1783a <_malloc_r+0x8e>
   1781c:	6863      	ldr	r3, [r4, #4]
   1781e:	6013      	str	r3, [r2, #0]
   17820:	0030      	movs	r0, r6
   17822:	f000 f95e 	bl	17ae2 <__malloc_unlock>
   17826:	0020      	movs	r0, r4
   17828:	2207      	movs	r2, #7
   1782a:	300b      	adds	r0, #11
   1782c:	1d23      	adds	r3, r4, #4
   1782e:	4390      	bics	r0, r2
   17830:	1ac3      	subs	r3, r0, r3
   17832:	d0e7      	beq.n	17804 <_malloc_r+0x58>
   17834:	425a      	negs	r2, r3
   17836:	50e2      	str	r2, [r4, r3]
   17838:	e7e4      	b.n	17804 <_malloc_r+0x58>
   1783a:	684b      	ldr	r3, [r1, #4]
   1783c:	6063      	str	r3, [r4, #4]
   1783e:	000c      	movs	r4, r1
   17840:	e7ee      	b.n	17820 <_malloc_r+0x74>
   17842:	000c      	movs	r4, r1
   17844:	6849      	ldr	r1, [r1, #4]
   17846:	e7c2      	b.n	177ce <_malloc_r+0x22>
   17848:	2303      	movs	r3, #3
   1784a:	1cc4      	adds	r4, r0, #3
   1784c:	439c      	bics	r4, r3
   1784e:	42a0      	cmp	r0, r4
   17850:	d0e0      	beq.n	17814 <_malloc_r+0x68>
   17852:	1a21      	subs	r1, r4, r0
   17854:	0030      	movs	r0, r6
   17856:	f000 f83d 	bl	178d4 <_sbrk_r>
   1785a:	1c43      	adds	r3, r0, #1
   1785c:	d1da      	bne.n	17814 <_malloc_r+0x68>
   1785e:	e7c6      	b.n	177ee <_malloc_r+0x42>
   17860:	20001edc 	.word	0x20001edc
   17864:	20001ee0 	.word	0x20001ee0

00017868 <_putc_r>:
   17868:	b570      	push	{r4, r5, r6, lr}
   1786a:	0006      	movs	r6, r0
   1786c:	000d      	movs	r5, r1
   1786e:	0014      	movs	r4, r2
   17870:	2800      	cmp	r0, #0
   17872:	d004      	beq.n	1787e <_putc_r+0x16>
   17874:	6983      	ldr	r3, [r0, #24]
   17876:	2b00      	cmp	r3, #0
   17878:	d101      	bne.n	1787e <_putc_r+0x16>
   1787a:	f7ff fe35 	bl	174e8 <__sinit>
   1787e:	4b12      	ldr	r3, [pc, #72]	; (178c8 <_putc_r+0x60>)
   17880:	429c      	cmp	r4, r3
   17882:	d111      	bne.n	178a8 <_putc_r+0x40>
   17884:	6874      	ldr	r4, [r6, #4]
   17886:	68a3      	ldr	r3, [r4, #8]
   17888:	3b01      	subs	r3, #1
   1788a:	60a3      	str	r3, [r4, #8]
   1788c:	2b00      	cmp	r3, #0
   1788e:	da05      	bge.n	1789c <_putc_r+0x34>
   17890:	69a2      	ldr	r2, [r4, #24]
   17892:	4293      	cmp	r3, r2
   17894:	db12      	blt.n	178bc <_putc_r+0x54>
   17896:	b2eb      	uxtb	r3, r5
   17898:	2b0a      	cmp	r3, #10
   1789a:	d00f      	beq.n	178bc <_putc_r+0x54>
   1789c:	6823      	ldr	r3, [r4, #0]
   1789e:	b2e8      	uxtb	r0, r5
   178a0:	1c5a      	adds	r2, r3, #1
   178a2:	6022      	str	r2, [r4, #0]
   178a4:	701d      	strb	r5, [r3, #0]
   178a6:	bd70      	pop	{r4, r5, r6, pc}
   178a8:	4b08      	ldr	r3, [pc, #32]	; (178cc <_putc_r+0x64>)
   178aa:	429c      	cmp	r4, r3
   178ac:	d101      	bne.n	178b2 <_putc_r+0x4a>
   178ae:	68b4      	ldr	r4, [r6, #8]
   178b0:	e7e9      	b.n	17886 <_putc_r+0x1e>
   178b2:	4b07      	ldr	r3, [pc, #28]	; (178d0 <_putc_r+0x68>)
   178b4:	429c      	cmp	r4, r3
   178b6:	d1e6      	bne.n	17886 <_putc_r+0x1e>
   178b8:	68f4      	ldr	r4, [r6, #12]
   178ba:	e7e4      	b.n	17886 <_putc_r+0x1e>
   178bc:	0022      	movs	r2, r4
   178be:	0029      	movs	r1, r5
   178c0:	0030      	movs	r0, r6
   178c2:	f7ff fc45 	bl	17150 <__swbuf_r>
   178c6:	e7ee      	b.n	178a6 <_putc_r+0x3e>
   178c8:	00018f38 	.word	0x00018f38
   178cc:	00018f58 	.word	0x00018f58
   178d0:	00018f18 	.word	0x00018f18

000178d4 <_sbrk_r>:
   178d4:	2300      	movs	r3, #0
   178d6:	b570      	push	{r4, r5, r6, lr}
   178d8:	4c06      	ldr	r4, [pc, #24]	; (178f4 <_sbrk_r+0x20>)
   178da:	0005      	movs	r5, r0
   178dc:	0008      	movs	r0, r1
   178de:	6023      	str	r3, [r4, #0]
   178e0:	f7ef fc68 	bl	71b4 <_sbrk>
   178e4:	1c43      	adds	r3, r0, #1
   178e6:	d103      	bne.n	178f0 <_sbrk_r+0x1c>
   178e8:	6823      	ldr	r3, [r4, #0]
   178ea:	2b00      	cmp	r3, #0
   178ec:	d000      	beq.n	178f0 <_sbrk_r+0x1c>
   178ee:	602b      	str	r3, [r5, #0]
   178f0:	bd70      	pop	{r4, r5, r6, pc}
   178f2:	46c0      	nop			; (mov r8, r8)
   178f4:	200034d8 	.word	0x200034d8

000178f8 <_raise_r>:
   178f8:	b570      	push	{r4, r5, r6, lr}
   178fa:	0004      	movs	r4, r0
   178fc:	000d      	movs	r5, r1
   178fe:	291f      	cmp	r1, #31
   17900:	d904      	bls.n	1790c <_raise_r+0x14>
   17902:	2316      	movs	r3, #22
   17904:	6003      	str	r3, [r0, #0]
   17906:	2001      	movs	r0, #1
   17908:	4240      	negs	r0, r0
   1790a:	bd70      	pop	{r4, r5, r6, pc}
   1790c:	6c43      	ldr	r3, [r0, #68]	; 0x44
   1790e:	2b00      	cmp	r3, #0
   17910:	d004      	beq.n	1791c <_raise_r+0x24>
   17912:	008a      	lsls	r2, r1, #2
   17914:	189b      	adds	r3, r3, r2
   17916:	681a      	ldr	r2, [r3, #0]
   17918:	2a00      	cmp	r2, #0
   1791a:	d108      	bne.n	1792e <_raise_r+0x36>
   1791c:	0020      	movs	r0, r4
   1791e:	f000 f831 	bl	17984 <_getpid_r>
   17922:	002a      	movs	r2, r5
   17924:	0001      	movs	r1, r0
   17926:	0020      	movs	r0, r4
   17928:	f000 f81a 	bl	17960 <_kill_r>
   1792c:	e7ed      	b.n	1790a <_raise_r+0x12>
   1792e:	2000      	movs	r0, #0
   17930:	2a01      	cmp	r2, #1
   17932:	d0ea      	beq.n	1790a <_raise_r+0x12>
   17934:	1c51      	adds	r1, r2, #1
   17936:	d103      	bne.n	17940 <_raise_r+0x48>
   17938:	2316      	movs	r3, #22
   1793a:	3001      	adds	r0, #1
   1793c:	6023      	str	r3, [r4, #0]
   1793e:	e7e4      	b.n	1790a <_raise_r+0x12>
   17940:	2400      	movs	r4, #0
   17942:	0028      	movs	r0, r5
   17944:	601c      	str	r4, [r3, #0]
   17946:	4790      	blx	r2
   17948:	0020      	movs	r0, r4
   1794a:	e7de      	b.n	1790a <_raise_r+0x12>

0001794c <raise>:
   1794c:	b510      	push	{r4, lr}
   1794e:	4b03      	ldr	r3, [pc, #12]	; (1795c <raise+0x10>)
   17950:	0001      	movs	r1, r0
   17952:	6818      	ldr	r0, [r3, #0]
   17954:	f7ff ffd0 	bl	178f8 <_raise_r>
   17958:	bd10      	pop	{r4, pc}
   1795a:	46c0      	nop			; (mov r8, r8)
   1795c:	20000028 	.word	0x20000028

00017960 <_kill_r>:
   17960:	2300      	movs	r3, #0
   17962:	b570      	push	{r4, r5, r6, lr}
   17964:	4c06      	ldr	r4, [pc, #24]	; (17980 <_kill_r+0x20>)
   17966:	0005      	movs	r5, r0
   17968:	0008      	movs	r0, r1
   1796a:	0011      	movs	r1, r2
   1796c:	6023      	str	r3, [r4, #0]
   1796e:	f7ef fc41 	bl	71f4 <_kill>
   17972:	1c43      	adds	r3, r0, #1
   17974:	d103      	bne.n	1797e <_kill_r+0x1e>
   17976:	6823      	ldr	r3, [r4, #0]
   17978:	2b00      	cmp	r3, #0
   1797a:	d000      	beq.n	1797e <_kill_r+0x1e>
   1797c:	602b      	str	r3, [r5, #0]
   1797e:	bd70      	pop	{r4, r5, r6, pc}
   17980:	200034d8 	.word	0x200034d8

00017984 <_getpid_r>:
   17984:	b510      	push	{r4, lr}
   17986:	f7ef fc36 	bl	71f6 <_getpid>
   1798a:	bd10      	pop	{r4, pc}

0001798c <__sread>:
   1798c:	b570      	push	{r4, r5, r6, lr}
   1798e:	000c      	movs	r4, r1
   17990:	250e      	movs	r5, #14
   17992:	5f49      	ldrsh	r1, [r1, r5]
   17994:	f000 f8a6 	bl	17ae4 <_read_r>
   17998:	2800      	cmp	r0, #0
   1799a:	db03      	blt.n	179a4 <__sread+0x18>
   1799c:	6d63      	ldr	r3, [r4, #84]	; 0x54
   1799e:	181b      	adds	r3, r3, r0
   179a0:	6563      	str	r3, [r4, #84]	; 0x54
   179a2:	bd70      	pop	{r4, r5, r6, pc}
   179a4:	89a3      	ldrh	r3, [r4, #12]
   179a6:	4a02      	ldr	r2, [pc, #8]	; (179b0 <__sread+0x24>)
   179a8:	4013      	ands	r3, r2
   179aa:	81a3      	strh	r3, [r4, #12]
   179ac:	e7f9      	b.n	179a2 <__sread+0x16>
   179ae:	46c0      	nop			; (mov r8, r8)
   179b0:	ffffefff 	.word	0xffffefff

000179b4 <__swrite>:
   179b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   179b6:	001f      	movs	r7, r3
   179b8:	898b      	ldrh	r3, [r1, #12]
   179ba:	0005      	movs	r5, r0
   179bc:	000c      	movs	r4, r1
   179be:	0016      	movs	r6, r2
   179c0:	05db      	lsls	r3, r3, #23
   179c2:	d505      	bpl.n	179d0 <__swrite+0x1c>
   179c4:	230e      	movs	r3, #14
   179c6:	5ec9      	ldrsh	r1, [r1, r3]
   179c8:	2200      	movs	r2, #0
   179ca:	2302      	movs	r3, #2
   179cc:	f000 f874 	bl	17ab8 <_lseek_r>
   179d0:	89a3      	ldrh	r3, [r4, #12]
   179d2:	4a05      	ldr	r2, [pc, #20]	; (179e8 <__swrite+0x34>)
   179d4:	0028      	movs	r0, r5
   179d6:	4013      	ands	r3, r2
   179d8:	81a3      	strh	r3, [r4, #12]
   179da:	0032      	movs	r2, r6
   179dc:	230e      	movs	r3, #14
   179de:	5ee1      	ldrsh	r1, [r4, r3]
   179e0:	003b      	movs	r3, r7
   179e2:	f000 f81f 	bl	17a24 <_write_r>
   179e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   179e8:	ffffefff 	.word	0xffffefff

000179ec <__sseek>:
   179ec:	b570      	push	{r4, r5, r6, lr}
   179ee:	000c      	movs	r4, r1
   179f0:	250e      	movs	r5, #14
   179f2:	5f49      	ldrsh	r1, [r1, r5]
   179f4:	f000 f860 	bl	17ab8 <_lseek_r>
   179f8:	89a3      	ldrh	r3, [r4, #12]
   179fa:	1c42      	adds	r2, r0, #1
   179fc:	d103      	bne.n	17a06 <__sseek+0x1a>
   179fe:	4a05      	ldr	r2, [pc, #20]	; (17a14 <__sseek+0x28>)
   17a00:	4013      	ands	r3, r2
   17a02:	81a3      	strh	r3, [r4, #12]
   17a04:	bd70      	pop	{r4, r5, r6, pc}
   17a06:	2280      	movs	r2, #128	; 0x80
   17a08:	0152      	lsls	r2, r2, #5
   17a0a:	4313      	orrs	r3, r2
   17a0c:	81a3      	strh	r3, [r4, #12]
   17a0e:	6560      	str	r0, [r4, #84]	; 0x54
   17a10:	e7f8      	b.n	17a04 <__sseek+0x18>
   17a12:	46c0      	nop			; (mov r8, r8)
   17a14:	ffffefff 	.word	0xffffefff

00017a18 <__sclose>:
   17a18:	b510      	push	{r4, lr}
   17a1a:	230e      	movs	r3, #14
   17a1c:	5ec9      	ldrsh	r1, [r1, r3]
   17a1e:	f000 f815 	bl	17a4c <_close_r>
   17a22:	bd10      	pop	{r4, pc}

00017a24 <_write_r>:
   17a24:	b570      	push	{r4, r5, r6, lr}
   17a26:	0005      	movs	r5, r0
   17a28:	0008      	movs	r0, r1
   17a2a:	0011      	movs	r1, r2
   17a2c:	2200      	movs	r2, #0
   17a2e:	4c06      	ldr	r4, [pc, #24]	; (17a48 <_write_r+0x24>)
   17a30:	6022      	str	r2, [r4, #0]
   17a32:	001a      	movs	r2, r3
   17a34:	f7ef fb96 	bl	7164 <_write>
   17a38:	1c43      	adds	r3, r0, #1
   17a3a:	d103      	bne.n	17a44 <_write_r+0x20>
   17a3c:	6823      	ldr	r3, [r4, #0]
   17a3e:	2b00      	cmp	r3, #0
   17a40:	d000      	beq.n	17a44 <_write_r+0x20>
   17a42:	602b      	str	r3, [r5, #0]
   17a44:	bd70      	pop	{r4, r5, r6, pc}
   17a46:	46c0      	nop			; (mov r8, r8)
   17a48:	200034d8 	.word	0x200034d8

00017a4c <_close_r>:
   17a4c:	2300      	movs	r3, #0
   17a4e:	b570      	push	{r4, r5, r6, lr}
   17a50:	4c06      	ldr	r4, [pc, #24]	; (17a6c <_close_r+0x20>)
   17a52:	0005      	movs	r5, r0
   17a54:	0008      	movs	r0, r1
   17a56:	6023      	str	r3, [r4, #0]
   17a58:	f7ef fbbe 	bl	71d8 <_close>
   17a5c:	1c43      	adds	r3, r0, #1
   17a5e:	d103      	bne.n	17a68 <_close_r+0x1c>
   17a60:	6823      	ldr	r3, [r4, #0]
   17a62:	2b00      	cmp	r3, #0
   17a64:	d000      	beq.n	17a68 <_close_r+0x1c>
   17a66:	602b      	str	r3, [r5, #0]
   17a68:	bd70      	pop	{r4, r5, r6, pc}
   17a6a:	46c0      	nop			; (mov r8, r8)
   17a6c:	200034d8 	.word	0x200034d8

00017a70 <_fstat_r>:
   17a70:	2300      	movs	r3, #0
   17a72:	b570      	push	{r4, r5, r6, lr}
   17a74:	4c06      	ldr	r4, [pc, #24]	; (17a90 <_fstat_r+0x20>)
   17a76:	0005      	movs	r5, r0
   17a78:	0008      	movs	r0, r1
   17a7a:	0011      	movs	r1, r2
   17a7c:	6023      	str	r3, [r4, #0]
   17a7e:	f7ef fbae 	bl	71de <_fstat>
   17a82:	1c43      	adds	r3, r0, #1
   17a84:	d103      	bne.n	17a8e <_fstat_r+0x1e>
   17a86:	6823      	ldr	r3, [r4, #0]
   17a88:	2b00      	cmp	r3, #0
   17a8a:	d000      	beq.n	17a8e <_fstat_r+0x1e>
   17a8c:	602b      	str	r3, [r5, #0]
   17a8e:	bd70      	pop	{r4, r5, r6, pc}
   17a90:	200034d8 	.word	0x200034d8

00017a94 <_isatty_r>:
   17a94:	2300      	movs	r3, #0
   17a96:	b570      	push	{r4, r5, r6, lr}
   17a98:	4c06      	ldr	r4, [pc, #24]	; (17ab4 <_isatty_r+0x20>)
   17a9a:	0005      	movs	r5, r0
   17a9c:	0008      	movs	r0, r1
   17a9e:	6023      	str	r3, [r4, #0]
   17aa0:	f7ef fba2 	bl	71e8 <_isatty>
   17aa4:	1c43      	adds	r3, r0, #1
   17aa6:	d103      	bne.n	17ab0 <_isatty_r+0x1c>
   17aa8:	6823      	ldr	r3, [r4, #0]
   17aaa:	2b00      	cmp	r3, #0
   17aac:	d000      	beq.n	17ab0 <_isatty_r+0x1c>
   17aae:	602b      	str	r3, [r5, #0]
   17ab0:	bd70      	pop	{r4, r5, r6, pc}
   17ab2:	46c0      	nop			; (mov r8, r8)
   17ab4:	200034d8 	.word	0x200034d8

00017ab8 <_lseek_r>:
   17ab8:	b570      	push	{r4, r5, r6, lr}
   17aba:	0005      	movs	r5, r0
   17abc:	0008      	movs	r0, r1
   17abe:	0011      	movs	r1, r2
   17ac0:	2200      	movs	r2, #0
   17ac2:	4c06      	ldr	r4, [pc, #24]	; (17adc <_lseek_r+0x24>)
   17ac4:	6022      	str	r2, [r4, #0]
   17ac6:	001a      	movs	r2, r3
   17ac8:	f7ef fb90 	bl	71ec <_lseek>
   17acc:	1c43      	adds	r3, r0, #1
   17ace:	d103      	bne.n	17ad8 <_lseek_r+0x20>
   17ad0:	6823      	ldr	r3, [r4, #0]
   17ad2:	2b00      	cmp	r3, #0
   17ad4:	d000      	beq.n	17ad8 <_lseek_r+0x20>
   17ad6:	602b      	str	r3, [r5, #0]
   17ad8:	bd70      	pop	{r4, r5, r6, pc}
   17ada:	46c0      	nop			; (mov r8, r8)
   17adc:	200034d8 	.word	0x200034d8

00017ae0 <__malloc_lock>:
   17ae0:	4770      	bx	lr

00017ae2 <__malloc_unlock>:
   17ae2:	4770      	bx	lr

00017ae4 <_read_r>:
   17ae4:	b570      	push	{r4, r5, r6, lr}
   17ae6:	0005      	movs	r5, r0
   17ae8:	0008      	movs	r0, r1
   17aea:	0011      	movs	r1, r2
   17aec:	2200      	movs	r2, #0
   17aee:	4c06      	ldr	r4, [pc, #24]	; (17b08 <_read_r+0x24>)
   17af0:	6022      	str	r2, [r4, #0]
   17af2:	001a      	movs	r2, r3
   17af4:	f7ef fb14 	bl	7120 <_read>
   17af8:	1c43      	adds	r3, r0, #1
   17afa:	d103      	bne.n	17b04 <_read_r+0x20>
   17afc:	6823      	ldr	r3, [r4, #0]
   17afe:	2b00      	cmp	r3, #0
   17b00:	d000      	beq.n	17b04 <_read_r+0x20>
   17b02:	602b      	str	r3, [r5, #0]
   17b04:	bd70      	pop	{r4, r5, r6, pc}
   17b06:	46c0      	nop			; (mov r8, r8)
   17b08:	200034d8 	.word	0x200034d8
   17b0c:	00004b1e 	.word	0x00004b1e
   17b10:	00004b1e 	.word	0x00004b1e
   17b14:	00004afa 	.word	0x00004afa
   17b18:	00004b1e 	.word	0x00004b1e
   17b1c:	00004afa 	.word	0x00004afa
   17b20:	00004ae0 	.word	0x00004ae0
   17b24:	00004ae0 	.word	0x00004ae0
   17b28:	00004b1e 	.word	0x00004b1e
   17b2c:	00004b1e 	.word	0x00004b1e
   17b30:	00004b1e 	.word	0x00004b1e
   17b34:	00004b1e 	.word	0x00004b1e
   17b38:	00004b1e 	.word	0x00004b1e
   17b3c:	00004b1e 	.word	0x00004b1e
   17b40:	00004b1e 	.word	0x00004b1e
   17b44:	00004b1e 	.word	0x00004b1e
   17b48:	00004b1e 	.word	0x00004b1e
   17b4c:	00004b1e 	.word	0x00004b1e
   17b50:	00004b1e 	.word	0x00004b1e
   17b54:	00004b1e 	.word	0x00004b1e
   17b58:	00004b1e 	.word	0x00004b1e
   17b5c:	00004b1e 	.word	0x00004b1e
   17b60:	00004b1e 	.word	0x00004b1e
   17b64:	00004b1e 	.word	0x00004b1e
   17b68:	00004b1e 	.word	0x00004b1e
   17b6c:	00004b1e 	.word	0x00004b1e
   17b70:	00004b1e 	.word	0x00004b1e
   17b74:	00004afa 	.word	0x00004afa
   17b78:	00004b1e 	.word	0x00004b1e
   17b7c:	00004afa 	.word	0x00004afa
   17b80:	00004b1e 	.word	0x00004b1e
   17b84:	00004b1e 	.word	0x00004b1e
   17b88:	00004b1e 	.word	0x00004b1e
   17b8c:	00004b1e 	.word	0x00004b1e
   17b90:	00004b1e 	.word	0x00004b1e
   17b94:	00004b1e 	.word	0x00004b1e
   17b98:	00004b1e 	.word	0x00004b1e
   17b9c:	00004b1e 	.word	0x00004b1e
   17ba0:	00004b1e 	.word	0x00004b1e
   17ba4:	00004b1e 	.word	0x00004b1e
   17ba8:	00004b1e 	.word	0x00004b1e
   17bac:	00004b1e 	.word	0x00004b1e
   17bb0:	00004b1e 	.word	0x00004b1e
   17bb4:	00004b1e 	.word	0x00004b1e
   17bb8:	00004b1e 	.word	0x00004b1e
   17bbc:	00004b1e 	.word	0x00004b1e
   17bc0:	00004b1e 	.word	0x00004b1e
   17bc4:	00004b1e 	.word	0x00004b1e
   17bc8:	00004b1e 	.word	0x00004b1e
   17bcc:	00004b1e 	.word	0x00004b1e
   17bd0:	00004b1e 	.word	0x00004b1e
   17bd4:	00004b1e 	.word	0x00004b1e
   17bd8:	00004b1e 	.word	0x00004b1e
   17bdc:	00004b1e 	.word	0x00004b1e
   17be0:	00004b1e 	.word	0x00004b1e
   17be4:	00004b1e 	.word	0x00004b1e
   17be8:	00004b1e 	.word	0x00004b1e
   17bec:	00004b1e 	.word	0x00004b1e
   17bf0:	00004b1e 	.word	0x00004b1e
   17bf4:	00004b1e 	.word	0x00004b1e
   17bf8:	00004b1e 	.word	0x00004b1e
   17bfc:	00004b1e 	.word	0x00004b1e
   17c00:	00004b1e 	.word	0x00004b1e
   17c04:	00004b1e 	.word	0x00004b1e
   17c08:	00004b1e 	.word	0x00004b1e
   17c0c:	00004afa 	.word	0x00004afa
   17c10:	00004afa 	.word	0x00004afa
   17c14:	00004b02 	.word	0x00004b02
   17c18:	00004b02 	.word	0x00004b02
   17c1c:	00004b02 	.word	0x00004b02
   17c20:	00004b02 	.word	0x00004b02
   17c24:	42000000 	.word	0x42000000
   17c28:	42000400 	.word	0x42000400
   17c2c:	42000800 	.word	0x42000800
   17c30:	42000c00 	.word	0x42000c00
   17c34:	42001000 	.word	0x42001000
   17c38:	43000400 	.word	0x43000400
   17c3c:	00006442 	.word	0x00006442
   17c40:	0000643e 	.word	0x0000643e
   17c44:	0000643e 	.word	0x0000643e
   17c48:	000064a4 	.word	0x000064a4
   17c4c:	000064a4 	.word	0x000064a4
   17c50:	00006458 	.word	0x00006458
   17c54:	00006448 	.word	0x00006448
   17c58:	0000645e 	.word	0x0000645e
   17c5c:	00006492 	.word	0x00006492
   17c60:	000065c0 	.word	0x000065c0
   17c64:	000065a0 	.word	0x000065a0
   17c68:	000065a0 	.word	0x000065a0
   17c6c:	0000663a 	.word	0x0000663a
   17c70:	000065b2 	.word	0x000065b2
   17c74:	000065ce 	.word	0x000065ce
   17c78:	000065a4 	.word	0x000065a4
   17c7c:	000065dc 	.word	0x000065dc
   17c80:	0000661e 	.word	0x0000661e
   17c84:	00006678 	.word	0x00006678
   17c88:	000066ba 	.word	0x000066ba
   17c8c:	000066ba 	.word	0x000066ba
   17c90:	000066ba 	.word	0x000066ba
   17c94:	0000666a 	.word	0x0000666a
   17c98:	00006686 	.word	0x00006686
   17c9c:	0000665c 	.word	0x0000665c
   17ca0:	00006694 	.word	0x00006694
   17ca4:	000066aa 	.word	0x000066aa
   17ca8:	00006db6 	.word	0x00006db6
   17cac:	00006eac 	.word	0x00006eac
   17cb0:	00006eb6 	.word	0x00006eb6
   17cb4:	00006ec0 	.word	0x00006ec0
   17cb8:	00006eca 	.word	0x00006eca
   17cbc:	00006efc 	.word	0x00006efc
   17cc0:	00006f06 	.word	0x00006f06
   17cc4:	00006f10 	.word	0x00006f10
   17cc8:	00006f1a 	.word	0x00006f1a
   17ccc:	00006f24 	.word	0x00006f24
   17cd0:	42002000 	.word	0x42002000
   17cd4:	42002400 	.word	0x42002400
   17cd8:	42002800 	.word	0x42002800
   17cdc:	42002c00 	.word	0x42002c00
   17ce0:	43000800 	.word	0x43000800
   17ce4:	00000002 	.word	0x00000002
   17ce8:	00000100 	.word	0x00000100
   17cec:	00000002 	.word	0x00000002
   17cf0:	00000200 	.word	0x00000200
   17cf4:	00000002 	.word	0x00000002
   17cf8:	00000400 	.word	0x00000400
   17cfc:	00000002 	.word	0x00000002
   17d00:	00000800 	.word	0x00000800
   17d04:	00000003 	.word	0x00000003
   17d08:	00000004 	.word	0x00000004
   17d0c:	72420a0d 	.word	0x72420a0d
   17d10:	6364616f 	.word	0x6364616f
   17d14:	20747361 	.word	0x20747361
   17d18:	6c696146 	.word	0x6c696146
   17d1c:	000d6465 	.word	0x000d6465
   17d20:	6f430a0d 	.word	0x6f430a0d
   17d24:	63656e6e 	.word	0x63656e6e
   17d28:	676e6974 	.word	0x676e6974
   17d2c:	65655020 	.word	0x65655020
   17d30:	6e6f2072 	.word	0x6e6f2072
   17d34:	61684320 	.word	0x61684320
   17d38:	6c656e6e 	.word	0x6c656e6e
   17d3c:	00000020 	.word	0x00000020
   17d40:	00006425 	.word	0x00006425
   17d44:	6f430a0d 	.word	0x6f430a0d
   17d48:	63656e6e 	.word	0x63656e6e
   17d4c:	20646574 	.word	0x20646574
   17d50:	72656550 	.word	0x72656550
   17d54:	206e6f20 	.word	0x206e6f20
   17d58:	6e616843 	.word	0x6e616843
   17d5c:	206c656e 	.word	0x206c656e
   17d60:	ffffff00 	.word	0xffffff00
   17d64:	65530a0d 	.word	0x65530a0d
   17d68:	7463656c 	.word	0x7463656c
   17d6c:	206e6f69 	.word	0x206e6f69
   17d70:	6320666f 	.word	0x6320666f
   17d74:	6e6e6168 	.word	0x6e6e6168
   17d78:	00206c65 	.word	0x00206c65
   17d7c:	20736920 	.word	0x20736920
   17d80:	20746f6e 	.word	0x20746f6e
   17d84:	70707573 	.word	0x70707573
   17d88:	6574726f 	.word	0x6574726f
   17d8c:	6e692064 	.word	0x6e692064
   17d90:	72756320 	.word	0x72756320
   17d94:	746e6572 	.word	0x746e6572
   17d98:	6e6f6320 	.word	0x6e6f6320
   17d9c:	75676966 	.word	0x75676966
   17da0:	69746172 	.word	0x69746172
   17da4:	0d2e6e6f 	.word	0x0d2e6e6f
   17da8:	ffffff00 	.word	0xffffff00
   17dac:	2d2d0d0a 	.word	0x2d2d0d0a
   17db0:	2d2d2d2d 	.word	0x2d2d2d2d
   17db4:	2d2d2d2d 	.word	0x2d2d2d2d
   17db8:	2d2d2d2d 	.word	0x2d2d2d2d
   17dbc:	2d2d2d2d 	.word	0x2d2d2d2d
   17dc0:	2d2d2d2d 	.word	0x2d2d2d2d
   17dc4:	2d2d2d2d 	.word	0x2d2d2d2d
   17dc8:	2d2d2d2d 	.word	0x2d2d2d2d
   17dcc:	2d2d2d2d 	.word	0x2d2d2d2d
   17dd0:	2d2d2d2d 	.word	0x2d2d2d2d
   17dd4:	2d2d2d2d 	.word	0x2d2d2d2d
   17dd8:	2d2d2d2d 	.word	0x2d2d2d2d
   17ddc:	2d2d2d2d 	.word	0x2d2d2d2d
   17de0:	0a2d2d2d 	.word	0x0a2d2d2d
   17de4:	2d2d2d0d 	.word	0x2d2d2d0d
   17de8:	2d2d2d2d 	.word	0x2d2d2d2d
   17dec:	2d2d2d2d 	.word	0x2d2d2d2d
   17df0:	2d2d2d2d 	.word	0x2d2d2d2d
   17df4:	2d2d2d2d 	.word	0x2d2d2d2d
   17df8:	2d2d2d2d 	.word	0x2d2d2d2d
   17dfc:	2d2d2d2d 	.word	0x2d2d2d2d
   17e00:	2d2d2d2d 	.word	0x2d2d2d2d
   17e04:	2d2d2d2d 	.word	0x2d2d2d2d
   17e08:	2d2d2d2d 	.word	0x2d2d2d2d
   17e0c:	2d2d2d2d 	.word	0x2d2d2d2d
   17e10:	2d2d2d2d 	.word	0x2d2d2d2d
   17e14:	2d2d2d2d 	.word	0x2d2d2d2d
   17e18:	00002d2d 	.word	0x00002d2d
   17e1c:	74530a0d 	.word	0x74530a0d
   17e20:	69747261 	.word	0x69747261
   17e24:	4e20676e 	.word	0x4e20676e
   17e28:	2065646f 	.word	0x2065646f
   17e2c:	666f2031 	.word	0x666f2031
   17e30:	6d695320 	.word	0x6d695320
   17e34:	20656c70 	.word	0x20656c70
   17e38:	6f6d6544 	.word	0x6f6d6544
   17e3c:	726f6620 	.word	0x726f6620
   17e40:	526f4c20 	.word	0x526f4c20
   17e44:	32502061 	.word	0x32502061
   17e48:	74532050 	.word	0x74532050
   17e4c:	206b6361 	.word	0x206b6361
   17e50:	002e2e2e 	.word	0x002e2e2e
   17e54:	75460a0d 	.word	0x75460a0d
   17e58:	46206c6c 	.word	0x46206c6c
   17e5c:	74636e75 	.word	0x74636e75
   17e60:	206e6f69 	.word	0x206e6f69
   17e64:	69766544 	.word	0x69766544
   17e68:	28206563 	.word	0x28206563
   17e6c:	29444646 	.word	0x29444646
   17e70:	65706f20 	.word	0x65706f20
   17e74:	69746172 	.word	0x69746172
   17e78:	00736e6f 	.word	0x00736e6f
   17e7c:	20200a0d 	.word	0x20200a0d
   17e80:	52202020 	.word	0x52202020
   17e84:	72542046 	.word	0x72542046
   17e88:	63736e61 	.word	0x63736e61
   17e8c:	65766965 	.word	0x65766965
   17e90:	53203a72 	.word	0x53203a72
   17e94:	32315f58 	.word	0x32315f58
   17e98:	00003637 	.word	0x00003637
   17e9c:	20200a0d 	.word	0x20200a0d
   17ea0:	44202020 	.word	0x44202020
   17ea4:	206f6d65 	.word	0x206f6d65
   17ea8:	74736e49 	.word	0x74736e49
   17eac:	74637572 	.word	0x74637572
   17eb0:	3a6e6f69 	.word	0x3a6e6f69
   17eb4:	00000000 	.word	0x00000000
   17eb8:	20200a0d 	.word	0x20200a0d
   17ebc:	20202020 	.word	0x20202020
   17ec0:	20202020 	.word	0x20202020
   17ec4:	20202020 	.word	0x20202020
   17ec8:	20202020 	.word	0x20202020
   17ecc:	50202020 	.word	0x50202020
   17ed0:	7265776f 	.word	0x7265776f
   17ed4:	206e6f20 	.word	0x206e6f20
   17ed8:	20656874 	.word	0x20656874
   17edc:	72616f62 	.word	0x72616f62
   17ee0:	6e752064 	.word	0x6e752064
   17ee4:	206c6974 	.word	0x206c6974
   17ee8:	2044454c 	.word	0x2044454c
   17eec:	696c2031 	.word	0x696c2031
   17ef0:	73746867 	.word	0x73746867
   17ef4:	00707520 	.word	0x00707520
   17ef8:	20200a0d 	.word	0x20200a0d
   17efc:	20202020 	.word	0x20202020
   17f00:	20202020 	.word	0x20202020
   17f04:	20202020 	.word	0x20202020
   17f08:	20202020 	.word	0x20202020
   17f0c:	74202020 	.word	0x74202020
   17f10:	6e69206f 	.word	0x6e69206f
   17f14:	61636964 	.word	0x61636964
   17f18:	63206574 	.word	0x63206574
   17f1c:	656e6e6f 	.word	0x656e6e6f
   17f20:	6e697463 	.word	0x6e697463
   17f24:	69772067 	.word	0x69772067
   17f28:	70206874 	.word	0x70206874
   17f2c:	2e726565 	.word	0x2e726565
   17f30:	00000000 	.word	0x00000000
   17f34:	20200a0d 	.word	0x20200a0d
   17f38:	20202020 	.word	0x20202020
   17f3c:	20202020 	.word	0x20202020
   17f40:	20202020 	.word	0x20202020
   17f44:	20202020 	.word	0x20202020
   17f48:	50202020 	.word	0x50202020
   17f4c:	20687375 	.word	0x20687375
   17f50:	74747542 	.word	0x74747542
   17f54:	31206e6f 	.word	0x31206e6f
   17f58:	206f7420 	.word	0x206f7420
   17f5c:	616f7262 	.word	0x616f7262
   17f60:	73616364 	.word	0x73616364
   17f64:	656d2074 	.word	0x656d2074
   17f68:	67617373 	.word	0x67617373
   17f6c:	00002e65 	.word	0x00002e65
   17f70:	20200a0d 	.word	0x20200a0d
   17f74:	20202020 	.word	0x20202020
   17f78:	20202020 	.word	0x20202020
   17f7c:	20202020 	.word	0x20202020
   17f80:	20202020 	.word	0x20202020
   17f84:	4c202020 	.word	0x4c202020
   17f88:	31204445 	.word	0x31204445
   17f8c:	6c697720 	.word	0x6c697720
   17f90:	6562206c 	.word	0x6562206c
   17f94:	676f7420 	.word	0x676f7420
   17f98:	64656c67 	.word	0x64656c67
   17f9c:	6f707520 	.word	0x6f707520
   17fa0:	6572206e 	.word	0x6572206e
   17fa4:	76696563 	.word	0x76696563
   17fa8:	20676e69 	.word	0x20676e69
   17fac:	7373656d 	.word	0x7373656d
   17fb0:	73656761 	.word	0x73656761
   17fb4:	0000202e 	.word	0x0000202e
   17fb8:	000d0a0d 	.word	0x000d0a0d
   17fbc:	69726550 	.word	0x69726550
   17fc0:	6369646f 	.word	0x6369646f
   17fc4:	61725420 	.word	0x61725420
   17fc8:	696d736e 	.word	0x696d736e
   17fcc:	6f697373 	.word	0x6f697373
   17fd0:	203d206e 	.word	0x203d206e
   17fd4:	61736944 	.word	0x61736944
   17fd8:	0d656c62 	.word	0x0d656c62
   17fdc:	00000000 	.word	0x00000000
   17fe0:	79747544 	.word	0x79747544
   17fe4:	63794320 	.word	0x63794320
   17fe8:	676e696c 	.word	0x676e696c
   17fec:	70757320 	.word	0x70757320
   17ff0:	74726f70 	.word	0x74726f70
   17ff4:	44203d20 	.word	0x44203d20
   17ff8:	62617369 	.word	0x62617369
   17ffc:	000d656c 	.word	0x000d656c
   18000:	2054424c 	.word	0x2054424c
   18004:	70707573 	.word	0x70707573
   18008:	2074726f 	.word	0x2074726f
   1800c:	6944203d 	.word	0x6944203d
   18010:	6c626173 	.word	0x6c626173
   18014:	ff000d65 	.word	0xff000d65
   18018:	75636553 	.word	0x75636553
   1801c:	20646572 	.word	0x20646572
   18020:	00000000 	.word	0x00000000
   18024:	616f7242 	.word	0x616f7242
   18028:	73616364 	.word	0x73616364
   1802c:	61502074 	.word	0x61502074
   18030:	74656b63 	.word	0x74656b63
   18034:	74697720 	.word	0x74697720
   18038:	53522068 	.word	0x53522068
   1803c:	00204953 	.word	0x00204953
   18040:	63696e55 	.word	0x63696e55
   18044:	20747361 	.word	0x20747361
   18048:	6b636150 	.word	0x6b636150
   1804c:	77207465 	.word	0x77207465
   18050:	20687469 	.word	0x20687469
   18054:	49535352 	.word	0x49535352
   18058:	00000020 	.word	0x00000020
   1805c:	78323025 	.word	0x78323025
   18060:	00000000 	.word	0x00000000
   18064:	6f726620 	.word	0x6f726620
   18068:	0000206d 	.word	0x0000206d
   1806c:	00007825 	.word	0x00007825
   18070:	ff00203a 	.word	0xff00203a
   18074:	00007718 	.word	0x00007718
   18078:	00007718 	.word	0x00007718
   1807c:	0000770c 	.word	0x0000770c
   18080:	00007722 	.word	0x00007722
   18084:	00007718 	.word	0x00007718
   18088:	00007770 	.word	0x00007770
   1808c:	00007718 	.word	0x00007718
   18090:	00007718 	.word	0x00007718
   18094:	00007718 	.word	0x00007718
   18098:	00007718 	.word	0x00007718
   1809c:	00007718 	.word	0x00007718
   180a0:	00007740 	.word	0x00007740
   180a4:	00007750 	.word	0x00007750
   180a8:	00007718 	.word	0x00007718
   180ac:	00007718 	.word	0x00007718
   180b0:	00007718 	.word	0x00007718
   180b4:	00007770 	.word	0x00007770
   180b8:	00007770 	.word	0x00007770
   180bc:	00007770 	.word	0x00007770
   180c0:	00007770 	.word	0x00007770
   180c4:	00007770 	.word	0x00007770
   180c8:	00007770 	.word	0x00007770
   180cc:	00007770 	.word	0x00007770
   180d0:	00007770 	.word	0x00007770
   180d4:	00007770 	.word	0x00007770
   180d8:	00007770 	.word	0x00007770
   180dc:	00007770 	.word	0x00007770
   180e0:	00007770 	.word	0x00007770
   180e4:	00007770 	.word	0x00007770
   180e8:	00007770 	.word	0x00007770
   180ec:	00007770 	.word	0x00007770
   180f0:	00007770 	.word	0x00007770
   180f4:	00007770 	.word	0x00007770
   180f8:	00007770 	.word	0x00007770
   180fc:	00007770 	.word	0x00007770
   18100:	00007770 	.word	0x00007770
   18104:	00007770 	.word	0x00007770
   18108:	00007770 	.word	0x00007770
   1810c:	00007770 	.word	0x00007770
   18110:	00007770 	.word	0x00007770
   18114:	00007770 	.word	0x00007770
   18118:	00007770 	.word	0x00007770
   1811c:	00007770 	.word	0x00007770
   18120:	00007770 	.word	0x00007770
   18124:	00007770 	.word	0x00007770
   18128:	00007770 	.word	0x00007770
   1812c:	00007770 	.word	0x00007770
   18130:	00007770 	.word	0x00007770
   18134:	00007770 	.word	0x00007770
   18138:	00007770 	.word	0x00007770
   1813c:	00007770 	.word	0x00007770
   18140:	00007770 	.word	0x00007770
   18144:	00007770 	.word	0x00007770
   18148:	00007770 	.word	0x00007770
   1814c:	00007770 	.word	0x00007770
   18150:	00007770 	.word	0x00007770
   18154:	00007770 	.word	0x00007770
   18158:	00007770 	.word	0x00007770
   1815c:	00007770 	.word	0x00007770
   18160:	00007770 	.word	0x00007770
   18164:	00007770 	.word	0x00007770
   18168:	00007770 	.word	0x00007770
   1816c:	00007770 	.word	0x00007770
   18170:	00007770 	.word	0x00007770
   18174:	00007718 	.word	0x00007718
   18178:	00007718 	.word	0x00007718
   1817c:	0000772a 	.word	0x0000772a
   18180:	00007738 	.word	0x00007738
   18184:	00007718 	.word	0x00007718
   18188:	00007770 	.word	0x00007770
   1818c:	00007718 	.word	0x00007718
   18190:	00007718 	.word	0x00007718
   18194:	00007718 	.word	0x00007718
   18198:	00007718 	.word	0x00007718
   1819c:	00007718 	.word	0x00007718
   181a0:	00007758 	.word	0x00007758
   181a4:	00007768 	.word	0x00007768
   181a8:	00007718 	.word	0x00007718
   181ac:	00007718 	.word	0x00007718
   181b0:	00007718 	.word	0x00007718
   181b4:	52200d0a 	.word	0x52200d0a
   181b8:	69656365 	.word	0x69656365
   181bc:	20646576 	.word	0x20646576
   181c0:	7373656d 	.word	0x7373656d
   181c4:	20656761 	.word	0x20656761
   181c8:	0a207825 	.word	0x0a207825
   181cc:	00000000 	.word	0x00000000
   181d0:	6552200a 	.word	0x6552200a
   181d4:	76696563 	.word	0x76696563
   181d8:	6f206465 	.word	0x6f206465
   181dc:	72656472 	.word	0x72656472
   181e0:	6f726620 	.word	0x6f726620
   181e4:	6574206d 	.word	0x6574206d
   181e8:	6e696d72 	.word	0x6e696d72
   181ec:	41206c61 	.word	0x41206c61
   181f0:	000d0a20 	.word	0x000d0a20
   181f4:	6552200a 	.word	0x6552200a
   181f8:	76696563 	.word	0x76696563
   181fc:	6f206465 	.word	0x6f206465
   18200:	72656472 	.word	0x72656472
   18204:	6f726620 	.word	0x6f726620
   18208:	6574206d 	.word	0x6574206d
   1820c:	6e696d72 	.word	0x6e696d72
   18210:	42206c61 	.word	0x42206c61
   18214:	000d0a20 	.word	0x000d0a20
   18218:	6553200a 	.word	0x6553200a
   1821c:	6d20646e 	.word	0x6d20646e
   18220:	61737365 	.word	0x61737365
   18224:	61206567 	.word	0x61206567
   18228:	6e696167 	.word	0x6e696167
   1822c:	000d0a20 	.word	0x000d0a20
   18230:	53200d0a 	.word	0x53200d0a
   18234:	20646e65 	.word	0x20646e65
   18238:	54524155 	.word	0x54524155
   1823c:	73656d20 	.word	0x73656d20
   18240:	65676173 	.word	0x65676173
   18244:	20782520 	.word	0x20782520
   18248:	0000000a 	.word	0x0000000a
   1824c:	704f200a 	.word	0x704f200a
   18250:	67206e65 	.word	0x67206e65
   18254:	20657461 	.word	0x20657461
   18258:	74207461 	.word	0x74207461
   1825c:	696d7265 	.word	0x696d7265
   18260:	206c616e 	.word	0x206c616e
   18264:	72662041 	.word	0x72662041
   18268:	49206d6f 	.word	0x49206d6f
   1826c:	0d0a204f 	.word	0x0d0a204f
   18270:	00000000 	.word	0x00000000
   18274:	6c43200a 	.word	0x6c43200a
   18278:	2065736f 	.word	0x2065736f
   1827c:	65746167 	.word	0x65746167
   18280:	20746120 	.word	0x20746120
   18284:	6d726574 	.word	0x6d726574
   18288:	6c616e69 	.word	0x6c616e69
   1828c:	66204120 	.word	0x66204120
   18290:	206d6f72 	.word	0x206d6f72
   18294:	0a204f49 	.word	0x0a204f49
   18298:	0000000d 	.word	0x0000000d
   1829c:	704f200a 	.word	0x704f200a
   182a0:	67206e65 	.word	0x67206e65
   182a4:	20657461 	.word	0x20657461
   182a8:	74207461 	.word	0x74207461
   182ac:	696d7265 	.word	0x696d7265
   182b0:	206c616e 	.word	0x206c616e
   182b4:	72662042 	.word	0x72662042
   182b8:	49206d6f 	.word	0x49206d6f
   182bc:	0d0a204f 	.word	0x0d0a204f
   182c0:	00000000 	.word	0x00000000
   182c4:	6c43200a 	.word	0x6c43200a
   182c8:	2065736f 	.word	0x2065736f
   182cc:	65746167 	.word	0x65746167
   182d0:	20746120 	.word	0x20746120
   182d4:	6d726574 	.word	0x6d726574
   182d8:	6c616e69 	.word	0x6c616e69
   182dc:	66204220 	.word	0x66204220
   182e0:	206d6f72 	.word	0x206d6f72
   182e4:	0a204f49 	.word	0x0a204f49
   182e8:	ffff000d 	.word	0xffff000d
   182ec:	6b636150 	.word	0x6b636150
   182f0:	72207465 	.word	0x72207465
   182f4:	69656365 	.word	0x69656365
   182f8:	20646576 	.word	0x20646576
   182fc:	6d6f7266 	.word	0x6d6f7266
   18300:	68746f20 	.word	0x68746f20
   18304:	53207265 	.word	0x53207265
   18308:	6372756f 	.word	0x6372756f
   1830c:	41502065 	.word	0x41502065
   18310:	4449204e 	.word	0x4449204e
   18314:	30203a20 	.word	0x30203a20
   18318:	25782578 	.word	0x25782578
   1831c:	000a0d78 	.word	0x000a0d78
   18320:	7461440a 	.word	0x7461440a
   18324:	6f432061 	.word	0x6f432061
   18328:	7269666e 	.word	0x7269666e
   1832c:	48203a6d 	.word	0x48203a6d
   18330:	6c646e61 	.word	0x6c646e61
   18334:	25203a65 	.word	0x25203a65
   18338:	74732064 	.word	0x74732064
   1833c:	73757461 	.word	0x73757461
   18340:	2064253a 	.word	0x2064253a
   18344:	ff000a0d 	.word	0xff000a0d
   18348:	6f430a0d 	.word	0x6f430a0d
   1834c:	63656e6e 	.word	0x63656e6e
   18350:	704f2074 	.word	0x704f2074
   18354:	74617265 	.word	0x74617265
   18358:	206e6f69 	.word	0x206e6f69
   1835c:	74617453 	.word	0x74617453
   18360:	203a7375 	.word	0x203a7375
   18364:	000a6425 	.word	0x000a6425
   18368:	74530a0d 	.word	0x74530a0d
   1836c:	65747261 	.word	0x65747261
   18370:	69572064 	.word	0x69572064
   18374:	656c6572 	.word	0x656c6572
   18378:	43207373 	.word	0x43207373
   1837c:	756d6d6f 	.word	0x756d6d6f
   18380:	6163696e 	.word	0x6163696e
   18384:	6e6f6974 	.word	0x6e6f6974
   18388:	206e6f20 	.word	0x206e6f20
   1838c:	6e616843 	.word	0x6e616843
   18390:	206c656e 	.word	0x206c656e
   18394:	0a0d7525 	.word	0x0a0d7525
   18398:	ffffff00 	.word	0xffffff00
   1839c:	7275430a 	.word	0x7275430a
   183a0:	746e6572 	.word	0x746e6572
   183a4:	20785420 	.word	0x20785420
   183a8:	7074756f 	.word	0x7074756f
   183ac:	70207475 	.word	0x70207475
   183b0:	7265776f 	.word	0x7265776f
   183b4:	6425203a 	.word	0x6425203a
   183b8:	00000a0d 	.word	0x00000a0d
   183bc:	42204150 	.word	0x42204150
   183c0:	54534f4f 	.word	0x54534f4f
   183c4:	61747320 	.word	0x61747320
   183c8:	3a737574 	.word	0x3a737574
   183cc:	0d642520 	.word	0x0d642520
   183d0:	0000000a 	.word	0x0000000a
   183d4:	72727543 	.word	0x72727543
   183d8:	20746e65 	.word	0x20746e65
   183dc:	203a4653 	.word	0x203a4653
   183e0:	64254653 	.word	0x64254653
   183e4:	00000a0d 	.word	0x00000a0d
   183e8:	72727543 	.word	0x72727543
   183ec:	20746e65 	.word	0x20746e65
   183f0:	28205742 	.word	0x28205742
   183f4:	6b353231 	.word	0x6b353231
   183f8:	373d7a48 	.word	0x373d7a48
   183fc:	3532202c 	.word	0x3532202c
   18400:	7a486b30 	.word	0x7a486b30
   18404:	202c383d 	.word	0x202c383d
   18408:	6b303035 	.word	0x6b303035
   1840c:	393d7a48 	.word	0x393d7a48
   18410:	25203a29 	.word	0x25203a29
   18414:	000a0d64 	.word	0x000a0d64
   18418:	6153200a 	.word	0x6153200a
   1841c:	6f207474 	.word	0x6f207474
   18420:	6e207070 	.word	0x6e207070
   18424:	76747465 	.word	0x76747465
   18428:	206b7265 	.word	0x206b7265
   1842c:	0000000d 	.word	0x0000000d
   18430:	6a4b200a 	.word	0x6a4b200a
   18434:	2074726f 	.word	0x2074726f
   18438:	65657266 	.word	0x65657266
   1843c:	2072657a 	.word	0x2072657a
   18440:	ffff000d 	.word	0xffff000d
   18444:	626d756e 	.word	0x626d756e
   18448:	664f7265 	.word	0x664f7265
   1844c:	65747942 	.word	0x65747942
   18450:	00000073 	.word	0x00000073
   18454:	732f2e2e 	.word	0x732f2e2e
   18458:	412f6372 	.word	0x412f6372
   1845c:	742f4653 	.word	0x742f4653
   18460:	64726968 	.word	0x64726968
   18464:	74726170 	.word	0x74726170
   18468:	69772f79 	.word	0x69772f79
   1846c:	656c6572 	.word	0x656c6572
   18470:	4c2f7373 	.word	0x4c2f7373
   18474:	5f61526f 	.word	0x5f61526f
   18478:	2f503250 	.word	0x2f503250
   1847c:	76726573 	.word	0x76726573
   18480:	73656369 	.word	0x73656369
   18484:	7364702f 	.word	0x7364702f
   18488:	6372732f 	.word	0x6372732f
   1848c:	2f766e2f 	.word	0x2f766e2f
   18490:	764e5f44 	.word	0x764e5f44
   18494:	0000632e 	.word	0x0000632e
   18498:	72646461 	.word	0x72646461
   1849c:	20737365 	.word	0x20737365
   184a0:	44203d3c 	.word	0x44203d3c
   184a4:	5f564e5f 	.word	0x5f564e5f
   184a8:	4f4d454d 	.word	0x4f4d454d
   184ac:	455f5952 	.word	0x455f5952
   184b0:	0000444e 	.word	0x0000444e
   184b4:	64646128 	.word	0x64646128
   184b8:	73736572 	.word	0x73736572
   184bc:	6e202b20 	.word	0x6e202b20
   184c0:	65626d75 	.word	0x65626d75
   184c4:	42664f72 	.word	0x42664f72
   184c8:	73657479 	.word	0x73657479
   184cc:	3d3c2029 	.word	0x3d3c2029
   184d0:	5f442820 	.word	0x5f442820
   184d4:	4d5f564e 	.word	0x4d5f564e
   184d8:	524f4d45 	.word	0x524f4d45
   184dc:	4e455f59 	.word	0x4e455f59
   184e0:	202b2044 	.word	0x202b2044
   184e4:	00295531 	.word	0x00295531
   184e8:	66666f28 	.word	0x66666f28
   184ec:	20746573 	.word	0x20746573
   184f0:	756e202b 	.word	0x756e202b
   184f4:	7265626d 	.word	0x7265626d
   184f8:	7942664f 	.word	0x7942664f
   184fc:	29736574 	.word	0x29736574
   18500:	203d3c20 	.word	0x203d3c20
   18504:	564e5f44 	.word	0x564e5f44
   18508:	4345535f 	.word	0x4345535f
   1850c:	5f524f54 	.word	0x5f524f54
   18510:	455a4953 	.word	0x455a4953
   18514:	ffffff00 	.word	0xffffff00
   18518:	4e5f4428 	.word	0x4e5f4428
   1851c:	454d5f56 	.word	0x454d5f56
   18520:	59524f4d 	.word	0x59524f4d
   18524:	4154535f 	.word	0x4154535f
   18528:	25205452 	.word	0x25205452
   1852c:	4d564e20 	.word	0x4d564e20
   18530:	4c525443 	.word	0x4c525443
   18534:	574f525f 	.word	0x574f525f
   18538:	5a49535f 	.word	0x5a49535f
   1853c:	3d202945 	.word	0x3d202945
   18540:	5530203d 	.word	0x5530203d
   18544:	00000000 	.word	0x00000000
   18548:	4e5f4428 	.word	0x4e5f4428
   1854c:	454d5f56 	.word	0x454d5f56
   18550:	59524f4d 	.word	0x59524f4d
   18554:	444e455f 	.word	0x444e455f
   18558:	44202d20 	.word	0x44202d20
   1855c:	5f564e5f 	.word	0x5f564e5f
   18560:	4f4d454d 	.word	0x4f4d454d
   18564:	535f5952 	.word	0x535f5952
   18568:	54524154 	.word	0x54524154
   1856c:	31202b20 	.word	0x31202b20
   18570:	3d202955 	.word	0x3d202955
   18574:	5f44203d 	.word	0x5f44203d
   18578:	4d5f564e 	.word	0x4d5f564e
   1857c:	524f4d45 	.word	0x524f4d45
   18580:	49535f59 	.word	0x49535f59
   18584:	ff00455a 	.word	0xff00455a

00018588 <__func__.13263>:
   18588:	764e5f44 696e495f ffff0074              D_Nv_Init...

00018594 <__func__.13275>:
   18594:	764e5f44 6165525f 6d495f64 ff006c70     D_Nv_Read_Impl..

000185a4 <__func__.13288>:
   185a4:	764e5f44 6972575f 495f6574 006c706d     D_Nv_Write_Impl.

000185b4 <__func__.13300>:
   185b4:	764e5f44 6172455f 65536573 726f7463     D_Nv_EraseSector
   185c4:	706d495f ffff006c                       _Impl...

000185cc <__func__.13313>:
   185cc:	706d6f43 44657261 00617461 68636163     CompareData.cach
   185dc:	3d212065 4c554e20 ffff004c 736c6166     e != NULL...fals
   185ec:	ffff0065 646e6946 6d657449 68636143     e...FindItemCach
   185fc:	64692865 3d3d2029 4c554e20 0000004c     e(id) == NULL...
   1860c:	74695f73 6f436d65 20746e75 414d203c     s_itemCount < MA
   1861c:	54495f58 435f4d45 544e554f ffffff00     X_ITEM_COUNT....
   1862c:	646e6946 6d657449 68636143 64692865     FindItemCache(id
   1863c:	3d212029 4c554e20 ffff004c 68636163     ) != NULL...cach
   1864c:	6c3e2d65 42747361 6b636f6c 203d2120     e->lastBlock != 
   1865c:	30307830 00003030 732f2e2e 412f6372     0x0000..../src/A
   1866c:	742f4653 64726968 74726170 69772f79     SF/thirdparty/wi
   1867c:	656c6572 4c2f7373 5f61526f 2f503250     reless/LoRa_P2P/
   1868c:	76726573 73656369 7364702f 6372732f     services/pds/src
   1869c:	2f766e2f 764e5f53 6d61532d 2e313252     /nv/S_Nv-SamR21.
   186ac:	ffff0063 20646928 30203d21 26202975     c...(id != 0u) &
   186bc:	69282026 203c2064 30467830 29753030     & (id < 0xF000u)
   186cc:	20262620 65746928 6e654c6d 20687467      && (itemLength 
   186dc:	4d203d3c 495f5841 5f4d4554 474e454c     <= MAX_ITEM_LENG
   186ec:	00294854 21206469 7530203d ffffff00     TH).id != 0u....
   186fc:	20646928 30203d21 26202975 70282026     (id != 0u) && (p
   1870c:	61746144 203d2120 4c4c554e ffff0029     Data != NULL)...

0001871c <__func__.13290>:
   1871c:	706d6f63 53746361 6f746365 6d695472     compactSectorTim
   1872c:	69467265 00646572                       erFired.

00018734 <__func__.13326>:
   18734:	646e6946 6d657449 68636143 ffff0065     FindItemCache...

00018744 <__func__.13333>:
   18744:	61657243 74496574 61436d65 00656863     CreateItemCache.

00018754 <__func__.13338>:
   18754:	656c6544 74496574 61436d65 00656863     DeleteItemCache.

00018764 <__func__.13431>:
   18764:	64616f4c 74636553 ff00726f              LoadSector..

00018770 <__func__.13453>:
   18770:	706d6f43 53746361 6f746365 ffff0072     CompactSector...

00018780 <__func__.13473>:
   18780:	706d6f43 53746361 6f746365 4e664972     CompactSectorIfN
   18790:	65646565 ffff0064                       eeded...

00018798 <__func__.13480>:
   18798:	706d6f43 49746361 006d6574              CompactItem.

000187a4 <__func__.13504>:
   187a4:	764e5f53 7261455f 6e49796c ff007469     S_Nv_EarlyInit..

000187b4 <__func__.13514>:
   187b4:	764e5f53 6574495f 696e496d 6d495f74     S_Nv_ItemInit_Im
   187c4:	ff006c70                                pl..

000187c8 <__func__.13527>:
   187c8:	764e5f53 6972575f 495f6574 006c706d     S_Nv_Write_Impl.

000187d8 <__func__.13538>:
   187d8:	764e5f53 6165525f 6d495f64 ff006c70     S_Nv_Read_Impl..

000187e8 <__func__.13543>:
   187e8:	764e5f53 6574495f 6e654c6d 5f687467     S_Nv_ItemLength_
   187f8:	6c706d49 ffffff00 20553028 69203d21     Impl....(0U != i
   18808:	446d6574 72637365 6574692e 7a69536d     temDescr.itemSiz
   18818:	26202965 4e282026 204c4c55 69203d21     e) && (NULL != i
   18828:	446d6574 72637365 6574692e 7461446d     temDescr.itemDat
   18838:	00002961 732f2e2e 412f6372 742f4653     a)..../src/ASF/t
   18848:	64726968 74726170 69772f79 656c6572     hirdparty/wirele
   18858:	4c2f7373 5f61526f 2f503250 76726573     ss/LoRa_P2P/serv
   18868:	73656369 7364702f 6372732f 2f6c772f     ices/pds/src/wl/
   18878:	64506c77 74614473 72655361 2e726576     wlPdsDataServer.
   18888:	00000063 4e5f5328 65525f76 6e727574     c...(S_Nv_Return
   18898:	756c6156 69445f65 746f4e64 73697845     Value_DidNotExis
   188a8:	3d3d2074 74657220 7c7c2029 5f532820     t == ret) || (S_
   188b8:	525f764e 72757465 6c61566e 4f5f6575     Nv_ReturnValue_O
   188c8:	3d3d206b 74657220 ffff0029              k == ret)...

000188d4 <__func__.13203>:
   188d4:	53736470 65726f74 6d657449 6b736154     pdsStoreItemTask
   188e4:	646e6148 0072656c                       Handler.

000188ec <__func__.13223>:
   188ec:	53736470 65726f74 6d657449 ffffff00     pdsStoreItem....

000188fc <__func__.13230>:
   188fc:	52736470 6f747365 74496572 ff006d65     pdsRestoreItem..
   1890c:	20746572 53203d3d 5f764e5f 75746552     ret == S_Nv_Retu
   1891c:	61566e72 5f65756c ff006b4f              rnValue_Ok..

00018928 <__func__.13397>:
   18928:	69726576 74497966 69536d65 0073657a     verifyItemSizes.
   18938:	4970616d 2e6d6574 67616c66 20262073     mapItem.flags & 
   18948:	455a4953 444f4d5f 43494649 4f495441     SIZE_MODIFICATIO
   18958:	4c415f4e 45574f4c 00000044 732f2e2e     N_ALLOWED...../s
   18968:	412f6372 742f4653 64726968 74726170     rc/ASF/thirdpart
   18978:	69772f79 656c6572 4c2f7373 5f61526f     y/wireless/LoRa_
   18988:	2f503250 76726573 73656369 7364702f     P2P/services/pds
   18998:	6372732f 2f6c772f 64506c77 70795473     /src/wl/wlPdsTyp
   189a8:	6f437365 7265766e 2e726574 ffff0063     esConverter.c...

000189b8 <mySecurityKey>:
   189b8:	03020100 07060504 0b0a0908 0f0e0d0c     ................
   189c8:	0000a678 0000a688 0000a68e 0000a694     x...............
   189d8:	0000a69a 0000a6a0 0000a6a6 0000a6ac     ................
   189e8:	0000a6b2 0000a6b8 0000a6be 0000a6c4     ................
   189f8:	0000a6ca 0000a6d0 0000a6d6 0000a6dc     ................
   18a08:	0000a6e2 0000a6e8 0000a6ee 0000a6f4     ................
   18a18:	0000a6fa 0000a700 0000a706 0000a70c     ................
   18a28:	0000a712 0000a718 0000a85c 0000a7bc     ........\.......
   18a38:	0000a83c 0000a85c 0000a83c 0000a85c     <...\...<...\...
   18a48:	0000a85c 0000a85c 0000a7bc 0000a85c     \...\.......\...
   18a58:	0000a85c 0000a85c 0000a85c 0000a85c     \...\...\...\...
   18a68:	0000a85c 0000a85c 0000a884 0a0d0a0d     \...\...........
   18a78:	4120794d 65726464 203a7373 00007830     My Address: 0x..
   18a88:	41502020 3a44494e 00783020 68432020       PANID: 0x.  Ch
   18a98:	656e6e61 00203a6c 6f430a0d 63656e6e     annel: ...Connec
   18aa8:	6e6f6974 65500920 6f4c7265 6441676e     tion .PeerLongAd
   18ab8:	73657264 50092073 49726565 206f666e     dress .PeerInfo 
   18ac8:	4f785209 6174536e 31737574 0000000d     .RxOnStatus1....
   18ad8:	00090909 0000742f 0a0d0a0d 6e6e6f43     ..../t......Conn
   18ae8:	69746365 20206e6f 50202020 4c726565     ection     PeerL
   18af8:	41676e6f 65726464 20207373 50202020     ongAddress     P
   18b08:	49726565 096f666e 6e4f7852 74617453     eerInfo.RxOnStat
   18b18:	000d7375 20202020 20202020 20202020     us..            
   18b28:	00000020 20202020 ffffff00 41500a0d      ...    ......PA
   18b38:	3a44494e 00000000 61684320 6c656e6e     NID:.... Channel
   18b48:	ffff003a 61530a0d 43206576 656e6e6f     :.....Save Conne
   18b58:	6f697463 00000d6e 41200a0d 54206b63     ction..... Ack T
   18b68:	6f656d69 000d7475                       imeout..

00018b70 <AdvChannels433>:
   18b70:	19d1b9d8 19d1b9d8 ff0c0101 19d4c718     ................
   18b80:	19d4c718 ff0c0101 19d7d458 19d7d458     ........X...X...
   18b90:	ff0c0101                                ....

00018b94 <AdvChannels868>:
   18b94:	33be27a0 33be27a0 ff100101 33c134e0     .'.3.'.3.....4.3
   18ba4:	33c134e0 ff100101 33c44220 33c44220     .4.3.... B.3 B.3
   18bb4:	ff100101                                ....

00018bb8 <DefaultChannels433>:
   18bb8:	50015001 ffff5001                       .P.P.P..

00018bc0 <DefaultChannels868>:
   18bc0:	50015001 ffff5001                       .P.P.P..

00018bc8 <SubBandDutyCycle868>:
   18bc8:	006403e8 03e80064 0064000a              ..d.d.....d.

00018bd4 <SubBandParams433>:
   18bd4:	19cf0e40 19ea8580 00000000              @...........

00018be0 <SubBandParams868>:
   18be0:	337055c0 338eda40 00000000 338eda41     .Up3@..3....A..3
   18bf0:	33bca100 00000000 33bca101 33c5c8c0     ...3.......3...3
   18c00:	00000000 33c74f60 33cef080 00000000     ....`O.3...3....
   18c10:	33d1fdc0 33d5ce50 00000000 33d691a0     ...3P..3.......3
   18c20:	33db2580 00000000                       .%.3....

00018c28 <AdvChannels923JP>:
   18c28:	3706ea00 3706ea00 ff100101 3709f740     ...7...7....@..7
   18c38:	3709f740 ff100101                       @..7....

00018c40 <DefaultChannels923JP>:
   18c40:	50015001                                .P.P

00018c44 <SubBandDutyCycleJP923>:
   18c44:	000a0064                                d...

00018c48 <SubBandParamsJP923>:
   18c48:	36d61600 36f7a7c0 00000000 36fab500     ...6...6.......6
   18c58:	37502800 00000000                       .(P7....

00018c60 <AdvChannels920KR>:
   18c60:	36f62120 36f62120 ff0e0100 36f92e60      !.6 !.6....`..6
   18c70:	36f92e60 ff0e0100 36fc3ba0 36fc3ba0     `..6.....;.6.;.6
   18c80:	ff0e0100                                ....

00018c84 <DefaultChannels920KR>:
   18c84:	50015001 ffff5001                       .P.P.P..

00018c8c <taskHandlers>:
   18c8c:	0000d3fd 0000ec41 0000e255 000094fd     ....A...U.......
   18c9c:	00007951                                Qy..

00018ca0 <tc_interrupt_vectors.13447>:
   18ca0:	00151211 ffffff00 00020028 20000024     ........(...$.. 
   18cb0:	00000000 20433249 76616c53 6f4e2065     ....I2C Slave No
   18cc0:	76412074 616c6961 00656c62 656d6954     t Available.Time
   18cd0:	2074756f 00000031 656d6954 2074756f     out 1...Timeout 
   18ce0:	ffff0032 55200d0a 20545241 7373656d     2..... UART mess
   18cf0:	20656761 65636572 64657669 00782520     age received %x.
   18d00:	65646441 64252064 0000000a              Added %d....

00018d0c <lorawanHandlers>:
   18d0c:	0000e119 0000e02d 0000e1dd fffffffd     ....-...........

00018d1c <radioTaskHandlers>:
   18d1c:	0000f821 0000f921 0000f65d 0000f295     !...!...].......
   18d2c:	00013315                                .3..

00018d30 <FskSyncWordBuff>:
   18d30:	02c194c1                                         ...

00018d33 <macEndDevCmdInputLen>:
   18d33:	04010402 01010500 05000004              ............

00018d3f <macEndDevCmdReplyLen>:
   18d3f:	02010201 01010203 01000002 02020000     ................
   18d4f:	0a080200                                         ..

00018d51 <maxEIRPTable>:
   18d51:	0d0c0a08 1412100e 1b1a1815 24211e1d     ..............!$
   18d61:	10ffffff e0000141 f2000140 34000140     ....A...@...@..4
   18d71:	f2000140 d6000140 f2000140 34000140     @...@...@...@..4
   18d81:	e0000140 e0000140 d6000140 34000140     @...@...@...@..4
   18d91:	3c000140 3c000140 3c000140 f8000140     @..<@..<@..<@...
   18da1:	e0000140 e0000140 b4000140 98000140     @...@...@...@...
   18db1:	b4000141 d6000140 b4000140 98000140     A...@...@...@...
   18dc1:	e0000141 e0000140 d6000140 98000140     A...@...@...@...
   18dd1:	3c000141 3c000140 3c000140 a2000140     A..<@..<@..<@...
   18de1:	90000141 e0000144 e0000143 de000143     A...D...C...C...
   18df1:	82000143 82000144 78000144 de000144     C...D...D..xD...
   18e01:	82000143 78000144 82000144 de000144     C...D..xD...D...
   18e11:	88000143 88000144 88000144 18000144     C...D...D...D...
   18e21:	60000145 42000152 fc000152 1a000151     E..`R..BR...Q...
   18e31:	fc000151 34000151 fc000152 1a000151     Q...Q..4R...Q...
   18e41:	42000151 42000152 34000152 1a000152     Q..BR..BR..4R...
   18e51:	12000151 12000151 12000151 78000151     Q...Q...Q...Q..x
   18e61:	c0000154 8000015a 80000159 7c000159     T...Z...Y...Y..|
   18e71:	98000159 9800015a 8a00015a 7c00015a     Y...Z...Z...Z..|
   18e81:	98000159 8a00015a 9800015a 7c00015a     Y...Z...Z...Z..|
   18e91:	a0000159 a000015a a000015a a400015a     Y...Z...Z...Z...
   18ea1:	2c00015c 6e756620 6f697463 00203a6e     \.., function: .
   18eb1:	65737361 6f697472 2522206e 66202273     assertion "%s" f
   18ec1:	656c6961 66203a64 20656c69 22732522     ailed: file "%s"
   18ed1:	696c202c 2520656e 25732564 2c000a73              , line %d%s%s..

00018ee0 <_global_impure_ptr>:
   18ee0:	2000002c 2b302d23 6c680020 6665004c     ,.. #-0+ .hlL.ef
   18ef0:	47464567 32313000 36353433 41393837     gEFG.0123456789A
   18f00:	45444342 31300046 35343332 39383736     BCDEF.0123456789
   18f10:	64636261 ff006665                       abcdef..

00018f18 <__sf_fake_stderr>:
	...

00018f38 <__sf_fake_stdin>:
	...

00018f58 <__sf_fake_stdout>:
	...

00018f78 <_init>:
   18f78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   18f7a:	46c0      	nop			; (mov r8, r8)
   18f7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   18f7e:	bc08      	pop	{r3}
   18f80:	469e      	mov	lr, r3
   18f82:	4770      	bx	lr

00018f84 <__init_array_start>:
   18f84:	00004499 	.word	0x00004499

00018f88 <_fini>:
   18f88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   18f8a:	46c0      	nop			; (mov r8, r8)
   18f8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   18f8e:	bc08      	pop	{r3}
   18f90:	469e      	mov	lr, r3
   18f92:	4770      	bx	lr

00018f94 <__fini_array_start>:
   18f94:	00004471 	.word	0x00004471
