// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="normalizer,hls_ip_2017_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg400-1,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=5.238571,HLS_SYN_LAT=80,HLS_SYN_TPT=1,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=10314,HLS_SYN_LUT=8378}" *)

module normalizer (
        ap_clk,
        ap_rst_n,
        m_axi_m_V_AWVALID,
        m_axi_m_V_AWREADY,
        m_axi_m_V_AWADDR,
        m_axi_m_V_AWID,
        m_axi_m_V_AWLEN,
        m_axi_m_V_AWSIZE,
        m_axi_m_V_AWBURST,
        m_axi_m_V_AWLOCK,
        m_axi_m_V_AWCACHE,
        m_axi_m_V_AWPROT,
        m_axi_m_V_AWQOS,
        m_axi_m_V_AWREGION,
        m_axi_m_V_AWUSER,
        m_axi_m_V_WVALID,
        m_axi_m_V_WREADY,
        m_axi_m_V_WDATA,
        m_axi_m_V_WSTRB,
        m_axi_m_V_WLAST,
        m_axi_m_V_WID,
        m_axi_m_V_WUSER,
        m_axi_m_V_ARVALID,
        m_axi_m_V_ARREADY,
        m_axi_m_V_ARADDR,
        m_axi_m_V_ARID,
        m_axi_m_V_ARLEN,
        m_axi_m_V_ARSIZE,
        m_axi_m_V_ARBURST,
        m_axi_m_V_ARLOCK,
        m_axi_m_V_ARCACHE,
        m_axi_m_V_ARPROT,
        m_axi_m_V_ARQOS,
        m_axi_m_V_ARREGION,
        m_axi_m_V_ARUSER,
        m_axi_m_V_RVALID,
        m_axi_m_V_RREADY,
        m_axi_m_V_RDATA,
        m_axi_m_V_RLAST,
        m_axi_m_V_RID,
        m_axi_m_V_RUSER,
        m_axi_m_V_RRESP,
        m_axi_m_V_BVALID,
        m_axi_m_V_BREADY,
        m_axi_m_V_BRESP,
        m_axi_m_V_BID,
        m_axi_m_V_BUSER,
        s_axi_in_AWVALID,
        s_axi_in_AWREADY,
        s_axi_in_AWADDR,
        s_axi_in_WVALID,
        s_axi_in_WREADY,
        s_axi_in_WDATA,
        s_axi_in_WSTRB,
        s_axi_in_ARVALID,
        s_axi_in_ARREADY,
        s_axi_in_ARADDR,
        s_axi_in_RVALID,
        s_axi_in_RREADY,
        s_axi_in_RDATA,
        s_axi_in_RRESP,
        s_axi_in_BVALID,
        s_axi_in_BREADY,
        s_axi_in_BRESP,
        interrupt
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;
parameter    C_S_AXI_IN_DATA_WIDTH = 32;
parameter    C_S_AXI_IN_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_M_V_ID_WIDTH = 1;
parameter    C_M_AXI_M_V_ADDR_WIDTH = 32;
parameter    C_M_AXI_M_V_DATA_WIDTH = 32;
parameter    C_M_AXI_M_V_AWUSER_WIDTH = 1;
parameter    C_M_AXI_M_V_ARUSER_WIDTH = 1;
parameter    C_M_AXI_M_V_WUSER_WIDTH = 1;
parameter    C_M_AXI_M_V_RUSER_WIDTH = 1;
parameter    C_M_AXI_M_V_BUSER_WIDTH = 1;
parameter    C_M_AXI_M_V_TARGET_ADDR = 0;
parameter    C_M_AXI_M_V_USER_VALUE = 0;
parameter    C_M_AXI_M_V_PROT_VALUE = 0;
parameter    C_M_AXI_M_V_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_IN_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_M_V_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_m_V_AWVALID;
input   m_axi_m_V_AWREADY;
output  [C_M_AXI_M_V_ADDR_WIDTH - 1:0] m_axi_m_V_AWADDR;
output  [C_M_AXI_M_V_ID_WIDTH - 1:0] m_axi_m_V_AWID;
output  [7:0] m_axi_m_V_AWLEN;
output  [2:0] m_axi_m_V_AWSIZE;
output  [1:0] m_axi_m_V_AWBURST;
output  [1:0] m_axi_m_V_AWLOCK;
output  [3:0] m_axi_m_V_AWCACHE;
output  [2:0] m_axi_m_V_AWPROT;
output  [3:0] m_axi_m_V_AWQOS;
output  [3:0] m_axi_m_V_AWREGION;
output  [C_M_AXI_M_V_AWUSER_WIDTH - 1:0] m_axi_m_V_AWUSER;
output   m_axi_m_V_WVALID;
input   m_axi_m_V_WREADY;
output  [C_M_AXI_M_V_DATA_WIDTH - 1:0] m_axi_m_V_WDATA;
output  [C_M_AXI_M_V_WSTRB_WIDTH - 1:0] m_axi_m_V_WSTRB;
output   m_axi_m_V_WLAST;
output  [C_M_AXI_M_V_ID_WIDTH - 1:0] m_axi_m_V_WID;
output  [C_M_AXI_M_V_WUSER_WIDTH - 1:0] m_axi_m_V_WUSER;
output   m_axi_m_V_ARVALID;
input   m_axi_m_V_ARREADY;
output  [C_M_AXI_M_V_ADDR_WIDTH - 1:0] m_axi_m_V_ARADDR;
output  [C_M_AXI_M_V_ID_WIDTH - 1:0] m_axi_m_V_ARID;
output  [7:0] m_axi_m_V_ARLEN;
output  [2:0] m_axi_m_V_ARSIZE;
output  [1:0] m_axi_m_V_ARBURST;
output  [1:0] m_axi_m_V_ARLOCK;
output  [3:0] m_axi_m_V_ARCACHE;
output  [2:0] m_axi_m_V_ARPROT;
output  [3:0] m_axi_m_V_ARQOS;
output  [3:0] m_axi_m_V_ARREGION;
output  [C_M_AXI_M_V_ARUSER_WIDTH - 1:0] m_axi_m_V_ARUSER;
input   m_axi_m_V_RVALID;
output   m_axi_m_V_RREADY;
input  [C_M_AXI_M_V_DATA_WIDTH - 1:0] m_axi_m_V_RDATA;
input   m_axi_m_V_RLAST;
input  [C_M_AXI_M_V_ID_WIDTH - 1:0] m_axi_m_V_RID;
input  [C_M_AXI_M_V_RUSER_WIDTH - 1:0] m_axi_m_V_RUSER;
input  [1:0] m_axi_m_V_RRESP;
input   m_axi_m_V_BVALID;
output   m_axi_m_V_BREADY;
input  [1:0] m_axi_m_V_BRESP;
input  [C_M_AXI_M_V_ID_WIDTH - 1:0] m_axi_m_V_BID;
input  [C_M_AXI_M_V_BUSER_WIDTH - 1:0] m_axi_m_V_BUSER;
input   s_axi_in_AWVALID;
output   s_axi_in_AWREADY;
input  [C_S_AXI_IN_ADDR_WIDTH - 1:0] s_axi_in_AWADDR;
input   s_axi_in_WVALID;
output   s_axi_in_WREADY;
input  [C_S_AXI_IN_DATA_WIDTH - 1:0] s_axi_in_WDATA;
input  [C_S_AXI_IN_WSTRB_WIDTH - 1:0] s_axi_in_WSTRB;
input   s_axi_in_ARVALID;
output   s_axi_in_ARREADY;
input  [C_S_AXI_IN_ADDR_WIDTH - 1:0] s_axi_in_ARADDR;
output   s_axi_in_RVALID;
input   s_axi_in_RREADY;
output  [C_S_AXI_IN_DATA_WIDTH - 1:0] s_axi_in_RDATA;
output  [1:0] s_axi_in_RRESP;
output   s_axi_in_BVALID;
input   s_axi_in_BREADY;
output  [1:0] s_axi_in_BRESP;
output   interrupt;

reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_enable_reg_pp0_iter43;
reg    ap_enable_reg_pp0_iter44;
reg    ap_enable_reg_pp0_iter45;
reg    ap_enable_reg_pp0_iter46;
reg    ap_enable_reg_pp0_iter47;
reg    ap_enable_reg_pp0_iter48;
reg    ap_enable_reg_pp0_iter49;
reg    ap_enable_reg_pp0_iter50;
reg    ap_enable_reg_pp0_iter51;
reg    ap_enable_reg_pp0_iter52;
reg    ap_enable_reg_pp0_iter53;
reg    ap_enable_reg_pp0_iter54;
reg    ap_enable_reg_pp0_iter55;
reg    ap_enable_reg_pp0_iter56;
reg    ap_enable_reg_pp0_iter57;
reg    ap_enable_reg_pp0_iter58;
reg    ap_enable_reg_pp0_iter59;
reg    ap_enable_reg_pp0_iter60;
reg    ap_enable_reg_pp0_iter61;
reg    ap_enable_reg_pp0_iter62;
reg    ap_enable_reg_pp0_iter63;
reg    ap_enable_reg_pp0_iter64;
reg    ap_enable_reg_pp0_iter65;
reg    ap_enable_reg_pp0_iter66;
reg    ap_enable_reg_pp0_iter67;
reg    ap_enable_reg_pp0_iter68;
reg    ap_enable_reg_pp0_iter69;
reg    ap_enable_reg_pp0_iter70;
reg    ap_enable_reg_pp0_iter71;
reg    ap_enable_reg_pp0_iter72;
reg    ap_enable_reg_pp0_iter73;
reg    ap_enable_reg_pp0_iter74;
reg    ap_enable_reg_pp0_iter75;
reg    ap_enable_reg_pp0_iter76;
reg    ap_enable_reg_pp0_iter77;
reg    ap_enable_reg_pp0_iter78;
reg    ap_enable_reg_pp0_iter79;
reg    ap_enable_reg_pp0_iter80;
reg    ap_idle_pp0;
reg    ap_ready;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_state30_pp0_stage0_iter29;
wire    ap_block_state31_pp0_stage0_iter30;
wire    ap_block_state32_pp0_stage0_iter31;
wire    ap_block_state33_pp0_stage0_iter32;
wire    ap_block_state34_pp0_stage0_iter33;
wire    ap_block_state35_pp0_stage0_iter34;
wire    ap_block_state36_pp0_stage0_iter35;
wire    ap_block_state37_pp0_stage0_iter36;
wire    ap_block_state38_pp0_stage0_iter37;
wire    ap_block_state39_pp0_stage0_iter38;
wire    ap_block_state40_pp0_stage0_iter39;
wire    ap_block_state41_pp0_stage0_iter40;
wire    ap_block_state42_pp0_stage0_iter41;
wire    ap_block_state43_pp0_stage0_iter42;
wire    ap_block_state44_pp0_stage0_iter43;
wire    ap_block_state45_pp0_stage0_iter44;
wire    ap_block_state46_pp0_stage0_iter45;
wire    ap_block_state47_pp0_stage0_iter46;
wire    ap_block_state48_pp0_stage0_iter47;
wire    ap_block_state49_pp0_stage0_iter48;
wire    ap_block_state50_pp0_stage0_iter49;
wire    ap_block_state51_pp0_stage0_iter50;
wire    ap_block_state52_pp0_stage0_iter51;
wire    ap_block_state53_pp0_stage0_iter52;
wire    ap_block_state54_pp0_stage0_iter53;
wire    ap_block_state55_pp0_stage0_iter54;
wire    ap_block_state56_pp0_stage0_iter55;
wire    ap_block_state57_pp0_stage0_iter56;
wire    ap_block_state58_pp0_stage0_iter57;
wire    ap_block_state59_pp0_stage0_iter58;
wire    ap_block_state60_pp0_stage0_iter59;
wire    ap_block_state61_pp0_stage0_iter60;
wire    ap_block_state62_pp0_stage0_iter61;
wire    ap_block_state63_pp0_stage0_iter62;
wire    ap_block_state64_pp0_stage0_iter63;
wire    ap_block_state65_pp0_stage0_iter64;
wire    ap_block_state66_pp0_stage0_iter65;
wire    ap_block_state67_pp0_stage0_iter66;
wire    ap_block_state68_pp0_stage0_iter67;
wire    ap_block_state69_pp0_stage0_iter68;
wire    ap_block_state70_pp0_stage0_iter69;
wire    ap_block_state71_pp0_stage0_iter70;
wire    ap_block_state72_pp0_stage0_iter71;
wire    ap_block_state73_pp0_stage0_iter72;
wire    ap_block_state74_pp0_stage0_iter73;
reg    m_V_AWVALID;
wire    m_V_AWREADY;
wire   [31:0] m_V_AWADDR;
reg    m_V_WVALID;
wire    m_V_WREADY;
wire   [15:0] m_V_WDATA;
wire    m_V_ARREADY;
wire    m_V_RVALID;
wire   [15:0] m_V_RDATA;
wire    m_V_RLAST;
wire   [0:0] m_V_RID;
wire   [0:0] m_V_RUSER;
wire   [1:0] m_V_RRESP;
wire    m_V_BVALID;
reg    m_V_BREADY;
wire   [1:0] m_V_BRESP;
wire   [0:0] m_V_BID;
wire   [0:0] m_V_BUSER;
wire    ap_block_state75_pp0_stage0_iter74;
reg    ap_sig_ioackin_m_V_AWREADY;
reg   [0:0] tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter73_tmp_reg_456;
reg    ap_block_state75_io;
wire    ap_block_state76_pp0_stage0_iter75;
reg    ap_sig_ioackin_m_V_WREADY;
reg   [0:0] ap_reg_pp0_iter74_tmp_reg_456;
reg    ap_block_state76_io;
wire    ap_block_state77_pp0_stage0_iter76;
wire    ap_block_state78_pp0_stage0_iter77;
wire    ap_block_state79_pp0_stage0_iter78;
wire    ap_block_state80_pp0_stage0_iter79;
reg   [0:0] ap_reg_pp0_iter79_tmp_reg_456;
reg    ap_block_state81_pp0_stage0_iter80;
reg    ap_block_pp0_stage0_11001;
wire   [31:0] regs_in_0;
wire   [31:0] regs_in_1;
wire   [31:0] regs_in_2;
wire   [31:0] regs_in_3;
wire   [31:0] regs_in_4;
wire   [31:0] regs_in_5;
wire   [31:0] min_high;
wire   [31:0] max_high;
reg   [31:0] last_0;
reg   [31:0] last_1;
reg   [31:0] last_2;
reg   [31:0] last_3;
reg   [31:0] last_4;
reg   [31:0] last_5;
reg    m_V_blk_n_AW;
wire    ap_block_pp0_stage0;
reg    m_V_blk_n_W;
reg    m_V_blk_n_B;
reg   [2:0] changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter7_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter8_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter9_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter10_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter11_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter12_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter13_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter14_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter15_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter16_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter17_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter18_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter19_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter20_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter21_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter22_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter23_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter24_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter25_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter26_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter27_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter28_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter29_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter30_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter31_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter32_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter33_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter34_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter35_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter36_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter37_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter38_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter39_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter40_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter41_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter42_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter43_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter44_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter45_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter46_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter47_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter48_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter49_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter50_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter51_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter52_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter53_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter54_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter55_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter56_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter57_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter58_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter59_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter60_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter61_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter62_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter63_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter64_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter65_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter66_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter67_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter68_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter69_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter70_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter71_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter72_changed_1_5_reg_203;
reg   [2:0] ap_reg_pp0_iter73_changed_1_5_reg_203;
reg   [31:0] regs_in_1_read_reg_388;
reg   [31:0] ap_reg_pp0_iter1_regs_in_1_read_reg_388;
reg   [31:0] ap_reg_pp0_iter2_regs_in_1_read_reg_388;
reg   [31:0] ap_reg_pp0_iter3_regs_in_1_read_reg_388;
reg   [31:0] ap_reg_pp0_iter4_regs_in_1_read_reg_388;
reg   [31:0] ap_reg_pp0_iter5_regs_in_1_read_reg_388;
wire   [0:0] tmp_2_1_fu_220_p2;
reg   [0:0] tmp_2_1_reg_393;
reg   [31:0] regs_in_2_read_reg_397;
reg   [31:0] ap_reg_pp0_iter2_regs_in_2_read_reg_397;
reg   [31:0] ap_reg_pp0_iter3_regs_in_2_read_reg_397;
reg   [31:0] ap_reg_pp0_iter4_regs_in_2_read_reg_397;
reg   [31:0] ap_reg_pp0_iter5_regs_in_2_read_reg_397;
wire   [0:0] tmp_2_2_fu_236_p2;
reg   [0:0] tmp_2_2_reg_402;
wire   [1:0] changed_1_1_cast_fu_248_p1;
reg   [31:0] regs_in_3_read_reg_411;
reg   [31:0] ap_reg_pp0_iter3_regs_in_3_read_reg_411;
reg   [31:0] ap_reg_pp0_iter4_regs_in_3_read_reg_411;
reg   [31:0] ap_reg_pp0_iter5_regs_in_3_read_reg_411;
wire   [0:0] tmp_2_3_fu_256_p2;
reg   [0:0] tmp_2_3_reg_416;
reg   [31:0] regs_in_4_read_reg_420;
reg   [31:0] ap_reg_pp0_iter4_regs_in_4_read_reg_420;
reg   [31:0] ap_reg_pp0_iter5_regs_in_4_read_reg_420;
wire   [0:0] tmp_2_4_fu_272_p2;
reg   [0:0] tmp_2_4_reg_428;
wire   [2:0] changed_1_3_cast_fu_284_p1;
wire   [0:0] tmp_2_5_fu_292_p2;
reg   [0:0] tmp_2_5_reg_437;
reg   [31:0] max_high_read_reg_441;
reg   [31:0] min_high_read_reg_446;
wire   [0:0] tmp_2_fu_308_p2;
wire   [0:0] tmp_fu_320_p2;
reg   [0:0] ap_reg_pp0_iter7_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter8_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter9_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter10_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter11_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter12_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter13_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter14_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter15_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter16_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter17_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter18_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter19_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter20_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter21_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter22_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter23_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter24_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter25_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter26_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter27_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter28_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter29_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter30_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter31_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter32_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter33_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter34_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter35_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter36_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter37_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter38_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter39_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter40_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter41_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter42_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter43_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter44_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter45_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter46_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter47_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter48_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter49_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter50_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter51_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter52_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter53_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter54_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter55_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter56_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter57_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter58_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter59_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter60_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter61_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter62_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter63_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter64_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter65_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter66_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter67_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter68_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter69_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter70_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter71_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter72_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter75_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter76_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter77_tmp_reg_456;
reg   [0:0] ap_reg_pp0_iter78_tmp_reg_456;
wire   [31:0] regs_in_load_1_phi_fu_326_p10;
reg   [31:0] regs_in_load_1_phi_reg_460;
wire   [31:0] p_Val2_s_fu_341_p2;
reg   [31:0] p_Val2_s_reg_465;
wire   [31:0] p_Val2_1_fu_345_p2;
reg   [31:0] p_Val2_1_reg_470;
wire   [15:0] grp_fu_367_p2;
reg   [15:0] tmp_5_reg_485;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] ap_phi_reg_pp0_iter0_changed_1_1_reg_154;
reg   [0:0] ap_phi_reg_pp0_iter1_changed_1_1_reg_154;
reg   [0:0] ap_phi_reg_pp0_iter2_changed_1_1_reg_154;
wire   [1:0] ap_phi_reg_pp0_iter0_changed_1_2_reg_167;
reg   [1:0] ap_phi_reg_pp0_iter1_changed_1_2_reg_167;
reg   [1:0] ap_phi_reg_pp0_iter2_changed_1_2_reg_167;
reg   [1:0] ap_phi_reg_pp0_iter3_changed_1_2_reg_167;
wire   [1:0] ap_phi_reg_pp0_iter0_changed_1_3_reg_179;
reg   [1:0] ap_phi_reg_pp0_iter1_changed_1_3_reg_179;
reg   [1:0] ap_phi_reg_pp0_iter2_changed_1_3_reg_179;
reg   [1:0] ap_phi_reg_pp0_iter3_changed_1_3_reg_179;
reg   [1:0] ap_phi_reg_pp0_iter4_changed_1_3_reg_179;
wire   [2:0] ap_phi_reg_pp0_iter0_changed_1_4_reg_191;
reg   [2:0] ap_phi_reg_pp0_iter1_changed_1_4_reg_191;
reg   [2:0] ap_phi_reg_pp0_iter2_changed_1_4_reg_191;
reg   [2:0] ap_phi_reg_pp0_iter3_changed_1_4_reg_191;
reg   [2:0] ap_phi_reg_pp0_iter4_changed_1_4_reg_191;
reg   [2:0] ap_phi_reg_pp0_iter5_changed_1_4_reg_191;
wire   [2:0] ap_phi_reg_pp0_iter0_changed_1_5_reg_203;
reg   [2:0] ap_phi_reg_pp0_iter1_changed_1_5_reg_203;
reg   [2:0] ap_phi_reg_pp0_iter2_changed_1_5_reg_203;
reg   [2:0] ap_phi_reg_pp0_iter3_changed_1_5_reg_203;
reg   [2:0] ap_phi_reg_pp0_iter4_changed_1_5_reg_203;
reg   [2:0] ap_phi_reg_pp0_iter5_changed_1_5_reg_203;
reg   [2:0] ap_phi_reg_pp0_iter6_changed_1_5_reg_203;
wire   [63:0] tmp_3_fu_373_p1;
reg    ap_reg_ioackin_m_V_AWREADY;
reg    ap_block_pp0_stage0_01001;
reg    ap_reg_ioackin_m_V_WREADY;
wire   [47:0] tmp_7_fu_349_p3;
wire   [62:0] grp_fu_367_p0;
wire   [47:0] grp_fu_367_p1;
reg    grp_fu_367_ce;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to79;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [62:0] grp_fu_367_p10;
reg    ap_condition_1016;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
#0 ap_enable_reg_pp0_iter43 = 1'b0;
#0 ap_enable_reg_pp0_iter44 = 1'b0;
#0 ap_enable_reg_pp0_iter45 = 1'b0;
#0 ap_enable_reg_pp0_iter46 = 1'b0;
#0 ap_enable_reg_pp0_iter47 = 1'b0;
#0 ap_enable_reg_pp0_iter48 = 1'b0;
#0 ap_enable_reg_pp0_iter49 = 1'b0;
#0 ap_enable_reg_pp0_iter50 = 1'b0;
#0 ap_enable_reg_pp0_iter51 = 1'b0;
#0 ap_enable_reg_pp0_iter52 = 1'b0;
#0 ap_enable_reg_pp0_iter53 = 1'b0;
#0 ap_enable_reg_pp0_iter54 = 1'b0;
#0 ap_enable_reg_pp0_iter55 = 1'b0;
#0 ap_enable_reg_pp0_iter56 = 1'b0;
#0 ap_enable_reg_pp0_iter57 = 1'b0;
#0 ap_enable_reg_pp0_iter58 = 1'b0;
#0 ap_enable_reg_pp0_iter59 = 1'b0;
#0 ap_enable_reg_pp0_iter60 = 1'b0;
#0 ap_enable_reg_pp0_iter61 = 1'b0;
#0 ap_enable_reg_pp0_iter62 = 1'b0;
#0 ap_enable_reg_pp0_iter63 = 1'b0;
#0 ap_enable_reg_pp0_iter64 = 1'b0;
#0 ap_enable_reg_pp0_iter65 = 1'b0;
#0 ap_enable_reg_pp0_iter66 = 1'b0;
#0 ap_enable_reg_pp0_iter67 = 1'b0;
#0 ap_enable_reg_pp0_iter68 = 1'b0;
#0 ap_enable_reg_pp0_iter69 = 1'b0;
#0 ap_enable_reg_pp0_iter70 = 1'b0;
#0 ap_enable_reg_pp0_iter71 = 1'b0;
#0 ap_enable_reg_pp0_iter72 = 1'b0;
#0 ap_enable_reg_pp0_iter73 = 1'b0;
#0 ap_enable_reg_pp0_iter74 = 1'b0;
#0 ap_enable_reg_pp0_iter75 = 1'b0;
#0 ap_enable_reg_pp0_iter76 = 1'b0;
#0 ap_enable_reg_pp0_iter77 = 1'b0;
#0 ap_enable_reg_pp0_iter78 = 1'b0;
#0 ap_enable_reg_pp0_iter79 = 1'b0;
#0 ap_enable_reg_pp0_iter80 = 1'b0;
#0 last_0 = 32'd0;
#0 last_1 = 32'd0;
#0 last_2 = 32'd0;
#0 last_3 = 32'd0;
#0 last_4 = 32'd0;
#0 last_5 = 32'd0;
#0 ap_reg_ioackin_m_V_AWREADY = 1'b0;
#0 ap_reg_ioackin_m_V_WREADY = 1'b0;
end

normalizer_in_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_IN_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_IN_DATA_WIDTH ))
normalizer_in_s_axi_U(
    .AWVALID(s_axi_in_AWVALID),
    .AWREADY(s_axi_in_AWREADY),
    .AWADDR(s_axi_in_AWADDR),
    .WVALID(s_axi_in_WVALID),
    .WREADY(s_axi_in_WREADY),
    .WDATA(s_axi_in_WDATA),
    .WSTRB(s_axi_in_WSTRB),
    .ARVALID(s_axi_in_ARVALID),
    .ARREADY(s_axi_in_ARREADY),
    .ARADDR(s_axi_in_ARADDR),
    .RVALID(s_axi_in_RVALID),
    .RREADY(s_axi_in_RREADY),
    .RDATA(s_axi_in_RDATA),
    .RRESP(s_axi_in_RRESP),
    .BVALID(s_axi_in_BVALID),
    .BREADY(s_axi_in_BREADY),
    .BRESP(s_axi_in_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .regs_in_0(regs_in_0),
    .regs_in_1(regs_in_1),
    .regs_in_2(regs_in_2),
    .regs_in_3(regs_in_3),
    .regs_in_4(regs_in_4),
    .regs_in_5(regs_in_5),
    .min_high(min_high),
    .max_high(max_high)
);

normalizer_m_V_m_axi #(
    .USER_DW( 16 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_M_V_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_M_V_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_M_V_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_M_V_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_M_V_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_M_V_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_M_V_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_M_V_BUSER_WIDTH ),
    .C_TARGET_ADDR( C_M_AXI_M_V_TARGET_ADDR ),
    .C_USER_VALUE( C_M_AXI_M_V_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_M_V_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_M_V_CACHE_VALUE ))
normalizer_m_V_m_axi_U(
    .AWVALID(m_axi_m_V_AWVALID),
    .AWREADY(m_axi_m_V_AWREADY),
    .AWADDR(m_axi_m_V_AWADDR),
    .AWID(m_axi_m_V_AWID),
    .AWLEN(m_axi_m_V_AWLEN),
    .AWSIZE(m_axi_m_V_AWSIZE),
    .AWBURST(m_axi_m_V_AWBURST),
    .AWLOCK(m_axi_m_V_AWLOCK),
    .AWCACHE(m_axi_m_V_AWCACHE),
    .AWPROT(m_axi_m_V_AWPROT),
    .AWQOS(m_axi_m_V_AWQOS),
    .AWREGION(m_axi_m_V_AWREGION),
    .AWUSER(m_axi_m_V_AWUSER),
    .WVALID(m_axi_m_V_WVALID),
    .WREADY(m_axi_m_V_WREADY),
    .WDATA(m_axi_m_V_WDATA),
    .WSTRB(m_axi_m_V_WSTRB),
    .WLAST(m_axi_m_V_WLAST),
    .WID(m_axi_m_V_WID),
    .WUSER(m_axi_m_V_WUSER),
    .ARVALID(m_axi_m_V_ARVALID),
    .ARREADY(m_axi_m_V_ARREADY),
    .ARADDR(m_axi_m_V_ARADDR),
    .ARID(m_axi_m_V_ARID),
    .ARLEN(m_axi_m_V_ARLEN),
    .ARSIZE(m_axi_m_V_ARSIZE),
    .ARBURST(m_axi_m_V_ARBURST),
    .ARLOCK(m_axi_m_V_ARLOCK),
    .ARCACHE(m_axi_m_V_ARCACHE),
    .ARPROT(m_axi_m_V_ARPROT),
    .ARQOS(m_axi_m_V_ARQOS),
    .ARREGION(m_axi_m_V_ARREGION),
    .ARUSER(m_axi_m_V_ARUSER),
    .RVALID(m_axi_m_V_RVALID),
    .RREADY(m_axi_m_V_RREADY),
    .RDATA(m_axi_m_V_RDATA),
    .RLAST(m_axi_m_V_RLAST),
    .RID(m_axi_m_V_RID),
    .RUSER(m_axi_m_V_RUSER),
    .RRESP(m_axi_m_V_RRESP),
    .BVALID(m_axi_m_V_BVALID),
    .BREADY(m_axi_m_V_BREADY),
    .BRESP(m_axi_m_V_BRESP),
    .BID(m_axi_m_V_BID),
    .BUSER(m_axi_m_V_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(1'b0),
    .I_ARREADY(m_V_ARREADY),
    .I_ARADDR(32'd0),
    .I_ARID(1'd0),
    .I_ARLEN(32'd0),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(m_V_RVALID),
    .I_RREADY(1'b0),
    .I_RDATA(m_V_RDATA),
    .I_RID(m_V_RID),
    .I_RUSER(m_V_RUSER),
    .I_RRESP(m_V_RRESP),
    .I_RLAST(m_V_RLAST),
    .I_AWVALID(m_V_AWVALID),
    .I_AWREADY(m_V_AWREADY),
    .I_AWADDR(m_V_AWADDR),
    .I_AWID(1'd0),
    .I_AWLEN(32'd1),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(m_V_WVALID),
    .I_WREADY(m_V_WREADY),
    .I_WDATA(m_V_WDATA),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(2'd3),
    .I_BVALID(m_V_BVALID),
    .I_BREADY(m_V_BREADY),
    .I_BRESP(m_V_BRESP),
    .I_BID(m_V_BID),
    .I_BUSER(m_V_BUSER)
);

normalizer_mux_83bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
normalizer_mux_83bkb_U1(
    .din0(regs_in_0),
    .din1(ap_reg_pp0_iter5_regs_in_1_read_reg_388),
    .din2(ap_reg_pp0_iter5_regs_in_2_read_reg_397),
    .din3(ap_reg_pp0_iter5_regs_in_3_read_reg_411),
    .din4(ap_reg_pp0_iter5_regs_in_4_read_reg_420),
    .din5(ap_reg_pp0_iter5_regs_in_4_read_reg_420),
    .din6(ap_reg_pp0_iter5_regs_in_4_read_reg_420),
    .din7(ap_reg_pp0_iter5_regs_in_4_read_reg_420),
    .din8(ap_phi_reg_pp0_iter6_changed_1_5_reg_203),
    .dout(regs_in_load_1_phi_fu_326_p10)
);

normalizer_udiv_6cud #(
    .ID( 1 ),
    .NUM_STAGE( 67 ),
    .din0_WIDTH( 63 ),
    .din1_WIDTH( 48 ),
    .dout_WIDTH( 16 ))
normalizer_udiv_6cud_U2(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_367_p0),
    .din1(grp_fu_367_p1),
    .ce(grp_fu_367_ce),
    .dout(grp_fu_367_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter43 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter44 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter45 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter46 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter47 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter48 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter48 <= ap_enable_reg_pp0_iter47;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter49 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter49 <= ap_enable_reg_pp0_iter48;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter50 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter50 <= ap_enable_reg_pp0_iter49;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter51 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter51 <= ap_enable_reg_pp0_iter50;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter52 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter52 <= ap_enable_reg_pp0_iter51;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter53 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter53 <= ap_enable_reg_pp0_iter52;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter54 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter54 <= ap_enable_reg_pp0_iter53;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter55 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter55 <= ap_enable_reg_pp0_iter54;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter56 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter56 <= ap_enable_reg_pp0_iter55;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter57 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter57 <= ap_enable_reg_pp0_iter56;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter58 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter58 <= ap_enable_reg_pp0_iter57;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter59 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter59 <= ap_enable_reg_pp0_iter58;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter60 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter60 <= ap_enable_reg_pp0_iter59;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter61 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter61 <= ap_enable_reg_pp0_iter60;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter62 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter62 <= ap_enable_reg_pp0_iter61;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter63 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter63 <= ap_enable_reg_pp0_iter62;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter64 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter64 <= ap_enable_reg_pp0_iter63;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter65 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter65 <= ap_enable_reg_pp0_iter64;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter66 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter66 <= ap_enable_reg_pp0_iter65;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter67 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter67 <= ap_enable_reg_pp0_iter66;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter68 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter68 <= ap_enable_reg_pp0_iter67;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter69 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter69 <= ap_enable_reg_pp0_iter68;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter70 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter70 <= ap_enable_reg_pp0_iter69;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter71 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter71 <= ap_enable_reg_pp0_iter70;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter72 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter72 <= ap_enable_reg_pp0_iter71;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter73 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter73 <= ap_enable_reg_pp0_iter72;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter74 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter74 <= ap_enable_reg_pp0_iter73;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter75 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter75 <= ap_enable_reg_pp0_iter74;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter76 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter76 <= ap_enable_reg_pp0_iter75;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter77 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter77 <= ap_enable_reg_pp0_iter76;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter78 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter78 <= ap_enable_reg_pp0_iter77;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter79 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter79 <= ap_enable_reg_pp0_iter78;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter80 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter80 <= ap_enable_reg_pp0_iter79;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_m_V_AWREADY <= 1'b0;
    end else begin
        if (((ap_reg_pp0_iter73_tmp_reg_456 == 1'd1) & (ap_enable_reg_pp0_iter74 == 1'b1))) begin
            if ((1'b0 == ap_block_pp0_stage0_11001)) begin
                ap_reg_ioackin_m_V_AWREADY <= 1'b0;
            end else if (((m_V_AWREADY == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
                ap_reg_ioackin_m_V_AWREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_m_V_WREADY <= 1'b0;
    end else begin
        if (((ap_reg_pp0_iter74_tmp_reg_456 == 1'd1) & (ap_enable_reg_pp0_iter75 == 1'b1))) begin
            if ((1'b0 == ap_block_pp0_stage0_11001)) begin
                ap_reg_ioackin_m_V_WREADY <= 1'b0;
            end else if (((m_V_WREADY == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
                ap_reg_ioackin_m_V_WREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1016)) begin
        if ((tmp_2_1_reg_393 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_changed_1_1_reg_154 <= 1'd0;
        end else if ((tmp_2_1_reg_393 == 1'd0)) begin
            ap_phi_reg_pp0_iter2_changed_1_1_reg_154 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_changed_1_1_reg_154 <= ap_phi_reg_pp0_iter1_changed_1_1_reg_154;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((tmp_2_2_reg_402 == 1'd1)) begin
            ap_phi_reg_pp0_iter3_changed_1_2_reg_167 <= changed_1_1_cast_fu_248_p1;
        end else if ((tmp_2_2_reg_402 == 1'd0)) begin
            ap_phi_reg_pp0_iter3_changed_1_2_reg_167 <= 2'd2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_changed_1_2_reg_167 <= ap_phi_reg_pp0_iter2_changed_1_2_reg_167;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((tmp_2_3_reg_416 == 1'd1)) begin
            ap_phi_reg_pp0_iter4_changed_1_3_reg_179 <= ap_phi_reg_pp0_iter3_changed_1_2_reg_167;
        end else if ((tmp_2_3_reg_416 == 1'd0)) begin
            ap_phi_reg_pp0_iter4_changed_1_3_reg_179 <= 2'd3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_changed_1_3_reg_179 <= ap_phi_reg_pp0_iter3_changed_1_3_reg_179;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((tmp_2_4_reg_428 == 1'd1)) begin
            ap_phi_reg_pp0_iter5_changed_1_4_reg_191 <= changed_1_3_cast_fu_284_p1;
        end else if ((tmp_2_4_reg_428 == 1'd0)) begin
            ap_phi_reg_pp0_iter5_changed_1_4_reg_191 <= 3'd4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_changed_1_4_reg_191 <= ap_phi_reg_pp0_iter4_changed_1_4_reg_191;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((tmp_2_5_reg_437 == 1'd1)) begin
            ap_phi_reg_pp0_iter6_changed_1_5_reg_203 <= ap_phi_reg_pp0_iter5_changed_1_4_reg_191;
        end else if ((tmp_2_5_reg_437 == 1'd0)) begin
            ap_phi_reg_pp0_iter6_changed_1_5_reg_203 <= 3'd5;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter6_changed_1_5_reg_203 <= ap_phi_reg_pp0_iter5_changed_1_5_reg_203;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_changed_1_1_reg_154 <= ap_phi_reg_pp0_iter0_changed_1_1_reg_154;
        ap_phi_reg_pp0_iter1_changed_1_2_reg_167 <= ap_phi_reg_pp0_iter0_changed_1_2_reg_167;
        ap_phi_reg_pp0_iter1_changed_1_3_reg_179 <= ap_phi_reg_pp0_iter0_changed_1_3_reg_179;
        ap_phi_reg_pp0_iter1_changed_1_4_reg_191 <= ap_phi_reg_pp0_iter0_changed_1_4_reg_191;
        ap_phi_reg_pp0_iter1_changed_1_5_reg_203 <= ap_phi_reg_pp0_iter0_changed_1_5_reg_203;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_changed_1_2_reg_167 <= ap_phi_reg_pp0_iter1_changed_1_2_reg_167;
        ap_phi_reg_pp0_iter2_changed_1_3_reg_179 <= ap_phi_reg_pp0_iter1_changed_1_3_reg_179;
        ap_phi_reg_pp0_iter2_changed_1_4_reg_191 <= ap_phi_reg_pp0_iter1_changed_1_4_reg_191;
        ap_phi_reg_pp0_iter2_changed_1_5_reg_203 <= ap_phi_reg_pp0_iter1_changed_1_5_reg_203;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_changed_1_3_reg_179 <= ap_phi_reg_pp0_iter2_changed_1_3_reg_179;
        ap_phi_reg_pp0_iter3_changed_1_4_reg_191 <= ap_phi_reg_pp0_iter2_changed_1_4_reg_191;
        ap_phi_reg_pp0_iter3_changed_1_5_reg_203 <= ap_phi_reg_pp0_iter2_changed_1_5_reg_203;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_changed_1_4_reg_191 <= ap_phi_reg_pp0_iter3_changed_1_4_reg_191;
        ap_phi_reg_pp0_iter4_changed_1_5_reg_203 <= ap_phi_reg_pp0_iter3_changed_1_5_reg_203;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_changed_1_5_reg_203 <= ap_phi_reg_pp0_iter4_changed_1_5_reg_203;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_reg_pp0_iter10_changed_1_5_reg_203 <= ap_reg_pp0_iter9_changed_1_5_reg_203;
        ap_reg_pp0_iter10_tmp_reg_456 <= ap_reg_pp0_iter9_tmp_reg_456;
        ap_reg_pp0_iter11_changed_1_5_reg_203 <= ap_reg_pp0_iter10_changed_1_5_reg_203;
        ap_reg_pp0_iter11_tmp_reg_456 <= ap_reg_pp0_iter10_tmp_reg_456;
        ap_reg_pp0_iter12_changed_1_5_reg_203 <= ap_reg_pp0_iter11_changed_1_5_reg_203;
        ap_reg_pp0_iter12_tmp_reg_456 <= ap_reg_pp0_iter11_tmp_reg_456;
        ap_reg_pp0_iter13_changed_1_5_reg_203 <= ap_reg_pp0_iter12_changed_1_5_reg_203;
        ap_reg_pp0_iter13_tmp_reg_456 <= ap_reg_pp0_iter12_tmp_reg_456;
        ap_reg_pp0_iter14_changed_1_5_reg_203 <= ap_reg_pp0_iter13_changed_1_5_reg_203;
        ap_reg_pp0_iter14_tmp_reg_456 <= ap_reg_pp0_iter13_tmp_reg_456;
        ap_reg_pp0_iter15_changed_1_5_reg_203 <= ap_reg_pp0_iter14_changed_1_5_reg_203;
        ap_reg_pp0_iter15_tmp_reg_456 <= ap_reg_pp0_iter14_tmp_reg_456;
        ap_reg_pp0_iter16_changed_1_5_reg_203 <= ap_reg_pp0_iter15_changed_1_5_reg_203;
        ap_reg_pp0_iter16_tmp_reg_456 <= ap_reg_pp0_iter15_tmp_reg_456;
        ap_reg_pp0_iter17_changed_1_5_reg_203 <= ap_reg_pp0_iter16_changed_1_5_reg_203;
        ap_reg_pp0_iter17_tmp_reg_456 <= ap_reg_pp0_iter16_tmp_reg_456;
        ap_reg_pp0_iter18_changed_1_5_reg_203 <= ap_reg_pp0_iter17_changed_1_5_reg_203;
        ap_reg_pp0_iter18_tmp_reg_456 <= ap_reg_pp0_iter17_tmp_reg_456;
        ap_reg_pp0_iter19_changed_1_5_reg_203 <= ap_reg_pp0_iter18_changed_1_5_reg_203;
        ap_reg_pp0_iter19_tmp_reg_456 <= ap_reg_pp0_iter18_tmp_reg_456;
        ap_reg_pp0_iter20_changed_1_5_reg_203 <= ap_reg_pp0_iter19_changed_1_5_reg_203;
        ap_reg_pp0_iter20_tmp_reg_456 <= ap_reg_pp0_iter19_tmp_reg_456;
        ap_reg_pp0_iter21_changed_1_5_reg_203 <= ap_reg_pp0_iter20_changed_1_5_reg_203;
        ap_reg_pp0_iter21_tmp_reg_456 <= ap_reg_pp0_iter20_tmp_reg_456;
        ap_reg_pp0_iter22_changed_1_5_reg_203 <= ap_reg_pp0_iter21_changed_1_5_reg_203;
        ap_reg_pp0_iter22_tmp_reg_456 <= ap_reg_pp0_iter21_tmp_reg_456;
        ap_reg_pp0_iter23_changed_1_5_reg_203 <= ap_reg_pp0_iter22_changed_1_5_reg_203;
        ap_reg_pp0_iter23_tmp_reg_456 <= ap_reg_pp0_iter22_tmp_reg_456;
        ap_reg_pp0_iter24_changed_1_5_reg_203 <= ap_reg_pp0_iter23_changed_1_5_reg_203;
        ap_reg_pp0_iter24_tmp_reg_456 <= ap_reg_pp0_iter23_tmp_reg_456;
        ap_reg_pp0_iter25_changed_1_5_reg_203 <= ap_reg_pp0_iter24_changed_1_5_reg_203;
        ap_reg_pp0_iter25_tmp_reg_456 <= ap_reg_pp0_iter24_tmp_reg_456;
        ap_reg_pp0_iter26_changed_1_5_reg_203 <= ap_reg_pp0_iter25_changed_1_5_reg_203;
        ap_reg_pp0_iter26_tmp_reg_456 <= ap_reg_pp0_iter25_tmp_reg_456;
        ap_reg_pp0_iter27_changed_1_5_reg_203 <= ap_reg_pp0_iter26_changed_1_5_reg_203;
        ap_reg_pp0_iter27_tmp_reg_456 <= ap_reg_pp0_iter26_tmp_reg_456;
        ap_reg_pp0_iter28_changed_1_5_reg_203 <= ap_reg_pp0_iter27_changed_1_5_reg_203;
        ap_reg_pp0_iter28_tmp_reg_456 <= ap_reg_pp0_iter27_tmp_reg_456;
        ap_reg_pp0_iter29_changed_1_5_reg_203 <= ap_reg_pp0_iter28_changed_1_5_reg_203;
        ap_reg_pp0_iter29_tmp_reg_456 <= ap_reg_pp0_iter28_tmp_reg_456;
        ap_reg_pp0_iter2_regs_in_1_read_reg_388 <= ap_reg_pp0_iter1_regs_in_1_read_reg_388;
        ap_reg_pp0_iter2_regs_in_2_read_reg_397 <= regs_in_2_read_reg_397;
        ap_reg_pp0_iter30_changed_1_5_reg_203 <= ap_reg_pp0_iter29_changed_1_5_reg_203;
        ap_reg_pp0_iter30_tmp_reg_456 <= ap_reg_pp0_iter29_tmp_reg_456;
        ap_reg_pp0_iter31_changed_1_5_reg_203 <= ap_reg_pp0_iter30_changed_1_5_reg_203;
        ap_reg_pp0_iter31_tmp_reg_456 <= ap_reg_pp0_iter30_tmp_reg_456;
        ap_reg_pp0_iter32_changed_1_5_reg_203 <= ap_reg_pp0_iter31_changed_1_5_reg_203;
        ap_reg_pp0_iter32_tmp_reg_456 <= ap_reg_pp0_iter31_tmp_reg_456;
        ap_reg_pp0_iter33_changed_1_5_reg_203 <= ap_reg_pp0_iter32_changed_1_5_reg_203;
        ap_reg_pp0_iter33_tmp_reg_456 <= ap_reg_pp0_iter32_tmp_reg_456;
        ap_reg_pp0_iter34_changed_1_5_reg_203 <= ap_reg_pp0_iter33_changed_1_5_reg_203;
        ap_reg_pp0_iter34_tmp_reg_456 <= ap_reg_pp0_iter33_tmp_reg_456;
        ap_reg_pp0_iter35_changed_1_5_reg_203 <= ap_reg_pp0_iter34_changed_1_5_reg_203;
        ap_reg_pp0_iter35_tmp_reg_456 <= ap_reg_pp0_iter34_tmp_reg_456;
        ap_reg_pp0_iter36_changed_1_5_reg_203 <= ap_reg_pp0_iter35_changed_1_5_reg_203;
        ap_reg_pp0_iter36_tmp_reg_456 <= ap_reg_pp0_iter35_tmp_reg_456;
        ap_reg_pp0_iter37_changed_1_5_reg_203 <= ap_reg_pp0_iter36_changed_1_5_reg_203;
        ap_reg_pp0_iter37_tmp_reg_456 <= ap_reg_pp0_iter36_tmp_reg_456;
        ap_reg_pp0_iter38_changed_1_5_reg_203 <= ap_reg_pp0_iter37_changed_1_5_reg_203;
        ap_reg_pp0_iter38_tmp_reg_456 <= ap_reg_pp0_iter37_tmp_reg_456;
        ap_reg_pp0_iter39_changed_1_5_reg_203 <= ap_reg_pp0_iter38_changed_1_5_reg_203;
        ap_reg_pp0_iter39_tmp_reg_456 <= ap_reg_pp0_iter38_tmp_reg_456;
        ap_reg_pp0_iter3_regs_in_1_read_reg_388 <= ap_reg_pp0_iter2_regs_in_1_read_reg_388;
        ap_reg_pp0_iter3_regs_in_2_read_reg_397 <= ap_reg_pp0_iter2_regs_in_2_read_reg_397;
        ap_reg_pp0_iter3_regs_in_3_read_reg_411 <= regs_in_3_read_reg_411;
        ap_reg_pp0_iter40_changed_1_5_reg_203 <= ap_reg_pp0_iter39_changed_1_5_reg_203;
        ap_reg_pp0_iter40_tmp_reg_456 <= ap_reg_pp0_iter39_tmp_reg_456;
        ap_reg_pp0_iter41_changed_1_5_reg_203 <= ap_reg_pp0_iter40_changed_1_5_reg_203;
        ap_reg_pp0_iter41_tmp_reg_456 <= ap_reg_pp0_iter40_tmp_reg_456;
        ap_reg_pp0_iter42_changed_1_5_reg_203 <= ap_reg_pp0_iter41_changed_1_5_reg_203;
        ap_reg_pp0_iter42_tmp_reg_456 <= ap_reg_pp0_iter41_tmp_reg_456;
        ap_reg_pp0_iter43_changed_1_5_reg_203 <= ap_reg_pp0_iter42_changed_1_5_reg_203;
        ap_reg_pp0_iter43_tmp_reg_456 <= ap_reg_pp0_iter42_tmp_reg_456;
        ap_reg_pp0_iter44_changed_1_5_reg_203 <= ap_reg_pp0_iter43_changed_1_5_reg_203;
        ap_reg_pp0_iter44_tmp_reg_456 <= ap_reg_pp0_iter43_tmp_reg_456;
        ap_reg_pp0_iter45_changed_1_5_reg_203 <= ap_reg_pp0_iter44_changed_1_5_reg_203;
        ap_reg_pp0_iter45_tmp_reg_456 <= ap_reg_pp0_iter44_tmp_reg_456;
        ap_reg_pp0_iter46_changed_1_5_reg_203 <= ap_reg_pp0_iter45_changed_1_5_reg_203;
        ap_reg_pp0_iter46_tmp_reg_456 <= ap_reg_pp0_iter45_tmp_reg_456;
        ap_reg_pp0_iter47_changed_1_5_reg_203 <= ap_reg_pp0_iter46_changed_1_5_reg_203;
        ap_reg_pp0_iter47_tmp_reg_456 <= ap_reg_pp0_iter46_tmp_reg_456;
        ap_reg_pp0_iter48_changed_1_5_reg_203 <= ap_reg_pp0_iter47_changed_1_5_reg_203;
        ap_reg_pp0_iter48_tmp_reg_456 <= ap_reg_pp0_iter47_tmp_reg_456;
        ap_reg_pp0_iter49_changed_1_5_reg_203 <= ap_reg_pp0_iter48_changed_1_5_reg_203;
        ap_reg_pp0_iter49_tmp_reg_456 <= ap_reg_pp0_iter48_tmp_reg_456;
        ap_reg_pp0_iter4_regs_in_1_read_reg_388 <= ap_reg_pp0_iter3_regs_in_1_read_reg_388;
        ap_reg_pp0_iter4_regs_in_2_read_reg_397 <= ap_reg_pp0_iter3_regs_in_2_read_reg_397;
        ap_reg_pp0_iter4_regs_in_3_read_reg_411 <= ap_reg_pp0_iter3_regs_in_3_read_reg_411;
        ap_reg_pp0_iter4_regs_in_4_read_reg_420 <= regs_in_4_read_reg_420;
        ap_reg_pp0_iter50_changed_1_5_reg_203 <= ap_reg_pp0_iter49_changed_1_5_reg_203;
        ap_reg_pp0_iter50_tmp_reg_456 <= ap_reg_pp0_iter49_tmp_reg_456;
        ap_reg_pp0_iter51_changed_1_5_reg_203 <= ap_reg_pp0_iter50_changed_1_5_reg_203;
        ap_reg_pp0_iter51_tmp_reg_456 <= ap_reg_pp0_iter50_tmp_reg_456;
        ap_reg_pp0_iter52_changed_1_5_reg_203 <= ap_reg_pp0_iter51_changed_1_5_reg_203;
        ap_reg_pp0_iter52_tmp_reg_456 <= ap_reg_pp0_iter51_tmp_reg_456;
        ap_reg_pp0_iter53_changed_1_5_reg_203 <= ap_reg_pp0_iter52_changed_1_5_reg_203;
        ap_reg_pp0_iter53_tmp_reg_456 <= ap_reg_pp0_iter52_tmp_reg_456;
        ap_reg_pp0_iter54_changed_1_5_reg_203 <= ap_reg_pp0_iter53_changed_1_5_reg_203;
        ap_reg_pp0_iter54_tmp_reg_456 <= ap_reg_pp0_iter53_tmp_reg_456;
        ap_reg_pp0_iter55_changed_1_5_reg_203 <= ap_reg_pp0_iter54_changed_1_5_reg_203;
        ap_reg_pp0_iter55_tmp_reg_456 <= ap_reg_pp0_iter54_tmp_reg_456;
        ap_reg_pp0_iter56_changed_1_5_reg_203 <= ap_reg_pp0_iter55_changed_1_5_reg_203;
        ap_reg_pp0_iter56_tmp_reg_456 <= ap_reg_pp0_iter55_tmp_reg_456;
        ap_reg_pp0_iter57_changed_1_5_reg_203 <= ap_reg_pp0_iter56_changed_1_5_reg_203;
        ap_reg_pp0_iter57_tmp_reg_456 <= ap_reg_pp0_iter56_tmp_reg_456;
        ap_reg_pp0_iter58_changed_1_5_reg_203 <= ap_reg_pp0_iter57_changed_1_5_reg_203;
        ap_reg_pp0_iter58_tmp_reg_456 <= ap_reg_pp0_iter57_tmp_reg_456;
        ap_reg_pp0_iter59_changed_1_5_reg_203 <= ap_reg_pp0_iter58_changed_1_5_reg_203;
        ap_reg_pp0_iter59_tmp_reg_456 <= ap_reg_pp0_iter58_tmp_reg_456;
        ap_reg_pp0_iter5_regs_in_1_read_reg_388 <= ap_reg_pp0_iter4_regs_in_1_read_reg_388;
        ap_reg_pp0_iter5_regs_in_2_read_reg_397 <= ap_reg_pp0_iter4_regs_in_2_read_reg_397;
        ap_reg_pp0_iter5_regs_in_3_read_reg_411 <= ap_reg_pp0_iter4_regs_in_3_read_reg_411;
        ap_reg_pp0_iter5_regs_in_4_read_reg_420 <= ap_reg_pp0_iter4_regs_in_4_read_reg_420;
        ap_reg_pp0_iter60_changed_1_5_reg_203 <= ap_reg_pp0_iter59_changed_1_5_reg_203;
        ap_reg_pp0_iter60_tmp_reg_456 <= ap_reg_pp0_iter59_tmp_reg_456;
        ap_reg_pp0_iter61_changed_1_5_reg_203 <= ap_reg_pp0_iter60_changed_1_5_reg_203;
        ap_reg_pp0_iter61_tmp_reg_456 <= ap_reg_pp0_iter60_tmp_reg_456;
        ap_reg_pp0_iter62_changed_1_5_reg_203 <= ap_reg_pp0_iter61_changed_1_5_reg_203;
        ap_reg_pp0_iter62_tmp_reg_456 <= ap_reg_pp0_iter61_tmp_reg_456;
        ap_reg_pp0_iter63_changed_1_5_reg_203 <= ap_reg_pp0_iter62_changed_1_5_reg_203;
        ap_reg_pp0_iter63_tmp_reg_456 <= ap_reg_pp0_iter62_tmp_reg_456;
        ap_reg_pp0_iter64_changed_1_5_reg_203 <= ap_reg_pp0_iter63_changed_1_5_reg_203;
        ap_reg_pp0_iter64_tmp_reg_456 <= ap_reg_pp0_iter63_tmp_reg_456;
        ap_reg_pp0_iter65_changed_1_5_reg_203 <= ap_reg_pp0_iter64_changed_1_5_reg_203;
        ap_reg_pp0_iter65_tmp_reg_456 <= ap_reg_pp0_iter64_tmp_reg_456;
        ap_reg_pp0_iter66_changed_1_5_reg_203 <= ap_reg_pp0_iter65_changed_1_5_reg_203;
        ap_reg_pp0_iter66_tmp_reg_456 <= ap_reg_pp0_iter65_tmp_reg_456;
        ap_reg_pp0_iter67_changed_1_5_reg_203 <= ap_reg_pp0_iter66_changed_1_5_reg_203;
        ap_reg_pp0_iter67_tmp_reg_456 <= ap_reg_pp0_iter66_tmp_reg_456;
        ap_reg_pp0_iter68_changed_1_5_reg_203 <= ap_reg_pp0_iter67_changed_1_5_reg_203;
        ap_reg_pp0_iter68_tmp_reg_456 <= ap_reg_pp0_iter67_tmp_reg_456;
        ap_reg_pp0_iter69_changed_1_5_reg_203 <= ap_reg_pp0_iter68_changed_1_5_reg_203;
        ap_reg_pp0_iter69_tmp_reg_456 <= ap_reg_pp0_iter68_tmp_reg_456;
        ap_reg_pp0_iter70_changed_1_5_reg_203 <= ap_reg_pp0_iter69_changed_1_5_reg_203;
        ap_reg_pp0_iter70_tmp_reg_456 <= ap_reg_pp0_iter69_tmp_reg_456;
        ap_reg_pp0_iter71_changed_1_5_reg_203 <= ap_reg_pp0_iter70_changed_1_5_reg_203;
        ap_reg_pp0_iter71_tmp_reg_456 <= ap_reg_pp0_iter70_tmp_reg_456;
        ap_reg_pp0_iter72_changed_1_5_reg_203 <= ap_reg_pp0_iter71_changed_1_5_reg_203;
        ap_reg_pp0_iter72_tmp_reg_456 <= ap_reg_pp0_iter71_tmp_reg_456;
        ap_reg_pp0_iter73_changed_1_5_reg_203 <= ap_reg_pp0_iter72_changed_1_5_reg_203;
        ap_reg_pp0_iter73_tmp_reg_456 <= ap_reg_pp0_iter72_tmp_reg_456;
        ap_reg_pp0_iter74_tmp_reg_456 <= ap_reg_pp0_iter73_tmp_reg_456;
        ap_reg_pp0_iter75_tmp_reg_456 <= ap_reg_pp0_iter74_tmp_reg_456;
        ap_reg_pp0_iter76_tmp_reg_456 <= ap_reg_pp0_iter75_tmp_reg_456;
        ap_reg_pp0_iter77_tmp_reg_456 <= ap_reg_pp0_iter76_tmp_reg_456;
        ap_reg_pp0_iter78_tmp_reg_456 <= ap_reg_pp0_iter77_tmp_reg_456;
        ap_reg_pp0_iter79_tmp_reg_456 <= ap_reg_pp0_iter78_tmp_reg_456;
        ap_reg_pp0_iter7_changed_1_5_reg_203 <= changed_1_5_reg_203;
        ap_reg_pp0_iter7_tmp_reg_456 <= tmp_reg_456;
        ap_reg_pp0_iter8_changed_1_5_reg_203 <= ap_reg_pp0_iter7_changed_1_5_reg_203;
        ap_reg_pp0_iter8_tmp_reg_456 <= ap_reg_pp0_iter7_tmp_reg_456;
        ap_reg_pp0_iter9_changed_1_5_reg_203 <= ap_reg_pp0_iter8_changed_1_5_reg_203;
        ap_reg_pp0_iter9_tmp_reg_456 <= ap_reg_pp0_iter8_tmp_reg_456;
        max_high_read_reg_441 <= max_high;
        min_high_read_reg_446 <= min_high;
        regs_in_3_read_reg_411 <= regs_in_3;
        regs_in_4_read_reg_420 <= regs_in_4;
        tmp_2_3_reg_416 <= tmp_2_3_fu_256_p2;
        tmp_2_4_reg_428 <= tmp_2_4_fu_272_p2;
        tmp_2_5_reg_437 <= tmp_2_5_fu_292_p2;
        tmp_reg_456 <= tmp_fu_320_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_reg_pp0_iter1_regs_in_1_read_reg_388 <= regs_in_1_read_reg_388;
        regs_in_1_read_reg_388 <= regs_in_1;
        regs_in_2_read_reg_397 <= regs_in_2;
        tmp_2_1_reg_393 <= tmp_2_1_fu_220_p2;
        tmp_2_2_reg_402 <= tmp_2_2_fu_236_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        changed_1_5_reg_203 <= ap_phi_reg_pp0_iter6_changed_1_5_reg_203;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_fu_308_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        last_0 <= regs_in_0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_1_fu_220_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        last_1 <= regs_in_1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_2_fu_236_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        last_2 <= regs_in_2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_3_fu_256_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        last_3 <= regs_in_3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_4_fu_272_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        last_4 <= regs_in_4;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_5_fu_292_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        last_5 <= regs_in_5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_456 == 1'd1))) begin
        p_Val2_1_reg_470 <= p_Val2_1_fu_345_p2;
        p_Val2_s_reg_465 <= p_Val2_s_fu_341_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_320_p2 == 1'd1))) begin
        regs_in_load_1_phi_reg_460 <= regs_in_load_1_phi_fu_326_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter73_tmp_reg_456 == 1'd1))) begin
        tmp_5_reg_485 <= grp_fu_367_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter80 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter80 == 1'b0) & (ap_enable_reg_pp0_iter79 == 1'b0) & (ap_enable_reg_pp0_iter78 == 1'b0) & (ap_enable_reg_pp0_iter77 == 1'b0) & (ap_enable_reg_pp0_iter76 == 1'b0) & (ap_enable_reg_pp0_iter75 == 1'b0) & (ap_enable_reg_pp0_iter74 == 1'b0) & (ap_enable_reg_pp0_iter73 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter72 == 1'b0) & (ap_enable_reg_pp0_iter71 == 1'b0) & (ap_enable_reg_pp0_iter70 == 1'b0) & (ap_enable_reg_pp0_iter69 == 1'b0) & (ap_enable_reg_pp0_iter68 == 1'b0) & (ap_enable_reg_pp0_iter67 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter66 == 1'b0) & (ap_enable_reg_pp0_iter65 == 1'b0) & (ap_enable_reg_pp0_iter64 == 1'b0) & (ap_enable_reg_pp0_iter63 == 1'b0) & (ap_enable_reg_pp0_iter62 == 1'b0) & (ap_enable_reg_pp0_iter61 == 1'b0) & (ap_enable_reg_pp0_iter60 == 1'b0) & (ap_enable_reg_pp0_iter59 == 1'b0) & (ap_enable_reg_pp0_iter58 == 1'b0) & (ap_enable_reg_pp0_iter57 == 1'b0) & (ap_enable_reg_pp0_iter56 == 1'b0) & (ap_enable_reg_pp0_iter55 == 1'b0) & (ap_enable_reg_pp0_iter54 == 1'b0) & (ap_enable_reg_pp0_iter53 == 1'b0) & (ap_enable_reg_pp0_iter52 == 1'b0) & (ap_enable_reg_pp0_iter51 == 1'b0) & (ap_enable_reg_pp0_iter50 == 1'b0) & (ap_enable_reg_pp0_iter49 == 1'b0) & (ap_enable_reg_pp0_iter48 == 1'b0) & (ap_enable_reg_pp0_iter47 == 1'b0) & (ap_enable_reg_pp0_iter46 == 1'b0) & (ap_enable_reg_pp0_iter45 == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter79 == 1'b0) & (ap_enable_reg_pp0_iter78 == 1'b0) & (ap_enable_reg_pp0_iter77 == 1'b0) & (ap_enable_reg_pp0_iter76 == 1'b0) & (ap_enable_reg_pp0_iter75 == 1'b0) & (ap_enable_reg_pp0_iter74 == 1'b0) & (ap_enable_reg_pp0_iter73 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter72 == 1'b0) & (ap_enable_reg_pp0_iter71 == 1'b0) & (ap_enable_reg_pp0_iter70 == 1'b0) & (ap_enable_reg_pp0_iter69 == 1'b0) & (ap_enable_reg_pp0_iter68 == 1'b0) & (ap_enable_reg_pp0_iter67 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter66 == 1'b0) & (ap_enable_reg_pp0_iter65 == 1'b0) & (ap_enable_reg_pp0_iter64 == 1'b0) & (ap_enable_reg_pp0_iter63 == 1'b0) & (ap_enable_reg_pp0_iter62 == 1'b0) & (ap_enable_reg_pp0_iter61 == 1'b0) & (ap_enable_reg_pp0_iter60 == 1'b0) & (ap_enable_reg_pp0_iter59 == 1'b0) & (ap_enable_reg_pp0_iter58 == 1'b0) & (ap_enable_reg_pp0_iter57 == 1'b0) & (ap_enable_reg_pp0_iter56 == 1'b0) & (ap_enable_reg_pp0_iter55 == 1'b0) & (ap_enable_reg_pp0_iter54 == 1'b0) & (ap_enable_reg_pp0_iter53 == 1'b0) & (ap_enable_reg_pp0_iter52 == 1'b0) & (ap_enable_reg_pp0_iter51 == 1'b0) & (ap_enable_reg_pp0_iter50 == 1'b0) & (ap_enable_reg_pp0_iter49 == 1'b0) & (ap_enable_reg_pp0_iter48 == 1'b0) & (ap_enable_reg_pp0_iter47 == 1'b0) & (ap_enable_reg_pp0_iter46 == 1'b0) & (ap_enable_reg_pp0_iter45 == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0_0to79 = 1'b1;
    end else begin
        ap_idle_pp0_0to79 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to79 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_m_V_AWREADY == 1'b0)) begin
        ap_sig_ioackin_m_V_AWREADY = m_V_AWREADY;
    end else begin
        ap_sig_ioackin_m_V_AWREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_m_V_WREADY == 1'b0)) begin
        ap_sig_ioackin_m_V_WREADY = m_V_WREADY;
    end else begin
        ap_sig_ioackin_m_V_WREADY = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_367_ce = 1'b1;
    end else begin
        grp_fu_367_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter73_tmp_reg_456 == 1'd1) & (ap_reg_ioackin_m_V_AWREADY == 1'b0) & (ap_enable_reg_pp0_iter74 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        m_V_AWVALID = 1'b1;
    end else begin
        m_V_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter79_tmp_reg_456 == 1'd1) & (ap_enable_reg_pp0_iter80 == 1'b1))) begin
        m_V_BREADY = 1'b1;
    end else begin
        m_V_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter74_tmp_reg_456 == 1'd1) & (ap_reg_ioackin_m_V_WREADY == 1'b0) & (ap_enable_reg_pp0_iter75 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        m_V_WVALID = 1'b1;
    end else begin
        m_V_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_reg_pp0_iter73_tmp_reg_456 == 1'd1) & (ap_enable_reg_pp0_iter74 == 1'b1))) begin
        m_V_blk_n_AW = m_axi_m_V_AWREADY;
    end else begin
        m_V_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_reg_pp0_iter79_tmp_reg_456 == 1'd1) & (ap_enable_reg_pp0_iter80 == 1'b1))) begin
        m_V_blk_n_B = m_axi_m_V_BVALID;
    end else begin
        m_V_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_reg_pp0_iter74_tmp_reg_456 == 1'd1) & (ap_enable_reg_pp0_iter75 == 1'b1))) begin
        m_V_blk_n_W = m_axi_m_V_WREADY;
    end else begin
        m_V_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_reg_pp0_iter79_tmp_reg_456 == 1'd1) & (m_V_BVALID == 1'b0) & (ap_enable_reg_pp0_iter80 == 1'b1)) | ((ap_start == 1'b0) & (ap_start == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_reg_pp0_iter79_tmp_reg_456 == 1'd1) & (m_V_BVALID == 1'b0) & (ap_enable_reg_pp0_iter80 == 1'b1)) | ((ap_enable_reg_pp0_iter75 == 1'b1) & (1'b1 == ap_block_state76_io)) | ((ap_enable_reg_pp0_iter74 == 1'b1) & (1'b1 == ap_block_state75_io)) | ((ap_start == 1'b0) & (ap_start == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_reg_pp0_iter79_tmp_reg_456 == 1'd1) & (m_V_BVALID == 1'b0) & (ap_enable_reg_pp0_iter80 == 1'b1)) | ((ap_enable_reg_pp0_iter75 == 1'b1) & (1'b1 == ap_block_state76_io)) | ((ap_enable_reg_pp0_iter74 == 1'b1) & (1'b1 == ap_block_state75_io)) | ((ap_start == 1'b0) & (ap_start == 1'b1)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter38 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter40 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter41 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter42 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage0_iter43 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter44 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage0_iter45 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter46 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage0_iter47 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter48 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage0_iter49 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter50 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage0_iter51 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage0_iter52 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage0_iter53 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage0_iter54 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage0_iter55 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter56 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage0_iter57 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage0_iter58 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage0_iter59 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage0_iter60 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage0_iter61 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage0_iter62 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage0_iter63 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage0_iter64 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage0_iter65 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage0_iter66 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage0_iter67 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage0_iter68 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage0_iter69 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage0_iter70 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage0_iter71 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage0_iter72 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage0_iter73 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state75_io = ((ap_reg_pp0_iter73_tmp_reg_456 == 1'd1) & (ap_sig_ioackin_m_V_AWREADY == 1'b0));
end

assign ap_block_state75_pp0_stage0_iter74 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state76_io = ((ap_reg_pp0_iter74_tmp_reg_456 == 1'd1) & (ap_sig_ioackin_m_V_WREADY == 1'b0));
end

assign ap_block_state76_pp0_stage0_iter75 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage0_iter76 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage0_iter77 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage0_iter78 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage0_iter79 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state81_pp0_stage0_iter80 = ((ap_reg_pp0_iter79_tmp_reg_456 == 1'd1) & (m_V_BVALID == 1'b0));
end

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1016 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_changed_1_1_reg_154 = 'bx;

assign ap_phi_reg_pp0_iter0_changed_1_2_reg_167 = 'bx;

assign ap_phi_reg_pp0_iter0_changed_1_3_reg_179 = 'bx;

assign ap_phi_reg_pp0_iter0_changed_1_4_reg_191 = 'bx;

assign ap_phi_reg_pp0_iter0_changed_1_5_reg_203 = 'bx;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign changed_1_1_cast_fu_248_p1 = ap_phi_reg_pp0_iter2_changed_1_1_reg_154;

assign changed_1_3_cast_fu_284_p1 = ap_phi_reg_pp0_iter4_changed_1_3_reg_179;

assign grp_fu_367_p0 = {{p_Val2_s_reg_465}, {31'd0}};

assign grp_fu_367_p1 = grp_fu_367_p10;

assign grp_fu_367_p10 = tmp_7_fu_349_p3;

assign m_V_AWADDR = tmp_3_fu_373_p1;

assign m_V_WDATA = tmp_5_reg_485[15:0];

assign p_Val2_1_fu_345_p2 = (max_high_read_reg_441 - min_high_read_reg_446);

assign p_Val2_s_fu_341_p2 = (regs_in_load_1_phi_reg_460 - min_high_read_reg_446);

assign tmp_2_1_fu_220_p2 = ((regs_in_1 == last_1) ? 1'b1 : 1'b0);

assign tmp_2_2_fu_236_p2 = ((regs_in_2 == last_2) ? 1'b1 : 1'b0);

assign tmp_2_3_fu_256_p2 = ((regs_in_3 == last_3) ? 1'b1 : 1'b0);

assign tmp_2_4_fu_272_p2 = ((regs_in_4 == last_4) ? 1'b1 : 1'b0);

assign tmp_2_5_fu_292_p2 = ((regs_in_5 == last_5) ? 1'b1 : 1'b0);

assign tmp_2_fu_308_p2 = ((regs_in_0 == last_0) ? 1'b1 : 1'b0);

assign tmp_3_fu_373_p1 = ap_reg_pp0_iter73_changed_1_5_reg_203;

assign tmp_7_fu_349_p3 = {{p_Val2_1_reg_470}, {16'd0}};

assign tmp_fu_320_p2 = ((ap_phi_reg_pp0_iter6_changed_1_5_reg_203 < 3'd5) ? 1'b1 : 1'b0);

endmodule //normalizer
