Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Jun 21 17:41:03 2024
| Host         : fasic-beast2.fnal.gov running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command      : report_control_sets -verbose -file clock_wizard_wrapper_control_sets_placed.rpt
| Design       : clock_wizard_wrapper
| Device       : xczu9eg
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   597 |
|    Minimum number of control sets                        |   597 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   104 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   597 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     8 |
| >= 8 to < 10       |    11 |
| >= 10 to < 12      |    12 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     1 |
| >= 16              |   549 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             114 |           46 |
| No           | No                    | Yes                    |              42 |           14 |
| No           | Yes                   | No                     |              87 |           44 |
| Yes          | No                    | No                     |            2017 |          408 |
| Yes          | No                    | Yes                    |            8300 |         1439 |
| Yes          | Yes                   | No                     |             640 |          199 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                  |                                                                                                                                        Enable Signal                                                                                                                                        |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              2 |         1.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              2 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                             | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                   |                3 |              4 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                             | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                |                3 |              4 |         1.33 |
|  clock_wizard_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                             | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/clk_counter_ff[0]                                                                                                                                   |                2 |              5 |         2.50 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                             | clock_wizard_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |         5.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |         5.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                1 |              6 |         6.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                             | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                4 |              6 |         1.50 |
|  clock_wizard_i/clk_wiz_0/inst/clk_out1        | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/p_0_in_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |              6 |         1.20 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                             | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              6 |         3.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | clock_wizard_i/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | clock_wizard_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                2 |              6 |         3.00 |
|  clock_wizard_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                             | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/data0                                                                                                                                               |                5 |              7 |         1.40 |
|  clock_wizard_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                             | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/FSM_sequential_sm_test1[2]_i_1_n_0                                                                                                                                          |                2 |              7 |         3.50 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                2 |              8 |         4.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/E[3]                                                                                                                                                            | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |              8 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/E[0]                                                                                                                                                            | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |              8 |         1.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/E[1]                                                                                                                                                            | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |              8 |         1.14 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                3 |              8 |         2.67 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                2 |              8 |         4.00 |
|  clock_wizard_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |              9 |         1.50 |
|  clock_wizard_i/clk_wiz_0/inst/clk_out1        | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_test1_o_scanchain_reg_load_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_arready0                                                                                                                                                    | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |              9 |         3.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_awready0                                                                                                                                                    | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |              9 |         2.25 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  clock_wizard_i/clk_wiz_0/inst/clk_out1        | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_test1_o_scanchain_reg_shift_reg_0[0]                                                                                                                                                              | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_test1_o_scanchain_reg_load_reg_rep__5_0[0]                                                                                                    |                3 |             10 |         3.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |         5.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                1 |             10 |        10.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             10 |         3.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | clock_wizard_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                3 |             11 |         3.67 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             11 |         1.83 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             11 |         2.75 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             11 |         2.20 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             11 |         2.20 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                             | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             12 |         4.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                             | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                5 |             12 |         2.40 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                             | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             12 |         4.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | clock_wizard_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                7 |             13 |         1.86 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | clock_wizard_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                6 |             15 |         2.50 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_41[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_8[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_72[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_73[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_69[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_77[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_18[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_78[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_62[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_79[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_8[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               14 |             16 |         1.14 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_66[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_81[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_82[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_80[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_84[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_87[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |             16 |         2.67 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_71[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               14 |             16 |         1.14 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_7[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_91[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |             16 |         8.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_68[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_64[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_49[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_63[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_61[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |             16 |         2.67 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_60[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_6[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_59[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_58[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_57[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |             16 |         4.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_56[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_54[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_53[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_46[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_63[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_62[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_60[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_6[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_42[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |             16 |         2.67 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_59[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |             16 |         3.20 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_56[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_55[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_50[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               13 |             16 |         1.23 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_54[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_53[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_5[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               13 |             16 |         1.23 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_47[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_49[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_48[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_85[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |             16 |         4.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_44[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_40[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             16 |         2.29 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_35[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_4[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_38[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_37[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               13 |             16 |         1.23 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_36[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |             16 |         2.67 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_34[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_0[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_95[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               13 |             16 |         1.23 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_93[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             16 |         2.29 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_92[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_76[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_48[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             16 |         2.29 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_9[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             16 |         2.29 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_65[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__4_3[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__4_7[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__4_8[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_0[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |             16 |         2.67 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__4_23[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |             16 |         2.67 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_1[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             16 |         2.29 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_10[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_62[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |             16 |        16.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__4_5[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_68[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_7[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_73[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_12[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             16 |         2.29 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_13[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_11[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             16 |         2.29 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_15[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_16[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__4_4[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             16 |         2.29 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__4_31[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__4_27[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__4_28[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__4_24[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__4_22[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__4_21[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__4_16[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__4_20[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__4_2[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__4_19[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__4_18[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__4_14[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |             16 |        16.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_24[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_75[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_40[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_35[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_5[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_67[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             16 |         2.29 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_47[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               14 |             16 |         1.14 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_46[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_45[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               13 |             16 |         1.23 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_75[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_57[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               13 |             16 |         1.23 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_72[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             16 |         2.29 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_7[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               13 |             16 |         1.23 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_69[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_44[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_41[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_42[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_39[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_50[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_38[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_21[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               14 |             16 |         1.14 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_34[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_28[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_31[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_30[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_3[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_29[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |             16 |        16.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_25[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |             16 |         3.20 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_27[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_26[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_23[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_2[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_19[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_17[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_93[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |             16 |         8.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_85[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_87[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               13 |             16 |         1.23 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_88[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_71[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_89[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |             16 |         5.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_9[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |             16 |         3.20 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_91[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             16 |         2.29 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_92[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |             16 |         5.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_84[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_94[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_95[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             16 |         2.29 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_86[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_43[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               13 |             16 |         1.23 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_94[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_24[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_89[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |             16 |         3.20 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_25[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_83[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_82[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               13 |             16 |         1.23 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_81[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_80[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             16 |         2.29 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_79[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_78[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |             16 |         4.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_77[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_75[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |             16 |         2.67 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_57[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_70[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |             16 |         4.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_66[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_64[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_63[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_60[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_42[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_92[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |             16 |        16.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0[0]                                                                                          | clock_wizard_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                3 |             16 |         5.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | clock_wizard_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                7 |             16 |         2.29 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | clock_wizard_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                4 |             16 |         4.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | clock_wizard_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                6 |             16 |         2.67 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_81[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |             16 |         2.67 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_80[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             16 |         2.29 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_83[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_84[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_82[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_86[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_87[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               14 |             16 |         1.14 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_74[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_9[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_90[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             16 |         2.29 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_59[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_7[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_93[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |             16 |        16.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_86[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_6[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_8[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |             16 |         2.67 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_51[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_39[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_85[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |             16 |         2.67 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_83[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_16[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_91[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_5[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_42[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_35[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_34[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_87[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_17[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_16[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_86[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_12[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_11[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_1[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_0[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_93[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             16 |         2.29 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_94[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_90[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_92[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_91[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |             16 |        16.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_9[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_89[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_71[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_19[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_84[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_8[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_83[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_82[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_81[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_80[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               14 |             16 |         1.14 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_76[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             16 |         2.29 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_77[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |             16 |         3.20 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_74[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_73[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_70[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_65[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_68[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_88[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |             16 |         2.67 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_64[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_37[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_58[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_56[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_55[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             16 |         2.29 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_51[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_52[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_5[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_50[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_47[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_48[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_46[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_45[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             16 |         2.29 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_28[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_44[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_43[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_40[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_61[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_39[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_38[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_36[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               13 |             16 |         1.23 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_32[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |             16 |         2.67 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_34[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_31[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_13[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_29[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_26[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_20[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_24[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_23[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |             16 |         5.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_21[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_18[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_2[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |             16 |         2.67 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_68[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_57[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_59[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |             16 |         4.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_61[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_45[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_62[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |             16 |         4.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_63[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_65[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               13 |             16 |         1.23 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_64[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_54[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_70[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_69[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_71[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_72[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_73[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_75[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |             16 |         2.67 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_6[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_76[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_56[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |             16 |         5.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_53[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_52[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_5[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_51[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_50[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_49[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             16 |         2.29 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_30[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_94[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_45[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_70[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_2[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_4[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               13 |             16 |         1.23 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_39[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_19[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_88[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |             16 |         3.20 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_49[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               15 |             16 |         1.07 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_20[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               13 |             16 |         1.23 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_14[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_74[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_43[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__4_26[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             16 |         2.29 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_16[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_19[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__4_6[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_22[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_52[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_0[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             16 |         2.29 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_37[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |             16 |         2.67 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_28[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_60[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_25[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               13 |             16 |         1.23 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_4[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_15[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_27[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_26[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |             16 |         5.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_21[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               13 |             16 |         1.23 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_48[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_78[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_7[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_13[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             16 |         2.29 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_30[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_3[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             16 |         2.29 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_31[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_67[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_24[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_79[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             16 |         2.29 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_77[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_2[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             16 |         2.29 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_3[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_30[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_33[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_1[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_10[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_14[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_15[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_18[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_27[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |             16 |         8.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_22[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_23[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_21[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |             16 |         4.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_25[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               13 |             16 |         1.23 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_26[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |             16 |         3.20 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_28[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_13[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               13 |             16 |         1.23 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_29[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |             16 |         8.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_33[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               13 |             16 |         1.23 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_30[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_14[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_3[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_27[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             16 |         2.29 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_26[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_23[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_25[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |             16 |        16.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_24[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_22[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_19[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_20[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               13 |             16 |         1.23 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_2[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_17[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_16[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |             16 |         2.67 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_19[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_31[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_3[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_30[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_27[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_58[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_29[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |             16 |         2.67 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_28[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_26[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_11[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_24[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_23[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_22[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_2[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_21[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_18[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_20[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_17[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_16[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             16 |         2.29 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_14[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |             16 |         8.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_13[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |             16 |         3.20 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_12[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_10[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_1[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_0[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_7[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               14 |             16 |         1.14 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_9[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_5[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_30[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_4[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_31[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_3[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             16 |         2.29 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_17[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               14 |             16 |         1.14 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_12[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_7[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__4_1[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__4_0[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_9[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_8[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_6[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_29[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |             16 |        16.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__4_11[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_22[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_14[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_85[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |             16 |        16.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_66[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               13 |             16 |         1.23 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_29[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |             16 |         2.67 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_47[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_46[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_44[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_4[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__4_12[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_28[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_25[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_22[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |             16 |         2.67 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_2[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_19[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_16[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_17[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |             16 |         2.67 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_13[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               13 |             16 |         1.23 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_12[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_88[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |             16 |         5.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_11[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_10[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |             16 |         3.20 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_14[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |             16 |         4.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_1[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             16 |         2.29 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_26[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_24[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_21[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_90[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_18[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               13 |             16 |         1.23 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_15[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_11[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_12[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_27[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |             16 |         5.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_13[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_11[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               13 |             16 |         1.23 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_0[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_10[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               16 |             16 |         1.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_1[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |             16 |         3.20 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_18[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__4_9[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_51[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |             16 |         2.67 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_10[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_28[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               13 |             16 |         1.23 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_29[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_3[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_31[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_32[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_17[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_33[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_36[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_35[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_38[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_40[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               13 |             16 |         1.23 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_41[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_4[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |             16 |         2.67 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_43[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_55[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |             16 |         2.67 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_76[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |             16 |         2.67 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_74[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_10[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__4_30[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               13 |             16 |         1.23 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_55[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               13 |             16 |         1.23 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__4_29[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |             16 |         3.20 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_95[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_79[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               13 |             16 |         1.23 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_65[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               14 |             16 |         1.14 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_90[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_15[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__4_13[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_21[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_53[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_41[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_14[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_11[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_66[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               14 |             16 |         1.14 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_95[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_12[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__4_10[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_20[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__1_27[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |             16 |         2.67 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_18[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_31[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               13 |             16 |         1.23 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_9[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_1[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_15[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_8[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               13 |             16 |         1.23 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_15[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_23[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |             16 |         5.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__4_15[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_32[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_25[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_33[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               13 |             16 |         1.23 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_36[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_54[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_37[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_23[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_4[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_20[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               13 |             16 |         1.23 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_8[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             16 |         2.29 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_72[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_69[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__4_17[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_67[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__3_58[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_89[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_67[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_52[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_61[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__4_78[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_32[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_5[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               14 |             16 |         1.14 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__2_6[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__2_22[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[21]_rep__5_6[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_20[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__3_0[0]                                                                                                                                                                        | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[20]_rep__4_25[0]                                                                                                                                                                       | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  clock_wizard_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                             | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/op_code_w_reset                                                                                                                                     |               12 |             19 |         1.58 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             23 |         4.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             23 |         3.29 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             23 |         3.83 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             23 |         3.83 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             23 |         3.83 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             24 |         2.40 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[27]_6[0]                                                                                                                                                                               | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             24 |         2.18 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/E[0]                                                                                                                                                                                                    | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             24 |         2.18 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                         |                6 |             28 |         4.67 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                         |                3 |             28 |         9.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                         |                6 |             29 |         4.83 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                         |                3 |             29 |         9.67 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                             | clock_wizard_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |               16 |             30 |         1.88 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               24 |             32 |         1.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               21 |             32 |         1.52 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                  | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               20 |             32 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_4[0]                                                                                                                  | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               27 |             32 |         1.19 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_mem_rdStrobe                                                                                                                                                | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               20 |             32 |         1.60 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                         |                3 |             34 |        11.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                         |                3 |             34 |        11.33 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                         |               18 |             46 |         2.56 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                         |               20 |             46 |         2.30 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | clock_wizard_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |               23 |             68 |         2.96 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | clock_wizard_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |               20 |             68 |         3.40 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               40 |            106 |         2.65 |
|  clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk0 | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/E[2]                                                                                                                                                            | clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               37 |            133 |         3.59 |
|  clock_wizard_i/clk_wiz_0/inst/clk_out1        | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |              190 |            767 |         4.04 |
|  clock_wizard_i/clk_wiz_0/inst/clk_out1        | clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/test1_enable_reg_rep__4[0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |              112 |            768 |         6.86 |
+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


