# Verilog_Processor_Project
Old school project that consisted of creating a single cycle, multi cycle, and pipelined processor in Verilog.
