#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Dec  6 08:46:39 2023
# Process ID: 27240
# Current directory: C:/Users/76925/Desktop/computer_architecture/exp5/Exp5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20432 C:\Users\76925\Desktop\computer_architecture\exp5\Exp5\Exp5.xpr
# Log file: C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/vivado.log
# Journal file: C:/Users/76925/Desktop/computer_architecture/exp5/Exp5\vivado.jou
# Running On: LAPTOP-0QV7VRLL, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 16, Host memory: 16541 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/Exp5.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 1491.926 ; gain = 351.418
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'core_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/Exp5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/Exp5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/Exp5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj core_sim_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/Exp5.gen/sources_1/ip/divider/divider_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-311] analyzing module bip_sdivider_synth
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_10
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_12
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_14
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_16
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_18
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_2
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_20
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_22
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_24
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_26
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_28
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_30
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_32
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_34
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_36
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_38
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_4
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_40
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_42
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_44
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_46
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_48
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_51
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_53
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_55
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_57
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_59
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_6
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_61
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_63
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_8
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v__parameterized0
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_102
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_107
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_112
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_117
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_122
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_127
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_132
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_137
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_142
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_147
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_152
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_157
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_162
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_167
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_172
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_177
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_182
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_187
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_192
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_197
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_202
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_207
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_212
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_217
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_222
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_72
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_77
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_82
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_87
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_92
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_97
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6__parameterized1
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_101
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_106
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_111
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_116
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_121
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_126
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_131
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_136
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_141
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_146
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_151
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_156
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_161
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_166
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_171
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_176
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_181
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_186
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_191
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_196
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_201
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_206
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_211
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_216
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_221
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_71
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_76
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_81
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_86
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_91
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_96
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv__parameterized0
INFO: [VRFC 10-311] analyzing module divider_c_twos_comp_viv
INFO: [VRFC 10-311] analyzing module divider_c_twos_comp_viv__parameterized0
INFO: [VRFC 10-311] analyzing module divider_c_twos_comp_viv__parameterized1
INFO: [VRFC 10-311] analyzing module divider_c_twos_comp_viv__parameterized1_1
INFO: [VRFC 10-311] analyzing module divider_cmp2s_v
INFO: [VRFC 10-311] analyzing module divider_cmp2s_v__parameterized0
INFO: [VRFC 10-311] analyzing module divider_cmp2s_v__parameterized1
INFO: [VRFC 10-311] analyzing module divider_cmp2s_v__parameterized1_0
INFO: [VRFC 10-311] analyzing module divider_div_gen_synth
INFO: [VRFC 10-311] analyzing module divider_div_gen_v5_1_19
INFO: [VRFC 10-311] analyzing module divider_div_gen_v5_1_19_viv
INFO: [VRFC 10-311] analyzing module divider_dividervdc_v
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized1
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized101
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized103
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized105
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized107
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized109
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized11
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized111
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized113
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized115
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized117
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized119
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized121
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized123
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized125
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized127
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized129
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized13
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized132
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized134
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized15
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized17
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized19
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized21
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized23
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized25
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized27
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized29
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized3
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized31
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized33
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized35
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized37
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized39
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized3_66
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized41
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized43
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized45
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized47
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized49
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized51
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized53
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized55
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized57
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized59
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_11
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_13
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_15
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_17
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_19
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_21
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_23
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_25
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_27
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_29
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_3
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_31
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_33
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_35
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_37
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_39
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_41
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_43
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_45
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_47
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_49
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_5
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_52
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_54
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_56
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_58
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_60
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_62
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_64
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_65
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_7
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_9
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized61
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized63
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized65
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized67
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized69
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized71
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized73
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized75
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized77
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized79
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_100
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_103
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_105
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_108
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_110
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_113
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_115
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_118
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_120
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_123
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_125
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_128
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_130
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_133
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_135
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_138
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_140
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_143
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_145
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_148
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_150
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_153
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_155
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_158
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_160
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_163
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_165
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_168
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_170
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_173
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_175
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_178
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_180
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_183
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_185
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_188
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_190
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_193
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_195
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_198
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_200
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_203
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_205
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_208
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_210
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_213
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_215
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_218
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_220
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_223
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_225
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_50
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_67
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_68
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_69
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_70
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_73
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_75
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_78
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_80
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_83
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_85
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_88
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_90
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_93
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_95
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_98
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized81
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized83
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized85
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized87
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized89
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized91
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized93
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized95
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized97
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized99
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_104
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_109
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_114
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_119
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_124
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_129
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_134
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_139
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_144
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_149
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_154
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_159
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_164
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_169
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_174
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_179
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_184
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_189
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_194
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_199
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_204
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_209
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_214
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_219
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_224
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_74
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_79
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_84
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_89
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_94
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_99
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/Exp5.gen/sources_1/ip/multiplier/multiplier_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-311] analyzing module multiplier_luts
INFO: [VRFC 10-311] analyzing module multiplier_mult_gen_v12_0_18
INFO: [VRFC 10-311] analyzing module multiplier_mult_gen_v12_0_18_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/code/core/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/code/core/FU_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/code/core/FU_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/code/core/FU_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU_jump
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/code/core/FU_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/code/core/FU_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/code/core/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/code/common/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/code/common/MUX8T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX8T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/code/core/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/code/common/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/code/core/REG_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/code/core/ROM_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/code/core/RV32core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/code/core/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/code/common/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/code/common/cmp_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmp_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/code/auxillary/debug_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/code/sim/core_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sim
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1549.965 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '14' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/Exp5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_clk
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.MUX2T1_32
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.REG_ID
Compiling module xil_defaultlib.CtrlUnit
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.FU_ALU
Compiling module xil_defaultlib.RAM_B
Compiling module xil_defaultlib.FU_mem
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.FU_mul
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.FU_div
Compiling module xil_defaultlib.cmp_32
Compiling module xil_defaultlib.FU_jump
Compiling module xil_defaultlib.MUX8T1_32
Compiling module xil_defaultlib.RV32core
Compiling module xil_defaultlib.core_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot core_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1554.758 ; gain = 4.793
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/Exp5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "core_sim_behav -key {Behavioral:sim_1:Functional:core_sim} -tclbatch {core_sim.tcl} -view {C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/code/sim/core_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/code/sim/core_sim_behav.wcfg
source core_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'core_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:38 . Memory (MB): peak = 1594.035 ; gain = 44.070
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'core_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/Exp5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/Exp5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/Exp5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj core_sim_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/Exp5.gen/sources_1/ip/divider/divider_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-311] analyzing module bip_sdivider_synth
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_10
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_12
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_14
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_16
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_18
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_2
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_20
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_22
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_24
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_26
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_28
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_30
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_32
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_34
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_36
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_38
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_4
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_40
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_42
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_44
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_46
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_48
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_51
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_53
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_55
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_57
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_59
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_6
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_61
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_63
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v_8
INFO: [VRFC 10-311] analyzing module divider_addsubreg_v__parameterized0
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_102
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_107
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_112
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_117
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_122
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_127
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_132
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_137
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_142
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_147
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_152
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_157
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_162
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_167
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_172
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_177
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_182
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_187
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_192
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_197
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_202
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_207
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_212
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_217
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_222
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_72
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_77
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_82
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_87
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_92
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6_97
INFO: [VRFC 10-311] analyzing module divider_c_addsub_lut6__parameterized1
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_101
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_106
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_111
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_116
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_121
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_126
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_131
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_136
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_141
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_146
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_151
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_156
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_161
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_166
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_171
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_176
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_181
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_186
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_191
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_196
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_201
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_206
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_211
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_216
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_221
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_71
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_76
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_81
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_86
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_91
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv_96
INFO: [VRFC 10-311] analyzing module divider_c_addsub_viv__parameterized0
INFO: [VRFC 10-311] analyzing module divider_c_twos_comp_viv
INFO: [VRFC 10-311] analyzing module divider_c_twos_comp_viv__parameterized0
INFO: [VRFC 10-311] analyzing module divider_c_twos_comp_viv__parameterized1
INFO: [VRFC 10-311] analyzing module divider_c_twos_comp_viv__parameterized1_1
INFO: [VRFC 10-311] analyzing module divider_cmp2s_v
INFO: [VRFC 10-311] analyzing module divider_cmp2s_v__parameterized0
INFO: [VRFC 10-311] analyzing module divider_cmp2s_v__parameterized1
INFO: [VRFC 10-311] analyzing module divider_cmp2s_v__parameterized1_0
INFO: [VRFC 10-311] analyzing module divider_div_gen_synth
INFO: [VRFC 10-311] analyzing module divider_div_gen_v5_1_19
INFO: [VRFC 10-311] analyzing module divider_div_gen_v5_1_19_viv
INFO: [VRFC 10-311] analyzing module divider_dividervdc_v
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized1
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized101
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized103
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized105
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized107
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized109
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized11
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized111
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized113
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized115
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized117
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized119
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized121
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized123
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized125
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized127
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized129
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized13
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized132
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized134
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized15
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized17
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized19
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized21
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized23
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized25
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized27
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized29
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized3
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized31
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized33
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized35
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized37
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized39
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized3_66
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized41
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized43
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized45
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized47
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized49
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized51
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized53
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized55
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized57
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized59
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_11
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_13
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_15
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_17
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_19
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_21
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_23
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_25
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_27
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_29
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_3
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_31
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_33
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_35
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_37
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_39
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_41
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_43
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_45
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_47
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_49
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_5
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_52
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_54
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_56
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_58
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_60
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_62
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_64
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_65
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_7
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized5_9
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized61
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized63
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized65
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized67
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized69
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized71
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized73
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized75
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized77
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized79
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_100
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_103
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_105
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_108
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_110
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_113
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_115
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_118
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_120
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_123
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_125
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_128
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_130
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_133
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_135
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_138
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_140
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_143
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_145
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_148
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_150
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_153
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_155
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_158
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_160
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_163
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_165
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_168
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_170
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_173
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_175
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_178
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_180
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_183
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_185
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_188
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_190
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_193
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_195
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_198
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_200
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_203
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_205
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_208
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_210
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_213
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_215
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_218
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_220
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_223
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_225
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_50
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_67
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_68
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_69
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_70
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_73
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_75
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_78
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_80
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_83
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_85
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_88
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_90
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_93
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_95
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized7_98
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized81
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized83
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized85
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized87
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized89
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized91
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized93
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized95
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized97
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized99
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_104
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_109
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_114
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_119
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_124
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_129
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_134
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_139
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_144
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_149
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_154
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_159
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_164
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_169
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_174
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_179
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_184
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_189
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_194
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_199
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_204
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_209
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_214
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_219
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_224
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_74
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_79
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_84
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_89
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_94
INFO: [VRFC 10-311] analyzing module divider_xbip_pipe_v3_0_6_viv__parameterized9_99
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/Exp5.gen/sources_1/ip/multiplier/multiplier_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-311] analyzing module multiplier_luts
INFO: [VRFC 10-311] analyzing module multiplier_mult_gen_v12_0_18
INFO: [VRFC 10-311] analyzing module multiplier_mult_gen_v12_0_18_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/code/core/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/code/core/FU_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/code/core/FU_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/code/core/FU_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU_jump
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/code/core/FU_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/code/core/FU_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/code/core/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/code/common/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/code/common/MUX8T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX8T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/code/core/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/code/common/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/code/core/REG_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/code/core/ROM_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/code/core/RV32core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/code/core/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/code/common/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/code/common/cmp_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmp_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/code/auxillary/debug_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/code/sim/core_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/Exp5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/Exp5.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2612.289 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/Exp5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_clk
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.MUX2T1_32
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.REG_ID
Compiling module xil_defaultlib.CtrlUnit
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.FU_ALU
Compiling module xil_defaultlib.RAM_B
Compiling module xil_defaultlib.FU_mem
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.FU_mul
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.FU_div
Compiling module xil_defaultlib.cmp_32
Compiling module xil_defaultlib.FU_jump
Compiling module xil_defaultlib.MUX8T1_32
Compiling module xil_defaultlib.RV32core
Compiling module xil_defaultlib.core_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot core_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 2620.844 ; gain = 8.555
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/Exp5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "core_sim_behav -key {Behavioral:sim_1:Functional:core_sim} -tclbatch {core_sim.tcl} -view {C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/code/sim/core_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/76925/Desktop/computer_architecture/exp5/Exp5/code/sim/core_sim_behav.wcfg
source core_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'core_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:35 . Memory (MB): peak = 2620.844 ; gain = 8.555
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec  6 09:28:28 2023...
