;;; generated by ../../BootSetup/BootSetup.rb (2016-05-04 21:42:09 +0200)

	.equiv ATtiny45, 45        	
	.equiv ATtiny85, 85        	
	.equiv ATmega328P, 328     	
	.equiv MCU, ATtiny85       	
	.equiv MCUclock, 20000000  	

	.equiv USICR, 0x0d         	; USI Control Register
	.equiv USISIE, 7           	; Start Condition Interrupt Enable
	.equiv USIOIE, 6           	; Counter Overflow Interrupt Enable
	.equiv USIWM1, 5           	; Wire Mode
	.equiv USIWM0, 4           	
	.equiv USICS1, 3           	; Clock Source Select
	.equiv USICS0, 2           	
	.equiv USICLK, 1           	; Clock Strobe
	.equiv USITC, 0            	; Toggle Clock Port Pin

	.equiv USISR, 0x0e         	; USI Status Register
	.equiv USISIF, 7           	; Start Condition Interrupt
	.equiv USIOIF, 6           	; Counter Overflow Interrupt
	.equiv USIPF, 5            	; Stop Condition
	.equiv USIDC, 4            	; Data Output Collision
	.equiv USICNT3, 3          	; Counter Value
	.equiv USICNT2, 2          	
	.equiv USICNT1, 1          	
	.equiv USICNT0, 0          	

	.equiv USIDR, 0x0f         	; USI Data Register

	.equiv USIBR, 0x10         	; USI Buffer Register

	.equiv PINB, 0x16          	; Port B Input Pins Address
	.equiv PINB5, 5            	
	.equiv PINB4, 4            	
	.equiv PINB3, 3            	
	.equiv PINB2, 2            	
	.equiv PINB1, 1            	
	.equiv PINB0, 0            	

	.equiv DDRB, 0x17          	; Port B Data Direction Register
	.equiv DDB5, 5             	
	.equiv DDB4, 4             	
	.equiv DDB3, 3             	
	.equiv DDB2, 2             	
	.equiv DDB1, 1             	
	.equiv DDB0, 0             	

	.equiv PORTB, 0x18         	; Port B Data Register
	.equiv PORTB5, 5           	
	.equiv PORTB4, 4           	
	.equiv PORTB3, 3           	
	.equiv PORTB2, 2           	
	.equiv PORTB1, 1           	
	.equiv PORTB0, 0           	

	.equiv PRR, 0x20           	; Power Reduction Register
	.equiv PRTIM1, 3           	; Power Reduction Timer/Counter1
	.equiv PRTIM0, 2           	; Power Reduction Timer/Counter0
	.equiv PRUSI, 1            	; Power Reduction USI
	.equiv PRADC, 0            	; Power Reduction ADC

	.equiv CLKPR, 0x26         	; Clock Prescale Register
	.equiv CLKPCE, 7           	; Clock Prescaler Change Enable
	.equiv CLKPS3, 3           	; Clock Prescaler Select
	.equiv CLKPS2, 2           	
	.equiv CLKPS1, 1           	
	.equiv CLKPS0, 0           	

	.equiv OCR0B, 0x28         	; Output Compare Register B
	.equiv OCR0B7, 7           	
	.equiv OCR0B6, 6           	
	.equiv OCR0B5, 5           	
	.equiv OCR0B4, 4           	
	.equiv OCR0B3, 3           	
	.equiv OCR0B2, 2           	
	.equiv OCR0B1, 1           	
	.equiv OCR0B0, 0           	

	.equiv OCR0A, 0x29         	; Output Compare Register A
	.equiv OCR0A7, 7           	
	.equiv OCR0A6, 6           	
	.equiv OCR0A5, 5           	
	.equiv OCR0A4, 4           	
	.equiv OCR0A3, 3           	
	.equiv OCR0A2, 2           	
	.equiv OCR0A1, 1           	
	.equiv OCR0A0, 0           	

	.equiv TCCR0A, 0x2a        	; Timer/Counter Control Register A
	.equiv COM0A1, 7           	; Compare Match Output A Mode
	.equiv COM0A0, 6           	
	.equiv COM0B1, 5           	; Compare Match Output B Mode
	.equiv COM0B0, 4           	
	.equiv WGM01, 1            	; Waveform Generation Mode
	.equiv WGM00, 0            	

	.equiv TCNT0, 0x32         	; Timer/Counter Register
	.equiv TCNT07, 7           	
	.equiv TCNT06, 6           	
	.equiv TCNT05, 5           	
	.equiv TCNT04, 4           	
	.equiv TCNT03, 3           	
	.equiv TCNT02, 2           	
	.equiv TCNT01, 1           	
	.equiv TCNT00, 0           	

	.equiv TCCR0B, 0x33        	; Timer/Counter Control Register B
	.equiv FOC0A, 7            	; Force Output Compare A
	.equiv FOC0B, 6            	; Force Output Compare B
	.equiv WGM02, 3            	; Waveform Generation Mode
	.equiv CS02, 2             	; Clock Select
	.equiv CS01, 1             	
	.equiv CS00, 0             	

	.equiv MCUCR, 0x35         	; MCU Control Register
	.equiv BODS, 7             	; BOD Sleep
	.equiv PUD, 6              	; Pull-up Disable
	.equiv SE, 5               	; Sleep Enable
	.equiv SM1, 4              	; Sleep Mode Select
	.equiv SM0, 3              	
	.equiv BODSE, 2            	; BOD Sleep Enable
	.equiv ISC01, 1            	; Interrupt Sense Control
	.equiv ISC00, 0            	

	.equiv TIFR, 0x38          	; Timer/Counter Interrupt Flag Register
	.equiv OCF1A, 6            	; Output Compare Flag 1A
	.equiv OCF1B, 5            	; Output Compare Flag 1B
	.equiv OCF0A, 4            	; Output Compare Flag 0 A
	.equiv OCF0B, 3            	; Output Compare Flag 0 B
	.equiv TOV1, 2             	; Timer/Counter1 Overflow Flag
	.equiv TOV0, 1             	; Timer/Counter0 Overflow Flag

	.equiv TIMSK, 0x39         	; Timer/Counter Interrupt Mask Register
	.equiv OCIE1A, 6           	; Timer/Counter1 Output Compare Interrupt Enable
	.equiv OCIE1B, 5           	; Timer/Counter1 Output Compare Interrupt Enable
	.equiv OCIE0A, 4           	; Timer/Counter0 Output Compare Match A Interrupt Enable
	.equiv OCIE0B, 3           	; Timer/Counter Output Compare Match B Interrupt Enable
	.equiv TOIE1, 2            	; Timer/Counter1 Overflow Interrupt Enable
	.equiv TOIE0, 1            	; Timer/Counter0 Overflow Interrupt Enable

	.equiv GIMSK, 0x3b         	; General Interrupt Mask Register
	.equiv INT0, 6             	; External Interrupt Request 0
	.equiv PCIE, 5             	; Pin Change Interrupt Enable

	.equiv SPL, 0x3d           	; Stack Pointer Low

	.equiv SPH, 0x3e           	; Stack Pointer High

	.equiv SREG, 0x3f          	; Status Register

	.equiv RAMSTART, 0x60      	; RAM Start

	.equiv RAMEND, 0x25f       	; RAM End

	.equiv ROMEND, 0xfff       	; ROM End

	.equiv ZH, 31              	; Z high
	.equiv ZL, 30              	; Z low
	.equiv YH, 29              	; Y high
	.equiv YL, 28              	; Y low
	.equiv XH, 27              	; X high
	.equiv XL, 26              	; X low
