/**
 * Instruction Table Builder - RISC-V based implementation
 *
 * This module provides instruction table building functions for CPU emulation.
 * All legacy x86 code has been removed in favor of RISC-V which is more suitable
 * for distributed blockchain systems.
 *
 * For new code, use RISC-V (RiscVCpu) instead.
 */

// RISC-V instruction set is defined in instructionFactory.ts
// This file maintains the interface for future CPU implementations

/**
 * Deprecated: This module is maintained for backward compatibility.
 * Use instructionFactory.ts instead.
 */
export const INSTRUCTION_TABLES_DEPRECATED = true;
