$date
	Thu Jun 06 15:06:19 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_mux8way16 $end
$var wire 16 ! out [15:0] $end
$var reg 16 " in_i0 [15:0] $end
$var reg 16 # in_i1 [15:0] $end
$var reg 16 $ in_i2 [15:0] $end
$var reg 16 % in_i3 [15:0] $end
$var reg 16 & in_i4 [15:0] $end
$var reg 16 ' in_i5 [15:0] $end
$var reg 16 ( in_i6 [15:0] $end
$var reg 16 ) in_i7 [15:0] $end
$var reg 3 * sel [2:0] $end
$scope module uut $end
$var wire 16 + i0 [15:0] $end
$var wire 16 , i1 [15:0] $end
$var wire 16 - i2 [15:0] $end
$var wire 16 . i3 [15:0] $end
$var wire 16 / i4 [15:0] $end
$var wire 16 0 i5 [15:0] $end
$var wire 16 1 i6 [15:0] $end
$var wire 16 2 i7 [15:0] $end
$var wire 3 3 sel [2:0] $end
$var reg 16 4 out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1010101010101010 4
b0 3
b1000000000000 2
b100000000 1
b10000 0
b1 /
b1101110111011101 .
b1100110011001100 -
b1011101110111011 ,
b1010101010101010 +
b0 *
b1000000000000 )
b100000000 (
b10000 '
b1 &
b1101110111011101 %
b1100110011001100 $
b1011101110111011 #
b1010101010101010 "
b1010101010101010 !
$end
#10
b1011101110111011 !
b1011101110111011 4
b1 *
b1 3
#20
b1100110011001100 !
b1100110011001100 4
b10 *
b10 3
#30
b1101110111011101 !
b1101110111011101 4
b11 *
b11 3
#40
b1 !
b1 4
b100 *
b100 3
#50
b10000 !
b10000 4
b101 *
b101 3
#60
b100000000 !
b100000000 4
b110 *
b110 3
#70
b1000000000000 !
b1000000000000 4
b111 *
b111 3
#80
