{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1500933775278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1500933775283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 24 18:02:55 2017 " "Processing started: Mon Jul 24 18:02:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1500933775283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933775283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Fivesons -c Fivesons " "Command: quartus_map --read_settings_files=on --write_settings_files=off Fivesons -c Fivesons" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933775284 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1500933775471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/memory/Y_Coordinate_Select_Write.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/memory/Y_Coordinate_Select_Write.v" { { "Info" "ISGN_ENTITY_NAME" "1 Y_Coordinate_Select_Write " "Found entity 1: Y_Coordinate_Select_Write" {  } { { "Project/memory/Y_Coordinate_Select_Write.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Y_Coordinate_Select_Write.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500933783558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933783558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/memory/Y_Coordinate_Select_Read.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/memory/Y_Coordinate_Select_Read.v" { { "Info" "ISGN_ENTITY_NAME" "1 Y_Coordinate_Select_Read " "Found entity 1: Y_Coordinate_Select_Read" {  } { { "Project/memory/Y_Coordinate_Select_Read.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Y_Coordinate_Select_Read.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500933783563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933783563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/memory/Select16to1.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/memory/Select16to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Select16to1 " "Found entity 1: Select16to1" {  } { { "Project/memory/Select16to1.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select16to1.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500933783568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933783568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/memory/Select1to16.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/memory/Select1to16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Select1to16 " "Found entity 1: Select1to16" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500933783573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933783573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/memory/PointInfor.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/memory/PointInfor.v" { { "Info" "ISGN_ENTITY_NAME" "1 PointInfor " "Found entity 1: PointInfor" {  } { { "Project/memory/PointInfor.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/PointInfor.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500933783578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933783578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/memory/Memory_Write.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/memory/Memory_Write.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_Write " "Found entity 1: Memory_Write" {  } { { "Project/memory/Memory_Write.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Memory_Write.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500933783582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933783582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/memory/Memory_Read.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/memory/Memory_Read.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_Read " "Found entity 1: Memory_Read" {  } { { "Project/memory/Memory_Read.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Memory_Read.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500933783585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933783585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/memory/Enable_select.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/memory/Enable_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 Enable_select " "Found entity 1: Enable_select" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500933783589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933783589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/memory/D_Flip_Flop.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/memory/D_Flip_Flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_Flip_Flop " "Found entity 1: D_Flip_Flop" {  } { { "Project/memory/D_Flip_Flop.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/D_Flip_Flop.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500933783592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933783592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/logic_part/pospulse_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/logic_part/pospulse_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 pospulse_gen " "Found entity 1: pospulse_gen" {  } { { "Project/logic_part/pospulse_gen.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/pospulse_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500933783596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933783596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/logic_part/pointer.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/logic_part/pointer.v" { { "Info" "ISGN_ENTITY_NAME" "1 pointer " "Found entity 1: pointer" {  } { { "Project/logic_part/pointer.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/pointer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500933783599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933783599 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "success SUCCESS overall_check.v(52) " "Verilog HDL Declaration information at overall_check.v(52): object \"success\" differs only in case from object \"SUCCESS\" in the same scope" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500933783603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/logic_part/overall_check.v 2 2 " "Found 2 design units, including 2 entities, in source file Project/logic_part/overall_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 overall_check " "Found entity 1: overall_check" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500933783603 ""} { "Info" "ISGN_ENTITY_NAME" "2 control " "Found entity 2: control" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500933783603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933783603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/logic_part/mux2218.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/logic_part/mux2218.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2218 " "Found entity 1: mux2218" {  } { { "Project/logic_part/mux2218.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/mux2218.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500933783606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933783606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/logic_part/mux2212.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/logic_part/mux2212.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2212 " "Found entity 1: mux2212" {  } { { "Project/logic_part/mux2212.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/mux2212.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500933783610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933783610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "play PLAY Main.v(26) " "Verilog HDL Declaration information at Main.v(26): object \"play\" differs only in case from object \"PLAY\" in the same scope" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500933783613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/logic_part/Main.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/logic_part/Main.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fivesons " "Found entity 1: Fivesons" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500933783614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933783614 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "count COUNT counters.v(11) " "Verilog HDL Declaration information at counters.v(11): object \"count\" differs only in case from object \"COUNT\" in the same scope" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500933783617 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "success SUCCESS counters.v(7) " "Verilog HDL Declaration information at counters.v(7): object \"success\" differs only in case from object \"SUCCESS\" in the same scope" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500933783617 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "count COUNT counters.v(121) " "Verilog HDL Declaration information at counters.v(121): object \"count\" differs only in case from object \"COUNT\" in the same scope" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 121 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500933783617 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "success SUCCESS counters.v(117) " "Verilog HDL Declaration information at counters.v(117): object \"success\" differs only in case from object \"SUCCESS\" in the same scope" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 117 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500933783617 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "count COUNT counters.v(231) " "Verilog HDL Declaration information at counters.v(231): object \"count\" differs only in case from object \"COUNT\" in the same scope" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 231 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500933783617 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "success SUCCESS counters.v(227) " "Verilog HDL Declaration information at counters.v(227): object \"success\" differs only in case from object \"SUCCESS\" in the same scope" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 227 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500933783617 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "count COUNT counters.v(375) " "Verilog HDL Declaration information at counters.v(375): object \"count\" differs only in case from object \"COUNT\" in the same scope" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 375 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500933783618 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "success SUCCESS counters.v(371) " "Verilog HDL Declaration information at counters.v(371): object \"success\" differs only in case from object \"SUCCESS\" in the same scope" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 371 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500933783618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/logic_part/counters.v 4 4 " "Found 4 design units, including 4 entities, in source file Project/logic_part/counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 horizontal_check " "Found entity 1: horizontal_check" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500933783618 ""} { "Info" "ISGN_ENTITY_NAME" "2 verticle_check " "Found entity 2: verticle_check" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500933783618 ""} { "Info" "ISGN_ENTITY_NAME" "3 lean1_check " "Found entity 3: lean1_check" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500933783618 ""} { "Info" "ISGN_ENTITY_NAME" "4 lean2_check " "Found entity 4: lean2_check" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500933783618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933783618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/display/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/display/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "Project/display/vga_pll.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500933783623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933783623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/display/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/display/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "Project/display/vga_controller.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500933783627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933783627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/display/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/display/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "Project/display/vga_address_translator.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500933783630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933783630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/display/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/display/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "Project/display/vga_adapter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500933783634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933783634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/display/painter.v 3 3 " "Found 3 design units, including 3 entities, in source file Project/display/painter.v" { { "Info" "ISGN_ENTITY_NAME" "1 painter " "Found entity 1: painter" {  } { { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500933783643 ""} { "Info" "ISGN_ENTITY_NAME" "2 paint_chess " "Found entity 2: paint_chess" {  } { { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 421 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500933783643 ""} { "Info" "ISGN_ENTITY_NAME" "3 paint_pic " "Found entity 3: paint_pic" {  } { { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500933783643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933783643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/display/llabs.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/display/llabs.v" { { "Info" "ISGN_ENTITY_NAME" "1 llabs " "Found entity 1: llabs" {  } { { "Project/display/llabs.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/llabs.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500933783648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933783648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/display/header.v 0 0 " "Found 0 design units, including 0 entities, in source file Project/display/header.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933783652 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gaming_status Main.v(51) " "Verilog HDL Implicit Net warning at Main.v(51): created implicit net for \"gaming_status\"" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500933783652 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Fivesons " "Elaborating entity \"Fivesons\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1500933783718 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "game_state Main.v(29) " "Verilog HDL or VHDL warning at Main.v(29): object \"game_state\" assigned a value but never read" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500933783719 "|Fivesons"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pointr Main.v(32) " "Verilog HDL or VHDL warning at Main.v(32): object \"pointr\" assigned a value but never read" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500933783719 "|Fivesons"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "play Main.v(154) " "Verilog HDL Always Construct warning at Main.v(154): variable \"play\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 154 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933783725 "|Fivesons"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_player Main.v(155) " "Verilog HDL Always Construct warning at Main.v(155): variable \"curr_player\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933783725 "|Fivesons"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "play Main.v(159) " "Verilog HDL Always Construct warning at Main.v(159): variable \"play\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 159 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933783725 "|Fivesons"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer Main.v(160) " "Verilog HDL Always Construct warning at Main.v(160): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933783725 "|Fivesons"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check_reset Main.v(163) " "Verilog HDL Always Construct warning at Main.v(163): variable \"check_reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933783725 "|Fivesons"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check_activate Main.v(165) " "Verilog HDL Always Construct warning at Main.v(165): variable \"check_activate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933783725 "|Fivesons"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_player Main.v(167) " "Verilog HDL Always Construct warning at Main.v(167): variable \"curr_player\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 167 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933783725 "|Fivesons"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer_reset Main.v(170) " "Verilog HDL Always Construct warning at Main.v(170): variable \"pointer_reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 170 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933783725 "|Fivesons"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check_reset Main.v(171) " "Verilog HDL Always Construct warning at Main.v(171): variable \"check_reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 171 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933783725 "|Fivesons"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_player Main.v(172) " "Verilog HDL Always Construct warning at Main.v(172): variable \"curr_player\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 172 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933783725 "|Fivesons"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Main.v(151) " "Verilog HDL Case Statement warning at Main.v(151): incomplete case statement has no default case item" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 151 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1500933783725 "|Fivesons"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Main.v(151) " "Verilog HDL Case Statement information at Main.v(151): all case item expressions in this case statement are onehot" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 151 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1500933783725 "|Fivesons"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "play Main.v(150) " "Verilog HDL Always Construct warning at Main.v(150): inferring latch(es) for variable \"play\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 150 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500933783725 "|Fivesons"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "curr_player Main.v(150) " "Verilog HDL Always Construct warning at Main.v(150): inferring latch(es) for variable \"curr_player\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 150 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500933783725 "|Fivesons"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "prev_add Main.v(150) " "Verilog HDL Always Construct warning at Main.v(150): inferring latch(es) for variable \"prev_add\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 150 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500933783725 "|Fivesons"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "check_reset Main.v(150) " "Verilog HDL Always Construct warning at Main.v(150): inferring latch(es) for variable \"check_reset\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 150 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500933783725 "|Fivesons"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "check_activate Main.v(150) " "Verilog HDL Always Construct warning at Main.v(150): inferring latch(es) for variable \"check_activate\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 150 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500933783726 "|Fivesons"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pointer_reset Main.v(150) " "Verilog HDL Always Construct warning at Main.v(150): inferring latch(es) for variable \"pointer_reset\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 150 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500933783726 "|Fivesons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pointer_reset Main.v(150) " "Inferred latch for \"pointer_reset\" at Main.v(150)" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933783727 "|Fivesons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "check_activate Main.v(150) " "Inferred latch for \"check_activate\" at Main.v(150)" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933783727 "|Fivesons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "check_reset Main.v(150) " "Inferred latch for \"check_reset\" at Main.v(150)" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933783727 "|Fivesons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_add\[0\] Main.v(150) " "Inferred latch for \"prev_add\[0\]\" at Main.v(150)" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933783727 "|Fivesons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_add\[1\] Main.v(150) " "Inferred latch for \"prev_add\[1\]\" at Main.v(150)" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933783727 "|Fivesons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_add\[2\] Main.v(150) " "Inferred latch for \"prev_add\[2\]\" at Main.v(150)" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933783727 "|Fivesons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_add\[3\] Main.v(150) " "Inferred latch for \"prev_add\[3\]\" at Main.v(150)" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933783727 "|Fivesons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_add\[4\] Main.v(150) " "Inferred latch for \"prev_add\[4\]\" at Main.v(150)" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933783727 "|Fivesons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_add\[5\] Main.v(150) " "Inferred latch for \"prev_add\[5\]\" at Main.v(150)" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933783727 "|Fivesons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_add\[6\] Main.v(150) " "Inferred latch for \"prev_add\[6\]\" at Main.v(150)" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933783727 "|Fivesons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_add\[7\] Main.v(150) " "Inferred latch for \"prev_add\[7\]\" at Main.v(150)" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933783727 "|Fivesons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_player\[0\] Main.v(150) " "Inferred latch for \"curr_player\[0\]\" at Main.v(150)" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933783727 "|Fivesons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_player\[1\] Main.v(150) " "Inferred latch for \"curr_player\[1\]\" at Main.v(150)" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933783728 "|Fivesons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "play Main.v(150) " "Inferred latch for \"play\" at Main.v(150)" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933783728 "|Fivesons"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "llabs llabs:labs " "Elaborating entity \"llabs\" for hierarchy \"llabs:labs\"" {  } { { "Project/logic_part/Main.v" "labs" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500933783779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "painter llabs:labs\|painter:pt " "Elaborating entity \"painter\" for hierarchy \"llabs:labs\|painter:pt\"" {  } { { "Project/display/llabs.v" "pt" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/llabs.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500933783817 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "painter.v(330) " "Verilog HDL Case Statement information at painter.v(330): all case item expressions in this case statement are onehot" {  } { { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 330 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1500933783930 "|Fivesons|llabs:labs|painter:pt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paint_chess llabs:labs\|painter:pt\|paint_chess:pc " "Elaborating entity \"paint_chess\" for hierarchy \"llabs:labs\|painter:pt\|paint_chess:pc\"" {  } { { "Project/display/painter.v" "pc" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500933784380 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 painter.v(529) " "Verilog HDL assignment warning at painter.v(529): truncated value with size 32 to match size of target (8)" {  } { { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500933784385 "|Fivesons|llabs:labs|painter:pt|paint_chess:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 painter.v(530) " "Verilog HDL assignment warning at painter.v(530): truncated value with size 32 to match size of target (8)" {  } { { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500933784385 "|Fivesons|llabs:labs|painter:pt|paint_chess:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 painter.v(547) " "Verilog HDL assignment warning at painter.v(547): truncated value with size 8 to match size of target (7)" {  } { { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500933784386 "|Fivesons|llabs:labs|painter:pt|paint_chess:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 painter.v(548) " "Verilog HDL assignment warning at painter.v(548): truncated value with size 8 to match size of target (7)" {  } { { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500933784386 "|Fivesons|llabs:labs|painter:pt|paint_chess:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 painter.v(587) " "Verilog HDL assignment warning at painter.v(587): truncated value with size 32 to match size of target (8)" {  } { { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500933784388 "|Fivesons|llabs:labs|painter:pt|paint_chess:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 painter.v(588) " "Verilog HDL assignment warning at painter.v(588): truncated value with size 32 to match size of target (8)" {  } { { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500933784388 "|Fivesons|llabs:labs|painter:pt|paint_chess:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paint_pic llabs:labs\|painter:pt\|paint_pic:paint_board " "Elaborating entity \"paint_pic\" for hierarchy \"llabs:labs\|painter:pt\|paint_pic:paint_board\"" {  } { { "Project/display/painter.v" "paint_board" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500933784454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter llabs:labs\|vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"llabs:labs\|vga_adapter:VGA\"" {  } { { "Project/display/llabs.v" "VGA" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/llabs.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500933787300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator llabs:labs\|vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"llabs:labs\|vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "Project/display/vga_adapter.v" "user_input_translator" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500933787335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram llabs:labs\|vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"llabs:labs\|vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "Project/display/vga_adapter.v" "VideoMemory" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500933787510 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "llabs:labs\|vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"llabs:labs\|vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "Project/display/vga_adapter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500933787554 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "llabs:labs\|vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"llabs:labs\|vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933787554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933787554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933787554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933787554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933787554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933787554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933787554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933787554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933787554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933787554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933787554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933787554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933787554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933787554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933787554 ""}  } { { "Project/display/vga_adapter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1500933787554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_60g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_60g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_60g1 " "Found entity 1: altsyncram_60g1" {  } { { "db/altsyncram_60g1.tdf" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/db/altsyncram_60g1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500933787613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933787613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_60g1 llabs:labs\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated " "Elaborating entity \"altsyncram_60g1\" for hierarchy \"llabs:labs\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500933787613 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "/courses/courses/cscb58s17/lishuha2/git/fivesons/black.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File /courses/courses/cscb58s17/lishuha2/git/fivesons/black.mif -- setting all initial values to 0" {  } { { "Project/display/vga_adapter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/vga_adapter.v" 213 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1500933787617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lsa " "Found entity 1: decode_lsa" {  } { { "db/decode_lsa.tdf" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/db/decode_lsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500933787699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933787699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lsa llabs:labs\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_lsa:decode2 " "Elaborating entity \"decode_lsa\" for hierarchy \"llabs:labs\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_lsa:decode2\"" {  } { { "db/altsyncram_60g1.tdf" "decode2" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/db/altsyncram_60g1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500933787699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e8a " "Found entity 1: decode_e8a" {  } { { "db/decode_e8a.tdf" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/db/decode_e8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500933787783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933787783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_e8a llabs:labs\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_e8a:rden_decode_b " "Elaborating entity \"decode_e8a\" for hierarchy \"llabs:labs\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_e8a:rden_decode_b\"" {  } { { "db/altsyncram_60g1.tdf" "rden_decode_b" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/db/altsyncram_60g1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500933787784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0nb " "Found entity 1: mux_0nb" {  } { { "db/mux_0nb.tdf" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/db/mux_0nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500933787881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933787881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0nb llabs:labs\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|mux_0nb:mux3 " "Elaborating entity \"mux_0nb\" for hierarchy \"llabs:labs\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|mux_0nb:mux3\"" {  } { { "db/altsyncram_60g1.tdf" "mux3" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/db/altsyncram_60g1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500933787881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll llabs:labs\|vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"llabs:labs\|vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "Project/display/vga_adapter.v" "mypll" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500933787911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll llabs:labs\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"llabs:labs\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "Project/display/vga_pll.v" "altpll_component" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500933788004 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "llabs:labs\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"llabs:labs\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "Project/display/vga_pll.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500933788068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "llabs:labs\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"llabs:labs\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933788068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933788068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933788068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933788068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933788068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933788068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933788068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933788068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933788068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933788068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933788068 ""}  } { { "Project/display/vga_pll.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1500933788068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller llabs:labs\|vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"llabs:labs\|vga_adapter:VGA\|vga_controller:controller\"" {  } { { "Project/display/vga_adapter.v" "controller" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500933788070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pospulse_gen pospulse_gen:p1 " "Elaborating entity \"pospulse_gen\" for hierarchy \"pospulse_gen:p1\"" {  } { { "Project/logic_part/Main.v" "p1" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500933788107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2218 mux2218:mx1 " "Elaborating entity \"mux2218\" for hierarchy \"mux2218:mx1\"" {  } { { "Project/logic_part/Main.v" "mx1" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500933788138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2212 mux2212:mx2 " "Elaborating entity \"mux2212\" for hierarchy \"mux2212:mx2\"" {  } { { "Project/logic_part/Main.v" "mx2" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500933788173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_Write Memory_Write:mem " "Elaborating entity \"Memory_Write\" for hierarchy \"Memory_Write:mem\"" {  } { { "Project/logic_part/Main.v" "mem" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500933788206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Select1to16 Memory_Write:mem\|Select1to16:transDataToRow " "Elaborating entity \"Select1to16\" for hierarchy \"Memory_Write:mem\|Select1to16:transDataToRow\"" {  } { { "Project/memory/Memory_Write.v" "transDataToRow" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Memory_Write.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500933788268 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_out Select1to16.v(14) " "Verilog HDL Always Construct warning at Select1to16.v(14): inferring latch(es) for variable \"reg_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500933788269 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[0\] Select1to16.v(14) " "Inferred latch for \"reg_out\[0\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788270 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[1\] Select1to16.v(14) " "Inferred latch for \"reg_out\[1\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788270 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[2\] Select1to16.v(14) " "Inferred latch for \"reg_out\[2\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788270 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[3\] Select1to16.v(14) " "Inferred latch for \"reg_out\[3\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788271 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[4\] Select1to16.v(14) " "Inferred latch for \"reg_out\[4\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788271 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[5\] Select1to16.v(14) " "Inferred latch for \"reg_out\[5\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788271 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[6\] Select1to16.v(14) " "Inferred latch for \"reg_out\[6\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788271 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[7\] Select1to16.v(14) " "Inferred latch for \"reg_out\[7\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788271 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[8\] Select1to16.v(14) " "Inferred latch for \"reg_out\[8\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788271 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[9\] Select1to16.v(14) " "Inferred latch for \"reg_out\[9\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788271 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[10\] Select1to16.v(14) " "Inferred latch for \"reg_out\[10\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788271 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[11\] Select1to16.v(14) " "Inferred latch for \"reg_out\[11\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788271 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[12\] Select1to16.v(14) " "Inferred latch for \"reg_out\[12\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788271 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[13\] Select1to16.v(14) " "Inferred latch for \"reg_out\[13\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788271 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[14\] Select1to16.v(14) " "Inferred latch for \"reg_out\[14\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788271 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[15\] Select1to16.v(14) " "Inferred latch for \"reg_out\[15\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788271 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[16\] Select1to16.v(14) " "Inferred latch for \"reg_out\[16\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788271 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[17\] Select1to16.v(14) " "Inferred latch for \"reg_out\[17\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788271 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[18\] Select1to16.v(14) " "Inferred latch for \"reg_out\[18\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788272 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[19\] Select1to16.v(14) " "Inferred latch for \"reg_out\[19\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788272 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[20\] Select1to16.v(14) " "Inferred latch for \"reg_out\[20\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788272 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[21\] Select1to16.v(14) " "Inferred latch for \"reg_out\[21\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788272 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[22\] Select1to16.v(14) " "Inferred latch for \"reg_out\[22\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788272 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[23\] Select1to16.v(14) " "Inferred latch for \"reg_out\[23\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788272 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[24\] Select1to16.v(14) " "Inferred latch for \"reg_out\[24\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788272 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[25\] Select1to16.v(14) " "Inferred latch for \"reg_out\[25\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788272 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[26\] Select1to16.v(14) " "Inferred latch for \"reg_out\[26\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788272 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[27\] Select1to16.v(14) " "Inferred latch for \"reg_out\[27\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788272 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[28\] Select1to16.v(14) " "Inferred latch for \"reg_out\[28\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788272 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[29\] Select1to16.v(14) " "Inferred latch for \"reg_out\[29\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788272 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[30\] Select1to16.v(14) " "Inferred latch for \"reg_out\[30\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788272 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[31\] Select1to16.v(14) " "Inferred latch for \"reg_out\[31\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788272 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Enable_select Memory_Write:mem\|Enable_select:enableEachRow " "Elaborating entity \"Enable_select\" for hierarchy \"Memory_Write:mem\|Enable_select:enableEachRow\"" {  } { { "Project/memory/Memory_Write.v" "enableEachRow" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Memory_Write.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500933788304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Y_Coordinate_Select_Write Memory_Write:mem\|Y_Coordinate_Select_Write:rowin0 " "Elaborating entity \"Y_Coordinate_Select_Write\" for hierarchy \"Memory_Write:mem\|Y_Coordinate_Select_Write:rowin0\"" {  } { { "Project/memory/Memory_Write.v" "rowin0" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Memory_Write.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500933788340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PointInfor Memory_Write:mem\|Y_Coordinate_Select_Write:rowin0\|PointInfor:point0 " "Elaborating entity \"PointInfor\" for hierarchy \"Memory_Write:mem\|Y_Coordinate_Select_Write:rowin0\|PointInfor:point0\"" {  } { { "Project/memory/Y_Coordinate_Select_Write.v" "point0" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Y_Coordinate_Select_Write.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500933788379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_Flip_Flop Memory_Write:mem\|Y_Coordinate_Select_Write:rowin0\|PointInfor:point0\|D_Flip_Flop:first_bit " "Elaborating entity \"D_Flip_Flop\" for hierarchy \"Memory_Write:mem\|Y_Coordinate_Select_Write:rowin0\|PointInfor:point0\|D_Flip_Flop:first_bit\"" {  } { { "Project/memory/PointInfor.v" "first_bit" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/PointInfor.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500933788410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_Read Memory_Read:mr " "Elaborating entity \"Memory_Read\" for hierarchy \"Memory_Read:mr\"" {  } { { "Project/logic_part/Main.v" "mr" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500933788667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Y_Coordinate_Select_Read Memory_Read:mr\|Y_Coordinate_Select_Read:rowout0 " "Elaborating entity \"Y_Coordinate_Select_Read\" for hierarchy \"Memory_Read:mr\|Y_Coordinate_Select_Read:rowout0\"" {  } { { "Project/memory/Memory_Read.v" "rowout0" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Memory_Read.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500933788705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Select16to1 Memory_Read:mr\|Y_Coordinate_Select_Read:rowout0\|Select16to1:getDataFromPoint " "Elaborating entity \"Select16to1\" for hierarchy \"Memory_Read:mr\|Y_Coordinate_Select_Read:rowout0\|Select16to1:getDataFromPoint\"" {  } { { "Project/memory/Y_Coordinate_Select_Read.v" "getDataFromPoint" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Y_Coordinate_Select_Read.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500933788737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pointer pointer:pt " "Elaborating entity \"pointer\" for hierarchy \"pointer:pt\"" {  } { { "Project/logic_part/Main.v" "pt" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500933788792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "overall_check overall_check:oc " "Elaborating entity \"overall_check\" for hierarchy \"overall_check:oc\"" {  } { { "Project/logic_part/Main.v" "oc" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500933788827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control overall_check:oc\|control:counters_control " "Elaborating entity \"control\" for hierarchy \"overall_check:oc\|control:counters_control\"" {  } { { "Project/logic_part/overall_check.v" "counters_control" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500933788945 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state overall_check.v(84) " "Verilog HDL Always Construct warning at overall_check.v(84): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500933788947 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "set overall_check.v(155) " "Verilog HDL Always Construct warning at overall_check.v(155): inferring latch(es) for variable \"set\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 155 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500933788947 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "active overall_check.v(155) " "Verilog HDL Always Construct warning at overall_check.v(155): inferring latch(es) for variable \"active\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 155 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500933788947 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "final_suc overall_check.v(155) " "Verilog HDL Always Construct warning at overall_check.v(155): inferring latch(es) for variable \"final_suc\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 155 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500933788947 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "final_fai overall_check.v(155) " "Verilog HDL Always Construct warning at overall_check.v(155): inferring latch(es) for variable \"final_fai\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 155 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500933788947 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_fai overall_check.v(155) " "Inferred latch for \"final_fai\" at overall_check.v(155)" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788949 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_suc overall_check.v(155) " "Inferred latch for \"final_suc\" at overall_check.v(155)" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788949 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "active\[0\] overall_check.v(155) " "Inferred latch for \"active\[0\]\" at overall_check.v(155)" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788949 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "active\[1\] overall_check.v(155) " "Inferred latch for \"active\[1\]\" at overall_check.v(155)" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788949 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "active\[2\] overall_check.v(155) " "Inferred latch for \"active\[2\]\" at overall_check.v(155)" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788949 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "active\[3\] overall_check.v(155) " "Inferred latch for \"active\[3\]\" at overall_check.v(155)" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788949 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set overall_check.v(155) " "Inferred latch for \"set\" at overall_check.v(155)" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788949 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.INITIAL_WAIT overall_check.v(84) " "Inferred latch for \"next_state.INITIAL_WAIT\" at overall_check.v(84)" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788949 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.INITIAL overall_check.v(84) " "Inferred latch for \"next_state.INITIAL\" at overall_check.v(84)" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788949 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.FAIL overall_check.v(84) " "Inferred latch for \"next_state.FAIL\" at overall_check.v(84)" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788949 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.SUCCESS overall_check.v(84) " "Inferred latch for \"next_state.SUCCESS\" at overall_check.v(84)" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788949 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.LEAN_TWO_WAIT overall_check.v(84) " "Inferred latch for \"next_state.LEAN_TWO_WAIT\" at overall_check.v(84)" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788949 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.LEAN_TWO_CHECK overall_check.v(84) " "Inferred latch for \"next_state.LEAN_TWO_CHECK\" at overall_check.v(84)" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788950 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.LEAN_ONE_WAIT overall_check.v(84) " "Inferred latch for \"next_state.LEAN_ONE_WAIT\" at overall_check.v(84)" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788950 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.LEAN_ONE_CHECK overall_check.v(84) " "Inferred latch for \"next_state.LEAN_ONE_CHECK\" at overall_check.v(84)" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788950 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.VERTI_WAIT overall_check.v(84) " "Inferred latch for \"next_state.VERTI_WAIT\" at overall_check.v(84)" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788950 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.VERTI_CHECK overall_check.v(84) " "Inferred latch for \"next_state.VERTI_CHECK\" at overall_check.v(84)" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788950 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.HORI_WAIT overall_check.v(84) " "Inferred latch for \"next_state.HORI_WAIT\" at overall_check.v(84)" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788950 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.HORI_CHECK overall_check.v(84) " "Inferred latch for \"next_state.HORI_CHECK\" at overall_check.v(84)" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788950 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "horizontal_check overall_check:oc\|horizontal_check:ck0 " "Elaborating entity \"horizontal_check\" for hierarchy \"overall_check:oc\|horizontal_check:ck0\"" {  } { { "Project/logic_part/overall_check.v" "ck0" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500933788984 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "chess counters.v(68) " "Verilog HDL Always Construct warning at counters.v(68): variable \"chess\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933788987 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(69) " "Verilog HDL Always Construct warning at counters.v(69): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933788987 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(71) " "Verilog HDL Always Construct warning at counters.v(71): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933788987 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(72) " "Verilog HDL Always Construct warning at counters.v(72): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933788988 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(74) " "Verilog HDL Always Construct warning at counters.v(74): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933788988 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(76) " "Verilog HDL Always Construct warning at counters.v(76): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933788988 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(77) " "Verilog HDL Always Construct warning at counters.v(77): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933788989 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(81) " "Verilog HDL Always Construct warning at counters.v(81): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933788989 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(82) " "Verilog HDL Always Construct warning at counters.v(82): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933788989 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "currstate counters.v(86) " "Verilog HDL Always Construct warning at counters.v(86): variable \"currstate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933788990 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ches counters.v(87) " "Verilog HDL Always Construct warning at counters.v(87): variable \"ches\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933788990 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count counters.v(87) " "Verilog HDL Always Construct warning at counters.v(87): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933788990 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curradd counters.v(90) " "Verilog HDL Always Construct warning at counters.v(90): variable \"curradd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933788991 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "curradd counters.v(56) " "Verilog HDL Always Construct warning at counters.v(56): inferring latch(es) for variable \"curradd\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500933788991 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "endadd counters.v(56) " "Verilog HDL Always Construct warning at counters.v(56): inferring latch(es) for variable \"endadd\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500933788992 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count counters.v(56) " "Verilog HDL Always Construct warning at counters.v(56): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500933788992 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "curstate counters.v(56) " "Verilog HDL Always Construct warning at counters.v(56): inferring latch(es) for variable \"curstate\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500933788992 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ches counters.v(56) " "Verilog HDL Always Construct warning at counters.v(56): inferring latch(es) for variable \"ches\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500933788992 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "actnex counters.v(56) " "Verilog HDL Always Construct warning at counters.v(56): inferring latch(es) for variable \"actnex\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500933788992 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "suc counters.v(56) " "Verilog HDL Always Construct warning at counters.v(56): inferring latch(es) for variable \"suc\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500933788993 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "suc counters.v(56) " "Inferred latch for \"suc\" at counters.v(56)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788995 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actnex counters.v(56) " "Inferred latch for \"actnex\" at counters.v(56)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788995 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ches\[0\] counters.v(56) " "Inferred latch for \"ches\[0\]\" at counters.v(56)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788996 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ches\[1\] counters.v(56) " "Inferred latch for \"ches\[1\]\" at counters.v(56)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788996 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] counters.v(56) " "Inferred latch for \"count\[0\]\" at counters.v(56)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788996 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] counters.v(56) " "Inferred latch for \"count\[1\]\" at counters.v(56)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788996 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] counters.v(56) " "Inferred latch for \"count\[2\]\" at counters.v(56)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788996 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[0\] counters.v(56) " "Inferred latch for \"endadd\[0\]\" at counters.v(56)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788997 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[1\] counters.v(56) " "Inferred latch for \"endadd\[1\]\" at counters.v(56)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788997 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[2\] counters.v(56) " "Inferred latch for \"endadd\[2\]\" at counters.v(56)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788997 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[3\] counters.v(56) " "Inferred latch for \"endadd\[3\]\" at counters.v(56)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788997 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[4\] counters.v(56) " "Inferred latch for \"endadd\[4\]\" at counters.v(56)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788997 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[5\] counters.v(56) " "Inferred latch for \"endadd\[5\]\" at counters.v(56)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788997 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[6\] counters.v(56) " "Inferred latch for \"endadd\[6\]\" at counters.v(56)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788998 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[7\] counters.v(56) " "Inferred latch for \"endadd\[7\]\" at counters.v(56)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788998 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[0\] counters.v(56) " "Inferred latch for \"curradd\[0\]\" at counters.v(56)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788998 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[1\] counters.v(56) " "Inferred latch for \"curradd\[1\]\" at counters.v(56)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788998 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[2\] counters.v(56) " "Inferred latch for \"curradd\[2\]\" at counters.v(56)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788998 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[3\] counters.v(56) " "Inferred latch for \"curradd\[3\]\" at counters.v(56)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788999 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[4\] counters.v(56) " "Inferred latch for \"curradd\[4\]\" at counters.v(56)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788999 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[5\] counters.v(56) " "Inferred latch for \"curradd\[5\]\" at counters.v(56)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788999 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[6\] counters.v(56) " "Inferred latch for \"curradd\[6\]\" at counters.v(56)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788999 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[7\] counters.v(56) " "Inferred latch for \"curradd\[7\]\" at counters.v(56)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933788999 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verticle_check overall_check:oc\|verticle_check:ck1 " "Elaborating entity \"verticle_check\" for hierarchy \"overall_check:oc\|verticle_check:ck1\"" {  } { { "Project/logic_part/overall_check.v" "ck1" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500933789043 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "chess counters.v(178) " "Verilog HDL Always Construct warning at counters.v(178): variable \"chess\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789046 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(179) " "Verilog HDL Always Construct warning at counters.v(179): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 179 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789046 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(181) " "Verilog HDL Always Construct warning at counters.v(181): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 181 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789046 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(182) " "Verilog HDL Always Construct warning at counters.v(182): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789046 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(184) " "Verilog HDL Always Construct warning at counters.v(184): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 184 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789047 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(186) " "Verilog HDL Always Construct warning at counters.v(186): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 186 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789047 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(187) " "Verilog HDL Always Construct warning at counters.v(187): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 187 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789047 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(191) " "Verilog HDL Always Construct warning at counters.v(191): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 191 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789047 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(192) " "Verilog HDL Always Construct warning at counters.v(192): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 192 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789048 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "currstate counters.v(196) " "Verilog HDL Always Construct warning at counters.v(196): variable \"currstate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 196 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789048 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ches counters.v(197) " "Verilog HDL Always Construct warning at counters.v(197): variable \"ches\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 197 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789048 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count counters.v(197) " "Verilog HDL Always Construct warning at counters.v(197): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 197 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789048 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curradd counters.v(200) " "Verilog HDL Always Construct warning at counters.v(200): variable \"curradd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 200 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789048 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "curradd counters.v(166) " "Verilog HDL Always Construct warning at counters.v(166): inferring latch(es) for variable \"curradd\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500933789049 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "endadd counters.v(166) " "Verilog HDL Always Construct warning at counters.v(166): inferring latch(es) for variable \"endadd\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500933789049 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count counters.v(166) " "Verilog HDL Always Construct warning at counters.v(166): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500933789049 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "curstate counters.v(166) " "Verilog HDL Always Construct warning at counters.v(166): inferring latch(es) for variable \"curstate\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500933789050 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ches counters.v(166) " "Verilog HDL Always Construct warning at counters.v(166): inferring latch(es) for variable \"ches\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500933789050 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "actnex counters.v(166) " "Verilog HDL Always Construct warning at counters.v(166): inferring latch(es) for variable \"actnex\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500933789050 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "suc counters.v(166) " "Verilog HDL Always Construct warning at counters.v(166): inferring latch(es) for variable \"suc\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500933789050 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "suc counters.v(166) " "Inferred latch for \"suc\" at counters.v(166)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789052 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actnex counters.v(166) " "Inferred latch for \"actnex\" at counters.v(166)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789052 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ches\[0\] counters.v(166) " "Inferred latch for \"ches\[0\]\" at counters.v(166)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789052 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ches\[1\] counters.v(166) " "Inferred latch for \"ches\[1\]\" at counters.v(166)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789052 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] counters.v(166) " "Inferred latch for \"count\[0\]\" at counters.v(166)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789052 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] counters.v(166) " "Inferred latch for \"count\[1\]\" at counters.v(166)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789052 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] counters.v(166) " "Inferred latch for \"count\[2\]\" at counters.v(166)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789052 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[0\] counters.v(166) " "Inferred latch for \"endadd\[0\]\" at counters.v(166)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789052 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[1\] counters.v(166) " "Inferred latch for \"endadd\[1\]\" at counters.v(166)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789052 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[2\] counters.v(166) " "Inferred latch for \"endadd\[2\]\" at counters.v(166)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789053 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[3\] counters.v(166) " "Inferred latch for \"endadd\[3\]\" at counters.v(166)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789053 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[4\] counters.v(166) " "Inferred latch for \"endadd\[4\]\" at counters.v(166)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789053 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[5\] counters.v(166) " "Inferred latch for \"endadd\[5\]\" at counters.v(166)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789053 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[6\] counters.v(166) " "Inferred latch for \"endadd\[6\]\" at counters.v(166)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789053 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[7\] counters.v(166) " "Inferred latch for \"endadd\[7\]\" at counters.v(166)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789053 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[0\] counters.v(166) " "Inferred latch for \"curradd\[0\]\" at counters.v(166)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789053 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[1\] counters.v(166) " "Inferred latch for \"curradd\[1\]\" at counters.v(166)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789053 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[2\] counters.v(166) " "Inferred latch for \"curradd\[2\]\" at counters.v(166)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789053 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[3\] counters.v(166) " "Inferred latch for \"curradd\[3\]\" at counters.v(166)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789053 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[4\] counters.v(166) " "Inferred latch for \"curradd\[4\]\" at counters.v(166)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789053 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[5\] counters.v(166) " "Inferred latch for \"curradd\[5\]\" at counters.v(166)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789054 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[6\] counters.v(166) " "Inferred latch for \"curradd\[6\]\" at counters.v(166)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789054 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[7\] counters.v(166) " "Inferred latch for \"curradd\[7\]\" at counters.v(166)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789054 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lean1_check overall_check:oc\|lean1_check:ck2 " "Elaborating entity \"lean1_check\" for hierarchy \"overall_check:oc\|lean1_check:ck2\"" {  } { { "Project/logic_part/overall_check.v" "ck2" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500933789089 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "chess counters.v(288) " "Verilog HDL Always Construct warning at counters.v(288): variable \"chess\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 288 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789093 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(289) " "Verilog HDL Always Construct warning at counters.v(289): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 289 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789093 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(290) " "Verilog HDL Always Construct warning at counters.v(290): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 290 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789093 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(291) " "Verilog HDL Always Construct warning at counters.v(291): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 291 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789094 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(294) " "Verilog HDL Always Construct warning at counters.v(294): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 294 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789094 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(295) " "Verilog HDL Always Construct warning at counters.v(295): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 295 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789094 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(296) " "Verilog HDL Always Construct warning at counters.v(296): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 296 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789095 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(299) " "Verilog HDL Always Construct warning at counters.v(299): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 299 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789095 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(300) " "Verilog HDL Always Construct warning at counters.v(300): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 300 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789096 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(301) " "Verilog HDL Always Construct warning at counters.v(301): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 301 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789096 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(304) " "Verilog HDL Always Construct warning at counters.v(304): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 304 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789096 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(305) " "Verilog HDL Always Construct warning at counters.v(305): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 305 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789097 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(306) " "Verilog HDL Always Construct warning at counters.v(306): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 306 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789097 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(309) " "Verilog HDL Always Construct warning at counters.v(309): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 309 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789097 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(310) " "Verilog HDL Always Construct warning at counters.v(310): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 310 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789098 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(311) " "Verilog HDL Always Construct warning at counters.v(311): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 311 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789098 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(312) " "Verilog HDL Always Construct warning at counters.v(312): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 312 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789099 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(315) " "Verilog HDL Always Construct warning at counters.v(315): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 315 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789099 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(316) " "Verilog HDL Always Construct warning at counters.v(316): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 316 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789099 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(317) " "Verilog HDL Always Construct warning at counters.v(317): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 317 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789100 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(318) " "Verilog HDL Always Construct warning at counters.v(318): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 318 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789100 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(321) " "Verilog HDL Always Construct warning at counters.v(321): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 321 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789101 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(322) " "Verilog HDL Always Construct warning at counters.v(322): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 322 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789101 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(323) " "Verilog HDL Always Construct warning at counters.v(323): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 323 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789101 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(326) " "Verilog HDL Always Construct warning at counters.v(326): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 326 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789102 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(327) " "Verilog HDL Always Construct warning at counters.v(327): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 327 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789102 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(328) " "Verilog HDL Always Construct warning at counters.v(328): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 328 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789102 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(332) " "Verilog HDL Always Construct warning at counters.v(332): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 332 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789103 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(333) " "Verilog HDL Always Construct warning at counters.v(333): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 333 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789103 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "currstate counters.v(337) " "Verilog HDL Always Construct warning at counters.v(337): variable \"currstate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 337 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789106 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ches counters.v(338) " "Verilog HDL Always Construct warning at counters.v(338): variable \"ches\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 338 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789106 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count counters.v(338) " "Verilog HDL Always Construct warning at counters.v(338): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 338 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789106 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curradd counters.v(342) " "Verilog HDL Always Construct warning at counters.v(342): variable \"curradd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 342 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789107 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "curradd counters.v(276) " "Verilog HDL Always Construct warning at counters.v(276): inferring latch(es) for variable \"curradd\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 276 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500933789108 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "endadd counters.v(276) " "Verilog HDL Always Construct warning at counters.v(276): inferring latch(es) for variable \"endadd\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 276 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500933789108 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count counters.v(276) " "Verilog HDL Always Construct warning at counters.v(276): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 276 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500933789108 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "curstate counters.v(276) " "Verilog HDL Always Construct warning at counters.v(276): inferring latch(es) for variable \"curstate\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 276 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500933789109 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ches counters.v(276) " "Verilog HDL Always Construct warning at counters.v(276): inferring latch(es) for variable \"ches\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 276 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500933789109 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "actnex counters.v(276) " "Verilog HDL Always Construct warning at counters.v(276): inferring latch(es) for variable \"actnex\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 276 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500933789109 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "suc counters.v(276) " "Verilog HDL Always Construct warning at counters.v(276): inferring latch(es) for variable \"suc\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 276 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500933789109 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "suc counters.v(276) " "Inferred latch for \"suc\" at counters.v(276)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789113 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actnex counters.v(276) " "Inferred latch for \"actnex\" at counters.v(276)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789113 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ches\[0\] counters.v(276) " "Inferred latch for \"ches\[0\]\" at counters.v(276)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789113 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ches\[1\] counters.v(276) " "Inferred latch for \"ches\[1\]\" at counters.v(276)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789114 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] counters.v(276) " "Inferred latch for \"count\[0\]\" at counters.v(276)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789114 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] counters.v(276) " "Inferred latch for \"count\[1\]\" at counters.v(276)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789114 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] counters.v(276) " "Inferred latch for \"count\[2\]\" at counters.v(276)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789114 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[0\] counters.v(276) " "Inferred latch for \"endadd\[0\]\" at counters.v(276)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789114 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[1\] counters.v(276) " "Inferred latch for \"endadd\[1\]\" at counters.v(276)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789114 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[2\] counters.v(276) " "Inferred latch for \"endadd\[2\]\" at counters.v(276)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789114 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[3\] counters.v(276) " "Inferred latch for \"endadd\[3\]\" at counters.v(276)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789114 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[4\] counters.v(276) " "Inferred latch for \"endadd\[4\]\" at counters.v(276)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789115 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[5\] counters.v(276) " "Inferred latch for \"endadd\[5\]\" at counters.v(276)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789115 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[6\] counters.v(276) " "Inferred latch for \"endadd\[6\]\" at counters.v(276)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789115 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[7\] counters.v(276) " "Inferred latch for \"endadd\[7\]\" at counters.v(276)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789115 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[0\] counters.v(276) " "Inferred latch for \"curradd\[0\]\" at counters.v(276)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789115 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[1\] counters.v(276) " "Inferred latch for \"curradd\[1\]\" at counters.v(276)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789115 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[2\] counters.v(276) " "Inferred latch for \"curradd\[2\]\" at counters.v(276)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789115 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[3\] counters.v(276) " "Inferred latch for \"curradd\[3\]\" at counters.v(276)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789116 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[4\] counters.v(276) " "Inferred latch for \"curradd\[4\]\" at counters.v(276)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789116 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[5\] counters.v(276) " "Inferred latch for \"curradd\[5\]\" at counters.v(276)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789116 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[6\] counters.v(276) " "Inferred latch for \"curradd\[6\]\" at counters.v(276)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789116 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[7\] counters.v(276) " "Inferred latch for \"curradd\[7\]\" at counters.v(276)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789116 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lean2_check overall_check:oc\|lean2_check:ck3 " "Elaborating entity \"lean2_check\" for hierarchy \"overall_check:oc\|lean2_check:ck3\"" {  } { { "Project/logic_part/overall_check.v" "ck3" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500933789154 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "chess counters.v(432) " "Verilog HDL Always Construct warning at counters.v(432): variable \"chess\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 432 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789155 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(433) " "Verilog HDL Always Construct warning at counters.v(433): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 433 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789155 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(434) " "Verilog HDL Always Construct warning at counters.v(434): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 434 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789155 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(435) " "Verilog HDL Always Construct warning at counters.v(435): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 435 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789155 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(438) " "Verilog HDL Always Construct warning at counters.v(438): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 438 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789155 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(439) " "Verilog HDL Always Construct warning at counters.v(439): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 439 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789155 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(440) " "Verilog HDL Always Construct warning at counters.v(440): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 440 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789155 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(443) " "Verilog HDL Always Construct warning at counters.v(443): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 443 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789156 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(444) " "Verilog HDL Always Construct warning at counters.v(444): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 444 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789156 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(445) " "Verilog HDL Always Construct warning at counters.v(445): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 445 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789156 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(448) " "Verilog HDL Always Construct warning at counters.v(448): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 448 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789156 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(449) " "Verilog HDL Always Construct warning at counters.v(449): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 449 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789156 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(450) " "Verilog HDL Always Construct warning at counters.v(450): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 450 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789156 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(453) " "Verilog HDL Always Construct warning at counters.v(453): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 453 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789156 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(454) " "Verilog HDL Always Construct warning at counters.v(454): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 454 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789156 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(455) " "Verilog HDL Always Construct warning at counters.v(455): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 455 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789156 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(458) " "Verilog HDL Always Construct warning at counters.v(458): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 458 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789156 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(459) " "Verilog HDL Always Construct warning at counters.v(459): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 459 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789157 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(460) " "Verilog HDL Always Construct warning at counters.v(460): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 460 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789157 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(463) " "Verilog HDL Always Construct warning at counters.v(463): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 463 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789157 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(464) " "Verilog HDL Always Construct warning at counters.v(464): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 464 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789157 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(465) " "Verilog HDL Always Construct warning at counters.v(465): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 465 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789157 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(466) " "Verilog HDL Always Construct warning at counters.v(466): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 466 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789157 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(469) " "Verilog HDL Always Construct warning at counters.v(469): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 469 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789157 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(470) " "Verilog HDL Always Construct warning at counters.v(470): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 470 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789157 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(471) " "Verilog HDL Always Construct warning at counters.v(471): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 471 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789157 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(472) " "Verilog HDL Always Construct warning at counters.v(472): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 472 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789158 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(476) " "Verilog HDL Always Construct warning at counters.v(476): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 476 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789158 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(477) " "Verilog HDL Always Construct warning at counters.v(477): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 477 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789158 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "currstate counters.v(481) " "Verilog HDL Always Construct warning at counters.v(481): variable \"currstate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 481 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789158 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ches counters.v(482) " "Verilog HDL Always Construct warning at counters.v(482): variable \"ches\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 482 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789159 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count counters.v(482) " "Verilog HDL Always Construct warning at counters.v(482): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 482 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789159 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curradd counters.v(486) " "Verilog HDL Always Construct warning at counters.v(486): variable \"curradd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 486 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500933789159 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "curradd counters.v(420) " "Verilog HDL Always Construct warning at counters.v(420): inferring latch(es) for variable \"curradd\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 420 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500933789159 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "endadd counters.v(420) " "Verilog HDL Always Construct warning at counters.v(420): inferring latch(es) for variable \"endadd\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 420 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500933789159 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count counters.v(420) " "Verilog HDL Always Construct warning at counters.v(420): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 420 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500933789159 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "curstate counters.v(420) " "Verilog HDL Always Construct warning at counters.v(420): inferring latch(es) for variable \"curstate\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 420 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500933789159 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ches counters.v(420) " "Verilog HDL Always Construct warning at counters.v(420): inferring latch(es) for variable \"ches\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 420 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500933789159 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "actnex counters.v(420) " "Verilog HDL Always Construct warning at counters.v(420): inferring latch(es) for variable \"actnex\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 420 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500933789159 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "suc counters.v(420) " "Verilog HDL Always Construct warning at counters.v(420): inferring latch(es) for variable \"suc\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 420 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500933789159 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "suc counters.v(420) " "Inferred latch for \"suc\" at counters.v(420)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 420 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789161 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actnex counters.v(420) " "Inferred latch for \"actnex\" at counters.v(420)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 420 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789161 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ches\[0\] counters.v(420) " "Inferred latch for \"ches\[0\]\" at counters.v(420)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 420 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789161 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ches\[1\] counters.v(420) " "Inferred latch for \"ches\[1\]\" at counters.v(420)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 420 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789161 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] counters.v(420) " "Inferred latch for \"count\[0\]\" at counters.v(420)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 420 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789161 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] counters.v(420) " "Inferred latch for \"count\[1\]\" at counters.v(420)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 420 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789161 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] counters.v(420) " "Inferred latch for \"count\[2\]\" at counters.v(420)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 420 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789161 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[0\] counters.v(420) " "Inferred latch for \"endadd\[0\]\" at counters.v(420)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 420 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789161 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[1\] counters.v(420) " "Inferred latch for \"endadd\[1\]\" at counters.v(420)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 420 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789161 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[2\] counters.v(420) " "Inferred latch for \"endadd\[2\]\" at counters.v(420)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 420 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789161 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[3\] counters.v(420) " "Inferred latch for \"endadd\[3\]\" at counters.v(420)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 420 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789161 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[4\] counters.v(420) " "Inferred latch for \"endadd\[4\]\" at counters.v(420)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 420 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789161 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[5\] counters.v(420) " "Inferred latch for \"endadd\[5\]\" at counters.v(420)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 420 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789161 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[6\] counters.v(420) " "Inferred latch for \"endadd\[6\]\" at counters.v(420)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 420 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789161 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[7\] counters.v(420) " "Inferred latch for \"endadd\[7\]\" at counters.v(420)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 420 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789162 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[0\] counters.v(420) " "Inferred latch for \"curradd\[0\]\" at counters.v(420)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 420 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789162 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[1\] counters.v(420) " "Inferred latch for \"curradd\[1\]\" at counters.v(420)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 420 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789162 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[2\] counters.v(420) " "Inferred latch for \"curradd\[2\]\" at counters.v(420)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 420 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789162 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[3\] counters.v(420) " "Inferred latch for \"curradd\[3\]\" at counters.v(420)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 420 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789162 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[4\] counters.v(420) " "Inferred latch for \"curradd\[4\]\" at counters.v(420)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 420 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789162 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[5\] counters.v(420) " "Inferred latch for \"curradd\[5\]\" at counters.v(420)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 420 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789162 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[6\] counters.v(420) " "Inferred latch for \"curradd\[6\]\" at counters.v(420)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 420 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789162 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[7\] counters.v(420) " "Inferred latch for \"curradd\[7\]\" at counters.v(420)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 420 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933789162 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "llabs:labs\|painter:pt\|paint_chess:victory_chess\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"llabs:labs\|painter:pt\|paint_chess:victory_chess\|Div1\"" {  } { { "Project/display/painter.v" "Div1" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 583 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1500933809958 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "llabs:labs\|painter:pt\|paint_pic:paint_board\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"llabs:labs\|painter:pt\|paint_pic:paint_board\|Mult0\"" {  } { { "Project/display/painter.v" "Mult0" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1500933809958 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "llabs:labs\|painter:pt\|paint_chess:victory_chess\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"llabs:labs\|painter:pt\|paint_chess:victory_chess\|Mult6\"" {  } { { "Project/display/painter.v" "Mult6" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 583 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1500933809958 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "llabs:labs\|painter:pt\|paint_chess:victory_chess\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"llabs:labs\|painter:pt\|paint_chess:victory_chess\|Mult7\"" {  } { { "Project/display/painter.v" "Mult7" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 583 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1500933809958 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "llabs:labs\|painter:pt\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"llabs:labs\|painter:pt\|Mult0\"" {  } { { "Project/display/painter.v" "Mult0" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 287 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1500933809958 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1500933809958 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_divide:Div1\"" {  } { { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 583 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500933811070 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_divide:Div1 " "Instantiated megafunction \"llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933811070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933811070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933811070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933811070 ""}  } { { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 583 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1500933811070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/db/lpm_divide_hkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500933811113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933811113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500933811158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933811158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500933811272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933811272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500933811506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933811506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500933811590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933811590 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "llabs:labs\|painter:pt\|paint_pic:paint_board\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"llabs:labs\|painter:pt\|paint_pic:paint_board\|lpm_mult:Mult0\"" {  } { { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500933811727 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "llabs:labs\|painter:pt\|paint_pic:paint_board\|lpm_mult:Mult0 " "Instantiated megafunction \"llabs:labs\|painter:pt\|paint_pic:paint_board\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933811727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933811727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933811727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933811727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933811727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933811727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933811727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933811727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933811727 ""}  } { { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1500933811727 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "llabs:labs\|painter:pt\|paint_pic:paint_board\|lpm_mult:Mult0\|multcore:mult_core llabs:labs\|painter:pt\|paint_pic:paint_board\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"llabs:labs\|painter:pt\|paint_pic:paint_board\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"llabs:labs\|painter:pt\|paint_pic:paint_board\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500933811795 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "llabs:labs\|painter:pt\|paint_pic:paint_board\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder llabs:labs\|painter:pt\|paint_pic:paint_board\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"llabs:labs\|painter:pt\|paint_pic:paint_board\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"llabs:labs\|painter:pt\|paint_pic:paint_board\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500933811842 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "llabs:labs\|painter:pt\|paint_pic:paint_board\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] llabs:labs\|painter:pt\|paint_pic:paint_board\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"llabs:labs\|painter:pt\|paint_pic:paint_board\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"llabs:labs\|painter:pt\|paint_pic:paint_board\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500933811932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/db/add_sub_kgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500933811976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933811976 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "llabs:labs\|painter:pt\|paint_pic:paint_board\|lpm_mult:Mult0\|altshift:external_latency_ffs llabs:labs\|painter:pt\|paint_pic:paint_board\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"llabs:labs\|painter:pt\|paint_pic:paint_board\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"llabs:labs\|painter:pt\|paint_pic:paint_board\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500933812046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_mult:Mult6\"" {  } { { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 583 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500933812111 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_mult:Mult6 " "Instantiated megafunction \"llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933812111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933812111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933812111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933812111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933812111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933812111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933812111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933812111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933812111 ""}  } { { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 583 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1500933812111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l5t " "Found entity 1: mult_l5t" {  } { { "db/mult_l5t.tdf" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/db/mult_l5t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500933812155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933812155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_mult:Mult7\"" {  } { { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 583 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500933812291 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_mult:Mult7 " "Instantiated megafunction \"llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933812292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933812292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933812292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933812292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933812292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933812292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933812292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933812292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933812292 ""}  } { { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 583 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1500933812292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_m5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_m5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_m5t " "Found entity 1: mult_m5t" {  } { { "db/mult_m5t.tdf" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/db/mult_m5t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500933812361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933812361 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "llabs:labs\|painter:pt\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"llabs:labs\|painter:pt\|lpm_mult:Mult0\"" {  } { { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 287 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500933812451 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "llabs:labs\|painter:pt\|lpm_mult:Mult0 " "Instantiated megafunction \"llabs:labs\|painter:pt\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933812452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933812452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933812452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933812452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933812452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933812452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933812452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933812452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933812452 ""}  } { { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 287 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1500933812452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_73t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_73t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_73t " "Found entity 1: mult_73t" {  } { { "db/mult_73t.tdf" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/db/mult_73t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500933812524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933812524 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_mult:Mult7\|mult_m5t:auto_generated\|mac_mult1 " "Synthesized away node \"llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_mult:Mult7\|mult_m5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_m5t.tdf" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/db/mult_m5t.tdf" 40 2 0 } } { "lpm_mult.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 583 -1 0 } } { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 236 0 0 } } { "Project/display/llabs.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/llabs.v" 67 0 0 } } { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500933812743 "|Fivesons|llabs:labs|painter:pt|paint_chess:victory_chess|lpm_mult:Mult7|mult_m5t:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_mult:Mult7\|mult_m5t:auto_generated\|mac_mult3 " "Synthesized away node \"llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_mult:Mult7\|mult_m5t:auto_generated\|mac_mult3\"" {  } { { "db/mult_m5t.tdf" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/db/mult_m5t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 583 -1 0 } } { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 236 0 0 } } { "Project/display/llabs.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/llabs.v" 67 0 0 } } { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500933812743 "|Fivesons|llabs:labs|painter:pt|paint_chess:victory_chess|lpm_mult:Mult7|mult_m5t:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_mult:Mult7\|mult_m5t:auto_generated\|w158w\[0\] " "Synthesized away node \"llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_mult:Mult7\|mult_m5t:auto_generated\|w158w\[0\]\"" {  } { { "db/mult_m5t.tdf" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/db/mult_m5t.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 583 -1 0 } } { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 236 0 0 } } { "Project/display/llabs.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/llabs.v" 67 0 0 } } { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500933812743 "|Fivesons|llabs:labs|painter:pt|paint_chess:victory_chess|lpm_mult:Mult7|mult_m5t:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_mult:Mult7\|mult_m5t:auto_generated\|mac_out4 " "Synthesized away node \"llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_mult:Mult7\|mult_m5t:auto_generated\|mac_out4\"" {  } { { "db/mult_m5t.tdf" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/db/mult_m5t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 583 -1 0 } } { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 236 0 0 } } { "Project/display/llabs.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/llabs.v" 67 0 0 } } { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500933812743 "|Fivesons|llabs:labs|painter:pt|paint_chess:victory_chess|lpm_mult:Mult7|mult_m5t:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_mult:Mult6\|mult_l5t:auto_generated\|mac_mult1 " "Synthesized away node \"llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_mult:Mult6\|mult_l5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l5t.tdf" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/db/mult_l5t.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 583 -1 0 } } { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 236 0 0 } } { "Project/display/llabs.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/llabs.v" 67 0 0 } } { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500933812743 "|Fivesons|llabs:labs|painter:pt|paint_chess:victory_chess|lpm_mult:Mult6|mult_l5t:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_mult:Mult6\|mult_l5t:auto_generated\|mac_out2 " "Synthesized away node \"llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_mult:Mult6\|mult_l5t:auto_generated\|mac_out2\"" {  } { { "db/mult_l5t.tdf" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/db/mult_l5t.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 583 -1 0 } } { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 236 0 0 } } { "Project/display/llabs.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/llabs.v" 67 0 0 } } { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500933812743 "|Fivesons|llabs:labs|painter:pt|paint_chess:victory_chess|lpm_mult:Mult6|mult_l5t:auto_generated|mac_out2"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1500933812743 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1500933812743 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1500933813278 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "overall_check:oc\|horizontal_check:ck0\|curradd\[4\] overall_check:oc\|horizontal_check:ck0\|endadd\[4\] " "Duplicate LATCH primitive \"overall_check:oc\|horizontal_check:ck0\|curradd\[4\]\" merged with LATCH primitive \"overall_check:oc\|horizontal_check:ck0\|endadd\[4\]\"" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933813346 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "overall_check:oc\|horizontal_check:ck0\|curradd\[5\] overall_check:oc\|horizontal_check:ck0\|endadd\[5\] " "Duplicate LATCH primitive \"overall_check:oc\|horizontal_check:ck0\|curradd\[5\]\" merged with LATCH primitive \"overall_check:oc\|horizontal_check:ck0\|endadd\[5\]\"" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933813346 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "overall_check:oc\|horizontal_check:ck0\|curradd\[6\] overall_check:oc\|horizontal_check:ck0\|endadd\[6\] " "Duplicate LATCH primitive \"overall_check:oc\|horizontal_check:ck0\|curradd\[6\]\" merged with LATCH primitive \"overall_check:oc\|horizontal_check:ck0\|endadd\[6\]\"" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933813346 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "overall_check:oc\|horizontal_check:ck0\|curradd\[7\] overall_check:oc\|horizontal_check:ck0\|endadd\[7\] " "Duplicate LATCH primitive \"overall_check:oc\|horizontal_check:ck0\|curradd\[7\]\" merged with LATCH primitive \"overall_check:oc\|horizontal_check:ck0\|endadd\[7\]\"" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933813346 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "overall_check:oc\|verticle_check:ck1\|curradd\[0\] overall_check:oc\|verticle_check:ck1\|endadd\[0\] " "Duplicate LATCH primitive \"overall_check:oc\|verticle_check:ck1\|curradd\[0\]\" merged with LATCH primitive \"overall_check:oc\|verticle_check:ck1\|endadd\[0\]\"" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933813346 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "overall_check:oc\|verticle_check:ck1\|curradd\[1\] overall_check:oc\|verticle_check:ck1\|endadd\[1\] " "Duplicate LATCH primitive \"overall_check:oc\|verticle_check:ck1\|curradd\[1\]\" merged with LATCH primitive \"overall_check:oc\|verticle_check:ck1\|endadd\[1\]\"" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933813346 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "overall_check:oc\|verticle_check:ck1\|curradd\[2\] overall_check:oc\|verticle_check:ck1\|endadd\[2\] " "Duplicate LATCH primitive \"overall_check:oc\|verticle_check:ck1\|curradd\[2\]\" merged with LATCH primitive \"overall_check:oc\|verticle_check:ck1\|endadd\[2\]\"" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933813346 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "overall_check:oc\|verticle_check:ck1\|curradd\[3\] overall_check:oc\|verticle_check:ck1\|endadd\[3\] " "Duplicate LATCH primitive \"overall_check:oc\|verticle_check:ck1\|curradd\[3\]\" merged with LATCH primitive \"overall_check:oc\|verticle_check:ck1\|endadd\[3\]\"" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500933813346 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1500933813346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[6\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813357 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[14\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813357 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[18\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813357 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[26\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813357 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[2\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813357 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[10\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813357 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[22\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813357 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[30\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813357 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[16\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813357 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[20\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813357 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[8\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813357 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[12\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813357 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[0\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813357 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[4\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813357 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[24\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813357 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[28\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813358 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[23\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813358 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[19\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813358 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[21\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813358 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[17\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813358 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[13\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813358 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[11\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813358 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[9\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813358 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[15\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813358 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[5\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813358 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[3\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813358 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[1\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813358 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[7\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813358 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[31\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813358 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[29\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813358 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[27\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813358 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[25\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813359 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|control:counters_control\|final_suc " "Latch overall_check:oc\|control:counters_control\|final_suc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|control:counters_control\|current_state.SUCCESS " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|control:counters_control\|current_state.SUCCESS" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813359 ""}  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|control:counters_control\|final_fai " "Latch overall_check:oc\|control:counters_control\|final_fai has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|control:counters_control\|current_state.FAIL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|control:counters_control\|current_state.FAIL" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813359 ""}  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|control:counters_control\|next_state.SUCCESS_492 " "Latch overall_check:oc\|control:counters_control\|next_state.SUCCESS_492 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|control:counters_control\|current_state.SUCCESS " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|control:counters_control\|current_state.SUCCESS" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813359 ""}  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 84 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|control:counters_control\|next_state.FAIL_472 " "Latch overall_check:oc\|control:counters_control\|next_state.FAIL_472 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean2_check:ck3\|actnex " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean2_check:ck3\|actnex" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 420 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813359 ""}  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 84 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|horizontal_check:ck0\|actnex " "Latch overall_check:oc\|horizontal_check:ck0\|actnex has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|horizontal_check:ck0\|curr_state.FAIL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|horizontal_check:ck0\|curr_state.FAIL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813359 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|verticle_check:ck1\|actnex " "Latch overall_check:oc\|verticle_check:ck1\|actnex has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|verticle_check:ck1\|curr_state.FAIL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|verticle_check:ck1\|curr_state.FAIL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813359 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean1_check:ck2\|actnex " "Latch overall_check:oc\|lean1_check:ck2\|actnex has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean1_check:ck2\|curr_state.FAIL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean1_check:ck2\|curr_state.FAIL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 229 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813359 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 276 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean2_check:ck3\|actnex " "Latch overall_check:oc\|lean2_check:ck3\|actnex has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean2_check:ck3\|curr_state.FAIL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean2_check:ck3\|curr_state.FAIL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813359 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 420 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|horizontal_check:ck0\|suc " "Latch overall_check:oc\|horizontal_check:ck0\|suc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|horizontal_check:ck0\|curr_state.SUCCESS " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|horizontal_check:ck0\|curr_state.SUCCESS" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813359 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|verticle_check:ck1\|suc " "Latch overall_check:oc\|verticle_check:ck1\|suc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|verticle_check:ck1\|curr_state.SUCCESS " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|verticle_check:ck1\|curr_state.SUCCESS" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813359 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean1_check:ck2\|suc " "Latch overall_check:oc\|lean1_check:ck2\|suc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean1_check:ck2\|curr_state.SUCCESS " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean1_check:ck2\|curr_state.SUCCESS" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 229 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813359 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 276 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean2_check:ck3\|suc " "Latch overall_check:oc\|lean2_check:ck3\|suc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean2_check:ck3\|curr_state.SUCCESS " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean2_check:ck3\|curr_state.SUCCESS" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813359 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 420 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|horizontal_check:ck0\|endadd\[0\] " "Latch overall_check:oc\|horizontal_check:ck0\|endadd\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813359 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|horizontal_check:ck0\|endadd\[1\] " "Latch overall_check:oc\|horizontal_check:ck0\|endadd\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813359 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|horizontal_check:ck0\|endadd\[2\] " "Latch overall_check:oc\|horizontal_check:ck0\|endadd\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813360 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|horizontal_check:ck0\|endadd\[3\] " "Latch overall_check:oc\|horizontal_check:ck0\|endadd\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813360 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|horizontal_check:ck0\|endadd\[4\] " "Latch overall_check:oc\|horizontal_check:ck0\|endadd\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813360 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|horizontal_check:ck0\|endadd\[5\] " "Latch overall_check:oc\|horizontal_check:ck0\|endadd\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813360 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|horizontal_check:ck0\|endadd\[6\] " "Latch overall_check:oc\|horizontal_check:ck0\|endadd\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813360 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|horizontal_check:ck0\|endadd\[7\] " "Latch overall_check:oc\|horizontal_check:ck0\|endadd\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813360 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|verticle_check:ck1\|endadd\[0\] " "Latch overall_check:oc\|verticle_check:ck1\|endadd\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813360 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|verticle_check:ck1\|endadd\[1\] " "Latch overall_check:oc\|verticle_check:ck1\|endadd\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813360 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|verticle_check:ck1\|endadd\[2\] " "Latch overall_check:oc\|verticle_check:ck1\|endadd\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813360 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|verticle_check:ck1\|endadd\[3\] " "Latch overall_check:oc\|verticle_check:ck1\|endadd\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813360 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|verticle_check:ck1\|endadd\[4\] " "Latch overall_check:oc\|verticle_check:ck1\|endadd\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813360 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|verticle_check:ck1\|endadd\[5\] " "Latch overall_check:oc\|verticle_check:ck1\|endadd\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813360 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|verticle_check:ck1\|endadd\[6\] " "Latch overall_check:oc\|verticle_check:ck1\|endadd\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813360 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|verticle_check:ck1\|endadd\[7\] " "Latch overall_check:oc\|verticle_check:ck1\|endadd\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813360 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean1_check:ck2\|endadd\[0\] " "Latch overall_check:oc\|lean1_check:ck2\|endadd\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 229 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813361 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 276 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean1_check:ck2\|endadd\[1\] " "Latch overall_check:oc\|lean1_check:ck2\|endadd\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 229 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813361 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 276 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean1_check:ck2\|endadd\[2\] " "Latch overall_check:oc\|lean1_check:ck2\|endadd\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 229 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813361 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 276 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean1_check:ck2\|endadd\[3\] " "Latch overall_check:oc\|lean1_check:ck2\|endadd\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 229 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813361 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 276 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean1_check:ck2\|endadd\[4\] " "Latch overall_check:oc\|lean1_check:ck2\|endadd\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 229 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813361 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 276 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean1_check:ck2\|endadd\[5\] " "Latch overall_check:oc\|lean1_check:ck2\|endadd\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 229 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813361 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 276 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean1_check:ck2\|endadd\[6\] " "Latch overall_check:oc\|lean1_check:ck2\|endadd\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 229 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813361 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 276 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean1_check:ck2\|endadd\[7\] " "Latch overall_check:oc\|lean1_check:ck2\|endadd\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 229 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813361 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 276 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean2_check:ck3\|endadd\[0\] " "Latch overall_check:oc\|lean2_check:ck3\|endadd\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813361 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 420 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean2_check:ck3\|endadd\[1\] " "Latch overall_check:oc\|lean2_check:ck3\|endadd\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813361 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 420 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean2_check:ck3\|endadd\[2\] " "Latch overall_check:oc\|lean2_check:ck3\|endadd\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813361 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 420 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean2_check:ck3\|endadd\[3\] " "Latch overall_check:oc\|lean2_check:ck3\|endadd\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813361 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 420 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean2_check:ck3\|endadd\[4\] " "Latch overall_check:oc\|lean2_check:ck3\|endadd\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813361 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 420 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean2_check:ck3\|endadd\[5\] " "Latch overall_check:oc\|lean2_check:ck3\|endadd\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813362 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 420 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean2_check:ck3\|endadd\[6\] " "Latch overall_check:oc\|lean2_check:ck3\|endadd\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813362 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 420 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean2_check:ck3\|endadd\[7\] " "Latch overall_check:oc\|lean2_check:ck3\|endadd\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813362 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 420 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|horizontal_check:ck0\|count\[0\] " "Latch overall_check:oc\|horizontal_check:ck0\|count\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|horizontal_check:ck0\|curr_state.COUNT " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|horizontal_check:ck0\|curr_state.COUNT" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813362 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|horizontal_check:ck0\|count\[1\] " "Latch overall_check:oc\|horizontal_check:ck0\|count\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|horizontal_check:ck0\|curr_state.COUNT " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|horizontal_check:ck0\|curr_state.COUNT" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813362 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|horizontal_check:ck0\|count\[2\] " "Latch overall_check:oc\|horizontal_check:ck0\|count\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|horizontal_check:ck0\|curr_state.COUNT " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|horizontal_check:ck0\|curr_state.COUNT" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813362 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|verticle_check:ck1\|count\[0\] " "Latch overall_check:oc\|verticle_check:ck1\|count\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|verticle_check:ck1\|curr_state.COUNT " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|verticle_check:ck1\|curr_state.COUNT" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813362 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|verticle_check:ck1\|count\[1\] " "Latch overall_check:oc\|verticle_check:ck1\|count\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|verticle_check:ck1\|curr_state.COUNT " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|verticle_check:ck1\|curr_state.COUNT" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813362 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|verticle_check:ck1\|count\[2\] " "Latch overall_check:oc\|verticle_check:ck1\|count\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|verticle_check:ck1\|curr_state.COUNT " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|verticle_check:ck1\|curr_state.COUNT" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813362 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean1_check:ck2\|count\[0\] " "Latch overall_check:oc\|lean1_check:ck2\|count\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean1_check:ck2\|curr_state.COUNT " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean1_check:ck2\|curr_state.COUNT" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 229 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813362 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 276 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean1_check:ck2\|count\[1\] " "Latch overall_check:oc\|lean1_check:ck2\|count\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean1_check:ck2\|curr_state.COUNT " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean1_check:ck2\|curr_state.COUNT" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 229 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813362 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 276 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean1_check:ck2\|count\[2\] " "Latch overall_check:oc\|lean1_check:ck2\|count\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean1_check:ck2\|curr_state.COUNT " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean1_check:ck2\|curr_state.COUNT" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 229 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813362 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 276 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean2_check:ck3\|count\[1\] " "Latch overall_check:oc\|lean2_check:ck3\|count\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean2_check:ck3\|curr_state.COUNT " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean2_check:ck3\|curr_state.COUNT" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813362 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 420 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean2_check:ck3\|count\[0\] " "Latch overall_check:oc\|lean2_check:ck3\|count\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean2_check:ck3\|curr_state.COUNT " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean2_check:ck3\|curr_state.COUNT" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813362 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 420 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean2_check:ck3\|count\[2\] " "Latch overall_check:oc\|lean2_check:ck3\|count\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean2_check:ck3\|curr_state.COUNT " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean2_check:ck3\|curr_state.COUNT" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813363 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 420 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|control:counters_control\|next_state.LEAN_ONE_CHECK_572 " "Latch overall_check:oc\|control:counters_control\|next_state.LEAN_ONE_CHECK_572 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|verticle_check:ck1\|actnex " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|verticle_check:ck1\|actnex" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813363 ""}  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 84 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|control:counters_control\|next_state.LEAN_TWO_CHECK_532 " "Latch overall_check:oc\|control:counters_control\|next_state.LEAN_TWO_CHECK_532 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean1_check:ck2\|actnex " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean1_check:ck2\|actnex" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 276 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813363 ""}  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 84 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|control:counters_control\|next_state.VERTI_CHECK_612 " "Latch overall_check:oc\|control:counters_control\|next_state.VERTI_CHECK_612 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|horizontal_check:ck0\|actnex " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|horizontal_check:ck0\|actnex" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813363 ""}  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 84 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|horizontal_check:ck0\|ches\[0\] " "Latch overall_check:oc\|horizontal_check:ck0\|ches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813363 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|horizontal_check:ck0\|ches\[1\] " "Latch overall_check:oc\|horizontal_check:ck0\|ches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813363 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|verticle_check:ck1\|ches\[0\] " "Latch overall_check:oc\|verticle_check:ck1\|ches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813363 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|verticle_check:ck1\|ches\[1\] " "Latch overall_check:oc\|verticle_check:ck1\|ches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813363 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean1_check:ck2\|ches\[0\] " "Latch overall_check:oc\|lean1_check:ck2\|ches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 229 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813363 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 276 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean1_check:ck2\|ches\[1\] " "Latch overall_check:oc\|lean1_check:ck2\|ches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 229 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813363 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 276 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean2_check:ck3\|ches\[0\] " "Latch overall_check:oc\|lean2_check:ck3\|ches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813363 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 420 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean2_check:ck3\|ches\[1\] " "Latch overall_check:oc\|lean2_check:ck3\|ches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 373 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500933813363 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 420 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500933813363 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500933816338 "|Fivesons|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1500933816338 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1500933816559 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "76 " "76 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1500933826877 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/courses/courses/cscb58s17/lishuha2/git/fivesons/output_files/Fivesons.map.smsg " "Generated suppressed messages file /courses/courses/cscb58s17/lishuha2/git/fivesons/output_files/Fivesons.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933827059 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1500933827714 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500933827714 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500933828275 "|Fivesons|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500933828275 "|Fivesons|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500933828275 "|Fivesons|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500933828275 "|Fivesons|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500933828275 "|Fivesons|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500933828275 "|Fivesons|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500933828275 "|Fivesons|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500933828275 "|Fivesons|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500933828275 "|Fivesons|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500933828275 "|Fivesons|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500933828275 "|Fivesons|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500933828275 "|Fivesons|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500933828275 "|Fivesons|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500933828275 "|Fivesons|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500933828275 "|Fivesons|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500933828275 "|Fivesons|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500933828275 "|Fivesons|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1500933828275 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6594 " "Implemented 6594 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1500933828276 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1500933828276 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6525 " "Implemented 6525 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1500933828276 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1500933828276 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1500933828276 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1500933828276 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1500933828276 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 381 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 381 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1420 " "Peak virtual memory: 1420 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1500933828479 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 24 18:03:48 2017 " "Processing ended: Mon Jul 24 18:03:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1500933828479 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1500933828479 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1500933828479 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1500933828479 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1500933829405 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1500933829408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 24 18:03:49 2017 " "Processing started: Mon Jul 24 18:03:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1500933829408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1500933829408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Fivesons -c Fivesons " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Fivesons -c Fivesons" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1500933829408 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1500933829448 ""}
{ "Info" "0" "" "Project  = Fivesons" {  } {  } 0 0 "Project  = Fivesons" 0 0 "Fitter" 0 0 1500933829449 ""}
{ "Info" "0" "" "Revision = Fivesons" {  } {  } 0 0 "Revision = Fivesons" 0 0 "Fitter" 0 0 1500933829449 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1500933829627 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Fivesons EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Fivesons\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1500933829657 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1500933829685 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1500933829685 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "llabs:labs\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|pll Cyclone IV E PLL " "Implemented PLL \"llabs:labs\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "llabs:labs\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for llabs:labs\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 1502 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1500933829740 ""}  } { { "altpll.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 1502 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1500933829740 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1500933830069 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1500933830073 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1500933830158 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1500933830158 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1500933830158 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1500933830158 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1500933830158 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1500933830158 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1500933830158 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1500933830158 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1500933830158 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1500933830158 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 9485 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1500933830166 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 9487 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1500933830166 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 9489 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1500933830166 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 9491 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1500933830166 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 9493 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1500933830166 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1500933830166 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1500933830169 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1500933831249 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "58 58 " "No exact pin location assignment(s) for 58 pins of 58 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1500933831717 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "657 " "TimeQuest Timing Analyzer is analyzing 657 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1500933832494 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Fivesons.sdc " "Synopsys Design Constraints File file not found: 'Fivesons.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1500933832500 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1500933832501 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1500933832525 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "pointer_reset~0\|combout " "Node \"pointer_reset~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500933832538 ""} { "Warning" "WSTA_SCC_NODE" "pointer_reset~0\|datac " "Node \"pointer_reset~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500933832538 ""}  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1500933832538 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "check_activate~0\|combout " "Node \"check_activate~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500933832538 ""} { "Warning" "WSTA_SCC_NODE" "check_activate~0\|datad " "Node \"check_activate~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500933832538 ""}  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1500933832538 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "check_reset~0\|combout " "Node \"check_reset~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500933832538 ""} { "Warning" "WSTA_SCC_NODE" "check_reset~0\|datad " "Node \"check_reset~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500933832538 ""}  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1500933832538 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "play~0\|combout " "Node \"play~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500933832539 ""} { "Warning" "WSTA_SCC_NODE" "play~0\|datad " "Node \"play~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500933832539 ""}  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1500933832539 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mx1\|out\[0\]~4  from: datad  to: combout " "Cell: mx1\|out\[0\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500933832547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mx1\|out\[1\]~5  from: datad  to: combout " "Cell: mx1\|out\[1\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500933832547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mx1\|out\[2\]~6  from: datad  to: combout " "Cell: mx1\|out\[2\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500933832547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mx1\|out\[3\]~7  from: datad  to: combout " "Cell: mx1\|out\[3\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500933832547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mx1\|out\[4\]~0  from: datad  to: combout " "Cell: mx1\|out\[4\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500933832547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mx1\|out\[5\]~1  from: datad  to: combout " "Cell: mx1\|out\[5\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500933832547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mx1\|out\[6\]~2  from: datad  to: combout " "Cell: mx1\|out\[6\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500933832547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mx1\|out\[7\]~3  from: datad  to: combout " "Cell: mx1\|out\[7\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500933832547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: oc\|counters_control\|Selector29~4  from: datad  to: combout " "Cell: oc\|counters_control\|Selector29~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500933832547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: p2\|pulse  from: datad  to: combout " "Cell: p2\|pulse  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500933832547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: play~0  from: datac  to: combout " "Cell: play~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500933832547 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1500933832547 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1500933832569 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1500933832576 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1500933832581 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLOCK_50~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1500933832995 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "curr_state.END_ROUND " "Destination node curr_state.END_ROUND" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 1902 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832995 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pospulse_gen:p2\|state " "Destination node pospulse_gen:p2\|state" {  } { { "Project/logic_part/pospulse_gen.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/pospulse_gen.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 3232 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832995 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "curr_state.END_CHECK " "Destination node curr_state.END_CHECK" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 1901 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832995 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "curr_state.BEGIN_PLAY " "Destination node curr_state.BEGIN_PLAY" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 1898 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832995 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "curr_state.WAIT_SELECT " "Destination node curr_state.WAIT_SELECT" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 1896 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832995 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "curr_state.WIN " "Destination node curr_state.WIN" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 1895 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832995 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "overall_check:oc\|control:counters_control\|current_state.SUCCESS " "Destination node overall_check:oc\|control:counters_control\|current_state.SUCCESS" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 71 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 1387 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832995 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "overall_check:oc\|control:counters_control\|current_state.LEAN_TWO_WAIT " "Destination node overall_check:oc\|control:counters_control\|current_state.LEAN_TWO_WAIT" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 71 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 1386 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832995 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "overall_check:oc\|control:counters_control\|current_state.VERTI_WAIT " "Destination node overall_check:oc\|control:counters_control\|current_state.VERTI_WAIT" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 71 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 1382 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832995 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "overall_check:oc\|control:counters_control\|current_state.LEAN_ONE_WAIT " "Destination node overall_check:oc\|control:counters_control\|current_state.LEAN_ONE_WAIT" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 71 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 1384 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832995 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1500933832995 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1500933832995 ""}  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 9475 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1500933832995 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "llabs:labs\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node llabs:labs\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1500933832995 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1500933832995 ""}  } { { "altpll.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 540 3 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 1502 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1500933832995 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pospulse_gen:p2\|pulse  " "Automatically promoted node pospulse_gen:p2\|pulse " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1500933832996 ""}  } { { "Project/logic_part/pospulse_gen.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/pospulse_gen.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 3233 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1500933832996 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin15\|Enable_select:enableEachPoint\|Decoder0~0  " "Automatically promoted node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin15\|Enable_select:enableEachPoint\|Decoder0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1500933832996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin3\|Enable_select:enableEachPoint\|out\[9\]~4 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin3\|Enable_select:enableEachPoint\|out\[9\]~4" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6313 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin7\|Enable_select:enableEachPoint\|out\[9\]~1 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin7\|Enable_select:enableEachPoint\|out\[9\]~1" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6320 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin9\|Enable_select:enableEachPoint\|out\[9\]~0 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin9\|Enable_select:enableEachPoint\|out\[9\]~0" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6322 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin13\|Enable_select:enableEachPoint\|out\[9\]~1 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin13\|Enable_select:enableEachPoint\|out\[9\]~1" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6326 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin1\|Enable_select:enableEachPoint\|out\[9\]~0 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin1\|Enable_select:enableEachPoint\|out\[9\]~0" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6328 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin5\|Enable_select:enableEachPoint\|out\[9\]~1 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin5\|Enable_select:enableEachPoint\|out\[9\]~1" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6332 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin11\|Enable_select:enableEachPoint\|out\[9\]~0 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin11\|Enable_select:enableEachPoint\|out\[9\]~0" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6334 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin15\|Enable_select:enableEachPoint\|out\[9\]~1 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin15\|Enable_select:enableEachPoint\|out\[9\]~1" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6338 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin2\|Enable_select:enableEachPoint\|out\[9\]~10 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin2\|Enable_select:enableEachPoint\|out\[9\]~10" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6367 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin10\|Enable_select:enableEachPoint\|out\[9\]~3 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin10\|Enable_select:enableEachPoint\|out\[9\]~3" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6370 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1500933832996 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1500933832996 ""}  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6312 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1500933832996 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin15\|Enable_select:enableEachPoint\|Decoder0~1  " "Automatically promoted node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin15\|Enable_select:enableEachPoint\|Decoder0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1500933832996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin7\|Enable_select:enableEachPoint\|out\[1\]~0 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin7\|Enable_select:enableEachPoint\|out\[1\]~0" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6318 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin3\|Enable_select:enableEachPoint\|out\[1\]~5 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin3\|Enable_select:enableEachPoint\|out\[1\]~5" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6319 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin13\|Enable_select:enableEachPoint\|out\[1\]~0 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin13\|Enable_select:enableEachPoint\|out\[1\]~0" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6324 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin9\|Enable_select:enableEachPoint\|out\[1\]~1 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin9\|Enable_select:enableEachPoint\|out\[1\]~1" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6325 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin5\|Enable_select:enableEachPoint\|out\[1\]~0 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin5\|Enable_select:enableEachPoint\|out\[1\]~0" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6330 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin1\|Enable_select:enableEachPoint\|out\[1\]~1 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin1\|Enable_select:enableEachPoint\|out\[1\]~1" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6331 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin15\|Enable_select:enableEachPoint\|out\[1\]~0 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin15\|Enable_select:enableEachPoint\|out\[1\]~0" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6336 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin11\|Enable_select:enableEachPoint\|out\[1\]~1 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin11\|Enable_select:enableEachPoint\|out\[1\]~1" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6337 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin10\|Enable_select:enableEachPoint\|out\[1\]~2 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin10\|Enable_select:enableEachPoint\|out\[1\]~2" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6368 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin2\|Enable_select:enableEachPoint\|out\[1\]~11 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin2\|Enable_select:enableEachPoint\|out\[1\]~11" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6369 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1500933832996 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1500933832996 ""}  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6317 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1500933832996 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin15\|Enable_select:enableEachPoint\|Decoder0~10  " "Automatically promoted node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin15\|Enable_select:enableEachPoint\|Decoder0~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1500933832996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin9\|Enable_select:enableEachPoint\|out\[0\]~10 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin9\|Enable_select:enableEachPoint\|out\[0\]~10" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6506 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin10\|Enable_select:enableEachPoint\|out\[0\]~10 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin10\|Enable_select:enableEachPoint\|out\[0\]~10" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6507 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin8\|Enable_select:enableEachPoint\|out\[0\]~10 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin8\|Enable_select:enableEachPoint\|out\[0\]~10" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6508 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin11\|Enable_select:enableEachPoint\|out\[0\]~10 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin11\|Enable_select:enableEachPoint\|out\[0\]~10" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6509 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin5\|Enable_select:enableEachPoint\|out\[0\]~10 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin5\|Enable_select:enableEachPoint\|out\[0\]~10" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6510 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin6\|Enable_select:enableEachPoint\|out\[0\]~10 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin6\|Enable_select:enableEachPoint\|out\[0\]~10" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6511 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin4\|Enable_select:enableEachPoint\|out\[0\]~10 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin4\|Enable_select:enableEachPoint\|out\[0\]~10" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6512 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin7\|Enable_select:enableEachPoint\|out\[0\]~10 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin7\|Enable_select:enableEachPoint\|out\[0\]~10" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6513 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin1\|Enable_select:enableEachPoint\|out\[0\]~10 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin1\|Enable_select:enableEachPoint\|out\[0\]~10" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6514 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin2\|Enable_select:enableEachPoint\|out\[0\]~19 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin2\|Enable_select:enableEachPoint\|out\[0\]~19" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6515 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1500933832996 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1500933832996 ""}  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6505 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1500933832996 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin15\|Enable_select:enableEachPoint\|Decoder0~11  " "Automatically promoted node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin15\|Enable_select:enableEachPoint\|Decoder0~11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1500933832997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin12\|Enable_select:enableEachPoint\|out\[12\]~16 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin12\|Enable_select:enableEachPoint\|out\[12\]~16" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6523 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin9\|Enable_select:enableEachPoint\|out\[12\]~11 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin9\|Enable_select:enableEachPoint\|out\[12\]~11" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6524 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin8\|Enable_select:enableEachPoint\|out\[12\]~11 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin8\|Enable_select:enableEachPoint\|out\[12\]~11" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6525 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin13\|Enable_select:enableEachPoint\|out\[12\]~11 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin13\|Enable_select:enableEachPoint\|out\[12\]~11" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6526 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin3\|Enable_select:enableEachPoint\|out\[12\]~15 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin3\|Enable_select:enableEachPoint\|out\[12\]~15" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6527 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin6\|Enable_select:enableEachPoint\|out\[12\]~11 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin6\|Enable_select:enableEachPoint\|out\[12\]~11" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6528 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin7\|Enable_select:enableEachPoint\|out\[12\]~11 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin7\|Enable_select:enableEachPoint\|out\[12\]~11" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6531 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin1\|Enable_select:enableEachPoint\|out\[12\]~11 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin1\|Enable_select:enableEachPoint\|out\[12\]~11" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6532 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin4\|Enable_select:enableEachPoint\|out\[12\]~11 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin4\|Enable_select:enableEachPoint\|out\[12\]~11" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6533 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin0\|Enable_select:enableEachPoint\|out\[12\]~11 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin0\|Enable_select:enableEachPoint\|out\[12\]~11" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6534 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1500933832997 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1500933832997 ""}  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6522 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1500933832997 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin15\|Enable_select:enableEachPoint\|Decoder0~12  " "Automatically promoted node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin15\|Enable_select:enableEachPoint\|Decoder0~12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1500933832997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin5\|Enable_select:enableEachPoint\|out\[11\]~12 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin5\|Enable_select:enableEachPoint\|out\[11\]~12" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6541 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin12\|Enable_select:enableEachPoint\|out\[11\]~18 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin12\|Enable_select:enableEachPoint\|out\[11\]~18" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6549 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin4\|Enable_select:enableEachPoint\|out\[11\]~13 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin4\|Enable_select:enableEachPoint\|out\[11\]~13" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6553 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin13\|Enable_select:enableEachPoint\|out\[11\]~12 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin13\|Enable_select:enableEachPoint\|out\[11\]~12" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6556 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin10\|Enable_select:enableEachPoint\|out\[11\]~13 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin10\|Enable_select:enableEachPoint\|out\[11\]~13" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6566 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin2\|Enable_select:enableEachPoint\|out\[11\]~23 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin2\|Enable_select:enableEachPoint\|out\[11\]~23" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6570 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin11\|Enable_select:enableEachPoint\|out\[11\]~13 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin11\|Enable_select:enableEachPoint\|out\[11\]~13" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6574 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin1\|Enable_select:enableEachPoint\|out\[11\]~13 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin1\|Enable_select:enableEachPoint\|out\[11\]~13" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6578 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin8\|Enable_select:enableEachPoint\|out\[11\]~13 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin8\|Enable_select:enableEachPoint\|out\[11\]~13" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6582 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin0\|Enable_select:enableEachPoint\|out\[11\]~13 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin0\|Enable_select:enableEachPoint\|out\[11\]~13" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6586 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1500933832997 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1500933832997 ""}  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6540 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1500933832997 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin15\|Enable_select:enableEachPoint\|Decoder0~13  " "Automatically promoted node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin15\|Enable_select:enableEachPoint\|Decoder0~13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1500933832997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin5\|Enable_select:enableEachPoint\|out\[7\]~13 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin5\|Enable_select:enableEachPoint\|out\[7\]~13" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6543 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin12\|Enable_select:enableEachPoint\|out\[7\]~17 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin12\|Enable_select:enableEachPoint\|out\[7\]~17" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6548 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin4\|Enable_select:enableEachPoint\|out\[7\]~12 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin4\|Enable_select:enableEachPoint\|out\[7\]~12" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6552 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin13\|Enable_select:enableEachPoint\|out\[7\]~13 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin13\|Enable_select:enableEachPoint\|out\[7\]~13" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6557 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin3\|Enable_select:enableEachPoint\|out\[7\]~16 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin3\|Enable_select:enableEachPoint\|out\[7\]~16" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6560 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin10\|Enable_select:enableEachPoint\|out\[7\]~12 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin10\|Enable_select:enableEachPoint\|out\[7\]~12" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6565 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin2\|Enable_select:enableEachPoint\|out\[7\]~22 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin2\|Enable_select:enableEachPoint\|out\[7\]~22" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6569 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin11\|Enable_select:enableEachPoint\|out\[7\]~12 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin11\|Enable_select:enableEachPoint\|out\[7\]~12" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6573 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin1\|Enable_select:enableEachPoint\|out\[7\]~12 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin1\|Enable_select:enableEachPoint\|out\[7\]~12" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6577 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin8\|Enable_select:enableEachPoint\|out\[7\]~12 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin8\|Enable_select:enableEachPoint\|out\[7\]~12" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6581 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1500933832997 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1500933832997 ""}  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6542 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1500933832997 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin15\|Enable_select:enableEachPoint\|Decoder0~14  " "Automatically promoted node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin15\|Enable_select:enableEachPoint\|Decoder0~14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1500933832997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin5\|Enable_select:enableEachPoint\|out\[3\]~14 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin5\|Enable_select:enableEachPoint\|out\[3\]~14" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6545 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin12\|Enable_select:enableEachPoint\|out\[3\]~19 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin12\|Enable_select:enableEachPoint\|out\[3\]~19" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6550 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin4\|Enable_select:enableEachPoint\|out\[3\]~14 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin4\|Enable_select:enableEachPoint\|out\[3\]~14" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6554 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin13\|Enable_select:enableEachPoint\|out\[3\]~14 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin13\|Enable_select:enableEachPoint\|out\[3\]~14" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6558 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin3\|Enable_select:enableEachPoint\|out\[3\]~19 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin3\|Enable_select:enableEachPoint\|out\[3\]~19" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6563 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin10\|Enable_select:enableEachPoint\|out\[3\]~14 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin10\|Enable_select:enableEachPoint\|out\[3\]~14" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6567 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin2\|Enable_select:enableEachPoint\|out\[3\]~24 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin2\|Enable_select:enableEachPoint\|out\[3\]~24" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6571 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin11\|Enable_select:enableEachPoint\|out\[3\]~14 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin11\|Enable_select:enableEachPoint\|out\[3\]~14" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6575 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin1\|Enable_select:enableEachPoint\|out\[3\]~14 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin1\|Enable_select:enableEachPoint\|out\[3\]~14" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6579 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin8\|Enable_select:enableEachPoint\|out\[3\]~14 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin8\|Enable_select:enableEachPoint\|out\[3\]~14" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6583 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1500933832997 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1500933832997 ""}  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6544 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1500933832997 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin15\|Enable_select:enableEachPoint\|Decoder0~15  " "Automatically promoted node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin15\|Enable_select:enableEachPoint\|Decoder0~15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1500933832998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin5\|Enable_select:enableEachPoint\|out\[15\]~15 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin5\|Enable_select:enableEachPoint\|out\[15\]~15" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6547 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin12\|Enable_select:enableEachPoint\|out\[15\]~20 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin12\|Enable_select:enableEachPoint\|out\[15\]~20" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6551 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin4\|Enable_select:enableEachPoint\|out\[15\]~15 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin4\|Enable_select:enableEachPoint\|out\[15\]~15" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6555 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin13\|Enable_select:enableEachPoint\|out\[15\]~15 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin13\|Enable_select:enableEachPoint\|out\[15\]~15" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6559 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin3\|Enable_select:enableEachPoint\|out\[15\]~20 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin3\|Enable_select:enableEachPoint\|out\[15\]~20" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6564 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin10\|Enable_select:enableEachPoint\|out\[15\]~15 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin10\|Enable_select:enableEachPoint\|out\[15\]~15" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6568 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin2\|Enable_select:enableEachPoint\|out\[15\]~25 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin2\|Enable_select:enableEachPoint\|out\[15\]~25" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6572 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin11\|Enable_select:enableEachPoint\|out\[15\]~15 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin11\|Enable_select:enableEachPoint\|out\[15\]~15" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6576 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin1\|Enable_select:enableEachPoint\|out\[15\]~15 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin1\|Enable_select:enableEachPoint\|out\[15\]~15" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6580 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin8\|Enable_select:enableEachPoint\|out\[15\]~15 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin8\|Enable_select:enableEachPoint\|out\[15\]~15" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6584 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1500933832998 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1500933832998 ""}  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6546 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1500933832998 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin15\|Enable_select:enableEachPoint\|Decoder0~2  " "Automatically promoted node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin15\|Enable_select:enableEachPoint\|Decoder0~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1500933832998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin8\|Enable_select:enableEachPoint\|out\[13\]~0 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin8\|Enable_select:enableEachPoint\|out\[13\]~0" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6341 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin10\|Enable_select:enableEachPoint\|out\[13\]~1 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin10\|Enable_select:enableEachPoint\|out\[13\]~1" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6346 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin4\|Enable_select:enableEachPoint\|out\[13\]~0 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin4\|Enable_select:enableEachPoint\|out\[13\]~0" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6348 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin6\|Enable_select:enableEachPoint\|out\[13\]~1 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin6\|Enable_select:enableEachPoint\|out\[13\]~1" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6352 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin0\|Enable_select:enableEachPoint\|out\[13\]~0 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin0\|Enable_select:enableEachPoint\|out\[13\]~0" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6354 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin2\|Enable_select:enableEachPoint\|out\[13\]~9 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin2\|Enable_select:enableEachPoint\|out\[13\]~9" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6358 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin14\|Enable_select:enableEachPoint\|out\[13\]~1 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin14\|Enable_select:enableEachPoint\|out\[13\]~1" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6365 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin3\|Enable_select:enableEachPoint\|out\[13\]~6 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin3\|Enable_select:enableEachPoint\|out\[13\]~6" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6383 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin11\|Enable_select:enableEachPoint\|out\[13\]~3 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin11\|Enable_select:enableEachPoint\|out\[13\]~3" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6386 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin5\|Enable_select:enableEachPoint\|out\[13\]~2 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin5\|Enable_select:enableEachPoint\|out\[13\]~2" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6387 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1500933832998 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1500933832998 ""}  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6340 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1500933832998 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin15\|Enable_select:enableEachPoint\|Decoder0~3  " "Automatically promoted node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin15\|Enable_select:enableEachPoint\|Decoder0~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1500933832998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin10\|Enable_select:enableEachPoint\|out\[5\]~0 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin10\|Enable_select:enableEachPoint\|out\[5\]~0" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6344 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin8\|Enable_select:enableEachPoint\|out\[5\]~1 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin8\|Enable_select:enableEachPoint\|out\[5\]~1" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6345 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin6\|Enable_select:enableEachPoint\|out\[5\]~0 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin6\|Enable_select:enableEachPoint\|out\[5\]~0" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6350 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin4\|Enable_select:enableEachPoint\|out\[5\]~1 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin4\|Enable_select:enableEachPoint\|out\[5\]~1" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6351 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin2\|Enable_select:enableEachPoint\|out\[5\]~8 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin2\|Enable_select:enableEachPoint\|out\[5\]~8" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6356 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin0\|Enable_select:enableEachPoint\|out\[5\]~1 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin0\|Enable_select:enableEachPoint\|out\[5\]~1" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6357 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin14\|Enable_select:enableEachPoint\|out\[5\]~0 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin14\|Enable_select:enableEachPoint\|out\[5\]~0" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6362 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin12\|Enable_select:enableEachPoint\|out\[5\]~6 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin12\|Enable_select:enableEachPoint\|out\[5\]~6" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6364 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin11\|Enable_select:enableEachPoint\|out\[5\]~2 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin11\|Enable_select:enableEachPoint\|out\[5\]~2" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6384 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin3\|Enable_select:enableEachPoint\|out\[5\]~7 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin3\|Enable_select:enableEachPoint\|out\[5\]~7" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6385 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1500933832998 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1500933832998 ""}  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6343 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1500933832998 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin15\|Enable_select:enableEachPoint\|Decoder0~4  " "Automatically promoted node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin15\|Enable_select:enableEachPoint\|Decoder0~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1500933832999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin6\|Enable_select:enableEachPoint\|out\[10\]~4 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin6\|Enable_select:enableEachPoint\|out\[10\]~4" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6401 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin3\|Enable_select:enableEachPoint\|out\[10\]~8 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin3\|Enable_select:enableEachPoint\|out\[10\]~8" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6402 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin2\|Enable_select:enableEachPoint\|out\[10\]~12 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin2\|Enable_select:enableEachPoint\|out\[10\]~12" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6403 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin7\|Enable_select:enableEachPoint\|out\[10\]~4 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin7\|Enable_select:enableEachPoint\|out\[10\]~4" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6404 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin9\|Enable_select:enableEachPoint\|out\[10\]~4 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin9\|Enable_select:enableEachPoint\|out\[10\]~4" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6405 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin12\|Enable_select:enableEachPoint\|out\[10\]~9 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin12\|Enable_select:enableEachPoint\|out\[10\]~9" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6406 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin8\|Enable_select:enableEachPoint\|out\[10\]~4 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin8\|Enable_select:enableEachPoint\|out\[10\]~4" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6407 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin13\|Enable_select:enableEachPoint\|out\[10\]~4 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin13\|Enable_select:enableEachPoint\|out\[10\]~4" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6408 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin4\|Enable_select:enableEachPoint\|out\[10\]~4 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin4\|Enable_select:enableEachPoint\|out\[10\]~4" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6409 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin1\|Enable_select:enableEachPoint\|out\[10\]~4 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin1\|Enable_select:enableEachPoint\|out\[10\]~4" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6410 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1500933832999 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1500933832999 ""}  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6400 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1500933832999 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin15\|Enable_select:enableEachPoint\|Decoder0~5  " "Automatically promoted node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin15\|Enable_select:enableEachPoint\|Decoder0~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1500933832999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin6\|Enable_select:enableEachPoint\|out\[6\]~5 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin6\|Enable_select:enableEachPoint\|out\[6\]~5" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6418 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin12\|Enable_select:enableEachPoint\|out\[6\]~10 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin12\|Enable_select:enableEachPoint\|out\[6\]~10" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6419 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin4\|Enable_select:enableEachPoint\|out\[6\]~5 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin4\|Enable_select:enableEachPoint\|out\[6\]~5" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6420 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin14\|Enable_select:enableEachPoint\|out\[6\]~5 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin14\|Enable_select:enableEachPoint\|out\[6\]~5" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6421 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin9\|Enable_select:enableEachPoint\|out\[6\]~5 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin9\|Enable_select:enableEachPoint\|out\[6\]~5" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6422 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin3\|Enable_select:enableEachPoint\|out\[6\]~9 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin3\|Enable_select:enableEachPoint\|out\[6\]~9" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6423 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin1\|Enable_select:enableEachPoint\|out\[6\]~5 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin1\|Enable_select:enableEachPoint\|out\[6\]~5" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6424 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin11\|Enable_select:enableEachPoint\|out\[6\]~5 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin11\|Enable_select:enableEachPoint\|out\[6\]~5" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6425 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin8\|Enable_select:enableEachPoint\|out\[6\]~5 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin8\|Enable_select:enableEachPoint\|out\[6\]~5" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6426 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin2\|Enable_select:enableEachPoint\|out\[6\]~13 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin2\|Enable_select:enableEachPoint\|out\[6\]~13" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6427 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1500933832999 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1500933832999 ""}  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6417 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1500933832999 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin15\|Enable_select:enableEachPoint\|Decoder0~6  " "Automatically promoted node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin15\|Enable_select:enableEachPoint\|Decoder0~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1500933832999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin3\|Enable_select:enableEachPoint\|out\[2\]~10 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin3\|Enable_select:enableEachPoint\|out\[2\]~10" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6435 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin9\|Enable_select:enableEachPoint\|out\[2\]~6 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin9\|Enable_select:enableEachPoint\|out\[2\]~6" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6436 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin1\|Enable_select:enableEachPoint\|out\[2\]~6 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin1\|Enable_select:enableEachPoint\|out\[2\]~6" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6437 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin11\|Enable_select:enableEachPoint\|out\[2\]~6 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin11\|Enable_select:enableEachPoint\|out\[2\]~6" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6438 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin12\|Enable_select:enableEachPoint\|out\[2\]~11 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin12\|Enable_select:enableEachPoint\|out\[2\]~11" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6439 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin6\|Enable_select:enableEachPoint\|out\[2\]~6 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin6\|Enable_select:enableEachPoint\|out\[2\]~6" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6440 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin4\|Enable_select:enableEachPoint\|out\[2\]~6 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin4\|Enable_select:enableEachPoint\|out\[2\]~6" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6441 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin14\|Enable_select:enableEachPoint\|out\[2\]~6 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin14\|Enable_select:enableEachPoint\|out\[2\]~6" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6442 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin2\|Enable_select:enableEachPoint\|out\[2\]~14 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin2\|Enable_select:enableEachPoint\|out\[2\]~14" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6443 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin8\|Enable_select:enableEachPoint\|out\[2\]~6 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin8\|Enable_select:enableEachPoint\|out\[2\]~6" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6444 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933832999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1500933832999 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1500933832999 ""}  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6434 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1500933832999 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin15\|Enable_select:enableEachPoint\|Decoder0~7  " "Automatically promoted node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin15\|Enable_select:enableEachPoint\|Decoder0~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1500933833000 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin12\|Enable_select:enableEachPoint\|out\[14\]~12 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin12\|Enable_select:enableEachPoint\|out\[14\]~12" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6452 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933833000 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin9\|Enable_select:enableEachPoint\|out\[14\]~7 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin9\|Enable_select:enableEachPoint\|out\[14\]~7" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6453 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933833000 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin8\|Enable_select:enableEachPoint\|out\[14\]~7 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin8\|Enable_select:enableEachPoint\|out\[14\]~7" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6454 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933833000 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin13\|Enable_select:enableEachPoint\|out\[14\]~7 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin13\|Enable_select:enableEachPoint\|out\[14\]~7" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6455 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933833000 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin3\|Enable_select:enableEachPoint\|out\[14\]~11 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin3\|Enable_select:enableEachPoint\|out\[14\]~11" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6456 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933833000 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin6\|Enable_select:enableEachPoint\|out\[14\]~7 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin6\|Enable_select:enableEachPoint\|out\[14\]~7" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6457 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933833000 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin2\|Enable_select:enableEachPoint\|out\[14\]~15 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin2\|Enable_select:enableEachPoint\|out\[14\]~15" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6458 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933833000 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin7\|Enable_select:enableEachPoint\|out\[14\]~7 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin7\|Enable_select:enableEachPoint\|out\[14\]~7" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6459 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933833000 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin1\|Enable_select:enableEachPoint\|out\[14\]~7 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin1\|Enable_select:enableEachPoint\|out\[14\]~7" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6460 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933833000 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin4\|Enable_select:enableEachPoint\|out\[14\]~7 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin4\|Enable_select:enableEachPoint\|out\[14\]~7" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6461 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933833000 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1500933833000 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1500933833000 ""}  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6451 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1500933833000 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin15\|Enable_select:enableEachPoint\|Decoder0~8  " "Automatically promoted node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin15\|Enable_select:enableEachPoint\|Decoder0~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1500933833000 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin12\|Enable_select:enableEachPoint\|out\[8\]~13 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin12\|Enable_select:enableEachPoint\|out\[8\]~13" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6471 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933833000 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin9\|Enable_select:enableEachPoint\|out\[8\]~8 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin9\|Enable_select:enableEachPoint\|out\[8\]~8" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6472 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933833000 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin8\|Enable_select:enableEachPoint\|out\[8\]~8 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin8\|Enable_select:enableEachPoint\|out\[8\]~8" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6473 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933833000 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin13\|Enable_select:enableEachPoint\|out\[8\]~8 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin13\|Enable_select:enableEachPoint\|out\[8\]~8" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6474 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933833000 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin6\|Enable_select:enableEachPoint\|out\[8\]~8 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin6\|Enable_select:enableEachPoint\|out\[8\]~8" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6475 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933833000 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin3\|Enable_select:enableEachPoint\|out\[8\]~12 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin3\|Enable_select:enableEachPoint\|out\[8\]~12" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6476 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933833000 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin2\|Enable_select:enableEachPoint\|out\[8\]~16 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin2\|Enable_select:enableEachPoint\|out\[8\]~16" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6477 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933833000 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin7\|Enable_select:enableEachPoint\|out\[8\]~8 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin7\|Enable_select:enableEachPoint\|out\[8\]~8" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6478 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933833000 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin4\|Enable_select:enableEachPoint\|out\[8\]~8 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin4\|Enable_select:enableEachPoint\|out\[8\]~8" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6479 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933833000 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin1\|Enable_select:enableEachPoint\|out\[8\]~8 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin1\|Enable_select:enableEachPoint\|out\[8\]~8" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6480 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933833000 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1500933833000 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1500933833000 ""}  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6470 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1500933833000 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin15\|Enable_select:enableEachPoint\|Decoder0~9  " "Automatically promoted node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin15\|Enable_select:enableEachPoint\|Decoder0~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1500933833000 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin6\|Enable_select:enableEachPoint\|out\[4\]~9 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin6\|Enable_select:enableEachPoint\|out\[4\]~9" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6488 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933833000 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin12\|Enable_select:enableEachPoint\|out\[4\]~14 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin12\|Enable_select:enableEachPoint\|out\[4\]~14" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6489 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933833000 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin4\|Enable_select:enableEachPoint\|out\[4\]~9 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin4\|Enable_select:enableEachPoint\|out\[4\]~9" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6490 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933833000 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin14\|Enable_select:enableEachPoint\|out\[4\]~9 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin14\|Enable_select:enableEachPoint\|out\[4\]~9" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6491 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933833000 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin9\|Enable_select:enableEachPoint\|out\[4\]~9 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin9\|Enable_select:enableEachPoint\|out\[4\]~9" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6492 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933833000 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin3\|Enable_select:enableEachPoint\|out\[4\]~13 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin3\|Enable_select:enableEachPoint\|out\[4\]~13" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6493 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933833000 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin1\|Enable_select:enableEachPoint\|out\[4\]~9 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin1\|Enable_select:enableEachPoint\|out\[4\]~9" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6494 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933833000 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin11\|Enable_select:enableEachPoint\|out\[4\]~9 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin11\|Enable_select:enableEachPoint\|out\[4\]~9" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6495 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933833000 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin8\|Enable_select:enableEachPoint\|out\[4\]~9 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin8\|Enable_select:enableEachPoint\|out\[4\]~9" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6496 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933833000 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory_Write:mem\|Y_Coordinate_Select_Write:rowin0\|Enable_select:enableEachPoint\|out\[4\]~9 " "Destination node Memory_Write:mem\|Y_Coordinate_Select_Write:rowin0\|Enable_select:enableEachPoint\|out\[4\]~9" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6499 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500933833000 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1500933833000 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1500933833000 ""}  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 6487 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1500933833000 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "overall_check:oc\|control:counters_control\|Selector28~2  " "Automatically promoted node overall_check:oc\|control:counters_control\|Selector28~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1500933833001 ""}  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 0 { 0 ""} 0 7275 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1500933833001 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1500933833749 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1500933833753 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1500933833753 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1500933833759 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1500933833766 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1500933833772 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1500933834138 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1500933834144 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1500933834144 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "56 unused 2.5V 22 34 0 " "Number of I/O pins in group: 56 (unused VREF, 2.5V VCCIO, 22 input, 34 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1500933834152 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1500933834152 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1500933834152 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1500933834153 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1500933834153 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1500933834153 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1500933834153 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1500933834153 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1500933834153 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1500933834153 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1500933834153 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1500933834153 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1500933834153 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1500933835247 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1500933835279 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1500933838263 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1500933841156 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1500933841229 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1500933868813 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:28 " "Fitter placement operations ending: elapsed time is 00:00:28" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1500933868813 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1500933869962 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "4e+03 ns 1.4% " "4e+03 ns of routing delay (approximately 1.4% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1500933879095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "49 X81_Y37 X91_Y48 " "Router estimated peak interconnect usage is 49% of the available device resources in the region that extends from location X81_Y37 to location X91_Y48" {  } { { "loc" "" { Generic "/courses/courses/cscb58s17/lishuha2/git/fivesons/" { { 1 { 0 "Router estimated peak interconnect usage is 49% of the available device resources in the region that extends from location X81_Y37 to location X91_Y48"} { { 12 { 0 ""} 81 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1500933882047 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1500933882047 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1500934033408 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1500934033408 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:40 " "Fitter routing operations ending: elapsed time is 00:02:40" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1500934033410 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 9.15 " "Total time spent on timing analysis during the Fitter is 9.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1500934033776 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1500934033817 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1500934035045 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1500934035048 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1500934036246 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1500934037961 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/courses/courses/cscb58s17/lishuha2/git/fivesons/output_files/Fivesons.fit.smsg " "Generated suppressed messages file /courses/courses/cscb58s17/lishuha2/git/fivesons/output_files/Fivesons.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1500934039480 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1656 " "Peak virtual memory: 1656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1500934041407 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 24 18:07:21 2017 " "Processing ended: Mon Jul 24 18:07:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1500934041407 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:32 " "Elapsed time: 00:03:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1500934041407 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:33 " "Total CPU time (on all processors): 00:03:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1500934041407 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1500934041407 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1500934042299 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1500934042302 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 24 18:07:22 2017 " "Processing started: Mon Jul 24 18:07:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1500934042302 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1500934042302 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Fivesons -c Fivesons " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Fivesons -c Fivesons" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1500934042302 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1500934044895 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1500934045020 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1101 " "Peak virtual memory: 1101 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1500934045675 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 24 18:07:25 2017 " "Processing ended: Mon Jul 24 18:07:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1500934045675 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1500934045675 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1500934045675 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1500934045675 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1500934045980 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1500934046527 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1500934046529 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 24 18:07:26 2017 " "Processing started: Mon Jul 24 18:07:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1500934046529 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500934046529 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Fivesons -c Fivesons " "Command: quartus_sta Fivesons -c Fivesons" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500934046529 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1500934046588 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500934046791 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500934046836 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500934046836 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "657 " "TimeQuest Timing Analyzer is analyzing 657 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1500934047356 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Fivesons.sdc " "Synopsys Design Constraints File file not found: 'Fivesons.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1500934047630 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500934047632 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1500934047667 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{labs\|VGA\|mypll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{labs\|VGA\|mypll\|altpll_component\|pll\|clk\[0\]\} \{labs\|VGA\|mypll\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{labs\|VGA\|mypll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{labs\|VGA\|mypll\|altpll_component\|pll\|clk\[0\]\} \{labs\|VGA\|mypll\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1500934047667 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500934047667 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500934047667 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name curr_state.BEGIN_CHECK curr_state.BEGIN_CHECK " "create_clock -period 1.000 -name curr_state.BEGIN_CHECK curr_state.BEGIN_CHECK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1500934047673 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[3\] KEY\[3\] " "create_clock -period 1.000 -name KEY\[3\] KEY\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1500934047673 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name curr_state.PLAY curr_state.PLAY " "create_clock -period 1.000 -name curr_state.PLAY curr_state.PLAY" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1500934047673 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1500934047673 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[2\] KEY\[2\] " "create_clock -period 1.000 -name KEY\[2\] KEY\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1500934047673 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name overall_check:oc\|control:counters_control\|current_state.FAIL overall_check:oc\|control:counters_control\|current_state.FAIL " "create_clock -period 1.000 -name overall_check:oc\|control:counters_control\|current_state.FAIL overall_check:oc\|control:counters_control\|current_state.FAIL" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1500934047673 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name overall_check:oc\|control:counters_control\|current_state.HORI_WAIT overall_check:oc\|control:counters_control\|current_state.HORI_WAIT " "create_clock -period 1.000 -name overall_check:oc\|control:counters_control\|current_state.HORI_WAIT overall_check:oc\|control:counters_control\|current_state.HORI_WAIT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1500934047673 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name overall_check:oc\|control:counters_control\|current_state.INITIAL overall_check:oc\|control:counters_control\|current_state.INITIAL " "create_clock -period 1.000 -name overall_check:oc\|control:counters_control\|current_state.INITIAL overall_check:oc\|control:counters_control\|current_state.INITIAL" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1500934047673 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name overall_check:oc\|lean2_check:ck3\|curr_state.FAIL overall_check:oc\|lean2_check:ck3\|curr_state.FAIL " "create_clock -period 1.000 -name overall_check:oc\|lean2_check:ck3\|curr_state.FAIL overall_check:oc\|lean2_check:ck3\|curr_state.FAIL" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1500934047673 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name overall_check:oc\|lean1_check:ck2\|curr_state.FAIL overall_check:oc\|lean1_check:ck2\|curr_state.FAIL " "create_clock -period 1.000 -name overall_check:oc\|lean1_check:ck2\|curr_state.FAIL overall_check:oc\|lean1_check:ck2\|curr_state.FAIL" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1500934047673 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name overall_check:oc\|lean1_check:ck2\|curr_state.SUCCESS overall_check:oc\|lean1_check:ck2\|curr_state.SUCCESS " "create_clock -period 1.000 -name overall_check:oc\|lean1_check:ck2\|curr_state.SUCCESS overall_check:oc\|lean1_check:ck2\|curr_state.SUCCESS" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1500934047673 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name overall_check:oc\|verticle_check:ck1\|curr_state.FAIL overall_check:oc\|verticle_check:ck1\|curr_state.FAIL " "create_clock -period 1.000 -name overall_check:oc\|verticle_check:ck1\|curr_state.FAIL overall_check:oc\|verticle_check:ck1\|curr_state.FAIL" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1500934047673 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name overall_check:oc\|verticle_check:ck1\|curr_state.SUCCESS overall_check:oc\|verticle_check:ck1\|curr_state.SUCCESS " "create_clock -period 1.000 -name overall_check:oc\|verticle_check:ck1\|curr_state.SUCCESS overall_check:oc\|verticle_check:ck1\|curr_state.SUCCESS" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1500934047673 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name overall_check:oc\|horizontal_check:ck0\|curr_state.FAIL overall_check:oc\|horizontal_check:ck0\|curr_state.FAIL " "create_clock -period 1.000 -name overall_check:oc\|horizontal_check:ck0\|curr_state.FAIL overall_check:oc\|horizontal_check:ck0\|curr_state.FAIL" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1500934047673 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name overall_check:oc\|horizontal_check:ck0\|curr_state.SUCCESS overall_check:oc\|horizontal_check:ck0\|curr_state.SUCCESS " "create_clock -period 1.000 -name overall_check:oc\|horizontal_check:ck0\|curr_state.SUCCESS overall_check:oc\|horizontal_check:ck0\|curr_state.SUCCESS" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1500934047673 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name overall_check:oc\|lean2_check:ck3\|curr_state.SUCCESS overall_check:oc\|lean2_check:ck3\|curr_state.SUCCESS " "create_clock -period 1.000 -name overall_check:oc\|lean2_check:ck3\|curr_state.SUCCESS overall_check:oc\|lean2_check:ck3\|curr_state.SUCCESS" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1500934047673 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL " "create_clock -period 1.000 -name overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1500934047673 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL " "create_clock -period 1.000 -name overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1500934047673 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name overall_check:oc\|lean1_check:ck2\|curr_state.COUNT overall_check:oc\|lean1_check:ck2\|curr_state.COUNT " "create_clock -period 1.000 -name overall_check:oc\|lean1_check:ck2\|curr_state.COUNT overall_check:oc\|lean1_check:ck2\|curr_state.COUNT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1500934047673 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL " "create_clock -period 1.000 -name overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1500934047673 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name overall_check:oc\|verticle_check:ck1\|curr_state.COUNT overall_check:oc\|verticle_check:ck1\|curr_state.COUNT " "create_clock -period 1.000 -name overall_check:oc\|verticle_check:ck1\|curr_state.COUNT overall_check:oc\|verticle_check:ck1\|curr_state.COUNT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1500934047673 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL " "create_clock -period 1.000 -name overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1500934047673 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name overall_check:oc\|horizontal_check:ck0\|curr_state.COUNT overall_check:oc\|horizontal_check:ck0\|curr_state.COUNT " "create_clock -period 1.000 -name overall_check:oc\|horizontal_check:ck0\|curr_state.COUNT overall_check:oc\|horizontal_check:ck0\|curr_state.COUNT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1500934047673 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name overall_check:oc\|lean2_check:ck3\|curr_state.COUNT overall_check:oc\|lean2_check:ck3\|curr_state.COUNT " "create_clock -period 1.000 -name overall_check:oc\|lean2_check:ck3\|curr_state.COUNT overall_check:oc\|lean2_check:ck3\|curr_state.COUNT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1500934047673 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500934047673 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "check_activate~0\|combout " "Node \"check_activate~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500934047680 ""} { "Warning" "WSTA_SCC_NODE" "check_activate~0\|dataa " "Node \"check_activate~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500934047680 ""}  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500934047680 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "check_reset~0\|combout " "Node \"check_reset~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500934047680 ""} { "Warning" "WSTA_SCC_NODE" "check_reset~0\|datac " "Node \"check_reset~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500934047680 ""}  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500934047680 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "pointer_reset~0\|combout " "Node \"pointer_reset~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500934047680 ""} { "Warning" "WSTA_SCC_NODE" "pointer_reset~0\|dataa " "Node \"pointer_reset~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500934047680 ""}  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500934047680 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "play~0\|combout " "Node \"play~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500934047681 ""} { "Warning" "WSTA_SCC_NODE" "play~0\|datab " "Node \"play~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500934047681 ""}  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500934047681 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mx1\|out\[0\]~4  from: datac  to: combout " "Cell: mx1\|out\[0\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500934047689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mx1\|out\[1\]~5  from: datac  to: combout " "Cell: mx1\|out\[1\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500934047689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mx1\|out\[2\]~6  from: datad  to: combout " "Cell: mx1\|out\[2\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500934047689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mx1\|out\[3\]~7  from: datac  to: combout " "Cell: mx1\|out\[3\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500934047689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mx1\|out\[4\]~0  from: datac  to: combout " "Cell: mx1\|out\[4\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500934047689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mx1\|out\[5\]~1  from: datac  to: combout " "Cell: mx1\|out\[5\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500934047689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mx1\|out\[6\]~2  from: datac  to: combout " "Cell: mx1\|out\[6\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500934047689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mx1\|out\[7\]~3  from: datac  to: combout " "Cell: mx1\|out\[7\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500934047689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: oc\|counters_control\|Selector29~4  from: datab  to: combout " "Cell: oc\|counters_control\|Selector29~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500934047689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: p2\|pulse  from: datad  to: combout " "Cell: p2\|pulse  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500934047689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: play~0  from: datac  to: combout " "Cell: play~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500934047689 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1500934047689 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500934047703 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500934047713 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1500934047718 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1500934047761 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1500934048015 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500934048015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.162 " "Worst-case setup slack is -17.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.162             -94.164 overall_check:oc\|lean1_check:ck2\|curr_state.COUNT  " "  -17.162             -94.164 overall_check:oc\|lean1_check:ck2\|curr_state.COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.379             -92.747 overall_check:oc\|lean2_check:ck3\|curr_state.COUNT  " "  -13.379             -92.747 overall_check:oc\|lean2_check:ck3\|curr_state.COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.643             -55.154 overall_check:oc\|verticle_check:ck1\|curr_state.COUNT  " "  -12.643             -55.154 overall_check:oc\|verticle_check:ck1\|curr_state.COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.579             -58.467 overall_check:oc\|horizontal_check:ck0\|curr_state.COUNT  " "  -12.579             -58.467 overall_check:oc\|horizontal_check:ck0\|curr_state.COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.695            -787.173 CLOCK_50  " "  -10.695            -787.173 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.736             -58.247 overall_check:oc\|lean2_check:ck3\|curr_state.SUCCESS  " "   -7.736             -58.247 overall_check:oc\|lean2_check:ck3\|curr_state.SUCCESS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.384             -56.573 overall_check:oc\|lean1_check:ck2\|curr_state.SUCCESS  " "   -7.384             -56.573 overall_check:oc\|lean1_check:ck2\|curr_state.SUCCESS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.299             -56.058 overall_check:oc\|lean1_check:ck2\|curr_state.FAIL  " "   -7.299             -56.058 overall_check:oc\|lean1_check:ck2\|curr_state.FAIL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.024             -52.002 overall_check:oc\|lean2_check:ck3\|curr_state.FAIL  " "   -7.024             -52.002 overall_check:oc\|lean2_check:ck3\|curr_state.FAIL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.001             -58.002 overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL  " "   -7.001             -58.002 overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.764             -54.741 overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL  " "   -6.764             -54.741 overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.260             -29.092 overall_check:oc\|control:counters_control\|current_state.HORI_WAIT  " "   -6.260             -29.092 overall_check:oc\|control:counters_control\|current_state.HORI_WAIT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.798             -22.922 overall_check:oc\|horizontal_check:ck0\|curr_state.FAIL  " "   -5.798             -22.922 overall_check:oc\|horizontal_check:ck0\|curr_state.FAIL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.589           -2622.220 curr_state.BEGIN_CHECK  " "   -5.589           -2622.220 curr_state.BEGIN_CHECK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.535             -21.821 overall_check:oc\|horizontal_check:ck0\|curr_state.SUCCESS  " "   -5.535             -21.821 overall_check:oc\|horizontal_check:ck0\|curr_state.SUCCESS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.509             -21.364 overall_check:oc\|verticle_check:ck1\|curr_state.SUCCESS  " "   -5.509             -21.364 overall_check:oc\|verticle_check:ck1\|curr_state.SUCCESS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.051             -19.212 overall_check:oc\|verticle_check:ck1\|curr_state.FAIL  " "   -5.051             -19.212 overall_check:oc\|verticle_check:ck1\|curr_state.FAIL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.872             -28.964 curr_state.PLAY  " "   -4.872             -28.964 curr_state.PLAY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.659             -40.773 overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL  " "   -4.659             -40.773 overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.522              -7.007 overall_check:oc\|control:counters_control\|current_state.INITIAL  " "   -4.522              -7.007 overall_check:oc\|control:counters_control\|current_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.366             -21.926 overall_check:oc\|control:counters_control\|current_state.FAIL  " "   -4.366             -21.926 overall_check:oc\|control:counters_control\|current_state.FAIL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.116           -1557.564 KEY\[0\]  " "   -4.116           -1557.564 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.968             -32.822 overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL  " "   -3.968             -32.822 overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.332              -0.527 KEY\[2\]  " "   -0.332              -0.527 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.206              -0.408 KEY\[3\]  " "   -0.206              -0.408 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.775               0.000 labs\|VGA\|mypll\|altpll_component\|pll\|clk\[0\]  " "   32.775               0.000 labs\|VGA\|mypll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500934048038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.776 " "Worst-case hold slack is -0.776" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.776              -0.776 CLOCK_50  " "   -0.776              -0.776 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.309              -0.309 overall_check:oc\|verticle_check:ck1\|curr_state.FAIL  " "   -0.309              -0.309 overall_check:oc\|verticle_check:ck1\|curr_state.FAIL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.157              -0.157 overall_check:oc\|lean2_check:ck3\|curr_state.SUCCESS  " "   -0.157              -0.157 overall_check:oc\|lean2_check:ck3\|curr_state.SUCCESS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.050              -0.050 KEY\[0\]  " "   -0.050              -0.050 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.027              -0.027 overall_check:oc\|horizontal_check:ck0\|curr_state.SUCCESS  " "   -0.027              -0.027 overall_check:oc\|horizontal_check:ck0\|curr_state.SUCCESS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.015              -0.015 overall_check:oc\|horizontal_check:ck0\|curr_state.COUNT  " "   -0.015              -0.015 overall_check:oc\|horizontal_check:ck0\|curr_state.COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.029               0.000 overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL  " "    0.029               0.000 overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.035               0.000 overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL  " "    0.035               0.000 overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.065               0.000 overall_check:oc\|verticle_check:ck1\|curr_state.SUCCESS  " "    0.065               0.000 overall_check:oc\|verticle_check:ck1\|curr_state.SUCCESS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.FAIL  " "    0.085               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.FAIL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.089               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.COUNT  " "    0.089               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.101               0.000 overall_check:oc\|control:counters_control\|current_state.HORI_WAIT  " "    0.101               0.000 overall_check:oc\|control:counters_control\|current_state.HORI_WAIT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL  " "    0.104               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.SUCCESS  " "    0.125               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.SUCCESS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 overall_check:oc\|control:counters_control\|current_state.FAIL  " "    0.212               0.000 overall_check:oc\|control:counters_control\|current_state.FAIL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223               0.000 overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL  " "    0.223               0.000 overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 overall_check:oc\|horizontal_check:ck0\|curr_state.FAIL  " "    0.265               0.000 overall_check:oc\|horizontal_check:ck0\|curr_state.FAIL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 overall_check:oc\|verticle_check:ck1\|curr_state.COUNT  " "    0.293               0.000 overall_check:oc\|verticle_check:ck1\|curr_state.COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 overall_check:oc\|lean2_check:ck3\|curr_state.FAIL  " "    0.334               0.000 overall_check:oc\|lean2_check:ck3\|curr_state.FAIL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 curr_state.BEGIN_CHECK  " "    0.376               0.000 curr_state.BEGIN_CHECK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 labs\|VGA\|mypll\|altpll_component\|pll\|clk\[0\]  " "    0.402               0.000 labs\|VGA\|mypll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 KEY\[2\]  " "    0.440               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 KEY\[3\]  " "    0.440               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.560               0.000 overall_check:oc\|lean2_check:ck3\|curr_state.COUNT  " "    0.560               0.000 overall_check:oc\|lean2_check:ck3\|curr_state.COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.796               0.000 overall_check:oc\|control:counters_control\|current_state.INITIAL  " "    0.796               0.000 overall_check:oc\|control:counters_control\|current_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.817               0.000 curr_state.PLAY  " "    0.817               0.000 curr_state.PLAY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500934048099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.350 " "Worst-case recovery slack is -3.350" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.350             -13.400 KEY\[3\]  " "   -3.350             -13.400 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.111             -12.444 KEY\[2\]  " "   -3.111             -12.444 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.153             -59.151 CLOCK_50  " "   -2.153             -59.151 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500934048125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.932 " "Worst-case removal slack is 0.932" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.932               0.000 CLOCK_50  " "    0.932               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.874               0.000 KEY\[2\]  " "    1.874               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.123               0.000 KEY\[3\]  " "    2.123               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048150 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500934048150 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -142.538 KEY\[0\]  " "   -3.000            -142.538 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.140 KEY\[2\]  " "   -3.000              -8.140 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.140 KEY\[3\]  " "   -3.000              -8.140 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -657.920 curr_state.BEGIN_CHECK  " "   -1.285            -657.920 curr_state.BEGIN_CHECK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL  " "    0.353               0.000 overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 overall_check:oc\|control:counters_control\|current_state.INITIAL  " "    0.363               0.000 overall_check:oc\|control:counters_control\|current_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 overall_check:oc\|horizontal_check:ck0\|curr_state.SUCCESS  " "    0.378               0.000 overall_check:oc\|horizontal_check:ck0\|curr_state.SUCCESS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 overall_check:oc\|control:counters_control\|current_state.HORI_WAIT  " "    0.392               0.000 overall_check:oc\|control:counters_control\|current_state.HORI_WAIT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 overall_check:oc\|horizontal_check:ck0\|curr_state.COUNT  " "    0.403               0.000 overall_check:oc\|horizontal_check:ck0\|curr_state.COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 overall_check:oc\|lean2_check:ck3\|curr_state.FAIL  " "    0.403               0.000 overall_check:oc\|lean2_check:ck3\|curr_state.FAIL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 overall_check:oc\|control:counters_control\|current_state.FAIL  " "    0.406               0.000 overall_check:oc\|control:counters_control\|current_state.FAIL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.FAIL  " "    0.410               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.FAIL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 overall_check:oc\|verticle_check:ck1\|curr_state.FAIL  " "    0.416               0.000 overall_check:oc\|verticle_check:ck1\|curr_state.FAIL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 overall_check:oc\|lean2_check:ck3\|curr_state.COUNT  " "    0.420               0.000 overall_check:oc\|lean2_check:ck3\|curr_state.COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425               0.000 overall_check:oc\|horizontal_check:ck0\|curr_state.FAIL  " "    0.425               0.000 overall_check:oc\|horizontal_check:ck0\|curr_state.FAIL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 overall_check:oc\|verticle_check:ck1\|curr_state.COUNT  " "    0.428               0.000 overall_check:oc\|verticle_check:ck1\|curr_state.COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 curr_state.PLAY  " "    0.446               0.000 curr_state.PLAY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.SUCCESS  " "    0.447               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.SUCCESS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL  " "    0.448               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 overall_check:oc\|verticle_check:ck1\|curr_state.SUCCESS  " "    0.452               0.000 overall_check:oc\|verticle_check:ck1\|curr_state.SUCCESS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL  " "    0.453               0.000 overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 overall_check:oc\|lean2_check:ck3\|curr_state.SUCCESS  " "    0.459               0.000 overall_check:oc\|lean2_check:ck3\|curr_state.SUCCESS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.461               0.000 overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL  " "    0.461               0.000 overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.COUNT  " "    0.466               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.632               0.000 CLOCK_50  " "    9.632               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.706               0.000 labs\|VGA\|mypll\|altpll_component\|pll\|clk\[0\]  " "   19.706               0.000 labs\|VGA\|mypll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934048176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500934048176 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1500934050796 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500934050825 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500934052160 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mx1\|out\[0\]~4  from: datac  to: combout " "Cell: mx1\|out\[0\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500934052639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mx1\|out\[1\]~5  from: datac  to: combout " "Cell: mx1\|out\[1\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500934052639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mx1\|out\[2\]~6  from: datad  to: combout " "Cell: mx1\|out\[2\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500934052639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mx1\|out\[3\]~7  from: datac  to: combout " "Cell: mx1\|out\[3\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500934052639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mx1\|out\[4\]~0  from: datac  to: combout " "Cell: mx1\|out\[4\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500934052639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mx1\|out\[5\]~1  from: datac  to: combout " "Cell: mx1\|out\[5\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500934052639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mx1\|out\[6\]~2  from: datac  to: combout " "Cell: mx1\|out\[6\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500934052639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mx1\|out\[7\]~3  from: datac  to: combout " "Cell: mx1\|out\[7\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500934052639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: oc\|counters_control\|Selector29~4  from: datab  to: combout " "Cell: oc\|counters_control\|Selector29~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500934052639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: p2\|pulse  from: datad  to: combout " "Cell: p2\|pulse  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500934052639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: play~0  from: datac  to: combout " "Cell: play~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500934052639 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1500934052639 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500934052649 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1500934052760 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500934052760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.680 " "Worst-case setup slack is -15.680" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.680             -85.093 overall_check:oc\|lean1_check:ck2\|curr_state.COUNT  " "  -15.680             -85.093 overall_check:oc\|lean1_check:ck2\|curr_state.COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.242             -83.789 overall_check:oc\|lean2_check:ck3\|curr_state.COUNT  " "  -12.242             -83.789 overall_check:oc\|lean2_check:ck3\|curr_state.COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.555             -49.987 overall_check:oc\|verticle_check:ck1\|curr_state.COUNT  " "  -11.555             -49.987 overall_check:oc\|verticle_check:ck1\|curr_state.COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.493             -53.128 overall_check:oc\|horizontal_check:ck0\|curr_state.COUNT  " "  -11.493             -53.128 overall_check:oc\|horizontal_check:ck0\|curr_state.COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.683            -711.440 CLOCK_50  " "   -9.683            -711.440 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.926             -52.457 overall_check:oc\|lean2_check:ck3\|curr_state.SUCCESS  " "   -6.926             -52.457 overall_check:oc\|lean2_check:ck3\|curr_state.SUCCESS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.679             -51.066 overall_check:oc\|lean1_check:ck2\|curr_state.SUCCESS  " "   -6.679             -51.066 overall_check:oc\|lean1_check:ck2\|curr_state.SUCCESS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.612             -50.672 overall_check:oc\|lean1_check:ck2\|curr_state.FAIL  " "   -6.612             -50.672 overall_check:oc\|lean1_check:ck2\|curr_state.FAIL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.391             -52.662 overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL  " "   -6.391             -52.662 overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.255             -46.560 overall_check:oc\|lean2_check:ck3\|curr_state.FAIL  " "   -6.255             -46.560 overall_check:oc\|lean2_check:ck3\|curr_state.FAIL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.148             -49.780 overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL  " "   -6.148             -49.780 overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.761             -27.039 overall_check:oc\|control:counters_control\|current_state.HORI_WAIT  " "   -5.761             -27.039 overall_check:oc\|control:counters_control\|current_state.HORI_WAIT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.196           -2403.909 curr_state.BEGIN_CHECK  " "   -5.196           -2403.909 curr_state.BEGIN_CHECK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.183             -20.654 overall_check:oc\|horizontal_check:ck0\|curr_state.FAIL  " "   -5.183             -20.654 overall_check:oc\|horizontal_check:ck0\|curr_state.FAIL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.949             -19.667 overall_check:oc\|horizontal_check:ck0\|curr_state.SUCCESS  " "   -4.949             -19.667 overall_check:oc\|horizontal_check:ck0\|curr_state.SUCCESS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.926             -19.258 overall_check:oc\|verticle_check:ck1\|curr_state.SUCCESS  " "   -4.926             -19.258 overall_check:oc\|verticle_check:ck1\|curr_state.SUCCESS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.494             -17.182 overall_check:oc\|verticle_check:ck1\|curr_state.FAIL  " "   -4.494             -17.182 overall_check:oc\|verticle_check:ck1\|curr_state.FAIL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.419             -25.551 curr_state.PLAY  " "   -4.419             -25.551 curr_state.PLAY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.219             -36.713 overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL  " "   -4.219             -36.713 overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.111              -6.360 overall_check:oc\|control:counters_control\|current_state.INITIAL  " "   -4.111              -6.360 overall_check:oc\|control:counters_control\|current_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.918           -1464.422 KEY\[0\]  " "   -3.918           -1464.422 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.915             -19.673 overall_check:oc\|control:counters_control\|current_state.FAIL  " "   -3.915             -19.673 overall_check:oc\|control:counters_control\|current_state.FAIL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.497             -29.304 overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL  " "   -3.497             -29.304 overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.199              -0.274 KEY\[2\]  " "   -0.199              -0.274 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.084              -0.164 KEY\[3\]  " "   -0.084              -0.164 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.405               0.000 labs\|VGA\|mypll\|altpll_component\|pll\|clk\[0\]  " "   33.405               0.000 labs\|VGA\|mypll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500934052791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.731 " "Worst-case hold slack is -0.731" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.731              -0.731 CLOCK_50  " "   -0.731              -0.731 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.286              -0.286 overall_check:oc\|verticle_check:ck1\|curr_state.FAIL  " "   -0.286              -0.286 overall_check:oc\|verticle_check:ck1\|curr_state.FAIL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.141              -0.141 overall_check:oc\|lean2_check:ck3\|curr_state.SUCCESS  " "   -0.141              -0.141 overall_check:oc\|lean2_check:ck3\|curr_state.SUCCESS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.056              -0.056 KEY\[0\]  " "   -0.056              -0.056 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.009              -0.009 overall_check:oc\|horizontal_check:ck0\|curr_state.COUNT  " "   -0.009              -0.009 overall_check:oc\|horizontal_check:ck0\|curr_state.COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.006              -0.006 overall_check:oc\|horizontal_check:ck0\|curr_state.SUCCESS  " "   -0.006              -0.006 overall_check:oc\|horizontal_check:ck0\|curr_state.SUCCESS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.015               0.000 overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL  " "    0.015               0.000 overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.034               0.000 overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL  " "    0.034               0.000 overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.068               0.000 overall_check:oc\|verticle_check:ck1\|curr_state.SUCCESS  " "    0.068               0.000 overall_check:oc\|verticle_check:ck1\|curr_state.SUCCESS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.070               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.FAIL  " "    0.070               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.FAIL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.079               0.000 overall_check:oc\|control:counters_control\|current_state.HORI_WAIT  " "    0.079               0.000 overall_check:oc\|control:counters_control\|current_state.HORI_WAIT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.080               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.COUNT  " "    0.080               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL  " "    0.086               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.SUCCESS  " "    0.102               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.SUCCESS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207               0.000 overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL  " "    0.207               0.000 overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.219               0.000 overall_check:oc\|control:counters_control\|current_state.FAIL  " "    0.219               0.000 overall_check:oc\|control:counters_control\|current_state.FAIL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.229               0.000 overall_check:oc\|horizontal_check:ck0\|curr_state.FAIL  " "    0.229               0.000 overall_check:oc\|horizontal_check:ck0\|curr_state.FAIL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 overall_check:oc\|verticle_check:ck1\|curr_state.COUNT  " "    0.253               0.000 overall_check:oc\|verticle_check:ck1\|curr_state.COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 overall_check:oc\|lean2_check:ck3\|curr_state.FAIL  " "    0.286               0.000 overall_check:oc\|lean2_check:ck3\|curr_state.FAIL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 curr_state.BEGIN_CHECK  " "    0.350               0.000 curr_state.BEGIN_CHECK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 labs\|VGA\|mypll\|altpll_component\|pll\|clk\[0\]  " "    0.354               0.000 labs\|VGA\|mypll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 KEY\[2\]  " "    0.387               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 KEY\[3\]  " "    0.387               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.492               0.000 overall_check:oc\|lean2_check:ck3\|curr_state.COUNT  " "    0.492               0.000 overall_check:oc\|lean2_check:ck3\|curr_state.COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.733               0.000 curr_state.PLAY  " "    0.733               0.000 curr_state.PLAY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.766               0.000 overall_check:oc\|control:counters_control\|current_state.INITIAL  " "    0.766               0.000 overall_check:oc\|control:counters_control\|current_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500934052868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.060 " "Worst-case recovery slack is -3.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.060             -12.240 KEY\[3\]  " "   -3.060             -12.240 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.817             -11.268 KEY\[2\]  " "   -2.817             -11.268 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.952             -53.656 CLOCK_50  " "   -1.952             -53.656 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500934052904 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.792 " "Worst-case removal slack is 0.792" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.792               0.000 CLOCK_50  " "    0.792               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.741               0.000 KEY\[2\]  " "    1.741               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.944               0.000 KEY\[3\]  " "    1.944               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052958 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500934052958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -44.859 KEY\[0\]  " "   -3.000             -44.859 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.140 KEY\[2\]  " "   -3.000              -8.140 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.140 KEY\[3\]  " "   -3.000              -8.140 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -657.920 curr_state.BEGIN_CHECK  " "   -1.285            -657.920 curr_state.BEGIN_CHECK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 overall_check:oc\|control:counters_control\|current_state.INITIAL  " "    0.332               0.000 overall_check:oc\|control:counters_control\|current_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 overall_check:oc\|verticle_check:ck1\|curr_state.SUCCESS  " "    0.355               0.000 overall_check:oc\|verticle_check:ck1\|curr_state.SUCCESS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL  " "    0.375               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.COUNT  " "    0.381               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL  " "    0.386               0.000 overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 overall_check:oc\|verticle_check:ck1\|curr_state.COUNT  " "    0.405               0.000 overall_check:oc\|verticle_check:ck1\|curr_state.COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL  " "    0.408               0.000 overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 overall_check:oc\|control:counters_control\|current_state.HORI_WAIT  " "    0.416               0.000 overall_check:oc\|control:counters_control\|current_state.HORI_WAIT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 overall_check:oc\|horizontal_check:ck0\|curr_state.SUCCESS  " "    0.416               0.000 overall_check:oc\|horizontal_check:ck0\|curr_state.SUCCESS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL  " "    0.416               0.000 overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 curr_state.PLAY  " "    0.418               0.000 curr_state.PLAY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.FAIL  " "    0.425               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.FAIL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 overall_check:oc\|horizontal_check:ck0\|curr_state.COUNT  " "    0.426               0.000 overall_check:oc\|horizontal_check:ck0\|curr_state.COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429               0.000 overall_check:oc\|lean2_check:ck3\|curr_state.COUNT  " "    0.429               0.000 overall_check:oc\|lean2_check:ck3\|curr_state.COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.SUCCESS  " "    0.431               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.SUCCESS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 overall_check:oc\|horizontal_check:ck0\|curr_state.FAIL  " "    0.435               0.000 overall_check:oc\|horizontal_check:ck0\|curr_state.FAIL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 overall_check:oc\|lean2_check:ck3\|curr_state.FAIL  " "    0.441               0.000 overall_check:oc\|lean2_check:ck3\|curr_state.FAIL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 overall_check:oc\|lean2_check:ck3\|curr_state.SUCCESS  " "    0.442               0.000 overall_check:oc\|lean2_check:ck3\|curr_state.SUCCESS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 overall_check:oc\|control:counters_control\|current_state.FAIL  " "    0.451               0.000 overall_check:oc\|control:counters_control\|current_state.FAIL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 overall_check:oc\|verticle_check:ck1\|curr_state.FAIL  " "    0.460               0.000 overall_check:oc\|verticle_check:ck1\|curr_state.FAIL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.649               0.000 CLOCK_50  " "    9.649               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.709               0.000 labs\|VGA\|mypll\|altpll_component\|pll\|clk\[0\]  " "   19.709               0.000 labs\|VGA\|mypll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934052993 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500934052993 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1500934056108 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mx1\|out\[0\]~4  from: datac  to: combout " "Cell: mx1\|out\[0\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500934056343 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mx1\|out\[1\]~5  from: datac  to: combout " "Cell: mx1\|out\[1\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500934056343 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mx1\|out\[2\]~6  from: datad  to: combout " "Cell: mx1\|out\[2\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500934056343 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mx1\|out\[3\]~7  from: datac  to: combout " "Cell: mx1\|out\[3\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500934056343 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mx1\|out\[4\]~0  from: datac  to: combout " "Cell: mx1\|out\[4\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500934056343 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mx1\|out\[5\]~1  from: datac  to: combout " "Cell: mx1\|out\[5\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500934056343 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mx1\|out\[6\]~2  from: datac  to: combout " "Cell: mx1\|out\[6\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500934056343 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mx1\|out\[7\]~3  from: datac  to: combout " "Cell: mx1\|out\[7\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500934056343 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: oc\|counters_control\|Selector29~4  from: datab  to: combout " "Cell: oc\|counters_control\|Selector29~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500934056343 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: p2\|pulse  from: datad  to: combout " "Cell: p2\|pulse  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500934056343 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: play~0  from: datac  to: combout " "Cell: play~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500934056343 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1500934056343 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500934056352 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1500934056397 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500934056397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.642 " "Worst-case setup slack is -8.642" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.642             -48.360 overall_check:oc\|lean1_check:ck2\|curr_state.COUNT  " "   -8.642             -48.360 overall_check:oc\|lean1_check:ck2\|curr_state.COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.608             -47.217 overall_check:oc\|lean2_check:ck3\|curr_state.COUNT  " "   -6.608             -47.217 overall_check:oc\|lean2_check:ck3\|curr_state.COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.153             -29.723 overall_check:oc\|horizontal_check:ck0\|curr_state.COUNT  " "   -6.153             -29.723 overall_check:oc\|horizontal_check:ck0\|curr_state.COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.142             -27.863 overall_check:oc\|verticle_check:ck1\|curr_state.COUNT  " "   -6.142             -27.863 overall_check:oc\|verticle_check:ck1\|curr_state.COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.950            -350.233 CLOCK_50  " "   -4.950            -350.233 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.992             -29.805 overall_check:oc\|lean2_check:ck3\|curr_state.SUCCESS  " "   -3.992             -29.805 overall_check:oc\|lean2_check:ck3\|curr_state.SUCCESS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.938             -29.306 overall_check:oc\|lean1_check:ck2\|curr_state.SUCCESS  " "   -3.938             -29.306 overall_check:oc\|lean1_check:ck2\|curr_state.SUCCESS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.886             -28.890 overall_check:oc\|lean1_check:ck2\|curr_state.FAIL  " "   -3.886             -28.890 overall_check:oc\|lean1_check:ck2\|curr_state.FAIL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.669             -26.903 overall_check:oc\|lean2_check:ck3\|curr_state.FAIL  " "   -3.669             -26.903 overall_check:oc\|lean2_check:ck3\|curr_state.FAIL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.294             -26.647 overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL  " "   -3.294             -26.647 overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.203           -1463.073 curr_state.BEGIN_CHECK  " "   -3.203           -1463.073 curr_state.BEGIN_CHECK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.130             -24.918 overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL  " "   -3.130             -24.918 overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.122             -12.052 overall_check:oc\|horizontal_check:ck0\|curr_state.FAIL  " "   -3.122             -12.052 overall_check:oc\|horizontal_check:ck0\|curr_state.FAIL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.007             -11.906 overall_check:oc\|control:counters_control\|current_state.HORI_WAIT  " "   -3.007             -11.906 overall_check:oc\|control:counters_control\|current_state.HORI_WAIT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.993             -11.501 overall_check:oc\|horizontal_check:ck0\|curr_state.SUCCESS  " "   -2.993             -11.501 overall_check:oc\|horizontal_check:ck0\|curr_state.SUCCESS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.928             -11.179 overall_check:oc\|verticle_check:ck1\|curr_state.SUCCESS  " "   -2.928             -11.179 overall_check:oc\|verticle_check:ck1\|curr_state.SUCCESS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.714             -10.323 overall_check:oc\|verticle_check:ck1\|curr_state.FAIL  " "   -2.714             -10.323 overall_check:oc\|verticle_check:ck1\|curr_state.FAIL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.353             -12.611 curr_state.PLAY  " "   -2.353             -12.611 curr_state.PLAY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.310            -873.779 KEY\[0\]  " "   -2.310            -873.779 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.281             -19.156 overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL  " "   -2.281             -19.156 overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.943              -3.006 overall_check:oc\|control:counters_control\|current_state.INITIAL  " "   -1.943              -3.006 overall_check:oc\|control:counters_control\|current_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.904             -14.788 overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL  " "   -1.904             -14.788 overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.898              -9.081 overall_check:oc\|control:counters_control\|current_state.FAIL  " "   -1.898              -9.081 overall_check:oc\|control:counters_control\|current_state.FAIL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 KEY\[2\]  " "    0.347               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 KEY\[3\]  " "    0.413               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.446               0.000 labs\|VGA\|mypll\|altpll_component\|pll\|clk\[0\]  " "   36.446               0.000 labs\|VGA\|mypll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500934056439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.317 " "Worst-case hold slack is -0.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.317              -0.317 CLOCK_50  " "   -0.317              -0.317 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.194              -1.513 KEY\[0\]  " "   -0.194              -1.513 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.144              -0.144 overall_check:oc\|verticle_check:ck1\|curr_state.FAIL  " "   -0.144              -0.144 overall_check:oc\|verticle_check:ck1\|curr_state.FAIL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.076              -0.076 overall_check:oc\|lean2_check:ck3\|curr_state.SUCCESS  " "   -0.076              -0.076 overall_check:oc\|lean2_check:ck3\|curr_state.SUCCESS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.041              -0.041 overall_check:oc\|horizontal_check:ck0\|curr_state.SUCCESS  " "   -0.041              -0.041 overall_check:oc\|horizontal_check:ck0\|curr_state.SUCCESS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.019              -0.038 curr_state.BEGIN_CHECK  " "   -0.019              -0.038 curr_state.BEGIN_CHECK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.010               0.000 overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL  " "    0.010               0.000 overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.018               0.000 overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL  " "    0.018               0.000 overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.020               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.COUNT  " "    0.020               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.027               0.000 overall_check:oc\|horizontal_check:ck0\|curr_state.COUNT  " "    0.027               0.000 overall_check:oc\|horizontal_check:ck0\|curr_state.COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 overall_check:oc\|control:counters_control\|current_state.HORI_WAIT  " "    0.033               0.000 overall_check:oc\|control:counters_control\|current_state.HORI_WAIT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.040               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL  " "    0.040               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.052               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.FAIL  " "    0.052               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.FAIL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.061               0.000 overall_check:oc\|verticle_check:ck1\|curr_state.SUCCESS  " "    0.061               0.000 overall_check:oc\|verticle_check:ck1\|curr_state.SUCCESS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.062               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.SUCCESS  " "    0.062               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.SUCCESS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.072               0.000 overall_check:oc\|control:counters_control\|current_state.FAIL  " "    0.072               0.000 overall_check:oc\|control:counters_control\|current_state.FAIL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.100               0.000 overall_check:oc\|horizontal_check:ck0\|curr_state.FAIL  " "    0.100               0.000 overall_check:oc\|horizontal_check:ck0\|curr_state.FAIL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102               0.000 overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL  " "    0.102               0.000 overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 overall_check:oc\|lean2_check:ck3\|curr_state.FAIL  " "    0.157               0.000 overall_check:oc\|lean2_check:ck3\|curr_state.FAIL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 overall_check:oc\|verticle_check:ck1\|curr_state.COUNT  " "    0.164               0.000 overall_check:oc\|verticle_check:ck1\|curr_state.COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 labs\|VGA\|mypll\|altpll_component\|pll\|clk\[0\]  " "    0.181               0.000 labs\|VGA\|mypll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 KEY\[2\]  " "    0.199               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 KEY\[3\]  " "    0.199               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249               0.000 overall_check:oc\|lean2_check:ck3\|curr_state.COUNT  " "    0.249               0.000 overall_check:oc\|lean2_check:ck3\|curr_state.COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 overall_check:oc\|control:counters_control\|current_state.INITIAL  " "    0.368               0.000 overall_check:oc\|control:counters_control\|current_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 curr_state.PLAY  " "    0.378               0.000 curr_state.PLAY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056523 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500934056523 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.205 " "Worst-case recovery slack is -1.205" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.205              -4.820 KEY\[3\]  " "   -1.205              -4.820 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.068              -4.272 KEY\[2\]  " "   -1.068              -4.272 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.694             -15.903 CLOCK_50  " "   -0.694             -15.903 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500934056569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.216 " "Worst-case removal slack is 0.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 CLOCK_50  " "    0.216               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.852               0.000 KEY\[2\]  " "    0.852               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.965               0.000 KEY\[3\]  " "    0.965               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500934056617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -443.373 KEY\[0\]  " "   -3.000            -443.373 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.884 KEY\[3\]  " "   -3.000              -7.884 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.796 KEY\[2\]  " "   -3.000              -7.796 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -512.000 curr_state.BEGIN_CHECK  " "   -1.000            -512.000 curr_state.BEGIN_CHECK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 overall_check:oc\|control:counters_control\|current_state.HORI_WAIT  " "    0.310               0.000 overall_check:oc\|control:counters_control\|current_state.HORI_WAIT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 overall_check:oc\|lean2_check:ck3\|curr_state.FAIL  " "    0.337               0.000 overall_check:oc\|lean2_check:ck3\|curr_state.FAIL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 overall_check:oc\|lean2_check:ck3\|curr_state.COUNT  " "    0.353               0.000 overall_check:oc\|lean2_check:ck3\|curr_state.COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 overall_check:oc\|verticle_check:ck1\|curr_state.SUCCESS  " "    0.359               0.000 overall_check:oc\|verticle_check:ck1\|curr_state.SUCCESS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 curr_state.PLAY  " "    0.360               0.000 curr_state.PLAY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 overall_check:oc\|horizontal_check:ck0\|curr_state.SUCCESS  " "    0.361               0.000 overall_check:oc\|horizontal_check:ck0\|curr_state.SUCCESS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.COUNT  " "    0.362               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 overall_check:oc\|verticle_check:ck1\|curr_state.COUNT  " "    0.364               0.000 overall_check:oc\|verticle_check:ck1\|curr_state.COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL  " "    0.367               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374               0.000 overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL  " "    0.374               0.000 overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 overall_check:oc\|horizontal_check:ck0\|curr_state.COUNT  " "    0.378               0.000 overall_check:oc\|horizontal_check:ck0\|curr_state.COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 overall_check:oc\|verticle_check:ck1\|curr_state.FAIL  " "    0.380               0.000 overall_check:oc\|verticle_check:ck1\|curr_state.FAIL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 overall_check:oc\|horizontal_check:ck0\|curr_state.FAIL  " "    0.389               0.000 overall_check:oc\|horizontal_check:ck0\|curr_state.FAIL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 overall_check:oc\|control:counters_control\|current_state.FAIL  " "    0.397               0.000 overall_check:oc\|control:counters_control\|current_state.FAIL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.FAIL  " "    0.402               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.FAIL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.SUCCESS  " "    0.407               0.000 overall_check:oc\|lean1_check:ck2\|curr_state.SUCCESS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 overall_check:oc\|lean2_check:ck3\|curr_state.SUCCESS  " "    0.413               0.000 overall_check:oc\|lean2_check:ck3\|curr_state.SUCCESS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL  " "    0.421               0.000 overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL  " "    0.431               0.000 overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 overall_check:oc\|control:counters_control\|current_state.INITIAL  " "    0.455               0.000 overall_check:oc\|control:counters_control\|current_state.INITIAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.374               0.000 CLOCK_50  " "    9.374               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.755               0.000 labs\|VGA\|mypll\|altpll_component\|pll\|clk\[0\]  " "   19.755               0.000 labs\|VGA\|mypll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500934056663 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500934056663 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500934060767 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500934060772 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 18 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1226 " "Peak virtual memory: 1226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1500934061429 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 24 18:07:41 2017 " "Processing ended: Mon Jul 24 18:07:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1500934061429 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1500934061429 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1500934061429 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500934061429 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500934062767 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1500934062769 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 24 18:07:42 2017 " "Processing started: Mon Jul 24 18:07:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1500934062769 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1500934062769 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Fivesons -c Fivesons " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Fivesons -c Fivesons" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1500934062769 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Fivesons_7_1200mv_85c_slow.vo /courses/courses/cscb58s17/lishuha2/git/fivesons/simulation/modelsim/ simulation " "Generated file Fivesons_7_1200mv_85c_slow.vo in folder \"/courses/courses/cscb58s17/lishuha2/git/fivesons/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1500934064307 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Fivesons_7_1200mv_0c_slow.vo /courses/courses/cscb58s17/lishuha2/git/fivesons/simulation/modelsim/ simulation " "Generated file Fivesons_7_1200mv_0c_slow.vo in folder \"/courses/courses/cscb58s17/lishuha2/git/fivesons/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1500934065167 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Fivesons_min_1200mv_0c_fast.vo /courses/courses/cscb58s17/lishuha2/git/fivesons/simulation/modelsim/ simulation " "Generated file Fivesons_min_1200mv_0c_fast.vo in folder \"/courses/courses/cscb58s17/lishuha2/git/fivesons/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1500934066046 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Fivesons.vo /courses/courses/cscb58s17/lishuha2/git/fivesons/simulation/modelsim/ simulation " "Generated file Fivesons.vo in folder \"/courses/courses/cscb58s17/lishuha2/git/fivesons/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1500934066935 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Fivesons_7_1200mv_85c_v_slow.sdo /courses/courses/cscb58s17/lishuha2/git/fivesons/simulation/modelsim/ simulation " "Generated file Fivesons_7_1200mv_85c_v_slow.sdo in folder \"/courses/courses/cscb58s17/lishuha2/git/fivesons/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1500934067510 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Fivesons_7_1200mv_0c_v_slow.sdo /courses/courses/cscb58s17/lishuha2/git/fivesons/simulation/modelsim/ simulation " "Generated file Fivesons_7_1200mv_0c_v_slow.sdo in folder \"/courses/courses/cscb58s17/lishuha2/git/fivesons/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1500934068063 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Fivesons_min_1200mv_0c_v_fast.sdo /courses/courses/cscb58s17/lishuha2/git/fivesons/simulation/modelsim/ simulation " "Generated file Fivesons_min_1200mv_0c_v_fast.sdo in folder \"/courses/courses/cscb58s17/lishuha2/git/fivesons/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1500934068628 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Fivesons_v.sdo /courses/courses/cscb58s17/lishuha2/git/fivesons/simulation/modelsim/ simulation " "Generated file Fivesons_v.sdo in folder \"/courses/courses/cscb58s17/lishuha2/git/fivesons/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1500934069206 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1398 " "Peak virtual memory: 1398 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1500934069428 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 24 18:07:49 2017 " "Processing ended: Mon Jul 24 18:07:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1500934069428 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1500934069428 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1500934069428 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1500934069428 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 417 s " "Quartus Prime Full Compilation was successful. 0 errors, 417 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1500934069696 ""}
