INFO-FLOW: Workspace F:/FPGA/project/HLS/FAST_2.0/FAST/solution1 opened at Tue Dec 04 15:04:39 +0800 2018
Execute     config_clock -quiet -name default -period 20 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 91050 } {LUT 364200 } {FF 728400 } {DSP48E 1260} {BRAM 1590}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.108 sec.
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.109 sec.
Command     ap_source done; 0.11 sec.
Execute     set_part xc7vx690tffg1761-3 
Execute       add_library xilinx/virtex7/virtex7:xc7vx690t:ffg1761:-3 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx690t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute         config_chip_info -quiet -speed fast 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_hp.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute     config_chip_info -quiet -speed fast 
Command   open_solution done; 0.2 sec.
Execute   set_part xc7vx690tffg1761-3 -tool vivado 
Execute     add_library xilinx/virtex7/virtex7:xc7vx690t:ffg1761:-3 
Execute       get_default_platform 
Execute       license_isbetapart xc7vx690t 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute       config_chip_info -quiet -speed fast 
Execute     add_library xilinx/virtex7/virtex7_fpv6 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_hp.hlp 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     get_default_platform 
Execute   create_clock -period 20 -name default 
Execute     config_clock -quiet -name default -period 20 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'image_core.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling image_core.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted image_core.cpp 
Execute       get_default_platform 
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "E:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "image_core.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/image_core.pp.0.cpp" 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E image_core.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/image_core.pp.0.cpp
Command       clang done; 0.853 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "E:/Xilinx/Vivado/2018.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/image_core.pp.0.cpp"  -o "F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2018.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/image_core.pp.0.cpp -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/useless.bc
Command       clang done; 2.416 sec.
INFO-FLOW: GCC PP time: 3 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/image_core.pp.0.cpp std=gnu++98 -directive=F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/image_core.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.763 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute       tidy_31 xilinx-directive2pragma F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/image_core.pp.0.cpp std=gnu++98 -directive=F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/solution1.json 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/solution1.json -quiet -fix-errors F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/image_core.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.753 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/xilinx-dataflow-lawyer.image_core.pp.0.cpp.diag.yml F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/image_core.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/xilinx-dataflow-lawyer.image_core.pp.0.cpp.out.log 2> F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/xilinx-dataflow-lawyer.image_core.pp.0.cpp.err.log 
Command       ap_eval done; 0.729 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/image_core.pp.0.cpp std=gnu++98 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/image_core.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/image_core.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.638 sec.
INFO-FLOW: tidy-3.1 time 3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/image_core.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/image_core.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.773 sec.
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "E:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/image_core.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/image_core.pragma.2.cpp" 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/image_core.pragma.1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/image_core.pragma.2.cpp
Command       clang done; 0.863 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/image_core.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/image_core.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/image_core.bc" 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/image_core.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/image_core.bc
Command       clang done; 2.794 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/image_core.g.bc -hls-opt -except-internalize FAST2_Core -LE:/Xilinx/Vivado/2018.2/win64/lib -lhlsm -lhlsmc++ -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.218 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.863 ; gain = 46.781
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.863 ; gain = 46.781
Execute       ::config_rtl 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/a.pp.bc -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.112 sec.
Execute         llvm-ld F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LE:/Xilinx/Vivado/2018.2/win64/lib -lfloatconversion -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.61 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top FAST2_Core -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/a.g.0.bc -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<2, 1000, 2>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<2, 1000, 2>::write(hls::Scalar<1, unsigned short>)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<240, 320, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<240, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::init' into 'hls::Mat<240, 320, 4096>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::init' into 'hls::Mat<240, 320, 0>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2, 1000, 2>::init' into 'hls::Mat<2, 1000, 2>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:581).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::write' into 'hls::Mat<240, 320, 4096>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::read' into 'hls::Mat<240, 320, 4096>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 240, 320>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1951).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<35, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<35, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_BGR2GRAY, unsigned char, unsigned char>::apply<3, 1>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::write' into 'hls::Mat<240, 320, 0>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 240, 320>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1953).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<2, 1000, unsigned short>::SetValue' into 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' (./fast.h:41).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::read' into 'hls::Mat<240, 320, 0>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' (./fast.h:58).
INFO: [XFORM 203-603] Inlining function 'hls::fast_pixel_diff<16, 7, 25, ap_uint<8>, int>' into 'hls::fast_judge<16, 7, ap_uint<8>, int>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:164).
INFO: [XFORM 203-603] Inlining function 'hls::coreScore<16, 25, int, ap_uint<8> >' into 'hls::fast_judge<16, 7, ap_uint<8>, int>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:182).
INFO: [XFORM 203-603] Inlining function 'hls::fast_judge<16, 7, ap_uint<8>, int>' into 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' (./fast.h:77).
INFO: [XFORM 203-603] Inlining function 'hls::fast_nonmax<3, ap_int<16> >' into 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' (./fast.h:93).
INFO: [XFORM 203-603] Inlining function 'hls::FASTX<999, 240, 320, 0>' into 'FAST2_Core' (image_core.cpp:27).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2, 1000, 2>::write' into 'hls::Mat<2, 1000, 2>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2, 1000, 2>::operator<<' into 'hls::Array2D2Mat<2, 1000, unsigned short, 2>' (./type.h:369).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2, 1000, 2>::read' into 'hls::Mat<2, 1000, 2>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2, 1000, 2>::operator>>' into 'hls::Mat2AXIvideo<16, 2, 1000, 2>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<16, unsigned short>.1' into 'hls::AXISetBitFields<16, unsigned short>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<16, unsigned short>' into 'hls::Mat2AXIvideo<16, 2, 1000, 2>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:143).
Command         transform done; 0.505 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 145.449 ; gain = 88.367
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/a.g.1.bc -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_BGR2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 240, 320>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952) automatically.
INFO: [XFORM 203-602] Inlining function 'std::numeric_limits<int>::max' into 'hls::numeric_limits<int>::max' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/utils/x_hls_utils.h:75) automatically.
INFO: [XFORM 203-602] Inlining function 'std::numeric_limits<int>::min' into 'hls::numeric_limits<int>::min' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/utils/x_hls_utils.h:76) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::min<int>' into 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:105->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:182->./fast.h:77) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::max<int>' into 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:106->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:182->./fast.h:77) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::numeric_limits<int>::max' into 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:123->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:182->./fast.h:77) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::numeric_limits<int>::min' into 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:136->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:182->./fast.h:77) automatically.
Command         transform done; 0.402 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/a.g.2.prechk.bc -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:49: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 170.273 ; gain = 113.191
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/a.g.1.bc to F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/a.o.1.bc -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'gray.data_stream.V' (image_core.cpp:21).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dst.data_stream.V' (image_core.cpp:23).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src.data_stream.V' (image_core.cpp:20).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (./fast.h:43) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1948) in function 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 240, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (./fast.h:47) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (./fast.h:48) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.2' (./fast.h:53) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.3' (./fast.h:63) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.3.1' (./fast.h:64) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.4' (./fast.h:69) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.5' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:55) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.6' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:166) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.7' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:104) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.8' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:108) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.9' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:113) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.10' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:122) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.11' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:135) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.12' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:193) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.13' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:199) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_channels' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:563) automatically.
INFO: [XFORM 203-102] Partitioning array 'flag_d_min8' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:97) automatically.
INFO: [XFORM 203-102] Partitioning array 'flag_d_max8' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:98) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dst.data_stream.V' (image_core.cpp:23) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'gray.data_stream.V' (image_core.cpp:21) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'src.data_stream.V' (image_core.cpp:20) .
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.V' (./fast.h:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'core_buf.val.V' (./fast.h:21) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'core_win.val.V' (./fast.h:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.V' (./fast.h:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (./fast.h:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag_val.V.assign'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag_d.assign'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag_d_min2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag_d_max2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag_d_min4' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:95) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag_d_max4' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1940) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1945) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1946) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'value.val' (./type.h:363) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dst.data_stream.V' (image_core.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'gray.data_stream.V' (image_core.cpp:21) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src.data_stream.V' (image_core.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'core_win.val.V' (./fast.h:22) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.V' (./fast.h:23) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_BGR2GRAY, unsigned char, unsigned char>::apply<3, 1>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1478->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_BGR2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 240, 320>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952) automatically.
WARNING: [XFORM 203-713] All the elements of global array 'keypoints.val' should be updated in process function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'FAST2_Core', detected/extracted 6 process function(s): 
	 'Block_Mat.exit10_proc70'
	 'hls::AXIvideo2Mat<32, 240, 320, 4096>'
	 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 240, 320>'
	 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>'
	 'hls::Array2D2Mat<2, 1000, unsigned short, 2>'
	 'hls::Mat2AXIvideo<16, 2, 1000, 2>'.
Command         transform done; 1.54 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/a.o.1.tmp.bc -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fast.h:77:31) to (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:181:5) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>'... converting 67 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1948:48) to (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1948:42) in function 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 240, 320>'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' (./fast.h:12)...24 expression(s) balanced.
Command         transform done; 0.787 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 218.887 ; gain = 161.805
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/a.o.2.bc -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'hls::min<int>' to 'min<int>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:242)
WARNING: [XFORM 203-631] Renaming function 'hls::max<int>' to 'max<int>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:236)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<16, 2, 1000, 2>' to 'Mat2AXIvideo' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:125:50)
WARNING: [XFORM 203-631] Renaming function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' to 'FAST_t_opr' (./fast.h:20:25)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 240, 320>' to 'CvtColor' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::Array2D2Mat<2, 1000, unsigned short, 2>' to 'Array2D2Mat' (./type.h:361:21)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' to 'AXIvideo2Mat' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit10_proc70' to 'Block_Mat.exit10_pro' (image_core.cpp:20)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val[2].V' (./fast.h:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val[3].V' (./fast.h:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val[0].V' (./fast.h:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val[1].V' (./fast.h:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val[4].V' (./fast.h:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val[5].V' (./fast.h:20).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val[2].V' (./fast.h:20).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val[3].V' (./fast.h:20).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val[0].V' (./fast.h:20).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val[1].V' (./fast.h:20).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val[4].V' (./fast.h:20).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val[5].V' (./fast.h:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'core_buf.val[0].V' (./fast.h:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'core_buf.val[1].V' (./fast.h:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'core_buf.val[0].V' (./fast.h:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'core_buf.val[1].V' (./fast.h:21).
Command         transform done; 1.41 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 313.371 ; gain = 256.289
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 5.511 sec.
Command     elaborate done; 20.59 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'FAST2_Core' ...
Execute       ap_set_top_model FAST2_Core 
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit10_pro' to 'Block_Mat_exit10_pro'.
WARNING: [SYN 201-103] Legalizing function name 'min<int>' to 'min_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<int>' to 'reg_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'max<int>' to 'max_int_s'.
Execute       get_model_list FAST2_Core -filter all-wo-channel -topdown 
Execute       preproc_iomode -model FAST2_Core 
Execute       preproc_iomode -model Mat2AXIvideo 
Execute       preproc_iomode -model Array2D2Mat 
Execute       preproc_iomode -model FAST_t_opr 
Execute       preproc_iomode -model max<int> 
Execute       preproc_iomode -model reg<int> 
Execute       preproc_iomode -model min<int> 
Execute       preproc_iomode -model CvtColor 
Execute       preproc_iomode -model AXIvideo2Mat 
Execute       preproc_iomode -model Block_Mat.exit10_pro 
Execute       get_model_list FAST2_Core -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block_Mat.exit10_pro AXIvideo2Mat CvtColor min<int> reg<int> max<int> FAST_t_opr Array2D2Mat Mat2AXIvideo FAST2_Core
INFO-FLOW: Configuring Module : Block_Mat.exit10_pro ...
Execute       set_default_model Block_Mat.exit10_pro 
Execute       apply_spec_resource_limit Block_Mat.exit10_pro 
INFO-FLOW: Configuring Module : AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       apply_spec_resource_limit AXIvideo2Mat 
INFO-FLOW: Configuring Module : CvtColor ...
Execute       set_default_model CvtColor 
Execute       apply_spec_resource_limit CvtColor 
INFO-FLOW: Configuring Module : min<int> ...
Execute       set_default_model min<int> 
Execute       apply_spec_resource_limit min<int> 
INFO-FLOW: Configuring Module : reg<int> ...
Execute       set_default_model reg<int> 
Execute       apply_spec_resource_limit reg<int> 
INFO-FLOW: Configuring Module : max<int> ...
Execute       set_default_model max<int> 
Execute       apply_spec_resource_limit max<int> 
INFO-FLOW: Configuring Module : FAST_t_opr ...
Execute       set_default_model FAST_t_opr 
Execute       apply_spec_resource_limit FAST_t_opr 
INFO-FLOW: Configuring Module : Array2D2Mat ...
Execute       set_default_model Array2D2Mat 
Execute       apply_spec_resource_limit Array2D2Mat 
INFO-FLOW: Configuring Module : Mat2AXIvideo ...
Execute       set_default_model Mat2AXIvideo 
Execute       apply_spec_resource_limit Mat2AXIvideo 
INFO-FLOW: Configuring Module : FAST2_Core ...
Execute       set_default_model FAST2_Core 
Execute       apply_spec_resource_limit FAST2_Core 
INFO-FLOW: Model list for preprocess: Block_Mat.exit10_pro AXIvideo2Mat CvtColor min<int> reg<int> max<int> FAST_t_opr Array2D2Mat Mat2AXIvideo FAST2_Core
INFO-FLOW: Preprocessing Module: Block_Mat.exit10_pro ...
Execute       set_default_model Block_Mat.exit10_pro 
Execute       cdfg_preprocess -model Block_Mat.exit10_pro 
Execute       rtl_gen_preprocess Block_Mat.exit10_pro 
INFO-FLOW: Preprocessing Module: AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       cdfg_preprocess -model AXIvideo2Mat 
Execute       rtl_gen_preprocess AXIvideo2Mat 
INFO-FLOW: Preprocessing Module: CvtColor ...
Execute       set_default_model CvtColor 
Execute       cdfg_preprocess -model CvtColor 
Execute       rtl_gen_preprocess CvtColor 
INFO-FLOW: Preprocessing Module: min<int> ...
Execute       set_default_model min<int> 
Execute       cdfg_preprocess -model min<int> 
Execute       rtl_gen_preprocess min<int> 
INFO-FLOW: Preprocessing Module: reg<int> ...
Execute       set_default_model reg<int> 
Execute       cdfg_preprocess -model reg<int> 
Execute       rtl_gen_preprocess reg<int> 
INFO-FLOW: Preprocessing Module: max<int> ...
Execute       set_default_model max<int> 
Execute       cdfg_preprocess -model max<int> 
Execute       rtl_gen_preprocess max<int> 
INFO-FLOW: Preprocessing Module: FAST_t_opr ...
Execute       set_default_model FAST_t_opr 
Execute       cdfg_preprocess -model FAST_t_opr 
Execute       rtl_gen_preprocess FAST_t_opr 
INFO-FLOW: Preprocessing Module: Array2D2Mat ...
Execute       set_default_model Array2D2Mat 
Execute       cdfg_preprocess -model Array2D2Mat 
Execute       rtl_gen_preprocess Array2D2Mat 
INFO-FLOW: Preprocessing Module: Mat2AXIvideo ...
Execute       set_default_model Mat2AXIvideo 
Execute       cdfg_preprocess -model Mat2AXIvideo 
Execute       rtl_gen_preprocess Mat2AXIvideo 
INFO-FLOW: Preprocessing Module: FAST2_Core ...
Execute       set_default_model FAST2_Core 
Execute       cdfg_preprocess -model FAST2_Core 
Execute       rtl_gen_preprocess FAST2_Core 
INFO-FLOW: Model list for synthesis: Block_Mat.exit10_pro AXIvideo2Mat CvtColor min<int> reg<int> max<int> FAST_t_opr Array2D2Mat Mat2AXIvideo FAST2_Core
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit10_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block_Mat.exit10_pro 
Execute       schedule -model Block_Mat.exit10_pro 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.194 sec.
INFO: [HLS 200-111]  Elapsed time: 21.809 seconds; current allocated memory: 257.341 MB.
Execute       report -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Block_Mat_exit10_pro.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Block_Mat_exit10_pro.sched.adb -f 
INFO-FLOW: Finish scheduling Block_Mat.exit10_pro.
Execute       set_default_model Block_Mat.exit10_pro 
Execute       bind -model Block_Mat.exit10_pro 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Block_Mat.exit10_pro
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 257.446 MB.
Execute       report -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Block_Mat_exit10_pro.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Block_Mat_exit10_pro.bind.adb -f 
INFO-FLOW: Finish binding Block_Mat.exit10_pro.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AXIvideo2Mat 
Execute       schedule -model AXIvideo2Mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.239 sec.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 257.755 MB.
Execute       report -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/AXIvideo2Mat.verbose.sched.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
Execute       db_write -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/AXIvideo2Mat.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2Mat.
Execute       set_default_model AXIvideo2Mat 
Execute       bind -model AXIvideo2Mat 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=AXIvideo2Mat
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 258.144 MB.
Execute       report -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/AXIvideo2Mat.verbose.bind.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       db_write -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/AXIvideo2Mat.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2Mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CvtColor 
Execute       schedule -model CvtColor 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.194 sec.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 258.401 MB.
Execute       report -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/CvtColor.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/CvtColor.sched.adb -f 
INFO-FLOW: Finish scheduling CvtColor.
Execute       set_default_model CvtColor 
Execute       bind -model CvtColor 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=CvtColor
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 258.589 MB.
Execute       report -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/CvtColor.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/CvtColor.bind.adb -f 
INFO-FLOW: Finish binding CvtColor.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'min_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model min<int> 
Execute       schedule -model min<int> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'min<int>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 258.621 MB.
Execute       report -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/min_int_s.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/min_int_s.sched.adb -f 
INFO-FLOW: Finish scheduling min<int>.
Execute       set_default_model min<int> 
Execute       bind -model min<int> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=min<int>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 258.650 MB.
Execute       report -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/min_int_s.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/min_int_s.bind.adb -f 
INFO-FLOW: Finish binding min<int>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model reg<int> 
Execute       schedule -model reg<int> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reg<int>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 258.682 MB.
Execute       report -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/reg_int_s.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/reg_int_s.sched.adb -f 
INFO-FLOW: Finish scheduling reg<int>.
Execute       set_default_model reg<int> 
Execute       bind -model reg<int> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=reg<int>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 258.713 MB.
Execute       report -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/reg_int_s.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/reg_int_s.bind.adb -f 
INFO-FLOW: Finish binding reg<int>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model max<int> 
Execute       schedule -model max<int> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'max<int>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 258.729 MB.
Execute       report -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/max_int_s.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/max_int_s.sched.adb -f 
INFO-FLOW: Finish scheduling max<int>.
Execute       set_default_model max<int> 
Execute       bind -model max<int> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=max<int>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 258.765 MB.
Execute       report -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/max_int_s.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/max_int_s.bind.adb -f 
INFO-FLOW: Finish binding max<int>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FAST_t_opr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FAST_t_opr 
Execute       schedule -model FAST_t_opr 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.6 sec.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 260.864 MB.
Execute       report -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST_t_opr.verbose.sched.rpt -verbose -f 
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Command       report done; 0.183 sec.
Execute       db_write -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST_t_opr.sched.adb -f 
Command       db_write done; 0.15 sec.
INFO-FLOW: Finish scheduling FAST_t_opr.
Execute       set_default_model FAST_t_opr 
Execute       bind -model FAST_t_opr 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=FAST_t_opr
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.234 sec.
INFO: [HLS 200-111]  Elapsed time: 0.594 seconds; current allocated memory: 263.205 MB.
Execute       report -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST_t_opr.verbose.bind.rpt -verbose -f 
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Command       report done; 0.551 sec.
Execute       db_write -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST_t_opr.bind.adb -f 
Command       db_write done; 0.174 sec.
INFO-FLOW: Finish binding FAST_t_opr.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2D2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Array2D2Mat 
Execute       schedule -model Array2D2Mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.152 sec.
INFO: [HLS 200-111]  Elapsed time: 0.916 seconds; current allocated memory: 263.950 MB.
Execute       report -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Array2D2Mat.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Array2D2Mat.sched.adb -f 
INFO-FLOW: Finish scheduling Array2D2Mat.
Execute       set_default_model Array2D2Mat 
Execute       bind -model Array2D2Mat 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Array2D2Mat
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 264.095 MB.
Execute       report -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Array2D2Mat.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Array2D2Mat.bind.adb -f 
INFO-FLOW: Finish binding Array2D2Mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2AXIvideo 
Execute       schedule -model Mat2AXIvideo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.108 sec.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 264.263 MB.
Execute       report -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Mat2AXIvideo.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Mat2AXIvideo.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2AXIvideo.
Execute       set_default_model Mat2AXIvideo 
Execute       bind -model Mat2AXIvideo 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Mat2AXIvideo
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 264.475 MB.
Execute       report -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Mat2AXIvideo.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Mat2AXIvideo.bind.adb -f 
INFO-FLOW: Finish binding Mat2AXIvideo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FAST2_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FAST2_Core 
Execute       schedule -model FAST2_Core 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 264.660 MB.
Execute       report -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.sched.adb -f 
INFO-FLOW: Finish scheduling FAST2_Core.
Execute       set_default_model FAST2_Core 
Execute       bind -model FAST2_Core 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=FAST2_Core
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.589 sec.
INFO: [HLS 200-111]  Elapsed time: 0.648 seconds; current allocated memory: 265.820 MB.
Execute       report -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.verbose.bind.rpt -verbose -f 
Command       report done; 0.461 sec.
Execute       db_write -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.bind.adb -f 
INFO-FLOW: Finish binding FAST2_Core.
Execute       get_model_list FAST2_Core -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Block_Mat.exit10_pro 
Execute       rtl_gen_preprocess AXIvideo2Mat 
Execute       rtl_gen_preprocess CvtColor 
Execute       rtl_gen_preprocess min<int> 
Execute       rtl_gen_preprocess reg<int> 
Execute       rtl_gen_preprocess max<int> 
Execute       rtl_gen_preprocess FAST_t_opr 
Execute       rtl_gen_preprocess Array2D2Mat 
Execute       rtl_gen_preprocess Mat2AXIvideo 
Execute       rtl_gen_preprocess FAST2_Core 
INFO-FLOW: Model list for RTL generation: Block_Mat.exit10_pro AXIvideo2Mat CvtColor min<int> reg<int> max<int> FAST_t_opr Array2D2Mat Mat2AXIvideo FAST2_Core
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit10_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Block_Mat.exit10_pro -vendor xilinx -mg_file F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Block_Mat_exit10_pro.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit10_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.536 seconds; current allocated memory: 266.547 MB.
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block_Mat.exit10_pro -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/systemc/Block_Mat_exit10_pro -synmodules Block_Mat.exit10_pro AXIvideo2Mat CvtColor min<int> reg<int> max<int> FAST_t_opr Array2D2Mat Mat2AXIvideo FAST2_Core 
Execute       gen_rtl Block_Mat.exit10_pro -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/vhdl/Block_Mat_exit10_pro 
Execute       gen_rtl Block_Mat.exit10_pro -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/verilog/Block_Mat_exit10_pro 
Execute       gen_tb_info Block_Mat.exit10_pro -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Block_Mat_exit10_pro -p F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db 
Execute       report -model Block_Mat.exit10_pro -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/report/Block_Mat_exit10_pro_csynth.rpt -f 
Execute       report -model Block_Mat.exit10_pro -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/report/Block_Mat_exit10_pro_csynth.xml -f -x 
Execute       report -model Block_Mat.exit10_pro -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Block_Mat_exit10_pro.verbose.rpt -verbose -f 
Execute       db_write -model Block_Mat.exit10_pro -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Block_Mat_exit10_pro.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model AXIvideo2Mat -vendor xilinx -mg_file F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 267.620 MB.
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl AXIvideo2Mat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/systemc/AXIvideo2Mat -synmodules Block_Mat.exit10_pro AXIvideo2Mat CvtColor min<int> reg<int> max<int> FAST_t_opr Array2D2Mat Mat2AXIvideo FAST2_Core 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/vhdl/AXIvideo2Mat 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/verilog/AXIvideo2Mat 
Execute       gen_tb_info AXIvideo2Mat -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/AXIvideo2Mat -p F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db 
Execute       report -model AXIvideo2Mat -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/report/AXIvideo2Mat_csynth.rpt -f 
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       report -model AXIvideo2Mat -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/report/AXIvideo2Mat_csynth.xml -f -x 
Execute       report -model AXIvideo2Mat -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/AXIvideo2Mat.verbose.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       db_write -model AXIvideo2Mat -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/AXIvideo2Mat.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model CvtColor -vendor xilinx -mg_file F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/CvtColor.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'FAST2_Core_mac_muladd_8ns_20ns_29ns_29_1_1' to 'FAST2_Core_mac_mubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST2_Core_mac_muladd_8ns_23ns_29ns_30_1_1' to 'FAST2_Core_mac_mucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST2_Core_mul_mul_8ns_22ns_29_1_1' to 'FAST2_Core_mul_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FAST2_Core_mac_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FAST2_Core_mac_mucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FAST2_Core_mul_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 268.040 MB.
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl CvtColor -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/systemc/CvtColor -synmodules Block_Mat.exit10_pro AXIvideo2Mat CvtColor min<int> reg<int> max<int> FAST_t_opr Array2D2Mat Mat2AXIvideo FAST2_Core 
Execute       gen_rtl CvtColor -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/vhdl/CvtColor 
Execute       gen_rtl CvtColor -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/verilog/CvtColor 
Execute       gen_tb_info CvtColor -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/CvtColor -p F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db 
Execute       report -model CvtColor -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/report/CvtColor_csynth.rpt -f 
Execute       report -model CvtColor -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/report/CvtColor_csynth.xml -f -x 
Execute       report -model CvtColor -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/CvtColor.verbose.rpt -verbose -f 
Execute       db_write -model CvtColor -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/CvtColor.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'min_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model min<int> -vendor xilinx -mg_file F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/min_int_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'min_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 268.199 MB.
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl min<int> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/systemc/min_int_s -synmodules Block_Mat.exit10_pro AXIvideo2Mat CvtColor min<int> reg<int> max<int> FAST_t_opr Array2D2Mat Mat2AXIvideo FAST2_Core 
Execute       gen_rtl min<int> -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/vhdl/min_int_s 
Execute       gen_rtl min<int> -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/verilog/min_int_s 
Execute       gen_tb_info min<int> -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/min_int_s -p F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db 
Execute       report -model min<int> -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/report/min_int_s_csynth.rpt -f 
Execute       report -model min<int> -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/report/min_int_s_csynth.xml -f -x 
Execute       report -model min<int> -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/min_int_s.verbose.rpt -verbose -f 
Execute       db_write -model min<int> -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/min_int_s.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model reg<int> -vendor xilinx -mg_file F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/reg_int_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 268.310 MB.
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl reg<int> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/systemc/reg_int_s -synmodules Block_Mat.exit10_pro AXIvideo2Mat CvtColor min<int> reg<int> max<int> FAST_t_opr Array2D2Mat Mat2AXIvideo FAST2_Core 
Execute       gen_rtl reg<int> -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/vhdl/reg_int_s 
Execute       gen_rtl reg<int> -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/verilog/reg_int_s 
Execute       gen_tb_info reg<int> -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/reg_int_s -p F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db 
Execute       report -model reg<int> -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/report/reg_int_s_csynth.rpt -f 
Execute       report -model reg<int> -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/report/reg_int_s_csynth.xml -f -x 
Execute       report -model reg<int> -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/reg_int_s.verbose.rpt -verbose -f 
Execute       db_write -model reg<int> -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/reg_int_s.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model max<int> -vendor xilinx -mg_file F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/max_int_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 268.381 MB.
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl max<int> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/systemc/max_int_s -synmodules Block_Mat.exit10_pro AXIvideo2Mat CvtColor min<int> reg<int> max<int> FAST_t_opr Array2D2Mat Mat2AXIvideo FAST2_Core 
Execute       gen_rtl max<int> -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/vhdl/max_int_s 
Execute       gen_rtl max<int> -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/verilog/max_int_s 
Execute       gen_tb_info max<int> -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/max_int_s -p F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db 
Execute       report -model max<int> -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/report/max_int_s_csynth.rpt -f 
Execute       report -model max<int> -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/report/max_int_s_csynth.xml -f -x 
Execute       report -model max<int> -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/max_int_s.verbose.rpt -verbose -f 
Execute       db_write -model max<int> -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/max_int_s.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FAST_t_opr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model FAST_t_opr -vendor xilinx -mg_file F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST_t_opr.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_k_buf_val_0_V' to 'FAST_t_opr_k_buf_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_k_buf_val_1_V' to 'FAST_t_opr_k_buf_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_k_buf_val_2_V' to 'FAST_t_opr_k_buf_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_k_buf_val_3_V' to 'FAST_t_opr_k_buf_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_k_buf_val_4_V' to 'FAST_t_opr_k_buf_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_k_buf_val_5_V' to 'FAST_t_opr_k_buf_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_core_buf_val_0_V' to 'FAST_t_opr_core_bkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_core_buf_val_1_V' to 'FAST_t_opr_core_blbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FAST_t_opr'.
Command       create_rtl_model done; 0.607 sec.
INFO: [HLS 200-111]  Elapsed time: 0.692 seconds; current allocated memory: 272.709 MB.
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl FAST_t_opr -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/systemc/FAST_t_opr -synmodules Block_Mat.exit10_pro AXIvideo2Mat CvtColor min<int> reg<int> max<int> FAST_t_opr Array2D2Mat Mat2AXIvideo FAST2_Core 
Execute       gen_rtl FAST_t_opr -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/vhdl/FAST_t_opr 
Execute       gen_rtl FAST_t_opr -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/verilog/FAST_t_opr 
Execute       gen_tb_info FAST_t_opr -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST_t_opr -p F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db 
Command       gen_tb_info done; 0.117 sec.
Execute       report -model FAST_t_opr -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/report/FAST_t_opr_csynth.rpt -f 
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Command       report done; 0.128 sec.
Execute       report -model FAST_t_opr -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/report/FAST_t_opr_csynth.xml -f -x 
Command       report done; 0.11 sec.
Execute       report -model FAST_t_opr -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST_t_opr.verbose.rpt -verbose -f 
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Command       report done; 0.656 sec.
Execute       db_write -model FAST_t_opr -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST_t_opr.adb -f 
Command       db_write done; 0.385 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2D2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Array2D2Mat -vendor xilinx -mg_file F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Array2D2Mat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2D2Mat'.
INFO: [HLS 200-111]  Elapsed time: 2.509 seconds; current allocated memory: 275.241 MB.
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Array2D2Mat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/systemc/Array2D2Mat -synmodules Block_Mat.exit10_pro AXIvideo2Mat CvtColor min<int> reg<int> max<int> FAST_t_opr Array2D2Mat Mat2AXIvideo FAST2_Core 
Execute       gen_rtl Array2D2Mat -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/vhdl/Array2D2Mat 
Execute       gen_rtl Array2D2Mat -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/verilog/Array2D2Mat 
Execute       gen_tb_info Array2D2Mat -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Array2D2Mat -p F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db 
Execute       report -model Array2D2Mat -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/report/Array2D2Mat_csynth.rpt -f 
Execute       report -model Array2D2Mat -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/report/Array2D2Mat_csynth.xml -f -x 
Execute       report -model Array2D2Mat -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Array2D2Mat.verbose.rpt -verbose -f 
Execute       db_write -model Array2D2Mat -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Array2D2Mat.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Mat2AXIvideo -vendor xilinx -mg_file F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 276.053 MB.
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2AXIvideo -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/systemc/Mat2AXIvideo -synmodules Block_Mat.exit10_pro AXIvideo2Mat CvtColor min<int> reg<int> max<int> FAST_t_opr Array2D2Mat Mat2AXIvideo FAST2_Core 
Execute       gen_rtl Mat2AXIvideo -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/vhdl/Mat2AXIvideo 
Execute       gen_rtl Mat2AXIvideo -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/verilog/Mat2AXIvideo 
Execute       gen_tb_info Mat2AXIvideo -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Mat2AXIvideo -p F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db 
Execute       report -model Mat2AXIvideo -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/report/Mat2AXIvideo_csynth.rpt -f 
Execute       report -model Mat2AXIvideo -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/report/Mat2AXIvideo_csynth.xml -f -x 
Execute       report -model Mat2AXIvideo -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Mat2AXIvideo.verbose.rpt -verbose -f 
Execute       db_write -model Mat2AXIvideo -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Mat2AXIvideo.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FAST2_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model FAST2_Core -vendor xilinx -mg_file F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/src_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/src_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/src_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/src_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/src_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/src_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/src_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/dst_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/dst_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/dst_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/dst_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/dst_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/dst_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/dst_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/threhold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FAST2_Core' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'rows', 'cols' and 'threhold' to AXI-Lite port ctrl.
INFO: [SYN 201-210] Renamed object name 'FAST2_Core_keypoints_val' to 'FAST2_Core_keypoimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_FAST_t_opr_U0' to 'start_for_FAST_t_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColoocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIpcA' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FAST2_Core'.
Command       create_rtl_model done; 0.129 sec.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 277.320 MB.
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl FAST2_Core -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/systemc/FAST2_Core -synmodules Block_Mat.exit10_pro AXIvideo2Mat CvtColor min<int> reg<int> max<int> FAST_t_opr Array2D2Mat Mat2AXIvideo FAST2_Core 
Execute       gen_rtl FAST2_Core -istop -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/vhdl/FAST2_Core 
Execute       gen_rtl FAST2_Core -istop -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/verilog/FAST2_Core 
Execute       export_constraint_db -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.constraint.tcl -f -tool general 
Execute       report -model FAST2_Core -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.design.xml -verbose -f -dv 
Command       report done; 0.335 sec.
Execute       report -model FAST2_Core -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.sdaccel.xml -verbose -f -sdaccel 
Execute       gen_tb_info FAST2_Core -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core -p F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db 
Execute       report -model FAST2_Core -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/report/FAST2_Core_csynth.rpt -f 
Execute       report -model FAST2_Core -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/syn/report/FAST2_Core_csynth.xml -f -x 
Execute       report -model FAST2_Core -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.verbose.rpt -verbose -f 
Command       report done; 0.453 sec.
Execute       db_write -model FAST2_Core -o F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.adb -f 
Execute       sc_get_clocks FAST2_Core 
Execute       sc_get_portdomain FAST2_Core 
INFO-FLOW: Model list for RTL component generation: Block_Mat.exit10_pro AXIvideo2Mat CvtColor min<int> reg<int> max<int> FAST_t_opr Array2D2Mat Mat2AXIvideo FAST2_Core
INFO-FLOW: Handling components in module [Block_Mat_exit10_pro] ... 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Block_Mat_exit10_pro.compgen.tcl 
INFO-FLOW: Handling components in module [AXIvideo2Mat] ... 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO-FLOW: Handling components in module [CvtColor] ... 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/CvtColor.compgen.tcl 
INFO-FLOW: Found component FAST2_Core_mac_mubkb.
INFO-FLOW: Append model FAST2_Core_mac_mubkb
INFO-FLOW: Found component FAST2_Core_mac_mucud.
INFO-FLOW: Append model FAST2_Core_mac_mucud
INFO-FLOW: Found component FAST2_Core_mul_mudEe.
INFO-FLOW: Append model FAST2_Core_mul_mudEe
INFO-FLOW: Handling components in module [min_int_s] ... 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/min_int_s.compgen.tcl 
INFO-FLOW: Handling components in module [reg_int_s] ... 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/reg_int_s.compgen.tcl 
INFO-FLOW: Handling components in module [max_int_s] ... 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/max_int_s.compgen.tcl 
INFO-FLOW: Handling components in module [FAST_t_opr] ... 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST_t_opr.compgen.tcl 
INFO-FLOW: Found component FAST_t_opr_k_buf_eOg.
INFO-FLOW: Append model FAST_t_opr_k_buf_eOg
INFO-FLOW: Found component FAST_t_opr_core_bkbM.
INFO-FLOW: Append model FAST_t_opr_core_bkbM
INFO-FLOW: Handling components in module [Array2D2Mat] ... 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Array2D2Mat.compgen.tcl 
INFO-FLOW: Handling components in module [Mat2AXIvideo] ... 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
INFO-FLOW: Handling components in module [FAST2_Core] ... 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w3_d4_A.
INFO-FLOW: Append model fifo_w3_d4_A
INFO-FLOW: Found component fifo_w11_d4_A.
INFO-FLOW: Append model fifo_w11_d4_A
INFO-FLOW: Found component fifo_w8_d4_A.
INFO-FLOW: Append model fifo_w8_d4_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w3_d2_A.
INFO-FLOW: Append model fifo_w3_d2_A
INFO-FLOW: Found component fifo_w11_d2_A.
INFO-FLOW: Append model fifo_w11_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w3_d2_A.
INFO-FLOW: Append model fifo_w3_d2_A
INFO-FLOW: Found component fifo_w11_d2_A.
INFO-FLOW: Append model fifo_w11_d2_A
INFO-FLOW: Found component start_for_FAST_t_ncg.
INFO-FLOW: Append model start_for_FAST_t_ncg
INFO-FLOW: Found component start_for_CvtColoocq.
INFO-FLOW: Append model start_for_CvtColoocq
INFO-FLOW: Found component start_for_Mat2AXIpcA.
INFO-FLOW: Append model start_for_Mat2AXIpcA
INFO-FLOW: Found component FAST2_Core_ctrl_s_axi.
INFO-FLOW: Append model FAST2_Core_ctrl_s_axi
INFO-FLOW: Append model Block_Mat_exit10_pro
INFO-FLOW: Append model AXIvideo2Mat
INFO-FLOW: Append model CvtColor
INFO-FLOW: Append model min_int_s
INFO-FLOW: Append model reg_int_s
INFO-FLOW: Append model max_int_s
INFO-FLOW: Append model FAST_t_opr
INFO-FLOW: Append model Array2D2Mat
INFO-FLOW: Append model Mat2AXIvideo
INFO-FLOW: Append model FAST2_Core
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: FAST2_Core_mac_mubkb FAST2_Core_mac_mucud FAST2_Core_mul_mudEe FAST_t_opr_k_buf_eOg FAST_t_opr_core_bkbM fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d4_A fifo_w32_d4_A fifo_w3_d4_A fifo_w11_d4_A fifo_w8_d4_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w8_d2_A fifo_w3_d2_A fifo_w11_d2_A fifo_w16_d2_A fifo_w3_d2_A fifo_w11_d2_A start_for_FAST_t_ncg start_for_CvtColoocq start_for_Mat2AXIpcA FAST2_Core_ctrl_s_axi Block_Mat_exit10_pro AXIvideo2Mat CvtColor min_int_s reg_int_s max_int_s FAST_t_opr Array2D2Mat Mat2AXIvideo FAST2_Core
INFO-FLOW: To file: write model FAST2_Core_mac_mubkb
INFO-FLOW: To file: write model FAST2_Core_mac_mucud
INFO-FLOW: To file: write model FAST2_Core_mul_mudEe
INFO-FLOW: To file: write model FAST_t_opr_k_buf_eOg
INFO-FLOW: To file: write model FAST_t_opr_core_bkbM
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w3_d4_A
INFO-FLOW: To file: write model fifo_w11_d4_A
INFO-FLOW: To file: write model fifo_w8_d4_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w3_d2_A
INFO-FLOW: To file: write model fifo_w11_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w3_d2_A
INFO-FLOW: To file: write model fifo_w11_d2_A
INFO-FLOW: To file: write model start_for_FAST_t_ncg
INFO-FLOW: To file: write model start_for_CvtColoocq
INFO-FLOW: To file: write model start_for_Mat2AXIpcA
INFO-FLOW: To file: write model FAST2_Core_ctrl_s_axi
INFO-FLOW: To file: write model Block_Mat_exit10_pro
INFO-FLOW: To file: write model AXIvideo2Mat
INFO-FLOW: To file: write model CvtColor
INFO-FLOW: To file: write model min_int_s
INFO-FLOW: To file: write model reg_int_s
INFO-FLOW: To file: write model max_int_s
INFO-FLOW: To file: write model FAST_t_opr
INFO-FLOW: To file: write model Array2D2Mat
INFO-FLOW: To file: write model Mat2AXIvideo
INFO-FLOW: To file: write model FAST2_Core
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_config_sdx -target 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.102 sec.
Command       ap_source done; 0.102 sec.
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Block_Mat_exit10_pro.compgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/min_int_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/reg_int_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/max_int_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST_t_opr.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'FAST_t_opr_k_buf_eOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'FAST_t_opr_core_bkbM_ram (RAM)' using block RAMs.
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Array2D2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'FAST2_Core_keypoimb6_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'src_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gray_rows_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gray_cols_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keypoints_rows_c_U(fifo_w3_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keypoints_cols_c_U(fifo_w11_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'threhold_c_U(fifo_w8_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_data_stream_0_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_data_stream_1_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_data_stream_2_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_rows_V_c23_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_cols_V_c24_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gray_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keypoints_rows_c25_U(fifo_w3_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keypoints_cols_c26_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dst_data_stream_0_V_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dst_rows_V_c_U(fifo_w3_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dst_cols_V_c_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FAST_t_ncg_U(start_for_FAST_t_ncg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoocq_U(start_for_CvtColoocq)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIpcA_U(start_for_Mat2AXIpcA)' using Shift Registers.
Execute         source ./ctrl.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.386 sec.
Execute       get_config_sdx -target 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.101 sec.
Command       ap_source done; 0.101 sec.
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.rtl_wrap.cfg.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.rtl_wrap.cfg.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.rtl_wrap.cfg.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Block_Mat_exit10_pro.compgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/min_int_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/reg_int_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/max_int_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST_t_opr.compgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Array2D2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.compgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Block_Mat_exit10_pro.compgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/min_int_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/reg_int_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/max_int_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST_t_opr.compgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Array2D2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.compgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Block_Mat_exit10_pro.compgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/min_int_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/reg_int_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/max_int_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST_t_opr.compgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Array2D2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.compgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.constraint.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.constraint.tcl 
Execute       sc_get_clocks FAST2_Core 
Execute       source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:35 . Memory (MB): peak = 356.766 ; gain = 299.684
INFO: [SYSC 207-301] Generating SystemC RTL for FAST2_Core.
INFO: [VHDL 208-304] Generating VHDL RTL for FAST2_Core.
INFO: [VLOG 209-307] Generating Verilog RTL for FAST2_Core.
Command     autosyn done; 13.267 sec.
Command   csynth_design done; 33.862 sec.
Command ap_source done; 34.141 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/FPGA/project/HLS/FAST_2.0/FAST/solution1 opened at Tue Dec 04 15:05:21 +0800 2018
Execute     config_clock -quiet -name default -period 20 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 91050 } {LUT 364200 } {FF 728400 } {DSP48E 1260} {BRAM 1590}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.128 sec.
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     set_part xc7vx690tffg1761-3 
Execute       add_library xilinx/virtex7/virtex7:xc7vx690t:ffg1761:-3 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx690t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute         config_chip_info -quiet -speed fast 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_hp.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute     config_chip_info -quiet -speed fast 
Command   open_solution done; 0.225 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.101 sec.
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.104 sec.
Command     ap_source done; 0.104 sec.
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.106 sec.
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.109 sec.
Command     ap_source done; 0.109 sec.
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Block_Mat_exit10_pro.compgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/min_int_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/reg_int_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/max_int_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST_t_opr.compgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Array2D2Mat.compgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.compgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Block_Mat_exit10_pro.compgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/min_int_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/reg_int_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/max_int_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST_t_opr.compgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Array2D2Mat.compgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.compgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Block_Mat_exit10_pro.compgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/min_int_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/reg_int_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/max_int_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST_t_opr.compgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Array2D2Mat.compgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.compgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.constraint.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.constraint.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.constraint.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.constraint.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/FAST2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source F:/FPGA/project/HLS/FAST_2.0/FAST/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Command   export_design done; 11.179 sec.
Command ap_source done; 11.407 sec.
Execute cleanup_all 
