#read_verilog top3.v
read_vhdl seg2.vhd