UART_DIR:=../..
CORE_DIR:=$(UART_DIR)

include $(UART_DIR)/core.mk

#block diagram verilog source
BD_VSRC=uart_core.v

include $(UART_DIR)/submodules/TEX/document/document.mk

