<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>master_fix</ModuleName>
<InstancesList>
<Instance>
<InstName>grp_convolution1_fix_fu_564</InstName>
<ModuleName>convolution1_fix</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>564</ID>
<InstancesList>
<Instance>
<InstName>grp_convolution1_fix_Pipeline_VITIS_LOOP_221_1_fu_152</InstName>
<ModuleName>convolution1_fix_Pipeline_VITIS_LOOP_221_1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>152</ID>
</Instance>
<Instance>
<InstName>grp_convolution1_fix_Pipeline_Conv_loop_fu_180</InstName>
<ModuleName>convolution1_fix_Pipeline_Conv_loop</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>180</ID>
</Instance>
</InstancesList>
</Instance>
<Instance>
<InstName>grp_convolution2_fix_fu_598</InstName>
<ModuleName>convolution2_fix</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>598</ID>
</Instance>
<Instance>
<InstName>grp_master_fix_Pipeline_VITIS_LOOP_445_1_fu_614</InstName>
<ModuleName>master_fix_Pipeline_VITIS_LOOP_445_1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>614</ID>
</Instance>
<Instance>
<InstName>grp_master_fix_Pipeline_VITIS_LOOP_456_3_fu_626</InstName>
<ModuleName>master_fix_Pipeline_VITIS_LOOP_456_3</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>626</ID>
</Instance>
</InstancesList>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>convolution1_fix_Pipeline_VITIS_LOOP_221_1</Name>
<Loops>
<VITIS_LOOP_221_1></VITIS_LOOP_221_1>
</Loops>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.50</TargetClockPeriod>
<ClockUncertainty>2.84</ClockUncertainty>
<EstimatedClockPeriod>6.952</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>9</Best-caseLatency>
<Average-caseLatency>9</Average-caseLatency>
<Worst-caseLatency>9</Worst-caseLatency>
<Best-caseRealTimeLatency>94.500 ns</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>94.500 ns</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>94.500 ns</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>9</PipelineInitiationInterval>
<PipelineType>no</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_221_1>
<Name>VITIS_LOOP_221_1</Name>
<TripCount>6</TripCount>
<Latency>7</Latency>
<AbsoluteTimeLatency>73.500 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
<PipelineType>yes</PipelineType>
</VITIS_LOOP_221_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>297</FF>
<AVAIL_FF>35200</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1244</LUT>
<AVAIL_LUT>17600</AVAIL_LUT>
<UTIL_LUT>7</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>120</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>80</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>convolution1_fix_Pipeline_VITIS_LOOP_221_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>convolution1_fix_Pipeline_VITIS_LOOP_221_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>convolution1_fix_Pipeline_VITIS_LOOP_221_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>convolution1_fix_Pipeline_VITIS_LOOP_221_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>convolution1_fix_Pipeline_VITIS_LOOP_221_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>convolution1_fix_Pipeline_VITIS_LOOP_221_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_address0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>9</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_ce0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_q0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp1_V_11_0_out</name>
<Object>tmp1_V_11_0_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp1_V_11_0_out_ap_vld</name>
<Object>tmp1_V_11_0_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp1_V_10_0_out</name>
<Object>tmp1_V_10_0_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp1_V_10_0_out_ap_vld</name>
<Object>tmp1_V_10_0_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp1_V_11_4_out</name>
<Object>tmp1_V_11_4_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp1_V_11_4_out_ap_vld</name>
<Object>tmp1_V_11_4_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp1_V_11_6_out</name>
<Object>tmp1_V_11_6_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp1_V_11_6_out_ap_vld</name>
<Object>tmp1_V_11_6_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp1_V_11_8_out</name>
<Object>tmp1_V_11_8_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp1_V_11_8_out_ap_vld</name>
<Object>tmp1_V_11_8_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp1_V_5_0_out</name>
<Object>tmp1_V_5_0_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp1_V_5_0_out_ap_vld</name>
<Object>tmp1_V_5_0_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp1_V_4_0_out</name>
<Object>tmp1_V_4_0_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp1_V_4_0_out_ap_vld</name>
<Object>tmp1_V_4_0_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp1_V_3_0_out</name>
<Object>tmp1_V_3_0_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp1_V_3_0_out_ap_vld</name>
<Object>tmp1_V_3_0_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp1_V_2_0_out</name>
<Object>tmp1_V_2_0_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp1_V_2_0_out_ap_vld</name>
<Object>tmp1_V_2_0_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp1_V_1_0_out</name>
<Object>tmp1_V_1_0_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp1_V_1_0_out_ap_vld</name>
<Object>tmp1_V_1_0_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp1_V_0_0_out</name>
<Object>tmp1_V_0_0_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp1_V_0_0_out_ap_vld</name>
<Object>tmp1_V_0_0_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp2_V_11_0_out</name>
<Object>tmp2_V_11_0_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp2_V_11_0_out_ap_vld</name>
<Object>tmp2_V_11_0_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp2_V_10_0_out</name>
<Object>tmp2_V_10_0_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp2_V_10_0_out_ap_vld</name>
<Object>tmp2_V_10_0_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp2_V_9_0_out</name>
<Object>tmp2_V_9_0_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp2_V_9_0_out_ap_vld</name>
<Object>tmp2_V_9_0_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp2_V_8_0_out</name>
<Object>tmp2_V_8_0_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp2_V_8_0_out_ap_vld</name>
<Object>tmp2_V_8_0_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp2_V_7_0_out</name>
<Object>tmp2_V_7_0_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp2_V_7_0_out_ap_vld</name>
<Object>tmp2_V_7_0_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp2_V_6_0_out</name>
<Object>tmp2_V_6_0_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp2_V_6_0_out_ap_vld</name>
<Object>tmp2_V_6_0_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp2_V_5_0_out</name>
<Object>tmp2_V_5_0_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp2_V_5_0_out_ap_vld</name>
<Object>tmp2_V_5_0_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp2_V_3_0_out</name>
<Object>tmp2_V_3_0_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp2_V_3_0_out_ap_vld</name>
<Object>tmp2_V_3_0_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp2_V_2_0_out</name>
<Object>tmp2_V_2_0_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp2_V_2_0_out_ap_vld</name>
<Object>tmp2_V_2_0_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp2_V_1_0_out</name>
<Object>tmp2_V_1_0_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp2_V_1_0_out_ap_vld</name>
<Object>tmp2_V_1_0_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp2_V_0_0_out</name>
<Object>tmp2_V_0_0_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp2_V_0_0_out_ap_vld</name>
<Object>tmp2_V_0_0_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>convolution1_fix_Pipeline_Conv_loop</Name>
<Loops>
<Conv_loop></Conv_loop>
</Loops>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.50</TargetClockPeriod>
<ClockUncertainty>2.84</ClockUncertainty>
<EstimatedClockPeriod>7.561</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>3083</Best-caseLatency>
<Average-caseLatency>3083</Average-caseLatency>
<Worst-caseLatency>3083</Worst-caseLatency>
<Best-caseRealTimeLatency>32.371 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>32.371 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>32.371 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>3083</PipelineInitiationInterval>
<PipelineType>no</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Conv_loop>
<Name>Conv_loop</Name>
<TripCount>3072</TripCount>
<Latency>3081</Latency>
<AbsoluteTimeLatency>32.350 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>11</PipelineDepth>
<PipelineType>yes</PipelineType>
</Conv_loop>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>120</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>24</DSP>
<AVAIL_DSP>80</AVAIL_DSP>
<UTIL_DSP>30</UTIL_DSP>
<FF>5217</FF>
<AVAIL_FF>35200</AVAIL_FF>
<UTIL_FF>14</UTIL_FF>
<LUT>3639</LUT>
<AVAIL_LUT>17600</AVAIL_LUT>
<UTIL_LUT>20</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>convolution1_fix_Pipeline_Conv_loop</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>convolution1_fix_Pipeline_Conv_loop</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>convolution1_fix_Pipeline_Conv_loop</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>convolution1_fix_Pipeline_Conv_loop</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>convolution1_fix_Pipeline_Conv_loop</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>convolution1_fix_Pipeline_Conv_loop</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp1_V_11_0_reload</name>
<Object>tmp1_V_11_0_reload</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp1_V_10_0_reload</name>
<Object>tmp1_V_10_0_reload</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp1_V_11_4_reload</name>
<Object>tmp1_V_11_4_reload</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp1_V_11_6_reload</name>
<Object>tmp1_V_11_6_reload</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp1_V_11_8_reload</name>
<Object>tmp1_V_11_8_reload</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp1_V_6</name>
<Object>tmp1_V_6</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp1_V_5_0_reload</name>
<Object>tmp1_V_5_0_reload</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp1_V_4_0_reload</name>
<Object>tmp1_V_4_0_reload</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp1_V_3_0_reload</name>
<Object>tmp1_V_3_0_reload</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp1_V_2_0_reload</name>
<Object>tmp1_V_2_0_reload</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp1_V_1_0_reload</name>
<Object>tmp1_V_1_0_reload</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp1_V_0_0_reload</name>
<Object>tmp1_V_0_0_reload</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp2_V_11_0_reload</name>
<Object>tmp2_V_11_0_reload</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp2_V_10_0_reload</name>
<Object>tmp2_V_10_0_reload</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp2_V_9_0_reload</name>
<Object>tmp2_V_9_0_reload</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp2_V_8_0_reload</name>
<Object>tmp2_V_8_0_reload</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp2_V_7_0_reload</name>
<Object>tmp2_V_7_0_reload</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp2_V_6_0_reload</name>
<Object>tmp2_V_6_0_reload</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp2_V_5_0_reload</name>
<Object>tmp2_V_5_0_reload</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp2_V_3_0_reload</name>
<Object>tmp2_V_3_0_reload</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp2_V_2_0_reload</name>
<Object>tmp2_V_2_0_reload</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp2_V_1_0_reload</name>
<Object>tmp2_V_1_0_reload</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>tmp2_V_0_0_reload</name>
<Object>tmp2_V_0_0_reload</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_address0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>9</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_ce0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_q0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_r_address0</name>
<Object>out_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_r_ce0</name>
<Object>out_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_r_we0</name>
<Object>out_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_r_d0</name>
<Object>out_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>35</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>convolution1_fix</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.50</TargetClockPeriod>
<ClockUncertainty>2.84</ClockUncertainty>
<EstimatedClockPeriod>7.561</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>3097</Best-caseLatency>
<Average-caseLatency>3097</Average-caseLatency>
<Worst-caseLatency>3097</Worst-caseLatency>
<Best-caseRealTimeLatency>32.519 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>32.519 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>32.519 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>3097</PipelineInitiationInterval>
<PipelineType>no</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>120</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>24</DSP>
<AVAIL_DSP>80</AVAIL_DSP>
<UTIL_DSP>30</UTIL_DSP>
<FF>5534</FF>
<AVAIL_FF>35200</AVAIL_FF>
<UTIL_FF>15</UTIL_FF>
<LUT>4960</LUT>
<AVAIL_LUT>17600</AVAIL_LUT>
<UTIL_LUT>28</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>convolution1_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>convolution1_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>convolution1_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>convolution1_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>convolution1_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>convolution1_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_address0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>9</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_ce0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_q0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_r_address0</name>
<Object>out_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_r_ce0</name>
<Object>out_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_r_we0</name>
<Object>out_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_r_d0</name>
<Object>out_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>35</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>convolution2_fix</Name>
<Loops>
<VITIS_LOOP_332_1>
<VITIS_LOOP_334_2>
<VITIS_LOOP_340_4></VITIS_LOOP_340_4>
<VITIS_LOOP_345_5></VITIS_LOOP_345_5>
<VITIS_LOOP_350_6></VITIS_LOOP_350_6>
<VITIS_LOOP_354_7></VITIS_LOOP_354_7>
</VITIS_LOOP_334_2>
</VITIS_LOOP_332_1>
</Loops>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.50</TargetClockPeriod>
<ClockUncertainty>2.84</ClockUncertainty>
<EstimatedClockPeriod>6.912</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>30289</Best-caseLatency>
<Average-caseLatency>63889</Average-caseLatency>
<Worst-caseLatency>90097</Worst-caseLatency>
<Best-caseRealTimeLatency>0.318 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.671 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.946 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>30289 ~ 90097</PipelineInitiationInterval>
<PipelineType>no</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_332_1>
<Name>VITIS_LOOP_332_1</Name>
<TripCount>16</TripCount>
<Latency>30288 ~ 90096</Latency>
<AbsoluteTimeLatency>0.318 ms ~ 0.946 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>1893</min>
<max>5631</max>
</range>
</IterationLatency>
<PipelineDepth>1893 ~ 5631</PipelineDepth>
<PipelineType>no</PipelineType>
<VITIS_LOOP_334_2>
<Name>VITIS_LOOP_334_2</Name>
<TripCount>42</TripCount>
<Latency>1890 ~ 5628</Latency>
<AbsoluteTimeLatency>19.845 us ~ 59.094 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>45</min>
<max>134</max>
</range>
</IterationLatency>
<PipelineDepth>45 ~ 134</PipelineDepth>
<PipelineType>no</PipelineType>
<VITIS_LOOP_340_4>
<Name>VITIS_LOOP_340_4</Name>
<TripCount>8</TripCount>
<Latency>40</Latency>
<AbsoluteTimeLatency>0.420 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<PipelineType>no</PipelineType>
</VITIS_LOOP_340_4>
<VITIS_LOOP_345_5>
<Name>VITIS_LOOP_345_5</Name>
<TripCount>8</TripCount>
<Latency>40</Latency>
<AbsoluteTimeLatency>0.420 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<PipelineType>no</PipelineType>
</VITIS_LOOP_345_5>
<VITIS_LOOP_350_6>
<Name>VITIS_LOOP_350_6</Name>
<TripCount>8</TripCount>
<Latency>48</Latency>
<AbsoluteTimeLatency>0.504 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<PipelineType>no</PipelineType>
</VITIS_LOOP_350_6>
<VITIS_LOOP_354_7>
<Name>VITIS_LOOP_354_7</Name>
<TripCount>8</TripCount>
<Latency>40</Latency>
<AbsoluteTimeLatency>0.420 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<PipelineType>no</PipelineType>
</VITIS_LOOP_354_7>
</VITIS_LOOP_334_2>
</VITIS_LOOP_332_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>4</BRAM_18K>
<AVAIL_BRAM>120</AVAIL_BRAM>
<UTIL_BRAM>3</UTIL_BRAM>
<DSP>8</DSP>
<AVAIL_DSP>80</AVAIL_DSP>
<UTIL_DSP>10</UTIL_DSP>
<FF>1784</FF>
<AVAIL_FF>35200</AVAIL_FF>
<UTIL_FF>5</UTIL_FF>
<LUT>1579</LUT>
<AVAIL_LUT>17600</AVAIL_LUT>
<UTIL_LUT>8</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>convolution2_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>convolution2_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>convolution2_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>convolution2_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>convolution2_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>convolution2_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_1176_p_din0</name>
<Object>convolution2_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>21</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_1176_p_din1</name>
<Object>convolution2_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>36</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_1176_p_dout0</name>
<Object>convolution2_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>55</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_1176_p_ce</name>
<Object>convolution2_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_0_0_0_0_address0</name>
<Object>m_0_0_0_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>9</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_0_0_0_0_ce0</name>
<Object>m_0_0_0_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_0_0_0_0_q0</name>
<Object>m_0_0_0_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>36</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_0_0_0_0_address1</name>
<Object>m_0_0_0_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>9</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_0_0_0_0_ce1</name>
<Object>m_0_0_0_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_0_0_0_0_q1</name>
<Object>m_0_0_0_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>36</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_0_address0</name>
<Object>out_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_0_ce0</name>
<Object>out_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_0_we0</name>
<Object>out_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_0_d0</name>
<Object>out_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>36</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>master_fix_Pipeline_VITIS_LOOP_445_1</Name>
<Loops>
<VITIS_LOOP_445_1></VITIS_LOOP_445_1>
</Loops>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.50</TargetClockPeriod>
<ClockUncertainty>2.84</ClockUncertainty>
<EstimatedClockPeriod>7.574</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>9</Best-caseLatency>
<Average-caseLatency>9</Average-caseLatency>
<Worst-caseLatency>9</Worst-caseLatency>
<Best-caseRealTimeLatency>94.500 ns</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>94.500 ns</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>94.500 ns</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>9</PipelineInitiationInterval>
<PipelineType>no</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_445_1>
<Name>VITIS_LOOP_445_1</Name>
<TripCount>4</TripCount>
<Latency>7</Latency>
<AbsoluteTimeLatency>73.500 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>5</PipelineDepth>
<PipelineType>yes</PipelineType>
</VITIS_LOOP_445_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>853</FF>
<AVAIL_FF>35200</AVAIL_FF>
<UTIL_FF>2</UTIL_FF>
<LUT>1883</LUT>
<AVAIL_LUT>17600</AVAIL_LUT>
<UTIL_LUT>10</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>120</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>80</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>master_fix_Pipeline_VITIS_LOOP_445_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>master_fix_Pipeline_VITIS_LOOP_445_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>master_fix_Pipeline_VITIS_LOOP_445_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>master_fix_Pipeline_VITIS_LOOP_445_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>master_fix_Pipeline_VITIS_LOOP_445_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>master_fix_Pipeline_VITIS_LOOP_445_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>den2_V_0_0_05</name>
<Object>den2_V_0_0_05</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>36</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>den2_V_0_1_06</name>
<Object>den2_V_0_1_06</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>36</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>den2_V_0_2_07</name>
<Object>den2_V_0_2_07</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>36</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>den2_V_0_3_08</name>
<Object>den2_V_0_3_08</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>36</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_3_04_out</name>
<Object>m_3_04_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_3_04_out_ap_vld</name>
<Object>m_3_04_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_2_03_out</name>
<Object>m_2_03_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_2_03_out_ap_vld</name>
<Object>m_2_03_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_3_7_out</name>
<Object>m_3_7_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_3_7_out_ap_vld</name>
<Object>m_3_7_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_3_10_out</name>
<Object>m_3_10_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_3_10_out_ap_vld</name>
<Object>m_3_10_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>master_fix_Pipeline_VITIS_LOOP_456_3</Name>
<Loops>
<VITIS_LOOP_456_3></VITIS_LOOP_456_3>
</Loops>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.50</TargetClockPeriod>
<ClockUncertainty>2.84</ClockUncertainty>
<EstimatedClockPeriod>7.524</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>84</Best-caseLatency>
<Average-caseLatency>84</Average-caseLatency>
<Worst-caseLatency>84</Worst-caseLatency>
<Best-caseRealTimeLatency>0.882 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.882 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.882 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>84</PipelineInitiationInterval>
<PipelineType>no</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_456_3>
<Name>VITIS_LOOP_456_3</Name>
<TripCount>4</TripCount>
<Latency>82</Latency>
<AbsoluteTimeLatency>0.861 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>80</PipelineDepth>
<PipelineType>yes</PipelineType>
</VITIS_LOOP_456_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>421</FF>
<AVAIL_FF>35200</AVAIL_FF>
<UTIL_FF>1</UTIL_FF>
<LUT>110</LUT>
<AVAIL_LUT>17600</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>120</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>80</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>master_fix_Pipeline_VITIS_LOOP_456_3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>master_fix_Pipeline_VITIS_LOOP_456_3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>master_fix_Pipeline_VITIS_LOOP_456_3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>master_fix_Pipeline_VITIS_LOOP_456_3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>master_fix_Pipeline_VITIS_LOOP_456_3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>master_fix_Pipeline_VITIS_LOOP_456_3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_641_p_din0</name>
<Object>master_fix_Pipeline_VITIS_LOOP_456_3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_641_p_din1</name>
<Object>master_fix_Pipeline_VITIS_LOOP_456_3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_641_p_dout0</name>
<Object>master_fix_Pipeline_VITIS_LOOP_456_3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_641_p_ce</name>
<Object>master_fix_Pipeline_VITIS_LOOP_456_3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_3_10_reload</name>
<Object>m_3_10_reload</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_3_7_reload</name>
<Object>m_3_7_reload</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_2_03_reload</name>
<Object>m_2_03_reload</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_3_04_reload</name>
<Object>m_3_04_reload</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>sum</name>
<Object>sum</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_r_address0</name>
<Object>out_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_r_ce0</name>
<Object>out_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_r_we0</name>
<Object>out_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_r_d0</name>
<Object>out_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>master_fix</Name>
<Loops>
<VITIS_LOOP_369_1>
<VITIS_LOOP_371_2>
<VITIS_LOOP_377_3></VITIS_LOOP_377_3>
</VITIS_LOOP_371_2>
</VITIS_LOOP_369_1>
<VITIS_LOOP_390_1>
<VITIS_LOOP_392_2></VITIS_LOOP_392_2>
</VITIS_LOOP_390_1>
<VITIS_LOOP_411_1>
<VITIS_LOOP_414_2>
<VITIS_LOOP_418_4></VITIS_LOOP_418_4>
</VITIS_LOOP_414_2>
</VITIS_LOOP_411_1>
<VITIS_LOOP_432_1>
<VITIS_LOOP_435_2></VITIS_LOOP_435_2>
</VITIS_LOOP_432_1>
<VITIS_LOOP_451_2></VITIS_LOOP_451_2>
</Loops>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.50</TargetClockPeriod>
<ClockUncertainty>2.84</ClockUncertainty>
<EstimatedClockPeriod>7.574</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>55237</Best-caseLatency>
<Average-caseLatency>98917</Average-caseLatency>
<Worst-caseLatency>135365</Worst-caseLatency>
<Best-caseRealTimeLatency>0.580 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.039 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.421 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>55238 ~ 135366</PipelineInitiationInterval>
<PipelineType>no</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_369_1>
<Name>VITIS_LOOP_369_1</Name>
<TripCount>8</TripCount>
<Latency>176 ~ 20496</Latency>
<AbsoluteTimeLatency>1.848 us ~ 0.215 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>22</min>
<max>2562</max>
</range>
</IterationLatency>
<PipelineDepth>22 ~ 2562</PipelineDepth>
<PipelineType>no</PipelineType>
<VITIS_LOOP_371_2>
<Name>VITIS_LOOP_371_2</Name>
<TripCount>
<range>
<min>1</min>
<max>128</max>
</range>
</TripCount>
<Latency>20 ~ 2560</Latency>
<AbsoluteTimeLatency>0.210 us ~ 26.880 us</AbsoluteTimeLatency>
<IterationLatency>20</IterationLatency>
<PipelineDepth>20</PipelineDepth>
<PipelineType>no</PipelineType>
<VITIS_LOOP_377_3>
<Name>VITIS_LOOP_377_3</Name>
<TripCount>3</TripCount>
<Latency>6</Latency>
<AbsoluteTimeLatency>63.000 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
<PipelineType>no</PipelineType>
</VITIS_LOOP_377_3>
</VITIS_LOOP_371_2>
</VITIS_LOOP_369_1>
<VITIS_LOOP_390_1>
<Name>VITIS_LOOP_390_1</Name>
<TripCount>16</TripCount>
<Latency>2720</Latency>
<AbsoluteTimeLatency>28.560 us</AbsoluteTimeLatency>
<IterationLatency>170</IterationLatency>
<PipelineDepth>170</PipelineDepth>
<PipelineType>no</PipelineType>
<VITIS_LOOP_392_2>
<Name>VITIS_LOOP_392_2</Name>
<TripCount>42</TripCount>
<Latency>168</Latency>
<AbsoluteTimeLatency>1.764 us</AbsoluteTimeLatency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
<PipelineType>no</PipelineType>
</VITIS_LOOP_392_2>
</VITIS_LOOP_390_1>
<VITIS_LOOP_411_1>
<Name>VITIS_LOOP_411_1</Name>
<TripCount>16</TripCount>
<Latency>18416</Latency>
<AbsoluteTimeLatency>0.193 ms</AbsoluteTimeLatency>
<IterationLatency>1151</IterationLatency>
<PipelineDepth>1151</PipelineDepth>
<PipelineType>no</PipelineType>
<VITIS_LOOP_414_2>
<Name>VITIS_LOOP_414_2</Name>
<TripCount>14</TripCount>
<Latency>1148</Latency>
<AbsoluteTimeLatency>12.054 us</AbsoluteTimeLatency>
<IterationLatency>82</IterationLatency>
<PipelineDepth>82</PipelineDepth>
<PipelineType>no</PipelineType>
<VITIS_LOOP_418_4>
<Name>VITIS_LOOP_418_4</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.840 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<PipelineType>no</PipelineType>
</VITIS_LOOP_418_4>
</VITIS_LOOP_414_2>
</VITIS_LOOP_411_1>
<VITIS_LOOP_432_1>
<Name>VITIS_LOOP_432_1</Name>
<TripCount>4</TripCount>
<Latency>328</Latency>
<AbsoluteTimeLatency>3.444 us</AbsoluteTimeLatency>
<IterationLatency>82</IterationLatency>
<PipelineDepth>82</PipelineDepth>
<PipelineType>no</PipelineType>
<VITIS_LOOP_435_2>
<Name>VITIS_LOOP_435_2</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.840 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<PipelineType>no</PipelineType>
</VITIS_LOOP_435_2>
</VITIS_LOOP_432_1>
<VITIS_LOOP_451_2>
<Name>VITIS_LOOP_451_2</Name>
<TripCount>4</TripCount>
<Latency>108</Latency>
<AbsoluteTimeLatency>1.134 us</AbsoluteTimeLatency>
<IterationLatency>27</IterationLatency>
<PipelineDepth>27</PipelineDepth>
<PipelineType>no</PipelineType>
</VITIS_LOOP_451_2>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>24</BRAM_18K>
<AVAIL_BRAM>120</AVAIL_BRAM>
<UTIL_BRAM>20</UTIL_BRAM>
<DSP>65</DSP>
<AVAIL_DSP>80</AVAIL_DSP>
<UTIL_DSP>81</UTIL_DSP>
<FF>12542</FF>
<AVAIL_FF>35200</AVAIL_FF>
<UTIL_FF>35</UTIL_FF>
<LUT>14149</LUT>
<AVAIL_LUT>17600</AVAIL_LUT>
<UTIL_LUT>80</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>master_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>master_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>master_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>master_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>master_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>master_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_address0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>9</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_r_ce0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_r_q0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>out_r_address0</name>
<Object>out_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>out_r_ce0</name>
<Object>out_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>out_r_we0</name>
<Object>out_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>out_r_d0</name>
<Object>out_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

<FIFOInformation>
</FIFOInformation>

</profile>
