--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Users\Public\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3
-s 3 -n 3 -fastpaths -xml TopModule.twx TopModule.ncd -o TopModule.twr
TopModule.pcf

Design file:              TopModule.ncd
Physical constraint file: TopModule.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |    0.163(R)|      FAST  |    1.347(R)|      SLOW  |clk_BUFGP         |   0.000|
sw          |   -0.054(R)|      FAST  |    1.890(R)|      SLOW  |clk_BUFGP         |   0.000|
uphdnl      |    1.260(R)|      FAST  |    1.016(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
a           |        12.918(R)|      SLOW  |         4.428(R)|      FAST  |clk_BUFGP         |   0.000|
aa0         |        11.188(R)|      SLOW  |         4.302(R)|      FAST  |clk_BUFGP         |   0.000|
aa1         |        11.058(R)|      SLOW  |         4.256(R)|      FAST  |clk_BUFGP         |   0.000|
aa2         |        11.003(R)|      SLOW  |         4.267(R)|      FAST  |clk_BUFGP         |   0.000|
aa3         |        11.271(R)|      SLOW  |         4.400(R)|      FAST  |clk_BUFGP         |   0.000|
aa4         |        11.020(R)|      SLOW  |         4.260(R)|      FAST  |clk_BUFGP         |   0.000|
aa5         |        10.547(R)|      SLOW  |         3.988(R)|      FAST  |clk_BUFGP         |   0.000|
aa6         |        12.415(R)|      SLOW  |         5.098(R)|      FAST  |clk_BUFGP         |   0.000|
aa7         |        11.260(R)|      SLOW  |         4.545(R)|      FAST  |clk_BUFGP         |   0.000|
b           |        12.733(R)|      SLOW  |         4.274(R)|      FAST  |clk_BUFGP         |   0.000|
c           |        13.601(R)|      SLOW  |         4.612(R)|      FAST  |clk_BUFGP         |   0.000|
d           |        13.986(R)|      SLOW  |         4.946(R)|      FAST  |clk_BUFGP         |   0.000|
e           |        12.903(R)|      SLOW  |         4.274(R)|      FAST  |clk_BUFGP         |   0.000|
f           |        12.569(R)|      SLOW  |         4.078(R)|      FAST  |clk_BUFGP         |   0.000|
g           |        13.138(R)|      SLOW  |         4.467(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.716|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Feb 13 11:04:09 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 707 MB



