-- VHDL for IBM SMS ALD page 16.14.06.1
-- Title: ADD OUTPUT TRANSLATOR-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/29/2020 5:07:35 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_16_14_06_1_ADD_OUTPUT_TRANSLATOR_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MB_B0_SHIFT:	 in STD_LOGIC;
		MB_B1_SHIFT:	 in STD_LOGIC;
		MB_B2_SHIFT:	 in STD_LOGIC;
		MB_B3_SHIFT:	 in STD_LOGIC;
		MB_B0_OR_B1_SHIFT:	 in STD_LOGIC;
		MB_ADDER_MX_NO_CARRY_OUT:	 in STD_LOGIC;
		MB_ADDER_MX_Q8:	 in STD_LOGIC;
		MB_B2_OR_B3_SHIFT:	 in STD_LOGIC;
		MB_ADDER_MX_CARRY_OUT:	 in STD_LOGIC;
		PB_Q8_DOT_B0_SHIFT:	 out STD_LOGIC;
		PB_Q8_DOT_B1_SHIFT:	 out STD_LOGIC;
		PB_Q8_DOT_B2_SHIFT:	 out STD_LOGIC;
		PB_Q8_DOT_B3_SHIFT:	 out STD_LOGIC;
		PS_ADDER_NO_CARRY:	 out STD_LOGIC;
		PB_ADDER_NO_CARRY:	 out STD_LOGIC;
		PB_Q8_DOT_B0_OR_B1_SHIFT:	 out STD_LOGIC;
		PS_ADDER_CARRY:	 out STD_LOGIC;
		PB_ADDER_CARRY:	 out STD_LOGIC;
		PB_Q8_DOT_B2_OR_B3_SHIFT:	 out STD_LOGIC;
		LAMP_15A1C11:	 out STD_LOGIC);
end ALD_16_14_06_1_ADD_OUTPUT_TRANSLATOR_ACC;

architecture behavioral of ALD_16_14_06_1_ADD_OUTPUT_TRANSLATOR_ACC is 

	signal OUT_5B_A: STD_LOGIC;
	signal OUT_5C_D: STD_LOGIC;
	signal OUT_5D_B: STD_LOGIC;
	signal OUT_5E_C: STD_LOGIC;
	signal OUT_5F_A: STD_LOGIC;
	signal OUT_4F_D: STD_LOGIC;
	signal OUT_3F_B: STD_LOGIC;
	signal OUT_2F_A: STD_LOGIC;
	signal OUT_1F_F: STD_LOGIC;
	signal OUT_5H_D: STD_LOGIC;
	signal OUT_4H_E: STD_LOGIC;
	signal OUT_3H_C: STD_LOGIC;
	signal OUT_2H_D: STD_LOGIC;
	signal OUT_1H_R: STD_LOGIC;
	signal OUT_3I_B: STD_LOGIC;
	signal OUT_2I_A: STD_LOGIC;

begin

	OUT_5B_A <= NOT(MB_B0_SHIFT OR MB_ADDER_MX_Q8 );
	OUT_5C_D <= NOT(MB_ADDER_MX_Q8 OR MB_B1_SHIFT );
	OUT_5D_B <= NOT(MB_ADDER_MX_Q8 OR MB_B2_SHIFT );
	OUT_5E_C <= NOT(MB_ADDER_MX_Q8 OR MB_B3_SHIFT );
	OUT_5F_A <= NOT(MB_ADDER_MX_Q8 OR MB_B0_OR_B1_SHIFT );
	OUT_4F_D <= NOT OUT_5F_A;
	OUT_3F_B <= NOT(OUT_4F_D AND MB_ADDER_MX_NO_CARRY_OUT );
	OUT_2F_A <= NOT OUT_3F_B;
	OUT_1F_F <= NOT OUT_2F_A;
	OUT_5H_D <= NOT(MB_ADDER_MX_Q8 OR MB_B2_OR_B3_SHIFT );
	OUT_4H_E <= NOT OUT_5H_D;
	OUT_3H_C <= NOT(OUT_4H_E AND MB_ADDER_MX_CARRY_OUT );
	OUT_2H_D <= NOT OUT_3H_C;
	OUT_1H_R <= NOT OUT_2H_D;
	OUT_3I_B <= NOT(OUT_1H_R );
	OUT_2I_A <= NOT OUT_3I_B;
	LAMP_15A1C11 <= OUT_2I_A;

	PB_Q8_DOT_B0_SHIFT <= OUT_5B_A;
	PB_Q8_DOT_B1_SHIFT <= OUT_5C_D;
	PB_Q8_DOT_B2_SHIFT <= OUT_5D_B;
	PB_Q8_DOT_B3_SHIFT <= OUT_5E_C;
	PB_Q8_DOT_B0_OR_B1_SHIFT <= OUT_5F_A;
	PB_ADDER_NO_CARRY <= OUT_3F_B;
	PS_ADDER_NO_CARRY <= OUT_1F_F;
	PB_Q8_DOT_B2_OR_B3_SHIFT <= OUT_5H_D;
	PB_ADDER_CARRY <= OUT_3H_C;
	PS_ADDER_CARRY <= OUT_1H_R;


end;
