Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr  5 01:41:10 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.270        0.000                      0                 1547        0.117        0.000                      0                 1547       54.305        0.000                       0                   570  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.270        0.000                      0                 1543        0.117        0.000                      0                 1543       54.305        0.000                       0                   570  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.422        0.000                      0                    4        0.915        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.970ns  (logic 60.040ns (57.197%)  route 44.930ns (42.803%))
  Logic Levels:           319  (CARRY4=286 LUT2=1 LUT3=23 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.562     5.146    sm/clk
    SLICE_X34Y9          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDSE (Prop_fdse_C_Q)         0.518     5.664 r  sm/D_states_q_reg[3]/Q
                         net (fo=248, routed)         2.773     8.437    sm/D_states_q[3]
    SLICE_X41Y8          LUT5 (Prop_lut5_I0_O)        0.124     8.561 r  sm/D_registers_q[7][31]_i_126/O
                         net (fo=2, routed)           1.025     9.586    sm/D_registers_q[7][31]_i_126_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.710 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.305    10.016    sm/ram_reg_i_148_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I5_O)        0.124    10.140 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.566    11.705    L_reg/M_sm_ra1[0]
    SLICE_X53Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.829 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           1.345    13.174    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I2_O)        0.152    13.326 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.099    14.425    sm/M_alum_a[31]
    SLICE_X46Y24         LUT2 (Prop_lut2_I1_O)        0.332    14.757 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    14.757    alum/S[0]
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.270 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.009    15.279    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.396 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    15.396    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.513 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    15.513    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.630 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    15.630    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.747 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.747    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.864 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    15.864    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.981 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    15.981    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.098 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    16.098    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.352 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.016    17.369    alum/temp_out0[31]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    18.192 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    18.192    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.306 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.009    18.315    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.429 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.429    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.543 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.543    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.657 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.657    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.771 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.771    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.885 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.885    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.999 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.999    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.156 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.071    20.227    alum/temp_out0[30]
    SLICE_X44Y27         LUT3 (Prop_lut3_I0_O)        0.329    20.556 r  alum/D_registers_q[7][29]_i_65/O
                         net (fo=1, routed)           0.000    20.556    alum/D_registers_q[7][29]_i_65_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.106 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.106    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.220 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.220    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.334 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.334    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.448 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.448    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.562 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.562    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.676 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.676    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.790 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.790    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.947 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.040    22.987    alum/temp_out0[29]
    SLICE_X43Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    23.772 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.772    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.886 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    23.886    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.000 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    24.000    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.114 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    24.114    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.228 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    24.228    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.342 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    24.342    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.456 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    24.456    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.570 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.570    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.727 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.115    25.842    alum/temp_out0[28]
    SLICE_X48Y26         LUT3 (Prop_lut3_I0_O)        0.329    26.171 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    26.171    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.721 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.721    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.835 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.835    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.949 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.949    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.063 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.063    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.177 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.177    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.291 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.291    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.405 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.405    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.519 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.519    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.676 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.086    28.762    alum/temp_out0[27]
    SLICE_X51Y25         LUT3 (Prop_lut3_I0_O)        0.329    29.091 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    29.091    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.641 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.641    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.755 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.755    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.869 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.869    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.983 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.983    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.097 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.097    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.211 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.211    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.325 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.325    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.439 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.439    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.596 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.028    31.624    alum/temp_out0[26]
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.329    31.953 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    31.953    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.486 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    32.486    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.603 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    32.603    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.720 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    32.720    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.837 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.009    32.846    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.963 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.963    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.080 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    33.080    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.197 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.197    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.314 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.314    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.471 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.076    34.546    alum/temp_out0[25]
    SLICE_X54Y20         LUT3 (Prop_lut3_I0_O)        0.332    34.878 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    34.878    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.411 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.411    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.528 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    35.528    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.645 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.645    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.762 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.762    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.879 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    35.888    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.005 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.005    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.122 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    36.122    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.239 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.239    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.396 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.965    37.361    alum/temp_out0[24]
    SLICE_X56Y19         LUT3 (Prop_lut3_I0_O)        0.332    37.693 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    37.693    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.226 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    38.226    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.343 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.343    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.460 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.460    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.577 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.577    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.694 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.694    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.811 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.009    38.820    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.937 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.937    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.054 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.054    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.211 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.179    40.390    alum/temp_out0[23]
    SLICE_X55Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    41.178 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.178    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.292 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.292    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.406 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.406    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.520 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.520    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.634 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.634    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.748 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.748    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.862 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.862    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.976 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.976    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.133 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.131    43.263    alum/temp_out0[22]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.329    43.592 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    43.592    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.125 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    44.125    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.242 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.242    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.359 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.359    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.476 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.476    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.593 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.593    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.710 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.710    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.827 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.827    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.944 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.944    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.101 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.957    46.058    alum/temp_out0[21]
    SLICE_X49Y13         LUT3 (Prop_lut3_I0_O)        0.332    46.390 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    46.390    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.940 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.940    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.054 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    47.054    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.168 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    47.168    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.282 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.282    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.396 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.396    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.510 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.510    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.624 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.624    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.738 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.738    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.895 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.993    48.888    alum/temp_out0[20]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.329    49.217 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    49.217    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.767 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.767    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.881 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.881    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.995 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.995    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.109 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.109    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.223 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.223    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.337 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.337    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.451 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.451    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.565 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.565    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.722 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.916    51.638    alum/temp_out0[19]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329    51.967 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.967    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.517 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.517    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.631 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.631    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.745 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.745    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.859 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.859    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.973 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.973    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.087 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.087    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.201 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.201    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.315 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.315    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.472 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.205    54.677    alum/temp_out0[18]
    SLICE_X54Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    55.477 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.477    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.594 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.594    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.711 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.711    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.828 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.828    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.945 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.945    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.062 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.062    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.179 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.179    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.296 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.296    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.453 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.941    57.393    alum/temp_out0[17]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.332    57.725 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    57.725    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.258 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.258    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.375 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.375    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.492 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.492    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.609 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.609    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.726 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.726    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.843 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.843    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.960 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.960    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.077 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.077    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.234 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.052    60.286    alum/temp_out0[16]
    SLICE_X53Y9          LUT3 (Prop_lut3_I0_O)        0.332    60.618 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    60.618    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.168 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.168    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.282 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.282    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.396 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.396    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.510 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.510    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.624 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.624    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.738 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.738    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.852 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.852    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.966 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.966    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.123 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.987    63.110    alum/temp_out0[15]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    63.439 r  alum/D_registers_q[7][14]_i_56/O
                         net (fo=1, routed)           0.000    63.439    alum/D_registers_q[7][14]_i_56_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.952 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.952    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.069 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.069    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.186 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.186    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.303 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.303    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.420 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.420    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.537 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.537    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.654 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.654    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.811 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.928    65.739    alum/temp_out0[14]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    66.527 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    66.527    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.641 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    66.641    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.755 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    66.755    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.869 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.869    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.983 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.983    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.097 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.097    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.211 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.211    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.325 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.325    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.482 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.281    68.763    alum/temp_out0[13]
    SLICE_X40Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.548 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.548    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.662 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.662    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.776 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.776    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.890 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.890    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.004 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.004    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.118 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.118    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.232 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.232    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.346 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.346    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.503 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.965    71.468    alum/temp_out0[12]
    SLICE_X34Y10         LUT3 (Prop_lut3_I0_O)        0.329    71.797 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.797    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.330 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.330    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.447 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.447    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.564 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.564    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.681 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.681    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.798 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.798    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.915 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.915    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.032 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.032    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.149 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.149    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.306 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.107    74.413    alum/temp_out0[11]
    SLICE_X36Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    75.201 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.201    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.315 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.315    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.429 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.429    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.543 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.543    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.657 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.657    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.771 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.771    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.885 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.885    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.999 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.999    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.156 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.924    77.079    alum/temp_out0[10]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    77.408 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.408    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.958 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.958    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.072 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.072    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.186 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.186    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.300 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.300    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.414 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.414    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.528 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.528    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.642 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.642    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.756 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.756    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.913 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.213    80.126    alum/temp_out0[9]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    80.455 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.455    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.005 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.005    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.119 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.119    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.233 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.233    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.347 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.347    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.461 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.461    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.575 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.575    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.689 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.689    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.803 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.803    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.960 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.887    82.847    alum/temp_out0[8]
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.176 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.176    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.726 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.726    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.840 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.840    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.954 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.954    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.068 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.068    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.182 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.182    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.296 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.296    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.410 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.410    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.524 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    84.524    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.681 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.944    85.625    alum/temp_out0[7]
    SLICE_X41Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    86.410 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.410    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.524 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.524    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.638 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.638    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.752 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.752    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.866 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.866    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.980 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.980    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.094 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.094    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.208 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.208    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.365 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.028    88.392    alum/temp_out0[6]
    SLICE_X39Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.177 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.177    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.291 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.291    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.405 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.405    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.519 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.519    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.633 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.633    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.747 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.747    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.861 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.861    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.975 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.975    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.132 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.234    91.366    alum/temp_out0[5]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    91.695 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.695    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.245 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.245    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.359 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.359    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.473 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.473    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.587 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.587    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.701 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.701    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.815 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.815    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.929 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.929    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.043 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.043    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.200 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.838    94.038    alum/temp_out0[4]
    SLICE_X38Y6          LUT3 (Prop_lut3_I0_O)        0.329    94.367 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.367    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.900 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.900    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.017 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.017    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.134 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.134    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.251 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.251    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.368 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.368    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.485 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.485    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.602 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.602    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.719 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.719    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.876 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.873    96.749    alum/temp_out0[3]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.332    97.081 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    97.081    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.614 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.614    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.731 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.731    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.848 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.848    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.965 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.965    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.082 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.082    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.199 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.199    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.316 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.316    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.433 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.433    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.590 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.080    99.670    alum/temp_out0[2]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.332   100.002 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000   100.002    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.535 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.535    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.652 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.652    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.769 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.769    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.886 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.886    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.003 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   101.003    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.120 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.120    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.237 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.237    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.354 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   101.354    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.511 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.281   102.793    alum/temp_out0[1]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.332   103.125 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   103.125    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.675 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.675    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.789 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.789    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.903 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.903    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.017 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   104.017    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.131 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   104.131    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.245 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   104.245    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.359 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.359    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.473 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.473    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.630 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.650   105.280    sm/temp_out0[0]
    SLICE_X44Y18         LUT5 (Prop_lut5_I4_O)        0.329   105.609 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.569   106.178    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y20         LUT4 (Prop_lut4_I1_O)        0.124   106.302 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.499   106.801    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I0_O)        0.124   106.925 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.422   108.347    sm/M_alum_out[0]
    SLICE_X44Y7          LUT5 (Prop_lut5_I4_O)        0.153   108.500 r  sm/ram_reg_i_44/O
                         net (fo=2, routed)           0.661   109.161    sm/brams/override_address[0]
    SLICE_X48Y6          LUT4 (Prop_lut4_I2_O)        0.322   109.483 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.633   110.116    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y3          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.493   116.008    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y3          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.196    
                         clock uncertainty           -0.035   116.161    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774   115.387    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.387    
                         arrival time                        -110.116    
  -------------------------------------------------------------------
                         slack                                  5.270    

Slack (MET) :             5.516ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.932ns  (logic 60.045ns (57.223%)  route 44.887ns (42.777%))
  Logic Levels:           319  (CARRY4=286 LUT2=1 LUT3=23 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.562     5.146    sm/clk
    SLICE_X34Y9          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDSE (Prop_fdse_C_Q)         0.518     5.664 r  sm/D_states_q_reg[3]/Q
                         net (fo=248, routed)         2.773     8.437    sm/D_states_q[3]
    SLICE_X41Y8          LUT5 (Prop_lut5_I0_O)        0.124     8.561 r  sm/D_registers_q[7][31]_i_126/O
                         net (fo=2, routed)           1.025     9.586    sm/D_registers_q[7][31]_i_126_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.710 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.305    10.016    sm/ram_reg_i_148_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I5_O)        0.124    10.140 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.566    11.705    L_reg/M_sm_ra1[0]
    SLICE_X53Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.829 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           1.345    13.174    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I2_O)        0.152    13.326 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.099    14.425    sm/M_alum_a[31]
    SLICE_X46Y24         LUT2 (Prop_lut2_I1_O)        0.332    14.757 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    14.757    alum/S[0]
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.270 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.009    15.279    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.396 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    15.396    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.513 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    15.513    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.630 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    15.630    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.747 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.747    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.864 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    15.864    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.981 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    15.981    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.098 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    16.098    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.352 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.016    17.369    alum/temp_out0[31]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    18.192 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    18.192    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.306 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.009    18.315    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.429 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.429    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.543 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.543    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.657 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.657    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.771 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.771    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.885 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.885    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.999 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.999    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.156 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.071    20.227    alum/temp_out0[30]
    SLICE_X44Y27         LUT3 (Prop_lut3_I0_O)        0.329    20.556 r  alum/D_registers_q[7][29]_i_65/O
                         net (fo=1, routed)           0.000    20.556    alum/D_registers_q[7][29]_i_65_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.106 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.106    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.220 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.220    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.334 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.334    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.448 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.448    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.562 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.562    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.676 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.676    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.790 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.790    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.947 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.040    22.987    alum/temp_out0[29]
    SLICE_X43Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    23.772 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.772    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.886 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    23.886    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.000 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    24.000    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.114 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    24.114    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.228 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    24.228    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.342 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    24.342    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.456 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    24.456    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.570 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.570    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.727 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.115    25.842    alum/temp_out0[28]
    SLICE_X48Y26         LUT3 (Prop_lut3_I0_O)        0.329    26.171 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    26.171    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.721 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.721    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.835 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.835    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.949 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.949    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.063 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.063    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.177 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.177    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.291 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.291    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.405 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.405    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.519 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.519    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.676 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.086    28.762    alum/temp_out0[27]
    SLICE_X51Y25         LUT3 (Prop_lut3_I0_O)        0.329    29.091 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    29.091    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.641 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.641    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.755 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.755    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.869 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.869    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.983 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.983    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.097 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.097    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.211 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.211    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.325 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.325    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.439 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.439    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.596 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.028    31.624    alum/temp_out0[26]
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.329    31.953 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    31.953    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.486 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    32.486    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.603 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    32.603    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.720 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    32.720    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.837 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.009    32.846    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.963 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.963    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.080 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    33.080    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.197 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.197    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.314 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.314    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.471 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.076    34.546    alum/temp_out0[25]
    SLICE_X54Y20         LUT3 (Prop_lut3_I0_O)        0.332    34.878 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    34.878    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.411 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.411    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.528 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    35.528    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.645 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.645    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.762 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.762    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.879 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    35.888    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.005 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.005    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.122 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    36.122    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.239 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.239    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.396 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.965    37.361    alum/temp_out0[24]
    SLICE_X56Y19         LUT3 (Prop_lut3_I0_O)        0.332    37.693 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    37.693    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.226 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    38.226    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.343 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.343    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.460 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.460    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.577 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.577    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.694 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.694    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.811 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.009    38.820    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.937 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.937    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.054 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.054    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.211 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.179    40.390    alum/temp_out0[23]
    SLICE_X55Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    41.178 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.178    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.292 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.292    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.406 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.406    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.520 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.520    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.634 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.634    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.748 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.748    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.862 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.862    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.976 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.976    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.133 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.131    43.263    alum/temp_out0[22]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.329    43.592 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    43.592    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.125 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    44.125    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.242 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.242    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.359 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.359    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.476 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.476    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.593 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.593    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.710 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.710    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.827 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.827    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.944 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.944    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.101 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.957    46.058    alum/temp_out0[21]
    SLICE_X49Y13         LUT3 (Prop_lut3_I0_O)        0.332    46.390 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    46.390    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.940 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.940    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.054 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    47.054    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.168 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    47.168    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.282 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.282    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.396 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.396    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.510 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.510    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.624 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.624    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.738 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.738    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.895 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.993    48.888    alum/temp_out0[20]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.329    49.217 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    49.217    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.767 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.767    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.881 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.881    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.995 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.995    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.109 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.109    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.223 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.223    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.337 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.337    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.451 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.451    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.565 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.565    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.722 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.916    51.638    alum/temp_out0[19]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329    51.967 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.967    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.517 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.517    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.631 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.631    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.745 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.745    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.859 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.859    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.973 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.973    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.087 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.087    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.201 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.201    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.315 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.315    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.472 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.205    54.677    alum/temp_out0[18]
    SLICE_X54Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    55.477 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.477    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.594 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.594    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.711 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.711    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.828 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.828    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.945 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.945    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.062 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.062    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.179 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.179    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.296 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.296    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.453 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.941    57.393    alum/temp_out0[17]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.332    57.725 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    57.725    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.258 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.258    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.375 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.375    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.492 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.492    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.609 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.609    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.726 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.726    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.843 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.843    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.960 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.960    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.077 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.077    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.234 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.052    60.286    alum/temp_out0[16]
    SLICE_X53Y9          LUT3 (Prop_lut3_I0_O)        0.332    60.618 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    60.618    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.168 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.168    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.282 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.282    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.396 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.396    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.510 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.510    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.624 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.624    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.738 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.738    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.852 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.852    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.966 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.966    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.123 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.987    63.110    alum/temp_out0[15]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    63.439 r  alum/D_registers_q[7][14]_i_56/O
                         net (fo=1, routed)           0.000    63.439    alum/D_registers_q[7][14]_i_56_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.952 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.952    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.069 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.069    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.186 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.186    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.303 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.303    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.420 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.420    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.537 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.537    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.654 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.654    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.811 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.928    65.739    alum/temp_out0[14]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    66.527 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    66.527    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.641 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    66.641    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.755 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    66.755    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.869 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.869    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.983 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.983    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.097 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.097    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.211 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.211    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.325 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.325    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.482 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.281    68.763    alum/temp_out0[13]
    SLICE_X40Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.548 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.548    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.662 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.662    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.776 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.776    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.890 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.890    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.004 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.004    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.118 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.118    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.232 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.232    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.346 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.346    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.503 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.965    71.468    alum/temp_out0[12]
    SLICE_X34Y10         LUT3 (Prop_lut3_I0_O)        0.329    71.797 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.797    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.330 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.330    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.447 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.447    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.564 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.564    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.681 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.681    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.798 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.798    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.915 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.915    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.032 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.032    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.149 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.149    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.306 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.107    74.413    alum/temp_out0[11]
    SLICE_X36Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    75.201 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.201    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.315 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.315    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.429 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.429    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.543 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.543    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.657 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.657    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.771 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.771    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.885 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.885    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.999 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.999    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.156 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.924    77.079    alum/temp_out0[10]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    77.408 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.408    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.958 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.958    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.072 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.072    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.186 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.186    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.300 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.300    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.414 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.414    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.528 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.528    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.642 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.642    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.756 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.756    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.913 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.213    80.126    alum/temp_out0[9]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    80.455 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.455    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.005 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.005    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.119 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.119    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.233 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.233    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.347 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.347    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.461 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.461    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.575 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.575    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.689 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.689    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.803 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.803    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.960 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.887    82.847    alum/temp_out0[8]
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.176 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.176    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.726 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.726    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.840 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.840    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.954 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.954    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.068 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.068    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.182 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.182    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.296 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.296    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.410 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.410    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.524 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    84.524    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.681 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.944    85.625    alum/temp_out0[7]
    SLICE_X41Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    86.410 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.410    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.524 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.524    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.638 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.638    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.752 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.752    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.866 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.866    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.980 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.980    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.094 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.094    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.208 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.208    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.365 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.028    88.392    alum/temp_out0[6]
    SLICE_X39Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.177 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.177    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.291 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.291    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.405 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.405    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.519 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.519    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.633 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.633    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.747 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.747    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.861 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.861    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.975 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.975    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.132 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.234    91.366    alum/temp_out0[5]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    91.695 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.695    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.245 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.245    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.359 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.359    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.473 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.473    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.587 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.587    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.701 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.701    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.815 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.815    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.929 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.929    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.043 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.043    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.200 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.838    94.038    alum/temp_out0[4]
    SLICE_X38Y6          LUT3 (Prop_lut3_I0_O)        0.329    94.367 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.367    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.900 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.900    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.017 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.017    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.134 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.134    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.251 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.251    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.368 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.368    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.485 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.485    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.602 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.602    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.719 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.719    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.876 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.873    96.749    alum/temp_out0[3]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.332    97.081 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    97.081    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.614 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.614    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.731 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.731    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.848 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.848    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.965 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.965    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.082 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.082    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.199 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.199    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.316 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.316    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.433 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.433    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.590 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.080    99.670    alum/temp_out0[2]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.332   100.002 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000   100.002    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.535 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.535    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.652 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.652    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.769 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.769    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.886 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.886    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.003 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   101.003    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.120 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.120    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.237 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.237    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.354 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   101.354    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.511 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.281   102.793    alum/temp_out0[1]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.332   103.125 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   103.125    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.675 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.675    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.789 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.789    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.903 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.903    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.017 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   104.017    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.131 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   104.131    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.245 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   104.245    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.359 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.359    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.473 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.473    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.630 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.650   105.280    sm/temp_out0[0]
    SLICE_X44Y18         LUT5 (Prop_lut5_I4_O)        0.329   105.609 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.569   106.178    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y20         LUT4 (Prop_lut4_I1_O)        0.124   106.302 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.499   106.801    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I0_O)        0.124   106.925 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.422   108.347    sm/M_alum_out[0]
    SLICE_X44Y7          LUT5 (Prop_lut5_I4_O)        0.153   108.500 r  sm/ram_reg_i_44/O
                         net (fo=2, routed)           0.661   109.161    sm/brams/override_address[0]
    SLICE_X48Y6          LUT4 (Prop_lut4_I0_O)        0.327   109.488 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.590   110.079    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.493   116.008    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.196    
                         clock uncertainty           -0.035   116.161    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.595    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.595    
                         arrival time                        -110.079    
  -------------------------------------------------------------------
                         slack                                  5.516    

Slack (MET) :             6.073ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.917ns  (logic 59.937ns (57.128%)  route 44.980ns (42.872%))
  Logic Levels:           320  (CARRY4=286 LUT2=1 LUT3=24 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.562     5.146    sm/clk
    SLICE_X34Y9          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDSE (Prop_fdse_C_Q)         0.518     5.664 r  sm/D_states_q_reg[3]/Q
                         net (fo=248, routed)         2.773     8.437    sm/D_states_q[3]
    SLICE_X41Y8          LUT5 (Prop_lut5_I0_O)        0.124     8.561 r  sm/D_registers_q[7][31]_i_126/O
                         net (fo=2, routed)           1.025     9.586    sm/D_registers_q[7][31]_i_126_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.710 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.305    10.016    sm/ram_reg_i_148_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I5_O)        0.124    10.140 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.566    11.705    L_reg/M_sm_ra1[0]
    SLICE_X53Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.829 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           1.345    13.174    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I2_O)        0.152    13.326 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.099    14.425    sm/M_alum_a[31]
    SLICE_X46Y24         LUT2 (Prop_lut2_I1_O)        0.332    14.757 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    14.757    alum/S[0]
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.270 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.009    15.279    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.396 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    15.396    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.513 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    15.513    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.630 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    15.630    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.747 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.747    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.864 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    15.864    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.981 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    15.981    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.098 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    16.098    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.352 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.016    17.369    alum/temp_out0[31]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    18.192 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    18.192    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.306 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.009    18.315    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.429 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.429    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.543 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.543    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.657 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.657    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.771 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.771    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.885 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.885    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.999 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.999    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.156 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.071    20.227    alum/temp_out0[30]
    SLICE_X44Y27         LUT3 (Prop_lut3_I0_O)        0.329    20.556 r  alum/D_registers_q[7][29]_i_65/O
                         net (fo=1, routed)           0.000    20.556    alum/D_registers_q[7][29]_i_65_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.106 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.106    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.220 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.220    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.334 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.334    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.448 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.448    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.562 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.562    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.676 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.676    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.790 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.790    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.947 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.040    22.987    alum/temp_out0[29]
    SLICE_X43Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    23.772 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.772    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.886 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    23.886    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.000 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    24.000    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.114 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    24.114    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.228 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    24.228    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.342 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    24.342    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.456 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    24.456    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.570 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.570    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.727 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.115    25.842    alum/temp_out0[28]
    SLICE_X48Y26         LUT3 (Prop_lut3_I0_O)        0.329    26.171 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    26.171    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.721 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.721    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.835 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.835    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.949 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.949    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.063 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.063    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.177 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.177    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.291 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.291    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.405 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.405    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.519 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.519    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.676 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.086    28.762    alum/temp_out0[27]
    SLICE_X51Y25         LUT3 (Prop_lut3_I0_O)        0.329    29.091 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    29.091    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.641 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.641    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.755 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.755    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.869 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.869    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.983 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.983    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.097 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.097    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.211 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.211    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.325 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.325    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.439 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.439    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.596 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.028    31.624    alum/temp_out0[26]
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.329    31.953 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    31.953    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.486 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    32.486    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.603 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    32.603    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.720 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    32.720    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.837 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.009    32.846    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.963 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.963    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.080 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    33.080    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.197 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.197    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.314 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.314    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.471 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.076    34.546    alum/temp_out0[25]
    SLICE_X54Y20         LUT3 (Prop_lut3_I0_O)        0.332    34.878 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    34.878    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.411 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.411    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.528 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    35.528    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.645 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.645    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.762 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.762    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.879 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    35.888    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.005 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.005    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.122 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    36.122    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.239 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.239    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.396 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.965    37.361    alum/temp_out0[24]
    SLICE_X56Y19         LUT3 (Prop_lut3_I0_O)        0.332    37.693 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    37.693    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.226 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    38.226    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.343 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.343    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.460 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.460    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.577 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.577    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.694 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.694    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.811 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.009    38.820    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.937 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.937    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.054 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.054    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.211 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.179    40.390    alum/temp_out0[23]
    SLICE_X55Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    41.178 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.178    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.292 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.292    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.406 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.406    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.520 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.520    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.634 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.634    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.748 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.748    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.862 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.862    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.976 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.976    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.133 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.131    43.263    alum/temp_out0[22]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.329    43.592 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    43.592    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.125 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    44.125    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.242 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.242    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.359 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.359    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.476 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.476    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.593 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.593    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.710 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.710    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.827 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.827    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.944 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.944    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.101 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.957    46.058    alum/temp_out0[21]
    SLICE_X49Y13         LUT3 (Prop_lut3_I0_O)        0.332    46.390 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    46.390    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.940 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.940    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.054 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    47.054    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.168 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    47.168    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.282 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.282    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.396 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.396    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.510 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.510    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.624 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.624    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.738 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.738    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.895 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.993    48.888    alum/temp_out0[20]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.329    49.217 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    49.217    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.767 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.767    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.881 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.881    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.995 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.995    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.109 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.109    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.223 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.223    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.337 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.337    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.451 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.451    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.565 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.565    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.722 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.916    51.638    alum/temp_out0[19]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329    51.967 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.967    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.517 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.517    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.631 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.631    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.745 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.745    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.859 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.859    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.973 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.973    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.087 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.087    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.201 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.201    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.315 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.315    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.472 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.205    54.677    alum/temp_out0[18]
    SLICE_X54Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    55.477 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.477    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.594 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.594    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.711 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.711    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.828 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.828    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.945 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.945    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.062 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.062    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.179 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.179    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.296 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.296    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.453 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.941    57.393    alum/temp_out0[17]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.332    57.725 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    57.725    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.258 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.258    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.375 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.375    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.492 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.492    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.609 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.609    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.726 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.726    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.843 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.843    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.960 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.960    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.077 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.077    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.234 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.052    60.286    alum/temp_out0[16]
    SLICE_X53Y9          LUT3 (Prop_lut3_I0_O)        0.332    60.618 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    60.618    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.168 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.168    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.282 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.282    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.396 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.396    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.510 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.510    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.624 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.624    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.738 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.738    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.852 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.852    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.966 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.966    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.123 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.987    63.110    alum/temp_out0[15]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    63.439 r  alum/D_registers_q[7][14]_i_56/O
                         net (fo=1, routed)           0.000    63.439    alum/D_registers_q[7][14]_i_56_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.952 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.952    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.069 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.069    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.186 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.186    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.303 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.303    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.420 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.420    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.537 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.537    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.654 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.654    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.811 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.928    65.739    alum/temp_out0[14]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    66.527 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    66.527    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.641 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    66.641    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.755 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    66.755    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.869 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.869    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.983 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.983    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.097 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.097    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.211 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.211    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.325 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.325    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.482 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.281    68.763    alum/temp_out0[13]
    SLICE_X40Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.548 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.548    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.662 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.662    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.776 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.776    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.890 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.890    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.004 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.004    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.118 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.118    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.232 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.232    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.346 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.346    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.503 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.965    71.468    alum/temp_out0[12]
    SLICE_X34Y10         LUT3 (Prop_lut3_I0_O)        0.329    71.797 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.797    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.330 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.330    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.447 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.447    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.564 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.564    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.681 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.681    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.798 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.798    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.915 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.915    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.032 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.032    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.149 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.149    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.306 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.107    74.413    alum/temp_out0[11]
    SLICE_X36Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    75.201 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.201    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.315 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.315    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.429 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.429    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.543 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.543    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.657 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.657    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.771 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.771    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.885 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.885    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.999 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.999    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.156 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.924    77.079    alum/temp_out0[10]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    77.408 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.408    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.958 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.958    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.072 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.072    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.186 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.186    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.300 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.300    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.414 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.414    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.528 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.528    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.642 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.642    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.756 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.756    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.913 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.213    80.126    alum/temp_out0[9]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    80.455 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.455    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.005 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.005    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.119 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.119    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.233 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.233    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.347 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.347    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.461 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.461    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.575 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.575    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.689 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.689    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.803 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.803    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.960 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.887    82.847    alum/temp_out0[8]
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.176 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.176    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.726 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.726    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.840 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.840    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.954 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.954    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.068 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.068    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.182 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.182    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.296 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.296    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.410 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.410    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.524 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    84.524    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.681 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.944    85.625    alum/temp_out0[7]
    SLICE_X41Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    86.410 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.410    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.524 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.524    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.638 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.638    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.752 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.752    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.866 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.866    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.980 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.980    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.094 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.094    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.208 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.208    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.365 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.028    88.392    alum/temp_out0[6]
    SLICE_X39Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.177 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.177    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.291 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.291    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.405 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.405    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.519 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.519    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.633 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.633    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.747 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.747    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.861 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.861    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.975 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.975    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.132 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.234    91.366    alum/temp_out0[5]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    91.695 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.695    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.245 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.245    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.359 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.359    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.473 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.473    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.587 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.587    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.701 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.701    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.815 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.815    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.929 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.929    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.043 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.043    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.200 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.838    94.038    alum/temp_out0[4]
    SLICE_X38Y6          LUT3 (Prop_lut3_I0_O)        0.329    94.367 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.367    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.900 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.900    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.017 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.017    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.134 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.134    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.251 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.251    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.368 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.368    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.485 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.485    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.602 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.602    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.719 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.719    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.876 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.873    96.749    alum/temp_out0[3]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.332    97.081 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    97.081    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.614 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.614    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.731 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.731    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.848 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.848    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.965 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.965    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.082 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.082    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.199 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.199    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.316 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.316    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.433 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.433    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.590 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.080    99.670    alum/temp_out0[2]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.332   100.002 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000   100.002    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.535 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.535    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.652 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.652    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.769 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.769    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.886 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.886    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.003 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   101.003    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.120 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.120    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.237 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.237    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.354 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   101.354    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.511 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.281   102.793    alum/temp_out0[1]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.332   103.125 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   103.125    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.675 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.675    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.789 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.789    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.903 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.903    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.017 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   104.017    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.131 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   104.131    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.245 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   104.245    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.359 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.359    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.473 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.473    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.630 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.650   105.280    sm/temp_out0[0]
    SLICE_X44Y18         LUT5 (Prop_lut5_I4_O)        0.329   105.609 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.569   106.178    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y20         LUT4 (Prop_lut4_I1_O)        0.124   106.302 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.499   106.801    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I0_O)        0.124   106.925 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.192   108.116    sm/M_alum_out[0]
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.124   108.240 r  sm/D_states_q[1]_i_18/O
                         net (fo=1, routed)           0.586   108.826    sm/D_states_q[1]_i_18_n_0
    SLICE_X32Y10         LUT6 (Prop_lut6_I2_O)        0.124   108.950 r  sm/D_states_q[1]_i_5/O
                         net (fo=3, routed)           0.518   109.468    sm/D_states_q[1]_i_5_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I3_O)        0.124   109.592 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.471   110.063    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X33Y10         FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.443   115.959    sm/clk
    SLICE_X33Y10         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.259   116.218    
                         clock uncertainty           -0.035   116.183    
    SLICE_X33Y10         FDRE (Setup_fdre_C_D)       -0.047   116.136    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.136    
                         arrival time                        -110.063    
  -------------------------------------------------------------------
                         slack                                  6.073    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.910ns  (logic 60.133ns (57.319%)  route 44.777ns (42.681%))
  Logic Levels:           320  (CARRY4=286 LUT2=2 LUT3=23 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.562     5.146    sm/clk
    SLICE_X34Y9          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDSE (Prop_fdse_C_Q)         0.518     5.664 r  sm/D_states_q_reg[3]/Q
                         net (fo=248, routed)         2.773     8.437    sm/D_states_q[3]
    SLICE_X41Y8          LUT5 (Prop_lut5_I0_O)        0.124     8.561 r  sm/D_registers_q[7][31]_i_126/O
                         net (fo=2, routed)           1.025     9.586    sm/D_registers_q[7][31]_i_126_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.710 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.305    10.016    sm/ram_reg_i_148_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I5_O)        0.124    10.140 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.566    11.705    L_reg/M_sm_ra1[0]
    SLICE_X53Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.829 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           1.345    13.174    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I2_O)        0.152    13.326 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.099    14.425    sm/M_alum_a[31]
    SLICE_X46Y24         LUT2 (Prop_lut2_I1_O)        0.332    14.757 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    14.757    alum/S[0]
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.270 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.009    15.279    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.396 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    15.396    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.513 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    15.513    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.630 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    15.630    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.747 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.747    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.864 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    15.864    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.981 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    15.981    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.098 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    16.098    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.352 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.016    17.369    alum/temp_out0[31]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    18.192 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    18.192    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.306 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.009    18.315    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.429 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.429    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.543 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.543    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.657 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.657    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.771 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.771    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.885 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.885    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.999 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.999    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.156 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.071    20.227    alum/temp_out0[30]
    SLICE_X44Y27         LUT3 (Prop_lut3_I0_O)        0.329    20.556 r  alum/D_registers_q[7][29]_i_65/O
                         net (fo=1, routed)           0.000    20.556    alum/D_registers_q[7][29]_i_65_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.106 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.106    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.220 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.220    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.334 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.334    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.448 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.448    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.562 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.562    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.676 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.676    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.790 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.790    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.947 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.040    22.987    alum/temp_out0[29]
    SLICE_X43Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    23.772 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.772    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.886 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    23.886    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.000 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    24.000    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.114 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    24.114    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.228 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    24.228    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.342 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    24.342    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.456 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    24.456    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.570 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.570    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.727 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.115    25.842    alum/temp_out0[28]
    SLICE_X48Y26         LUT3 (Prop_lut3_I0_O)        0.329    26.171 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    26.171    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.721 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.721    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.835 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.835    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.949 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.949    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.063 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.063    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.177 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.177    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.291 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.291    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.405 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.405    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.519 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.519    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.676 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.086    28.762    alum/temp_out0[27]
    SLICE_X51Y25         LUT3 (Prop_lut3_I0_O)        0.329    29.091 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    29.091    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.641 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.641    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.755 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.755    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.869 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.869    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.983 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.983    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.097 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.097    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.211 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.211    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.325 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.325    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.439 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.439    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.596 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.028    31.624    alum/temp_out0[26]
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.329    31.953 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    31.953    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.486 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    32.486    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.603 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    32.603    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.720 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    32.720    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.837 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.009    32.846    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.963 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.963    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.080 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    33.080    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.197 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.197    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.314 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.314    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.471 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.076    34.546    alum/temp_out0[25]
    SLICE_X54Y20         LUT3 (Prop_lut3_I0_O)        0.332    34.878 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    34.878    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.411 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.411    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.528 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    35.528    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.645 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.645    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.762 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.762    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.879 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    35.888    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.005 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.005    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.122 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    36.122    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.239 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.239    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.396 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.965    37.361    alum/temp_out0[24]
    SLICE_X56Y19         LUT3 (Prop_lut3_I0_O)        0.332    37.693 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    37.693    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.226 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    38.226    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.343 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.343    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.460 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.460    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.577 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.577    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.694 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.694    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.811 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.009    38.820    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.937 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.937    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.054 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.054    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.211 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.179    40.390    alum/temp_out0[23]
    SLICE_X55Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    41.178 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.178    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.292 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.292    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.406 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.406    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.520 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.520    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.634 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.634    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.748 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.748    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.862 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.862    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.976 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.976    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.133 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.131    43.263    alum/temp_out0[22]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.329    43.592 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    43.592    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.125 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    44.125    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.242 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.242    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.359 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.359    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.476 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.476    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.593 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.593    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.710 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.710    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.827 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.827    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.944 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.944    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.101 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.957    46.058    alum/temp_out0[21]
    SLICE_X49Y13         LUT3 (Prop_lut3_I0_O)        0.332    46.390 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    46.390    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.940 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.940    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.054 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    47.054    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.168 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    47.168    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.282 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.282    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.396 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.396    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.510 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.510    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.624 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.624    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.738 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.738    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.895 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.993    48.888    alum/temp_out0[20]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.329    49.217 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    49.217    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.767 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.767    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.881 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.881    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.995 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.995    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.109 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.109    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.223 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.223    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.337 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.337    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.451 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.451    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.565 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.565    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.722 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.916    51.638    alum/temp_out0[19]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329    51.967 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.967    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.517 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.517    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.631 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.631    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.745 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.745    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.859 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.859    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.973 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.973    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.087 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.087    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.201 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.201    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.315 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.315    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.472 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.205    54.677    alum/temp_out0[18]
    SLICE_X54Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    55.477 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.477    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.594 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.594    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.711 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.711    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.828 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.828    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.945 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.945    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.062 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.062    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.179 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.179    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.296 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.296    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.453 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.941    57.393    alum/temp_out0[17]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.332    57.725 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    57.725    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.258 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.258    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.375 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.375    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.492 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.492    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.609 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.609    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.726 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.726    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.843 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.843    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.960 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.960    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.077 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.077    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.234 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.052    60.286    alum/temp_out0[16]
    SLICE_X53Y9          LUT3 (Prop_lut3_I0_O)        0.332    60.618 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    60.618    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.168 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.168    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.282 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.282    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.396 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.396    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.510 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.510    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.624 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.624    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.738 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.738    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.852 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.852    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.966 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.966    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.123 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.987    63.110    alum/temp_out0[15]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    63.439 r  alum/D_registers_q[7][14]_i_56/O
                         net (fo=1, routed)           0.000    63.439    alum/D_registers_q[7][14]_i_56_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.952 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.952    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.069 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.069    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.186 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.186    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.303 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.303    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.420 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.420    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.537 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.537    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.654 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.654    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.811 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.928    65.739    alum/temp_out0[14]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    66.527 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    66.527    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.641 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    66.641    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.755 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    66.755    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.869 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.869    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.983 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.983    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.097 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.097    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.211 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.211    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.325 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.325    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.482 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.281    68.763    alum/temp_out0[13]
    SLICE_X40Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.548 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.548    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.662 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.662    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.776 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.776    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.890 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.890    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.004 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.004    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.118 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.118    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.232 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.232    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.346 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.346    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.503 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.965    71.468    alum/temp_out0[12]
    SLICE_X34Y10         LUT3 (Prop_lut3_I0_O)        0.329    71.797 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.797    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.330 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.330    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.447 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.447    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.564 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.564    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.681 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.681    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.798 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.798    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.915 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.915    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.032 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.032    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.149 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.149    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.306 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.107    74.413    alum/temp_out0[11]
    SLICE_X36Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    75.201 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.201    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.315 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.315    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.429 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.429    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.543 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.543    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.657 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.657    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.771 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.771    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.885 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.885    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.999 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.999    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.156 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.924    77.079    alum/temp_out0[10]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    77.408 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.408    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.958 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.958    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.072 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.072    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.186 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.186    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.300 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.300    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.414 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.414    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.528 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.528    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.642 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.642    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.756 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.756    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.913 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.213    80.126    alum/temp_out0[9]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    80.455 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.455    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.005 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.005    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.119 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.119    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.233 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.233    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.347 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.347    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.461 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.461    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.575 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.575    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.689 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.689    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.803 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.803    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.960 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.887    82.847    alum/temp_out0[8]
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.176 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.176    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.726 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.726    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.840 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.840    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.954 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.954    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.068 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.068    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.182 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.182    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.296 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.296    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.410 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.410    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.524 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    84.524    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.681 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.944    85.625    alum/temp_out0[7]
    SLICE_X41Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    86.410 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.410    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.524 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.524    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.638 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.638    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.752 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.752    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.866 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.866    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.980 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.980    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.094 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.094    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.208 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.208    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.365 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.028    88.392    alum/temp_out0[6]
    SLICE_X39Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.177 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.177    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.291 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.291    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.405 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.405    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.519 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.519    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.633 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.633    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.747 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.747    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.861 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.861    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.975 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.975    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.132 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.234    91.366    alum/temp_out0[5]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    91.695 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.695    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.245 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.245    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.359 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.359    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.473 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.473    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.587 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.587    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.701 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.701    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.815 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.815    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.929 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.929    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.043 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.043    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.200 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.838    94.038    alum/temp_out0[4]
    SLICE_X38Y6          LUT3 (Prop_lut3_I0_O)        0.329    94.367 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.367    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.900 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.900    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.017 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.017    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.134 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.134    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.251 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.251    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.368 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.368    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.485 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.485    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.602 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.602    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.719 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.719    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.876 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.873    96.749    alum/temp_out0[3]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.332    97.081 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    97.081    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.614 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.614    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.731 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.731    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.848 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.848    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.965 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.965    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.082 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.082    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.199 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.199    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.316 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.316    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.433 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.433    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.590 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.080    99.670    alum/temp_out0[2]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.332   100.002 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000   100.002    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.535 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.535    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.652 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.652    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.769 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.769    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.886 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.886    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.003 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   101.003    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.120 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.120    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.237 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.237    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.354 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   101.354    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.511 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.281   102.793    alum/temp_out0[1]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.332   103.125 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   103.125    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.675 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.675    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.789 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.789    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.903 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.903    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.017 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   104.017    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.131 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   104.131    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.245 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   104.245    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.359 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.359    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.473 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.473    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.630 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.650   105.280    sm/temp_out0[0]
    SLICE_X44Y18         LUT5 (Prop_lut5_I4_O)        0.329   105.609 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.569   106.178    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y20         LUT4 (Prop_lut4_I1_O)        0.124   106.302 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.499   106.801    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I0_O)        0.124   106.925 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.229   108.154    sm/M_alum_out[0]
    SLICE_X33Y8          LUT2 (Prop_lut2_I1_O)        0.118   108.272 f  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.312   108.583    sm/D_states_q[4]_i_8_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I2_O)        0.326   108.909 f  sm/D_states_q[4]_i_2/O
                         net (fo=1, routed)           0.644   109.553    sm/D_states_q[4]_i_2_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I0_O)        0.124   109.677 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.379   110.056    sm/D_states_d__0[4]
    SLICE_X35Y7          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.443   115.959    sm/clk
    SLICE_X35Y7          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.274   116.233    
                         clock uncertainty           -0.035   116.198    
    SLICE_X35Y7          FDSE (Setup_fdse_C_D)       -0.067   116.131    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.131    
                         arrival time                        -110.057    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.087ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.568ns  (logic 59.839ns (57.225%)  route 44.729ns (42.775%))
  Logic Levels:           319  (CARRY4=286 LUT2=1 LUT3=23 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.562     5.146    sm/clk
    SLICE_X34Y9          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDSE (Prop_fdse_C_Q)         0.518     5.664 r  sm/D_states_q_reg[3]/Q
                         net (fo=248, routed)         2.773     8.437    sm/D_states_q[3]
    SLICE_X41Y8          LUT5 (Prop_lut5_I0_O)        0.124     8.561 r  sm/D_registers_q[7][31]_i_126/O
                         net (fo=2, routed)           1.025     9.586    sm/D_registers_q[7][31]_i_126_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.710 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.305    10.016    sm/ram_reg_i_148_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I5_O)        0.124    10.140 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.566    11.705    L_reg/M_sm_ra1[0]
    SLICE_X53Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.829 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           1.345    13.174    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I2_O)        0.152    13.326 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.099    14.425    sm/M_alum_a[31]
    SLICE_X46Y24         LUT2 (Prop_lut2_I1_O)        0.332    14.757 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    14.757    alum/S[0]
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.270 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.009    15.279    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.396 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    15.396    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.513 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    15.513    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.630 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    15.630    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.747 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.747    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.864 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    15.864    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.981 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    15.981    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.098 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    16.098    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.352 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.016    17.369    alum/temp_out0[31]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    18.192 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    18.192    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.306 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.009    18.315    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.429 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.429    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.543 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.543    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.657 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.657    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.771 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.771    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.885 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.885    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.999 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.999    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.156 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.071    20.227    alum/temp_out0[30]
    SLICE_X44Y27         LUT3 (Prop_lut3_I0_O)        0.329    20.556 r  alum/D_registers_q[7][29]_i_65/O
                         net (fo=1, routed)           0.000    20.556    alum/D_registers_q[7][29]_i_65_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.106 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.106    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.220 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.220    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.334 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.334    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.448 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.448    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.562 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.562    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.676 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.676    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.790 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.790    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.947 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.040    22.987    alum/temp_out0[29]
    SLICE_X43Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    23.772 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.772    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.886 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    23.886    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.000 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    24.000    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.114 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    24.114    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.228 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    24.228    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.342 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    24.342    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.456 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    24.456    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.570 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.570    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.727 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.115    25.842    alum/temp_out0[28]
    SLICE_X48Y26         LUT3 (Prop_lut3_I0_O)        0.329    26.171 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    26.171    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.721 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.721    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.835 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.835    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.949 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.949    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.063 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.063    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.177 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.177    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.291 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.291    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.405 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.405    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.519 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.519    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.676 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.086    28.762    alum/temp_out0[27]
    SLICE_X51Y25         LUT3 (Prop_lut3_I0_O)        0.329    29.091 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    29.091    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.641 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.641    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.755 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.755    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.869 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.869    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.983 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.983    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.097 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.097    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.211 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.211    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.325 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.325    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.439 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.439    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.596 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.028    31.624    alum/temp_out0[26]
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.329    31.953 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    31.953    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.486 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    32.486    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.603 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    32.603    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.720 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    32.720    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.837 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.009    32.846    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.963 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.963    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.080 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    33.080    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.197 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.197    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.314 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.314    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.471 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.076    34.546    alum/temp_out0[25]
    SLICE_X54Y20         LUT3 (Prop_lut3_I0_O)        0.332    34.878 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    34.878    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.411 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.411    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.528 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    35.528    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.645 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.645    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.762 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.762    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.879 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    35.888    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.005 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.005    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.122 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    36.122    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.239 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.239    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.396 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.965    37.361    alum/temp_out0[24]
    SLICE_X56Y19         LUT3 (Prop_lut3_I0_O)        0.332    37.693 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    37.693    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.226 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    38.226    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.343 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.343    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.460 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.460    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.577 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.577    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.694 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.694    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.811 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.009    38.820    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.937 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.937    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.054 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.054    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.211 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.179    40.390    alum/temp_out0[23]
    SLICE_X55Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    41.178 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.178    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.292 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.292    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.406 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.406    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.520 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.520    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.634 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.634    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.748 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.748    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.862 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.862    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.976 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.976    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.133 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.131    43.263    alum/temp_out0[22]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.329    43.592 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    43.592    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.125 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    44.125    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.242 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.242    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.359 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.359    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.476 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.476    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.593 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.593    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.710 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.710    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.827 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.827    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.944 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.944    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.101 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.957    46.058    alum/temp_out0[21]
    SLICE_X49Y13         LUT3 (Prop_lut3_I0_O)        0.332    46.390 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    46.390    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.940 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.940    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.054 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    47.054    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.168 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    47.168    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.282 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.282    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.396 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.396    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.510 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.510    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.624 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.624    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.738 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.738    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.895 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.993    48.888    alum/temp_out0[20]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.329    49.217 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    49.217    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.767 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.767    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.881 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.881    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.995 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.995    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.109 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.109    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.223 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.223    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.337 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.337    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.451 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.451    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.565 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.565    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.722 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.916    51.638    alum/temp_out0[19]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329    51.967 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.967    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.517 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.517    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.631 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.631    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.745 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.745    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.859 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.859    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.973 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.973    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.087 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.087    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.201 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.201    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.315 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.315    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.472 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.205    54.677    alum/temp_out0[18]
    SLICE_X54Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    55.477 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.477    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.594 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.594    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.711 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.711    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.828 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.828    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.945 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.945    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.062 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.062    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.179 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.179    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.296 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.296    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.453 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.941    57.393    alum/temp_out0[17]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.332    57.725 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    57.725    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.258 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.258    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.375 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.375    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.492 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.492    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.609 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.609    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.726 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.726    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.843 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.843    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.960 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.960    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.077 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.077    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.234 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.052    60.286    alum/temp_out0[16]
    SLICE_X53Y9          LUT3 (Prop_lut3_I0_O)        0.332    60.618 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    60.618    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.168 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.168    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.282 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.282    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.396 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.396    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.510 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.510    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.624 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.624    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.738 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.738    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.852 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.852    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.966 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.966    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.123 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.987    63.110    alum/temp_out0[15]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    63.439 r  alum/D_registers_q[7][14]_i_56/O
                         net (fo=1, routed)           0.000    63.439    alum/D_registers_q[7][14]_i_56_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.952 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.952    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.069 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.069    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.186 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.186    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.303 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.303    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.420 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.420    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.537 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.537    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.654 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.654    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.811 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.928    65.739    alum/temp_out0[14]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    66.527 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    66.527    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.641 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    66.641    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.755 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    66.755    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.869 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.869    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.983 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.983    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.097 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.097    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.211 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.211    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.325 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.325    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.482 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.281    68.763    alum/temp_out0[13]
    SLICE_X40Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.548 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.548    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.662 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.662    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.776 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.776    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.890 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.890    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.004 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.004    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.118 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.118    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.232 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.232    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.346 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.346    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.503 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.965    71.468    alum/temp_out0[12]
    SLICE_X34Y10         LUT3 (Prop_lut3_I0_O)        0.329    71.797 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.797    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.330 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.330    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.447 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.447    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.564 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.564    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.681 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.681    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.798 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.798    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.915 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.915    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.032 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.032    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.149 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.149    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.306 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.107    74.413    alum/temp_out0[11]
    SLICE_X36Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    75.201 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.201    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.315 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.315    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.429 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.429    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.543 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.543    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.657 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.657    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.771 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.771    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.885 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.885    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.999 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.999    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.156 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.924    77.079    alum/temp_out0[10]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    77.408 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.408    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.958 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.958    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.072 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.072    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.186 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.186    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.300 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.300    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.414 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.414    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.528 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.528    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.642 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.642    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.756 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.756    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.913 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.213    80.126    alum/temp_out0[9]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    80.455 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.455    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.005 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.005    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.119 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.119    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.233 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.233    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.347 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.347    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.461 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.461    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.575 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.575    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.689 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.689    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.803 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.803    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.960 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.887    82.847    alum/temp_out0[8]
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.176 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.176    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.726 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.726    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.840 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.840    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.954 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.954    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.068 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.068    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.182 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.182    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.296 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.296    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.410 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.410    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.524 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    84.524    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.681 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.944    85.625    alum/temp_out0[7]
    SLICE_X41Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    86.410 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.410    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.524 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.524    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.638 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.638    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.752 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.752    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.866 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.866    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.980 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.980    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.094 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.094    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.208 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.208    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.365 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.028    88.392    alum/temp_out0[6]
    SLICE_X39Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.177 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.177    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.291 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.291    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.405 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.405    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.519 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.519    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.633 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.633    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.747 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.747    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.861 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.861    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.975 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.975    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.132 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.234    91.366    alum/temp_out0[5]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    91.695 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.695    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.245 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.245    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.359 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.359    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.473 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.473    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.587 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.587    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.701 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.701    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.815 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.815    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.929 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.929    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.043 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.043    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.200 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.838    94.038    alum/temp_out0[4]
    SLICE_X38Y6          LUT3 (Prop_lut3_I0_O)        0.329    94.367 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.367    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.900 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.900    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.017 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.017    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.134 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.134    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.251 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.251    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.368 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.368    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.485 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.485    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.602 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.602    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.719 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.719    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.876 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.873    96.749    alum/temp_out0[3]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.332    97.081 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    97.081    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.614 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.614    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.731 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.731    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.848 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.848    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.965 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.965    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.082 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.082    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.199 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.199    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.316 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.316    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.433 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.433    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.590 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.080    99.670    alum/temp_out0[2]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.332   100.002 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000   100.002    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.535 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.535    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.652 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.652    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.769 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.769    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.886 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.886    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.003 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   101.003    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.120 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.120    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.237 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.237    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.354 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   101.354    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.511 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.281   102.793    alum/temp_out0[1]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.332   103.125 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   103.125    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.675 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.675    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.789 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.789    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.903 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.903    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.017 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   104.017    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.131 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   104.131    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.245 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   104.245    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.359 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.359    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.473 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.473    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.630 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.650   105.280    sm/temp_out0[0]
    SLICE_X44Y18         LUT5 (Prop_lut5_I4_O)        0.329   105.609 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.569   106.178    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y20         LUT4 (Prop_lut4_I1_O)        0.124   106.302 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.499   106.801    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I0_O)        0.124   106.925 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.055   107.980    sm/M_alum_out[0]
    SLICE_X42Y7          LUT5 (Prop_lut5_I4_O)        0.124   108.104 f  sm/D_states_q[7]_i_11/O
                         net (fo=3, routed)           0.794   108.897    sm/D_states_q[7]_i_11_n_0
    SLICE_X40Y7          LUT4 (Prop_lut4_I1_O)        0.150   109.047 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.667   109.714    sm/D_states_d__0[6]
    SLICE_X39Y7          FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.444   115.960    sm/clk
    SLICE_X39Y7          FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X39Y7          FDRE (Setup_fdre_C_D)       -0.311   115.801    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        115.801    
                         arrival time                        -109.714    
  -------------------------------------------------------------------
                         slack                                  6.087    

Slack (MET) :             6.093ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.952ns  (logic 59.937ns (57.109%)  route 45.015ns (42.891%))
  Logic Levels:           320  (CARRY4=286 LUT2=1 LUT3=23 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.562     5.146    sm/clk
    SLICE_X34Y9          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDSE (Prop_fdse_C_Q)         0.518     5.664 r  sm/D_states_q_reg[3]/Q
                         net (fo=248, routed)         2.773     8.437    sm/D_states_q[3]
    SLICE_X41Y8          LUT5 (Prop_lut5_I0_O)        0.124     8.561 r  sm/D_registers_q[7][31]_i_126/O
                         net (fo=2, routed)           1.025     9.586    sm/D_registers_q[7][31]_i_126_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.710 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.305    10.016    sm/ram_reg_i_148_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I5_O)        0.124    10.140 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.566    11.705    L_reg/M_sm_ra1[0]
    SLICE_X53Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.829 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           1.345    13.174    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I2_O)        0.152    13.326 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.099    14.425    sm/M_alum_a[31]
    SLICE_X46Y24         LUT2 (Prop_lut2_I1_O)        0.332    14.757 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    14.757    alum/S[0]
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.270 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.009    15.279    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.396 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    15.396    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.513 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    15.513    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.630 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    15.630    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.747 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.747    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.864 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    15.864    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.981 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    15.981    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.098 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    16.098    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.352 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.016    17.369    alum/temp_out0[31]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    18.192 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    18.192    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.306 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.009    18.315    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.429 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.429    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.543 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.543    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.657 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.657    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.771 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.771    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.885 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.885    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.999 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.999    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.156 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.071    20.227    alum/temp_out0[30]
    SLICE_X44Y27         LUT3 (Prop_lut3_I0_O)        0.329    20.556 r  alum/D_registers_q[7][29]_i_65/O
                         net (fo=1, routed)           0.000    20.556    alum/D_registers_q[7][29]_i_65_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.106 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.106    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.220 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.220    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.334 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.334    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.448 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.448    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.562 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.562    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.676 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.676    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.790 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.790    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.947 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.040    22.987    alum/temp_out0[29]
    SLICE_X43Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    23.772 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.772    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.886 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    23.886    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.000 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    24.000    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.114 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    24.114    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.228 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    24.228    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.342 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    24.342    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.456 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    24.456    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.570 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.570    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.727 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.115    25.842    alum/temp_out0[28]
    SLICE_X48Y26         LUT3 (Prop_lut3_I0_O)        0.329    26.171 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    26.171    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.721 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.721    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.835 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.835    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.949 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.949    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.063 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.063    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.177 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.177    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.291 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.291    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.405 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.405    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.519 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.519    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.676 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.086    28.762    alum/temp_out0[27]
    SLICE_X51Y25         LUT3 (Prop_lut3_I0_O)        0.329    29.091 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    29.091    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.641 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.641    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.755 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.755    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.869 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.869    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.983 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.983    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.097 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.097    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.211 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.211    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.325 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.325    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.439 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.439    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.596 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.028    31.624    alum/temp_out0[26]
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.329    31.953 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    31.953    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.486 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    32.486    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.603 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    32.603    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.720 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    32.720    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.837 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.009    32.846    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.963 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.963    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.080 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    33.080    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.197 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.197    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.314 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.314    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.471 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.076    34.546    alum/temp_out0[25]
    SLICE_X54Y20         LUT3 (Prop_lut3_I0_O)        0.332    34.878 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    34.878    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.411 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.411    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.528 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    35.528    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.645 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.645    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.762 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.762    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.879 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    35.888    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.005 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.005    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.122 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    36.122    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.239 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.239    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.396 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.965    37.361    alum/temp_out0[24]
    SLICE_X56Y19         LUT3 (Prop_lut3_I0_O)        0.332    37.693 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    37.693    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.226 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    38.226    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.343 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.343    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.460 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.460    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.577 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.577    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.694 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.694    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.811 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.009    38.820    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.937 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.937    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.054 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.054    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.211 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.179    40.390    alum/temp_out0[23]
    SLICE_X55Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    41.178 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.178    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.292 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.292    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.406 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.406    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.520 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.520    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.634 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.634    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.748 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.748    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.862 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.862    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.976 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.976    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.133 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.131    43.263    alum/temp_out0[22]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.329    43.592 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    43.592    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.125 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    44.125    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.242 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.242    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.359 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.359    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.476 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.476    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.593 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.593    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.710 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.710    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.827 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.827    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.944 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.944    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.101 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.957    46.058    alum/temp_out0[21]
    SLICE_X49Y13         LUT3 (Prop_lut3_I0_O)        0.332    46.390 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    46.390    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.940 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.940    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.054 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    47.054    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.168 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    47.168    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.282 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.282    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.396 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.396    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.510 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.510    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.624 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.624    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.738 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.738    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.895 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.993    48.888    alum/temp_out0[20]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.329    49.217 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    49.217    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.767 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.767    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.881 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.881    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.995 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.995    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.109 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.109    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.223 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.223    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.337 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.337    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.451 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.451    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.565 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.565    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.722 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.916    51.638    alum/temp_out0[19]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329    51.967 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.967    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.517 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.517    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.631 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.631    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.745 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.745    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.859 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.859    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.973 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.973    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.087 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.087    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.201 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.201    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.315 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.315    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.472 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.205    54.677    alum/temp_out0[18]
    SLICE_X54Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    55.477 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.477    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.594 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.594    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.711 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.711    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.828 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.828    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.945 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.945    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.062 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.062    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.179 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.179    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.296 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.296    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.453 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.941    57.393    alum/temp_out0[17]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.332    57.725 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    57.725    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.258 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.258    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.375 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.375    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.492 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.492    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.609 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.609    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.726 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.726    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.843 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.843    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.960 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.960    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.077 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.077    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.234 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.052    60.286    alum/temp_out0[16]
    SLICE_X53Y9          LUT3 (Prop_lut3_I0_O)        0.332    60.618 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    60.618    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.168 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.168    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.282 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.282    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.396 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.396    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.510 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.510    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.624 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.624    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.738 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.738    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.852 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.852    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.966 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.966    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.123 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.987    63.110    alum/temp_out0[15]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    63.439 r  alum/D_registers_q[7][14]_i_56/O
                         net (fo=1, routed)           0.000    63.439    alum/D_registers_q[7][14]_i_56_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.952 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.952    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.069 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.069    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.186 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.186    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.303 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.303    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.420 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.420    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.537 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.537    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.654 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.654    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.811 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.928    65.739    alum/temp_out0[14]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    66.527 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    66.527    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.641 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    66.641    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.755 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    66.755    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.869 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.869    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.983 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.983    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.097 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.097    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.211 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.211    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.325 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.325    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.482 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.281    68.763    alum/temp_out0[13]
    SLICE_X40Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.548 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.548    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.662 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.662    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.776 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.776    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.890 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.890    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.004 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.004    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.118 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.118    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.232 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.232    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.346 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.346    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.503 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.965    71.468    alum/temp_out0[12]
    SLICE_X34Y10         LUT3 (Prop_lut3_I0_O)        0.329    71.797 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.797    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.330 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.330    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.447 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.447    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.564 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.564    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.681 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.681    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.798 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.798    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.915 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.915    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.032 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.032    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.149 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.149    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.306 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.107    74.413    alum/temp_out0[11]
    SLICE_X36Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    75.201 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.201    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.315 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.315    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.429 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.429    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.543 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.543    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.657 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.657    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.771 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.771    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.885 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.885    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.999 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.999    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.156 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.924    77.079    alum/temp_out0[10]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    77.408 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.408    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.958 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.958    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.072 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.072    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.186 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.186    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.300 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.300    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.414 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.414    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.528 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.528    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.642 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.642    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.756 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.756    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.913 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.213    80.126    alum/temp_out0[9]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    80.455 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.455    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.005 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.005    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.119 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.119    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.233 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.233    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.347 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.347    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.461 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.461    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.575 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.575    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.689 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.689    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.803 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.803    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.960 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.887    82.847    alum/temp_out0[8]
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.176 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.176    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.726 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.726    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.840 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.840    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.954 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.954    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.068 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.068    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.182 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.182    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.296 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.296    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.410 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.410    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.524 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    84.524    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.681 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.944    85.625    alum/temp_out0[7]
    SLICE_X41Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    86.410 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.410    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.524 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.524    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.638 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.638    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.752 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.752    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.866 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.866    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.980 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.980    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.094 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.094    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.208 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.208    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.365 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.028    88.392    alum/temp_out0[6]
    SLICE_X39Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.177 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.177    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.291 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.291    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.405 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.405    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.519 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.519    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.633 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.633    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.747 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.747    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.861 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.861    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.975 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.975    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.132 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.234    91.366    alum/temp_out0[5]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    91.695 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.695    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.245 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.245    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.359 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.359    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.473 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.473    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.587 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.587    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.701 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.701    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.815 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.815    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.929 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.929    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.043 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.043    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.200 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.838    94.038    alum/temp_out0[4]
    SLICE_X38Y6          LUT3 (Prop_lut3_I0_O)        0.329    94.367 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.367    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.900 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.900    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.017 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.017    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.134 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.134    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.251 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.251    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.368 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.368    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.485 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.485    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.602 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.602    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.719 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.719    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.876 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.873    96.749    alum/temp_out0[3]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.332    97.081 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    97.081    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.614 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.614    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.731 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.731    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.848 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.848    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.965 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.965    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.082 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.082    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.199 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.199    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.316 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.316    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.433 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.433    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.590 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.080    99.670    alum/temp_out0[2]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.332   100.002 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000   100.002    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.535 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.535    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.652 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.652    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.769 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.769    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.886 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.886    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.003 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   101.003    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.120 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.120    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.237 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.237    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.354 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   101.354    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.511 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.281   102.793    alum/temp_out0[1]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.332   103.125 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   103.125    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.675 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.675    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.789 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.789    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.903 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.903    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.017 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   104.017    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.131 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   104.131    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.245 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   104.245    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.359 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.359    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.473 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.473    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.630 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.650   105.280    sm/temp_out0[0]
    SLICE_X44Y18         LUT5 (Prop_lut5_I4_O)        0.329   105.609 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.569   106.178    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y20         LUT4 (Prop_lut4_I1_O)        0.124   106.302 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.499   106.801    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I0_O)        0.124   106.925 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.259   108.184    sm/M_alum_out[0]
    SLICE_X34Y9          LUT5 (Prop_lut5_I4_O)        0.124   108.308 f  sm/D_states_q[3]_i_18/O
                         net (fo=1, routed)           0.502   108.810    sm/D_states_q[3]_i_18_n_0
    SLICE_X34Y9          LUT6 (Prop_lut6_I0_O)        0.124   108.934 f  sm/D_states_q[3]_i_6/O
                         net (fo=1, routed)           0.661   109.595    sm/D_states_q[3]_i_6_n_0
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124   109.719 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.379   110.098    sm/D_states_d__0[3]
    SLICE_X34Y9          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.442   115.958    sm/clk
    SLICE_X34Y9          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.299   116.257    
                         clock uncertainty           -0.035   116.222    
    SLICE_X34Y9          FDSE (Setup_fdse_C_D)       -0.031   116.191    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.191    
                         arrival time                        -110.098    
  -------------------------------------------------------------------
                         slack                                  6.093    

Slack (MET) :             6.126ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.830ns  (logic 59.937ns (57.175%)  route 44.893ns (42.825%))
  Logic Levels:           320  (CARRY4=286 LUT2=1 LUT3=24 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.562     5.146    sm/clk
    SLICE_X34Y9          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDSE (Prop_fdse_C_Q)         0.518     5.664 r  sm/D_states_q_reg[3]/Q
                         net (fo=248, routed)         2.773     8.437    sm/D_states_q[3]
    SLICE_X41Y8          LUT5 (Prop_lut5_I0_O)        0.124     8.561 r  sm/D_registers_q[7][31]_i_126/O
                         net (fo=2, routed)           1.025     9.586    sm/D_registers_q[7][31]_i_126_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.710 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.305    10.016    sm/ram_reg_i_148_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I5_O)        0.124    10.140 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.566    11.705    L_reg/M_sm_ra1[0]
    SLICE_X53Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.829 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           1.345    13.174    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I2_O)        0.152    13.326 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.099    14.425    sm/M_alum_a[31]
    SLICE_X46Y24         LUT2 (Prop_lut2_I1_O)        0.332    14.757 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    14.757    alum/S[0]
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.270 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.009    15.279    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.396 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    15.396    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.513 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    15.513    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.630 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    15.630    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.747 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.747    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.864 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    15.864    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.981 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    15.981    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.098 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    16.098    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.352 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.016    17.369    alum/temp_out0[31]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    18.192 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    18.192    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.306 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.009    18.315    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.429 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.429    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.543 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.543    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.657 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.657    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.771 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.771    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.885 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.885    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.999 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.999    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.156 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.071    20.227    alum/temp_out0[30]
    SLICE_X44Y27         LUT3 (Prop_lut3_I0_O)        0.329    20.556 r  alum/D_registers_q[7][29]_i_65/O
                         net (fo=1, routed)           0.000    20.556    alum/D_registers_q[7][29]_i_65_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.106 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.106    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.220 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.220    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.334 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.334    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.448 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.448    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.562 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.562    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.676 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.676    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.790 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.790    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.947 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.040    22.987    alum/temp_out0[29]
    SLICE_X43Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    23.772 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.772    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.886 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    23.886    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.000 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    24.000    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.114 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    24.114    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.228 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    24.228    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.342 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    24.342    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.456 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    24.456    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.570 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.570    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.727 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.115    25.842    alum/temp_out0[28]
    SLICE_X48Y26         LUT3 (Prop_lut3_I0_O)        0.329    26.171 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    26.171    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.721 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.721    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.835 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.835    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.949 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.949    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.063 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.063    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.177 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.177    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.291 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.291    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.405 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.405    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.519 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.519    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.676 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.086    28.762    alum/temp_out0[27]
    SLICE_X51Y25         LUT3 (Prop_lut3_I0_O)        0.329    29.091 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    29.091    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.641 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.641    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.755 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.755    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.869 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.869    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.983 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.983    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.097 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.097    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.211 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.211    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.325 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.325    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.439 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.439    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.596 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.028    31.624    alum/temp_out0[26]
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.329    31.953 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    31.953    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.486 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    32.486    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.603 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    32.603    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.720 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    32.720    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.837 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.009    32.846    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.963 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.963    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.080 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    33.080    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.197 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.197    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.314 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.314    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.471 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.076    34.546    alum/temp_out0[25]
    SLICE_X54Y20         LUT3 (Prop_lut3_I0_O)        0.332    34.878 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    34.878    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.411 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.411    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.528 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    35.528    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.645 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.645    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.762 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.762    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.879 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    35.888    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.005 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.005    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.122 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    36.122    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.239 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.239    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.396 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.965    37.361    alum/temp_out0[24]
    SLICE_X56Y19         LUT3 (Prop_lut3_I0_O)        0.332    37.693 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    37.693    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.226 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    38.226    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.343 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.343    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.460 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.460    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.577 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.577    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.694 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.694    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.811 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.009    38.820    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.937 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.937    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.054 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.054    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.211 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.179    40.390    alum/temp_out0[23]
    SLICE_X55Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    41.178 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.178    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.292 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.292    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.406 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.406    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.520 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.520    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.634 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.634    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.748 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.748    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.862 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.862    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.976 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.976    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.133 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.131    43.263    alum/temp_out0[22]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.329    43.592 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    43.592    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.125 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    44.125    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.242 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.242    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.359 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.359    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.476 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.476    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.593 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.593    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.710 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.710    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.827 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.827    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.944 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.944    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.101 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.957    46.058    alum/temp_out0[21]
    SLICE_X49Y13         LUT3 (Prop_lut3_I0_O)        0.332    46.390 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    46.390    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.940 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.940    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.054 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    47.054    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.168 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    47.168    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.282 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.282    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.396 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.396    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.510 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.510    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.624 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.624    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.738 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.738    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.895 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.993    48.888    alum/temp_out0[20]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.329    49.217 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    49.217    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.767 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.767    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.881 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.881    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.995 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.995    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.109 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.109    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.223 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.223    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.337 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.337    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.451 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.451    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.565 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.565    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.722 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.916    51.638    alum/temp_out0[19]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329    51.967 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.967    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.517 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.517    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.631 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.631    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.745 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.745    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.859 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.859    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.973 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.973    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.087 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.087    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.201 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.201    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.315 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.315    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.472 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.205    54.677    alum/temp_out0[18]
    SLICE_X54Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    55.477 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.477    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.594 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.594    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.711 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.711    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.828 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.828    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.945 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.945    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.062 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.062    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.179 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.179    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.296 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.296    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.453 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.941    57.393    alum/temp_out0[17]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.332    57.725 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    57.725    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.258 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.258    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.375 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.375    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.492 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.492    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.609 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.609    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.726 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.726    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.843 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.843    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.960 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.960    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.077 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.077    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.234 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.052    60.286    alum/temp_out0[16]
    SLICE_X53Y9          LUT3 (Prop_lut3_I0_O)        0.332    60.618 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    60.618    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.168 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.168    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.282 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.282    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.396 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.396    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.510 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.510    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.624 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.624    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.738 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.738    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.852 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.852    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.966 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.966    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.123 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.987    63.110    alum/temp_out0[15]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    63.439 r  alum/D_registers_q[7][14]_i_56/O
                         net (fo=1, routed)           0.000    63.439    alum/D_registers_q[7][14]_i_56_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.952 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.952    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.069 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.069    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.186 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.186    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.303 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.303    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.420 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.420    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.537 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.537    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.654 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.654    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.811 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.928    65.739    alum/temp_out0[14]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    66.527 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    66.527    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.641 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    66.641    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.755 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    66.755    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.869 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.869    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.983 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.983    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.097 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.097    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.211 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.211    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.325 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.325    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.482 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.281    68.763    alum/temp_out0[13]
    SLICE_X40Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.548 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.548    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.662 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.662    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.776 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.776    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.890 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.890    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.004 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.004    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.118 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.118    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.232 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.232    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.346 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.346    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.503 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.965    71.468    alum/temp_out0[12]
    SLICE_X34Y10         LUT3 (Prop_lut3_I0_O)        0.329    71.797 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.797    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.330 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.330    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.447 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.447    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.564 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.564    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.681 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.681    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.798 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.798    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.915 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.915    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.032 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.032    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.149 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.149    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.306 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.107    74.413    alum/temp_out0[11]
    SLICE_X36Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    75.201 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.201    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.315 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.315    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.429 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.429    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.543 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.543    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.657 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.657    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.771 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.771    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.885 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.885    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.999 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.999    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.156 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.924    77.079    alum/temp_out0[10]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    77.408 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.408    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.958 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.958    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.072 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.072    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.186 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.186    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.300 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.300    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.414 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.414    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.528 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.528    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.642 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.642    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.756 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.756    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.913 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.213    80.126    alum/temp_out0[9]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    80.455 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.455    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.005 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.005    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.119 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.119    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.233 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.233    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.347 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.347    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.461 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.461    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.575 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.575    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.689 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.689    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.803 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.803    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.960 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.887    82.847    alum/temp_out0[8]
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.176 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.176    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.726 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.726    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.840 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.840    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.954 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.954    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.068 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.068    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.182 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.182    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.296 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.296    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.410 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.410    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.524 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    84.524    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.681 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.944    85.625    alum/temp_out0[7]
    SLICE_X41Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    86.410 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.410    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.524 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.524    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.638 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.638    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.752 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.752    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.866 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.866    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.980 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.980    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.094 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.094    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.208 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.208    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.365 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.028    88.392    alum/temp_out0[6]
    SLICE_X39Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.177 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.177    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.291 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.291    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.405 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.405    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.519 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.519    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.633 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.633    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.747 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.747    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.861 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.861    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.975 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.975    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.132 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.234    91.366    alum/temp_out0[5]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    91.695 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.695    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.245 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.245    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.359 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.359    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.473 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.473    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.587 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.587    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.701 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.701    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.815 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.815    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.929 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.929    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.043 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.043    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.200 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.838    94.038    alum/temp_out0[4]
    SLICE_X38Y6          LUT3 (Prop_lut3_I0_O)        0.329    94.367 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.367    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.900 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.900    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.017 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.017    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.134 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.134    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.251 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.251    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.368 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.368    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.485 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.485    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.602 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.602    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.719 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.719    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.876 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.873    96.749    alum/temp_out0[3]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.332    97.081 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    97.081    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.614 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.614    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.731 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.731    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.848 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.848    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.965 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.965    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.082 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.082    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.199 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.199    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.316 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.316    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.433 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.433    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.590 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.080    99.670    alum/temp_out0[2]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.332   100.002 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000   100.002    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.535 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.535    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.652 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.652    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.769 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.769    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.886 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.886    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.003 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   101.003    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.120 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.120    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.237 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.237    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.354 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   101.354    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.511 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.281   102.793    alum/temp_out0[1]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.332   103.125 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   103.125    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.675 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.675    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.789 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.789    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.903 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.903    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.017 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   104.017    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.131 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   104.131    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.245 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   104.245    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.359 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.359    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.473 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.473    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.630 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.650   105.280    sm/temp_out0[0]
    SLICE_X44Y18         LUT5 (Prop_lut5_I4_O)        0.329   105.609 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.569   106.178    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y20         LUT4 (Prop_lut4_I1_O)        0.124   106.302 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.499   106.801    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I0_O)        0.124   106.925 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.192   108.116    sm/M_alum_out[0]
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.124   108.240 r  sm/D_states_q[1]_i_18/O
                         net (fo=1, routed)           0.586   108.826    sm/D_states_q[1]_i_18_n_0
    SLICE_X32Y10         LUT6 (Prop_lut6_I2_O)        0.124   108.950 r  sm/D_states_q[1]_i_5/O
                         net (fo=3, routed)           0.523   109.473    sm/D_states_q[1]_i_5_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I3_O)        0.124   109.597 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.379   109.976    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X33Y10         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.443   115.959    sm/clk
    SLICE_X33Y10         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.259   116.218    
                         clock uncertainty           -0.035   116.183    
    SLICE_X33Y10         FDRE (Setup_fdre_C_D)       -0.081   116.102    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        116.102    
                         arrival time                        -109.976    
  -------------------------------------------------------------------
                         slack                                  6.126    

Slack (MET) :             6.407ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.658ns  (logic 60.133ns (57.457%)  route 44.525ns (42.543%))
  Logic Levels:           320  (CARRY4=286 LUT2=2 LUT3=23 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.562     5.146    sm/clk
    SLICE_X34Y9          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDSE (Prop_fdse_C_Q)         0.518     5.664 r  sm/D_states_q_reg[3]/Q
                         net (fo=248, routed)         2.773     8.437    sm/D_states_q[3]
    SLICE_X41Y8          LUT5 (Prop_lut5_I0_O)        0.124     8.561 r  sm/D_registers_q[7][31]_i_126/O
                         net (fo=2, routed)           1.025     9.586    sm/D_registers_q[7][31]_i_126_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.710 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.305    10.016    sm/ram_reg_i_148_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I5_O)        0.124    10.140 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.566    11.705    L_reg/M_sm_ra1[0]
    SLICE_X53Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.829 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           1.345    13.174    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I2_O)        0.152    13.326 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.099    14.425    sm/M_alum_a[31]
    SLICE_X46Y24         LUT2 (Prop_lut2_I1_O)        0.332    14.757 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    14.757    alum/S[0]
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.270 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.009    15.279    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.396 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    15.396    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.513 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    15.513    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.630 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    15.630    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.747 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.747    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.864 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    15.864    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.981 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    15.981    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.098 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    16.098    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.352 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.016    17.369    alum/temp_out0[31]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    18.192 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    18.192    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.306 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.009    18.315    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.429 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.429    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.543 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.543    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.657 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.657    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.771 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.771    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.885 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.885    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.999 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.999    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.156 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.071    20.227    alum/temp_out0[30]
    SLICE_X44Y27         LUT3 (Prop_lut3_I0_O)        0.329    20.556 r  alum/D_registers_q[7][29]_i_65/O
                         net (fo=1, routed)           0.000    20.556    alum/D_registers_q[7][29]_i_65_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.106 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.106    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.220 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.220    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.334 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.334    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.448 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.448    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.562 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.562    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.676 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.676    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.790 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.790    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.947 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.040    22.987    alum/temp_out0[29]
    SLICE_X43Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    23.772 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.772    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.886 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    23.886    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.000 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    24.000    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.114 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    24.114    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.228 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    24.228    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.342 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    24.342    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.456 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    24.456    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.570 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.570    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.727 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.115    25.842    alum/temp_out0[28]
    SLICE_X48Y26         LUT3 (Prop_lut3_I0_O)        0.329    26.171 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    26.171    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.721 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.721    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.835 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.835    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.949 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.949    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.063 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.063    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.177 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.177    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.291 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.291    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.405 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.405    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.519 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.519    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.676 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.086    28.762    alum/temp_out0[27]
    SLICE_X51Y25         LUT3 (Prop_lut3_I0_O)        0.329    29.091 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    29.091    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.641 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.641    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.755 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.755    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.869 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.869    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.983 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.983    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.097 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.097    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.211 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.211    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.325 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.325    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.439 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.439    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.596 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.028    31.624    alum/temp_out0[26]
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.329    31.953 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    31.953    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.486 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    32.486    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.603 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    32.603    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.720 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    32.720    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.837 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.009    32.846    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.963 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.963    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.080 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    33.080    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.197 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.197    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.314 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.314    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.471 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.076    34.546    alum/temp_out0[25]
    SLICE_X54Y20         LUT3 (Prop_lut3_I0_O)        0.332    34.878 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    34.878    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.411 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.411    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.528 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    35.528    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.645 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.645    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.762 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.762    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.879 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    35.888    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.005 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.005    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.122 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    36.122    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.239 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.239    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.396 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.965    37.361    alum/temp_out0[24]
    SLICE_X56Y19         LUT3 (Prop_lut3_I0_O)        0.332    37.693 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    37.693    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.226 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    38.226    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.343 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.343    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.460 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.460    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.577 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.577    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.694 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.694    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.811 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.009    38.820    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.937 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.937    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.054 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.054    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.211 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.179    40.390    alum/temp_out0[23]
    SLICE_X55Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    41.178 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.178    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.292 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.292    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.406 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.406    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.520 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.520    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.634 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.634    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.748 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.748    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.862 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.862    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.976 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.976    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.133 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.131    43.263    alum/temp_out0[22]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.329    43.592 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    43.592    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.125 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    44.125    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.242 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.242    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.359 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.359    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.476 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.476    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.593 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.593    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.710 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.710    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.827 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.827    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.944 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.944    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.101 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.957    46.058    alum/temp_out0[21]
    SLICE_X49Y13         LUT3 (Prop_lut3_I0_O)        0.332    46.390 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    46.390    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.940 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.940    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.054 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    47.054    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.168 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    47.168    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.282 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.282    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.396 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.396    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.510 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.510    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.624 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.624    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.738 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.738    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.895 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.993    48.888    alum/temp_out0[20]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.329    49.217 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    49.217    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.767 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.767    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.881 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.881    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.995 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.995    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.109 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.109    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.223 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.223    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.337 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.337    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.451 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.451    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.565 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.565    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.722 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.916    51.638    alum/temp_out0[19]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329    51.967 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.967    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.517 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.517    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.631 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.631    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.745 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.745    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.859 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.859    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.973 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.973    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.087 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.087    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.201 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.201    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.315 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.315    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.472 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.205    54.677    alum/temp_out0[18]
    SLICE_X54Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    55.477 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.477    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.594 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.594    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.711 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.711    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.828 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.828    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.945 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.945    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.062 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.062    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.179 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.179    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.296 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.296    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.453 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.941    57.393    alum/temp_out0[17]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.332    57.725 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    57.725    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.258 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.258    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.375 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.375    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.492 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.492    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.609 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.609    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.726 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.726    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.843 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.843    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.960 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.960    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.077 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.077    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.234 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.052    60.286    alum/temp_out0[16]
    SLICE_X53Y9          LUT3 (Prop_lut3_I0_O)        0.332    60.618 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    60.618    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.168 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.168    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.282 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.282    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.396 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.396    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.510 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.510    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.624 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.624    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.738 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.738    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.852 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.852    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.966 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.966    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.123 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.987    63.110    alum/temp_out0[15]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    63.439 r  alum/D_registers_q[7][14]_i_56/O
                         net (fo=1, routed)           0.000    63.439    alum/D_registers_q[7][14]_i_56_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.952 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.952    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.069 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.069    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.186 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.186    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.303 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.303    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.420 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.420    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.537 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.537    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.654 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.654    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.811 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.928    65.739    alum/temp_out0[14]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    66.527 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    66.527    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.641 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    66.641    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.755 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    66.755    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.869 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.869    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.983 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.983    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.097 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.097    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.211 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.211    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.325 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.325    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.482 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.281    68.763    alum/temp_out0[13]
    SLICE_X40Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.548 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.548    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.662 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.662    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.776 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.776    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.890 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.890    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.004 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.004    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.118 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.118    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.232 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.232    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.346 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.346    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.503 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.965    71.468    alum/temp_out0[12]
    SLICE_X34Y10         LUT3 (Prop_lut3_I0_O)        0.329    71.797 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.797    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.330 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.330    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.447 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.447    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.564 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.564    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.681 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.681    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.798 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.798    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.915 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.915    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.032 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.032    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.149 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.149    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.306 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.107    74.413    alum/temp_out0[11]
    SLICE_X36Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    75.201 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.201    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.315 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.315    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.429 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.429    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.543 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.543    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.657 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.657    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.771 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.771    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.885 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.885    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.999 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.999    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.156 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.924    77.079    alum/temp_out0[10]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    77.408 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.408    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.958 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.958    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.072 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.072    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.186 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.186    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.300 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.300    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.414 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.414    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.528 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.528    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.642 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.642    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.756 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.756    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.913 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.213    80.126    alum/temp_out0[9]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    80.455 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.455    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.005 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.005    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.119 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.119    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.233 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.233    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.347 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.347    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.461 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.461    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.575 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.575    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.689 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.689    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.803 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.803    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.960 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.887    82.847    alum/temp_out0[8]
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.176 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.176    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.726 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.726    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.840 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.840    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.954 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.954    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.068 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.068    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.182 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.182    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.296 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.296    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.410 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.410    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.524 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    84.524    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.681 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.944    85.625    alum/temp_out0[7]
    SLICE_X41Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    86.410 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.410    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.524 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.524    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.638 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.638    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.752 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.752    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.866 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.866    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.980 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.980    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.094 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.094    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.208 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.208    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.365 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.028    88.392    alum/temp_out0[6]
    SLICE_X39Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.177 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.177    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.291 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.291    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.405 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.405    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.519 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.519    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.633 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.633    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.747 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.747    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.861 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.861    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.975 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.975    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.132 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.234    91.366    alum/temp_out0[5]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    91.695 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.695    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.245 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.245    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.359 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.359    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.473 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.473    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.587 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.587    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.701 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.701    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.815 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.815    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.929 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.929    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.043 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.043    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.200 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.838    94.038    alum/temp_out0[4]
    SLICE_X38Y6          LUT3 (Prop_lut3_I0_O)        0.329    94.367 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.367    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.900 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.900    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.017 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.017    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.134 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.134    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.251 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.251    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.368 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.368    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.485 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.485    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.602 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.602    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.719 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.719    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.876 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.873    96.749    alum/temp_out0[3]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.332    97.081 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    97.081    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.614 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.614    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.731 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.731    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.848 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.848    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.965 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.965    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.082 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.082    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.199 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.199    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.316 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.316    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.433 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.433    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.590 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.080    99.670    alum/temp_out0[2]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.332   100.002 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000   100.002    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.535 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.535    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.652 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.652    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.769 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.769    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.886 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.886    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.003 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   101.003    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.120 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.120    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.237 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.237    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.354 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   101.354    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.511 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.281   102.793    alum/temp_out0[1]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.332   103.125 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   103.125    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.675 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.675    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.789 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.789    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.903 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.903    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.017 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   104.017    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.131 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   104.131    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.245 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   104.245    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.359 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.359    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.473 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.473    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.630 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.650   105.280    sm/temp_out0[0]
    SLICE_X44Y18         LUT5 (Prop_lut5_I4_O)        0.329   105.609 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.569   106.178    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y20         LUT4 (Prop_lut4_I1_O)        0.124   106.302 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.499   106.801    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I0_O)        0.124   106.925 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.229   108.154    sm/M_alum_out[0]
    SLICE_X33Y8          LUT2 (Prop_lut2_I1_O)        0.118   108.272 f  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.461   108.733    sm/D_states_q[4]_i_8_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I2_O)        0.326   109.059 r  sm/D_states_q[2]_i_4/O
                         net (fo=4, routed)           0.621   109.680    sm/D_states_q[2]_i_4_n_0
    SLICE_X31Y11         LUT6 (Prop_lut6_I3_O)        0.124   109.804 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000   109.804    sm/D_states_d__0[2]
    SLICE_X31Y11         FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.442   115.958    sm/clk
    SLICE_X31Y11         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.259   116.217    
                         clock uncertainty           -0.035   116.182    
    SLICE_X31Y11         FDRE (Setup_fdre_C_D)        0.029   116.211    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.211    
                         arrival time                        -109.804    
  -------------------------------------------------------------------
                         slack                                  6.407    

Slack (MET) :             6.442ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.624ns  (logic 60.133ns (57.475%)  route 44.491ns (42.525%))
  Logic Levels:           320  (CARRY4=286 LUT2=2 LUT3=23 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.562     5.146    sm/clk
    SLICE_X34Y9          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDSE (Prop_fdse_C_Q)         0.518     5.664 r  sm/D_states_q_reg[3]/Q
                         net (fo=248, routed)         2.773     8.437    sm/D_states_q[3]
    SLICE_X41Y8          LUT5 (Prop_lut5_I0_O)        0.124     8.561 r  sm/D_registers_q[7][31]_i_126/O
                         net (fo=2, routed)           1.025     9.586    sm/D_registers_q[7][31]_i_126_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.710 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.305    10.016    sm/ram_reg_i_148_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I5_O)        0.124    10.140 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.566    11.705    L_reg/M_sm_ra1[0]
    SLICE_X53Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.829 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           1.345    13.174    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I2_O)        0.152    13.326 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.099    14.425    sm/M_alum_a[31]
    SLICE_X46Y24         LUT2 (Prop_lut2_I1_O)        0.332    14.757 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    14.757    alum/S[0]
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.270 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.009    15.279    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.396 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    15.396    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.513 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    15.513    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.630 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    15.630    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.747 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.747    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.864 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    15.864    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.981 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    15.981    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.098 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    16.098    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.352 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.016    17.369    alum/temp_out0[31]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    18.192 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    18.192    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.306 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.009    18.315    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.429 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.429    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.543 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.543    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.657 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.657    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.771 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.771    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.885 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.885    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.999 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.999    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.156 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.071    20.227    alum/temp_out0[30]
    SLICE_X44Y27         LUT3 (Prop_lut3_I0_O)        0.329    20.556 r  alum/D_registers_q[7][29]_i_65/O
                         net (fo=1, routed)           0.000    20.556    alum/D_registers_q[7][29]_i_65_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.106 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.106    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.220 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.220    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.334 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.334    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.448 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.448    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.562 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.562    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.676 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.676    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.790 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.790    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.947 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.040    22.987    alum/temp_out0[29]
    SLICE_X43Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    23.772 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.772    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.886 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    23.886    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.000 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    24.000    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.114 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    24.114    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.228 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    24.228    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.342 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    24.342    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.456 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    24.456    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.570 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.570    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.727 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.115    25.842    alum/temp_out0[28]
    SLICE_X48Y26         LUT3 (Prop_lut3_I0_O)        0.329    26.171 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    26.171    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.721 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.721    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.835 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.835    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.949 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.949    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.063 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.063    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.177 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.177    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.291 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.291    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.405 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.405    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.519 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.519    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.676 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.086    28.762    alum/temp_out0[27]
    SLICE_X51Y25         LUT3 (Prop_lut3_I0_O)        0.329    29.091 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    29.091    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.641 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.641    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.755 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.755    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.869 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.869    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.983 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.983    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.097 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.097    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.211 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.211    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.325 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.325    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.439 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.439    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.596 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.028    31.624    alum/temp_out0[26]
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.329    31.953 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    31.953    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.486 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    32.486    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.603 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    32.603    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.720 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    32.720    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.837 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.009    32.846    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.963 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.963    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.080 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    33.080    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.197 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.197    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.314 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.314    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.471 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.076    34.546    alum/temp_out0[25]
    SLICE_X54Y20         LUT3 (Prop_lut3_I0_O)        0.332    34.878 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    34.878    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.411 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.411    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.528 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    35.528    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.645 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.645    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.762 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.762    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.879 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    35.888    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.005 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.005    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.122 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    36.122    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.239 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.239    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.396 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.965    37.361    alum/temp_out0[24]
    SLICE_X56Y19         LUT3 (Prop_lut3_I0_O)        0.332    37.693 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    37.693    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.226 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    38.226    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.343 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.343    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.460 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.460    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.577 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.577    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.694 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.694    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.811 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.009    38.820    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.937 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.937    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.054 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.054    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.211 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.179    40.390    alum/temp_out0[23]
    SLICE_X55Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    41.178 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.178    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.292 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.292    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.406 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.406    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.520 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.520    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.634 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.634    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.748 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.748    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.862 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.862    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.976 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.976    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.133 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.131    43.263    alum/temp_out0[22]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.329    43.592 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    43.592    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.125 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    44.125    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.242 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.242    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.359 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.359    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.476 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.476    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.593 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.593    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.710 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.710    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.827 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.827    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.944 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.944    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.101 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.957    46.058    alum/temp_out0[21]
    SLICE_X49Y13         LUT3 (Prop_lut3_I0_O)        0.332    46.390 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    46.390    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.940 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.940    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.054 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    47.054    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.168 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    47.168    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.282 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.282    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.396 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.396    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.510 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.510    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.624 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.624    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.738 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.738    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.895 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.993    48.888    alum/temp_out0[20]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.329    49.217 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    49.217    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.767 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.767    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.881 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.881    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.995 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.995    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.109 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.109    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.223 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.223    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.337 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.337    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.451 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.451    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.565 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.565    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.722 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.916    51.638    alum/temp_out0[19]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329    51.967 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.967    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.517 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.517    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.631 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.631    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.745 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.745    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.859 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.859    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.973 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.973    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.087 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.087    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.201 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.201    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.315 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.315    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.472 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.205    54.677    alum/temp_out0[18]
    SLICE_X54Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    55.477 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.477    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.594 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.594    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.711 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.711    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.828 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.828    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.945 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.945    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.062 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.062    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.179 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.179    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.296 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.296    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.453 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.941    57.393    alum/temp_out0[17]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.332    57.725 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    57.725    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.258 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.258    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.375 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.375    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.492 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.492    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.609 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.609    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.726 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.726    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.843 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.843    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.960 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.960    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.077 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.077    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.234 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.052    60.286    alum/temp_out0[16]
    SLICE_X53Y9          LUT3 (Prop_lut3_I0_O)        0.332    60.618 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    60.618    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.168 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.168    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.282 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.282    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.396 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.396    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.510 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.510    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.624 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.624    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.738 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.738    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.852 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.852    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.966 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.966    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.123 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.987    63.110    alum/temp_out0[15]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    63.439 r  alum/D_registers_q[7][14]_i_56/O
                         net (fo=1, routed)           0.000    63.439    alum/D_registers_q[7][14]_i_56_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.952 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.952    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.069 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.069    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.186 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.186    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.303 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.303    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.420 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.420    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.537 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.537    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.654 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.654    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.811 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.928    65.739    alum/temp_out0[14]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    66.527 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    66.527    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.641 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    66.641    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.755 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    66.755    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.869 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.869    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.983 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.983    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.097 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.097    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.211 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.211    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.325 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.325    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.482 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.281    68.763    alum/temp_out0[13]
    SLICE_X40Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.548 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.548    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.662 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.662    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.776 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.776    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.890 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.890    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.004 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.004    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.118 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.118    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.232 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.232    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.346 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.346    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.503 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.965    71.468    alum/temp_out0[12]
    SLICE_X34Y10         LUT3 (Prop_lut3_I0_O)        0.329    71.797 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.797    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.330 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.330    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.447 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.447    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.564 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.564    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.681 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.681    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.798 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.798    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.915 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.915    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.032 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.032    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.149 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.149    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.306 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.107    74.413    alum/temp_out0[11]
    SLICE_X36Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    75.201 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.201    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.315 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.315    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.429 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.429    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.543 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.543    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.657 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.657    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.771 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.771    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.885 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.885    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.999 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.999    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.156 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.924    77.079    alum/temp_out0[10]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    77.408 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.408    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.958 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.958    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.072 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.072    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.186 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.186    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.300 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.300    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.414 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.414    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.528 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.528    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.642 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.642    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.756 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.756    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.913 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.213    80.126    alum/temp_out0[9]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    80.455 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.455    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.005 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.005    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.119 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.119    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.233 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.233    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.347 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.347    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.461 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.461    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.575 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.575    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.689 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.689    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.803 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.803    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.960 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.887    82.847    alum/temp_out0[8]
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.176 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.176    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.726 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.726    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.840 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.840    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.954 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.954    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.068 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.068    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.182 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.182    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.296 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.296    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.410 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.410    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.524 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    84.524    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.681 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.944    85.625    alum/temp_out0[7]
    SLICE_X41Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    86.410 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.410    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.524 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.524    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.638 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.638    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.752 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.752    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.866 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.866    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.980 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.980    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.094 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.094    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.208 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.208    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.365 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.028    88.392    alum/temp_out0[6]
    SLICE_X39Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.177 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.177    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.291 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.291    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.405 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.405    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.519 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.519    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.633 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.633    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.747 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.747    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.861 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.861    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.975 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.975    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.132 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.234    91.366    alum/temp_out0[5]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    91.695 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.695    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.245 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.245    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.359 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.359    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.473 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.473    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.587 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.587    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.701 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.701    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.815 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.815    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.929 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.929    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.043 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.043    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.200 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.838    94.038    alum/temp_out0[4]
    SLICE_X38Y6          LUT3 (Prop_lut3_I0_O)        0.329    94.367 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.367    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.900 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.900    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.017 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.017    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.134 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.134    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.251 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.251    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.368 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.368    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.485 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.485    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.602 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.602    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.719 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.719    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.876 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.873    96.749    alum/temp_out0[3]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.332    97.081 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    97.081    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.614 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.614    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.731 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.731    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.848 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.848    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.965 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.965    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.082 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.082    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.199 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.199    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.316 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.316    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.433 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.433    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.590 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.080    99.670    alum/temp_out0[2]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.332   100.002 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000   100.002    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.535 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.535    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.652 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.652    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.769 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.769    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.886 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.886    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.003 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   101.003    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.120 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.120    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.237 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.237    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.354 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   101.354    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.511 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.281   102.793    alum/temp_out0[1]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.332   103.125 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   103.125    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.675 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.675    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.789 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.789    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.903 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.903    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.017 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   104.017    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.131 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   104.131    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.245 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   104.245    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.359 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.359    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.473 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.473    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.630 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.650   105.280    sm/temp_out0[0]
    SLICE_X44Y18         LUT5 (Prop_lut5_I4_O)        0.329   105.609 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.569   106.178    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y20         LUT4 (Prop_lut4_I1_O)        0.124   106.302 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.499   106.801    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I0_O)        0.124   106.925 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.229   108.154    sm/M_alum_out[0]
    SLICE_X33Y8          LUT2 (Prop_lut2_I1_O)        0.118   108.272 f  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.461   108.733    sm/D_states_q[4]_i_8_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I2_O)        0.326   109.059 r  sm/D_states_q[2]_i_4/O
                         net (fo=4, routed)           0.588   109.647    sm/D_states_q[2]_i_4_n_0
    SLICE_X31Y11         LUT6 (Prop_lut6_I3_O)        0.124   109.771 r  sm/D_states_q[2]_rep__1_i_1/O
                         net (fo=1, routed)           0.000   109.771    sm/D_states_q[2]_rep__1_i_1_n_0
    SLICE_X31Y11         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.442   115.958    sm/clk
    SLICE_X31Y11         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.259   116.217    
                         clock uncertainty           -0.035   116.182    
    SLICE_X31Y11         FDRE (Setup_fdre_C_D)        0.031   116.213    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                        116.213    
                         arrival time                        -109.771    
  -------------------------------------------------------------------
                         slack                                  6.442    

Slack (MET) :             6.537ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.528ns  (logic 60.165ns (57.559%)  route 44.363ns (42.441%))
  Logic Levels:           320  (CARRY4=286 LUT2=1 LUT3=24 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.562     5.146    sm/clk
    SLICE_X34Y9          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDSE (Prop_fdse_C_Q)         0.518     5.664 r  sm/D_states_q_reg[3]/Q
                         net (fo=248, routed)         2.773     8.437    sm/D_states_q[3]
    SLICE_X41Y8          LUT5 (Prop_lut5_I0_O)        0.124     8.561 r  sm/D_registers_q[7][31]_i_126/O
                         net (fo=2, routed)           1.025     9.586    sm/D_registers_q[7][31]_i_126_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.710 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.305    10.016    sm/ram_reg_i_148_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I5_O)        0.124    10.140 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.566    11.705    L_reg/M_sm_ra1[0]
    SLICE_X53Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.829 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           1.345    13.174    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I2_O)        0.152    13.326 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.099    14.425    sm/M_alum_a[31]
    SLICE_X46Y24         LUT2 (Prop_lut2_I1_O)        0.332    14.757 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    14.757    alum/S[0]
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.270 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.009    15.279    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.396 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    15.396    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.513 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    15.513    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.630 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    15.630    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.747 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.747    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.864 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    15.864    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.981 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    15.981    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.098 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    16.098    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.352 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.016    17.369    alum/temp_out0[31]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    18.192 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    18.192    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.306 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.009    18.315    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.429 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.429    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.543 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.543    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.657 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.657    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.771 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.771    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.885 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.885    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.999 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.999    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.156 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.071    20.227    alum/temp_out0[30]
    SLICE_X44Y27         LUT3 (Prop_lut3_I0_O)        0.329    20.556 r  alum/D_registers_q[7][29]_i_65/O
                         net (fo=1, routed)           0.000    20.556    alum/D_registers_q[7][29]_i_65_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.106 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.106    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.220 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.220    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.334 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.334    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.448 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.448    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.562 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.562    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.676 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.676    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.790 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.790    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.947 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.040    22.987    alum/temp_out0[29]
    SLICE_X43Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    23.772 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.772    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.886 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    23.886    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.000 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    24.000    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.114 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    24.114    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.228 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    24.228    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.342 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    24.342    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.456 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    24.456    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.570 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.570    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.727 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.115    25.842    alum/temp_out0[28]
    SLICE_X48Y26         LUT3 (Prop_lut3_I0_O)        0.329    26.171 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    26.171    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.721 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.721    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.835 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.835    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.949 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.949    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.063 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.063    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.177 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.177    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.291 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.291    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.405 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.405    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.519 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.519    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.676 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.086    28.762    alum/temp_out0[27]
    SLICE_X51Y25         LUT3 (Prop_lut3_I0_O)        0.329    29.091 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    29.091    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.641 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.641    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.755 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.755    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.869 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.869    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.983 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.983    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.097 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.097    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.211 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.211    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.325 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.325    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.439 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.439    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.596 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.028    31.624    alum/temp_out0[26]
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.329    31.953 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    31.953    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.486 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    32.486    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.603 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    32.603    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.720 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    32.720    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.837 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.009    32.846    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.963 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.963    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.080 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    33.080    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.197 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.197    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.314 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.314    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.471 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.076    34.546    alum/temp_out0[25]
    SLICE_X54Y20         LUT3 (Prop_lut3_I0_O)        0.332    34.878 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    34.878    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.411 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.411    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.528 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    35.528    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.645 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.645    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.762 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.762    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.879 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    35.888    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.005 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.005    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.122 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    36.122    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.239 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.239    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.396 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.965    37.361    alum/temp_out0[24]
    SLICE_X56Y19         LUT3 (Prop_lut3_I0_O)        0.332    37.693 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    37.693    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.226 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    38.226    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.343 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.343    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.460 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.460    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.577 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.577    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.694 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.694    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.811 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.009    38.820    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.937 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.937    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.054 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.054    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.211 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.179    40.390    alum/temp_out0[23]
    SLICE_X55Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    41.178 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.178    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.292 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.292    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.406 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.406    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.520 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.520    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.634 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.634    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.748 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.748    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.862 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.862    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.976 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.976    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.133 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.131    43.263    alum/temp_out0[22]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.329    43.592 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    43.592    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.125 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    44.125    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.242 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.242    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.359 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.359    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.476 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.476    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.593 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.593    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.710 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.710    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.827 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.827    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.944 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.944    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.101 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.957    46.058    alum/temp_out0[21]
    SLICE_X49Y13         LUT3 (Prop_lut3_I0_O)        0.332    46.390 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    46.390    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.940 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.940    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.054 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    47.054    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.168 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    47.168    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.282 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.282    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.396 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.396    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.510 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.510    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.624 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.624    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.738 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.738    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.895 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.993    48.888    alum/temp_out0[20]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.329    49.217 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    49.217    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.767 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.767    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.881 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.881    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.995 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.995    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.109 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.109    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.223 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.223    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.337 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.337    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.451 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.451    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.565 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.565    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.722 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.916    51.638    alum/temp_out0[19]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329    51.967 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.967    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.517 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.517    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.631 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.631    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.745 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.745    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.859 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.859    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.973 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.973    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.087 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.087    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.201 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.201    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.315 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.315    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.472 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.205    54.677    alum/temp_out0[18]
    SLICE_X54Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    55.477 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.477    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.594 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.594    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.711 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.711    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.828 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.828    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.945 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.945    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.062 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.062    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.179 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.179    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.296 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.296    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.453 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.941    57.393    alum/temp_out0[17]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.332    57.725 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    57.725    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.258 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.258    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.375 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.375    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.492 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.492    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.609 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.609    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.726 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.726    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.843 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.843    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.960 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.960    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.077 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.077    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.234 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.052    60.286    alum/temp_out0[16]
    SLICE_X53Y9          LUT3 (Prop_lut3_I0_O)        0.332    60.618 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    60.618    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.168 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.168    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.282 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.282    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.396 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.396    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.510 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.510    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.624 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.624    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.738 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.738    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.852 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.852    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.966 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.966    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.123 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.987    63.110    alum/temp_out0[15]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    63.439 r  alum/D_registers_q[7][14]_i_56/O
                         net (fo=1, routed)           0.000    63.439    alum/D_registers_q[7][14]_i_56_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.952 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.952    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.069 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.069    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.186 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.186    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.303 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.303    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.420 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.420    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.537 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.537    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.654 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.654    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.811 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.928    65.739    alum/temp_out0[14]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    66.527 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    66.527    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.641 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    66.641    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.755 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    66.755    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.869 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.869    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.983 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.983    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.097 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.097    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.211 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.211    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.325 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.325    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.482 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.281    68.763    alum/temp_out0[13]
    SLICE_X40Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.548 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.548    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.662 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.662    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.776 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.776    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.890 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.890    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.004 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.004    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.118 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.118    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.232 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.232    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.346 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.346    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.503 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.965    71.468    alum/temp_out0[12]
    SLICE_X34Y10         LUT3 (Prop_lut3_I0_O)        0.329    71.797 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.797    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.330 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.330    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.447 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.447    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.564 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.564    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.681 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.681    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.798 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.798    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.915 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.915    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.032 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.032    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.149 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.149    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.306 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.107    74.413    alum/temp_out0[11]
    SLICE_X36Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    75.201 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.201    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.315 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.315    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.429 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.429    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.543 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.543    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.657 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.657    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.771 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.771    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.885 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.885    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.999 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.999    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.156 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.924    77.079    alum/temp_out0[10]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    77.408 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.408    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.958 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.958    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.072 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.072    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.186 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.186    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.300 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.300    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.414 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.414    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.528 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.528    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.642 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.642    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.756 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.756    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.913 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.213    80.126    alum/temp_out0[9]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    80.455 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.455    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.005 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.005    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.119 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.119    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.233 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.233    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.347 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.347    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.461 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.461    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.575 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.575    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.689 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.689    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.803 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.803    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.960 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.887    82.847    alum/temp_out0[8]
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.176 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.176    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.726 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.726    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.840 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.840    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.954 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.954    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.068 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.068    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.182 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.182    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.296 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.296    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.410 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.410    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.524 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    84.524    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.681 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.944    85.625    alum/temp_out0[7]
    SLICE_X41Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    86.410 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.410    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.524 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.524    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.638 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.638    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.752 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.752    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.866 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.866    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.980 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.980    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.094 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.094    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.208 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.208    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.365 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.028    88.392    alum/temp_out0[6]
    SLICE_X39Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.177 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.177    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.291 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.291    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.405 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.405    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.519 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.519    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.633 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.633    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.747 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.747    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.861 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.861    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.975 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.975    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.132 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.234    91.366    alum/temp_out0[5]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    91.695 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.695    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.245 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.245    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.359 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.359    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.473 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.473    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.587 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.587    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.701 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.701    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.815 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.815    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.929 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.929    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.043 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.043    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.200 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.838    94.038    alum/temp_out0[4]
    SLICE_X38Y6          LUT3 (Prop_lut3_I0_O)        0.329    94.367 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.367    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.900 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.900    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.017 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.017    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.134 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.134    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.251 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.251    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.368 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.368    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.485 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.485    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.602 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.602    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.719 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.719    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.876 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.873    96.749    alum/temp_out0[3]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.332    97.081 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    97.081    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.614 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.614    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.731 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.731    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.848 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.848    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.965 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.965    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.082 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.082    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.199 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.199    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.316 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.316    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.433 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.433    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.590 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.080    99.670    alum/temp_out0[2]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.332   100.002 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000   100.002    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.535 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.535    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.652 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.652    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.769 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.769    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.886 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.886    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.003 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   101.003    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.120 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.120    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.237 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.237    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.354 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   101.354    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.511 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.281   102.793    alum/temp_out0[1]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.332   103.125 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   103.125    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.675 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.675    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.789 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.789    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.903 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.903    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.017 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   104.017    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.131 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   104.131    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.245 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   104.245    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.359 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.359    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.473 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.473    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.630 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.650   105.280    sm/temp_out0[0]
    SLICE_X44Y18         LUT5 (Prop_lut5_I4_O)        0.329   105.609 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.569   106.178    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y20         LUT4 (Prop_lut4_I1_O)        0.124   106.302 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.499   106.801    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I0_O)        0.124   106.925 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.192   108.116    sm/M_alum_out[0]
    SLICE_X32Y12         LUT3 (Prop_lut3_I1_O)        0.150   108.266 r  sm/D_states_q[2]_i_19/O
                         net (fo=1, routed)           0.455   108.721    sm/D_states_q[2]_i_19_n_0
    SLICE_X33Y12         LUT6 (Prop_lut6_I3_O)        0.326   109.047 r  sm/D_states_q[2]_i_6/O
                         net (fo=4, routed)           0.503   109.550    sm/D_states_q[2]_i_6_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I5_O)        0.124   109.674 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.000   109.674    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X33Y11         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.442   115.958    sm/clk
    SLICE_X33Y11         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.259   116.217    
                         clock uncertainty           -0.035   116.182    
    SLICE_X33Y11         FDRE (Setup_fdre_C_D)        0.029   116.211    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        116.211    
                         arrival time                        -109.674    
  -------------------------------------------------------------------
                         slack                                  6.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.653%)  route 0.319ns (69.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.560     1.504    sr3/clk
    SLICE_X28Y12         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.319     1.964    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y12         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.828     2.018    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y12         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.538    
    SLICE_X30Y12         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.847    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.653%)  route 0.319ns (69.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.560     1.504    sr3/clk
    SLICE_X28Y12         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.319     1.964    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y12         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.828     2.018    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y12         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.538    
    SLICE_X30Y12         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.847    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.653%)  route 0.319ns (69.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.560     1.504    sr3/clk
    SLICE_X28Y12         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.319     1.964    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X30Y12         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.828     2.018    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y12         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.538    
    SLICE_X30Y12         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.847    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.653%)  route 0.319ns (69.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.560     1.504    sr3/clk
    SLICE_X28Y12         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.319     1.964    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X30Y12         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.828     2.018    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y12         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.538    
    SLICE_X30Y12         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.847    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_609437266[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_609437266[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.551     1.495    forLoop_idx_0_609437266[3].cond_butt_dirs/sync/clk
    SLICE_X37Y26         FDRE                                         r  forLoop_idx_0_609437266[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  forLoop_idx_0_609437266[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.692    forLoop_idx_0_609437266[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X37Y26         FDRE                                         r  forLoop_idx_0_609437266[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.817     2.007    forLoop_idx_0_609437266[3].cond_butt_dirs/sync/clk
    SLICE_X37Y26         FDRE                                         r  forLoop_idx_0_609437266[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.512     1.495    
    SLICE_X37Y26         FDRE (Hold_fdre_C_D)         0.075     1.570    forLoop_idx_0_609437266[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.925%)  route 0.330ns (70.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.560     1.504    sr1/clk
    SLICE_X29Y12         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.330     1.975    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y13         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.827     2.017    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y13         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.537    
    SLICE_X30Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.847    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.925%)  route 0.330ns (70.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.560     1.504    sr1/clk
    SLICE_X29Y12         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.330     1.975    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y13         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.827     2.017    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y13         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.537    
    SLICE_X30Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.847    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.925%)  route 0.330ns (70.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.560     1.504    sr1/clk
    SLICE_X29Y12         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.330     1.975    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y13         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.827     2.017    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y13         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.537    
    SLICE_X30Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.847    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.925%)  route 0.330ns (70.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.560     1.504    sr1/clk
    SLICE_X29Y12         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.330     1.975    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y13         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.827     2.017    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y13         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.537    
    SLICE_X30Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.847    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1529373180[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1529373180[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.555     1.499    forLoop_idx_0_1529373180[0].cond_butt_sel_desel/sync/clk
    SLICE_X40Y30         FDRE                                         r  forLoop_idx_0_1529373180[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  forLoop_idx_0_1529373180[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.705    forLoop_idx_0_1529373180[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X40Y30         FDRE                                         r  forLoop_idx_0_1529373180[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.823     2.013    forLoop_idx_0_1529373180[0].cond_butt_sel_desel/sync/clk
    SLICE_X40Y30         FDRE                                         r  forLoop_idx_0_1529373180[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.499    
    SLICE_X40Y30         FDRE (Hold_fdre_C_D)         0.075     1.574    forLoop_idx_0_1529373180[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y2    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y3    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X61Y10   D_buff1_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y8    D_buff1_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X44Y6    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X53Y7    L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X52Y7    L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X52Y7    L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X52Y7    L_reg/D_registers_q_reg[0][13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y13   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y13   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y13   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y13   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y13   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y13   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y13   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y13   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y11   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y11   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y13   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y13   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y13   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y13   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y13   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y13   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y13   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y13   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y11   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y11   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.915ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.422ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 0.704ns (16.509%)  route 3.560ns (83.490%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 115.955 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.562     5.146    sm/clk
    SLICE_X35Y10         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDSE (Prop_fdse_C_Q)         0.456     5.602 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=121, routed)         0.879     6.481    sm/D_states_q_reg[0]_rep_1
    SLICE_X32Y11         LUT2 (Prop_lut2_I1_O)        0.124     6.605 f  sm/D_stage_q[3]_i_3/O
                         net (fo=8, routed)           1.844     8.449    sm/D_stage_q[3]_i_3_n_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I5_O)        0.124     8.573 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.838     9.411    fifo_reset_cond/AS[0]
    SLICE_X34Y13         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.439   115.955    fifo_reset_cond/clk
    SLICE_X34Y13         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.274   116.229    
                         clock uncertainty           -0.035   116.194    
    SLICE_X34Y13         FDPE (Recov_fdpe_C_PRE)     -0.361   115.833    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.833    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                106.422    

Slack (MET) :             106.422ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 0.704ns (16.509%)  route 3.560ns (83.490%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 115.955 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.562     5.146    sm/clk
    SLICE_X35Y10         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDSE (Prop_fdse_C_Q)         0.456     5.602 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=121, routed)         0.879     6.481    sm/D_states_q_reg[0]_rep_1
    SLICE_X32Y11         LUT2 (Prop_lut2_I1_O)        0.124     6.605 f  sm/D_stage_q[3]_i_3/O
                         net (fo=8, routed)           1.844     8.449    sm/D_stage_q[3]_i_3_n_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I5_O)        0.124     8.573 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.838     9.411    fifo_reset_cond/AS[0]
    SLICE_X34Y13         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.439   115.955    fifo_reset_cond/clk
    SLICE_X34Y13         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.274   116.229    
                         clock uncertainty           -0.035   116.194    
    SLICE_X34Y13         FDPE (Recov_fdpe_C_PRE)     -0.361   115.833    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.833    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                106.422    

Slack (MET) :             106.422ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 0.704ns (16.509%)  route 3.560ns (83.490%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 115.955 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.562     5.146    sm/clk
    SLICE_X35Y10         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDSE (Prop_fdse_C_Q)         0.456     5.602 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=121, routed)         0.879     6.481    sm/D_states_q_reg[0]_rep_1
    SLICE_X32Y11         LUT2 (Prop_lut2_I1_O)        0.124     6.605 f  sm/D_stage_q[3]_i_3/O
                         net (fo=8, routed)           1.844     8.449    sm/D_stage_q[3]_i_3_n_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I5_O)        0.124     8.573 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.838     9.411    fifo_reset_cond/AS[0]
    SLICE_X34Y13         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.439   115.955    fifo_reset_cond/clk
    SLICE_X34Y13         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.274   116.229    
                         clock uncertainty           -0.035   116.194    
    SLICE_X34Y13         FDPE (Recov_fdpe_C_PRE)     -0.361   115.833    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.833    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                106.422    

Slack (MET) :             106.422ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 0.704ns (16.509%)  route 3.560ns (83.490%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 115.955 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.562     5.146    sm/clk
    SLICE_X35Y10         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDSE (Prop_fdse_C_Q)         0.456     5.602 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=121, routed)         0.879     6.481    sm/D_states_q_reg[0]_rep_1
    SLICE_X32Y11         LUT2 (Prop_lut2_I1_O)        0.124     6.605 f  sm/D_stage_q[3]_i_3/O
                         net (fo=8, routed)           1.844     8.449    sm/D_stage_q[3]_i_3_n_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I5_O)        0.124     8.573 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.838     9.411    fifo_reset_cond/AS[0]
    SLICE_X34Y13         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.439   115.955    fifo_reset_cond/clk
    SLICE_X34Y13         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.274   116.229    
                         clock uncertainty           -0.035   116.194    
    SLICE_X34Y13         FDPE (Recov_fdpe_C_PRE)     -0.361   115.833    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.833    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                106.422    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.915ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.186ns (16.867%)  route 0.917ns (83.133%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.562     1.506    sm/clk
    SLICE_X39Y7          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         0.592     2.239    sm/D_states_q[6]
    SLICE_X33Y5          LUT6 (Prop_lut6_I2_O)        0.045     2.284 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.325     2.608    fifo_reset_cond/AS[0]
    SLICE_X34Y13         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.826     2.016    fifo_reset_cond/clk
    SLICE_X34Y13         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.251     1.765    
    SLICE_X34Y13         FDPE (Remov_fdpe_C_PRE)     -0.071     1.694    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           2.608    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.915ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.186ns (16.867%)  route 0.917ns (83.133%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.562     1.506    sm/clk
    SLICE_X39Y7          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         0.592     2.239    sm/D_states_q[6]
    SLICE_X33Y5          LUT6 (Prop_lut6_I2_O)        0.045     2.284 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.325     2.608    fifo_reset_cond/AS[0]
    SLICE_X34Y13         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.826     2.016    fifo_reset_cond/clk
    SLICE_X34Y13         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.251     1.765    
    SLICE_X34Y13         FDPE (Remov_fdpe_C_PRE)     -0.071     1.694    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           2.608    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.915ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.186ns (16.867%)  route 0.917ns (83.133%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.562     1.506    sm/clk
    SLICE_X39Y7          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         0.592     2.239    sm/D_states_q[6]
    SLICE_X33Y5          LUT6 (Prop_lut6_I2_O)        0.045     2.284 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.325     2.608    fifo_reset_cond/AS[0]
    SLICE_X34Y13         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.826     2.016    fifo_reset_cond/clk
    SLICE_X34Y13         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.251     1.765    
    SLICE_X34Y13         FDPE (Remov_fdpe_C_PRE)     -0.071     1.694    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           2.608    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.915ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.186ns (16.867%)  route 0.917ns (83.133%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.562     1.506    sm/clk
    SLICE_X39Y7          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         0.592     2.239    sm/D_states_q[6]
    SLICE_X33Y5          LUT6 (Prop_lut6_I2_O)        0.045     2.284 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.325     2.608    fifo_reset_cond/AS[0]
    SLICE_X34Y13         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.826     2.016    fifo_reset_cond/clk
    SLICE_X34Y13         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.251     1.765    
    SLICE_X34Y13         FDPE (Remov_fdpe_C_PRE)     -0.071     1.694    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           2.608    
  -------------------------------------------------------------------
                         slack                                  0.915    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.037ns  (logic 12.027ns (32.472%)  route 25.010ns (67.528%))
  Logic Levels:           33  (CARRY4=9 LUT2=5 LUT3=3 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X46Y5          FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          2.041     7.710    L_reg/M_sm_pac[8]
    SLICE_X51Y5          LUT2 (Prop_lut2_I0_O)        0.152     7.862 r  L_reg/L_6d883ce4_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.801     8.663    L_reg/L_6d883ce4_remainder0_carry_i_26_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I4_O)        0.326     8.989 f  L_reg/L_6d883ce4_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.831     9.820    L_reg/L_6d883ce4_remainder0_carry_i_13_n_0
    SLICE_X50Y3          LUT2 (Prop_lut2_I0_O)        0.153     9.973 f  L_reg/L_6d883ce4_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.814    10.786    L_reg/L_6d883ce4_remainder0_carry_i_15_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I3_O)        0.331    11.117 r  L_reg/L_6d883ce4_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.961    12.078    L_reg/L_6d883ce4_remainder0_carry_i_8_n_0
    SLICE_X49Y0          LUT2 (Prop_lut2_I0_O)        0.124    12.202 r  L_reg/L_6d883ce4_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.471    12.673    aseg_driver/decimal_renderer/DI[2]
    SLICE_X49Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.058 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.058    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_carry_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.280 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.956    14.236    L_reg/L_6d883ce4_remainder0[4]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.293    14.529 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.674    15.204    L_reg/i__carry__1_i_14_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I4_O)        0.326    15.530 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.484    16.014    L_reg/i__carry__1_i_15_n_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I3_O)        0.118    16.132 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.179    17.311    L_reg/i__carry__1_i_9_n_0
    SLICE_X46Y4          LUT5 (Prop_lut5_I4_O)        0.348    17.659 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.793    18.451    L_reg/i__carry_i_19_n_0
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.356    18.807 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.951    19.758    L_reg/i__carry_i_11_n_0
    SLICE_X44Y1          LUT2 (Prop_lut2_I1_O)        0.326    20.084 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.473    20.558    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X45Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.065 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.065    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.179 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.179    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.513 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.671    22.183    L_reg/L_6d883ce4_remainder0_inferred__1/i__carry__2[1]
    SLICE_X47Y2          LUT5 (Prop_lut5_I4_O)        0.303    22.486 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.920    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X47Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.044 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.293    24.337    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry__0_0
    SLICE_X42Y0          LUT2 (Prop_lut2_I0_O)        0.124    24.461 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.686    25.146    L_reg/i__carry_i_13_0
    SLICE_X43Y0          LUT5 (Prop_lut5_I0_O)        0.150    25.296 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.800    26.096    L_reg/i__carry_i_23_n_0
    SLICE_X43Y0          LUT6 (Prop_lut6_I0_O)        0.326    26.422 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.825    27.247    L_reg/i__carry_i_13_n_0
    SLICE_X45Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.399 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.595    27.993    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X46Y0          LUT5 (Prop_lut5_I0_O)        0.332    28.325 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.325    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X46Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.858 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.858    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry_n_0
    SLICE_X46Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.975 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.975    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.092 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.092    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.311 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.900    30.212    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.295    30.507 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.132    31.638    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X47Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.762 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.052    32.814    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y0          LUT6 (Prop_lut6_I1_O)        0.124    32.938 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.669    33.607    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X48Y0          LUT6 (Prop_lut6_I5_O)        0.124    33.731 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.809    34.540    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X48Y1          LUT4 (Prop_lut4_I3_O)        0.152    34.692 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.719    38.411    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    42.188 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.188    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.031ns  (logic 11.624ns (31.388%)  route 25.408ns (68.612%))
  Logic Levels:           32  (CARRY4=10 LUT2=2 LUT3=4 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X46Y4          FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=15, routed)          1.761     7.431    L_reg/M_sm_timer[6]
    SLICE_X53Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.583 r  L_reg/L_6d883ce4_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.849     8.431    L_reg/L_6d883ce4_remainder0_carry_i_27__1_n_0
    SLICE_X53Y5          LUT6 (Prop_lut6_I5_O)        0.332     8.763 f  L_reg/L_6d883ce4_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.777     9.541    L_reg/L_6d883ce4_remainder0_carry_i_13__1_n_0
    SLICE_X55Y4          LUT3 (Prop_lut3_I1_O)        0.118     9.659 f  L_reg/L_6d883ce4_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.784    10.443    L_reg/L_6d883ce4_remainder0_carry_i_19__1_n_0
    SLICE_X55Y3          LUT5 (Prop_lut5_I3_O)        0.352    10.795 r  L_reg/L_6d883ce4_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.784    11.579    L_reg/L_6d883ce4_remainder0_carry_i_10__1_n_0
    SLICE_X54Y1          LUT4 (Prop_lut4_I1_O)        0.326    11.905 r  L_reg/L_6d883ce4_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.905    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.438 r  timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.438    timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_carry_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.555 r  timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.555    timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_carry__0_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.878 r  timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.166    14.044    L_reg/L_6d883ce4_remainder0_3[9]
    SLICE_X57Y3          LUT5 (Prop_lut5_I1_O)        0.306    14.350 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.268    15.618    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X57Y0          LUT6 (Prop_lut6_I0_O)        0.124    15.742 r  L_reg/i__carry_i_17__4/O
                         net (fo=6, routed)           0.979    16.721    L_reg/i__carry_i_17__4_n_0
    SLICE_X57Y1          LUT5 (Prop_lut5_I0_O)        0.152    16.873 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.848    17.721    L_reg/i__carry_i_19__3_n_0
    SLICE_X57Y1          LUT3 (Prop_lut3_I0_O)        0.354    18.075 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.826    18.901    L_reg/i__carry_i_11__3_n_0
    SLICE_X58Y0          LUT2 (Prop_lut2_I1_O)        0.332    19.233 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.567    19.799    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X56Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.319 r  timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.319    timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.436 r  timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.436    timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.675 r  timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.111    21.786    L_reg/L_6d883ce4_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X58Y3          LUT5 (Prop_lut5_I1_O)        0.301    22.087 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.784    22.871    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X58Y2          LUT5 (Prop_lut5_I0_O)        0.124    22.995 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.003    23.998    timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.122 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.836    24.958    L_reg/i__carry_i_13__3_0
    SLICE_X62Y0          LUT5 (Prop_lut5_I0_O)        0.152    25.110 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.434    25.544    L_reg/i__carry_i_23__3_n_0
    SLICE_X62Y0          LUT6 (Prop_lut6_I0_O)        0.326    25.870 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.620    26.490    L_reg/i__carry_i_13__3_n_0
    SLICE_X60Y0          LUT3 (Prop_lut3_I1_O)        0.150    26.640 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.526    27.166    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X59Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.731    27.897 r  timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.897    timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.011    timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.125    timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.347 r  timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.140    29.487    timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X58Y2          LUT6 (Prop_lut6_I5_O)        0.299    29.786 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.597    30.383    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.507 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.849    31.356    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y2          LUT3 (Prop_lut3_I1_O)        0.124    31.480 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.000    32.480    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I4_O)        0.124    32.604 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.973    33.577    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X62Y3          LUT4 (Prop_lut4_I1_O)        0.124    33.701 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.926    38.627    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    42.183 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    42.183    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.833ns  (logic 12.002ns (32.585%)  route 24.831ns (67.415%))
  Logic Levels:           33  (CARRY4=9 LUT2=5 LUT3=3 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X46Y5          FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          2.041     7.710    L_reg/M_sm_pac[8]
    SLICE_X51Y5          LUT2 (Prop_lut2_I0_O)        0.152     7.862 r  L_reg/L_6d883ce4_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.801     8.663    L_reg/L_6d883ce4_remainder0_carry_i_26_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I4_O)        0.326     8.989 f  L_reg/L_6d883ce4_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.831     9.820    L_reg/L_6d883ce4_remainder0_carry_i_13_n_0
    SLICE_X50Y3          LUT2 (Prop_lut2_I0_O)        0.153     9.973 f  L_reg/L_6d883ce4_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.814    10.786    L_reg/L_6d883ce4_remainder0_carry_i_15_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I3_O)        0.331    11.117 r  L_reg/L_6d883ce4_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.961    12.078    L_reg/L_6d883ce4_remainder0_carry_i_8_n_0
    SLICE_X49Y0          LUT2 (Prop_lut2_I0_O)        0.124    12.202 r  L_reg/L_6d883ce4_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.471    12.673    aseg_driver/decimal_renderer/DI[2]
    SLICE_X49Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.058 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.058    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_carry_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.280 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.956    14.236    L_reg/L_6d883ce4_remainder0[4]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.293    14.529 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.674    15.204    L_reg/i__carry__1_i_14_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I4_O)        0.326    15.530 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.484    16.014    L_reg/i__carry__1_i_15_n_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I3_O)        0.118    16.132 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.179    17.311    L_reg/i__carry__1_i_9_n_0
    SLICE_X46Y4          LUT5 (Prop_lut5_I4_O)        0.348    17.659 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.793    18.451    L_reg/i__carry_i_19_n_0
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.356    18.807 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.951    19.758    L_reg/i__carry_i_11_n_0
    SLICE_X44Y1          LUT2 (Prop_lut2_I1_O)        0.326    20.084 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.473    20.558    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X45Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.065 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.065    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.179 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.179    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.513 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.671    22.183    L_reg/L_6d883ce4_remainder0_inferred__1/i__carry__2[1]
    SLICE_X47Y2          LUT5 (Prop_lut5_I4_O)        0.303    22.486 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.920    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X47Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.044 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.293    24.337    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry__0_0
    SLICE_X42Y0          LUT2 (Prop_lut2_I0_O)        0.124    24.461 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.686    25.146    L_reg/i__carry_i_13_0
    SLICE_X43Y0          LUT5 (Prop_lut5_I0_O)        0.150    25.296 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.800    26.096    L_reg/i__carry_i_23_n_0
    SLICE_X43Y0          LUT6 (Prop_lut6_I0_O)        0.326    26.422 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.825    27.247    L_reg/i__carry_i_13_n_0
    SLICE_X45Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.399 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.595    27.993    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X46Y0          LUT5 (Prop_lut5_I0_O)        0.332    28.325 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.325    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X46Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.858 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.858    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry_n_0
    SLICE_X46Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.975 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.975    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.092 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.092    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.311 f  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.900    30.212    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.295    30.507 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.132    31.638    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X47Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.762 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.052    32.814    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y0          LUT6 (Prop_lut6_I1_O)        0.124    32.938 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.669    33.607    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X48Y0          LUT6 (Prop_lut6_I5_O)        0.124    33.731 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.973    34.704    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X50Y1          LUT4 (Prop_lut4_I3_O)        0.152    34.856 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.375    38.231    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.753    41.984 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.984    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.780ns  (logic 11.987ns (32.592%)  route 24.793ns (67.408%))
  Logic Levels:           33  (CARRY4=9 LUT2=5 LUT3=3 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X46Y5          FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          2.041     7.710    L_reg/M_sm_pac[8]
    SLICE_X51Y5          LUT2 (Prop_lut2_I0_O)        0.152     7.862 r  L_reg/L_6d883ce4_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.801     8.663    L_reg/L_6d883ce4_remainder0_carry_i_26_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I4_O)        0.326     8.989 f  L_reg/L_6d883ce4_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.831     9.820    L_reg/L_6d883ce4_remainder0_carry_i_13_n_0
    SLICE_X50Y3          LUT2 (Prop_lut2_I0_O)        0.153     9.973 f  L_reg/L_6d883ce4_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.814    10.786    L_reg/L_6d883ce4_remainder0_carry_i_15_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I3_O)        0.331    11.117 r  L_reg/L_6d883ce4_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.961    12.078    L_reg/L_6d883ce4_remainder0_carry_i_8_n_0
    SLICE_X49Y0          LUT2 (Prop_lut2_I0_O)        0.124    12.202 r  L_reg/L_6d883ce4_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.471    12.673    aseg_driver/decimal_renderer/DI[2]
    SLICE_X49Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.058 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.058    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_carry_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.280 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.956    14.236    L_reg/L_6d883ce4_remainder0[4]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.293    14.529 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.674    15.204    L_reg/i__carry__1_i_14_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I4_O)        0.326    15.530 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.484    16.014    L_reg/i__carry__1_i_15_n_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I3_O)        0.118    16.132 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.179    17.311    L_reg/i__carry__1_i_9_n_0
    SLICE_X46Y4          LUT5 (Prop_lut5_I4_O)        0.348    17.659 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.793    18.451    L_reg/i__carry_i_19_n_0
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.356    18.807 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.951    19.758    L_reg/i__carry_i_11_n_0
    SLICE_X44Y1          LUT2 (Prop_lut2_I1_O)        0.326    20.084 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.473    20.558    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X45Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.065 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.065    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.179 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.179    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.513 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.671    22.183    L_reg/L_6d883ce4_remainder0_inferred__1/i__carry__2[1]
    SLICE_X47Y2          LUT5 (Prop_lut5_I4_O)        0.303    22.486 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.920    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X47Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.044 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.293    24.337    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry__0_0
    SLICE_X42Y0          LUT2 (Prop_lut2_I0_O)        0.124    24.461 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.686    25.146    L_reg/i__carry_i_13_0
    SLICE_X43Y0          LUT5 (Prop_lut5_I0_O)        0.150    25.296 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.800    26.096    L_reg/i__carry_i_23_n_0
    SLICE_X43Y0          LUT6 (Prop_lut6_I0_O)        0.326    26.422 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.825    27.247    L_reg/i__carry_i_13_n_0
    SLICE_X45Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.399 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.595    27.993    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X46Y0          LUT5 (Prop_lut5_I0_O)        0.332    28.325 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.325    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X46Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.858 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.858    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry_n_0
    SLICE_X46Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.975 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.975    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.092 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.092    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.311 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.900    30.212    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.295    30.507 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.132    31.638    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X47Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.762 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.052    32.814    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y0          LUT6 (Prop_lut6_I1_O)        0.124    32.938 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.669    33.607    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X48Y0          LUT6 (Prop_lut6_I5_O)        0.124    33.731 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.772    34.503    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X50Y1          LUT4 (Prop_lut4_I2_O)        0.150    34.653 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.538    38.191    aseg_OBUF[10]
    N1                   OBUF (Prop_obuf_I_O)         3.740    41.932 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.932    aseg[10]
    N1                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.742ns  (logic 11.855ns (32.265%)  route 24.887ns (67.735%))
  Logic Levels:           32  (CARRY4=10 LUT2=2 LUT3=4 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X46Y4          FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=15, routed)          1.761     7.431    L_reg/M_sm_timer[6]
    SLICE_X53Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.583 r  L_reg/L_6d883ce4_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.849     8.431    L_reg/L_6d883ce4_remainder0_carry_i_27__1_n_0
    SLICE_X53Y5          LUT6 (Prop_lut6_I5_O)        0.332     8.763 f  L_reg/L_6d883ce4_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.777     9.541    L_reg/L_6d883ce4_remainder0_carry_i_13__1_n_0
    SLICE_X55Y4          LUT3 (Prop_lut3_I1_O)        0.118     9.659 f  L_reg/L_6d883ce4_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.784    10.443    L_reg/L_6d883ce4_remainder0_carry_i_19__1_n_0
    SLICE_X55Y3          LUT5 (Prop_lut5_I3_O)        0.352    10.795 r  L_reg/L_6d883ce4_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.784    11.579    L_reg/L_6d883ce4_remainder0_carry_i_10__1_n_0
    SLICE_X54Y1          LUT4 (Prop_lut4_I1_O)        0.326    11.905 r  L_reg/L_6d883ce4_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.905    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.438 r  timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.438    timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_carry_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.555 r  timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.555    timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_carry__0_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.878 r  timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.166    14.044    L_reg/L_6d883ce4_remainder0_3[9]
    SLICE_X57Y3          LUT5 (Prop_lut5_I1_O)        0.306    14.350 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.268    15.618    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X57Y0          LUT6 (Prop_lut6_I0_O)        0.124    15.742 r  L_reg/i__carry_i_17__4/O
                         net (fo=6, routed)           0.979    16.721    L_reg/i__carry_i_17__4_n_0
    SLICE_X57Y1          LUT5 (Prop_lut5_I0_O)        0.152    16.873 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.848    17.721    L_reg/i__carry_i_19__3_n_0
    SLICE_X57Y1          LUT3 (Prop_lut3_I0_O)        0.354    18.075 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.826    18.901    L_reg/i__carry_i_11__3_n_0
    SLICE_X58Y0          LUT2 (Prop_lut2_I1_O)        0.332    19.233 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.567    19.799    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X56Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.319 r  timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.319    timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.436 r  timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.436    timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.675 r  timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.111    21.786    L_reg/L_6d883ce4_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X58Y3          LUT5 (Prop_lut5_I1_O)        0.301    22.087 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.784    22.871    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X58Y2          LUT5 (Prop_lut5_I0_O)        0.124    22.995 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.003    23.998    timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.122 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.836    24.958    L_reg/i__carry_i_13__3_0
    SLICE_X62Y0          LUT5 (Prop_lut5_I0_O)        0.152    25.110 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.434    25.544    L_reg/i__carry_i_23__3_n_0
    SLICE_X62Y0          LUT6 (Prop_lut6_I0_O)        0.326    25.870 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.620    26.490    L_reg/i__carry_i_13__3_n_0
    SLICE_X60Y0          LUT3 (Prop_lut3_I1_O)        0.150    26.640 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.526    27.166    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X59Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.731    27.897 r  timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.897    timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.011    timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.125    timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.347 r  timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.140    29.487    timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X58Y2          LUT6 (Prop_lut6_I5_O)        0.299    29.786 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.597    30.383    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.507 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.849    31.356    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y2          LUT3 (Prop_lut3_I1_O)        0.124    31.480 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.000    32.480    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I4_O)        0.124    32.604 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.675    33.279    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X62Y3          LUT4 (Prop_lut4_I0_O)        0.150    33.429 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.703    38.133    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    41.893 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.893    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.704ns  (logic 11.853ns (32.294%)  route 24.851ns (67.706%))
  Logic Levels:           32  (CARRY4=10 LUT2=2 LUT3=4 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X46Y4          FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=15, routed)          1.761     7.431    L_reg/M_sm_timer[6]
    SLICE_X53Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.583 r  L_reg/L_6d883ce4_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.849     8.431    L_reg/L_6d883ce4_remainder0_carry_i_27__1_n_0
    SLICE_X53Y5          LUT6 (Prop_lut6_I5_O)        0.332     8.763 f  L_reg/L_6d883ce4_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.777     9.541    L_reg/L_6d883ce4_remainder0_carry_i_13__1_n_0
    SLICE_X55Y4          LUT3 (Prop_lut3_I1_O)        0.118     9.659 f  L_reg/L_6d883ce4_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.784    10.443    L_reg/L_6d883ce4_remainder0_carry_i_19__1_n_0
    SLICE_X55Y3          LUT5 (Prop_lut5_I3_O)        0.352    10.795 r  L_reg/L_6d883ce4_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.784    11.579    L_reg/L_6d883ce4_remainder0_carry_i_10__1_n_0
    SLICE_X54Y1          LUT4 (Prop_lut4_I1_O)        0.326    11.905 r  L_reg/L_6d883ce4_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.905    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.438 r  timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.438    timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_carry_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.555 r  timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.555    timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_carry__0_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.878 r  timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.166    14.044    L_reg/L_6d883ce4_remainder0_3[9]
    SLICE_X57Y3          LUT5 (Prop_lut5_I1_O)        0.306    14.350 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.268    15.618    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X57Y0          LUT6 (Prop_lut6_I0_O)        0.124    15.742 r  L_reg/i__carry_i_17__4/O
                         net (fo=6, routed)           0.979    16.721    L_reg/i__carry_i_17__4_n_0
    SLICE_X57Y1          LUT5 (Prop_lut5_I0_O)        0.152    16.873 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.848    17.721    L_reg/i__carry_i_19__3_n_0
    SLICE_X57Y1          LUT3 (Prop_lut3_I0_O)        0.354    18.075 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.826    18.901    L_reg/i__carry_i_11__3_n_0
    SLICE_X58Y0          LUT2 (Prop_lut2_I1_O)        0.332    19.233 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.567    19.799    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X56Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.319 r  timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.319    timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.436 r  timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.436    timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.675 r  timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.111    21.786    L_reg/L_6d883ce4_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X58Y3          LUT5 (Prop_lut5_I1_O)        0.301    22.087 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.784    22.871    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X58Y2          LUT5 (Prop_lut5_I0_O)        0.124    22.995 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.003    23.998    timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.122 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.836    24.958    L_reg/i__carry_i_13__3_0
    SLICE_X62Y0          LUT5 (Prop_lut5_I0_O)        0.152    25.110 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.434    25.544    L_reg/i__carry_i_23__3_n_0
    SLICE_X62Y0          LUT6 (Prop_lut6_I0_O)        0.326    25.870 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.620    26.490    L_reg/i__carry_i_13__3_n_0
    SLICE_X60Y0          LUT3 (Prop_lut3_I1_O)        0.150    26.640 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.526    27.166    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X59Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.731    27.897 r  timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.897    timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.011    timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.125    timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.347 r  timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.140    29.487    timerseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X58Y2          LUT6 (Prop_lut6_I5_O)        0.299    29.786 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.597    30.383    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.507 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.849    31.356    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y2          LUT3 (Prop_lut3_I1_O)        0.124    31.480 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.000    32.480    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I4_O)        0.124    32.604 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.667    33.271    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X62Y3          LUT4 (Prop_lut4_I1_O)        0.152    33.423 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.675    38.098    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    41.855 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.855    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.673ns  (logic 11.794ns (32.161%)  route 24.878ns (67.839%))
  Logic Levels:           33  (CARRY4=9 LUT2=5 LUT3=4 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X46Y5          FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          2.041     7.710    L_reg/M_sm_pac[8]
    SLICE_X51Y5          LUT2 (Prop_lut2_I0_O)        0.152     7.862 r  L_reg/L_6d883ce4_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.801     8.663    L_reg/L_6d883ce4_remainder0_carry_i_26_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I4_O)        0.326     8.989 f  L_reg/L_6d883ce4_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.831     9.820    L_reg/L_6d883ce4_remainder0_carry_i_13_n_0
    SLICE_X50Y3          LUT2 (Prop_lut2_I0_O)        0.153     9.973 f  L_reg/L_6d883ce4_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.814    10.786    L_reg/L_6d883ce4_remainder0_carry_i_15_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I3_O)        0.331    11.117 r  L_reg/L_6d883ce4_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.961    12.078    L_reg/L_6d883ce4_remainder0_carry_i_8_n_0
    SLICE_X49Y0          LUT2 (Prop_lut2_I0_O)        0.124    12.202 r  L_reg/L_6d883ce4_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.471    12.673    aseg_driver/decimal_renderer/DI[2]
    SLICE_X49Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.058 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.058    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_carry_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.280 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.956    14.236    L_reg/L_6d883ce4_remainder0[4]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.293    14.529 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.674    15.204    L_reg/i__carry__1_i_14_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I4_O)        0.326    15.530 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.484    16.014    L_reg/i__carry__1_i_15_n_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I3_O)        0.118    16.132 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.179    17.311    L_reg/i__carry__1_i_9_n_0
    SLICE_X46Y4          LUT5 (Prop_lut5_I4_O)        0.348    17.659 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.793    18.451    L_reg/i__carry_i_19_n_0
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.356    18.807 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.951    19.758    L_reg/i__carry_i_11_n_0
    SLICE_X44Y1          LUT2 (Prop_lut2_I1_O)        0.326    20.084 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.473    20.558    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X45Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.065 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.065    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.179 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.179    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.513 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.671    22.183    L_reg/L_6d883ce4_remainder0_inferred__1/i__carry__2[1]
    SLICE_X47Y2          LUT5 (Prop_lut5_I4_O)        0.303    22.486 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.920    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X47Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.044 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.293    24.337    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry__0_0
    SLICE_X42Y0          LUT2 (Prop_lut2_I0_O)        0.124    24.461 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.686    25.146    L_reg/i__carry_i_13_0
    SLICE_X43Y0          LUT5 (Prop_lut5_I0_O)        0.150    25.296 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.800    26.096    L_reg/i__carry_i_23_n_0
    SLICE_X43Y0          LUT6 (Prop_lut6_I0_O)        0.326    26.422 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.825    27.247    L_reg/i__carry_i_13_n_0
    SLICE_X45Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.399 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.595    27.993    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X46Y0          LUT5 (Prop_lut5_I0_O)        0.332    28.325 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.325    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X46Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.858 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.858    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry_n_0
    SLICE_X46Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.975 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.975    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.092 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.092    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.311 f  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.900    30.212    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.295    30.507 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.132    31.638    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X47Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.762 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.052    32.814    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y0          LUT6 (Prop_lut6_I1_O)        0.124    32.938 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.669    33.607    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X48Y0          LUT6 (Prop_lut6_I5_O)        0.124    33.731 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.827    34.558    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X48Y1          LUT3 (Prop_lut3_I2_O)        0.124    34.682 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.569    38.251    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    41.824 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.824    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.632ns  (logic 11.759ns (32.101%)  route 24.873ns (67.899%))
  Logic Levels:           33  (CARRY4=9 LUT2=5 LUT3=3 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X46Y5          FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          2.041     7.710    L_reg/M_sm_pac[8]
    SLICE_X51Y5          LUT2 (Prop_lut2_I0_O)        0.152     7.862 r  L_reg/L_6d883ce4_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.801     8.663    L_reg/L_6d883ce4_remainder0_carry_i_26_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I4_O)        0.326     8.989 f  L_reg/L_6d883ce4_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.831     9.820    L_reg/L_6d883ce4_remainder0_carry_i_13_n_0
    SLICE_X50Y3          LUT2 (Prop_lut2_I0_O)        0.153     9.973 f  L_reg/L_6d883ce4_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.814    10.786    L_reg/L_6d883ce4_remainder0_carry_i_15_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I3_O)        0.331    11.117 r  L_reg/L_6d883ce4_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.961    12.078    L_reg/L_6d883ce4_remainder0_carry_i_8_n_0
    SLICE_X49Y0          LUT2 (Prop_lut2_I0_O)        0.124    12.202 r  L_reg/L_6d883ce4_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.471    12.673    aseg_driver/decimal_renderer/DI[2]
    SLICE_X49Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.058 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.058    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_carry_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.280 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.956    14.236    L_reg/L_6d883ce4_remainder0[4]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.293    14.529 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.674    15.204    L_reg/i__carry__1_i_14_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I4_O)        0.326    15.530 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.484    16.014    L_reg/i__carry__1_i_15_n_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I3_O)        0.118    16.132 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.179    17.311    L_reg/i__carry__1_i_9_n_0
    SLICE_X46Y4          LUT5 (Prop_lut5_I4_O)        0.348    17.659 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.793    18.451    L_reg/i__carry_i_19_n_0
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.356    18.807 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.951    19.758    L_reg/i__carry_i_11_n_0
    SLICE_X44Y1          LUT2 (Prop_lut2_I1_O)        0.326    20.084 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.473    20.558    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X45Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.065 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.065    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.179 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.179    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.513 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.671    22.183    L_reg/L_6d883ce4_remainder0_inferred__1/i__carry__2[1]
    SLICE_X47Y2          LUT5 (Prop_lut5_I4_O)        0.303    22.486 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.920    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X47Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.044 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.293    24.337    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry__0_0
    SLICE_X42Y0          LUT2 (Prop_lut2_I0_O)        0.124    24.461 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.686    25.146    L_reg/i__carry_i_13_0
    SLICE_X43Y0          LUT5 (Prop_lut5_I0_O)        0.150    25.296 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.800    26.096    L_reg/i__carry_i_23_n_0
    SLICE_X43Y0          LUT6 (Prop_lut6_I0_O)        0.326    26.422 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.825    27.247    L_reg/i__carry_i_13_n_0
    SLICE_X45Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.399 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.595    27.993    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X46Y0          LUT5 (Prop_lut5_I0_O)        0.332    28.325 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.325    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X46Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.858 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.858    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry_n_0
    SLICE_X46Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.975 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.975    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.092 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.092    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.311 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.900    30.212    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.295    30.507 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.132    31.638    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X47Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.762 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.052    32.814    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y0          LUT6 (Prop_lut6_I1_O)        0.124    32.938 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.669    33.607    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X48Y0          LUT6 (Prop_lut6_I5_O)        0.124    33.731 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.973    34.704    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X50Y1          LUT4 (Prop_lut4_I3_O)        0.124    34.828 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.417    38.245    aseg_OBUF[6]
    M2                   OBUF (Prop_obuf_I_O)         3.538    41.784 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.784    aseg[6]
    M2                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.492ns  (logic 11.789ns (32.306%)  route 24.703ns (67.694%))
  Logic Levels:           33  (CARRY4=9 LUT2=5 LUT3=3 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X46Y5          FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          2.041     7.710    L_reg/M_sm_pac[8]
    SLICE_X51Y5          LUT2 (Prop_lut2_I0_O)        0.152     7.862 r  L_reg/L_6d883ce4_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.801     8.663    L_reg/L_6d883ce4_remainder0_carry_i_26_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I4_O)        0.326     8.989 f  L_reg/L_6d883ce4_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.831     9.820    L_reg/L_6d883ce4_remainder0_carry_i_13_n_0
    SLICE_X50Y3          LUT2 (Prop_lut2_I0_O)        0.153     9.973 f  L_reg/L_6d883ce4_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.814    10.786    L_reg/L_6d883ce4_remainder0_carry_i_15_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I3_O)        0.331    11.117 r  L_reg/L_6d883ce4_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.961    12.078    L_reg/L_6d883ce4_remainder0_carry_i_8_n_0
    SLICE_X49Y0          LUT2 (Prop_lut2_I0_O)        0.124    12.202 r  L_reg/L_6d883ce4_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.471    12.673    aseg_driver/decimal_renderer/DI[2]
    SLICE_X49Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.058 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.058    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_carry_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.280 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.956    14.236    L_reg/L_6d883ce4_remainder0[4]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.293    14.529 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.674    15.204    L_reg/i__carry__1_i_14_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I4_O)        0.326    15.530 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.484    16.014    L_reg/i__carry__1_i_15_n_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I3_O)        0.118    16.132 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.179    17.311    L_reg/i__carry__1_i_9_n_0
    SLICE_X46Y4          LUT5 (Prop_lut5_I4_O)        0.348    17.659 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.793    18.451    L_reg/i__carry_i_19_n_0
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.356    18.807 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.951    19.758    L_reg/i__carry_i_11_n_0
    SLICE_X44Y1          LUT2 (Prop_lut2_I1_O)        0.326    20.084 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.473    20.558    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X45Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.065 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.065    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.179 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.179    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.513 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.671    22.183    L_reg/L_6d883ce4_remainder0_inferred__1/i__carry__2[1]
    SLICE_X47Y2          LUT5 (Prop_lut5_I4_O)        0.303    22.486 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.920    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X47Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.044 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.293    24.337    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry__0_0
    SLICE_X42Y0          LUT2 (Prop_lut2_I0_O)        0.124    24.461 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.686    25.146    L_reg/i__carry_i_13_0
    SLICE_X43Y0          LUT5 (Prop_lut5_I0_O)        0.150    25.296 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.800    26.096    L_reg/i__carry_i_23_n_0
    SLICE_X43Y0          LUT6 (Prop_lut6_I0_O)        0.326    26.422 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.825    27.247    L_reg/i__carry_i_13_n_0
    SLICE_X45Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.399 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.595    27.993    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X46Y0          LUT5 (Prop_lut5_I0_O)        0.332    28.325 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.325    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X46Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.858 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.858    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry_n_0
    SLICE_X46Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.975 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.975    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.092 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.092    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.311 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.900    30.212    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.295    30.507 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.132    31.638    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X47Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.762 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.052    32.814    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y0          LUT6 (Prop_lut6_I1_O)        0.124    32.938 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.669    33.607    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X48Y0          LUT6 (Prop_lut6_I5_O)        0.124    33.731 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.809    34.540    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X48Y1          LUT4 (Prop_lut4_I3_O)        0.124    34.664 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.412    38.076    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    41.644 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.644    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.441ns  (logic 11.744ns (32.227%)  route 24.697ns (67.773%))
  Logic Levels:           33  (CARRY4=9 LUT2=5 LUT3=3 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X46Y5          FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          2.041     7.710    L_reg/M_sm_pac[8]
    SLICE_X51Y5          LUT2 (Prop_lut2_I0_O)        0.152     7.862 r  L_reg/L_6d883ce4_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.801     8.663    L_reg/L_6d883ce4_remainder0_carry_i_26_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I4_O)        0.326     8.989 f  L_reg/L_6d883ce4_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.831     9.820    L_reg/L_6d883ce4_remainder0_carry_i_13_n_0
    SLICE_X50Y3          LUT2 (Prop_lut2_I0_O)        0.153     9.973 f  L_reg/L_6d883ce4_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.814    10.786    L_reg/L_6d883ce4_remainder0_carry_i_15_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I3_O)        0.331    11.117 r  L_reg/L_6d883ce4_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.961    12.078    L_reg/L_6d883ce4_remainder0_carry_i_8_n_0
    SLICE_X49Y0          LUT2 (Prop_lut2_I0_O)        0.124    12.202 r  L_reg/L_6d883ce4_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.471    12.673    aseg_driver/decimal_renderer/DI[2]
    SLICE_X49Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.058 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.058    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_carry_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.280 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.956    14.236    L_reg/L_6d883ce4_remainder0[4]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.293    14.529 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.674    15.204    L_reg/i__carry__1_i_14_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I4_O)        0.326    15.530 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.484    16.014    L_reg/i__carry__1_i_15_n_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I3_O)        0.118    16.132 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.179    17.311    L_reg/i__carry__1_i_9_n_0
    SLICE_X46Y4          LUT5 (Prop_lut5_I4_O)        0.348    17.659 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.793    18.451    L_reg/i__carry_i_19_n_0
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.356    18.807 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.951    19.758    L_reg/i__carry_i_11_n_0
    SLICE_X44Y1          LUT2 (Prop_lut2_I1_O)        0.326    20.084 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.473    20.558    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X45Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.065 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.065    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.179 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.179    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.513 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.671    22.183    L_reg/L_6d883ce4_remainder0_inferred__1/i__carry__2[1]
    SLICE_X47Y2          LUT5 (Prop_lut5_I4_O)        0.303    22.486 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.920    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X47Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.044 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.293    24.337    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__0/i__carry__0_0
    SLICE_X42Y0          LUT2 (Prop_lut2_I0_O)        0.124    24.461 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.686    25.146    L_reg/i__carry_i_13_0
    SLICE_X43Y0          LUT5 (Prop_lut5_I0_O)        0.150    25.296 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.800    26.096    L_reg/i__carry_i_23_n_0
    SLICE_X43Y0          LUT6 (Prop_lut6_I0_O)        0.326    26.422 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.825    27.247    L_reg/i__carry_i_13_n_0
    SLICE_X45Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.399 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.595    27.993    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X46Y0          LUT5 (Prop_lut5_I0_O)        0.332    28.325 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.325    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X46Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.858 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.858    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry_n_0
    SLICE_X46Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.975 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.975    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.092 r  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.092    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.311 f  aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.900    30.212    aseg_driver/decimal_renderer/L_6d883ce4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.295    30.507 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.132    31.638    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X47Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.762 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.052    32.814    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y0          LUT6 (Prop_lut6_I1_O)        0.124    32.938 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.669    33.607    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X48Y0          LUT6 (Prop_lut6_I5_O)        0.124    33.731 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.772    34.503    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X50Y1          LUT4 (Prop_lut4_I3_O)        0.124    34.627 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.442    38.069    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.523    41.592 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.592    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.245ns  (logic 1.373ns (61.128%)  route 0.873ns (38.871%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.592     1.536    display/clk
    SLICE_X60Y11         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.873     2.572    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.781 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.781    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.289ns  (logic 1.383ns (60.419%)  route 0.906ns (39.581%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.594     1.538    display/clk
    SLICE_X62Y9          FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y9          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.906     2.585    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.826 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.826    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.305ns  (logic 1.409ns (61.137%)  route 0.896ns (38.863%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.593     1.537    display/clk
    SLICE_X59Y7          FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y7          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           0.896     2.574    mattop_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.842 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.842    mattop[2]
    T9                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.347ns  (logic 1.369ns (58.328%)  route 0.978ns (41.672%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.593     1.537    display/clk
    SLICE_X59Y9          FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=12, routed)          0.978     2.656    mataddr_OBUF[1]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.883 r  mataddr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.883    mataddr[1]
    J4                                                                r  mataddr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.351ns  (logic 1.360ns (57.875%)  route 0.990ns (42.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.593     1.537    display/clk
    SLICE_X58Y9          FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y9          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  display/D_pixel_idx_q_reg[10]/Q
                         net (fo=7, routed)           0.990     2.668    mataddr_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         1.219     3.887 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.887    mataddr[4]
    K2                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.372ns  (logic 1.373ns (57.881%)  route 0.999ns (42.119%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.593     1.537    display/clk
    SLICE_X61Y8          FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y8          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=12, routed)          0.999     2.677    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.909 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.909    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 butt_cond/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.427ns  (logic 1.445ns (59.537%)  route 0.982ns (40.463%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.557     1.501    butt_cond/clk
    SLICE_X33Y63         FDRE                                         r  butt_cond/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  butt_cond/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.081     1.723    butt_cond/D_ctr_q_reg[6]
    SLICE_X32Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.768 r  butt_cond/led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.059     1.827    butt_cond/led_OBUF[0]_inst_i_3_n_0
    SLICE_X32Y63         LUT4 (Prop_lut4_I3_O)        0.045     1.872 r  butt_cond/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.842     2.714    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     3.928 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.928    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.448ns  (logic 1.386ns (56.596%)  route 1.063ns (43.404%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.593     1.537    display/clk
    SLICE_X58Y9          FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y9          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=9, routed)           1.063     2.740    mataddr_OBUF[3]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.985 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.985    mataddr[3]
    H3                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.538ns  (logic 1.424ns (56.100%)  route 1.114ns (43.900%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.593     1.537    display/clk
    SLICE_X59Y9          FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDRE (Prop_fdre_C_Q)         0.128     1.665 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=10, routed)          1.114     2.779    mataddr_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.296     4.075 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.075    mataddr[2]
    J3                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.677ns  (logic 1.499ns (55.996%)  route 1.178ns (44.004%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.566     1.510    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X52Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y4          FDRE (Prop_fdre_C_Q)         0.164     1.674 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.496     2.170    aseg_driver/ctr/S[0]
    SLICE_X58Y11         LUT2 (Prop_lut2_I1_O)        0.043     2.213 r  aseg_driver/ctr/aseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.681     2.895    aseg_OBUF[8]
    P4                   OBUF (Prop_obuf_I_O)         1.292     4.187 r  aseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.187    aseg[8]
    P4                                                                r  aseg[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.888ns  (logic 1.643ns (33.612%)  route 3.245ns (66.388%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.341     3.860    reset_cond/butt_reset_IBUF
    SLICE_X43Y10         LUT1 (Prop_lut1_I0_O)        0.124     3.984 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.904     4.888    reset_cond/M_reset_cond_in
    SLICE_X46Y13         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.443     4.848    reset_cond/clk
    SLICE_X46Y13         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.383ns  (logic 1.643ns (37.484%)  route 2.740ns (62.516%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.341     3.860    reset_cond/butt_reset_IBUF
    SLICE_X43Y10         LUT1 (Prop_lut1_I0_O)        0.124     3.984 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.399     4.383    reset_cond/M_reset_cond_in
    SLICE_X43Y10         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.445     4.850    reset_cond/clk
    SLICE_X43Y10         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.383ns  (logic 1.643ns (37.484%)  route 2.740ns (62.516%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.341     3.860    reset_cond/butt_reset_IBUF
    SLICE_X43Y10         LUT1 (Prop_lut1_I0_O)        0.124     3.984 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.399     4.383    reset_cond/M_reset_cond_in
    SLICE_X43Y10         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.445     4.850    reset_cond/clk
    SLICE_X43Y10         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.383ns  (logic 1.643ns (37.484%)  route 2.740ns (62.516%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.341     3.860    reset_cond/butt_reset_IBUF
    SLICE_X43Y10         LUT1 (Prop_lut1_I0_O)        0.124     3.984 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.399     4.383    reset_cond/M_reset_cond_in
    SLICE_X43Y10         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.445     4.850    reset_cond/clk
    SLICE_X43Y10         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1529373180[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.184ns  (logic 1.640ns (39.198%)  route 2.544ns (60.802%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.544     4.060    forLoop_idx_0_1529373180[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X40Y30         LUT1 (Prop_lut1_I0_O)        0.124     4.184 r  forLoop_idx_0_1529373180[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.184    forLoop_idx_0_1529373180[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X40Y30         FDRE                                         r  forLoop_idx_0_1529373180[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.436     4.841    forLoop_idx_0_1529373180[0].cond_butt_sel_desel/sync/clk
    SLICE_X40Y30         FDRE                                         r  forLoop_idx_0_1529373180[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.115ns  (logic 1.641ns (39.884%)  route 2.474ns (60.116%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.474     3.991    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X30Y10         LUT1 (Prop_lut1_I0_O)        0.124     4.115 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.115    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X30Y10         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.443     4.848    cond_butt_next_play/sync/clk
    SLICE_X30Y10         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.993ns  (logic 1.474ns (36.908%)  route 2.519ns (63.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           2.519     3.993    butt_cond/sync/D[0]
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.430     4.834    butt_cond/sync/clk
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_609437266[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.954ns  (logic 1.653ns (41.805%)  route 2.301ns (58.195%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.301     3.830    forLoop_idx_0_609437266[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X37Y26         LUT1 (Prop_lut1_I0_O)        0.124     3.954 r  forLoop_idx_0_609437266[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.954    forLoop_idx_0_609437266[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X37Y26         FDRE                                         r  forLoop_idx_0_609437266[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.430     4.835    forLoop_idx_0_609437266[3].cond_butt_dirs/sync/clk
    SLICE_X37Y26         FDRE                                         r  forLoop_idx_0_609437266[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_609437266[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.931ns  (logic 1.658ns (42.186%)  route 2.273ns (57.814%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.273     3.807    forLoop_idx_0_609437266[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X40Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.931 r  forLoop_idx_0_609437266[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.931    forLoop_idx_0_609437266[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X40Y23         FDRE                                         r  forLoop_idx_0_609437266[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.432     4.837    forLoop_idx_0_609437266[2].cond_butt_dirs/sync/clk
    SLICE_X40Y23         FDRE                                         r  forLoop_idx_0_609437266[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1529373180[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.809ns  (logic 1.639ns (43.016%)  route 2.171ns (56.984%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.171     3.685    forLoop_idx_0_1529373180[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X30Y19         LUT1 (Prop_lut1_I0_O)        0.124     3.809 r  forLoop_idx_0_1529373180[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.809    forLoop_idx_0_1529373180[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X30Y19         FDRE                                         r  forLoop_idx_0_1529373180[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.434     4.839    forLoop_idx_0_1529373180[1].cond_butt_sel_desel/sync/clk
    SLICE_X30Y19         FDRE                                         r  forLoop_idx_0_1529373180[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_609437266[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.175ns  (logic 0.319ns (27.148%)  route 0.856ns (72.852%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.856     1.130    forLoop_idx_0_609437266[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.175 r  forLoop_idx_0_609437266[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.175    forLoop_idx_0_609437266[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X28Y19         FDRE                                         r  forLoop_idx_0_609437266[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.823     2.013    forLoop_idx_0_609437266[0].cond_butt_dirs/sync/clk
    SLICE_X28Y19         FDRE                                         r  forLoop_idx_0_609437266[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1529373180[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.256ns  (logic 0.327ns (26.046%)  route 0.929ns (73.954%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.929     1.211    forLoop_idx_0_1529373180[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X30Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.256 r  forLoop_idx_0_1529373180[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.256    forLoop_idx_0_1529373180[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X30Y19         FDRE                                         r  forLoop_idx_0_1529373180[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.822     2.012    forLoop_idx_0_1529373180[1].cond_butt_sel_desel/sync/clk
    SLICE_X30Y19         FDRE                                         r  forLoop_idx_0_1529373180[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_609437266[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.260ns  (logic 0.313ns (24.834%)  route 0.947ns (75.166%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.947     1.215    forLoop_idx_0_609437266[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X36Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.260 r  forLoop_idx_0_609437266[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.260    forLoop_idx_0_609437266[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X36Y21         FDRE                                         r  forLoop_idx_0_609437266[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.820     2.010    forLoop_idx_0_609437266[1].cond_butt_dirs/sync/clk
    SLICE_X36Y21         FDRE                                         r  forLoop_idx_0_609437266[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_609437266[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.349ns  (logic 0.347ns (25.692%)  route 1.003ns (74.308%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.003     1.304    forLoop_idx_0_609437266[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X40Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.349 r  forLoop_idx_0_609437266[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.349    forLoop_idx_0_609437266[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X40Y23         FDRE                                         r  forLoop_idx_0_609437266[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.818     2.008    forLoop_idx_0_609437266[2].cond_butt_dirs/sync/clk
    SLICE_X40Y23         FDRE                                         r  forLoop_idx_0_609437266[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_609437266[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.367ns  (logic 0.341ns (24.983%)  route 1.025ns (75.017%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.025     1.322    forLoop_idx_0_609437266[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X37Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.367 r  forLoop_idx_0_609437266[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.367    forLoop_idx_0_609437266[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X37Y26         FDRE                                         r  forLoop_idx_0_609437266[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.817     2.007    forLoop_idx_0_609437266[3].cond_butt_dirs/sync/clk
    SLICE_X37Y26         FDRE                                         r  forLoop_idx_0_609437266[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.403ns  (logic 0.242ns (17.225%)  route 1.161ns (82.775%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           1.161     1.403    butt_cond/sync/D[0]
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.824     2.014    butt_cond/sync/clk
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.421ns  (logic 0.330ns (23.217%)  route 1.091ns (76.784%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.376    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X30Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.421 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.421    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X30Y10         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.830     2.020    cond_butt_next_play/sync/clk
    SLICE_X30Y10         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1529373180[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.481ns  (logic 0.329ns (22.192%)  route 1.152ns (77.808%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.152     1.436    forLoop_idx_0_1529373180[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X40Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.481 r  forLoop_idx_0_1529373180[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.481    forLoop_idx_0_1529373180[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X40Y30         FDRE                                         r  forLoop_idx_0_1529373180[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.823     2.013    forLoop_idx_0_1529373180[0].cond_butt_sel_desel/sync/clk
    SLICE_X40Y30         FDRE                                         r  forLoop_idx_0_1529373180[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.527ns  (logic 0.331ns (21.694%)  route 1.196ns (78.306%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.065     1.351    reset_cond/butt_reset_IBUF
    SLICE_X43Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.396 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.131     1.527    reset_cond/M_reset_cond_in
    SLICE_X43Y10         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.831     2.021    reset_cond/clk
    SLICE_X43Y10         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.527ns  (logic 0.331ns (21.694%)  route 1.196ns (78.306%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.065     1.351    reset_cond/butt_reset_IBUF
    SLICE_X43Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.396 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.131     1.527    reset_cond/M_reset_cond_in
    SLICE_X43Y10         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.831     2.021    reset_cond/clk
    SLICE_X43Y10         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C





