Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Oct 18 20:29:37 2020
| Host         : ubuntu running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_utilization -file kcu10gbaser_tpu_top_utilization_synth.rpt -pb kcu105_10gbaser_top_utilization_synth.pb
| Design       : kcu10gbaser_tpu_top
| Device       : xcku040ffva1156-2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs*                  | 42582 |     0 |    242400 | 17.57 |
|   LUT as Logic             | 40845 |     0 |    242400 | 16.85 |
|   LUT as Memory            |  1737 |     0 |    112800 |  1.54 |
|     LUT as Distributed RAM |  1720 |     0 |           |       |
|     LUT as Shift Register  |    17 |     0 |           |       |
| CLB Registers              | 48650 |     0 |    484800 | 10.04 |
|   Register as Flip Flop    | 40794 |     0 |    484800 |  8.41 |
|   Register as Latch        |  7856 |     0 |    484800 |  1.62 |
| CARRY8                     |   112 |     0 |     30300 |  0.37 |
| F7 Muxes                   |  3380 |     0 |    121200 |  2.79 |
| F8 Muxes                   |  1138 |     0 |     60600 |  1.88 |
| F9 Muxes                   |     0 |     0 |     30300 |  0.00 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 7936  |          Yes |           - |        Reset |
| 58    |          Yes |         Set |            - |
| 40656 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       600 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       600 |  0.00 |
|   RAMB18       |    0 |     0 |      1200 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1920 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    1 |     0 |       520 |  0.19 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |       480 |  0.00 |
|   BUFGCE             |    0 |     0 |       240 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        40 |  0.00 |
|   BUFG_GT            |    0 |     0 |       120 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        80 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        20 |  0.00 |
| MMCME3_ADV           |    0 |     0 |        10 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |        20 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |         5 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        10 |  0.00 |
| PCIE_3_1        |    0 |     0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 40656 |            Register |
| LUT6     | 22416 |                 CLB |
| LUT3     | 14901 |                 CLB |
| LDCE     |  7856 |            Register |
| LUT2     |  6227 |                 CLB |
| LUT5     |  5514 |                 CLB |
| MUXF7    |  3380 |                 CLB |
| RAMD64E  |  1464 |                 CLB |
| LUT4     |  1365 |                 CLB |
| MUXF8    |  1138 |                 CLB |
| LUT1     |   853 |                 CLB |
| RAMD32   |   256 |                 CLB |
| CARRY8   |   112 |                 CLB |
| FDCE     |    80 |            Register |
| FDSE     |    58 |            Register |
| SRL16E   |    17 |                 CLB |
| INBUF    |     1 |                 I/O |
| IBUFCTRL |     1 |              Others |
+----------+-------+---------------------+


9. Black Boxes
--------------

+-----------------------------------+------+
|              Ref Name             | Used |
+-----------------------------------+------+
| axis_fifo_t8                      |   16 |
| axis_fifo_t                       |   16 |
| mult_duc                          |    8 |
| mult_ddc                          |    8 |
| duc_out_fifo                      |    4 |
| ddc_out_fifo                      |    4 |
| bb_interface_fifo                 |    4 |
| sub_duc                           |    2 |
| sub_ddc                           |    2 |
| rs_encoder                        |    2 |
| rs_decoder                        |    2 |
| dds_rq                            |    2 |
| dds_ri                            |    2 |
| dds_125m_q                        |    2 |
| dds_125m_i                        |    2 |
| axis_data_fifo_0                  |    2 |
| add_duc                           |    2 |
| add_ddc                           |    2 |
| tpu_clock_mm                      |    1 |
| mac_phy_ten_gig_eth_pcs_pma_ch1_0 |    1 |
| mac_phy_ten_gig_eth_pcs_pma_ch0_0 |    1 |
| mac_phy_ten_gig_eth_mac_ch1_0     |    1 |
| mac_phy_ten_gig_eth_mac_ch0_0     |    1 |
| mac_phy_system_ila_mac_phy1_0     |    1 |
| ila_layer1_receive                |    1 |
| bb_data_loopback_fifo             |    1 |
+-----------------------------------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


