
*** Running vivado
    with args -log riscv_clk_wiz_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source riscv_clk_wiz_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source riscv_clk_wiz_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1311.711 ; gain = 0.023 ; free physical = 130 ; free virtual = 15278
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: riscv_clk_wiz_0_0
Command: synth_design -top riscv_clk_wiz_0_0 -part xc7vx485tffg1761-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 60245
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/ashraf/tools/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 2145.953 ; gain = 370.770 ; free physical = 145 ; free virtual = 11085
Synthesis current peak Physical Memory [PSS] (MB): peak = 981.572; parent = 910.081; children = 71.491
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2876.520; parent = 2151.895; children = 724.625
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'riscv_clk_wiz_0_0' [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'riscv_clk_wiz_0_0_clk_wiz' [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_clk_wiz.v:70]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/home/ashraf/tools/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 5.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/home/ashraf/tools/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/ashraf/tools/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/home/ashraf/tools/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'riscv_clk_wiz_0_0_clk_wiz' (0#1) [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_clk_wiz.v:70]
INFO: [Synth 8-6155] done synthesizing module 'riscv_clk_wiz_0_0' (0#1) [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0.v:70]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:32 . Memory (MB): peak = 2218.859 ; gain = 443.676 ; free physical = 473 ; free virtual = 11216
Synthesis current peak Physical Memory [PSS] (MB): peak = 1063.064; parent = 970.984; children = 116.727
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2959.715; parent = 2218.863; children = 740.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:32 . Memory (MB): peak = 2236.672 ; gain = 461.488 ; free physical = 456 ; free virtual = 11210
Synthesis current peak Physical Memory [PSS] (MB): peak = 1063.064; parent = 970.984; children = 121.320
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2977.527; parent = 2236.676; children = 740.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:32 . Memory (MB): peak = 2236.672 ; gain = 461.488 ; free physical = 454 ; free virtual = 11211
Synthesis current peak Physical Memory [PSS] (MB): peak = 1063.064; parent = 970.984; children = 122.060
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2977.527; parent = 2236.676; children = 740.852
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2242.609 ; gain = 0.000 ; free physical = 397 ; free virtual = 11174
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_board.xdc] for cell 'inst'
Parsing XDC File [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0.xdc] for cell 'inst'
Parsing XDC File [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.runs/riscv_clk_wiz_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.runs/riscv_clk_wiz_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_late.xdc] for cell 'inst'
Finished Parsing XDC File [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_late.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2296.570 ; gain = 0.000 ; free physical = 418 ; free virtual = 10934
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-2] Deriving generated clocks
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2296.570 ; gain = 0.000 ; free physical = 413 ; free virtual = 10932
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/ashraf/tools/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:44 . Memory (MB): peak = 2296.570 ; gain = 521.387 ; free physical = 433 ; free virtual = 11124
Synthesis current peak Physical Memory [PSS] (MB): peak = 1121.057; parent = 970.984; children = 236.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3302.168; parent = 2280.566; children = 1021.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:44 . Memory (MB): peak = 2296.570 ; gain = 521.387 ; free physical = 432 ; free virtual = 11125
Synthesis current peak Physical Memory [PSS] (MB): peak = 1121.057; parent = 970.984; children = 236.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3302.168; parent = 2280.566; children = 1021.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.runs/riscv_clk_wiz_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:44 . Memory (MB): peak = 2296.570 ; gain = 521.387 ; free physical = 426 ; free virtual = 11125
Synthesis current peak Physical Memory [PSS] (MB): peak = 1121.057; parent = 970.984; children = 236.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3302.168; parent = 2280.566; children = 1021.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:44 . Memory (MB): peak = 2296.570 ; gain = 521.387 ; free physical = 412 ; free virtual = 11124
Synthesis current peak Physical Memory [PSS] (MB): peak = 1121.057; parent = 970.984; children = 236.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3302.168; parent = 2280.566; children = 1021.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:45 . Memory (MB): peak = 2296.570 ; gain = 521.387 ; free physical = 410 ; free virtual = 11160
Synthesis current peak Physical Memory [PSS] (MB): peak = 1121.057; parent = 970.984; children = 236.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3302.168; parent = 2280.566; children = 1021.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:50 . Memory (MB): peak = 2296.570 ; gain = 521.387 ; free physical = 226 ; free virtual = 11089
Synthesis current peak Physical Memory [PSS] (MB): peak = 1207.027; parent = 972.188; children = 236.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3302.168; parent = 2280.566; children = 1021.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:50 . Memory (MB): peak = 2296.570 ; gain = 521.387 ; free physical = 219 ; free virtual = 11083
Synthesis current peak Physical Memory [PSS] (MB): peak = 1207.235; parent = 972.407; children = 236.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3302.168; parent = 2280.566; children = 1021.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:50 . Memory (MB): peak = 2296.570 ; gain = 521.387 ; free physical = 213 ; free virtual = 11079
Synthesis current peak Physical Memory [PSS] (MB): peak = 1207.831; parent = 973.010; children = 236.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3302.168; parent = 2280.566; children = 1021.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:53 . Memory (MB): peak = 2296.570 ; gain = 521.387 ; free physical = 259 ; free virtual = 11200
Synthesis current peak Physical Memory [PSS] (MB): peak = 1207.831; parent = 973.010; children = 236.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3302.168; parent = 2280.566; children = 1021.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:53 . Memory (MB): peak = 2296.570 ; gain = 521.387 ; free physical = 260 ; free virtual = 11202
Synthesis current peak Physical Memory [PSS] (MB): peak = 1207.831; parent = 973.010; children = 236.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3302.168; parent = 2280.566; children = 1021.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:53 . Memory (MB): peak = 2296.570 ; gain = 521.387 ; free physical = 261 ; free virtual = 11204
Synthesis current peak Physical Memory [PSS] (MB): peak = 1207.831; parent = 973.010; children = 236.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3302.168; parent = 2280.566; children = 1021.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:54 . Memory (MB): peak = 2296.570 ; gain = 521.387 ; free physical = 261 ; free virtual = 11205
Synthesis current peak Physical Memory [PSS] (MB): peak = 1207.831; parent = 973.010; children = 236.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3302.168; parent = 2280.566; children = 1021.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:54 . Memory (MB): peak = 2296.570 ; gain = 521.387 ; free physical = 262 ; free virtual = 11207
Synthesis current peak Physical Memory [PSS] (MB): peak = 1207.831; parent = 973.010; children = 236.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3302.168; parent = 2280.566; children = 1021.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:54 . Memory (MB): peak = 2296.570 ; gain = 521.387 ; free physical = 262 ; free virtual = 11208
Synthesis current peak Physical Memory [PSS] (MB): peak = 1207.831; parent = 973.010; children = 236.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3302.168; parent = 2280.566; children = 1021.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |MMCME2_ADV |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:54 . Memory (MB): peak = 2296.570 ; gain = 521.387 ; free physical = 263 ; free virtual = 11210
Synthesis current peak Physical Memory [PSS] (MB): peak = 1207.894; parent = 973.105; children = 236.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3302.168; parent = 2280.566; children = 1021.602
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:46 . Memory (MB): peak = 2296.570 ; gain = 461.488 ; free physical = 308 ; free virtual = 11259
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:54 . Memory (MB): peak = 2296.570 ; gain = 521.387 ; free physical = 337 ; free virtual = 11289
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2296.570 ; gain = 0.000 ; free physical = 356 ; free virtual = 11309
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2296.570 ; gain = 0.000 ; free physical = 462 ; free virtual = 11439
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 4e40f370
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:01:27 . Memory (MB): peak = 2296.570 ; gain = 984.859 ; free physical = 808 ; free virtual = 11792
INFO: [Common 17-1381] The checkpoint '/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.runs/riscv_clk_wiz_0_0_synth_1/riscv_clk_wiz_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP riscv_clk_wiz_0_0, cache-ID = 1617b5a317ef41d1
INFO: [Common 17-1381] The checkpoint '/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.runs/riscv_clk_wiz_0_0_synth_1/riscv_clk_wiz_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file riscv_clk_wiz_0_0_utilization_synth.rpt -pb riscv_clk_wiz_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct  6 10:45:04 2024...
