# aclk {FREQ_HZ 81247969 CLK_DOMAIN m3_for_arty_a7_mig_7series_0_1_ui_clk PHASE 0}
# Clock Domain: m3_for_arty_a7_mig_7series_0_1_ui_clk
create_clock -name aclk -period 12.308 [get_ports aclk]
# Generated clocks
