// Seed: 923020355
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd26,
    parameter id_4 = 32'd1,
    parameter id_9 = 32'd23
) (
    _id_1,
    id_2,
    id_3,
    _id_4,
    id_5
);
  output wire id_5;
  input wire _id_4;
  output wire id_3;
  input wire id_2;
  input wire _id_1;
  initial if (-1) $signed(3);
  ;
  wire [id_1 : id_4] id_6;
  logic [7:0] id_7;
  parameter id_8 = 1 != 1;
  module_0 modCall_1 (
      id_6,
      id_8,
      id_5
  );
  wire _id_9;
  ;
  assign id_7[id_9] = 1;
endmodule
