(DELAYFILE
(SDFVERSION "OVI 2.1")
(DESIGN "FIFO_INPUT_SAVE")
(DATE "123")
(VENDOR "ProASIC3")
(PROGRAM "Synplify")
(VERSION "mapact, Build 2172R")
(DIVIDER /)
(VOLTAGE 2.500000:2.500000:2.500000)
(PROCESS "TYPICAL")
(TEMPERATURE 70.000000:70.000000:70.000000)
(TIMESCALE 1ns)
(CELL
  (CELLTYPE "FIFO_INPUT_SAVE")
  (INSTANCE)
  (TIMINGCHECK

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  AO1_5/B  AO1_5/Y  AO1_30/B  AO1_30/Y  \XOR2_RBINNXTSHIFT\[7\]/B  \XOR2_RBINNXTSHIFT\[7\]/Y  INV_9/A  INV_9/Y  XOR2_36/B  XOR2_36/Y  AND2_8/A  AND2_8/Y  AO1_2/A  AO1_2/Y  AO1_17/C  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  AO1_5/B  AO1_5/Y  AO1_30/B  AO1_30/Y  \XOR2_RBINNXTSHIFT\[7\]/B  \XOR2_RBINNXTSHIFT\[7\]/Y  INV_9/A  INV_9/Y  XOR2_36/B  XOR2_36/Y  AND2_8/A  AND2_8/Y  AND2_40/B  AND2_40/Y  AO1_17/A  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  AO1_5/B  AO1_5/Y  AO1_30/B  AO1_30/Y  \XOR2_RBINNXTSHIFT\[7\]/B  \XOR2_RBINNXTSHIFT\[7\]/Y  INV_9/A  INV_9/Y  AND2_68/B  AND2_68/Y  AO1_12/B  AO1_12/Y  AO1_2/C  AO1_2/Y  AO1_17/C  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  AO1_27/B  AO1_27/Y  \XOR2_RBINNXTSHIFT\[8\]/B  \XOR2_RBINNXTSHIFT\[8\]/Y  INV_2/A  INV_2/Y  XOR2_90/B  XOR2_90/Y  AO1_12/A  AO1_12/Y  AO1_2/C  AO1_2/Y  AO1_17/C  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  AO1_27/B  AO1_27/Y  \XOR2_RBINNXTSHIFT\[8\]/B  \XOR2_RBINNXTSHIFT\[8\]/Y  INV_2/A  INV_2/Y  XOR2_90/B  XOR2_90/Y  AND2_8/B  AND2_8/Y  AO1_2/A  AO1_2/Y  AO1_17/C  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  AO1_27/B  AO1_27/Y  \XOR2_RBINNXTSHIFT\[8\]/B  \XOR2_RBINNXTSHIFT\[8\]/Y  INV_2/A  INV_2/Y  AND2_47/B  AND2_47/Y  AO1_12/C  AO1_12/Y  AO1_2/C  AO1_2/Y  AO1_17/C  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  AO1_5/B  AO1_5/Y  AO1_30/B  AO1_30/Y  \XOR2_RBINNXTSHIFT\[7\]/B  \XOR2_RBINNXTSHIFT\[7\]/Y  INV_9/A  INV_9/Y  XOR2_36/B  XOR2_36/Y  AND2_8/A  AND2_8/Y  AO1_2/A  AO1_2/Y  AO1_17/C  AO1_17/Y  \XOR2_RDIFF\[9\]/B  \XOR2_RDIFF\[9\]/Y  \DFN1C0_RDCNT\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  AO1_5/B  AO1_5/Y  \XOR2_RBINNXTSHIFT\[6\]/B  \XOR2_RBINNXTSHIFT\[6\]/Y  INV_8/A  INV_8/Y  XOR2_41/B  XOR2_41/Y  AO1_21/A  AO1_21/Y  AO1_2/B  AO1_2/Y  AO1_17/C  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  AO1_5/B  AO1_5/Y  \XOR2_RBINNXTSHIFT\[6\]/B  \XOR2_RBINNXTSHIFT\[6\]/Y  INV_8/A  INV_8/Y  XOR2_41/B  XOR2_41/Y  AND2_22/B  AND2_22/Y  AND2_40/A  AND2_40/Y  AO1_17/A  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  AO1_5/B  AO1_5/Y  \XOR2_RBINNXTSHIFT\[6\]/B  \XOR2_RBINNXTSHIFT\[6\]/Y  INV_8/A  INV_8/Y  AND2_82/B  AND2_82/Y  AO1_21/C  AO1_21/Y  AO1_2/B  AO1_2/Y  AO1_17/C  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  \XOR2_RBINNXTSHIFT\[4\]/B  \XOR2_RBINNXTSHIFT\[4\]/Y  INV_18/A  INV_18/Y  XOR2_47/B  XOR2_47/Y  AO1_9/A  AO1_9/Y  AO1_10/C  AO1_10/Y  AO1_17/B  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  \XOR2_RBINNXTSHIFT\[4\]/B  \XOR2_RBINNXTSHIFT\[4\]/Y  INV_18/A  INV_18/Y  XOR2_47/B  XOR2_47/Y  AND2_12/B  AND2_12/Y  AO1_10/A  AO1_10/Y  AO1_17/B  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  AO1_18/B  AO1_18/Y  \XOR2_RBINNXTSHIFT\[5\]/B  \XOR2_RBINNXTSHIFT\[5\]/Y  INV_16/A  INV_16/Y  AND2_50/B  AND2_50/Y  AO1_21/B  AO1_21/Y  AO1_2/B  AO1_2/Y  AO1_17/C  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  AO1_18/B  AO1_18/Y  \XOR2_RBINNXTSHIFT\[5\]/B  \XOR2_RBINNXTSHIFT\[5\]/Y  INV_16/A  INV_16/Y  XOR2_18/B  XOR2_18/Y  AND2_22/A  AND2_22/Y  AND2_40/A  AND2_40/Y  AO1_17/A  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  \XOR2_RBINNXTSHIFT\[4\]/B  \XOR2_RBINNXTSHIFT\[4\]/Y  INV_18/A  INV_18/Y  AND2_48/B  AND2_48/Y  AO1_9/C  AO1_9/Y  AO1_10/C  AO1_10/Y  AO1_17/B  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  \XOR2_RBINNXTSHIFT\[4\]/B  \XOR2_RBINNXTSHIFT\[4\]/Y  INV_18/A  INV_18/Y  XOR2_47/B  XOR2_47/Y  AO1_9/A  AO1_9/Y  AO1_10/C  AO1_10/Y  AO1_40/B  AO1_40/Y  AO1_38/B  AO1_38/Y  \XOR2_RDIFF\[8\]/B  \XOR2_RDIFF\[8\]/Y  \DFN1C0_RDCNT\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[1\]/CLK  \DFN1C0_MEM_RADDR\[1\]/Q  AND2_46/A  AND2_46/Y  AO1_22/C  AO1_22/Y  AO1_11/B  AO1_11/Y  AO1_5/B  AO1_5/Y  AO1_30/B  AO1_30/Y  \XOR2_RBINNXTSHIFT\[7\]/B  \XOR2_RBINNXTSHIFT\[7\]/Y  INV_9/A  INV_9/Y  XOR2_36/B  XOR2_36/Y  AND2_8/A  AND2_8/Y  AO1_2/A  AO1_2/Y  AO1_17/C  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[0\]/CLK  \DFN1C0_MEM_RADDR\[0\]/Q  AND2_83/A  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  AO1_5/B  AO1_5/Y  AO1_30/B  AO1_30/Y  \XOR2_RBINNXTSHIFT\[7\]/B  \XOR2_RBINNXTSHIFT\[7\]/Y  INV_9/A  INV_9/Y  XOR2_36/B  XOR2_36/Y  AND2_8/A  AND2_8/Y  AO1_2/A  AO1_2/Y  AO1_17/C  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[1\]/CLK  \DFN1C0_MEM_RADDR\[1\]/Q  XOR2_6/A  XOR2_6/Y  AO1_22/A  AO1_22/Y  AO1_11/B  AO1_11/Y  AO1_5/B  AO1_5/Y  AO1_30/B  AO1_30/Y  \XOR2_RBINNXTSHIFT\[7\]/B  \XOR2_RBINNXTSHIFT\[7\]/Y  INV_9/A  INV_9/Y  XOR2_36/B  XOR2_36/Y  AND2_8/A  AND2_8/Y  AO1_2/A  AO1_2/Y  AO1_17/C  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[2\]/CLK  \DFN1C0_MEM_RADDR\[2\]/Q  AND2_21/A  AND2_21/Y  AO1_42/B  AO1_42/Y  AO1_11/C  AO1_11/Y  AO1_5/B  AO1_5/Y  AO1_30/B  AO1_30/Y  \XOR2_RBINNXTSHIFT\[7\]/B  \XOR2_RBINNXTSHIFT\[7\]/Y  INV_9/A  INV_9/Y  XOR2_36/B  XOR2_36/Y  AND2_8/A  AND2_8/Y  AO1_2/A  AO1_2/Y  AO1_17/C  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[3\]/CLK  \DFN1C0_MEM_RADDR\[3\]/Q  AND2_64/A  AND2_64/Y  AO1_42/C  AO1_42/Y  AO1_11/C  AO1_11/Y  AO1_5/B  AO1_5/Y  AO1_30/B  AO1_30/Y  \XOR2_RBINNXTSHIFT\[7\]/B  \XOR2_RBINNXTSHIFT\[7\]/Y  INV_9/A  INV_9/Y  XOR2_36/B  XOR2_36/Y  AND2_8/A  AND2_8/Y  AO1_2/A  AO1_2/Y  AO1_17/C  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  AO1_27/B  AO1_27/Y  AO1_24/B  AO1_24/Y  \XOR2_RBINNXTSHIFT\[10\]/B  \XOR2_RBINNXTSHIFT\[10\]/Y  INV_17/A  INV_17/Y  XOR2_83/B  XOR2_83/Y  AO1_41/A  AO1_41/Y  AO1_4/C  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[3\]/CLK  \DFN1C0_MEM_RADDR\[3\]/Q  XOR2_3/A  XOR2_3/Y  AO1_42/A  AO1_42/Y  AO1_11/C  AO1_11/Y  AO1_5/B  AO1_5/Y  AO1_30/B  AO1_30/Y  \XOR2_RBINNXTSHIFT\[7\]/B  \XOR2_RBINNXTSHIFT\[7\]/Y  INV_9/A  INV_9/Y  XOR2_36/B  XOR2_36/Y  AND2_8/A  AND2_8/Y  AO1_2/A  AO1_2/Y  AO1_17/C  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[3\]/CLK  \DFN1C0_MEM_RADDR\[3\]/Q  XOR2_3/A  XOR2_3/Y  AND2_25/B  AND2_25/Y  AO1_11/A  AO1_11/Y  AO1_5/B  AO1_5/Y  AO1_30/B  AO1_30/Y  \XOR2_RBINNXTSHIFT\[7\]/B  \XOR2_RBINNXTSHIFT\[7\]/Y  INV_9/A  INV_9/Y  XOR2_36/B  XOR2_36/Y  AND2_8/A  AND2_8/Y  AO1_2/A  AO1_2/Y  AO1_17/C  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  AO1_27/B  AO1_27/Y  AO1_24/B  AO1_24/Y  \XOR2_RBINNXTSHIFT\[10\]/B  \XOR2_RBINNXTSHIFT\[10\]/Y  INV_17/A  INV_17/Y  AND2_55/B  AND2_55/Y  AO1_41/C  AO1_41/Y  AO1_4/C  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  AO1_27/B  AO1_27/Y  AO1_13/B  AO1_13/Y  \XOR2_RBINNXTSHIFT\[9\]/B  \XOR2_RBINNXTSHIFT\[9\]/Y  INV_6/A  INV_6/Y  XOR2_14/B  XOR2_14/Y  AND2_30/A  AND2_30/Y  AO1_4/A  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  AO1_5/B  AO1_5/Y  \XOR2_RBINNXTSHIFT\[6\]/B  \XOR2_RBINNXTSHIFT\[6\]/Y  INV_8/A  INV_8/Y  XOR2_41/B  XOR2_41/Y  AO1_21/A  AO1_21/Y  AO1_40/C  AO1_40/Y  AO1_38/B  AO1_38/Y  \XOR2_RDIFF\[8\]/B  \XOR2_RDIFF\[8\]/Y  \DFN1C0_RDCNT\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  AO1_5/B  AO1_5/Y  \XOR2_RBINNXTSHIFT\[6\]/B  \XOR2_RBINNXTSHIFT\[6\]/Y  INV_8/A  INV_8/Y  XOR2_41/B  XOR2_41/Y  AND2_22/B  AND2_22/Y  AO1_40/A  AO1_40/Y  AO1_38/B  AO1_38/Y  \XOR2_RDIFF\[8\]/B  \XOR2_RDIFF\[8\]/Y  \DFN1C0_RDCNT\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[2\]/CLK  \DFN1C0_MEM_RADDR\[2\]/Q  XOR2_13/A  XOR2_13/Y  AND2_25/A  AND2_25/Y  AO1_11/A  AO1_11/Y  AO1_5/B  AO1_5/Y  AO1_30/B  AO1_30/Y  \XOR2_RBINNXTSHIFT\[7\]/B  \XOR2_RBINNXTSHIFT\[7\]/Y  INV_9/A  INV_9/Y  XOR2_36/B  XOR2_36/Y  AND2_8/A  AND2_8/Y  AO1_2/A  AO1_2/Y  AO1_17/C  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_32/B  AO1_32/Y  \XOR2_RBINNXTSHIFT\[3\]/B  \XOR2_RBINNXTSHIFT\[3\]/Y  INV_5/A  INV_5/Y  XOR2_0/B  XOR2_0/Y  AND2_12/A  AND2_12/Y  AO1_10/A  AO1_10/Y  AO1_17/B  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  \XOR2_RBINNXTSHIFT\[4\]/B  \XOR2_RBINNXTSHIFT\[4\]/Y  INV_18/A  INV_18/Y  XOR2_47/B  XOR2_47/Y  AO1_9/A  AO1_9/Y  AO1_10/C  AO1_10/Y  AO1_40/B  AO1_40/Y  \XOR2_RDIFF\[7\]/B  \XOR2_RDIFF\[7\]/Y  \DFN1C0_RDCNT\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  \XOR2_RBINNXTSHIFT\[4\]/B  \XOR2_RBINNXTSHIFT\[4\]/Y  INV_18/A  INV_18/Y  XOR2_47/B  XOR2_47/Y  AO1_9/A  AO1_9/Y  AO1_10/C  AO1_10/Y  AO1_26/B  AO1_26/Y  \XOR2_RDIFF\[6\]/B  \XOR2_RDIFF\[6\]/Y  \DFN1C0_RDCNT\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  \XOR2_RBINNXTSHIFT\[2\]/B  \XOR2_RBINNXTSHIFT\[2\]/Y  INV_14/A  INV_14/Y  XOR2_11/B  XOR2_11/Y  AO1_3/A  AO1_3/Y  AO1_10/B  AO1_10/Y  AO1_17/B  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  \XOR2_RBINNXTSHIFT\[2\]/B  \XOR2_RBINNXTSHIFT\[2\]/Y  INV_14/A  INV_14/Y  AND2_52/B  AND2_52/Y  AO1_3/C  AO1_3/Y  AO1_10/B  AO1_10/Y  AO1_17/B  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  \XOR2_RBINNXTSHIFT\[2\]/B  \XOR2_RBINNXTSHIFT\[2\]/Y  INV_14/A  INV_14/Y  AND2_52/B  AND2_52/Y  AO1_3/C  AO1_3/Y  AO1_10/B  AO1_10/Y  AO1_17/B  AO1_17/Y  AO1_48/B  AO1_48/Y  \XOR2_RDIFF\[10\]/B  \XOR2_RDIFF\[10\]/Y  \DFN1C0_RDCNT\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  AO1_27/B  AO1_27/Y  AO1_13/B  AO1_13/Y  \XOR2_RBINNXTSHIFT\[9\]/B  \XOR2_RBINNXTSHIFT\[9\]/Y  INV_6/A  INV_6/Y  XOR2_14/B  XOR2_14/Y  AO1_48/A  AO1_48/Y  \XOR2_RDIFF\[10\]/B  \XOR2_RDIFF\[10\]/Y  \DFN1C0_RDCNT\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[4\]/CLK  \DFN1C0_MEM_RADDR\[4\]/Q  AND2_5/A  AND2_5/Y  AO1_14/B  AO1_14/Y  AO1_44/B  AO1_44/Y  AO1_27/C  AO1_27/Y  \XOR2_RBINNXTSHIFT\[8\]/B  \XOR2_RBINNXTSHIFT\[8\]/Y  INV_2/A  INV_2/Y  XOR2_90/B  XOR2_90/Y  AO1_12/A  AO1_12/Y  AO1_2/C  AO1_2/Y  AO1_17/C  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[6\]/CLK  \DFN1C0_MEM_RADDR\[6\]/Q  AND2_1/A  AND2_1/Y  AO1_50/B  AO1_50/Y  AO1_44/C  AO1_44/Y  AO1_27/C  AO1_27/Y  \XOR2_RBINNXTSHIFT\[8\]/B  \XOR2_RBINNXTSHIFT\[8\]/Y  INV_2/A  INV_2/Y  XOR2_90/B  XOR2_90/Y  AO1_12/A  AO1_12/Y  AO1_2/C  AO1_2/Y  AO1_17/C  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[5\]/CLK  \DFN1C0_MEM_RADDR\[5\]/Q  AND2_20/A  AND2_20/Y  AO1_14/C  AO1_14/Y  AO1_44/B  AO1_44/Y  AO1_27/C  AO1_27/Y  \XOR2_RBINNXTSHIFT\[8\]/B  \XOR2_RBINNXTSHIFT\[8\]/Y  INV_2/A  INV_2/Y  XOR2_90/B  XOR2_90/Y  AO1_12/A  AO1_12/Y  AO1_2/C  AO1_2/Y  AO1_17/C  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[7\]/CLK  \DFN1C0_MEM_RADDR\[7\]/Q  AND2_41/A  AND2_41/Y  AO1_50/C  AO1_50/Y  AO1_44/C  AO1_44/Y  AO1_27/C  AO1_27/Y  \XOR2_RBINNXTSHIFT\[8\]/B  \XOR2_RBINNXTSHIFT\[8\]/Y  INV_2/A  INV_2/Y  XOR2_90/B  XOR2_90/Y  AO1_12/A  AO1_12/Y  AO1_2/C  AO1_2/Y  AO1_17/C  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  \XOR2_RBINNXTSHIFT\[1\]/B  \XOR2_RBINNXTSHIFT\[1\]/Y  INV_1/A  INV_1/Y  AND2_63/A  AND2_63/Y  OR3_0/C  OR3_0/Y  AO1_3/B  AO1_3/Y  AO1_10/B  AO1_10/Y  AO1_17/B  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  \XOR2_RBINNXTSHIFT\[1\]/B  \XOR2_RBINNXTSHIFT\[1\]/Y  INV_1/A  INV_1/Y  AND2_35/B  AND2_35/Y  OR3_0/A  OR3_0/Y  AO1_3/B  AO1_3/Y  AO1_10/B  AO1_10/Y  AO1_17/B  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[7\]/CLK  \DFN1C0_MEM_RADDR\[7\]/Q  XOR2_4/A  XOR2_4/Y  AO1_50/A  AO1_50/Y  AO1_44/C  AO1_44/Y  AO1_27/C  AO1_27/Y  \XOR2_RBINNXTSHIFT\[8\]/B  \XOR2_RBINNXTSHIFT\[8\]/Y  INV_2/A  INV_2/Y  XOR2_90/B  XOR2_90/Y  AO1_12/A  AO1_12/Y  AO1_2/C  AO1_2/Y  AO1_17/C  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  \XOR2_RBINNXTSHIFT\[0\]/B  \XOR2_RBINNXTSHIFT\[0\]/Y  NOR2A_0/A  NOR2A_0/Y  INV_7/A  INV_7/Y  AND2_63/B  AND2_63/Y  OR3_0/C  OR3_0/Y  AO1_3/B  AO1_3/Y  AO1_10/B  AO1_10/Y  AO1_17/B  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[5\]/CLK  \DFN1C0_MEM_RADDR\[5\]/Q  XOR2_30/A  XOR2_30/Y  AO1_14/A  AO1_14/Y  AO1_44/B  AO1_44/Y  AO1_27/C  AO1_27/Y  \XOR2_RBINNXTSHIFT\[8\]/B  \XOR2_RBINNXTSHIFT\[8\]/Y  INV_2/A  INV_2/Y  XOR2_90/B  XOR2_90/Y  AO1_12/A  AO1_12/Y  AO1_2/C  AO1_2/Y  AO1_17/C  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  AO1_5/B  AO1_5/Y  AO1_30/B  AO1_30/Y  \XOR2_RBINNXTSHIFT\[7\]/B  \XOR2_RBINNXTSHIFT\[7\]/Y  INV_9/A  INV_9/Y  XOR2_36/B  XOR2_36/Y  AO1_38/A  AO1_38/Y  \XOR2_RDIFF\[8\]/B  \XOR2_RDIFF\[8\]/Y  \DFN1C0_RDCNT\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[7\]/CLK  \DFN1C0_MEM_RADDR\[7\]/Q  XOR2_4/A  XOR2_4/Y  AND2_26/B  AND2_26/Y  AO1_44/A  AO1_44/Y  AO1_27/C  AO1_27/Y  \XOR2_RBINNXTSHIFT\[8\]/B  \XOR2_RBINNXTSHIFT\[8\]/Y  INV_2/A  INV_2/Y  XOR2_90/B  XOR2_90/Y  AO1_12/A  AO1_12/Y  AO1_2/C  AO1_2/Y  AO1_17/C  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[6\]/CLK  \DFN1C0_MEM_RADDR\[6\]/Q  XOR2_63/A  XOR2_63/Y  AND2_26/A  AND2_26/Y  AO1_44/A  AO1_44/Y  AO1_27/C  AO1_27/Y  \XOR2_RBINNXTSHIFT\[8\]/B  \XOR2_RBINNXTSHIFT\[8\]/Y  INV_2/A  INV_2/Y  XOR2_90/B  XOR2_90/Y  AO1_12/A  AO1_12/Y  AO1_2/C  AO1_2/Y  AO1_17/C  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  \XOR2_RBINNXTSHIFT\[4\]/B  \XOR2_RBINNXTSHIFT\[4\]/Y  INV_18/A  INV_18/Y  XOR2_47/B  XOR2_47/Y  AO1_9/A  AO1_9/Y  AO1_10/C  AO1_10/Y  \XOR2_RDIFF\[5\]/B  \XOR2_RDIFF\[5\]/Y  \DFN1C0_RDCNT\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[5\]/CLK  \DFN1C0_MEM_RADDR\[5\]/Q  XOR2_30/A  XOR2_30/Y  AND2_72/B  AND2_72/Y  AND2_80/A  AND2_80/Y  AO1_27/A  AO1_27/Y  \XOR2_RBINNXTSHIFT\[8\]/B  \XOR2_RBINNXTSHIFT\[8\]/Y  INV_2/A  INV_2/Y  XOR2_90/B  XOR2_90/Y  AO1_12/A  AO1_12/Y  AO1_2/C  AO1_2/Y  AO1_17/C  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[6\]/CLK  \DFN1C0_MEM_RADDR\[6\]/Q  XOR2_63/A  XOR2_63/Y  AND2_26/A  AND2_26/Y  AND2_80/B  AND2_80/Y  AO1_27/A  AO1_27/Y  \XOR2_RBINNXTSHIFT\[8\]/B  \XOR2_RBINNXTSHIFT\[8\]/Y  INV_2/A  INV_2/Y  XOR2_90/B  XOR2_90/Y  AO1_12/A  AO1_12/Y  AO1_2/C  AO1_2/Y  AO1_17/C  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  AO1_5/B  AO1_5/Y  AO1_30/B  AO1_30/Y  \XOR2_RBINNXTSHIFT\[7\]/B  \XOR2_RBINNXTSHIFT\[7\]/Y  INV_9/A  INV_9/Y  AND2_68/B  AND2_68/Y  AO1_38/C  AO1_38/Y  \XOR2_RDIFF\[8\]/B  \XOR2_RDIFF\[8\]/Y  \DFN1C0_RDCNT\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[4\]/CLK  \DFN1C0_MEM_RADDR\[4\]/Q  XOR2_15/A  XOR2_15/Y  AND2_72/A  AND2_72/Y  AND2_80/A  AND2_80/Y  AO1_27/A  AO1_27/Y  \XOR2_RBINNXTSHIFT\[8\]/B  \XOR2_RBINNXTSHIFT\[8\]/Y  INV_2/A  INV_2/Y  XOR2_90/B  XOR2_90/Y  AO1_12/A  AO1_12/Y  AO1_2/C  AO1_2/Y  AO1_17/C  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[4\]/CLK  \DFN1C0_MEM_RADDR\[4\]/Q  AND2_5/A  AND2_5/Y  AO1_14/B  AO1_14/Y  AO1_5/C  AO1_5/Y  AO1_30/B  AO1_30/Y  \XOR2_RBINNXTSHIFT\[7\]/B  \XOR2_RBINNXTSHIFT\[7\]/Y  INV_9/A  INV_9/Y  XOR2_36/B  XOR2_36/Y  AND2_8/A  AND2_8/Y  AO1_2/A  AO1_2/Y  AO1_17/C  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  AO1_5/B  AO1_5/Y  AO1_30/B  AO1_30/Y  \XOR2_RBINNXTSHIFT\[7\]/B  \XOR2_RBINNXTSHIFT\[7\]/Y  XNOR2_18/A  XNOR2_18/Y  AND3_9/B  AND3_9/Y  AND3_8/A  AND3_8/Y  AND3_0/A  AND3_0/Y  AND2_EMPTYINT/A  AND2_EMPTYINT/Y  DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[5\]/CLK  \DFN1C0_MEM_RADDR\[5\]/Q  XOR2_30/A  XOR2_30/Y  AND2_72/B  AND2_72/Y  AO1_5/A  AO1_5/Y  AO1_30/B  AO1_30/Y  \XOR2_RBINNXTSHIFT\[7\]/B  \XOR2_RBINNXTSHIFT\[7\]/Y  INV_9/A  INV_9/Y  XOR2_36/B  XOR2_36/Y  AND2_8/A  AND2_8/Y  AO1_2/A  AO1_2/Y  AO1_17/C  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  AO1_27/B  AO1_27/Y  AO1_24/B  AO1_24/Y  AO1_49/B  AO1_49/Y  \XOR2_RBINNXTSHIFT\[11\]/B  \XOR2_RBINNXTSHIFT\[11\]/Y  INV_10/A  INV_10/Y  XOR2_7/B  XOR2_7/Y  \XOR2_RDIFF\[11\]/A  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  AO1_27/B  AO1_27/Y  AO1_24/B  AO1_24/Y  \XOR2_RBINNXTSHIFT\[10\]/B  \XOR2_RBINNXTSHIFT\[10\]/Y  INV_17/A  INV_17/Y  XOR2_86/B  XOR2_86/Y  \XOR2_RDIFF\[10\]/A  \XOR2_RDIFF\[10\]/Y  \DFN1C0_RDCNT\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1C0_FULL/CLK  DFN1C0_FULL/Q  NAND2_1/A  NAND2_1/Y  WE_pad_RNIJ5OT/A  WE_pad_RNIJ5OT/Y  \DFN1C0_MEM_WADDR\[0\]_RNI2CV51/B  \DFN1C0_MEM_WADDR\[0\]_RNI2CV51/Y  XOR2_35_RNI0Q7V1/B  XOR2_35_RNI0Q7V1/Y  AND2_9_RNIMNIF3/B  AND2_9_RNIMNIF3/Y  XOR2_71_RNI9KMC5/B  XOR2_71_RNI9KMC5/Y  XOR2_1_RNIG44U5/B  XOR2_1_RNIG44U5/Y  XOR2_85_RNI73N86/B  XOR2_85_RNI73N86/Y  DFN1C0_FULL_RNO_8/B  DFN1C0_FULL_RNO_8/Y  DFN1C0_FULL_RNO_5/B  DFN1C0_FULL_RNO_5/Y  DFN1C0_FULL_RNO_2/A  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  AO1_27/B  AO1_27/Y  AO1_13/B  AO1_13/Y  \XOR2_RBINNXTSHIFT\[9\]/B  \XOR2_RBINNXTSHIFT\[9\]/Y  INV_6/A  INV_6/Y  XOR2_42/B  XOR2_42/Y  \XOR2_RDIFF\[9\]/A  \XOR2_RDIFF\[9\]/Y  \DFN1C0_RDCNT\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  AO1_27/B  AO1_27/Y  \XOR2_RBINNXTSHIFT\[8\]/B  \XOR2_RBINNXTSHIFT\[8\]/Y  XNOR2_14/A  XNOR2_14/Y  AND3_9/C  AND3_9/Y  AND3_8/A  AND3_8/Y  AND3_0/A  AND3_0/Y  AND2_EMPTYINT/A  AND2_EMPTYINT/Y  DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  AO1_18/B  AO1_18/Y  \XOR2_RBINNXTSHIFT\[5\]/B  \XOR2_RBINNXTSHIFT\[5\]/Y  INV_16/A  INV_16/Y  XOR2_18/B  XOR2_18/Y  AO1_26/A  AO1_26/Y  \XOR2_RDIFF\[6\]/B  \XOR2_RDIFF\[6\]/Y  \DFN1C0_RDCNT\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  AO1_18/B  AO1_18/Y  \XOR2_RBINNXTSHIFT\[5\]/B  \XOR2_RBINNXTSHIFT\[5\]/Y  INV_16/A  INV_16/Y  AND2_50/B  AND2_50/Y  AO1_26/C  AO1_26/Y  \XOR2_RDIFF\[6\]/B  \XOR2_RDIFF\[6\]/Y  \DFN1C0_RDCNT\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  AO1_18/B  AO1_18/Y  \XOR2_RBINNXTSHIFT\[5\]/B  \XOR2_RBINNXTSHIFT\[5\]/Y  XNOR2_9/A  XNOR2_9/Y  AND3_6/C  AND3_6/Y  AND3_8/C  AND3_8/Y  AND3_0/A  AND3_0/Y  AND2_EMPTYINT/A  AND2_EMPTYINT/Y  DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1C0_FULL/CLK  DFN1C0_FULL/Q  NAND2_1/A  NAND2_1/Y  WE_pad_RNIJ5OT/A  WE_pad_RNIJ5OT/Y  \DFN1C0_MEM_WADDR\[0\]_RNI2CV51/B  \DFN1C0_MEM_WADDR\[0\]_RNI2CV51/Y  XOR2_35_RNI0Q7V1/B  XOR2_35_RNI0Q7V1/Y  AND2_9_RNIMNIF3/B  AND2_9_RNIMNIF3/Y  XOR2_1_RNI94AF7/B  XOR2_1_RNI94AF7/Y  XOR2_91_RNIT3TP7/B  XOR2_91_RNIT3TP7/Y  DFN1C0_FULL_RNO_9/B  DFN1C0_FULL_RNO_9/Y  DFN1C0_FULL_RNO_5/C  DFN1C0_FULL_RNO_5/Y  DFN1C0_FULL_RNO_2/A  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  AO1_5/B  AO1_5/Y  AO1_30/B  AO1_30/Y  \XOR2_RBINNXTSHIFT\[7\]/B  \XOR2_RBINNXTSHIFT\[7\]/Y  INV_9/A  INV_9/Y  XOR2_70/B  XOR2_70/Y  \XOR2_RDIFF\[7\]/A  \XOR2_RDIFF\[7\]/Y  \DFN1C0_RDCNT\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  AO1_5/B  AO1_5/Y  \XOR2_RBINNXTSHIFT\[6\]/B  \XOR2_RBINNXTSHIFT\[6\]/Y  XNOR2_16/A  XNOR2_16/Y  AND3_9/A  AND3_9/Y  AND3_8/A  AND3_8/Y  AND3_0/A  AND3_0/Y  AND2_EMPTYINT/A  AND2_EMPTYINT/Y  DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  AO1_27/B  AO1_27/Y  AO1_24/B  AO1_24/Y  AO1_49/B  AO1_49/Y  \XOR2_RBINNXTSHIFT\[11\]/B  \XOR2_RBINNXTSHIFT\[11\]/Y  XNOR2_20/A  XNOR2_20/Y  AND2_EMPTYINT/B  AND2_EMPTYINT/Y  DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[1\]/CLK  \DFN1C0_MEM_WADDR\[1\]/Q  AND2_62/A  AND2_62/Y  XOR2_35_RNI0Q7V1/C  XOR2_35_RNI0Q7V1/Y  AND2_9_RNIMNIF3/B  AND2_9_RNIMNIF3/Y  XOR2_71_RNI9KMC5/B  XOR2_71_RNI9KMC5/Y  XOR2_1_RNIG44U5/B  XOR2_1_RNIG44U5/Y  XOR2_85_RNI73N86/B  XOR2_85_RNI73N86/Y  DFN1C0_FULL_RNO_8/B  DFN1C0_FULL_RNO_8/Y  DFN1C0_FULL_RNO_5/B  DFN1C0_FULL_RNO_5/Y  DFN1C0_FULL_RNO_2/A  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[2\]/CLK  \DFN1C0_MEM_RADDR\[2\]/Q  AND2_21/A  AND2_21/Y  AO1_32/C  AO1_32/Y  \XOR2_RBINNXTSHIFT\[3\]/B  \XOR2_RBINNXTSHIFT\[3\]/Y  INV_5/A  INV_5/Y  XOR2_0/B  XOR2_0/Y  AND2_12/A  AND2_12/Y  AO1_10/A  AO1_10/Y  AO1_17/B  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  AO1_27/B  AO1_27/Y  AO1_24/B  AO1_24/Y  \XOR2_RBINNXTSHIFT\[10\]/B  \XOR2_RBINNXTSHIFT\[10\]/Y  XNOR2_21/A  XNOR2_21/Y  AND3_0/C  AND3_0/Y  AND2_EMPTYINT/A  AND2_EMPTYINT/Y  DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1C0_FULL/CLK  DFN1C0_FULL/Q  NAND2_1/A  NAND2_1/Y  WE_pad_RNIJ5OT/A  WE_pad_RNIJ5OT/Y  \DFN1C0_MEM_WADDR\[0\]_RNI2CV51/B  \DFN1C0_MEM_WADDR\[0\]_RNI2CV51/Y  XOR2_35_RNI0Q7V1/B  XOR2_35_RNI0Q7V1/Y  AND2_9_RNIMNIF3/B  AND2_9_RNIMNIF3/Y  XOR2_75_RNIS9R84/B  XOR2_75_RNIS9R84/Y  XOR2_44_RNIE4EJ4/B  XOR2_44_RNIE4EJ4/Y  DFN1C0_FULL_RNO_13/B  DFN1C0_FULL_RNO_13/Y  DFN1C0_FULL_RNO_7/C  DFN1C0_FULL_RNO_7/Y  DFN1C0_FULL_RNO_2/C  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[0\]/CLK  \DFN1C0_MEM_RADDR\[0\]/Q  \XOR2_RBINNXTSHIFT\[0\]/A  \XOR2_RBINNXTSHIFT\[0\]/Y  NOR2A_0/A  NOR2A_0/Y  INV_7/A  INV_7/Y  AND2_63/B  AND2_63/Y  OR3_0/C  OR3_0/Y  AO1_3/B  AO1_3/Y  AO1_10/B  AO1_10/Y  AO1_17/B  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[0\]/CLK  \DFN1C0_MEM_WADDR\[0\]/Q  \DFN1C0_MEM_WADDR\[0\]_RNI2CV51/A  \DFN1C0_MEM_WADDR\[0\]_RNI2CV51/Y  XOR2_35_RNI0Q7V1/B  XOR2_35_RNI0Q7V1/Y  AND2_9_RNIMNIF3/B  AND2_9_RNIMNIF3/Y  XOR2_71_RNI9KMC5/B  XOR2_71_RNI9KMC5/Y  XOR2_1_RNIG44U5/B  XOR2_1_RNIG44U5/Y  XOR2_85_RNI73N86/B  XOR2_85_RNI73N86/Y  DFN1C0_FULL_RNO_8/B  DFN1C0_FULL_RNO_8/Y  DFN1C0_FULL_RNO_5/B  DFN1C0_FULL_RNO_5/Y  DFN1C0_FULL_RNO_2/A  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[1\]/CLK  \DFN1C0_MEM_RADDR\[1\]/Q  XOR2_12/A  XOR2_12/Y  \XOR2_RBINNXTSHIFT\[1\]/A  \XOR2_RBINNXTSHIFT\[1\]/Y  INV_1/A  INV_1/Y  AND2_63/A  AND2_63/Y  OR3_0/C  OR3_0/Y  AO1_3/B  AO1_3/Y  AO1_10/B  AO1_10/Y  AO1_17/B  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  AO1_27/B  AO1_27/Y  AO1_13/B  AO1_13/Y  \XOR2_RBINNXTSHIFT\[9\]/B  \XOR2_RBINNXTSHIFT\[9\]/Y  XNOR2_8/A  XNOR2_8/Y  AND3_0/B  AND3_0/Y  AND2_EMPTYINT/A  AND2_EMPTYINT/Y  DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[2\]/CLK  \DFN1C0_MEM_RADDR\[2\]/Q  XOR2_13/A  XOR2_13/Y  AO1_32/A  AO1_32/Y  \XOR2_RBINNXTSHIFT\[3\]/B  \XOR2_RBINNXTSHIFT\[3\]/Y  INV_5/A  INV_5/Y  XOR2_0/B  XOR2_0/Y  AND2_12/A  AND2_12/Y  AO1_10/A  AO1_10/Y  AO1_17/B  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  AO1_27/B  AO1_27/Y  \XOR2_RBINNXTSHIFT\[8\]/B  \XOR2_RBINNXTSHIFT\[8\]/Y  INV_2/A  INV_2/Y  XOR2_46/B  XOR2_46/Y  \XOR2_RDIFF\[8\]/A  \XOR2_RDIFF\[8\]/Y  \DFN1C0_RDCNT\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[1\]/CLK  \DFN1C0_MEM_WADDR\[1\]/Q  XOR2_35/A  XOR2_35/Y  XOR2_35_RNI0Q7V1/A  XOR2_35_RNI0Q7V1/Y  AND2_9_RNIMNIF3/B  AND2_9_RNIMNIF3/Y  XOR2_71_RNI9KMC5/B  XOR2_71_RNI9KMC5/Y  XOR2_1_RNIG44U5/B  XOR2_1_RNIG44U5/Y  XOR2_85_RNI73N86/B  XOR2_85_RNI73N86/Y  DFN1C0_FULL_RNO_8/B  DFN1C0_FULL_RNO_8/Y  DFN1C0_FULL_RNO_5/B  DFN1C0_FULL_RNO_5/Y  DFN1C0_FULL_RNO_2/A  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1C0_FULL/CLK  DFN1C0_FULL/Q  NAND2_1/A  NAND2_1/Y  WE_pad_RNIJ5OT/A  WE_pad_RNIJ5OT/Y  \DFN1C0_MEM_WADDR\[0\]_RNI2CV51/B  \DFN1C0_MEM_WADDR\[0\]_RNI2CV51/Y  XOR2_35_RNI0Q7V1/B  XOR2_35_RNI0Q7V1/Y  AND2_9_RNIMNIF3/B  AND2_9_RNIMNIF3/Y  XOR2_71_RNI9KMC5/B  XOR2_71_RNI9KMC5/Y  XOR2_9_RNICFEF5/B  XOR2_9_RNICFEF5/Y  XNOR2_13/B  XNOR2_13/Y  DFN1C0_FULL_RNO_5/A  DFN1C0_FULL_RNO_5/Y  DFN1C0_FULL_RNO_2/A  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1C0_FULL/CLK  DFN1C0_FULL/Q  NAND2_1/A  NAND2_1/Y  WE_pad_RNIJ5OT/A  WE_pad_RNIJ5OT/Y  \DFN1C0_MEM_WADDR\[0\]_RNI2CV51/B  \DFN1C0_MEM_WADDR\[0\]_RNI2CV51/Y  XOR2_35_RNI0Q7V1/B  XOR2_35_RNI0Q7V1/Y  AND2_9_RNIMNIF3/B  AND2_9_RNIMNIF3/Y  XOR2_1_RNI94AF7/B  XOR2_1_RNI94AF7/Y  AO1_25_RNIR8M08/B  AO1_25_RNIR8M08/Y  XOR2_29_RNIG19B8/B  XOR2_29_RNIG19B8/Y  DFN1C0_FULL_RNO_4/B  DFN1C0_FULL_RNO_4/Y  DFN1C0_FULL_RNO_0/C  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[2\]/CLK  \DFN1C0_MEM_WADDR\[2\]/Q  AND2_13/A  AND2_13/Y  AND2_9_RNIN65R/B  AND2_9_RNIN65R/Y  AND2_9_RNIMNIF3/C  AND2_9_RNIMNIF3/Y  XOR2_71_RNI9KMC5/B  XOR2_71_RNI9KMC5/Y  XOR2_1_RNIG44U5/B  XOR2_1_RNIG44U5/Y  XOR2_85_RNI73N86/B  XOR2_85_RNI73N86/Y  DFN1C0_FULL_RNO_8/B  DFN1C0_FULL_RNO_8/Y  DFN1C0_FULL_RNO_5/B  DFN1C0_FULL_RNO_5/Y  DFN1C0_FULL_RNO_2/A  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[3\]/CLK  \DFN1C0_MEM_WADDR\[3\]/Q  AND2_9/A  AND2_9/Y  AND2_9_RNIN65R/C  AND2_9_RNIN65R/Y  AND2_9_RNIMNIF3/C  AND2_9_RNIMNIF3/Y  XOR2_71_RNI9KMC5/B  XOR2_71_RNI9KMC5/Y  XOR2_1_RNIG44U5/B  XOR2_1_RNIG44U5/Y  XOR2_85_RNI73N86/B  XOR2_85_RNI73N86/Y  DFN1C0_FULL_RNO_8/B  DFN1C0_FULL_RNO_8/Y  DFN1C0_FULL_RNO_5/B  DFN1C0_FULL_RNO_5/Y  DFN1C0_FULL_RNO_2/A  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1C0_FULL/CLK  DFN1C0_FULL/Q  NAND2_1/A  NAND2_1/Y  WE_pad_RNIJ5OT/A  WE_pad_RNIJ5OT/Y  \DFN1C0_MEM_WADDR\[0\]_RNI2CV51/B  \DFN1C0_MEM_WADDR\[0\]_RNI2CV51/Y  XOR2_35_RNI0Q7V1/B  XOR2_35_RNI0Q7V1/Y  AND2_9_RNIMNIF3/B  AND2_9_RNIMNIF3/Y  XOR2_1_RNI94AF7/B  XOR2_1_RNI94AF7/Y  AO1_25_RNIR8M08/B  AO1_25_RNIR8M08/Y  AND2_3_RNI6V5D8/B  AND2_3_RNI6V5D8/Y  XOR2_88_RNI0UON8/B  XOR2_88_RNI0UON8/Y  DFN1C0_FULL_RNO_1/B  DFN1C0_FULL_RNO_1/Y  DFN1C0_FULL_RNO/B  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1C0_FULL/CLK  DFN1C0_FULL/Q  NAND2_1/A  NAND2_1/Y  WE_pad_RNIJ5OT/A  WE_pad_RNIJ5OT/Y  \DFN1C0_MEM_WADDR\[0\]_RNI2CV51/B  \DFN1C0_MEM_WADDR\[0\]_RNI2CV51/Y  XOR2_35_RNI0Q7V1/B  XOR2_35_RNI0Q7V1/Y  AND2_9_RNIMNIF3/B  AND2_9_RNIMNIF3/Y  XOR2_1_RNI94AF7/B  XOR2_1_RNI94AF7/Y  XOR2_24_RNIBII88/B  XOR2_24_RNIBII88/Y  XOR2_43_RNISC5J8/B  XOR2_43_RNISC5J8/Y  DFN1C0_FULL_RNO_3/B  DFN1C0_FULL_RNO_3/Y  DFN1C0_FULL_RNO_0/B  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[3\]/CLK  \DFN1C0_MEM_WADDR\[3\]/Q  XOR2_80/A  XOR2_80/Y  AND2_9_RNIN65R/A  AND2_9_RNIN65R/Y  AND2_9_RNIMNIF3/C  AND2_9_RNIMNIF3/Y  XOR2_71_RNI9KMC5/B  XOR2_71_RNI9KMC5/Y  XOR2_1_RNIG44U5/B  XOR2_1_RNIG44U5/Y  XOR2_85_RNI73N86/B  XOR2_85_RNI73N86/Y  DFN1C0_FULL_RNO_8/B  DFN1C0_FULL_RNO_8/Y  DFN1C0_FULL_RNO_5/B  DFN1C0_FULL_RNO_5/Y  DFN1C0_FULL_RNO_2/A  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[3\]/CLK  \DFN1C0_MEM_WADDR\[3\]/Q  XOR2_80/A  XOR2_80/Y  XOR2_21_RNIVM5L/B  XOR2_21_RNIVM5L/Y  AND2_9_RNIMNIF3/A  AND2_9_RNIMNIF3/Y  XOR2_71_RNI9KMC5/B  XOR2_71_RNI9KMC5/Y  XOR2_1_RNIG44U5/B  XOR2_1_RNIG44U5/Y  XOR2_85_RNI73N86/B  XOR2_85_RNI73N86/Y  DFN1C0_FULL_RNO_8/B  DFN1C0_FULL_RNO_8/Y  DFN1C0_FULL_RNO_5/B  DFN1C0_FULL_RNO_5/Y  DFN1C0_FULL_RNO_2/A  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  \XOR2_RBINNXTSHIFT\[4\]/B  \XOR2_RBINNXTSHIFT\[4\]/Y  XNOR2_22/A  XNOR2_22/Y  AND3_6/B  AND3_6/Y  AND3_8/C  AND3_8/Y  AND3_0/A  AND3_0/Y  AND2_EMPTYINT/A  AND2_EMPTYINT/Y  DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  AO1_5/B  AO1_5/Y  \XOR2_RBINNXTSHIFT\[6\]/B  \XOR2_RBINNXTSHIFT\[6\]/Y  INV_8/A  INV_8/Y  XOR2_84/B  XOR2_84/Y  \XOR2_RDIFF\[6\]/A  \XOR2_RDIFF\[6\]/Y  \DFN1C0_RDCNT\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[6\]/CLK  \DFN1C0_MEM_RADDR\[6\]/Q  AND2_1/A  AND2_1/Y  AO1_30/C  AO1_30/Y  \XOR2_RBINNXTSHIFT\[7\]/B  \XOR2_RBINNXTSHIFT\[7\]/Y  INV_9/A  INV_9/Y  XOR2_36/B  XOR2_36/Y  AND2_8/A  AND2_8/Y  AO1_2/A  AO1_2/Y  AO1_17/C  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  AO1_18/B  AO1_18/Y  \XOR2_RBINNXTSHIFT\[5\]/B  \XOR2_RBINNXTSHIFT\[5\]/Y  INV_16/A  INV_16/Y  XOR2_78/B  XOR2_78/Y  \XOR2_RDIFF\[5\]/A  \XOR2_RDIFF\[5\]/Y  \DFN1C0_RDCNT\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[2\]/CLK  \DFN1C0_MEM_WADDR\[2\]/Q  XOR2_21/A  XOR2_21/Y  XOR2_21_RNIVM5L/A  XOR2_21_RNIVM5L/Y  AND2_9_RNIMNIF3/A  AND2_9_RNIMNIF3/Y  XOR2_71_RNI9KMC5/B  XOR2_71_RNI9KMC5/Y  XOR2_1_RNIG44U5/B  XOR2_1_RNIG44U5/Y  XOR2_85_RNI73N86/B  XOR2_85_RNI73N86/Y  DFN1C0_FULL_RNO_8/B  DFN1C0_FULL_RNO_8/Y  DFN1C0_FULL_RNO_5/B  DFN1C0_FULL_RNO_5/Y  DFN1C0_FULL_RNO_2/A  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  \XOR2_RBINNXTSHIFT\[2\]/B  \XOR2_RBINNXTSHIFT\[2\]/Y  INV_14/A  INV_14/Y  XOR2_11/B  XOR2_11/Y  AO1_3/A  AO1_3/Y  AO1_35/B  AO1_35/Y  \XOR2_RDIFF\[4\]/B  \XOR2_RDIFF\[4\]/Y  \DFN1C0_RDCNT\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[4\]/CLK  \DFN1C0_MEM_RADDR\[4\]/Q  AND2_5/A  AND2_5/Y  AO1_18/C  AO1_18/Y  \XOR2_RBINNXTSHIFT\[5\]/B  \XOR2_RBINNXTSHIFT\[5\]/Y  INV_16/A  INV_16/Y  AND2_50/B  AND2_50/Y  AO1_21/B  AO1_21/Y  AO1_2/B  AO1_2/Y  AO1_17/C  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[6\]/CLK  \DFN1C0_MEM_RADDR\[6\]/Q  XOR2_63/A  XOR2_63/Y  AO1_30/A  AO1_30/Y  \XOR2_RBINNXTSHIFT\[7\]/B  \XOR2_RBINNXTSHIFT\[7\]/Y  INV_9/A  INV_9/Y  XOR2_36/B  XOR2_36/Y  AND2_8/A  AND2_8/Y  AO1_2/A  AO1_2/Y  AO1_17/C  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[2\]/CLK  \DFN1C0_MEM_RADDR\[2\]/Q  XOR2_62/A  XOR2_62/Y  \XOR2_RBINNXTSHIFT\[2\]/A  \XOR2_RBINNXTSHIFT\[2\]/Y  INV_14/A  INV_14/Y  XOR2_11/B  XOR2_11/Y  AO1_3/A  AO1_3/Y  AO1_10/B  AO1_10/Y  AO1_17/B  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[4\]/CLK  \DFN1C0_MEM_RADDR\[4\]/Q  XOR2_15/A  XOR2_15/Y  AO1_18/A  AO1_18/Y  \XOR2_RBINNXTSHIFT\[5\]/B  \XOR2_RBINNXTSHIFT\[5\]/Y  INV_16/A  INV_16/Y  AND2_50/B  AND2_50/Y  AO1_21/B  AO1_21/Y  AO1_2/B  AO1_2/Y  AO1_17/C  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1C0_FULL/CLK  DFN1C0_FULL/Q  NAND2_1/A  NAND2_1/Y  WE_pad_RNIJ5OT/A  WE_pad_RNIJ5OT/Y  \DFN1C0_MEM_WADDR\[0\]_RNI2CV51/B  \DFN1C0_MEM_WADDR\[0\]_RNI2CV51/Y  XOR2_35_RNI0Q7V1/B  XOR2_35_RNI0Q7V1/Y  AND2_9_RNIMNIF3/B  AND2_9_RNIMNIF3/Y  XOR2_26_RNI8G5Q3/B  XOR2_26_RNI8G5Q3/Y  DFN1C0_FULL_RNO_12/B  DFN1C0_FULL_RNO_12/Y  DFN1C0_FULL_RNO_7/B  DFN1C0_FULL_RNO_7/Y  DFN1C0_FULL_RNO_2/C  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_32/B  AO1_32/Y  \XOR2_RBINNXTSHIFT\[3\]/B  \XOR2_RBINNXTSHIFT\[3\]/Y  INV_5/A  INV_5/Y  XOR2_0/B  XOR2_0/Y  AO1_35/A  AO1_35/Y  \XOR2_RDIFF\[4\]/B  \XOR2_RDIFF\[4\]/Y  \DFN1C0_RDCNT\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[4\]/CLK  \DFN1C0_MEM_RADDR\[4\]/Q  XOR2_74/A  XOR2_74/Y  \XOR2_RBINNXTSHIFT\[4\]/A  \XOR2_RBINNXTSHIFT\[4\]/Y  INV_18/A  INV_18/Y  XOR2_47/B  XOR2_47/Y  AO1_9/A  AO1_9/Y  AO1_10/C  AO1_10/Y  AO1_17/B  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[3\]/CLK  \DFN1C0_MEM_RADDR\[3\]/Q  XOR2_49/A  XOR2_49/Y  \XOR2_RBINNXTSHIFT\[3\]/A  \XOR2_RBINNXTSHIFT\[3\]/Y  INV_5/A  INV_5/Y  XOR2_0/B  XOR2_0/Y  AND2_12/A  AND2_12/Y  AO1_10/A  AO1_10/Y  AO1_17/B  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_32/B  AO1_32/Y  \XOR2_RBINNXTSHIFT\[3\]/B  \XOR2_RBINNXTSHIFT\[3\]/Y  XNOR2_12/A  XNOR2_12/Y  AND3_6/A  AND3_6/Y  AND3_8/C  AND3_8/Y  AND3_0/A  AND3_0/Y  AND2_EMPTYINT/A  AND2_EMPTYINT/Y  DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  \XOR2_RBINNXTSHIFT\[4\]/B  \XOR2_RBINNXTSHIFT\[4\]/Y  INV_18/A  INV_18/Y  XOR2_33/B  XOR2_33/Y  \XOR2_RDIFF\[4\]/A  \XOR2_RDIFF\[4\]/Y  \DFN1C0_RDCNT\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  \XOR2_RBINNXTSHIFT\[2\]/B  \XOR2_RBINNXTSHIFT\[2\]/Y  INV_14/A  INV_14/Y  XOR2_11/B  XOR2_11/Y  AO1_3/A  AO1_3/Y  \XOR2_RDIFF\[3\]/B  \XOR2_RDIFF\[3\]/Y  \DFN1C0_RDCNT\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[4\]/CLK  \DFN1C0_MEM_WADDR\[4\]/Q  AND2_66/A  AND2_66/Y  AND2_14_RNIB1U71/B  AND2_14_RNIB1U71/Y  AND2_19_RNI0Q6T2/B  AND2_19_RNI0Q6T2/Y  XOR2_1_RNI94AF7/C  XOR2_1_RNI94AF7/Y  XOR2_91_RNIT3TP7/B  XOR2_91_RNIT3TP7/Y  DFN1C0_FULL_RNO_9/B  DFN1C0_FULL_RNO_9/Y  DFN1C0_FULL_RNO_5/C  DFN1C0_FULL_RNO_5/Y  DFN1C0_FULL_RNO_2/A  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[0\]/CLK  \DFN1C0_MEM_WADDR\[0\]/Q  NOR2A_0/B  NOR2A_0/Y  INV_7/A  INV_7/Y  AND2_63/B  AND2_63/Y  OR3_0/C  OR3_0/Y  AO1_3/B  AO1_3/Y  AO1_10/B  AO1_10/Y  AO1_17/B  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[5\]/CLK  \DFN1C0_MEM_WADDR\[5\]/Q  AND2_14/A  AND2_14/Y  AND2_14_RNIB1U71/C  AND2_14_RNIB1U71/Y  AND2_19_RNI0Q6T2/B  AND2_19_RNI0Q6T2/Y  XOR2_1_RNI94AF7/C  XOR2_1_RNI94AF7/Y  XOR2_91_RNIT3TP7/B  XOR2_91_RNIT3TP7/Y  DFN1C0_FULL_RNO_9/B  DFN1C0_FULL_RNO_9/Y  DFN1C0_FULL_RNO_5/C  DFN1C0_FULL_RNO_5/Y  DFN1C0_FULL_RNO_2/A  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[6\]/CLK  \DFN1C0_MEM_WADDR\[6\]/Q  AND2_71/A  AND2_71/Y  AND2_19_RNIA1U71/B  AND2_19_RNIA1U71/Y  AND2_19_RNI0Q6T2/C  AND2_19_RNI0Q6T2/Y  XOR2_1_RNI94AF7/C  XOR2_1_RNI94AF7/Y  XOR2_91_RNIT3TP7/B  XOR2_91_RNIT3TP7/Y  DFN1C0_FULL_RNO_9/B  DFN1C0_FULL_RNO_9/Y  DFN1C0_FULL_RNO_5/C  DFN1C0_FULL_RNO_5/Y  DFN1C0_FULL_RNO_2/A  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  AO1_27/B  AO1_27/Y  AO1_24/B  AO1_24/Y  AO1_49/B  AO1_49/Y  \XOR2_RBINNXTSHIFT\[11\]/B  \XOR2_RBINNXTSHIFT\[11\]/Y  \DFN1C0_MEM_RADDR\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[7\]/CLK  \DFN1C0_MEM_WADDR\[7\]/Q  AND2_19/A  AND2_19/Y  AND2_19_RNIA1U71/C  AND2_19_RNIA1U71/Y  AND2_19_RNI0Q6T2/C  AND2_19_RNI0Q6T2/Y  XOR2_1_RNI94AF7/C  XOR2_1_RNI94AF7/Y  XOR2_91_RNIT3TP7/B  XOR2_91_RNIT3TP7/Y  DFN1C0_FULL_RNO_9/B  DFN1C0_FULL_RNO_9/Y  DFN1C0_FULL_RNO_5/C  DFN1C0_FULL_RNO_5/Y  DFN1C0_FULL_RNO_2/A  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[7\]/CLK  \DFN1C0_MEM_WADDR\[7\]/Q  XOR2_60/A  XOR2_60/Y  AND2_19_RNIA1U71/A  AND2_19_RNIA1U71/Y  AND2_19_RNI0Q6T2/C  AND2_19_RNI0Q6T2/Y  XOR2_1_RNI94AF7/C  XOR2_1_RNI94AF7/Y  XOR2_91_RNIT3TP7/B  XOR2_91_RNIT3TP7/Y  DFN1C0_FULL_RNO_9/B  DFN1C0_FULL_RNO_9/Y  DFN1C0_FULL_RNO_5/C  DFN1C0_FULL_RNO_5/Y  DFN1C0_FULL_RNO_2/A  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[5\]/CLK  \DFN1C0_MEM_WADDR\[5\]/Q  XOR2_71/A  XOR2_71/Y  AND2_14_RNIB1U71/A  AND2_14_RNIB1U71/Y  AND2_19_RNI0Q6T2/B  AND2_19_RNI0Q6T2/Y  XOR2_1_RNI94AF7/C  XOR2_1_RNI94AF7/Y  XOR2_91_RNIT3TP7/B  XOR2_91_RNIT3TP7/Y  DFN1C0_FULL_RNO_9/B  DFN1C0_FULL_RNO_9/Y  DFN1C0_FULL_RNO_5/C  DFN1C0_FULL_RNO_5/Y  DFN1C0_FULL_RNO_2/A  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[7\]/CLK  \DFN1C0_MEM_WADDR\[7\]/Q  XOR2_60/A  XOR2_60/Y  XOR2_1_RNIBNAD/B  XOR2_1_RNIBNAD/Y  AND2_19_RNI0Q6T2/A  AND2_19_RNI0Q6T2/Y  XOR2_1_RNI94AF7/C  XOR2_1_RNI94AF7/Y  XOR2_91_RNIT3TP7/B  XOR2_91_RNIT3TP7/Y  DFN1C0_FULL_RNO_9/B  DFN1C0_FULL_RNO_9/Y  DFN1C0_FULL_RNO_5/C  DFN1C0_FULL_RNO_5/Y  DFN1C0_FULL_RNO_2/A  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[6\]/CLK  \DFN1C0_MEM_WADDR\[6\]/Q  XOR2_1/A  XOR2_1/Y  XOR2_1_RNIBNAD/A  XOR2_1_RNIBNAD/Y  AND2_19_RNI0Q6T2/A  AND2_19_RNI0Q6T2/Y  XOR2_1_RNI94AF7/C  XOR2_1_RNI94AF7/Y  XOR2_91_RNIT3TP7/B  XOR2_91_RNIT3TP7/Y  DFN1C0_FULL_RNO_9/B  DFN1C0_FULL_RNO_9/Y  DFN1C0_FULL_RNO_5/C  DFN1C0_FULL_RNO_5/Y  DFN1C0_FULL_RNO_2/A  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[5\]/CLK  \DFN1C0_MEM_WADDR\[5\]/Q  XOR2_71/A  XOR2_71/Y  XOR2_71_RNI8R5L/B  XOR2_71_RNI8R5L/Y  XOR2_1_RNIJIG21/A  XOR2_1_RNIJIG21/Y  XOR2_1_RNI94AF7/A  XOR2_1_RNI94AF7/Y  XOR2_91_RNIT3TP7/B  XOR2_91_RNIT3TP7/Y  DFN1C0_FULL_RNO_9/B  DFN1C0_FULL_RNO_9/Y  DFN1C0_FULL_RNO_5/C  DFN1C0_FULL_RNO_5/Y  DFN1C0_FULL_RNO_2/A  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[6\]/CLK  \DFN1C0_MEM_WADDR\[6\]/Q  XOR2_1/A  XOR2_1/Y  XOR2_1_RNIBNAD/A  XOR2_1_RNIBNAD/Y  XOR2_1_RNIJIG21/B  XOR2_1_RNIJIG21/Y  XOR2_1_RNI94AF7/A  XOR2_1_RNI94AF7/Y  XOR2_91_RNIT3TP7/B  XOR2_91_RNIT3TP7/Y  DFN1C0_FULL_RNO_9/B  DFN1C0_FULL_RNO_9/Y  DFN1C0_FULL_RNO_5/C  DFN1C0_FULL_RNO_5/Y  DFN1C0_FULL_RNO_2/A  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1C0_FULL/CLK  DFN1C0_FULL/Q  NAND2_1/A  NAND2_1/Y  WE_pad_RNIJ5OT/A  WE_pad_RNIJ5OT/Y  \DFN1C0_MEM_WADDR\[0\]_RNI2CV51/B  \DFN1C0_MEM_WADDR\[0\]_RNI2CV51/Y  XOR2_35_RNI0Q7V1/B  XOR2_35_RNI0Q7V1/Y  XOR2_21_RNIL1GO2/B  XOR2_21_RNIL1GO2/Y  XOR2_72_RNI8V233/B  XOR2_72_RNI8V233/Y  DFN1C0_FULL_RNO_11/B  DFN1C0_FULL_RNO_11/Y  DFN1C0_FULL_RNO_7/A  DFN1C0_FULL_RNO_7/Y  DFN1C0_FULL_RNO_2/C  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[8\]/CLK  \DFN1C0_MEM_RADDR\[8\]/Q  AND2_32/A  AND2_32/Y  AO1_43/B  AO1_43/Y  AO1_24/C  AO1_24/Y  \XOR2_RBINNXTSHIFT\[10\]/B  \XOR2_RBINNXTSHIFT\[10\]/Y  INV_17/A  INV_17/Y  XOR2_83/B  XOR2_83/Y  AO1_41/A  AO1_41/Y  AO1_4/C  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[9\]/CLK  \DFN1C0_MEM_RADDR\[9\]/Q  AND2_44/A  AND2_44/Y  AO1_43/C  AO1_43/Y  AO1_24/C  AO1_24/Y  \XOR2_RBINNXTSHIFT\[10\]/B  \XOR2_RBINNXTSHIFT\[10\]/Y  INV_17/A  INV_17/Y  XOR2_83/B  XOR2_83/Y  AO1_41/A  AO1_41/Y  AO1_4/C  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[9\]/CLK  \DFN1C0_MEM_RADDR\[9\]/Q  XOR2_79/A  XOR2_79/Y  AO1_43/A  AO1_43/Y  AO1_24/C  AO1_24/Y  \XOR2_RBINNXTSHIFT\[10\]/B  \XOR2_RBINNXTSHIFT\[10\]/Y  INV_17/A  INV_17/Y  XOR2_83/B  XOR2_83/Y  AO1_41/A  AO1_41/Y  AO1_4/C  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[4\]/CLK  \DFN1C0_MEM_WADDR\[4\]/Q  XOR2_75/A  XOR2_75/Y  XOR2_71_RNI8R5L/A  XOR2_71_RNI8R5L/Y  XOR2_1_RNIJIG21/A  XOR2_1_RNIJIG21/Y  XOR2_1_RNI94AF7/A  XOR2_1_RNI94AF7/Y  XOR2_91_RNIT3TP7/B  XOR2_91_RNIT3TP7/Y  DFN1C0_FULL_RNO_9/B  DFN1C0_FULL_RNO_9/Y  DFN1C0_FULL_RNO_5/C  DFN1C0_FULL_RNO_5/Y  DFN1C0_FULL_RNO_2/A  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[8\]/CLK  \DFN1C0_MEM_RADDR\[8\]/Q  XOR2_82/A  XOR2_82/Y  \XOR2_RBINNXTSHIFT\[8\]/A  \XOR2_RBINNXTSHIFT\[8\]/Y  INV_2/A  INV_2/Y  XOR2_90/B  XOR2_90/Y  AO1_12/A  AO1_12/Y  AO1_2/C  AO1_2/Y  AO1_17/C  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[6\]/CLK  \DFN1C0_MEM_RADDR\[6\]/Q  XOR2_37/A  XOR2_37/Y  \XOR2_RBINNXTSHIFT\[6\]/A  \XOR2_RBINNXTSHIFT\[6\]/Y  INV_8/A  INV_8/Y  XOR2_41/B  XOR2_41/Y  AO1_21/A  AO1_21/Y  AO1_2/B  AO1_2/Y  AO1_17/C  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[4\]/CLK  \DFN1C0_MEM_WADDR\[4\]/Q  AND2_66/A  AND2_66/Y  AND2_14_RNIB1U71/B  AND2_14_RNIB1U71/Y  XOR2_71_RNI9KMC5/C  XOR2_71_RNI9KMC5/Y  XOR2_1_RNIG44U5/B  XOR2_1_RNIG44U5/Y  XOR2_85_RNI73N86/B  XOR2_85_RNI73N86/Y  DFN1C0_FULL_RNO_8/B  DFN1C0_FULL_RNO_8/Y  DFN1C0_FULL_RNO_5/B  DFN1C0_FULL_RNO_5/Y  DFN1C0_FULL_RNO_2/A  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[7\]/CLK  \DFN1C0_MEM_RADDR\[7\]/Q  XOR2_92/A  XOR2_92/Y  \XOR2_RBINNXTSHIFT\[7\]/A  \XOR2_RBINNXTSHIFT\[7\]/Y  INV_9/A  INV_9/Y  XOR2_36/B  XOR2_36/Y  AND2_8/A  AND2_8/Y  AO1_2/A  AO1_2/Y  AO1_17/C  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[9\]/CLK  \DFN1C0_MEM_RADDR\[9\]/Q  XOR2_79/A  XOR2_79/Y  AND2_42/B  AND2_42/Y  AO1_24/A  AO1_24/Y  \XOR2_RBINNXTSHIFT\[10\]/B  \XOR2_RBINNXTSHIFT\[10\]/Y  INV_17/A  INV_17/Y  XOR2_83/B  XOR2_83/Y  AO1_41/A  AO1_41/Y  AO1_4/C  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[8\]/CLK  \DFN1C0_MEM_RADDR\[8\]/Q  XOR2_19/A  XOR2_19/Y  AND2_42/A  AND2_42/Y  AO1_24/A  AO1_24/Y  \XOR2_RBINNXTSHIFT\[10\]/B  \XOR2_RBINNXTSHIFT\[10\]/Y  INV_17/A  INV_17/Y  XOR2_83/B  XOR2_83/Y  AO1_41/A  AO1_41/Y  AO1_4/C  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[5\]/CLK  \DFN1C0_MEM_WADDR\[5\]/Q  XOR2_71/A  XOR2_71/Y  XOR2_71_RNI8R5L/B  XOR2_71_RNI8R5L/Y  XOR2_71_RNI9KMC5/A  XOR2_71_RNI9KMC5/Y  XOR2_1_RNIG44U5/B  XOR2_1_RNIG44U5/Y  XOR2_85_RNI73N86/B  XOR2_85_RNI73N86/Y  DFN1C0_FULL_RNO_8/B  DFN1C0_FULL_RNO_8/Y  DFN1C0_FULL_RNO_5/B  DFN1C0_FULL_RNO_5/Y  DFN1C0_FULL_RNO_2/A  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[5\]/CLK  \DFN1C0_MEM_RADDR\[5\]/Q  XOR2_34/A  XOR2_34/Y  \XOR2_RBINNXTSHIFT\[5\]/A  \XOR2_RBINNXTSHIFT\[5\]/Y  INV_16/A  INV_16/Y  AND2_50/B  AND2_50/Y  AO1_21/B  AO1_21/Y  AO1_2/B  AO1_2/Y  AO1_17/C  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  \XOR2_RBINNXTSHIFT\[2\]/B  \XOR2_RBINNXTSHIFT\[2\]/Y  XNOR2_11/A  XNOR2_11/Y  AND3_7/C  AND3_7/Y  AND3_8/B  AND3_8/Y  AND3_0/A  AND3_0/Y  AND2_EMPTYINT/A  AND2_EMPTYINT/Y  DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_32/B  AO1_32/Y  \XOR2_RBINNXTSHIFT\[3\]/B  \XOR2_RBINNXTSHIFT\[3\]/Y  INV_5/A  INV_5/Y  XOR2_39/B  XOR2_39/Y  \XOR2_RDIFF\[3\]/A  \XOR2_RDIFF\[3\]/Y  \DFN1C0_RDCNT\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1C0_FULL/CLK  DFN1C0_FULL/Q  NAND2_1/A  NAND2_1/Y  WE_pad_RNIJ5OT/A  WE_pad_RNIJ5OT/Y  \DFN1C0_MEM_WADDR\[0\]_RNI2CV51/B  \DFN1C0_MEM_WADDR\[0\]_RNI2CV51/Y  XOR2_35_RNI0Q7V1/B  XOR2_35_RNI0Q7V1/Y  AND2_9_RNIMNIF3/B  AND2_9_RNIMNIF3/Y  XOR2_1_RNI94AF7/B  XOR2_1_RNI94AF7/Y  AO1_25_RNIR8M08/B  AO1_25_RNIR8M08/Y  AND2_3_RNI6V5D8/B  AND2_3_RNI6V5D8/Y  XOR2_88_RNI0UON8/B  XOR2_88_RNI0UON8/Y  \DFN1C0_MEM_WADDR\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  AO1_27/B  AO1_27/Y  AO1_24/B  AO1_24/Y  \XOR2_RBINNXTSHIFT\[10\]/B  \XOR2_RBINNXTSHIFT\[10\]/Y  \DFN1C0_MEM_RADDR\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  AO1_27/B  AO1_27/Y  AO1_13/B  AO1_13/Y  \XOR2_RBINNXTSHIFT\[9\]/B  \XOR2_RBINNXTSHIFT\[9\]/Y  \DFN1C0_MEM_RADDR\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1C0_FULL/CLK  DFN1C0_FULL/Q  NAND2_1/A  NAND2_1/Y  WE_pad_RNIJ5OT/A  WE_pad_RNIJ5OT/Y  \DFN1C0_MEM_WADDR\[0\]_RNI2CV51/B  \DFN1C0_MEM_WADDR\[0\]_RNI2CV51/Y  XOR2_35_RNI0Q7V1/B  XOR2_35_RNI0Q7V1/Y  XOR2_68_RNIOMQ92/B  XOR2_68_RNIOMQ92/Y  DFN1C0_FULL_RNO_10/B  DFN1C0_FULL_RNO_10/Y  DFN1C0_FULL_RNO_6/C  DFN1C0_FULL_RNO_6/Y  DFN1C0_FULL_RNO_2/B  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  AO1_5/B  AO1_5/Y  AO1_30/B  AO1_30/Y  \XOR2_RBINNXTSHIFT\[7\]/B  \XOR2_RBINNXTSHIFT\[7\]/Y  \DFN1C0_MEM_RADDR\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[8\]/CLK  \DFN1C0_MEM_RADDR\[8\]/Q  AND2_32/A  AND2_32/Y  AO1_13/C  AO1_13/Y  \XOR2_RBINNXTSHIFT\[9\]/B  \XOR2_RBINNXTSHIFT\[9\]/Y  INV_6/A  INV_6/Y  XOR2_14/B  XOR2_14/Y  AND2_30/A  AND2_30/Y  AO1_4/A  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[8\]/CLK  \DFN1C0_MEM_RADDR\[8\]/Q  XOR2_19/A  XOR2_19/Y  AO1_13/A  AO1_13/Y  \XOR2_RBINNXTSHIFT\[9\]/B  \XOR2_RBINNXTSHIFT\[9\]/Y  INV_6/A  INV_6/Y  XOR2_14/B  XOR2_14/Y  AND2_30/A  AND2_30/Y  AO1_4/A  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[1\]/CLK  \DFN1C0_MEM_WADDR\[1\]/Q  AND2_23/A  AND2_23/Y  OR3_0/B  OR3_0/Y  AO1_3/B  AO1_3/Y  AO1_10/B  AO1_10/Y  AO1_17/B  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  \XOR2_RBINNXTSHIFT\[2\]/B  \XOR2_RBINNXTSHIFT\[2\]/Y  INV_14/A  INV_14/Y  XOR2_67/B  XOR2_67/Y  \XOR2_RDIFF\[2\]/A  \XOR2_RDIFF\[2\]/Y  \DFN1C0_RDCNT\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1C0_FULL/CLK  DFN1C0_FULL/Q  NAND2_1/A  NAND2_1/Y  WE_pad_RNIJ5OT/A  WE_pad_RNIJ5OT/Y  \DFN1C0_MEM_WADDR\[0\]_RNI2CV51/B  \DFN1C0_MEM_WADDR\[0\]_RNI2CV51/Y  XOR2_35_RNI0Q7V1/B  XOR2_35_RNI0Q7V1/Y  AND2_9_RNIMNIF3/B  AND2_9_RNIMNIF3/Y  XOR2_1_RNI94AF7/B  XOR2_1_RNI94AF7/Y  AO1_25_RNIR8M08/B  AO1_25_RNIR8M08/Y  XOR2_29_RNIG19B8/B  XOR2_29_RNIG19B8/Y  \DFN1C0_MEM_WADDR\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[1\]/CLK  \DFN1C0_MEM_WADDR\[1\]/Q  AND2_35/A  AND2_35/Y  OR3_0/A  OR3_0/Y  AO1_3/B  AO1_3/Y  AO1_10/B  AO1_10/Y  AO1_17/B  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1C0_FULL/CLK  DFN1C0_FULL/Q  NAND2_1/A  NAND2_1/Y  WE_pad_RNIJ5OT/A  WE_pad_RNIJ5OT/Y  \DFN1C0_MEM_WADDR\[0\]_RNI2CV51/B  \DFN1C0_MEM_WADDR\[0\]_RNI2CV51/Y  XOR2_35_RNI0Q7V1/B  XOR2_35_RNI0Q7V1/Y  AND2_9_RNIMNIF3/B  AND2_9_RNIMNIF3/Y  XOR2_1_RNI94AF7/B  XOR2_1_RNI94AF7/Y  XOR2_24_RNIBII88/B  XOR2_24_RNIBII88/Y  XOR2_43_RNISC5J8/B  XOR2_43_RNISC5J8/Y  \DFN1C0_MEM_WADDR\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  \XOR2_RBINNXTSHIFT\[0\]/B  \XOR2_RBINNXTSHIFT\[0\]/Y  NOR2A_0/A  NOR2A_0/Y  INV_7/A  INV_7/Y  AND2_63/B  AND2_63/Y  OR3_0/C  OR3_0/Y  \XOR2_RDIFF\[2\]/B  \XOR2_RDIFF\[2\]/Y  \DFN1C0_RDCNT\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  AO1_27/B  AO1_27/Y  \XOR2_RBINNXTSHIFT\[8\]/B  \XOR2_RBINNXTSHIFT\[8\]/Y  \DFN1C0_MEM_RADDR\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  \XOR2_RBINNXTSHIFT\[1\]/B  \XOR2_RBINNXTSHIFT\[1\]/Y  XNOR2_6/A  XNOR2_6/Y  AND3_7/B  AND3_7/Y  AND3_8/B  AND3_8/Y  AND3_0/A  AND3_0/Y  AND2_EMPTYINT/A  AND2_EMPTYINT/Y  DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[4\]/CLK  \DFN1C0_MEM_WADDR\[4\]/Q  AND2_66/A  AND2_66/Y  XOR2_75_RNIS9R84/C  XOR2_75_RNIS9R84/Y  XOR2_44_RNIE4EJ4/B  XOR2_44_RNIE4EJ4/Y  DFN1C0_FULL_RNO_13/B  DFN1C0_FULL_RNO_13/Y  DFN1C0_FULL_RNO_7/C  DFN1C0_FULL_RNO_7/Y  DFN1C0_FULL_RNO_2/C  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1C0_FULL/CLK  DFN1C0_FULL/Q  NAND2_1/A  NAND2_1/Y  WE_pad_RNIJ5OT/A  WE_pad_RNIJ5OT/Y  \DFN1C0_MEM_WADDR\[0\]_RNI2CV51/B  \DFN1C0_MEM_WADDR\[0\]_RNI2CV51/Y  XOR2_35_RNI0Q7V1/B  XOR2_35_RNI0Q7V1/Y  AND2_9_RNIMNIF3/B  AND2_9_RNIMNIF3/Y  XOR2_71_RNI9KMC5/B  XOR2_71_RNI9KMC5/Y  XOR2_1_RNIG44U5/B  XOR2_1_RNIG44U5/Y  XOR2_85_RNI73N86/B  XOR2_85_RNI73N86/Y  \DFN1C0_MEM_WADDR\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  AO1_5/B  AO1_5/Y  \XOR2_RBINNXTSHIFT\[6\]/B  \XOR2_RBINNXTSHIFT\[6\]/Y  \DFN1C0_MEM_RADDR\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[4\]/CLK  \DFN1C0_MEM_WADDR\[4\]/Q  XOR2_75/A  XOR2_75/Y  XOR2_75_RNIS9R84/A  XOR2_75_RNIS9R84/Y  XOR2_44_RNIE4EJ4/B  XOR2_44_RNIE4EJ4/Y  DFN1C0_FULL_RNO_13/B  DFN1C0_FULL_RNO_13/Y  DFN1C0_FULL_RNO_7/C  DFN1C0_FULL_RNO_7/Y  DFN1C0_FULL_RNO_2/C  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[2\]/CLK  \DFN1C0_MEM_WADDR\[2\]/Q  AND2_13/A  AND2_13/Y  XOR2_21_RNIL1GO2/C  XOR2_21_RNIL1GO2/Y  XOR2_72_RNI8V233/B  XOR2_72_RNI8V233/Y  DFN1C0_FULL_RNO_11/B  DFN1C0_FULL_RNO_11/Y  DFN1C0_FULL_RNO_7/A  DFN1C0_FULL_RNO_7/Y  DFN1C0_FULL_RNO_2/C  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  AO1_18/B  AO1_18/Y  \XOR2_RBINNXTSHIFT\[5\]/B  \XOR2_RBINNXTSHIFT\[5\]/Y  \DFN1C0_MEM_RADDR\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[6\]/CLK  \DFN1C0_MEM_WADDR\[6\]/Q  AND2_71/A  AND2_71/Y  XOR2_1_RNIG44U5/C  XOR2_1_RNIG44U5/Y  XOR2_85_RNI73N86/B  XOR2_85_RNI73N86/Y  DFN1C0_FULL_RNO_8/B  DFN1C0_FULL_RNO_8/Y  DFN1C0_FULL_RNO_5/B  DFN1C0_FULL_RNO_5/Y  DFN1C0_FULL_RNO_2/A  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[2\]/CLK  \DFN1C0_MEM_WADDR\[2\]/Q  XOR2_21/A  XOR2_21/Y  XOR2_21_RNIL1GO2/A  XOR2_21_RNIL1GO2/Y  XOR2_72_RNI8V233/B  XOR2_72_RNI8V233/Y  DFN1C0_FULL_RNO_11/B  DFN1C0_FULL_RNO_11/Y  DFN1C0_FULL_RNO_7/A  DFN1C0_FULL_RNO_7/Y  DFN1C0_FULL_RNO_2/C  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1C0_FULL/CLK  DFN1C0_FULL/Q  NAND2_1/A  NAND2_1/Y  WE_pad_RNIJ5OT/A  WE_pad_RNIJ5OT/Y  \DFN1C0_MEM_WADDR\[0\]_RNI2CV51/B  \DFN1C0_MEM_WADDR\[0\]_RNI2CV51/Y  \XOR2_WBINNXTSHIFT\[1\]/B  \XOR2_WBINNXTSHIFT\[1\]/Y  XNOR2_15/B  XNOR2_15/Y  DFN1C0_FULL_RNO_6/B  DFN1C0_FULL_RNO_6/Y  DFN1C0_FULL_RNO_2/B  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[6\]/CLK  \DFN1C0_MEM_WADDR\[6\]/Q  XOR2_1/A  XOR2_1/Y  XOR2_1_RNIG44U5/A  XOR2_1_RNIG44U5/Y  XOR2_85_RNI73N86/B  XOR2_85_RNI73N86/Y  DFN1C0_FULL_RNO_8/B  DFN1C0_FULL_RNO_8/Y  DFN1C0_FULL_RNO_5/B  DFN1C0_FULL_RNO_5/Y  DFN1C0_FULL_RNO_2/A  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[2\]/CLK  \DFN1C0_MEM_WADDR\[2\]/Q  AND2_52/A  AND2_52/Y  AO1_3/C  AO1_3/Y  AO1_10/B  AO1_10/Y  AO1_17/B  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[10\]/CLK  \DFN1C0_MEM_RADDR\[10\]/Q  XOR2_51/A  XOR2_51/Y  \XOR2_RBINNXTSHIFT\[10\]/A  \XOR2_RBINNXTSHIFT\[10\]/Y  INV_17/A  INV_17/Y  XOR2_83/B  XOR2_83/Y  AO1_41/A  AO1_41/Y  AO1_4/C  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[10\]/CLK  \DFN1C0_MEM_RADDR\[10\]/Q  XOR2_51/A  XOR2_51/Y  \XOR2_RBINNXTSHIFT\[10\]/A  \XOR2_RBINNXTSHIFT\[10\]/Y  INV_17/A  INV_17/Y  XOR2_83/B  XOR2_83/Y  AND2_30/B  AND2_30/Y  AO1_4/A  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1C0_FULL/CLK  DFN1C0_FULL/Q  NAND2_1/A  NAND2_1/Y  WE_pad_RNIJ5OT/A  WE_pad_RNIJ5OT/Y  \DFN1C0_MEM_WADDR\[0\]_RNI2CV51/B  \DFN1C0_MEM_WADDR\[0\]_RNI2CV51/Y  XOR2_35_RNI0Q7V1/B  XOR2_35_RNI0Q7V1/Y  AND2_9_RNIMNIF3/B  AND2_9_RNIMNIF3/Y  XOR2_1_RNI94AF7/B  XOR2_1_RNI94AF7/Y  XOR2_91_RNIT3TP7/B  XOR2_91_RNIT3TP7/Y  \DFN1C0_MEM_WADDR\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[9\]/CLK  \DFN1C0_MEM_RADDR\[9\]/Q  XOR2_16/A  XOR2_16/Y  \XOR2_RBINNXTSHIFT\[9\]/A  \XOR2_RBINNXTSHIFT\[9\]/Y  INV_6/A  INV_6/Y  XOR2_14/B  XOR2_14/Y  AND2_30/A  AND2_30/Y  AO1_4/A  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[9\]/CLK  \DFN1C0_MEM_RADDR\[9\]/Q  XOR2_16/A  XOR2_16/Y  \XOR2_RBINNXTSHIFT\[9\]/A  \XOR2_RBINNXTSHIFT\[9\]/Y  INV_6/A  INV_6/Y  AND2_56/B  AND2_56/Y  AO1_41/B  AO1_41/Y  AO1_4/C  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  \XOR2_RBINNXTSHIFT\[0\]/B  \XOR2_RBINNXTSHIFT\[0\]/Y  XNOR2_10/A  XNOR2_10/Y  AND3_7/A  AND3_7/Y  AND3_8/B  AND3_8/Y  AND3_0/A  AND3_0/Y  AND2_EMPTYINT/A  AND2_EMPTYINT/Y  DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[2\]/CLK  \DFN1C0_MEM_WADDR\[2\]/Q  XOR2_11/A  XOR2_11/Y  AO1_3/A  AO1_3/Y  AO1_10/B  AO1_10/Y  AO1_17/B  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[3\]/CLK  \DFN1C0_MEM_WADDR\[3\]/Q  AND2_84/A  AND2_84/Y  AO1_9/B  AO1_9/Y  AO1_10/C  AO1_10/Y  AO1_17/B  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[8\]/CLK  \DFN1C0_MEM_WADDR\[8\]/Q  AND2_77/A  AND2_77/Y  AO1_25/B  AO1_25/Y  AO1_25_RNIR8M08/C  AO1_25_RNIR8M08/Y  XOR2_29_RNIG19B8/B  XOR2_29_RNIG19B8/Y  DFN1C0_FULL_RNO_4/B  DFN1C0_FULL_RNO_4/Y  DFN1C0_FULL_RNO_0/C  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[4\]/CLK  \DFN1C0_MEM_WADDR\[4\]/Q  AND2_48/A  AND2_48/Y  AO1_9/C  AO1_9/Y  AO1_10/C  AO1_10/Y  AO1_17/B  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[9\]/CLK  \DFN1C0_MEM_WADDR\[9\]/Q  AND2_67/A  AND2_67/Y  AO1_25/C  AO1_25/Y  AO1_25_RNIR8M08/C  AO1_25_RNIR8M08/Y  XOR2_29_RNIG19B8/B  XOR2_29_RNIG19B8/Y  DFN1C0_FULL_RNO_4/B  DFN1C0_FULL_RNO_4/Y  DFN1C0_FULL_RNO_0/C  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  \XOR2_RBINNXTSHIFT\[1\]/B  \XOR2_RBINNXTSHIFT\[1\]/Y  INV_1/A  INV_1/Y  XOR2_76/B  XOR2_76/Y  \XNOR2_RDIFF\[1\]/A  \XNOR2_RDIFF\[1\]/Y  \DFN1C0_RDCNT\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[9\]/CLK  \DFN1C0_MEM_WADDR\[9\]/Q  XOR2_53/A  XOR2_53/Y  AO1_25/A  AO1_25/Y  AO1_25_RNIR8M08/C  AO1_25_RNIR8M08/Y  XOR2_29_RNIG19B8/B  XOR2_29_RNIG19B8/Y  DFN1C0_FULL_RNO_4/B  DFN1C0_FULL_RNO_4/Y  DFN1C0_FULL_RNO_0/C  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1C0_FULL/CLK  DFN1C0_FULL/Q  NAND2_1/A  NAND2_1/Y  WE_pad_RNIJ5OT/A  WE_pad_RNIJ5OT/Y  \DFN1C0_MEM_WADDR\[0\]_RNI2CV51/B  \DFN1C0_MEM_WADDR\[0\]_RNI2CV51/Y  XOR2_35_RNI0Q7V1/B  XOR2_35_RNI0Q7V1/Y  AND2_9_RNIMNIF3/B  AND2_9_RNIMNIF3/Y  XOR2_71_RNI9KMC5/B  XOR2_71_RNI9KMC5/Y  XOR2_9_RNICFEF5/B  XOR2_9_RNICFEF5/Y  \DFN1C0_MEM_WADDR\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[4\]/CLK  \DFN1C0_MEM_WADDR\[4\]/Q  XOR2_47/A  XOR2_47/Y  AO1_9/A  AO1_9/Y  AO1_10/C  AO1_10/Y  AO1_17/B  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1C0_FULL/CLK  DFN1C0_FULL/Q  NAND2_1/A  NAND2_1/Y  WE_pad_RNIJ5OT/A  WE_pad_RNIJ5OT/Y  \DFN1C0_MEM_WADDR\[0\]_RNI2CV51/B  \DFN1C0_MEM_WADDR\[0\]_RNI2CV51/Y  XOR2_35_RNI0Q7V1/B  XOR2_35_RNI0Q7V1/Y  AND2_9_RNIMNIF3/B  AND2_9_RNIMNIF3/Y  XOR2_75_RNIS9R84/B  XOR2_75_RNIS9R84/Y  XOR2_44_RNIE4EJ4/B  XOR2_44_RNIE4EJ4/Y  \DFN1C0_MEM_WADDR\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[9\]/CLK  \DFN1C0_MEM_WADDR\[9\]/Q  XOR2_53/A  XOR2_53/Y  AND2_61/B  AND2_61/Y  AO1_25_RNIR8M08/A  AO1_25_RNIR8M08/Y  XOR2_29_RNIG19B8/B  XOR2_29_RNIG19B8/Y  DFN1C0_FULL_RNO_4/B  DFN1C0_FULL_RNO_4/Y  DFN1C0_FULL_RNO_0/C  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_11/B  AO1_11/Y  \XOR2_RBINNXTSHIFT\[4\]/B  \XOR2_RBINNXTSHIFT\[4\]/Y  \DFN1C0_MEM_RADDR\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[8\]/CLK  \DFN1C0_MEM_WADDR\[8\]/Q  XOR2_24/A  XOR2_24/Y  AND2_61/A  AND2_61/Y  AO1_25_RNIR8M08/A  AO1_25_RNIR8M08/Y  XOR2_29_RNIG19B8/B  XOR2_29_RNIG19B8/Y  DFN1C0_FULL_RNO_4/B  DFN1C0_FULL_RNO_4/Y  DFN1C0_FULL_RNO_0/C  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[3\]/CLK  \DFN1C0_MEM_WADDR\[3\]/Q  XOR2_0/A  XOR2_0/Y  AND2_12/A  AND2_12/Y  AO1_10/A  AO1_10/Y  AO1_17/B  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1C0_FULL/CLK  DFN1C0_FULL/Q  NAND2_1/A  NAND2_1/Y  WE_pad_RNIJ5OT/A  WE_pad_RNIJ5OT/Y  \XOR2_WBINNXTSHIFT\[0\]/B  \XOR2_WBINNXTSHIFT\[0\]/Y  XNOR2_1/B  XNOR2_1/Y  DFN1C0_FULL_RNO_6/A  DFN1C0_FULL_RNO_6/Y  DFN1C0_FULL_RNO_2/B  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[5\]/CLK  \DFN1C0_MEM_WADDR\[5\]/Q  XOR2_44/A  XOR2_44/Y  XOR2_44_RNIE4EJ4/A  XOR2_44_RNIE4EJ4/Y  DFN1C0_FULL_RNO_13/B  DFN1C0_FULL_RNO_13/Y  DFN1C0_FULL_RNO_7/C  DFN1C0_FULL_RNO_7/Y  DFN1C0_FULL_RNO_2/C  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[9\]/CLK  \DFN1C0_MEM_RADDR\[9\]/Q  XOR2_16/A  XOR2_16/Y  \XOR2_RBINNXTSHIFT\[9\]/A  \XOR2_RBINNXTSHIFT\[9\]/Y  INV_6/A  INV_6/Y  AND2_56/B  AND2_56/Y  AO1_48/C  AO1_48/Y  \XOR2_RDIFF\[10\]/B  \XOR2_RDIFF\[10\]/Y  \DFN1C0_RDCNT\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[2\]/CLK  \DFN1C0_MEM_WADDR\[2\]/Q  XOR2_68/A  XOR2_68/Y  XOR2_68_RNIOMQ92/A  XOR2_68_RNIOMQ92/Y  DFN1C0_FULL_RNO_10/B  DFN1C0_FULL_RNO_10/Y  DFN1C0_FULL_RNO_6/C  DFN1C0_FULL_RNO_6/Y  DFN1C0_FULL_RNO_2/B  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[4\]/CLK  \DFN1C0_MEM_WADDR\[4\]/Q  XOR2_26/A  XOR2_26/Y  XOR2_26_RNI8G5Q3/A  XOR2_26_RNI8G5Q3/Y  DFN1C0_FULL_RNO_12/B  DFN1C0_FULL_RNO_12/Y  DFN1C0_FULL_RNO_7/B  DFN1C0_FULL_RNO_7/Y  DFN1C0_FULL_RNO_2/C  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[1\]/CLK  \DFN1C0_MEM_WADDR\[1\]/Q  XOR2_87/A  XOR2_87/Y  \XOR2_WBINNXTSHIFT\[1\]/A  \XOR2_WBINNXTSHIFT\[1\]/Y  XNOR2_15/B  XNOR2_15/Y  DFN1C0_FULL_RNO_6/B  DFN1C0_FULL_RNO_6/Y  DFN1C0_FULL_RNO_2/B  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[3\]/CLK  \DFN1C0_MEM_WADDR\[3\]/Q  XOR2_72/A  XOR2_72/Y  XOR2_72_RNI8V233/A  XOR2_72_RNI8V233/Y  DFN1C0_FULL_RNO_11/B  DFN1C0_FULL_RNO_11/Y  DFN1C0_FULL_RNO_7/A  DFN1C0_FULL_RNO_7/Y  DFN1C0_FULL_RNO_2/C  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[8\]/CLK  \DFN1C0_MEM_WADDR\[8\]/Q  XOR2_91/A  XOR2_91/Y  XOR2_91_RNIT3TP7/A  XOR2_91_RNIT3TP7/Y  DFN1C0_FULL_RNO_9/B  DFN1C0_FULL_RNO_9/Y  DFN1C0_FULL_RNO_5/C  DFN1C0_FULL_RNO_5/Y  DFN1C0_FULL_RNO_2/A  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[5\]/CLK  \DFN1C0_MEM_WADDR\[5\]/Q  AND2_50/A  AND2_50/Y  AO1_21/B  AO1_21/Y  AO1_2/B  AO1_2/Y  AO1_17/C  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[6\]/CLK  \DFN1C0_MEM_WADDR\[6\]/Q  AND2_82/A  AND2_82/Y  AO1_21/C  AO1_21/Y  AO1_2/B  AO1_2/Y  AO1_17/C  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[7\]/CLK  \DFN1C0_MEM_WADDR\[7\]/Q  XOR2_85/A  XOR2_85/Y  XOR2_85_RNI73N86/A  XOR2_85_RNI73N86/Y  DFN1C0_FULL_RNO_8/B  DFN1C0_FULL_RNO_8/Y  DFN1C0_FULL_RNO_5/B  DFN1C0_FULL_RNO_5/Y  DFN1C0_FULL_RNO_2/A  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[7\]/CLK  \DFN1C0_MEM_WADDR\[7\]/Q  AND2_68/A  AND2_68/Y  AO1_12/B  AO1_12/Y  AO1_2/C  AO1_2/Y  AO1_17/C  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[8\]/CLK  \DFN1C0_MEM_WADDR\[8\]/Q  AND2_47/A  AND2_47/Y  AO1_12/C  AO1_12/Y  AO1_2/C  AO1_2/Y  AO1_17/C  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[8\]/CLK  \DFN1C0_MEM_WADDR\[8\]/Q  XOR2_90/A  XOR2_90/Y  AO1_12/A  AO1_12/Y  AO1_2/C  AO1_2/Y  AO1_17/C  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[6\]/CLK  \DFN1C0_MEM_WADDR\[6\]/Q  XOR2_9/A  XOR2_9/Y  XOR2_9_RNICFEF5/A  XOR2_9_RNICFEF5/Y  XNOR2_13/B  XNOR2_13/Y  DFN1C0_FULL_RNO_5/A  DFN1C0_FULL_RNO_5/Y  DFN1C0_FULL_RNO_2/A  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[6\]/CLK  \DFN1C0_MEM_WADDR\[6\]/Q  XOR2_41/A  XOR2_41/Y  AO1_21/A  AO1_21/Y  AO1_2/B  AO1_2/Y  AO1_17/C  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[7\]/CLK  \DFN1C0_MEM_WADDR\[7\]/Q  XOR2_36/A  XOR2_36/Y  AND2_8/A  AND2_8/Y  AO1_2/A  AO1_2/Y  AO1_17/C  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[8\]/CLK  \DFN1C0_MEM_WADDR\[8\]/Q  AND2_77/A  AND2_77/Y  XOR2_24_RNIBII88/C  XOR2_24_RNIBII88/Y  XOR2_43_RNISC5J8/B  XOR2_43_RNISC5J8/Y  DFN1C0_FULL_RNO_3/B  DFN1C0_FULL_RNO_3/Y  DFN1C0_FULL_RNO_0/B  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[10\]/CLK  \DFN1C0_MEM_RADDR\[10\]/Q  AND2_36/A  AND2_36/Y  AO1_49/C  AO1_49/Y  \XOR2_RBINNXTSHIFT\[11\]/B  \XOR2_RBINNXTSHIFT\[11\]/Y  INV_10/A  INV_10/Y  XOR2_7/B  XOR2_7/Y  \XOR2_RDIFF\[11\]/A  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1C0_FULL/CLK  DFN1C0_FULL/Q  NAND2_1/A  NAND2_1/Y  WE_pad_RNIJ5OT/A  WE_pad_RNIJ5OT/Y  \DFN1C0_MEM_WADDR\[0\]_RNI2CV51/B  \DFN1C0_MEM_WADDR\[0\]_RNI2CV51/Y  XOR2_35_RNI0Q7V1/B  XOR2_35_RNI0Q7V1/Y  AND2_9_RNIMNIF3/B  AND2_9_RNIMNIF3/Y  XOR2_26_RNI8G5Q3/B  XOR2_26_RNI8G5Q3/Y  \DFN1C0_MEM_WADDR\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  AO1_32/B  AO1_32/Y  \XOR2_RBINNXTSHIFT\[3\]/B  \XOR2_RBINNXTSHIFT\[3\]/Y  \DFN1C0_MEM_RADDR\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[8\]/CLK  \DFN1C0_MEM_WADDR\[8\]/Q  XOR2_24/A  XOR2_24/Y  XOR2_24_RNIBII88/A  XOR2_24_RNIBII88/Y  XOR2_43_RNISC5J8/B  XOR2_43_RNISC5J8/Y  DFN1C0_FULL_RNO_3/B  DFN1C0_FULL_RNO_3/Y  DFN1C0_FULL_RNO_0/B  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[10\]/CLK  \DFN1C0_MEM_RADDR\[10\]/Q  XOR2_61/A  XOR2_61/Y  AO1_49/A  AO1_49/Y  \XOR2_RBINNXTSHIFT\[11\]/B  \XOR2_RBINNXTSHIFT\[11\]/Y  INV_10/A  INV_10/Y  XOR2_7/B  XOR2_7/Y  \XOR2_RDIFF\[11\]/A  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[5\]/CLK  \DFN1C0_MEM_WADDR\[5\]/Q  XOR2_18/A  XOR2_18/Y  AND2_22/A  AND2_22/Y  AND2_40/A  AND2_40/Y  AO1_17/A  AO1_17/Y  AO1_4/B  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[0\]/CLK  \DFN1C0_MEM_WADDR\[0\]/Q  \XOR2_WBINNXTSHIFT\[0\]/A  \XOR2_WBINNXTSHIFT\[0\]/Y  XNOR2_1/B  XNOR2_1/Y  DFN1C0_FULL_RNO_6/A  DFN1C0_FULL_RNO_6/Y  DFN1C0_FULL_RNO_2/B  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  \XOR2_RBINNXTSHIFT\[0\]/B  \XOR2_RBINNXTSHIFT\[0\]/Y  NOR2A_0/A  NOR2A_0/Y  \XNOR2_RDIFF\[1\]/B  \XNOR2_RDIFF\[1\]/Y  \DFN1C0_RDCNT\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1C0_FULL/CLK  DFN1C0_FULL/Q  NAND2_1/A  NAND2_1/Y  WE_pad_RNIJ5OT/A  WE_pad_RNIJ5OT/Y  \DFN1C0_MEM_WADDR\[0\]_RNI2CV51/B  \DFN1C0_MEM_WADDR\[0\]_RNI2CV51/Y  XOR2_35_RNI0Q7V1/B  XOR2_35_RNI0Q7V1/Y  XOR2_21_RNIL1GO2/B  XOR2_21_RNIL1GO2/Y  XOR2_72_RNI8V233/B  XOR2_72_RNI8V233/Y  \DFN1C0_MEM_WADDR\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[10\]/CLK  \DFN1C0_MEM_WADDR\[10\]/Q  AND2_3/A  AND2_3/Y  AND2_3_RNI6V5D8/C  AND2_3_RNI6V5D8/Y  XOR2_88_RNI0UON8/B  XOR2_88_RNI0UON8/Y  DFN1C0_FULL_RNO_1/B  DFN1C0_FULL_RNO_1/Y  DFN1C0_FULL_RNO/B  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  AO1_22/B  AO1_22/Y  \XOR2_RBINNXTSHIFT\[2\]/B  \XOR2_RBINNXTSHIFT\[2\]/Y  \DFN1C0_MEM_RADDR\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[10\]/CLK  \DFN1C0_MEM_WADDR\[10\]/Q  XOR2_73/A  XOR2_73/Y  AND2_3_RNI6V5D8/A  AND2_3_RNI6V5D8/Y  XOR2_88_RNI0UON8/B  XOR2_88_RNI0UON8/Y  DFN1C0_FULL_RNO_1/B  DFN1C0_FULL_RNO_1/Y  DFN1C0_FULL_RNO/B  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[5\]/CLK  \DFN1C0_MEM_WADDR\[5\]/Q  XNOR2_9/B  XNOR2_9/Y  AND3_6/C  AND3_6/Y  AND3_8/C  AND3_8/Y  AND3_0/A  AND3_0/Y  AND2_EMPTYINT/A  AND2_EMPTYINT/Y  DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[2\]/CLK  \DFN1C0_MEM_WADDR\[2\]/Q  XNOR2_11/B  XNOR2_11/Y  AND3_7/C  AND3_7/Y  AND3_8/B  AND3_8/Y  AND3_0/A  AND3_0/Y  AND2_EMPTYINT/A  AND2_EMPTYINT/Y  DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[4\]/CLK  \DFN1C0_MEM_WADDR\[4\]/Q  XNOR2_22/B  XNOR2_22/Y  AND3_6/B  AND3_6/Y  AND3_8/C  AND3_8/Y  AND3_0/A  AND3_0/Y  AND2_EMPTYINT/A  AND2_EMPTYINT/Y  DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[1\]/CLK  \DFN1C0_MEM_WADDR\[1\]/Q  XNOR2_6/B  XNOR2_6/Y  AND3_7/B  AND3_7/Y  AND3_8/B  AND3_8/Y  AND3_0/A  AND3_0/Y  AND2_EMPTYINT/A  AND2_EMPTYINT/Y  DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[3\]/CLK  \DFN1C0_MEM_WADDR\[3\]/Q  XNOR2_12/B  XNOR2_12/Y  AND3_6/A  AND3_6/Y  AND3_8/C  AND3_8/Y  AND3_0/A  AND3_0/Y  AND2_EMPTYINT/A  AND2_EMPTYINT/Y  DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[8\]/CLK  \DFN1C0_MEM_WADDR\[8\]/Q  XNOR2_14/B  XNOR2_14/Y  AND3_9/C  AND3_9/Y  AND3_8/A  AND3_8/Y  AND3_0/A  AND3_0/Y  AND2_EMPTYINT/A  AND2_EMPTYINT/Y  DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[10\]/CLK  \DFN1C0_MEM_WADDR\[10\]/Q  XOR2_29/A  XOR2_29/Y  XOR2_29_RNIG19B8/A  XOR2_29_RNIG19B8/Y  DFN1C0_FULL_RNO_4/B  DFN1C0_FULL_RNO_4/Y  DFN1C0_FULL_RNO_0/C  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[7\]/CLK  \DFN1C0_MEM_WADDR\[7\]/Q  XNOR2_18/B  XNOR2_18/Y  AND3_9/B  AND3_9/Y  AND3_8/A  AND3_8/Y  AND3_0/A  AND3_0/Y  AND2_EMPTYINT/A  AND2_EMPTYINT/Y  DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[9\]/CLK  \DFN1C0_MEM_WADDR\[9\]/Q  XOR2_43/A  XOR2_43/Y  XOR2_43_RNISC5J8/A  XOR2_43_RNISC5J8/Y  DFN1C0_FULL_RNO_3/B  DFN1C0_FULL_RNO_3/Y  DFN1C0_FULL_RNO_0/B  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[6\]/CLK  \DFN1C0_MEM_WADDR\[6\]/Q  XNOR2_16/B  XNOR2_16/Y  AND3_9/A  AND3_9/Y  AND3_8/A  AND3_8/Y  AND3_0/A  AND3_0/Y  AND2_EMPTYINT/A  AND2_EMPTYINT/Y  DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[0\]/CLK  \DFN1C0_MEM_WADDR\[0\]/Q  XNOR2_10/B  XNOR2_10/Y  AND3_7/A  AND3_7/Y  AND3_8/B  AND3_8/Y  AND3_0/A  AND3_0/Y  AND2_EMPTYINT/A  AND2_EMPTYINT/Y  DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  \XOR2_RBINNXTSHIFT\[0\]/B  \XOR2_RBINNXTSHIFT\[0\]/Y  \XOR2_RDIFF\[0\]/B  \XOR2_RDIFF\[0\]/Y  \DFN1C0_RDCNT\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1C0_FULL/CLK  DFN1C0_FULL/Q  NAND2_1/A  NAND2_1/Y  WE_pad_RNIJ5OT/A  WE_pad_RNIJ5OT/Y  \DFN1C0_MEM_WADDR\[0\]_RNI2CV51/B  \DFN1C0_MEM_WADDR\[0\]_RNI2CV51/Y  XOR2_35_RNI0Q7V1/B  XOR2_35_RNI0Q7V1/Y  XOR2_68_RNIOMQ92/B  XOR2_68_RNIOMQ92/Y  \DFN1C0_MEM_WADDR\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[5\]/CLK  \DFN1C0_MEM_RADDR\[5\]/Q  DFN1C0_FULL_RNO_13/A  DFN1C0_FULL_RNO_13/Y  DFN1C0_FULL_RNO_7/C  DFN1C0_FULL_RNO_7/Y  DFN1C0_FULL_RNO_2/C  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[2\]/CLK  \DFN1C0_MEM_RADDR\[2\]/Q  DFN1C0_FULL_RNO_10/A  DFN1C0_FULL_RNO_10/Y  DFN1C0_FULL_RNO_6/C  DFN1C0_FULL_RNO_6/Y  DFN1C0_FULL_RNO_2/B  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[4\]/CLK  \DFN1C0_MEM_RADDR\[4\]/Q  DFN1C0_FULL_RNO_12/A  DFN1C0_FULL_RNO_12/Y  DFN1C0_FULL_RNO_7/B  DFN1C0_FULL_RNO_7/Y  DFN1C0_FULL_RNO_2/C  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[1\]/CLK  \DFN1C0_MEM_RADDR\[1\]/Q  XNOR2_15/A  XNOR2_15/Y  DFN1C0_FULL_RNO_6/B  DFN1C0_FULL_RNO_6/Y  DFN1C0_FULL_RNO_2/B  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[3\]/CLK  \DFN1C0_MEM_RADDR\[3\]/Q  DFN1C0_FULL_RNO_11/A  DFN1C0_FULL_RNO_11/Y  DFN1C0_FULL_RNO_7/A  DFN1C0_FULL_RNO_7/Y  DFN1C0_FULL_RNO_2/C  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[8\]/CLK  \DFN1C0_MEM_RADDR\[8\]/Q  DFN1C0_FULL_RNO_9/A  DFN1C0_FULL_RNO_9/Y  DFN1C0_FULL_RNO_5/C  DFN1C0_FULL_RNO_5/Y  DFN1C0_FULL_RNO_2/A  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[7\]/CLK  \DFN1C0_MEM_RADDR\[7\]/Q  DFN1C0_FULL_RNO_8/A  DFN1C0_FULL_RNO_8/Y  DFN1C0_FULL_RNO_5/B  DFN1C0_FULL_RNO_5/Y  DFN1C0_FULL_RNO_2/A  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[9\]/CLK  \DFN1C0_MEM_WADDR\[9\]/Q  AND2_56/A  AND2_56/Y  AO1_41/B  AO1_41/Y  AO1_4/C  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[6\]/CLK  \DFN1C0_MEM_RADDR\[6\]/Q  XNOR2_13/A  XNOR2_13/Y  DFN1C0_FULL_RNO_5/A  DFN1C0_FULL_RNO_5/Y  DFN1C0_FULL_RNO_2/A  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[0\]/CLK  \DFN1C0_MEM_RADDR\[0\]/Q  XNOR2_1/A  XNOR2_1/Y  DFN1C0_FULL_RNO_6/A  DFN1C0_FULL_RNO_6/Y  DFN1C0_FULL_RNO_2/B  DFN1C0_FULL_RNO_2/Y  DFN1C0_FULL_RNO_0/A  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[10\]/CLK  \DFN1C0_MEM_WADDR\[10\]/Q  AND2_55/A  AND2_55/Y  AO1_41/C  AO1_41/Y  AO1_4/C  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[10\]/CLK  \DFN1C0_MEM_WADDR\[10\]/Q  XOR2_83/A  XOR2_83/Y  AO1_41/A  AO1_41/Y  AO1_4/C  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  AND2_83/B  AND2_83/Y  \XOR2_RBINNXTSHIFT\[1\]/B  \XOR2_RBINNXTSHIFT\[1\]/Y  \DFN1C0_MEM_RADDR\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[9\]/CLK  \DFN1C0_MEM_WADDR\[9\]/Q  XOR2_14/A  XOR2_14/Y  AND2_30/A  AND2_30/Y  AO1_4/A  AO1_4/Y  \XOR2_RDIFF\[11\]/B  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  MEMREBUBBLE/A  MEMREBUBBLE/Y  INV_11/A  INV_11/Y  DFN1E1C0_0/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  MEMREBUBBLE/A  MEMREBUBBLE/Y  INV_15/A  INV_15/Y  DFN1E1C0_1/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  MEMREBUBBLE/A  MEMREBUBBLE/Y  OR2_8/B  OR2_8/Y  RAM4K9_1/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  MEMREBUBBLE/A  MEMREBUBBLE/Y  OR2_2/B  OR2_2/Y  RAM4K9_2/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  MEMREBUBBLE/A  MEMREBUBBLE/Y  OR2_4/B  OR2_4/Y  RAM4K9_0/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  MEMREBUBBLE/A  MEMREBUBBLE/Y  OR2_7/B  OR2_7/Y  RAM4K9_3/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[11\]/CLK  \DFN1C0_MEM_RADDR\[11\]/Q  XOR2_57/A  XOR2_57/Y  \XOR2_RBINNXTSHIFT\[11\]/A  \XOR2_RBINNXTSHIFT\[11\]/Y  INV_10/A  INV_10/Y  XOR2_7/B  XOR2_7/Y  \XOR2_RDIFF\[11\]/A  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  NAND2_3/A  NAND2_3/Y  AND2_MEMORYRE/A  AND2_MEMORYRE/Y  \XOR2_RBINNXTSHIFT\[0\]/B  \XOR2_RBINNXTSHIFT\[0\]/Y  \DFN1C0_MEM_RADDR\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[3\]/CLK  \DFN1C0_MEM_WADDR\[3\]/Q  AND2_84/A  AND2_84/Y  AO1_35/C  AO1_35/Y  \XOR2_RDIFF\[4\]/B  \XOR2_RDIFF\[4\]/Y  \DFN1C0_RDCNT\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[10\]/CLK  \DFN1C0_MEM_WADDR\[10\]/Q  XNOR2_21/B  XNOR2_21/Y  AND3_0/C  AND3_0/Y  AND2_EMPTYINT/A  AND2_EMPTYINT/Y  DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[9\]/CLK  \DFN1C0_MEM_WADDR\[9\]/Q  XNOR2_8/B  XNOR2_8/Y  AND3_0/B  AND3_0/Y  AND2_EMPTYINT/A  AND2_EMPTYINT/Y  DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1C0_FULL/CLK  DFN1C0_FULL/Q  NAND2_1/A  NAND2_1/Y  WE_pad_RNIJ5OT/A  WE_pad_RNIJ5OT/Y  \DFN1C0_MEM_WADDR\[0\]_RNI2CV51/B  \DFN1C0_MEM_WADDR\[0\]_RNI2CV51/Y  \XOR2_WBINNXTSHIFT\[1\]/B  \XOR2_WBINNXTSHIFT\[1\]/Y  \DFN1C0_MEM_WADDR\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[11\]/CLK  \DFN1C0_MEM_WADDR\[11\]/Q  XOR2_88/A  XOR2_88/Y  XOR2_88_RNI0UON8/A  XOR2_88_RNI0UON8/Y  DFN1C0_FULL_RNO_1/B  DFN1C0_FULL_RNO_1/Y  DFN1C0_FULL_RNO/B  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT RAM4K9_2/CLKB  RAM4K9_2/DOUTB0  MX2_27/B  MX2_27/Y  \MX2_QXI\[0\]/B  \MX2_QXI\[0\]/Y  \DFN1E1C0_Q\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT RAM4K9_2/CLKB  RAM4K9_2/DOUTB1  MX2_9/B  MX2_9/Y  \MX2_QXI\[1\]/B  \MX2_QXI\[1\]/Y  \DFN1E1C0_Q\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT RAM4K9_2/CLKB  RAM4K9_2/DOUTB2  MX2_6/B  MX2_6/Y  \MX2_QXI\[2\]/B  \MX2_QXI\[2\]/Y  \DFN1E1C0_Q\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT RAM4K9_2/CLKB  RAM4K9_2/DOUTB3  MX2_25/B  MX2_25/Y  \MX2_QXI\[3\]/B  \MX2_QXI\[3\]/Y  \DFN1E1C0_Q\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT RAM4K9_2/CLKB  RAM4K9_2/DOUTB4  MX2_36/B  MX2_36/Y  \MX2_QXI\[4\]/B  \MX2_QXI\[4\]/Y  \DFN1E1C0_Q\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT RAM4K9_2/CLKB  RAM4K9_2/DOUTB5  MX2_19/B  MX2_19/Y  \MX2_QXI\[5\]/B  \MX2_QXI\[5\]/Y  \DFN1E1C0_Q\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT RAM4K9_2/CLKB  RAM4K9_2/DOUTB6  MX2_13/B  MX2_13/Y  \MX2_QXI\[6\]/B  \MX2_QXI\[6\]/Y  \DFN1E1C0_Q\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT RAM4K9_2/CLKB  RAM4K9_2/DOUTB7  MX2_16/B  MX2_16/Y  \MX2_QXI\[7\]/B  \MX2_QXI\[7\]/Y  \DFN1E1C0_Q\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT RAM4K9_1/CLKB  RAM4K9_1/DOUTB0  MX2_27/A  MX2_27/Y  \MX2_QXI\[0\]/B  \MX2_QXI\[0\]/Y  \DFN1E1C0_Q\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT RAM4K9_1/CLKB  RAM4K9_1/DOUTB1  MX2_9/A  MX2_9/Y  \MX2_QXI\[1\]/B  \MX2_QXI\[1\]/Y  \DFN1E1C0_Q\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT RAM4K9_1/CLKB  RAM4K9_1/DOUTB2  MX2_6/A  MX2_6/Y  \MX2_QXI\[2\]/B  \MX2_QXI\[2\]/Y  \DFN1E1C0_Q\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT RAM4K9_1/CLKB  RAM4K9_1/DOUTB3  MX2_25/A  MX2_25/Y  \MX2_QXI\[3\]/B  \MX2_QXI\[3\]/Y  \DFN1E1C0_Q\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT RAM4K9_1/CLKB  RAM4K9_1/DOUTB4  MX2_36/A  MX2_36/Y  \MX2_QXI\[4\]/B  \MX2_QXI\[4\]/Y  \DFN1E1C0_Q\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT RAM4K9_1/CLKB  RAM4K9_1/DOUTB5  MX2_19/A  MX2_19/Y  \MX2_QXI\[5\]/B  \MX2_QXI\[5\]/Y  \DFN1E1C0_Q\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT RAM4K9_1/CLKB  RAM4K9_1/DOUTB6  MX2_13/A  MX2_13/Y  \MX2_QXI\[6\]/B  \MX2_QXI\[6\]/Y  \DFN1E1C0_Q\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT RAM4K9_1/CLKB  RAM4K9_1/DOUTB7  MX2_16/A  MX2_16/Y  \MX2_QXI\[7\]/B  \MX2_QXI\[7\]/Y  \DFN1E1C0_Q\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT RAM4K9_3/CLKB  RAM4K9_3/DOUTB0  MX2_14/B  MX2_14/Y  \MX2_QXI\[0\]/A  \MX2_QXI\[0\]/Y  \DFN1E1C0_Q\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT RAM4K9_3/CLKB  RAM4K9_3/DOUTB1  MX2_2/B  MX2_2/Y  \MX2_QXI\[1\]/A  \MX2_QXI\[1\]/Y  \DFN1E1C0_Q\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT RAM4K9_3/CLKB  RAM4K9_3/DOUTB2  MX2_18/B  MX2_18/Y  \MX2_QXI\[2\]/A  \MX2_QXI\[2\]/Y  \DFN1E1C0_Q\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT RAM4K9_3/CLKB  RAM4K9_3/DOUTB3  MX2_30/B  MX2_30/Y  \MX2_QXI\[3\]/A  \MX2_QXI\[3\]/Y  \DFN1E1C0_Q\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT RAM4K9_3/CLKB  RAM4K9_3/DOUTB4  MX2_23/B  MX2_23/Y  \MX2_QXI\[4\]/A  \MX2_QXI\[4\]/Y  \DFN1E1C0_Q\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT RAM4K9_3/CLKB  RAM4K9_3/DOUTB5  MX2_10/B  MX2_10/Y  \MX2_QXI\[5\]/A  \MX2_QXI\[5\]/Y  \DFN1E1C0_Q\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT RAM4K9_3/CLKB  RAM4K9_3/DOUTB6  MX2_24/B  MX2_24/Y  \MX2_QXI\[6\]/A  \MX2_QXI\[6\]/Y  \DFN1E1C0_Q\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT RAM4K9_3/CLKB  RAM4K9_3/DOUTB7  MX2_8/B  MX2_8/Y  \MX2_QXI\[7\]/A  \MX2_QXI\[7\]/Y  \DFN1E1C0_Q\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1C0_FULL/CLK  DFN1C0_FULL/Q  NAND2_1/A  NAND2_1/Y  WE_pad_RNIJ5OT/A  WE_pad_RNIJ5OT/Y  MEMWEBUBBLE/A  MEMWEBUBBLE/Y  OR2_6/B  OR2_6/Y  RAM4K9_1/BLKA  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT RAM4K9_0/CLKB  RAM4K9_0/DOUTB0  MX2_14/A  MX2_14/Y  \MX2_QXI\[0\]/A  \MX2_QXI\[0\]/Y  \DFN1E1C0_Q\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT RAM4K9_0/CLKB  RAM4K9_0/DOUTB1  MX2_2/A  MX2_2/Y  \MX2_QXI\[1\]/A  \MX2_QXI\[1\]/Y  \DFN1E1C0_Q\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT RAM4K9_0/CLKB  RAM4K9_0/DOUTB2  MX2_18/A  MX2_18/Y  \MX2_QXI\[2\]/A  \MX2_QXI\[2\]/Y  \DFN1E1C0_Q\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT RAM4K9_0/CLKB  RAM4K9_0/DOUTB3  MX2_30/A  MX2_30/Y  \MX2_QXI\[3\]/A  \MX2_QXI\[3\]/Y  \DFN1E1C0_Q\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT RAM4K9_0/CLKB  RAM4K9_0/DOUTB4  MX2_23/A  MX2_23/Y  \MX2_QXI\[4\]/A  \MX2_QXI\[4\]/Y  \DFN1E1C0_Q\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT RAM4K9_0/CLKB  RAM4K9_0/DOUTB5  MX2_10/A  MX2_10/Y  \MX2_QXI\[5\]/A  \MX2_QXI\[5\]/Y  \DFN1E1C0_Q\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT RAM4K9_0/CLKB  RAM4K9_0/DOUTB6  MX2_24/A  MX2_24/Y  \MX2_QXI\[6\]/A  \MX2_QXI\[6\]/Y  \DFN1E1C0_Q\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT RAM4K9_0/CLKB  RAM4K9_0/DOUTB7  MX2_8/A  MX2_8/Y  \MX2_QXI\[7\]/A  \MX2_QXI\[7\]/Y  \DFN1E1C0_Q\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[10\]/CLK  \DFN1C0_MEM_RADDR\[10\]/Q  DFN1C0_FULL_RNO_4/A  DFN1C0_FULL_RNO_4/Y  DFN1C0_FULL_RNO_0/C  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[9\]/CLK  \DFN1C0_MEM_RADDR\[9\]/Q  DFN1C0_FULL_RNO_3/A  DFN1C0_FULL_RNO_3/Y  DFN1C0_FULL_RNO_0/B  DFN1C0_FULL_RNO_0/Y  DFN1C0_FULL_RNO/A  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1E1C0_0/CLK  DFN1E1C0_0/Q  BUFF_2/A  BUFF_2/Y  MX2_25/S  MX2_25/Y  \MX2_QXI\[3\]/B  \MX2_QXI\[3\]/Y  \DFN1E1C0_Q\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1E1C0_0/CLK  DFN1E1C0_0/Q  BUFF_1/A  BUFF_1/Y  MX2_19/S  MX2_19/Y  \MX2_QXI\[5\]/B  \MX2_QXI\[5\]/Y  \DFN1E1C0_Q\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1E1C0_0/CLK  DFN1E1C0_0/Q  BUFF_2/A  BUFF_2/Y  MX2_27/S  MX2_27/Y  \MX2_QXI\[0\]/B  \MX2_QXI\[0\]/Y  \DFN1E1C0_Q\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1E1C0_0/CLK  DFN1E1C0_0/Q  BUFF_2/A  BUFF_2/Y  MX2_6/S  MX2_6/Y  \MX2_QXI\[2\]/B  \MX2_QXI\[2\]/Y  \DFN1E1C0_Q\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1E1C0_0/CLK  DFN1E1C0_0/Q  BUFF_2/A  BUFF_2/Y  MX2_9/S  MX2_9/Y  \MX2_QXI\[1\]/B  \MX2_QXI\[1\]/Y  \DFN1E1C0_Q\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1E1C0_0/CLK  DFN1E1C0_0/Q  BUFF_1/A  BUFF_1/Y  MX2_36/S  MX2_36/Y  \MX2_QXI\[4\]/B  \MX2_QXI\[4\]/Y  \DFN1E1C0_Q\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1E1C0_0/CLK  DFN1E1C0_0/Q  BUFF_1/A  BUFF_1/Y  MX2_16/S  MX2_16/Y  \MX2_QXI\[7\]/B  \MX2_QXI\[7\]/Y  \DFN1E1C0_Q\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1E1C0_0/CLK  DFN1E1C0_0/Q  BUFF_1/A  BUFF_1/Y  MX2_13/S  MX2_13/Y  \MX2_QXI\[6\]/B  \MX2_QXI\[6\]/Y  \DFN1E1C0_Q\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1E1C0_0/CLK  DFN1E1C0_0/Q  BUFF_2/A  BUFF_2/Y  MX2_14/S  MX2_14/Y  \MX2_QXI\[0\]/A  \MX2_QXI\[0\]/Y  \DFN1E1C0_Q\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1E1C0_0/CLK  DFN1E1C0_0/Q  BUFF_2/A  BUFF_2/Y  MX2_30/S  MX2_30/Y  \MX2_QXI\[3\]/A  \MX2_QXI\[3\]/Y  \DFN1E1C0_Q\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1E1C0_0/CLK  DFN1E1C0_0/Q  BUFF_2/A  BUFF_2/Y  MX2_2/S  MX2_2/Y  \MX2_QXI\[1\]/A  \MX2_QXI\[1\]/Y  \DFN1E1C0_Q\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1E1C0_0/CLK  DFN1E1C0_0/Q  BUFF_2/A  BUFF_2/Y  MX2_18/S  MX2_18/Y  \MX2_QXI\[2\]/A  \MX2_QXI\[2\]/Y  \DFN1E1C0_Q\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1E1C0_0/CLK  DFN1E1C0_0/Q  BUFF_1/A  BUFF_1/Y  MX2_8/S  MX2_8/Y  \MX2_QXI\[7\]/A  \MX2_QXI\[7\]/Y  \DFN1E1C0_Q\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1E1C0_0/CLK  DFN1E1C0_0/Q  BUFF_1/A  BUFF_1/Y  MX2_23/S  MX2_23/Y  \MX2_QXI\[4\]/A  \MX2_QXI\[4\]/Y  \DFN1E1C0_Q\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1E1C0_0/CLK  DFN1E1C0_0/Q  BUFF_1/A  BUFF_1/Y  MX2_10/S  MX2_10/Y  \MX2_QXI\[5\]/A  \MX2_QXI\[5\]/Y  \DFN1E1C0_Q\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1E1C0_0/CLK  DFN1E1C0_0/Q  BUFF_1/A  BUFF_1/Y  MX2_24/S  MX2_24/Y  \MX2_QXI\[6\]/A  \MX2_QXI\[6\]/Y  \DFN1E1C0_Q\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1C0_FULL/CLK  DFN1C0_FULL/Q  NAND2_1/A  NAND2_1/Y  WE_pad_RNIJ5OT/A  WE_pad_RNIJ5OT/Y  \XOR2_WBINNXTSHIFT\[0\]/B  \XOR2_WBINNXTSHIFT\[0\]/Y  \DFN1C0_MEM_WADDR\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[1\]/CLK  \DFN1C0_MEM_WADDR\[1\]/Q  XOR2_76/A  XOR2_76/Y  \XNOR2_RDIFF\[1\]/A  \XNOR2_RDIFF\[1\]/Y  \DFN1C0_RDCNT\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[2\]/CLK  \DFN1C0_MEM_WADDR\[2\]/Q  XOR2_67/A  XOR2_67/Y  \XOR2_RDIFF\[2\]/A  \XOR2_RDIFF\[2\]/Y  \DFN1C0_RDCNT\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[3\]/CLK  \DFN1C0_MEM_WADDR\[3\]/Q  XOR2_39/A  XOR2_39/Y  \XOR2_RDIFF\[3\]/A  \XOR2_RDIFF\[3\]/Y  \DFN1C0_RDCNT\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[4\]/CLK  \DFN1C0_MEM_WADDR\[4\]/Q  XOR2_33/A  XOR2_33/Y  \XOR2_RDIFF\[4\]/A  \XOR2_RDIFF\[4\]/Y  \DFN1C0_RDCNT\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[5\]/CLK  \DFN1C0_MEM_WADDR\[5\]/Q  XOR2_78/A  XOR2_78/Y  \XOR2_RDIFF\[5\]/A  \XOR2_RDIFF\[5\]/Y  \DFN1C0_RDCNT\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[6\]/CLK  \DFN1C0_MEM_WADDR\[6\]/Q  XOR2_84/A  XOR2_84/Y  \XOR2_RDIFF\[6\]/A  \XOR2_RDIFF\[6\]/Y  \DFN1C0_RDCNT\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[7\]/CLK  \DFN1C0_MEM_WADDR\[7\]/Q  XOR2_70/A  XOR2_70/Y  \XOR2_RDIFF\[7\]/A  \XOR2_RDIFF\[7\]/Y  \DFN1C0_RDCNT\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[8\]/CLK  \DFN1C0_MEM_WADDR\[8\]/Q  XOR2_46/A  XOR2_46/Y  \XOR2_RDIFF\[8\]/A  \XOR2_RDIFF\[8\]/Y  \DFN1C0_RDCNT\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[9\]/CLK  \DFN1C0_MEM_WADDR\[9\]/Q  XOR2_42/A  XOR2_42/Y  \XOR2_RDIFF\[9\]/A  \XOR2_RDIFF\[9\]/Y  \DFN1C0_RDCNT\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[10\]/CLK  \DFN1C0_MEM_WADDR\[10\]/Q  XOR2_86/A  XOR2_86/Y  \XOR2_RDIFF\[10\]/A  \XOR2_RDIFF\[10\]/Y  \DFN1C0_RDCNT\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[9\]/CLK  \DFN1C0_MEM_WADDR\[9\]/Q  OR2A_3/B  OR2A_3/Y  OR2_6/A  OR2_6/Y  RAM4K9_1/BLKA  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[9\]/CLK  \DFN1C0_MEM_WADDR\[9\]/Q  OR2_0/B  OR2_0/Y  OR2_3/A  OR2_3/Y  RAM4K9_0/BLKA  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[10\]/CLK  \DFN1C0_MEM_WADDR\[10\]/Q  OR2A_1/B  OR2A_1/Y  OR2_5/A  OR2_5/Y  RAM4K9_3/BLKA  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[9\]/CLK  \DFN1C0_MEM_RADDR\[9\]/Q  OR2_9/B  OR2_9/Y  OR2_4/A  OR2_4/Y  RAM4K9_0/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[9\]/CLK  \DFN1C0_MEM_RADDR\[9\]/Q  OR2A_0/B  OR2A_0/Y  OR2_8/A  OR2_8/Y  RAM4K9_1/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[10\]/CLK  \DFN1C0_MEM_RADDR\[10\]/Q  OR2A_2/B  OR2A_2/Y  OR2_7/A  OR2_7/Y  RAM4K9_3/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[9\]/CLK  \DFN1C0_MEM_WADDR\[9\]/Q  OR2A_1/A  OR2A_1/Y  OR2_5/A  OR2_5/Y  RAM4K9_3/BLKA  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[10\]/CLK  \DFN1C0_MEM_WADDR\[10\]/Q  OR2A_3/A  OR2A_3/Y  OR2_6/A  OR2_6/Y  RAM4K9_1/BLKA  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[9\]/CLK  \DFN1C0_MEM_WADDR\[9\]/Q  NAND2_0/B  NAND2_0/Y  OR2_1/A  OR2_1/Y  RAM4K9_2/BLKA  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[10\]/CLK  \DFN1C0_MEM_WADDR\[10\]/Q  OR2_0/A  OR2_0/Y  OR2_3/A  OR2_3/Y  RAM4K9_0/BLKA  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[9\]/CLK  \DFN1C0_MEM_RADDR\[9\]/Q  OR2A_2/A  OR2A_2/Y  OR2_7/A  OR2_7/Y  RAM4K9_3/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[10\]/CLK  \DFN1C0_MEM_RADDR\[10\]/Q  OR2A_0/A  OR2A_0/Y  OR2_8/A  OR2_8/Y  RAM4K9_1/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[9\]/CLK  \DFN1C0_MEM_RADDR\[9\]/Q  NAND2_2/B  NAND2_2/Y  OR2_2/A  OR2_2/Y  RAM4K9_2/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[10\]/CLK  \DFN1C0_MEM_RADDR\[10\]/Q  OR2_9/A  OR2_9/Y  OR2_4/A  OR2_4/Y  RAM4K9_0/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[10\]/CLK  \DFN1C0_MEM_WADDR\[10\]/Q  NAND2_0/A  NAND2_0/Y  OR2_1/A  OR2_1/Y  RAM4K9_2/BLKA  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[10\]/CLK  \DFN1C0_MEM_RADDR\[10\]/Q  NAND2_2/A  NAND2_2/Y  OR2_2/A  OR2_2/Y  RAM4K9_2/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[11\]/CLK  \DFN1C0_MEM_WADDR\[11\]/Q  XNOR2_20/B  XNOR2_20/Y  AND2_EMPTYINT/B  AND2_EMPTYINT/Y  DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[0\]/CLK  \DFN1C0_MEM_WADDR\[0\]/Q  \XOR2_RDIFF\[0\]/A  \XOR2_RDIFF\[0\]/Y  \DFN1C0_RDCNT\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1E1C0_1/CLK  DFN1E1C0_1/Q  \MX2_QXI\[6\]/S  \MX2_QXI\[6\]/Y  \DFN1E1C0_Q\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1E1C0_1/CLK  DFN1E1C0_1/Q  \MX2_QXI\[0\]/S  \MX2_QXI\[0\]/Y  \DFN1E1C0_Q\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1E1C0_1/CLK  DFN1E1C0_1/Q  \MX2_QXI\[5\]/S  \MX2_QXI\[5\]/Y  \DFN1E1C0_Q\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1E1C0_1/CLK  DFN1E1C0_1/Q  \MX2_QXI\[1\]/S  \MX2_QXI\[1\]/Y  \DFN1E1C0_Q\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1E1C0_1/CLK  DFN1E1C0_1/Q  \MX2_QXI\[3\]/S  \MX2_QXI\[3\]/Y  \DFN1E1C0_Q\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1E1C0_1/CLK  DFN1E1C0_1/Q  \MX2_QXI\[7\]/S  \MX2_QXI\[7\]/Y  \DFN1E1C0_Q\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1E1C0_1/CLK  DFN1E1C0_1/Q  \MX2_QXI\[2\]/S  \MX2_QXI\[2\]/Y  \DFN1E1C0_Q\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1E1C0_1/CLK  DFN1E1C0_1/Q  \MX2_QXI\[4\]/S  \MX2_QXI\[4\]/Y  \DFN1E1C0_Q\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[11\]/CLK  \DFN1C0_MEM_WADDR\[11\]/Q  XOR2_7/A  XOR2_7/Y  \XOR2_RDIFF\[11\]/A  \XOR2_RDIFF\[11\]/Y  \DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[11\]/CLK  \DFN1C0_MEM_RADDR\[11\]/Q  DFN1C0_FULL_RNO_1/A  DFN1C0_FULL_RNO_1/Y  DFN1C0_FULL_RNO/B  DFN1C0_FULL_RNO/Y  DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT DFN1C0_DVLDI/CLK  DFN1C0_DVLDI/Q  \DFN1E1C0_Q\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT DFN1C0_DVLDI/CLK  DFN1C0_DVLDI/Q  \DFN1E1C0_Q\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT DFN1C0_DVLDI/CLK  DFN1C0_DVLDI/Q  \DFN1E1C0_Q\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT DFN1C0_DVLDI/CLK  DFN1C0_DVLDI/Q  \DFN1E1C0_Q\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT DFN1C0_DVLDI/CLK  DFN1C0_DVLDI/Q  \DFN1E1C0_Q\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT DFN1C0_DVLDI/CLK  DFN1C0_DVLDI/Q  \DFN1E1C0_Q\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT DFN1C0_DVLDI/CLK  DFN1C0_DVLDI/Q  \DFN1E1C0_Q\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT DFN1C0_DVLDI/CLK  DFN1C0_DVLDI/Q  \DFN1E1C0_Q\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[9\]/CLK  \DFN1C0_MEM_RADDR\[9\]/Q  DFN1E1C0_0/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[10\]/CLK  \DFN1C0_MEM_RADDR\[10\]/Q  DFN1E1C0_1/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[1\]/CLK  \DFN1C0_MEM_WADDR\[1\]/Q  RAM4K9_0/ADDRA1  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[1\]/CLK  \DFN1C0_MEM_WADDR\[1\]/Q  RAM4K9_2/ADDRA1  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[1\]/CLK  \DFN1C0_MEM_WADDR\[1\]/Q  RAM4K9_3/ADDRA1  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[1\]/CLK  \DFN1C0_MEM_WADDR\[1\]/Q  RAM4K9_1/ADDRA1  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[2\]/CLK  \DFN1C0_MEM_WADDR\[2\]/Q  RAM4K9_0/ADDRA2  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[2\]/CLK  \DFN1C0_MEM_WADDR\[2\]/Q  RAM4K9_2/ADDRA2  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[2\]/CLK  \DFN1C0_MEM_WADDR\[2\]/Q  RAM4K9_3/ADDRA2  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[2\]/CLK  \DFN1C0_MEM_WADDR\[2\]/Q  RAM4K9_1/ADDRA2  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[3\]/CLK  \DFN1C0_MEM_WADDR\[3\]/Q  RAM4K9_0/ADDRA3  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[3\]/CLK  \DFN1C0_MEM_WADDR\[3\]/Q  RAM4K9_2/ADDRA3  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[3\]/CLK  \DFN1C0_MEM_WADDR\[3\]/Q  RAM4K9_3/ADDRA3  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[3\]/CLK  \DFN1C0_MEM_WADDR\[3\]/Q  RAM4K9_1/ADDRA3  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[4\]/CLK  \DFN1C0_MEM_WADDR\[4\]/Q  RAM4K9_0/ADDRA4  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[4\]/CLK  \DFN1C0_MEM_WADDR\[4\]/Q  RAM4K9_2/ADDRA4  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[4\]/CLK  \DFN1C0_MEM_WADDR\[4\]/Q  RAM4K9_3/ADDRA4  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[4\]/CLK  \DFN1C0_MEM_WADDR\[4\]/Q  RAM4K9_1/ADDRA4  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[5\]/CLK  \DFN1C0_MEM_WADDR\[5\]/Q  RAM4K9_0/ADDRA5  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[5\]/CLK  \DFN1C0_MEM_WADDR\[5\]/Q  RAM4K9_2/ADDRA5  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[5\]/CLK  \DFN1C0_MEM_WADDR\[5\]/Q  RAM4K9_3/ADDRA5  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[5\]/CLK  \DFN1C0_MEM_WADDR\[5\]/Q  RAM4K9_1/ADDRA5  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[6\]/CLK  \DFN1C0_MEM_WADDR\[6\]/Q  RAM4K9_0/ADDRA6  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[6\]/CLK  \DFN1C0_MEM_WADDR\[6\]/Q  RAM4K9_2/ADDRA6  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[6\]/CLK  \DFN1C0_MEM_WADDR\[6\]/Q  RAM4K9_3/ADDRA6  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[6\]/CLK  \DFN1C0_MEM_WADDR\[6\]/Q  RAM4K9_1/ADDRA6  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[7\]/CLK  \DFN1C0_MEM_WADDR\[7\]/Q  RAM4K9_0/ADDRA7  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[7\]/CLK  \DFN1C0_MEM_WADDR\[7\]/Q  RAM4K9_2/ADDRA7  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[7\]/CLK  \DFN1C0_MEM_WADDR\[7\]/Q  RAM4K9_3/ADDRA7  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[7\]/CLK  \DFN1C0_MEM_WADDR\[7\]/Q  RAM4K9_1/ADDRA7  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[8\]/CLK  \DFN1C0_MEM_WADDR\[8\]/Q  RAM4K9_0/ADDRA8  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[8\]/CLK  \DFN1C0_MEM_WADDR\[8\]/Q  RAM4K9_2/ADDRA8  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[8\]/CLK  \DFN1C0_MEM_WADDR\[8\]/Q  RAM4K9_3/ADDRA8  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[8\]/CLK  \DFN1C0_MEM_WADDR\[8\]/Q  RAM4K9_1/ADDRA8  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  AND2A_0/A  AND2A_0/Y  DFN1C0_DVLDI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[0\]/CLK  \DFN1C0_MEM_WADDR\[0\]/Q  RAM4K9_0/ADDRA0  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[0\]/CLK  \DFN1C0_MEM_WADDR\[0\]/Q  RAM4K9_2/ADDRA0  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[0\]/CLK  \DFN1C0_MEM_WADDR\[0\]/Q  RAM4K9_3/ADDRA0  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_WADDR\[0\]/CLK  \DFN1C0_MEM_WADDR\[0\]/Q  RAM4K9_1/ADDRA0  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[1\]/CLK  \DFN1C0_MEM_RADDR\[1\]/Q  RAM4K9_0/ADDRB1  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[1\]/CLK  \DFN1C0_MEM_RADDR\[1\]/Q  RAM4K9_2/ADDRB1  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[1\]/CLK  \DFN1C0_MEM_RADDR\[1\]/Q  RAM4K9_3/ADDRB1  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[1\]/CLK  \DFN1C0_MEM_RADDR\[1\]/Q  RAM4K9_1/ADDRB1  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[2\]/CLK  \DFN1C0_MEM_RADDR\[2\]/Q  RAM4K9_2/ADDRB2  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[2\]/CLK  \DFN1C0_MEM_RADDR\[2\]/Q  RAM4K9_3/ADDRB2  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[2\]/CLK  \DFN1C0_MEM_RADDR\[2\]/Q  RAM4K9_0/ADDRB2  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[2\]/CLK  \DFN1C0_MEM_RADDR\[2\]/Q  RAM4K9_1/ADDRB2  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[3\]/CLK  \DFN1C0_MEM_RADDR\[3\]/Q  RAM4K9_2/ADDRB3  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[3\]/CLK  \DFN1C0_MEM_RADDR\[3\]/Q  RAM4K9_0/ADDRB3  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[3\]/CLK  \DFN1C0_MEM_RADDR\[3\]/Q  RAM4K9_3/ADDRB3  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[3\]/CLK  \DFN1C0_MEM_RADDR\[3\]/Q  RAM4K9_1/ADDRB3  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[4\]/CLK  \DFN1C0_MEM_RADDR\[4\]/Q  RAM4K9_2/ADDRB4  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[4\]/CLK  \DFN1C0_MEM_RADDR\[4\]/Q  RAM4K9_3/ADDRB4  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[4\]/CLK  \DFN1C0_MEM_RADDR\[4\]/Q  RAM4K9_0/ADDRB4  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[4\]/CLK  \DFN1C0_MEM_RADDR\[4\]/Q  RAM4K9_1/ADDRB4  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[6\]/CLK  \DFN1C0_MEM_RADDR\[6\]/Q  RAM4K9_0/ADDRB6  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[6\]/CLK  \DFN1C0_MEM_RADDR\[6\]/Q  RAM4K9_2/ADDRB6  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[6\]/CLK  \DFN1C0_MEM_RADDR\[6\]/Q  RAM4K9_3/ADDRB6  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[6\]/CLK  \DFN1C0_MEM_RADDR\[6\]/Q  RAM4K9_1/ADDRB6  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[5\]/CLK  \DFN1C0_MEM_RADDR\[5\]/Q  RAM4K9_0/ADDRB5  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[5\]/CLK  \DFN1C0_MEM_RADDR\[5\]/Q  RAM4K9_2/ADDRB5  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[5\]/CLK  \DFN1C0_MEM_RADDR\[5\]/Q  RAM4K9_3/ADDRB5  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[5\]/CLK  \DFN1C0_MEM_RADDR\[5\]/Q  RAM4K9_1/ADDRB5  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[7\]/CLK  \DFN1C0_MEM_RADDR\[7\]/Q  RAM4K9_0/ADDRB7  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[7\]/CLK  \DFN1C0_MEM_RADDR\[7\]/Q  RAM4K9_2/ADDRB7  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[7\]/CLK  \DFN1C0_MEM_RADDR\[7\]/Q  RAM4K9_3/ADDRB7  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[7\]/CLK  \DFN1C0_MEM_RADDR\[7\]/Q  RAM4K9_1/ADDRB7  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[8\]/CLK  \DFN1C0_MEM_RADDR\[8\]/Q  RAM4K9_0/ADDRB8  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[8\]/CLK  \DFN1C0_MEM_RADDR\[8\]/Q  RAM4K9_2/ADDRB8  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[8\]/CLK  \DFN1C0_MEM_RADDR\[8\]/Q  RAM4K9_3/ADDRB8  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[8\]/CLK  \DFN1C0_MEM_RADDR\[8\]/Q  RAM4K9_1/ADDRB8  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[0\]/CLK  \DFN1C0_MEM_RADDR\[0\]/Q  RAM4K9_0/ADDRB0  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[0\]/CLK  \DFN1C0_MEM_RADDR\[0\]/Q  RAM4K9_2/ADDRB0  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[0\]/CLK  \DFN1C0_MEM_RADDR\[0\]/Q  RAM4K9_3/ADDRB0  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT \DFN1C0_MEM_RADDR\[0\]/CLK  \DFN1C0_MEM_RADDR\[0\]/Q  RAM4K9_1/ADDRB0  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT DFN1P0_EMPTY/CLK  DFN1P0_EMPTY/Q  EMPTY_pad/D  EMPTY_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT DFN1C0_FULL/CLK  DFN1C0_FULL/Q  FULL_pad/D  FULL_pad/PAD  	(10.0:10.0:10.0) )

  )
)
)
