{
  "Top": "sort_top",
  "RtlTop": "sort_top",
  "RtlPrefix": "",
  "RtlSubPrefix": "sort_top_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu11p",
    "Package": "-flga2577",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "input_r_address0",
          "name": "input_r_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "input_r_ce0",
          "name": "input_r_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "input_r_d0",
          "name": "input_r_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "input_r_q0",
          "name": "input_r_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "input_r_we0",
          "name": "input_r_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "input_r_address1",
          "name": "input_r_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "input_r_ce1",
          "name": "input_r_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "input_r_d1",
          "name": "input_r_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "input_r_q1",
          "name": "input_r_q1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "input_r_we1",
          "name": "input_r_we1",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "output": {
      "index": "1",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "output_r_address0",
          "name": "output_r_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_ce0",
          "name": "output_r_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_d0",
          "name": "output_r_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_q0",
          "name": "output_r_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "output_r_we0",
          "name": "output_r_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_address1",
          "name": "output_r_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_ce1",
          "name": "output_r_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_d1",
          "name": "output_r_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_q1",
          "name": "output_r_q1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "output_r_we1",
          "name": "output_r_we1",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top sort_top -name sort_top",
      "set_directive_top sort_top -name sort_top",
      "set_directive_top sort_top -name sort_top",
      "set_directive_top sort_top -name sort_top"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "sort_top"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "1142",
    "Latency": "1141"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "sort_top",
    "Version": "1.0",
    "DisplayName": "Sort_top",
    "Revision": "2112984148",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_sort_top_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/merge_sort.c",
      "..\/radix_sort.c",
      "..\/sort_top.c"
    ],
    "Vhdl": [
      "impl\/vhdl\/sort_top_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/sort_top_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/sort_top_half_sorted0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sort_top_half_sorted0_RAM_AUTO_1R1W_memcore.vhd",
      "impl\/vhdl\/sort_top_merge_sort_1.vhd",
      "impl\/vhdl\/sort_top_radix_sort_unified_bucket_1_1.vhd",
      "impl\/vhdl\/sort_top_radix_sort_unified_bucket_1_1_bucket_pointer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sort_top_radix_sort_unified_bucket_1_1_bucket_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sort_top_radix_sort_unified_bucket_1_1_bucket_sizes_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sort_top_radix_sort_unified_bucket_1_1_Pipeline_1.vhd",
      "impl\/vhdl\/sort_top_radix_sort_unified_bucket_1_1_Pipeline_initialization.vhd",
      "impl\/vhdl\/sort_top_radix_sort_unified_bucket_1_1_Pipeline_sort_procedure.vhd",
      "impl\/vhdl\/sort_top_radix_sort_unified_bucket_1_2.vhd",
      "impl\/vhdl\/sort_top_radix_sort_unified_bucket_1_2_bucket_pointer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sort_top_radix_sort_unified_bucket_1_2_bucket_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sort_top_radix_sort_unified_bucket_1_2_bucket_sizes_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sort_top_radix_sort_unified_bucket_1_2_Pipeline_1.vhd",
      "impl\/vhdl\/sort_top_radix_sort_unified_bucket_1_2_Pipeline_initialization.vhd",
      "impl\/vhdl\/sort_top_radix_sort_unified_bucket_1_2_Pipeline_sort_procedure.vhd",
      "impl\/vhdl\/sort_top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/sort_top_flow_control_loop_pipe.v",
      "impl\/verilog\/sort_top_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/sort_top_half_sorted0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sort_top_half_sorted0_RAM_AUTO_1R1W_memcore.v",
      "impl\/verilog\/sort_top_merge_sort_1.v",
      "impl\/verilog\/sort_top_radix_sort_unified_bucket_1_1.v",
      "impl\/verilog\/sort_top_radix_sort_unified_bucket_1_1_bucket_pointer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sort_top_radix_sort_unified_bucket_1_1_bucket_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sort_top_radix_sort_unified_bucket_1_1_bucket_sizes_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sort_top_radix_sort_unified_bucket_1_1_Pipeline_1.v",
      "impl\/verilog\/sort_top_radix_sort_unified_bucket_1_1_Pipeline_initialization.v",
      "impl\/verilog\/sort_top_radix_sort_unified_bucket_1_1_Pipeline_sort_procedure.v",
      "impl\/verilog\/sort_top_radix_sort_unified_bucket_1_2.v",
      "impl\/verilog\/sort_top_radix_sort_unified_bucket_1_2_bucket_pointer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sort_top_radix_sort_unified_bucket_1_2_bucket_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sort_top_radix_sort_unified_bucket_1_2_bucket_sizes_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sort_top_radix_sort_unified_bucket_1_2_Pipeline_1.v",
      "impl\/verilog\/sort_top_radix_sort_unified_bucket_1_2_Pipeline_initialization.v",
      "impl\/verilog\/sort_top_radix_sort_unified_bucket_1_2_Pipeline_sort_procedure.v",
      "impl\/verilog\/sort_top.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [
      ".debug\/sort_top.protoinst",
      ".debug\/sort_seperate_bucket.protoinst",
      ".debug\/merge_sort.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_ready": "ready",
        "ap_idle": "idle"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "input_r_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"input_r_address0": "DATA"},
      "ports": ["input_r_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "input_r_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"input_r_d0": "DATA"},
      "ports": ["input_r_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "input_r_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"input_r_q0": "DATA"},
      "ports": ["input_r_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "input_r_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"input_r_address1": "DATA"},
      "ports": ["input_r_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "input_r_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"input_r_d1": "DATA"},
      "ports": ["input_r_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "input_r_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"input_r_q1": "DATA"},
      "ports": ["input_r_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "output_r_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"output_r_address0": "DATA"},
      "ports": ["output_r_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "output"
        }]
    },
    "output_r_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"output_r_d0": "DATA"},
      "ports": ["output_r_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "output"
        }]
    },
    "output_r_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"output_r_q0": "DATA"},
      "ports": ["output_r_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "output"
        }]
    },
    "output_r_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"output_r_address1": "DATA"},
      "ports": ["output_r_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "output"
        }]
    },
    "output_r_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"output_r_d1": "DATA"},
      "ports": ["output_r_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "output"
        }]
    },
    "output_r_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"output_r_q1": "DATA"},
      "ports": ["output_r_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "output"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "input_r_address0": {
      "dir": "out",
      "width": "7"
    },
    "input_r_ce0": {
      "dir": "out",
      "width": "1"
    },
    "input_r_d0": {
      "dir": "out",
      "width": "32"
    },
    "input_r_q0": {
      "dir": "in",
      "width": "32"
    },
    "input_r_we0": {
      "dir": "out",
      "width": "1"
    },
    "input_r_address1": {
      "dir": "out",
      "width": "7"
    },
    "input_r_ce1": {
      "dir": "out",
      "width": "1"
    },
    "input_r_d1": {
      "dir": "out",
      "width": "32"
    },
    "input_r_q1": {
      "dir": "in",
      "width": "32"
    },
    "input_r_we1": {
      "dir": "out",
      "width": "1"
    },
    "output_r_address0": {
      "dir": "out",
      "width": "7"
    },
    "output_r_ce0": {
      "dir": "out",
      "width": "1"
    },
    "output_r_d0": {
      "dir": "out",
      "width": "32"
    },
    "output_r_q0": {
      "dir": "in",
      "width": "32"
    },
    "output_r_we0": {
      "dir": "out",
      "width": "1"
    },
    "output_r_address1": {
      "dir": "out",
      "width": "7"
    },
    "output_r_ce1": {
      "dir": "out",
      "width": "1"
    },
    "output_r_d1": {
      "dir": "out",
      "width": "32"
    },
    "output_r_q1": {
      "dir": "in",
      "width": "32"
    },
    "output_r_we1": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "sort_top",
      "Instances": [
        {
          "ModuleName": "radix_sort_unified_bucket_1_1",
          "InstanceName": "radix_sort_unified_bucket_1_1_U0",
          "Instances": [
            {
              "ModuleName": "radix_sort_unified_bucket_1_1_Pipeline_1",
              "InstanceName": "grp_radix_sort_unified_bucket_1_1_Pipeline_1_fu_40"
            },
            {
              "ModuleName": "radix_sort_unified_bucket_1_1_Pipeline_initialization",
              "InstanceName": "grp_radix_sort_unified_bucket_1_1_Pipeline_initialization_fu_46"
            },
            {
              "ModuleName": "radix_sort_unified_bucket_1_1_Pipeline_sort_procedure",
              "InstanceName": "grp_radix_sort_unified_bucket_1_1_Pipeline_sort_procedure_fu_55"
            }
          ]
        },
        {
          "ModuleName": "radix_sort_unified_bucket_1_2",
          "InstanceName": "radix_sort_unified_bucket_1_2_U0",
          "Instances": [
            {
              "ModuleName": "radix_sort_unified_bucket_1_2_Pipeline_1",
              "InstanceName": "grp_radix_sort_unified_bucket_1_2_Pipeline_1_fu_42"
            },
            {
              "ModuleName": "radix_sort_unified_bucket_1_2_Pipeline_initialization",
              "InstanceName": "grp_radix_sort_unified_bucket_1_2_Pipeline_initialization_fu_48"
            },
            {
              "ModuleName": "radix_sort_unified_bucket_1_2_Pipeline_sort_procedure",
              "InstanceName": "grp_radix_sort_unified_bucket_1_2_Pipeline_sort_procedure_fu_57"
            }
          ]
        },
        {
          "ModuleName": "merge_sort_1",
          "InstanceName": "merge_sort_1_U0"
        }
      ]
    },
    "Info": {
      "radix_sort_unified_bucket_1_1_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "radix_sort_unified_bucket_1_1_Pipeline_initialization": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "radix_sort_unified_bucket_1_1_Pipeline_sort_procedure": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "radix_sort_unified_bucket_1_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "radix_sort_unified_bucket_1_2_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "radix_sort_unified_bucket_1_2_Pipeline_initialization": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "radix_sort_unified_bucket_1_2_Pipeline_sort_procedure": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "radix_sort_unified_bucket_1_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "merge_sort_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sort_top": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "radix_sort_unified_bucket_1_1_Pipeline_1": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "18",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.450"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "49",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "radix_sort_unified_bucket_1_1_Pipeline_initialization": {
        "Latency": {
          "LatencyBest": "52",
          "LatencyAvg": "52",
          "LatencyWorst": "52",
          "PipelineII": "52",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.602"
        },
        "Loops": [{
            "Name": "initialization",
            "TripCount": "49",
            "Latency": "50",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "118",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "179",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "radix_sort_unified_bucket_1_1_Pipeline_sort_procedure": {
        "Latency": {
          "LatencyBest": "1066",
          "LatencyAvg": "1066",
          "LatencyWorst": "1066",
          "PipelineII": "1066",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.744"
        },
        "Loops": [{
            "Name": "sort_procedure",
            "TripCount": "8",
            "Latency": "1064",
            "PipelineII": "133",
            "PipelineDepth": "133"
          }],
        "Area": {
          "FF": "2432",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "7879",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "radix_sort_unified_bucket_1_1": {
        "Latency": {
          "LatencyBest": "1141",
          "LatencyAvg": "1141",
          "LatencyWorst": "1141",
          "PipelineII": "1141",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.744"
        },
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "FF": "2695",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "8362",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0"
        }
      },
      "radix_sort_unified_bucket_1_2_Pipeline_1": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "18",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.450"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "49",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "radix_sort_unified_bucket_1_2_Pipeline_initialization": {
        "Latency": {
          "LatencyBest": "52",
          "LatencyAvg": "52",
          "LatencyWorst": "52",
          "PipelineII": "52",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.602"
        },
        "Loops": [{
            "Name": "initialization",
            "TripCount": "49",
            "Latency": "50",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "118",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "193",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "radix_sort_unified_bucket_1_2_Pipeline_sort_procedure": {
        "Latency": {
          "LatencyBest": "1066",
          "LatencyAvg": "1066",
          "LatencyWorst": "1066",
          "PipelineII": "1066",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.744"
        },
        "Loops": [{
            "Name": "sort_procedure",
            "TripCount": "8",
            "Latency": "1064",
            "PipelineII": "133",
            "PipelineDepth": "133"
          }],
        "Area": {
          "FF": "2432",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "7879",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "radix_sort_unified_bucket_1_2": {
        "Latency": {
          "LatencyBest": "1141",
          "LatencyAvg": "1141",
          "LatencyWorst": "1141",
          "PipelineII": "1141",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.744"
        },
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "FF": "2695",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "8376",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0"
        }
      },
      "merge_sort_1": {
        "Latency": {
          "LatencyBest": "100",
          "LatencyAvg": "100",
          "LatencyWorst": "100",
          "PipelineII": "100",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.396"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_7_1",
            "TripCount": "98",
            "Latency": "98",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "147",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "390",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "sort_top": {
        "Latency": {
          "LatencyBest": "1141",
          "LatencyAvg": "1141",
          "LatencyWorst": "1141",
          "PipelineII": "1142",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.744"
        },
        "Area": {
          "BRAM_18K": "12",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "FF": "5539",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "17160",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-04-12 13:28:28 PDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
