// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "04/03/2025 18:32:49"

// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module uart_ch340_txrx_test_2 (
	sclk,
	nrst,
	tx,
	rx);
input 	sclk;
input 	nrst;
output 	tx;
input 	rx;

// Design Ports Information
// tx	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sclk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nrst	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \tx~output_o ;
wire \sclk~input_o ;
wire \sclk~inputclkctrl_outclk ;
wire \uart_ctrler_inst|Add0~0_combout ;
wire \nrst~input_o ;
wire \nrst~inputclkctrl_outclk ;
wire \uart_ctrler_inst|Add0~1 ;
wire \uart_ctrler_inst|Add0~2_combout ;
wire \uart_ctrler_inst|cnt_tx~4_combout ;
wire \uart_ctrler_inst|Add0~3 ;
wire \uart_ctrler_inst|Add0~4_combout ;
wire \uart_ctrler_inst|Add0~5 ;
wire \uart_ctrler_inst|Add0~6_combout ;
wire \uart_ctrler_inst|Add0~7 ;
wire \uart_ctrler_inst|Add0~8_combout ;
wire \uart_ctrler_inst|cnt_tx~3_combout ;
wire \uart_ctrler_inst|Add0~9 ;
wire \uart_ctrler_inst|Add0~10_combout ;
wire \uart_ctrler_inst|cnt_tx~2_combout ;
wire \uart_ctrler_inst|Add0~11 ;
wire \uart_ctrler_inst|Add0~12_combout ;
wire \uart_ctrler_inst|Add0~13 ;
wire \uart_ctrler_inst|Add0~14_combout ;
wire \uart_ctrler_inst|cnt_tx~1_combout ;
wire \uart_ctrler_inst|Add0~15 ;
wire \uart_ctrler_inst|Add0~16_combout ;
wire \uart_ctrler_inst|cnt_tx~0_combout ;
wire \uart_ctrler_inst|Add0~17 ;
wire \uart_ctrler_inst|Add0~18_combout ;
wire \uart_ctrler_inst|Add0~19 ;
wire \uart_ctrler_inst|Add0~20_combout ;
wire \uart_ctrler_inst|Add0~21 ;
wire \uart_ctrler_inst|Add0~22_combout ;
wire \uart_ctrler_inst|Add0~23 ;
wire \uart_ctrler_inst|Add0~24_combout ;
wire \uart_ctrler_inst|Add0~25 ;
wire \uart_ctrler_inst|Add0~26_combout ;
wire \uart_ctrler_inst|Add0~27 ;
wire \uart_ctrler_inst|Add0~28_combout ;
wire \uart_ctrler_inst|Add0~29 ;
wire \uart_ctrler_inst|Add0~30_combout ;
wire \uart_ctrler_inst|Equal0~5_combout ;
wire \uart_ctrler_inst|Add0~31 ;
wire \uart_ctrler_inst|Add0~32_combout ;
wire \uart_ctrler_inst|Add0~33 ;
wire \uart_ctrler_inst|Add0~34_combout ;
wire \uart_ctrler_inst|Add0~35 ;
wire \uart_ctrler_inst|Add0~36_combout ;
wire \uart_ctrler_inst|Add0~37 ;
wire \uart_ctrler_inst|Add0~38_combout ;
wire \uart_ctrler_inst|Add0~39 ;
wire \uart_ctrler_inst|Add0~40_combout ;
wire \uart_ctrler_inst|Add0~41 ;
wire \uart_ctrler_inst|Add0~42_combout ;
wire \uart_ctrler_inst|Add0~43 ;
wire \uart_ctrler_inst|Add0~44_combout ;
wire \uart_ctrler_inst|Add0~45 ;
wire \uart_ctrler_inst|Add0~46_combout ;
wire \uart_ctrler_inst|Add0~47 ;
wire \uart_ctrler_inst|Add0~48_combout ;
wire \uart_ctrler_inst|Add0~49 ;
wire \uart_ctrler_inst|Add0~50_combout ;
wire \uart_ctrler_inst|Add0~51 ;
wire \uart_ctrler_inst|Add0~52_combout ;
wire \uart_ctrler_inst|Add0~53 ;
wire \uart_ctrler_inst|Add0~54_combout ;
wire \uart_ctrler_inst|Equal0~1_combout ;
wire \uart_ctrler_inst|Equal0~2_combout ;
wire \uart_ctrler_inst|Equal0~3_combout ;
wire \uart_ctrler_inst|Add0~55 ;
wire \uart_ctrler_inst|Add0~56_combout ;
wire \uart_ctrler_inst|Add0~57 ;
wire \uart_ctrler_inst|Add0~58_combout ;
wire \uart_ctrler_inst|Add0~59 ;
wire \uart_ctrler_inst|Add0~60_combout ;
wire \uart_ctrler_inst|Add0~61 ;
wire \uart_ctrler_inst|Add0~62_combout ;
wire \uart_ctrler_inst|Equal0~0_combout ;
wire \uart_ctrler_inst|Equal0~4_combout ;
wire \uart_ctrler_inst|Equal0~6_combout ;
wire \uart_ctrler_inst|Equal0~7_combout ;
wire \uart_ctrler_inst|Equal0~8_combout ;
wire \uart_ctrler_inst|Equal0~9_combout ;
wire \uart_ctrler_inst|Equal1~0_combout ;
wire \uart_ctrler_inst|signal_tx~q ;
wire \uart_ctrler_inst|Add2~1 ;
wire \uart_ctrler_inst|Add2~3 ;
wire \uart_ctrler_inst|Add2~4_combout ;
wire \uart_ctrler_inst|cnt_rx~30_combout ;
wire \uart_ctrler_inst|Add2~5 ;
wire \uart_ctrler_inst|Add2~6_combout ;
wire \uart_ctrler_inst|cnt_rx~33_combout ;
wire \uart_ctrler_inst|Add2~7 ;
wire \uart_ctrler_inst|Add2~8_combout ;
wire \uart_ctrler_inst|cnt_rx~28_combout ;
wire \uart_ctrler_inst|Add2~9 ;
wire \uart_ctrler_inst|Add2~10_combout ;
wire \uart_ctrler_inst|cnt_rx~29_combout ;
wire \uart_ctrler_inst|Add2~11 ;
wire \uart_ctrler_inst|Add2~12_combout ;
wire \uart_ctrler_inst|cnt_rx~27_combout ;
wire \uart_ctrler_inst|Add2~13 ;
wire \uart_ctrler_inst|Add2~14_combout ;
wire \uart_ctrler_inst|cnt_rx~26_combout ;
wire \uart_ctrler_inst|Add2~15 ;
wire \uart_ctrler_inst|Add2~16_combout ;
wire \uart_ctrler_inst|cnt_rx~25_combout ;
wire \uart_ctrler_inst|Add2~17 ;
wire \uart_ctrler_inst|Add2~18_combout ;
wire \uart_ctrler_inst|cnt_rx~24_combout ;
wire \uart_ctrler_inst|Add2~19 ;
wire \uart_ctrler_inst|Add2~20_combout ;
wire \uart_ctrler_inst|cnt_rx~23_combout ;
wire \uart_ctrler_inst|Add2~21 ;
wire \uart_ctrler_inst|Add2~22_combout ;
wire \uart_ctrler_inst|cnt_rx~22_combout ;
wire \uart_ctrler_inst|Add2~23 ;
wire \uart_ctrler_inst|Add2~24_combout ;
wire \uart_ctrler_inst|cnt_rx~21_combout ;
wire \uart_ctrler_inst|Add2~25 ;
wire \uart_ctrler_inst|Add2~26_combout ;
wire \uart_ctrler_inst|cnt_rx~20_combout ;
wire \uart_ctrler_inst|Add2~27 ;
wire \uart_ctrler_inst|Add2~28_combout ;
wire \uart_ctrler_inst|cnt_rx~19_combout ;
wire \uart_ctrler_inst|Add2~29 ;
wire \uart_ctrler_inst|Add2~30_combout ;
wire \uart_ctrler_inst|cnt_rx~18_combout ;
wire \uart_ctrler_inst|always6~5_combout ;
wire \uart_ctrler_inst|always6~6_combout ;
wire \uart_ctrler_inst|Add2~31 ;
wire \uart_ctrler_inst|Add2~32_combout ;
wire \uart_ctrler_inst|cnt_rx~17_combout ;
wire \uart_ctrler_inst|Add2~33 ;
wire \uart_ctrler_inst|Add2~34_combout ;
wire \uart_ctrler_inst|cnt_rx~16_combout ;
wire \uart_ctrler_inst|Add2~35 ;
wire \uart_ctrler_inst|Add2~36_combout ;
wire \uart_ctrler_inst|cnt_rx~15_combout ;
wire \uart_ctrler_inst|Add2~37 ;
wire \uart_ctrler_inst|Add2~38_combout ;
wire \uart_ctrler_inst|cnt_rx~14_combout ;
wire \uart_ctrler_inst|Add2~39 ;
wire \uart_ctrler_inst|Add2~40_combout ;
wire \uart_ctrler_inst|cnt_rx~13_combout ;
wire \uart_ctrler_inst|Add2~41 ;
wire \uart_ctrler_inst|Add2~42_combout ;
wire \uart_ctrler_inst|cnt_rx~12_combout ;
wire \uart_ctrler_inst|Add2~43 ;
wire \uart_ctrler_inst|Add2~44_combout ;
wire \uart_ctrler_inst|cnt_rx~11_combout ;
wire \uart_ctrler_inst|Add2~45 ;
wire \uart_ctrler_inst|Add2~46_combout ;
wire \uart_ctrler_inst|cnt_rx~10_combout ;
wire \uart_ctrler_inst|always6~2_combout ;
wire \uart_ctrler_inst|always6~3_combout ;
wire \uart_ctrler_inst|Add2~47 ;
wire \uart_ctrler_inst|Add2~48_combout ;
wire \uart_ctrler_inst|cnt_rx~9_combout ;
wire \uart_ctrler_inst|Add2~49 ;
wire \uart_ctrler_inst|Add2~50_combout ;
wire \uart_ctrler_inst|cnt_rx~8_combout ;
wire \uart_ctrler_inst|Add2~51 ;
wire \uart_ctrler_inst|Add2~52_combout ;
wire \uart_ctrler_inst|cnt_rx~7_combout ;
wire \uart_ctrler_inst|Add2~53 ;
wire \uart_ctrler_inst|Add2~54_combout ;
wire \uart_ctrler_inst|cnt_rx~6_combout ;
wire \uart_ctrler_inst|always6~1_combout ;
wire \uart_ctrler_inst|Add2~55 ;
wire \uart_ctrler_inst|Add2~56_combout ;
wire \uart_ctrler_inst|cnt_rx~5_combout ;
wire \uart_ctrler_inst|Add2~57 ;
wire \uart_ctrler_inst|Add2~58_combout ;
wire \uart_ctrler_inst|cnt_rx~4_combout ;
wire \uart_ctrler_inst|Add2~59 ;
wire \uart_ctrler_inst|Add2~60_combout ;
wire \uart_ctrler_inst|cnt_rx~35_combout ;
wire \uart_ctrler_inst|Add2~61 ;
wire \uart_ctrler_inst|Add2~62_combout ;
wire \uart_ctrler_inst|cnt_rx~34_combout ;
wire \uart_ctrler_inst|always6~0_combout ;
wire \uart_ctrler_inst|always6~4_combout ;
wire \uart_ctrler_inst|always6~7_combout ;
wire \uart_ctrler_inst|always6~8_combout ;
wire \uart_ctrler_inst|always6~9_combout ;
wire \uart_ctrler_inst|Add2~2_combout ;
wire \uart_ctrler_inst|cnt_rx~31_combout ;
wire \uart_ctrler_inst|always6~10_combout ;
wire \uart_ctrler_inst|Add2~0_combout ;
wire \uart_ctrler_inst|cnt_rx~32_combout ;
wire \uart_ctrler_inst|always7~0_combout ;
wire \uart_ctrler_inst|always7~1_combout ;
wire \uart_ctrler_inst|always12~2_combout ;
wire \uart_ctrler_inst|Add3~0_combout ;
wire \uart_ctrler_inst|uart_rx_time_cnt~2_combout ;
wire \uart_ctrler_inst|Add3~1 ;
wire \uart_ctrler_inst|Add3~2_combout ;
wire \uart_ctrler_inst|uart_rx_time_cnt~30_combout ;
wire \uart_ctrler_inst|Add3~3 ;
wire \uart_ctrler_inst|Add3~4_combout ;
wire \uart_ctrler_inst|uart_rx_time_cnt~29_combout ;
wire \uart_ctrler_inst|Add3~5 ;
wire \uart_ctrler_inst|Add3~6_combout ;
wire \uart_ctrler_inst|uart_rx_time_cnt~32_combout ;
wire \uart_ctrler_inst|reg_recv_byte[3]~0_combout ;
wire \uart_ctrler_inst|Add3~7 ;
wire \uart_ctrler_inst|Add3~8_combout ;
wire \uart_ctrler_inst|uart_rx_time_cnt~31_combout ;
wire \uart_ctrler_inst|Add3~9 ;
wire \uart_ctrler_inst|Add3~10_combout ;
wire \uart_ctrler_inst|uart_rx_time_cnt~28_combout ;
wire \uart_ctrler_inst|Add3~11 ;
wire \uart_ctrler_inst|Add3~12_combout ;
wire \uart_ctrler_inst|uart_rx_time_cnt~27_combout ;
wire \uart_ctrler_inst|Add3~13 ;
wire \uart_ctrler_inst|Add3~14_combout ;
wire \uart_ctrler_inst|uart_rx_time_cnt~26_combout ;
wire \uart_ctrler_inst|Equal23~7_combout ;
wire \uart_ctrler_inst|Add3~15 ;
wire \uart_ctrler_inst|Add3~16_combout ;
wire \uart_ctrler_inst|uart_rx_time_cnt~25_combout ;
wire \uart_ctrler_inst|Add3~17 ;
wire \uart_ctrler_inst|Add3~18_combout ;
wire \uart_ctrler_inst|uart_rx_time_cnt~24_combout ;
wire \uart_ctrler_inst|Add3~19 ;
wire \uart_ctrler_inst|Add3~20_combout ;
wire \uart_ctrler_inst|uart_rx_time_cnt~23_combout ;
wire \uart_ctrler_inst|Add3~21 ;
wire \uart_ctrler_inst|Add3~22_combout ;
wire \uart_ctrler_inst|uart_rx_time_cnt~22_combout ;
wire \uart_ctrler_inst|Equal23~6_combout ;
wire \uart_ctrler_inst|Add3~23 ;
wire \uart_ctrler_inst|Add3~24_combout ;
wire \uart_ctrler_inst|uart_rx_time_cnt~21_combout ;
wire \uart_ctrler_inst|Add3~25 ;
wire \uart_ctrler_inst|Add3~26_combout ;
wire \uart_ctrler_inst|uart_rx_time_cnt~20_combout ;
wire \uart_ctrler_inst|Add3~27 ;
wire \uart_ctrler_inst|Add3~28_combout ;
wire \uart_ctrler_inst|uart_rx_time_cnt~19_combout ;
wire \uart_ctrler_inst|Add3~29 ;
wire \uart_ctrler_inst|Add3~30_combout ;
wire \uart_ctrler_inst|uart_rx_time_cnt~18_combout ;
wire \uart_ctrler_inst|Equal23~5_combout ;
wire \uart_ctrler_inst|Add3~31 ;
wire \uart_ctrler_inst|Add3~32_combout ;
wire \uart_ctrler_inst|uart_rx_time_cnt~17_combout ;
wire \uart_ctrler_inst|Add3~33 ;
wire \uart_ctrler_inst|Add3~34_combout ;
wire \uart_ctrler_inst|uart_rx_time_cnt~16_combout ;
wire \uart_ctrler_inst|Add3~35 ;
wire \uart_ctrler_inst|Add3~36_combout ;
wire \uart_ctrler_inst|uart_rx_time_cnt~15_combout ;
wire \uart_ctrler_inst|Add3~37 ;
wire \uart_ctrler_inst|Add3~38_combout ;
wire \uart_ctrler_inst|uart_rx_time_cnt~14_combout ;
wire \uart_ctrler_inst|Add3~39 ;
wire \uart_ctrler_inst|Add3~40_combout ;
wire \uart_ctrler_inst|uart_rx_time_cnt~13_combout ;
wire \uart_ctrler_inst|Add3~41 ;
wire \uart_ctrler_inst|Add3~42_combout ;
wire \uart_ctrler_inst|uart_rx_time_cnt~12_combout ;
wire \uart_ctrler_inst|Add3~43 ;
wire \uart_ctrler_inst|Add3~44_combout ;
wire \uart_ctrler_inst|uart_rx_time_cnt~11_combout ;
wire \uart_ctrler_inst|Add3~45 ;
wire \uart_ctrler_inst|Add3~46_combout ;
wire \uart_ctrler_inst|uart_rx_time_cnt~10_combout ;
wire \uart_ctrler_inst|Add3~47 ;
wire \uart_ctrler_inst|Add3~48_combout ;
wire \uart_ctrler_inst|uart_rx_time_cnt~9_combout ;
wire \uart_ctrler_inst|Add3~49 ;
wire \uart_ctrler_inst|Add3~50_combout ;
wire \uart_ctrler_inst|uart_rx_time_cnt~8_combout ;
wire \uart_ctrler_inst|Add3~51 ;
wire \uart_ctrler_inst|Add3~52_combout ;
wire \uart_ctrler_inst|uart_rx_time_cnt~7_combout ;
wire \uart_ctrler_inst|Add3~53 ;
wire \uart_ctrler_inst|Add3~54_combout ;
wire \uart_ctrler_inst|uart_rx_time_cnt~6_combout ;
wire \uart_ctrler_inst|Equal23~1_combout ;
wire \uart_ctrler_inst|Equal23~2_combout ;
wire \uart_ctrler_inst|Equal23~3_combout ;
wire \uart_ctrler_inst|Add3~55 ;
wire \uart_ctrler_inst|Add3~56_combout ;
wire \uart_ctrler_inst|uart_rx_time_cnt~5_combout ;
wire \uart_ctrler_inst|Add3~57 ;
wire \uart_ctrler_inst|Add3~58_combout ;
wire \uart_ctrler_inst|uart_rx_time_cnt~4_combout ;
wire \uart_ctrler_inst|Equal23~10_combout ;
wire \uart_ctrler_inst|Add3~59 ;
wire \uart_ctrler_inst|Add3~60_combout ;
wire \uart_ctrler_inst|uart_rx_time_cnt~3_combout ;
wire \uart_ctrler_inst|Add3~61 ;
wire \uart_ctrler_inst|Add3~62_combout ;
wire \uart_ctrler_inst|uart_rx_time_cnt~33_combout ;
wire \uart_ctrler_inst|Equal23~0_combout ;
wire \uart_ctrler_inst|Equal23~4_combout ;
wire \uart_ctrler_inst|Equal23~8_combout ;
wire \uart_ctrler_inst|Equal23~9_combout ;
wire \uart_ctrler_inst|is_recving~0_combout ;
wire \rx~input_o ;
wire \rx~_wirecell_combout ;
wire \uart_ctrler_inst|is_recving~q ;
wire \uart_ctrler_inst|always12~3_combout ;
wire \uart_ctrler_inst|rx_done~q ;
wire \uart_ctrler_inst|Add1~0_combout ;
wire \uart_ctrler_inst|uart_tx_time_cnt[0]~18_combout ;
wire \uart_ctrler_inst|Add1~1 ;
wire \uart_ctrler_inst|Add1~2_combout ;
wire \uart_ctrler_inst|uart_tx_time_cnt[1]~19_combout ;
wire \uart_ctrler_inst|Add1~3 ;
wire \uart_ctrler_inst|Add1~4_combout ;
wire \uart_ctrler_inst|uart_tx_time_cnt[2]~17_combout ;
wire \uart_ctrler_inst|Add1~5 ;
wire \uart_ctrler_inst|Add1~6_combout ;
wire \uart_ctrler_inst|uart_tx_time_cnt[3]~16_combout ;
wire \uart_ctrler_inst|Equal10~0_combout ;
wire \uart_ctrler_inst|Add1~7 ;
wire \uart_ctrler_inst|Add1~8_combout ;
wire \uart_ctrler_inst|uart_tx_time_cnt[4]~31_combout ;
wire \uart_ctrler_inst|Add1~9 ;
wire \uart_ctrler_inst|Add1~10_combout ;
wire \uart_ctrler_inst|uart_tx_time_cnt[5]~30_combout ;
wire \uart_ctrler_inst|Add1~11 ;
wire \uart_ctrler_inst|Add1~12_combout ;
wire \uart_ctrler_inst|uart_tx_time_cnt[6]~29_combout ;
wire \uart_ctrler_inst|Add1~13 ;
wire \uart_ctrler_inst|Add1~14_combout ;
wire \uart_ctrler_inst|uart_tx_time_cnt[7]~28_combout ;
wire \uart_ctrler_inst|Add1~15 ;
wire \uart_ctrler_inst|Add1~16_combout ;
wire \uart_ctrler_inst|uart_tx_time_cnt[8]~27_combout ;
wire \uart_ctrler_inst|Add1~17 ;
wire \uart_ctrler_inst|Add1~18_combout ;
wire \uart_ctrler_inst|uart_tx_time_cnt[9]~26_combout ;
wire \uart_ctrler_inst|Add1~19 ;
wire \uart_ctrler_inst|Add1~20_combout ;
wire \uart_ctrler_inst|uart_tx_time_cnt[10]~25_combout ;
wire \uart_ctrler_inst|Add1~21 ;
wire \uart_ctrler_inst|Add1~22_combout ;
wire \uart_ctrler_inst|uart_tx_time_cnt[11]~24_combout ;
wire \uart_ctrler_inst|Equal2~6_combout ;
wire \uart_ctrler_inst|Equal2~7_combout ;
wire \uart_ctrler_inst|Add1~23 ;
wire \uart_ctrler_inst|Add1~24_combout ;
wire \uart_ctrler_inst|uart_tx_time_cnt[12]~23_combout ;
wire \uart_ctrler_inst|Add1~25 ;
wire \uart_ctrler_inst|Add1~26_combout ;
wire \uart_ctrler_inst|uart_tx_time_cnt[13]~22_combout ;
wire \uart_ctrler_inst|Add1~27 ;
wire \uart_ctrler_inst|Add1~28_combout ;
wire \uart_ctrler_inst|uart_tx_time_cnt[14]~21_combout ;
wire \uart_ctrler_inst|Add1~29 ;
wire \uart_ctrler_inst|Add1~30_combout ;
wire \uart_ctrler_inst|uart_tx_time_cnt[15]~20_combout ;
wire \uart_ctrler_inst|Equal2~5_combout ;
wire \uart_ctrler_inst|Equal2~8_combout ;
wire \uart_ctrler_inst|Equal11~0_combout ;
wire \uart_ctrler_inst|is_traning~0_combout ;
wire \uart_ctrler_inst|is_traning~q ;
wire \uart_ctrler_inst|always3~0_combout ;
wire \uart_ctrler_inst|Add1~31 ;
wire \uart_ctrler_inst|Add1~32_combout ;
wire \uart_ctrler_inst|uart_tx_time_cnt[16]~15_combout ;
wire \uart_ctrler_inst|Add1~33 ;
wire \uart_ctrler_inst|Add1~34_combout ;
wire \uart_ctrler_inst|uart_tx_time_cnt[17]~14_combout ;
wire \uart_ctrler_inst|Add1~35 ;
wire \uart_ctrler_inst|Add1~36_combout ;
wire \uart_ctrler_inst|uart_tx_time_cnt[18]~13_combout ;
wire \uart_ctrler_inst|Add1~37 ;
wire \uart_ctrler_inst|Add1~38_combout ;
wire \uart_ctrler_inst|uart_tx_time_cnt[19]~12_combout ;
wire \uart_ctrler_inst|Add1~39 ;
wire \uart_ctrler_inst|Add1~40_combout ;
wire \uart_ctrler_inst|uart_tx_time_cnt[20]~11_combout ;
wire \uart_ctrler_inst|Add1~41 ;
wire \uart_ctrler_inst|Add1~42_combout ;
wire \uart_ctrler_inst|uart_tx_time_cnt[21]~10_combout ;
wire \uart_ctrler_inst|Add1~43 ;
wire \uart_ctrler_inst|Add1~44_combout ;
wire \uart_ctrler_inst|uart_tx_time_cnt[22]~9_combout ;
wire \uart_ctrler_inst|Add1~45 ;
wire \uart_ctrler_inst|Add1~46_combout ;
wire \uart_ctrler_inst|uart_tx_time_cnt[23]~8_combout ;
wire \uart_ctrler_inst|Add1~47 ;
wire \uart_ctrler_inst|Add1~48_combout ;
wire \uart_ctrler_inst|uart_tx_time_cnt[24]~7_combout ;
wire \uart_ctrler_inst|Add1~49 ;
wire \uart_ctrler_inst|Add1~50_combout ;
wire \uart_ctrler_inst|uart_tx_time_cnt[25]~6_combout ;
wire \uart_ctrler_inst|Add1~51 ;
wire \uart_ctrler_inst|Add1~52_combout ;
wire \uart_ctrler_inst|uart_tx_time_cnt[26]~5_combout ;
wire \uart_ctrler_inst|Add1~53 ;
wire \uart_ctrler_inst|Add1~54_combout ;
wire \uart_ctrler_inst|uart_tx_time_cnt[27]~4_combout ;
wire \uart_ctrler_inst|Equal2~1_combout ;
wire \uart_ctrler_inst|Add1~55 ;
wire \uart_ctrler_inst|Add1~56_combout ;
wire \uart_ctrler_inst|uart_tx_time_cnt[28]~3_combout ;
wire \uart_ctrler_inst|Add1~57 ;
wire \uart_ctrler_inst|Add1~58_combout ;
wire \uart_ctrler_inst|uart_tx_time_cnt[29]~2_combout ;
wire \uart_ctrler_inst|Add1~59 ;
wire \uart_ctrler_inst|Add1~60_combout ;
wire \uart_ctrler_inst|uart_tx_time_cnt[30]~1_combout ;
wire \uart_ctrler_inst|Add1~61 ;
wire \uart_ctrler_inst|Add1~62_combout ;
wire \uart_ctrler_inst|uart_tx_time_cnt[31]~0_combout ;
wire \uart_ctrler_inst|Equal2~0_combout ;
wire \uart_ctrler_inst|Equal2~2_combout ;
wire \uart_ctrler_inst|Equal2~3_combout ;
wire \uart_ctrler_inst|Equal2~4_combout ;
wire \uart_ctrler_inst|reg_recv_byte[0]~1_combout ;
wire \uart_ctrler_inst|reg_recv_byte[5]~2_combout ;
wire \uart_ctrler_inst|reg_recv_byte[5]~3_combout ;
wire \uart_ctrler_inst|rx_byte[5]~0_combout ;
wire \uart_ctrler_inst|reg_tran_byte[5]~feeder_combout ;
wire \uart_ctrler_inst|always4~0_combout ;
wire \uart_ctrler_inst|reg_recv_byte[6]~4_combout ;
wire \uart_ctrler_inst|rx_byte[6]~1_combout ;
wire \uart_ctrler_inst|Selector0~0_combout ;
wire \uart_ctrler_inst|Selector0~1_combout ;
wire \uart_ctrler_inst|Selector0~2_combout ;
wire \uart_ctrler_inst|Selector0~3_combout ;
wire \uart_ctrler_inst|reg_recv_byte[7]~5_combout ;
wire \uart_ctrler_inst|reg_recv_byte[3]~6_combout ;
wire \uart_ctrler_inst|reg_recv_byte[3]~7_combout ;
wire \uart_ctrler_inst|rx_byte[3]~2_combout ;
wire \uart_ctrler_inst|reg_tran_byte[3]~feeder_combout ;
wire \uart_ctrler_inst|reg_recv_byte[4]~8_combout ;
wire \uart_ctrler_inst|reg_recv_byte[4]~9_combout ;
wire \uart_ctrler_inst|rx_byte[4]~3_combout ;
wire \uart_ctrler_inst|Selector0~4_combout ;
wire \uart_ctrler_inst|Selector0~5_combout ;
wire \uart_ctrler_inst|reg_recv_byte[0]~11_combout ;
wire \uart_ctrler_inst|reg_recv_byte[0]~12_combout ;
wire \uart_ctrler_inst|rx_byte[0]~5_combout ;
wire \uart_ctrler_inst|Selector0~6_combout ;
wire \uart_ctrler_inst|reg_recv_byte[7]~10_combout ;
wire \uart_ctrler_inst|rx_byte[7]~4_combout ;
wire \uart_ctrler_inst|Selector0~7_combout ;
wire \uart_ctrler_inst|reg_recv_byte[1]~13_combout ;
wire \uart_ctrler_inst|reg_recv_byte[2]~15_combout ;
wire \uart_ctrler_inst|rx_byte[2]~7_combout ;
wire \uart_ctrler_inst|reg_tran_byte[2]~feeder_combout ;
wire \uart_ctrler_inst|reg_recv_byte[1]~14_combout ;
wire \uart_ctrler_inst|rx_byte[1]~6_combout ;
wire \uart_ctrler_inst|Selector0~8_combout ;
wire \uart_ctrler_inst|Selector0~9_combout ;
wire \uart_ctrler_inst|Selector0~10_combout ;
wire \uart_ctrler_inst|Selector0~11_combout ;
wire \uart_ctrler_inst|tx~0_combout ;
wire \uart_ctrler_inst|tx~q ;
wire [31:0] \uart_ctrler_inst|uart_tx_time_cnt ;
wire [7:0] \uart_ctrler_inst|reg_tran_byte ;
wire [31:0] \uart_ctrler_inst|cnt_tx ;
wire [7:0] \uart_ctrler_inst|rx_byte ;
wire [31:0] \uart_ctrler_inst|signal_rx ;
wire [31:0] \uart_ctrler_inst|uart_rx_time_cnt ;
wire [7:0] \uart_ctrler_inst|reg_recv_byte ;
wire [31:0] \uart_ctrler_inst|cnt_rx ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \tx~output (
	.i(!\uart_ctrler_inst|tx~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tx~output_o ),
	.obar());
// synopsys translate_off
defparam \tx~output .bus_hold = "false";
defparam \tx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \sclk~input (
	.i(sclk),
	.ibar(gnd),
	.o(\sclk~input_o ));
// synopsys translate_off
defparam \sclk~input .bus_hold = "false";
defparam \sclk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \sclk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\sclk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\sclk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \sclk~inputclkctrl .clock_type = "global clock";
defparam \sclk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N0
cycloneive_lcell_comb \uart_ctrler_inst|Add0~0 (
// Equation(s):
// \uart_ctrler_inst|Add0~0_combout  = \uart_ctrler_inst|cnt_tx [0] $ (VCC)
// \uart_ctrler_inst|Add0~1  = CARRY(\uart_ctrler_inst|cnt_tx [0])

	.dataa(gnd),
	.datab(\uart_ctrler_inst|cnt_tx [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Add0~0_combout ),
	.cout(\uart_ctrler_inst|Add0~1 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add0~0 .lut_mask = 16'h33CC;
defparam \uart_ctrler_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N15
cycloneive_io_ibuf \nrst~input (
	.i(nrst),
	.ibar(gnd),
	.o(\nrst~input_o ));
// synopsys translate_off
defparam \nrst~input .bus_hold = "false";
defparam \nrst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \nrst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\nrst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\nrst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \nrst~inputclkctrl .clock_type = "global clock";
defparam \nrst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X10_Y9_N1
dffeas \uart_ctrler_inst|cnt_tx[0] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_tx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_tx[0] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_tx[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N2
cycloneive_lcell_comb \uart_ctrler_inst|Add0~2 (
// Equation(s):
// \uart_ctrler_inst|Add0~2_combout  = (\uart_ctrler_inst|cnt_tx [1] & (!\uart_ctrler_inst|Add0~1 )) # (!\uart_ctrler_inst|cnt_tx [1] & ((\uart_ctrler_inst|Add0~1 ) # (GND)))
// \uart_ctrler_inst|Add0~3  = CARRY((!\uart_ctrler_inst|Add0~1 ) # (!\uart_ctrler_inst|cnt_tx [1]))

	.dataa(\uart_ctrler_inst|cnt_tx [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add0~1 ),
	.combout(\uart_ctrler_inst|Add0~2_combout ),
	.cout(\uart_ctrler_inst|Add0~3 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add0~2 .lut_mask = 16'h5A5F;
defparam \uart_ctrler_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N6
cycloneive_lcell_comb \uart_ctrler_inst|cnt_tx~4 (
// Equation(s):
// \uart_ctrler_inst|cnt_tx~4_combout  = (\uart_ctrler_inst|Add0~2_combout  & ((!\uart_ctrler_inst|Equal0~9_combout ) # (!\uart_ctrler_inst|cnt_tx [0])))

	.dataa(\uart_ctrler_inst|Add0~2_combout ),
	.datab(gnd),
	.datac(\uart_ctrler_inst|cnt_tx [0]),
	.datad(\uart_ctrler_inst|Equal0~9_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|cnt_tx~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_tx~4 .lut_mask = 16'h0AAA;
defparam \uart_ctrler_inst|cnt_tx~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N7
dffeas \uart_ctrler_inst|cnt_tx[1] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|cnt_tx~4_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_tx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_tx[1] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_tx[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N4
cycloneive_lcell_comb \uart_ctrler_inst|Add0~4 (
// Equation(s):
// \uart_ctrler_inst|Add0~4_combout  = (\uart_ctrler_inst|cnt_tx [2] & (\uart_ctrler_inst|Add0~3  $ (GND))) # (!\uart_ctrler_inst|cnt_tx [2] & (!\uart_ctrler_inst|Add0~3  & VCC))
// \uart_ctrler_inst|Add0~5  = CARRY((\uart_ctrler_inst|cnt_tx [2] & !\uart_ctrler_inst|Add0~3 ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|cnt_tx [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add0~3 ),
	.combout(\uart_ctrler_inst|Add0~4_combout ),
	.cout(\uart_ctrler_inst|Add0~5 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add0~4 .lut_mask = 16'hC30C;
defparam \uart_ctrler_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y9_N5
dffeas \uart_ctrler_inst|cnt_tx[2] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_tx [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_tx[2] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_tx[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N6
cycloneive_lcell_comb \uart_ctrler_inst|Add0~6 (
// Equation(s):
// \uart_ctrler_inst|Add0~6_combout  = (\uart_ctrler_inst|cnt_tx [3] & (!\uart_ctrler_inst|Add0~5 )) # (!\uart_ctrler_inst|cnt_tx [3] & ((\uart_ctrler_inst|Add0~5 ) # (GND)))
// \uart_ctrler_inst|Add0~7  = CARRY((!\uart_ctrler_inst|Add0~5 ) # (!\uart_ctrler_inst|cnt_tx [3]))

	.dataa(\uart_ctrler_inst|cnt_tx [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add0~5 ),
	.combout(\uart_ctrler_inst|Add0~6_combout ),
	.cout(\uart_ctrler_inst|Add0~7 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add0~6 .lut_mask = 16'h5A5F;
defparam \uart_ctrler_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y9_N7
dffeas \uart_ctrler_inst|cnt_tx[3] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_tx [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_tx[3] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_tx[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N8
cycloneive_lcell_comb \uart_ctrler_inst|Add0~8 (
// Equation(s):
// \uart_ctrler_inst|Add0~8_combout  = (\uart_ctrler_inst|cnt_tx [4] & (\uart_ctrler_inst|Add0~7  $ (GND))) # (!\uart_ctrler_inst|cnt_tx [4] & (!\uart_ctrler_inst|Add0~7  & VCC))
// \uart_ctrler_inst|Add0~9  = CARRY((\uart_ctrler_inst|cnt_tx [4] & !\uart_ctrler_inst|Add0~7 ))

	.dataa(\uart_ctrler_inst|cnt_tx [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add0~7 ),
	.combout(\uart_ctrler_inst|Add0~8_combout ),
	.cout(\uart_ctrler_inst|Add0~9 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add0~8 .lut_mask = 16'hA50A;
defparam \uart_ctrler_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N30
cycloneive_lcell_comb \uart_ctrler_inst|cnt_tx~3 (
// Equation(s):
// \uart_ctrler_inst|cnt_tx~3_combout  = (\uart_ctrler_inst|Add0~8_combout  & ((!\uart_ctrler_inst|Equal0~9_combout ) # (!\uart_ctrler_inst|cnt_tx [0])))

	.dataa(\uart_ctrler_inst|Add0~8_combout ),
	.datab(gnd),
	.datac(\uart_ctrler_inst|cnt_tx [0]),
	.datad(\uart_ctrler_inst|Equal0~9_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|cnt_tx~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_tx~3 .lut_mask = 16'h0AAA;
defparam \uart_ctrler_inst|cnt_tx~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N31
dffeas \uart_ctrler_inst|cnt_tx[4] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|cnt_tx~3_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_tx [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_tx[4] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_tx[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N10
cycloneive_lcell_comb \uart_ctrler_inst|Add0~10 (
// Equation(s):
// \uart_ctrler_inst|Add0~10_combout  = (\uart_ctrler_inst|cnt_tx [5] & (!\uart_ctrler_inst|Add0~9 )) # (!\uart_ctrler_inst|cnt_tx [5] & ((\uart_ctrler_inst|Add0~9 ) # (GND)))
// \uart_ctrler_inst|Add0~11  = CARRY((!\uart_ctrler_inst|Add0~9 ) # (!\uart_ctrler_inst|cnt_tx [5]))

	.dataa(\uart_ctrler_inst|cnt_tx [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add0~9 ),
	.combout(\uart_ctrler_inst|Add0~10_combout ),
	.cout(\uart_ctrler_inst|Add0~11 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add0~10 .lut_mask = 16'h5A5F;
defparam \uart_ctrler_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N20
cycloneive_lcell_comb \uart_ctrler_inst|cnt_tx~2 (
// Equation(s):
// \uart_ctrler_inst|cnt_tx~2_combout  = (\uart_ctrler_inst|Add0~10_combout  & ((!\uart_ctrler_inst|Equal0~9_combout ) # (!\uart_ctrler_inst|cnt_tx [0])))

	.dataa(\uart_ctrler_inst|Add0~10_combout ),
	.datab(gnd),
	.datac(\uart_ctrler_inst|cnt_tx [0]),
	.datad(\uart_ctrler_inst|Equal0~9_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|cnt_tx~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_tx~2 .lut_mask = 16'h0AAA;
defparam \uart_ctrler_inst|cnt_tx~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N21
dffeas \uart_ctrler_inst|cnt_tx[5] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|cnt_tx~2_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_tx [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_tx[5] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_tx[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N12
cycloneive_lcell_comb \uart_ctrler_inst|Add0~12 (
// Equation(s):
// \uart_ctrler_inst|Add0~12_combout  = (\uart_ctrler_inst|cnt_tx [6] & (\uart_ctrler_inst|Add0~11  $ (GND))) # (!\uart_ctrler_inst|cnt_tx [6] & (!\uart_ctrler_inst|Add0~11  & VCC))
// \uart_ctrler_inst|Add0~13  = CARRY((\uart_ctrler_inst|cnt_tx [6] & !\uart_ctrler_inst|Add0~11 ))

	.dataa(\uart_ctrler_inst|cnt_tx [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add0~11 ),
	.combout(\uart_ctrler_inst|Add0~12_combout ),
	.cout(\uart_ctrler_inst|Add0~13 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add0~12 .lut_mask = 16'hA50A;
defparam \uart_ctrler_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y9_N13
dffeas \uart_ctrler_inst|cnt_tx[6] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_tx [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_tx[6] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_tx[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N14
cycloneive_lcell_comb \uart_ctrler_inst|Add0~14 (
// Equation(s):
// \uart_ctrler_inst|Add0~14_combout  = (\uart_ctrler_inst|cnt_tx [7] & (!\uart_ctrler_inst|Add0~13 )) # (!\uart_ctrler_inst|cnt_tx [7] & ((\uart_ctrler_inst|Add0~13 ) # (GND)))
// \uart_ctrler_inst|Add0~15  = CARRY((!\uart_ctrler_inst|Add0~13 ) # (!\uart_ctrler_inst|cnt_tx [7]))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|cnt_tx [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add0~13 ),
	.combout(\uart_ctrler_inst|Add0~14_combout ),
	.cout(\uart_ctrler_inst|Add0~15 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add0~14 .lut_mask = 16'h3C3F;
defparam \uart_ctrler_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N10
cycloneive_lcell_comb \uart_ctrler_inst|cnt_tx~1 (
// Equation(s):
// \uart_ctrler_inst|cnt_tx~1_combout  = (\uart_ctrler_inst|Add0~14_combout  & ((!\uart_ctrler_inst|Equal0~9_combout ) # (!\uart_ctrler_inst|cnt_tx [0])))

	.dataa(\uart_ctrler_inst|Add0~14_combout ),
	.datab(gnd),
	.datac(\uart_ctrler_inst|cnt_tx [0]),
	.datad(\uart_ctrler_inst|Equal0~9_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|cnt_tx~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_tx~1 .lut_mask = 16'h0AAA;
defparam \uart_ctrler_inst|cnt_tx~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N11
dffeas \uart_ctrler_inst|cnt_tx[7] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|cnt_tx~1_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_tx [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_tx[7] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_tx[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N16
cycloneive_lcell_comb \uart_ctrler_inst|Add0~16 (
// Equation(s):
// \uart_ctrler_inst|Add0~16_combout  = (\uart_ctrler_inst|cnt_tx [8] & (\uart_ctrler_inst|Add0~15  $ (GND))) # (!\uart_ctrler_inst|cnt_tx [8] & (!\uart_ctrler_inst|Add0~15  & VCC))
// \uart_ctrler_inst|Add0~17  = CARRY((\uart_ctrler_inst|cnt_tx [8] & !\uart_ctrler_inst|Add0~15 ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|cnt_tx [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add0~15 ),
	.combout(\uart_ctrler_inst|Add0~16_combout ),
	.cout(\uart_ctrler_inst|Add0~17 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add0~16 .lut_mask = 16'hC30C;
defparam \uart_ctrler_inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N22
cycloneive_lcell_comb \uart_ctrler_inst|cnt_tx~0 (
// Equation(s):
// \uart_ctrler_inst|cnt_tx~0_combout  = (\uart_ctrler_inst|Add0~16_combout  & ((!\uart_ctrler_inst|Equal0~9_combout ) # (!\uart_ctrler_inst|cnt_tx [0])))

	.dataa(\uart_ctrler_inst|cnt_tx [0]),
	.datab(gnd),
	.datac(\uart_ctrler_inst|Add0~16_combout ),
	.datad(\uart_ctrler_inst|Equal0~9_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|cnt_tx~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_tx~0 .lut_mask = 16'h50F0;
defparam \uart_ctrler_inst|cnt_tx~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N23
dffeas \uart_ctrler_inst|cnt_tx[8] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|cnt_tx~0_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_tx [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_tx[8] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_tx[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N18
cycloneive_lcell_comb \uart_ctrler_inst|Add0~18 (
// Equation(s):
// \uart_ctrler_inst|Add0~18_combout  = (\uart_ctrler_inst|cnt_tx [9] & (!\uart_ctrler_inst|Add0~17 )) # (!\uart_ctrler_inst|cnt_tx [9] & ((\uart_ctrler_inst|Add0~17 ) # (GND)))
// \uart_ctrler_inst|Add0~19  = CARRY((!\uart_ctrler_inst|Add0~17 ) # (!\uart_ctrler_inst|cnt_tx [9]))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|cnt_tx [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add0~17 ),
	.combout(\uart_ctrler_inst|Add0~18_combout ),
	.cout(\uart_ctrler_inst|Add0~19 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add0~18 .lut_mask = 16'h3C3F;
defparam \uart_ctrler_inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y9_N19
dffeas \uart_ctrler_inst|cnt_tx[9] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|Add0~18_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_tx [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_tx[9] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_tx[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N20
cycloneive_lcell_comb \uart_ctrler_inst|Add0~20 (
// Equation(s):
// \uart_ctrler_inst|Add0~20_combout  = (\uart_ctrler_inst|cnt_tx [10] & (\uart_ctrler_inst|Add0~19  $ (GND))) # (!\uart_ctrler_inst|cnt_tx [10] & (!\uart_ctrler_inst|Add0~19  & VCC))
// \uart_ctrler_inst|Add0~21  = CARRY((\uart_ctrler_inst|cnt_tx [10] & !\uart_ctrler_inst|Add0~19 ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|cnt_tx [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add0~19 ),
	.combout(\uart_ctrler_inst|Add0~20_combout ),
	.cout(\uart_ctrler_inst|Add0~21 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add0~20 .lut_mask = 16'hC30C;
defparam \uart_ctrler_inst|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y9_N21
dffeas \uart_ctrler_inst|cnt_tx[10] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|Add0~20_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_tx [10]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_tx[10] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_tx[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N22
cycloneive_lcell_comb \uart_ctrler_inst|Add0~22 (
// Equation(s):
// \uart_ctrler_inst|Add0~22_combout  = (\uart_ctrler_inst|cnt_tx [11] & (!\uart_ctrler_inst|Add0~21 )) # (!\uart_ctrler_inst|cnt_tx [11] & ((\uart_ctrler_inst|Add0~21 ) # (GND)))
// \uart_ctrler_inst|Add0~23  = CARRY((!\uart_ctrler_inst|Add0~21 ) # (!\uart_ctrler_inst|cnt_tx [11]))

	.dataa(\uart_ctrler_inst|cnt_tx [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add0~21 ),
	.combout(\uart_ctrler_inst|Add0~22_combout ),
	.cout(\uart_ctrler_inst|Add0~23 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add0~22 .lut_mask = 16'h5A5F;
defparam \uart_ctrler_inst|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y9_N23
dffeas \uart_ctrler_inst|cnt_tx[11] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|Add0~22_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_tx [11]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_tx[11] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_tx[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N24
cycloneive_lcell_comb \uart_ctrler_inst|Add0~24 (
// Equation(s):
// \uart_ctrler_inst|Add0~24_combout  = (\uart_ctrler_inst|cnt_tx [12] & (\uart_ctrler_inst|Add0~23  $ (GND))) # (!\uart_ctrler_inst|cnt_tx [12] & (!\uart_ctrler_inst|Add0~23  & VCC))
// \uart_ctrler_inst|Add0~25  = CARRY((\uart_ctrler_inst|cnt_tx [12] & !\uart_ctrler_inst|Add0~23 ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|cnt_tx [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add0~23 ),
	.combout(\uart_ctrler_inst|Add0~24_combout ),
	.cout(\uart_ctrler_inst|Add0~25 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add0~24 .lut_mask = 16'hC30C;
defparam \uart_ctrler_inst|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y9_N25
dffeas \uart_ctrler_inst|cnt_tx[12] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|Add0~24_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_tx [12]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_tx[12] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_tx[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N26
cycloneive_lcell_comb \uart_ctrler_inst|Add0~26 (
// Equation(s):
// \uart_ctrler_inst|Add0~26_combout  = (\uart_ctrler_inst|cnt_tx [13] & (!\uart_ctrler_inst|Add0~25 )) # (!\uart_ctrler_inst|cnt_tx [13] & ((\uart_ctrler_inst|Add0~25 ) # (GND)))
// \uart_ctrler_inst|Add0~27  = CARRY((!\uart_ctrler_inst|Add0~25 ) # (!\uart_ctrler_inst|cnt_tx [13]))

	.dataa(\uart_ctrler_inst|cnt_tx [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add0~25 ),
	.combout(\uart_ctrler_inst|Add0~26_combout ),
	.cout(\uart_ctrler_inst|Add0~27 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add0~26 .lut_mask = 16'h5A5F;
defparam \uart_ctrler_inst|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y9_N27
dffeas \uart_ctrler_inst|cnt_tx[13] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|Add0~26_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_tx [13]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_tx[13] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_tx[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N28
cycloneive_lcell_comb \uart_ctrler_inst|Add0~28 (
// Equation(s):
// \uart_ctrler_inst|Add0~28_combout  = (\uart_ctrler_inst|cnt_tx [14] & (\uart_ctrler_inst|Add0~27  $ (GND))) # (!\uart_ctrler_inst|cnt_tx [14] & (!\uart_ctrler_inst|Add0~27  & VCC))
// \uart_ctrler_inst|Add0~29  = CARRY((\uart_ctrler_inst|cnt_tx [14] & !\uart_ctrler_inst|Add0~27 ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|cnt_tx [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add0~27 ),
	.combout(\uart_ctrler_inst|Add0~28_combout ),
	.cout(\uart_ctrler_inst|Add0~29 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add0~28 .lut_mask = 16'hC30C;
defparam \uart_ctrler_inst|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y9_N29
dffeas \uart_ctrler_inst|cnt_tx[14] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|Add0~28_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_tx [14]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_tx[14] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_tx[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N30
cycloneive_lcell_comb \uart_ctrler_inst|Add0~30 (
// Equation(s):
// \uart_ctrler_inst|Add0~30_combout  = (\uart_ctrler_inst|cnt_tx [15] & (!\uart_ctrler_inst|Add0~29 )) # (!\uart_ctrler_inst|cnt_tx [15] & ((\uart_ctrler_inst|Add0~29 ) # (GND)))
// \uart_ctrler_inst|Add0~31  = CARRY((!\uart_ctrler_inst|Add0~29 ) # (!\uart_ctrler_inst|cnt_tx [15]))

	.dataa(\uart_ctrler_inst|cnt_tx [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add0~29 ),
	.combout(\uart_ctrler_inst|Add0~30_combout ),
	.cout(\uart_ctrler_inst|Add0~31 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add0~30 .lut_mask = 16'h5A5F;
defparam \uart_ctrler_inst|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y9_N31
dffeas \uart_ctrler_inst|cnt_tx[15] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|Add0~30_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_tx [15]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_tx[15] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_tx[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N12
cycloneive_lcell_comb \uart_ctrler_inst|Equal0~5 (
// Equation(s):
// \uart_ctrler_inst|Equal0~5_combout  = (!\uart_ctrler_inst|cnt_tx [15] & (!\uart_ctrler_inst|cnt_tx [14] & (!\uart_ctrler_inst|cnt_tx [13] & !\uart_ctrler_inst|cnt_tx [12])))

	.dataa(\uart_ctrler_inst|cnt_tx [15]),
	.datab(\uart_ctrler_inst|cnt_tx [14]),
	.datac(\uart_ctrler_inst|cnt_tx [13]),
	.datad(\uart_ctrler_inst|cnt_tx [12]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Equal0~5 .lut_mask = 16'h0001;
defparam \uart_ctrler_inst|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N0
cycloneive_lcell_comb \uart_ctrler_inst|Add0~32 (
// Equation(s):
// \uart_ctrler_inst|Add0~32_combout  = (\uart_ctrler_inst|cnt_tx [16] & (\uart_ctrler_inst|Add0~31  $ (GND))) # (!\uart_ctrler_inst|cnt_tx [16] & (!\uart_ctrler_inst|Add0~31  & VCC))
// \uart_ctrler_inst|Add0~33  = CARRY((\uart_ctrler_inst|cnt_tx [16] & !\uart_ctrler_inst|Add0~31 ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|cnt_tx [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add0~31 ),
	.combout(\uart_ctrler_inst|Add0~32_combout ),
	.cout(\uart_ctrler_inst|Add0~33 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add0~32 .lut_mask = 16'hC30C;
defparam \uart_ctrler_inst|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y8_N1
dffeas \uart_ctrler_inst|cnt_tx[16] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|Add0~32_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_tx [16]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_tx[16] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_tx[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N2
cycloneive_lcell_comb \uart_ctrler_inst|Add0~34 (
// Equation(s):
// \uart_ctrler_inst|Add0~34_combout  = (\uart_ctrler_inst|cnt_tx [17] & (!\uart_ctrler_inst|Add0~33 )) # (!\uart_ctrler_inst|cnt_tx [17] & ((\uart_ctrler_inst|Add0~33 ) # (GND)))
// \uart_ctrler_inst|Add0~35  = CARRY((!\uart_ctrler_inst|Add0~33 ) # (!\uart_ctrler_inst|cnt_tx [17]))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|cnt_tx [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add0~33 ),
	.combout(\uart_ctrler_inst|Add0~34_combout ),
	.cout(\uart_ctrler_inst|Add0~35 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add0~34 .lut_mask = 16'h3C3F;
defparam \uart_ctrler_inst|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y8_N3
dffeas \uart_ctrler_inst|cnt_tx[17] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|Add0~34_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_tx [17]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_tx[17] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_tx[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N4
cycloneive_lcell_comb \uart_ctrler_inst|Add0~36 (
// Equation(s):
// \uart_ctrler_inst|Add0~36_combout  = (\uart_ctrler_inst|cnt_tx [18] & (\uart_ctrler_inst|Add0~35  $ (GND))) # (!\uart_ctrler_inst|cnt_tx [18] & (!\uart_ctrler_inst|Add0~35  & VCC))
// \uart_ctrler_inst|Add0~37  = CARRY((\uart_ctrler_inst|cnt_tx [18] & !\uart_ctrler_inst|Add0~35 ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|cnt_tx [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add0~35 ),
	.combout(\uart_ctrler_inst|Add0~36_combout ),
	.cout(\uart_ctrler_inst|Add0~37 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add0~36 .lut_mask = 16'hC30C;
defparam \uart_ctrler_inst|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y8_N5
dffeas \uart_ctrler_inst|cnt_tx[18] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|Add0~36_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_tx [18]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_tx[18] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_tx[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N6
cycloneive_lcell_comb \uart_ctrler_inst|Add0~38 (
// Equation(s):
// \uart_ctrler_inst|Add0~38_combout  = (\uart_ctrler_inst|cnt_tx [19] & (!\uart_ctrler_inst|Add0~37 )) # (!\uart_ctrler_inst|cnt_tx [19] & ((\uart_ctrler_inst|Add0~37 ) # (GND)))
// \uart_ctrler_inst|Add0~39  = CARRY((!\uart_ctrler_inst|Add0~37 ) # (!\uart_ctrler_inst|cnt_tx [19]))

	.dataa(\uart_ctrler_inst|cnt_tx [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add0~37 ),
	.combout(\uart_ctrler_inst|Add0~38_combout ),
	.cout(\uart_ctrler_inst|Add0~39 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add0~38 .lut_mask = 16'h5A5F;
defparam \uart_ctrler_inst|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y8_N7
dffeas \uart_ctrler_inst|cnt_tx[19] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|Add0~38_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_tx [19]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_tx[19] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_tx[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N8
cycloneive_lcell_comb \uart_ctrler_inst|Add0~40 (
// Equation(s):
// \uart_ctrler_inst|Add0~40_combout  = (\uart_ctrler_inst|cnt_tx [20] & (\uart_ctrler_inst|Add0~39  $ (GND))) # (!\uart_ctrler_inst|cnt_tx [20] & (!\uart_ctrler_inst|Add0~39  & VCC))
// \uart_ctrler_inst|Add0~41  = CARRY((\uart_ctrler_inst|cnt_tx [20] & !\uart_ctrler_inst|Add0~39 ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|cnt_tx [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add0~39 ),
	.combout(\uart_ctrler_inst|Add0~40_combout ),
	.cout(\uart_ctrler_inst|Add0~41 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add0~40 .lut_mask = 16'hC30C;
defparam \uart_ctrler_inst|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y8_N9
dffeas \uart_ctrler_inst|cnt_tx[20] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|Add0~40_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_tx [20]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_tx[20] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_tx[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N10
cycloneive_lcell_comb \uart_ctrler_inst|Add0~42 (
// Equation(s):
// \uart_ctrler_inst|Add0~42_combout  = (\uart_ctrler_inst|cnt_tx [21] & (!\uart_ctrler_inst|Add0~41 )) # (!\uart_ctrler_inst|cnt_tx [21] & ((\uart_ctrler_inst|Add0~41 ) # (GND)))
// \uart_ctrler_inst|Add0~43  = CARRY((!\uart_ctrler_inst|Add0~41 ) # (!\uart_ctrler_inst|cnt_tx [21]))

	.dataa(\uart_ctrler_inst|cnt_tx [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add0~41 ),
	.combout(\uart_ctrler_inst|Add0~42_combout ),
	.cout(\uart_ctrler_inst|Add0~43 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add0~42 .lut_mask = 16'h5A5F;
defparam \uart_ctrler_inst|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y8_N11
dffeas \uart_ctrler_inst|cnt_tx[21] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|Add0~42_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_tx [21]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_tx[21] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_tx[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N12
cycloneive_lcell_comb \uart_ctrler_inst|Add0~44 (
// Equation(s):
// \uart_ctrler_inst|Add0~44_combout  = (\uart_ctrler_inst|cnt_tx [22] & (\uart_ctrler_inst|Add0~43  $ (GND))) # (!\uart_ctrler_inst|cnt_tx [22] & (!\uart_ctrler_inst|Add0~43  & VCC))
// \uart_ctrler_inst|Add0~45  = CARRY((\uart_ctrler_inst|cnt_tx [22] & !\uart_ctrler_inst|Add0~43 ))

	.dataa(\uart_ctrler_inst|cnt_tx [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add0~43 ),
	.combout(\uart_ctrler_inst|Add0~44_combout ),
	.cout(\uart_ctrler_inst|Add0~45 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add0~44 .lut_mask = 16'hA50A;
defparam \uart_ctrler_inst|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y8_N13
dffeas \uart_ctrler_inst|cnt_tx[22] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|Add0~44_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_tx [22]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_tx[22] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_tx[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N14
cycloneive_lcell_comb \uart_ctrler_inst|Add0~46 (
// Equation(s):
// \uart_ctrler_inst|Add0~46_combout  = (\uart_ctrler_inst|cnt_tx [23] & (!\uart_ctrler_inst|Add0~45 )) # (!\uart_ctrler_inst|cnt_tx [23] & ((\uart_ctrler_inst|Add0~45 ) # (GND)))
// \uart_ctrler_inst|Add0~47  = CARRY((!\uart_ctrler_inst|Add0~45 ) # (!\uart_ctrler_inst|cnt_tx [23]))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|cnt_tx [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add0~45 ),
	.combout(\uart_ctrler_inst|Add0~46_combout ),
	.cout(\uart_ctrler_inst|Add0~47 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add0~46 .lut_mask = 16'h3C3F;
defparam \uart_ctrler_inst|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y8_N15
dffeas \uart_ctrler_inst|cnt_tx[23] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|Add0~46_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_tx [23]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_tx[23] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_tx[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N16
cycloneive_lcell_comb \uart_ctrler_inst|Add0~48 (
// Equation(s):
// \uart_ctrler_inst|Add0~48_combout  = (\uart_ctrler_inst|cnt_tx [24] & (\uart_ctrler_inst|Add0~47  $ (GND))) # (!\uart_ctrler_inst|cnt_tx [24] & (!\uart_ctrler_inst|Add0~47  & VCC))
// \uart_ctrler_inst|Add0~49  = CARRY((\uart_ctrler_inst|cnt_tx [24] & !\uart_ctrler_inst|Add0~47 ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|cnt_tx [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add0~47 ),
	.combout(\uart_ctrler_inst|Add0~48_combout ),
	.cout(\uart_ctrler_inst|Add0~49 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add0~48 .lut_mask = 16'hC30C;
defparam \uart_ctrler_inst|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y8_N17
dffeas \uart_ctrler_inst|cnt_tx[24] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|Add0~48_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_tx [24]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_tx[24] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_tx[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N18
cycloneive_lcell_comb \uart_ctrler_inst|Add0~50 (
// Equation(s):
// \uart_ctrler_inst|Add0~50_combout  = (\uart_ctrler_inst|cnt_tx [25] & (!\uart_ctrler_inst|Add0~49 )) # (!\uart_ctrler_inst|cnt_tx [25] & ((\uart_ctrler_inst|Add0~49 ) # (GND)))
// \uart_ctrler_inst|Add0~51  = CARRY((!\uart_ctrler_inst|Add0~49 ) # (!\uart_ctrler_inst|cnt_tx [25]))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|cnt_tx [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add0~49 ),
	.combout(\uart_ctrler_inst|Add0~50_combout ),
	.cout(\uart_ctrler_inst|Add0~51 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add0~50 .lut_mask = 16'h3C3F;
defparam \uart_ctrler_inst|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y8_N19
dffeas \uart_ctrler_inst|cnt_tx[25] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|Add0~50_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_tx [25]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_tx[25] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_tx[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N20
cycloneive_lcell_comb \uart_ctrler_inst|Add0~52 (
// Equation(s):
// \uart_ctrler_inst|Add0~52_combout  = (\uart_ctrler_inst|cnt_tx [26] & (\uart_ctrler_inst|Add0~51  $ (GND))) # (!\uart_ctrler_inst|cnt_tx [26] & (!\uart_ctrler_inst|Add0~51  & VCC))
// \uart_ctrler_inst|Add0~53  = CARRY((\uart_ctrler_inst|cnt_tx [26] & !\uart_ctrler_inst|Add0~51 ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|cnt_tx [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add0~51 ),
	.combout(\uart_ctrler_inst|Add0~52_combout ),
	.cout(\uart_ctrler_inst|Add0~53 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add0~52 .lut_mask = 16'hC30C;
defparam \uart_ctrler_inst|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y8_N21
dffeas \uart_ctrler_inst|cnt_tx[26] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|Add0~52_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_tx [26]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_tx[26] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_tx[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N22
cycloneive_lcell_comb \uart_ctrler_inst|Add0~54 (
// Equation(s):
// \uart_ctrler_inst|Add0~54_combout  = (\uart_ctrler_inst|cnt_tx [27] & (!\uart_ctrler_inst|Add0~53 )) # (!\uart_ctrler_inst|cnt_tx [27] & ((\uart_ctrler_inst|Add0~53 ) # (GND)))
// \uart_ctrler_inst|Add0~55  = CARRY((!\uart_ctrler_inst|Add0~53 ) # (!\uart_ctrler_inst|cnt_tx [27]))

	.dataa(\uart_ctrler_inst|cnt_tx [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add0~53 ),
	.combout(\uart_ctrler_inst|Add0~54_combout ),
	.cout(\uart_ctrler_inst|Add0~55 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add0~54 .lut_mask = 16'h5A5F;
defparam \uart_ctrler_inst|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y8_N23
dffeas \uart_ctrler_inst|cnt_tx[27] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|Add0~54_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_tx [27]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_tx[27] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_tx[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N10
cycloneive_lcell_comb \uart_ctrler_inst|Equal0~1 (
// Equation(s):
// \uart_ctrler_inst|Equal0~1_combout  = (!\uart_ctrler_inst|cnt_tx [27] & (!\uart_ctrler_inst|cnt_tx [25] & (!\uart_ctrler_inst|cnt_tx [24] & !\uart_ctrler_inst|cnt_tx [26])))

	.dataa(\uart_ctrler_inst|cnt_tx [27]),
	.datab(\uart_ctrler_inst|cnt_tx [25]),
	.datac(\uart_ctrler_inst|cnt_tx [24]),
	.datad(\uart_ctrler_inst|cnt_tx [26]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Equal0~1 .lut_mask = 16'h0001;
defparam \uart_ctrler_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N20
cycloneive_lcell_comb \uart_ctrler_inst|Equal0~2 (
// Equation(s):
// \uart_ctrler_inst|Equal0~2_combout  = (!\uart_ctrler_inst|cnt_tx [21] & (!\uart_ctrler_inst|cnt_tx [22] & (!\uart_ctrler_inst|cnt_tx [23] & !\uart_ctrler_inst|cnt_tx [20])))

	.dataa(\uart_ctrler_inst|cnt_tx [21]),
	.datab(\uart_ctrler_inst|cnt_tx [22]),
	.datac(\uart_ctrler_inst|cnt_tx [23]),
	.datad(\uart_ctrler_inst|cnt_tx [20]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Equal0~2 .lut_mask = 16'h0001;
defparam \uart_ctrler_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N30
cycloneive_lcell_comb \uart_ctrler_inst|Equal0~3 (
// Equation(s):
// \uart_ctrler_inst|Equal0~3_combout  = (!\uart_ctrler_inst|cnt_tx [16] & (!\uart_ctrler_inst|cnt_tx [19] & (!\uart_ctrler_inst|cnt_tx [18] & !\uart_ctrler_inst|cnt_tx [17])))

	.dataa(\uart_ctrler_inst|cnt_tx [16]),
	.datab(\uart_ctrler_inst|cnt_tx [19]),
	.datac(\uart_ctrler_inst|cnt_tx [18]),
	.datad(\uart_ctrler_inst|cnt_tx [17]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Equal0~3 .lut_mask = 16'h0001;
defparam \uart_ctrler_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N24
cycloneive_lcell_comb \uart_ctrler_inst|Add0~56 (
// Equation(s):
// \uart_ctrler_inst|Add0~56_combout  = (\uart_ctrler_inst|cnt_tx [28] & (\uart_ctrler_inst|Add0~55  $ (GND))) # (!\uart_ctrler_inst|cnt_tx [28] & (!\uart_ctrler_inst|Add0~55  & VCC))
// \uart_ctrler_inst|Add0~57  = CARRY((\uart_ctrler_inst|cnt_tx [28] & !\uart_ctrler_inst|Add0~55 ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|cnt_tx [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add0~55 ),
	.combout(\uart_ctrler_inst|Add0~56_combout ),
	.cout(\uart_ctrler_inst|Add0~57 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add0~56 .lut_mask = 16'hC30C;
defparam \uart_ctrler_inst|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y8_N25
dffeas \uart_ctrler_inst|cnt_tx[28] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|Add0~56_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_tx [28]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_tx[28] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_tx[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N26
cycloneive_lcell_comb \uart_ctrler_inst|Add0~58 (
// Equation(s):
// \uart_ctrler_inst|Add0~58_combout  = (\uart_ctrler_inst|cnt_tx [29] & (!\uart_ctrler_inst|Add0~57 )) # (!\uart_ctrler_inst|cnt_tx [29] & ((\uart_ctrler_inst|Add0~57 ) # (GND)))
// \uart_ctrler_inst|Add0~59  = CARRY((!\uart_ctrler_inst|Add0~57 ) # (!\uart_ctrler_inst|cnt_tx [29]))

	.dataa(\uart_ctrler_inst|cnt_tx [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add0~57 ),
	.combout(\uart_ctrler_inst|Add0~58_combout ),
	.cout(\uart_ctrler_inst|Add0~59 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add0~58 .lut_mask = 16'h5A5F;
defparam \uart_ctrler_inst|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y8_N27
dffeas \uart_ctrler_inst|cnt_tx[29] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|Add0~58_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_tx [29]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_tx[29] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_tx[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N28
cycloneive_lcell_comb \uart_ctrler_inst|Add0~60 (
// Equation(s):
// \uart_ctrler_inst|Add0~60_combout  = (\uart_ctrler_inst|cnt_tx [30] & (\uart_ctrler_inst|Add0~59  $ (GND))) # (!\uart_ctrler_inst|cnt_tx [30] & (!\uart_ctrler_inst|Add0~59  & VCC))
// \uart_ctrler_inst|Add0~61  = CARRY((\uart_ctrler_inst|cnt_tx [30] & !\uart_ctrler_inst|Add0~59 ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|cnt_tx [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add0~59 ),
	.combout(\uart_ctrler_inst|Add0~60_combout ),
	.cout(\uart_ctrler_inst|Add0~61 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add0~60 .lut_mask = 16'hC30C;
defparam \uart_ctrler_inst|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y8_N29
dffeas \uart_ctrler_inst|cnt_tx[30] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|Add0~60_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_tx [30]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_tx[30] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_tx[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N30
cycloneive_lcell_comb \uart_ctrler_inst|Add0~62 (
// Equation(s):
// \uart_ctrler_inst|Add0~62_combout  = \uart_ctrler_inst|cnt_tx [31] $ (\uart_ctrler_inst|Add0~61 )

	.dataa(\uart_ctrler_inst|cnt_tx [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\uart_ctrler_inst|Add0~61 ),
	.combout(\uart_ctrler_inst|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Add0~62 .lut_mask = 16'h5A5A;
defparam \uart_ctrler_inst|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y8_N31
dffeas \uart_ctrler_inst|cnt_tx[31] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|Add0~62_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_tx [31]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_tx[31] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_tx[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N28
cycloneive_lcell_comb \uart_ctrler_inst|Equal0~0 (
// Equation(s):
// \uart_ctrler_inst|Equal0~0_combout  = (!\uart_ctrler_inst|cnt_tx [28] & (!\uart_ctrler_inst|cnt_tx [30] & (!\uart_ctrler_inst|cnt_tx [29] & !\uart_ctrler_inst|cnt_tx [31])))

	.dataa(\uart_ctrler_inst|cnt_tx [28]),
	.datab(\uart_ctrler_inst|cnt_tx [30]),
	.datac(\uart_ctrler_inst|cnt_tx [29]),
	.datad(\uart_ctrler_inst|cnt_tx [31]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \uart_ctrler_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N0
cycloneive_lcell_comb \uart_ctrler_inst|Equal0~4 (
// Equation(s):
// \uart_ctrler_inst|Equal0~4_combout  = (\uart_ctrler_inst|Equal0~1_combout  & (\uart_ctrler_inst|Equal0~2_combout  & (\uart_ctrler_inst|Equal0~3_combout  & \uart_ctrler_inst|Equal0~0_combout )))

	.dataa(\uart_ctrler_inst|Equal0~1_combout ),
	.datab(\uart_ctrler_inst|Equal0~2_combout ),
	.datac(\uart_ctrler_inst|Equal0~3_combout ),
	.datad(\uart_ctrler_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Equal0~4 .lut_mask = 16'h8000;
defparam \uart_ctrler_inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N8
cycloneive_lcell_comb \uart_ctrler_inst|Equal0~6 (
// Equation(s):
// \uart_ctrler_inst|Equal0~6_combout  = (!\uart_ctrler_inst|cnt_tx [9] & (!\uart_ctrler_inst|cnt_tx [10] & (\uart_ctrler_inst|cnt_tx [8] & !\uart_ctrler_inst|cnt_tx [11])))

	.dataa(\uart_ctrler_inst|cnt_tx [9]),
	.datab(\uart_ctrler_inst|cnt_tx [10]),
	.datac(\uart_ctrler_inst|cnt_tx [8]),
	.datad(\uart_ctrler_inst|cnt_tx [11]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Equal0~6 .lut_mask = 16'h0010;
defparam \uart_ctrler_inst|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N24
cycloneive_lcell_comb \uart_ctrler_inst|Equal0~7 (
// Equation(s):
// \uart_ctrler_inst|Equal0~7_combout  = (!\uart_ctrler_inst|cnt_tx [6] & (\uart_ctrler_inst|cnt_tx [5] & (\uart_ctrler_inst|cnt_tx [4] & \uart_ctrler_inst|cnt_tx [7])))

	.dataa(\uart_ctrler_inst|cnt_tx [6]),
	.datab(\uart_ctrler_inst|cnt_tx [5]),
	.datac(\uart_ctrler_inst|cnt_tx [4]),
	.datad(\uart_ctrler_inst|cnt_tx [7]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Equal0~7 .lut_mask = 16'h4000;
defparam \uart_ctrler_inst|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N28
cycloneive_lcell_comb \uart_ctrler_inst|Equal0~8 (
// Equation(s):
// \uart_ctrler_inst|Equal0~8_combout  = (!\uart_ctrler_inst|cnt_tx [1] & (!\uart_ctrler_inst|cnt_tx [3] & (!\uart_ctrler_inst|cnt_tx [2] & \uart_ctrler_inst|Equal0~7_combout )))

	.dataa(\uart_ctrler_inst|cnt_tx [1]),
	.datab(\uart_ctrler_inst|cnt_tx [3]),
	.datac(\uart_ctrler_inst|cnt_tx [2]),
	.datad(\uart_ctrler_inst|Equal0~7_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Equal0~8 .lut_mask = 16'h0100;
defparam \uart_ctrler_inst|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N18
cycloneive_lcell_comb \uart_ctrler_inst|Equal0~9 (
// Equation(s):
// \uart_ctrler_inst|Equal0~9_combout  = (\uart_ctrler_inst|Equal0~5_combout  & (\uart_ctrler_inst|Equal0~4_combout  & (\uart_ctrler_inst|Equal0~6_combout  & \uart_ctrler_inst|Equal0~8_combout )))

	.dataa(\uart_ctrler_inst|Equal0~5_combout ),
	.datab(\uart_ctrler_inst|Equal0~4_combout ),
	.datac(\uart_ctrler_inst|Equal0~6_combout ),
	.datad(\uart_ctrler_inst|Equal0~8_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Equal0~9 .lut_mask = 16'h8000;
defparam \uart_ctrler_inst|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N16
cycloneive_lcell_comb \uart_ctrler_inst|Equal1~0 (
// Equation(s):
// \uart_ctrler_inst|Equal1~0_combout  = (!\uart_ctrler_inst|cnt_tx [0] & \uart_ctrler_inst|Equal0~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_ctrler_inst|cnt_tx [0]),
	.datad(\uart_ctrler_inst|Equal0~9_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Equal1~0 .lut_mask = 16'h0F00;
defparam \uart_ctrler_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N17
dffeas \uart_ctrler_inst|signal_tx (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|signal_tx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|signal_tx .is_wysiwyg = "true";
defparam \uart_ctrler_inst|signal_tx .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N0
cycloneive_lcell_comb \uart_ctrler_inst|Add2~0 (
// Equation(s):
// \uart_ctrler_inst|Add2~0_combout  = (\uart_ctrler_inst|is_recving~q  & (\uart_ctrler_inst|cnt_rx [0] $ (VCC))) # (!\uart_ctrler_inst|is_recving~q  & (\uart_ctrler_inst|cnt_rx [0] & VCC))
// \uart_ctrler_inst|Add2~1  = CARRY((\uart_ctrler_inst|is_recving~q  & \uart_ctrler_inst|cnt_rx [0]))

	.dataa(\uart_ctrler_inst|is_recving~q ),
	.datab(\uart_ctrler_inst|cnt_rx [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Add2~0_combout ),
	.cout(\uart_ctrler_inst|Add2~1 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add2~0 .lut_mask = 16'h6688;
defparam \uart_ctrler_inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N2
cycloneive_lcell_comb \uart_ctrler_inst|Add2~2 (
// Equation(s):
// \uart_ctrler_inst|Add2~2_combout  = (\uart_ctrler_inst|cnt_rx [1] & (!\uart_ctrler_inst|Add2~1 )) # (!\uart_ctrler_inst|cnt_rx [1] & ((\uart_ctrler_inst|Add2~1 ) # (GND)))
// \uart_ctrler_inst|Add2~3  = CARRY((!\uart_ctrler_inst|Add2~1 ) # (!\uart_ctrler_inst|cnt_rx [1]))

	.dataa(\uart_ctrler_inst|cnt_rx [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add2~1 ),
	.combout(\uart_ctrler_inst|Add2~2_combout ),
	.cout(\uart_ctrler_inst|Add2~3 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add2~2 .lut_mask = 16'h5A5F;
defparam \uart_ctrler_inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N4
cycloneive_lcell_comb \uart_ctrler_inst|Add2~4 (
// Equation(s):
// \uart_ctrler_inst|Add2~4_combout  = (\uart_ctrler_inst|cnt_rx [2] & (\uart_ctrler_inst|Add2~3  $ (GND))) # (!\uart_ctrler_inst|cnt_rx [2] & (!\uart_ctrler_inst|Add2~3  & VCC))
// \uart_ctrler_inst|Add2~5  = CARRY((\uart_ctrler_inst|cnt_rx [2] & !\uart_ctrler_inst|Add2~3 ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|cnt_rx [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add2~3 ),
	.combout(\uart_ctrler_inst|Add2~4_combout ),
	.cout(\uart_ctrler_inst|Add2~5 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add2~4 .lut_mask = 16'hC30C;
defparam \uart_ctrler_inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N12
cycloneive_lcell_comb \uart_ctrler_inst|cnt_rx~30 (
// Equation(s):
// \uart_ctrler_inst|cnt_rx~30_combout  = (\uart_ctrler_inst|is_recving~q  & (\uart_ctrler_inst|Add2~4_combout  & ((!\uart_ctrler_inst|always6~9_combout ) # (!\uart_ctrler_inst|always6~10_combout ))))

	.dataa(\uart_ctrler_inst|always6~10_combout ),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(\uart_ctrler_inst|always6~9_combout ),
	.datad(\uart_ctrler_inst|Add2~4_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|cnt_rx~30_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx~30 .lut_mask = 16'h4C00;
defparam \uart_ctrler_inst|cnt_rx~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N13
dffeas \uart_ctrler_inst|cnt_rx[2] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|cnt_rx~30_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_rx [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx[2] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_rx[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N6
cycloneive_lcell_comb \uart_ctrler_inst|Add2~6 (
// Equation(s):
// \uart_ctrler_inst|Add2~6_combout  = (\uart_ctrler_inst|cnt_rx [3] & (!\uart_ctrler_inst|Add2~5 )) # (!\uart_ctrler_inst|cnt_rx [3] & ((\uart_ctrler_inst|Add2~5 ) # (GND)))
// \uart_ctrler_inst|Add2~7  = CARRY((!\uart_ctrler_inst|Add2~5 ) # (!\uart_ctrler_inst|cnt_rx [3]))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|cnt_rx [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add2~5 ),
	.combout(\uart_ctrler_inst|Add2~6_combout ),
	.cout(\uart_ctrler_inst|Add2~7 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add2~6 .lut_mask = 16'h3C3F;
defparam \uart_ctrler_inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N22
cycloneive_lcell_comb \uart_ctrler_inst|cnt_rx~33 (
// Equation(s):
// \uart_ctrler_inst|cnt_rx~33_combout  = (\uart_ctrler_inst|is_recving~q  & (\uart_ctrler_inst|Add2~6_combout  & ((!\uart_ctrler_inst|always6~9_combout ) # (!\uart_ctrler_inst|always6~10_combout ))))

	.dataa(\uart_ctrler_inst|always6~10_combout ),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(\uart_ctrler_inst|always6~9_combout ),
	.datad(\uart_ctrler_inst|Add2~6_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|cnt_rx~33_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx~33 .lut_mask = 16'h4C00;
defparam \uart_ctrler_inst|cnt_rx~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N23
dffeas \uart_ctrler_inst|cnt_rx[3] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|cnt_rx~33_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_rx [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx[3] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_rx[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N8
cycloneive_lcell_comb \uart_ctrler_inst|Add2~8 (
// Equation(s):
// \uart_ctrler_inst|Add2~8_combout  = (\uart_ctrler_inst|cnt_rx [4] & (\uart_ctrler_inst|Add2~7  $ (GND))) # (!\uart_ctrler_inst|cnt_rx [4] & (!\uart_ctrler_inst|Add2~7  & VCC))
// \uart_ctrler_inst|Add2~9  = CARRY((\uart_ctrler_inst|cnt_rx [4] & !\uart_ctrler_inst|Add2~7 ))

	.dataa(\uart_ctrler_inst|cnt_rx [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add2~7 ),
	.combout(\uart_ctrler_inst|Add2~8_combout ),
	.cout(\uart_ctrler_inst|Add2~9 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add2~8 .lut_mask = 16'hA50A;
defparam \uart_ctrler_inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N16
cycloneive_lcell_comb \uart_ctrler_inst|cnt_rx~28 (
// Equation(s):
// \uart_ctrler_inst|cnt_rx~28_combout  = (\uart_ctrler_inst|is_recving~q  & (\uart_ctrler_inst|Add2~8_combout  & ((!\uart_ctrler_inst|always6~9_combout ) # (!\uart_ctrler_inst|always6~10_combout ))))

	.dataa(\uart_ctrler_inst|is_recving~q ),
	.datab(\uart_ctrler_inst|always6~10_combout ),
	.datac(\uart_ctrler_inst|Add2~8_combout ),
	.datad(\uart_ctrler_inst|always6~9_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|cnt_rx~28_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx~28 .lut_mask = 16'h20A0;
defparam \uart_ctrler_inst|cnt_rx~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N17
dffeas \uart_ctrler_inst|cnt_rx[4] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|cnt_rx~28_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_rx [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx[4] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_rx[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N10
cycloneive_lcell_comb \uart_ctrler_inst|Add2~10 (
// Equation(s):
// \uart_ctrler_inst|Add2~10_combout  = (\uart_ctrler_inst|cnt_rx [5] & (!\uart_ctrler_inst|Add2~9 )) # (!\uart_ctrler_inst|cnt_rx [5] & ((\uart_ctrler_inst|Add2~9 ) # (GND)))
// \uart_ctrler_inst|Add2~11  = CARRY((!\uart_ctrler_inst|Add2~9 ) # (!\uart_ctrler_inst|cnt_rx [5]))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|cnt_rx [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add2~9 ),
	.combout(\uart_ctrler_inst|Add2~10_combout ),
	.cout(\uart_ctrler_inst|Add2~11 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add2~10 .lut_mask = 16'h3C3F;
defparam \uart_ctrler_inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N6
cycloneive_lcell_comb \uart_ctrler_inst|cnt_rx~29 (
// Equation(s):
// \uart_ctrler_inst|cnt_rx~29_combout  = (\uart_ctrler_inst|is_recving~q  & (\uart_ctrler_inst|Add2~10_combout  & ((!\uart_ctrler_inst|always6~9_combout ) # (!\uart_ctrler_inst|always6~10_combout ))))

	.dataa(\uart_ctrler_inst|is_recving~q ),
	.datab(\uart_ctrler_inst|always6~10_combout ),
	.datac(\uart_ctrler_inst|Add2~10_combout ),
	.datad(\uart_ctrler_inst|always6~9_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|cnt_rx~29_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx~29 .lut_mask = 16'h20A0;
defparam \uart_ctrler_inst|cnt_rx~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N7
dffeas \uart_ctrler_inst|cnt_rx[5] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|cnt_rx~29_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_rx [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx[5] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_rx[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N12
cycloneive_lcell_comb \uart_ctrler_inst|Add2~12 (
// Equation(s):
// \uart_ctrler_inst|Add2~12_combout  = (\uart_ctrler_inst|cnt_rx [6] & (\uart_ctrler_inst|Add2~11  $ (GND))) # (!\uart_ctrler_inst|cnt_rx [6] & (!\uart_ctrler_inst|Add2~11  & VCC))
// \uart_ctrler_inst|Add2~13  = CARRY((\uart_ctrler_inst|cnt_rx [6] & !\uart_ctrler_inst|Add2~11 ))

	.dataa(\uart_ctrler_inst|cnt_rx [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add2~11 ),
	.combout(\uart_ctrler_inst|Add2~12_combout ),
	.cout(\uart_ctrler_inst|Add2~13 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add2~12 .lut_mask = 16'hA50A;
defparam \uart_ctrler_inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N12
cycloneive_lcell_comb \uart_ctrler_inst|cnt_rx~27 (
// Equation(s):
// \uart_ctrler_inst|cnt_rx~27_combout  = (\uart_ctrler_inst|is_recving~q  & (\uart_ctrler_inst|Add2~12_combout  & ((!\uart_ctrler_inst|always6~9_combout ) # (!\uart_ctrler_inst|always6~10_combout ))))

	.dataa(\uart_ctrler_inst|is_recving~q ),
	.datab(\uart_ctrler_inst|always6~10_combout ),
	.datac(\uart_ctrler_inst|Add2~12_combout ),
	.datad(\uart_ctrler_inst|always6~9_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|cnt_rx~27_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx~27 .lut_mask = 16'h20A0;
defparam \uart_ctrler_inst|cnt_rx~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N13
dffeas \uart_ctrler_inst|cnt_rx[6] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|cnt_rx~27_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_rx [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx[6] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_rx[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N14
cycloneive_lcell_comb \uart_ctrler_inst|Add2~14 (
// Equation(s):
// \uart_ctrler_inst|Add2~14_combout  = (\uart_ctrler_inst|cnt_rx [7] & (!\uart_ctrler_inst|Add2~13 )) # (!\uart_ctrler_inst|cnt_rx [7] & ((\uart_ctrler_inst|Add2~13 ) # (GND)))
// \uart_ctrler_inst|Add2~15  = CARRY((!\uart_ctrler_inst|Add2~13 ) # (!\uart_ctrler_inst|cnt_rx [7]))

	.dataa(\uart_ctrler_inst|cnt_rx [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add2~13 ),
	.combout(\uart_ctrler_inst|Add2~14_combout ),
	.cout(\uart_ctrler_inst|Add2~15 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add2~14 .lut_mask = 16'h5A5F;
defparam \uart_ctrler_inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N14
cycloneive_lcell_comb \uart_ctrler_inst|cnt_rx~26 (
// Equation(s):
// \uart_ctrler_inst|cnt_rx~26_combout  = (\uart_ctrler_inst|is_recving~q  & (\uart_ctrler_inst|Add2~14_combout  & ((!\uart_ctrler_inst|always6~9_combout ) # (!\uart_ctrler_inst|always6~10_combout ))))

	.dataa(\uart_ctrler_inst|is_recving~q ),
	.datab(\uart_ctrler_inst|always6~10_combout ),
	.datac(\uart_ctrler_inst|Add2~14_combout ),
	.datad(\uart_ctrler_inst|always6~9_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|cnt_rx~26_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx~26 .lut_mask = 16'h20A0;
defparam \uart_ctrler_inst|cnt_rx~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N15
dffeas \uart_ctrler_inst|cnt_rx[7] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|cnt_rx~26_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_rx [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx[7] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_rx[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N16
cycloneive_lcell_comb \uart_ctrler_inst|Add2~16 (
// Equation(s):
// \uart_ctrler_inst|Add2~16_combout  = (\uart_ctrler_inst|cnt_rx [8] & (\uart_ctrler_inst|Add2~15  $ (GND))) # (!\uart_ctrler_inst|cnt_rx [8] & (!\uart_ctrler_inst|Add2~15  & VCC))
// \uart_ctrler_inst|Add2~17  = CARRY((\uart_ctrler_inst|cnt_rx [8] & !\uart_ctrler_inst|Add2~15 ))

	.dataa(\uart_ctrler_inst|cnt_rx [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add2~15 ),
	.combout(\uart_ctrler_inst|Add2~16_combout ),
	.cout(\uart_ctrler_inst|Add2~17 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add2~16 .lut_mask = 16'hA50A;
defparam \uart_ctrler_inst|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N26
cycloneive_lcell_comb \uart_ctrler_inst|cnt_rx~25 (
// Equation(s):
// \uart_ctrler_inst|cnt_rx~25_combout  = (\uart_ctrler_inst|is_recving~q  & (\uart_ctrler_inst|Add2~16_combout  & ((!\uart_ctrler_inst|always6~10_combout ) # (!\uart_ctrler_inst|always6~9_combout ))))

	.dataa(\uart_ctrler_inst|is_recving~q ),
	.datab(\uart_ctrler_inst|always6~9_combout ),
	.datac(\uart_ctrler_inst|always6~10_combout ),
	.datad(\uart_ctrler_inst|Add2~16_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|cnt_rx~25_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx~25 .lut_mask = 16'h2A00;
defparam \uart_ctrler_inst|cnt_rx~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N27
dffeas \uart_ctrler_inst|cnt_rx[8] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|cnt_rx~25_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_rx [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx[8] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_rx[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N18
cycloneive_lcell_comb \uart_ctrler_inst|Add2~18 (
// Equation(s):
// \uart_ctrler_inst|Add2~18_combout  = (\uart_ctrler_inst|cnt_rx [9] & (!\uart_ctrler_inst|Add2~17 )) # (!\uart_ctrler_inst|cnt_rx [9] & ((\uart_ctrler_inst|Add2~17 ) # (GND)))
// \uart_ctrler_inst|Add2~19  = CARRY((!\uart_ctrler_inst|Add2~17 ) # (!\uart_ctrler_inst|cnt_rx [9]))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|cnt_rx [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add2~17 ),
	.combout(\uart_ctrler_inst|Add2~18_combout ),
	.cout(\uart_ctrler_inst|Add2~19 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add2~18 .lut_mask = 16'h3C3F;
defparam \uart_ctrler_inst|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N24
cycloneive_lcell_comb \uart_ctrler_inst|cnt_rx~24 (
// Equation(s):
// \uart_ctrler_inst|cnt_rx~24_combout  = (\uart_ctrler_inst|is_recving~q  & (\uart_ctrler_inst|Add2~18_combout  & ((!\uart_ctrler_inst|always6~10_combout ) # (!\uart_ctrler_inst|always6~9_combout ))))

	.dataa(\uart_ctrler_inst|is_recving~q ),
	.datab(\uart_ctrler_inst|always6~9_combout ),
	.datac(\uart_ctrler_inst|always6~10_combout ),
	.datad(\uart_ctrler_inst|Add2~18_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|cnt_rx~24_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx~24 .lut_mask = 16'h2A00;
defparam \uart_ctrler_inst|cnt_rx~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N25
dffeas \uart_ctrler_inst|cnt_rx[9] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|cnt_rx~24_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_rx [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx[9] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_rx[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N20
cycloneive_lcell_comb \uart_ctrler_inst|Add2~20 (
// Equation(s):
// \uart_ctrler_inst|Add2~20_combout  = (\uart_ctrler_inst|cnt_rx [10] & (\uart_ctrler_inst|Add2~19  $ (GND))) # (!\uart_ctrler_inst|cnt_rx [10] & (!\uart_ctrler_inst|Add2~19  & VCC))
// \uart_ctrler_inst|Add2~21  = CARRY((\uart_ctrler_inst|cnt_rx [10] & !\uart_ctrler_inst|Add2~19 ))

	.dataa(\uart_ctrler_inst|cnt_rx [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add2~19 ),
	.combout(\uart_ctrler_inst|Add2~20_combout ),
	.cout(\uart_ctrler_inst|Add2~21 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add2~20 .lut_mask = 16'hA50A;
defparam \uart_ctrler_inst|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N10
cycloneive_lcell_comb \uart_ctrler_inst|cnt_rx~23 (
// Equation(s):
// \uart_ctrler_inst|cnt_rx~23_combout  = (\uart_ctrler_inst|is_recving~q  & (\uart_ctrler_inst|Add2~20_combout  & ((!\uart_ctrler_inst|always6~9_combout ) # (!\uart_ctrler_inst|always6~10_combout ))))

	.dataa(\uart_ctrler_inst|is_recving~q ),
	.datab(\uart_ctrler_inst|always6~10_combout ),
	.datac(\uart_ctrler_inst|Add2~20_combout ),
	.datad(\uart_ctrler_inst|always6~9_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|cnt_rx~23_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx~23 .lut_mask = 16'h20A0;
defparam \uart_ctrler_inst|cnt_rx~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N11
dffeas \uart_ctrler_inst|cnt_rx[10] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|cnt_rx~23_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_rx [10]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx[10] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_rx[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N22
cycloneive_lcell_comb \uart_ctrler_inst|Add2~22 (
// Equation(s):
// \uart_ctrler_inst|Add2~22_combout  = (\uart_ctrler_inst|cnt_rx [11] & (!\uart_ctrler_inst|Add2~21 )) # (!\uart_ctrler_inst|cnt_rx [11] & ((\uart_ctrler_inst|Add2~21 ) # (GND)))
// \uart_ctrler_inst|Add2~23  = CARRY((!\uart_ctrler_inst|Add2~21 ) # (!\uart_ctrler_inst|cnt_rx [11]))

	.dataa(\uart_ctrler_inst|cnt_rx [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add2~21 ),
	.combout(\uart_ctrler_inst|Add2~22_combout ),
	.cout(\uart_ctrler_inst|Add2~23 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add2~22 .lut_mask = 16'h5A5F;
defparam \uart_ctrler_inst|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N8
cycloneive_lcell_comb \uart_ctrler_inst|cnt_rx~22 (
// Equation(s):
// \uart_ctrler_inst|cnt_rx~22_combout  = (\uart_ctrler_inst|is_recving~q  & (\uart_ctrler_inst|Add2~22_combout  & ((!\uart_ctrler_inst|always6~10_combout ) # (!\uart_ctrler_inst|always6~9_combout ))))

	.dataa(\uart_ctrler_inst|is_recving~q ),
	.datab(\uart_ctrler_inst|always6~9_combout ),
	.datac(\uart_ctrler_inst|always6~10_combout ),
	.datad(\uart_ctrler_inst|Add2~22_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|cnt_rx~22_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx~22 .lut_mask = 16'h2A00;
defparam \uart_ctrler_inst|cnt_rx~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N9
dffeas \uart_ctrler_inst|cnt_rx[11] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|cnt_rx~22_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_rx [11]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx[11] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_rx[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N24
cycloneive_lcell_comb \uart_ctrler_inst|Add2~24 (
// Equation(s):
// \uart_ctrler_inst|Add2~24_combout  = (\uart_ctrler_inst|cnt_rx [12] & (\uart_ctrler_inst|Add2~23  $ (GND))) # (!\uart_ctrler_inst|cnt_rx [12] & (!\uart_ctrler_inst|Add2~23  & VCC))
// \uart_ctrler_inst|Add2~25  = CARRY((\uart_ctrler_inst|cnt_rx [12] & !\uart_ctrler_inst|Add2~23 ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|cnt_rx [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add2~23 ),
	.combout(\uart_ctrler_inst|Add2~24_combout ),
	.cout(\uart_ctrler_inst|Add2~25 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add2~24 .lut_mask = 16'hC30C;
defparam \uart_ctrler_inst|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N8
cycloneive_lcell_comb \uart_ctrler_inst|cnt_rx~21 (
// Equation(s):
// \uart_ctrler_inst|cnt_rx~21_combout  = (\uart_ctrler_inst|is_recving~q  & (\uart_ctrler_inst|Add2~24_combout  & ((!\uart_ctrler_inst|always6~9_combout ) # (!\uart_ctrler_inst|always6~10_combout ))))

	.dataa(\uart_ctrler_inst|always6~10_combout ),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(\uart_ctrler_inst|always6~9_combout ),
	.datad(\uart_ctrler_inst|Add2~24_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|cnt_rx~21_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx~21 .lut_mask = 16'h4C00;
defparam \uart_ctrler_inst|cnt_rx~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N9
dffeas \uart_ctrler_inst|cnt_rx[12] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|cnt_rx~21_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_rx [12]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx[12] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_rx[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N26
cycloneive_lcell_comb \uart_ctrler_inst|Add2~26 (
// Equation(s):
// \uart_ctrler_inst|Add2~26_combout  = (\uart_ctrler_inst|cnt_rx [13] & (!\uart_ctrler_inst|Add2~25 )) # (!\uart_ctrler_inst|cnt_rx [13] & ((\uart_ctrler_inst|Add2~25 ) # (GND)))
// \uart_ctrler_inst|Add2~27  = CARRY((!\uart_ctrler_inst|Add2~25 ) # (!\uart_ctrler_inst|cnt_rx [13]))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|cnt_rx [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add2~25 ),
	.combout(\uart_ctrler_inst|Add2~26_combout ),
	.cout(\uart_ctrler_inst|Add2~27 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add2~26 .lut_mask = 16'h3C3F;
defparam \uart_ctrler_inst|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N26
cycloneive_lcell_comb \uart_ctrler_inst|cnt_rx~20 (
// Equation(s):
// \uart_ctrler_inst|cnt_rx~20_combout  = (\uart_ctrler_inst|is_recving~q  & (\uart_ctrler_inst|Add2~26_combout  & ((!\uart_ctrler_inst|always6~9_combout ) # (!\uart_ctrler_inst|always6~10_combout ))))

	.dataa(\uart_ctrler_inst|always6~10_combout ),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(\uart_ctrler_inst|always6~9_combout ),
	.datad(\uart_ctrler_inst|Add2~26_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|cnt_rx~20_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx~20 .lut_mask = 16'h4C00;
defparam \uart_ctrler_inst|cnt_rx~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N27
dffeas \uart_ctrler_inst|cnt_rx[13] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|cnt_rx~20_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_rx [13]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx[13] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_rx[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N28
cycloneive_lcell_comb \uart_ctrler_inst|Add2~28 (
// Equation(s):
// \uart_ctrler_inst|Add2~28_combout  = (\uart_ctrler_inst|cnt_rx [14] & (\uart_ctrler_inst|Add2~27  $ (GND))) # (!\uart_ctrler_inst|cnt_rx [14] & (!\uart_ctrler_inst|Add2~27  & VCC))
// \uart_ctrler_inst|Add2~29  = CARRY((\uart_ctrler_inst|cnt_rx [14] & !\uart_ctrler_inst|Add2~27 ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|cnt_rx [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add2~27 ),
	.combout(\uart_ctrler_inst|Add2~28_combout ),
	.cout(\uart_ctrler_inst|Add2~29 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add2~28 .lut_mask = 16'hC30C;
defparam \uart_ctrler_inst|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N16
cycloneive_lcell_comb \uart_ctrler_inst|cnt_rx~19 (
// Equation(s):
// \uart_ctrler_inst|cnt_rx~19_combout  = (\uart_ctrler_inst|is_recving~q  & (\uart_ctrler_inst|Add2~28_combout  & ((!\uart_ctrler_inst|always6~9_combout ) # (!\uart_ctrler_inst|always6~10_combout ))))

	.dataa(\uart_ctrler_inst|always6~10_combout ),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(\uart_ctrler_inst|always6~9_combout ),
	.datad(\uart_ctrler_inst|Add2~28_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|cnt_rx~19_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx~19 .lut_mask = 16'h4C00;
defparam \uart_ctrler_inst|cnt_rx~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N17
dffeas \uart_ctrler_inst|cnt_rx[14] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|cnt_rx~19_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_rx [14]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx[14] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_rx[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N30
cycloneive_lcell_comb \uart_ctrler_inst|Add2~30 (
// Equation(s):
// \uart_ctrler_inst|Add2~30_combout  = (\uart_ctrler_inst|cnt_rx [15] & (!\uart_ctrler_inst|Add2~29 )) # (!\uart_ctrler_inst|cnt_rx [15] & ((\uart_ctrler_inst|Add2~29 ) # (GND)))
// \uart_ctrler_inst|Add2~31  = CARRY((!\uart_ctrler_inst|Add2~29 ) # (!\uart_ctrler_inst|cnt_rx [15]))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|cnt_rx [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add2~29 ),
	.combout(\uart_ctrler_inst|Add2~30_combout ),
	.cout(\uart_ctrler_inst|Add2~31 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add2~30 .lut_mask = 16'h3C3F;
defparam \uart_ctrler_inst|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N18
cycloneive_lcell_comb \uart_ctrler_inst|cnt_rx~18 (
// Equation(s):
// \uart_ctrler_inst|cnt_rx~18_combout  = (\uart_ctrler_inst|is_recving~q  & (\uart_ctrler_inst|Add2~30_combout  & ((!\uart_ctrler_inst|always6~9_combout ) # (!\uart_ctrler_inst|always6~10_combout ))))

	.dataa(\uart_ctrler_inst|always6~10_combout ),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(\uart_ctrler_inst|always6~9_combout ),
	.datad(\uart_ctrler_inst|Add2~30_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|cnt_rx~18_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx~18 .lut_mask = 16'h4C00;
defparam \uart_ctrler_inst|cnt_rx~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N19
dffeas \uart_ctrler_inst|cnt_rx[15] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|cnt_rx~18_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_rx [15]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx[15] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_rx[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N30
cycloneive_lcell_comb \uart_ctrler_inst|always6~5 (
// Equation(s):
// \uart_ctrler_inst|always6~5_combout  = (!\uart_ctrler_inst|cnt_rx [13] & (!\uart_ctrler_inst|cnt_rx [15] & (!\uart_ctrler_inst|cnt_rx [12] & !\uart_ctrler_inst|cnt_rx [14])))

	.dataa(\uart_ctrler_inst|cnt_rx [13]),
	.datab(\uart_ctrler_inst|cnt_rx [15]),
	.datac(\uart_ctrler_inst|cnt_rx [12]),
	.datad(\uart_ctrler_inst|cnt_rx [14]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|always6~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|always6~5 .lut_mask = 16'h0001;
defparam \uart_ctrler_inst|always6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N28
cycloneive_lcell_comb \uart_ctrler_inst|always6~6 (
// Equation(s):
// \uart_ctrler_inst|always6~6_combout  = (!\uart_ctrler_inst|cnt_rx [8] & (!\uart_ctrler_inst|cnt_rx [9] & (!\uart_ctrler_inst|cnt_rx [11] & !\uart_ctrler_inst|cnt_rx [10])))

	.dataa(\uart_ctrler_inst|cnt_rx [8]),
	.datab(\uart_ctrler_inst|cnt_rx [9]),
	.datac(\uart_ctrler_inst|cnt_rx [11]),
	.datad(\uart_ctrler_inst|cnt_rx [10]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|always6~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|always6~6 .lut_mask = 16'h0001;
defparam \uart_ctrler_inst|always6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N0
cycloneive_lcell_comb \uart_ctrler_inst|Add2~32 (
// Equation(s):
// \uart_ctrler_inst|Add2~32_combout  = (\uart_ctrler_inst|cnt_rx [16] & (\uart_ctrler_inst|Add2~31  $ (GND))) # (!\uart_ctrler_inst|cnt_rx [16] & (!\uart_ctrler_inst|Add2~31  & VCC))
// \uart_ctrler_inst|Add2~33  = CARRY((\uart_ctrler_inst|cnt_rx [16] & !\uart_ctrler_inst|Add2~31 ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|cnt_rx [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add2~31 ),
	.combout(\uart_ctrler_inst|Add2~32_combout ),
	.cout(\uart_ctrler_inst|Add2~33 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add2~32 .lut_mask = 16'hC30C;
defparam \uart_ctrler_inst|Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N30
cycloneive_lcell_comb \uart_ctrler_inst|cnt_rx~17 (
// Equation(s):
// \uart_ctrler_inst|cnt_rx~17_combout  = (\uart_ctrler_inst|is_recving~q  & (\uart_ctrler_inst|Add2~32_combout  & ((!\uart_ctrler_inst|always6~10_combout ) # (!\uart_ctrler_inst|always6~9_combout ))))

	.dataa(\uart_ctrler_inst|always6~9_combout ),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(\uart_ctrler_inst|Add2~32_combout ),
	.datad(\uart_ctrler_inst|always6~10_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|cnt_rx~17_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx~17 .lut_mask = 16'h40C0;
defparam \uart_ctrler_inst|cnt_rx~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N31
dffeas \uart_ctrler_inst|cnt_rx[16] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|cnt_rx~17_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_rx [16]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx[16] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_rx[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N2
cycloneive_lcell_comb \uart_ctrler_inst|Add2~34 (
// Equation(s):
// \uart_ctrler_inst|Add2~34_combout  = (\uart_ctrler_inst|cnt_rx [17] & (!\uart_ctrler_inst|Add2~33 )) # (!\uart_ctrler_inst|cnt_rx [17] & ((\uart_ctrler_inst|Add2~33 ) # (GND)))
// \uart_ctrler_inst|Add2~35  = CARRY((!\uart_ctrler_inst|Add2~33 ) # (!\uart_ctrler_inst|cnt_rx [17]))

	.dataa(\uart_ctrler_inst|cnt_rx [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add2~33 ),
	.combout(\uart_ctrler_inst|Add2~34_combout ),
	.cout(\uart_ctrler_inst|Add2~35 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add2~34 .lut_mask = 16'h5A5F;
defparam \uart_ctrler_inst|Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N16
cycloneive_lcell_comb \uart_ctrler_inst|cnt_rx~16 (
// Equation(s):
// \uart_ctrler_inst|cnt_rx~16_combout  = (\uart_ctrler_inst|is_recving~q  & (\uart_ctrler_inst|Add2~34_combout  & ((!\uart_ctrler_inst|always6~9_combout ) # (!\uart_ctrler_inst|always6~10_combout ))))

	.dataa(\uart_ctrler_inst|always6~10_combout ),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(\uart_ctrler_inst|always6~9_combout ),
	.datad(\uart_ctrler_inst|Add2~34_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|cnt_rx~16_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx~16 .lut_mask = 16'h4C00;
defparam \uart_ctrler_inst|cnt_rx~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N17
dffeas \uart_ctrler_inst|cnt_rx[17] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|cnt_rx~16_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_rx [17]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx[17] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_rx[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N4
cycloneive_lcell_comb \uart_ctrler_inst|Add2~36 (
// Equation(s):
// \uart_ctrler_inst|Add2~36_combout  = (\uart_ctrler_inst|cnt_rx [18] & (\uart_ctrler_inst|Add2~35  $ (GND))) # (!\uart_ctrler_inst|cnt_rx [18] & (!\uart_ctrler_inst|Add2~35  & VCC))
// \uart_ctrler_inst|Add2~37  = CARRY((\uart_ctrler_inst|cnt_rx [18] & !\uart_ctrler_inst|Add2~35 ))

	.dataa(\uart_ctrler_inst|cnt_rx [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add2~35 ),
	.combout(\uart_ctrler_inst|Add2~36_combout ),
	.cout(\uart_ctrler_inst|Add2~37 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add2~36 .lut_mask = 16'hA50A;
defparam \uart_ctrler_inst|Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N14
cycloneive_lcell_comb \uart_ctrler_inst|cnt_rx~15 (
// Equation(s):
// \uart_ctrler_inst|cnt_rx~15_combout  = (\uart_ctrler_inst|is_recving~q  & (\uart_ctrler_inst|Add2~36_combout  & ((!\uart_ctrler_inst|always6~9_combout ) # (!\uart_ctrler_inst|always6~10_combout ))))

	.dataa(\uart_ctrler_inst|always6~10_combout ),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(\uart_ctrler_inst|always6~9_combout ),
	.datad(\uart_ctrler_inst|Add2~36_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|cnt_rx~15_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx~15 .lut_mask = 16'h4C00;
defparam \uart_ctrler_inst|cnt_rx~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N15
dffeas \uart_ctrler_inst|cnt_rx[18] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|cnt_rx~15_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_rx [18]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx[18] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_rx[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N6
cycloneive_lcell_comb \uart_ctrler_inst|Add2~38 (
// Equation(s):
// \uart_ctrler_inst|Add2~38_combout  = (\uart_ctrler_inst|cnt_rx [19] & (!\uart_ctrler_inst|Add2~37 )) # (!\uart_ctrler_inst|cnt_rx [19] & ((\uart_ctrler_inst|Add2~37 ) # (GND)))
// \uart_ctrler_inst|Add2~39  = CARRY((!\uart_ctrler_inst|Add2~37 ) # (!\uart_ctrler_inst|cnt_rx [19]))

	.dataa(\uart_ctrler_inst|cnt_rx [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add2~37 ),
	.combout(\uart_ctrler_inst|Add2~38_combout ),
	.cout(\uart_ctrler_inst|Add2~39 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add2~38 .lut_mask = 16'h5A5F;
defparam \uart_ctrler_inst|Add2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N0
cycloneive_lcell_comb \uart_ctrler_inst|cnt_rx~14 (
// Equation(s):
// \uart_ctrler_inst|cnt_rx~14_combout  = (\uart_ctrler_inst|is_recving~q  & (\uart_ctrler_inst|Add2~38_combout  & ((!\uart_ctrler_inst|always6~9_combout ) # (!\uart_ctrler_inst|always6~10_combout ))))

	.dataa(\uart_ctrler_inst|always6~10_combout ),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(\uart_ctrler_inst|always6~9_combout ),
	.datad(\uart_ctrler_inst|Add2~38_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|cnt_rx~14_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx~14 .lut_mask = 16'h4C00;
defparam \uart_ctrler_inst|cnt_rx~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N1
dffeas \uart_ctrler_inst|cnt_rx[19] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|cnt_rx~14_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_rx [19]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx[19] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_rx[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N8
cycloneive_lcell_comb \uart_ctrler_inst|Add2~40 (
// Equation(s):
// \uart_ctrler_inst|Add2~40_combout  = (\uart_ctrler_inst|cnt_rx [20] & (\uart_ctrler_inst|Add2~39  $ (GND))) # (!\uart_ctrler_inst|cnt_rx [20] & (!\uart_ctrler_inst|Add2~39  & VCC))
// \uart_ctrler_inst|Add2~41  = CARRY((\uart_ctrler_inst|cnt_rx [20] & !\uart_ctrler_inst|Add2~39 ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|cnt_rx [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add2~39 ),
	.combout(\uart_ctrler_inst|Add2~40_combout ),
	.cout(\uart_ctrler_inst|Add2~41 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add2~40 .lut_mask = 16'hC30C;
defparam \uart_ctrler_inst|Add2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N4
cycloneive_lcell_comb \uart_ctrler_inst|cnt_rx~13 (
// Equation(s):
// \uart_ctrler_inst|cnt_rx~13_combout  = (\uart_ctrler_inst|is_recving~q  & (\uart_ctrler_inst|Add2~40_combout  & ((!\uart_ctrler_inst|always6~10_combout ) # (!\uart_ctrler_inst|always6~9_combout ))))

	.dataa(\uart_ctrler_inst|always6~9_combout ),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(\uart_ctrler_inst|Add2~40_combout ),
	.datad(\uart_ctrler_inst|always6~10_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|cnt_rx~13_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx~13 .lut_mask = 16'h40C0;
defparam \uart_ctrler_inst|cnt_rx~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N5
dffeas \uart_ctrler_inst|cnt_rx[20] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|cnt_rx~13_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_rx [20]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx[20] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_rx[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N10
cycloneive_lcell_comb \uart_ctrler_inst|Add2~42 (
// Equation(s):
// \uart_ctrler_inst|Add2~42_combout  = (\uart_ctrler_inst|cnt_rx [21] & (!\uart_ctrler_inst|Add2~41 )) # (!\uart_ctrler_inst|cnt_rx [21] & ((\uart_ctrler_inst|Add2~41 ) # (GND)))
// \uart_ctrler_inst|Add2~43  = CARRY((!\uart_ctrler_inst|Add2~41 ) # (!\uart_ctrler_inst|cnt_rx [21]))

	.dataa(\uart_ctrler_inst|cnt_rx [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add2~41 ),
	.combout(\uart_ctrler_inst|Add2~42_combout ),
	.cout(\uart_ctrler_inst|Add2~43 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add2~42 .lut_mask = 16'h5A5F;
defparam \uart_ctrler_inst|Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N2
cycloneive_lcell_comb \uart_ctrler_inst|cnt_rx~12 (
// Equation(s):
// \uart_ctrler_inst|cnt_rx~12_combout  = (\uart_ctrler_inst|is_recving~q  & (\uart_ctrler_inst|Add2~42_combout  & ((!\uart_ctrler_inst|always6~10_combout ) # (!\uart_ctrler_inst|always6~9_combout ))))

	.dataa(\uart_ctrler_inst|always6~9_combout ),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(\uart_ctrler_inst|Add2~42_combout ),
	.datad(\uart_ctrler_inst|always6~10_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|cnt_rx~12_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx~12 .lut_mask = 16'h40C0;
defparam \uart_ctrler_inst|cnt_rx~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N3
dffeas \uart_ctrler_inst|cnt_rx[21] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|cnt_rx~12_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_rx [21]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx[21] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_rx[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N12
cycloneive_lcell_comb \uart_ctrler_inst|Add2~44 (
// Equation(s):
// \uart_ctrler_inst|Add2~44_combout  = (\uart_ctrler_inst|cnt_rx [22] & (\uart_ctrler_inst|Add2~43  $ (GND))) # (!\uart_ctrler_inst|cnt_rx [22] & (!\uart_ctrler_inst|Add2~43  & VCC))
// \uart_ctrler_inst|Add2~45  = CARRY((\uart_ctrler_inst|cnt_rx [22] & !\uart_ctrler_inst|Add2~43 ))

	.dataa(\uart_ctrler_inst|cnt_rx [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add2~43 ),
	.combout(\uart_ctrler_inst|Add2~44_combout ),
	.cout(\uart_ctrler_inst|Add2~45 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add2~44 .lut_mask = 16'hA50A;
defparam \uart_ctrler_inst|Add2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N12
cycloneive_lcell_comb \uart_ctrler_inst|cnt_rx~11 (
// Equation(s):
// \uart_ctrler_inst|cnt_rx~11_combout  = (\uart_ctrler_inst|is_recving~q  & (\uart_ctrler_inst|Add2~44_combout  & ((!\uart_ctrler_inst|always6~10_combout ) # (!\uart_ctrler_inst|always6~9_combout ))))

	.dataa(\uart_ctrler_inst|always6~9_combout ),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(\uart_ctrler_inst|Add2~44_combout ),
	.datad(\uart_ctrler_inst|always6~10_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|cnt_rx~11_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx~11 .lut_mask = 16'h40C0;
defparam \uart_ctrler_inst|cnt_rx~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N13
dffeas \uart_ctrler_inst|cnt_rx[22] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|cnt_rx~11_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_rx [22]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx[22] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_rx[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N14
cycloneive_lcell_comb \uart_ctrler_inst|Add2~46 (
// Equation(s):
// \uart_ctrler_inst|Add2~46_combout  = (\uart_ctrler_inst|cnt_rx [23] & (!\uart_ctrler_inst|Add2~45 )) # (!\uart_ctrler_inst|cnt_rx [23] & ((\uart_ctrler_inst|Add2~45 ) # (GND)))
// \uart_ctrler_inst|Add2~47  = CARRY((!\uart_ctrler_inst|Add2~45 ) # (!\uart_ctrler_inst|cnt_rx [23]))

	.dataa(\uart_ctrler_inst|cnt_rx [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add2~45 ),
	.combout(\uart_ctrler_inst|Add2~46_combout ),
	.cout(\uart_ctrler_inst|Add2~47 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add2~46 .lut_mask = 16'h5A5F;
defparam \uart_ctrler_inst|Add2~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N26
cycloneive_lcell_comb \uart_ctrler_inst|cnt_rx~10 (
// Equation(s):
// \uart_ctrler_inst|cnt_rx~10_combout  = (\uart_ctrler_inst|is_recving~q  & (\uart_ctrler_inst|Add2~46_combout  & ((!\uart_ctrler_inst|always6~10_combout ) # (!\uart_ctrler_inst|always6~9_combout ))))

	.dataa(\uart_ctrler_inst|always6~9_combout ),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(\uart_ctrler_inst|Add2~46_combout ),
	.datad(\uart_ctrler_inst|always6~10_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|cnt_rx~10_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx~10 .lut_mask = 16'h40C0;
defparam \uart_ctrler_inst|cnt_rx~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N27
dffeas \uart_ctrler_inst|cnt_rx[23] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|cnt_rx~10_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_rx [23]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx[23] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_rx[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N10
cycloneive_lcell_comb \uart_ctrler_inst|always6~2 (
// Equation(s):
// \uart_ctrler_inst|always6~2_combout  = (!\uart_ctrler_inst|cnt_rx [23] & (!\uart_ctrler_inst|cnt_rx [21] & (!\uart_ctrler_inst|cnt_rx [20] & !\uart_ctrler_inst|cnt_rx [22])))

	.dataa(\uart_ctrler_inst|cnt_rx [23]),
	.datab(\uart_ctrler_inst|cnt_rx [21]),
	.datac(\uart_ctrler_inst|cnt_rx [20]),
	.datad(\uart_ctrler_inst|cnt_rx [22]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|always6~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|always6~2 .lut_mask = 16'h0001;
defparam \uart_ctrler_inst|always6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N8
cycloneive_lcell_comb \uart_ctrler_inst|always6~3 (
// Equation(s):
// \uart_ctrler_inst|always6~3_combout  = (!\uart_ctrler_inst|cnt_rx [16] & (!\uart_ctrler_inst|cnt_rx [19] & (!\uart_ctrler_inst|cnt_rx [18] & !\uart_ctrler_inst|cnt_rx [17])))

	.dataa(\uart_ctrler_inst|cnt_rx [16]),
	.datab(\uart_ctrler_inst|cnt_rx [19]),
	.datac(\uart_ctrler_inst|cnt_rx [18]),
	.datad(\uart_ctrler_inst|cnt_rx [17]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|always6~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|always6~3 .lut_mask = 16'h0001;
defparam \uart_ctrler_inst|always6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N16
cycloneive_lcell_comb \uart_ctrler_inst|Add2~48 (
// Equation(s):
// \uart_ctrler_inst|Add2~48_combout  = (\uart_ctrler_inst|cnt_rx [24] & (\uart_ctrler_inst|Add2~47  $ (GND))) # (!\uart_ctrler_inst|cnt_rx [24] & (!\uart_ctrler_inst|Add2~47  & VCC))
// \uart_ctrler_inst|Add2~49  = CARRY((\uart_ctrler_inst|cnt_rx [24] & !\uart_ctrler_inst|Add2~47 ))

	.dataa(\uart_ctrler_inst|cnt_rx [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add2~47 ),
	.combout(\uart_ctrler_inst|Add2~48_combout ),
	.cout(\uart_ctrler_inst|Add2~49 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add2~48 .lut_mask = 16'hA50A;
defparam \uart_ctrler_inst|Add2~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N6
cycloneive_lcell_comb \uart_ctrler_inst|cnt_rx~9 (
// Equation(s):
// \uart_ctrler_inst|cnt_rx~9_combout  = (\uart_ctrler_inst|is_recving~q  & (\uart_ctrler_inst|Add2~48_combout  & ((!\uart_ctrler_inst|always6~10_combout ) # (!\uart_ctrler_inst|always6~9_combout ))))

	.dataa(\uart_ctrler_inst|is_recving~q ),
	.datab(\uart_ctrler_inst|always6~9_combout ),
	.datac(\uart_ctrler_inst|Add2~48_combout ),
	.datad(\uart_ctrler_inst|always6~10_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|cnt_rx~9_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx~9 .lut_mask = 16'h20A0;
defparam \uart_ctrler_inst|cnt_rx~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N7
dffeas \uart_ctrler_inst|cnt_rx[24] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|cnt_rx~9_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_rx [24]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx[24] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_rx[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N18
cycloneive_lcell_comb \uart_ctrler_inst|Add2~50 (
// Equation(s):
// \uart_ctrler_inst|Add2~50_combout  = (\uart_ctrler_inst|cnt_rx [25] & (!\uart_ctrler_inst|Add2~49 )) # (!\uart_ctrler_inst|cnt_rx [25] & ((\uart_ctrler_inst|Add2~49 ) # (GND)))
// \uart_ctrler_inst|Add2~51  = CARRY((!\uart_ctrler_inst|Add2~49 ) # (!\uart_ctrler_inst|cnt_rx [25]))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|cnt_rx [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add2~49 ),
	.combout(\uart_ctrler_inst|Add2~50_combout ),
	.cout(\uart_ctrler_inst|Add2~51 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add2~50 .lut_mask = 16'h3C3F;
defparam \uart_ctrler_inst|Add2~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N24
cycloneive_lcell_comb \uart_ctrler_inst|cnt_rx~8 (
// Equation(s):
// \uart_ctrler_inst|cnt_rx~8_combout  = (\uart_ctrler_inst|is_recving~q  & (\uart_ctrler_inst|Add2~50_combout  & ((!\uart_ctrler_inst|always6~9_combout ) # (!\uart_ctrler_inst|always6~10_combout ))))

	.dataa(\uart_ctrler_inst|always6~10_combout ),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(\uart_ctrler_inst|always6~9_combout ),
	.datad(\uart_ctrler_inst|Add2~50_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|cnt_rx~8_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx~8 .lut_mask = 16'h4C00;
defparam \uart_ctrler_inst|cnt_rx~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N25
dffeas \uart_ctrler_inst|cnt_rx[25] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|cnt_rx~8_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_rx [25]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx[25] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_rx[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N20
cycloneive_lcell_comb \uart_ctrler_inst|Add2~52 (
// Equation(s):
// \uart_ctrler_inst|Add2~52_combout  = (\uart_ctrler_inst|cnt_rx [26] & (\uart_ctrler_inst|Add2~51  $ (GND))) # (!\uart_ctrler_inst|cnt_rx [26] & (!\uart_ctrler_inst|Add2~51  & VCC))
// \uart_ctrler_inst|Add2~53  = CARRY((\uart_ctrler_inst|cnt_rx [26] & !\uart_ctrler_inst|Add2~51 ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|cnt_rx [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add2~51 ),
	.combout(\uart_ctrler_inst|Add2~52_combout ),
	.cout(\uart_ctrler_inst|Add2~53 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add2~52 .lut_mask = 16'hC30C;
defparam \uart_ctrler_inst|Add2~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N14
cycloneive_lcell_comb \uart_ctrler_inst|cnt_rx~7 (
// Equation(s):
// \uart_ctrler_inst|cnt_rx~7_combout  = (\uart_ctrler_inst|is_recving~q  & (\uart_ctrler_inst|Add2~52_combout  & ((!\uart_ctrler_inst|always6~9_combout ) # (!\uart_ctrler_inst|always6~10_combout ))))

	.dataa(\uart_ctrler_inst|always6~10_combout ),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(\uart_ctrler_inst|always6~9_combout ),
	.datad(\uart_ctrler_inst|Add2~52_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|cnt_rx~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx~7 .lut_mask = 16'h4C00;
defparam \uart_ctrler_inst|cnt_rx~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N15
dffeas \uart_ctrler_inst|cnt_rx[26] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|cnt_rx~7_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_rx [26]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx[26] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_rx[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N22
cycloneive_lcell_comb \uart_ctrler_inst|Add2~54 (
// Equation(s):
// \uart_ctrler_inst|Add2~54_combout  = (\uart_ctrler_inst|cnt_rx [27] & (!\uart_ctrler_inst|Add2~53 )) # (!\uart_ctrler_inst|cnt_rx [27] & ((\uart_ctrler_inst|Add2~53 ) # (GND)))
// \uart_ctrler_inst|Add2~55  = CARRY((!\uart_ctrler_inst|Add2~53 ) # (!\uart_ctrler_inst|cnt_rx [27]))

	.dataa(\uart_ctrler_inst|cnt_rx [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add2~53 ),
	.combout(\uart_ctrler_inst|Add2~54_combout ),
	.cout(\uart_ctrler_inst|Add2~55 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add2~54 .lut_mask = 16'h5A5F;
defparam \uart_ctrler_inst|Add2~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N4
cycloneive_lcell_comb \uart_ctrler_inst|cnt_rx~6 (
// Equation(s):
// \uart_ctrler_inst|cnt_rx~6_combout  = (\uart_ctrler_inst|is_recving~q  & (\uart_ctrler_inst|Add2~54_combout  & ((!\uart_ctrler_inst|always6~9_combout ) # (!\uart_ctrler_inst|always6~10_combout ))))

	.dataa(\uart_ctrler_inst|always6~10_combout ),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(\uart_ctrler_inst|always6~9_combout ),
	.datad(\uart_ctrler_inst|Add2~54_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|cnt_rx~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx~6 .lut_mask = 16'h4C00;
defparam \uart_ctrler_inst|cnt_rx~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N5
dffeas \uart_ctrler_inst|cnt_rx[27] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|cnt_rx~6_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_rx [27]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx[27] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_rx[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N20
cycloneive_lcell_comb \uart_ctrler_inst|always6~1 (
// Equation(s):
// \uart_ctrler_inst|always6~1_combout  = (!\uart_ctrler_inst|cnt_rx [24] & (!\uart_ctrler_inst|cnt_rx [27] & (!\uart_ctrler_inst|cnt_rx [26] & !\uart_ctrler_inst|cnt_rx [25])))

	.dataa(\uart_ctrler_inst|cnt_rx [24]),
	.datab(\uart_ctrler_inst|cnt_rx [27]),
	.datac(\uart_ctrler_inst|cnt_rx [26]),
	.datad(\uart_ctrler_inst|cnt_rx [25]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|always6~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|always6~1 .lut_mask = 16'h0001;
defparam \uart_ctrler_inst|always6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N24
cycloneive_lcell_comb \uart_ctrler_inst|Add2~56 (
// Equation(s):
// \uart_ctrler_inst|Add2~56_combout  = (\uart_ctrler_inst|cnt_rx [28] & (\uart_ctrler_inst|Add2~55  $ (GND))) # (!\uart_ctrler_inst|cnt_rx [28] & (!\uart_ctrler_inst|Add2~55  & VCC))
// \uart_ctrler_inst|Add2~57  = CARRY((\uart_ctrler_inst|cnt_rx [28] & !\uart_ctrler_inst|Add2~55 ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|cnt_rx [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add2~55 ),
	.combout(\uart_ctrler_inst|Add2~56_combout ),
	.cout(\uart_ctrler_inst|Add2~57 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add2~56 .lut_mask = 16'hC30C;
defparam \uart_ctrler_inst|Add2~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N22
cycloneive_lcell_comb \uart_ctrler_inst|cnt_rx~5 (
// Equation(s):
// \uart_ctrler_inst|cnt_rx~5_combout  = (\uart_ctrler_inst|is_recving~q  & (\uart_ctrler_inst|Add2~56_combout  & ((!\uart_ctrler_inst|always6~10_combout ) # (!\uart_ctrler_inst|always6~9_combout ))))

	.dataa(\uart_ctrler_inst|always6~9_combout ),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(\uart_ctrler_inst|Add2~56_combout ),
	.datad(\uart_ctrler_inst|always6~10_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|cnt_rx~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx~5 .lut_mask = 16'h40C0;
defparam \uart_ctrler_inst|cnt_rx~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N23
dffeas \uart_ctrler_inst|cnt_rx[28] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|cnt_rx~5_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_rx [28]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx[28] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_rx[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N26
cycloneive_lcell_comb \uart_ctrler_inst|Add2~58 (
// Equation(s):
// \uart_ctrler_inst|Add2~58_combout  = (\uart_ctrler_inst|cnt_rx [29] & (!\uart_ctrler_inst|Add2~57 )) # (!\uart_ctrler_inst|cnt_rx [29] & ((\uart_ctrler_inst|Add2~57 ) # (GND)))
// \uart_ctrler_inst|Add2~59  = CARRY((!\uart_ctrler_inst|Add2~57 ) # (!\uart_ctrler_inst|cnt_rx [29]))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|cnt_rx [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add2~57 ),
	.combout(\uart_ctrler_inst|Add2~58_combout ),
	.cout(\uart_ctrler_inst|Add2~59 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add2~58 .lut_mask = 16'h3C3F;
defparam \uart_ctrler_inst|Add2~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N28
cycloneive_lcell_comb \uart_ctrler_inst|cnt_rx~4 (
// Equation(s):
// \uart_ctrler_inst|cnt_rx~4_combout  = (\uart_ctrler_inst|is_recving~q  & (\uart_ctrler_inst|Add2~58_combout  & ((!\uart_ctrler_inst|always6~9_combout ) # (!\uart_ctrler_inst|always6~10_combout ))))

	.dataa(\uart_ctrler_inst|always6~10_combout ),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(\uart_ctrler_inst|always6~9_combout ),
	.datad(\uart_ctrler_inst|Add2~58_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|cnt_rx~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx~4 .lut_mask = 16'h4C00;
defparam \uart_ctrler_inst|cnt_rx~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N29
dffeas \uart_ctrler_inst|cnt_rx[29] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|cnt_rx~4_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_rx [29]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx[29] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_rx[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N28
cycloneive_lcell_comb \uart_ctrler_inst|Add2~60 (
// Equation(s):
// \uart_ctrler_inst|Add2~60_combout  = (\uart_ctrler_inst|cnt_rx [30] & (\uart_ctrler_inst|Add2~59  $ (GND))) # (!\uart_ctrler_inst|cnt_rx [30] & (!\uart_ctrler_inst|Add2~59  & VCC))
// \uart_ctrler_inst|Add2~61  = CARRY((\uart_ctrler_inst|cnt_rx [30] & !\uart_ctrler_inst|Add2~59 ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|cnt_rx [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add2~59 ),
	.combout(\uart_ctrler_inst|Add2~60_combout ),
	.cout(\uart_ctrler_inst|Add2~61 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add2~60 .lut_mask = 16'hC30C;
defparam \uart_ctrler_inst|Add2~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N18
cycloneive_lcell_comb \uart_ctrler_inst|cnt_rx~35 (
// Equation(s):
// \uart_ctrler_inst|cnt_rx~35_combout  = (\uart_ctrler_inst|is_recving~q  & (\uart_ctrler_inst|Add2~60_combout  & ((!\uart_ctrler_inst|always6~9_combout ) # (!\uart_ctrler_inst|always6~10_combout ))))

	.dataa(\uart_ctrler_inst|always6~10_combout ),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(\uart_ctrler_inst|always6~9_combout ),
	.datad(\uart_ctrler_inst|Add2~60_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|cnt_rx~35_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx~35 .lut_mask = 16'h4C00;
defparam \uart_ctrler_inst|cnt_rx~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N19
dffeas \uart_ctrler_inst|cnt_rx[30] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|cnt_rx~35_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_rx [30]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx[30] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_rx[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N30
cycloneive_lcell_comb \uart_ctrler_inst|Add2~62 (
// Equation(s):
// \uart_ctrler_inst|Add2~62_combout  = \uart_ctrler_inst|Add2~61  $ (\uart_ctrler_inst|cnt_rx [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_ctrler_inst|cnt_rx [31]),
	.cin(\uart_ctrler_inst|Add2~61 ),
	.combout(\uart_ctrler_inst|Add2~62_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Add2~62 .lut_mask = 16'h0FF0;
defparam \uart_ctrler_inst|Add2~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N24
cycloneive_lcell_comb \uart_ctrler_inst|cnt_rx~34 (
// Equation(s):
// \uart_ctrler_inst|cnt_rx~34_combout  = (\uart_ctrler_inst|is_recving~q  & (\uart_ctrler_inst|Add2~62_combout  & ((!\uart_ctrler_inst|always6~10_combout ) # (!\uart_ctrler_inst|always6~9_combout ))))

	.dataa(\uart_ctrler_inst|always6~9_combout ),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(\uart_ctrler_inst|Add2~62_combout ),
	.datad(\uart_ctrler_inst|always6~10_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|cnt_rx~34_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx~34 .lut_mask = 16'h40C0;
defparam \uart_ctrler_inst|cnt_rx~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N25
dffeas \uart_ctrler_inst|cnt_rx[31] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|cnt_rx~34_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_rx [31]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx[31] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_rx[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N20
cycloneive_lcell_comb \uart_ctrler_inst|always6~0 (
// Equation(s):
// \uart_ctrler_inst|always6~0_combout  = (!\uart_ctrler_inst|cnt_rx [30] & (!\uart_ctrler_inst|cnt_rx [31] & (!\uart_ctrler_inst|cnt_rx [28] & !\uart_ctrler_inst|cnt_rx [29])))

	.dataa(\uart_ctrler_inst|cnt_rx [30]),
	.datab(\uart_ctrler_inst|cnt_rx [31]),
	.datac(\uart_ctrler_inst|cnt_rx [28]),
	.datad(\uart_ctrler_inst|cnt_rx [29]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|always6~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|always6~0 .lut_mask = 16'h0001;
defparam \uart_ctrler_inst|always6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N6
cycloneive_lcell_comb \uart_ctrler_inst|always6~4 (
// Equation(s):
// \uart_ctrler_inst|always6~4_combout  = (\uart_ctrler_inst|always6~2_combout  & (\uart_ctrler_inst|always6~3_combout  & (\uart_ctrler_inst|always6~1_combout  & \uart_ctrler_inst|always6~0_combout )))

	.dataa(\uart_ctrler_inst|always6~2_combout ),
	.datab(\uart_ctrler_inst|always6~3_combout ),
	.datac(\uart_ctrler_inst|always6~1_combout ),
	.datad(\uart_ctrler_inst|always6~0_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|always6~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|always6~4 .lut_mask = 16'h8000;
defparam \uart_ctrler_inst|always6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N18
cycloneive_lcell_comb \uart_ctrler_inst|always6~7 (
// Equation(s):
// \uart_ctrler_inst|always6~7_combout  = (\uart_ctrler_inst|cnt_rx [7] & \uart_ctrler_inst|cnt_rx [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_ctrler_inst|cnt_rx [7]),
	.datad(\uart_ctrler_inst|cnt_rx [6]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|always6~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|always6~7 .lut_mask = 16'hF000;
defparam \uart_ctrler_inst|always6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N20
cycloneive_lcell_comb \uart_ctrler_inst|always6~8 (
// Equation(s):
// \uart_ctrler_inst|always6~8_combout  = (!\uart_ctrler_inst|cnt_rx [5] & (\uart_ctrler_inst|always6~7_combout  & (\uart_ctrler_inst|is_recving~q  & \uart_ctrler_inst|cnt_rx [4])))

	.dataa(\uart_ctrler_inst|cnt_rx [5]),
	.datab(\uart_ctrler_inst|always6~7_combout ),
	.datac(\uart_ctrler_inst|is_recving~q ),
	.datad(\uart_ctrler_inst|cnt_rx [4]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|always6~8_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|always6~8 .lut_mask = 16'h4000;
defparam \uart_ctrler_inst|always6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N30
cycloneive_lcell_comb \uart_ctrler_inst|always6~9 (
// Equation(s):
// \uart_ctrler_inst|always6~9_combout  = (\uart_ctrler_inst|always6~5_combout  & (\uart_ctrler_inst|always6~6_combout  & (\uart_ctrler_inst|always6~4_combout  & \uart_ctrler_inst|always6~8_combout )))

	.dataa(\uart_ctrler_inst|always6~5_combout ),
	.datab(\uart_ctrler_inst|always6~6_combout ),
	.datac(\uart_ctrler_inst|always6~4_combout ),
	.datad(\uart_ctrler_inst|always6~8_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|always6~9_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|always6~9 .lut_mask = 16'h8000;
defparam \uart_ctrler_inst|always6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N2
cycloneive_lcell_comb \uart_ctrler_inst|cnt_rx~31 (
// Equation(s):
// \uart_ctrler_inst|cnt_rx~31_combout  = (\uart_ctrler_inst|is_recving~q  & (\uart_ctrler_inst|Add2~2_combout  & ((!\uart_ctrler_inst|always6~9_combout ) # (!\uart_ctrler_inst|always6~10_combout ))))

	.dataa(\uart_ctrler_inst|always6~10_combout ),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(\uart_ctrler_inst|always6~9_combout ),
	.datad(\uart_ctrler_inst|Add2~2_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|cnt_rx~31_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx~31 .lut_mask = 16'h4C00;
defparam \uart_ctrler_inst|cnt_rx~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N3
dffeas \uart_ctrler_inst|cnt_rx[1] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|cnt_rx~31_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_rx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx[1] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_rx[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N10
cycloneive_lcell_comb \uart_ctrler_inst|always6~10 (
// Equation(s):
// \uart_ctrler_inst|always6~10_combout  = (!\uart_ctrler_inst|cnt_rx [0] & (!\uart_ctrler_inst|cnt_rx [1] & (\uart_ctrler_inst|cnt_rx [3] & !\uart_ctrler_inst|cnt_rx [2])))

	.dataa(\uart_ctrler_inst|cnt_rx [0]),
	.datab(\uart_ctrler_inst|cnt_rx [1]),
	.datac(\uart_ctrler_inst|cnt_rx [3]),
	.datad(\uart_ctrler_inst|cnt_rx [2]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|always6~10_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|always6~10 .lut_mask = 16'h0010;
defparam \uart_ctrler_inst|always6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N0
cycloneive_lcell_comb \uart_ctrler_inst|cnt_rx~32 (
// Equation(s):
// \uart_ctrler_inst|cnt_rx~32_combout  = (\uart_ctrler_inst|is_recving~q  & (\uart_ctrler_inst|Add2~0_combout  & ((!\uart_ctrler_inst|always6~9_combout ) # (!\uart_ctrler_inst|always6~10_combout ))))

	.dataa(\uart_ctrler_inst|always6~10_combout ),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(\uart_ctrler_inst|always6~9_combout ),
	.datad(\uart_ctrler_inst|Add2~0_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|cnt_rx~32_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx~32 .lut_mask = 16'h4C00;
defparam \uart_ctrler_inst|cnt_rx~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N1
dffeas \uart_ctrler_inst|cnt_rx[0] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|cnt_rx~32_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|cnt_rx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|cnt_rx[0] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|cnt_rx[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N28
cycloneive_lcell_comb \uart_ctrler_inst|always7~0 (
// Equation(s):
// \uart_ctrler_inst|always7~0_combout  = (\uart_ctrler_inst|cnt_rx [0] & (\uart_ctrler_inst|cnt_rx [1] & (!\uart_ctrler_inst|cnt_rx [3] & \uart_ctrler_inst|cnt_rx [2])))

	.dataa(\uart_ctrler_inst|cnt_rx [0]),
	.datab(\uart_ctrler_inst|cnt_rx [1]),
	.datac(\uart_ctrler_inst|cnt_rx [3]),
	.datad(\uart_ctrler_inst|cnt_rx [2]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|always7~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|always7~0 .lut_mask = 16'h0800;
defparam \uart_ctrler_inst|always7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N24
cycloneive_lcell_comb \uart_ctrler_inst|always7~1 (
// Equation(s):
// \uart_ctrler_inst|always7~1_combout  = (\uart_ctrler_inst|always7~0_combout  & \uart_ctrler_inst|always6~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_ctrler_inst|always7~0_combout ),
	.datad(\uart_ctrler_inst|always6~9_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|always7~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|always7~1 .lut_mask = 16'hF000;
defparam \uart_ctrler_inst|always7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N25
dffeas \uart_ctrler_inst|signal_rx[0] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|always7~1_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|signal_rx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|signal_rx[0] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|signal_rx[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N18
cycloneive_lcell_comb \uart_ctrler_inst|always12~2 (
// Equation(s):
// \uart_ctrler_inst|always12~2_combout  = (\uart_ctrler_inst|is_recving~q  & \uart_ctrler_inst|signal_rx [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_ctrler_inst|is_recving~q ),
	.datad(\uart_ctrler_inst|signal_rx [0]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|always12~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|always12~2 .lut_mask = 16'hF000;
defparam \uart_ctrler_inst|always12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N0
cycloneive_lcell_comb \uart_ctrler_inst|Add3~0 (
// Equation(s):
// \uart_ctrler_inst|Add3~0_combout  = (\uart_ctrler_inst|uart_rx_time_cnt [0] & (\uart_ctrler_inst|always12~2_combout  $ (VCC))) # (!\uart_ctrler_inst|uart_rx_time_cnt [0] & (\uart_ctrler_inst|always12~2_combout  & VCC))
// \uart_ctrler_inst|Add3~1  = CARRY((\uart_ctrler_inst|uart_rx_time_cnt [0] & \uart_ctrler_inst|always12~2_combout ))

	.dataa(\uart_ctrler_inst|uart_rx_time_cnt [0]),
	.datab(\uart_ctrler_inst|always12~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Add3~0_combout ),
	.cout(\uart_ctrler_inst|Add3~1 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add3~0 .lut_mask = 16'h6688;
defparam \uart_ctrler_inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N0
cycloneive_lcell_comb \uart_ctrler_inst|uart_rx_time_cnt~2 (
// Equation(s):
// \uart_ctrler_inst|uart_rx_time_cnt~2_combout  = (!\uart_ctrler_inst|always12~3_combout  & (\uart_ctrler_inst|Add3~0_combout  & \uart_ctrler_inst|is_recving~q ))

	.dataa(\uart_ctrler_inst|always12~3_combout ),
	.datab(gnd),
	.datac(\uart_ctrler_inst|Add3~0_combout ),
	.datad(\uart_ctrler_inst|is_recving~q ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_rx_time_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt~2 .lut_mask = 16'h5000;
defparam \uart_ctrler_inst|uart_rx_time_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N1
dffeas \uart_ctrler_inst|uart_rx_time_cnt[0] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_rx_time_cnt~2_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_rx_time_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt[0] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_rx_time_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N2
cycloneive_lcell_comb \uart_ctrler_inst|Add3~2 (
// Equation(s):
// \uart_ctrler_inst|Add3~2_combout  = (\uart_ctrler_inst|uart_rx_time_cnt [1] & (!\uart_ctrler_inst|Add3~1 )) # (!\uart_ctrler_inst|uart_rx_time_cnt [1] & ((\uart_ctrler_inst|Add3~1 ) # (GND)))
// \uart_ctrler_inst|Add3~3  = CARRY((!\uart_ctrler_inst|Add3~1 ) # (!\uart_ctrler_inst|uart_rx_time_cnt [1]))

	.dataa(\uart_ctrler_inst|uart_rx_time_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add3~1 ),
	.combout(\uart_ctrler_inst|Add3~2_combout ),
	.cout(\uart_ctrler_inst|Add3~3 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add3~2 .lut_mask = 16'h5A5F;
defparam \uart_ctrler_inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N26
cycloneive_lcell_comb \uart_ctrler_inst|uart_rx_time_cnt~30 (
// Equation(s):
// \uart_ctrler_inst|uart_rx_time_cnt~30_combout  = (\uart_ctrler_inst|Add3~2_combout  & (\uart_ctrler_inst|is_recving~q  & !\uart_ctrler_inst|always12~3_combout ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|Add3~2_combout ),
	.datac(\uart_ctrler_inst|is_recving~q ),
	.datad(\uart_ctrler_inst|always12~3_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_rx_time_cnt~30_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt~30 .lut_mask = 16'h00C0;
defparam \uart_ctrler_inst|uart_rx_time_cnt~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N27
dffeas \uart_ctrler_inst|uart_rx_time_cnt[1] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_rx_time_cnt~30_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_rx_time_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt[1] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_rx_time_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N4
cycloneive_lcell_comb \uart_ctrler_inst|Add3~4 (
// Equation(s):
// \uart_ctrler_inst|Add3~4_combout  = (\uart_ctrler_inst|uart_rx_time_cnt [2] & (\uart_ctrler_inst|Add3~3  $ (GND))) # (!\uart_ctrler_inst|uart_rx_time_cnt [2] & (!\uart_ctrler_inst|Add3~3  & VCC))
// \uart_ctrler_inst|Add3~5  = CARRY((\uart_ctrler_inst|uart_rx_time_cnt [2] & !\uart_ctrler_inst|Add3~3 ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|uart_rx_time_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add3~3 ),
	.combout(\uart_ctrler_inst|Add3~4_combout ),
	.cout(\uart_ctrler_inst|Add3~5 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add3~4 .lut_mask = 16'hC30C;
defparam \uart_ctrler_inst|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N20
cycloneive_lcell_comb \uart_ctrler_inst|uart_rx_time_cnt~29 (
// Equation(s):
// \uart_ctrler_inst|uart_rx_time_cnt~29_combout  = (\uart_ctrler_inst|is_recving~q  & (\uart_ctrler_inst|Add3~4_combout  & !\uart_ctrler_inst|always12~3_combout ))

	.dataa(\uart_ctrler_inst|is_recving~q ),
	.datab(gnd),
	.datac(\uart_ctrler_inst|Add3~4_combout ),
	.datad(\uart_ctrler_inst|always12~3_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_rx_time_cnt~29_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt~29 .lut_mask = 16'h00A0;
defparam \uart_ctrler_inst|uart_rx_time_cnt~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N21
dffeas \uart_ctrler_inst|uart_rx_time_cnt[2] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_rx_time_cnt~29_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_rx_time_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt[2] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_rx_time_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N6
cycloneive_lcell_comb \uart_ctrler_inst|Add3~6 (
// Equation(s):
// \uart_ctrler_inst|Add3~6_combout  = (\uart_ctrler_inst|uart_rx_time_cnt [3] & (!\uart_ctrler_inst|Add3~5 )) # (!\uart_ctrler_inst|uart_rx_time_cnt [3] & ((\uart_ctrler_inst|Add3~5 ) # (GND)))
// \uart_ctrler_inst|Add3~7  = CARRY((!\uart_ctrler_inst|Add3~5 ) # (!\uart_ctrler_inst|uart_rx_time_cnt [3]))

	.dataa(\uart_ctrler_inst|uart_rx_time_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add3~5 ),
	.combout(\uart_ctrler_inst|Add3~6_combout ),
	.cout(\uart_ctrler_inst|Add3~7 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add3~6 .lut_mask = 16'h5A5F;
defparam \uart_ctrler_inst|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N12
cycloneive_lcell_comb \uart_ctrler_inst|uart_rx_time_cnt~32 (
// Equation(s):
// \uart_ctrler_inst|uart_rx_time_cnt~32_combout  = (!\uart_ctrler_inst|always12~3_combout  & (\uart_ctrler_inst|Add3~6_combout  & \uart_ctrler_inst|is_recving~q ))

	.dataa(\uart_ctrler_inst|always12~3_combout ),
	.datab(gnd),
	.datac(\uart_ctrler_inst|Add3~6_combout ),
	.datad(\uart_ctrler_inst|is_recving~q ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_rx_time_cnt~32_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt~32 .lut_mask = 16'h5000;
defparam \uart_ctrler_inst|uart_rx_time_cnt~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N13
dffeas \uart_ctrler_inst|uart_rx_time_cnt[3] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_rx_time_cnt~32_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_rx_time_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt[3] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_rx_time_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N4
cycloneive_lcell_comb \uart_ctrler_inst|reg_recv_byte[3]~0 (
// Equation(s):
// \uart_ctrler_inst|reg_recv_byte[3]~0_combout  = (!\uart_ctrler_inst|uart_rx_time_cnt [1] & !\uart_ctrler_inst|uart_rx_time_cnt [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_ctrler_inst|uart_rx_time_cnt [1]),
	.datad(\uart_ctrler_inst|uart_rx_time_cnt [2]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|reg_recv_byte[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|reg_recv_byte[3]~0 .lut_mask = 16'h000F;
defparam \uart_ctrler_inst|reg_recv_byte[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N8
cycloneive_lcell_comb \uart_ctrler_inst|Add3~8 (
// Equation(s):
// \uart_ctrler_inst|Add3~8_combout  = (\uart_ctrler_inst|uart_rx_time_cnt [4] & (\uart_ctrler_inst|Add3~7  $ (GND))) # (!\uart_ctrler_inst|uart_rx_time_cnt [4] & (!\uart_ctrler_inst|Add3~7  & VCC))
// \uart_ctrler_inst|Add3~9  = CARRY((\uart_ctrler_inst|uart_rx_time_cnt [4] & !\uart_ctrler_inst|Add3~7 ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|uart_rx_time_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add3~7 ),
	.combout(\uart_ctrler_inst|Add3~8_combout ),
	.cout(\uart_ctrler_inst|Add3~9 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add3~8 .lut_mask = 16'hC30C;
defparam \uart_ctrler_inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N10
cycloneive_lcell_comb \uart_ctrler_inst|uart_rx_time_cnt~31 (
// Equation(s):
// \uart_ctrler_inst|uart_rx_time_cnt~31_combout  = (\uart_ctrler_inst|is_recving~q  & (!\uart_ctrler_inst|always12~3_combout  & \uart_ctrler_inst|Add3~8_combout ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(\uart_ctrler_inst|always12~3_combout ),
	.datad(\uart_ctrler_inst|Add3~8_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_rx_time_cnt~31_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt~31 .lut_mask = 16'h0C00;
defparam \uart_ctrler_inst|uart_rx_time_cnt~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N11
dffeas \uart_ctrler_inst|uart_rx_time_cnt[4] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_rx_time_cnt~31_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_rx_time_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt[4] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_rx_time_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N10
cycloneive_lcell_comb \uart_ctrler_inst|Add3~10 (
// Equation(s):
// \uart_ctrler_inst|Add3~10_combout  = (\uart_ctrler_inst|uart_rx_time_cnt [5] & (!\uart_ctrler_inst|Add3~9 )) # (!\uart_ctrler_inst|uart_rx_time_cnt [5] & ((\uart_ctrler_inst|Add3~9 ) # (GND)))
// \uart_ctrler_inst|Add3~11  = CARRY((!\uart_ctrler_inst|Add3~9 ) # (!\uart_ctrler_inst|uart_rx_time_cnt [5]))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|uart_rx_time_cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add3~9 ),
	.combout(\uart_ctrler_inst|Add3~10_combout ),
	.cout(\uart_ctrler_inst|Add3~11 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add3~10 .lut_mask = 16'h3C3F;
defparam \uart_ctrler_inst|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N28
cycloneive_lcell_comb \uart_ctrler_inst|uart_rx_time_cnt~28 (
// Equation(s):
// \uart_ctrler_inst|uart_rx_time_cnt~28_combout  = (\uart_ctrler_inst|Add3~10_combout  & (\uart_ctrler_inst|is_recving~q  & !\uart_ctrler_inst|always12~3_combout ))

	.dataa(\uart_ctrler_inst|Add3~10_combout ),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(gnd),
	.datad(\uart_ctrler_inst|always12~3_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_rx_time_cnt~28_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt~28 .lut_mask = 16'h0088;
defparam \uart_ctrler_inst|uart_rx_time_cnt~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N29
dffeas \uart_ctrler_inst|uart_rx_time_cnt[5] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_rx_time_cnt~28_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_rx_time_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt[5] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_rx_time_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N12
cycloneive_lcell_comb \uart_ctrler_inst|Add3~12 (
// Equation(s):
// \uart_ctrler_inst|Add3~12_combout  = (\uart_ctrler_inst|uart_rx_time_cnt [6] & (\uart_ctrler_inst|Add3~11  $ (GND))) # (!\uart_ctrler_inst|uart_rx_time_cnt [6] & (!\uart_ctrler_inst|Add3~11  & VCC))
// \uart_ctrler_inst|Add3~13  = CARRY((\uart_ctrler_inst|uart_rx_time_cnt [6] & !\uart_ctrler_inst|Add3~11 ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|uart_rx_time_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add3~11 ),
	.combout(\uart_ctrler_inst|Add3~12_combout ),
	.cout(\uart_ctrler_inst|Add3~13 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add3~12 .lut_mask = 16'hC30C;
defparam \uart_ctrler_inst|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N14
cycloneive_lcell_comb \uart_ctrler_inst|uart_rx_time_cnt~27 (
// Equation(s):
// \uart_ctrler_inst|uart_rx_time_cnt~27_combout  = (\uart_ctrler_inst|is_recving~q  & (\uart_ctrler_inst|Add3~12_combout  & !\uart_ctrler_inst|always12~3_combout ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(\uart_ctrler_inst|Add3~12_combout ),
	.datad(\uart_ctrler_inst|always12~3_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_rx_time_cnt~27_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt~27 .lut_mask = 16'h00C0;
defparam \uart_ctrler_inst|uart_rx_time_cnt~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N15
dffeas \uart_ctrler_inst|uart_rx_time_cnt[6] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_rx_time_cnt~27_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_rx_time_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt[6] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_rx_time_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N14
cycloneive_lcell_comb \uart_ctrler_inst|Add3~14 (
// Equation(s):
// \uart_ctrler_inst|Add3~14_combout  = (\uart_ctrler_inst|uart_rx_time_cnt [7] & (!\uart_ctrler_inst|Add3~13 )) # (!\uart_ctrler_inst|uart_rx_time_cnt [7] & ((\uart_ctrler_inst|Add3~13 ) # (GND)))
// \uart_ctrler_inst|Add3~15  = CARRY((!\uart_ctrler_inst|Add3~13 ) # (!\uart_ctrler_inst|uart_rx_time_cnt [7]))

	.dataa(\uart_ctrler_inst|uart_rx_time_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add3~13 ),
	.combout(\uart_ctrler_inst|Add3~14_combout ),
	.cout(\uart_ctrler_inst|Add3~15 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add3~14 .lut_mask = 16'h5A5F;
defparam \uart_ctrler_inst|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N24
cycloneive_lcell_comb \uart_ctrler_inst|uart_rx_time_cnt~26 (
// Equation(s):
// \uart_ctrler_inst|uart_rx_time_cnt~26_combout  = (\uart_ctrler_inst|Add3~14_combout  & (\uart_ctrler_inst|is_recving~q  & !\uart_ctrler_inst|always12~3_combout ))

	.dataa(\uart_ctrler_inst|Add3~14_combout ),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(gnd),
	.datad(\uart_ctrler_inst|always12~3_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_rx_time_cnt~26_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt~26 .lut_mask = 16'h0088;
defparam \uart_ctrler_inst|uart_rx_time_cnt~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N25
dffeas \uart_ctrler_inst|uart_rx_time_cnt[7] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_rx_time_cnt~26_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_rx_time_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt[7] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_rx_time_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N26
cycloneive_lcell_comb \uart_ctrler_inst|Equal23~7 (
// Equation(s):
// \uart_ctrler_inst|Equal23~7_combout  = (!\uart_ctrler_inst|uart_rx_time_cnt [5] & (!\uart_ctrler_inst|uart_rx_time_cnt [6] & !\uart_ctrler_inst|uart_rx_time_cnt [7]))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|uart_rx_time_cnt [5]),
	.datac(\uart_ctrler_inst|uart_rx_time_cnt [6]),
	.datad(\uart_ctrler_inst|uart_rx_time_cnt [7]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Equal23~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Equal23~7 .lut_mask = 16'h0003;
defparam \uart_ctrler_inst|Equal23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N16
cycloneive_lcell_comb \uart_ctrler_inst|Add3~16 (
// Equation(s):
// \uart_ctrler_inst|Add3~16_combout  = (\uart_ctrler_inst|uart_rx_time_cnt [8] & (\uart_ctrler_inst|Add3~15  $ (GND))) # (!\uart_ctrler_inst|uart_rx_time_cnt [8] & (!\uart_ctrler_inst|Add3~15  & VCC))
// \uart_ctrler_inst|Add3~17  = CARRY((\uart_ctrler_inst|uart_rx_time_cnt [8] & !\uart_ctrler_inst|Add3~15 ))

	.dataa(\uart_ctrler_inst|uart_rx_time_cnt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add3~15 ),
	.combout(\uart_ctrler_inst|Add3~16_combout ),
	.cout(\uart_ctrler_inst|Add3~17 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add3~16 .lut_mask = 16'hA50A;
defparam \uart_ctrler_inst|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N12
cycloneive_lcell_comb \uart_ctrler_inst|uart_rx_time_cnt~25 (
// Equation(s):
// \uart_ctrler_inst|uart_rx_time_cnt~25_combout  = (\uart_ctrler_inst|is_recving~q  & (\uart_ctrler_inst|Add3~16_combout  & !\uart_ctrler_inst|always12~3_combout ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(\uart_ctrler_inst|Add3~16_combout ),
	.datad(\uart_ctrler_inst|always12~3_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_rx_time_cnt~25_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt~25 .lut_mask = 16'h00C0;
defparam \uart_ctrler_inst|uart_rx_time_cnt~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N13
dffeas \uart_ctrler_inst|uart_rx_time_cnt[8] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_rx_time_cnt~25_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_rx_time_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt[8] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_rx_time_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N18
cycloneive_lcell_comb \uart_ctrler_inst|Add3~18 (
// Equation(s):
// \uart_ctrler_inst|Add3~18_combout  = (\uart_ctrler_inst|uart_rx_time_cnt [9] & (!\uart_ctrler_inst|Add3~17 )) # (!\uart_ctrler_inst|uart_rx_time_cnt [9] & ((\uart_ctrler_inst|Add3~17 ) # (GND)))
// \uart_ctrler_inst|Add3~19  = CARRY((!\uart_ctrler_inst|Add3~17 ) # (!\uart_ctrler_inst|uart_rx_time_cnt [9]))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|uart_rx_time_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add3~17 ),
	.combout(\uart_ctrler_inst|Add3~18_combout ),
	.cout(\uart_ctrler_inst|Add3~19 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add3~18 .lut_mask = 16'h3C3F;
defparam \uart_ctrler_inst|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N30
cycloneive_lcell_comb \uart_ctrler_inst|uart_rx_time_cnt~24 (
// Equation(s):
// \uart_ctrler_inst|uart_rx_time_cnt~24_combout  = (\uart_ctrler_inst|Add3~18_combout  & (\uart_ctrler_inst|is_recving~q  & !\uart_ctrler_inst|always12~3_combout ))

	.dataa(\uart_ctrler_inst|Add3~18_combout ),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(gnd),
	.datad(\uart_ctrler_inst|always12~3_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_rx_time_cnt~24_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt~24 .lut_mask = 16'h0088;
defparam \uart_ctrler_inst|uart_rx_time_cnt~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N31
dffeas \uart_ctrler_inst|uart_rx_time_cnt[9] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_rx_time_cnt~24_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_rx_time_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt[9] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_rx_time_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N20
cycloneive_lcell_comb \uart_ctrler_inst|Add3~20 (
// Equation(s):
// \uart_ctrler_inst|Add3~20_combout  = (\uart_ctrler_inst|uart_rx_time_cnt [10] & (\uart_ctrler_inst|Add3~19  $ (GND))) # (!\uart_ctrler_inst|uart_rx_time_cnt [10] & (!\uart_ctrler_inst|Add3~19  & VCC))
// \uart_ctrler_inst|Add3~21  = CARRY((\uart_ctrler_inst|uart_rx_time_cnt [10] & !\uart_ctrler_inst|Add3~19 ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|uart_rx_time_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add3~19 ),
	.combout(\uart_ctrler_inst|Add3~20_combout ),
	.cout(\uart_ctrler_inst|Add3~21 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add3~20 .lut_mask = 16'hC30C;
defparam \uart_ctrler_inst|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N0
cycloneive_lcell_comb \uart_ctrler_inst|uart_rx_time_cnt~23 (
// Equation(s):
// \uart_ctrler_inst|uart_rx_time_cnt~23_combout  = (\uart_ctrler_inst|is_recving~q  & (\uart_ctrler_inst|Add3~20_combout  & !\uart_ctrler_inst|always12~3_combout ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(\uart_ctrler_inst|Add3~20_combout ),
	.datad(\uart_ctrler_inst|always12~3_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_rx_time_cnt~23_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt~23 .lut_mask = 16'h00C0;
defparam \uart_ctrler_inst|uart_rx_time_cnt~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N1
dffeas \uart_ctrler_inst|uart_rx_time_cnt[10] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_rx_time_cnt~23_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_rx_time_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt[10] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_rx_time_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N22
cycloneive_lcell_comb \uart_ctrler_inst|Add3~22 (
// Equation(s):
// \uart_ctrler_inst|Add3~22_combout  = (\uart_ctrler_inst|uart_rx_time_cnt [11] & (!\uart_ctrler_inst|Add3~21 )) # (!\uart_ctrler_inst|uart_rx_time_cnt [11] & ((\uart_ctrler_inst|Add3~21 ) # (GND)))
// \uart_ctrler_inst|Add3~23  = CARRY((!\uart_ctrler_inst|Add3~21 ) # (!\uart_ctrler_inst|uart_rx_time_cnt [11]))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|uart_rx_time_cnt [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add3~21 ),
	.combout(\uart_ctrler_inst|Add3~22_combout ),
	.cout(\uart_ctrler_inst|Add3~23 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add3~22 .lut_mask = 16'h3C3F;
defparam \uart_ctrler_inst|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N22
cycloneive_lcell_comb \uart_ctrler_inst|uart_rx_time_cnt~22 (
// Equation(s):
// \uart_ctrler_inst|uart_rx_time_cnt~22_combout  = (\uart_ctrler_inst|Add3~22_combout  & (\uart_ctrler_inst|is_recving~q  & !\uart_ctrler_inst|always12~3_combout ))

	.dataa(\uart_ctrler_inst|Add3~22_combout ),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(gnd),
	.datad(\uart_ctrler_inst|always12~3_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_rx_time_cnt~22_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt~22 .lut_mask = 16'h0088;
defparam \uart_ctrler_inst|uart_rx_time_cnt~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N23
dffeas \uart_ctrler_inst|uart_rx_time_cnt[11] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_rx_time_cnt~22_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_rx_time_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt[11] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_rx_time_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N18
cycloneive_lcell_comb \uart_ctrler_inst|Equal23~6 (
// Equation(s):
// \uart_ctrler_inst|Equal23~6_combout  = (!\uart_ctrler_inst|uart_rx_time_cnt [9] & (!\uart_ctrler_inst|uart_rx_time_cnt [10] & (!\uart_ctrler_inst|uart_rx_time_cnt [11] & !\uart_ctrler_inst|uart_rx_time_cnt [8])))

	.dataa(\uart_ctrler_inst|uart_rx_time_cnt [9]),
	.datab(\uart_ctrler_inst|uart_rx_time_cnt [10]),
	.datac(\uart_ctrler_inst|uart_rx_time_cnt [11]),
	.datad(\uart_ctrler_inst|uart_rx_time_cnt [8]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Equal23~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Equal23~6 .lut_mask = 16'h0001;
defparam \uart_ctrler_inst|Equal23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N24
cycloneive_lcell_comb \uart_ctrler_inst|Add3~24 (
// Equation(s):
// \uart_ctrler_inst|Add3~24_combout  = (\uart_ctrler_inst|uart_rx_time_cnt [12] & (\uart_ctrler_inst|Add3~23  $ (GND))) # (!\uart_ctrler_inst|uart_rx_time_cnt [12] & (!\uart_ctrler_inst|Add3~23  & VCC))
// \uart_ctrler_inst|Add3~25  = CARRY((\uart_ctrler_inst|uart_rx_time_cnt [12] & !\uart_ctrler_inst|Add3~23 ))

	.dataa(\uart_ctrler_inst|uart_rx_time_cnt [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add3~23 ),
	.combout(\uart_ctrler_inst|Add3~24_combout ),
	.cout(\uart_ctrler_inst|Add3~25 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add3~24 .lut_mask = 16'hA50A;
defparam \uart_ctrler_inst|Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N2
cycloneive_lcell_comb \uart_ctrler_inst|uart_rx_time_cnt~21 (
// Equation(s):
// \uart_ctrler_inst|uart_rx_time_cnt~21_combout  = (\uart_ctrler_inst|is_recving~q  & (\uart_ctrler_inst|Add3~24_combout  & !\uart_ctrler_inst|always12~3_combout ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(\uart_ctrler_inst|Add3~24_combout ),
	.datad(\uart_ctrler_inst|always12~3_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_rx_time_cnt~21_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt~21 .lut_mask = 16'h00C0;
defparam \uart_ctrler_inst|uart_rx_time_cnt~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N3
dffeas \uart_ctrler_inst|uart_rx_time_cnt[12] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_rx_time_cnt~21_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_rx_time_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt[12] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_rx_time_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N26
cycloneive_lcell_comb \uart_ctrler_inst|Add3~26 (
// Equation(s):
// \uart_ctrler_inst|Add3~26_combout  = (\uart_ctrler_inst|uart_rx_time_cnt [13] & (!\uart_ctrler_inst|Add3~25 )) # (!\uart_ctrler_inst|uart_rx_time_cnt [13] & ((\uart_ctrler_inst|Add3~25 ) # (GND)))
// \uart_ctrler_inst|Add3~27  = CARRY((!\uart_ctrler_inst|Add3~25 ) # (!\uart_ctrler_inst|uart_rx_time_cnt [13]))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|uart_rx_time_cnt [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add3~25 ),
	.combout(\uart_ctrler_inst|Add3~26_combout ),
	.cout(\uart_ctrler_inst|Add3~27 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add3~26 .lut_mask = 16'h3C3F;
defparam \uart_ctrler_inst|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N4
cycloneive_lcell_comb \uart_ctrler_inst|uart_rx_time_cnt~20 (
// Equation(s):
// \uart_ctrler_inst|uart_rx_time_cnt~20_combout  = (\uart_ctrler_inst|is_recving~q  & (\uart_ctrler_inst|Add3~26_combout  & !\uart_ctrler_inst|always12~3_combout ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(\uart_ctrler_inst|Add3~26_combout ),
	.datad(\uart_ctrler_inst|always12~3_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_rx_time_cnt~20_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt~20 .lut_mask = 16'h00C0;
defparam \uart_ctrler_inst|uart_rx_time_cnt~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N5
dffeas \uart_ctrler_inst|uart_rx_time_cnt[13] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_rx_time_cnt~20_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_rx_time_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt[13] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_rx_time_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N28
cycloneive_lcell_comb \uart_ctrler_inst|Add3~28 (
// Equation(s):
// \uart_ctrler_inst|Add3~28_combout  = (\uart_ctrler_inst|uart_rx_time_cnt [14] & (\uart_ctrler_inst|Add3~27  $ (GND))) # (!\uart_ctrler_inst|uart_rx_time_cnt [14] & (!\uart_ctrler_inst|Add3~27  & VCC))
// \uart_ctrler_inst|Add3~29  = CARRY((\uart_ctrler_inst|uart_rx_time_cnt [14] & !\uart_ctrler_inst|Add3~27 ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|uart_rx_time_cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add3~27 ),
	.combout(\uart_ctrler_inst|Add3~28_combout ),
	.cout(\uart_ctrler_inst|Add3~29 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add3~28 .lut_mask = 16'hC30C;
defparam \uart_ctrler_inst|Add3~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N6
cycloneive_lcell_comb \uart_ctrler_inst|uart_rx_time_cnt~19 (
// Equation(s):
// \uart_ctrler_inst|uart_rx_time_cnt~19_combout  = (\uart_ctrler_inst|is_recving~q  & (\uart_ctrler_inst|Add3~28_combout  & !\uart_ctrler_inst|always12~3_combout ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(\uart_ctrler_inst|Add3~28_combout ),
	.datad(\uart_ctrler_inst|always12~3_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_rx_time_cnt~19_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt~19 .lut_mask = 16'h00C0;
defparam \uart_ctrler_inst|uart_rx_time_cnt~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N7
dffeas \uart_ctrler_inst|uart_rx_time_cnt[14] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_rx_time_cnt~19_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_rx_time_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt[14] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_rx_time_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N30
cycloneive_lcell_comb \uart_ctrler_inst|Add3~30 (
// Equation(s):
// \uart_ctrler_inst|Add3~30_combout  = (\uart_ctrler_inst|uart_rx_time_cnt [15] & (!\uart_ctrler_inst|Add3~29 )) # (!\uart_ctrler_inst|uart_rx_time_cnt [15] & ((\uart_ctrler_inst|Add3~29 ) # (GND)))
// \uart_ctrler_inst|Add3~31  = CARRY((!\uart_ctrler_inst|Add3~29 ) # (!\uart_ctrler_inst|uart_rx_time_cnt [15]))

	.dataa(\uart_ctrler_inst|uart_rx_time_cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add3~29 ),
	.combout(\uart_ctrler_inst|Add3~30_combout ),
	.cout(\uart_ctrler_inst|Add3~31 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add3~30 .lut_mask = 16'h5A5F;
defparam \uart_ctrler_inst|Add3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N16
cycloneive_lcell_comb \uart_ctrler_inst|uart_rx_time_cnt~18 (
// Equation(s):
// \uart_ctrler_inst|uart_rx_time_cnt~18_combout  = (\uart_ctrler_inst|is_recving~q  & (\uart_ctrler_inst|Add3~30_combout  & !\uart_ctrler_inst|always12~3_combout ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(\uart_ctrler_inst|Add3~30_combout ),
	.datad(\uart_ctrler_inst|always12~3_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_rx_time_cnt~18_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt~18 .lut_mask = 16'h00C0;
defparam \uart_ctrler_inst|uart_rx_time_cnt~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N17
dffeas \uart_ctrler_inst|uart_rx_time_cnt[15] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_rx_time_cnt~18_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_rx_time_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt[15] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_rx_time_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N8
cycloneive_lcell_comb \uart_ctrler_inst|Equal23~5 (
// Equation(s):
// \uart_ctrler_inst|Equal23~5_combout  = (!\uart_ctrler_inst|uart_rx_time_cnt [14] & (!\uart_ctrler_inst|uart_rx_time_cnt [15] & (!\uart_ctrler_inst|uart_rx_time_cnt [13] & !\uart_ctrler_inst|uart_rx_time_cnt [12])))

	.dataa(\uart_ctrler_inst|uart_rx_time_cnt [14]),
	.datab(\uart_ctrler_inst|uart_rx_time_cnt [15]),
	.datac(\uart_ctrler_inst|uart_rx_time_cnt [13]),
	.datad(\uart_ctrler_inst|uart_rx_time_cnt [12]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Equal23~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Equal23~5 .lut_mask = 16'h0001;
defparam \uart_ctrler_inst|Equal23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N0
cycloneive_lcell_comb \uart_ctrler_inst|Add3~32 (
// Equation(s):
// \uart_ctrler_inst|Add3~32_combout  = (\uart_ctrler_inst|uart_rx_time_cnt [16] & (\uart_ctrler_inst|Add3~31  $ (GND))) # (!\uart_ctrler_inst|uart_rx_time_cnt [16] & (!\uart_ctrler_inst|Add3~31  & VCC))
// \uart_ctrler_inst|Add3~33  = CARRY((\uart_ctrler_inst|uart_rx_time_cnt [16] & !\uart_ctrler_inst|Add3~31 ))

	.dataa(\uart_ctrler_inst|uart_rx_time_cnt [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add3~31 ),
	.combout(\uart_ctrler_inst|Add3~32_combout ),
	.cout(\uart_ctrler_inst|Add3~33 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add3~32 .lut_mask = 16'hA50A;
defparam \uart_ctrler_inst|Add3~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N2
cycloneive_lcell_comb \uart_ctrler_inst|uart_rx_time_cnt~17 (
// Equation(s):
// \uart_ctrler_inst|uart_rx_time_cnt~17_combout  = (!\uart_ctrler_inst|always12~3_combout  & (\uart_ctrler_inst|Add3~32_combout  & \uart_ctrler_inst|is_recving~q ))

	.dataa(\uart_ctrler_inst|always12~3_combout ),
	.datab(gnd),
	.datac(\uart_ctrler_inst|Add3~32_combout ),
	.datad(\uart_ctrler_inst|is_recving~q ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_rx_time_cnt~17_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt~17 .lut_mask = 16'h5000;
defparam \uart_ctrler_inst|uart_rx_time_cnt~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N3
dffeas \uart_ctrler_inst|uart_rx_time_cnt[16] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_rx_time_cnt~17_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_rx_time_cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt[16] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_rx_time_cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N2
cycloneive_lcell_comb \uart_ctrler_inst|Add3~34 (
// Equation(s):
// \uart_ctrler_inst|Add3~34_combout  = (\uart_ctrler_inst|uart_rx_time_cnt [17] & (!\uart_ctrler_inst|Add3~33 )) # (!\uart_ctrler_inst|uart_rx_time_cnt [17] & ((\uart_ctrler_inst|Add3~33 ) # (GND)))
// \uart_ctrler_inst|Add3~35  = CARRY((!\uart_ctrler_inst|Add3~33 ) # (!\uart_ctrler_inst|uart_rx_time_cnt [17]))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|uart_rx_time_cnt [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add3~33 ),
	.combout(\uart_ctrler_inst|Add3~34_combout ),
	.cout(\uart_ctrler_inst|Add3~35 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add3~34 .lut_mask = 16'h3C3F;
defparam \uart_ctrler_inst|Add3~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N8
cycloneive_lcell_comb \uart_ctrler_inst|uart_rx_time_cnt~16 (
// Equation(s):
// \uart_ctrler_inst|uart_rx_time_cnt~16_combout  = (\uart_ctrler_inst|is_recving~q  & (!\uart_ctrler_inst|always12~3_combout  & \uart_ctrler_inst|Add3~34_combout ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(\uart_ctrler_inst|always12~3_combout ),
	.datad(\uart_ctrler_inst|Add3~34_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_rx_time_cnt~16_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt~16 .lut_mask = 16'h0C00;
defparam \uart_ctrler_inst|uart_rx_time_cnt~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N9
dffeas \uart_ctrler_inst|uart_rx_time_cnt[17] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_rx_time_cnt~16_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_rx_time_cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt[17] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_rx_time_cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N4
cycloneive_lcell_comb \uart_ctrler_inst|Add3~36 (
// Equation(s):
// \uart_ctrler_inst|Add3~36_combout  = (\uart_ctrler_inst|uart_rx_time_cnt [18] & (\uart_ctrler_inst|Add3~35  $ (GND))) # (!\uart_ctrler_inst|uart_rx_time_cnt [18] & (!\uart_ctrler_inst|Add3~35  & VCC))
// \uart_ctrler_inst|Add3~37  = CARRY((\uart_ctrler_inst|uart_rx_time_cnt [18] & !\uart_ctrler_inst|Add3~35 ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|uart_rx_time_cnt [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add3~35 ),
	.combout(\uart_ctrler_inst|Add3~36_combout ),
	.cout(\uart_ctrler_inst|Add3~37 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add3~36 .lut_mask = 16'hC30C;
defparam \uart_ctrler_inst|Add3~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N26
cycloneive_lcell_comb \uart_ctrler_inst|uart_rx_time_cnt~15 (
// Equation(s):
// \uart_ctrler_inst|uart_rx_time_cnt~15_combout  = (!\uart_ctrler_inst|always12~3_combout  & (\uart_ctrler_inst|Add3~36_combout  & \uart_ctrler_inst|is_recving~q ))

	.dataa(\uart_ctrler_inst|always12~3_combout ),
	.datab(gnd),
	.datac(\uart_ctrler_inst|Add3~36_combout ),
	.datad(\uart_ctrler_inst|is_recving~q ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_rx_time_cnt~15_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt~15 .lut_mask = 16'h5000;
defparam \uart_ctrler_inst|uart_rx_time_cnt~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N27
dffeas \uart_ctrler_inst|uart_rx_time_cnt[18] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_rx_time_cnt~15_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_rx_time_cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt[18] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_rx_time_cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N6
cycloneive_lcell_comb \uart_ctrler_inst|Add3~38 (
// Equation(s):
// \uart_ctrler_inst|Add3~38_combout  = (\uart_ctrler_inst|uart_rx_time_cnt [19] & (!\uart_ctrler_inst|Add3~37 )) # (!\uart_ctrler_inst|uart_rx_time_cnt [19] & ((\uart_ctrler_inst|Add3~37 ) # (GND)))
// \uart_ctrler_inst|Add3~39  = CARRY((!\uart_ctrler_inst|Add3~37 ) # (!\uart_ctrler_inst|uart_rx_time_cnt [19]))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|uart_rx_time_cnt [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add3~37 ),
	.combout(\uart_ctrler_inst|Add3~38_combout ),
	.cout(\uart_ctrler_inst|Add3~39 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add3~38 .lut_mask = 16'h3C3F;
defparam \uart_ctrler_inst|Add3~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N28
cycloneive_lcell_comb \uart_ctrler_inst|uart_rx_time_cnt~14 (
// Equation(s):
// \uart_ctrler_inst|uart_rx_time_cnt~14_combout  = (!\uart_ctrler_inst|always12~3_combout  & (\uart_ctrler_inst|Add3~38_combout  & \uart_ctrler_inst|is_recving~q ))

	.dataa(\uart_ctrler_inst|always12~3_combout ),
	.datab(gnd),
	.datac(\uart_ctrler_inst|Add3~38_combout ),
	.datad(\uart_ctrler_inst|is_recving~q ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_rx_time_cnt~14_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt~14 .lut_mask = 16'h5000;
defparam \uart_ctrler_inst|uart_rx_time_cnt~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N29
dffeas \uart_ctrler_inst|uart_rx_time_cnt[19] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_rx_time_cnt~14_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_rx_time_cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt[19] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_rx_time_cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N8
cycloneive_lcell_comb \uart_ctrler_inst|Add3~40 (
// Equation(s):
// \uart_ctrler_inst|Add3~40_combout  = (\uart_ctrler_inst|uart_rx_time_cnt [20] & (\uart_ctrler_inst|Add3~39  $ (GND))) # (!\uart_ctrler_inst|uart_rx_time_cnt [20] & (!\uart_ctrler_inst|Add3~39  & VCC))
// \uart_ctrler_inst|Add3~41  = CARRY((\uart_ctrler_inst|uart_rx_time_cnt [20] & !\uart_ctrler_inst|Add3~39 ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|uart_rx_time_cnt [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add3~39 ),
	.combout(\uart_ctrler_inst|Add3~40_combout ),
	.cout(\uart_ctrler_inst|Add3~41 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add3~40 .lut_mask = 16'hC30C;
defparam \uart_ctrler_inst|Add3~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N6
cycloneive_lcell_comb \uart_ctrler_inst|uart_rx_time_cnt~13 (
// Equation(s):
// \uart_ctrler_inst|uart_rx_time_cnt~13_combout  = (\uart_ctrler_inst|is_recving~q  & (!\uart_ctrler_inst|always12~3_combout  & \uart_ctrler_inst|Add3~40_combout ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(\uart_ctrler_inst|always12~3_combout ),
	.datad(\uart_ctrler_inst|Add3~40_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_rx_time_cnt~13_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt~13 .lut_mask = 16'h0C00;
defparam \uart_ctrler_inst|uart_rx_time_cnt~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N7
dffeas \uart_ctrler_inst|uart_rx_time_cnt[20] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_rx_time_cnt~13_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_rx_time_cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt[20] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_rx_time_cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N10
cycloneive_lcell_comb \uart_ctrler_inst|Add3~42 (
// Equation(s):
// \uart_ctrler_inst|Add3~42_combout  = (\uart_ctrler_inst|uart_rx_time_cnt [21] & (!\uart_ctrler_inst|Add3~41 )) # (!\uart_ctrler_inst|uart_rx_time_cnt [21] & ((\uart_ctrler_inst|Add3~41 ) # (GND)))
// \uart_ctrler_inst|Add3~43  = CARRY((!\uart_ctrler_inst|Add3~41 ) # (!\uart_ctrler_inst|uart_rx_time_cnt [21]))

	.dataa(\uart_ctrler_inst|uart_rx_time_cnt [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add3~41 ),
	.combout(\uart_ctrler_inst|Add3~42_combout ),
	.cout(\uart_ctrler_inst|Add3~43 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add3~42 .lut_mask = 16'h5A5F;
defparam \uart_ctrler_inst|Add3~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N24
cycloneive_lcell_comb \uart_ctrler_inst|uart_rx_time_cnt~12 (
// Equation(s):
// \uart_ctrler_inst|uart_rx_time_cnt~12_combout  = (\uart_ctrler_inst|is_recving~q  & (!\uart_ctrler_inst|always12~3_combout  & \uart_ctrler_inst|Add3~42_combout ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(\uart_ctrler_inst|always12~3_combout ),
	.datad(\uart_ctrler_inst|Add3~42_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_rx_time_cnt~12_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt~12 .lut_mask = 16'h0C00;
defparam \uart_ctrler_inst|uart_rx_time_cnt~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N25
dffeas \uart_ctrler_inst|uart_rx_time_cnt[21] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_rx_time_cnt~12_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_rx_time_cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt[21] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_rx_time_cnt[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N12
cycloneive_lcell_comb \uart_ctrler_inst|Add3~44 (
// Equation(s):
// \uart_ctrler_inst|Add3~44_combout  = (\uart_ctrler_inst|uart_rx_time_cnt [22] & (\uart_ctrler_inst|Add3~43  $ (GND))) # (!\uart_ctrler_inst|uart_rx_time_cnt [22] & (!\uart_ctrler_inst|Add3~43  & VCC))
// \uart_ctrler_inst|Add3~45  = CARRY((\uart_ctrler_inst|uart_rx_time_cnt [22] & !\uart_ctrler_inst|Add3~43 ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|uart_rx_time_cnt [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add3~43 ),
	.combout(\uart_ctrler_inst|Add3~44_combout ),
	.cout(\uart_ctrler_inst|Add3~45 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add3~44 .lut_mask = 16'hC30C;
defparam \uart_ctrler_inst|Add3~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N22
cycloneive_lcell_comb \uart_ctrler_inst|uart_rx_time_cnt~11 (
// Equation(s):
// \uart_ctrler_inst|uart_rx_time_cnt~11_combout  = (\uart_ctrler_inst|is_recving~q  & (!\uart_ctrler_inst|always12~3_combout  & \uart_ctrler_inst|Add3~44_combout ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(\uart_ctrler_inst|always12~3_combout ),
	.datad(\uart_ctrler_inst|Add3~44_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_rx_time_cnt~11_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt~11 .lut_mask = 16'h0C00;
defparam \uart_ctrler_inst|uart_rx_time_cnt~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N23
dffeas \uart_ctrler_inst|uart_rx_time_cnt[22] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_rx_time_cnt~11_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_rx_time_cnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt[22] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_rx_time_cnt[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N14
cycloneive_lcell_comb \uart_ctrler_inst|Add3~46 (
// Equation(s):
// \uart_ctrler_inst|Add3~46_combout  = (\uart_ctrler_inst|uart_rx_time_cnt [23] & (!\uart_ctrler_inst|Add3~45 )) # (!\uart_ctrler_inst|uart_rx_time_cnt [23] & ((\uart_ctrler_inst|Add3~45 ) # (GND)))
// \uart_ctrler_inst|Add3~47  = CARRY((!\uart_ctrler_inst|Add3~45 ) # (!\uart_ctrler_inst|uart_rx_time_cnt [23]))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|uart_rx_time_cnt [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add3~45 ),
	.combout(\uart_ctrler_inst|Add3~46_combout ),
	.cout(\uart_ctrler_inst|Add3~47 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add3~46 .lut_mask = 16'h3C3F;
defparam \uart_ctrler_inst|Add3~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N28
cycloneive_lcell_comb \uart_ctrler_inst|uart_rx_time_cnt~10 (
// Equation(s):
// \uart_ctrler_inst|uart_rx_time_cnt~10_combout  = (\uart_ctrler_inst|is_recving~q  & (!\uart_ctrler_inst|always12~3_combout  & \uart_ctrler_inst|Add3~46_combout ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(\uart_ctrler_inst|always12~3_combout ),
	.datad(\uart_ctrler_inst|Add3~46_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_rx_time_cnt~10_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt~10 .lut_mask = 16'h0C00;
defparam \uart_ctrler_inst|uart_rx_time_cnt~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N29
dffeas \uart_ctrler_inst|uart_rx_time_cnt[23] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_rx_time_cnt~10_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_rx_time_cnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt[23] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_rx_time_cnt[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N16
cycloneive_lcell_comb \uart_ctrler_inst|Add3~48 (
// Equation(s):
// \uart_ctrler_inst|Add3~48_combout  = (\uart_ctrler_inst|uart_rx_time_cnt [24] & (\uart_ctrler_inst|Add3~47  $ (GND))) # (!\uart_ctrler_inst|uart_rx_time_cnt [24] & (!\uart_ctrler_inst|Add3~47  & VCC))
// \uart_ctrler_inst|Add3~49  = CARRY((\uart_ctrler_inst|uart_rx_time_cnt [24] & !\uart_ctrler_inst|Add3~47 ))

	.dataa(\uart_ctrler_inst|uart_rx_time_cnt [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add3~47 ),
	.combout(\uart_ctrler_inst|Add3~48_combout ),
	.cout(\uart_ctrler_inst|Add3~49 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add3~48 .lut_mask = 16'hA50A;
defparam \uart_ctrler_inst|Add3~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N8
cycloneive_lcell_comb \uart_ctrler_inst|uart_rx_time_cnt~9 (
// Equation(s):
// \uart_ctrler_inst|uart_rx_time_cnt~9_combout  = (\uart_ctrler_inst|is_recving~q  & (!\uart_ctrler_inst|always12~3_combout  & \uart_ctrler_inst|Add3~48_combout ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(\uart_ctrler_inst|always12~3_combout ),
	.datad(\uart_ctrler_inst|Add3~48_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_rx_time_cnt~9_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt~9 .lut_mask = 16'h0C00;
defparam \uart_ctrler_inst|uart_rx_time_cnt~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N9
dffeas \uart_ctrler_inst|uart_rx_time_cnt[24] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_rx_time_cnt~9_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_rx_time_cnt [24]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt[24] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_rx_time_cnt[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N18
cycloneive_lcell_comb \uart_ctrler_inst|Add3~50 (
// Equation(s):
// \uart_ctrler_inst|Add3~50_combout  = (\uart_ctrler_inst|uart_rx_time_cnt [25] & (!\uart_ctrler_inst|Add3~49 )) # (!\uart_ctrler_inst|uart_rx_time_cnt [25] & ((\uart_ctrler_inst|Add3~49 ) # (GND)))
// \uart_ctrler_inst|Add3~51  = CARRY((!\uart_ctrler_inst|Add3~49 ) # (!\uart_ctrler_inst|uart_rx_time_cnt [25]))

	.dataa(\uart_ctrler_inst|uart_rx_time_cnt [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add3~49 ),
	.combout(\uart_ctrler_inst|Add3~50_combout ),
	.cout(\uart_ctrler_inst|Add3~51 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add3~50 .lut_mask = 16'h5A5F;
defparam \uart_ctrler_inst|Add3~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N18
cycloneive_lcell_comb \uart_ctrler_inst|uart_rx_time_cnt~8 (
// Equation(s):
// \uart_ctrler_inst|uart_rx_time_cnt~8_combout  = (\uart_ctrler_inst|is_recving~q  & (!\uart_ctrler_inst|always12~3_combout  & \uart_ctrler_inst|Add3~50_combout ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(\uart_ctrler_inst|always12~3_combout ),
	.datad(\uart_ctrler_inst|Add3~50_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_rx_time_cnt~8_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt~8 .lut_mask = 16'h0C00;
defparam \uart_ctrler_inst|uart_rx_time_cnt~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N19
dffeas \uart_ctrler_inst|uart_rx_time_cnt[25] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_rx_time_cnt~8_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_rx_time_cnt [25]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt[25] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_rx_time_cnt[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N20
cycloneive_lcell_comb \uart_ctrler_inst|Add3~52 (
// Equation(s):
// \uart_ctrler_inst|Add3~52_combout  = (\uart_ctrler_inst|uart_rx_time_cnt [26] & (\uart_ctrler_inst|Add3~51  $ (GND))) # (!\uart_ctrler_inst|uart_rx_time_cnt [26] & (!\uart_ctrler_inst|Add3~51  & VCC))
// \uart_ctrler_inst|Add3~53  = CARRY((\uart_ctrler_inst|uart_rx_time_cnt [26] & !\uart_ctrler_inst|Add3~51 ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|uart_rx_time_cnt [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add3~51 ),
	.combout(\uart_ctrler_inst|Add3~52_combout ),
	.cout(\uart_ctrler_inst|Add3~53 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add3~52 .lut_mask = 16'hC30C;
defparam \uart_ctrler_inst|Add3~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N16
cycloneive_lcell_comb \uart_ctrler_inst|uart_rx_time_cnt~7 (
// Equation(s):
// \uart_ctrler_inst|uart_rx_time_cnt~7_combout  = (\uart_ctrler_inst|is_recving~q  & (!\uart_ctrler_inst|always12~3_combout  & \uart_ctrler_inst|Add3~52_combout ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(\uart_ctrler_inst|always12~3_combout ),
	.datad(\uart_ctrler_inst|Add3~52_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_rx_time_cnt~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt~7 .lut_mask = 16'h0C00;
defparam \uart_ctrler_inst|uart_rx_time_cnt~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N17
dffeas \uart_ctrler_inst|uart_rx_time_cnt[26] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_rx_time_cnt~7_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_rx_time_cnt [26]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt[26] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_rx_time_cnt[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N22
cycloneive_lcell_comb \uart_ctrler_inst|Add3~54 (
// Equation(s):
// \uart_ctrler_inst|Add3~54_combout  = (\uart_ctrler_inst|uart_rx_time_cnt [27] & (!\uart_ctrler_inst|Add3~53 )) # (!\uart_ctrler_inst|uart_rx_time_cnt [27] & ((\uart_ctrler_inst|Add3~53 ) # (GND)))
// \uart_ctrler_inst|Add3~55  = CARRY((!\uart_ctrler_inst|Add3~53 ) # (!\uart_ctrler_inst|uart_rx_time_cnt [27]))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|uart_rx_time_cnt [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add3~53 ),
	.combout(\uart_ctrler_inst|Add3~54_combout ),
	.cout(\uart_ctrler_inst|Add3~55 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add3~54 .lut_mask = 16'h3C3F;
defparam \uart_ctrler_inst|Add3~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N10
cycloneive_lcell_comb \uart_ctrler_inst|uart_rx_time_cnt~6 (
// Equation(s):
// \uart_ctrler_inst|uart_rx_time_cnt~6_combout  = (\uart_ctrler_inst|is_recving~q  & (!\uart_ctrler_inst|always12~3_combout  & \uart_ctrler_inst|Add3~54_combout ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(\uart_ctrler_inst|always12~3_combout ),
	.datad(\uart_ctrler_inst|Add3~54_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_rx_time_cnt~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt~6 .lut_mask = 16'h0C00;
defparam \uart_ctrler_inst|uart_rx_time_cnt~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N11
dffeas \uart_ctrler_inst|uart_rx_time_cnt[27] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_rx_time_cnt~6_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_rx_time_cnt [27]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt[27] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_rx_time_cnt[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N30
cycloneive_lcell_comb \uart_ctrler_inst|Equal23~1 (
// Equation(s):
// \uart_ctrler_inst|Equal23~1_combout  = (!\uart_ctrler_inst|uart_rx_time_cnt [27] & (!\uart_ctrler_inst|uart_rx_time_cnt [25] & (!\uart_ctrler_inst|uart_rx_time_cnt [24] & !\uart_ctrler_inst|uart_rx_time_cnt [26])))

	.dataa(\uart_ctrler_inst|uart_rx_time_cnt [27]),
	.datab(\uart_ctrler_inst|uart_rx_time_cnt [25]),
	.datac(\uart_ctrler_inst|uart_rx_time_cnt [24]),
	.datad(\uart_ctrler_inst|uart_rx_time_cnt [26]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Equal23~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Equal23~1 .lut_mask = 16'h0001;
defparam \uart_ctrler_inst|Equal23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N4
cycloneive_lcell_comb \uart_ctrler_inst|Equal23~2 (
// Equation(s):
// \uart_ctrler_inst|Equal23~2_combout  = (!\uart_ctrler_inst|uart_rx_time_cnt [20] & (!\uart_ctrler_inst|uart_rx_time_cnt [23] & (!\uart_ctrler_inst|uart_rx_time_cnt [22] & !\uart_ctrler_inst|uart_rx_time_cnt [21])))

	.dataa(\uart_ctrler_inst|uart_rx_time_cnt [20]),
	.datab(\uart_ctrler_inst|uart_rx_time_cnt [23]),
	.datac(\uart_ctrler_inst|uart_rx_time_cnt [22]),
	.datad(\uart_ctrler_inst|uart_rx_time_cnt [21]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Equal23~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Equal23~2 .lut_mask = 16'h0001;
defparam \uart_ctrler_inst|Equal23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N16
cycloneive_lcell_comb \uart_ctrler_inst|Equal23~3 (
// Equation(s):
// \uart_ctrler_inst|Equal23~3_combout  = (!\uart_ctrler_inst|uart_rx_time_cnt [18] & (!\uart_ctrler_inst|uart_rx_time_cnt [19] & (!\uart_ctrler_inst|uart_rx_time_cnt [17] & !\uart_ctrler_inst|uart_rx_time_cnt [16])))

	.dataa(\uart_ctrler_inst|uart_rx_time_cnt [18]),
	.datab(\uart_ctrler_inst|uart_rx_time_cnt [19]),
	.datac(\uart_ctrler_inst|uart_rx_time_cnt [17]),
	.datad(\uart_ctrler_inst|uart_rx_time_cnt [16]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Equal23~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Equal23~3 .lut_mask = 16'h0001;
defparam \uart_ctrler_inst|Equal23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N24
cycloneive_lcell_comb \uart_ctrler_inst|Add3~56 (
// Equation(s):
// \uart_ctrler_inst|Add3~56_combout  = (\uart_ctrler_inst|uart_rx_time_cnt [28] & (\uart_ctrler_inst|Add3~55  $ (GND))) # (!\uart_ctrler_inst|uart_rx_time_cnt [28] & (!\uart_ctrler_inst|Add3~55  & VCC))
// \uart_ctrler_inst|Add3~57  = CARRY((\uart_ctrler_inst|uart_rx_time_cnt [28] & !\uart_ctrler_inst|Add3~55 ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|uart_rx_time_cnt [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add3~55 ),
	.combout(\uart_ctrler_inst|Add3~56_combout ),
	.cout(\uart_ctrler_inst|Add3~57 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add3~56 .lut_mask = 16'hC30C;
defparam \uart_ctrler_inst|Add3~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N26
cycloneive_lcell_comb \uart_ctrler_inst|uart_rx_time_cnt~5 (
// Equation(s):
// \uart_ctrler_inst|uart_rx_time_cnt~5_combout  = (\uart_ctrler_inst|is_recving~q  & (!\uart_ctrler_inst|always12~3_combout  & \uart_ctrler_inst|Add3~56_combout ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(\uart_ctrler_inst|always12~3_combout ),
	.datad(\uart_ctrler_inst|Add3~56_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_rx_time_cnt~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt~5 .lut_mask = 16'h0C00;
defparam \uart_ctrler_inst|uart_rx_time_cnt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N27
dffeas \uart_ctrler_inst|uart_rx_time_cnt[28] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_rx_time_cnt~5_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_rx_time_cnt [28]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt[28] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_rx_time_cnt[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N26
cycloneive_lcell_comb \uart_ctrler_inst|Add3~58 (
// Equation(s):
// \uart_ctrler_inst|Add3~58_combout  = (\uart_ctrler_inst|uart_rx_time_cnt [29] & (!\uart_ctrler_inst|Add3~57 )) # (!\uart_ctrler_inst|uart_rx_time_cnt [29] & ((\uart_ctrler_inst|Add3~57 ) # (GND)))
// \uart_ctrler_inst|Add3~59  = CARRY((!\uart_ctrler_inst|Add3~57 ) # (!\uart_ctrler_inst|uart_rx_time_cnt [29]))

	.dataa(\uart_ctrler_inst|uart_rx_time_cnt [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add3~57 ),
	.combout(\uart_ctrler_inst|Add3~58_combout ),
	.cout(\uart_ctrler_inst|Add3~59 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add3~58 .lut_mask = 16'h5A5F;
defparam \uart_ctrler_inst|Add3~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N0
cycloneive_lcell_comb \uart_ctrler_inst|uart_rx_time_cnt~4 (
// Equation(s):
// \uart_ctrler_inst|uart_rx_time_cnt~4_combout  = (\uart_ctrler_inst|is_recving~q  & (!\uart_ctrler_inst|always12~3_combout  & \uart_ctrler_inst|Add3~58_combout ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(\uart_ctrler_inst|always12~3_combout ),
	.datad(\uart_ctrler_inst|Add3~58_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_rx_time_cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt~4 .lut_mask = 16'h0C00;
defparam \uart_ctrler_inst|uart_rx_time_cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N1
dffeas \uart_ctrler_inst|uart_rx_time_cnt[29] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_rx_time_cnt~4_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_rx_time_cnt [29]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt[29] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_rx_time_cnt[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N14
cycloneive_lcell_comb \uart_ctrler_inst|Equal23~10 (
// Equation(s):
// \uart_ctrler_inst|Equal23~10_combout  = (\uart_ctrler_inst|uart_rx_time_cnt [0] & \uart_ctrler_inst|Equal23~9_combout )

	.dataa(gnd),
	.datab(\uart_ctrler_inst|uart_rx_time_cnt [0]),
	.datac(gnd),
	.datad(\uart_ctrler_inst|Equal23~9_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Equal23~10_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Equal23~10 .lut_mask = 16'hCC00;
defparam \uart_ctrler_inst|Equal23~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N28
cycloneive_lcell_comb \uart_ctrler_inst|Add3~60 (
// Equation(s):
// \uart_ctrler_inst|Add3~60_combout  = (\uart_ctrler_inst|uart_rx_time_cnt [30] & (\uart_ctrler_inst|Add3~59  $ (GND))) # (!\uart_ctrler_inst|uart_rx_time_cnt [30] & (!\uart_ctrler_inst|Add3~59  & VCC))
// \uart_ctrler_inst|Add3~61  = CARRY((\uart_ctrler_inst|uart_rx_time_cnt [30] & !\uart_ctrler_inst|Add3~59 ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|uart_rx_time_cnt [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add3~59 ),
	.combout(\uart_ctrler_inst|Add3~60_combout ),
	.cout(\uart_ctrler_inst|Add3~61 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add3~60 .lut_mask = 16'hC30C;
defparam \uart_ctrler_inst|Add3~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N2
cycloneive_lcell_comb \uart_ctrler_inst|uart_rx_time_cnt~3 (
// Equation(s):
// \uart_ctrler_inst|uart_rx_time_cnt~3_combout  = (\uart_ctrler_inst|is_recving~q  & (!\uart_ctrler_inst|always12~3_combout  & \uart_ctrler_inst|Add3~60_combout ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(\uart_ctrler_inst|always12~3_combout ),
	.datad(\uart_ctrler_inst|Add3~60_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_rx_time_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt~3 .lut_mask = 16'h0C00;
defparam \uart_ctrler_inst|uart_rx_time_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N3
dffeas \uart_ctrler_inst|uart_rx_time_cnt[30] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_rx_time_cnt~3_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_rx_time_cnt [30]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt[30] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_rx_time_cnt[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N30
cycloneive_lcell_comb \uart_ctrler_inst|Add3~62 (
// Equation(s):
// \uart_ctrler_inst|Add3~62_combout  = \uart_ctrler_inst|Add3~61  $ (\uart_ctrler_inst|uart_rx_time_cnt [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_ctrler_inst|uart_rx_time_cnt [31]),
	.cin(\uart_ctrler_inst|Add3~61 ),
	.combout(\uart_ctrler_inst|Add3~62_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Add3~62 .lut_mask = 16'h0FF0;
defparam \uart_ctrler_inst|Add3~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N6
cycloneive_lcell_comb \uart_ctrler_inst|uart_rx_time_cnt~33 (
// Equation(s):
// \uart_ctrler_inst|uart_rx_time_cnt~33_combout  = (\uart_ctrler_inst|is_recving~q  & (\uart_ctrler_inst|Add3~62_combout  & ((!\uart_ctrler_inst|Equal23~10_combout ) # (!\uart_ctrler_inst|signal_rx [0]))))

	.dataa(\uart_ctrler_inst|signal_rx [0]),
	.datab(\uart_ctrler_inst|is_recving~q ),
	.datac(\uart_ctrler_inst|Equal23~10_combout ),
	.datad(\uart_ctrler_inst|Add3~62_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_rx_time_cnt~33_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt~33 .lut_mask = 16'h4C00;
defparam \uart_ctrler_inst|uart_rx_time_cnt~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N7
dffeas \uart_ctrler_inst|uart_rx_time_cnt[31] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_rx_time_cnt~33_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_rx_time_cnt [31]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_rx_time_cnt[31] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_rx_time_cnt[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N12
cycloneive_lcell_comb \uart_ctrler_inst|Equal23~0 (
// Equation(s):
// \uart_ctrler_inst|Equal23~0_combout  = (!\uart_ctrler_inst|uart_rx_time_cnt [28] & (!\uart_ctrler_inst|uart_rx_time_cnt [29] & (!\uart_ctrler_inst|uart_rx_time_cnt [31] & !\uart_ctrler_inst|uart_rx_time_cnt [30])))

	.dataa(\uart_ctrler_inst|uart_rx_time_cnt [28]),
	.datab(\uart_ctrler_inst|uart_rx_time_cnt [29]),
	.datac(\uart_ctrler_inst|uart_rx_time_cnt [31]),
	.datad(\uart_ctrler_inst|uart_rx_time_cnt [30]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Equal23~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Equal23~0 .lut_mask = 16'h0001;
defparam \uart_ctrler_inst|Equal23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N14
cycloneive_lcell_comb \uart_ctrler_inst|Equal23~4 (
// Equation(s):
// \uart_ctrler_inst|Equal23~4_combout  = (\uart_ctrler_inst|Equal23~1_combout  & (\uart_ctrler_inst|Equal23~2_combout  & (\uart_ctrler_inst|Equal23~3_combout  & \uart_ctrler_inst|Equal23~0_combout )))

	.dataa(\uart_ctrler_inst|Equal23~1_combout ),
	.datab(\uart_ctrler_inst|Equal23~2_combout ),
	.datac(\uart_ctrler_inst|Equal23~3_combout ),
	.datad(\uart_ctrler_inst|Equal23~0_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Equal23~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Equal23~4 .lut_mask = 16'h8000;
defparam \uart_ctrler_inst|Equal23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N20
cycloneive_lcell_comb \uart_ctrler_inst|Equal23~8 (
// Equation(s):
// \uart_ctrler_inst|Equal23~8_combout  = (\uart_ctrler_inst|Equal23~7_combout  & (\uart_ctrler_inst|Equal23~6_combout  & (\uart_ctrler_inst|Equal23~5_combout  & \uart_ctrler_inst|Equal23~4_combout )))

	.dataa(\uart_ctrler_inst|Equal23~7_combout ),
	.datab(\uart_ctrler_inst|Equal23~6_combout ),
	.datac(\uart_ctrler_inst|Equal23~5_combout ),
	.datad(\uart_ctrler_inst|Equal23~4_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Equal23~8_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Equal23~8 .lut_mask = 16'h8000;
defparam \uart_ctrler_inst|Equal23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N10
cycloneive_lcell_comb \uart_ctrler_inst|Equal23~9 (
// Equation(s):
// \uart_ctrler_inst|Equal23~9_combout  = (!\uart_ctrler_inst|uart_rx_time_cnt [3] & (\uart_ctrler_inst|reg_recv_byte[3]~0_combout  & (\uart_ctrler_inst|uart_rx_time_cnt [4] & \uart_ctrler_inst|Equal23~8_combout )))

	.dataa(\uart_ctrler_inst|uart_rx_time_cnt [3]),
	.datab(\uart_ctrler_inst|reg_recv_byte[3]~0_combout ),
	.datac(\uart_ctrler_inst|uart_rx_time_cnt [4]),
	.datad(\uart_ctrler_inst|Equal23~8_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Equal23~9_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Equal23~9 .lut_mask = 16'h4000;
defparam \uart_ctrler_inst|Equal23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N4
cycloneive_lcell_comb \uart_ctrler_inst|is_recving~0 (
// Equation(s):
// \uart_ctrler_inst|is_recving~0_combout  = ((!\uart_ctrler_inst|Equal23~9_combout ) # (!\uart_ctrler_inst|uart_rx_time_cnt [0])) # (!\uart_ctrler_inst|signal_rx [0])

	.dataa(\uart_ctrler_inst|signal_rx [0]),
	.datab(\uart_ctrler_inst|uart_rx_time_cnt [0]),
	.datac(gnd),
	.datad(\uart_ctrler_inst|Equal23~9_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|is_recving~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|is_recving~0 .lut_mask = 16'h77FF;
defparam \uart_ctrler_inst|is_recving~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N8
cycloneive_io_ibuf \rx~input (
	.i(rx),
	.ibar(gnd),
	.o(\rx~input_o ));
// synopsys translate_off
defparam \rx~input .bus_hold = "false";
defparam \rx~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N0
cycloneive_lcell_comb \rx~_wirecell (
// Equation(s):
// \rx~_wirecell_combout  = !\rx~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx~input_o ),
	.cin(gnd),
	.combout(\rx~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \rx~_wirecell .lut_mask = 16'h00FF;
defparam \rx~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N5
dffeas \uart_ctrler_inst|is_recving (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|is_recving~0_combout ),
	.asdata(\rx~_wirecell_combout ),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\uart_ctrler_inst|is_recving~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|is_recving~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|is_recving .is_wysiwyg = "true";
defparam \uart_ctrler_inst|is_recving .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N30
cycloneive_lcell_comb \uart_ctrler_inst|always12~3 (
// Equation(s):
// \uart_ctrler_inst|always12~3_combout  = (\uart_ctrler_inst|is_recving~q  & (\uart_ctrler_inst|uart_rx_time_cnt [0] & (\uart_ctrler_inst|signal_rx [0] & \uart_ctrler_inst|Equal23~9_combout )))

	.dataa(\uart_ctrler_inst|is_recving~q ),
	.datab(\uart_ctrler_inst|uart_rx_time_cnt [0]),
	.datac(\uart_ctrler_inst|signal_rx [0]),
	.datad(\uart_ctrler_inst|Equal23~9_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|always12~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|always12~3 .lut_mask = 16'h8000;
defparam \uart_ctrler_inst|always12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N31
dffeas \uart_ctrler_inst|rx_done (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|always12~3_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|rx_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|rx_done .is_wysiwyg = "true";
defparam \uart_ctrler_inst|rx_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N0
cycloneive_lcell_comb \uart_ctrler_inst|Add1~0 (
// Equation(s):
// \uart_ctrler_inst|Add1~0_combout  = \uart_ctrler_inst|uart_tx_time_cnt [0] $ (VCC)
// \uart_ctrler_inst|Add1~1  = CARRY(\uart_ctrler_inst|uart_tx_time_cnt [0])

	.dataa(gnd),
	.datab(\uart_ctrler_inst|uart_tx_time_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Add1~0_combout ),
	.cout(\uart_ctrler_inst|Add1~1 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add1~0 .lut_mask = 16'h33CC;
defparam \uart_ctrler_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N26
cycloneive_lcell_comb \uart_ctrler_inst|uart_tx_time_cnt[0]~18 (
// Equation(s):
// \uart_ctrler_inst|uart_tx_time_cnt[0]~18_combout  = (\uart_ctrler_inst|always3~0_combout  & (\uart_ctrler_inst|Add1~0_combout  & (!\uart_ctrler_inst|Equal11~0_combout ))) # (!\uart_ctrler_inst|always3~0_combout  & (((\uart_ctrler_inst|uart_tx_time_cnt 
// [0]))))

	.dataa(\uart_ctrler_inst|Add1~0_combout ),
	.datab(\uart_ctrler_inst|Equal11~0_combout ),
	.datac(\uart_ctrler_inst|uart_tx_time_cnt [0]),
	.datad(\uart_ctrler_inst|always3~0_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_tx_time_cnt[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[0]~18 .lut_mask = 16'h22F0;
defparam \uart_ctrler_inst|uart_tx_time_cnt[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N27
dffeas \uart_ctrler_inst|uart_tx_time_cnt[0] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_tx_time_cnt[0]~18_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_tx_time_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[0] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_tx_time_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N2
cycloneive_lcell_comb \uart_ctrler_inst|Add1~2 (
// Equation(s):
// \uart_ctrler_inst|Add1~2_combout  = (\uart_ctrler_inst|uart_tx_time_cnt [1] & (!\uart_ctrler_inst|Add1~1 )) # (!\uart_ctrler_inst|uart_tx_time_cnt [1] & ((\uart_ctrler_inst|Add1~1 ) # (GND)))
// \uart_ctrler_inst|Add1~3  = CARRY((!\uart_ctrler_inst|Add1~1 ) # (!\uart_ctrler_inst|uart_tx_time_cnt [1]))

	.dataa(\uart_ctrler_inst|uart_tx_time_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add1~1 ),
	.combout(\uart_ctrler_inst|Add1~2_combout ),
	.cout(\uart_ctrler_inst|Add1~3 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add1~2 .lut_mask = 16'h5A5F;
defparam \uart_ctrler_inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N0
cycloneive_lcell_comb \uart_ctrler_inst|uart_tx_time_cnt[1]~19 (
// Equation(s):
// \uart_ctrler_inst|uart_tx_time_cnt[1]~19_combout  = (\uart_ctrler_inst|always3~0_combout  & (\uart_ctrler_inst|Add1~2_combout  & (!\uart_ctrler_inst|Equal11~0_combout ))) # (!\uart_ctrler_inst|always3~0_combout  & (((\uart_ctrler_inst|uart_tx_time_cnt 
// [1]))))

	.dataa(\uart_ctrler_inst|Add1~2_combout ),
	.datab(\uart_ctrler_inst|Equal11~0_combout ),
	.datac(\uart_ctrler_inst|uart_tx_time_cnt [1]),
	.datad(\uart_ctrler_inst|always3~0_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_tx_time_cnt[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[1]~19 .lut_mask = 16'h22F0;
defparam \uart_ctrler_inst|uart_tx_time_cnt[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N1
dffeas \uart_ctrler_inst|uart_tx_time_cnt[1] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_tx_time_cnt[1]~19_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_tx_time_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[1] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_tx_time_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N4
cycloneive_lcell_comb \uart_ctrler_inst|Add1~4 (
// Equation(s):
// \uart_ctrler_inst|Add1~4_combout  = (\uart_ctrler_inst|uart_tx_time_cnt [2] & (\uart_ctrler_inst|Add1~3  $ (GND))) # (!\uart_ctrler_inst|uart_tx_time_cnt [2] & (!\uart_ctrler_inst|Add1~3  & VCC))
// \uart_ctrler_inst|Add1~5  = CARRY((\uart_ctrler_inst|uart_tx_time_cnt [2] & !\uart_ctrler_inst|Add1~3 ))

	.dataa(\uart_ctrler_inst|uart_tx_time_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add1~3 ),
	.combout(\uart_ctrler_inst|Add1~4_combout ),
	.cout(\uart_ctrler_inst|Add1~5 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add1~4 .lut_mask = 16'hA50A;
defparam \uart_ctrler_inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N8
cycloneive_lcell_comb \uart_ctrler_inst|uart_tx_time_cnt[2]~17 (
// Equation(s):
// \uart_ctrler_inst|uart_tx_time_cnt[2]~17_combout  = (\uart_ctrler_inst|always3~0_combout  & (!\uart_ctrler_inst|Equal11~0_combout  & ((\uart_ctrler_inst|Add1~4_combout )))) # (!\uart_ctrler_inst|always3~0_combout  & (((\uart_ctrler_inst|uart_tx_time_cnt 
// [2]))))

	.dataa(\uart_ctrler_inst|always3~0_combout ),
	.datab(\uart_ctrler_inst|Equal11~0_combout ),
	.datac(\uart_ctrler_inst|uart_tx_time_cnt [2]),
	.datad(\uart_ctrler_inst|Add1~4_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_tx_time_cnt[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[2]~17 .lut_mask = 16'h7250;
defparam \uart_ctrler_inst|uart_tx_time_cnt[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N9
dffeas \uart_ctrler_inst|uart_tx_time_cnt[2] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_tx_time_cnt[2]~17_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_tx_time_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[2] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_tx_time_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N6
cycloneive_lcell_comb \uart_ctrler_inst|Add1~6 (
// Equation(s):
// \uart_ctrler_inst|Add1~6_combout  = (\uart_ctrler_inst|uart_tx_time_cnt [3] & (!\uart_ctrler_inst|Add1~5 )) # (!\uart_ctrler_inst|uart_tx_time_cnt [3] & ((\uart_ctrler_inst|Add1~5 ) # (GND)))
// \uart_ctrler_inst|Add1~7  = CARRY((!\uart_ctrler_inst|Add1~5 ) # (!\uart_ctrler_inst|uart_tx_time_cnt [3]))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|uart_tx_time_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add1~5 ),
	.combout(\uart_ctrler_inst|Add1~6_combout ),
	.cout(\uart_ctrler_inst|Add1~7 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add1~6 .lut_mask = 16'h3C3F;
defparam \uart_ctrler_inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N2
cycloneive_lcell_comb \uart_ctrler_inst|uart_tx_time_cnt[3]~16 (
// Equation(s):
// \uart_ctrler_inst|uart_tx_time_cnt[3]~16_combout  = (\uart_ctrler_inst|always3~0_combout  & (\uart_ctrler_inst|Add1~6_combout  & (!\uart_ctrler_inst|Equal11~0_combout ))) # (!\uart_ctrler_inst|always3~0_combout  & (((\uart_ctrler_inst|uart_tx_time_cnt 
// [3]))))

	.dataa(\uart_ctrler_inst|Add1~6_combout ),
	.datab(\uart_ctrler_inst|Equal11~0_combout ),
	.datac(\uart_ctrler_inst|uart_tx_time_cnt [3]),
	.datad(\uart_ctrler_inst|always3~0_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_tx_time_cnt[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[3]~16 .lut_mask = 16'h22F0;
defparam \uart_ctrler_inst|uart_tx_time_cnt[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N3
dffeas \uart_ctrler_inst|uart_tx_time_cnt[3] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_tx_time_cnt[3]~16_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_tx_time_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[3] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_tx_time_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N28
cycloneive_lcell_comb \uart_ctrler_inst|Equal10~0 (
// Equation(s):
// \uart_ctrler_inst|Equal10~0_combout  = (!\uart_ctrler_inst|uart_tx_time_cnt [2] & (\uart_ctrler_inst|uart_tx_time_cnt [3] & !\uart_ctrler_inst|uart_tx_time_cnt [1]))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|uart_tx_time_cnt [2]),
	.datac(\uart_ctrler_inst|uart_tx_time_cnt [3]),
	.datad(\uart_ctrler_inst|uart_tx_time_cnt [1]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Equal10~0 .lut_mask = 16'h0030;
defparam \uart_ctrler_inst|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N8
cycloneive_lcell_comb \uart_ctrler_inst|Add1~8 (
// Equation(s):
// \uart_ctrler_inst|Add1~8_combout  = (\uart_ctrler_inst|uart_tx_time_cnt [4] & (\uart_ctrler_inst|Add1~7  $ (GND))) # (!\uart_ctrler_inst|uart_tx_time_cnt [4] & (!\uart_ctrler_inst|Add1~7  & VCC))
// \uart_ctrler_inst|Add1~9  = CARRY((\uart_ctrler_inst|uart_tx_time_cnt [4] & !\uart_ctrler_inst|Add1~7 ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|uart_tx_time_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add1~7 ),
	.combout(\uart_ctrler_inst|Add1~8_combout ),
	.cout(\uart_ctrler_inst|Add1~9 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add1~8 .lut_mask = 16'hC30C;
defparam \uart_ctrler_inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N10
cycloneive_lcell_comb \uart_ctrler_inst|uart_tx_time_cnt[4]~31 (
// Equation(s):
// \uart_ctrler_inst|uart_tx_time_cnt[4]~31_combout  = (\uart_ctrler_inst|always3~0_combout  & (\uart_ctrler_inst|Add1~8_combout  & (!\uart_ctrler_inst|Equal11~0_combout ))) # (!\uart_ctrler_inst|always3~0_combout  & (((\uart_ctrler_inst|uart_tx_time_cnt 
// [4]))))

	.dataa(\uart_ctrler_inst|Add1~8_combout ),
	.datab(\uart_ctrler_inst|Equal11~0_combout ),
	.datac(\uart_ctrler_inst|uart_tx_time_cnt [4]),
	.datad(\uart_ctrler_inst|always3~0_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_tx_time_cnt[4]~31_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[4]~31 .lut_mask = 16'h22F0;
defparam \uart_ctrler_inst|uart_tx_time_cnt[4]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N11
dffeas \uart_ctrler_inst|uart_tx_time_cnt[4] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_tx_time_cnt[4]~31_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_tx_time_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[4] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_tx_time_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N10
cycloneive_lcell_comb \uart_ctrler_inst|Add1~10 (
// Equation(s):
// \uart_ctrler_inst|Add1~10_combout  = (\uart_ctrler_inst|uart_tx_time_cnt [5] & (!\uart_ctrler_inst|Add1~9 )) # (!\uart_ctrler_inst|uart_tx_time_cnt [5] & ((\uart_ctrler_inst|Add1~9 ) # (GND)))
// \uart_ctrler_inst|Add1~11  = CARRY((!\uart_ctrler_inst|Add1~9 ) # (!\uart_ctrler_inst|uart_tx_time_cnt [5]))

	.dataa(\uart_ctrler_inst|uart_tx_time_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add1~9 ),
	.combout(\uart_ctrler_inst|Add1~10_combout ),
	.cout(\uart_ctrler_inst|Add1~11 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add1~10 .lut_mask = 16'h5A5F;
defparam \uart_ctrler_inst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N20
cycloneive_lcell_comb \uart_ctrler_inst|uart_tx_time_cnt[5]~30 (
// Equation(s):
// \uart_ctrler_inst|uart_tx_time_cnt[5]~30_combout  = (\uart_ctrler_inst|always3~0_combout  & (\uart_ctrler_inst|Add1~10_combout  & (!\uart_ctrler_inst|Equal11~0_combout ))) # (!\uart_ctrler_inst|always3~0_combout  & (((\uart_ctrler_inst|uart_tx_time_cnt 
// [5]))))

	.dataa(\uart_ctrler_inst|Add1~10_combout ),
	.datab(\uart_ctrler_inst|Equal11~0_combout ),
	.datac(\uart_ctrler_inst|uart_tx_time_cnt [5]),
	.datad(\uart_ctrler_inst|always3~0_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_tx_time_cnt[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[5]~30 .lut_mask = 16'h22F0;
defparam \uart_ctrler_inst|uart_tx_time_cnt[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N21
dffeas \uart_ctrler_inst|uart_tx_time_cnt[5] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_tx_time_cnt[5]~30_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_tx_time_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[5] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_tx_time_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N12
cycloneive_lcell_comb \uart_ctrler_inst|Add1~12 (
// Equation(s):
// \uart_ctrler_inst|Add1~12_combout  = (\uart_ctrler_inst|uart_tx_time_cnt [6] & (\uart_ctrler_inst|Add1~11  $ (GND))) # (!\uart_ctrler_inst|uart_tx_time_cnt [6] & (!\uart_ctrler_inst|Add1~11  & VCC))
// \uart_ctrler_inst|Add1~13  = CARRY((\uart_ctrler_inst|uart_tx_time_cnt [6] & !\uart_ctrler_inst|Add1~11 ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|uart_tx_time_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add1~11 ),
	.combout(\uart_ctrler_inst|Add1~12_combout ),
	.cout(\uart_ctrler_inst|Add1~13 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add1~12 .lut_mask = 16'hC30C;
defparam \uart_ctrler_inst|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N22
cycloneive_lcell_comb \uart_ctrler_inst|uart_tx_time_cnt[6]~29 (
// Equation(s):
// \uart_ctrler_inst|uart_tx_time_cnt[6]~29_combout  = (\uart_ctrler_inst|always3~0_combout  & (\uart_ctrler_inst|Add1~12_combout  & (!\uart_ctrler_inst|Equal11~0_combout ))) # (!\uart_ctrler_inst|always3~0_combout  & (((\uart_ctrler_inst|uart_tx_time_cnt 
// [6]))))

	.dataa(\uart_ctrler_inst|Add1~12_combout ),
	.datab(\uart_ctrler_inst|Equal11~0_combout ),
	.datac(\uart_ctrler_inst|uart_tx_time_cnt [6]),
	.datad(\uart_ctrler_inst|always3~0_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_tx_time_cnt[6]~29_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[6]~29 .lut_mask = 16'h22F0;
defparam \uart_ctrler_inst|uart_tx_time_cnt[6]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N23
dffeas \uart_ctrler_inst|uart_tx_time_cnt[6] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_tx_time_cnt[6]~29_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_tx_time_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[6] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_tx_time_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N14
cycloneive_lcell_comb \uart_ctrler_inst|Add1~14 (
// Equation(s):
// \uart_ctrler_inst|Add1~14_combout  = (\uart_ctrler_inst|uart_tx_time_cnt [7] & (!\uart_ctrler_inst|Add1~13 )) # (!\uart_ctrler_inst|uart_tx_time_cnt [7] & ((\uart_ctrler_inst|Add1~13 ) # (GND)))
// \uart_ctrler_inst|Add1~15  = CARRY((!\uart_ctrler_inst|Add1~13 ) # (!\uart_ctrler_inst|uart_tx_time_cnt [7]))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|uart_tx_time_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add1~13 ),
	.combout(\uart_ctrler_inst|Add1~14_combout ),
	.cout(\uart_ctrler_inst|Add1~15 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add1~14 .lut_mask = 16'h3C3F;
defparam \uart_ctrler_inst|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N12
cycloneive_lcell_comb \uart_ctrler_inst|uart_tx_time_cnt[7]~28 (
// Equation(s):
// \uart_ctrler_inst|uart_tx_time_cnt[7]~28_combout  = (\uart_ctrler_inst|always3~0_combout  & (\uart_ctrler_inst|Add1~14_combout  & (!\uart_ctrler_inst|Equal11~0_combout ))) # (!\uart_ctrler_inst|always3~0_combout  & (((\uart_ctrler_inst|uart_tx_time_cnt 
// [7]))))

	.dataa(\uart_ctrler_inst|Add1~14_combout ),
	.datab(\uart_ctrler_inst|Equal11~0_combout ),
	.datac(\uart_ctrler_inst|uart_tx_time_cnt [7]),
	.datad(\uart_ctrler_inst|always3~0_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_tx_time_cnt[7]~28_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[7]~28 .lut_mask = 16'h22F0;
defparam \uart_ctrler_inst|uart_tx_time_cnt[7]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N13
dffeas \uart_ctrler_inst|uart_tx_time_cnt[7] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_tx_time_cnt[7]~28_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_tx_time_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[7] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_tx_time_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N16
cycloneive_lcell_comb \uart_ctrler_inst|Add1~16 (
// Equation(s):
// \uart_ctrler_inst|Add1~16_combout  = (\uart_ctrler_inst|uart_tx_time_cnt [8] & (\uart_ctrler_inst|Add1~15  $ (GND))) # (!\uart_ctrler_inst|uart_tx_time_cnt [8] & (!\uart_ctrler_inst|Add1~15  & VCC))
// \uart_ctrler_inst|Add1~17  = CARRY((\uart_ctrler_inst|uart_tx_time_cnt [8] & !\uart_ctrler_inst|Add1~15 ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|uart_tx_time_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add1~15 ),
	.combout(\uart_ctrler_inst|Add1~16_combout ),
	.cout(\uart_ctrler_inst|Add1~17 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add1~16 .lut_mask = 16'hC30C;
defparam \uart_ctrler_inst|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N28
cycloneive_lcell_comb \uart_ctrler_inst|uart_tx_time_cnt[8]~27 (
// Equation(s):
// \uart_ctrler_inst|uart_tx_time_cnt[8]~27_combout  = (\uart_ctrler_inst|always3~0_combout  & (\uart_ctrler_inst|Add1~16_combout  & (!\uart_ctrler_inst|Equal11~0_combout ))) # (!\uart_ctrler_inst|always3~0_combout  & (((\uart_ctrler_inst|uart_tx_time_cnt 
// [8]))))

	.dataa(\uart_ctrler_inst|Add1~16_combout ),
	.datab(\uart_ctrler_inst|Equal11~0_combout ),
	.datac(\uart_ctrler_inst|uart_tx_time_cnt [8]),
	.datad(\uart_ctrler_inst|always3~0_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_tx_time_cnt[8]~27_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[8]~27 .lut_mask = 16'h22F0;
defparam \uart_ctrler_inst|uart_tx_time_cnt[8]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N29
dffeas \uart_ctrler_inst|uart_tx_time_cnt[8] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_tx_time_cnt[8]~27_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_tx_time_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[8] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_tx_time_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N18
cycloneive_lcell_comb \uart_ctrler_inst|Add1~18 (
// Equation(s):
// \uart_ctrler_inst|Add1~18_combout  = (\uart_ctrler_inst|uart_tx_time_cnt [9] & (!\uart_ctrler_inst|Add1~17 )) # (!\uart_ctrler_inst|uart_tx_time_cnt [9] & ((\uart_ctrler_inst|Add1~17 ) # (GND)))
// \uart_ctrler_inst|Add1~19  = CARRY((!\uart_ctrler_inst|Add1~17 ) # (!\uart_ctrler_inst|uart_tx_time_cnt [9]))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|uart_tx_time_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add1~17 ),
	.combout(\uart_ctrler_inst|Add1~18_combout ),
	.cout(\uart_ctrler_inst|Add1~19 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add1~18 .lut_mask = 16'h3C3F;
defparam \uart_ctrler_inst|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N18
cycloneive_lcell_comb \uart_ctrler_inst|uart_tx_time_cnt[9]~26 (
// Equation(s):
// \uart_ctrler_inst|uart_tx_time_cnt[9]~26_combout  = (\uart_ctrler_inst|always3~0_combout  & (!\uart_ctrler_inst|Equal11~0_combout  & ((\uart_ctrler_inst|Add1~18_combout )))) # (!\uart_ctrler_inst|always3~0_combout  & (((\uart_ctrler_inst|uart_tx_time_cnt 
// [9]))))

	.dataa(\uart_ctrler_inst|always3~0_combout ),
	.datab(\uart_ctrler_inst|Equal11~0_combout ),
	.datac(\uart_ctrler_inst|uart_tx_time_cnt [9]),
	.datad(\uart_ctrler_inst|Add1~18_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_tx_time_cnt[9]~26_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[9]~26 .lut_mask = 16'h7250;
defparam \uart_ctrler_inst|uart_tx_time_cnt[9]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N19
dffeas \uart_ctrler_inst|uart_tx_time_cnt[9] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_tx_time_cnt[9]~26_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_tx_time_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[9] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_tx_time_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N20
cycloneive_lcell_comb \uart_ctrler_inst|Add1~20 (
// Equation(s):
// \uart_ctrler_inst|Add1~20_combout  = (\uart_ctrler_inst|uart_tx_time_cnt [10] & (\uart_ctrler_inst|Add1~19  $ (GND))) # (!\uart_ctrler_inst|uart_tx_time_cnt [10] & (!\uart_ctrler_inst|Add1~19  & VCC))
// \uart_ctrler_inst|Add1~21  = CARRY((\uart_ctrler_inst|uart_tx_time_cnt [10] & !\uart_ctrler_inst|Add1~19 ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|uart_tx_time_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add1~19 ),
	.combout(\uart_ctrler_inst|Add1~20_combout ),
	.cout(\uart_ctrler_inst|Add1~21 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add1~20 .lut_mask = 16'hC30C;
defparam \uart_ctrler_inst|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N0
cycloneive_lcell_comb \uart_ctrler_inst|uart_tx_time_cnt[10]~25 (
// Equation(s):
// \uart_ctrler_inst|uart_tx_time_cnt[10]~25_combout  = (\uart_ctrler_inst|always3~0_combout  & (!\uart_ctrler_inst|Equal11~0_combout  & ((\uart_ctrler_inst|Add1~20_combout )))) # (!\uart_ctrler_inst|always3~0_combout  & (((\uart_ctrler_inst|uart_tx_time_cnt 
// [10]))))

	.dataa(\uart_ctrler_inst|always3~0_combout ),
	.datab(\uart_ctrler_inst|Equal11~0_combout ),
	.datac(\uart_ctrler_inst|uart_tx_time_cnt [10]),
	.datad(\uart_ctrler_inst|Add1~20_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_tx_time_cnt[10]~25_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[10]~25 .lut_mask = 16'h7250;
defparam \uart_ctrler_inst|uart_tx_time_cnt[10]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N1
dffeas \uart_ctrler_inst|uart_tx_time_cnt[10] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_tx_time_cnt[10]~25_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_tx_time_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[10] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_tx_time_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N22
cycloneive_lcell_comb \uart_ctrler_inst|Add1~22 (
// Equation(s):
// \uart_ctrler_inst|Add1~22_combout  = (\uart_ctrler_inst|uart_tx_time_cnt [11] & (!\uart_ctrler_inst|Add1~21 )) # (!\uart_ctrler_inst|uart_tx_time_cnt [11] & ((\uart_ctrler_inst|Add1~21 ) # (GND)))
// \uart_ctrler_inst|Add1~23  = CARRY((!\uart_ctrler_inst|Add1~21 ) # (!\uart_ctrler_inst|uart_tx_time_cnt [11]))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|uart_tx_time_cnt [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add1~21 ),
	.combout(\uart_ctrler_inst|Add1~22_combout ),
	.cout(\uart_ctrler_inst|Add1~23 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add1~22 .lut_mask = 16'h3C3F;
defparam \uart_ctrler_inst|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N26
cycloneive_lcell_comb \uart_ctrler_inst|uart_tx_time_cnt[11]~24 (
// Equation(s):
// \uart_ctrler_inst|uart_tx_time_cnt[11]~24_combout  = (\uart_ctrler_inst|always3~0_combout  & (!\uart_ctrler_inst|Equal11~0_combout  & ((\uart_ctrler_inst|Add1~22_combout )))) # (!\uart_ctrler_inst|always3~0_combout  & (((\uart_ctrler_inst|uart_tx_time_cnt 
// [11]))))

	.dataa(\uart_ctrler_inst|always3~0_combout ),
	.datab(\uart_ctrler_inst|Equal11~0_combout ),
	.datac(\uart_ctrler_inst|uart_tx_time_cnt [11]),
	.datad(\uart_ctrler_inst|Add1~22_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_tx_time_cnt[11]~24_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[11]~24 .lut_mask = 16'h7250;
defparam \uart_ctrler_inst|uart_tx_time_cnt[11]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N27
dffeas \uart_ctrler_inst|uart_tx_time_cnt[11] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_tx_time_cnt[11]~24_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_tx_time_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[11] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_tx_time_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N6
cycloneive_lcell_comb \uart_ctrler_inst|Equal2~6 (
// Equation(s):
// \uart_ctrler_inst|Equal2~6_combout  = (!\uart_ctrler_inst|uart_tx_time_cnt [10] & (!\uart_ctrler_inst|uart_tx_time_cnt [9] & (!\uart_ctrler_inst|uart_tx_time_cnt [11] & !\uart_ctrler_inst|uart_tx_time_cnt [8])))

	.dataa(\uart_ctrler_inst|uart_tx_time_cnt [10]),
	.datab(\uart_ctrler_inst|uart_tx_time_cnt [9]),
	.datac(\uart_ctrler_inst|uart_tx_time_cnt [11]),
	.datad(\uart_ctrler_inst|uart_tx_time_cnt [8]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Equal2~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Equal2~6 .lut_mask = 16'h0001;
defparam \uart_ctrler_inst|Equal2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N8
cycloneive_lcell_comb \uart_ctrler_inst|Equal2~7 (
// Equation(s):
// \uart_ctrler_inst|Equal2~7_combout  = (!\uart_ctrler_inst|uart_tx_time_cnt [4] & (!\uart_ctrler_inst|uart_tx_time_cnt [5] & (!\uart_ctrler_inst|uart_tx_time_cnt [6] & !\uart_ctrler_inst|uart_tx_time_cnt [7])))

	.dataa(\uart_ctrler_inst|uart_tx_time_cnt [4]),
	.datab(\uart_ctrler_inst|uart_tx_time_cnt [5]),
	.datac(\uart_ctrler_inst|uart_tx_time_cnt [6]),
	.datad(\uart_ctrler_inst|uart_tx_time_cnt [7]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Equal2~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Equal2~7 .lut_mask = 16'h0001;
defparam \uart_ctrler_inst|Equal2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N24
cycloneive_lcell_comb \uart_ctrler_inst|Add1~24 (
// Equation(s):
// \uart_ctrler_inst|Add1~24_combout  = (\uart_ctrler_inst|uart_tx_time_cnt [12] & (\uart_ctrler_inst|Add1~23  $ (GND))) # (!\uart_ctrler_inst|uart_tx_time_cnt [12] & (!\uart_ctrler_inst|Add1~23  & VCC))
// \uart_ctrler_inst|Add1~25  = CARRY((\uart_ctrler_inst|uart_tx_time_cnt [12] & !\uart_ctrler_inst|Add1~23 ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|uart_tx_time_cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add1~23 ),
	.combout(\uart_ctrler_inst|Add1~24_combout ),
	.cout(\uart_ctrler_inst|Add1~25 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add1~24 .lut_mask = 16'hC30C;
defparam \uart_ctrler_inst|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N2
cycloneive_lcell_comb \uart_ctrler_inst|uart_tx_time_cnt[12]~23 (
// Equation(s):
// \uart_ctrler_inst|uart_tx_time_cnt[12]~23_combout  = (\uart_ctrler_inst|always3~0_combout  & (!\uart_ctrler_inst|Equal11~0_combout  & ((\uart_ctrler_inst|Add1~24_combout )))) # (!\uart_ctrler_inst|always3~0_combout  & (((\uart_ctrler_inst|uart_tx_time_cnt 
// [12]))))

	.dataa(\uart_ctrler_inst|always3~0_combout ),
	.datab(\uart_ctrler_inst|Equal11~0_combout ),
	.datac(\uart_ctrler_inst|uart_tx_time_cnt [12]),
	.datad(\uart_ctrler_inst|Add1~24_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_tx_time_cnt[12]~23_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[12]~23 .lut_mask = 16'h7250;
defparam \uart_ctrler_inst|uart_tx_time_cnt[12]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N3
dffeas \uart_ctrler_inst|uart_tx_time_cnt[12] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_tx_time_cnt[12]~23_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_tx_time_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[12] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_tx_time_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N26
cycloneive_lcell_comb \uart_ctrler_inst|Add1~26 (
// Equation(s):
// \uart_ctrler_inst|Add1~26_combout  = (\uart_ctrler_inst|uart_tx_time_cnt [13] & (!\uart_ctrler_inst|Add1~25 )) # (!\uart_ctrler_inst|uart_tx_time_cnt [13] & ((\uart_ctrler_inst|Add1~25 ) # (GND)))
// \uart_ctrler_inst|Add1~27  = CARRY((!\uart_ctrler_inst|Add1~25 ) # (!\uart_ctrler_inst|uart_tx_time_cnt [13]))

	.dataa(\uart_ctrler_inst|uart_tx_time_cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add1~25 ),
	.combout(\uart_ctrler_inst|Add1~26_combout ),
	.cout(\uart_ctrler_inst|Add1~27 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add1~26 .lut_mask = 16'h5A5F;
defparam \uart_ctrler_inst|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N4
cycloneive_lcell_comb \uart_ctrler_inst|uart_tx_time_cnt[13]~22 (
// Equation(s):
// \uart_ctrler_inst|uart_tx_time_cnt[13]~22_combout  = (\uart_ctrler_inst|always3~0_combout  & (\uart_ctrler_inst|Add1~26_combout  & (!\uart_ctrler_inst|Equal11~0_combout ))) # (!\uart_ctrler_inst|always3~0_combout  & (((\uart_ctrler_inst|uart_tx_time_cnt 
// [13]))))

	.dataa(\uart_ctrler_inst|Add1~26_combout ),
	.datab(\uart_ctrler_inst|Equal11~0_combout ),
	.datac(\uart_ctrler_inst|uart_tx_time_cnt [13]),
	.datad(\uart_ctrler_inst|always3~0_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_tx_time_cnt[13]~22_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[13]~22 .lut_mask = 16'h22F0;
defparam \uart_ctrler_inst|uart_tx_time_cnt[13]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N5
dffeas \uart_ctrler_inst|uart_tx_time_cnt[13] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_tx_time_cnt[13]~22_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_tx_time_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[13] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_tx_time_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N28
cycloneive_lcell_comb \uart_ctrler_inst|Add1~28 (
// Equation(s):
// \uart_ctrler_inst|Add1~28_combout  = (\uart_ctrler_inst|uart_tx_time_cnt [14] & (\uart_ctrler_inst|Add1~27  $ (GND))) # (!\uart_ctrler_inst|uart_tx_time_cnt [14] & (!\uart_ctrler_inst|Add1~27  & VCC))
// \uart_ctrler_inst|Add1~29  = CARRY((\uart_ctrler_inst|uart_tx_time_cnt [14] & !\uart_ctrler_inst|Add1~27 ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|uart_tx_time_cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add1~27 ),
	.combout(\uart_ctrler_inst|Add1~28_combout ),
	.cout(\uart_ctrler_inst|Add1~29 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add1~28 .lut_mask = 16'hC30C;
defparam \uart_ctrler_inst|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N14
cycloneive_lcell_comb \uart_ctrler_inst|uart_tx_time_cnt[14]~21 (
// Equation(s):
// \uart_ctrler_inst|uart_tx_time_cnt[14]~21_combout  = (\uart_ctrler_inst|always3~0_combout  & (!\uart_ctrler_inst|Equal11~0_combout  & ((\uart_ctrler_inst|Add1~28_combout )))) # (!\uart_ctrler_inst|always3~0_combout  & (((\uart_ctrler_inst|uart_tx_time_cnt 
// [14]))))

	.dataa(\uart_ctrler_inst|always3~0_combout ),
	.datab(\uart_ctrler_inst|Equal11~0_combout ),
	.datac(\uart_ctrler_inst|uart_tx_time_cnt [14]),
	.datad(\uart_ctrler_inst|Add1~28_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_tx_time_cnt[14]~21_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[14]~21 .lut_mask = 16'h7250;
defparam \uart_ctrler_inst|uart_tx_time_cnt[14]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N15
dffeas \uart_ctrler_inst|uart_tx_time_cnt[14] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_tx_time_cnt[14]~21_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_tx_time_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[14] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_tx_time_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N30
cycloneive_lcell_comb \uart_ctrler_inst|Add1~30 (
// Equation(s):
// \uart_ctrler_inst|Add1~30_combout  = (\uart_ctrler_inst|uart_tx_time_cnt [15] & (!\uart_ctrler_inst|Add1~29 )) # (!\uart_ctrler_inst|uart_tx_time_cnt [15] & ((\uart_ctrler_inst|Add1~29 ) # (GND)))
// \uart_ctrler_inst|Add1~31  = CARRY((!\uart_ctrler_inst|Add1~29 ) # (!\uart_ctrler_inst|uart_tx_time_cnt [15]))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|uart_tx_time_cnt [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add1~29 ),
	.combout(\uart_ctrler_inst|Add1~30_combout ),
	.cout(\uart_ctrler_inst|Add1~31 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add1~30 .lut_mask = 16'h3C3F;
defparam \uart_ctrler_inst|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N16
cycloneive_lcell_comb \uart_ctrler_inst|uart_tx_time_cnt[15]~20 (
// Equation(s):
// \uart_ctrler_inst|uart_tx_time_cnt[15]~20_combout  = (\uart_ctrler_inst|always3~0_combout  & (!\uart_ctrler_inst|Equal11~0_combout  & ((\uart_ctrler_inst|Add1~30_combout )))) # (!\uart_ctrler_inst|always3~0_combout  & (((\uart_ctrler_inst|uart_tx_time_cnt 
// [15]))))

	.dataa(\uart_ctrler_inst|always3~0_combout ),
	.datab(\uart_ctrler_inst|Equal11~0_combout ),
	.datac(\uart_ctrler_inst|uart_tx_time_cnt [15]),
	.datad(\uart_ctrler_inst|Add1~30_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_tx_time_cnt[15]~20_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[15]~20 .lut_mask = 16'h7250;
defparam \uart_ctrler_inst|uart_tx_time_cnt[15]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N17
dffeas \uart_ctrler_inst|uart_tx_time_cnt[15] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_tx_time_cnt[15]~20_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_tx_time_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[15] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_tx_time_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N24
cycloneive_lcell_comb \uart_ctrler_inst|Equal2~5 (
// Equation(s):
// \uart_ctrler_inst|Equal2~5_combout  = (!\uart_ctrler_inst|uart_tx_time_cnt [15] & (!\uart_ctrler_inst|uart_tx_time_cnt [14] & (!\uart_ctrler_inst|uart_tx_time_cnt [13] & !\uart_ctrler_inst|uart_tx_time_cnt [12])))

	.dataa(\uart_ctrler_inst|uart_tx_time_cnt [15]),
	.datab(\uart_ctrler_inst|uart_tx_time_cnt [14]),
	.datac(\uart_ctrler_inst|uart_tx_time_cnt [13]),
	.datad(\uart_ctrler_inst|uart_tx_time_cnt [12]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Equal2~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Equal2~5 .lut_mask = 16'h0001;
defparam \uart_ctrler_inst|Equal2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N30
cycloneive_lcell_comb \uart_ctrler_inst|Equal2~8 (
// Equation(s):
// \uart_ctrler_inst|Equal2~8_combout  = (\uart_ctrler_inst|Equal2~6_combout  & (\uart_ctrler_inst|Equal2~7_combout  & \uart_ctrler_inst|Equal2~5_combout ))

	.dataa(\uart_ctrler_inst|Equal2~6_combout ),
	.datab(gnd),
	.datac(\uart_ctrler_inst|Equal2~7_combout ),
	.datad(\uart_ctrler_inst|Equal2~5_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Equal2~8_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Equal2~8 .lut_mask = 16'hA000;
defparam \uart_ctrler_inst|Equal2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N14
cycloneive_lcell_comb \uart_ctrler_inst|Equal11~0 (
// Equation(s):
// \uart_ctrler_inst|Equal11~0_combout  = (\uart_ctrler_inst|uart_tx_time_cnt [0] & (\uart_ctrler_inst|Equal10~0_combout  & (\uart_ctrler_inst|Equal2~8_combout  & \uart_ctrler_inst|Equal2~4_combout )))

	.dataa(\uart_ctrler_inst|uart_tx_time_cnt [0]),
	.datab(\uart_ctrler_inst|Equal10~0_combout ),
	.datac(\uart_ctrler_inst|Equal2~8_combout ),
	.datad(\uart_ctrler_inst|Equal2~4_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Equal11~0 .lut_mask = 16'h8000;
defparam \uart_ctrler_inst|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N26
cycloneive_lcell_comb \uart_ctrler_inst|is_traning~0 (
// Equation(s):
// \uart_ctrler_inst|is_traning~0_combout  = (\uart_ctrler_inst|is_traning~q  & (((!\uart_ctrler_inst|Equal11~0_combout ) # (!\uart_ctrler_inst|signal_tx~q )))) # (!\uart_ctrler_inst|is_traning~q  & (\uart_ctrler_inst|rx_done~q ))

	.dataa(\uart_ctrler_inst|rx_done~q ),
	.datab(\uart_ctrler_inst|signal_tx~q ),
	.datac(\uart_ctrler_inst|is_traning~q ),
	.datad(\uart_ctrler_inst|Equal11~0_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|is_traning~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|is_traning~0 .lut_mask = 16'h3AFA;
defparam \uart_ctrler_inst|is_traning~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N27
dffeas \uart_ctrler_inst|is_traning (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|is_traning~0_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|is_traning~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|is_traning .is_wysiwyg = "true";
defparam \uart_ctrler_inst|is_traning .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N4
cycloneive_lcell_comb \uart_ctrler_inst|always3~0 (
// Equation(s):
// \uart_ctrler_inst|always3~0_combout  = (\uart_ctrler_inst|signal_tx~q  & \uart_ctrler_inst|is_traning~q )

	.dataa(gnd),
	.datab(\uart_ctrler_inst|signal_tx~q ),
	.datac(\uart_ctrler_inst|is_traning~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_ctrler_inst|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|always3~0 .lut_mask = 16'hC0C0;
defparam \uart_ctrler_inst|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N0
cycloneive_lcell_comb \uart_ctrler_inst|Add1~32 (
// Equation(s):
// \uart_ctrler_inst|Add1~32_combout  = (\uart_ctrler_inst|uart_tx_time_cnt [16] & (\uart_ctrler_inst|Add1~31  $ (GND))) # (!\uart_ctrler_inst|uart_tx_time_cnt [16] & (!\uart_ctrler_inst|Add1~31  & VCC))
// \uart_ctrler_inst|Add1~33  = CARRY((\uart_ctrler_inst|uart_tx_time_cnt [16] & !\uart_ctrler_inst|Add1~31 ))

	.dataa(\uart_ctrler_inst|uart_tx_time_cnt [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add1~31 ),
	.combout(\uart_ctrler_inst|Add1~32_combout ),
	.cout(\uart_ctrler_inst|Add1~33 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add1~32 .lut_mask = 16'hA50A;
defparam \uart_ctrler_inst|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N14
cycloneive_lcell_comb \uart_ctrler_inst|uart_tx_time_cnt[16]~15 (
// Equation(s):
// \uart_ctrler_inst|uart_tx_time_cnt[16]~15_combout  = (\uart_ctrler_inst|always3~0_combout  & (\uart_ctrler_inst|Add1~32_combout  & ((!\uart_ctrler_inst|Equal11~0_combout )))) # (!\uart_ctrler_inst|always3~0_combout  & (((\uart_ctrler_inst|uart_tx_time_cnt 
// [16]))))

	.dataa(\uart_ctrler_inst|always3~0_combout ),
	.datab(\uart_ctrler_inst|Add1~32_combout ),
	.datac(\uart_ctrler_inst|uart_tx_time_cnt [16]),
	.datad(\uart_ctrler_inst|Equal11~0_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_tx_time_cnt[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[16]~15 .lut_mask = 16'h50D8;
defparam \uart_ctrler_inst|uart_tx_time_cnt[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N15
dffeas \uart_ctrler_inst|uart_tx_time_cnt[16] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_tx_time_cnt[16]~15_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_tx_time_cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[16] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_tx_time_cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N2
cycloneive_lcell_comb \uart_ctrler_inst|Add1~34 (
// Equation(s):
// \uart_ctrler_inst|Add1~34_combout  = (\uart_ctrler_inst|uart_tx_time_cnt [17] & (!\uart_ctrler_inst|Add1~33 )) # (!\uart_ctrler_inst|uart_tx_time_cnt [17] & ((\uart_ctrler_inst|Add1~33 ) # (GND)))
// \uart_ctrler_inst|Add1~35  = CARRY((!\uart_ctrler_inst|Add1~33 ) # (!\uart_ctrler_inst|uart_tx_time_cnt [17]))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|uart_tx_time_cnt [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add1~33 ),
	.combout(\uart_ctrler_inst|Add1~34_combout ),
	.cout(\uart_ctrler_inst|Add1~35 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add1~34 .lut_mask = 16'h3C3F;
defparam \uart_ctrler_inst|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N24
cycloneive_lcell_comb \uart_ctrler_inst|uart_tx_time_cnt[17]~14 (
// Equation(s):
// \uart_ctrler_inst|uart_tx_time_cnt[17]~14_combout  = (\uart_ctrler_inst|always3~0_combout  & (\uart_ctrler_inst|Add1~34_combout  & (!\uart_ctrler_inst|Equal11~0_combout ))) # (!\uart_ctrler_inst|always3~0_combout  & (((\uart_ctrler_inst|uart_tx_time_cnt 
// [17]))))

	.dataa(\uart_ctrler_inst|Add1~34_combout ),
	.datab(\uart_ctrler_inst|Equal11~0_combout ),
	.datac(\uart_ctrler_inst|uart_tx_time_cnt [17]),
	.datad(\uart_ctrler_inst|always3~0_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_tx_time_cnt[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[17]~14 .lut_mask = 16'h22F0;
defparam \uart_ctrler_inst|uart_tx_time_cnt[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N25
dffeas \uart_ctrler_inst|uart_tx_time_cnt[17] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_tx_time_cnt[17]~14_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_tx_time_cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[17] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_tx_time_cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N4
cycloneive_lcell_comb \uart_ctrler_inst|Add1~36 (
// Equation(s):
// \uart_ctrler_inst|Add1~36_combout  = (\uart_ctrler_inst|uart_tx_time_cnt [18] & (\uart_ctrler_inst|Add1~35  $ (GND))) # (!\uart_ctrler_inst|uart_tx_time_cnt [18] & (!\uart_ctrler_inst|Add1~35  & VCC))
// \uart_ctrler_inst|Add1~37  = CARRY((\uart_ctrler_inst|uart_tx_time_cnt [18] & !\uart_ctrler_inst|Add1~35 ))

	.dataa(\uart_ctrler_inst|uart_tx_time_cnt [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add1~35 ),
	.combout(\uart_ctrler_inst|Add1~36_combout ),
	.cout(\uart_ctrler_inst|Add1~37 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add1~36 .lut_mask = 16'hA50A;
defparam \uart_ctrler_inst|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N30
cycloneive_lcell_comb \uart_ctrler_inst|uart_tx_time_cnt[18]~13 (
// Equation(s):
// \uart_ctrler_inst|uart_tx_time_cnt[18]~13_combout  = (\uart_ctrler_inst|always3~0_combout  & (!\uart_ctrler_inst|Equal11~0_combout  & (\uart_ctrler_inst|Add1~36_combout ))) # (!\uart_ctrler_inst|always3~0_combout  & (((\uart_ctrler_inst|uart_tx_time_cnt 
// [18]))))

	.dataa(\uart_ctrler_inst|Equal11~0_combout ),
	.datab(\uart_ctrler_inst|Add1~36_combout ),
	.datac(\uart_ctrler_inst|uart_tx_time_cnt [18]),
	.datad(\uart_ctrler_inst|always3~0_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_tx_time_cnt[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[18]~13 .lut_mask = 16'h44F0;
defparam \uart_ctrler_inst|uart_tx_time_cnt[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N31
dffeas \uart_ctrler_inst|uart_tx_time_cnt[18] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_tx_time_cnt[18]~13_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_tx_time_cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[18] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_tx_time_cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N6
cycloneive_lcell_comb \uart_ctrler_inst|Add1~38 (
// Equation(s):
// \uart_ctrler_inst|Add1~38_combout  = (\uart_ctrler_inst|uart_tx_time_cnt [19] & (!\uart_ctrler_inst|Add1~37 )) # (!\uart_ctrler_inst|uart_tx_time_cnt [19] & ((\uart_ctrler_inst|Add1~37 ) # (GND)))
// \uart_ctrler_inst|Add1~39  = CARRY((!\uart_ctrler_inst|Add1~37 ) # (!\uart_ctrler_inst|uart_tx_time_cnt [19]))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|uart_tx_time_cnt [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add1~37 ),
	.combout(\uart_ctrler_inst|Add1~38_combout ),
	.cout(\uart_ctrler_inst|Add1~39 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add1~38 .lut_mask = 16'h3C3F;
defparam \uart_ctrler_inst|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N28
cycloneive_lcell_comb \uart_ctrler_inst|uart_tx_time_cnt[19]~12 (
// Equation(s):
// \uart_ctrler_inst|uart_tx_time_cnt[19]~12_combout  = (\uart_ctrler_inst|always3~0_combout  & (!\uart_ctrler_inst|Equal11~0_combout  & ((\uart_ctrler_inst|Add1~38_combout )))) # (!\uart_ctrler_inst|always3~0_combout  & (((\uart_ctrler_inst|uart_tx_time_cnt 
// [19]))))

	.dataa(\uart_ctrler_inst|Equal11~0_combout ),
	.datab(\uart_ctrler_inst|always3~0_combout ),
	.datac(\uart_ctrler_inst|uart_tx_time_cnt [19]),
	.datad(\uart_ctrler_inst|Add1~38_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_tx_time_cnt[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[19]~12 .lut_mask = 16'h7430;
defparam \uart_ctrler_inst|uart_tx_time_cnt[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N29
dffeas \uart_ctrler_inst|uart_tx_time_cnt[19] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_tx_time_cnt[19]~12_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_tx_time_cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[19] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_tx_time_cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N8
cycloneive_lcell_comb \uart_ctrler_inst|Add1~40 (
// Equation(s):
// \uart_ctrler_inst|Add1~40_combout  = (\uart_ctrler_inst|uart_tx_time_cnt [20] & (\uart_ctrler_inst|Add1~39  $ (GND))) # (!\uart_ctrler_inst|uart_tx_time_cnt [20] & (!\uart_ctrler_inst|Add1~39  & VCC))
// \uart_ctrler_inst|Add1~41  = CARRY((\uart_ctrler_inst|uart_tx_time_cnt [20] & !\uart_ctrler_inst|Add1~39 ))

	.dataa(\uart_ctrler_inst|uart_tx_time_cnt [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add1~39 ),
	.combout(\uart_ctrler_inst|Add1~40_combout ),
	.cout(\uart_ctrler_inst|Add1~41 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add1~40 .lut_mask = 16'hA50A;
defparam \uart_ctrler_inst|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N2
cycloneive_lcell_comb \uart_ctrler_inst|uart_tx_time_cnt[20]~11 (
// Equation(s):
// \uart_ctrler_inst|uart_tx_time_cnt[20]~11_combout  = (\uart_ctrler_inst|always3~0_combout  & (\uart_ctrler_inst|Add1~40_combout  & ((!\uart_ctrler_inst|Equal11~0_combout )))) # (!\uart_ctrler_inst|always3~0_combout  & (((\uart_ctrler_inst|uart_tx_time_cnt 
// [20]))))

	.dataa(\uart_ctrler_inst|always3~0_combout ),
	.datab(\uart_ctrler_inst|Add1~40_combout ),
	.datac(\uart_ctrler_inst|uart_tx_time_cnt [20]),
	.datad(\uart_ctrler_inst|Equal11~0_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_tx_time_cnt[20]~11_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[20]~11 .lut_mask = 16'h50D8;
defparam \uart_ctrler_inst|uart_tx_time_cnt[20]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N3
dffeas \uart_ctrler_inst|uart_tx_time_cnt[20] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_tx_time_cnt[20]~11_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_tx_time_cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[20] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_tx_time_cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N10
cycloneive_lcell_comb \uart_ctrler_inst|Add1~42 (
// Equation(s):
// \uart_ctrler_inst|Add1~42_combout  = (\uart_ctrler_inst|uart_tx_time_cnt [21] & (!\uart_ctrler_inst|Add1~41 )) # (!\uart_ctrler_inst|uart_tx_time_cnt [21] & ((\uart_ctrler_inst|Add1~41 ) # (GND)))
// \uart_ctrler_inst|Add1~43  = CARRY((!\uart_ctrler_inst|Add1~41 ) # (!\uart_ctrler_inst|uart_tx_time_cnt [21]))

	.dataa(\uart_ctrler_inst|uart_tx_time_cnt [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add1~41 ),
	.combout(\uart_ctrler_inst|Add1~42_combout ),
	.cout(\uart_ctrler_inst|Add1~43 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add1~42 .lut_mask = 16'h5A5F;
defparam \uart_ctrler_inst|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N16
cycloneive_lcell_comb \uart_ctrler_inst|uart_tx_time_cnt[21]~10 (
// Equation(s):
// \uart_ctrler_inst|uart_tx_time_cnt[21]~10_combout  = (\uart_ctrler_inst|always3~0_combout  & (\uart_ctrler_inst|Add1~42_combout  & ((!\uart_ctrler_inst|Equal11~0_combout )))) # (!\uart_ctrler_inst|always3~0_combout  & (((\uart_ctrler_inst|uart_tx_time_cnt 
// [21]))))

	.dataa(\uart_ctrler_inst|always3~0_combout ),
	.datab(\uart_ctrler_inst|Add1~42_combout ),
	.datac(\uart_ctrler_inst|uart_tx_time_cnt [21]),
	.datad(\uart_ctrler_inst|Equal11~0_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_tx_time_cnt[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[21]~10 .lut_mask = 16'h50D8;
defparam \uart_ctrler_inst|uart_tx_time_cnt[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N17
dffeas \uart_ctrler_inst|uart_tx_time_cnt[21] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_tx_time_cnt[21]~10_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_tx_time_cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[21] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_tx_time_cnt[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N12
cycloneive_lcell_comb \uart_ctrler_inst|Add1~44 (
// Equation(s):
// \uart_ctrler_inst|Add1~44_combout  = (\uart_ctrler_inst|uart_tx_time_cnt [22] & (\uart_ctrler_inst|Add1~43  $ (GND))) # (!\uart_ctrler_inst|uart_tx_time_cnt [22] & (!\uart_ctrler_inst|Add1~43  & VCC))
// \uart_ctrler_inst|Add1~45  = CARRY((\uart_ctrler_inst|uart_tx_time_cnt [22] & !\uart_ctrler_inst|Add1~43 ))

	.dataa(\uart_ctrler_inst|uart_tx_time_cnt [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add1~43 ),
	.combout(\uart_ctrler_inst|Add1~44_combout ),
	.cout(\uart_ctrler_inst|Add1~45 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add1~44 .lut_mask = 16'hA50A;
defparam \uart_ctrler_inst|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N14
cycloneive_lcell_comb \uart_ctrler_inst|uart_tx_time_cnt[22]~9 (
// Equation(s):
// \uart_ctrler_inst|uart_tx_time_cnt[22]~9_combout  = (\uart_ctrler_inst|always3~0_combout  & (\uart_ctrler_inst|Add1~44_combout  & ((!\uart_ctrler_inst|Equal11~0_combout )))) # (!\uart_ctrler_inst|always3~0_combout  & (((\uart_ctrler_inst|uart_tx_time_cnt 
// [22]))))

	.dataa(\uart_ctrler_inst|always3~0_combout ),
	.datab(\uart_ctrler_inst|Add1~44_combout ),
	.datac(\uart_ctrler_inst|uart_tx_time_cnt [22]),
	.datad(\uart_ctrler_inst|Equal11~0_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_tx_time_cnt[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[22]~9 .lut_mask = 16'h50D8;
defparam \uart_ctrler_inst|uart_tx_time_cnt[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N15
dffeas \uart_ctrler_inst|uart_tx_time_cnt[22] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_tx_time_cnt[22]~9_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_tx_time_cnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[22] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_tx_time_cnt[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N14
cycloneive_lcell_comb \uart_ctrler_inst|Add1~46 (
// Equation(s):
// \uart_ctrler_inst|Add1~46_combout  = (\uart_ctrler_inst|uart_tx_time_cnt [23] & (!\uart_ctrler_inst|Add1~45 )) # (!\uart_ctrler_inst|uart_tx_time_cnt [23] & ((\uart_ctrler_inst|Add1~45 ) # (GND)))
// \uart_ctrler_inst|Add1~47  = CARRY((!\uart_ctrler_inst|Add1~45 ) # (!\uart_ctrler_inst|uart_tx_time_cnt [23]))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|uart_tx_time_cnt [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add1~45 ),
	.combout(\uart_ctrler_inst|Add1~46_combout ),
	.cout(\uart_ctrler_inst|Add1~47 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add1~46 .lut_mask = 16'h3C3F;
defparam \uart_ctrler_inst|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N28
cycloneive_lcell_comb \uart_ctrler_inst|uart_tx_time_cnt[23]~8 (
// Equation(s):
// \uart_ctrler_inst|uart_tx_time_cnt[23]~8_combout  = (\uart_ctrler_inst|always3~0_combout  & (\uart_ctrler_inst|Add1~46_combout  & ((!\uart_ctrler_inst|Equal11~0_combout )))) # (!\uart_ctrler_inst|always3~0_combout  & (((\uart_ctrler_inst|uart_tx_time_cnt 
// [23]))))

	.dataa(\uart_ctrler_inst|always3~0_combout ),
	.datab(\uart_ctrler_inst|Add1~46_combout ),
	.datac(\uart_ctrler_inst|uart_tx_time_cnt [23]),
	.datad(\uart_ctrler_inst|Equal11~0_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_tx_time_cnt[23]~8_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[23]~8 .lut_mask = 16'h50D8;
defparam \uart_ctrler_inst|uart_tx_time_cnt[23]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N29
dffeas \uart_ctrler_inst|uart_tx_time_cnt[23] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_tx_time_cnt[23]~8_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_tx_time_cnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[23] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_tx_time_cnt[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N16
cycloneive_lcell_comb \uart_ctrler_inst|Add1~48 (
// Equation(s):
// \uart_ctrler_inst|Add1~48_combout  = (\uart_ctrler_inst|uart_tx_time_cnt [24] & (\uart_ctrler_inst|Add1~47  $ (GND))) # (!\uart_ctrler_inst|uart_tx_time_cnt [24] & (!\uart_ctrler_inst|Add1~47  & VCC))
// \uart_ctrler_inst|Add1~49  = CARRY((\uart_ctrler_inst|uart_tx_time_cnt [24] & !\uart_ctrler_inst|Add1~47 ))

	.dataa(\uart_ctrler_inst|uart_tx_time_cnt [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add1~47 ),
	.combout(\uart_ctrler_inst|Add1~48_combout ),
	.cout(\uart_ctrler_inst|Add1~49 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add1~48 .lut_mask = 16'hA50A;
defparam \uart_ctrler_inst|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N0
cycloneive_lcell_comb \uart_ctrler_inst|uart_tx_time_cnt[24]~7 (
// Equation(s):
// \uart_ctrler_inst|uart_tx_time_cnt[24]~7_combout  = (\uart_ctrler_inst|always3~0_combout  & (\uart_ctrler_inst|Add1~48_combout  & ((!\uart_ctrler_inst|Equal11~0_combout )))) # (!\uart_ctrler_inst|always3~0_combout  & (((\uart_ctrler_inst|uart_tx_time_cnt 
// [24]))))

	.dataa(\uart_ctrler_inst|always3~0_combout ),
	.datab(\uart_ctrler_inst|Add1~48_combout ),
	.datac(\uart_ctrler_inst|uart_tx_time_cnt [24]),
	.datad(\uart_ctrler_inst|Equal11~0_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_tx_time_cnt[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[24]~7 .lut_mask = 16'h50D8;
defparam \uart_ctrler_inst|uart_tx_time_cnt[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N1
dffeas \uart_ctrler_inst|uart_tx_time_cnt[24] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_tx_time_cnt[24]~7_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_tx_time_cnt [24]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[24] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_tx_time_cnt[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N18
cycloneive_lcell_comb \uart_ctrler_inst|Add1~50 (
// Equation(s):
// \uart_ctrler_inst|Add1~50_combout  = (\uart_ctrler_inst|uart_tx_time_cnt [25] & (!\uart_ctrler_inst|Add1~49 )) # (!\uart_ctrler_inst|uart_tx_time_cnt [25] & ((\uart_ctrler_inst|Add1~49 ) # (GND)))
// \uart_ctrler_inst|Add1~51  = CARRY((!\uart_ctrler_inst|Add1~49 ) # (!\uart_ctrler_inst|uart_tx_time_cnt [25]))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|uart_tx_time_cnt [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add1~49 ),
	.combout(\uart_ctrler_inst|Add1~50_combout ),
	.cout(\uart_ctrler_inst|Add1~51 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add1~50 .lut_mask = 16'h3C3F;
defparam \uart_ctrler_inst|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N30
cycloneive_lcell_comb \uart_ctrler_inst|uart_tx_time_cnt[25]~6 (
// Equation(s):
// \uart_ctrler_inst|uart_tx_time_cnt[25]~6_combout  = (\uart_ctrler_inst|always3~0_combout  & (!\uart_ctrler_inst|Equal11~0_combout  & ((\uart_ctrler_inst|Add1~50_combout )))) # (!\uart_ctrler_inst|always3~0_combout  & (((\uart_ctrler_inst|uart_tx_time_cnt 
// [25]))))

	.dataa(\uart_ctrler_inst|always3~0_combout ),
	.datab(\uart_ctrler_inst|Equal11~0_combout ),
	.datac(\uart_ctrler_inst|uart_tx_time_cnt [25]),
	.datad(\uart_ctrler_inst|Add1~50_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_tx_time_cnt[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[25]~6 .lut_mask = 16'h7250;
defparam \uart_ctrler_inst|uart_tx_time_cnt[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N31
dffeas \uart_ctrler_inst|uart_tx_time_cnt[25] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_tx_time_cnt[25]~6_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_tx_time_cnt [25]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[25] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_tx_time_cnt[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N20
cycloneive_lcell_comb \uart_ctrler_inst|Add1~52 (
// Equation(s):
// \uart_ctrler_inst|Add1~52_combout  = (\uart_ctrler_inst|uart_tx_time_cnt [26] & (\uart_ctrler_inst|Add1~51  $ (GND))) # (!\uart_ctrler_inst|uart_tx_time_cnt [26] & (!\uart_ctrler_inst|Add1~51  & VCC))
// \uart_ctrler_inst|Add1~53  = CARRY((\uart_ctrler_inst|uart_tx_time_cnt [26] & !\uart_ctrler_inst|Add1~51 ))

	.dataa(\uart_ctrler_inst|uart_tx_time_cnt [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add1~51 ),
	.combout(\uart_ctrler_inst|Add1~52_combout ),
	.cout(\uart_ctrler_inst|Add1~53 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add1~52 .lut_mask = 16'hA50A;
defparam \uart_ctrler_inst|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N12
cycloneive_lcell_comb \uart_ctrler_inst|uart_tx_time_cnt[26]~5 (
// Equation(s):
// \uart_ctrler_inst|uart_tx_time_cnt[26]~5_combout  = (\uart_ctrler_inst|always3~0_combout  & (\uart_ctrler_inst|Add1~52_combout  & ((!\uart_ctrler_inst|Equal11~0_combout )))) # (!\uart_ctrler_inst|always3~0_combout  & (((\uart_ctrler_inst|uart_tx_time_cnt 
// [26]))))

	.dataa(\uart_ctrler_inst|Add1~52_combout ),
	.datab(\uart_ctrler_inst|always3~0_combout ),
	.datac(\uart_ctrler_inst|uart_tx_time_cnt [26]),
	.datad(\uart_ctrler_inst|Equal11~0_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_tx_time_cnt[26]~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[26]~5 .lut_mask = 16'h30B8;
defparam \uart_ctrler_inst|uart_tx_time_cnt[26]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N13
dffeas \uart_ctrler_inst|uart_tx_time_cnt[26] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_tx_time_cnt[26]~5_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_tx_time_cnt [26]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[26] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_tx_time_cnt[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N22
cycloneive_lcell_comb \uart_ctrler_inst|Add1~54 (
// Equation(s):
// \uart_ctrler_inst|Add1~54_combout  = (\uart_ctrler_inst|uart_tx_time_cnt [27] & (!\uart_ctrler_inst|Add1~53 )) # (!\uart_ctrler_inst|uart_tx_time_cnt [27] & ((\uart_ctrler_inst|Add1~53 ) # (GND)))
// \uart_ctrler_inst|Add1~55  = CARRY((!\uart_ctrler_inst|Add1~53 ) # (!\uart_ctrler_inst|uart_tx_time_cnt [27]))

	.dataa(\uart_ctrler_inst|uart_tx_time_cnt [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add1~53 ),
	.combout(\uart_ctrler_inst|Add1~54_combout ),
	.cout(\uart_ctrler_inst|Add1~55 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add1~54 .lut_mask = 16'h5A5F;
defparam \uart_ctrler_inst|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N26
cycloneive_lcell_comb \uart_ctrler_inst|uart_tx_time_cnt[27]~4 (
// Equation(s):
// \uart_ctrler_inst|uart_tx_time_cnt[27]~4_combout  = (\uart_ctrler_inst|always3~0_combout  & (!\uart_ctrler_inst|Equal11~0_combout  & ((\uart_ctrler_inst|Add1~54_combout )))) # (!\uart_ctrler_inst|always3~0_combout  & (((\uart_ctrler_inst|uart_tx_time_cnt 
// [27]))))

	.dataa(\uart_ctrler_inst|always3~0_combout ),
	.datab(\uart_ctrler_inst|Equal11~0_combout ),
	.datac(\uart_ctrler_inst|uart_tx_time_cnt [27]),
	.datad(\uart_ctrler_inst|Add1~54_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_tx_time_cnt[27]~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[27]~4 .lut_mask = 16'h7250;
defparam \uart_ctrler_inst|uart_tx_time_cnt[27]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N27
dffeas \uart_ctrler_inst|uart_tx_time_cnt[27] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_tx_time_cnt[27]~4_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_tx_time_cnt [27]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[27] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_tx_time_cnt[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N10
cycloneive_lcell_comb \uart_ctrler_inst|Equal2~1 (
// Equation(s):
// \uart_ctrler_inst|Equal2~1_combout  = (!\uart_ctrler_inst|uart_tx_time_cnt [27] & (!\uart_ctrler_inst|uart_tx_time_cnt [24] & (!\uart_ctrler_inst|uart_tx_time_cnt [25] & !\uart_ctrler_inst|uart_tx_time_cnt [26])))

	.dataa(\uart_ctrler_inst|uart_tx_time_cnt [27]),
	.datab(\uart_ctrler_inst|uart_tx_time_cnt [24]),
	.datac(\uart_ctrler_inst|uart_tx_time_cnt [25]),
	.datad(\uart_ctrler_inst|uart_tx_time_cnt [26]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Equal2~1 .lut_mask = 16'h0001;
defparam \uart_ctrler_inst|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N24
cycloneive_lcell_comb \uart_ctrler_inst|Add1~56 (
// Equation(s):
// \uart_ctrler_inst|Add1~56_combout  = (\uart_ctrler_inst|uart_tx_time_cnt [28] & (\uart_ctrler_inst|Add1~55  $ (GND))) # (!\uart_ctrler_inst|uart_tx_time_cnt [28] & (!\uart_ctrler_inst|Add1~55  & VCC))
// \uart_ctrler_inst|Add1~57  = CARRY((\uart_ctrler_inst|uart_tx_time_cnt [28] & !\uart_ctrler_inst|Add1~55 ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|uart_tx_time_cnt [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add1~55 ),
	.combout(\uart_ctrler_inst|Add1~56_combout ),
	.cout(\uart_ctrler_inst|Add1~57 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add1~56 .lut_mask = 16'hC30C;
defparam \uart_ctrler_inst|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N22
cycloneive_lcell_comb \uart_ctrler_inst|uart_tx_time_cnt[28]~3 (
// Equation(s):
// \uart_ctrler_inst|uart_tx_time_cnt[28]~3_combout  = (\uart_ctrler_inst|always3~0_combout  & (!\uart_ctrler_inst|Equal11~0_combout  & ((\uart_ctrler_inst|Add1~56_combout )))) # (!\uart_ctrler_inst|always3~0_combout  & (((\uart_ctrler_inst|uart_tx_time_cnt 
// [28]))))

	.dataa(\uart_ctrler_inst|always3~0_combout ),
	.datab(\uart_ctrler_inst|Equal11~0_combout ),
	.datac(\uart_ctrler_inst|uart_tx_time_cnt [28]),
	.datad(\uart_ctrler_inst|Add1~56_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_tx_time_cnt[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[28]~3 .lut_mask = 16'h7250;
defparam \uart_ctrler_inst|uart_tx_time_cnt[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N23
dffeas \uart_ctrler_inst|uart_tx_time_cnt[28] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_tx_time_cnt[28]~3_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_tx_time_cnt [28]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[28] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_tx_time_cnt[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N26
cycloneive_lcell_comb \uart_ctrler_inst|Add1~58 (
// Equation(s):
// \uart_ctrler_inst|Add1~58_combout  = (\uart_ctrler_inst|uart_tx_time_cnt [29] & (!\uart_ctrler_inst|Add1~57 )) # (!\uart_ctrler_inst|uart_tx_time_cnt [29] & ((\uart_ctrler_inst|Add1~57 ) # (GND)))
// \uart_ctrler_inst|Add1~59  = CARRY((!\uart_ctrler_inst|Add1~57 ) # (!\uart_ctrler_inst|uart_tx_time_cnt [29]))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|uart_tx_time_cnt [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add1~57 ),
	.combout(\uart_ctrler_inst|Add1~58_combout ),
	.cout(\uart_ctrler_inst|Add1~59 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add1~58 .lut_mask = 16'h3C3F;
defparam \uart_ctrler_inst|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N24
cycloneive_lcell_comb \uart_ctrler_inst|uart_tx_time_cnt[29]~2 (
// Equation(s):
// \uart_ctrler_inst|uart_tx_time_cnt[29]~2_combout  = (\uart_ctrler_inst|always3~0_combout  & (!\uart_ctrler_inst|Equal11~0_combout  & ((\uart_ctrler_inst|Add1~58_combout )))) # (!\uart_ctrler_inst|always3~0_combout  & (((\uart_ctrler_inst|uart_tx_time_cnt 
// [29]))))

	.dataa(\uart_ctrler_inst|always3~0_combout ),
	.datab(\uart_ctrler_inst|Equal11~0_combout ),
	.datac(\uart_ctrler_inst|uart_tx_time_cnt [29]),
	.datad(\uart_ctrler_inst|Add1~58_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_tx_time_cnt[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[29]~2 .lut_mask = 16'h7250;
defparam \uart_ctrler_inst|uart_tx_time_cnt[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N25
dffeas \uart_ctrler_inst|uart_tx_time_cnt[29] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_tx_time_cnt[29]~2_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_tx_time_cnt [29]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[29] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_tx_time_cnt[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N28
cycloneive_lcell_comb \uart_ctrler_inst|Add1~60 (
// Equation(s):
// \uart_ctrler_inst|Add1~60_combout  = (\uart_ctrler_inst|uart_tx_time_cnt [30] & (\uart_ctrler_inst|Add1~59  $ (GND))) # (!\uart_ctrler_inst|uart_tx_time_cnt [30] & (!\uart_ctrler_inst|Add1~59  & VCC))
// \uart_ctrler_inst|Add1~61  = CARRY((\uart_ctrler_inst|uart_tx_time_cnt [30] & !\uart_ctrler_inst|Add1~59 ))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|uart_tx_time_cnt [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_ctrler_inst|Add1~59 ),
	.combout(\uart_ctrler_inst|Add1~60_combout ),
	.cout(\uart_ctrler_inst|Add1~61 ));
// synopsys translate_off
defparam \uart_ctrler_inst|Add1~60 .lut_mask = 16'hC30C;
defparam \uart_ctrler_inst|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N18
cycloneive_lcell_comb \uart_ctrler_inst|uart_tx_time_cnt[30]~1 (
// Equation(s):
// \uart_ctrler_inst|uart_tx_time_cnt[30]~1_combout  = (\uart_ctrler_inst|always3~0_combout  & (!\uart_ctrler_inst|Equal11~0_combout  & ((\uart_ctrler_inst|Add1~60_combout )))) # (!\uart_ctrler_inst|always3~0_combout  & (((\uart_ctrler_inst|uart_tx_time_cnt 
// [30]))))

	.dataa(\uart_ctrler_inst|always3~0_combout ),
	.datab(\uart_ctrler_inst|Equal11~0_combout ),
	.datac(\uart_ctrler_inst|uart_tx_time_cnt [30]),
	.datad(\uart_ctrler_inst|Add1~60_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_tx_time_cnt[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[30]~1 .lut_mask = 16'h7250;
defparam \uart_ctrler_inst|uart_tx_time_cnt[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N19
dffeas \uart_ctrler_inst|uart_tx_time_cnt[30] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_tx_time_cnt[30]~1_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_tx_time_cnt [30]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[30] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_tx_time_cnt[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N30
cycloneive_lcell_comb \uart_ctrler_inst|Add1~62 (
// Equation(s):
// \uart_ctrler_inst|Add1~62_combout  = \uart_ctrler_inst|uart_tx_time_cnt [31] $ (\uart_ctrler_inst|Add1~61 )

	.dataa(gnd),
	.datab(\uart_ctrler_inst|uart_tx_time_cnt [31]),
	.datac(gnd),
	.datad(gnd),
	.cin(\uart_ctrler_inst|Add1~61 ),
	.combout(\uart_ctrler_inst|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Add1~62 .lut_mask = 16'h3C3C;
defparam \uart_ctrler_inst|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N4
cycloneive_lcell_comb \uart_ctrler_inst|uart_tx_time_cnt[31]~0 (
// Equation(s):
// \uart_ctrler_inst|uart_tx_time_cnt[31]~0_combout  = (\uart_ctrler_inst|always3~0_combout  & (!\uart_ctrler_inst|Equal11~0_combout  & ((\uart_ctrler_inst|Add1~62_combout )))) # (!\uart_ctrler_inst|always3~0_combout  & (((\uart_ctrler_inst|uart_tx_time_cnt 
// [31]))))

	.dataa(\uart_ctrler_inst|always3~0_combout ),
	.datab(\uart_ctrler_inst|Equal11~0_combout ),
	.datac(\uart_ctrler_inst|uart_tx_time_cnt [31]),
	.datad(\uart_ctrler_inst|Add1~62_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|uart_tx_time_cnt[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[31]~0 .lut_mask = 16'h7250;
defparam \uart_ctrler_inst|uart_tx_time_cnt[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N5
dffeas \uart_ctrler_inst|uart_tx_time_cnt[31] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|uart_tx_time_cnt[31]~0_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|uart_tx_time_cnt [31]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|uart_tx_time_cnt[31] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|uart_tx_time_cnt[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N20
cycloneive_lcell_comb \uart_ctrler_inst|Equal2~0 (
// Equation(s):
// \uart_ctrler_inst|Equal2~0_combout  = (!\uart_ctrler_inst|uart_tx_time_cnt [28] & (!\uart_ctrler_inst|uart_tx_time_cnt [30] & (!\uart_ctrler_inst|uart_tx_time_cnt [31] & !\uart_ctrler_inst|uart_tx_time_cnt [29])))

	.dataa(\uart_ctrler_inst|uart_tx_time_cnt [28]),
	.datab(\uart_ctrler_inst|uart_tx_time_cnt [30]),
	.datac(\uart_ctrler_inst|uart_tx_time_cnt [31]),
	.datad(\uart_ctrler_inst|uart_tx_time_cnt [29]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Equal2~0 .lut_mask = 16'h0001;
defparam \uart_ctrler_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N8
cycloneive_lcell_comb \uart_ctrler_inst|Equal2~2 (
// Equation(s):
// \uart_ctrler_inst|Equal2~2_combout  = (!\uart_ctrler_inst|uart_tx_time_cnt [23] & (!\uart_ctrler_inst|uart_tx_time_cnt [21] & (!\uart_ctrler_inst|uart_tx_time_cnt [22] & !\uart_ctrler_inst|uart_tx_time_cnt [20])))

	.dataa(\uart_ctrler_inst|uart_tx_time_cnt [23]),
	.datab(\uart_ctrler_inst|uart_tx_time_cnt [21]),
	.datac(\uart_ctrler_inst|uart_tx_time_cnt [22]),
	.datad(\uart_ctrler_inst|uart_tx_time_cnt [20]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Equal2~2 .lut_mask = 16'h0001;
defparam \uart_ctrler_inst|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N20
cycloneive_lcell_comb \uart_ctrler_inst|Equal2~3 (
// Equation(s):
// \uart_ctrler_inst|Equal2~3_combout  = (!\uart_ctrler_inst|uart_tx_time_cnt [16] & (!\uart_ctrler_inst|uart_tx_time_cnt [19] & (!\uart_ctrler_inst|uart_tx_time_cnt [18] & !\uart_ctrler_inst|uart_tx_time_cnt [17])))

	.dataa(\uart_ctrler_inst|uart_tx_time_cnt [16]),
	.datab(\uart_ctrler_inst|uart_tx_time_cnt [19]),
	.datac(\uart_ctrler_inst|uart_tx_time_cnt [18]),
	.datad(\uart_ctrler_inst|uart_tx_time_cnt [17]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Equal2~3 .lut_mask = 16'h0001;
defparam \uart_ctrler_inst|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N6
cycloneive_lcell_comb \uart_ctrler_inst|Equal2~4 (
// Equation(s):
// \uart_ctrler_inst|Equal2~4_combout  = (\uart_ctrler_inst|Equal2~1_combout  & (\uart_ctrler_inst|Equal2~0_combout  & (\uart_ctrler_inst|Equal2~2_combout  & \uart_ctrler_inst|Equal2~3_combout )))

	.dataa(\uart_ctrler_inst|Equal2~1_combout ),
	.datab(\uart_ctrler_inst|Equal2~0_combout ),
	.datac(\uart_ctrler_inst|Equal2~2_combout ),
	.datad(\uart_ctrler_inst|Equal2~3_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Equal2~4 .lut_mask = 16'h8000;
defparam \uart_ctrler_inst|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N16
cycloneive_lcell_comb \uart_ctrler_inst|reg_recv_byte[0]~1 (
// Equation(s):
// \uart_ctrler_inst|reg_recv_byte[0]~1_combout  = (\uart_ctrler_inst|Equal23~8_combout  & (!\uart_ctrler_inst|uart_rx_time_cnt [4] & (\uart_ctrler_inst|always12~2_combout  & !\uart_ctrler_inst|uart_rx_time_cnt [0])))

	.dataa(\uart_ctrler_inst|Equal23~8_combout ),
	.datab(\uart_ctrler_inst|uart_rx_time_cnt [4]),
	.datac(\uart_ctrler_inst|always12~2_combout ),
	.datad(\uart_ctrler_inst|uart_rx_time_cnt [0]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|reg_recv_byte[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|reg_recv_byte[0]~1 .lut_mask = 16'h0020;
defparam \uart_ctrler_inst|reg_recv_byte[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N18
cycloneive_lcell_comb \uart_ctrler_inst|reg_recv_byte[5]~2 (
// Equation(s):
// \uart_ctrler_inst|reg_recv_byte[5]~2_combout  = (\uart_ctrler_inst|uart_rx_time_cnt [3] & (\uart_ctrler_inst|uart_rx_time_cnt [2] & \uart_ctrler_inst|reg_recv_byte[0]~1_combout ))

	.dataa(\uart_ctrler_inst|uart_rx_time_cnt [3]),
	.datab(gnd),
	.datac(\uart_ctrler_inst|uart_rx_time_cnt [2]),
	.datad(\uart_ctrler_inst|reg_recv_byte[0]~1_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|reg_recv_byte[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|reg_recv_byte[5]~2 .lut_mask = 16'hA000;
defparam \uart_ctrler_inst|reg_recv_byte[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N22
cycloneive_lcell_comb \uart_ctrler_inst|reg_recv_byte[5]~3 (
// Equation(s):
// \uart_ctrler_inst|reg_recv_byte[5]~3_combout  = (\uart_ctrler_inst|uart_rx_time_cnt [1] & (((\uart_ctrler_inst|reg_recv_byte [5])))) # (!\uart_ctrler_inst|uart_rx_time_cnt [1] & ((\uart_ctrler_inst|reg_recv_byte[5]~2_combout  & (\rx~input_o )) # 
// (!\uart_ctrler_inst|reg_recv_byte[5]~2_combout  & ((\uart_ctrler_inst|reg_recv_byte [5])))))

	.dataa(\uart_ctrler_inst|uart_rx_time_cnt [1]),
	.datab(\rx~input_o ),
	.datac(\uart_ctrler_inst|reg_recv_byte [5]),
	.datad(\uart_ctrler_inst|reg_recv_byte[5]~2_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|reg_recv_byte[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|reg_recv_byte[5]~3 .lut_mask = 16'hE4F0;
defparam \uart_ctrler_inst|reg_recv_byte[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N23
dffeas \uart_ctrler_inst|reg_recv_byte[5] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|reg_recv_byte[5]~3_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|reg_recv_byte [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|reg_recv_byte[5] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|reg_recv_byte[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N30
cycloneive_lcell_comb \uart_ctrler_inst|rx_byte[5]~0 (
// Equation(s):
// \uart_ctrler_inst|rx_byte[5]~0_combout  = !\uart_ctrler_inst|reg_recv_byte [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_ctrler_inst|reg_recv_byte [5]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|rx_byte[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|rx_byte[5]~0 .lut_mask = 16'h00FF;
defparam \uart_ctrler_inst|rx_byte[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N23
dffeas \uart_ctrler_inst|rx_byte[5] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_ctrler_inst|rx_byte[5]~0_combout ),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_ctrler_inst|always12~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|rx_byte [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|rx_byte[5] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|rx_byte[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N26
cycloneive_lcell_comb \uart_ctrler_inst|reg_tran_byte[5]~feeder (
// Equation(s):
// \uart_ctrler_inst|reg_tran_byte[5]~feeder_combout  = \uart_ctrler_inst|rx_byte [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_ctrler_inst|rx_byte [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_ctrler_inst|reg_tran_byte[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|reg_tran_byte[5]~feeder .lut_mask = 16'hF0F0;
defparam \uart_ctrler_inst|reg_tran_byte[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N2
cycloneive_lcell_comb \uart_ctrler_inst|always4~0 (
// Equation(s):
// \uart_ctrler_inst|always4~0_combout  = (\uart_ctrler_inst|rx_done~q  & !\uart_ctrler_inst|is_traning~q )

	.dataa(\uart_ctrler_inst|rx_done~q ),
	.datab(gnd),
	.datac(\uart_ctrler_inst|is_traning~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_ctrler_inst|always4~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|always4~0 .lut_mask = 16'h0A0A;
defparam \uart_ctrler_inst|always4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N27
dffeas \uart_ctrler_inst|reg_tran_byte[5] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|reg_tran_byte[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_ctrler_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|reg_tran_byte [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|reg_tran_byte[5] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|reg_tran_byte[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N8
cycloneive_lcell_comb \uart_ctrler_inst|reg_recv_byte[6]~4 (
// Equation(s):
// \uart_ctrler_inst|reg_recv_byte[6]~4_combout  = (\uart_ctrler_inst|uart_rx_time_cnt [1] & ((\uart_ctrler_inst|reg_recv_byte[5]~2_combout  & (\rx~input_o )) # (!\uart_ctrler_inst|reg_recv_byte[5]~2_combout  & ((\uart_ctrler_inst|reg_recv_byte [6]))))) # 
// (!\uart_ctrler_inst|uart_rx_time_cnt [1] & (((\uart_ctrler_inst|reg_recv_byte [6]))))

	.dataa(\uart_ctrler_inst|uart_rx_time_cnt [1]),
	.datab(\rx~input_o ),
	.datac(\uart_ctrler_inst|reg_recv_byte [6]),
	.datad(\uart_ctrler_inst|reg_recv_byte[5]~2_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|reg_recv_byte[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|reg_recv_byte[6]~4 .lut_mask = 16'hD8F0;
defparam \uart_ctrler_inst|reg_recv_byte[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N9
dffeas \uart_ctrler_inst|reg_recv_byte[6] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|reg_recv_byte[6]~4_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|reg_recv_byte [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|reg_recv_byte[6] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|reg_recv_byte[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N0
cycloneive_lcell_comb \uart_ctrler_inst|rx_byte[6]~1 (
// Equation(s):
// \uart_ctrler_inst|rx_byte[6]~1_combout  = !\uart_ctrler_inst|reg_recv_byte [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_ctrler_inst|reg_recv_byte [6]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|rx_byte[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|rx_byte[6]~1 .lut_mask = 16'h00FF;
defparam \uart_ctrler_inst|rx_byte[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N3
dffeas \uart_ctrler_inst|rx_byte[6] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_ctrler_inst|rx_byte[6]~1_combout ),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_ctrler_inst|always12~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|rx_byte [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|rx_byte[6] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|rx_byte[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N9
dffeas \uart_ctrler_inst|reg_tran_byte[6] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_ctrler_inst|rx_byte [6]),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_ctrler_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|reg_tran_byte [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|reg_tran_byte[6] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|reg_tran_byte[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N8
cycloneive_lcell_comb \uart_ctrler_inst|Selector0~0 (
// Equation(s):
// \uart_ctrler_inst|Selector0~0_combout  = (\uart_ctrler_inst|uart_tx_time_cnt [1] & ((\uart_ctrler_inst|uart_tx_time_cnt [0] & ((!\uart_ctrler_inst|reg_tran_byte [6]))) # (!\uart_ctrler_inst|uart_tx_time_cnt [0] & (!\uart_ctrler_inst|reg_tran_byte [5]))))

	.dataa(\uart_ctrler_inst|uart_tx_time_cnt [0]),
	.datab(\uart_ctrler_inst|reg_tran_byte [5]),
	.datac(\uart_ctrler_inst|reg_tran_byte [6]),
	.datad(\uart_ctrler_inst|uart_tx_time_cnt [1]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Selector0~0 .lut_mask = 16'h1B00;
defparam \uart_ctrler_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N18
cycloneive_lcell_comb \uart_ctrler_inst|Selector0~1 (
// Equation(s):
// \uart_ctrler_inst|Selector0~1_combout  = (\uart_ctrler_inst|uart_tx_time_cnt [3] & (\uart_ctrler_inst|uart_tx_time_cnt [0])) # (!\uart_ctrler_inst|uart_tx_time_cnt [3] & (((\uart_ctrler_inst|uart_tx_time_cnt [2] & \uart_ctrler_inst|Selector0~0_combout 
// ))))

	.dataa(\uart_ctrler_inst|uart_tx_time_cnt [0]),
	.datab(\uart_ctrler_inst|uart_tx_time_cnt [2]),
	.datac(\uart_ctrler_inst|uart_tx_time_cnt [3]),
	.datad(\uart_ctrler_inst|Selector0~0_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Selector0~1 .lut_mask = 16'hACA0;
defparam \uart_ctrler_inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N10
cycloneive_lcell_comb \uart_ctrler_inst|Selector0~2 (
// Equation(s):
// \uart_ctrler_inst|Selector0~2_combout  = (\uart_ctrler_inst|Equal2~8_combout  & (((!\uart_ctrler_inst|tx~q  & \uart_ctrler_inst|Equal10~0_combout )) # (!\uart_ctrler_inst|uart_tx_time_cnt [3])))

	.dataa(\uart_ctrler_inst|Equal2~8_combout ),
	.datab(\uart_ctrler_inst|tx~q ),
	.datac(\uart_ctrler_inst|uart_tx_time_cnt [3]),
	.datad(\uart_ctrler_inst|Equal10~0_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Selector0~2 .lut_mask = 16'h2A0A;
defparam \uart_ctrler_inst|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N12
cycloneive_lcell_comb \uart_ctrler_inst|Selector0~3 (
// Equation(s):
// \uart_ctrler_inst|Selector0~3_combout  = (\uart_ctrler_inst|Equal2~4_combout  & ((\uart_ctrler_inst|Selector0~2_combout  & (\uart_ctrler_inst|Selector0~1_combout )) # (!\uart_ctrler_inst|Selector0~2_combout  & ((!\uart_ctrler_inst|tx~q ))))) # 
// (!\uart_ctrler_inst|Equal2~4_combout  & (((!\uart_ctrler_inst|tx~q ))))

	.dataa(\uart_ctrler_inst|Equal2~4_combout ),
	.datab(\uart_ctrler_inst|Selector0~1_combout ),
	.datac(\uart_ctrler_inst|tx~q ),
	.datad(\uart_ctrler_inst|Selector0~2_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Selector0~3 .lut_mask = 16'h8D0F;
defparam \uart_ctrler_inst|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N16
cycloneive_lcell_comb \uart_ctrler_inst|reg_recv_byte[7]~5 (
// Equation(s):
// \uart_ctrler_inst|reg_recv_byte[7]~5_combout  = (\uart_ctrler_inst|signal_rx [0] & (\uart_ctrler_inst|is_recving~q  & !\uart_ctrler_inst|uart_rx_time_cnt [0]))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|signal_rx [0]),
	.datac(\uart_ctrler_inst|is_recving~q ),
	.datad(\uart_ctrler_inst|uart_rx_time_cnt [0]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|reg_recv_byte[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|reg_recv_byte[7]~5 .lut_mask = 16'h00C0;
defparam \uart_ctrler_inst|reg_recv_byte[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N28
cycloneive_lcell_comb \uart_ctrler_inst|reg_recv_byte[3]~6 (
// Equation(s):
// \uart_ctrler_inst|reg_recv_byte[3]~6_combout  = (\uart_ctrler_inst|Equal23~8_combout  & (\uart_ctrler_inst|uart_rx_time_cnt [3] & (!\uart_ctrler_inst|uart_rx_time_cnt [4] & \uart_ctrler_inst|reg_recv_byte[7]~5_combout )))

	.dataa(\uart_ctrler_inst|Equal23~8_combout ),
	.datab(\uart_ctrler_inst|uart_rx_time_cnt [3]),
	.datac(\uart_ctrler_inst|uart_rx_time_cnt [4]),
	.datad(\uart_ctrler_inst|reg_recv_byte[7]~5_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|reg_recv_byte[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|reg_recv_byte[3]~6 .lut_mask = 16'h0800;
defparam \uart_ctrler_inst|reg_recv_byte[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N6
cycloneive_lcell_comb \uart_ctrler_inst|reg_recv_byte[3]~7 (
// Equation(s):
// \uart_ctrler_inst|reg_recv_byte[3]~7_combout  = (\uart_ctrler_inst|reg_recv_byte[3]~0_combout  & ((\uart_ctrler_inst|reg_recv_byte[3]~6_combout  & (\rx~input_o )) # (!\uart_ctrler_inst|reg_recv_byte[3]~6_combout  & ((\uart_ctrler_inst|reg_recv_byte 
// [3]))))) # (!\uart_ctrler_inst|reg_recv_byte[3]~0_combout  & (((\uart_ctrler_inst|reg_recv_byte [3]))))

	.dataa(\uart_ctrler_inst|reg_recv_byte[3]~0_combout ),
	.datab(\rx~input_o ),
	.datac(\uart_ctrler_inst|reg_recv_byte [3]),
	.datad(\uart_ctrler_inst|reg_recv_byte[3]~6_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|reg_recv_byte[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|reg_recv_byte[3]~7 .lut_mask = 16'hD8F0;
defparam \uart_ctrler_inst|reg_recv_byte[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N7
dffeas \uart_ctrler_inst|reg_recv_byte[3] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|reg_recv_byte[3]~7_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|reg_recv_byte [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|reg_recv_byte[3] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|reg_recv_byte[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N16
cycloneive_lcell_comb \uart_ctrler_inst|rx_byte[3]~2 (
// Equation(s):
// \uart_ctrler_inst|rx_byte[3]~2_combout  = !\uart_ctrler_inst|reg_recv_byte [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_ctrler_inst|reg_recv_byte [3]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|rx_byte[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|rx_byte[3]~2 .lut_mask = 16'h00FF;
defparam \uart_ctrler_inst|rx_byte[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N17
dffeas \uart_ctrler_inst|rx_byte[3] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|rx_byte[3]~2_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_ctrler_inst|always12~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|rx_byte [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|rx_byte[3] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|rx_byte[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N14
cycloneive_lcell_comb \uart_ctrler_inst|reg_tran_byte[3]~feeder (
// Equation(s):
// \uart_ctrler_inst|reg_tran_byte[3]~feeder_combout  = \uart_ctrler_inst|rx_byte [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_ctrler_inst|rx_byte [3]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|reg_tran_byte[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|reg_tran_byte[3]~feeder .lut_mask = 16'hFF00;
defparam \uart_ctrler_inst|reg_tran_byte[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N15
dffeas \uart_ctrler_inst|reg_tran_byte[3] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|reg_tran_byte[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_ctrler_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|reg_tran_byte [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|reg_tran_byte[3] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|reg_tran_byte[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N10
cycloneive_lcell_comb \uart_ctrler_inst|reg_recv_byte[4]~8 (
// Equation(s):
// \uart_ctrler_inst|reg_recv_byte[4]~8_combout  = (\uart_ctrler_inst|uart_rx_time_cnt [1] & !\uart_ctrler_inst|uart_rx_time_cnt [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_ctrler_inst|uart_rx_time_cnt [1]),
	.datad(\uart_ctrler_inst|uart_rx_time_cnt [2]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|reg_recv_byte[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|reg_recv_byte[4]~8 .lut_mask = 16'h00F0;
defparam \uart_ctrler_inst|reg_recv_byte[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N12
cycloneive_lcell_comb \uart_ctrler_inst|reg_recv_byte[4]~9 (
// Equation(s):
// \uart_ctrler_inst|reg_recv_byte[4]~9_combout  = (\uart_ctrler_inst|reg_recv_byte[4]~8_combout  & ((\uart_ctrler_inst|reg_recv_byte[3]~6_combout  & (\rx~input_o )) # (!\uart_ctrler_inst|reg_recv_byte[3]~6_combout  & ((\uart_ctrler_inst|reg_recv_byte 
// [4]))))) # (!\uart_ctrler_inst|reg_recv_byte[4]~8_combout  & (((\uart_ctrler_inst|reg_recv_byte [4]))))

	.dataa(\uart_ctrler_inst|reg_recv_byte[4]~8_combout ),
	.datab(\rx~input_o ),
	.datac(\uart_ctrler_inst|reg_recv_byte [4]),
	.datad(\uart_ctrler_inst|reg_recv_byte[3]~6_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|reg_recv_byte[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|reg_recv_byte[4]~9 .lut_mask = 16'hD8F0;
defparam \uart_ctrler_inst|reg_recv_byte[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N13
dffeas \uart_ctrler_inst|reg_recv_byte[4] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|reg_recv_byte[4]~9_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|reg_recv_byte [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|reg_recv_byte[4] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|reg_recv_byte[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N20
cycloneive_lcell_comb \uart_ctrler_inst|rx_byte[4]~3 (
// Equation(s):
// \uart_ctrler_inst|rx_byte[4]~3_combout  = !\uart_ctrler_inst|reg_recv_byte [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_ctrler_inst|reg_recv_byte [4]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|rx_byte[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|rx_byte[4]~3 .lut_mask = 16'h00FF;
defparam \uart_ctrler_inst|rx_byte[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N21
dffeas \uart_ctrler_inst|rx_byte[4] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|rx_byte[4]~3_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_ctrler_inst|always12~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|rx_byte [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|rx_byte[4] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|rx_byte[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N13
dffeas \uart_ctrler_inst|reg_tran_byte[4] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_ctrler_inst|rx_byte [4]),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_ctrler_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|reg_tran_byte [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|reg_tran_byte[4] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|reg_tran_byte[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N6
cycloneive_lcell_comb \uart_ctrler_inst|Selector0~4 (
// Equation(s):
// \uart_ctrler_inst|Selector0~4_combout  = (\uart_ctrler_inst|uart_tx_time_cnt [2] & (!\uart_ctrler_inst|uart_tx_time_cnt [3] & !\uart_ctrler_inst|uart_tx_time_cnt [1]))

	.dataa(gnd),
	.datab(\uart_ctrler_inst|uart_tx_time_cnt [2]),
	.datac(\uart_ctrler_inst|uart_tx_time_cnt [3]),
	.datad(\uart_ctrler_inst|uart_tx_time_cnt [1]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Selector0~4 .lut_mask = 16'h000C;
defparam \uart_ctrler_inst|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N12
cycloneive_lcell_comb \uart_ctrler_inst|Selector0~5 (
// Equation(s):
// \uart_ctrler_inst|Selector0~5_combout  = (\uart_ctrler_inst|Selector0~4_combout  & ((\uart_ctrler_inst|uart_tx_time_cnt [0] & ((!\uart_ctrler_inst|reg_tran_byte [4]))) # (!\uart_ctrler_inst|uart_tx_time_cnt [0] & (!\uart_ctrler_inst|reg_tran_byte [3]))))

	.dataa(\uart_ctrler_inst|uart_tx_time_cnt [0]),
	.datab(\uart_ctrler_inst|reg_tran_byte [3]),
	.datac(\uart_ctrler_inst|reg_tran_byte [4]),
	.datad(\uart_ctrler_inst|Selector0~4_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Selector0~5 .lut_mask = 16'h1B00;
defparam \uart_ctrler_inst|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N24
cycloneive_lcell_comb \uart_ctrler_inst|reg_recv_byte[0]~11 (
// Equation(s):
// \uart_ctrler_inst|reg_recv_byte[0]~11_combout  = (!\uart_ctrler_inst|uart_rx_time_cnt [2] & (!\uart_ctrler_inst|uart_rx_time_cnt [3] & (\uart_ctrler_inst|uart_rx_time_cnt [1] & \uart_ctrler_inst|reg_recv_byte[0]~1_combout )))

	.dataa(\uart_ctrler_inst|uart_rx_time_cnt [2]),
	.datab(\uart_ctrler_inst|uart_rx_time_cnt [3]),
	.datac(\uart_ctrler_inst|uart_rx_time_cnt [1]),
	.datad(\uart_ctrler_inst|reg_recv_byte[0]~1_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|reg_recv_byte[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|reg_recv_byte[0]~11 .lut_mask = 16'h1000;
defparam \uart_ctrler_inst|reg_recv_byte[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N14
cycloneive_lcell_comb \uart_ctrler_inst|reg_recv_byte[0]~12 (
// Equation(s):
// \uart_ctrler_inst|reg_recv_byte[0]~12_combout  = (\uart_ctrler_inst|reg_recv_byte[0]~11_combout  & (\rx~input_o )) # (!\uart_ctrler_inst|reg_recv_byte[0]~11_combout  & ((\uart_ctrler_inst|reg_recv_byte [0])))

	.dataa(gnd),
	.datab(\rx~input_o ),
	.datac(\uart_ctrler_inst|reg_recv_byte [0]),
	.datad(\uart_ctrler_inst|reg_recv_byte[0]~11_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|reg_recv_byte[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|reg_recv_byte[0]~12 .lut_mask = 16'hCCF0;
defparam \uart_ctrler_inst|reg_recv_byte[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N15
dffeas \uart_ctrler_inst|reg_recv_byte[0] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|reg_recv_byte[0]~12_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|reg_recv_byte [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|reg_recv_byte[0] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|reg_recv_byte[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N20
cycloneive_lcell_comb \uart_ctrler_inst|rx_byte[0]~5 (
// Equation(s):
// \uart_ctrler_inst|rx_byte[0]~5_combout  = !\uart_ctrler_inst|reg_recv_byte [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_ctrler_inst|reg_recv_byte [0]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|rx_byte[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|rx_byte[0]~5 .lut_mask = 16'h00FF;
defparam \uart_ctrler_inst|rx_byte[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N21
dffeas \uart_ctrler_inst|rx_byte[0] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|rx_byte[0]~5_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_ctrler_inst|always12~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|rx_byte [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|rx_byte[0] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|rx_byte[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N5
dffeas \uart_ctrler_inst|reg_tran_byte[0] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_ctrler_inst|rx_byte [0]),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_ctrler_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|reg_tran_byte [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|reg_tran_byte[0] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|reg_tran_byte[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N4
cycloneive_lcell_comb \uart_ctrler_inst|Selector0~6 (
// Equation(s):
// \uart_ctrler_inst|Selector0~6_combout  = (\uart_ctrler_inst|uart_tx_time_cnt [2]) # ((\uart_ctrler_inst|uart_tx_time_cnt [3]) # ((\uart_ctrler_inst|reg_tran_byte [0]) # (\uart_ctrler_inst|uart_tx_time_cnt [1])))

	.dataa(\uart_ctrler_inst|uart_tx_time_cnt [2]),
	.datab(\uart_ctrler_inst|uart_tx_time_cnt [3]),
	.datac(\uart_ctrler_inst|reg_tran_byte [0]),
	.datad(\uart_ctrler_inst|uart_tx_time_cnt [1]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Selector0~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Selector0~6 .lut_mask = 16'hFFFE;
defparam \uart_ctrler_inst|Selector0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N2
cycloneive_lcell_comb \uart_ctrler_inst|reg_recv_byte[7]~10 (
// Equation(s):
// \uart_ctrler_inst|reg_recv_byte[7]~10_combout  = (\uart_ctrler_inst|Equal23~9_combout  & ((\uart_ctrler_inst|reg_recv_byte[7]~5_combout  & (\rx~input_o )) # (!\uart_ctrler_inst|reg_recv_byte[7]~5_combout  & ((\uart_ctrler_inst|reg_recv_byte [7]))))) # 
// (!\uart_ctrler_inst|Equal23~9_combout  & (((\uart_ctrler_inst|reg_recv_byte [7]))))

	.dataa(\rx~input_o ),
	.datab(\uart_ctrler_inst|Equal23~9_combout ),
	.datac(\uart_ctrler_inst|reg_recv_byte [7]),
	.datad(\uart_ctrler_inst|reg_recv_byte[7]~5_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|reg_recv_byte[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|reg_recv_byte[7]~10 .lut_mask = 16'hB8F0;
defparam \uart_ctrler_inst|reg_recv_byte[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N3
dffeas \uart_ctrler_inst|reg_recv_byte[7] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|reg_recv_byte[7]~10_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|reg_recv_byte [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|reg_recv_byte[7] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|reg_recv_byte[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N22
cycloneive_lcell_comb \uart_ctrler_inst|rx_byte[7]~4 (
// Equation(s):
// \uart_ctrler_inst|rx_byte[7]~4_combout  = !\uart_ctrler_inst|reg_recv_byte [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_ctrler_inst|reg_recv_byte [7]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|rx_byte[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|rx_byte[7]~4 .lut_mask = 16'h00FF;
defparam \uart_ctrler_inst|rx_byte[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N23
dffeas \uart_ctrler_inst|rx_byte[7] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|rx_byte[7]~4_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_ctrler_inst|always12~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|rx_byte [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|rx_byte[7] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|rx_byte[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N21
dffeas \uart_ctrler_inst|reg_tran_byte[7] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_ctrler_inst|rx_byte [7]),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_ctrler_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|reg_tran_byte [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|reg_tran_byte[7] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|reg_tran_byte[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N20
cycloneive_lcell_comb \uart_ctrler_inst|Selector0~7 (
// Equation(s):
// \uart_ctrler_inst|Selector0~7_combout  = (\uart_ctrler_inst|uart_tx_time_cnt [0] & (!\uart_ctrler_inst|Selector0~6_combout )) # (!\uart_ctrler_inst|uart_tx_time_cnt [0] & (((!\uart_ctrler_inst|reg_tran_byte [7] & \uart_ctrler_inst|Equal10~0_combout ))))

	.dataa(\uart_ctrler_inst|uart_tx_time_cnt [0]),
	.datab(\uart_ctrler_inst|Selector0~6_combout ),
	.datac(\uart_ctrler_inst|reg_tran_byte [7]),
	.datad(\uart_ctrler_inst|Equal10~0_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Selector0~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Selector0~7 .lut_mask = 16'h2722;
defparam \uart_ctrler_inst|Selector0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N2
cycloneive_lcell_comb \uart_ctrler_inst|reg_recv_byte[1]~13 (
// Equation(s):
// \uart_ctrler_inst|reg_recv_byte[1]~13_combout  = (!\uart_ctrler_inst|uart_rx_time_cnt [3] & (\uart_ctrler_inst|uart_rx_time_cnt [2] & \uart_ctrler_inst|reg_recv_byte[0]~1_combout ))

	.dataa(\uart_ctrler_inst|uart_rx_time_cnt [3]),
	.datab(gnd),
	.datac(\uart_ctrler_inst|uart_rx_time_cnt [2]),
	.datad(\uart_ctrler_inst|reg_recv_byte[0]~1_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|reg_recv_byte[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|reg_recv_byte[1]~13 .lut_mask = 16'h5000;
defparam \uart_ctrler_inst|reg_recv_byte[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N30
cycloneive_lcell_comb \uart_ctrler_inst|reg_recv_byte[2]~15 (
// Equation(s):
// \uart_ctrler_inst|reg_recv_byte[2]~15_combout  = (\uart_ctrler_inst|uart_rx_time_cnt [1] & ((\uart_ctrler_inst|reg_recv_byte[1]~13_combout  & (\rx~input_o )) # (!\uart_ctrler_inst|reg_recv_byte[1]~13_combout  & ((\uart_ctrler_inst|reg_recv_byte [2]))))) # 
// (!\uart_ctrler_inst|uart_rx_time_cnt [1] & (((\uart_ctrler_inst|reg_recv_byte [2]))))

	.dataa(\uart_ctrler_inst|uart_rx_time_cnt [1]),
	.datab(\rx~input_o ),
	.datac(\uart_ctrler_inst|reg_recv_byte [2]),
	.datad(\uart_ctrler_inst|reg_recv_byte[1]~13_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|reg_recv_byte[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|reg_recv_byte[2]~15 .lut_mask = 16'hD8F0;
defparam \uart_ctrler_inst|reg_recv_byte[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N31
dffeas \uart_ctrler_inst|reg_recv_byte[2] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|reg_recv_byte[2]~15_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|reg_recv_byte [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|reg_recv_byte[2] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|reg_recv_byte[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N24
cycloneive_lcell_comb \uart_ctrler_inst|rx_byte[2]~7 (
// Equation(s):
// \uart_ctrler_inst|rx_byte[2]~7_combout  = !\uart_ctrler_inst|reg_recv_byte [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_ctrler_inst|reg_recv_byte [2]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|rx_byte[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|rx_byte[2]~7 .lut_mask = 16'h00FF;
defparam \uart_ctrler_inst|rx_byte[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N17
dffeas \uart_ctrler_inst|rx_byte[2] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_ctrler_inst|rx_byte[2]~7_combout ),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_ctrler_inst|always12~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|rx_byte [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|rx_byte[2] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|rx_byte[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N28
cycloneive_lcell_comb \uart_ctrler_inst|reg_tran_byte[2]~feeder (
// Equation(s):
// \uart_ctrler_inst|reg_tran_byte[2]~feeder_combout  = \uart_ctrler_inst|rx_byte [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_ctrler_inst|rx_byte [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_ctrler_inst|reg_tran_byte[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|reg_tran_byte[2]~feeder .lut_mask = 16'hF0F0;
defparam \uart_ctrler_inst|reg_tran_byte[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N29
dffeas \uart_ctrler_inst|reg_tran_byte[2] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|reg_tran_byte[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_ctrler_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|reg_tran_byte [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|reg_tran_byte[2] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|reg_tran_byte[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N0
cycloneive_lcell_comb \uart_ctrler_inst|reg_recv_byte[1]~14 (
// Equation(s):
// \uart_ctrler_inst|reg_recv_byte[1]~14_combout  = (\uart_ctrler_inst|uart_rx_time_cnt [1] & (((\uart_ctrler_inst|reg_recv_byte [1])))) # (!\uart_ctrler_inst|uart_rx_time_cnt [1] & ((\uart_ctrler_inst|reg_recv_byte[1]~13_combout  & (\rx~input_o )) # 
// (!\uart_ctrler_inst|reg_recv_byte[1]~13_combout  & ((\uart_ctrler_inst|reg_recv_byte [1])))))

	.dataa(\uart_ctrler_inst|uart_rx_time_cnt [1]),
	.datab(\rx~input_o ),
	.datac(\uart_ctrler_inst|reg_recv_byte [1]),
	.datad(\uart_ctrler_inst|reg_recv_byte[1]~13_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|reg_recv_byte[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|reg_recv_byte[1]~14 .lut_mask = 16'hE4F0;
defparam \uart_ctrler_inst|reg_recv_byte[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N1
dffeas \uart_ctrler_inst|reg_recv_byte[1] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|reg_recv_byte[1]~14_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|reg_recv_byte [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|reg_recv_byte[1] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|reg_recv_byte[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N22
cycloneive_lcell_comb \uart_ctrler_inst|rx_byte[1]~6 (
// Equation(s):
// \uart_ctrler_inst|rx_byte[1]~6_combout  = !\uart_ctrler_inst|reg_recv_byte [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_ctrler_inst|reg_recv_byte [1]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|rx_byte[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|rx_byte[1]~6 .lut_mask = 16'h00FF;
defparam \uart_ctrler_inst|rx_byte[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N13
dffeas \uart_ctrler_inst|rx_byte[1] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_ctrler_inst|rx_byte[1]~6_combout ),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_ctrler_inst|always12~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|rx_byte [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|rx_byte[1] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|rx_byte[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N19
dffeas \uart_ctrler_inst|reg_tran_byte[1] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_ctrler_inst|rx_byte [1]),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_ctrler_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|reg_tran_byte [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|reg_tran_byte[1] .is_wysiwyg = "true";
defparam \uart_ctrler_inst|reg_tran_byte[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N18
cycloneive_lcell_comb \uart_ctrler_inst|Selector0~8 (
// Equation(s):
// \uart_ctrler_inst|Selector0~8_combout  = (\uart_ctrler_inst|uart_tx_time_cnt [2]) # ((\uart_ctrler_inst|uart_tx_time_cnt [0] & (\uart_ctrler_inst|reg_tran_byte [2])) # (!\uart_ctrler_inst|uart_tx_time_cnt [0] & ((\uart_ctrler_inst|reg_tran_byte [1]))))

	.dataa(\uart_ctrler_inst|uart_tx_time_cnt [2]),
	.datab(\uart_ctrler_inst|reg_tran_byte [2]),
	.datac(\uart_ctrler_inst|reg_tran_byte [1]),
	.datad(\uart_ctrler_inst|uart_tx_time_cnt [0]),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Selector0~8_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Selector0~8 .lut_mask = 16'hEEFA;
defparam \uart_ctrler_inst|Selector0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N22
cycloneive_lcell_comb \uart_ctrler_inst|Selector0~9 (
// Equation(s):
// \uart_ctrler_inst|Selector0~9_combout  = (!\uart_ctrler_inst|Selector0~8_combout  & (\uart_ctrler_inst|uart_tx_time_cnt [1] & (!\uart_ctrler_inst|uart_tx_time_cnt [3] & \uart_ctrler_inst|Equal2~4_combout )))

	.dataa(\uart_ctrler_inst|Selector0~8_combout ),
	.datab(\uart_ctrler_inst|uart_tx_time_cnt [1]),
	.datac(\uart_ctrler_inst|uart_tx_time_cnt [3]),
	.datad(\uart_ctrler_inst|Equal2~4_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Selector0~9_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Selector0~9 .lut_mask = 16'h0400;
defparam \uart_ctrler_inst|Selector0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N16
cycloneive_lcell_comb \uart_ctrler_inst|Selector0~10 (
// Equation(s):
// \uart_ctrler_inst|Selector0~10_combout  = (\uart_ctrler_inst|Selector0~9_combout ) # ((\uart_ctrler_inst|Equal2~4_combout  & ((\uart_ctrler_inst|Selector0~5_combout ) # (\uart_ctrler_inst|Selector0~7_combout ))))

	.dataa(\uart_ctrler_inst|Selector0~5_combout ),
	.datab(\uart_ctrler_inst|Selector0~7_combout ),
	.datac(\uart_ctrler_inst|Selector0~9_combout ),
	.datad(\uart_ctrler_inst|Equal2~4_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Selector0~10_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Selector0~10 .lut_mask = 16'hFEF0;
defparam \uart_ctrler_inst|Selector0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N6
cycloneive_lcell_comb \uart_ctrler_inst|Selector0~11 (
// Equation(s):
// \uart_ctrler_inst|Selector0~11_combout  = (\uart_ctrler_inst|Equal11~0_combout ) # ((\uart_ctrler_inst|Equal2~8_combout  & \uart_ctrler_inst|Selector0~10_combout ))

	.dataa(\uart_ctrler_inst|Equal2~8_combout ),
	.datab(gnd),
	.datac(\uart_ctrler_inst|Equal11~0_combout ),
	.datad(\uart_ctrler_inst|Selector0~10_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|Selector0~11_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|Selector0~11 .lut_mask = 16'hFAF0;
defparam \uart_ctrler_inst|Selector0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N4
cycloneive_lcell_comb \uart_ctrler_inst|tx~0 (
// Equation(s):
// \uart_ctrler_inst|tx~0_combout  = (\uart_ctrler_inst|always3~0_combout  & (!\uart_ctrler_inst|Selector0~3_combout  & ((!\uart_ctrler_inst|Selector0~11_combout )))) # (!\uart_ctrler_inst|always3~0_combout  & (((\uart_ctrler_inst|tx~q ))))

	.dataa(\uart_ctrler_inst|Selector0~3_combout ),
	.datab(\uart_ctrler_inst|always3~0_combout ),
	.datac(\uart_ctrler_inst|tx~q ),
	.datad(\uart_ctrler_inst|Selector0~11_combout ),
	.cin(gnd),
	.combout(\uart_ctrler_inst|tx~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_ctrler_inst|tx~0 .lut_mask = 16'h3074;
defparam \uart_ctrler_inst|tx~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N5
dffeas \uart_ctrler_inst|tx (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\uart_ctrler_inst|tx~0_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_ctrler_inst|tx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_ctrler_inst|tx .is_wysiwyg = "true";
defparam \uart_ctrler_inst|tx .power_up = "low";
// synopsys translate_on

assign tx = \tx~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
