// Seed: 2267715123
module module_0 (
    output tri1 id_0,
    output wire id_1,
    output wor id_2,
    input wand id_3,
    input uwire id_4,
    input tri0 id_5,
    output wor id_6,
    input tri1 id_7,
    input wor id_8,
    input tri0 id_9,
    input supply1 id_10
);
  assign id_0 = 1;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    output wor id_2,
    input supply1 id_3,
    input tri0 id_4,
    output uwire id_5,
    input wire id_6,
    input tri id_7,
    output tri0 id_8,
    output tri id_9,
    output tri id_10,
    input wor id_11
);
  assign id_5 = 1;
  nor (id_9, id_11, id_3, id_7, id_4, id_6);
  module_0(
      id_10, id_10, id_8, id_11, id_6, id_11, id_5, id_7, id_11, id_0, id_0
  );
endmodule
