library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;
use std.env.all;

entity testbench is

end entity testbench;

architecture testbench_imp of testbench is
	 --constant n : integer:=4;
    signal clockS : std_logic;
    signal reset    : std_logic;
    signal outputForcounter0    : std_logic_vector(3 downto 0);
    
    component counter is
		 GENERIC( n :INTEGER := 3 );
		 port (
				 clk		: in  std_logic;
				 rst		: in  std_logic;
				 output	: out std_logic_vector(n-1 downto 0)
				);
    end component;
  
begin
    ClockGenerator: process begin
        while true loop
            clockS <= '0';
            wait for 1 NS;
            clockS <= '1';
            wait for 1 NS;
        end loop;
        wait;
    end process ClockGenerator;  
	 
	 Stimulus: process begin
		  reset <= '0';
        wait for 400 NS;       
        finish(0);
    end process Stimulus;
    
   counter0 : counter GENERIC MAP(n => 3);
	port map (
	  clockS,
	  reset,
	  outputForcounter0
	);
end architecture testbench_imp;

