RV32I Multi-Cycle MCU with AMBA/APB Peripherals (UART/GPIO/GPO/GPI/RAM)

Top-level MCU integrating a multi-cycle RV32I CPU, an APB bus (Master/Decoder/Mux), and peripherals (RAM, GPO, GPI, GPIO, UART). Includes self-checking UART loopback testbenches and firmware snippets.

Board: (ì˜ˆì‹œ) Basys3 100 MHz
Tool: Vivado / ModelSim(Questa) / Verilator (ì‹œë®¬)
RTL: SystemVerilog

âœ¨ Features

CPU: RV32I ë©€í‹°ì‚¬ì´í´ ì½”ì–´
â€“ FSM: FETCHâ†’DECODEâ†’R_EXEâ†’I_EXEâ†’B_EXEâ†’LU_EXEâ†’AU_EXEâ†’J_EXEâ†’JL_EXEâ†’S_EXEâ†’S_MEMâ†’L_EXEâ†’L_MEMâ†’L_WB
â€“ RegFile x32, immExtend, 5-way RFWD Mux, ë¶„ê¸°/JAL/JALR, í•˜ë“œì™€ì´ì–´ë“œ x0

AMBA/APB:
â€“ APB_Master(IDLE/SETUP/ACCESS), APB_Decoder, APB_Mux
â€“ CPUì˜ ì›Œë“œ ì£¼ì†Œâ†’ë°”ì´íŠ¸ ì£¼ì†Œ ë³€í™˜(í•˜ìœ„ 2ë¹„íŠ¸ 00) ë‚´ì¥

Peripherals:
â€“ RAM: APB slave, 1-cycle ready (word addressing PADDR[11:2])
â€“ GPO/GPI/GPIO: ê°„ë‹¨í•œ CR/ODR/IDR ì¸í„°í˜ì´ìŠ¤, tri-state í¬í•¨
â€“ UART: 16Ã— oversampling, RX/TX FIFO(8-entry), rx_done 1-í´ë¡ í„ìŠ¤, tx_overrun sticky, ë””ë²„ê·¸ ë°”ì´íŠ¸(tx_byte_dbg)

MCU Top ë°ëª¨:
â€“ uart_tx_byte_dbgë¥¼ **ì™¸ë¶€ LED(gpo)**ë¡œ ë°”ë¡œ í‘œì‹œ (í”„ë ˆì„ ì‹œì‘ì— ë˜ì¹˜)
â€“ ROM $readmemh("code.mem")

ğŸ“ Repository Layout
rtl/
 â”œâ”€ MCU.sv                 # Top (ROM, CPU_RV32I, APB Master, RAM, GPO/GPI/GPIO/UART)
 â”œâ”€ CPU_RV32I.sv           # ControlUnit + DataPath
 â”œâ”€ ControlUnit.sv
 â”œâ”€ DataPath.sv
 â”œâ”€ ROM.sv
 â”œâ”€ APB_Master.sv
 â”œâ”€ APB_Decoder.sv
 â”œâ”€ APB_Mux.sv
 â”œâ”€ RAM.sv
 â”œâ”€ GPO_Periph.sv, GPI_periph.sv, GPIO_Periph.sv (+ APB_SlaveIntf_*)
 â”œâ”€ UART_Periph.sv         # APB_SlaveIntf_UART + uart_apb_core + FIFOs + baud/UART
 â”œâ”€ fifo.sv, register_file.sv, fifo_ctrl_unit.sv
 â””â”€ common (defines.sv, ì‘ì€ ìœ í‹¸)
sim/
 â”œâ”€ tb_UART_Periph.sv            # ìˆœìˆ˜ TB (í•¨ìˆ˜/íƒœìŠ¤í¬í˜•)
 â””â”€ tb_UART_Periph_onefile.sv    # interface+class all-in-one TB
fw/
 â””â”€ examples/uart_min.c          # ê°„ë‹¨í•œ íŒì›¨ì–´ ì˜ˆì œ
constraints/
 â””â”€ basys3.xdc                   # 100 MHz clock ì™¸ I/O (ë³´ë“œ ì‚¬ìš© ì‹œ)
code.mem                         # ROM ì´ˆê¸°í™” íŒŒì¼


íŒŒì¼ ëª…ì€ ì‹¤ì œ ë ˆí¬ êµ¬ì¡°ì— ë§ê²Œ ì¡°ì •í•˜ì„¸ìš”.

ğŸ—º Memory Map (APB)

ìƒìœ„ 12ë¹„íŠ¸ 0x100 ê³ ì • (0x1000_0000 ëŒ€ì—­). ë””ì½”ë”ëŠ” ë°”ì´íŠ¸ ì£¼ì†Œ ê¸°ì¤€.

Region	Address Range	Device
0x0xxx	0x1000_0000â€“0x1000_0FFF	RAM
0x1xxx	0x1000_1000â€“0x1000_1FFF	GPO
0x2xxx	0x1000_2000â€“0x1000_2FFF	GPI
0x3xxx	0x1000_3000â€“0x1000_3FFF	GPIO
0x4xxx	0x1000_4000â€“0x1000_4FFF	UART

APB ë§ˆìŠ¤í„° ë‚´ë¶€ì—ì„œ CPUì˜ ì›Œë“œ ì£¼ì†Œ â†’ ë°”ì´íŠ¸ ì£¼ì†Œë¡œ ë³€í™˜:
addr_byte = {a_reg[31:2], 2'b00}

ğŸ§¾ Register Maps
UART (UART_BASE = 0x1000_4000)
Offset	Name	Access	Description
0x00	CR	R/W	CR[0]=uart_en (reset=1)
0x04	SR	R/W1C	{â€¦, tx_overrun_sticky[4], rx_done_sticky[3], tx_busy[2], tx_full[1], rx_empty[0]}
ì½ìœ¼ë©´ sticky í´ë¦¬ì–´
0x08	TXD	W	TX FIFO write (LSB 8b ìœ íš¨)
0x0C	RXD	R	RX FIFO read (LSB 8b ìœ íš¨)

ë””ë²„ê¹…: uart_apb_core.tx_byte_dbgëŠ” ì´ë²ˆ í”„ë ˆì„ì— ì‹¤ì œ ì†¡ì‹  ì‹œì‘í•œ ë°”ì´íŠ¸ë¥¼ ë˜ì¹˜ â†’ MCUì—ì„œ gpoë¡œ ë§¤í•‘í•˜ì—¬ LEDë¡œ í™•ì¸.

GPO (0x1000_1000)
Offset	Name	Access	Description
0x00	CR	R/W	ê° ë¹„íŠ¸ 1=ì¶œë ¥ í™œì„±
0x04	ODR	R/W	ì¶œë ¥ ë°ì´í„°
GPI (0x1000_2000)
Offset	Name	Access	Description
0x00	CR	R/W	ê° ë¹„íŠ¸ 1=ì…ë ¥ í—ˆìš©
0x04	IDR	R	ì…ë ¥ ë°ì´í„° (ì½ì„ ë•Œ ë¼ì¹˜ëœ ê°’ ë°˜í™˜)
GPIO (0x1000_3000)
Offset	Name	Access	Description
0x00	CR	R/W	1=ì¶œë ¥, 0=ì…ë ¥
0x04	ODR	R/W	ì¶œë ¥ ê°’
0x08	IDR	R	ì…ë ¥ ê°’
ğŸ”§ Build & Run
Simulation (Vivado/Questa)

sim/tb_UART_Periph.sv ë˜ëŠ” sim/tb_UART_Periph_onefile.svë¥¼ Topìœ¼ë¡œ ì„¤ì •

ë¹ ë¥¸ ì‹œë®¬ì„ ìœ„í•´ UART ë³´ì˜¤ë ˆì´íŠ¸ë¥¼ defparamìœ¼ë¡œ ì¡°ì •:

defparam U_DUT.U_CORE.U_BAUD_TICK.CLK_HZ = 50_000_000;
defparam U_DUT.U_CORE.U_BAUD_TICK.BAUD   = 1_000_000;
defparam U_DUT.U_CORE.U_BAUD_TICK.OS     = 16;


Run. TBëŠ” ëœë¤ ë°”ì´íŠ¸ë¥¼ loopbackìœ¼ë¡œ ë³´ë‚´ PASS/FAIL ìš”ì•½ì„ ì¶œë ¥í•©ë‹ˆë‹¤.

Synthesis on FPGA

rtl/MCU.svë¥¼ Topìœ¼ë¡œ ì„¤ì •í•˜ê³  constraints/basys3.xdc ì ìš©

ë³´ë“œ í•€ ë§¤í•‘: clk=100 MHz, rx/tx, LED/SWì— ë§ê²Œ ì—…ë°ì´íŠ¸

code.memì„ í”„ë¡œì íŠ¸ì— í¬í•¨ (ê¸°ë³¸ ROM í”„ë¡œê·¸ë¨)

ğŸ§ª Firmware Mini Example
#include <stdint.h>
#define APB_BASE_ADDR  0x10000000u
#define UART_BASE      (APB_BASE_ADDR + 0x00004000u)
#define UART_CR        (*(volatile uint32_t*)(UART_BASE + 0x00))
#define UART_SR        (*(volatile uint32_t*)(UART_BASE + 0x04))
#define UART_TXD       (*(volatile uint32_t*)(UART_BASE + 0x08))
// SR bit1 = tx_full

static inline void delay(volatile uint32_t n){ while(n--){} }

int main(void){
    UART_CR = 1u;            // enable (reset defaultë„ 1)
    delay(50000);

    for(;;){
        while (UART_SR & (1u<<1)) { /* tx_full==1ì´ë©´ ëŒ€ê¸° */ }
        UART_TXD = 'U';      // 0x55ê°€ LEDì— ê¹œë¹¡ì´ë©° í‘œì‹œë¨ (tx_byte_dbg)
        delay(200000);
    }
}


ë³´ë“œì—ì„œ â€˜Uâ€™ê°€ í„°ë¯¸ë„ì— ì°íˆì§€ ì•Šìœ¼ë©´:
â‘  CR=1 í™•ì¸ â‘¡ í„°ë¯¸ë„ì˜ CR/LF ì˜µì…˜ ì •ë¦¬ â‘¢ ë³´ì˜¤ë ˆì´íŠ¸/STOP_BITS ì¼ì¹˜ â‘£ TX FIFO tx_full ëŒ€ê¸° ë¡œì§ í™•ì¸

ğŸ§° Testbenches

tb_UART_Periph.sv: íƒœìŠ¤í¬ ê¸°ë°˜, APB 1-ì‚¬ì´í´ ACCESS ë³´ì¥, loopbackë¡œ 50ë°”ì´íŠ¸ ì†¡ìˆ˜ì‹ /ê²€ì¦

tb_UART_Periph_onefile.sv: interface + class íŒ¨í‚¤ì§€ í•œ íŒŒì¼, ë™ì¼ ì‹œë‚˜ë¦¬ì˜¤

ê³µí†µ ìœ í‹¸: purge_rx_fifo, wait_rx_empty/nonempty, SR helper í•¨ìˆ˜

ğŸ§  Design Notes

ì£¼ì†Œ ì •ë ¬: CPUëŠ” ì›Œë“œ ì£¼ì†Œë¡œ ìƒê°í•˜ê³ , APB ë§ˆìŠ¤í„°ê°€ ë°”ì´íŠ¸ ì£¼ì†Œë¡œ ë³€í™˜í•˜ì—¬ ìŠ¬ë ˆì´ë¸Œë“¤ì— ì „ë‹¬

RAM: PADDR[11:2]ë¡œ ì›Œë“œ ì¸ë±ì‹± (1-cycle ready)

UART RX: 16Ã— ì˜¤ë²„ìƒ˜í”Œ, START ì¤‘ê°„ì—ì„œ ì •ë ¬, ê° ë¹„íŠ¸ ë§ë¯¸(==15) ìƒ˜í”Œ â†’ ì¤‘ì•™ ìƒ˜í”Œë§ ë³´ì¥

rx_done: 1-í´ë¡ í„ìŠ¤. APB ì¸í„°í˜ì´ìŠ¤ì—ì„œ sticky statusë¡œ ë¯¸ëŸ¬/í´ë¦¬ì–´ (read ë˜ëŠ” W1C)

tx_byte_dbg: w_tx_start ì‹œì ì˜ ë°”ì´íŠ¸ë¥¼ ë˜ì¹˜ â†’ í”„ë ˆì„ ì „ì²´ ë™ì•ˆ ì•ˆì •ì ìœ¼ë¡œ LEDì— ë…¸ì¶œ

ğŸ§© Known Issues / Troubleshooting

ë³´ë“œ/ì‹œë®¬ ì°¨ì´

í„°ë¯¸ë„ ê°œí–‰ ì˜µì…˜(CR/LF) ì°¨ì´ë¡œ ì—ì½”/LED íŒ¨í„´ ìƒì´ â†’ íŒì›¨ì–´ì—ì„œ ê°œí–‰ ì²˜ë¦¬ ê³ ì •

UART_CR=1 ì´ˆê¸°í™” í•„ìˆ˜ (reset ê¸°ë³¸ 1ì´ì§€ë§Œ ëª…ì‹œ ì¶”ì²œ)

TXê°€ ì•ˆ ë‚˜ê°

tx_full ìƒíƒœì—ì„œ ì“°ë©´ tx_overrun_sticky ì„¸íŠ¸ â†’ SR ì½ê¸° ë˜ëŠ” W1Cë¡œ í´ë¦¬ì–´

ë³´ì˜¤ë ˆì´íŠ¸/STOP_BITS, í´ëŸ­ ì •í™•ë„ í™•ì¸

LED ë¯¸í‘œì‹œ

MCUì—ì„œ ìµœì¢… assign gpo = uart_tx_byte_dbg; í™•ì¸ (LED Active-Lowì´ë©´ ~ í•„ìš”)

ğŸš§ Roadmap

RV32M(ê³±ì…ˆ/ë‚˜ëˆ—ì…ˆ) í™•ì¥

ë°ì´í„°/ì œì–´ hazard ëŒ€ì‘ íŒŒì´í”„ë¼ì¸ ì½”ì–´ (forwarding/HDU)

ìºì‹œ ë˜ëŠ” TCM, DMA

UART íŒŒë¼ë¯¸í„° ëŸ°íƒ€ì„ ì„¤ì • (BAUD, STOP_BITS) + í”„ë ˆì´ë° ì—ëŸ¬ ê²€ì¶œ

ğŸ“œ License

MIT (ì›í•˜ë©´ ë‹¤ë¥¸ ë¼ì´ì„ ìŠ¤ë¡œ ë³€ê²½)

ğŸ™Œ Acknowledgements

í…ŒìŠ¤íŠ¸/ë””ë²„ê¹… ë¡œê·¸ ë° íŒŒí˜• ë¶„ì„, ë³´ë“œ bring-up ì´ìŠˆ ì •ë¦¬: @LeeDongGwan

ë¹ ë¥¸ ì‹œì‘ ì²´í¬ë¦¬ìŠ¤íŠ¸

 code.mem í¬í•¨ë˜ì—ˆëŠ”ì§€

 ë³´ë“œ í•€/XDC ìµœì‹ í™”

 í„°ë¯¸ë„ BAUD/ê°œí–‰ ì˜µì…˜ ì¼ì¹˜

 UART_CR=1 ì„¤ì •

 ì‹œë®¬ì—ì„  baud defparamìœ¼ë¡œ ê°€ì†
