

================================================================
== Vitis HLS Report for 'vel_der_Pipeline_sqrt_loop'
================================================================
* Date:           Sun May 14 17:33:46 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  9.219 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       83|       83|  4.150 us|  4.150 us|   83|   83|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sqrt_loop  |       81|       81|         1|          1|          4|    81|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_Repl2_s = alloca i32 1"   --->   Operation 4 'alloca' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 5 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%A_V = alloca i32 1"   --->   Operation 6 'alloca' 'A_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln73_read = read i161 @_ssdm_op_Read.ap_auto.i161, i161 %sext_ln73"   --->   Operation 8 'read' 'sext_ln73_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln73_cast = sext i161 %sext_ln73_read"   --->   Operation 9 'sext' 'sext_ln73_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i160 0, i160 %A_V"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i162 %sext_ln73_cast, i162 %p_Val2_s"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i81 0, i81 %p_Repl2_s"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZlSILi162ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 9.21>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [src/headers/fxp_sqrt.h:85]   --->   Operation 15 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.48ns)   --->   "%icmp_ln85 = icmp_eq  i7 %i_1, i7 81" [src/headers/fxp_sqrt.h:85]   --->   Operation 16 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 81, i64 81, i64 81"   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.87ns)   --->   "%i_2 = add i7 %i_1, i7 1" [src/headers/fxp_sqrt.h:85]   --->   Operation 18 'add' 'i_2' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %_ZlSILi162ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i.split_ifconv, void %_Z8fxp_sqrtILi81ELi21ELi162ELi42EEvR9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EERS0_IXT1_EXT2_ELS1_5ELS2_3ELi0EE.exit.exitStub" [src/headers/fxp_sqrt.h:85]   --->   Operation 19 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_Repl2_load_1 = load i81 %p_Repl2_s"   --->   Operation 20 'load' 'p_Repl2_load_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_Val2_load = load i162 %p_Val2_s"   --->   Operation 21 'load' 'p_Val2_load' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%A_V_load = load i160 %A_V"   --->   Operation 22 'load' 'A_V_load' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_12" [src/headers/fxp_sqrt.h:86]   --->   Operation 23 'specpipeline' 'specpipeline_ln86' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln1016 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11"   --->   Operation 24 'specloopname' 'specloopname_ln1016' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp3 = partselect i2 @_ssdm_op_PartSelect.i2.i162.i32.i32, i162 %p_Val2_load, i32 160, i32 161"   --->   Operation 25 'partselect' 'tmp3' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_2 = bitconcatenate i162 @_ssdm_op_BitConcatenate.i162.i160.i2, i160 %A_V_load, i2 %tmp3"   --->   Operation 26 'bitconcatenate' 'p_Result_2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%X_V = shl i162 %p_Val2_load, i162 2"   --->   Operation 27 'shl' 'X_V' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln312 = trunc i81 %p_Repl2_load_1"   --->   Operation 28 'trunc' 'trunc_ln312' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i_op_assign = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %trunc_ln312, i2 1"   --->   Operation 29 'bitconcatenate' 'i_op_assign' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i64 %i_op_assign"   --->   Operation 30 'zext' 'zext_ln75' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (6.34ns)   --->   "%T_V = sub i162 %p_Result_2, i162 %zext_ln75"   --->   Operation 31 'sub' 'T_V' <Predicate = (!icmp_ln85)> <Delay = 6.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 6.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node Q_V_1)   --->   "%trunc_ln1027 = trunc i81 %p_Repl2_load_1"   --->   Operation 32 'trunc' 'trunc_ln1027' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node Q_V_1)   --->   "%Q_V_2 = shl i81 %p_Repl2_load_1, i81 1"   --->   Operation 33 'shl' 'Q_V_2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i162.i32, i162 %T_V, i32 161"   --->   Operation 34 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node Q_V_1)   --->   "%p_Result_3 = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i80.i1, i80 %trunc_ln1027, i1 1"   --->   Operation 35 'bitconcatenate' 'p_Result_3' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.04ns) (out node of the LUT)   --->   "%Q_V_1 = select i1 %p_Result_s, i81 %Q_V_2, i81 %p_Result_3"   --->   Operation 36 'select' 'Q_V_1' <Predicate = (!icmp_ln85)> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln642 = trunc i160 %A_V_load"   --->   Operation 37 'trunc' 'trunc_ln642' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i160 @_ssdm_op_BitConcatenate.i160.i158.i2, i158 %trunc_ln642, i2 %tmp3"   --->   Operation 38 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln642_1 = trunc i162 %T_V"   --->   Operation 39 'trunc' 'trunc_ln642_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.28ns)   --->   "%A_V_3 = select i1 %p_Result_s, i160 %tmp_7, i160 %trunc_ln642_1"   --->   Operation 40 'select' 'A_V_3' <Predicate = (!icmp_ln85)> <Delay = 1.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln85 = store i7 %i_2, i7 %i" [src/headers/fxp_sqrt.h:85]   --->   Operation 41 'store' 'store_ln85' <Predicate = (!icmp_ln85)> <Delay = 1.58>
ST_2 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln85 = store i160 %A_V_3, i160 %A_V" [src/headers/fxp_sqrt.h:85]   --->   Operation 42 'store' 'store_ln85' <Predicate = (!icmp_ln85)> <Delay = 1.58>
ST_2 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln85 = store i162 %X_V, i162 %p_Val2_s" [src/headers/fxp_sqrt.h:85]   --->   Operation 43 'store' 'store_ln85' <Predicate = (!icmp_ln85)> <Delay = 1.58>
ST_2 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln85 = store i81 %Q_V_1, i81 %p_Repl2_s" [src/headers/fxp_sqrt.h:85]   --->   Operation 44 'store' 'store_ln85' <Predicate = (!icmp_ln85)> <Delay = 1.58>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln85 = br void %_ZlSILi162ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i" [src/headers/fxp_sqrt.h:85]   --->   Operation 45 'br' 'br_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_Repl2_load = load i81 %p_Repl2_s"   --->   Operation 46 'load' 'p_Repl2_load' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i81P0A, i81 %Q_V_2_out, i81 %p_Repl2_load"   --->   Operation 47 'write' 'write_ln0' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln85)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'i' [9]  (1.59 ns)

 <State 2>: 9.22ns
The critical path consists of the following:
	'load' operation ('p_Repl2_load_1') on local variable '__Repl2__' [21]  (0 ns)
	'sub' operation ('T.V') [32]  (6.35 ns)
	'select' operation ('A.V') [41]  (1.28 ns)
	'store' operation ('store_ln85', src/headers/fxp_sqrt.h:85) of variable 'A.V' on local variable 'A.V' [43]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
