// Seed: 3462548474
module module_0 #(
    parameter id_12 = 32'd40,
    parameter id_19 = 32'd78,
    parameter id_23 = 32'd59
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  uwire id_5;
  ;
  assign id_5 = 1;
  parameter id_6 = 1;
  wand id_7;
  parameter id_8 = id_6;
  wire id_9;
  tri1 id_10, id_11;
  wire _id_12;
  id_13.id_14(
      -1
  );
  reg   id_15;
  logic id_16;
  ;
  supply1 id_17 = -1'b0 - id_12 * 1;
  integer [-1 : -1] id_18 = 1;
  logic [7:0] _id_19, id_20, id_21, id_22, _id_23, id_24, id_25, id_26, id_27, id_28, id_29;
  wire [-1 'd0 : id_23] id_30;
  parameter id_31 = -1;
  always
  fork
    id_15 = id_21;
  join
  always id_15 <= -1;
  wire id_32;
  assign id_7 = -1;
  localparam id_33 = -1, id_34 = id_31, id_35 = id_15;
  logic id_36;
  ;
  localparam id_37 = id_8[(id_12)];
  parameter id_38 = id_37;
  wire id_39;
  assign id_11 = -1'b0 < 1;
endmodule
module module_1 #(
    parameter id_8 = 32'd84
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8
);
  inout wire _id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire [1 : -1] id_9;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_1
  );
  assign modCall_1.id_15 = 0;
  wire [id_8 : -1] id_10;
endmodule
