-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             r0678912@amazone.esat.kuleuven.be                   
-- Generated date:           Tue Jul 20 21:57:55 CEST 2021                       

Solution Settings: mac.v7
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/mac.cpp
      $PROJECT_HOME/mac.h
        $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_channel.h
      $MGC_HOME/shared/include/mc_scverify.h
    $PROJECT_HOME/tb.cpp
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /mac/core                          10       1          1            0  0          
    Design Total:                      10       1          1            0  1          
    
  Bill Of Materials (Datapath)
    Component Name                 Area Score Delay Post Alloc Post Assign 
    ------------------------------ ---------- ----- ---------- -----------
    [Lib: ccs_ioport]                                                      
    ccs_in(1,8)                         0.000 0.000          1           1 
    ccs_in(2,8)                         0.000 0.000          1           1 
    ccs_in(3,16)                        0.000 0.000          1           1 
    ccs_out(4,16)                       0.000 0.000          1           1 
    [Lib: mgc_ioport]                                                      
    mgc_io_sync(0)                      0.000 0.000          4           4 
    [Lib: nangate-45nm_beh]                                                
    mgc_add(16,0,16,0,16,4)            68.120 1.183          1           1 
    mgc_mul(8,0,8,0,16,4)             290.380 1.085          1           1 
    mgc_reg_pos(1,0,0,1,1,0,0,4)        6.375 0.087          0           1 
    mgc_reg_pos(16,0,0,1,1,0,0,4)     102.000 0.087          0           1 
                                                                           
    TOTAL AREA (After Assignment):    466.875                              
    
  Area Scores
                      Post-Scheduling  Post-DP & FSM Post-Assignment 
    ----------------- --------------- -------------- ---------------
    Total Area Score:    460.5          466.9           466.9        
    Total Reg:           102.0  (22%)   108.4  (23%)    108.4  (23%) 
                                                                     
    DataPath:            460.5 (100%)   466.9 (100%)    466.9 (100%) 
      MUX:                 0.0            0.0             0.0        
      FUNC:              358.5  (78%)   358.5  (77%)    358.5  (77%) 
      LOGIC:               0.0            0.0             0.0        
      BUFFER:              0.0            0.0             0.0        
      MEM:                 0.0            0.0             0.0        
      ROM:                 0.0            0.0             0.0        
      REG:               102.0  (22%)   108.4  (23%)    108.4  (23%) 
                                                                     
    
    FSM:                   0.0            0.0             0.0        
      FSM-REG:             0.0            0.0             0.0        
      FSM-COMB:            0.0            0.0             0.0        
                                                                     
    
  Register-to-Variable Mappings
    Register                            Size(bits) Gated Register CG Opt Done Variables                                             
    ----------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    data_out:rsci.idat                          16                            data_out:rsci.idat                                    
    reg(data_out:rsc.triosy:obj.ld).cse          1                            reg(data_out:rsc.triosy:obj.ld).cse                   
                                                                                                                                    
    Total:                                      17              0           0 (Total Gating Ratio: 0.00, CG Opt Gating Ratio: 0.00) 
    
  Timing Report
    Critical Path
      Max Delay:  2.2678320000000003
      Slack:      7.732168
      
      Path                                Startpoint                        Endpoint                         Delay  Slack  
      ----------------------------------- --------------------------------- -------------------------------- ------ ------
      1                                   mac:core/data_in0:rsc.dat         mac:core/reg(data_out:rsci.idat) 2.2678 7.7322 
                                                                                                                           
        Instance                          Component                                                          Delta  Delay  
        --------                          ---------                                                          -----  -----  
        mac:core/data_in0:rsc.dat                                                                            0.0000 0.0000 
        mac:core/data_in0:rsci            ccs_in_v1_1_8                                                      0.0000 0.0000 
        mac:core/data_in0:rsci.idat                                                                          0.0000 0.0000 
        mac:core/mul                      mgc_mul_8_0_8_0_16_4                                               1.0852 1.0852 
        mac:core/mul.itm                                                                                     0.0000 1.0852 
        mac:core/acc                      mgc_addc_16_0_16_0_16_4                                            1.1826 2.2678 
        mac:core/acc.itm                                                                                     0.0000 2.2678 
        mac:core/reg(data_out:rsci.idat)  mgc_reg_pos_16_0_0_1_1_0_0_4                                       0.0000 2.2678 
                                                                                                                           
      2                                   mac:core/data_in1:rsc.dat         mac:core/reg(data_out:rsci.idat) 2.2678 7.7322 
                                                                                                                           
        Instance                          Component                                                          Delta  Delay  
        --------                          ---------                                                          -----  -----  
        mac:core/data_in1:rsc.dat                                                                            0.0000 0.0000 
        mac:core/data_in1:rsci            ccs_in_v1_2_8                                                      0.0000 0.0000 
        mac:core/data_in1:rsci.idat                                                                          0.0000 0.0000 
        mac:core/mul                      mgc_mul_8_0_8_0_16_4                                               1.0852 1.0852 
        mac:core/mul.itm                                                                                     0.0000 1.0852 
        mac:core/acc                      mgc_addc_16_0_16_0_16_4                                            1.1826 2.2678 
        mac:core/acc.itm                                                                                     0.0000 2.2678 
        mac:core/reg(data_out:rsci.idat)  mgc_reg_pos_16_0_0_1_1_0_0_4                                       0.0000 2.2678 
                                                                                                                           
      3                                   mac:core/data_psum:rsc.dat        mac:core/reg(data_out:rsci.idat) 1.1826 8.8174 
                                                                                                                           
        Instance                          Component                                                          Delta  Delay  
        --------                          ---------                                                          -----  -----  
        mac:core/data_psum:rsc.dat                                                                           0.0000 0.0000 
        mac:core/data_psum:rsci           ccs_in_v1_3_16                                                     0.0000 0.0000 
        mac:core/data_psum:rsci.idat                                                                         0.0000 0.0000 
        mac:core/acc                      mgc_addc_16_0_16_0_16_4                                            1.1826 1.1826 
        mac:core/acc.itm                                                                                     0.0000 1.1826 
        mac:core/reg(data_out:rsci.idat)  mgc_reg_pos_16_0_0_1_1_0_0_4                                       0.0000 1.1826 
                                                                                                                           
      4                                   mac:core/data_psum:rsc.triosy:obj mac/data_psum:rsc.triosy.lz      0.0870 9.9130 
                                                                                                                           
        Instance                          Component                                                          Delta  Delay  
        --------                          ---------                                                          -----  -----  
        mac:core/data_psum:rsc.triosy:obj mgc_io_sync_v2_0                                                   0.0870 0.0870 
        mac:core/data_psum:rsc.triosy.lz                                                                     0.0000 0.0870 
        mac/data_psum:rsc.triosy.lz                                                                          0.0000 0.0870 
                                                                                                                           
      5                                   mac:core/data_in0:rsc.triosy:obj  mac/data_in0:rsc.triosy.lz       0.0870 9.9130 
                                                                                                                           
        Instance                          Component                                                          Delta  Delay  
        --------                          ---------                                                          -----  -----  
        mac:core/data_in0:rsc.triosy:obj  mgc_io_sync_v2_0                                                   0.0870 0.0870 
        mac:core/data_in0:rsc.triosy.lz                                                                      0.0000 0.0870 
        mac/data_in0:rsc.triosy.lz                                                                           0.0000 0.0870 
                                                                                                                           
      6                                   mac:core/data_out:rsc.triosy:obj  mac/data_out:rsc.triosy.lz       0.0870 9.9130 
                                                                                                                           
        Instance                          Component                                                          Delta  Delay  
        --------                          ---------                                                          -----  -----  
        mac:core/data_out:rsc.triosy:obj  mgc_io_sync_v2_0                                                   0.0870 0.0870 
        mac:core/data_out:rsc.triosy.lz                                                                      0.0000 0.0870 
        mac/data_out:rsc.triosy.lz                                                                           0.0000 0.0870 
                                                                                                                           
      7                                   mac:core/data_in1:rsc.triosy:obj  mac/data_in1:rsc.triosy.lz       0.0870 9.9130 
                                                                                                                           
        Instance                          Component                                                          Delta  Delay  
        --------                          ---------                                                          -----  -----  
        mac:core/data_in1:rsc.triosy:obj  mgc_io_sync_v2_0                                                   0.0870 0.0870 
        mac:core/data_in1:rsc.triosy.lz                                                                      0.0000 0.0870 
        mac/data_in1:rsc.triosy.lz                                                                           0.0000 0.0870 
                                                                                                                           
      8                                   mac:core/reg(data_out:rsci.idat)  mac/data_out:rsc.dat             0.0870 9.9130 
                                                                                                                           
        Instance                          Component                                                          Delta  Delay  
        --------                          ---------                                                          -----  -----  
        mac:core/reg(data_out:rsci.idat)  mgc_reg_pos_16_0_0_1_1_0_0_4                                       0.0870 0.0870 
        mac:core/data_out:rsci.idat                                                                          0.0000 0.0870 
        mac:core/data_out:rsci            ccs_out_v1_4_16                                                    0.0000 0.0870 
        mac:core/data_out:rsc.dat                                                                            0.0000 0.0870 
        mac/data_out:rsc.dat                                                                                 0.0000 0.0870 
                                                                                                                           
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                 Port                      Slack (Delay) Messages 
      ---------------------------------------- ----------------------- ------- ------- --------
      mac:core/reg(data_out:rsc.triosy:obj.ld) 1#6                     10.0000  0.0000          
      mac:core/reg(data_out:rsci.idat)         acc.itm                  7.7322  2.2678          
      mac                                      data_in0:rsc.triosy.lz   9.9130  0.0870          
      mac                                      data_in1:rsc.triosy.lz   9.9130  0.0870          
      mac                                      data_psum:rsc.triosy.lz  9.9130  0.0870          
      mac                                      data_out:rsc.dat         9.9130  0.0870          
      mac                                      data_out:rsc.triosy.lz   9.9130  0.0870          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                   16     1 
    mul                          
    -                   16     1 
    read_port                    
    -                    8     2 
    -                   16     1 
    read_sync                    
    -                    0     4 
    reg                          
    -                   16     1 
    -                    1     1 
    write_port                   
    -                    0     1 
    
  End of Report
