$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 17 # encoded_in [16:0] $end
  $var wire 1 $ enable $end
  $var wire 5 % bcd_out [4:0] $end
  $scope module encoder $end
   $var wire 17 # encoded_in [16:0] $end
   $var wire 1 $ enable $end
   $var wire 5 % bcd_out [4:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000000000001 #
1$
b00000 %
#10
b00000000000000010 #
0$
#20
b00000000000000100 #
1$
b00010 %
#30
b00000000000001000 #
0$
b00000 %
#40
b00000000000010000 #
1$
b00100 %
#50
b00000000000100000 #
0$
b00000 %
#60
b00000000001000000 #
1$
b00110 %
#70
b00000000010000000 #
0$
b00000 %
#80
b00000000100000000 #
1$
b01000 %
#90
b00000001000000000 #
0$
b00000 %
#100
b00000010000000000 #
1$
b01010 %
#110
b00000100000000000 #
0$
b00000 %
#120
b00001000000000000 #
1$
b01100 %
#130
b00010000000000000 #
0$
b00000 %
#140
b00100000000000000 #
1$
b01110 %
#150
b01000000000000000 #
0$
b00000 %
#160
b10000000000000000 #
1$
#170
b00000000000000000 #
0$
#180
b00000000000000000 #
1$
#190
b00000000000000000 #
0$
