<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="compile_source_files" title="Design Files Read" column_number="2">
        <column_headers>
            <data>File Name</data>
            <data>File Type</data>
        </column_headers>
        <row>
            <data>D:/panguprj/tinydram/source/perips/rom.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/panguprj/tinydram/source/perips/gpio.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/panguprj/tinydram/source/core/csr_reg.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/panguprj/tinydram/source/utils/full_handshake_tx.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/panguprj/tinydram/source/core/ifu.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/panguprj/tinydram/source/core/exu_mem.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/panguprj/tinydram/source/core/exu_alu_datapath.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/panguprj/tinydram/source/perips/ram.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/panguprj/tinydram/source/sys_bus/rib.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/panguprj/tinydram/source/core/exu_commit.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/panguprj/tinydram/source/core/ifu_idu.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/panguprj/tinydram/source/core/idu_exu.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/panguprj/tinydram/source/utils/gen_ram.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/panguprj/tinydram/source/core/gpr_reg.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/panguprj/tinydram/source/utils/vld_rdy.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/panguprj/tinydram/source/debug/jtag_top.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/panguprj/tinydram/source/debug/jtag_dm.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/panguprj/tinydram/source/core/idu.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/panguprj/tinydram/source/core/tinyriscv_core.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/panguprj/tinydram/source/utils/full_handshake_rx.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/panguprj/tinydram/source/utils/gen_buf.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/panguprj/tinydram/source/core/divider.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/panguprj/tinydram/source/perips/timer.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/panguprj/tinydram/source/perips/uart.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/panguprj/tinydram/source/core/rst_ctrl.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/panguprj/tinydram/source/core/pipe_ctrl.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/panguprj/tinydram/source/utils/gen_dff.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/panguprj/tinydram/source/core/exu_dispatch.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/panguprj/tinydram/source/core/exu_muldiv.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/panguprj/tinydram/source/core/clint.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/panguprj/tinydram/source/debug/jtag_driver.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/panguprj/tinydram/source/core/exu.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/panguprj/tinydram/source/top.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/panguprj/tinydram/ipcore/ram1/ram1.idf</data>
            <data>IP</data>
        </row>
        <row>
            <data>D:/panguprj/tinydram/ipcore/ram2/ram2.idf</data>
            <data>IP</data>
        </row>
        <row>
            <data>D:/panguprj/tinydram/ipcore/pll/pll.idf</data>
            <data>IP</data>
        </row>
    </table>
    <table id="compile_runtime" title="Compile Runtime &amp; Memory" column_number="3">
        <column_headers>
            <data>Cpu Time (s)</data>
            <data>Real Time (s)</data>
            <data>Peak Memory (B)</data>
        </column_headers>
        <row>
            <data>4.26562</data>
            <data>10</data>
            <data>157,360,128</data>
        </row>
    </table>
    <table id="compile_messages" title="Compile Messages" column_number="1">
        <column_headers/>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Enable Verilog2k features and keywords</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/panguprj/tinydram/source/perips/rom.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/panguprj/tinydram/source/perips/rom.v(line number: 20)] Analyzing module rom (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/panguprj/tinydram/source/perips/gpio.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/panguprj/tinydram/source/perips/gpio.v(line number: 18)] Analyzing module gpio (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/csr_reg.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/panguprj/tinydram/source/core/csr_reg.v(line number: 20)] Analyzing module csr_reg (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/panguprj/tinydram/source/utils/full_handshake_tx.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/panguprj/tinydram/source/utils/full_handshake_tx.v(line number: 23)] Analyzing module full_handshake_tx (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/ifu.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/panguprj/tinydram/source/core/ifu.v(line number: 20)] Analyzing module ifu (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 20)] Analyzing module tinyriscv_soc_top (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/exu_mem.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/panguprj/tinydram/source/core/exu_mem.v(line number: 20)] Analyzing module exu_mem (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/exu_alu_datapath.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/panguprj/tinydram/source/core/exu_alu_datapath.v(line number: 23)] Analyzing module exu_alu_datapath (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/panguprj/tinydram/source/perips/ram.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Public-4030: File 'D:/panguprj/tinydram/source/perips/../core/defines.v' has been added. It is skipped.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/panguprj/tinydram/source/perips/ram.v(line number: 20)] Analyzing module ram (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/panguprj/tinydram/source/sys_bus/rib.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 19)] Analyzing module rib (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/exu_commit.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/panguprj/tinydram/source/core/exu_commit.v(line number: 20)] Analyzing module exu_commit (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/ifu_idu.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/panguprj/tinydram/source/core/ifu_idu.v(line number: 20)] Analyzing module ifu_idu (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/idu_exu.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/panguprj/tinydram/source/core/idu_exu.v(line number: 20)] Analyzing module idu_exu (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/panguprj/tinydram/source/utils/gen_ram.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_ram.v(line number: 20)] Analyzing module gen_ram (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/gpr_reg.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/panguprj/tinydram/source/core/gpr_reg.v(line number: 20)] Analyzing module gpr_reg (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/panguprj/tinydram/source/utils/vld_rdy.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/panguprj/tinydram/source/utils/vld_rdy.v(line number: 18)] Analyzing module vld_rdy (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/panguprj/tinydram/source/debug/jtag_top.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/panguprj/tinydram/source/debug/jtag_top.v(line number: 20)] Analyzing module jtag_top (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_top.v(line number: 54)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_top.v(line number: 55)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/panguprj/tinydram/source/debug/jtag_dm.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/panguprj/tinydram/source/debug/jtag_dm.v(line number: 22)] Analyzing module jtag_dm (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_dm.v(line number: 60)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_dm.v(line number: 61)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_dm.v(line number: 62)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/idu.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/panguprj/tinydram/source/core/idu.v(line number: 21)] Analyzing module idu (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/tinyriscv_core.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/panguprj/tinydram/source/core/tinyriscv_core.v(line number: 20)] Analyzing module tinyriscv_core (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/panguprj/tinydram/source/utils/full_handshake_rx.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/panguprj/tinydram/source/utils/full_handshake_rx.v(line number: 23)] Analyzing module full_handshake_rx (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/panguprj/tinydram/source/utils/gen_buf.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_buf.v(line number: 18)] Analyzing module gen_ticks_sync (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/divider.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/panguprj/tinydram/source/core/divider.v(line number: 22)] Analyzing module divider (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/panguprj/tinydram/source/perips/timer.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Public-4030: File 'D:/panguprj/tinydram/source/perips/../core/defines.v' has been added. It is skipped.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/panguprj/tinydram/source/perips/timer.v(line number: 20)] Analyzing module timer (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/panguprj/tinydram/source/perips/uart.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Public-4030: File 'D:/panguprj/tinydram/source/perips/../core/defines.v' has been added. It is skipped.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/panguprj/tinydram/source/perips/uart.v(line number: 20)] Analyzing module uart (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/rst_ctrl.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/panguprj/tinydram/source/core/rst_ctrl.v(line number: 20)] Analyzing module rst_ctrl (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/pipe_ctrl.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/panguprj/tinydram/source/core/pipe_ctrl.v(line number: 21)] Analyzing module pipe_ctrl (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/panguprj/tinydram/source/utils/gen_dff.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 18)] Analyzing module gen_pipe_dff (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Analyzing module gen_rst_0_dff (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 72)] Analyzing module gen_rst_1_dff (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 98)] Analyzing module gen_rst_def_dff (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Analyzing module gen_en_dff (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Analyzing module gen_en_dffnr (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/exu_dispatch.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/panguprj/tinydram/source/core/exu_dispatch.v(line number: 20)] Analyzing module exu_dispatch (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/exu_muldiv.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/panguprj/tinydram/source/core/exu_muldiv.v(line number: 20)] Analyzing module exu_muldiv (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/clint.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/panguprj/tinydram/source/core/clint.v(line number: 21)] Analyzing module clint (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/panguprj/tinydram/source/debug/jtag_driver.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 18)] Analyzing module jtag_driver (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 42)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 43)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 44)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 46)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 47)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 49)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 50)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 51)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 67)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 68)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 69)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 70)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 71)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 72)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 73)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 74)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 75)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 76)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 77)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 78)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 79)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 80)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 81)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 82)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 85)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 86)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 87)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 88)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/exu.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/panguprj/tinydram/source/core/exu.v(line number: 21)] Analyzing module exu (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/panguprj/tinydram/source/top.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/panguprj/tinydram/source/top.v(line number: 1)] Analyzing module top (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/panguprj/tinydram/ipcore/ram1/ram1.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/panguprj/tinydram/ipcore/ram1/ram1.v(line number: 18)] Analyzing module ram1 (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/panguprj/tinydram/ipcore/ram2/ram2.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/panguprj/tinydram/ipcore/ram2/ram2.v(line number: 18)] Analyzing module ram2 (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/panguprj/tinydram/ipcore/pll/pll.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 20)] Analyzing module pll (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 19)] Analyzing module ipml_spram_v1_4_ram1 (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 140)] System task enable $display ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 144)] System task enable $display ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 148)] System task enable $display ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 149)] System task enable $finish ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 152)] System task enable $display ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 153)] System task enable $finish ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 156)] System task enable $display ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 157)] System task enable $finish ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 160)] System task enable $display ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 161)] System task enable $finish ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 164)] System task enable $display ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 165)] System task enable $finish ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 168)] System task enable $display ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 169)] System task enable $finish ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 172)] System task enable $display ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 173)] System task enable $finish ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 176)] System task enable $display ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 177)] System task enable $finish ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 180)] System task enable $display ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 181)] System task enable $finish ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 184)] System task enable $display ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 185)] System task enable $finish ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 188)] System task enable $display ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 189)] System task enable $finish ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 192)] System task enable $display ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 193)] System task enable $finish ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 197)] System task enable $display ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 198)] System task enable $finish ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 201)] System task enable $display ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 202)] System task enable $finish ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 206)] System task enable $display ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 207)] System task enable $finish ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 214)] System task enable $display ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 215)] System task enable $finish ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2010: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 138)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 19)] Analyzing module ipml_spram_v1_4_ram2 (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 140)] System task enable $display ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 144)] System task enable $display ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 148)] System task enable $display ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 149)] System task enable $finish ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 152)] System task enable $display ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 153)] System task enable $finish ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 156)] System task enable $display ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 157)] System task enable $finish ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 160)] System task enable $display ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 161)] System task enable $finish ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 164)] System task enable $display ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 165)] System task enable $finish ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 168)] System task enable $display ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 169)] System task enable $finish ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 172)] System task enable $display ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 173)] System task enable $finish ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 176)] System task enable $display ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 177)] System task enable $finish ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 180)] System task enable $display ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 181)] System task enable $finish ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 184)] System task enable $display ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 185)] System task enable $finish ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 188)] System task enable $display ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 189)] System task enable $finish ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 192)] System task enable $display ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 193)] System task enable $finish ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 197)] System task enable $display ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 198)] System task enable $finish ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 201)] System task enable $display ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 202)] System task enable $finish ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 206)] System task enable $display ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 207)] System task enable $finish ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 214)] System task enable $display ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 215)] System task enable $finish ignored for synthesis</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2010: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 138)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Module &quot;top&quot; is set as top module.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/top.v(line number: 1)] Elaborating module top</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 20)] Elaborating module tinyriscv_soc_top</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/core/rst_ctrl.v(line number: 20)] Elaborating module rst_ctrl</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_buf.v(line number: 18)] Elaborating module gen_ticks_sync</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/core/tinyriscv_core.v(line number: 20)] Elaborating module tinyriscv_core</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/core/ifu.v(line number: 20)] Elaborating module ifu</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2024: [D:/panguprj/tinydram/source/core/ifu.v(line number: 20)] Give an initial value for the no drive output pin inst_valid_o in graph of sdm module ifu</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/core/pipe_ctrl.v(line number: 21)] Elaborating module pipe_ctrl</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/core/gpr_reg.v(line number: 20)] Elaborating module gpr_reg</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/core/csr_reg.v(line number: 20)] Elaborating module csr_reg</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/core/ifu_idu.v(line number: 20)] Elaborating module ifu_idu</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/core/idu.v(line number: 21)] Elaborating module idu</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2039: [D:/panguprj/tinydram/source/core/idu.v(line number: 268)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/core/idu_exu.v(line number: 20)] Elaborating module idu_exu</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/core/exu.v(line number: 21)] Elaborating module exu</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/core/exu_dispatch.v(line number: 20)] Elaborating module exu_dispatch</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/core/exu_alu_datapath.v(line number: 23)] Elaborating module exu_alu_datapath</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/core/exu_mem.v(line number: 20)] Elaborating module exu_mem</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/core/exu_muldiv.v(line number: 20)] Elaborating module exu_muldiv</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/core/divider.v(line number: 22)] Elaborating module divider</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/core/exu_commit.v(line number: 20)] Elaborating module exu_commit</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/core/clint.v(line number: 21)] Elaborating module clint</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/source/core/tinyriscv_core.v(line number: 58)] Net if_int_flag_o in module tinyriscv_core does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/source/core/tinyriscv_core.v(line number: 62)] Net id_inst_addr_o in module tinyriscv_core does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/source/core/tinyriscv_core.v(line number: 76)] Net ie_inst_addr_o in module tinyriscv_core does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/source/core/tinyriscv_core.v(line number: 113)] Net csr_clint_data_o in module tinyriscv_core does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/perips/rom.v(line number: 20)] Elaborating module rom</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/ipcore/ram1/ram1.v(line number: 18)] Elaborating module ram1</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 19)] Elaborating module ipml_spram_v1_4_ram1</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2039: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 255)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2039: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 257)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2039: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 259)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 266)] Case condition never applies</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 270)] Case condition never applies</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 274)] Case condition never applies</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 278)] Case condition never applies</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 278)] Case condition never applies</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 266)] Case condition never applies</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 270)] Case condition never applies</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 274)] Case condition never applies</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 278)] Case condition never applies</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 278)] Case condition never applies</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1954)] Elaborating module GTP_DRM18K</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 249)] Net cs2_ctrl in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 423)] Net DA_bus[8] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 423)] Net DA_bus[17] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 423)] Net DA_bus[26] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 423)] Net DA_bus[35] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 424)] Net DB_bus[8] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 424)] Net DB_bus[17] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 424)] Net DB_bus[26] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 424)] Net DB_bus[35] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/ipcore/ram1/ram1.v(line number: 87)] Net clk_en in module ram1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/ipcore/ram1/ram1.v(line number: 88)] Net addr_strobe in module ram1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/ipcore/ram1/ram1.v(line number: 91)] Net rd_oce in module ram1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/perips/ram.v(line number: 20)] Elaborating module ram</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/ipcore/ram2/ram2.v(line number: 18)] Elaborating module ram2</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 19)] Elaborating module ipml_spram_v1_4_ram2</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2039: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 255)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2039: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 257)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2039: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 259)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 266)] Case condition never applies</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 270)] Case condition never applies</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 274)] Case condition never applies</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 278)] Case condition never applies</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 278)] Case condition never applies</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 266)] Case condition never applies</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 270)] Case condition never applies</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 274)] Case condition never applies</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 278)] Case condition never applies</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 278)] Case condition never applies</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 249)] Net cs2_ctrl in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 423)] Net DA_bus[8] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 423)] Net DA_bus[17] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 423)] Net DA_bus[26] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 423)] Net DA_bus[35] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 424)] Net DB_bus[8] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 424)] Net DB_bus[17] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 424)] Net DB_bus[26] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 424)] Net DB_bus[35] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/ipcore/ram2/ram2.v(line number: 87)] Net clk_en in module ram2 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/ipcore/ram2/ram2.v(line number: 88)] Net addr_strobe in module ram2 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/ipcore/ram2/ram2.v(line number: 91)] Net rd_oce in module ram2 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/perips/timer.v(line number: 20)] Elaborating module timer</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/perips/uart.v(line number: 20)] Elaborating module uart</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/source/perips/uart.v(line number: 61)] Net rx_done in module uart does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/perips/gpio.v(line number: 18)] Elaborating module gpio</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/debug/jtag_top.v(line number: 20)] Elaborating module jtag_top</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 18)] Elaborating module jtag_driver</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/full_handshake_tx.v(line number: 23)] Elaborating module full_handshake_tx</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/full_handshake_rx.v(line number: 23)] Elaborating module full_handshake_rx</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/debug/jtag_dm.v(line number: 22)] Elaborating module jtag_dm</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/full_handshake_tx.v(line number: 23)] Elaborating module full_handshake_tx</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/utils/full_handshake_rx.v(line number: 23)] Elaborating module full_handshake_rx</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/source/debug/jtag_top.v(line number: 66)] Net dm_halt_req_o in module jtag_top does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/source/debug/jtag_top.v(line number: 67)] Net dm_reset_req_o in module jtag_top does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 19)] Elaborating module rib</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2024: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 19)] Give an initial value for the no drive output pin m3_req_rdy_o in graph of sdm module rib</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2024: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 19)] Give an initial value for the no drive output pin m3_rsp_vld_o in graph of sdm module rib</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2024: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 19)] Give an initial value for the no drive output pin m3_data_o in graph of sdm module rib</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 143)] Net if_m_num_2.m_addr in module rib does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 144)] Net if_m_num_2.m_data in module rib does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 145)] Net if_m_num_2.m_sel in module rib does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 171)] Net if_m_num_4.m_addr in module rib does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 172)] Net if_m_num_4.m_data in module rib does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 173)] Net if_m_num_4.m_sel in module rib does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 237)] Net if_s_num_2.s_data in module rib does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 246)] Net if_s_num_3.s_data in module rib does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 255)] Net if_s_num_4.s_data in module rib does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2036: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 304)] Net jtag_reg_data_i connected to input port of module instance has no driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2036: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 332)] Net m3_addr_i connected to input port of module instance has no driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2036: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 332)] Net m3_data_i connected to input port of module instance has no driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2036: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 332)] Net m3_sel_i connected to input port of module instance has no driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2036: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 332)] Net m3_req_vld_i connected to input port of module instance has no driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2036: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 332)] Net m3_rsp_rdy_i connected to input port of module instance has no driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2036: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 332)] Net m3_we_i connected to input port of module instance has no driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 20)] Elaborating module pll</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19818)] Elaborating module GTP_PLL_E1</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 116)] Net clkfb in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 119)] Net pfden in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 120)] Net clkout0_gate in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 121)] Net clkout0_2pad_gate in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 122)] Net clkout1_gate in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 123)] Net clkout2_gate in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 124)] Net clkout3_gate in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 125)] Net clkout4_gate in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 126)] Net clkout5_gate in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 127)] Net dyn_idiv in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 128)] Net dyn_odiv0 in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 129)] Net dyn_odiv1 in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 130)] Net dyn_odiv2 in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 131)] Net dyn_odiv3 in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 132)] Net dyn_odiv4 in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 133)] Net dyn_fdiv in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 134)] Net dyn_duty0 in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 135)] Net dyn_duty1 in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 136)] Net dyn_duty2 in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 137)] Net dyn_duty3 in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 138)] Net dyn_duty4 in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[0] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[1] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[2] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[3] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[4] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[5] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[6] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[7] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[8] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[9] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[10] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[11] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[12] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[0] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[1] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[2] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[3] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[4] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[5] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[6] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[7] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[8] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[9] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[10] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[11] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[12] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[0] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[1] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[2] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[3] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[4] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[5] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[6] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[7] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[8] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[9] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[10] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[11] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[12] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[0] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[1] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[2] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[3] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[4] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[5] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[6] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[7] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[8] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[9] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[10] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[11] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[12] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[0] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[1] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[2] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[3] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[4] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[5] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[6] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[7] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[8] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[9] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[10] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[11] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[12] in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 147)] Net icp_base in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 148)] Net icp_sel in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 149)] Net lpfres_sel in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 150)] Net cripple_sel in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 151)] Net phase_sel in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 152)] Net phase_dir in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 153)] Net phase_step_n in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 154)] Net load_phase in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 155)] Net dyn_mdiv in module pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/panguprj/tinydram/source/top.v(line number: 18)] Net clkin in module top does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal timer_ctrl[31], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal timer_ctrl[31], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal timer_ctrl[8], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal timer_ctrl[8], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal timer_ctrl[9], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal timer_ctrl[9], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal timer_ctrl[10], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal timer_ctrl[10], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal timer_ctrl[11], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal timer_ctrl[11], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal timer_ctrl[12], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal timer_ctrl[12], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal timer_ctrl[13], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal timer_ctrl[13], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal timer_ctrl[14], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal timer_ctrl[14], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal timer_ctrl[15], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal timer_ctrl[15], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal timer_ctrl[16], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal timer_ctrl[16], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal timer_ctrl[17], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal timer_ctrl[17], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal timer_ctrl[18], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal timer_ctrl[18], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal timer_ctrl[19], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal timer_ctrl[19], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal timer_ctrl[20], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal timer_ctrl[20], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal timer_ctrl[21], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal timer_ctrl[21], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal timer_ctrl[22], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal timer_ctrl[22], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal timer_ctrl[23], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal timer_ctrl[23], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal timer_ctrl[24], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal timer_ctrl[24], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal timer_ctrl[25], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal timer_ctrl[25], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal timer_ctrl[26], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal timer_ctrl[26], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal timer_ctrl[27], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal timer_ctrl[27], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal timer_ctrl[28], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal timer_ctrl[28], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal timer_ctrl[29], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal timer_ctrl[29], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal timer_ctrl[30], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal timer_ctrl[30], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_tx[15], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_tx[15], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_baud[16], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_baud[16], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_baud[17], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_baud[17], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_baud[18], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_baud[18], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_baud[19], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_baud[19], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_baud[20], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_baud[20], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_baud[21], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_baud[21], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_baud[22], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_baud[22], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_baud[23], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_baud[23], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_baud[24], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_baud[24], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_baud[25], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_baud[25], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_baud[26], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_baud[26], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_baud[27], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_baud[27], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_baud[28], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_baud[28], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_baud[29], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_baud[29], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_baud[30], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_baud[30], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_baud[31], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_baud[31], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_ctrl[8], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_ctrl[8], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_ctrl[9], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_ctrl[9], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_ctrl[10], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_ctrl[10], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_ctrl[11], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_ctrl[11], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_ctrl[12], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_ctrl[12], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_ctrl[13], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_ctrl[13], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_ctrl[14], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_ctrl[14], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_ctrl[15], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_ctrl[15], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_ctrl[16], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_ctrl[16], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_ctrl[17], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_ctrl[17], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_ctrl[18], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_ctrl[18], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_ctrl[19], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_ctrl[19], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_ctrl[20], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_ctrl[20], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_ctrl[21], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_ctrl[21], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_ctrl[22], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_ctrl[22], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_ctrl[23], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_ctrl[23], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_ctrl[24], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_ctrl[24], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_ctrl[25], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_ctrl[25], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_ctrl[26], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_ctrl[26], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_ctrl[27], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_ctrl[27], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_ctrl[28], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_ctrl[28], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_ctrl[29], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_ctrl[29], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_ctrl[30], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_ctrl[30], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_ctrl[31], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_ctrl[31], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_rx[8], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_rx[8], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_rx[9], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_rx[9], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_rx[10], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_rx[10], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_rx[11], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_rx[11], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_rx[12], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_rx[12], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_rx[13], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_rx[13], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_rx[14], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_rx[14], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_rx[15], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_rx[15], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_rx[16], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_rx[16], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_rx[17], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_rx[17], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_rx[18], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_rx[18], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_rx[19], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_rx[19], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_rx[20], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_rx[20], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_rx[21], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_rx[21], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_rx[22], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_rx[22], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_rx[23], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_rx[23], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_rx[24], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_rx[24], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_rx[25], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_rx[25], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_rx[26], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_rx[26], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_rx[27], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_rx[27], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_rx[28], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_rx[28], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_rx[29], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_rx[29], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_rx[30], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_rx[30], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_rx[31], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_rx[31], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_status[2], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_status[2], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_status[3], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_status[3], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_status[4], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_status[4], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_status[5], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_status[5], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_status[6], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_status[6], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_status[7], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_status[7], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_status[8], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_status[8], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_status[9], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_status[9], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_status[10], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_status[10], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_status[11], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_status[11], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_status[12], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_status[12], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_status[13], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_status[13], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_status[14], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_status[14], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_status[15], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_status[15], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_status[16], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_status[16], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_status[17], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_status[17], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_status[18], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_status[18], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_status[19], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_status[19], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_status[20], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_status[20], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_status[21], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_status[21], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_status[22], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_status[22], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_status[23], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_status[23], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_status[24], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_status[24], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_status[25], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_status[25], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_status[26], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_status[26], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_status[27], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_status[27], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_status[28], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_status[28], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_status[29], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_status[29], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_status[30], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_status[30], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_status[31], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_status[31], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_tx[8], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_tx[8], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_tx[9], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_tx[9], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_tx[10], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_tx[10], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_tx[11], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_tx[11], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_tx[12], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_tx[12], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_tx[13], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_tx[13], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal uart_tx[14], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal uart_tx[14], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal gpio_data[31], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal gpio_data[31], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal gpio_data[16], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal gpio_data[16], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal gpio_data[17], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal gpio_data[17], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal gpio_data[18], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal gpio_data[18], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal gpio_data[19], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal gpio_data[19], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal gpio_data[20], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal gpio_data[20], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal gpio_data[21], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal gpio_data[21], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal gpio_data[22], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal gpio_data[22], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal gpio_data[23], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal gpio_data[23], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal gpio_data[24], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal gpio_data[24], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal gpio_data[25], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal gpio_data[25], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal gpio_data[26], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal gpio_data[26], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal gpio_data[27], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal gpio_data[27], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal gpio_data[28], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal gpio_data[28], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal gpio_data[29], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal gpio_data[29], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal gpio_data[30], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal gpio_data[30], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">FSM state[3:0]_fsm[3:0] inferred.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">FSM csr_state[4:0]_fsm[4:0] inferred.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">FSM state[3:0]_fsm[3:0] inferred.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">FSM jtag_state[3:0]_fsm[3:0] inferred.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">FSM state[2:0]_fsm[2:0] inferred.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">FSM state[1:0]_fsm[1:0] inferred.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">FSM state[2:0]_fsm[2:0] inferred.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Constant propagation done on N152 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Constant propagation done on N4 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Constant propagation done on N282_0 (bmsREDAND).</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Constant propagation done on N305_1 (bmsREDAND).</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Constant propagation done on N286_1 (bmsREDAND).</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Constant propagation done on N291_1 (bmsREDAND).</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Constant propagation done on N295_2 (bmsREDAND).</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Constant propagation done on N291_0 (bmsREDAND).</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Constant propagation done on N300_2 (bmsREDAND).</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Constant propagation done on N300_0 (bmsREDAND).</data>
        </row>
    </table>
    <general_container id="compile_settings" align="1">
        <table_container>
            <table id="compile_settings" title="Compile Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PGL22G-6MBG324</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>top</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Verilog</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>System Verilog</data>
                        <data>OFF</data>
                    </row>
                    <row>
                        <data>Include Path Order: 
 (Relative to Verilog File)</data>
                        <data>D:/panguprj/tinydram	</data>
                    </row>
                    <row>
                        <data>Parameters/Generics</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Compiler Directives</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Loop Limit</data>
                        <data>2000</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Options</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>FSM Compiler</data>
                        <data>auto</data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>