0.6
2018.2
Jun 14 2018
20:07:38
/home/jack/Documents/Git/riscvsoc/cpu/add.v,1550163823,verilog,,/home/jack/Documents/Git/riscvsoc/cpu/alu.v,,add,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/alu.v,1550923811,verilog,,/home/jack/Documents/Git/riscvsoc/cpu/branch_comparator.v,/home/jack/Documents/Git/riscvsoc/cpu/header/alu.vh;/home/jack/Documents/Git/riscvsoc/cpu/headers/alu_definitions.vh,alu,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/branch_comparator.v,1549988937,verilog,,/home/jack/Documents/Git/riscvsoc/cpu/control.v,,branch_comparator,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/control.v,1550936943,verilog,,/home/jack/Documents/Git/riscvsoc/cpu/cpu.v,/home/jack/Documents/Git/riscvsoc/cpu/header/control.vh;/home/jack/Documents/Git/riscvsoc/cpu/headers/control_definitions.vh,control,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/cpu.v,1550938509,verilog,,/home/jack/Documents/Git/riscvsoc/cpu/data_memory.v,/home/jack/Documents/Git/riscvsoc/cpu/header/definitions.vh;/home/jack/Documents/Git/riscvsoc/cpu/headers/general_definitions.vh,cpu,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/data_memory.v,1550935966,verilog,,/home/jack/Documents/Git/riscvsoc/cpu/decode.v,,data_memory,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/data_memory_wb.v,1550934834,verilog,,/home/jack/Documents/Git/riscvsoc/cpu/decode.v,,data_memory_wb,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/decode.v,1550937230,verilog,,/home/jack/Documents/Git/riscvsoc/cpu/immediate_generator.v,/home/jack/Documents/Git/riscvsoc/cpu/header/control.vh;/home/jack/Documents/Git/riscvsoc/cpu/header/definitions.vh;/home/jack/Documents/Git/riscvsoc/cpu/headers/general_definitions.vh,decode,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/headers/alu_definitions.vh,1550164098,verilog,,,,,,,,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/headers/control_definitions.vh,1550936939,verilog,,,,,,,,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/headers/general_definitions.vh,1550938077,verilog,,,,,,,,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/headers/immediate_generator.vh,1550377526,verilog,,,,,,,,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/headers/load_generator.vh,1550177274,verilog,,,,,,,,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/headers/store_generator.vh,1550178158,verilog,,,,,,,,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/immediate_generator.v,1550923751,verilog,,/home/jack/Documents/Git/riscvsoc/cpu/instruction_memory.v,/home/jack/Documents/Git/riscvsoc/cpu/header/immgen.vh;/home/jack/Documents/Git/riscvsoc/cpu/headers/immediate_generator.vh,immediate_generator,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/instruction_memory.v,1550653335,verilog,,/home/jack/Documents/Git/riscvsoc/cpu/load_generator.v,,instruction_memory,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/load_generator.v,1550923696,verilog,,/home/jack/Documents/Git/riscvsoc/cpu/mux2.v,/home/jack/Documents/Git/riscvsoc/cpu/header/loadgen.vh;/home/jack/Documents/Git/riscvsoc/cpu/headers/load_generator.vh,load_generator,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/mux2.v,1550065303,verilog,,/home/jack/Documents/Git/riscvsoc/cpu/mux3.v,,mux2,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/mux3.v,1550065466,verilog,,/home/jack/Documents/Git/riscvsoc/cpu/pc.v,,mux3,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/pc.v,1550653864,verilog,,/home/jack/Documents/Git/riscvsoc/cpu/registers.v,,pc,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/registers.v,1550923727,verilog,,/home/jack/Documents/Git/riscvsoc/cpu/store_generator.v,/home/jack/Documents/Git/riscvsoc/cpu/headers/general_definitions.vh,registers,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/store_generator.v,1550923709,verilog,,/home/jack/Documents/Git/riscvsoc/cpu/tb/cpu_tb.v,/home/jack/Documents/Git/riscvsoc/cpu/header/storegen.vh;/home/jack/Documents/Git/riscvsoc/cpu/headers/store_generator.vh,store_generator,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/tb/alu_tb.v,1550370025,verilog,,,/home/jack/Documents/Git/riscvsoc/cpu/header/alu.vh,alu_tb,,,../../../../../../cpu/header,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/tb/cpu_tb.v,1550938605,verilog,,,,cpu_tb,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/tb/immediate_generator_tb.v,1550386264,verilog,,,/home/jack/Documents/Git/riscvsoc/cpu/header/immgen.vh,immediate_generator_tb,,,../../../../../../cpu/header,,,,,
/home/jack/Documents/Git/riscvsoc/ram/ram_wishbone.v,1550935011,verilog,,/home/jack/Documents/Git/riscvsoc/cpu/registers.v,,ram_wishbone,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc/vivado/riscvcpu-vivado/riscvcpu-vivado.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
