'timescale 1ms/1ns

module buffer #parameter(N= 8)
					(input logic [N-1..0]in,
				  output logic [N-1..0]out);
				  
	
	assign #2 out = in;
	
endmodules