#include <linux/init.h>
#include <linux/module.h>
#include <linux/kernel.h>
#include <linux/types.h>
#include <linux/device.h>
#include <linux/kdev_t.h>
#include <linux/fs.h>
#include <linux/cdev.h>
#include <linux/platform_device.h>
#include <linux/dma-mapping.h>
#include <linux/mm_types.h>
#include <linux/mm.h>
#include <linux/jiffies.h>
#include <linux/sched.h>
#include <asm/uaccess.h>
#include <asm/page.h>
#include <linux/vmalloc.h>
#include <linux/interrupt.h>
#include <mach/irqs.h>
#include <linux/wait.h>
#include <linux/earlysuspend.h>
#include <linux/slab.h>
#include <linux/xlog.h>		/* For xlog_printk(). */

/* #include <mach/mt6573_pll.h> */
#include <mach/mt_typedefs.h>
#include <camera_fdvt.h>
#include <mach/mt_reg_base.h>
#include <mach/mt_clkmgr.h>
/* #include <mach/mt_clock_manager.h> */

/* #include <mach/mt6577_isp.h> */

#include <asm/cacheflush.h>
/* #include <asm/tcm.h> */

#define FDVT_DEVNAME     "camera-fdvt"

/*
#define MT6573FDVT_DEBUG
#ifdef MT6573FDVT_DEBUG
#define LOG_DBG(fmt, arg...) printk( "[CAMERAFDVT] "  fmt, ##arg)
#else
#define LOG_DBG(x,...)
#endif

#define MT6573FDVT_PARM
#ifdef MT6573FDVT_PARM
#define LOG_DBG(fmt,arg...) printk("[CAMERAFDVT]" "%s() - "  fmt, __FUNCTION__  ,##arg)
#else
#define LOG_DBG(fmt,arg...)
#endif
*/

#define LOG_VRB(format, args...)    xlog_printk(ANDROID_LOG_VERBOSE, "FDVT", "[%s] " format, __func__, ##args)
#define LOG_DBG(format, args...)    xlog_printk(ANDROID_LOG_DEBUG  , "FDVT", "[%s] " format, __func__, ##args)
#define LOG_INF(format, args...)    xlog_printk(ANDROID_LOG_INFO   , "FDVT", "[%s] " format, __func__, ##args)
#define LOG_WRN(format, args...)    xlog_printk(ANDROID_LOG_WARN   , "FDVT", "[%s] WARNING: " format, __func__, ##args)
#define LOG_ERR(format, args...)    xlog_printk(ANDROID_LOG_ERROR  , "FDVT", "[%s, line%04d] ERROR: " format, __func__, __LINE__, ##args)
#define LOG_AST(format, args...)    xlog_printk(ANDROID_LOG_ASSERT , "FDVT", "[%s, line%04d] ASSERT: " format, __func__, __LINE__, ##args)


static dev_t FDVT_devno;
static struct cdev *FDVT_cdev;
static struct class *FDVT_class;
static wait_queue_head_t g_MT6573FDVTWQ;
static u32 g_u4MT6573FDVTIRQ = 0, g_u4MT6573FDVTIRQMSK = 0x00000001;

static u8 *pBuff;
static u8 *pread_buf;
static u32 buf_size = 1024;

#define MT6573FDVT_DBUFFREGCNT 208

/* #define ISP_G1MEMPDN            (MMSYS1_CONFIG_BASE + 0x30c) */
/* #define ISP_SET_BIT(reg, bit)   ((*(volatile u32*)(reg)) |= (u32)(1 << (bit))) */
/* #define ISP_CLR_BIT(reg, bit)   ((*(volatile u32*)(reg)) &= ~((u32)(1 << (bit)))) */

typedef struct {
	UINT32 u4Addr[MT6573FDVT_DBUFFREGCNT];
	UINT32 u4Data[MT6573FDVT_DBUFFREGCNT];
	UINT32 u4Counter;
} MT6573FDVTDBuffRegMap;

static MT6573FDVTDBuffRegMap pMT6573FDVTRDBuff;
static MT6573FDVTDBuffRegMap pMT6573FDVTWRBuff;

/* register map */
#define FDVT_START                 (FDVT_BASE+0x0)
#define FDVT_ENABLE                (FDVT_BASE+0x4)
#define FDVT_RS                    (FDVT_BASE+0x8)
#define FDVT_RSCON_ADR             (FDVT_BASE+0xC)
#define FDVT_RGB2Y0                (FDVT_BASE+0x10)
#define FDVT_RGB2Y1                (FDVT_BASE+0x14)
#define FDVT_INVG0                 (FDVT_BASE+0x18)
#define FDVT_INVG1                 (FDVT_BASE+0x1C)
#define FDVT_INVG2                 (FDVT_BASE+0x20)
#define FD_FNUM_0                  (FDVT_BASE+0x24)
#define FD_FNUM_1                  (FDVT_BASE+0x28)
#define FD_FNUM_2                  (FDVT_BASE+0x2C)
#define FD_FNUM_3                  (FDVT_BASE+0x30)
#define VT_FNUM_0                  (FDVT_BASE+0x34)
#define VT_FNUM_1                  (FDVT_BASE+0x38)
#define VT_FNUM_2                  (FDVT_BASE+0x3C)
#define VT_FNUM_3                  (FDVT_BASE+0x40)
#define FE_FNUM_0                  (FDVT_BASE+0x44)
#define FE_FNUM_1                  (FDVT_BASE+0x48)
#define FE_FNUM_2                  (FDVT_BASE+0x4C)
#define FE_FNUM_3                  (FDVT_BASE+0x50)
#define LD_BADR_0                  (FDVT_BASE+0x54)
#define LD_BADR_1                  (FDVT_BASE+0x58)
#define LD_BADR_2                  (FDVT_BASE+0x5C)
#define LD_BADR_3                  (FDVT_BASE+0x60)
#define LD_BADR_4                  (FDVT_BASE+0x64)
#define LD_BADR_5                  (FDVT_BASE+0x68)
#define LD_BADR_6                  (FDVT_BASE+0x6C)
#define LD_BADR_7                  (FDVT_BASE+0x70)
#define FDVT_RMAP_0                (FDVT_BASE+0x74)
#define FDVT_RMAP_1                (FDVT_BASE+0x78)
#define FDVT_FD_SET                (FDVT_BASE+0x7C)
#define FDVT_FD_CON_BASE_ADR       (FDVT_BASE+0x80)
#define FDVT_GFD_SKIP              (FDVT_BASE+0x84)
#define FDVT_LFD                   (FDVT_BASE+0x88)
#define FDVT_GFD_POSITION_0        (FDVT_BASE+0x8C)
#define FDVT_GFD_POSITION_1        (FDVT_BASE+0x90)
#define FDVT_GFD_DET0              (FDVT_BASE+0x94)
#define FDVT_GFD_DET1              (FDVT_BASE+0x98)
#define FDVT_FD_RLT_BASE_ADR       (FDVT_BASE+0x9C)

#define LFD_CTRL_0                 (FDVT_BASE+0xA4)
#define LFD_TL_0                   (FDVT_BASE+0xA8)
#define LFD_BR_0                   (FDVT_BASE+0xAC)
#define LFD_CTRL_1                 (FDVT_BASE+0xB0)
#define LFD_TL_1                   (FDVT_BASE+0xB4)
#define LFD_BR_1                   (FDVT_BASE+0xB8)
#define LFD_CTRL_2                 (FDVT_BASE+0xBC)
#define LFD_TL_2                   (FDVT_BASE+0xC0)
#define LFD_BR_2                   (FDVT_BASE+0xC4)
#define LFD_CTRL_3                 (FDVT_BASE+0xC8)
#define LFD_TL_3                   (FDVT_BASE+0xCC)
#define LFD_BR_3                   (FDVT_BASE+0xD0)
#define LFD_CTRL_4                 (FDVT_BASE+0xD4)
#define LFD_TL_4                   (FDVT_BASE+0xD8)
#define LFD_BR_4                   (FDVT_BASE+0xDC)
#define LFD_CTRL_5                 (FDVT_BASE+0xE0)
#define LFD_TL_5                   (FDVT_BASE+0xE4)
#define LFD_BR_5                   (FDVT_BASE+0xE8)
#define LFD_CTRL_6                 (FDVT_BASE+0xEC)
#define LFD_TL_6                   (FDVT_BASE+0xF0)
#define LFD_BR_6                   (FDVT_BASE+0xF4)
#define LFD_CTRL_7                 (FDVT_BASE+0xF8)
#define LFD_TL_7                   (FDVT_BASE+0xFC)
#define LFD_BR_7                   (FDVT_BASE+0x100)
#define LFD_CTRL_8                 (FDVT_BASE+0x104)
#define LFD_TL_8                   (FDVT_BASE+0x108)
#define LFD_BR_8                   (FDVT_BASE+0x10C)
#define LFD_CTRL_9                 (FDVT_BASE+0x110)
#define LFD_TL_9                   (FDVT_BASE+0x114)
#define LFD_BR_9                   (FDVT_BASE+0x118)
#define LFD_CTRL_10                (FDVT_BASE+0x11C)
#define LFD_TL_10                  (FDVT_BASE+0x120)
#define LFD_BR_10                  (FDVT_BASE+0x124)
#define LFD_CTRL_11                (FDVT_BASE+0x128)
#define LFD_TL_11                  (FDVT_BASE+0x12C)
#define LFD_BR_11                  (FDVT_BASE+0x130)
#define LFD_CTRL_12                (FDVT_BASE+0x134)
#define LFD_TL_12                  (FDVT_BASE+0x138)
#define LFD_BR_12                  (FDVT_BASE+0x13C)
#define LFD_CTRL_13                (FDVT_BASE+0x140)
#define LFD_TL_13                  (FDVT_BASE+0x144)
#define LFD_BR_13                  (FDVT_BASE+0x148)
#define LFD_CTRL_14                (FDVT_BASE+0x14C)
#define LFD_TL_14                  (FDVT_BASE+0x150)
#define LFD_BR_14                  (FDVT_BASE+0x154)
#define FDVT_RESULT                (FDVT_BASE+0x158)
#define FDVT_INT_EN                (FDVT_BASE+0x15C)
#define FDVT_SRC_WD_HT             (FDVT_BASE+0x160)
/* #define FDVT_SRC_IMG_BASE_ADDR     (FDVT_BASE+0x164) */
#define FDVT_INT                   (FDVT_BASE+0x168)
#define DEBUG_INFO_1               (FDVT_BASE+0x16C)
#define DEBUG_INFO_2               (FDVT_BASE+0x170)
#define DEBUG_INFO_3               (FDVT_BASE+0x174)
#define FDVT_RESULTNUM             (FDVT_BASE+0x178)

void FDVT_basic_config(void)
{
	iowrite32(0x00000111, FDVT_ENABLE);
	iowrite32(0x0000040B, FDVT_RS);
	iowrite32(0x00000000, FDVT_RSCON_ADR);
	iowrite32(0x02590132, FDVT_RGB2Y0);
	iowrite32(0x00000075, FDVT_RGB2Y1);
	iowrite32(0x66553520, FDVT_INVG0);
	iowrite32(0xB8A28D79, FDVT_INVG1);
	iowrite32(0xFFF4E7CF, FDVT_INVG2);
	iowrite32(0x01D10203, FD_FNUM_0);
	iowrite32(0x02A10213, FD_FNUM_1);
	iowrite32(0x03F102B1, FD_FNUM_2);
	iowrite32(0x046103C1, FD_FNUM_3);
	iowrite32(0x01450168, VT_FNUM_0);
	iowrite32(0x01D70173, VT_FNUM_1);
	iowrite32(0x02C201E2, VT_FNUM_2);
	iowrite32(0x031002A0, VT_FNUM_3);
	iowrite32(0x00600060, FE_FNUM_0);
	iowrite32(0x00000000, FE_FNUM_1);
	iowrite32(0x00000000, FE_FNUM_2);
	iowrite32(0x00000000, FE_FNUM_3);
	iowrite32(0x00000000, LD_BADR_0);
	iowrite32(0x00000000, LD_BADR_1);
	iowrite32(0x00000000, LD_BADR_2);
	iowrite32(0x00000000, LD_BADR_3);
	iowrite32(0x00000000, LD_BADR_4);
	iowrite32(0x00000000, LD_BADR_5);
	iowrite32(0x00000000, LD_BADR_6);
	iowrite32(0x00000000, LD_BADR_7);
	iowrite32(0x3F000000, FDVT_RMAP_0);
	iowrite32(0x01230101, FDVT_RMAP_1);
	iowrite32(0x000F010B, FDVT_FD_SET);
	iowrite32(0x00000000, FDVT_FD_CON_BASE_ADR);
	iowrite32(0x00000011, FDVT_GFD_SKIP);
	iowrite32(0x01130000, FDVT_LFD);
	iowrite32(0x00000000, FDVT_GFD_POSITION_0);
	iowrite32(0x00F00140, FDVT_GFD_POSITION_1);
	iowrite32(0x00000001, FDVT_GFD_DET0);
	iowrite32(0x00000000, FDVT_GFD_DET1);
	iowrite32(0x00000000, FDVT_FD_RLT_BASE_ADR);
	iowrite32(0x00000000, LFD_CTRL_0);
	iowrite32(0x00000000, LFD_TL_0);
	iowrite32(0x00000000, LFD_BR_0);
	iowrite32(0x00000000, LFD_CTRL_1);
	iowrite32(0x00000000, LFD_TL_1);
	iowrite32(0x00000000, LFD_BR_1);
	iowrite32(0x00000000, LFD_CTRL_2);
	iowrite32(0x00000000, LFD_TL_2);
	iowrite32(0x00000000, LFD_BR_2);
	iowrite32(0x00000000, LFD_CTRL_3);
	iowrite32(0x00000000, LFD_TL_3);
	iowrite32(0x00000000, LFD_BR_3);
	iowrite32(0x00000000, LFD_CTRL_4);
	iowrite32(0x00000000, LFD_TL_4);
	iowrite32(0x00000000, LFD_BR_4);
	iowrite32(0x00000000, LFD_CTRL_5);
	iowrite32(0x00000000, LFD_TL_5);
	iowrite32(0x00000000, LFD_BR_5);
	iowrite32(0x00000000, LFD_CTRL_6);
	iowrite32(0x00000000, LFD_TL_6);
	iowrite32(0x00000000, LFD_BR_6);
	iowrite32(0x00000000, LFD_CTRL_7);
	iowrite32(0x00000000, LFD_TL_7);
	iowrite32(0x00000000, LFD_BR_7);
	iowrite32(0x00000000, LFD_CTRL_8);
	iowrite32(0x00000000, LFD_TL_8);
	iowrite32(0x00000000, LFD_BR_8);
	iowrite32(0x00000000, LFD_CTRL_9);
	iowrite32(0x00000000, LFD_TL_9);
	iowrite32(0x00000000, LFD_BR_9);
	iowrite32(0x00000000, LFD_CTRL_10);
	iowrite32(0x00000000, LFD_TL_10);
	iowrite32(0x00000000, LFD_BR_10);
	iowrite32(0x00000000, LFD_CTRL_11);
	iowrite32(0x00000000, LFD_TL_11);
	iowrite32(0x00000000, LFD_BR_11);
	iowrite32(0x00000000, LFD_CTRL_12);
	iowrite32(0x00000000, LFD_TL_12);
	iowrite32(0x00000000, LFD_BR_12);
	iowrite32(0x00000000, LFD_CTRL_13);
	iowrite32(0x00000000, LFD_TL_13);
	iowrite32(0x00000000, LFD_BR_13);
	iowrite32(0x00000000, LFD_CTRL_14);
	iowrite32(0x00000000, LFD_TL_14);
	iowrite32(0x00000000, LFD_BR_14);
	iowrite32(0x00000000, FDVT_INT_EN);
	iowrite32(0x014000F0, FDVT_SRC_WD_HT);
}

/*******************************************************************************
// Clock to ms
********************************************************************************/
static unsigned long ms_to_jiffies(unsigned long ms)
{
	return (ms * HZ + 512) >> 10;
}

/*=======================================================================*/
/* MT6573FDVT Clock control Registers */
/*=======================================================================*/
static int mt_fdvt_clk_ctrl(int en)
{
	/*  */
	if (en) {
		enable_clock(MT_CG_IMAGE_FD, "FDVT");
		/* ISP_CLR_BIT(ISP_G1MEMPDN, 9); */
	} else {
		disable_clock(MT_CG_IMAGE_FD, "FDVT");
		/* ISP_SET_BIT(ISP_G1MEMPDN, 9); */
	}

	return 0;
}

/*=======================================================================*/
/* MT6573FDVT FD Config Registers */
/*=======================================================================*/

void FaceDetecteConfig(void)
{
	iowrite32(0x01D10203, FD_FNUM_0);
	iowrite32(0x02A10213, FD_FNUM_1);
	iowrite32(0x03F102B1, FD_FNUM_2);
	iowrite32(0x046103C1, FD_FNUM_3);
	iowrite32(0x01450168, VT_FNUM_0);
	iowrite32(0x01D70173, VT_FNUM_1);
	iowrite32(0x02C201E2, VT_FNUM_2);
	iowrite32(0x031002A0, VT_FNUM_3);
	iowrite32(0x00180018, FE_FNUM_0);
	iowrite32(0x00180018, FE_FNUM_1);
	iowrite32(0x00180018, FE_FNUM_2);
	iowrite32(0x00180018, FE_FNUM_3);
	iowrite32(0x000F010B, FDVT_FD_SET);	/* LDVT Disable */
}

/*=======================================================================*/
/* MT6573FDVT SD Config Registers */
/*=======================================================================*/
void SmileDetecteConfig(void)
{
	iowrite32(0x01210171, FD_FNUM_0);
	iowrite32(0x00D10081, FD_FNUM_1);
	iowrite32(0x00F100D1, FD_FNUM_2);
	iowrite32(0x00F100D1, FD_FNUM_3);
	iowrite32(0x00E70127, VT_FNUM_0);
	iowrite32(0x00A70067, VT_FNUM_1);
	iowrite32(0x00C000A7, VT_FNUM_2);
	iowrite32(0x00C000A7, VT_FNUM_3);
	iowrite32(0x00180018, FE_FNUM_0);
	iowrite32(0x00180018, FE_FNUM_1);
	iowrite32(0x00180018, FE_FNUM_2);
	iowrite32(0x00180018, FE_FNUM_3);
	iowrite32(0x000F010B, FDVT_FD_SET);
}

/*=======================================================================*/
/* MT6573FDVT Dump Registers */
/*=======================================================================*/
void MT6573FDVT_DUMPREG(void)
{
	UINT32 u4RegValue = 0;
	UINT32 u4Index = 0;
	LOG_DBG("FDVT REG:\n ********************\n");

	/* for(u4Index = 0; u4Index < 0x180; u4Index += 4) { */
	for (u4Index = 0x158; u4Index < 0x180; u4Index += 4) {
		u4RegValue = ioread32(FDVT_BASE + u4Index);
		LOG_DBG("+0x%x 0x%x\n", u4Index, u4RegValue);
	}



}

/*=======================================================================*/
/* MT6573 FDVT set reg to HW buffer */
/*=======================================================================*/
static int MT6573FDVT_SetRegHW(MT6573FDVTRegIO *a_pstCfg)
{
	MT6573FDVTRegIO *pREGIO = NULL;
	u32 i = 0;
	if (NULL == a_pstCfg) {
		LOG_DBG("Null input argrment\n");
		return -EINVAL;
	}

	pREGIO = (MT6573FDVTRegIO *) a_pstCfg;

	if (copy_from_user
	    ((void *)pMT6573FDVTWRBuff.u4Addr, (void *)pREGIO->pAddr,
	     pREGIO->u4Count * sizeof(u32))) {
		LOG_DBG("ioctl copy from user failed\n");
		return -EFAULT;
	}

	if (copy_from_user
	    ((void *)pMT6573FDVTWRBuff.u4Data, (void *)pREGIO->pData,
	     pREGIO->u4Count * sizeof(u32))) {
		LOG_DBG("ioctl copy from user failed\n");
		return -EFAULT;
	}
	/* pMT6573FDVTWRBuff.u4Counter=pREGIO->u4Count; */
	/* LOG_DBG("Count = %d\n", pREGIO->u4Count); */

	for (i = 0; i < pREGIO->u4Count; i++) {
		/* LOG_DBG("write addr = 0x%08x, data = 0x%08x\n", FDVT_BASE + pMT6573FDVTWRBuff.u4Addr[i],  pMT6573FDVTWRBuff.u4Data[i]); */
		iowrite32(pMT6573FDVTWRBuff.u4Data[i], FDVT_BASE + pMT6573FDVTWRBuff.u4Addr[i]);
	}

	return 0;
}

/*******************************************************************************
//
********************************************************************************/
static int MT6573FDVT_ReadRegHW(MT6573FDVTRegIO *a_pstCfg)
{
	int ret = 0;
	int size = a_pstCfg->u4Count * 4;
	int i;

	if (size > buf_size) {
		LOG_DBG("size too big\n");
	}
	/*  */
	if (copy_from_user(pMT6573FDVTRDBuff.u4Addr, a_pstCfg->pAddr, size) != 0) {
		LOG_DBG("copy_from_user failed\n");
		ret = -EFAULT;
		goto mt_FDVT_read_reg_exit;
	}
	/*  */
	for (i = 0; i < a_pstCfg->u4Count; i++) {
		pMT6573FDVTRDBuff.u4Data[i] = ioread32(FDVT_BASE + pMT6573FDVTRDBuff.u4Addr[i]);
		/* LOG_DBG("  addr/val: 0x%08x/0x%08x\n", (u32) (FDVT_BASE + pMT6573FDVTRDBuff.u4Addr[i]), (u32) pMT6573FDVTRDBuff.u4Data[i]); */
	}
	/*  */
	if (copy_to_user(a_pstCfg->pData, pMT6573FDVTRDBuff.u4Data, size) != 0) {
		LOG_DBG("copy_to_user failed\n");
		ret = -EFAULT;
		goto mt_FDVT_read_reg_exit;
	}
 mt_FDVT_read_reg_exit:

	return ret;
}

/*=======================================================================*/
/* MT6573 Wait IRQ, for user space program to wait interrupt */
/* wait for timeout 500ms */
/*=======================================================================*/
static int MT6573FDVT_WaitIRQ(u32 *u4IRQMask)
{
	int timeout;
	timeout =
	    wait_event_interruptible_timeout(g_MT6573FDVTWQ,
					     (g_u4MT6573FDVTIRQMSK & g_u4MT6573FDVTIRQ),
					     ms_to_jiffies(500));

	if (timeout == 0) {
		LOG_DBG("wait_event_interruptible_timeout timeout, %d, %d\n", g_u4MT6573FDVTIRQMSK,
			g_u4MT6573FDVTIRQ);
		iowrite32(0x00030000, FDVT_START);	/* LDVT Disable */
		iowrite32(0x00000000, FDVT_START);	/* LDVT Disable */
		return -EAGAIN;
	}

	*u4IRQMask = g_u4MT6573FDVTIRQ;
	/* LOG_DBG("[FDVT] IRQ : 0x%8x\n",g_u4MT6573FDVTIRQ); */

	if (!(g_u4MT6573FDVTIRQMSK & g_u4MT6573FDVTIRQ)) {
		LOG_DBG("wait_event_interruptible Not FDVT, %d, %d\n", g_u4MT6573FDVTIRQMSK,
			g_u4MT6573FDVTIRQ);
		MT6573FDVT_DUMPREG();
		return -1;
	}

	g_u4MT6573FDVTIRQ = 0;

	return 0;
}

static irqreturn_t MT6573FDVT_irq(int irq, void *dev_id)
{
	/* g_FDVT_interrupt_handler = VAL_TRUE; */
	/* FDVT_ISR(); */
	g_u4MT6573FDVTIRQ = ioread32(FDVT_INT);
	wake_up_interruptible(&g_MT6573FDVTWQ);

	return IRQ_HANDLED;
}

static long FDVT_ioctl(struct file *file, unsigned int cmd, unsigned long arg)
{
	int ret = 0;

	if (_IOC_NONE != _IOC_DIR(cmd)) {
		/* IO write */
		if (_IOC_WRITE & _IOC_DIR(cmd)) {
			if (copy_from_user(pBuff, (void *)arg, _IOC_SIZE(cmd))) {
				LOG_DBG(" ioctl copy from user failed\n");
				return -EFAULT;
			}
		}
		/* else */
		/* LOG_DBG(" ioctlnot write command\n"); */
	}
	/* else */
	/* LOG_DBG(" ioctl command = NONE\n"); */

	switch (cmd) {
	case MT6573FDVT_INIT_SETPARA_CMD:
		LOG_DBG("[FDVT] FDVT_INIT_CMD\n");
		FDVT_basic_config();
		break;
	case MT6573FDVTIOC_STARTFD_CMD:
		LOG_DBG("[FDVT] MT6573FDVTIOC_STARTFD_CMD\n");
		iowrite32(0x00000001, FDVT_INT_EN);
		iowrite32(0x00000000, FDVT_START);
		iowrite32(0x00000001, FDVT_START);
		iowrite32(0x00000000, FDVT_START);
		/* MT6573FDVT_DUMPREG(); */
		break;
	case MT6573FDVTIOC_G_WAITIRQ:
		/* LOG_DBG("[FDVT] MT6573FDVT_WaitIRQ\n"); */
		ret = MT6573FDVT_WaitIRQ((UINT32 *) pBuff);
		iowrite32(0x00000000, FDVT_INT_EN);	/* BinChang 20120516 Close Interrupt */
		break;
	case MT6573FDVTIOC_T_SET_FDCONF_CMD:
		/* LOG_DBG("[FDVT] MT6573FDVT set FD config\n"); */
		FaceDetecteConfig();	/* LDVT Disable, Due to the different feature number between FD/SD/BD/REC */
		MT6573FDVT_SetRegHW((MT6573FDVTRegIO *) pBuff);
		break;
	case MT6573FDVTIOC_T_SET_SDCONF_CMD:
		/* LOG_DBG("[FDVT] MT6573FDVT set SD config\n"); */
		SmileDetecteConfig();
		MT6573FDVT_SetRegHW((MT6573FDVTRegIO *) pBuff);
		break;
	case MT6573FDVTIOC_G_READ_FDREG_CMD:
		/* LOG_DBG("[FDVT] MT6573FDVT read FD config\n"); */
		MT6573FDVT_ReadRegHW((MT6573FDVTRegIO *) pBuff);
		break;
	case MT6573FDVTIOC_T_DUMPREG:
		LOG_DBG("[FDVT] FDVT_DUMPREG\n");
		MT6573FDVT_DUMPREG();
		break;
	default:
		LOG_DBG("[FDVT][ERROR] FDVT_ioctl default case\n");
		break;
	}
	/* NOT_REFERENCED(ret); */
	/* LOG_DBG("[FDVT] MT6573FDVT IOCtrol out\n"); */
	if (_IOC_READ & _IOC_DIR(cmd)) {
		if (copy_to_user((void __user *)arg, pBuff, _IOC_SIZE(cmd)) != 0) {
			LOG_DBG("copy_to_user failed\n");
			return -EFAULT;
		}
	}

	return ret;
}

static int FDVT_open(struct inode *inode, struct file *file)
{
	/* VAL_BOOL_T flag; */
	INT32 ret = 0;

	LOG_DBG("[FDVT_DEBUG] FDVT_open\n");
	/* mt_fdvt_clk_ctrl(1); //ISP help enable */
	if (pBuff != NULL) {
		LOG_DBG("pBuff is not null\n");
	}
	if (pread_buf != NULL) {
		LOG_DBG("pread_buf is not null\n");
	}

	pBuff = kmalloc(buf_size, GFP_KERNEL);

	if (NULL == pBuff) {
		LOG_DBG(" ioctl allocate mem failed\n");
		ret = -ENOMEM;
	} else
		LOG_DBG(" ioctl allocate mem ok\n");

	pread_buf = (u8 *) kmalloc(buf_size, GFP_KERNEL);
	if (pread_buf == NULL) {
		LOG_DBG(" ioctl allocate mem failed\n");
		ret = -ENOMEM;
	} else
		LOG_DBG(" ioctl allocate mem ok\n");



	if (ret < 0) {
		if (pBuff) {
			kfree(pBuff);
			pBuff = NULL;
		}
		if (pread_buf) {
			kfree(pread_buf);
			pread_buf = NULL;
		}
	}

	return 0;
}

/*
static int FDVT_flush(struct file *file, fl_owner_t id)
{
    LOG_DBG("[FDVT_DEBUG] FDVT_flush\n");

    return 0;
}
*/
static int FDVT_release(struct inode *inode, struct file *file)
{
	LOG_DBG("[FDVT_DEBUG] FDVT_release\n");
	if (pBuff) {
		kfree(pBuff);
		pBuff = NULL;
	}
	if (pread_buf) {
		kfree(pread_buf);
		pread_buf = NULL;
	}

	iowrite32(0x00000000, FDVT_INT_EN);	/* BinChang 20120517 Close Interrupt */
	mb();
	g_u4MT6573FDVTIRQ = ioread32(FDVT_INT);	/* BinChang 20120517 Read Clear IRQ */
	mb();
	/* mt_fdvt_clk_ctrl(0); //ISP help disable */
	return 0;
}

static const struct file_operations FDVT_fops = {
	.owner = THIS_MODULE,
	.unlocked_ioctl = FDVT_ioctl,
	.open = FDVT_open,
	.release = FDVT_release,
};

static int FDVT_probe(struct platform_device *dev)
{
	struct class_device;

	int ret;
	struct class_device *class_dev = NULL;

	LOG_DBG("[FDVT_DEBUG] FDVT_probe\n");

	ret = alloc_chrdev_region(&FDVT_devno, 0, 1, FDVT_DEVNAME);

	if (ret) {
		LOG_DBG("[FDVT_DEBUG][ERROR] Can't Get Major number for FDVT Device\n");
	}

	FDVT_cdev = cdev_alloc();

	FDVT_cdev->owner = THIS_MODULE;
	FDVT_cdev->ops = &FDVT_fops;

	cdev_init(FDVT_cdev, &FDVT_fops);

	ret = cdev_add(FDVT_cdev, FDVT_devno, 1);
	if (ret < 0) {
		LOG_DBG("[FDVT_DEBUG] Attatch file operation failed\n");
		return -EFAULT;
	}
	/* Register Interrupt */

	/* if (request_irq(MT6573_FDVT_IRQ_LINE, (irq_handler_t)MT6573FDVT_irq, 0, FDVT_DEVNAME, NULL) < 0) */
/* if (request_irq(MT_SMI_LARB1_VAMAU_IRQ_ID, (irq_handler_t)MT6573FDVT_irq, 0, FDVT_DEVNAME, NULL) < 0) */
	if (request_irq
	    (FD_IRQ_BIT_ID, (irq_handler_t) MT6573FDVT_irq, IRQF_TRIGGER_LOW, FDVT_DEVNAME,
	     NULL) < 0) {
		LOG_DBG("[FDVT_DEBUG][ERROR] error to request FDVT irq\n");
	} else {
		LOG_DBG("[FDVT_DEBUG] success to request FDVT irq\n");
	}
	/* For Linux 3.0 migration, replace mt65xx_irq_unmask() to enable_irq() */
	/* and mark it, due to request_irq() will call enable_irq. */
	/* mt65xx_irq_unmask(MT_SMI_LARB1_VAMAU_IRQ_ID); */
	/* enable_irq(MT_SMI_LARB1_VAMAU_IRQ_ID); */


	FDVT_class = class_create(THIS_MODULE, FDVT_DEVNAME);
	class_dev = (struct class_device *)device_create(FDVT_class,
							 NULL, FDVT_devno, NULL, FDVT_DEVNAME);
	/* Initialize waitqueue */
	init_waitqueue_head(&g_MT6573FDVTWQ);


	/* NOT_REFERENCED(class_dev); */
	/* NOT_REFERENCED(ret); */


	LOG_DBG("[FDVT_DEBUG] FDVT_probe Done\n");

	return 0;
}

static int FDVT_remove(struct platform_device *dev)
{
	int i4IRQ = 0;
	LOG_DBG("[FDVT_DEBUG] FDVT_driver_exit\n");
	iowrite32(0x00000000, FDVT_INT_EN);	/* BinChang 20120517 Close Interrupt */
	g_u4MT6573FDVTIRQ = ioread32(FDVT_INT);	/* BinChang 20120517 Read Clear IRQ */
	/* mt_fdvt_clk_ctrl(0); ISP help disable */
	device_destroy(FDVT_class, FDVT_devno);
	class_destroy(FDVT_class);

	cdev_del(FDVT_cdev);
	unregister_chrdev_region(FDVT_devno, 1);

	i4IRQ = platform_get_irq(dev, 0);
	free_irq(i4IRQ, NULL);

	if (pBuff) {
		kfree(pBuff);
		pBuff = NULL;
	}
	if (pread_buf) {
		kfree(pread_buf);
		pread_buf = NULL;
	}

	/* platform_driver_unregister(&FDVT_driver); */
	/* platform_device_unregister(&FDVT_device); */
	return 0;
}

static int FDVT_suspend(struct platform_device *dev, pm_message_t state)
{
	/* BOOL flag; */
	/* LOG_DBG("[FDVT_DEBUG] FDVT_suspend\n"); */
	/* mt_fdvt_clk_ctrl(0); */
	/*
	   if (bMP4HWClockUsed == TRUE)
	   {
	   flag = hwDisableClock(MT6516_PDN_MM_MP4,"MPEG4_DEC");
	   flag = hwDisableClock(MT6516_PDN_MM_DCT,"MPEG4_DEC");
	   }
	 */
	/* NOT_REFERENCED(flag); */
	return 0;
}

static int FDVT_resume(struct platform_device *dev)
{
	/* BOOL flag; */
	/* LOG_DBG("[FDVT_DEBUG] FDVT_resume\n"); */
	/* mt_fdvt_clk_ctrl(1); */
	/*
	   if (bMP4HWClockUsed == TRUE)
	   {
	   flag = hwEnableClock(MT6516_PDN_MM_MP4,"MPEG4_DEC");
	   }
	 */
	/* NOT_REFERENCED(flag); */
	return 0;
}

static struct platform_driver FDVT_driver = {
	.probe = FDVT_probe,
	.remove = FDVT_remove,
	.suspend = FDVT_suspend,
	.resume = FDVT_resume,
	.driver = {
		   .name = FDVT_DEVNAME,
		   },
};

static struct platform_device FDVT_device = {
	.name = FDVT_DEVNAME,
	.id = 0,
};

#ifdef CONFIG_HAS_EARLYSUSPEND
static void FDVT_early_suspend(struct early_suspend *h)
{
	/* LOG_DBG("[FDVT_DEBUG] FDVT_suspend\n"); */
	/* mt_fdvt_clk_ctrl(0); */

}

static void FDVT_early_resume(struct early_suspend *h)
{
	/* LOG_DBG("[FDVT_DEBUG] FDVT_suspend\n"); */
	/* mt_fdvt_clk_ctrl(1); */
}

static struct early_suspend FDVT_early_suspend_desc = {
	.level = EARLY_SUSPEND_LEVEL_BLANK_SCREEN + 1,
	.suspend = FDVT_early_suspend,
	.resume = FDVT_early_resume,
};
#endif

static int __init FDVT_driver_init(void)
{
	int ret;

	LOG_DBG("[FDVT_DEBUG] FDVT_driver_init\n");

	if (platform_device_register(&FDVT_device)) {
		LOG_DBG("[FDVT_DEBUG][ERROR] failed to register FDVT Device\n");
		ret = -ENODEV;
		return ret;
	}

	if (platform_driver_register(&FDVT_driver)) {
		LOG_DBG("[FDVT_DEBUG][ERROR] failed to register FDVT Driver\n");
		platform_device_unregister(&FDVT_device);
		ret = -ENODEV;
		return ret;
	}
#ifdef CONFIG_HAS_EARLYSUSPEND
	register_early_suspend(&FDVT_early_suspend_desc);
#endif

	LOG_DBG("[FDVT_DEBUG] FDVT_driver_init Done\n");

	return 0;
}

static void __exit FDVT_driver_exit(void)
{
	LOG_DBG("[FDVT_DEBUG] FDVT_driver_exit\n");

	device_destroy(FDVT_class, FDVT_devno);
	class_destroy(FDVT_class);

	cdev_del(FDVT_cdev);
	unregister_chrdev_region(FDVT_devno, 1);

	platform_driver_unregister(&FDVT_driver);
	platform_device_unregister(&FDVT_device);

}


module_init(FDVT_driver_init);
module_exit(FDVT_driver_exit);
MODULE_AUTHOR("WCD/OSS9/ME3");
MODULE_DESCRIPTION("FDVT Driver");
MODULE_LICENSE("GPL");
