#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x20563a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2053a50 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x20546d0 .functor NOT 1, L_0x20cd090, C4<0>, C4<0>, C4<0>;
L_0x20ccda0 .functor XOR 8, L_0x20ccb40, L_0x20ccd00, C4<00000000>, C4<00000000>;
L_0x20ccf80 .functor XOR 8, L_0x20ccda0, L_0x20cceb0, C4<00000000>, C4<00000000>;
v0x20ca720_0 .net *"_ivl_10", 7 0, L_0x20cceb0;  1 drivers
v0x20ca820_0 .net *"_ivl_12", 7 0, L_0x20ccf80;  1 drivers
v0x20ca900_0 .net *"_ivl_2", 7 0, L_0x20ccaa0;  1 drivers
v0x20ca9c0_0 .net *"_ivl_4", 7 0, L_0x20ccb40;  1 drivers
v0x20caaa0_0 .net *"_ivl_6", 7 0, L_0x20ccd00;  1 drivers
v0x20cabd0_0 .net *"_ivl_8", 7 0, L_0x20ccda0;  1 drivers
v0x20cacb0_0 .net "areset", 0 0, L_0x2054ae0;  1 drivers
v0x20cad50_0 .var "clk", 0 0;
v0x20cadf0_0 .net "predict_history_dut", 6 0, v0x20c98f0_0;  1 drivers
v0x20caf40_0 .net "predict_history_ref", 6 0, L_0x20cc910;  1 drivers
v0x20cafe0_0 .net "predict_pc", 6 0, L_0x20cbba0;  1 drivers
v0x20cb080_0 .net "predict_taken_dut", 0 0, v0x20c9c10_0;  1 drivers
v0x20cb120_0 .net "predict_taken_ref", 0 0, L_0x20cc750;  1 drivers
v0x20cb1c0_0 .net "predict_valid", 0 0, v0x20c6cd0_0;  1 drivers
v0x20cb260_0 .var/2u "stats1", 223 0;
v0x20cb300_0 .var/2u "strobe", 0 0;
v0x20cb3c0_0 .net "tb_match", 0 0, L_0x20cd090;  1 drivers
v0x20cb570_0 .net "tb_mismatch", 0 0, L_0x20546d0;  1 drivers
v0x20cb610_0 .net "train_history", 6 0, L_0x20cc150;  1 drivers
v0x20cb6d0_0 .net "train_mispredicted", 0 0, L_0x20cbff0;  1 drivers
v0x20cb770_0 .net "train_pc", 6 0, L_0x20cc2e0;  1 drivers
v0x20cb830_0 .net "train_taken", 0 0, L_0x20cbdd0;  1 drivers
v0x20cb8d0_0 .net "train_valid", 0 0, v0x20c7650_0;  1 drivers
v0x20cb970_0 .net "wavedrom_enable", 0 0, v0x20c7720_0;  1 drivers
v0x20cba10_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x20c77c0_0;  1 drivers
v0x20cbab0_0 .net "wavedrom_title", 511 0, v0x20c78a0_0;  1 drivers
L_0x20ccaa0 .concat [ 7 1 0 0], L_0x20cc910, L_0x20cc750;
L_0x20ccb40 .concat [ 7 1 0 0], L_0x20cc910, L_0x20cc750;
L_0x20ccd00 .concat [ 7 1 0 0], v0x20c98f0_0, v0x20c9c10_0;
L_0x20cceb0 .concat [ 7 1 0 0], L_0x20cc910, L_0x20cc750;
L_0x20cd090 .cmp/eeq 8, L_0x20ccaa0, L_0x20ccf80;
S_0x2099510 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x2053a50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x20a4390 .param/l "LNT" 0 3 22, C4<01>;
P_0x20a43d0 .param/l "LT" 0 3 22, C4<10>;
P_0x20a4410 .param/l "SNT" 0 3 22, C4<00>;
P_0x20a4450 .param/l "ST" 0 3 22, C4<11>;
P_0x20a4490 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x2054fc0 .functor XOR 7, v0x20c4e70_0, L_0x20cbba0, C4<0000000>, C4<0000000>;
L_0x207f5b0 .functor XOR 7, L_0x20cc150, L_0x20cc2e0, C4<0000000>, C4<0000000>;
v0x2092340_0 .net *"_ivl_11", 0 0, L_0x20cc660;  1 drivers
L_0x7f102dc571c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2092610_0 .net *"_ivl_12", 0 0, L_0x7f102dc571c8;  1 drivers
L_0x7f102dc57210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2054740_0 .net *"_ivl_16", 6 0, L_0x7f102dc57210;  1 drivers
v0x2054980_0 .net *"_ivl_4", 1 0, L_0x20cc470;  1 drivers
v0x2054b50_0 .net *"_ivl_6", 8 0, L_0x20cc570;  1 drivers
L_0x7f102dc57180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x20550b0_0 .net *"_ivl_9", 1 0, L_0x7f102dc57180;  1 drivers
v0x20c4b50_0 .net "areset", 0 0, L_0x2054ae0;  alias, 1 drivers
v0x20c4c10_0 .net "clk", 0 0, v0x20cad50_0;  1 drivers
v0x20c4cd0 .array "pht", 0 127, 1 0;
v0x20c4d90_0 .net "predict_history", 6 0, L_0x20cc910;  alias, 1 drivers
v0x20c4e70_0 .var "predict_history_r", 6 0;
v0x20c4f50_0 .net "predict_index", 6 0, L_0x2054fc0;  1 drivers
v0x20c5030_0 .net "predict_pc", 6 0, L_0x20cbba0;  alias, 1 drivers
v0x20c5110_0 .net "predict_taken", 0 0, L_0x20cc750;  alias, 1 drivers
v0x20c51d0_0 .net "predict_valid", 0 0, v0x20c6cd0_0;  alias, 1 drivers
v0x20c5290_0 .net "train_history", 6 0, L_0x20cc150;  alias, 1 drivers
v0x20c5370_0 .net "train_index", 6 0, L_0x207f5b0;  1 drivers
v0x20c5450_0 .net "train_mispredicted", 0 0, L_0x20cbff0;  alias, 1 drivers
v0x20c5510_0 .net "train_pc", 6 0, L_0x20cc2e0;  alias, 1 drivers
v0x20c55f0_0 .net "train_taken", 0 0, L_0x20cbdd0;  alias, 1 drivers
v0x20c56b0_0 .net "train_valid", 0 0, v0x20c7650_0;  alias, 1 drivers
E_0x2064e40 .event posedge, v0x20c4b50_0, v0x20c4c10_0;
L_0x20cc470 .array/port v0x20c4cd0, L_0x20cc570;
L_0x20cc570 .concat [ 7 2 0 0], L_0x2054fc0, L_0x7f102dc57180;
L_0x20cc660 .part L_0x20cc470, 1, 1;
L_0x20cc750 .functor MUXZ 1, L_0x7f102dc571c8, L_0x20cc660, v0x20c6cd0_0, C4<>;
L_0x20cc910 .functor MUXZ 7, L_0x7f102dc57210, v0x20c4e70_0, v0x20c6cd0_0, C4<>;
S_0x2057bd0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0x2099510;
 .timescale -12 -12;
v0x2091f20_0 .var/i "i", 31 0;
S_0x20c58d0 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x2053a50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x20c5a80 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x2054ae0 .functor BUFZ 1, v0x20c6da0_0, C4<0>, C4<0>, C4<0>;
L_0x7f102dc570a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x20c6560_0 .net *"_ivl_10", 0 0, L_0x7f102dc570a8;  1 drivers
L_0x7f102dc570f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x20c6640_0 .net *"_ivl_14", 6 0, L_0x7f102dc570f0;  1 drivers
L_0x7f102dc57138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x20c6720_0 .net *"_ivl_18", 6 0, L_0x7f102dc57138;  1 drivers
L_0x7f102dc57018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x20c67e0_0 .net *"_ivl_2", 6 0, L_0x7f102dc57018;  1 drivers
L_0x7f102dc57060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x20c68c0_0 .net *"_ivl_6", 0 0, L_0x7f102dc57060;  1 drivers
v0x20c69f0_0 .net "areset", 0 0, L_0x2054ae0;  alias, 1 drivers
v0x20c6a90_0 .net "clk", 0 0, v0x20cad50_0;  alias, 1 drivers
v0x20c6b60_0 .net "predict_pc", 6 0, L_0x20cbba0;  alias, 1 drivers
v0x20c6c30_0 .var "predict_pc_r", 6 0;
v0x20c6cd0_0 .var "predict_valid", 0 0;
v0x20c6da0_0 .var "reset", 0 0;
v0x20c6e40_0 .net "tb_match", 0 0, L_0x20cd090;  alias, 1 drivers
v0x20c6f00_0 .net "train_history", 6 0, L_0x20cc150;  alias, 1 drivers
v0x20c6ff0_0 .var "train_history_r", 6 0;
v0x20c70b0_0 .net "train_mispredicted", 0 0, L_0x20cbff0;  alias, 1 drivers
v0x20c7180_0 .var "train_mispredicted_r", 0 0;
v0x20c7220_0 .net "train_pc", 6 0, L_0x20cc2e0;  alias, 1 drivers
v0x20c7420_0 .var "train_pc_r", 6 0;
v0x20c74e0_0 .net "train_taken", 0 0, L_0x20cbdd0;  alias, 1 drivers
v0x20c75b0_0 .var "train_taken_r", 0 0;
v0x20c7650_0 .var "train_valid", 0 0;
v0x20c7720_0 .var "wavedrom_enable", 0 0;
v0x20c77c0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x20c78a0_0 .var "wavedrom_title", 511 0;
E_0x20642e0/0 .event negedge, v0x20c4c10_0;
E_0x20642e0/1 .event posedge, v0x20c4c10_0;
E_0x20642e0 .event/or E_0x20642e0/0, E_0x20642e0/1;
L_0x20cbba0 .functor MUXZ 7, L_0x7f102dc57018, v0x20c6c30_0, v0x20c6cd0_0, C4<>;
L_0x20cbdd0 .functor MUXZ 1, L_0x7f102dc57060, v0x20c75b0_0, v0x20c7650_0, C4<>;
L_0x20cbff0 .functor MUXZ 1, L_0x7f102dc570a8, v0x20c7180_0, v0x20c7650_0, C4<>;
L_0x20cc150 .functor MUXZ 7, L_0x7f102dc570f0, v0x20c6ff0_0, v0x20c7650_0, C4<>;
L_0x20cc2e0 .functor MUXZ 7, L_0x7f102dc57138, v0x20c7420_0, v0x20c7650_0, C4<>;
S_0x20c5b40 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x20c58d0;
 .timescale -12 -12;
v0x20c5da0_0 .var/2u "arfail", 0 0;
v0x20c5e80_0 .var "async", 0 0;
v0x20c5f40_0 .var/2u "datafail", 0 0;
v0x20c5fe0_0 .var/2u "srfail", 0 0;
E_0x2064090 .event posedge, v0x20c4c10_0;
E_0x20469f0 .event negedge, v0x20c4c10_0;
TD_tb.stim1.reset_test ;
    %wait E_0x2064090;
    %wait E_0x2064090;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20c6da0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2064090;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x20469f0;
    %load/vec4 v0x20c6e40_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x20c5f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20c6da0_0, 0;
    %wait E_0x2064090;
    %load/vec4 v0x20c6e40_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x20c5da0_0, 0, 1;
    %wait E_0x2064090;
    %load/vec4 v0x20c6e40_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x20c5fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20c6da0_0, 0;
    %load/vec4 v0x20c5fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x20c5da0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x20c5e80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x20c5f40_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x20c5e80_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x20c60a0 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x20c58d0;
 .timescale -12 -12;
v0x20c62a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x20c6380 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x20c58d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x20c7b20 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x2053a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
L_0x206e1c0 .functor XOR 7, L_0x20cbba0, v0x20c9850_0, C4<0000000>, C4<0000000>;
L_0x20a56f0 .functor XOR 7, L_0x20cc2e0, L_0x20cc150, C4<0000000>, C4<0000000>;
v0x20c8570 .array "PHT", 0 127, 1 0;
v0x20c9650_0 .net "areset", 0 0, L_0x2054ae0;  alias, 1 drivers
v0x20c9760_0 .net "clk", 0 0, v0x20cad50_0;  alias, 1 drivers
v0x20c9850_0 .var "global_history", 6 0;
v0x20c98f0_0 .var "predict_history", 6 0;
v0x20c9a20_0 .net "predict_index", 6 0, L_0x206e1c0;  1 drivers
v0x20c9b00_0 .net "predict_pc", 6 0, L_0x20cbba0;  alias, 1 drivers
v0x20c9c10_0 .var "predict_taken", 0 0;
v0x20c9cd0_0 .net "predict_valid", 0 0, v0x20c6cd0_0;  alias, 1 drivers
v0x20c9d70_0 .net "train_history", 6 0, L_0x20cc150;  alias, 1 drivers
v0x20c9e80_0 .net "train_index", 6 0, L_0x20a56f0;  1 drivers
v0x20c9f60_0 .net "train_mispredicted", 0 0, L_0x20cbff0;  alias, 1 drivers
v0x20ca050_0 .net "train_pc", 6 0, L_0x20cc2e0;  alias, 1 drivers
v0x20ca160_0 .net "train_taken", 0 0, L_0x20cbdd0;  alias, 1 drivers
v0x20ca250_0 .net "train_valid", 0 0, v0x20c7650_0;  alias, 1 drivers
v0x20c8570_0 .array/port v0x20c8570, 0;
v0x20c8570_1 .array/port v0x20c8570, 1;
E_0x20aac30/0 .event anyedge, v0x20c51d0_0, v0x20c9a20_0, v0x20c8570_0, v0x20c8570_1;
v0x20c8570_2 .array/port v0x20c8570, 2;
v0x20c8570_3 .array/port v0x20c8570, 3;
v0x20c8570_4 .array/port v0x20c8570, 4;
v0x20c8570_5 .array/port v0x20c8570, 5;
E_0x20aac30/1 .event anyedge, v0x20c8570_2, v0x20c8570_3, v0x20c8570_4, v0x20c8570_5;
v0x20c8570_6 .array/port v0x20c8570, 6;
v0x20c8570_7 .array/port v0x20c8570, 7;
v0x20c8570_8 .array/port v0x20c8570, 8;
v0x20c8570_9 .array/port v0x20c8570, 9;
E_0x20aac30/2 .event anyedge, v0x20c8570_6, v0x20c8570_7, v0x20c8570_8, v0x20c8570_9;
v0x20c8570_10 .array/port v0x20c8570, 10;
v0x20c8570_11 .array/port v0x20c8570, 11;
v0x20c8570_12 .array/port v0x20c8570, 12;
v0x20c8570_13 .array/port v0x20c8570, 13;
E_0x20aac30/3 .event anyedge, v0x20c8570_10, v0x20c8570_11, v0x20c8570_12, v0x20c8570_13;
v0x20c8570_14 .array/port v0x20c8570, 14;
v0x20c8570_15 .array/port v0x20c8570, 15;
v0x20c8570_16 .array/port v0x20c8570, 16;
v0x20c8570_17 .array/port v0x20c8570, 17;
E_0x20aac30/4 .event anyedge, v0x20c8570_14, v0x20c8570_15, v0x20c8570_16, v0x20c8570_17;
v0x20c8570_18 .array/port v0x20c8570, 18;
v0x20c8570_19 .array/port v0x20c8570, 19;
v0x20c8570_20 .array/port v0x20c8570, 20;
v0x20c8570_21 .array/port v0x20c8570, 21;
E_0x20aac30/5 .event anyedge, v0x20c8570_18, v0x20c8570_19, v0x20c8570_20, v0x20c8570_21;
v0x20c8570_22 .array/port v0x20c8570, 22;
v0x20c8570_23 .array/port v0x20c8570, 23;
v0x20c8570_24 .array/port v0x20c8570, 24;
v0x20c8570_25 .array/port v0x20c8570, 25;
E_0x20aac30/6 .event anyedge, v0x20c8570_22, v0x20c8570_23, v0x20c8570_24, v0x20c8570_25;
v0x20c8570_26 .array/port v0x20c8570, 26;
v0x20c8570_27 .array/port v0x20c8570, 27;
v0x20c8570_28 .array/port v0x20c8570, 28;
v0x20c8570_29 .array/port v0x20c8570, 29;
E_0x20aac30/7 .event anyedge, v0x20c8570_26, v0x20c8570_27, v0x20c8570_28, v0x20c8570_29;
v0x20c8570_30 .array/port v0x20c8570, 30;
v0x20c8570_31 .array/port v0x20c8570, 31;
v0x20c8570_32 .array/port v0x20c8570, 32;
v0x20c8570_33 .array/port v0x20c8570, 33;
E_0x20aac30/8 .event anyedge, v0x20c8570_30, v0x20c8570_31, v0x20c8570_32, v0x20c8570_33;
v0x20c8570_34 .array/port v0x20c8570, 34;
v0x20c8570_35 .array/port v0x20c8570, 35;
v0x20c8570_36 .array/port v0x20c8570, 36;
v0x20c8570_37 .array/port v0x20c8570, 37;
E_0x20aac30/9 .event anyedge, v0x20c8570_34, v0x20c8570_35, v0x20c8570_36, v0x20c8570_37;
v0x20c8570_38 .array/port v0x20c8570, 38;
v0x20c8570_39 .array/port v0x20c8570, 39;
v0x20c8570_40 .array/port v0x20c8570, 40;
v0x20c8570_41 .array/port v0x20c8570, 41;
E_0x20aac30/10 .event anyedge, v0x20c8570_38, v0x20c8570_39, v0x20c8570_40, v0x20c8570_41;
v0x20c8570_42 .array/port v0x20c8570, 42;
v0x20c8570_43 .array/port v0x20c8570, 43;
v0x20c8570_44 .array/port v0x20c8570, 44;
v0x20c8570_45 .array/port v0x20c8570, 45;
E_0x20aac30/11 .event anyedge, v0x20c8570_42, v0x20c8570_43, v0x20c8570_44, v0x20c8570_45;
v0x20c8570_46 .array/port v0x20c8570, 46;
v0x20c8570_47 .array/port v0x20c8570, 47;
v0x20c8570_48 .array/port v0x20c8570, 48;
v0x20c8570_49 .array/port v0x20c8570, 49;
E_0x20aac30/12 .event anyedge, v0x20c8570_46, v0x20c8570_47, v0x20c8570_48, v0x20c8570_49;
v0x20c8570_50 .array/port v0x20c8570, 50;
v0x20c8570_51 .array/port v0x20c8570, 51;
v0x20c8570_52 .array/port v0x20c8570, 52;
v0x20c8570_53 .array/port v0x20c8570, 53;
E_0x20aac30/13 .event anyedge, v0x20c8570_50, v0x20c8570_51, v0x20c8570_52, v0x20c8570_53;
v0x20c8570_54 .array/port v0x20c8570, 54;
v0x20c8570_55 .array/port v0x20c8570, 55;
v0x20c8570_56 .array/port v0x20c8570, 56;
v0x20c8570_57 .array/port v0x20c8570, 57;
E_0x20aac30/14 .event anyedge, v0x20c8570_54, v0x20c8570_55, v0x20c8570_56, v0x20c8570_57;
v0x20c8570_58 .array/port v0x20c8570, 58;
v0x20c8570_59 .array/port v0x20c8570, 59;
v0x20c8570_60 .array/port v0x20c8570, 60;
v0x20c8570_61 .array/port v0x20c8570, 61;
E_0x20aac30/15 .event anyedge, v0x20c8570_58, v0x20c8570_59, v0x20c8570_60, v0x20c8570_61;
v0x20c8570_62 .array/port v0x20c8570, 62;
v0x20c8570_63 .array/port v0x20c8570, 63;
v0x20c8570_64 .array/port v0x20c8570, 64;
v0x20c8570_65 .array/port v0x20c8570, 65;
E_0x20aac30/16 .event anyedge, v0x20c8570_62, v0x20c8570_63, v0x20c8570_64, v0x20c8570_65;
v0x20c8570_66 .array/port v0x20c8570, 66;
v0x20c8570_67 .array/port v0x20c8570, 67;
v0x20c8570_68 .array/port v0x20c8570, 68;
v0x20c8570_69 .array/port v0x20c8570, 69;
E_0x20aac30/17 .event anyedge, v0x20c8570_66, v0x20c8570_67, v0x20c8570_68, v0x20c8570_69;
v0x20c8570_70 .array/port v0x20c8570, 70;
v0x20c8570_71 .array/port v0x20c8570, 71;
v0x20c8570_72 .array/port v0x20c8570, 72;
v0x20c8570_73 .array/port v0x20c8570, 73;
E_0x20aac30/18 .event anyedge, v0x20c8570_70, v0x20c8570_71, v0x20c8570_72, v0x20c8570_73;
v0x20c8570_74 .array/port v0x20c8570, 74;
v0x20c8570_75 .array/port v0x20c8570, 75;
v0x20c8570_76 .array/port v0x20c8570, 76;
v0x20c8570_77 .array/port v0x20c8570, 77;
E_0x20aac30/19 .event anyedge, v0x20c8570_74, v0x20c8570_75, v0x20c8570_76, v0x20c8570_77;
v0x20c8570_78 .array/port v0x20c8570, 78;
v0x20c8570_79 .array/port v0x20c8570, 79;
v0x20c8570_80 .array/port v0x20c8570, 80;
v0x20c8570_81 .array/port v0x20c8570, 81;
E_0x20aac30/20 .event anyedge, v0x20c8570_78, v0x20c8570_79, v0x20c8570_80, v0x20c8570_81;
v0x20c8570_82 .array/port v0x20c8570, 82;
v0x20c8570_83 .array/port v0x20c8570, 83;
v0x20c8570_84 .array/port v0x20c8570, 84;
v0x20c8570_85 .array/port v0x20c8570, 85;
E_0x20aac30/21 .event anyedge, v0x20c8570_82, v0x20c8570_83, v0x20c8570_84, v0x20c8570_85;
v0x20c8570_86 .array/port v0x20c8570, 86;
v0x20c8570_87 .array/port v0x20c8570, 87;
v0x20c8570_88 .array/port v0x20c8570, 88;
v0x20c8570_89 .array/port v0x20c8570, 89;
E_0x20aac30/22 .event anyedge, v0x20c8570_86, v0x20c8570_87, v0x20c8570_88, v0x20c8570_89;
v0x20c8570_90 .array/port v0x20c8570, 90;
v0x20c8570_91 .array/port v0x20c8570, 91;
v0x20c8570_92 .array/port v0x20c8570, 92;
v0x20c8570_93 .array/port v0x20c8570, 93;
E_0x20aac30/23 .event anyedge, v0x20c8570_90, v0x20c8570_91, v0x20c8570_92, v0x20c8570_93;
v0x20c8570_94 .array/port v0x20c8570, 94;
v0x20c8570_95 .array/port v0x20c8570, 95;
v0x20c8570_96 .array/port v0x20c8570, 96;
v0x20c8570_97 .array/port v0x20c8570, 97;
E_0x20aac30/24 .event anyedge, v0x20c8570_94, v0x20c8570_95, v0x20c8570_96, v0x20c8570_97;
v0x20c8570_98 .array/port v0x20c8570, 98;
v0x20c8570_99 .array/port v0x20c8570, 99;
v0x20c8570_100 .array/port v0x20c8570, 100;
v0x20c8570_101 .array/port v0x20c8570, 101;
E_0x20aac30/25 .event anyedge, v0x20c8570_98, v0x20c8570_99, v0x20c8570_100, v0x20c8570_101;
v0x20c8570_102 .array/port v0x20c8570, 102;
v0x20c8570_103 .array/port v0x20c8570, 103;
v0x20c8570_104 .array/port v0x20c8570, 104;
v0x20c8570_105 .array/port v0x20c8570, 105;
E_0x20aac30/26 .event anyedge, v0x20c8570_102, v0x20c8570_103, v0x20c8570_104, v0x20c8570_105;
v0x20c8570_106 .array/port v0x20c8570, 106;
v0x20c8570_107 .array/port v0x20c8570, 107;
v0x20c8570_108 .array/port v0x20c8570, 108;
v0x20c8570_109 .array/port v0x20c8570, 109;
E_0x20aac30/27 .event anyedge, v0x20c8570_106, v0x20c8570_107, v0x20c8570_108, v0x20c8570_109;
v0x20c8570_110 .array/port v0x20c8570, 110;
v0x20c8570_111 .array/port v0x20c8570, 111;
v0x20c8570_112 .array/port v0x20c8570, 112;
v0x20c8570_113 .array/port v0x20c8570, 113;
E_0x20aac30/28 .event anyedge, v0x20c8570_110, v0x20c8570_111, v0x20c8570_112, v0x20c8570_113;
v0x20c8570_114 .array/port v0x20c8570, 114;
v0x20c8570_115 .array/port v0x20c8570, 115;
v0x20c8570_116 .array/port v0x20c8570, 116;
v0x20c8570_117 .array/port v0x20c8570, 117;
E_0x20aac30/29 .event anyedge, v0x20c8570_114, v0x20c8570_115, v0x20c8570_116, v0x20c8570_117;
v0x20c8570_118 .array/port v0x20c8570, 118;
v0x20c8570_119 .array/port v0x20c8570, 119;
v0x20c8570_120 .array/port v0x20c8570, 120;
v0x20c8570_121 .array/port v0x20c8570, 121;
E_0x20aac30/30 .event anyedge, v0x20c8570_118, v0x20c8570_119, v0x20c8570_120, v0x20c8570_121;
v0x20c8570_122 .array/port v0x20c8570, 122;
v0x20c8570_123 .array/port v0x20c8570, 123;
v0x20c8570_124 .array/port v0x20c8570, 124;
v0x20c8570_125 .array/port v0x20c8570, 125;
E_0x20aac30/31 .event anyedge, v0x20c8570_122, v0x20c8570_123, v0x20c8570_124, v0x20c8570_125;
v0x20c8570_126 .array/port v0x20c8570, 126;
v0x20c8570_127 .array/port v0x20c8570, 127;
E_0x20aac30/32 .event anyedge, v0x20c8570_126, v0x20c8570_127, v0x20c9850_0;
E_0x20aac30 .event/or E_0x20aac30/0, E_0x20aac30/1, E_0x20aac30/2, E_0x20aac30/3, E_0x20aac30/4, E_0x20aac30/5, E_0x20aac30/6, E_0x20aac30/7, E_0x20aac30/8, E_0x20aac30/9, E_0x20aac30/10, E_0x20aac30/11, E_0x20aac30/12, E_0x20aac30/13, E_0x20aac30/14, E_0x20aac30/15, E_0x20aac30/16, E_0x20aac30/17, E_0x20aac30/18, E_0x20aac30/19, E_0x20aac30/20, E_0x20aac30/21, E_0x20aac30/22, E_0x20aac30/23, E_0x20aac30/24, E_0x20aac30/25, E_0x20aac30/26, E_0x20aac30/27, E_0x20aac30/28, E_0x20aac30/29, E_0x20aac30/30, E_0x20aac30/31, E_0x20aac30/32;
S_0x20c8270 .scope begin, "$unm_blk_2" "$unm_blk_2" 4 29, 4 29 0, S_0x20c7b20;
 .timescale 0 0;
v0x20c8470_0 .var/i "i", 31 0;
S_0x20ca500 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x2053a50;
 .timescale -12 -12;
E_0x20aaf20 .event anyedge, v0x20cb300_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x20cb300_0;
    %nor/r;
    %assign/vec4 v0x20cb300_0, 0;
    %wait E_0x20aaf20;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x20c58d0;
T_4 ;
    %wait E_0x2064090;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20c6da0_0, 0;
    %wait E_0x2064090;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20c6da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20c6cd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20c7180_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x20c6ff0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x20c7420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20c75b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20c7650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20c6cd0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x20c6c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20c5e80_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x20c5b40;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x20c6380;
    %join;
    %wait E_0x2064090;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20c6da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20c6cd0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x20c6c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20c6cd0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x20c6ff0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x20c7420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20c75b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20c7650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20c7180_0, 0;
    %wait E_0x20469f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20c6da0_0, 0;
    %wait E_0x2064090;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20c7650_0, 0;
    %wait E_0x2064090;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x20c6ff0_0, 0;
    %wait E_0x2064090;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20c7650_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2064090;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x20c6ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20c75b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20c7650_0, 0;
    %wait E_0x2064090;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20c7650_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2064090;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x20c6380;
    %join;
    %wait E_0x2064090;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20c6da0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x20c6c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20c6cd0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x20c6ff0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x20c7420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20c75b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20c7650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20c7180_0, 0;
    %wait E_0x20469f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20c6da0_0, 0;
    %wait E_0x2064090;
    %wait E_0x2064090;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20c7650_0, 0;
    %wait E_0x2064090;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20c7650_0, 0;
    %wait E_0x2064090;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20c7650_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x20c6ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20c75b0_0, 0;
    %wait E_0x2064090;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20c7650_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2064090;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x20c6ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20c75b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20c7650_0, 0;
    %wait E_0x2064090;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20c7650_0, 0;
    %wait E_0x2064090;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20c7650_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x20c6ff0_0, 0;
    %wait E_0x2064090;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20c7650_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2064090;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x20c6380;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20642e0;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x20c7650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c75b0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x20c7420_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x20c6c30_0, 0;
    %assign/vec4 v0x20c6cd0_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x20c6ff0_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x20c7180_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x2099510;
T_5 ;
    %wait E_0x2064e40;
    %load/vec4 v0x20c4b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x2057bd0;
    %jmp t_0;
    .scope S_0x2057bd0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2091f20_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x2091f20_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x2091f20_0;
    %store/vec4a v0x20c4cd0, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x2091f20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2091f20_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x2099510;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x20c4e70_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x20c51d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x20c4e70_0;
    %load/vec4 v0x20c5110_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x20c4e70_0, 0;
T_5.5 ;
    %load/vec4 v0x20c56b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x20c5370_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x20c4cd0, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x20c55f0_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x20c5370_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x20c4cd0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x20c5370_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x20c4cd0, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x20c5370_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x20c4cd0, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x20c55f0_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x20c5370_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x20c4cd0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x20c5370_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x20c4cd0, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x20c5450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x20c5290_0;
    %load/vec4 v0x20c55f0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x20c4e70_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x20c7b20;
T_6 ;
    %wait E_0x2064e40;
    %load/vec4 v0x20c9650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %fork t_3, S_0x20c8270;
    %jmp t_2;
    .scope S_0x20c8270;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20c8470_0, 0, 32;
T_6.2 ; Top of for-loop 
    %load/vec4 v0x20c8470_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x20c8470_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x20c8570, 0, 4;
T_6.4 ; for-loop step statement
    %load/vec4 v0x20c8470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x20c8470_0, 0, 32;
    %jmp T_6.2;
T_6.3 ; for-loop exit label
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x20c9850_0, 0;
    %end;
    .scope S_0x20c7b20;
t_2 %join;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x20ca250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0x20ca160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0x20c9e80_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x20c8570, 4;
    %cmpi/u 3, 0, 2;
    %jmp/0xz  T_6.9, 5;
    %load/vec4 v0x20c9e80_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x20c8570, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x20c9e80_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x20c8570, 0, 4;
T_6.9 ;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x20c9e80_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x20c8570, 4;
    %cmpi/u 0, 0, 2;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_6.11, 5;
    %load/vec4 v0x20c9e80_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x20c8570, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x20c9e80_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x20c8570, 0, 4;
T_6.11 ;
T_6.8 ;
    %load/vec4 v0x20c9f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.13, 8;
    %load/vec4 v0x20c9d70_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x20ca160_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x20c9850_0, 0;
    %jmp T_6.14;
T_6.13 ;
    %load/vec4 v0x20c9850_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x20ca160_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x20c9850_0, 0;
T_6.14 ;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0x20c9cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %load/vec4 v0x20c9850_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x20c9a20_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x20c8570, 4;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x20c9850_0, 0;
T_6.15 ;
T_6.6 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x20c7b20;
T_7 ;
    %wait E_0x20aac30;
    %load/vec4 v0x20c9cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x20c9a20_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x20c8570, 4;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x20c9c10_0, 0, 1;
    %load/vec4 v0x20c9850_0;
    %store/vec4 v0x20c98f0_0, 0, 7;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x2053a50;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20cad50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20cb300_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x2053a50;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x20cad50_0;
    %inv;
    %store/vec4 v0x20cad50_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x2053a50;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x20c6a90_0, v0x20cb570_0, v0x20cad50_0, v0x20cacb0_0, v0x20cb1c0_0, v0x20cafe0_0, v0x20cb8d0_0, v0x20cb830_0, v0x20cb6d0_0, v0x20cb610_0, v0x20cb770_0, v0x20cb120_0, v0x20cb080_0, v0x20caf40_0, v0x20cadf0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x2053a50;
T_11 ;
    %load/vec4 v0x20cb260_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x20cb260_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20cb260_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0x20cb260_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x20cb260_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x20cb260_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0x20cb260_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20cb260_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x20cb260_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20cb260_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x2053a50;
T_12 ;
    %wait E_0x20642e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20cb260_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20cb260_0, 4, 32;
    %load/vec4 v0x20cb3c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x20cb260_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20cb260_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20cb260_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20cb260_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x20cb120_0;
    %load/vec4 v0x20cb120_0;
    %load/vec4 v0x20cb080_0;
    %xor;
    %load/vec4 v0x20cb120_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x20cb260_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20cb260_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x20cb260_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20cb260_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x20caf40_0;
    %load/vec4 v0x20caf40_0;
    %load/vec4 v0x20cadf0_0;
    %xor;
    %load/vec4 v0x20caf40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x20cb260_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20cb260_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x20cb260_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20cb260_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/gshare/iter6/response1/top_module.sv";
