(DELAYFILE
(SDFVERSION "OVI 2.1")
(DESIGN "CU_TOP")
(DATE "123")
(VENDOR "ProASIC3")
(PROGRAM "Synplify")
(VERSION "mapact, Build 1659R")
(DIVIDER /)
(VOLTAGE 2.500000:2.500000:2.500000)
(PROCESS "TYPICAL")
(TEMPERATURE 70.000000:70.000000:70.000000)
(TIMESCALE 1ns)
(CELL
  (CELLTYPE "CU_TOP")
  (INSTANCE)
  (TIMINGCHECK

    (PATHCONSTRAINT system_clock_inst_0/l_time\[8\]/CLK  system_clock_inst_0/l_time\[8\]/Q  system_clock_inst_0/l_time_RNI726U\[7\]/B  system_clock_inst_0/l_time_RNI726U\[7\]/Y  system_clock_inst_0/l_time_RNIQ01H1\[9\]/C  system_clock_inst_0/l_time_RNIQ01H1\[9\]/Y  system_clock_inst_0/l_time_RNIPOUI2\[5\]/A  system_clock_inst_0/l_time_RNIPOUI2\[5\]/Y  system_clock_inst_0/flag_RNO/A  system_clock_inst_0/flag_RNO/Y  system_clock_inst_0/flag/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[7\]/CLK  system_clock_inst_0/l_time\[7\]/Q  system_clock_inst_0/l_time_RNI726U\[7\]/A  system_clock_inst_0/l_time_RNI726U\[7\]/Y  system_clock_inst_0/l_time_RNIQ01H1\[9\]/C  system_clock_inst_0/l_time_RNIQ01H1\[9\]/Y  system_clock_inst_0/l_time_RNIPOUI2\[5\]/A  system_clock_inst_0/l_time_RNIPOUI2\[5\]/Y  system_clock_inst_0/flag_RNO/A  system_clock_inst_0/flag_RNO/Y  system_clock_inst_0/flag/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[10\]/CLK  system_clock_inst_0/l_time\[10\]/Q  system_clock_inst_0/l_time_RNISPN3\[12\]/A  system_clock_inst_0/l_time_RNISPN3\[12\]/Y  system_clock_inst_0/l_time_RNIVNT11\[5\]/C  system_clock_inst_0/l_time_RNIVNT11\[5\]/Y  system_clock_inst_0/l_time_RNIPOUI2\[5\]/B  system_clock_inst_0/l_time_RNIPOUI2\[5\]/Y  system_clock_inst_0/flag_RNO/A  system_clock_inst_0/flag_RNO/Y  system_clock_inst_0/flag/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI62IJ3\[8\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI62IJ3\[8\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI14D04\[9\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI14D04\[9\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI45084\[10\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI45084\[10\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO_0\[12\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO_0\[12\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[12\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[12\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[0\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[0\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI62IJ3\[8\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI62IJ3\[8\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI14D04\[9\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI14D04\[9\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI45084\[10\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI45084\[10\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO_0\[12\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO_0\[12\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[12\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[12\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[12\]/CLK  system_clock_inst_0/l_time\[12\]/Q  system_clock_inst_0/l_time_RNISPN3\[12\]/B  system_clock_inst_0/l_time_RNISPN3\[12\]/Y  system_clock_inst_0/l_time_RNIVNT11\[5\]/C  system_clock_inst_0/l_time_RNIVNT11\[5\]/Y  system_clock_inst_0/l_time_RNIPOUI2\[5\]/B  system_clock_inst_0/l_time_RNIPOUI2\[5\]/Y  system_clock_inst_0/flag_RNO/A  system_clock_inst_0/flag_RNO/Y  system_clock_inst_0/flag/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[3\]/CLK  system_clock_inst_0/l_time\[3\]/Q  system_clock_inst_0/l_time_RNITN5U\[2\]/B  system_clock_inst_0/l_time_RNITN5U\[2\]/Y  system_clock_inst_0/l_time_RNIQFBS1\[4\]/B  system_clock_inst_0/l_time_RNIQFBS1\[4\]/Y  system_clock_inst_0/flag_RNO/C  system_clock_inst_0/flag_RNO/Y  system_clock_inst_0/flag/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[1\]/CLK  system_clock_inst_0/l_time\[1\]/Q  system_clock_inst_0/l_time_RNITN5U\[4\]/B  system_clock_inst_0/l_time_RNITN5U\[4\]/Y  system_clock_inst_0/l_time_RNIQFBS1\[4\]/A  system_clock_inst_0/l_time_RNIQFBS1\[4\]/Y  system_clock_inst_0/flag_RNO/C  system_clock_inst_0/flag_RNO/Y  system_clock_inst_0/flag/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[4\]/CLK  system_clock_inst_0/l_time\[4\]/Q  system_clock_inst_0/l_time_RNITN5U\[4\]/A  system_clock_inst_0/l_time_RNITN5U\[4\]/Y  system_clock_inst_0/l_time_RNIQFBS1\[4\]/A  system_clock_inst_0/l_time_RNIQFBS1\[4\]/Y  system_clock_inst_0/flag_RNO/C  system_clock_inst_0/flag_RNO/Y  system_clock_inst_0/flag/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[5\]/CLK  system_clock_inst_0/l_time\[5\]/Q  system_clock_inst_0/l_time_RNIVNT11\[5\]/B  system_clock_inst_0/l_time_RNIVNT11\[5\]/Y  system_clock_inst_0/l_time_RNIPOUI2\[5\]/B  system_clock_inst_0/l_time_RNIPOUI2\[5\]/Y  system_clock_inst_0/flag_RNO/A  system_clock_inst_0/flag_RNO/Y  system_clock_inst_0/flag/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[11\]/CLK  system_clock_inst_0/l_time\[11\]/Q  system_clock_inst_0/l_time_RNIURN3\[13\]/A  system_clock_inst_0/l_time_RNIURN3\[13\]/Y  system_clock_inst_0/l_time_RNIQ01H1\[9\]/A  system_clock_inst_0/l_time_RNIQ01H1\[9\]/Y  system_clock_inst_0/l_time_RNIPOUI2\[5\]/A  system_clock_inst_0/l_time_RNIPOUI2\[5\]/Y  system_clock_inst_0/flag_RNO/A  system_clock_inst_0/flag_RNO/Y  system_clock_inst_0/flag/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[2\]/CLK  system_clock_inst_0/l_time\[2\]/Q  system_clock_inst_0/l_time_RNITN5U\[2\]/A  system_clock_inst_0/l_time_RNITN5U\[2\]/Y  system_clock_inst_0/l_time_RNIQFBS1\[4\]/B  system_clock_inst_0/l_time_RNIQFBS1\[4\]/Y  system_clock_inst_0/flag_RNO/C  system_clock_inst_0/flag_RNO/Y  system_clock_inst_0/flag/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[6\]/CLK  system_clock_inst_0/l_time\[6\]/Q  system_clock_inst_0/l_time_RNIVNT11\[5\]/A  system_clock_inst_0/l_time_RNIVNT11\[5\]/Y  system_clock_inst_0/l_time_RNIPOUI2\[5\]/B  system_clock_inst_0/l_time_RNIPOUI2\[5\]/Y  system_clock_inst_0/flag_RNO/A  system_clock_inst_0/flag_RNO/Y  system_clock_inst_0/flag/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[6\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[6\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIFSLP\[5\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIFSLP\[5\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIUOBJ1\[7\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIUOBJ1\[7\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI62IJ3\[8\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI62IJ3\[8\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI14D04\[9\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI14D04\[9\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI45084\[10\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI45084\[10\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO_0\[12\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO_0\[12\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[12\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[12\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[9\]/CLK  system_clock_inst_0/l_time\[9\]/Q  system_clock_inst_0/l_time_RNIQ01H1\[9\]/B  system_clock_inst_0/l_time_RNIQ01H1\[9\]/Y  system_clock_inst_0/l_time_RNIPOUI2\[5\]/A  system_clock_inst_0/l_time_RNIPOUI2\[5\]/Y  system_clock_inst_0/flag_RNO/A  system_clock_inst_0/flag_RNO/Y  system_clock_inst_0/flag/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[2\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[2\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI62IJ3\[8\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI62IJ3\[8\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI14D04\[9\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI14D04\[9\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI45084\[10\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI45084\[10\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO_0\[12\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO_0\[12\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[12\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[12\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[5\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[5\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIFSLP\[5\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIFSLP\[5\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIUOBJ1\[7\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIUOBJ1\[7\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI62IJ3\[8\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI62IJ3\[8\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI14D04\[9\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI14D04\[9\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI45084\[10\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI45084\[10\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO_0\[12\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO_0\[12\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[12\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[12\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[13\]/CLK  system_clock_inst_0/l_time\[13\]/Q  system_clock_inst_0/l_time_RNIURN3\[13\]/B  system_clock_inst_0/l_time_RNIURN3\[13\]/Y  system_clock_inst_0/l_time_RNIQ01H1\[9\]/A  system_clock_inst_0/l_time_RNIQ01H1\[9\]/Y  system_clock_inst_0/l_time_RNIPOUI2\[5\]/A  system_clock_inst_0/l_time_RNIPOUI2\[5\]/Y  system_clock_inst_0/flag_RNO/A  system_clock_inst_0/flag_RNO/Y  system_clock_inst_0/flag/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIDA6N4\[10\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIDA6N4\[10\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIV2145\[0\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIV2145\[0\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[1\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[1\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI62IJ3\[8\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI62IJ3\[8\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI14D04\[9\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI14D04\[9\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI45084\[10\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI45084\[10\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[11\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[11\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIDA6N4\[10\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIDA6N4\[10\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[9\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[9\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIDA6N4\[10\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIDA6N4\[10\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[5\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[5\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIDA6N4\[10\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIDA6N4\[10\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[3\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[3\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIDA6N4\[10\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIDA6N4\[10\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[11\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[11\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIDA6N4\[10\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIDA6N4\[10\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[10\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[10\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIDA6N4\[10\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIDA6N4\[10\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[12\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[12\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[16\]/CLK  system_clock_inst_0/l_time\[16\]/Q  system_clock_inst_0/flag_RNO_1/B  system_clock_inst_0/flag_RNO_1/Y  system_clock_inst_0/flag_RNO_0/C  system_clock_inst_0/flag_RNO_0/Y  system_clock_inst_0/flag_RNO/B  system_clock_inst_0/flag_RNO/Y  system_clock_inst_0/flag/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_state\[1\]/CLK  FPGA_UART/make_RX/rx_state\[1\]/Q  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/B  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/Y  FPGA_UART/make_RX/rx_state_RNI8LLJ\[0\]/B  FPGA_UART/make_RX/rx_state_RNI8LLJ\[0\]/Y  FPGA_UART/make_RX/samples_RNIRMCK2\[0\]/A  FPGA_UART/make_RX/samples_RNIRMCK2\[0\]/Y  FPGA_UART/make_RX/receive_count_RNO\[1\]/C  FPGA_UART/make_RX/receive_count_RNO\[1\]/Y  FPGA_UART/make_RX/receive_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[15\]/CLK  system_clock_inst_0/l_time\[15\]/Q  system_clock_inst_0/flag_RNO_1/A  system_clock_inst_0/flag_RNO_1/Y  system_clock_inst_0/flag_RNO_0/C  system_clock_inst_0/flag_RNO_0/Y  system_clock_inst_0/flag_RNO/B  system_clock_inst_0/flag_RNO/Y  system_clock_inst_0/flag/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_state\[0\]/CLK  FPGA_UART/make_RX/rx_state\[0\]/Q  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/A  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/Y  FPGA_UART/make_RX/rx_state_RNI8LLJ\[0\]/B  FPGA_UART/make_RX/rx_state_RNI8LLJ\[0\]/Y  FPGA_UART/make_RX/samples_RNIRMCK2\[0\]/A  FPGA_UART/make_RX/samples_RNIRMCK2\[0\]/Y  FPGA_UART/make_RX/receive_count_RNO\[1\]/C  FPGA_UART/make_RX/receive_count_RNO\[1\]/Y  FPGA_UART/make_RX/receive_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIDA6N4\[10\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIDA6N4\[10\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIV2145\[0\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIV2145\[0\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_state\[1\]/CLK  FPGA_UART/make_RX/rx_state\[1\]/Q  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/B  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/Y  FPGA_UART/make_RX/rx_state_RNI8LLJ\[0\]/B  FPGA_UART/make_RX/rx_state_RNI8LLJ\[0\]/Y  FPGA_UART/make_RX/samples_RNIRMCK2\[0\]/A  FPGA_UART/make_RX/samples_RNIRMCK2\[0\]/Y  FPGA_UART/make_RX/receive_count_RNO\[2\]/C  FPGA_UART/make_RX/receive_count_RNO\[2\]/Y  FPGA_UART/make_RX/receive_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_state\[1\]/CLK  FPGA_UART/make_RX/rx_state\[1\]/Q  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/B  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/Y  FPGA_UART/make_RX/rx_state_RNI8LLJ\[0\]/B  FPGA_UART/make_RX/rx_state_RNI8LLJ\[0\]/Y  FPGA_UART/make_RX/samples_RNIRMCK2\[0\]/A  FPGA_UART/make_RX/samples_RNIRMCK2\[0\]/Y  FPGA_UART/make_RX/receive_count_RNO\[3\]/C  FPGA_UART/make_RX/receive_count_RNO\[3\]/Y  FPGA_UART/make_RX/receive_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_state\[1\]/CLK  FPGA_UART/make_RX/rx_state\[1\]/Q  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/B  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/Y  FPGA_UART/make_RX/rx_state_RNI8LLJ\[0\]/B  FPGA_UART/make_RX/rx_state_RNI8LLJ\[0\]/Y  FPGA_UART/make_RX/samples_RNIRMCK2\[0\]/A  FPGA_UART/make_RX/samples_RNIRMCK2\[0\]/Y  FPGA_UART/make_RX/receive_count_RNO\[0\]/C  FPGA_UART/make_RX/receive_count_RNO\[0\]/Y  FPGA_UART/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_state\[1\]/CLK  FPGA_UART/make_RX/rx_state\[1\]/Q  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/B  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/Y  FPGA_UART/make_RX/rx_state_RNI69LF\[0\]/A  FPGA_UART/make_RX/rx_state_RNI69LF\[0\]/Y  FPGA_UART/make_RX/receive_count_RNIHM8T\[3\]/C  FPGA_UART/make_RX/receive_count_RNIHM8T\[3\]/Y  FPGA_UART/make_RX/rx_shift\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_state\[1\]/CLK  FPGA_UART/make_RX/rx_state\[1\]/Q  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/B  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/Y  FPGA_UART/make_RX/rx_state_RNI69LF\[0\]/A  FPGA_UART/make_RX/rx_state_RNI69LF\[0\]/Y  FPGA_UART/make_RX/receive_count_RNIHM8T\[3\]/C  FPGA_UART/make_RX/receive_count_RNIHM8T\[3\]/Y  FPGA_UART/make_RX/rx_shift\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_state\[1\]/CLK  FPGA_UART/make_RX/rx_state\[1\]/Q  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/B  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/Y  FPGA_UART/make_RX/rx_state_RNI69LF\[0\]/A  FPGA_UART/make_RX/rx_state_RNI69LF\[0\]/Y  FPGA_UART/make_RX/receive_count_RNIHM8T\[3\]/C  FPGA_UART/make_RX/receive_count_RNIHM8T\[3\]/Y  FPGA_UART/make_RX/rx_shift\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_state\[1\]/CLK  FPGA_UART/make_RX/rx_state\[1\]/Q  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/B  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/Y  FPGA_UART/make_RX/rx_state_RNI69LF\[0\]/A  FPGA_UART/make_RX/rx_state_RNI69LF\[0\]/Y  FPGA_UART/make_RX/receive_count_RNIHM8T\[3\]/C  FPGA_UART/make_RX/receive_count_RNIHM8T\[3\]/Y  FPGA_UART/make_RX/rx_shift\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_state\[1\]/CLK  FPGA_UART/make_RX/rx_state\[1\]/Q  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/B  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/Y  FPGA_UART/make_RX/rx_state_RNI69LF\[0\]/A  FPGA_UART/make_RX/rx_state_RNI69LF\[0\]/Y  FPGA_UART/make_RX/receive_count_RNIHM8T\[3\]/C  FPGA_UART/make_RX/receive_count_RNIHM8T\[3\]/Y  FPGA_UART/make_RX/rx_shift\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_state\[1\]/CLK  FPGA_UART/make_RX/rx_state\[1\]/Q  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/B  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/Y  FPGA_UART/make_RX/rx_state_RNI69LF\[0\]/A  FPGA_UART/make_RX/rx_state_RNI69LF\[0\]/Y  FPGA_UART/make_RX/receive_count_RNIHM8T\[3\]/C  FPGA_UART/make_RX/receive_count_RNIHM8T\[3\]/Y  FPGA_UART/make_RX/rx_shift\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_state\[1\]/CLK  FPGA_UART/make_RX/rx_state\[1\]/Q  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/B  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/Y  FPGA_UART/make_RX/rx_state_RNI69LF\[0\]/A  FPGA_UART/make_RX/rx_state_RNI69LF\[0\]/Y  FPGA_UART/make_RX/receive_count_RNIHM8T\[3\]/C  FPGA_UART/make_RX/receive_count_RNIHM8T\[3\]/Y  FPGA_UART/make_RX/rx_shift\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_state\[1\]/CLK  FPGA_UART/make_RX/rx_state\[1\]/Q  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/B  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/Y  FPGA_UART/make_RX/rx_state_RNI69LF\[0\]/A  FPGA_UART/make_RX/rx_state_RNI69LF\[0\]/Y  FPGA_UART/make_RX/receive_count_RNIHM8T\[3\]/C  FPGA_UART/make_RX/receive_count_RNIHM8T\[3\]/Y  FPGA_UART/make_RX/rx_bit_cnt\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_state\[1\]/CLK  FPGA_UART/make_RX/rx_state\[1\]/Q  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/B  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/Y  FPGA_UART/make_RX/rx_state_RNI69LF\[0\]/A  FPGA_UART/make_RX/rx_state_RNI69LF\[0\]/Y  FPGA_UART/make_RX/receive_count_RNIHM8T\[3\]/C  FPGA_UART/make_RX/receive_count_RNIHM8T\[3\]/Y  FPGA_UART/make_RX/rx_bit_cnt\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_state\[1\]/CLK  FPGA_UART/make_RX/rx_state\[1\]/Q  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/B  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/Y  FPGA_UART/make_RX/rx_state_RNI69LF\[0\]/A  FPGA_UART/make_RX/rx_state_RNI69LF\[0\]/Y  FPGA_UART/make_RX/receive_count_RNIHM8T\[3\]/C  FPGA_UART/make_RX/receive_count_RNIHM8T\[3\]/Y  FPGA_UART/make_RX/rx_bit_cnt\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_state\[1\]/CLK  FPGA_UART/make_RX/rx_state\[1\]/Q  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/B  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/Y  FPGA_UART/make_RX/rx_state_RNI69LF\[0\]/A  FPGA_UART/make_RX/rx_state_RNI69LF\[0\]/Y  FPGA_UART/make_RX/receive_count_RNIHM8T\[3\]/C  FPGA_UART/make_RX/receive_count_RNIHM8T\[3\]/Y  FPGA_UART/make_RX/rx_bit_cnt\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[3\]/CLK  system_clock_inst_0/l_time\[3\]/Q  system_clock_inst_0/l_time_RNITN5U\[2\]/B  system_clock_inst_0/l_time_RNITN5U\[2\]/Y  system_clock_inst_0/l_time_RNIQFBS1\[4\]/B  system_clock_inst_0/l_time_RNIQFBS1\[4\]/Y  system_clock_inst_0/l_time_RNIBEEB2\[5\]/B  system_clock_inst_0/l_time_RNIBEEB2\[5\]/Y  system_clock_inst_0/l_time_RNITDHQ2\[6\]/B  system_clock_inst_0/l_time_RNITDHQ2\[6\]/Y  system_clock_inst_0/l_time_RNIGEK93\[7\]/B  system_clock_inst_0/l_time_RNIGEK93\[7\]/Y  system_clock_inst_0/l_time_RNO_0\[9\]/B  system_clock_inst_0/l_time_RNO_0\[9\]/Y  system_clock_inst_0/l_time\[9\]/E  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIDA6N4\[10\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIDA6N4\[10\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[7\]/C  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[7\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIDA6N4\[10\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIDA6N4\[10\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[6\]/C  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[6\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIDA6N4\[10\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIDA6N4\[10\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[4\]/C  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[4\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIDA6N4\[10\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIDA6N4\[10\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[2\]/C  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[2\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[3\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[3\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI62IJ3\[8\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI62IJ3\[8\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI14D04\[9\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI14D04\[9\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI45084\[10\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI45084\[10\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO_0\[12\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO_0\[12\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[12\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[12\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_state\[1\]/CLK  FPGA_UART/make_RX/rx_state\[1\]/Q  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/B  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/Y  FPGA_UART/make_RX/samples_RNIA04N1\[0\]/B  FPGA_UART/make_RX/samples_RNIA04N1\[0\]/Y  FPGA_UART/make_RX/samples_RNIRMCK2\[0\]/B  FPGA_UART/make_RX/samples_RNIRMCK2\[0\]/Y  FPGA_UART/make_RX/receive_count_RNO\[1\]/C  FPGA_UART/make_RX/receive_count_RNO\[1\]/Y  FPGA_UART/make_RX/receive_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNIEFCH/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNIEFCH/Y  FPGA_UART/make_TX/xmit_state_RNIP3DT\[3\]/B  FPGA_UART/make_TX/xmit_state_RNIP3DT\[3\]/Y  FPGA_UART/make_TX/xmit_state_RNO\[2\]/A  FPGA_UART/make_TX/xmit_state_RNO\[2\]/Y  FPGA_UART/make_TX/xmit_state\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI62IJ3\[8\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI62IJ3\[8\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI14D04\[9\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI14D04\[9\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[10\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[10\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[4\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[4\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIUOBJ1\[7\]/C  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIUOBJ1\[7\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI62IJ3\[8\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI62IJ3\[8\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI14D04\[9\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI14D04\[9\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI45084\[10\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI45084\[10\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO_0\[12\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO_0\[12\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[12\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[12\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[8\]/CLK  system_clock_inst_0/l_time\[8\]/Q  system_clock_inst_0/l_time_RNI726U\[7\]/B  system_clock_inst_0/l_time_RNI726U\[7\]/Y  system_clock_inst_0/l_time_RNIQ01H1\[9\]/C  system_clock_inst_0/l_time_RNIQ01H1\[9\]/Y  system_clock_inst_0/l_time_RNIPOUI2\[5\]/A  system_clock_inst_0/l_time_RNIPOUI2\[5\]/Y  system_clock_inst_0/l_time_RNIJ8AF4\[5\]/A  system_clock_inst_0/l_time_RNIJ8AF4\[5\]/Y  system_clock_inst_0/l_time_RNIK86H4\[14\]/A  system_clock_inst_0/l_time_RNIK86H4\[14\]/Y  system_clock_inst_0/l_time_RNIM92J4\[15\]/B  system_clock_inst_0/l_time_RNIM92J4\[15\]/Y  system_clock_inst_0/l_time_RNO_0\[17\]/B  system_clock_inst_0/l_time_RNO_0\[17\]/Y  system_clock_inst_0/l_time\[17\]/E  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/Q  FPGA_UART/make_RX/receive_count_RNIBDJD\[1\]/C  FPGA_UART/make_RX/receive_count_RNIBDJD\[1\]/Y  FPGA_UART/make_RX/rx_state_RNI8LLJ\[0\]/A  FPGA_UART/make_RX/rx_state_RNI8LLJ\[0\]/Y  FPGA_UART/make_RX/samples_RNIRMCK2\[0\]/A  FPGA_UART/make_RX/samples_RNIRMCK2\[0\]/Y  FPGA_UART/make_RX/receive_count_RNO\[1\]/C  FPGA_UART/make_RX/receive_count_RNO\[1\]/Y  FPGA_UART/make_RX/receive_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[3\]/CLK  system_clock_inst_0/l_time\[3\]/Q  system_clock_inst_0/l_time_RNITN5U\[2\]/B  system_clock_inst_0/l_time_RNITN5U\[2\]/Y  system_clock_inst_0/l_time_RNIQFBS1\[4\]/B  system_clock_inst_0/l_time_RNIQFBS1\[4\]/Y  system_clock_inst_0/l_time_RNIJ8AF4\[5\]/B  system_clock_inst_0/l_time_RNIJ8AF4\[5\]/Y  system_clock_inst_0/l_time_RNIK86H4\[14\]/A  system_clock_inst_0/l_time_RNIK86H4\[14\]/Y  system_clock_inst_0/l_time_RNIM92J4\[15\]/B  system_clock_inst_0/l_time_RNIM92J4\[15\]/Y  system_clock_inst_0/l_time_RNO_0\[17\]/B  system_clock_inst_0/l_time_RNO_0\[17\]/Y  system_clock_inst_0/l_time\[17\]/E  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNIEFCH/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNIEFCH/Y  FPGA_UART/make_TX/xmit_state_RNIP3DT\[3\]/B  FPGA_UART/make_TX/xmit_state_RNIP3DT\[3\]/Y  FPGA_UART/make_TX/txrdy_int_RNO/A  FPGA_UART/make_TX/txrdy_int_RNO/Y  FPGA_UART/make_TX/txrdy_int/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_RX/receive_count\[0\]/CLK  FPGA_UART/make_RX/receive_count\[0\]/Q  FPGA_UART/make_RX/receive_count_RNI0502_1\[2\]/B  FPGA_UART/make_RX/receive_count_RNI0502_1\[2\]/Y  FPGA_UART/make_RX/receive_count_RNIBDJD\[1\]/A  FPGA_UART/make_RX/receive_count_RNIBDJD\[1\]/Y  FPGA_UART/make_RX/rx_state_RNI8LLJ\[0\]/A  FPGA_UART/make_RX/rx_state_RNI8LLJ\[0\]/Y  FPGA_UART/make_RX/samples_RNIRMCK2\[0\]/A  FPGA_UART/make_RX/samples_RNIRMCK2\[0\]/Y  FPGA_UART/make_RX/receive_count_RNO\[1\]/C  FPGA_UART/make_RX/receive_count_RNO\[1\]/Y  FPGA_UART/make_RX/receive_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[0\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[0\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNIPI6E1_0\[2\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNIPI6E1_0\[2\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNIJFQB3\[6\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNIJFQB3\[6\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNI6KKA4\[8\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNI6KKA4\[8\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_0\[11\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_0\[11\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[11\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[11\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNIEFCH/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNIEFCH/Y  FPGA_UART/make_TX/xmit_bit_sel_RNIQTGQ\[3\]/A  FPGA_UART/make_TX/xmit_bit_sel_RNIQTGQ\[3\]/Y  FPGA_UART/make_TX/xmit_state_RNO_0\[0\]/B  FPGA_UART/make_TX/xmit_state_RNO_0\[0\]/Y  FPGA_UART/make_TX/xmit_state_RNO\[0\]/C  FPGA_UART/make_TX/xmit_state_RNO\[0\]/Y  FPGA_UART/make_TX/xmit_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[7\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[7\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIUOBJ1\[7\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIUOBJ1\[7\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI62IJ3\[8\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI62IJ3\[8\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI14D04\[9\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI14D04\[9\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI45084\[10\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI45084\[10\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO_0\[12\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO_0\[12\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[12\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[12\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_state\[1\]/CLK  FPGA_UART/make_RX/rx_state\[1\]/Q  FPGA_UART/make_RX/rx_state_RNIT726\[0\]/A  FPGA_UART/make_RX/rx_state_RNIT726\[0\]/Y  FPGA_UART/make_RX/rx_state_RNIVJ2A\[0\]/C  FPGA_UART/make_RX/rx_state_RNIVJ2A\[0\]/Y  FPGA_UART/make_RX/samples_RNIA04N1\[0\]/C  FPGA_UART/make_RX/samples_RNIA04N1\[0\]/Y  FPGA_UART/make_RX/samples_RNIRMCK2\[0\]/B  FPGA_UART/make_RX/samples_RNIRMCK2\[0\]/Y  FPGA_UART/make_RX/receive_count_RNO\[1\]/C  FPGA_UART/make_RX/receive_count_RNO\[1\]/Y  FPGA_UART/make_RX/receive_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNIEFCH/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNIEFCH/Y  FPGA_UART/make_TX/xmit_bit_sel_RNIQTGQ\[3\]/A  FPGA_UART/make_TX/xmit_bit_sel_RNIQTGQ\[3\]/Y  FPGA_UART/make_TX/xmit_state_RNO_0\[2\]/B  FPGA_UART/make_TX/xmit_state_RNO_0\[2\]/Y  FPGA_UART/make_TX/xmit_state_RNO\[2\]/C  FPGA_UART/make_TX/xmit_state_RNO\[2\]/Y  FPGA_UART/make_TX/xmit_state\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[14\]/CLK  system_clock_inst_0/l_time\[14\]/Q  system_clock_inst_0/flag_RNO_0/A  system_clock_inst_0/flag_RNO_0/Y  system_clock_inst_0/flag_RNO/B  system_clock_inst_0/flag_RNO/Y  system_clock_inst_0/flag/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIDA6N4\[10\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIDA6N4\[10\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[2\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[2\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNIPI6E1_0\[2\]/C  WOLF_CONTROLLER_inst_0/sec_since_res_RNIPI6E1_0\[2\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNIJFQB3\[6\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNIJFQB3\[6\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNI6KKA4\[8\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNI6KKA4\[8\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_0\[11\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_0\[11\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[11\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[11\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/receive_count\[3\]/CLK  FPGA_UART/make_RX/receive_count\[3\]/Q  FPGA_UART/make_RX/receive_count_RNI2702_1\[1\]/A  FPGA_UART/make_RX/receive_count_RNI2702_1\[1\]/Y  FPGA_UART/make_RX/receive_count_RNIBDJD\[1\]/B  FPGA_UART/make_RX/receive_count_RNIBDJD\[1\]/Y  FPGA_UART/make_RX/rx_state_RNI8LLJ\[0\]/A  FPGA_UART/make_RX/rx_state_RNI8LLJ\[0\]/Y  FPGA_UART/make_RX/samples_RNIRMCK2\[0\]/A  FPGA_UART/make_RX/samples_RNIRMCK2\[0\]/Y  FPGA_UART/make_RX/receive_count_RNO\[1\]/C  FPGA_UART/make_RX/receive_count_RNO\[1\]/Y  FPGA_UART/make_RX/receive_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/receive_count\[2\]/CLK  FPGA_UART/make_RX/receive_count\[2\]/Q  FPGA_UART/make_RX/receive_count_RNI0502_1\[2\]/A  FPGA_UART/make_RX/receive_count_RNI0502_1\[2\]/Y  FPGA_UART/make_RX/receive_count_RNIBDJD\[1\]/A  FPGA_UART/make_RX/receive_count_RNIBDJD\[1\]/Y  FPGA_UART/make_RX/rx_state_RNI8LLJ\[0\]/A  FPGA_UART/make_RX/rx_state_RNI8LLJ\[0\]/Y  FPGA_UART/make_RX/samples_RNIRMCK2\[0\]/A  FPGA_UART/make_RX/samples_RNIRMCK2\[0\]/Y  FPGA_UART/make_RX/receive_count_RNO\[1\]/C  FPGA_UART/make_RX/receive_count_RNO\[1\]/Y  FPGA_UART/make_RX/receive_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/receive_count\[1\]/CLK  FPGA_UART/make_RX/receive_count\[1\]/Q  FPGA_UART/make_RX/receive_count_RNI2702_1\[1\]/B  FPGA_UART/make_RX/receive_count_RNI2702_1\[1\]/Y  FPGA_UART/make_RX/receive_count_RNIBDJD\[1\]/B  FPGA_UART/make_RX/receive_count_RNIBDJD\[1\]/Y  FPGA_UART/make_RX/rx_state_RNI8LLJ\[0\]/A  FPGA_UART/make_RX/rx_state_RNI8LLJ\[0\]/Y  FPGA_UART/make_RX/samples_RNIRMCK2\[0\]/A  FPGA_UART/make_RX/samples_RNIRMCK2\[0\]/Y  FPGA_UART/make_RX/receive_count_RNO\[1\]/C  FPGA_UART/make_RX/receive_count_RNO\[1\]/Y  FPGA_UART/make_RX/receive_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_state\[0\]/CLK  FPGA_UART/make_RX/rx_state\[0\]/Q  FPGA_UART/make_RX/rx_state_RNIT726\[0\]/B  FPGA_UART/make_RX/rx_state_RNIT726\[0\]/Y  FPGA_UART/make_RX/rx_state_RNIVJ2A\[0\]/C  FPGA_UART/make_RX/rx_state_RNIVJ2A\[0\]/Y  FPGA_UART/make_RX/samples_RNIA04N1\[0\]/C  FPGA_UART/make_RX/samples_RNIA04N1\[0\]/Y  FPGA_UART/make_RX/samples_RNIRMCK2\[0\]/B  FPGA_UART/make_RX/samples_RNIRMCK2\[0\]/Y  FPGA_UART/make_RX/receive_count_RNO\[1\]/C  FPGA_UART/make_RX/receive_count_RNO\[1\]/Y  FPGA_UART/make_RX/receive_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI45602\[4\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI45602\[4\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIR21D2\[5\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIR21D2\[5\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO_0\[7\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO_0\[7\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[7\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[7\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[1\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[1\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNIPI6E1_0\[2\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNIPI6E1_0\[2\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNIJFQB3\[6\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNIJFQB3\[6\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNI6KKA4\[8\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNI6KKA4\[8\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_0\[11\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_0\[11\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[11\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[11\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_state\[1\]/CLK  FPGA_UART/make_RX/rx_state\[1\]/Q  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/B  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/Y  FPGA_UART/make_RX/rx_state_RNI8LLJ\[0\]/B  FPGA_UART/make_RX/rx_state_RNI8LLJ\[0\]/Y  FPGA_UART/make_RX/rx_state_RNO_1\[0\]/B  FPGA_UART/make_RX/rx_state_RNO_1\[0\]/Y  FPGA_UART/make_RX/rx_state_RNO\[0\]/C  FPGA_UART/make_RX/rx_state_RNO\[0\]/Y  FPGA_UART/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[0\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[0\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNIPI6E1_0\[2\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNIPI6E1_0\[2\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNIJFQB3\[6\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNIJFQB3\[6\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNI6KKA4\[8\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNI6KKA4\[8\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[10\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[10\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/receive_count\[0\]/CLK  FPGA_UART/make_RX/receive_count\[0\]/Q  FPGA_UART/make_RX/receive_count_RNI0502_0\[2\]/B  FPGA_UART/make_RX/receive_count_RNI0502_0\[2\]/Y  FPGA_UART/make_RX/rx_state_RNIVJ2A\[0\]/B  FPGA_UART/make_RX/rx_state_RNIVJ2A\[0\]/Y  FPGA_UART/make_RX/samples_RNIA04N1\[0\]/C  FPGA_UART/make_RX/samples_RNIA04N1\[0\]/Y  FPGA_UART/make_RX/samples_RNIRMCK2\[0\]/B  FPGA_UART/make_RX/samples_RNIRMCK2\[0\]/Y  FPGA_UART/make_RX/receive_count_RNO\[1\]/C  FPGA_UART/make_RX/receive_count_RNO\[1\]/Y  FPGA_UART/make_RX/receive_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[3\]/CLK  system_clock_inst_0/l_time\[3\]/Q  system_clock_inst_0/l_time_RNITN5U\[2\]/B  system_clock_inst_0/l_time_RNITN5U\[2\]/Y  system_clock_inst_0/l_time_RNIQFBS1\[4\]/B  system_clock_inst_0/l_time_RNIQFBS1\[4\]/Y  system_clock_inst_0/l_time_RNIBEEB2\[5\]/B  system_clock_inst_0/l_time_RNIBEEB2\[5\]/Y  system_clock_inst_0/l_time_RNITDHQ2\[6\]/B  system_clock_inst_0/l_time_RNITDHQ2\[6\]/Y  system_clock_inst_0/l_time_RNIGEK93\[7\]/B  system_clock_inst_0/l_time_RNIGEK93\[7\]/Y  system_clock_inst_0/l_time\[8\]/E  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[17\]/CLK  system_clock_inst_0/l_time\[17\]/Q  system_clock_inst_0/flag_RNO_0/B  system_clock_inst_0/flag_RNO_0/Y  system_clock_inst_0/flag_RNO/B  system_clock_inst_0/flag_RNO/Y  system_clock_inst_0/flag/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/Q  FPGA_UART/make_RX/receive_count_RNI85JB\[1\]/C  FPGA_UART/make_RX/receive_count_RNI85JB\[1\]/Y  FPGA_UART/make_RX/receive_count_RNIP8JC\[2\]/B  FPGA_UART/make_RX/receive_count_RNIP8JC\[2\]/Y  FPGA_UART/make_RX/receive_count_RNIHM8T\[3\]/A  FPGA_UART/make_RX/receive_count_RNIHM8T\[3\]/Y  FPGA_UART/make_RX/rx_shift\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[8\]/CLK  system_clock_inst_0/l_time\[8\]/Q  system_clock_inst_0/l_time_RNI726U\[7\]/B  system_clock_inst_0/l_time_RNI726U\[7\]/Y  system_clock_inst_0/l_time_RNIQ01H1\[9\]/C  system_clock_inst_0/l_time_RNIQ01H1\[9\]/Y  system_clock_inst_0/l_time_RNIPOUI2\[5\]/A  system_clock_inst_0/l_time_RNIPOUI2\[5\]/Y  system_clock_inst_0/l_time_RNIJ8AF4\[5\]/A  system_clock_inst_0/l_time_RNIJ8AF4\[5\]/Y  system_clock_inst_0/l_time_RNIK86H4\[14\]/A  system_clock_inst_0/l_time_RNIK86H4\[14\]/Y  system_clock_inst_0/l_time_RNIM92J4\[15\]/B  system_clock_inst_0/l_time_RNIM92J4\[15\]/Y  system_clock_inst_0/l_time\[16\]/E  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI62IJ3\[8\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI62IJ3\[8\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[9\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[9\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/receive_count\[1\]/CLK  FPGA_UART/make_RX/receive_count\[1\]/Q  FPGA_UART/make_RX/receive_count_RNI2702_0\[1\]/A  FPGA_UART/make_RX/receive_count_RNI2702_0\[1\]/Y  FPGA_UART/make_RX/rx_state_RNIVJ2A\[0\]/A  FPGA_UART/make_RX/rx_state_RNIVJ2A\[0\]/Y  FPGA_UART/make_RX/samples_RNIA04N1\[0\]/C  FPGA_UART/make_RX/samples_RNIA04N1\[0\]/Y  FPGA_UART/make_RX/samples_RNIRMCK2\[0\]/B  FPGA_UART/make_RX/samples_RNIRMCK2\[0\]/Y  FPGA_UART/make_RX/receive_count_RNO\[1\]/C  FPGA_UART/make_RX/receive_count_RNO\[1\]/Y  FPGA_UART/make_RX/receive_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/receive_count\[2\]/CLK  FPGA_UART/make_RX/receive_count\[2\]/Q  FPGA_UART/make_RX/receive_count_RNI0502_0\[2\]/A  FPGA_UART/make_RX/receive_count_RNI0502_0\[2\]/Y  FPGA_UART/make_RX/rx_state_RNIVJ2A\[0\]/B  FPGA_UART/make_RX/rx_state_RNIVJ2A\[0\]/Y  FPGA_UART/make_RX/samples_RNIA04N1\[0\]/C  FPGA_UART/make_RX/samples_RNIA04N1\[0\]/Y  FPGA_UART/make_RX/samples_RNIRMCK2\[0\]/B  FPGA_UART/make_RX/samples_RNIRMCK2\[0\]/Y  FPGA_UART/make_RX/receive_count_RNO\[1\]/C  FPGA_UART/make_RX/receive_count_RNO\[1\]/Y  FPGA_UART/make_RX/receive_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[4\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[4\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNI2S6E1\[5\]/C  WOLF_CONTROLLER_inst_0/sec_since_res_RNI2S6E1\[5\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNIJFQB3\[6\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNIJFQB3\[6\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNI6KKA4\[8\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNI6KKA4\[8\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_0\[11\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_0\[11\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[11\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[11\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/receive_count\[3\]/CLK  FPGA_UART/make_RX/receive_count\[3\]/Q  FPGA_UART/make_RX/receive_count_RNI2702_0\[1\]/B  FPGA_UART/make_RX/receive_count_RNI2702_0\[1\]/Y  FPGA_UART/make_RX/rx_state_RNIVJ2A\[0\]/A  FPGA_UART/make_RX/rx_state_RNIVJ2A\[0\]/Y  FPGA_UART/make_RX/samples_RNIA04N1\[0\]/C  FPGA_UART/make_RX/samples_RNIA04N1\[0\]/Y  FPGA_UART/make_RX/samples_RNIRMCK2\[0\]/B  FPGA_UART/make_RX/samples_RNIRMCK2\[0\]/Y  FPGA_UART/make_RX/receive_count_RNO\[1\]/C  FPGA_UART/make_RX/receive_count_RNO\[1\]/Y  FPGA_UART/make_RX/receive_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[11\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[11\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI361S\[12\]/C  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI361S\[12\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI19FG1\[10\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI19FG1\[10\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIDA6N4\[10\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIDA6N4\[10\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIV2145\[0\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIV2145\[0\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[1\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[1\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/Q  FPGA_UART/make_RX/rx_state_RNI69LF\[0\]/B  FPGA_UART/make_RX/rx_state_RNI69LF\[0\]/Y  FPGA_UART/make_RX/receive_count_RNIHM8T\[3\]/C  FPGA_UART/make_RX/receive_count_RNIHM8T\[3\]/Y  FPGA_UART/make_RX/rx_shift\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNIEFCH/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNIEFCH/Y  FPGA_UART/make_TX/xmit_state_RNIP3DT\[3\]/B  FPGA_UART/make_TX/xmit_state_RNIP3DT\[3\]/Y  FPGA_UART/make_TX/tx_byte\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNIEFCH/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNIEFCH/Y  FPGA_UART/make_TX/xmit_state_RNIP3DT\[3\]/B  FPGA_UART/make_TX/xmit_state_RNIP3DT\[3\]/Y  FPGA_UART/make_TX/tx_byte\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNIEFCH/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNIEFCH/Y  FPGA_UART/make_TX/xmit_state_RNIP3DT\[3\]/B  FPGA_UART/make_TX/xmit_state_RNIP3DT\[3\]/Y  FPGA_UART/make_TX/tx_byte\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNIEFCH/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNIEFCH/Y  FPGA_UART/make_TX/xmit_state_RNIP3DT\[3\]/B  FPGA_UART/make_TX/xmit_state_RNIP3DT\[3\]/Y  FPGA_UART/make_TX/tx_byte\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNIEFCH/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNIEFCH/Y  FPGA_UART/make_TX/xmit_state_RNIP3DT\[3\]/B  FPGA_UART/make_TX/xmit_state_RNIP3DT\[3\]/Y  FPGA_UART/make_TX/tx_byte\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNIEFCH/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNIEFCH/Y  FPGA_UART/make_TX/xmit_state_RNIP3DT\[3\]/B  FPGA_UART/make_TX/xmit_state_RNIP3DT\[3\]/Y  FPGA_UART/make_TX/tx_byte\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNIEFCH/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNIEFCH/Y  FPGA_UART/make_TX/xmit_state_RNIP3DT\[3\]/B  FPGA_UART/make_TX/xmit_state_RNIP3DT\[3\]/Y  FPGA_UART/make_TX/tx_byte\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNIEFCH/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNIEFCH/Y  FPGA_UART/make_TX/xmit_state_RNIP3DT\[3\]/B  FPGA_UART/make_TX/xmit_state_RNIP3DT\[3\]/Y  FPGA_UART/make_TX/tx_byte\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[0\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[0\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNIPI6E1_0\[2\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNIPI6E1_0\[2\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNIJFQB3\[6\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNIJFQB3\[6\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNI6KKA4\[8\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNI6KKA4\[8\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[9\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[9\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/Q  FPGA_UART/make_RX/rx_state_RNI69LF\[0\]/B  FPGA_UART/make_RX/rx_state_RNI69LF\[0\]/Y  FPGA_UART/make_RX/receive_count_RNIHM8T\[3\]/C  FPGA_UART/make_RX/receive_count_RNIHM8T\[3\]/Y  FPGA_UART/make_RX/rx_shift\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[5\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[5\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNI2S6E1\[5\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNI2S6E1\[5\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNIJFQB3\[6\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNIJFQB3\[6\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNI6KKA4\[8\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNI6KKA4\[8\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_0\[11\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_0\[11\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[11\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[11\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/flag/CLK  system_clock_inst_0/flag/Q  system_clock_inst_0/s_time_0\[7\]/E  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT system_clock_inst_0/flag/CLK  system_clock_inst_0/flag/Q  system_clock_inst_0/s_time\[6\]/E  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT system_clock_inst_0/flag/CLK  system_clock_inst_0/flag/Q  system_clock_inst_0/s_time\[5\]/E  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT system_clock_inst_0/flag/CLK  system_clock_inst_0/flag/Q  system_clock_inst_0/s_time\[4\]/E  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT system_clock_inst_0/flag/CLK  system_clock_inst_0/flag/Q  system_clock_inst_0/s_time\[3\]/E  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT system_clock_inst_0/flag/CLK  system_clock_inst_0/flag/Q  system_clock_inst_0/s_time\[2\]/E  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT system_clock_inst_0/flag/CLK  system_clock_inst_0/flag/Q  system_clock_inst_0/s_time\[1\]/E  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT system_clock_inst_0/flag/CLK  system_clock_inst_0/flag/Q  system_clock_inst_0/s_time\[0\]/E  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[8\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[8\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI361S\[12\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI361S\[12\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI19FG1\[10\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI19FG1\[10\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIDA6N4\[10\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIDA6N4\[10\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIV2145\[0\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIV2145\[0\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[1\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[1\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[3\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[3\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNI2S6E1\[5\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNI2S6E1\[5\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNIJFQB3\[6\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNIJFQB3\[6\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNI6KKA4\[8\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNI6KKA4\[8\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_0\[11\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_0\[11\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[11\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[11\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_state\[1\]/CLK  FPGA_UART/make_RX/rx_state\[1\]/Q  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/B  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/Y  FPGA_UART/make_RX/rx_state_RNI69LF\[0\]/A  FPGA_UART/make_RX/rx_state_RNI69LF\[0\]/Y  FPGA_UART/make_RX/rx_bit_cnt_RNO\[0\]/B  FPGA_UART/make_RX/rx_bit_cnt_RNO\[0\]/Y  FPGA_UART/make_RX/rx_bit_cnt\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI45602\[4\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI45602\[4\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIR21D2\[5\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIR21D2\[5\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[6\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[6\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNIEFCH/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNIEFCH/Y  FPGA_UART/make_TX/xmit_state_RNO_1\[5\]/B  FPGA_UART/make_TX/xmit_state_RNO_1\[5\]/Y  FPGA_UART/make_TX/xmit_state_RNO\[5\]/B  FPGA_UART/make_TX/xmit_state_RNO\[5\]/Y  FPGA_UART/make_TX/xmit_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[8\]/CLK  system_clock_inst_0/l_time\[8\]/Q  system_clock_inst_0/l_time_RNI726U\[7\]/B  system_clock_inst_0/l_time_RNI726U\[7\]/Y  system_clock_inst_0/l_time_RNIQ01H1\[9\]/C  system_clock_inst_0/l_time_RNIQ01H1\[9\]/Y  system_clock_inst_0/l_time_RNIPOUI2\[5\]/A  system_clock_inst_0/l_time_RNIPOUI2\[5\]/Y  system_clock_inst_0/l_time_RNIJ8AF4\[5\]/A  system_clock_inst_0/l_time_RNIJ8AF4\[5\]/Y  system_clock_inst_0/l_time_RNO\[14\]/B  system_clock_inst_0/l_time_RNO\[14\]/Y  system_clock_inst_0/l_time\[14\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[12\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[12\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI361S\[12\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI361S\[12\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI19FG1\[10\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI19FG1\[10\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIDA6N4\[10\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIDA6N4\[10\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIV2145\[0\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIV2145\[0\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[1\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[1\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_state\[1\]/CLK  FPGA_UART/make_RX/rx_state\[1\]/Q  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/B  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/Y  FPGA_UART/make_RX/rx_state_RNI69LF\[0\]/A  FPGA_UART/make_RX/rx_state_RNI69LF\[0\]/Y  FPGA_UART/make_RX/rx_bit_cnt_RNO\[2\]/C  FPGA_UART/make_RX/rx_bit_cnt_RNO\[2\]/Y  FPGA_UART/make_RX/rx_bit_cnt\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_state\[1\]/CLK  FPGA_UART/make_RX/rx_state\[1\]/Q  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/B  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/Y  FPGA_UART/make_RX/rx_state_RNI69LF\[0\]/A  FPGA_UART/make_RX/rx_state_RNI69LF\[0\]/Y  FPGA_UART/make_RX/rx_bit_cnt_RNO\[3\]/C  FPGA_UART/make_RX/rx_bit_cnt_RNO\[3\]/Y  FPGA_UART/make_RX/rx_bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_state\[1\]/CLK  FPGA_UART/make_RX/rx_state\[1\]/Q  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/B  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/Y  FPGA_UART/make_RX/rx_state_RNI69LF\[0\]/A  FPGA_UART/make_RX/rx_state_RNI69LF\[0\]/Y  FPGA_UART/make_RX/rx_bit_cnt_RNO\[1\]/C  FPGA_UART/make_RX/rx_bit_cnt_RNO\[1\]/Y  FPGA_UART/make_RX/rx_bit_cnt\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_state\[1\]/CLK  FPGA_UART/make_RX/rx_state\[1\]/Q  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/B  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/Y  FPGA_UART/make_RX/rx_state_RNI8LLJ\[0\]/B  FPGA_UART/make_RX/rx_state_RNI8LLJ\[0\]/Y  FPGA_UART/make_RX/last_bit_RNO\[0\]/B  FPGA_UART/make_RX/last_bit_RNO\[0\]/Y  FPGA_UART/make_RX/last_bit\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/main_current_state\[2\]/CLK  WOLF_CONTROLLER_inst_0/main_current_state\[2\]/Q  WOLF_CONTROLLER_inst_0/main_current_state_RNIE2V1\[4\]/B  WOLF_CONTROLLER_inst_0/main_current_state_RNIE2V1\[4\]/Y  WOLF_CONTROLLER_inst_0/main_current_state_RNI2OL16\[4\]/B  WOLF_CONTROLLER_inst_0/main_current_state_RNI2OL16\[4\]/Y  WOLF_CONTROLLER_inst_0/uart_ready_RNIP1T1C/B  WOLF_CONTROLLER_inst_0/uart_ready_RNIP1T1C/Y  WOLF_CONTROLLER_inst_0/main_next_state_RNO\[4\]/B  WOLF_CONTROLLER_inst_0/main_next_state_RNO\[4\]/Y  WOLF_CONTROLLER_inst_0/main_next_state\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[3\]/CLK  system_clock_inst_0/l_time\[3\]/Q  system_clock_inst_0/l_time_RNITN5U\[2\]/B  system_clock_inst_0/l_time_RNITN5U\[2\]/Y  system_clock_inst_0/l_time_RNIQFBS1\[4\]/B  system_clock_inst_0/l_time_RNIQFBS1\[4\]/Y  system_clock_inst_0/l_time_RNIBEEB2\[5\]/B  system_clock_inst_0/l_time_RNIBEEB2\[5\]/Y  system_clock_inst_0/l_time_RNITDHQ2\[6\]/B  system_clock_inst_0/l_time_RNITDHQ2\[6\]/Y  system_clock_inst_0/l_time\[7\]/E  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIC1N63\[7\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[8\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[8\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[8\]/CLK  system_clock_inst_0/l_time\[8\]/Q  system_clock_inst_0/l_time_RNI726U\[7\]/B  system_clock_inst_0/l_time_RNI726U\[7\]/Y  system_clock_inst_0/l_time_RNIQ01H1\[9\]/C  system_clock_inst_0/l_time_RNIQ01H1\[9\]/Y  system_clock_inst_0/l_time_RNIPOUI2\[5\]/A  system_clock_inst_0/l_time_RNIPOUI2\[5\]/Y  system_clock_inst_0/l_time_RNIJ8AF4\[5\]/A  system_clock_inst_0/l_time_RNIJ8AF4\[5\]/Y  system_clock_inst_0/l_time_RNIK86H4\[14\]/A  system_clock_inst_0/l_time_RNIK86H4\[14\]/Y  system_clock_inst_0/l_time\[15\]/E  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[3\]/CLK  system_clock_inst_0/l_time\[3\]/Q  system_clock_inst_0/l_time_RNITN5U\[2\]/B  system_clock_inst_0/l_time_RNITN5U\[2\]/Y  system_clock_inst_0/l_time_RNIQFBS1\[4\]/B  system_clock_inst_0/l_time_RNIQFBS1\[4\]/Y  system_clock_inst_0/l_time_RNIBEEB2\[5\]/B  system_clock_inst_0/l_time_RNIBEEB2\[5\]/Y  system_clock_inst_0/l_time_RNO\[6\]/A  system_clock_inst_0/l_time_RNO\[6\]/Y  system_clock_inst_0/l_time\[6\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT FPGA_UART/make_RX/receive_count\[0\]/CLK  FPGA_UART/make_RX/receive_count\[0\]/Q  FPGA_UART/make_RX/receive_count_RNI85JB\[1\]/A  FPGA_UART/make_RX/receive_count_RNI85JB\[1\]/Y  FPGA_UART/make_RX/receive_count_RNIP8JC\[2\]/B  FPGA_UART/make_RX/receive_count_RNIP8JC\[2\]/Y  FPGA_UART/make_RX/receive_count_RNIHM8T\[3\]/A  FPGA_UART/make_RX/receive_count_RNIHM8T\[3\]/Y  FPGA_UART/make_RX/rx_shift\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/main_current_state\[3\]/CLK  WOLF_CONTROLLER_inst_0/main_current_state\[3\]/Q  WOLF_CONTROLLER_inst_0/main_current_state_RNIKLMV5_0\[3\]/A  WOLF_CONTROLLER_inst_0/main_current_state_RNIKLMV5_0\[3\]/Y  WOLF_CONTROLLER_inst_0/main_current_state_RNI2OL16\[4\]/A  WOLF_CONTROLLER_inst_0/main_current_state_RNI2OL16\[4\]/Y  WOLF_CONTROLLER_inst_0/uart_ready_RNIP1T1C/B  WOLF_CONTROLLER_inst_0/uart_ready_RNIP1T1C/Y  WOLF_CONTROLLER_inst_0/main_next_state_RNO\[4\]/B  WOLF_CONTROLLER_inst_0/main_next_state_RNO\[4\]/Y  WOLF_CONTROLLER_inst_0/main_next_state\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/receive_count\[1\]/CLK  FPGA_UART/make_RX/receive_count\[1\]/Q  FPGA_UART/make_RX/receive_count_RNI85JB\[1\]/B  FPGA_UART/make_RX/receive_count_RNI85JB\[1\]/Y  FPGA_UART/make_RX/receive_count_RNIP8JC\[2\]/B  FPGA_UART/make_RX/receive_count_RNIP8JC\[2\]/Y  FPGA_UART/make_RX/receive_count_RNIHM8T\[3\]/A  FPGA_UART/make_RX/receive_count_RNIHM8T\[3\]/Y  FPGA_UART/make_RX/rx_shift\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/main_current_state\[4\]/CLK  WOLF_CONTROLLER_inst_0/main_current_state\[4\]/Q  WOLF_CONTROLLER_inst_0/main_current_state_RNIE2V1\[4\]/A  WOLF_CONTROLLER_inst_0/main_current_state_RNIE2V1\[4\]/Y  WOLF_CONTROLLER_inst_0/main_current_state_RNI2OL16\[4\]/B  WOLF_CONTROLLER_inst_0/main_current_state_RNI2OL16\[4\]/Y  WOLF_CONTROLLER_inst_0/uart_ready_RNIP1T1C/B  WOLF_CONTROLLER_inst_0/uart_ready_RNIP1T1C/Y  WOLF_CONTROLLER_inst_0/main_next_state_RNO\[4\]/B  WOLF_CONTROLLER_inst_0/main_next_state_RNO\[4\]/Y  WOLF_CONTROLLER_inst_0/main_next_state\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[8\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[8\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI62IJ3\[8\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI62IJ3\[8\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI14D04\[9\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI14D04\[9\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI45084\[10\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI45084\[10\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO_0\[12\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO_0\[12\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[12\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[12\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[9\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[9\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI19FG1\[10\]/C  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI19FG1\[10\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIDA6N4\[10\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIDA6N4\[10\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIV2145\[0\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIV2145\[0\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[1\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[1\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/samples\[1\]/CLK  FPGA_UART/make_RX/samples\[1\]/Q  FPGA_UART/make_RX/samples_RNIE4V61\[0\]/C  FPGA_UART/make_RX/samples_RNIE4V61\[0\]/Y  FPGA_UART/make_RX/samples_RNIA04N1\[0\]/A  FPGA_UART/make_RX/samples_RNIA04N1\[0\]/Y  FPGA_UART/make_RX/samples_RNIRMCK2\[0\]/B  FPGA_UART/make_RX/samples_RNIRMCK2\[0\]/Y  FPGA_UART/make_RX/receive_count_RNO\[1\]/C  FPGA_UART/make_RX/receive_count_RNO\[1\]/Y  FPGA_UART/make_RX/receive_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/samples\[0\]/CLK  FPGA_UART/make_RX/samples\[0\]/Q  FPGA_UART/make_RX/samples_RNIE4V61\[0\]/A  FPGA_UART/make_RX/samples_RNIE4V61\[0\]/Y  FPGA_UART/make_RX/samples_RNIA04N1\[0\]/A  FPGA_UART/make_RX/samples_RNIA04N1\[0\]/Y  FPGA_UART/make_RX/samples_RNIRMCK2\[0\]/B  FPGA_UART/make_RX/samples_RNIRMCK2\[0\]/Y  FPGA_UART/make_RX/receive_count_RNO\[1\]/C  FPGA_UART/make_RX/receive_count_RNO\[1\]/Y  FPGA_UART/make_RX/receive_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNIEFCH/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNIEFCH/Y  FPGA_UART/make_TX/xmit_state_RNIP3DT\[3\]/B  FPGA_UART/make_TX/xmit_state_RNIP3DT\[3\]/Y  FPGA_UART/make_TX/xmit_state_RNO\[2\]/A  FPGA_UART/make_TX/xmit_state_RNO\[2\]/Y  FPGA_UART/make_TX/xmit_state\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI45602\[4\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI45602\[4\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[5\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[5\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[0\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[0\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNIPI6E1_0\[2\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNIPI6E1_0\[2\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNIJFQB3\[6\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNIJFQB3\[6\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[8\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[8\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[0\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[0\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNIPI6E1_0\[2\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNIPI6E1_0\[2\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNIEGJT1\[3\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNIEGJT1\[3\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[5\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[5\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/Q  FPGA_UART/make_RX/receive_count_RNI85JB\[1\]/C  FPGA_UART/make_RX/receive_count_RNI85JB\[1\]/Y  FPGA_UART/make_RX/receive_count_RNIP8JC\[2\]/B  FPGA_UART/make_RX/receive_count_RNIP8JC\[2\]/Y  FPGA_UART/make_RX/receive_count_RNO\[3\]/B  FPGA_UART/make_RX/receive_count_RNO\[3\]/Y  FPGA_UART/make_RX/receive_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[0\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[0\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNIPI6E1_0\[2\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNIPI6E1_0\[2\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNIEGJT1\[3\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNIEGJT1\[3\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[12\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[12\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/samples\[2\]/CLK  FPGA_UART/make_RX/samples\[2\]/Q  FPGA_UART/make_RX/samples_RNIE4V61\[0\]/B  FPGA_UART/make_RX/samples_RNIE4V61\[0\]/Y  FPGA_UART/make_RX/samples_RNIA04N1\[0\]/A  FPGA_UART/make_RX/samples_RNIA04N1\[0\]/Y  FPGA_UART/make_RX/samples_RNIRMCK2\[0\]/B  FPGA_UART/make_RX/samples_RNIRMCK2\[0\]/Y  FPGA_UART/make_RX/receive_count_RNO\[1\]/C  FPGA_UART/make_RX/receive_count_RNO\[1\]/Y  FPGA_UART/make_RX/receive_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[6\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[6\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNIJFQB3\[6\]/C  WOLF_CONTROLLER_inst_0/sec_since_res_RNIJFQB3\[6\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNI6KKA4\[8\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNI6KKA4\[8\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_0\[11\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_0\[11\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[11\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[11\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[10\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[10\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI19FG1\[10\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI19FG1\[10\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIDA6N4\[10\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIDA6N4\[10\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIV2145\[0\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIV2145\[0\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[1\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[1\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_bit_cnt\[0\]/CLK  FPGA_UART/make_RX/rx_bit_cnt\[0\]/Q  FPGA_UART/make_RX/last_bit_RNI6SBL\[0\]/B  FPGA_UART/make_RX/last_bit_RNI6SBL\[0\]/Y  FPGA_UART/make_RX/rx_state_RNIA63V1\[0\]/B  FPGA_UART/make_RX/rx_state_RNIA63V1\[0\]/Y  FPGA_UART/make_RX/receive_full_int_RNITEQM2/C  FPGA_UART/make_RX/receive_full_int_RNITEQM2/Y  FPGA_UART/make_RX/rx_byte_xhdl5\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_bit_cnt\[0\]/CLK  FPGA_UART/make_RX/rx_bit_cnt\[0\]/Q  FPGA_UART/make_RX/last_bit_RNI6SBL\[0\]/B  FPGA_UART/make_RX/last_bit_RNI6SBL\[0\]/Y  FPGA_UART/make_RX/rx_state_RNIA63V1\[0\]/B  FPGA_UART/make_RX/rx_state_RNIA63V1\[0\]/Y  FPGA_UART/make_RX/receive_full_int_RNITEQM2/C  FPGA_UART/make_RX/receive_full_int_RNITEQM2/Y  FPGA_UART/make_RX/rx_byte_xhdl5\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_bit_cnt\[0\]/CLK  FPGA_UART/make_RX/rx_bit_cnt\[0\]/Q  FPGA_UART/make_RX/last_bit_RNI6SBL\[0\]/B  FPGA_UART/make_RX/last_bit_RNI6SBL\[0\]/Y  FPGA_UART/make_RX/rx_state_RNIA63V1\[0\]/B  FPGA_UART/make_RX/rx_state_RNIA63V1\[0\]/Y  FPGA_UART/make_RX/receive_full_int_RNITEQM2/C  FPGA_UART/make_RX/receive_full_int_RNITEQM2/Y  FPGA_UART/make_RX/rx_byte_xhdl5\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_bit_cnt\[0\]/CLK  FPGA_UART/make_RX/rx_bit_cnt\[0\]/Q  FPGA_UART/make_RX/last_bit_RNI6SBL\[0\]/B  FPGA_UART/make_RX/last_bit_RNI6SBL\[0\]/Y  FPGA_UART/make_RX/rx_state_RNIA63V1\[0\]/B  FPGA_UART/make_RX/rx_state_RNIA63V1\[0\]/Y  FPGA_UART/make_RX/receive_full_int_RNITEQM2/C  FPGA_UART/make_RX/receive_full_int_RNITEQM2/Y  FPGA_UART/make_RX/rx_byte_xhdl5\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_bit_cnt\[0\]/CLK  FPGA_UART/make_RX/rx_bit_cnt\[0\]/Q  FPGA_UART/make_RX/last_bit_RNI6SBL\[0\]/B  FPGA_UART/make_RX/last_bit_RNI6SBL\[0\]/Y  FPGA_UART/make_RX/rx_state_RNIA63V1\[0\]/B  FPGA_UART/make_RX/rx_state_RNIA63V1\[0\]/Y  FPGA_UART/make_RX/receive_full_int_RNITEQM2/C  FPGA_UART/make_RX/receive_full_int_RNITEQM2/Y  FPGA_UART/make_RX/rx_byte_xhdl5\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_bit_cnt\[0\]/CLK  FPGA_UART/make_RX/rx_bit_cnt\[0\]/Q  FPGA_UART/make_RX/last_bit_RNI6SBL\[0\]/B  FPGA_UART/make_RX/last_bit_RNI6SBL\[0\]/Y  FPGA_UART/make_RX/rx_state_RNIA63V1\[0\]/B  FPGA_UART/make_RX/rx_state_RNIA63V1\[0\]/Y  FPGA_UART/make_RX/receive_full_int_RNITEQM2/C  FPGA_UART/make_RX/receive_full_int_RNITEQM2/Y  FPGA_UART/make_RX/rx_byte_xhdl5\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_bit_cnt\[0\]/CLK  FPGA_UART/make_RX/rx_bit_cnt\[0\]/Q  FPGA_UART/make_RX/last_bit_RNI6SBL\[0\]/B  FPGA_UART/make_RX/last_bit_RNI6SBL\[0\]/Y  FPGA_UART/make_RX/rx_state_RNIA63V1\[0\]/B  FPGA_UART/make_RX/rx_state_RNIA63V1\[0\]/Y  FPGA_UART/make_RX/receive_full_int_RNITEQM2/C  FPGA_UART/make_RX/receive_full_int_RNITEQM2/Y  FPGA_UART/make_RX/rx_byte_xhdl5\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT system_clock_inst_0/s_time_0\[7\]/CLK  system_clock_inst_0/s_time_0\[7\]/Q  system_clock_inst_0/s_time_0_RNIM98R\[7\]/C  system_clock_inst_0/s_time_0_RNIM98R\[7\]/Y  system_clock_inst_0/s_time_RNO\[1\]/A  system_clock_inst_0/s_time_RNO\[1\]/Y  system_clock_inst_0/s_time\[1\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT system_clock_inst_0/s_time_0\[7\]/CLK  system_clock_inst_0/s_time_0\[7\]/Q  system_clock_inst_0/s_time_0_RNIM98R\[7\]/C  system_clock_inst_0/s_time_0_RNIM98R\[7\]/Y  system_clock_inst_0/s_time_RNO\[4\]/A  system_clock_inst_0/s_time_RNO\[4\]/Y  system_clock_inst_0/s_time\[4\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT system_clock_inst_0/s_time_0\[7\]/CLK  system_clock_inst_0/s_time_0\[7\]/Q  system_clock_inst_0/s_time_0_RNIM98R\[7\]/C  system_clock_inst_0/s_time_0_RNIM98R\[7\]/Y  system_clock_inst_0/s_time_RNO\[5\]/A  system_clock_inst_0/s_time_RNO\[5\]/Y  system_clock_inst_0/s_time\[5\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT system_clock_inst_0/s_time_0\[7\]/CLK  system_clock_inst_0/s_time_0\[7\]/Q  system_clock_inst_0/s_time_0_RNIM98R\[7\]/C  system_clock_inst_0/s_time_0_RNIM98R\[7\]/Y  system_clock_inst_0/s_time_RNO\[6\]/A  system_clock_inst_0/s_time_RNO\[6\]/Y  system_clock_inst_0/s_time\[6\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT system_clock_inst_0/s_time_0\[7\]/CLK  system_clock_inst_0/s_time_0\[7\]/Q  system_clock_inst_0/s_time_0_RNIM98R\[7\]/C  system_clock_inst_0/s_time_0_RNIM98R\[7\]/Y  system_clock_inst_0/s_time_0_RNO\[7\]/A  system_clock_inst_0/s_time_0_RNO\[7\]/Y  system_clock_inst_0/s_time_0\[7\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNIEFCH/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNIEFCH/Y  FPGA_UART/make_TX/tx_xhdl2_RNO_0/C  FPGA_UART/make_TX/tx_xhdl2_RNO_0/Y  FPGA_UART/make_TX/tx_xhdl2/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[4\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[4\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_4\[12\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_4\[12\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_3\[12\]/C  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_3\[12\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_0\[12\]/C  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_0\[12\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[12\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[12\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_bit_cnt\[2\]/CLK  FPGA_UART/make_RX/rx_bit_cnt\[2\]/Q  FPGA_UART/make_RX/rx_bit_cnt_RNIM6M61\[3\]/C  FPGA_UART/make_RX/rx_bit_cnt_RNIM6M61\[3\]/Y  FPGA_UART/make_RX/rx_state_RNIA63V1\[0\]/C  FPGA_UART/make_RX/rx_state_RNIA63V1\[0\]/Y  FPGA_UART/make_RX/receive_full_int_RNITEQM2/C  FPGA_UART/make_RX/receive_full_int_RNITEQM2/Y  FPGA_UART/make_RX/rx_byte_xhdl5\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_bit_cnt\[0\]/CLK  FPGA_UART/make_RX/rx_bit_cnt\[0\]/Q  FPGA_UART/make_RX/last_bit_RNI6SBL\[0\]/B  FPGA_UART/make_RX/last_bit_RNI6SBL\[0\]/Y  FPGA_UART/make_RX/rx_state_RNO_2\[0\]/A  FPGA_UART/make_RX/rx_state_RNO_2\[0\]/Y  FPGA_UART/make_RX/rx_state_RNO_1\[0\]/A  FPGA_UART/make_RX/rx_state_RNO_1\[0\]/Y  FPGA_UART/make_RX/rx_state_RNO\[0\]/C  FPGA_UART/make_RX/rx_state_RNO\[0\]/Y  FPGA_UART/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/main_current_state\[3\]/CLK  WOLF_CONTROLLER_inst_0/main_current_state\[3\]/Q  WOLF_CONTROLLER_inst_0/main_current_state_RNIKLMV5\[3\]/B  WOLF_CONTROLLER_inst_0/main_current_state_RNIKLMV5\[3\]/Y  WOLF_CONTROLLER_inst_0/main_current_state_RNIANC0C\[0\]/B  WOLF_CONTROLLER_inst_0/main_current_state_RNIANC0C\[0\]/Y  WOLF_CONTROLLER_inst_0/uart_ready_RNIFDT0C/B  WOLF_CONTROLLER_inst_0/uart_ready_RNIFDT0C/Y  WOLF_CONTROLLER_inst_0/main_uart_transmit_flag/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_bit_cnt\[1\]/CLK  FPGA_UART/make_RX/rx_bit_cnt\[1\]/Q  FPGA_UART/make_RX/rx_bit_cnt_RNIM6M61\[3\]/B  FPGA_UART/make_RX/rx_bit_cnt_RNIM6M61\[3\]/Y  FPGA_UART/make_RX/rx_state_RNIA63V1\[0\]/C  FPGA_UART/make_RX/rx_state_RNIA63V1\[0\]/Y  FPGA_UART/make_RX/receive_full_int_RNITEQM2/C  FPGA_UART/make_RX/receive_full_int_RNITEQM2/Y  FPGA_UART/make_RX/rx_byte_xhdl5\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/main_current_state\[2\]/CLK  WOLF_CONTROLLER_inst_0/main_current_state\[2\]/Q  WOLF_CONTROLLER_inst_0/main_current_state_RNIE2V1\[4\]/B  WOLF_CONTROLLER_inst_0/main_current_state_RNIE2V1\[4\]/Y  WOLF_CONTROLLER_inst_0/main_current_state_RNI2OL16\[4\]/B  WOLF_CONTROLLER_inst_0/main_current_state_RNI2OL16\[4\]/Y  WOLF_CONTROLLER_inst_0/uart_ready_RNIP1T1C/B  WOLF_CONTROLLER_inst_0/uart_ready_RNIP1T1C/Y  WOLF_CONTROLLER_inst_0/main_next_state\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/main_current_state\[2\]/CLK  WOLF_CONTROLLER_inst_0/main_current_state\[2\]/Q  WOLF_CONTROLLER_inst_0/main_current_state_RNIE2V1\[4\]/B  WOLF_CONTROLLER_inst_0/main_current_state_RNIE2V1\[4\]/Y  WOLF_CONTROLLER_inst_0/main_current_state_RNI2OL16\[4\]/B  WOLF_CONTROLLER_inst_0/main_current_state_RNI2OL16\[4\]/Y  WOLF_CONTROLLER_inst_0/uart_ready_RNIP1T1C/B  WOLF_CONTROLLER_inst_0/uart_ready_RNIP1T1C/Y  WOLF_CONTROLLER_inst_0/main_next_state\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/main_current_state\[2\]/CLK  WOLF_CONTROLLER_inst_0/main_current_state\[2\]/Q  WOLF_CONTROLLER_inst_0/main_current_state_RNIE2V1\[4\]/B  WOLF_CONTROLLER_inst_0/main_current_state_RNIE2V1\[4\]/Y  WOLF_CONTROLLER_inst_0/main_current_state_RNI2OL16\[4\]/B  WOLF_CONTROLLER_inst_0/main_current_state_RNI2OL16\[4\]/Y  WOLF_CONTROLLER_inst_0/uart_ready_RNIP1T1C/B  WOLF_CONTROLLER_inst_0/uart_ready_RNIP1T1C/Y  WOLF_CONTROLLER_inst_0/main_next_state\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/main_current_state\[2\]/CLK  WOLF_CONTROLLER_inst_0/main_current_state\[2\]/Q  WOLF_CONTROLLER_inst_0/main_current_state_RNIE2V1\[4\]/B  WOLF_CONTROLLER_inst_0/main_current_state_RNIE2V1\[4\]/Y  WOLF_CONTROLLER_inst_0/main_current_state_RNI2OL16\[4\]/B  WOLF_CONTROLLER_inst_0/main_current_state_RNI2OL16\[4\]/Y  WOLF_CONTROLLER_inst_0/uart_ready_RNIP1T1C/B  WOLF_CONTROLLER_inst_0/uart_ready_RNIP1T1C/Y  WOLF_CONTROLLER_inst_0/main_next_state\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/main_current_state\[1\]/CLK  WOLF_CONTROLLER_inst_0/main_current_state\[1\]/Q  WOLF_CONTROLLER_inst_0/main_current_state_RNIIJMV5\[1\]/A  WOLF_CONTROLLER_inst_0/main_current_state_RNIIJMV5\[1\]/Y  WOLF_CONTROLLER_inst_0/uart_ready_RNIP1T1C/A  WOLF_CONTROLLER_inst_0/uart_ready_RNIP1T1C/Y  WOLF_CONTROLLER_inst_0/main_next_state_RNO\[4\]/B  WOLF_CONTROLLER_inst_0/main_next_state_RNO\[4\]/Y  WOLF_CONTROLLER_inst_0/main_next_state\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[3\]/CLK  system_clock_inst_0/l_time\[3\]/Q  system_clock_inst_0/l_time_RNITN5U\[2\]/B  system_clock_inst_0/l_time_RNITN5U\[2\]/Y  system_clock_inst_0/l_time_RNIQFBS1\[4\]/B  system_clock_inst_0/l_time_RNIQFBS1\[4\]/Y  system_clock_inst_0/l_time_RNO\[10\]/A  system_clock_inst_0/l_time_RNO\[10\]/Y  system_clock_inst_0/l_time\[10\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNIEFCH/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNIEFCH/Y  FPGA_UART/make_TX/xmit_state_RNO\[0\]/A  FPGA_UART/make_TX/xmit_state_RNO\[0\]/Y  FPGA_UART/make_TX/xmit_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNIEFCH/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNIEFCH/Y  FPGA_UART/make_TX/xmit_state_RNO\[3\]/A  FPGA_UART/make_TX/xmit_state_RNO\[3\]/Y  FPGA_UART/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/main_current_state\[3\]/CLK  WOLF_CONTROLLER_inst_0/main_current_state\[3\]/Q  WOLF_CONTROLLER_inst_0/main_current_state_RNIKLMV5\[3\]/B  WOLF_CONTROLLER_inst_0/main_current_state_RNIKLMV5\[3\]/Y  WOLF_CONTROLLER_inst_0/main_current_state_RNIANC0C\[0\]/B  WOLF_CONTROLLER_inst_0/main_current_state_RNIANC0C\[0\]/Y  WOLF_CONTROLLER_inst_0/uart_ready_RNIFDT0C/B  WOLF_CONTROLLER_inst_0/uart_ready_RNIFDT0C/Y  WOLF_CONTROLLER_inst_0/main_uart_data_out\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/main_current_state\[3\]/CLK  WOLF_CONTROLLER_inst_0/main_current_state\[3\]/Q  WOLF_CONTROLLER_inst_0/main_current_state_RNIKLMV5\[3\]/B  WOLF_CONTROLLER_inst_0/main_current_state_RNIKLMV5\[3\]/Y  WOLF_CONTROLLER_inst_0/main_current_state_RNIANC0C\[0\]/B  WOLF_CONTROLLER_inst_0/main_current_state_RNIANC0C\[0\]/Y  WOLF_CONTROLLER_inst_0/uart_ready_RNIFDT0C/B  WOLF_CONTROLLER_inst_0/uart_ready_RNIFDT0C/Y  WOLF_CONTROLLER_inst_0/main_uart_data_out\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/main_current_state\[3\]/CLK  WOLF_CONTROLLER_inst_0/main_current_state\[3\]/Q  WOLF_CONTROLLER_inst_0/main_current_state_RNIKLMV5\[3\]/B  WOLF_CONTROLLER_inst_0/main_current_state_RNIKLMV5\[3\]/Y  WOLF_CONTROLLER_inst_0/main_current_state_RNIANC0C\[0\]/B  WOLF_CONTROLLER_inst_0/main_current_state_RNIANC0C\[0\]/Y  WOLF_CONTROLLER_inst_0/uart_ready_RNIFDT0C/B  WOLF_CONTROLLER_inst_0/uart_ready_RNIFDT0C/Y  WOLF_CONTROLLER_inst_0/main_uart_data_out\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[0\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[0\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNIPI6E1_0\[2\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNIPI6E1_0\[2\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNIJFQB3\[6\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNIJFQB3\[6\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[7\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[7\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/s_time\[0\]/CLK  system_clock_inst_0/s_time\[0\]/Q  system_clock_inst_0/un1_s_time_I_10/A  system_clock_inst_0/un1_s_time_I_10/Y  system_clock_inst_0/un1_s_time_I_11/B  system_clock_inst_0/un1_s_time_I_11/Y  system_clock_inst_0/un1_s_time_I_12/A  system_clock_inst_0/un1_s_time_I_12/Y  system_clock_inst_0/s_time_RNO\[4\]/C  system_clock_inst_0/s_time_RNO\[4\]/Y  system_clock_inst_0/s_time\[4\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[5\]/CLK  system_clock_inst_0/l_time\[5\]/Q  system_clock_inst_0/l_time_RNIBEEB2\[5\]/A  system_clock_inst_0/l_time_RNIBEEB2\[5\]/Y  system_clock_inst_0/l_time_RNITDHQ2\[6\]/B  system_clock_inst_0/l_time_RNITDHQ2\[6\]/Y  system_clock_inst_0/l_time_RNIGEK93\[7\]/B  system_clock_inst_0/l_time_RNIGEK93\[7\]/Y  system_clock_inst_0/l_time_RNO_0\[9\]/B  system_clock_inst_0/l_time_RNO_0\[9\]/Y  system_clock_inst_0/l_time\[9\]/E  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[0\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[0\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNIPI6E1_0\[2\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNIPI6E1_0\[2\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNIEGJT1\[3\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNIEGJT1\[3\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[4\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[4\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[7\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[7\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_4\[12\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_4\[12\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_3\[12\]/C  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_3\[12\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_0\[12\]/C  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_0\[12\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[12\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[12\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_state\[0\]/CLK  FPGA_UART/make_RX/rx_state\[0\]/Q  FPGA_UART/make_RX/rx_state_RNO_3\[0\]/A  FPGA_UART/make_RX/rx_state_RNO_3\[0\]/Y  FPGA_UART/make_RX/rx_state_RNO_2\[0\]/C  FPGA_UART/make_RX/rx_state_RNO_2\[0\]/Y  FPGA_UART/make_RX/rx_state_RNO_1\[0\]/A  FPGA_UART/make_RX/rx_state_RNO_1\[0\]/Y  FPGA_UART/make_RX/rx_state_RNO\[0\]/C  FPGA_UART/make_RX/rx_state_RNO\[0\]/Y  FPGA_UART/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/receive_count\[1\]/CLK  FPGA_UART/make_RX/receive_count\[1\]/Q  FPGA_UART/make_RX/receive_count_RNI2702_0\[1\]/A  FPGA_UART/make_RX/receive_count_RNI2702_0\[1\]/Y  FPGA_UART/make_RX/receive_count_RNIGGVA1\[1\]/B  FPGA_UART/make_RX/receive_count_RNIGGVA1\[1\]/Y  FPGA_UART/make_RX/rx_state_RNO_0\[0\]/B  FPGA_UART/make_RX/rx_state_RNO_0\[0\]/Y  FPGA_UART/make_RX/rx_state_RNO\[0\]/A  FPGA_UART/make_RX/rx_state_RNO\[0\]/Y  FPGA_UART/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/receive_count\[2\]/CLK  FPGA_UART/make_RX/receive_count\[2\]/Q  FPGA_UART/make_RX/receive_count_RNI0502_0\[2\]/A  FPGA_UART/make_RX/receive_count_RNI0502_0\[2\]/Y  FPGA_UART/make_RX/receive_count_RNIGGVA1\[1\]/A  FPGA_UART/make_RX/receive_count_RNIGGVA1\[1\]/Y  FPGA_UART/make_RX/rx_state_RNO_0\[0\]/B  FPGA_UART/make_RX/rx_state_RNO_0\[0\]/Y  FPGA_UART/make_RX/rx_state_RNO\[0\]/A  FPGA_UART/make_RX/rx_state_RNO\[0\]/Y  FPGA_UART/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/s_time\[0\]/CLK  system_clock_inst_0/s_time\[0\]/Q  system_clock_inst_0/un1_s_time_I_10/A  system_clock_inst_0/un1_s_time_I_10/Y  system_clock_inst_0/un1_s_time_I_16/A  system_clock_inst_0/un1_s_time_I_16/Y  system_clock_inst_0/un1_s_time_I_17/A  system_clock_inst_0/un1_s_time_I_17/Y  system_clock_inst_0/s_time_RNO\[6\]/C  system_clock_inst_0/s_time_RNO\[6\]/Y  system_clock_inst_0/s_time\[6\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT system_clock_inst_0/s_time\[0\]/CLK  system_clock_inst_0/s_time\[0\]/Q  system_clock_inst_0/un1_s_time_I_10/A  system_clock_inst_0/un1_s_time_I_10/Y  system_clock_inst_0/un1_s_time_I_13/A  system_clock_inst_0/un1_s_time_I_13/Y  system_clock_inst_0/un1_s_time_I_14/A  system_clock_inst_0/un1_s_time_I_14/Y  system_clock_inst_0/s_time_RNO\[5\]/C  system_clock_inst_0/s_time_RNO\[5\]/Y  system_clock_inst_0/s_time\[5\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT system_clock_inst_0/s_time\[1\]/CLK  system_clock_inst_0/s_time\[1\]/Q  system_clock_inst_0/un1_s_time_I_10/B  system_clock_inst_0/un1_s_time_I_10/Y  system_clock_inst_0/un1_s_time_I_11/B  system_clock_inst_0/un1_s_time_I_11/Y  system_clock_inst_0/un1_s_time_I_12/A  system_clock_inst_0/un1_s_time_I_12/Y  system_clock_inst_0/s_time_RNO\[4\]/C  system_clock_inst_0/s_time_RNO\[4\]/Y  system_clock_inst_0/s_time\[4\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT FPGA_UART/make_RX/receive_count\[1\]/CLK  FPGA_UART/make_RX/receive_count\[1\]/Q  FPGA_UART/make_RX/receive_count_RNI2702_0\[1\]/A  FPGA_UART/make_RX/receive_count_RNI2702_0\[1\]/Y  FPGA_UART/make_RX/receive_count_RNIGGVA1\[1\]/B  FPGA_UART/make_RX/receive_count_RNIGGVA1\[1\]/Y  FPGA_UART/make_RX/rx_state_RNO_0\[1\]/B  FPGA_UART/make_RX/rx_state_RNO_0\[1\]/Y  FPGA_UART/make_RX/rx_state_RNO\[1\]/B  FPGA_UART/make_RX/rx_state_RNO\[1\]/Y  FPGA_UART/make_RX/rx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/Q  FPGA_UART/make_RX/samples_RNIRMCK2\[0\]/C  FPGA_UART/make_RX/samples_RNIRMCK2\[0\]/Y  FPGA_UART/make_RX/receive_count_RNO\[1\]/C  FPGA_UART/make_RX/receive_count_RNO\[1\]/Y  FPGA_UART/make_RX/receive_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/s_time\[2\]/CLK  system_clock_inst_0/s_time\[2\]/Q  system_clock_inst_0/un1_s_time_I_10/C  system_clock_inst_0/un1_s_time_I_10/Y  system_clock_inst_0/un1_s_time_I_11/B  system_clock_inst_0/un1_s_time_I_11/Y  system_clock_inst_0/un1_s_time_I_12/A  system_clock_inst_0/un1_s_time_I_12/Y  system_clock_inst_0/s_time_RNO\[4\]/C  system_clock_inst_0/s_time_RNO\[4\]/Y  system_clock_inst_0/s_time\[4\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT CUTTER_PWM_inst_0/count_0\[0\]/CLK  CUTTER_PWM_inst_0/count_0\[0\]/Q  CUTTER_PWM_inst_0/loop0.un14_ena_a_4_m1/B  CUTTER_PWM_inst_0/loop0.un14_ena_a_4_m1/Y  CUTTER_PWM_inst_0/loop0.un14_ena_a_4_m4/C  CUTTER_PWM_inst_0/loop0.un14_ena_a_4_m4/Y  CUTTER_PWM_inst_0/pwm_out_RNO_1\[0\]/C  CUTTER_PWM_inst_0/pwm_out_RNO_1\[0\]/Y  CUTTER_PWM_inst_0/pwm_out_RNO\[0\]/B  CUTTER_PWM_inst_0/pwm_out_RNO\[0\]/Y  CUTTER_PWM_inst_0/pwm_out\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/Q  FPGA_UART/make_RX/receive_full_int_RNO_3/A  FPGA_UART/make_RX/receive_full_int_RNO_3/Y  FPGA_UART/make_RX/receive_full_int_RNO_0/C  FPGA_UART/make_RX/receive_full_int_RNO_0/Y  FPGA_UART/make_RX/receive_full_int_RNO/S  FPGA_UART/make_RX/receive_full_int_RNO/Y  FPGA_UART/make_RX/receive_full_int/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[9\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[9\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI14D04\[9\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI14D04\[9\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI45084\[10\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI45084\[10\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO_0\[12\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO_0\[12\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[12\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[12\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_bit_cnt\[2\]/CLK  FPGA_UART/make_RX/rx_bit_cnt\[2\]/Q  FPGA_UART/make_RX/rx_bit_cnt_RNIM6M61\[3\]/C  FPGA_UART/make_RX/rx_bit_cnt_RNIM6M61\[3\]/Y  FPGA_UART/make_RX/rx_state_RNO_2\[0\]/B  FPGA_UART/make_RX/rx_state_RNO_2\[0\]/Y  FPGA_UART/make_RX/rx_state_RNO_1\[0\]/A  FPGA_UART/make_RX/rx_state_RNO_1\[0\]/Y  FPGA_UART/make_RX/rx_state_RNO\[0\]/C  FPGA_UART/make_RX/rx_state_RNO\[0\]/Y  FPGA_UART/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CUTTER_PWM_inst_0/count_0\[0\]/CLK  CUTTER_PWM_inst_0/count_0\[0\]/Q  CUTTER_PWM_inst_0/count_0_RNI9PV9\[1\]/B  CUTTER_PWM_inst_0/count_0_RNI9PV9\[1\]/Y  CUTTER_PWM_inst_0/pwm_out_RNO_1\[0\]/B  CUTTER_PWM_inst_0/pwm_out_RNO_1\[0\]/Y  CUTTER_PWM_inst_0/pwm_out_RNO\[0\]/B  CUTTER_PWM_inst_0/pwm_out_RNO\[0\]/Y  CUTTER_PWM_inst_0/pwm_out\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_bit_cnt\[3\]/CLK  FPGA_UART/make_RX/rx_bit_cnt\[3\]/Q  FPGA_UART/make_RX/rx_bit_cnt_RNIM6M61\[3\]/A  FPGA_UART/make_RX/rx_bit_cnt_RNIM6M61\[3\]/Y  FPGA_UART/make_RX/rx_state_RNIA63V1\[0\]/C  FPGA_UART/make_RX/rx_state_RNIA63V1\[0\]/Y  FPGA_UART/make_RX/receive_full_int_RNITEQM2/C  FPGA_UART/make_RX/receive_full_int_RNITEQM2/Y  FPGA_UART/make_RX/rx_byte_xhdl5\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_TX/xmit_state\[2\]/CLK  FPGA_UART/make_TX/xmit_state\[2\]/Q  FPGA_UART/make_TX/xmit_bit_sel_RNIL05L\[2\]/B  FPGA_UART/make_TX/xmit_bit_sel_RNIL05L\[2\]/Y  FPGA_UART/make_TX/xmit_state_RNO_0\[0\]/A  FPGA_UART/make_TX/xmit_state_RNO_0\[0\]/Y  FPGA_UART/make_TX/xmit_state_RNO\[0\]/C  FPGA_UART/make_TX/xmit_state_RNO\[0\]/Y  FPGA_UART/make_TX/xmit_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[3\]/CLK  system_clock_inst_0/l_time\[3\]/Q  system_clock_inst_0/l_time_RNITN5U\[2\]/B  system_clock_inst_0/l_time_RNITN5U\[2\]/Y  system_clock_inst_0/l_time_RNIQFBS1\[4\]/B  system_clock_inst_0/l_time_RNIQFBS1\[4\]/Y  system_clock_inst_0/l_time_RNO\[5\]/A  system_clock_inst_0/l_time_RNO\[5\]/Y  system_clock_inst_0/l_time\[5\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_state\[0\]/CLK  FPGA_UART/make_RX/rx_state\[0\]/Q  FPGA_UART/make_RX/rx_state_RNIA63V1\[0\]/A  FPGA_UART/make_RX/rx_state_RNIA63V1\[0\]/Y  FPGA_UART/make_RX/receive_full_int_RNITEQM2/C  FPGA_UART/make_RX/receive_full_int_RNITEQM2/Y  FPGA_UART/make_RX/rx_byte_xhdl5\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT system_clock_inst_0/s_time\[0\]/CLK  system_clock_inst_0/s_time\[0\]/Q  system_clock_inst_0/s_time_RNI40Q71\[6\]/C  system_clock_inst_0/s_time_RNI40Q71\[6\]/Y  system_clock_inst_0/s_time_RNO\[1\]/B  system_clock_inst_0/s_time_RNO\[1\]/Y  system_clock_inst_0/s_time\[1\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT system_clock_inst_0/s_time\[0\]/CLK  system_clock_inst_0/s_time\[0\]/Q  system_clock_inst_0/s_time_RNI40Q71\[6\]/C  system_clock_inst_0/s_time_RNI40Q71\[6\]/Y  system_clock_inst_0/s_time_0_RNO\[7\]/B  system_clock_inst_0/s_time_0_RNO\[7\]/Y  system_clock_inst_0/s_time_0\[7\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_state\[1\]/CLK  FPGA_UART/make_RX/rx_state\[1\]/Q  FPGA_UART/make_RX/rx_state_RNO_3\[0\]/B  FPGA_UART/make_RX/rx_state_RNO_3\[0\]/Y  FPGA_UART/make_RX/rx_state_RNO_2\[0\]/C  FPGA_UART/make_RX/rx_state_RNO_2\[0\]/Y  FPGA_UART/make_RX/rx_state_RNO_1\[0\]/A  FPGA_UART/make_RX/rx_state_RNO_1\[0\]/Y  FPGA_UART/make_RX/rx_state_RNO\[0\]/C  FPGA_UART/make_RX/rx_state_RNO\[0\]/Y  FPGA_UART/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/main_current_state\[1\]/CLK  WOLF_CONTROLLER_inst_0/main_current_state\[1\]/Q  WOLF_CONTROLLER_inst_0/main_current_state_RNIM1M06\[0\]/B  WOLF_CONTROLLER_inst_0/main_current_state_RNIM1M06\[0\]/Y  WOLF_CONTROLLER_inst_0/main_current_state_RNIANC0C\[0\]/A  WOLF_CONTROLLER_inst_0/main_current_state_RNIANC0C\[0\]/Y  WOLF_CONTROLLER_inst_0/uart_ready_RNIFDT0C/B  WOLF_CONTROLLER_inst_0/uart_ready_RNIFDT0C/Y  WOLF_CONTROLLER_inst_0/main_uart_transmit_flag/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_TX/xmit_bit_sel\[2\]/CLK  FPGA_UART/make_TX/xmit_bit_sel\[2\]/Q  FPGA_UART/make_TX/tx_xhdl2_RNO_7/S  FPGA_UART/make_TX/tx_xhdl2_RNO_7/Y  FPGA_UART/make_TX/tx_xhdl2_RNO_3/B  FPGA_UART/make_TX/tx_xhdl2_RNO_3/Y  FPGA_UART/make_TX/tx_xhdl2_RNO_1/B  FPGA_UART/make_TX/tx_xhdl2_RNO_1/Y  FPGA_UART/make_TX/tx_xhdl2_RNO/B  FPGA_UART/make_TX/tx_xhdl2_RNO/Y  FPGA_UART/make_TX/tx_xhdl2/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_TX/xmit_bit_sel\[2\]/CLK  FPGA_UART/make_TX/xmit_bit_sel\[2\]/Q  FPGA_UART/make_TX/tx_xhdl2_RNO_4/S  FPGA_UART/make_TX/tx_xhdl2_RNO_4/Y  FPGA_UART/make_TX/tx_xhdl2_RNO_2/A  FPGA_UART/make_TX/tx_xhdl2_RNO_2/Y  FPGA_UART/make_TX/tx_xhdl2_RNO_1/A  FPGA_UART/make_TX/tx_xhdl2_RNO_1/Y  FPGA_UART/make_TX/tx_xhdl2_RNO/B  FPGA_UART/make_TX/tx_xhdl2_RNO/Y  FPGA_UART/make_TX/tx_xhdl2/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_TX/xmit_bit_sel\[2\]/CLK  FPGA_UART/make_TX/xmit_bit_sel\[2\]/Q  FPGA_UART/make_TX/tx_xhdl2_RNO_6/S  FPGA_UART/make_TX/tx_xhdl2_RNO_6/Y  FPGA_UART/make_TX/tx_xhdl2_RNO_3/A  FPGA_UART/make_TX/tx_xhdl2_RNO_3/Y  FPGA_UART/make_TX/tx_xhdl2_RNO_1/B  FPGA_UART/make_TX/tx_xhdl2_RNO_1/Y  FPGA_UART/make_TX/tx_xhdl2_RNO/B  FPGA_UART/make_TX/tx_xhdl2_RNO/Y  FPGA_UART/make_TX/tx_xhdl2/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_TX/xmit_bit_sel\[2\]/CLK  FPGA_UART/make_TX/xmit_bit_sel\[2\]/Q  FPGA_UART/make_TX/tx_xhdl2_RNO_5/S  FPGA_UART/make_TX/tx_xhdl2_RNO_5/Y  FPGA_UART/make_TX/tx_xhdl2_RNO_2/B  FPGA_UART/make_TX/tx_xhdl2_RNO_2/Y  FPGA_UART/make_TX/tx_xhdl2_RNO_1/A  FPGA_UART/make_TX/tx_xhdl2_RNO_1/Y  FPGA_UART/make_TX/tx_xhdl2_RNO/B  FPGA_UART/make_TX/tx_xhdl2_RNO/Y  FPGA_UART/make_TX/tx_xhdl2/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/samples\[0\]/CLK  FPGA_UART/make_RX/samples\[0\]/Q  FPGA_UART/make_RX/samples_RNIE4V61\[0\]/A  FPGA_UART/make_RX/samples_RNIE4V61\[0\]/Y  FPGA_UART/make_RX/receive_count_RNIGGVA1\[1\]/C  FPGA_UART/make_RX/receive_count_RNIGGVA1\[1\]/Y  FPGA_UART/make_RX/rx_state_RNO_0\[0\]/B  FPGA_UART/make_RX/rx_state_RNO_0\[0\]/Y  FPGA_UART/make_RX/rx_state_RNO\[0\]/A  FPGA_UART/make_RX/rx_state_RNO\[0\]/Y  FPGA_UART/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CUTTER_PWM_inst_0/count_0\[1\]/CLK  CUTTER_PWM_inst_0/count_0\[1\]/Q  CUTTER_PWM_inst_0/loop0.un14_ena_a_4_m3/A  CUTTER_PWM_inst_0/loop0.un14_ena_a_4_m3/Y  CUTTER_PWM_inst_0/pwm_out_RNO_5\[0\]/C  CUTTER_PWM_inst_0/pwm_out_RNO_5\[0\]/Y  CUTTER_PWM_inst_0/pwm_out_RNO_2\[0\]/B  CUTTER_PWM_inst_0/pwm_out_RNO_2\[0\]/Y  CUTTER_PWM_inst_0/pwm_out_RNO\[0\]/C  CUTTER_PWM_inst_0/pwm_out_RNO\[0\]/Y  CUTTER_PWM_inst_0/pwm_out\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[1\]/CLK  system_clock_inst_0/l_time\[1\]/Q  system_clock_inst_0/l_time_RNIRL5U\[2\]/B  system_clock_inst_0/l_time_RNIRL5U\[2\]/Y  system_clock_inst_0/l_time_RNI0HHQ2\[3\]/C  system_clock_inst_0/l_time_RNI0HHQ2\[3\]/Y  system_clock_inst_0/l_time_RNO\[12\]/B  system_clock_inst_0/l_time_RNO\[12\]/Y  system_clock_inst_0/l_time\[12\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT CUTTER_PWM_inst_0/half_duty_0\[1\]/CLK  CUTTER_PWM_inst_0/half_duty_0\[1\]/Q  CUTTER_PWM_inst_0/loop0.un14_ena_a_4_m3/B  CUTTER_PWM_inst_0/loop0.un14_ena_a_4_m3/Y  CUTTER_PWM_inst_0/pwm_out_RNO_5\[0\]/C  CUTTER_PWM_inst_0/pwm_out_RNO_5\[0\]/Y  CUTTER_PWM_inst_0/pwm_out_RNO_2\[0\]/B  CUTTER_PWM_inst_0/pwm_out_RNO_2\[0\]/Y  CUTTER_PWM_inst_0/pwm_out_RNO\[0\]/C  CUTTER_PWM_inst_0/pwm_out_RNO\[0\]/Y  CUTTER_PWM_inst_0/pwm_out\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_RX/receive_count\[0\]/CLK  FPGA_UART/make_RX/receive_count\[0\]/Q  FPGA_UART/make_RX/receive_count_RNI0502\[2\]/B  FPGA_UART/make_RX/receive_count_RNI0502\[2\]/Y  FPGA_UART/make_RX/receive_count_RNI2C04\[1\]/A  FPGA_UART/make_RX/receive_count_RNI2C04\[1\]/Y  FPGA_UART/make_RX/rx_state_RNO_0\[0\]/A  FPGA_UART/make_RX/rx_state_RNO_0\[0\]/Y  FPGA_UART/make_RX/rx_state_RNO\[0\]/A  FPGA_UART/make_RX/rx_state_RNO\[0\]/Y  FPGA_UART/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/Q  FPGA_UART/make_RX/receive_count_RNI85JB\[1\]/C  FPGA_UART/make_RX/receive_count_RNI85JB\[1\]/Y  FPGA_UART/make_RX/receive_count_RNO\[1\]/A  FPGA_UART/make_RX/receive_count_RNO\[1\]/Y  FPGA_UART/make_RX/receive_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/Q  FPGA_UART/make_RX/receive_count_RNI85JB\[1\]/C  FPGA_UART/make_RX/receive_count_RNI85JB\[1\]/Y  FPGA_UART/make_RX/receive_count_RNO\[2\]/B  FPGA_UART/make_RX/receive_count_RNO\[2\]/Y  FPGA_UART/make_RX/receive_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/s_time\[3\]/CLK  system_clock_inst_0/s_time\[3\]/Q  system_clock_inst_0/un1_s_time_I_15/A  system_clock_inst_0/un1_s_time_I_15/Y  system_clock_inst_0/un1_s_time_I_16/B  system_clock_inst_0/un1_s_time_I_16/Y  system_clock_inst_0/un1_s_time_I_17/A  system_clock_inst_0/un1_s_time_I_17/Y  system_clock_inst_0/s_time_RNO\[6\]/C  system_clock_inst_0/s_time_RNO\[6\]/Y  system_clock_inst_0/s_time\[6\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT FPGA_UART/make_RX/receive_count\[3\]/CLK  FPGA_UART/make_RX/receive_count\[3\]/Q  FPGA_UART/make_RX/receive_count_RNI2702\[1\]/B  FPGA_UART/make_RX/receive_count_RNI2702\[1\]/Y  FPGA_UART/make_RX/receive_count_RNI2C04\[1\]/B  FPGA_UART/make_RX/receive_count_RNI2C04\[1\]/Y  FPGA_UART/make_RX/rx_state_RNO_0\[0\]/A  FPGA_UART/make_RX/rx_state_RNO_0\[0\]/Y  FPGA_UART/make_RX/rx_state_RNO\[0\]/A  FPGA_UART/make_RX/rx_state_RNO\[0\]/Y  FPGA_UART/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[5\]/CLK  system_clock_inst_0/l_time\[5\]/Q  system_clock_inst_0/l_time_RNI616U\[9\]/B  system_clock_inst_0/l_time_RNI616U\[9\]/Y  system_clock_inst_0/l_time_RNI0HHQ2\[3\]/A  system_clock_inst_0/l_time_RNI0HHQ2\[3\]/Y  system_clock_inst_0/l_time_RNO\[12\]/B  system_clock_inst_0/l_time_RNO\[12\]/Y  system_clock_inst_0/l_time\[12\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[1\]/CLK  system_clock_inst_0/l_time\[1\]/Q  system_clock_inst_0/l_time_RNIRL5U\[2\]/B  system_clock_inst_0/l_time_RNIRL5U\[2\]/Y  system_clock_inst_0/l_time_RNO_1\[11\]/C  system_clock_inst_0/l_time_RNO_1\[11\]/Y  system_clock_inst_0/l_time_RNO\[11\]/B  system_clock_inst_0/l_time_RNO\[11\]/Y  system_clock_inst_0/l_time\[11\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT system_clock_inst_0/s_time\[4\]/CLK  system_clock_inst_0/s_time\[4\]/Q  system_clock_inst_0/un1_s_time_I_15/B  system_clock_inst_0/un1_s_time_I_15/Y  system_clock_inst_0/un1_s_time_I_16/B  system_clock_inst_0/un1_s_time_I_16/Y  system_clock_inst_0/un1_s_time_I_17/A  system_clock_inst_0/un1_s_time_I_17/Y  system_clock_inst_0/s_time_RNO\[6\]/C  system_clock_inst_0/s_time_RNO\[6\]/Y  system_clock_inst_0/s_time\[6\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIE8BJ1\[3\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[4\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[4\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/main_current_state\[3\]/CLK  WOLF_CONTROLLER_inst_0/main_current_state\[3\]/Q  WOLF_CONTROLLER_inst_0/main_current_state_RNIKLMV5\[3\]/B  WOLF_CONTROLLER_inst_0/main_current_state_RNIKLMV5\[3\]/Y  WOLF_CONTROLLER_inst_0/main_current_state_RNIANC0C\[0\]/B  WOLF_CONTROLLER_inst_0/main_current_state_RNIANC0C\[0\]/Y  WOLF_CONTROLLER_inst_0/main_next_state_RNO\[1\]/S  WOLF_CONTROLLER_inst_0/main_next_state_RNO\[1\]/Y  WOLF_CONTROLLER_inst_0/main_next_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/main_current_state\[3\]/CLK  WOLF_CONTROLLER_inst_0/main_current_state\[3\]/Q  WOLF_CONTROLLER_inst_0/main_current_state_RNIKLMV5\[3\]/B  WOLF_CONTROLLER_inst_0/main_current_state_RNIKLMV5\[3\]/Y  WOLF_CONTROLLER_inst_0/main_current_state_RNIANC0C\[0\]/B  WOLF_CONTROLLER_inst_0/main_current_state_RNIANC0C\[0\]/Y  WOLF_CONTROLLER_inst_0/main_next_state_RNO\[3\]/S  WOLF_CONTROLLER_inst_0/main_next_state_RNO\[3\]/Y  WOLF_CONTROLLER_inst_0/main_next_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/main_current_state\[3\]/CLK  WOLF_CONTROLLER_inst_0/main_current_state\[3\]/Q  WOLF_CONTROLLER_inst_0/main_current_state_RNIKLMV5\[3\]/B  WOLF_CONTROLLER_inst_0/main_current_state_RNIKLMV5\[3\]/Y  WOLF_CONTROLLER_inst_0/main_current_state_RNIANC0C\[0\]/B  WOLF_CONTROLLER_inst_0/main_current_state_RNIANC0C\[0\]/Y  WOLF_CONTROLLER_inst_0/main_next_state_RNO\[0\]/A  WOLF_CONTROLLER_inst_0/main_next_state_RNO\[0\]/Y  WOLF_CONTROLLER_inst_0/main_next_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNIEFCH/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNIEFCH/Y  FPGA_UART/make_TX/xmit_bit_sel\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNIEFCH/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNIEFCH/Y  FPGA_UART/make_TX/xmit_bit_sel\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNIEFCH/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNIEFCH/Y  FPGA_UART/make_TX/xmit_bit_sel\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNIEFCH/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNIEFCH/Y  FPGA_UART/make_TX/xmit_bit_sel\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT system_clock_inst_0/s_time\[3\]/CLK  system_clock_inst_0/s_time\[3\]/Q  system_clock_inst_0/s_time_0_RNIM98R\[7\]/A  system_clock_inst_0/s_time_0_RNIM98R\[7\]/Y  system_clock_inst_0/s_time_RNO\[1\]/A  system_clock_inst_0/s_time_RNO\[1\]/Y  system_clock_inst_0/s_time\[1\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT system_clock_inst_0/s_time\[4\]/CLK  system_clock_inst_0/s_time\[4\]/Q  system_clock_inst_0/s_time_0_RNIM98R\[7\]/B  system_clock_inst_0/s_time_0_RNIM98R\[7\]/Y  system_clock_inst_0/s_time_RNO\[1\]/A  system_clock_inst_0/s_time_RNO\[1\]/Y  system_clock_inst_0/s_time\[1\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT system_clock_inst_0/s_time\[3\]/CLK  system_clock_inst_0/s_time\[3\]/Q  system_clock_inst_0/un1_s_time_0_I_18/A  system_clock_inst_0/un1_s_time_0_I_18/Y  system_clock_inst_0/un1_s_time_0_I_19/B  system_clock_inst_0/un1_s_time_0_I_19/Y  system_clock_inst_0/un1_s_time_0_I_20/A  system_clock_inst_0/un1_s_time_0_I_20/Y  system_clock_inst_0/s_time_0_RNO\[7\]/C  system_clock_inst_0/s_time_0_RNO\[7\]/Y  system_clock_inst_0/s_time_0\[7\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT system_clock_inst_0/s_time\[4\]/CLK  system_clock_inst_0/s_time\[4\]/Q  system_clock_inst_0/un1_s_time_0_I_18/B  system_clock_inst_0/un1_s_time_0_I_18/Y  system_clock_inst_0/un1_s_time_0_I_19/B  system_clock_inst_0/un1_s_time_0_I_19/Y  system_clock_inst_0/un1_s_time_0_I_20/A  system_clock_inst_0/un1_s_time_0_I_20/Y  system_clock_inst_0/s_time_0_RNO\[7\]/C  system_clock_inst_0/s_time_0_RNO\[7\]/Y  system_clock_inst_0/s_time_0\[7\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_state\[1\]/CLK  FPGA_UART/make_RX/rx_state\[1\]/Q  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/B  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/Y  FPGA_UART/make_RX/rx_shift_RNO\[1\]/B  FPGA_UART/make_RX/rx_shift_RNO\[1\]/Y  FPGA_UART/make_RX/rx_shift\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_state\[1\]/CLK  FPGA_UART/make_RX/rx_state\[1\]/Q  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/B  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/Y  FPGA_UART/make_RX/rx_shift_RNO\[2\]/B  FPGA_UART/make_RX/rx_shift_RNO\[2\]/Y  FPGA_UART/make_RX/rx_shift\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_state\[1\]/CLK  FPGA_UART/make_RX/rx_state\[1\]/Q  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/B  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/Y  FPGA_UART/make_RX/rx_shift_RNO\[3\]/B  FPGA_UART/make_RX/rx_shift_RNO\[3\]/Y  FPGA_UART/make_RX/rx_shift\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_state\[1\]/CLK  FPGA_UART/make_RX/rx_state\[1\]/Q  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/B  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/Y  FPGA_UART/make_RX/rx_shift_RNO\[4\]/B  FPGA_UART/make_RX/rx_shift_RNO\[4\]/Y  FPGA_UART/make_RX/rx_shift\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_state\[1\]/CLK  FPGA_UART/make_RX/rx_state\[1\]/Q  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/B  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/Y  FPGA_UART/make_RX/rx_shift_RNO\[7\]/B  FPGA_UART/make_RX/rx_shift_RNO\[7\]/Y  FPGA_UART/make_RX/rx_shift\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_state\[1\]/CLK  FPGA_UART/make_RX/rx_state\[1\]/Q  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/B  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/Y  FPGA_UART/make_RX/rx_shift_RNO\[0\]/B  FPGA_UART/make_RX/rx_shift_RNO\[0\]/Y  FPGA_UART/make_RX/rx_shift\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_state\[1\]/CLK  FPGA_UART/make_RX/rx_state\[1\]/Q  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/B  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/Y  FPGA_UART/make_RX/rx_shift_RNO\[6\]/B  FPGA_UART/make_RX/rx_shift_RNO\[6\]/Y  FPGA_UART/make_RX/rx_shift\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_state\[1\]/CLK  FPGA_UART/make_RX/rx_state\[1\]/Q  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/B  FPGA_UART/make_RX/rx_state_RNIT726_0\[0\]/Y  FPGA_UART/make_RX/rx_shift_RNO\[5\]/B  FPGA_UART/make_RX/rx_shift_RNO\[5\]/Y  FPGA_UART/make_RX/rx_shift\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/cutter_en/CLK  WOLF_CONTROLLER_inst_0/cutter_en/Q  CUTTER_PWM_inst_0/count_0_RNI6VI6\[4\]/B  CUTTER_PWM_inst_0/count_0_RNI6VI6\[4\]/Y  CUTTER_PWM_inst_0/count_0_RNIRQ9G\[4\]/A  CUTTER_PWM_inst_0/count_0_RNIRQ9G\[4\]/Y  CUTTER_PWM_inst_0/count_0_RNIHH941\[3\]/B  CUTTER_PWM_inst_0/count_0_RNIHH941\[3\]/Y  CUTTER_PWM_inst_0/half_duty_0\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_state\[1\]/CLK  FPGA_UART/make_RX/rx_state\[1\]/Q  FPGA_UART/make_RX/receive_full_int_RNIA74E/B  FPGA_UART/make_RX/receive_full_int_RNIA74E/Y  FPGA_UART/make_RX/receive_full_int_RNITEQM2/B  FPGA_UART/make_RX/receive_full_int_RNITEQM2/Y  FPGA_UART/make_RX/rx_byte_xhdl5\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT system_clock_inst_0/s_time\[0\]/CLK  system_clock_inst_0/s_time\[0\]/Q  system_clock_inst_0/un1_s_time_0_I_10/A  system_clock_inst_0/un1_s_time_0_I_10/Y  system_clock_inst_0/un1_s_time_0_I_19/A  system_clock_inst_0/un1_s_time_0_I_19/Y  system_clock_inst_0/un1_s_time_0_I_20/A  system_clock_inst_0/un1_s_time_0_I_20/Y  system_clock_inst_0/s_time_0_RNO\[7\]/C  system_clock_inst_0/s_time_0_RNO\[7\]/Y  system_clock_inst_0/s_time_0\[7\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[3\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[3\]/Q  WOLF_CONTROLLER_inst_0/main_uart_transmit_flag_RNI0C4B/C  WOLF_CONTROLLER_inst_0/main_uart_transmit_flag_RNI0C4B/Y  WOLF_CONTROLLER_inst_0/uart_current_state_RNIORVL\[2\]/C  WOLF_CONTROLLER_inst_0/uart_current_state_RNIORVL\[2\]/Y  WOLF_CONTROLLER_inst_0/uart_data_out\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[3\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[3\]/Q  WOLF_CONTROLLER_inst_0/main_uart_transmit_flag_RNI0C4B/C  WOLF_CONTROLLER_inst_0/main_uart_transmit_flag_RNI0C4B/Y  WOLF_CONTROLLER_inst_0/uart_current_state_RNIORVL\[2\]/C  WOLF_CONTROLLER_inst_0/uart_current_state_RNIORVL\[2\]/Y  WOLF_CONTROLLER_inst_0/uart_data_out\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[3\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[3\]/Q  WOLF_CONTROLLER_inst_0/main_uart_transmit_flag_RNI0C4B/C  WOLF_CONTROLLER_inst_0/main_uart_transmit_flag_RNI0C4B/Y  WOLF_CONTROLLER_inst_0/uart_current_state_RNIORVL\[2\]/C  WOLF_CONTROLLER_inst_0/uart_current_state_RNIORVL\[2\]/Y  WOLF_CONTROLLER_inst_0/uart_data_out\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[3\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[3\]/Q  WOLF_CONTROLLER_inst_0/main_uart_transmit_flag_RNI0C4B/C  WOLF_CONTROLLER_inst_0/main_uart_transmit_flag_RNI0C4B/Y  WOLF_CONTROLLER_inst_0/uart_current_state_RNIORVL\[2\]/C  WOLF_CONTROLLER_inst_0/uart_current_state_RNIORVL\[2\]/Y  WOLF_CONTROLLER_inst_0/uart_data_out\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[3\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[3\]/Q  WOLF_CONTROLLER_inst_0/main_uart_transmit_flag_RNI0C4B/C  WOLF_CONTROLLER_inst_0/main_uart_transmit_flag_RNI0C4B/Y  WOLF_CONTROLLER_inst_0/uart_current_state_RNIORVL\[2\]/C  WOLF_CONTROLLER_inst_0/uart_current_state_RNIORVL\[2\]/Y  WOLF_CONTROLLER_inst_0/uart_data_out\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[3\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[3\]/Q  WOLF_CONTROLLER_inst_0/main_uart_transmit_flag_RNI0C4B/C  WOLF_CONTROLLER_inst_0/main_uart_transmit_flag_RNI0C4B/Y  WOLF_CONTROLLER_inst_0/uart_current_state_RNIORVL\[2\]/C  WOLF_CONTROLLER_inst_0/uart_current_state_RNIORVL\[2\]/Y  WOLF_CONTROLLER_inst_0/uart_data_out\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[3\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[3\]/Q  WOLF_CONTROLLER_inst_0/main_uart_transmit_flag_RNI0C4B/C  WOLF_CONTROLLER_inst_0/main_uart_transmit_flag_RNI0C4B/Y  WOLF_CONTROLLER_inst_0/uart_current_state_RNIORVL\[2\]/C  WOLF_CONTROLLER_inst_0/uart_current_state_RNIORVL\[2\]/Y  WOLF_CONTROLLER_inst_0/uart_data_out\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[3\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[3\]/Q  WOLF_CONTROLLER_inst_0/main_uart_transmit_flag_RNI0C4B/C  WOLF_CONTROLLER_inst_0/main_uart_transmit_flag_RNI0C4B/Y  WOLF_CONTROLLER_inst_0/uart_current_state_RNIORVL\[2\]/C  WOLF_CONTROLLER_inst_0/uart_current_state_RNIORVL\[2\]/Y  WOLF_CONTROLLER_inst_0/uart_data_out\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_TX/xmit_bit_sel\[2\]/CLK  FPGA_UART/make_TX/xmit_bit_sel\[2\]/Q  FPGA_UART/make_TX/xmit_bit_sel_RNIL05L\[2\]/A  FPGA_UART/make_TX/xmit_bit_sel_RNIL05L\[2\]/Y  FPGA_UART/make_TX/xmit_state_RNO_0\[0\]/A  FPGA_UART/make_TX/xmit_state_RNO_0\[0\]/Y  FPGA_UART/make_TX/xmit_state_RNO\[0\]/C  FPGA_UART/make_TX/xmit_state_RNO\[0\]/Y  FPGA_UART/make_TX/xmit_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[5\]/CLK  system_clock_inst_0/l_time\[5\]/Q  system_clock_inst_0/l_time_RNO_1\[10\]/B  system_clock_inst_0/l_time_RNO_1\[10\]/Y  system_clock_inst_0/l_time_RNO_0\[10\]/C  system_clock_inst_0/l_time_RNO_0\[10\]/Y  system_clock_inst_0/l_time_RNO\[10\]/B  system_clock_inst_0/l_time_RNO\[10\]/Y  system_clock_inst_0/l_time\[10\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT system_clock_inst_0/s_time\[5\]/CLK  system_clock_inst_0/s_time\[5\]/Q  system_clock_inst_0/un1_s_time_0_I_18/C  system_clock_inst_0/un1_s_time_0_I_18/Y  system_clock_inst_0/un1_s_time_0_I_19/B  system_clock_inst_0/un1_s_time_0_I_19/Y  system_clock_inst_0/un1_s_time_0_I_20/A  system_clock_inst_0/un1_s_time_0_I_20/Y  system_clock_inst_0/s_time_0_RNO\[7\]/C  system_clock_inst_0/s_time_0_RNO\[7\]/Y  system_clock_inst_0/s_time_0\[7\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[4\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[4\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI45602\[4\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI45602\[4\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIR21D2\[5\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIR21D2\[5\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO_0\[7\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO_0\[7\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[7\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[7\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/receive_count\[1\]/CLK  FPGA_UART/make_RX/receive_count\[1\]/Q  FPGA_UART/make_RX/receive_count_RNI2702\[1\]/A  FPGA_UART/make_RX/receive_count_RNI2702\[1\]/Y  FPGA_UART/make_RX/receive_count_RNI2C04\[1\]/B  FPGA_UART/make_RX/receive_count_RNI2C04\[1\]/Y  FPGA_UART/make_RX/rx_state_RNO_0\[0\]/A  FPGA_UART/make_RX/rx_state_RNO_0\[0\]/Y  FPGA_UART/make_RX/rx_state_RNO\[0\]/A  FPGA_UART/make_RX/rx_state_RNO\[0\]/Y  FPGA_UART/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_TX/xmit_bit_sel\[1\]/CLK  FPGA_UART/make_TX/xmit_bit_sel\[1\]/Q  FPGA_UART/make_TX/xmit_bit_sel_RNIJN8I\[0\]/B  FPGA_UART/make_TX/xmit_bit_sel_RNIJN8I\[0\]/Y  FPGA_UART/make_TX/xmit_state_RNO_0\[0\]/C  FPGA_UART/make_TX/xmit_state_RNO_0\[0\]/Y  FPGA_UART/make_TX/xmit_state_RNO\[0\]/C  FPGA_UART/make_TX/xmit_state_RNO\[0\]/Y  FPGA_UART/make_TX/xmit_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[7\]/CLK  system_clock_inst_0/l_time\[7\]/Q  system_clock_inst_0/l_time_RNIEPQI\[11\]/C  system_clock_inst_0/l_time_RNIEPQI\[11\]/Y  system_clock_inst_0/l_time_RNIKQ0H1\[8\]/C  system_clock_inst_0/l_time_RNIKQ0H1\[8\]/Y  system_clock_inst_0/l_time_RNO\[12\]/A  system_clock_inst_0/l_time_RNO\[12\]/Y  system_clock_inst_0/l_time\[12\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/main_current_state\[0\]/CLK  WOLF_CONTROLLER_inst_0/main_current_state\[0\]/Q  WOLF_CONTROLLER_inst_0/main_current_state_RNIM1M06\[0\]/C  WOLF_CONTROLLER_inst_0/main_current_state_RNIM1M06\[0\]/Y  WOLF_CONTROLLER_inst_0/main_current_state_RNIANC0C\[0\]/A  WOLF_CONTROLLER_inst_0/main_current_state_RNIANC0C\[0\]/Y  WOLF_CONTROLLER_inst_0/uart_ready_RNIFDT0C/B  WOLF_CONTROLLER_inst_0/uart_ready_RNIFDT0C/Y  WOLF_CONTROLLER_inst_0/main_uart_transmit_flag/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/rxrdy_xhdl4/CLK  FPGA_UART/rxrdy_xhdl4/Q  WOLF_CONTROLLER_inst_0/main_uart_transmit_flag_RNI0C4B/B  WOLF_CONTROLLER_inst_0/main_uart_transmit_flag_RNI0C4B/Y  WOLF_CONTROLLER_inst_0/uart_current_state_RNIORVL\[2\]/C  WOLF_CONTROLLER_inst_0/uart_current_state_RNIORVL\[2\]/Y  WOLF_CONTROLLER_inst_0/uart_data_out\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT system_clock_inst_0/s_time\[1\]/CLK  system_clock_inst_0/s_time\[1\]/Q  system_clock_inst_0/un1_s_time_0_I_10/B  system_clock_inst_0/un1_s_time_0_I_10/Y  system_clock_inst_0/un1_s_time_0_I_19/A  system_clock_inst_0/un1_s_time_0_I_19/Y  system_clock_inst_0/un1_s_time_0_I_20/A  system_clock_inst_0/un1_s_time_0_I_20/Y  system_clock_inst_0/s_time_0_RNO\[7\]/C  system_clock_inst_0/s_time_0_RNO\[7\]/Y  system_clock_inst_0/s_time_0\[7\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[8\]/CLK  system_clock_inst_0/l_time\[8\]/Q  system_clock_inst_0/l_time_RNI726U\[7\]/B  system_clock_inst_0/l_time_RNI726U\[7\]/Y  system_clock_inst_0/l_time_RNO_0\[11\]/C  system_clock_inst_0/l_time_RNO_0\[11\]/Y  system_clock_inst_0/l_time_RNO\[11\]/A  system_clock_inst_0/l_time_RNO\[11\]/Y  system_clock_inst_0/l_time\[11\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/main_current_state\[1\]/CLK  WOLF_CONTROLLER_inst_0/main_current_state\[1\]/Q  WOLF_CONTROLLER_inst_0/main_current_state_RNIIJMV5\[1\]/A  WOLF_CONTROLLER_inst_0/main_current_state_RNIIJMV5\[1\]/Y  WOLF_CONTROLLER_inst_0/cutter_en_RNO_0/A  WOLF_CONTROLLER_inst_0/cutter_en_RNO_0/Y  WOLF_CONTROLLER_inst_0/cutter_en_RNO/C  WOLF_CONTROLLER_inst_0/cutter_en_RNO/Y  WOLF_CONTROLLER_inst_0/cutter_en/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[8\]/CLK  system_clock_inst_0/l_time\[8\]/Q  system_clock_inst_0/l_time_RNO_1\[10\]/C  system_clock_inst_0/l_time_RNO_1\[10\]/Y  system_clock_inst_0/l_time_RNO_0\[10\]/C  system_clock_inst_0/l_time_RNO_0\[10\]/Y  system_clock_inst_0/l_time_RNO\[10\]/B  system_clock_inst_0/l_time_RNO\[10\]/Y  system_clock_inst_0/l_time\[10\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT FPGA_UART/make_TX/xmit_state\[3\]/CLK  FPGA_UART/make_TX/xmit_state\[3\]/Q  FPGA_UART/make_TX/xmit_state_RNIP3DT\[3\]/A  FPGA_UART/make_TX/xmit_state_RNIP3DT\[3\]/Y  FPGA_UART/make_TX/xmit_state_RNO\[2\]/A  FPGA_UART/make_TX/xmit_state_RNO\[2\]/Y  FPGA_UART/make_TX/xmit_state\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[9\]/CLK  system_clock_inst_0/l_time\[9\]/Q  system_clock_inst_0/l_time_RNO_2\[11\]/B  system_clock_inst_0/l_time_RNO_2\[11\]/Y  system_clock_inst_0/l_time_RNO_1\[11\]/A  system_clock_inst_0/l_time_RNO_1\[11\]/Y  system_clock_inst_0/l_time_RNO\[11\]/B  system_clock_inst_0/l_time_RNO\[11\]/Y  system_clock_inst_0/l_time\[11\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT FPGA_UART/make_RX/receive_count\[2\]/CLK  FPGA_UART/make_RX/receive_count\[2\]/Q  FPGA_UART/make_RX/receive_count_RNI0502\[2\]/A  FPGA_UART/make_RX/receive_count_RNI0502\[2\]/Y  FPGA_UART/make_RX/receive_count_RNI2C04\[1\]/A  FPGA_UART/make_RX/receive_count_RNI2C04\[1\]/Y  FPGA_UART/make_RX/rx_state_RNO_0\[0\]/A  FPGA_UART/make_RX/rx_state_RNO_0\[0\]/Y  FPGA_UART/make_RX/rx_state_RNO\[0\]/A  FPGA_UART/make_RX/rx_state_RNO\[0\]/Y  FPGA_UART/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/receive_count\[2\]/CLK  FPGA_UART/make_RX/receive_count\[2\]/Q  FPGA_UART/make_RX/receive_count_RNIP8JC\[2\]/A  FPGA_UART/make_RX/receive_count_RNIP8JC\[2\]/Y  FPGA_UART/make_RX/receive_count_RNIHM8T\[3\]/A  FPGA_UART/make_RX/receive_count_RNIHM8T\[3\]/Y  FPGA_UART/make_RX/rx_shift\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[6\]/CLK  system_clock_inst_0/l_time\[6\]/Q  system_clock_inst_0/l_time_RNO_1\[10\]/A  system_clock_inst_0/l_time_RNO_1\[10\]/Y  system_clock_inst_0/l_time_RNO_0\[10\]/C  system_clock_inst_0/l_time_RNO_0\[10\]/Y  system_clock_inst_0/l_time_RNO\[10\]/B  system_clock_inst_0/l_time_RNO\[10\]/Y  system_clock_inst_0/l_time\[10\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT FPGA_UART/make_TX/xmit_bit_sel\[0\]/CLK  FPGA_UART/make_TX/xmit_bit_sel\[0\]/Q  FPGA_UART/make_TX/xmit_bit_sel_RNIJN8I\[0\]/A  FPGA_UART/make_TX/xmit_bit_sel_RNIJN8I\[0\]/Y  FPGA_UART/make_TX/xmit_state_RNO_0\[0\]/C  FPGA_UART/make_TX/xmit_state_RNO_0\[0\]/Y  FPGA_UART/make_TX/xmit_state_RNO\[0\]/C  FPGA_UART/make_TX/xmit_state_RNO\[0\]/Y  FPGA_UART/make_TX/xmit_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/s_time\[2\]/CLK  system_clock_inst_0/s_time\[2\]/Q  system_clock_inst_0/un1_s_time_0_I_10/C  system_clock_inst_0/un1_s_time_0_I_10/Y  system_clock_inst_0/un1_s_time_0_I_19/A  system_clock_inst_0/un1_s_time_0_I_19/Y  system_clock_inst_0/un1_s_time_0_I_20/A  system_clock_inst_0/un1_s_time_0_I_20/Y  system_clock_inst_0/s_time_0_RNO\[7\]/C  system_clock_inst_0/s_time_0_RNO\[7\]/Y  system_clock_inst_0/s_time_0\[7\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT CUTTER_PWM_inst_0/count_0\[0\]/CLK  CUTTER_PWM_inst_0/count_0\[0\]/Q  CUTTER_PWM_inst_0/pwm_out_RNO_5\[0\]/A  CUTTER_PWM_inst_0/pwm_out_RNO_5\[0\]/Y  CUTTER_PWM_inst_0/pwm_out_RNO_2\[0\]/B  CUTTER_PWM_inst_0/pwm_out_RNO_2\[0\]/Y  CUTTER_PWM_inst_0/pwm_out_RNO\[0\]/C  CUTTER_PWM_inst_0/pwm_out_RNO\[0\]/Y  CUTTER_PWM_inst_0/pwm_out\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/Q  FPGA_UART/make_RX/receive_full_int_RNITEQM2/A  FPGA_UART/make_RX/receive_full_int_RNITEQM2/Y  FPGA_UART/make_RX/rx_byte_xhdl5\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[9\]/CLK  system_clock_inst_0/l_time\[9\]/Q  system_clock_inst_0/l_time_RNI616U\[9\]/A  system_clock_inst_0/l_time_RNI616U\[9\]/Y  system_clock_inst_0/l_time_RNI0HHQ2\[3\]/A  system_clock_inst_0/l_time_RNI0HHQ2\[3\]/Y  system_clock_inst_0/l_time_RNO\[12\]/B  system_clock_inst_0/l_time_RNO\[12\]/Y  system_clock_inst_0/l_time\[12\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT FPGA_UART/make_TX/xmit_bit_sel\[1\]/CLK  FPGA_UART/make_TX/xmit_bit_sel\[1\]/Q  FPGA_UART/make_TX/xmit_bit_sel_RNIJN8I\[0\]/B  FPGA_UART/make_TX/xmit_bit_sel_RNIJN8I\[0\]/Y  FPGA_UART/make_TX/xmit_state_RNO_0\[2\]/C  FPGA_UART/make_TX/xmit_state_RNO_0\[2\]/Y  FPGA_UART/make_TX/xmit_state_RNO\[2\]/C  FPGA_UART/make_TX/xmit_state_RNO\[2\]/Y  FPGA_UART/make_TX/xmit_state\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[1\]/CLK  system_clock_inst_0/l_time\[1\]/Q  system_clock_inst_0/l_time_RNIRL5U\[2\]/B  system_clock_inst_0/l_time_RNIRL5U\[2\]/Y  system_clock_inst_0/l_time_RNI0HHQ2\[3\]/C  system_clock_inst_0/l_time_RNI0HHQ2\[3\]/Y  system_clock_inst_0/l_time_RNO_0\[13\]/B  system_clock_inst_0/l_time_RNO_0\[13\]/Y  system_clock_inst_0/l_time\[13\]/E  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[0\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[0\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNIPI6E1_0\[2\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNIPI6E1_0\[2\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[6\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[6\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/s_time\[5\]/CLK  system_clock_inst_0/s_time\[5\]/Q  system_clock_inst_0/s_time_RNI40Q71\[6\]/A  system_clock_inst_0/s_time_RNI40Q71\[6\]/Y  system_clock_inst_0/s_time_RNO\[1\]/B  system_clock_inst_0/s_time_RNO\[1\]/Y  system_clock_inst_0/s_time\[1\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[3\]/CLK  system_clock_inst_0/l_time\[3\]/Q  system_clock_inst_0/l_time_RNO_3\[11\]/B  system_clock_inst_0/l_time_RNO_3\[11\]/Y  system_clock_inst_0/l_time_RNO_1\[11\]/B  system_clock_inst_0/l_time_RNO_1\[11\]/Y  system_clock_inst_0/l_time_RNO\[11\]/B  system_clock_inst_0/l_time_RNO\[11\]/Y  system_clock_inst_0/l_time\[11\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT CUTTER_PWM_inst_0/count_0\[1\]/CLK  CUTTER_PWM_inst_0/count_0\[1\]/Q  CUTTER_PWM_inst_0/loop0.un14_ena_a_4_m4/B  CUTTER_PWM_inst_0/loop0.un14_ena_a_4_m4/Y  CUTTER_PWM_inst_0/pwm_out_RNO_1\[0\]/C  CUTTER_PWM_inst_0/pwm_out_RNO_1\[0\]/Y  CUTTER_PWM_inst_0/pwm_out_RNO\[0\]/B  CUTTER_PWM_inst_0/pwm_out_RNO\[0\]/Y  CUTTER_PWM_inst_0/pwm_out\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[3\]/CLK  system_clock_inst_0/l_time\[3\]/Q  system_clock_inst_0/l_time_RNIVP5U\[3\]/A  system_clock_inst_0/l_time_RNIVP5U\[3\]/Y  system_clock_inst_0/l_time_RNI0HHQ2\[3\]/B  system_clock_inst_0/l_time_RNI0HHQ2\[3\]/Y  system_clock_inst_0/l_time_RNO\[12\]/B  system_clock_inst_0/l_time_RNO\[12\]/Y  system_clock_inst_0/l_time\[12\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[4\]/CLK  system_clock_inst_0/l_time\[4\]/Q  system_clock_inst_0/l_time_RNIVP5U\[3\]/B  system_clock_inst_0/l_time_RNIVP5U\[3\]/Y  system_clock_inst_0/l_time_RNI0HHQ2\[3\]/B  system_clock_inst_0/l_time_RNI0HHQ2\[3\]/Y  system_clock_inst_0/l_time_RNO\[12\]/B  system_clock_inst_0/l_time_RNO\[12\]/Y  system_clock_inst_0/l_time\[12\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[3\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[3\]/Q  WOLF_CONTROLLER_inst_0/main_uart_transmit_flag_RNI0C4B_0/A  WOLF_CONTROLLER_inst_0/main_uart_transmit_flag_RNI0C4B_0/Y  WOLF_CONTROLLER_inst_0/uart_current_state_RNIUUIP\[0\]/C  WOLF_CONTROLLER_inst_0/uart_current_state_RNIUUIP\[0\]/Y  WOLF_CONTROLLER_inst_0/uart_next_state_RNO\[0\]/S  WOLF_CONTROLLER_inst_0/uart_next_state_RNO\[0\]/Y  WOLF_CONTROLLER_inst_0/uart_next_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[8\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[8\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNI6KKA4\[8\]/C  WOLF_CONTROLLER_inst_0/sec_since_res_RNI6KKA4\[8\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_0\[11\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_0\[11\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[11\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[11\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CUTTER_PWM_inst_0/count_0\[4\]/CLK  CUTTER_PWM_inst_0/count_0\[4\]/Q  CUTTER_PWM_inst_0/pwm_out_RNO_4\[0\]/C  CUTTER_PWM_inst_0/pwm_out_RNO_4\[0\]/Y  CUTTER_PWM_inst_0/pwm_out_RNO_2\[0\]/A  CUTTER_PWM_inst_0/pwm_out_RNO_2\[0\]/Y  CUTTER_PWM_inst_0/pwm_out_RNO\[0\]/C  CUTTER_PWM_inst_0/pwm_out_RNO\[0\]/Y  CUTTER_PWM_inst_0/pwm_out\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[5\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[5\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_3\[12\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_3\[12\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_0\[12\]/C  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_0\[12\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[12\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[12\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_bit_cnt\[0\]/CLK  FPGA_UART/make_RX/rx_bit_cnt\[0\]/Q  FPGA_UART/make_RX/last_bit_RNI6SBL\[0\]/B  FPGA_UART/make_RX/last_bit_RNI6SBL\[0\]/Y  FPGA_UART/make_RX/rx_state_RNIA63V1\[0\]/B  FPGA_UART/make_RX/rx_state_RNIA63V1\[0\]/Y  FPGA_UART/make_RX/rx_state_RNO\[1\]/A  FPGA_UART/make_RX/rx_state_RNO\[1\]/Y  FPGA_UART/make_RX/rx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_TX/xmit_state\[2\]/CLK  FPGA_UART/make_TX/xmit_state\[2\]/Q  FPGA_UART/make_TX/xmit_bit_sel_RNIL05L\[2\]/B  FPGA_UART/make_TX/xmit_bit_sel_RNIL05L\[2\]/Y  FPGA_UART/make_TX/xmit_bit_sel_RNO\[3\]/B  FPGA_UART/make_TX/xmit_bit_sel_RNO\[3\]/Y  FPGA_UART/make_TX/xmit_bit_sel\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/last_bit\[0\]/CLK  FPGA_UART/make_RX/last_bit\[0\]/Q  FPGA_UART/make_RX/last_bit_RNI6SBL\[0\]/A  FPGA_UART/make_RX/last_bit_RNI6SBL\[0\]/Y  FPGA_UART/make_RX/rx_state_RNIA63V1\[0\]/B  FPGA_UART/make_RX/rx_state_RNIA63V1\[0\]/Y  FPGA_UART/make_RX/receive_full_int_RNITEQM2/C  FPGA_UART/make_RX/receive_full_int_RNITEQM2/Y  FPGA_UART/make_RX/rx_byte_xhdl5\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[8\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[8\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_2\[12\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_2\[12\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_0\[12\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_0\[12\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[12\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[12\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[10\]/CLK  system_clock_inst_0/l_time\[10\]/Q  system_clock_inst_0/l_time_RNIEPQI\[11\]/A  system_clock_inst_0/l_time_RNIEPQI\[11\]/Y  system_clock_inst_0/l_time_RNIKQ0H1\[8\]/C  system_clock_inst_0/l_time_RNIKQ0H1\[8\]/Y  system_clock_inst_0/l_time_RNO\[12\]/A  system_clock_inst_0/l_time_RNO\[12\]/Y  system_clock_inst_0/l_time\[12\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT CUTTER_PWM_inst_0/count_0\[1\]/CLK  CUTTER_PWM_inst_0/count_0\[1\]/Q  CUTTER_PWM_inst_0/count_0_RNI9PV9\[1\]/A  CUTTER_PWM_inst_0/count_0_RNI9PV9\[1\]/Y  CUTTER_PWM_inst_0/pwm_out_RNO_1\[0\]/B  CUTTER_PWM_inst_0/pwm_out_RNO_1\[0\]/Y  CUTTER_PWM_inst_0/pwm_out_RNO\[0\]/B  CUTTER_PWM_inst_0/pwm_out_RNO\[0\]/Y  CUTTER_PWM_inst_0/pwm_out\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[9\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[9\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_1\[12\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_1\[12\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_0\[12\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_0\[12\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[12\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[12\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[6\]/CLK  system_clock_inst_0/l_time\[6\]/Q  system_clock_inst_0/l_time_RNITDHQ2\[6\]/A  system_clock_inst_0/l_time_RNITDHQ2\[6\]/Y  system_clock_inst_0/l_time_RNIGEK93\[7\]/B  system_clock_inst_0/l_time_RNIGEK93\[7\]/Y  system_clock_inst_0/l_time_RNO_0\[9\]/B  system_clock_inst_0/l_time_RNO_0\[9\]/Y  system_clock_inst_0/l_time\[9\]/E  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT CUTTER_PWM_inst_0/count_0\[2\]/CLK  CUTTER_PWM_inst_0/count_0\[2\]/Q  CUTTER_PWM_inst_0/pwm_out_RNO_4\[0\]/B  CUTTER_PWM_inst_0/pwm_out_RNO_4\[0\]/Y  CUTTER_PWM_inst_0/pwm_out_RNO_2\[0\]/A  CUTTER_PWM_inst_0/pwm_out_RNO_2\[0\]/Y  CUTTER_PWM_inst_0/pwm_out_RNO\[0\]/C  CUTTER_PWM_inst_0/pwm_out_RNO\[0\]/Y  CUTTER_PWM_inst_0/pwm_out\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[10\]/CLK  system_clock_inst_0/l_time\[10\]/Q  system_clock_inst_0/l_time_RNO_3\[11\]/A  system_clock_inst_0/l_time_RNO_3\[11\]/Y  system_clock_inst_0/l_time_RNO_1\[11\]/B  system_clock_inst_0/l_time_RNO_1\[11\]/Y  system_clock_inst_0/l_time_RNO\[11\]/B  system_clock_inst_0/l_time_RNO\[11\]/Y  system_clock_inst_0/l_time\[11\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/Q  FPGA_UART/make_RX/receive_count_RNO_0\[1\]/B  FPGA_UART/make_RX/receive_count_RNO_0\[1\]/Y  FPGA_UART/make_RX/receive_count_RNO\[1\]/B  FPGA_UART/make_RX/receive_count_RNO\[1\]/Y  FPGA_UART/make_RX/receive_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[10\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[10\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_1\[12\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_1\[12\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_0\[12\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_0\[12\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[12\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[12\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[7\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[7\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNI6KKA4\[8\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNI6KKA4\[8\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_0\[11\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_0\[11\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[11\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[11\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[11\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[11\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI361S\[12\]/C  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI361S\[12\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI19FG1\[10\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI19FG1\[10\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[8\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[8\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_TX/xmit_bit_sel\[1\]/CLK  FPGA_UART/make_TX/xmit_bit_sel\[1\]/Q  FPGA_UART/make_TX/xmit_bit_sel_RNIJN8I\[0\]/B  FPGA_UART/make_TX/xmit_bit_sel_RNIJN8I\[0\]/Y  FPGA_UART/make_TX/xmit_bit_sel_RNO\[2\]/A  FPGA_UART/make_TX/xmit_bit_sel_RNO\[2\]/Y  FPGA_UART/make_TX/xmit_bit_sel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_TX/xmit_bit_sel\[1\]/CLK  FPGA_UART/make_TX/xmit_bit_sel\[1\]/Q  FPGA_UART/make_TX/xmit_bit_sel_RNIJN8I\[0\]/B  FPGA_UART/make_TX/xmit_bit_sel_RNIJN8I\[0\]/Y  FPGA_UART/make_TX/xmit_bit_sel_RNO\[3\]/A  FPGA_UART/make_TX/xmit_bit_sel_RNO\[3\]/Y  FPGA_UART/make_TX/xmit_bit_sel\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/s_time\[6\]/CLK  system_clock_inst_0/s_time\[6\]/Q  system_clock_inst_0/s_time_RNI40Q71\[6\]/B  system_clock_inst_0/s_time_RNI40Q71\[6\]/Y  system_clock_inst_0/s_time_RNO\[1\]/B  system_clock_inst_0/s_time_RNO\[1\]/Y  system_clock_inst_0/s_time\[1\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT system_clock_inst_0/s_time\[6\]/CLK  system_clock_inst_0/s_time\[6\]/Q  system_clock_inst_0/s_time_RNI40Q71\[6\]/B  system_clock_inst_0/s_time_RNI40Q71\[6\]/Y  system_clock_inst_0/s_time_RNO\[6\]/B  system_clock_inst_0/s_time_RNO\[6\]/Y  system_clock_inst_0/s_time\[6\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT CUTTER_PWM_inst_0/half_duty_0\[0\]/CLK  CUTTER_PWM_inst_0/half_duty_0\[0\]/Q  CUTTER_PWM_inst_0/loop0.un14_ena_a_4_m1/A  CUTTER_PWM_inst_0/loop0.un14_ena_a_4_m1/Y  CUTTER_PWM_inst_0/loop0.un14_ena_a_4_m4/C  CUTTER_PWM_inst_0/loop0.un14_ena_a_4_m4/Y  CUTTER_PWM_inst_0/pwm_out_RNO_1\[0\]/C  CUTTER_PWM_inst_0/pwm_out_RNO_1\[0\]/Y  CUTTER_PWM_inst_0/pwm_out_RNO\[0\]/B  CUTTER_PWM_inst_0/pwm_out_RNO\[0\]/Y  CUTTER_PWM_inst_0/pwm_out\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT system_clock_inst_0/s_time_0\[7\]/CLK  system_clock_inst_0/s_time_0\[7\]/Q  system_clock_inst_0/un1_s_time_0_I_20/B  system_clock_inst_0/un1_s_time_0_I_20/Y  system_clock_inst_0/s_time_0_RNO\[7\]/C  system_clock_inst_0/s_time_0_RNO\[7\]/Y  system_clock_inst_0/s_time_0\[7\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[4\]/CLK  system_clock_inst_0/l_time\[4\]/Q  system_clock_inst_0/l_time_RNO_2\[11\]/A  system_clock_inst_0/l_time_RNO_2\[11\]/Y  system_clock_inst_0/l_time_RNO_1\[11\]/A  system_clock_inst_0/l_time_RNO_1\[11\]/Y  system_clock_inst_0/l_time_RNO\[11\]/B  system_clock_inst_0/l_time_RNO\[11\]/Y  system_clock_inst_0/l_time\[11\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[6\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[6\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_3\[12\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_3\[12\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_0\[12\]/C  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_0\[12\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[12\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[12\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_state\[1\]/CLK  FPGA_UART/make_RX/rx_state\[1\]/Q  FPGA_UART/make_RX/receive_full_int_RNO_3/B  FPGA_UART/make_RX/receive_full_int_RNO_3/Y  FPGA_UART/make_RX/receive_full_int_RNO_0/C  FPGA_UART/make_RX/receive_full_int_RNO_0/Y  FPGA_UART/make_RX/receive_full_int_RNO/S  FPGA_UART/make_RX/receive_full_int_RNO/Y  FPGA_UART/make_RX/receive_full_int/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CUTTER_PWM_inst_0/count_0\[3\]/CLK  CUTTER_PWM_inst_0/count_0\[3\]/Q  CUTTER_PWM_inst_0/pwm_out_RNO_4\[0\]/A  CUTTER_PWM_inst_0/pwm_out_RNO_4\[0\]/Y  CUTTER_PWM_inst_0/pwm_out_RNO_2\[0\]/A  CUTTER_PWM_inst_0/pwm_out_RNO_2\[0\]/Y  CUTTER_PWM_inst_0/pwm_out_RNO\[0\]/C  CUTTER_PWM_inst_0/pwm_out_RNO\[0\]/Y  CUTTER_PWM_inst_0/pwm_out\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_RX/receive_count\[0\]/CLK  FPGA_UART/make_RX/receive_count\[0\]/Q  FPGA_UART/make_RX/receive_count_RNI0502\[2\]/B  FPGA_UART/make_RX/receive_count_RNI0502\[2\]/Y  FPGA_UART/make_RX/receive_count_RNI2C04\[1\]/A  FPGA_UART/make_RX/receive_count_RNI2C04\[1\]/Y  FPGA_UART/make_RX/stop_strobe_i_RNO/B  FPGA_UART/make_RX/stop_strobe_i_RNO/Y  FPGA_UART/make_RX/stop_strobe_i/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_TX/xmit_bit_sel\[2\]/CLK  FPGA_UART/make_TX/xmit_bit_sel\[2\]/Q  FPGA_UART/make_TX/xmit_state_RNO_1\[2\]/A  FPGA_UART/make_TX/xmit_state_RNO_1\[2\]/Y  FPGA_UART/make_TX/xmit_state_RNO_0\[2\]/A  FPGA_UART/make_TX/xmit_state_RNO_0\[2\]/Y  FPGA_UART/make_TX/xmit_state_RNO\[2\]/C  FPGA_UART/make_TX/xmit_state_RNO\[2\]/Y  FPGA_UART/make_TX/xmit_state\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[10\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[10\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI45084\[10\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI45084\[10\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO_0\[12\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO_0\[12\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[12\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[12\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[2\]/CLK  system_clock_inst_0/l_time\[2\]/Q  system_clock_inst_0/l_time_RNIRL5U\[2\]/A  system_clock_inst_0/l_time_RNIRL5U\[2\]/Y  system_clock_inst_0/l_time_RNI0HHQ2\[3\]/C  system_clock_inst_0/l_time_RNI0HHQ2\[3\]/Y  system_clock_inst_0/l_time_RNO\[12\]/B  system_clock_inst_0/l_time_RNO\[12\]/Y  system_clock_inst_0/l_time\[12\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[11\]/CLK  system_clock_inst_0/l_time\[11\]/Q  system_clock_inst_0/l_time_RNIEPQI\[11\]/B  system_clock_inst_0/l_time_RNIEPQI\[11\]/Y  system_clock_inst_0/l_time_RNIKQ0H1\[8\]/C  system_clock_inst_0/l_time_RNIKQ0H1\[8\]/Y  system_clock_inst_0/l_time_RNO\[12\]/A  system_clock_inst_0/l_time_RNO\[12\]/Y  system_clock_inst_0/l_time\[12\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT CUTTER_PWM_inst_0/count_0\[4\]/CLK  CUTTER_PWM_inst_0/count_0\[4\]/Q  CUTTER_PWM_inst_0/count_0_RNI6VI6\[4\]/A  CUTTER_PWM_inst_0/count_0_RNI6VI6\[4\]/Y  CUTTER_PWM_inst_0/count_0_RNIRQ9G\[4\]/A  CUTTER_PWM_inst_0/count_0_RNIRQ9G\[4\]/Y  CUTTER_PWM_inst_0/count_0_RNIHH941\[3\]/B  CUTTER_PWM_inst_0/count_0_RNIHH941\[3\]/Y  CUTTER_PWM_inst_0/half_duty_0\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT system_clock_inst_0/s_time\[0\]/CLK  system_clock_inst_0/s_time\[0\]/Q  system_clock_inst_0/un1_s_time_I_6/B  system_clock_inst_0/un1_s_time_I_6/Y  system_clock_inst_0/un1_s_time_I_7/A  system_clock_inst_0/un1_s_time_I_7/Y  system_clock_inst_0/s_time_RNO\[2\]/C  system_clock_inst_0/s_time_RNO\[2\]/Y  system_clock_inst_0/s_time\[2\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_bit_cnt\[0\]/CLK  FPGA_UART/make_RX/rx_bit_cnt\[0\]/Q  FPGA_UART/make_RX/receive_full_int_RNO_3/C  FPGA_UART/make_RX/receive_full_int_RNO_3/Y  FPGA_UART/make_RX/receive_full_int_RNO_0/C  FPGA_UART/make_RX/receive_full_int_RNO_0/Y  FPGA_UART/make_RX/receive_full_int_RNO/S  FPGA_UART/make_RX/receive_full_int_RNO/Y  FPGA_UART/make_RX/receive_full_int/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[7\]/CLK  system_clock_inst_0/l_time\[7\]/Q  system_clock_inst_0/l_time_RNIEPQI\[11\]/C  system_clock_inst_0/l_time_RNIEPQI\[11\]/Y  system_clock_inst_0/l_time_RNIKQ0H1\[8\]/C  system_clock_inst_0/l_time_RNIKQ0H1\[8\]/Y  system_clock_inst_0/l_time_RNO_0\[13\]/A  system_clock_inst_0/l_time_RNO_0\[13\]/Y  system_clock_inst_0/l_time\[13\]/E  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT CUTTER_PWM_inst_0/half_duty_0\[1\]/CLK  CUTTER_PWM_inst_0/half_duty_0\[1\]/Q  CUTTER_PWM_inst_0/loop0.un14_ena_a_4_m4/A  CUTTER_PWM_inst_0/loop0.un14_ena_a_4_m4/Y  CUTTER_PWM_inst_0/pwm_out_RNO_1\[0\]/C  CUTTER_PWM_inst_0/pwm_out_RNO_1\[0\]/Y  CUTTER_PWM_inst_0/pwm_out_RNO\[0\]/B  CUTTER_PWM_inst_0/pwm_out_RNO\[0\]/Y  CUTTER_PWM_inst_0/pwm_out\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CUTTER_PWM_inst_0/count_0\[0\]/CLK  CUTTER_PWM_inst_0/count_0\[0\]/Q  CUTTER_PWM_inst_0/count_0_RNIFNVE\[2\]/A  CUTTER_PWM_inst_0/count_0_RNIFNVE\[2\]/Y  CUTTER_PWM_inst_0/count_0_RNO\[4\]/A  CUTTER_PWM_inst_0/count_0_RNO\[4\]/Y  CUTTER_PWM_inst_0/count_0\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_bit_cnt\[0\]/CLK  FPGA_UART/make_RX/rx_bit_cnt\[0\]/Q  FPGA_UART/make_RX/rx_bit_cnt_RNI1CPP\[1\]/B  FPGA_UART/make_RX/rx_bit_cnt_RNI1CPP\[1\]/Y  FPGA_UART/make_RX/rx_bit_cnt_RNO_0\[3\]/A  FPGA_UART/make_RX/rx_bit_cnt_RNO_0\[3\]/Y  FPGA_UART/make_RX/rx_bit_cnt_RNO\[3\]/B  FPGA_UART/make_RX/rx_bit_cnt_RNO\[3\]/Y  FPGA_UART/make_RX/rx_bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[0\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[0\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNIPI6E1_0\[2\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNIPI6E1_0\[2\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[3\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[3\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CUTTER_PWM_inst_0/count_0\[2\]/CLK  CUTTER_PWM_inst_0/count_0\[2\]/Q  CUTTER_PWM_inst_0/pwm_out_RNO_3\[0\]/C  CUTTER_PWM_inst_0/pwm_out_RNO_3\[0\]/Y  CUTTER_PWM_inst_0/pwm_out_RNO_0\[0\]/C  CUTTER_PWM_inst_0/pwm_out_RNO_0\[0\]/Y  CUTTER_PWM_inst_0/pwm_out_RNO\[0\]/A  CUTTER_PWM_inst_0/pwm_out_RNO\[0\]/Y  CUTTER_PWM_inst_0/pwm_out\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[3\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[3\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNIEGJT1\[3\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNIEGJT1\[3\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[5\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[5\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_TX/tx_byte\[0\]/CLK  FPGA_UART/make_TX/tx_byte\[0\]/Q  FPGA_UART/make_TX/tx_xhdl2_RNO_4/A  FPGA_UART/make_TX/tx_xhdl2_RNO_4/Y  FPGA_UART/make_TX/tx_xhdl2_RNO_2/A  FPGA_UART/make_TX/tx_xhdl2_RNO_2/Y  FPGA_UART/make_TX/tx_xhdl2_RNO_1/A  FPGA_UART/make_TX/tx_xhdl2_RNO_1/Y  FPGA_UART/make_TX/tx_xhdl2_RNO/B  FPGA_UART/make_TX/tx_xhdl2_RNO/Y  FPGA_UART/make_TX/tx_xhdl2/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CUTTER_PWM_inst_0/half_duty_0\[0\]/CLK  CUTTER_PWM_inst_0/half_duty_0\[0\]/Q  CUTTER_PWM_inst_0/pwm_out_RNO_5\[0\]/B  CUTTER_PWM_inst_0/pwm_out_RNO_5\[0\]/Y  CUTTER_PWM_inst_0/pwm_out_RNO_2\[0\]/B  CUTTER_PWM_inst_0/pwm_out_RNO_2\[0\]/Y  CUTTER_PWM_inst_0/pwm_out_RNO\[0\]/C  CUTTER_PWM_inst_0/pwm_out_RNO\[0\]/Y  CUTTER_PWM_inst_0/pwm_out\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_TX/tx_byte\[1\]/CLK  FPGA_UART/make_TX/tx_byte\[1\]/Q  FPGA_UART/make_TX/tx_xhdl2_RNO_6/A  FPGA_UART/make_TX/tx_xhdl2_RNO_6/Y  FPGA_UART/make_TX/tx_xhdl2_RNO_3/A  FPGA_UART/make_TX/tx_xhdl2_RNO_3/Y  FPGA_UART/make_TX/tx_xhdl2_RNO_1/B  FPGA_UART/make_TX/tx_xhdl2_RNO_1/Y  FPGA_UART/make_TX/tx_xhdl2_RNO/B  FPGA_UART/make_TX/tx_xhdl2_RNO/Y  FPGA_UART/make_TX/tx_xhdl2/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_TX/tx_byte\[2\]/CLK  FPGA_UART/make_TX/tx_byte\[2\]/Q  FPGA_UART/make_TX/tx_xhdl2_RNO_5/A  FPGA_UART/make_TX/tx_xhdl2_RNO_5/Y  FPGA_UART/make_TX/tx_xhdl2_RNO_2/B  FPGA_UART/make_TX/tx_xhdl2_RNO_2/Y  FPGA_UART/make_TX/tx_xhdl2_RNO_1/A  FPGA_UART/make_TX/tx_xhdl2_RNO_1/Y  FPGA_UART/make_TX/tx_xhdl2_RNO/B  FPGA_UART/make_TX/tx_xhdl2_RNO/Y  FPGA_UART/make_TX/tx_xhdl2/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_TX/tx_byte\[4\]/CLK  FPGA_UART/make_TX/tx_byte\[4\]/Q  FPGA_UART/make_TX/tx_xhdl2_RNO_4/B  FPGA_UART/make_TX/tx_xhdl2_RNO_4/Y  FPGA_UART/make_TX/tx_xhdl2_RNO_2/A  FPGA_UART/make_TX/tx_xhdl2_RNO_2/Y  FPGA_UART/make_TX/tx_xhdl2_RNO_1/A  FPGA_UART/make_TX/tx_xhdl2_RNO_1/Y  FPGA_UART/make_TX/tx_xhdl2_RNO/B  FPGA_UART/make_TX/tx_xhdl2_RNO/Y  FPGA_UART/make_TX/tx_xhdl2/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CUTTER_PWM_inst_0/count_0\[4\]/CLK  CUTTER_PWM_inst_0/count_0\[4\]/Q  CUTTER_PWM_inst_0/pwm_out_RNO_3\[0\]/B  CUTTER_PWM_inst_0/pwm_out_RNO_3\[0\]/Y  CUTTER_PWM_inst_0/pwm_out_RNO_0\[0\]/C  CUTTER_PWM_inst_0/pwm_out_RNO_0\[0\]/Y  CUTTER_PWM_inst_0/pwm_out_RNO\[0\]/A  CUTTER_PWM_inst_0/pwm_out_RNO\[0\]/Y  CUTTER_PWM_inst_0/pwm_out\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_TX/tx_byte\[3\]/CLK  FPGA_UART/make_TX/tx_byte\[3\]/Q  FPGA_UART/make_TX/tx_xhdl2_RNO_7/A  FPGA_UART/make_TX/tx_xhdl2_RNO_7/Y  FPGA_UART/make_TX/tx_xhdl2_RNO_3/B  FPGA_UART/make_TX/tx_xhdl2_RNO_3/Y  FPGA_UART/make_TX/tx_xhdl2_RNO_1/B  FPGA_UART/make_TX/tx_xhdl2_RNO_1/Y  FPGA_UART/make_TX/tx_xhdl2_RNO/B  FPGA_UART/make_TX/tx_xhdl2_RNO/Y  FPGA_UART/make_TX/tx_xhdl2/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_TX/tx_byte\[5\]/CLK  FPGA_UART/make_TX/tx_byte\[5\]/Q  FPGA_UART/make_TX/tx_xhdl2_RNO_6/B  FPGA_UART/make_TX/tx_xhdl2_RNO_6/Y  FPGA_UART/make_TX/tx_xhdl2_RNO_3/A  FPGA_UART/make_TX/tx_xhdl2_RNO_3/Y  FPGA_UART/make_TX/tx_xhdl2_RNO_1/B  FPGA_UART/make_TX/tx_xhdl2_RNO_1/Y  FPGA_UART/make_TX/tx_xhdl2_RNO/B  FPGA_UART/make_TX/tx_xhdl2_RNO/Y  FPGA_UART/make_TX/tx_xhdl2/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_TX/tx_byte\[6\]/CLK  FPGA_UART/make_TX/tx_byte\[6\]/Q  FPGA_UART/make_TX/tx_xhdl2_RNO_5/B  FPGA_UART/make_TX/tx_xhdl2_RNO_5/Y  FPGA_UART/make_TX/tx_xhdl2_RNO_2/B  FPGA_UART/make_TX/tx_xhdl2_RNO_2/Y  FPGA_UART/make_TX/tx_xhdl2_RNO_1/A  FPGA_UART/make_TX/tx_xhdl2_RNO_1/Y  FPGA_UART/make_TX/tx_xhdl2_RNO/B  FPGA_UART/make_TX/tx_xhdl2_RNO/Y  FPGA_UART/make_TX/tx_xhdl2/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CUTTER_PWM_inst_0/count_0\[1\]/CLK  CUTTER_PWM_inst_0/count_0\[1\]/Q  CUTTER_PWM_inst_0/count_0_RNIFNVE\[2\]/B  CUTTER_PWM_inst_0/count_0_RNIFNVE\[2\]/Y  CUTTER_PWM_inst_0/count_0_RNO\[4\]/A  CUTTER_PWM_inst_0/count_0_RNO\[4\]/Y  CUTTER_PWM_inst_0/count_0\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/s_time\[3\]/CLK  system_clock_inst_0/s_time\[3\]/Q  system_clock_inst_0/un1_s_time_I_13/B  system_clock_inst_0/un1_s_time_I_13/Y  system_clock_inst_0/un1_s_time_I_14/A  system_clock_inst_0/un1_s_time_I_14/Y  system_clock_inst_0/s_time_RNO\[5\]/C  system_clock_inst_0/s_time_RNO\[5\]/Y  system_clock_inst_0/s_time\[5\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT FPGA_UART/make_TX/tx_byte\[7\]/CLK  FPGA_UART/make_TX/tx_byte\[7\]/Q  FPGA_UART/make_TX/tx_xhdl2_RNO_7/B  FPGA_UART/make_TX/tx_xhdl2_RNO_7/Y  FPGA_UART/make_TX/tx_xhdl2_RNO_3/B  FPGA_UART/make_TX/tx_xhdl2_RNO_3/Y  FPGA_UART/make_TX/tx_xhdl2_RNO_1/B  FPGA_UART/make_TX/tx_xhdl2_RNO_1/Y  FPGA_UART/make_TX/tx_xhdl2_RNO/B  FPGA_UART/make_TX/tx_xhdl2_RNO/Y  FPGA_UART/make_TX/tx_xhdl2/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/receive_count\[3\]/CLK  FPGA_UART/make_RX/receive_count\[3\]/Q  FPGA_UART/make_RX/receive_count_RNIHM8T\[3\]/B  FPGA_UART/make_RX/receive_count_RNIHM8T\[3\]/Y  FPGA_UART/make_RX/rx_shift\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CUTTER_PWM_inst_0/count_0\[3\]/CLK  CUTTER_PWM_inst_0/count_0\[3\]/Q  CUTTER_PWM_inst_0/pwm_out_RNO_3\[0\]/A  CUTTER_PWM_inst_0/pwm_out_RNO_3\[0\]/Y  CUTTER_PWM_inst_0/pwm_out_RNO_0\[0\]/C  CUTTER_PWM_inst_0/pwm_out_RNO_0\[0\]/Y  CUTTER_PWM_inst_0/pwm_out_RNO\[0\]/A  CUTTER_PWM_inst_0/pwm_out_RNO\[0\]/Y  CUTTER_PWM_inst_0/pwm_out\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT system_clock_inst_0/s_time\[0\]/CLK  system_clock_inst_0/s_time\[0\]/Q  system_clock_inst_0/un1_s_time_I_8/A  system_clock_inst_0/un1_s_time_I_8/Y  system_clock_inst_0/un1_s_time_I_9/A  system_clock_inst_0/un1_s_time_I_9/Y  system_clock_inst_0/s_time_RNO\[3\]/C  system_clock_inst_0/s_time_RNO\[3\]/Y  system_clock_inst_0/s_time\[3\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT CUTTER_PWM_inst_0/count_0\[2\]/CLK  CUTTER_PWM_inst_0/count_0\[2\]/Q  CUTTER_PWM_inst_0/count_0_RNIFNVE\[2\]/C  CUTTER_PWM_inst_0/count_0_RNIFNVE\[2\]/Y  CUTTER_PWM_inst_0/count_0_RNO\[4\]/A  CUTTER_PWM_inst_0/count_0_RNO\[4\]/Y  CUTTER_PWM_inst_0/count_0\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/rxrdy_xhdl4/CLK  FPGA_UART/rxrdy_xhdl4/Q  WOLF_CONTROLLER_inst_0/main_uart_transmit_flag_RNI0C4B_0/B  WOLF_CONTROLLER_inst_0/main_uart_transmit_flag_RNI0C4B_0/Y  WOLF_CONTROLLER_inst_0/uart_current_state_RNIUUIP\[0\]/C  WOLF_CONTROLLER_inst_0/uart_current_state_RNIUUIP\[0\]/Y  WOLF_CONTROLLER_inst_0/uart_next_state_RNO\[0\]/S  WOLF_CONTROLLER_inst_0/uart_next_state_RNO\[0\]/Y  WOLF_CONTROLLER_inst_0/uart_next_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/rxrdy_xhdl4/CLK  FPGA_UART/rxrdy_xhdl4/Q  WOLF_CONTROLLER_inst_0/main_uart_transmit_flag_RNI0C4B_0/B  WOLF_CONTROLLER_inst_0/main_uart_transmit_flag_RNI0C4B_0/Y  WOLF_CONTROLLER_inst_0/uart_current_state_RNIUUIP\[0\]/C  WOLF_CONTROLLER_inst_0/uart_current_state_RNIUUIP\[0\]/Y  WOLF_CONTROLLER_inst_0/uart_next_state_RNO\[3\]/S  WOLF_CONTROLLER_inst_0/uart_next_state_RNO\[3\]/Y  WOLF_CONTROLLER_inst_0/uart_next_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_TX/xmit_state\[2\]/CLK  FPGA_UART/make_TX/xmit_state\[2\]/Q  FPGA_UART/make_TX/xmit_bit_sel_RNIL05L\[2\]/B  FPGA_UART/make_TX/xmit_bit_sel_RNIL05L\[2\]/Y  FPGA_UART/make_TX/xmit_bit_sel_RNO\[2\]/C  FPGA_UART/make_TX/xmit_bit_sel_RNO\[2\]/Y  FPGA_UART/make_TX/xmit_bit_sel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/s_time\[3\]/CLK  system_clock_inst_0/s_time\[3\]/Q  system_clock_inst_0/un1_s_time_I_11/A  system_clock_inst_0/un1_s_time_I_11/Y  system_clock_inst_0/un1_s_time_I_12/A  system_clock_inst_0/un1_s_time_I_12/Y  system_clock_inst_0/s_time_RNO\[4\]/C  system_clock_inst_0/s_time_RNO\[4\]/Y  system_clock_inst_0/s_time\[4\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[11\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[11\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_2\[12\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_2\[12\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_0\[12\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_0\[12\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[12\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[12\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/s_time\[4\]/CLK  system_clock_inst_0/s_time\[4\]/Q  system_clock_inst_0/un1_s_time_I_13/C  system_clock_inst_0/un1_s_time_I_13/Y  system_clock_inst_0/un1_s_time_I_14/A  system_clock_inst_0/un1_s_time_I_14/Y  system_clock_inst_0/s_time_RNO\[5\]/C  system_clock_inst_0/s_time_RNO\[5\]/Y  system_clock_inst_0/s_time\[5\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/main_uart_transmit_flag/CLK  WOLF_CONTROLLER_inst_0/main_uart_transmit_flag/Q  WOLF_CONTROLLER_inst_0/main_uart_transmit_flag_RNI0C4B/A  WOLF_CONTROLLER_inst_0/main_uart_transmit_flag_RNI0C4B/Y  WOLF_CONTROLLER_inst_0/uart_current_state_RNIORVL\[2\]/C  WOLF_CONTROLLER_inst_0/uart_current_state_RNIORVL\[2\]/Y  WOLF_CONTROLLER_inst_0/uart_data_out\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_bit_cnt\[1\]/CLK  FPGA_UART/make_RX/rx_bit_cnt\[1\]/Q  FPGA_UART/make_RX/rx_bit_cnt_RNI1CPP\[1\]/A  FPGA_UART/make_RX/rx_bit_cnt_RNI1CPP\[1\]/Y  FPGA_UART/make_RX/rx_bit_cnt_RNO_0\[3\]/A  FPGA_UART/make_RX/rx_bit_cnt_RNO_0\[3\]/Y  FPGA_UART/make_RX/rx_bit_cnt_RNO\[3\]/B  FPGA_UART/make_RX/rx_bit_cnt_RNO\[3\]/Y  FPGA_UART/make_RX/rx_bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/s_time\[1\]/CLK  system_clock_inst_0/s_time\[1\]/Q  system_clock_inst_0/un1_s_time_I_8/B  system_clock_inst_0/un1_s_time_I_8/Y  system_clock_inst_0/un1_s_time_I_9/A  system_clock_inst_0/un1_s_time_I_9/Y  system_clock_inst_0/s_time_RNO\[3\]/C  system_clock_inst_0/s_time_RNO\[3\]/Y  system_clock_inst_0/s_time\[3\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_ready/CLK  WOLF_CONTROLLER_inst_0/uart_ready/Q  WOLF_CONTROLLER_inst_0/uart_ready_RNIP1T1C/C  WOLF_CONTROLLER_inst_0/uart_ready_RNIP1T1C/Y  WOLF_CONTROLLER_inst_0/main_next_state_RNO\[4\]/B  WOLF_CONTROLLER_inst_0/main_next_state_RNO\[4\]/Y  WOLF_CONTROLLER_inst_0/main_next_state\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[5\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[5\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIR21D2\[5\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIR21D2\[5\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO_0\[7\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO_0\[7\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[7\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[7\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_bit_cnt\[1\]/CLK  FPGA_UART/make_RX/rx_bit_cnt\[1\]/Q  FPGA_UART/make_RX/receive_full_int_RNO_1/B  FPGA_UART/make_RX/receive_full_int_RNO_1/Y  FPGA_UART/make_RX/receive_full_int_RNO_0/A  FPGA_UART/make_RX/receive_full_int_RNO_0/Y  FPGA_UART/make_RX/receive_full_int_RNO/S  FPGA_UART/make_RX/receive_full_int_RNO/Y  FPGA_UART/make_RX/receive_full_int/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[6\]/CLK  system_clock_inst_0/l_time\[6\]/Q  system_clock_inst_0/l_time_RNIKQ0H1\[8\]/B  system_clock_inst_0/l_time_RNIKQ0H1\[8\]/Y  system_clock_inst_0/l_time_RNO\[12\]/A  system_clock_inst_0/l_time_RNO\[12\]/Y  system_clock_inst_0/l_time\[12\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT FPGA_UART/make_TX/xmit_bit_sel\[1\]/CLK  FPGA_UART/make_TX/xmit_bit_sel\[1\]/Q  FPGA_UART/make_TX/tx_xhdl2_RNO_2/S  FPGA_UART/make_TX/tx_xhdl2_RNO_2/Y  FPGA_UART/make_TX/tx_xhdl2_RNO_1/A  FPGA_UART/make_TX/tx_xhdl2_RNO_1/Y  FPGA_UART/make_TX/tx_xhdl2_RNO/B  FPGA_UART/make_TX/tx_xhdl2_RNO/Y  FPGA_UART/make_TX/tx_xhdl2/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[4\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[4\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNI2S6E1\[5\]/C  WOLF_CONTROLLER_inst_0/sec_since_res_RNI2S6E1\[5\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[6\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[6\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/s_time\[2\]/CLK  system_clock_inst_0/s_time\[2\]/Q  system_clock_inst_0/un1_s_time_I_8/C  system_clock_inst_0/un1_s_time_I_8/Y  system_clock_inst_0/un1_s_time_I_9/A  system_clock_inst_0/un1_s_time_I_9/Y  system_clock_inst_0/s_time_RNO\[3\]/C  system_clock_inst_0/s_time_RNO\[3\]/Y  system_clock_inst_0/s_time\[3\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT system_clock_inst_0/s_time\[5\]/CLK  system_clock_inst_0/s_time\[5\]/Q  system_clock_inst_0/un1_s_time_I_16/C  system_clock_inst_0/un1_s_time_I_16/Y  system_clock_inst_0/un1_s_time_I_17/A  system_clock_inst_0/un1_s_time_I_17/Y  system_clock_inst_0/s_time_RNO\[6\]/C  system_clock_inst_0/s_time_RNO\[6\]/Y  system_clock_inst_0/s_time\[6\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT FPGA_UART/make_TX/xmit_bit_sel\[1\]/CLK  FPGA_UART/make_TX/xmit_bit_sel\[1\]/Q  FPGA_UART/make_TX/tx_xhdl2_RNO_3/S  FPGA_UART/make_TX/tx_xhdl2_RNO_3/Y  FPGA_UART/make_TX/tx_xhdl2_RNO_1/B  FPGA_UART/make_TX/tx_xhdl2_RNO_1/Y  FPGA_UART/make_TX/tx_xhdl2_RNO/B  FPGA_UART/make_TX/tx_xhdl2_RNO/Y  FPGA_UART/make_TX/tx_xhdl2/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/receive_full_int/CLK  FPGA_UART/make_RX/receive_full_int/Q  FPGA_UART/make_RX/receive_full_int_RNIA74E/A  FPGA_UART/make_RX/receive_full_int_RNIA74E/Y  FPGA_UART/make_RX/receive_full_int_RNITEQM2/B  FPGA_UART/make_RX/receive_full_int_RNITEQM2/Y  FPGA_UART/make_RX/rx_byte_xhdl5\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/cutter_en/CLK  WOLF_CONTROLLER_inst_0/cutter_en/Q  CUTTER_PWM_inst_0/pwm_out_RNO_2\[0\]/C  CUTTER_PWM_inst_0/pwm_out_RNO_2\[0\]/Y  CUTTER_PWM_inst_0/pwm_out_RNO\[0\]/C  CUTTER_PWM_inst_0/pwm_out_RNO\[0\]/Y  CUTTER_PWM_inst_0/pwm_out\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT system_clock_inst_0/s_time\[1\]/CLK  system_clock_inst_0/s_time\[1\]/Q  system_clock_inst_0/un1_s_time_I_6/A  system_clock_inst_0/un1_s_time_I_6/Y  system_clock_inst_0/un1_s_time_I_7/A  system_clock_inst_0/un1_s_time_I_7/Y  system_clock_inst_0/s_time_RNO\[2\]/C  system_clock_inst_0/s_time_RNO\[2\]/Y  system_clock_inst_0/s_time\[2\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[5\]/CLK  system_clock_inst_0/l_time\[5\]/Q  system_clock_inst_0/l_time_RNO_0\[11\]/B  system_clock_inst_0/l_time_RNO_0\[11\]/Y  system_clock_inst_0/l_time_RNO\[11\]/A  system_clock_inst_0/l_time_RNO\[11\]/Y  system_clock_inst_0/l_time\[11\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[14\]/CLK  system_clock_inst_0/l_time\[14\]/Q  system_clock_inst_0/l_time_RNIK86H4\[14\]/B  system_clock_inst_0/l_time_RNIK86H4\[14\]/Y  system_clock_inst_0/l_time_RNIM92J4\[15\]/B  system_clock_inst_0/l_time_RNIM92J4\[15\]/Y  system_clock_inst_0/l_time_RNO_0\[17\]/B  system_clock_inst_0/l_time_RNO_0\[17\]/Y  system_clock_inst_0/l_time\[17\]/E  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT FPGA_UART/make_TX/xmit_state\[3\]/CLK  FPGA_UART/make_TX/xmit_state\[3\]/Q  FPGA_UART/make_TX/xmit_state_RNO_1\[2\]/B  FPGA_UART/make_TX/xmit_state_RNO_1\[2\]/Y  FPGA_UART/make_TX/xmit_state_RNO_0\[2\]/A  FPGA_UART/make_TX/xmit_state_RNO_0\[2\]/Y  FPGA_UART/make_TX/xmit_state_RNO\[2\]/C  FPGA_UART/make_TX/xmit_state_RNO\[2\]/Y  FPGA_UART/make_TX/xmit_state\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CUTTER_PWM_inst_0/count_0\[0\]/CLK  CUTTER_PWM_inst_0/count_0\[0\]/Q  CUTTER_PWM_inst_0/count_0_RNIFNVE\[2\]/A  CUTTER_PWM_inst_0/count_0_RNIFNVE\[2\]/Y  CUTTER_PWM_inst_0/count_0_RNIHH941\[3\]/C  CUTTER_PWM_inst_0/count_0_RNIHH941\[3\]/Y  CUTTER_PWM_inst_0/half_duty_0\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CUTTER_PWM_inst_0/count_0\[0\]/CLK  CUTTER_PWM_inst_0/count_0\[0\]/Q  CUTTER_PWM_inst_0/count_0_RNIFNVE\[2\]/A  CUTTER_PWM_inst_0/count_0_RNIFNVE\[2\]/Y  CUTTER_PWM_inst_0/count_0_RNO\[3\]/A  CUTTER_PWM_inst_0/count_0_RNO\[3\]/Y  CUTTER_PWM_inst_0/count_0\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIPCG61\[2\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[3\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[3\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_bit_cnt\[2\]/CLK  FPGA_UART/make_RX/rx_bit_cnt\[2\]/Q  FPGA_UART/make_RX/receive_full_int_RNO_1/A  FPGA_UART/make_RX/receive_full_int_RNO_1/Y  FPGA_UART/make_RX/receive_full_int_RNO_0/A  FPGA_UART/make_RX/receive_full_int_RNO_0/Y  FPGA_UART/make_RX/receive_full_int_RNO/S  FPGA_UART/make_RX/receive_full_int_RNO/Y  FPGA_UART/make_RX/receive_full_int/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CUTTER_PWM_inst_0/count_0\[0\]/CLK  CUTTER_PWM_inst_0/count_0\[0\]/Q  CUTTER_PWM_inst_0/pwm_out_RNO_0\[0\]/A  CUTTER_PWM_inst_0/pwm_out_RNO_0\[0\]/Y  CUTTER_PWM_inst_0/pwm_out_RNO\[0\]/A  CUTTER_PWM_inst_0/pwm_out_RNO\[0\]/Y  CUTTER_PWM_inst_0/pwm_out\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[0\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[0\]/Q  WOLF_CONTROLLER_inst_0/uart_current_state_RNIORVL\[2\]/A  WOLF_CONTROLLER_inst_0/uart_current_state_RNIORVL\[2\]/Y  WOLF_CONTROLLER_inst_0/uart_data_out\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[1\]/CLK  system_clock_inst_0/l_time\[1\]/Q  system_clock_inst_0/l_time_RNIRL5U\[2\]/B  system_clock_inst_0/l_time_RNIRL5U\[2\]/Y  system_clock_inst_0/l_time_RNO\[3\]/A  system_clock_inst_0/l_time_RNO\[3\]/Y  system_clock_inst_0/l_time\[3\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr_RNO\[0\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr_RNO\[0\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[3\]/CLK  system_clock_inst_0/l_time\[3\]/Q  system_clock_inst_0/l_time_RNITN5U\[2\]/B  system_clock_inst_0/l_time_RNITN5U\[2\]/Y  system_clock_inst_0/l_time_RNO\[4\]/A  system_clock_inst_0/l_time_RNO\[4\]/Y  system_clock_inst_0/l_time\[4\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[1\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[1\]/Q  WOLF_CONTROLLER_inst_0/uart_next_state_RNO_0\[0\]/C  WOLF_CONTROLLER_inst_0/uart_next_state_RNO_0\[0\]/Y  WOLF_CONTROLLER_inst_0/uart_next_state_RNO\[0\]/A  WOLF_CONTROLLER_inst_0/uart_next_state_RNO\[0\]/Y  WOLF_CONTROLLER_inst_0/uart_next_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[9\]/CLK  system_clock_inst_0/l_time\[9\]/Q  system_clock_inst_0/l_time_RNO_0\[10\]/B  system_clock_inst_0/l_time_RNO_0\[10\]/Y  system_clock_inst_0/l_time_RNO\[10\]/B  system_clock_inst_0/l_time_RNO\[10\]/Y  system_clock_inst_0/l_time\[10\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[6\]/CLK  system_clock_inst_0/l_time\[6\]/Q  system_clock_inst_0/l_time_RNO_0\[11\]/A  system_clock_inst_0/l_time_RNO_0\[11\]/Y  system_clock_inst_0/l_time_RNO\[11\]/A  system_clock_inst_0/l_time_RNO\[11\]/Y  system_clock_inst_0/l_time\[11\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr\[0\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr\[0\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr_RNIHGP4\[1\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr_RNIHGP4\[1\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr_RNO\[3\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr_RNO\[3\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_state\[0\]/CLK  FPGA_UART/make_RX/rx_state\[0\]/Q  FPGA_UART/make_RX/rx_state_RNO_0\[1\]/A  FPGA_UART/make_RX/rx_state_RNO_0\[1\]/Y  FPGA_UART/make_RX/rx_state_RNO\[1\]/B  FPGA_UART/make_RX/rx_state_RNO\[1\]/Y  FPGA_UART/make_RX/rx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/main_current_state\[1\]/CLK  WOLF_CONTROLLER_inst_0/main_current_state\[1\]/Q  WOLF_CONTROLLER_inst_0/main_current_state_RNIIJMV5\[1\]/A  WOLF_CONTROLLER_inst_0/main_current_state_RNIIJMV5\[1\]/Y  WOLF_CONTROLLER_inst_0/main_next_state_RNO\[0\]/B  WOLF_CONTROLLER_inst_0/main_next_state_RNO\[0\]/Y  WOLF_CONTROLLER_inst_0/main_next_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/Q  FPGA_UART/make_RX/receive_count_RNO\[0\]/A  FPGA_UART/make_RX/receive_count_RNO\[0\]/Y  FPGA_UART/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/s_time\[3\]/CLK  system_clock_inst_0/s_time\[3\]/Q  system_clock_inst_0/un1_s_time_I_9/B  system_clock_inst_0/un1_s_time_I_9/Y  system_clock_inst_0/s_time_RNO\[3\]/C  system_clock_inst_0/s_time_RNO\[3\]/Y  system_clock_inst_0/s_time\[3\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[8\]/CLK  system_clock_inst_0/l_time\[8\]/Q  system_clock_inst_0/l_time_RNIKQ0H1\[8\]/A  system_clock_inst_0/l_time_RNIKQ0H1\[8\]/Y  system_clock_inst_0/l_time_RNO\[12\]/A  system_clock_inst_0/l_time_RNO\[12\]/Y  system_clock_inst_0/l_time\[12\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_bit_cnt\[3\]/CLK  FPGA_UART/make_RX/rx_bit_cnt\[3\]/Q  FPGA_UART/make_RX/receive_full_int_RNO_2/B  FPGA_UART/make_RX/receive_full_int_RNO_2/Y  FPGA_UART/make_RX/receive_full_int_RNO_0/B  FPGA_UART/make_RX/receive_full_int_RNO_0/Y  FPGA_UART/make_RX/receive_full_int_RNO/S  FPGA_UART/make_RX/receive_full_int_RNO/Y  FPGA_UART/make_RX/receive_full_int/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[7\]/CLK  system_clock_inst_0/l_time\[7\]/Q  system_clock_inst_0/l_time_RNO_0\[10\]/A  system_clock_inst_0/l_time_RNO_0\[10\]/Y  system_clock_inst_0/l_time_RNO\[10\]/B  system_clock_inst_0/l_time_RNO\[10\]/Y  system_clock_inst_0/l_time\[10\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT FPGA_UART/make_TX/xmit_state\[2\]/CLK  FPGA_UART/make_TX/xmit_state\[2\]/Q  FPGA_UART/make_TX/xmit_bit_sel_RNO_0\[3\]/B  FPGA_UART/make_TX/xmit_bit_sel_RNO_0\[3\]/Y  FPGA_UART/make_TX/xmit_bit_sel_RNO\[3\]/C  FPGA_UART/make_TX/xmit_bit_sel_RNO\[3\]/Y  FPGA_UART/make_TX/xmit_bit_sel\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_state\[1\]/CLK  FPGA_UART/make_RX/rx_state\[1\]/Q  FPGA_UART/make_RX/stop_strobe_i_RNO_0/A  FPGA_UART/make_RX/stop_strobe_i_RNO_0/Y  FPGA_UART/make_RX/stop_strobe_i_RNO/A  FPGA_UART/make_RX/stop_strobe_i_RNO/Y  FPGA_UART/make_RX/stop_strobe_i/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/s_time\[6\]/CLK  system_clock_inst_0/s_time\[6\]/Q  system_clock_inst_0/un1_s_time_0_I_19/C  system_clock_inst_0/un1_s_time_0_I_19/Y  system_clock_inst_0/un1_s_time_0_I_20/A  system_clock_inst_0/un1_s_time_0_I_20/Y  system_clock_inst_0/s_time_0_RNO\[7\]/C  system_clock_inst_0/s_time_0_RNO\[7\]/Y  system_clock_inst_0/s_time_0\[7\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[3\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[3\]/Q  WOLF_CONTROLLER_inst_0/uart_next_state_RNO_0\[0\]/B  WOLF_CONTROLLER_inst_0/uart_next_state_RNO_0\[0\]/Y  WOLF_CONTROLLER_inst_0/uart_next_state_RNO\[0\]/A  WOLF_CONTROLLER_inst_0/uart_next_state_RNO\[0\]/Y  WOLF_CONTROLLER_inst_0/uart_next_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/receive_count\[0\]/CLK  FPGA_UART/make_RX/receive_count\[0\]/Q  FPGA_UART/make_RX/receive_count_RNO_0\[1\]/A  FPGA_UART/make_RX/receive_count_RNO_0\[1\]/Y  FPGA_UART/make_RX/receive_count_RNO\[1\]/B  FPGA_UART/make_RX/receive_count_RNO\[1\]/Y  FPGA_UART/make_RX/receive_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_oen/CLK  WOLF_CONTROLLER_inst_0/uart_oen/Q  FPGA_UART/make_RX/receive_full_int_RNO_2/A  FPGA_UART/make_RX/receive_full_int_RNO_2/Y  FPGA_UART/make_RX/receive_full_int_RNO_0/B  FPGA_UART/make_RX/receive_full_int_RNO_0/Y  FPGA_UART/make_RX/receive_full_int_RNO/S  FPGA_UART/make_RX/receive_full_int_RNO/Y  FPGA_UART/make_RX/receive_full_int/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT system_clock_inst_0/s_time\[1\]/CLK  system_clock_inst_0/s_time\[1\]/Q  system_clock_inst_0/un1_s_time_I_5/B  system_clock_inst_0/un1_s_time_I_5/Y  system_clock_inst_0/s_time_RNO\[1\]/C  system_clock_inst_0/s_time_RNO\[1\]/Y  system_clock_inst_0/s_time\[1\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT system_clock_inst_0/s_time\[4\]/CLK  system_clock_inst_0/s_time\[4\]/Q  system_clock_inst_0/un1_s_time_I_12/B  system_clock_inst_0/un1_s_time_I_12/Y  system_clock_inst_0/s_time_RNO\[4\]/C  system_clock_inst_0/s_time_RNO\[4\]/Y  system_clock_inst_0/s_time\[4\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[1\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[1\]/Q  WOLF_CONTROLLER_inst_0/uart_data_out_RNO_0\[1\]/S  WOLF_CONTROLLER_inst_0/uart_data_out_RNO_0\[1\]/Y  WOLF_CONTROLLER_inst_0/uart_data_out_RNO\[1\]/A  WOLF_CONTROLLER_inst_0/uart_data_out_RNO\[1\]/Y  WOLF_CONTROLLER_inst_0/uart_data_out\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[1\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[1\]/Q  WOLF_CONTROLLER_inst_0/uart_data_out_RNO_0\[0\]/S  WOLF_CONTROLLER_inst_0/uart_data_out_RNO_0\[0\]/Y  WOLF_CONTROLLER_inst_0/uart_data_out_RNO\[0\]/A  WOLF_CONTROLLER_inst_0/uart_data_out_RNO\[0\]/Y  WOLF_CONTROLLER_inst_0/uart_data_out\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[1\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[1\]/Q  WOLF_CONTROLLER_inst_0/uart_data_out_RNO_0\[2\]/S  WOLF_CONTROLLER_inst_0/uart_data_out_RNO_0\[2\]/Y  WOLF_CONTROLLER_inst_0/uart_data_out_RNO\[2\]/A  WOLF_CONTROLLER_inst_0/uart_data_out_RNO\[2\]/Y  WOLF_CONTROLLER_inst_0/uart_data_out\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/main_uart_transmit_flag/CLK  WOLF_CONTROLLER_inst_0/main_uart_transmit_flag/Q  WOLF_CONTROLLER_inst_0/main_uart_transmit_flag_RNI0C4B_0/C  WOLF_CONTROLLER_inst_0/main_uart_transmit_flag_RNI0C4B_0/Y  WOLF_CONTROLLER_inst_0/uart_current_state_RNIUUIP\[0\]/C  WOLF_CONTROLLER_inst_0/uart_current_state_RNIUUIP\[0\]/Y  WOLF_CONTROLLER_inst_0/uart_next_state_RNO\[0\]/S  WOLF_CONTROLLER_inst_0/uart_next_state_RNO\[0\]/Y  WOLF_CONTROLLER_inst_0/uart_next_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_ready/CLK  WOLF_CONTROLLER_inst_0/uart_ready/Q  WOLF_CONTROLLER_inst_0/cutter_en_RNO_0/B  WOLF_CONTROLLER_inst_0/cutter_en_RNO_0/Y  WOLF_CONTROLLER_inst_0/cutter_en_RNO/C  WOLF_CONTROLLER_inst_0/cutter_en_RNO/Y  WOLF_CONTROLLER_inst_0/cutter_en/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT system_clock_inst_0/s_time\[2\]/CLK  system_clock_inst_0/s_time\[2\]/Q  system_clock_inst_0/un1_s_time_I_7/B  system_clock_inst_0/un1_s_time_I_7/Y  system_clock_inst_0/s_time_RNO\[2\]/C  system_clock_inst_0/s_time_RNO\[2\]/Y  system_clock_inst_0/s_time\[2\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT system_clock_inst_0/s_time\[5\]/CLK  system_clock_inst_0/s_time\[5\]/Q  system_clock_inst_0/un1_s_time_I_14/B  system_clock_inst_0/un1_s_time_I_14/Y  system_clock_inst_0/s_time_RNO\[5\]/C  system_clock_inst_0/s_time_RNO\[5\]/Y  system_clock_inst_0/s_time\[5\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[2\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[2\]/Q  WOLF_CONTROLLER_inst_0/uart_current_state_RNIORVL\[2\]/B  WOLF_CONTROLLER_inst_0/uart_current_state_RNIORVL\[2\]/Y  WOLF_CONTROLLER_inst_0/uart_data_out\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_bit_cnt\[0\]/CLK  FPGA_UART/make_RX/rx_bit_cnt\[0\]/Q  FPGA_UART/make_RX/rx_bit_cnt_RNI1CPP\[1\]/B  FPGA_UART/make_RX/rx_bit_cnt_RNI1CPP\[1\]/Y  FPGA_UART/make_RX/rx_bit_cnt_RNO\[2\]/B  FPGA_UART/make_RX/rx_bit_cnt_RNO\[2\]/Y  FPGA_UART/make_RX/rx_bit_cnt\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[0\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[0\]/Q  WOLF_CONTROLLER_inst_0/uart_current_state_RNIUUIP\[0\]/B  WOLF_CONTROLLER_inst_0/uart_current_state_RNIUUIP\[0\]/Y  WOLF_CONTROLLER_inst_0/uart_next_state_RNO\[0\]/S  WOLF_CONTROLLER_inst_0/uart_next_state_RNO\[0\]/Y  WOLF_CONTROLLER_inst_0/uart_next_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_state\[0\]/CLK  FPGA_UART/make_RX/rx_state\[0\]/Q  FPGA_UART/make_RX/stop_strobe_i_RNO_0/B  FPGA_UART/make_RX/stop_strobe_i_RNO_0/Y  FPGA_UART/make_RX/stop_strobe_i_RNO/A  FPGA_UART/make_RX/stop_strobe_i_RNO/Y  FPGA_UART/make_RX/stop_strobe_i/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/samples\[0\]/CLK  FPGA_UART/make_RX/samples\[0\]/Q  FPGA_UART/make_RX/samples_RNIE4V61\[0\]/A  FPGA_UART/make_RX/samples_RNIE4V61\[0\]/Y  FPGA_UART/make_RX/rx_shift_RNO\[7\]/A  FPGA_UART/make_RX/rx_shift_RNO\[7\]/Y  FPGA_UART/make_RX/rx_shift\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr\[0\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr\[0\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr_RNIHGP4\[1\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr_RNIHGP4\[1\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNO/C  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNO/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_state\[0\]/CLK  FPGA_UART/make_RX/rx_state\[0\]/Q  FPGA_UART/make_RX/rx_state_RNO_0\[0\]/S  FPGA_UART/make_RX/rx_state_RNO_0\[0\]/Y  FPGA_UART/make_RX/rx_state_RNO\[0\]/A  FPGA_UART/make_RX/rx_state_RNO\[0\]/Y  FPGA_UART/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[7\]/CLK  system_clock_inst_0/l_time\[7\]/Q  system_clock_inst_0/l_time_RNIGEK93\[7\]/A  system_clock_inst_0/l_time_RNIGEK93\[7\]/Y  system_clock_inst_0/l_time_RNO_0\[9\]/B  system_clock_inst_0/l_time_RNO_0\[9\]/Y  system_clock_inst_0/l_time\[9\]/E  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/Q  FPGA_UART/make_RX/samples_RNO\[1\]/S  FPGA_UART/make_RX/samples_RNO\[1\]/Y  FPGA_UART/make_RX/samples\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/Q  FPGA_UART/make_RX/samples_RNO\[0\]/S  FPGA_UART/make_RX/samples_RNO\[0\]/Y  FPGA_UART/make_RX/samples\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/s_time\[0\]/CLK  system_clock_inst_0/s_time\[0\]/Q  system_clock_inst_0/un1_s_time_I_5/A  system_clock_inst_0/un1_s_time_I_5/Y  system_clock_inst_0/s_time_RNO\[1\]/C  system_clock_inst_0/s_time_RNO\[1\]/Y  system_clock_inst_0/s_time\[1\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[2\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[2\]/Q  WOLF_CONTROLLER_inst_0/uart_current_state_RNIIK4F\[2\]/A  WOLF_CONTROLLER_inst_0/uart_current_state_RNIIK4F\[2\]/Y  WOLF_CONTROLLER_inst_0/uart_data_buffer_in\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[2\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[2\]/Q  WOLF_CONTROLLER_inst_0/uart_current_state_RNIIK4F\[2\]/A  WOLF_CONTROLLER_inst_0/uart_current_state_RNIIK4F\[2\]/Y  WOLF_CONTROLLER_inst_0/uart_data_buffer_in\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[2\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[2\]/Q  WOLF_CONTROLLER_inst_0/uart_current_state_RNIIK4F\[2\]/A  WOLF_CONTROLLER_inst_0/uart_current_state_RNIIK4F\[2\]/Y  WOLF_CONTROLLER_inst_0/uart_data_buffer_in\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[2\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[2\]/Q  WOLF_CONTROLLER_inst_0/uart_current_state_RNIIK4F\[2\]/A  WOLF_CONTROLLER_inst_0/uart_current_state_RNIIK4F\[2\]/Y  WOLF_CONTROLLER_inst_0/uart_data_buffer_in\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[2\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[2\]/Q  WOLF_CONTROLLER_inst_0/uart_current_state_RNIIK4F\[2\]/A  WOLF_CONTROLLER_inst_0/uart_current_state_RNIIK4F\[2\]/Y  WOLF_CONTROLLER_inst_0/uart_data_buffer_in\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[2\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[2\]/Q  WOLF_CONTROLLER_inst_0/uart_current_state_RNIIK4F\[2\]/A  WOLF_CONTROLLER_inst_0/uart_current_state_RNIIK4F\[2\]/Y  WOLF_CONTROLLER_inst_0/uart_data_buffer_in\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[2\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[2\]/Q  WOLF_CONTROLLER_inst_0/uart_current_state_RNIIK4F\[2\]/A  WOLF_CONTROLLER_inst_0/uart_current_state_RNIIK4F\[2\]/Y  WOLF_CONTROLLER_inst_0/uart_data_buffer_in\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[2\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[2\]/Q  WOLF_CONTROLLER_inst_0/uart_current_state_RNIIK4F\[2\]/A  WOLF_CONTROLLER_inst_0/uart_current_state_RNIIK4F\[2\]/Y  WOLF_CONTROLLER_inst_0/uart_data_buffer_in\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_TX/txrdy_int/CLK  FPGA_UART/make_TX/txrdy_int/Q  FPGA_UART/make_TX/xmit_state_RNO_1\[5\]/A  FPGA_UART/make_TX/xmit_state_RNO_1\[5\]/Y  FPGA_UART/make_TX/xmit_state_RNO\[5\]/B  FPGA_UART/make_TX/xmit_state_RNO\[5\]/Y  FPGA_UART/make_TX/xmit_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_TX/xmit_bit_sel\[3\]/CLK  FPGA_UART/make_TX/xmit_bit_sel\[3\]/Q  FPGA_UART/make_TX/xmit_bit_sel_RNIQTGQ\[3\]/B  FPGA_UART/make_TX/xmit_bit_sel_RNIQTGQ\[3\]/Y  FPGA_UART/make_TX/xmit_state_RNO_0\[0\]/B  FPGA_UART/make_TX/xmit_state_RNO_0\[0\]/Y  FPGA_UART/make_TX/xmit_state_RNO\[0\]/C  FPGA_UART/make_TX/xmit_state_RNO\[0\]/Y  FPGA_UART/make_TX/xmit_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_TX/xmit_state\[3\]/CLK  FPGA_UART/make_TX/xmit_state\[3\]/Q  FPGA_UART/make_TX/xmit_state_RNO_0\[5\]/B  FPGA_UART/make_TX/xmit_state_RNO_0\[5\]/Y  FPGA_UART/make_TX/xmit_state_RNO\[5\]/A  FPGA_UART/make_TX/xmit_state_RNO\[5\]/Y  FPGA_UART/make_TX/xmit_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_ready/CLK  WOLF_CONTROLLER_inst_0/uart_ready/Q  WOLF_CONTROLLER_inst_0/uart_ready_RNIB6G1/B  WOLF_CONTROLLER_inst_0/uart_ready_RNIB6G1/Y  WOLF_CONTROLLER_inst_0/cutter_en_RNO/A  WOLF_CONTROLLER_inst_0/cutter_en_RNO/Y  WOLF_CONTROLLER_inst_0/cutter_en/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CUTTER_PWM_inst_0/half_duty_0\[0\]/CLK  CUTTER_PWM_inst_0/half_duty_0\[0\]/Q  CUTTER_PWM_inst_0/pwm_out_RNO_0\[0\]/B  CUTTER_PWM_inst_0/pwm_out_RNO_0\[0\]/Y  CUTTER_PWM_inst_0/pwm_out_RNO\[0\]/A  CUTTER_PWM_inst_0/pwm_out_RNO\[0\]/Y  CUTTER_PWM_inst_0/pwm_out\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_ready/CLK  WOLF_CONTROLLER_inst_0/uart_ready/Q  WOLF_CONTROLLER_inst_0/uart_ready_RNIFDT0C/A  WOLF_CONTROLLER_inst_0/uart_ready_RNIFDT0C/Y  WOLF_CONTROLLER_inst_0/main_uart_transmit_flag/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/main_current_state\[2\]/CLK  WOLF_CONTROLLER_inst_0/main_current_state\[2\]/Q  WOLF_CONTROLLER_inst_0/uart_ready_RNIB6G1/A  WOLF_CONTROLLER_inst_0/uart_ready_RNIB6G1/Y  WOLF_CONTROLLER_inst_0/cutter_en_RNO/A  WOLF_CONTROLLER_inst_0/cutter_en_RNO/Y  WOLF_CONTROLLER_inst_0/cutter_en/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[10\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[10\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_0\[11\]/C  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_0\[11\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[11\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[11\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr\[0\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr\[0\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr_RNIHGP4\[1\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr_RNIHGP4\[1\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr_RNO\[2\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr_RNO\[2\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_bit_cnt\[2\]/CLK  FPGA_UART/make_RX/rx_bit_cnt\[2\]/Q  FPGA_UART/make_RX/rx_bit_cnt_RNO_0\[3\]/B  FPGA_UART/make_RX/rx_bit_cnt_RNO_0\[3\]/Y  FPGA_UART/make_RX/rx_bit_cnt_RNO\[3\]/B  FPGA_UART/make_RX/rx_bit_cnt_RNO\[3\]/Y  FPGA_UART/make_RX/rx_bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[9\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[9\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_0\[11\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNO_0\[11\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[11\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[11\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr\[1\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr\[1\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr_RNIHGP4\[1\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr_RNIHGP4\[1\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr_RNO\[3\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr_RNO\[3\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[11\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[11\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO_0\[12\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO_0\[12\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[12\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[12\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/cutter_en/CLK  WOLF_CONTROLLER_inst_0/cutter_en/Q  CUTTER_PWM_inst_0/count_0_RNO\[0\]/B  CUTTER_PWM_inst_0/count_0_RNO\[0\]/Y  CUTTER_PWM_inst_0/count_0\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_TX/txrdy_int/CLK  FPGA_UART/make_TX/txrdy_int/Q  WOLF_CONTROLLER_inst_0/uart_current_state_RNIUUIP\[0\]/A  WOLF_CONTROLLER_inst_0/uart_current_state_RNIUUIP\[0\]/Y  WOLF_CONTROLLER_inst_0/uart_next_state_RNO\[0\]/S  WOLF_CONTROLLER_inst_0/uart_next_state_RNO\[0\]/Y  WOLF_CONTROLLER_inst_0/uart_next_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_TX/xmit_state\[2\]/CLK  FPGA_UART/make_TX/xmit_state\[2\]/Q  FPGA_UART/make_TX/xmit_bit_sel_RNO\[2\]/B  FPGA_UART/make_TX/xmit_bit_sel_RNO\[2\]/Y  FPGA_UART/make_TX/xmit_bit_sel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/rxrdy_xhdl4/CLK  FPGA_UART/rxrdy_xhdl4/Q  WOLF_CONTROLLER_inst_0/uart_next_state_RNO_0\[0\]/A  WOLF_CONTROLLER_inst_0/uart_next_state_RNO_0\[0\]/Y  WOLF_CONTROLLER_inst_0/uart_next_state_RNO\[0\]/A  WOLF_CONTROLLER_inst_0/uart_next_state_RNO\[0\]/Y  WOLF_CONTROLLER_inst_0/uart_next_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/s_time\[6\]/CLK  system_clock_inst_0/s_time\[6\]/Q  system_clock_inst_0/un1_s_time_I_17/B  system_clock_inst_0/un1_s_time_I_17/Y  system_clock_inst_0/s_time_RNO\[6\]/C  system_clock_inst_0/s_time_RNO\[6\]/Y  system_clock_inst_0/s_time\[6\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT FPGA_UART/make_TX/xmit_bit_sel\[0\]/CLK  FPGA_UART/make_TX/xmit_bit_sel\[0\]/Q  FPGA_UART/make_TX/tx_xhdl2_RNO_1/S  FPGA_UART/make_TX/tx_xhdl2_RNO_1/Y  FPGA_UART/make_TX/tx_xhdl2_RNO/B  FPGA_UART/make_TX/tx_xhdl2_RNO/Y  FPGA_UART/make_TX/tx_xhdl2/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_TX/xmit_state\[2\]/CLK  FPGA_UART/make_TX/xmit_state\[2\]/Q  FPGA_UART/make_TX/xmit_state_RNO\[2\]/B  FPGA_UART/make_TX/xmit_state_RNO\[2\]/Y  FPGA_UART/make_TX/xmit_state\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CUTTER_PWM_inst_0/count_0\[0\]/CLK  CUTTER_PWM_inst_0/count_0\[0\]/Q  CUTTER_PWM_inst_0/count_0_RNI9PV9\[1\]/B  CUTTER_PWM_inst_0/count_0_RNI9PV9\[1\]/Y  CUTTER_PWM_inst_0/count_0\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/receive_count\[1\]/CLK  FPGA_UART/make_RX/receive_count\[1\]/Q  FPGA_UART/make_RX/receive_count_RNO_0\[1\]/C  FPGA_UART/make_RX/receive_count_RNO_0\[1\]/Y  FPGA_UART/make_RX/receive_count_RNO\[1\]/B  FPGA_UART/make_RX/receive_count_RNO\[1\]/Y  FPGA_UART/make_RX/receive_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CUTTER_PWM_inst_0/half_duty_0\[1\]/CLK  CUTTER_PWM_inst_0/half_duty_0\[1\]/Q  CUTTER_PWM_inst_0/pwm_out_RNO_1\[0\]/A  CUTTER_PWM_inst_0/pwm_out_RNO_1\[0\]/Y  CUTTER_PWM_inst_0/pwm_out_RNO\[0\]/B  CUTTER_PWM_inst_0/pwm_out_RNO\[0\]/Y  CUTTER_PWM_inst_0/pwm_out\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CUTTER_PWM_inst_0/count_0\[0\]/CLK  CUTTER_PWM_inst_0/count_0\[0\]/Q  CUTTER_PWM_inst_0/count_0_RNO\[2\]/A  CUTTER_PWM_inst_0/count_0_RNO\[2\]/Y  CUTTER_PWM_inst_0/count_0\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[5\]/CLK  system_clock_inst_0/l_time\[5\]/Q  system_clock_inst_0/l_time_RNO\[5\]/B  system_clock_inst_0/l_time_RNO\[5\]/Y  system_clock_inst_0/l_time\[5\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[6\]/CLK  system_clock_inst_0/l_time\[6\]/Q  system_clock_inst_0/l_time_RNO\[6\]/B  system_clock_inst_0/l_time_RNO\[6\]/Y  system_clock_inst_0/l_time\[6\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_wen/CLK  WOLF_CONTROLLER_inst_0/uart_wen/Q  FPGA_UART/make_TX/txrdy_int_RNO/B  FPGA_UART/make_TX/txrdy_int_RNO/Y  FPGA_UART/make_TX/txrdy_int/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[0\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[0\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[2\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[2\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[1\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[1\]/Q  WOLF_CONTROLLER_inst_0/uart_oen_RNO/B  WOLF_CONTROLLER_inst_0/uart_oen_RNO/Y  WOLF_CONTROLLER_inst_0/uart_oen/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[4\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[4\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[5\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[5\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[9\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[9\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[10\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[10\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/cutter_en/CLK  WOLF_CONTROLLER_inst_0/cutter_en/Q  CUTTER_PWM_inst_0/count_0_RNI6VI6\[4\]/B  CUTTER_PWM_inst_0/count_0_RNI6VI6\[4\]/Y  CUTTER_PWM_inst_0/pwm_out\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[15\]/CLK  system_clock_inst_0/l_time\[15\]/Q  system_clock_inst_0/l_time_RNIM92J4\[15\]/A  system_clock_inst_0/l_time_RNIM92J4\[15\]/Y  system_clock_inst_0/l_time_RNO_0\[17\]/B  system_clock_inst_0/l_time_RNO_0\[17\]/Y  system_clock_inst_0/l_time\[17\]/E  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[4\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[4\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[4\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[4\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[9\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[9\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[9\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[9\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[4\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[4\]/Q  WOLF_CONTROLLER_inst_0/uart_ready_RNO/B  WOLF_CONTROLLER_inst_0/uart_ready_RNO/Y  WOLF_CONTROLLER_inst_0/uart_ready/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/cutter_en/CLK  WOLF_CONTROLLER_inst_0/cutter_en/Q  CUTTER_PWM_inst_0/half_duty_new_RNO\[1\]/B  CUTTER_PWM_inst_0/half_duty_new_RNO\[1\]/Y  CUTTER_PWM_inst_0/half_duty_new\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/cutter_en/CLK  WOLF_CONTROLLER_inst_0/cutter_en/Q  CUTTER_PWM_inst_0/half_duty_new_RNO\[0\]/B  CUTTER_PWM_inst_0/half_duty_new_RNO\[0\]/Y  CUTTER_PWM_inst_0/half_duty_new\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[1\]/CLK  system_clock_inst_0/l_time\[1\]/Q  system_clock_inst_0/l_time_RNO\[4\]/B  system_clock_inst_0/l_time_RNO\[4\]/Y  system_clock_inst_0/l_time\[4\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_state\[0\]/CLK  FPGA_UART/make_RX/rx_state\[0\]/Q  FPGA_UART/make_RX/receive_full_int_RNO/B  FPGA_UART/make_RX/receive_full_int_RNO/Y  FPGA_UART/make_RX/receive_full_int/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_TX/xmit_state\[2\]/CLK  FPGA_UART/make_TX/xmit_state\[2\]/Q  FPGA_UART/make_TX/xmit_bit_sel_RNO\[1\]/C  FPGA_UART/make_TX/xmit_bit_sel_RNO\[1\]/Y  FPGA_UART/make_TX/xmit_bit_sel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[1\]/CLK  system_clock_inst_0/l_time\[1\]/Q  system_clock_inst_0/l_time_RNO\[2\]/B  system_clock_inst_0/l_time_RNO\[2\]/Y  system_clock_inst_0/l_time\[2\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[1\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[1\]/Q  WOLF_CONTROLLER_inst_0/uart_data_out_RNO\[4\]/B  WOLF_CONTROLLER_inst_0/uart_data_out_RNO\[4\]/Y  WOLF_CONTROLLER_inst_0/uart_data_out\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[1\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[1\]/Q  WOLF_CONTROLLER_inst_0/uart_data_out_RNO\[5\]/B  WOLF_CONTROLLER_inst_0/uart_data_out_RNO\[5\]/Y  WOLF_CONTROLLER_inst_0/uart_data_out\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[1\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[1\]/Q  WOLF_CONTROLLER_inst_0/uart_data_out_RNO\[6\]/B  WOLF_CONTROLLER_inst_0/uart_data_out_RNO\[6\]/Y  WOLF_CONTROLLER_inst_0/uart_data_out\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[1\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[1\]/Q  WOLF_CONTROLLER_inst_0/uart_data_out_RNO\[7\]/B  WOLF_CONTROLLER_inst_0/uart_data_out_RNO\[7\]/Y  WOLF_CONTROLLER_inst_0/uart_data_out\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[1\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[1\]/Q  WOLF_CONTROLLER_inst_0/uart_data_out_RNO\[3\]/B  WOLF_CONTROLLER_inst_0/uart_data_out_RNO\[3\]/Y  WOLF_CONTROLLER_inst_0/uart_data_out\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_TX/xmit_state\[4\]/CLK  FPGA_UART/make_TX/xmit_state\[4\]/Q  FPGA_UART/make_TX/xmit_state_RNO_0\[5\]/A  FPGA_UART/make_TX/xmit_state_RNO_0\[5\]/Y  FPGA_UART/make_TX/xmit_state_RNO\[5\]/A  FPGA_UART/make_TX/xmit_state_RNO\[5\]/Y  FPGA_UART/make_TX/xmit_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[6\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[6\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO_0\[7\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO_0\[7\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[7\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[7\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[4\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[4\]/Q  WOLF_CONTROLLER_inst_0/uart_wen_RNO/A  WOLF_CONTROLLER_inst_0/uart_wen_RNO/Y  WOLF_CONTROLLER_inst_0/uart_wen/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/main_current_state\[1\]/CLK  WOLF_CONTROLLER_inst_0/main_current_state\[1\]/Q  WOLF_CONTROLLER_inst_0/main_current_state_RNIIJMV5\[1\]/A  WOLF_CONTROLLER_inst_0/main_current_state_RNIIJMV5\[1\]/Y  WOLF_CONTROLLER_inst_0/main_uart_data_out\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[4\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[4\]/Q  WOLF_CONTROLLER_inst_0/uart_next_state_RNO\[3\]/A  WOLF_CONTROLLER_inst_0/uart_next_state_RNO\[3\]/Y  WOLF_CONTROLLER_inst_0/uart_next_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CUTTER_PWM_inst_0/count_0\[1\]/CLK  CUTTER_PWM_inst_0/count_0\[1\]/Q  CUTTER_PWM_inst_0/count_0_RNO\[2\]/B  CUTTER_PWM_inst_0/count_0_RNO\[2\]/Y  CUTTER_PWM_inst_0/count_0\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CUTTER_PWM_inst_0/count_0\[3\]/CLK  CUTTER_PWM_inst_0/count_0\[3\]/Q  CUTTER_PWM_inst_0/count_0_RNO\[4\]/B  CUTTER_PWM_inst_0/count_0_RNO\[4\]/Y  CUTTER_PWM_inst_0/count_0\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNI5ILP\[0\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[2\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[2\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[3\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[3\]/Q  WOLF_CONTROLLER_inst_0/uart_oen_RNO_0/B  WOLF_CONTROLLER_inst_0/uart_oen_RNO_0/Y  WOLF_CONTROLLER_inst_0/uart_oen/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_TX/xmit_state\[2\]/CLK  FPGA_UART/make_TX/xmit_state\[2\]/Q  FPGA_UART/make_TX/xmit_bit_sel_RNO\[0\]/A  FPGA_UART/make_TX/xmit_bit_sel_RNO\[0\]/Y  FPGA_UART/make_TX/xmit_bit_sel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[1\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[1\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[2\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[2\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[7\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[7\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[8\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[8\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[3\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[3\]/Q  WOLF_CONTROLLER_inst_0/main_uart_transmit_flag_RNI0C4B_0/A  WOLF_CONTROLLER_inst_0/main_uart_transmit_flag_RNI0C4B_0/Y  WOLF_CONTROLLER_inst_0/uart_ready/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[1\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[1\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[1\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[1\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[3\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[3\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[3\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[3\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[7\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[7\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[7\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[7\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CUTTER_PWM_inst_0/count_0\[3\]/CLK  CUTTER_PWM_inst_0/count_0\[3\]/Q  CUTTER_PWM_inst_0/count_0_RNO\[3\]/B  CUTTER_PWM_inst_0/count_0_RNO\[3\]/Y  CUTTER_PWM_inst_0/count_0\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[3\]/CLK  system_clock_inst_0/l_time\[3\]/Q  system_clock_inst_0/l_time_RNO\[3\]/B  system_clock_inst_0/l_time_RNO\[3\]/Y  system_clock_inst_0/l_time\[3\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_state\[1\]/CLK  FPGA_UART/make_RX/rx_state\[1\]/Q  FPGA_UART/make_RX/rx_state_RNO\[0\]/B  FPGA_UART/make_RX/rx_state_RNO\[0\]/Y  FPGA_UART/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[3\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[3\]/Q  WOLF_CONTROLLER_inst_0/uart_next_state_RNO\[2\]/B  WOLF_CONTROLLER_inst_0/uart_next_state_RNO\[2\]/Y  WOLF_CONTROLLER_inst_0/uart_next_state\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[4\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[4\]/Q  WOLF_CONTROLLER_inst_0/uart_oen_RNO/A  WOLF_CONTROLLER_inst_0/uart_oen_RNO/Y  WOLF_CONTROLLER_inst_0/uart_oen/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/receive_count\[3\]/CLK  FPGA_UART/make_RX/receive_count\[3\]/Q  FPGA_UART/make_RX/receive_count_RNO\[3\]/A  FPGA_UART/make_RX/receive_count_RNO\[3\]/Y  FPGA_UART/make_RX/receive_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/receive_count\[2\]/CLK  FPGA_UART/make_RX/receive_count\[2\]/Q  FPGA_UART/make_RX/receive_count_RNO\[2\]/A  FPGA_UART/make_RX/receive_count_RNO\[2\]/Y  FPGA_UART/make_RX/receive_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_TX/xmit_bit_sel\[0\]/CLK  FPGA_UART/make_TX/xmit_bit_sel\[0\]/Q  FPGA_UART/make_TX/xmit_bit_sel_RNO\[1\]/B  FPGA_UART/make_TX/xmit_bit_sel_RNO\[1\]/Y  FPGA_UART/make_TX/xmit_bit_sel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[3\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[3\]/Q  WOLF_CONTROLLER_inst_0/uart_next_state_RNO\[3\]/B  WOLF_CONTROLLER_inst_0/uart_next_state_RNO\[3\]/Y  WOLF_CONTROLLER_inst_0/uart_next_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_TX/xmit_state\[2\]/CLK  FPGA_UART/make_TX/xmit_state\[2\]/Q  FPGA_UART/make_TX/xmit_state_RNO\[5\]/C  FPGA_UART/make_TX/xmit_state_RNO\[5\]/Y  FPGA_UART/make_TX/xmit_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/s_time\[0\]/CLK  system_clock_inst_0/s_time\[0\]/Q  system_clock_inst_0/un1_s_time_I_4/A  system_clock_inst_0/un1_s_time_I_4/Y  system_clock_inst_0/s_time\[0\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_state\[1\]/CLK  FPGA_UART/make_RX/rx_state\[1\]/Q  FPGA_UART/make_RX/rx_state_RNO\[1\]/S  FPGA_UART/make_RX/rx_state_RNO\[1\]/Y  FPGA_UART/make_RX/rx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_TX/xmit_state\[2\]/CLK  FPGA_UART/make_TX/xmit_state\[2\]/Q  FPGA_UART/make_TX/tx_xhdl2_RNO/S  FPGA_UART/make_TX/tx_xhdl2_RNO/Y  FPGA_UART/make_TX/tx_xhdl2/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[3\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[3\]/Q  WOLF_CONTROLLER_inst_0/uart_ready_RNO/A  WOLF_CONTROLLER_inst_0/uart_ready_RNO/Y  WOLF_CONTROLLER_inst_0/uart_ready/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/Q  FPGA_UART/make_RX/rx_state\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/Q  FPGA_UART/make_RX/rx_state\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/Q  FPGA_UART/make_RX/stop_strobe_i/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/Q  FPGA_UART/make_RX/samples\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_clock_int/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[0\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[0\]/Q  WOLF_CONTROLLER_inst_0/uart_next_state_RNO\[4\]/B  WOLF_CONTROLLER_inst_0/uart_next_state_RNO\[4\]/Y  WOLF_CONTROLLER_inst_0/uart_next_state\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/receive_count\[0\]/CLK  FPGA_UART/make_RX/receive_count\[0\]/Q  FPGA_UART/make_RX/receive_count_RNO\[0\]/B  FPGA_UART/make_RX/receive_count_RNO\[0\]/Y  FPGA_UART/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CUTTER_PWM_inst_0/count_0\[3\]/CLK  CUTTER_PWM_inst_0/count_0\[3\]/Q  CUTTER_PWM_inst_0/count_0_RNIHH941\[3\]/A  CUTTER_PWM_inst_0/count_0_RNIHH941\[3\]/Y  CUTTER_PWM_inst_0/half_duty_0\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[4\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[4\]/Q  WOLF_CONTROLLER_inst_0/uart_data_out_RNO\[1\]/B  WOLF_CONTROLLER_inst_0/uart_data_out_RNO\[1\]/Y  WOLF_CONTROLLER_inst_0/uart_data_out\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[4\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[4\]/Q  WOLF_CONTROLLER_inst_0/uart_data_out_RNO\[0\]/B  WOLF_CONTROLLER_inst_0/uart_data_out_RNO\[0\]/Y  WOLF_CONTROLLER_inst_0/uart_data_out\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[4\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[4\]/Q  WOLF_CONTROLLER_inst_0/uart_data_out_RNO\[2\]/B  WOLF_CONTROLLER_inst_0/uart_data_out_RNO\[2\]/Y  WOLF_CONTROLLER_inst_0/uart_data_out\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_bit_cnt\[0\]/CLK  FPGA_UART/make_RX/rx_bit_cnt\[0\]/Q  FPGA_UART/make_RX/rx_bit_cnt_RNO\[1\]/A  FPGA_UART/make_RX/rx_bit_cnt_RNO\[1\]/Y  FPGA_UART/make_RX/rx_bit_cnt\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[0\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[0\]/Q  WOLF_CONTROLLER_inst_0/uart_next_state_RNO\[0\]/B  WOLF_CONTROLLER_inst_0/uart_next_state_RNO\[0\]/Y  WOLF_CONTROLLER_inst_0/uart_next_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CUTTER_PWM_inst_0/count_0\[0\]/CLK  CUTTER_PWM_inst_0/count_0\[0\]/Q  CUTTER_PWM_inst_0/count_0_RNO\[0\]/A  CUTTER_PWM_inst_0/count_0_RNO\[0\]/Y  CUTTER_PWM_inst_0/count_0\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[0\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[0\]/Q  WOLF_CONTROLLER_inst_0/uart_oen_RNO_0/A  WOLF_CONTROLLER_inst_0/uart_oen_RNO_0/Y  WOLF_CONTROLLER_inst_0/uart_oen/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/main_current_state\[4\]/CLK  WOLF_CONTROLLER_inst_0/main_current_state\[4\]/Q  WOLF_CONTROLLER_inst_0/cutter_en_RNO/B  WOLF_CONTROLLER_inst_0/cutter_en_RNO/Y  WOLF_CONTROLLER_inst_0/cutter_en/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_bit_cnt\[2\]/CLK  FPGA_UART/make_RX/rx_bit_cnt\[2\]/Q  FPGA_UART/make_RX/rx_bit_cnt_RNO\[2\]/A  FPGA_UART/make_RX/rx_bit_cnt_RNO\[2\]/Y  FPGA_UART/make_RX/rx_bit_cnt\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_TX/txrdy_int/CLK  FPGA_UART/make_TX/txrdy_int/Q  WOLF_CONTROLLER_inst_0/uart_wen_RNO/B  WOLF_CONTROLLER_inst_0/uart_wen_RNO/Y  WOLF_CONTROLLER_inst_0/uart_wen/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[0\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[0\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[0\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[0\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[0\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[0\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[1\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[1\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[0\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[0\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIV2145\[0\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNIV2145\[0\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[1\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[1\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/main_current_state\[2\]/CLK  WOLF_CONTROLLER_inst_0/main_current_state\[2\]/Q  WOLF_CONTROLLER_inst_0/main_uart_data_out_RNO\[0\]/B  WOLF_CONTROLLER_inst_0/main_uart_data_out_RNO\[0\]/Y  WOLF_CONTROLLER_inst_0/main_uart_data_out\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/main_current_state\[2\]/CLK  WOLF_CONTROLLER_inst_0/main_current_state\[2\]/Q  WOLF_CONTROLLER_inst_0/main_uart_data_out_RNO\[1\]/B  WOLF_CONTROLLER_inst_0/main_uart_data_out_RNO\[1\]/Y  WOLF_CONTROLLER_inst_0/main_uart_data_out\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[0\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[0\]/Q  WOLF_CONTROLLER_inst_0/uart_wen_RNO/S  WOLF_CONTROLLER_inst_0/uart_wen_RNO/Y  WOLF_CONTROLLER_inst_0/uart_wen/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[8\]/CLK  system_clock_inst_0/l_time\[8\]/Q  system_clock_inst_0/l_time_RNO\[8\]/A  system_clock_inst_0/l_time_RNO\[8\]/Y  system_clock_inst_0/l_time\[8\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[7\]/CLK  system_clock_inst_0/l_time\[7\]/Q  system_clock_inst_0/l_time_RNO\[7\]/A  system_clock_inst_0/l_time_RNO\[7\]/Y  system_clock_inst_0/l_time\[7\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[1\]/CLK  system_clock_inst_0/l_time\[1\]/Q  system_clock_inst_0/l_time_RNO\[1\]/A  system_clock_inst_0/l_time_RNO\[1\]/Y  system_clock_inst_0/l_time\[1\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[9\]/CLK  system_clock_inst_0/l_time\[9\]/Q  system_clock_inst_0/l_time_RNO\[9\]/A  system_clock_inst_0/l_time_RNO\[9\]/Y  system_clock_inst_0/l_time\[9\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/main_current_state\[3\]/CLK  WOLF_CONTROLLER_inst_0/main_current_state\[3\]/Q  WOLF_CONTROLLER_inst_0/main_current_state_RNIKLMV5_0\[3\]/A  WOLF_CONTROLLER_inst_0/main_current_state_RNIKLMV5_0\[3\]/Y  WOLF_CONTROLLER_inst_0/main_next_state\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_ready/CLK  WOLF_CONTROLLER_inst_0/uart_ready/Q  WOLF_CONTROLLER_inst_0/uart_ready_RNIB6G1/B  WOLF_CONTROLLER_inst_0/uart_ready_RNIB6G1/Y  WOLF_CONTROLLER_inst_0/cutter_en/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_TX/txrdy_int/CLK  FPGA_UART/make_TX/txrdy_int/Q  WOLF_CONTROLLER_inst_0/uart_next_state_RNO\[4\]/A  WOLF_CONTROLLER_inst_0/uart_next_state_RNO\[4\]/Y  WOLF_CONTROLLER_inst_0/uart_next_state\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/main_current_state\[2\]/CLK  WOLF_CONTROLLER_inst_0/main_current_state\[2\]/Q  WOLF_CONTROLLER_inst_0/main_next_state_RNO\[1\]/A  WOLF_CONTROLLER_inst_0/main_next_state_RNO\[1\]/Y  WOLF_CONTROLLER_inst_0/main_next_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/main_uart_data_out\[0\]/CLK  WOLF_CONTROLLER_inst_0/main_uart_data_out\[0\]/Q  WOLF_CONTROLLER_inst_0/uart_data_out_RNO_0\[0\]/A  WOLF_CONTROLLER_inst_0/uart_data_out_RNO_0\[0\]/Y  WOLF_CONTROLLER_inst_0/uart_data_out_RNO\[0\]/A  WOLF_CONTROLLER_inst_0/uart_data_out_RNO\[0\]/Y  WOLF_CONTROLLER_inst_0/uart_data_out\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/main_uart_data_out\[1\]/CLK  WOLF_CONTROLLER_inst_0/main_uart_data_out\[1\]/Q  WOLF_CONTROLLER_inst_0/uart_data_out_RNO_0\[1\]/A  WOLF_CONTROLLER_inst_0/uart_data_out_RNO_0\[1\]/Y  WOLF_CONTROLLER_inst_0/uart_data_out_RNO\[1\]/A  WOLF_CONTROLLER_inst_0/uart_data_out_RNO\[1\]/Y  WOLF_CONTROLLER_inst_0/uart_data_out\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/main_uart_data_out\[2\]/CLK  WOLF_CONTROLLER_inst_0/main_uart_data_out\[2\]/Q  WOLF_CONTROLLER_inst_0/uart_data_out_RNO_0\[2\]/A  WOLF_CONTROLLER_inst_0/uart_data_out_RNO_0\[2\]/Y  WOLF_CONTROLLER_inst_0/uart_data_out_RNO\[2\]/A  WOLF_CONTROLLER_inst_0/uart_data_out_RNO\[2\]/Y  WOLF_CONTROLLER_inst_0/uart_data_out\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_TX/xmit_state\[0\]/CLK  FPGA_UART/make_TX/xmit_state\[0\]/Q  FPGA_UART/make_TX/xmit_state_RNO_1\[5\]/S  FPGA_UART/make_TX/xmit_state_RNO_1\[5\]/Y  FPGA_UART/make_TX/xmit_state_RNO\[5\]/B  FPGA_UART/make_TX/xmit_state_RNO\[5\]/Y  FPGA_UART/make_TX/xmit_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_data_buffer_in\[0\]/CLK  WOLF_CONTROLLER_inst_0/uart_data_buffer_in\[0\]/Q  WOLF_CONTROLLER_inst_0/uart_data_out_RNO_0\[0\]/B  WOLF_CONTROLLER_inst_0/uart_data_out_RNO_0\[0\]/Y  WOLF_CONTROLLER_inst_0/uart_data_out_RNO\[0\]/A  WOLF_CONTROLLER_inst_0/uart_data_out_RNO\[0\]/Y  WOLF_CONTROLLER_inst_0/uart_data_out\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_data_buffer_in\[1\]/CLK  WOLF_CONTROLLER_inst_0/uart_data_buffer_in\[1\]/Q  WOLF_CONTROLLER_inst_0/uart_data_out_RNO_0\[1\]/B  WOLF_CONTROLLER_inst_0/uart_data_out_RNO_0\[1\]/Y  WOLF_CONTROLLER_inst_0/uart_data_out_RNO\[1\]/A  WOLF_CONTROLLER_inst_0/uart_data_out_RNO\[1\]/Y  WOLF_CONTROLLER_inst_0/uart_data_out\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_data_buffer_in\[2\]/CLK  WOLF_CONTROLLER_inst_0/uart_data_buffer_in\[2\]/Q  WOLF_CONTROLLER_inst_0/uart_data_out_RNO_0\[2\]/B  WOLF_CONTROLLER_inst_0/uart_data_out_RNO_0\[2\]/Y  WOLF_CONTROLLER_inst_0/uart_data_out_RNO\[2\]/A  WOLF_CONTROLLER_inst_0/uart_data_out_RNO\[2\]/Y  WOLF_CONTROLLER_inst_0/uart_data_out\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_bit_cnt\[0\]/CLK  FPGA_UART/make_RX/rx_bit_cnt\[0\]/Q  FPGA_UART/make_RX/rx_bit_cnt_RNO\[0\]/A  FPGA_UART/make_RX/rx_bit_cnt_RNO\[0\]/Y  FPGA_UART/make_RX/rx_bit_cnt\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_bit_cnt\[1\]/CLK  FPGA_UART/make_RX/rx_bit_cnt\[1\]/Q  FPGA_UART/make_RX/rx_bit_cnt_RNO\[1\]/B  FPGA_UART/make_RX/rx_bit_cnt_RNO\[1\]/Y  FPGA_UART/make_RX/rx_bit_cnt\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[10\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[10\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[10\]/C  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[10\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[10\]/CLK  system_clock_inst_0/l_time\[10\]/Q  system_clock_inst_0/l_time_RNO\[10\]/C  system_clock_inst_0/l_time_RNO\[10\]/Y  system_clock_inst_0/l_time\[10\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT FPGA_UART/make_TX/xmit_state\[3\]/CLK  FPGA_UART/make_TX/xmit_state\[3\]/Q  FPGA_UART/make_TX/xmit_state_RNO\[3\]/B  FPGA_UART/make_TX/xmit_state_RNO\[3\]/Y  FPGA_UART/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr\[2\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr\[2\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr_RNO\[3\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr_RNO\[3\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[11\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[11\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[11\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[11\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr\[0\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr\[0\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr_RNO\[1\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr_RNO\[1\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr\[2\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr\[2\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr_RNO\[2\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr_RNO\[2\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/rxrdy_xhdl4/CLK  FPGA_UART/rxrdy_xhdl4/Q  WOLF_CONTROLLER_inst_0/uart_next_state_RNO\[2\]/A  WOLF_CONTROLLER_inst_0/uart_next_state_RNO\[2\]/Y  WOLF_CONTROLLER_inst_0/uart_next_state\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[8\]/CLK  system_clock_inst_0/l_time\[8\]/Q  system_clock_inst_0/l_time_RNO_0\[9\]/A  system_clock_inst_0/l_time_RNO_0\[9\]/Y  system_clock_inst_0/l_time\[9\]/E  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/main_current_state\[4\]/CLK  WOLF_CONTROLLER_inst_0/main_current_state\[4\]/Q  WOLF_CONTROLLER_inst_0/main_next_state_RNO\[3\]/A  WOLF_CONTROLLER_inst_0/main_next_state_RNO\[3\]/Y  WOLF_CONTROLLER_inst_0/main_next_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/main_current_state\[3\]/CLK  WOLF_CONTROLLER_inst_0/main_current_state\[3\]/Q  WOLF_CONTROLLER_inst_0/main_next_state_RNO\[3\]/B  WOLF_CONTROLLER_inst_0/main_next_state_RNO\[3\]/Y  WOLF_CONTROLLER_inst_0/main_next_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_TX/xmit_bit_sel\[3\]/CLK  FPGA_UART/make_TX/xmit_bit_sel\[3\]/Q  FPGA_UART/make_TX/xmit_bit_sel_RNO_0\[3\]/A  FPGA_UART/make_TX/xmit_bit_sel_RNO_0\[3\]/Y  FPGA_UART/make_TX/xmit_bit_sel_RNO\[3\]/C  FPGA_UART/make_TX/xmit_bit_sel_RNO\[3\]/Y  FPGA_UART/make_TX/xmit_bit_sel\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_TX/xmit_state\[3\]/CLK  FPGA_UART/make_TX/xmit_state\[3\]/Q  FPGA_UART/make_TX/tx_xhdl2_RNO/A  FPGA_UART/make_TX/tx_xhdl2_RNO/Y  FPGA_UART/make_TX/tx_xhdl2/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_TX/txrdy_int/CLK  FPGA_UART/make_TX/txrdy_int/Q  FPGA_UART/make_TX/xmit_state_RNO\[4\]/B  FPGA_UART/make_TX/xmit_state_RNO\[4\]/Y  FPGA_UART/make_TX/xmit_state\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[2\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[2\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[2\]/C  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[2\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[5\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[5\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[5\]/C  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[5\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[6\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[6\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[6\]/C  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[6\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[8\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[8\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[8\]/C  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[8\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CUTTER_PWM_inst_0/count_0\[4\]/CLK  CUTTER_PWM_inst_0/count_0\[4\]/Q  CUTTER_PWM_inst_0/count_0_RNO\[4\]/C  CUTTER_PWM_inst_0/count_0_RNO\[4\]/Y  CUTTER_PWM_inst_0/count_0\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CUTTER_PWM_inst_0/count_0\[2\]/CLK  CUTTER_PWM_inst_0/count_0\[2\]/Q  CUTTER_PWM_inst_0/count_0_RNO\[2\]/C  CUTTER_PWM_inst_0/count_0_RNO\[2\]/Y  CUTTER_PWM_inst_0/count_0\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_TX/xmit_bit_sel\[1\]/CLK  FPGA_UART/make_TX/xmit_bit_sel\[1\]/Q  FPGA_UART/make_TX/xmit_bit_sel_RNO\[1\]/A  FPGA_UART/make_TX/xmit_bit_sel_RNO\[1\]/Y  FPGA_UART/make_TX/xmit_bit_sel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/main_current_state\[3\]/CLK  WOLF_CONTROLLER_inst_0/main_current_state\[3\]/Q  WOLF_CONTROLLER_inst_0/main_uart_data_out_RNO\[1\]/A  WOLF_CONTROLLER_inst_0/main_uart_data_out_RNO\[1\]/Y  WOLF_CONTROLLER_inst_0/main_uart_data_out\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/main_current_state\[4\]/CLK  WOLF_CONTROLLER_inst_0/main_current_state\[4\]/Q  WOLF_CONTROLLER_inst_0/main_uart_data_out_RNO\[0\]/A  WOLF_CONTROLLER_inst_0/main_uart_data_out_RNO\[0\]/Y  WOLF_CONTROLLER_inst_0/main_uart_data_out\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[4\]/CLK  system_clock_inst_0/l_time\[4\]/Q  system_clock_inst_0/l_time_RNO\[4\]/C  system_clock_inst_0/l_time_RNO\[4\]/Y  system_clock_inst_0/l_time\[4\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT FPGA_UART/make_TX/xmit_bit_sel\[0\]/CLK  FPGA_UART/make_TX/xmit_bit_sel\[0\]/Q  FPGA_UART/make_TX/xmit_bit_sel_RNO\[0\]/B  FPGA_UART/make_TX/xmit_bit_sel_RNO\[0\]/Y  FPGA_UART/make_TX/xmit_bit_sel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_bit_cnt\[3\]/CLK  FPGA_UART/make_RX/rx_bit_cnt\[3\]/Q  FPGA_UART/make_RX/rx_bit_cnt_RNO\[3\]/A  FPGA_UART/make_RX/rx_bit_cnt_RNO\[3\]/Y  FPGA_UART/make_RX/rx_bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_TX/xmit_state\[4\]/CLK  FPGA_UART/make_TX/xmit_state\[4\]/Q  FPGA_UART/make_TX/xmit_state_RNO\[3\]/C  FPGA_UART/make_TX/xmit_state_RNO\[3\]/Y  FPGA_UART/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[6\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[6\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[6\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[6\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[4\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[4\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[4\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[4\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/cutter_en/CLK  WOLF_CONTROLLER_inst_0/cutter_en/Q  CUTTER_PWM_inst_0/count_0\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/cutter_en/CLK  WOLF_CONTROLLER_inst_0/cutter_en/Q  CUTTER_PWM_inst_0/count_0\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/cutter_en/CLK  WOLF_CONTROLLER_inst_0/cutter_en/Q  CUTTER_PWM_inst_0/count_0\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/cutter_en/CLK  WOLF_CONTROLLER_inst_0/cutter_en/Q  CUTTER_PWM_inst_0/count_0\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_wen/CLK  WOLF_CONTROLLER_inst_0/uart_wen/Q  FPGA_UART/tx_hold_reg\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_wen/CLK  WOLF_CONTROLLER_inst_0/uart_wen/Q  FPGA_UART/tx_hold_reg\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_wen/CLK  WOLF_CONTROLLER_inst_0/uart_wen/Q  FPGA_UART/tx_hold_reg\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_wen/CLK  WOLF_CONTROLLER_inst_0/uart_wen/Q  FPGA_UART/tx_hold_reg\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_wen/CLK  WOLF_CONTROLLER_inst_0/uart_wen/Q  FPGA_UART/tx_hold_reg\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_wen/CLK  WOLF_CONTROLLER_inst_0/uart_wen/Q  FPGA_UART/tx_hold_reg\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_wen/CLK  WOLF_CONTROLLER_inst_0/uart_wen/Q  FPGA_UART/tx_hold_reg\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_wen/CLK  WOLF_CONTROLLER_inst_0/uart_wen/Q  FPGA_UART/tx_hold_reg\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_oen/CLK  WOLF_CONTROLLER_inst_0/uart_oen/Q  FPGA_UART/make_RX/receive_full_int_RNO/A  FPGA_UART/make_RX/receive_full_int_RNO/Y  FPGA_UART/make_RX/receive_full_int/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[12\]/CLK  system_clock_inst_0/l_time\[12\]/Q  system_clock_inst_0/l_time_RNO_0\[13\]/C  system_clock_inst_0/l_time_RNO_0\[13\]/Y  system_clock_inst_0/l_time\[13\]/E  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_wen/CLK  WOLF_CONTROLLER_inst_0/uart_wen/Q  FPGA_UART/make_TX/txrdy_int/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/samples\[1\]/CLK  FPGA_UART/make_RX/samples\[1\]/Q  FPGA_UART/make_RX/samples_RNO\[1\]/A  FPGA_UART/make_RX/samples_RNO\[1\]/Y  FPGA_UART/make_RX/samples\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/samples\[1\]/CLK  FPGA_UART/make_RX/samples\[1\]/Q  FPGA_UART/make_RX/samples_RNO\[0\]/B  FPGA_UART/make_RX/samples_RNO\[0\]/Y  FPGA_UART/make_RX/samples\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/receive_full_int/CLK  FPGA_UART/make_RX/receive_full_int/Q  FPGA_UART/rxrdy_xhdl4_RNO/A  FPGA_UART/rxrdy_xhdl4_RNO/Y  FPGA_UART/rxrdy_xhdl4/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[16\]/CLK  system_clock_inst_0/l_time\[16\]/Q  system_clock_inst_0/l_time_RNO\[16\]/A  system_clock_inst_0/l_time_RNO\[16\]/Y  system_clock_inst_0/l_time\[16\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[15\]/CLK  system_clock_inst_0/l_time\[15\]/Q  system_clock_inst_0/l_time_RNO\[15\]/A  system_clock_inst_0/l_time_RNO\[15\]/Y  system_clock_inst_0/l_time\[15\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[12\]/CLK  system_clock_inst_0/l_time\[12\]/Q  system_clock_inst_0/l_time_RNO\[12\]/C  system_clock_inst_0/l_time_RNO\[12\]/Y  system_clock_inst_0/l_time\[12\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[11\]/CLK  system_clock_inst_0/l_time\[11\]/Q  system_clock_inst_0/l_time_RNO\[11\]/C  system_clock_inst_0/l_time_RNO\[11\]/Y  system_clock_inst_0/l_time\[11\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[14\]/CLK  system_clock_inst_0/l_time\[14\]/Q  system_clock_inst_0/l_time_RNO\[14\]/A  system_clock_inst_0/l_time_RNO\[14\]/Y  system_clock_inst_0/l_time\[14\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[4\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[4\]/Q  WOLF_CONTROLLER_inst_0/uart_wen/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/main_current_state\[1\]/CLK  WOLF_CONTROLLER_inst_0/main_current_state\[1\]/Q  WOLF_CONTROLLER_inst_0/main_next_state_RNO\[1\]/B  WOLF_CONTROLLER_inst_0/main_next_state_RNO\[1\]/Y  WOLF_CONTROLLER_inst_0/main_next_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[1\]/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[1\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[5\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[5\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[5\]/C  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[5\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[11\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[11\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[11\]/C  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[11\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[8\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[8\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[8\]/C  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[8\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[9\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[9\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[9\]/C  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[9\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[10\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[10\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[10\]/C  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[10\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr\[0\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr\[0\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr_RNO\[0\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr_RNO\[0\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[2\]/CLK  system_clock_inst_0/l_time\[2\]/Q  system_clock_inst_0/l_time_RNO\[2\]/A  system_clock_inst_0/l_time_RNO\[2\]/Y  system_clock_inst_0/l_time\[2\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[16\]/CLK  system_clock_inst_0/l_time\[16\]/Q  system_clock_inst_0/l_time_RNO_0\[17\]/A  system_clock_inst_0/l_time_RNO_0\[17\]/Y  system_clock_inst_0/l_time\[17\]/E  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr\[2\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr\[2\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNO/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNO/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_TX/xmit_state\[4\]/CLK  FPGA_UART/make_TX/xmit_state\[4\]/Q  FPGA_UART/make_TX/tx_xhdl2_RNO_0/A  FPGA_UART/make_TX/tx_xhdl2_RNO_0/Y  FPGA_UART/make_TX/tx_xhdl2/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[7\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[7\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[7\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[7\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CUTTER_PWM_inst_0/half_duty_new\[0\]/CLK  CUTTER_PWM_inst_0/half_duty_new\[0\]/Q  CUTTER_PWM_inst_0/half_duty_new_RNO\[0\]/C  CUTTER_PWM_inst_0/half_duty_new_RNO\[0\]/Y  CUTTER_PWM_inst_0/half_duty_new\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CUTTER_PWM_inst_0/half_duty_new\[1\]/CLK  CUTTER_PWM_inst_0/half_duty_new\[1\]/Q  CUTTER_PWM_inst_0/half_duty_new_RNO\[1\]/C  CUTTER_PWM_inst_0/half_duty_new_RNO\[1\]/Y  CUTTER_PWM_inst_0/half_duty_new\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_TX/xmit_state\[5\]/CLK  FPGA_UART/make_TX/xmit_state\[5\]/Q  FPGA_UART/make_TX/xmit_state_RNO\[4\]/A  FPGA_UART/make_TX/xmit_state_RNO\[4\]/Y  FPGA_UART/make_TX/xmit_state\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/last_bit\[0\]/CLK  FPGA_UART/make_RX/last_bit\[0\]/Q  FPGA_UART/make_RX/last_bit_RNO\[0\]/A  FPGA_UART/make_RX/last_bit_RNO\[0\]/Y  FPGA_UART/make_RX/last_bit\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[2\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[2\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[2\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[2\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/stop_strobe_i/CLK  FPGA_UART/make_RX/stop_strobe_i/Q  FPGA_UART/rxrdy_xhdl4_RNO/B  FPGA_UART/rxrdy_xhdl4_RNO/Y  FPGA_UART/rxrdy_xhdl4/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_TX/xmit_state\[0\]/CLK  FPGA_UART/make_TX/xmit_state\[0\]/Q  FPGA_UART/make_TX/xmit_state_RNO\[0\]/B  FPGA_UART/make_TX/xmit_state_RNO\[0\]/Y  FPGA_UART/make_TX/xmit_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/samples\[0\]/CLK  FPGA_UART/make_RX/samples\[0\]/Q  FPGA_UART/make_RX/samples_RNO\[0\]/A  FPGA_UART/make_RX/samples_RNO\[0\]/Y  FPGA_UART/make_RX/samples\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_TX/xmit_state\[5\]/CLK  FPGA_UART/make_TX/xmit_state\[5\]/Q  FPGA_UART/make_TX/tx_xhdl2_RNO_0/B  FPGA_UART/make_TX/tx_xhdl2_RNO_0/Y  FPGA_UART/make_TX/tx_xhdl2/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FPGA_UART/make_RX/samples\[2\]/CLK  FPGA_UART/make_RX/samples\[2\]/Q  FPGA_UART/make_RX/samples_RNO\[1\]/B  FPGA_UART/make_RX/samples_RNO\[1\]/Y  FPGA_UART/make_RX/samples\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/main_current_state\[0\]/CLK  WOLF_CONTROLLER_inst_0/main_current_state\[0\]/Q  WOLF_CONTROLLER_inst_0/main_next_state_RNO\[0\]/C  WOLF_CONTROLLER_inst_0/main_next_state_RNO\[0\]/Y  WOLF_CONTROLLER_inst_0/main_next_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[13\]/CLK  system_clock_inst_0/l_time\[13\]/Q  system_clock_inst_0/l_time_RNO\[13\]/A  system_clock_inst_0/l_time_RNO\[13\]/Y  system_clock_inst_0/l_time\[13\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT system_clock_inst_0/l_time\[17\]/CLK  system_clock_inst_0/l_time\[17\]/Q  system_clock_inst_0/l_time_RNO\[17\]/A  system_clock_inst_0/l_time_RNO\[17\]/Y  system_clock_inst_0/l_time\[17\]/D  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_shift\[1\]/CLK  FPGA_UART/make_RX/rx_shift\[1\]/Q  FPGA_UART/make_RX/rx_shift_RNO\[0\]/A  FPGA_UART/make_RX/rx_shift_RNO\[0\]/Y  FPGA_UART/make_RX/rx_shift\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_shift\[2\]/CLK  FPGA_UART/make_RX/rx_shift\[2\]/Q  FPGA_UART/make_RX/rx_shift_RNO\[1\]/A  FPGA_UART/make_RX/rx_shift_RNO\[1\]/Y  FPGA_UART/make_RX/rx_shift\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_shift\[3\]/CLK  FPGA_UART/make_RX/rx_shift\[3\]/Q  FPGA_UART/make_RX/rx_shift_RNO\[2\]/A  FPGA_UART/make_RX/rx_shift_RNO\[2\]/Y  FPGA_UART/make_RX/rx_shift\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_shift\[4\]/CLK  FPGA_UART/make_RX/rx_shift\[4\]/Q  FPGA_UART/make_RX/rx_shift_RNO\[3\]/A  FPGA_UART/make_RX/rx_shift_RNO\[3\]/Y  FPGA_UART/make_RX/rx_shift\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_shift\[5\]/CLK  FPGA_UART/make_RX/rx_shift\[5\]/Q  FPGA_UART/make_RX/rx_shift_RNO\[4\]/A  FPGA_UART/make_RX/rx_shift_RNO\[4\]/Y  FPGA_UART/make_RX/rx_shift\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_shift\[6\]/CLK  FPGA_UART/make_RX/rx_shift\[6\]/Q  FPGA_UART/make_RX/rx_shift_RNO\[5\]/A  FPGA_UART/make_RX/rx_shift_RNO\[5\]/Y  FPGA_UART/make_RX/rx_shift\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_shift\[7\]/CLK  FPGA_UART/make_RX/rx_shift\[7\]/Q  FPGA_UART/make_RX/rx_shift_RNO\[6\]/A  FPGA_UART/make_RX/rx_shift_RNO\[6\]/Y  FPGA_UART/make_RX/rx_shift\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr\[3\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr\[3\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNO/B  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock_RNO/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_clock/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/main_next_state\[4\]/CLK  WOLF_CONTROLLER_inst_0/main_next_state\[4\]/Q  WOLF_CONTROLLER_inst_0/main_next_state_RNO\[4\]/A  WOLF_CONTROLLER_inst_0/main_next_state_RNO\[4\]/Y  WOLF_CONTROLLER_inst_0/main_next_state\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[12\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[12\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[12\]/C  WOLF_CONTROLLER_inst_0/sec_since_res_RNO\[12\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[3\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[3\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[3\]/C  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[3\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[12\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[12\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[12\]/C  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr_RNO\[12\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr\[1\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr\[1\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr_RNO\[1\]/A  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr_RNO\[1\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr\[3\]/CLK  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr\[3\]/Q  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr_RNO\[3\]/C  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr_RNO\[3\]/Y  FPGA_UART/make_CU_TOP_FPGA_UART_Clock_gen/xmit_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_data_buffer_in\[3\]/CLK  WOLF_CONTROLLER_inst_0/uart_data_buffer_in\[3\]/Q  WOLF_CONTROLLER_inst_0/uart_data_out_RNO\[3\]/A  WOLF_CONTROLLER_inst_0/uart_data_out_RNO\[3\]/Y  WOLF_CONTROLLER_inst_0/uart_data_out\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_data_buffer_in\[4\]/CLK  WOLF_CONTROLLER_inst_0/uart_data_buffer_in\[4\]/Q  WOLF_CONTROLLER_inst_0/uart_data_out_RNO\[4\]/A  WOLF_CONTROLLER_inst_0/uart_data_out_RNO\[4\]/Y  WOLF_CONTROLLER_inst_0/uart_data_out\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_data_buffer_in\[5\]/CLK  WOLF_CONTROLLER_inst_0/uart_data_buffer_in\[5\]/Q  WOLF_CONTROLLER_inst_0/uart_data_out_RNO\[5\]/A  WOLF_CONTROLLER_inst_0/uart_data_out_RNO\[5\]/Y  WOLF_CONTROLLER_inst_0/uart_data_out\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_data_buffer_in\[6\]/CLK  WOLF_CONTROLLER_inst_0/uart_data_buffer_in\[6\]/Q  WOLF_CONTROLLER_inst_0/uart_data_out_RNO\[6\]/A  WOLF_CONTROLLER_inst_0/uart_data_out_RNO\[6\]/Y  WOLF_CONTROLLER_inst_0/uart_data_out\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_data_buffer_in\[7\]/CLK  WOLF_CONTROLLER_inst_0/uart_data_buffer_in\[7\]/Q  WOLF_CONTROLLER_inst_0/uart_data_out_RNO\[7\]/A  WOLF_CONTROLLER_inst_0/uart_data_out_RNO\[7\]/Y  WOLF_CONTROLLER_inst_0/uart_data_out\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_current_state\[2\]/CLK  WOLF_CONTROLLER_inst_0/uart_current_state\[2\]/Q  WOLF_CONTROLLER_inst_0/uart_next_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/receive_full_int/CLK  FPGA_UART/make_RX/receive_full_int/Q  FPGA_UART/rxrdy_xhdl4/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_oen/CLK  WOLF_CONTROLLER_inst_0/uart_oen/Q  FPGA_UART/make_RX/receive_full_int/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CUTTER_PWM_inst_0/half_duty_new\[0\]/CLK  CUTTER_PWM_inst_0/half_duty_new\[0\]/Q  CUTTER_PWM_inst_0/half_duty_0\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CUTTER_PWM_inst_0/half_duty_new\[1\]/CLK  CUTTER_PWM_inst_0/half_duty_new\[1\]/Q  CUTTER_PWM_inst_0/half_duty_0\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/main_next_state\[4\]/CLK  WOLF_CONTROLLER_inst_0/main_next_state\[4\]/Q  WOLF_CONTROLLER_inst_0/main_current_state\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/main_next_state\[3\]/CLK  WOLF_CONTROLLER_inst_0/main_next_state\[3\]/Q  WOLF_CONTROLLER_inst_0/main_current_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/main_next_state\[2\]/CLK  WOLF_CONTROLLER_inst_0/main_next_state\[2\]/Q  WOLF_CONTROLLER_inst_0/main_current_state\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/main_next_state\[1\]/CLK  WOLF_CONTROLLER_inst_0/main_next_state\[1\]/Q  WOLF_CONTROLLER_inst_0/main_current_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/main_next_state\[0\]/CLK  WOLF_CONTROLLER_inst_0/main_next_state\[0\]/Q  WOLF_CONTROLLER_inst_0/main_current_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_next_state\[4\]/CLK  WOLF_CONTROLLER_inst_0/uart_next_state\[4\]/Q  WOLF_CONTROLLER_inst_0/uart_current_state\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_next_state\[3\]/CLK  WOLF_CONTROLLER_inst_0/uart_next_state\[3\]/Q  WOLF_CONTROLLER_inst_0/uart_current_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_next_state\[2\]/CLK  WOLF_CONTROLLER_inst_0/uart_next_state\[2\]/Q  WOLF_CONTROLLER_inst_0/uart_current_state\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_next_state\[1\]/CLK  WOLF_CONTROLLER_inst_0/uart_next_state\[1\]/Q  WOLF_CONTROLLER_inst_0/uart_current_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_next_state\[0\]/CLK  WOLF_CONTROLLER_inst_0/uart_next_state\[0\]/Q  WOLF_CONTROLLER_inst_0/uart_current_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_byte_xhdl5\[0\]/CLK  FPGA_UART/make_RX/rx_byte_xhdl5\[0\]/Q  WOLF_CONTROLLER_inst_0/uart_data_buffer_in\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_byte_xhdl5\[1\]/CLK  FPGA_UART/make_RX/rx_byte_xhdl5\[1\]/Q  WOLF_CONTROLLER_inst_0/uart_data_buffer_in\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_byte_xhdl5\[2\]/CLK  FPGA_UART/make_RX/rx_byte_xhdl5\[2\]/Q  WOLF_CONTROLLER_inst_0/uart_data_buffer_in\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_byte_xhdl5\[3\]/CLK  FPGA_UART/make_RX/rx_byte_xhdl5\[3\]/Q  WOLF_CONTROLLER_inst_0/uart_data_buffer_in\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_byte_xhdl5\[4\]/CLK  FPGA_UART/make_RX/rx_byte_xhdl5\[4\]/Q  WOLF_CONTROLLER_inst_0/uart_data_buffer_in\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_byte_xhdl5\[5\]/CLK  FPGA_UART/make_RX/rx_byte_xhdl5\[5\]/Q  WOLF_CONTROLLER_inst_0/uart_data_buffer_in\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_byte_xhdl5\[6\]/CLK  FPGA_UART/make_RX/rx_byte_xhdl5\[6\]/Q  WOLF_CONTROLLER_inst_0/uart_data_buffer_in\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_byte_xhdl5\[7\]/CLK  FPGA_UART/make_RX/rx_byte_xhdl5\[7\]/Q  WOLF_CONTROLLER_inst_0/uart_data_buffer_in\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_shift\[1\]/CLK  FPGA_UART/make_RX/rx_shift\[1\]/Q  FPGA_UART/make_RX/rx_byte_xhdl5\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_shift\[2\]/CLK  FPGA_UART/make_RX/rx_shift\[2\]/Q  FPGA_UART/make_RX/rx_byte_xhdl5\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_shift\[3\]/CLK  FPGA_UART/make_RX/rx_shift\[3\]/Q  FPGA_UART/make_RX/rx_byte_xhdl5\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_shift\[4\]/CLK  FPGA_UART/make_RX/rx_shift\[4\]/Q  FPGA_UART/make_RX/rx_byte_xhdl5\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_shift\[5\]/CLK  FPGA_UART/make_RX/rx_shift\[5\]/Q  FPGA_UART/make_RX/rx_byte_xhdl5\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_shift\[6\]/CLK  FPGA_UART/make_RX/rx_shift\[6\]/Q  FPGA_UART/make_RX/rx_byte_xhdl5\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_shift\[7\]/CLK  FPGA_UART/make_RX/rx_shift\[7\]/Q  FPGA_UART/make_RX/rx_byte_xhdl5\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_data_out\[0\]/CLK  WOLF_CONTROLLER_inst_0/uart_data_out\[0\]/Q  FPGA_UART/tx_hold_reg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_data_out\[1\]/CLK  WOLF_CONTROLLER_inst_0/uart_data_out\[1\]/Q  FPGA_UART/tx_hold_reg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_data_out\[2\]/CLK  WOLF_CONTROLLER_inst_0/uart_data_out\[2\]/Q  FPGA_UART/tx_hold_reg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_data_out\[3\]/CLK  WOLF_CONTROLLER_inst_0/uart_data_out\[3\]/Q  FPGA_UART/tx_hold_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_data_out\[4\]/CLK  WOLF_CONTROLLER_inst_0/uart_data_out\[4\]/Q  FPGA_UART/tx_hold_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_data_out\[5\]/CLK  WOLF_CONTROLLER_inst_0/uart_data_out\[5\]/Q  FPGA_UART/tx_hold_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_data_out\[6\]/CLK  WOLF_CONTROLLER_inst_0/uart_data_out\[6\]/Q  FPGA_UART/tx_hold_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/uart_data_out\[7\]/CLK  WOLF_CONTROLLER_inst_0/uart_data_out\[7\]/Q  FPGA_UART/tx_hold_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/tx_hold_reg\[0\]/CLK  FPGA_UART/tx_hold_reg\[0\]/Q  FPGA_UART/make_TX/tx_byte\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/tx_hold_reg\[1\]/CLK  FPGA_UART/tx_hold_reg\[1\]/Q  FPGA_UART/make_TX/tx_byte\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/tx_hold_reg\[2\]/CLK  FPGA_UART/tx_hold_reg\[2\]/Q  FPGA_UART/make_TX/tx_byte\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/tx_hold_reg\[3\]/CLK  FPGA_UART/tx_hold_reg\[3\]/Q  FPGA_UART/make_TX/tx_byte\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/tx_hold_reg\[4\]/CLK  FPGA_UART/tx_hold_reg\[4\]/Q  FPGA_UART/make_TX/tx_byte\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/tx_hold_reg\[5\]/CLK  FPGA_UART/tx_hold_reg\[5\]/Q  FPGA_UART/make_TX/tx_byte\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/tx_hold_reg\[6\]/CLK  FPGA_UART/tx_hold_reg\[6\]/Q  FPGA_UART/make_TX/tx_byte\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/tx_hold_reg\[7\]/CLK  FPGA_UART/tx_hold_reg\[7\]/Q  FPGA_UART/make_TX/tx_byte\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT FPGA_UART/make_RX/rx_shift\[0\]/CLK  FPGA_UART/make_RX/rx_shift\[0\]/Q  FPGA_UART/make_RX/rx_byte_xhdl5\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/cutter_en/CLK  WOLF_CONTROLLER_inst_0/cutter_en/Q  LED2_pad/D  LED2_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[0\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[0\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNIPI6E1\[2\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNIPI6E1\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[0\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[0\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNIQJ6E1\[1\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNIQJ6E1\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[4\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[4\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNIK58N1\[3\]/C  WOLF_CONTROLLER_inst_0/sec_since_res_RNIK58N1\[3\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[4\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[4\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNI4F0D2\[2\]/C  WOLF_CONTROLLER_inst_0/sec_since_res_RNI4F0D2\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[9\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[9\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNINPQ92\[10\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNINPQ92\[10\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[9\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[9\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNI7G2K1\[10\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNI7G2K1\[10\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[1\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[1\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNIPI6E1\[2\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNIPI6E1\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[1\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[1\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNIQJ6E1\[1\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNIQJ6E1\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[3\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[3\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNIK58N1\[3\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNIK58N1\[3\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[3\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[3\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNIQJ6E1\[1\]/C  WOLF_CONTROLLER_inst_0/sec_since_res_RNIQJ6E1\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[7\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[7\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNI25KT1\[8\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNI25KT1\[8\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[1\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[1\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNIQJ6E1\[1\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNIQJ6E1\[1\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNI4F0D2\[2\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNI4F0D2\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[10\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[10\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNINPQ92\[10\]/C  WOLF_CONTROLLER_inst_0/sec_since_res_RNINPQ92\[10\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[10\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[10\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNI7G2K1\[10\]/C  WOLF_CONTROLLER_inst_0/sec_since_res_RNI7G2K1\[10\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[2\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[2\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNIPI6E1\[2\]/C  WOLF_CONTROLLER_inst_0/sec_since_res_RNIPI6E1\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[2\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[2\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNI4F0D2\[2\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNI4F0D2\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[5\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[5\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNIF0QU\[5\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNIF0QU\[5\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[6\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[6\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNIF0QU\[5\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNIF0QU\[5\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[8\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[8\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNI25KT1\[8\]/C  WOLF_CONTROLLER_inst_0/sec_since_res_RNI25KT1\[8\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[1\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[1\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNIPI6E1\[2\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNIPI6E1\[2\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNINPQ92\[10\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNINPQ92\[10\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[11\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[11\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNI99EO\[12\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNI99EO\[12\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[11\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[11\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNI99EO\[12\]/B  WOLF_CONTROLLER_inst_0/sec_since_res_RNI99EO\[12\]/Y  WOLF_CONTROLLER_inst_0/sec_since_res_RNI7G2K1\[10\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNI7G2K1\[10\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT WOLF_CONTROLLER_inst_0/sec_since_res\[12\]/CLK  WOLF_CONTROLLER_inst_0/sec_since_res\[12\]/Q  WOLF_CONTROLLER_inst_0/sec_since_res_RNI99EO\[12\]/A  WOLF_CONTROLLER_inst_0/sec_since_res_RNI99EO\[12\]/Y  	(10.0:10.0:10.0) )

  )
)
)
