 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -max_paths 10
Design : DLX
Version: Z-2007.03-SP1
Date   : Wed Oct 31 03:11:49 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: DP0/DEC_REG_A_PIPELINE/FF_i_23/DOUT_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: DP0/DEC_REG_A_PIPELINE/FF_i_19/DOUT_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DLX                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DP0/DEC_REG_A_PIPELINE/FF_i_23/DOUT_reg/CK (DFF_X2)     0.00 #     0.00 r
  DP0/DEC_REG_A_PIPELINE/FF_i_23/DOUT_reg/Q (DFF_X2)      0.10       0.10 f
  DP0/DEC_REG_A_PIPELINE/FF_i_23/DOUT (FF_201)            0.00       0.10 f
  DP0/DEC_REG_A_PIPELINE/DOUT[23] (REG_N_N32_7)           0.00       0.10 f
  DP0/EXE_STAGE/R1[23] (EXECUTE)                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/F1[23] (FPU_OPERAND_SIZE32)        0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXPONENT1[0] (FP_ADD_SUB_MANTISSA_SIZE23_EXPONENT_SIZE8)
                                                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/A[0] (RCA_OPERAND_SIZE8_0)
                                                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/A (FA_176)
                                                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha0/A (HA_352)
                                                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha0/U1/Z (XOR2_X1)
                                                          0.08       0.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha0/S (HA_352)
                                                          0.00       0.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha1/A (HA_351)
                                                          0.00       0.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.22 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha1/C (HA_351)
                                                          0.00       0.22 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/U1/ZN (OR2_X1)
                                                          0.05       0.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/C (FA_176)
                                                          0.00       0.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/CIN (FA_175)
                                                          0.00       0.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/ha1/B (HA_349)
                                                          0.00       0.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.31 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/ha1/C (HA_349)
                                                          0.00       0.31 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/U1/ZN (OR2_X1)
                                                          0.05       0.36 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/C (FA_175)
                                                          0.00       0.36 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/CIN (FA_174)
                                                          0.00       0.36 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/ha1/B (HA_347)
                                                          0.00       0.36 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.40 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/ha1/C (HA_347)
                                                          0.00       0.40 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/U1/ZN (OR2_X1)
                                                          0.05       0.45 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/C (FA_174)
                                                          0.00       0.45 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/CIN (FA_173)
                                                          0.00       0.45 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/ha1/B (HA_345)
                                                          0.00       0.45 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.49 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/ha1/C (HA_345)
                                                          0.00       0.49 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/U1/ZN (OR2_X1)
                                                          0.05       0.54 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/C (FA_173)
                                                          0.00       0.54 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/CIN (FA_172)
                                                          0.00       0.54 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/ha1/B (HA_343)
                                                          0.00       0.54 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.58 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/ha1/C (HA_343)
                                                          0.00       0.58 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/U3/ZN (INV_X1)
                                                          0.02       0.60 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/U2/ZN (NAND2_X1)
                                                          0.03       0.63 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/C (FA_172)
                                                          0.00       0.63 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/CIN (FA_171)
                                                          0.00       0.63 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/ha1/B (HA_341)
                                                          0.00       0.63 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/ha1/C (HA_341)
                                                          0.00       0.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/U3/ZN (INV_X1)
                                                          0.02       0.69 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/U1/ZN (NAND2_X1)
                                                          0.03       0.71 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/C (FA_171)
                                                          0.00       0.71 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/CIN (FA_170)
                                                          0.00       0.71 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/ha1/B (HA_339)
                                                          0.00       0.71 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/ha1/C (HA_339)
                                                          0.00       0.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/U3/ZN (INV_X1)
                                                          0.02       0.78 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/U1/ZN (NAND2_X1)
                                                          0.03       0.80 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/C (FA_170)
                                                          0.00       0.80 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/CIN (FA_169)
                                                          0.00       0.80 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/ha1/B (HA_337)
                                                          0.00       0.80 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/ha1/U2/ZN (AND2_X1)
                                                          0.04       0.84 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/ha1/C (HA_337)
                                                          0.00       0.84 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/U1/ZN (OR2_X2)
                                                          0.06       0.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/C (FA_169)
                                                          0.00       0.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/C (RCA_OPERAND_SIZE8_0)
                                                          0.00       0.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U59/ZN (INV_X1)             0.05       0.95 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U546/ZN (NAND2_X1)          0.04       0.99 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U443/ZN (NAND2_X1)          0.05       1.04 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U298/ZN (NAND2_X1)          0.05       1.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U257/ZN (AOI21_X1)          0.07       1.15 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U227/ZN (NOR2_X1)           0.03       1.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U226/ZN (NAND2_X1)          0.03       1.20 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U204/ZN (AOI22_X1)          0.03       1.24 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U184/ZN (AND3_X2)           0.04       1.28 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/A[0] (RCA_OPERAND_SIZE24_0)
                                                          0.00       1.28 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/A (FA_160)
                                                          0.00       1.28 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha0/A (HA_320)
                                                          0.00       1.28 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha0/U2/ZN (XNOR2_X1)
                                                          0.06       1.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha0/S (HA_320)
                                                          0.00       1.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha1/A (HA_319)
                                                          0.00       1.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.38 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha1/C (HA_319)
                                                          0.00       1.38 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/U1/ZN (OR2_X2)
                                                          0.05       1.44 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/C (FA_160)
                                                          0.00       1.44 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/CIN (FA_159)
                                                          0.00       1.44 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/ha1/B (HA_317)
                                                          0.00       1.44 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/ha1/C (HA_317)
                                                          0.00       1.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/U1/ZN (OR2_X2)
                                                          0.05       1.53 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/C (FA_159)
                                                          0.00       1.53 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/CIN (FA_158)
                                                          0.00       1.53 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/ha1/B (HA_315)
                                                          0.00       1.53 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/ha1/C (HA_315)
                                                          0.00       1.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/U1/ZN (OR2_X2)
                                                          0.05       1.62 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/C (FA_158)
                                                          0.00       1.62 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/CIN (FA_157)
                                                          0.00       1.62 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/ha1/B (HA_313)
                                                          0.00       1.62 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/ha1/C (HA_313)
                                                          0.00       1.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/U1/ZN (OR2_X2)
                                                          0.05       1.72 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/C (FA_157)
                                                          0.00       1.72 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/CIN (FA_156)
                                                          0.00       1.72 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/ha1/B (HA_311)
                                                          0.00       1.72 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/ha1/C (HA_311)
                                                          0.00       1.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/U1/ZN (OR2_X2)
                                                          0.05       1.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/C (FA_156)
                                                          0.00       1.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/CIN (FA_155)
                                                          0.00       1.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/ha1/B (HA_309)
                                                          0.00       1.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.85 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/ha1/C (HA_309)
                                                          0.00       1.85 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/U1/ZN (OR2_X2)
                                                          0.05       1.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/C (FA_155)
                                                          0.00       1.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/CIN (FA_154)
                                                          0.00       1.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/ha1/B (HA_307)
                                                          0.00       1.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.94 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/ha1/C (HA_307)
                                                          0.00       1.94 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/U1/ZN (OR2_X2)
                                                          0.05       2.00 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/C (FA_154)
                                                          0.00       2.00 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/CIN (FA_153)
                                                          0.00       2.00 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/ha1/B (HA_305)
                                                          0.00       2.00 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.03 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/ha1/C (HA_305)
                                                          0.00       2.03 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/U1/ZN (OR2_X2)
                                                          0.05       2.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/C (FA_153)
                                                          0.00       2.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/CIN (FA_152)
                                                          0.00       2.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/ha1/B (HA_303)
                                                          0.00       2.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.13 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/ha1/C (HA_303)
                                                          0.00       2.13 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/U1/ZN (OR2_X2)
                                                          0.05       2.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/C (FA_152)
                                                          0.00       2.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/CIN (FA_151)
                                                          0.00       2.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/ha1/B (HA_301)
                                                          0.00       2.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.22 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/ha1/C (HA_301)
                                                          0.00       2.22 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/U1/ZN (OR2_X2)
                                                          0.05       2.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/C (FA_151)
                                                          0.00       2.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/CIN (FA_150)
                                                          0.00       2.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/ha1/B (HA_299)
                                                          0.00       2.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.31 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/ha1/C (HA_299)
                                                          0.00       2.31 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/U1/ZN (OR2_X2)
                                                          0.05       2.37 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/C (FA_150)
                                                          0.00       2.37 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/CIN (FA_149)
                                                          0.00       2.37 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/ha1/B (HA_297)
                                                          0.00       2.37 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.41 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/ha1/C (HA_297)
                                                          0.00       2.41 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/U1/ZN (OR2_X2)
                                                          0.05       2.46 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/C (FA_149)
                                                          0.00       2.46 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/CIN (FA_148)
                                                          0.00       2.46 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/ha1/B (HA_295)
                                                          0.00       2.46 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.50 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/ha1/C (HA_295)
                                                          0.00       2.50 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/U1/ZN (OR2_X2)
                                                          0.05       2.55 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/C (FA_148)
                                                          0.00       2.55 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/CIN (FA_147)
                                                          0.00       2.55 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/ha1/B (HA_293)
                                                          0.00       2.55 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.59 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/ha1/C (HA_293)
                                                          0.00       2.59 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/U1/ZN (OR2_X2)
                                                          0.05       2.65 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/C (FA_147)
                                                          0.00       2.65 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/CIN (FA_146)
                                                          0.00       2.65 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/ha1/B (HA_291)
                                                          0.00       2.65 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.68 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/ha1/C (HA_291)
                                                          0.00       2.68 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/U1/ZN (OR2_X2)
                                                          0.05       2.74 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/C (FA_146)
                                                          0.00       2.74 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/CIN (FA_145)
                                                          0.00       2.74 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/ha1/B (HA_289)
                                                          0.00       2.74 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.78 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/ha1/C (HA_289)
                                                          0.00       2.78 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/U1/ZN (OR2_X2)
                                                          0.05       2.83 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/C (FA_145)
                                                          0.00       2.83 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/CIN (FA_144)
                                                          0.00       2.83 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/ha1/B (HA_287)
                                                          0.00       2.83 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.87 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/ha1/C (HA_287)
                                                          0.00       2.87 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/U1/ZN (OR2_X2)
                                                          0.05       2.92 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/C (FA_144)
                                                          0.00       2.92 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/CIN (FA_143)
                                                          0.00       2.92 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/ha1/B (HA_285)
                                                          0.00       2.92 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.96 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/ha1/C (HA_285)
                                                          0.00       2.96 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/U1/ZN (OR2_X2)
                                                          0.05       3.02 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/C (FA_143)
                                                          0.00       3.02 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/CIN (FA_142)
                                                          0.00       3.02 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/ha1/B (HA_283)
                                                          0.00       3.02 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.06 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/ha1/C (HA_283)
                                                          0.00       3.06 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/U1/ZN (OR2_X2)
                                                          0.05       3.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/C (FA_142)
                                                          0.00       3.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/CIN (FA_141)
                                                          0.00       3.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/ha1/B (HA_281)
                                                          0.00       3.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.15 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/ha1/C (HA_281)
                                                          0.00       3.15 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/U1/ZN (OR2_X2)
                                                          0.05       3.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/C (FA_141)
                                                          0.00       3.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/CIN (FA_140)
                                                          0.00       3.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/ha1/B (HA_279)
                                                          0.00       3.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/ha1/U2/ZN (AND2_X1)
                                                          0.04       3.24 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/ha1/C (HA_279)
                                                          0.00       3.24 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/U1/ZN (OR2_X2)
                                                          0.05       3.30 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/C (FA_140)
                                                          0.00       3.30 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/CIN (FA_139)
                                                          0.00       3.30 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/ha1/B (HA_277)
                                                          0.00       3.30 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/ha1/U3/ZN (XNOR2_X1)
                                                          0.06       3.35 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/ha1/S (HA_277)
                                                          0.00       3.35 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/S (FA_139)
                                                          0.00       3.35 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/S[21] (RCA_OPERAND_SIZE24_0)
                                                          0.00       3.35 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U251/Z (MUX2_X2)            0.07       3.42 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/A[21] (RCA_OPERAND_SIZE24_3)
                                                          0.00       3.42 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/A (FA_91)
                                                          0.00       3.42 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha0/A (HA_182)
                                                          0.00       3.42 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha0/U3/ZN (NAND2_X1)
                                                          0.03       3.45 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha0/U5/ZN (NAND2_X1)
                                                          0.03       3.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha0/S (HA_182)
                                                          0.00       3.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha1/A (HA_181)
                                                          0.00       3.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha1/U4/ZN (AND2_X1)
                                                          0.04       3.52 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha1/C (HA_181)
                                                          0.00       3.52 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/U1/ZN (OR2_X1)
                                                          0.05       3.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/C (FA_91)
                                                          0.00       3.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/CIN (FA_90)
                                                          0.00       3.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/ha1/B (HA_179)
                                                          0.00       3.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.61 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/ha1/C (HA_179)
                                                          0.00       3.61 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/U1/ZN (OR2_X1)
                                                          0.05       3.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/C (FA_90)
                                                          0.00       3.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/CIN (FA_89)
                                                          0.00       3.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/ha1/B (HA_177)
                                                          0.00       3.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.70 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/ha1/C (HA_177)
                                                          0.00       3.70 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/U3/ZN (INV_X1)
                                                          0.02       3.72 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/U1/ZN (NAND2_X1)
                                                          0.03       3.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/C (FA_89)
                                                          0.00       3.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/C (RCA_OPERAND_SIZE24_3)
                                                          0.00       3.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U116/ZN (XNOR2_X1)          0.06       3.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/CIN (RCA_OPERAND_SIZE8_2)
                                                          0.00       3.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/CIN (FA_168)
                                                          0.00       3.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/ha1/B (HA_335)
                                                          0.00       3.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.85 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/ha1/C (HA_335)
                                                          0.00       3.85 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/U3/ZN (INV_X1)
                                                          0.02       3.88 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/U2/ZN (NAND2_X1)
                                                          0.03       3.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/C (FA_168)
                                                          0.00       3.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/CIN (FA_167)
                                                          0.00       3.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/ha1/B (HA_333)
                                                          0.00       3.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.94 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/ha1/C (HA_333)
                                                          0.00       3.94 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/U3/ZN (INV_X1)
                                                          0.02       3.96 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/U2/ZN (NAND2_X1)
                                                          0.03       3.99 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/C (FA_167)
                                                          0.00       3.99 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/CIN (FA_166)
                                                          0.00       3.99 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/ha1/B (HA_331)
                                                          0.00       3.99 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.03 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/ha1/C (HA_331)
                                                          0.00       4.03 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/U3/ZN (INV_X1)
                                                          0.02       4.05 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/U1/ZN (NAND2_X1)
                                                          0.03       4.08 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/C (FA_166)
                                                          0.00       4.08 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/CIN (FA_165)
                                                          0.00       4.08 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/ha1/B (HA_329)
                                                          0.00       4.08 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/ha1/C (HA_329)
                                                          0.00       4.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/U1/ZN (OR2_X1)
                                                          0.05       4.16 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/C (FA_165)
                                                          0.00       4.16 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/CIN (FA_164)
                                                          0.00       4.16 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/ha1/B (HA_327)
                                                          0.00       4.16 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/ha1/C (HA_327)
                                                          0.00       4.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/U3/ZN (INV_X1)
                                                          0.02       4.23 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/U1/ZN (NAND2_X1)
                                                          0.03       4.25 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/C (FA_164)
                                                          0.00       4.25 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/CIN (FA_163)
                                                          0.00       4.25 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/ha1/B (HA_325)
                                                          0.00       4.25 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.29 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/ha1/C (HA_325)
                                                          0.00       4.29 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/U3/ZN (INV_X1)
                                                          0.02       4.31 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/U1/ZN (NAND2_X1)
                                                          0.03       4.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/C (FA_163)
                                                          0.00       4.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/CIN (FA_162)
                                                          0.00       4.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/ha1/B (HA_323)
                                                          0.00       4.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.38 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/ha1/C (HA_323)
                                                          0.00       4.38 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/U1/ZN (OR2_X2)
                                                          0.05       4.43 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/C (FA_162)
                                                          0.00       4.43 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/CIN (FA_161)
                                                          0.00       4.43 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/ha1/B (HA_321)
                                                          0.00       4.43 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/ha1/U1/ZN (XNOR2_X1)
                                                          0.06       4.49 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/ha1/S (HA_321)
                                                          0.00       4.49 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/S (FA_161)
                                                          0.00       4.49 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/S[7] (RCA_OPERAND_SIZE8_2)
                                                          0.00       4.49 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U123/ZN (AND2_X2)           0.08       4.57 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U489/ZN (OAI21_X1)          0.04       4.61 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/RESULT[5] (FP_ADD_SUB_MANTISSA_SIZE23_EXPONENT_SIZE8)
                                                          0.00       4.61 f
  DP0/EXE_STAGE/EX_FPU/U127/ZN (AOI21_X1)                 0.04       4.65 r
  DP0/EXE_STAGE/EX_FPU/U128/ZN (INV_X1)                   0.02       4.67 f
  DP0/EXE_STAGE/EX_FPU/O[5] (FPU_OPERAND_SIZE32)          0.00       4.67 f
  DP0/EXE_STAGE/U77/Z (MUX2_X1)                           0.07       4.74 f
  DP0/EXE_STAGE/EX_OUT[5] (EXECUTE)                       0.00       4.74 f
  DP0/U175/ZN (NAND2_X1)                                  0.03       4.77 r
  DP0/U176/ZN (NAND2_X1)                                  0.03       4.80 f
  DP0/DEC_STAGE/FORWARD_VALUE1[5] (DECODE)                0.00       4.80 f
  DP0/DEC_STAGE/U106/ZN (NAND2_X1)                        0.03       4.82 r
  DP0/DEC_STAGE/U108/ZN (NAND2_X1)                        0.03       4.85 f
  DP0/DEC_STAGE/ZD/A[5] (ZERO_DETECTOR_NBIT32)            0.00       4.85 f
  DP0/DEC_STAGE/ZD/U11/ZN (NOR3_X1)                       0.06       4.91 r
  DP0/DEC_STAGE/ZD/U10/ZN (AND4_X1)                       0.07       4.98 r
  DP0/DEC_STAGE/ZD/U2/ZN (AND3_X2)                        0.06       5.04 r
  DP0/DEC_STAGE/ZD/Z (ZERO_DETECTOR_NBIT32)               0.00       5.04 r
  DP0/DEC_STAGE/U72/ZN (XNOR2_X1)                         0.07       5.10 r
  DP0/DEC_STAGE/U13/ZN (NAND2_X1)                         0.04       5.14 f
  DP0/DEC_STAGE/U14/ZN (NAND2_X1)                         0.03       5.17 r
  DP0/DEC_STAGE/U8/ZN (AND3_X1)                           0.07       5.24 r
  DP0/DEC_STAGE/U579/Z (MUX2_X1)                          0.08       5.33 f
  DP0/DEC_STAGE/REG_A[19] (DECODE)                        0.00       5.33 f
  DP0/DEC_REG_A_PIPELINE/DIN[19] (REG_N_N32_7)            0.00       5.33 f
  DP0/DEC_REG_A_PIPELINE/FF_i_19/DIN (FF_205)             0.00       5.33 f
  DP0/DEC_REG_A_PIPELINE/FF_i_19/U3/ZN (NAND2_X1)         0.03       5.35 r
  DP0/DEC_REG_A_PIPELINE/FF_i_19/U7/ZN (NAND2_X1)         0.02       5.38 f
  DP0/DEC_REG_A_PIPELINE/FF_i_19/DOUT_reg/D (DFF_X1)      0.01       5.39 f
  data arrival time                                                  5.39

  clock CLK (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  DP0/DEC_REG_A_PIPELINE/FF_i_19/DOUT_reg/CK (DFF_X1)     0.00       1.00 r
  library setup time                                     -0.04       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -5.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.43


  Startpoint: DP0/DEC_REG_A_PIPELINE/FF_i_23/DOUT_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: DP0/DEC_REG_A_PIPELINE/FF_i_19/DOUT_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DLX                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DP0/DEC_REG_A_PIPELINE/FF_i_23/DOUT_reg/CK (DFF_X2)     0.00 #     0.00 r
  DP0/DEC_REG_A_PIPELINE/FF_i_23/DOUT_reg/Q (DFF_X2)      0.10       0.10 f
  DP0/DEC_REG_A_PIPELINE/FF_i_23/DOUT (FF_201)            0.00       0.10 f
  DP0/DEC_REG_A_PIPELINE/DOUT[23] (REG_N_N32_7)           0.00       0.10 f
  DP0/EXE_STAGE/R1[23] (EXECUTE)                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/F1[23] (FPU_OPERAND_SIZE32)        0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXPONENT1[0] (FP_ADD_SUB_MANTISSA_SIZE23_EXPONENT_SIZE8)
                                                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/A[0] (RCA_OPERAND_SIZE8_0)
                                                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/A (FA_176)
                                                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha0/A (HA_352)
                                                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha0/U1/Z (XOR2_X1)
                                                          0.08       0.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha0/S (HA_352)
                                                          0.00       0.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha1/A (HA_351)
                                                          0.00       0.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.22 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha1/C (HA_351)
                                                          0.00       0.22 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/U1/ZN (OR2_X1)
                                                          0.05       0.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/C (FA_176)
                                                          0.00       0.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/CIN (FA_175)
                                                          0.00       0.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/ha1/B (HA_349)
                                                          0.00       0.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.31 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/ha1/C (HA_349)
                                                          0.00       0.31 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/U1/ZN (OR2_X1)
                                                          0.05       0.36 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/C (FA_175)
                                                          0.00       0.36 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/CIN (FA_174)
                                                          0.00       0.36 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/ha1/B (HA_347)
                                                          0.00       0.36 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.40 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/ha1/C (HA_347)
                                                          0.00       0.40 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/U1/ZN (OR2_X1)
                                                          0.05       0.45 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/C (FA_174)
                                                          0.00       0.45 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/CIN (FA_173)
                                                          0.00       0.45 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/ha1/B (HA_345)
                                                          0.00       0.45 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.49 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/ha1/C (HA_345)
                                                          0.00       0.49 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/U1/ZN (OR2_X1)
                                                          0.05       0.54 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/C (FA_173)
                                                          0.00       0.54 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/CIN (FA_172)
                                                          0.00       0.54 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/ha1/B (HA_343)
                                                          0.00       0.54 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.58 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/ha1/C (HA_343)
                                                          0.00       0.58 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/U3/ZN (INV_X1)
                                                          0.02       0.60 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/U2/ZN (NAND2_X1)
                                                          0.03       0.63 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/C (FA_172)
                                                          0.00       0.63 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/CIN (FA_171)
                                                          0.00       0.63 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/ha1/B (HA_341)
                                                          0.00       0.63 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/ha1/C (HA_341)
                                                          0.00       0.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/U3/ZN (INV_X1)
                                                          0.02       0.69 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/U1/ZN (NAND2_X1)
                                                          0.03       0.71 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/C (FA_171)
                                                          0.00       0.71 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/CIN (FA_170)
                                                          0.00       0.71 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/ha1/B (HA_339)
                                                          0.00       0.71 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/ha1/C (HA_339)
                                                          0.00       0.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/U3/ZN (INV_X1)
                                                          0.02       0.78 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/U1/ZN (NAND2_X1)
                                                          0.03       0.80 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/C (FA_170)
                                                          0.00       0.80 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/CIN (FA_169)
                                                          0.00       0.80 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/ha1/B (HA_337)
                                                          0.00       0.80 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/ha1/U2/ZN (AND2_X1)
                                                          0.04       0.84 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/ha1/C (HA_337)
                                                          0.00       0.84 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/U1/ZN (OR2_X2)
                                                          0.06       0.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/C (FA_169)
                                                          0.00       0.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/C (RCA_OPERAND_SIZE8_0)
                                                          0.00       0.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U58/ZN (INV_X1)             0.04       0.94 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U57/ZN (NAND2_X1)           0.04       0.98 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U163/ZN (INV_X1)            0.04       1.02 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U165/ZN (AND2_X1)           0.05       1.07 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U231/ZN (NOR3_X1)           0.03       1.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U230/ZN (OAI22_X1)          0.05       1.15 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U228/ZN (INV_X1)            0.03       1.17 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U226/ZN (NAND2_X1)          0.03       1.20 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U204/ZN (AOI22_X1)          0.03       1.24 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U184/ZN (AND3_X2)           0.04       1.28 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/A[0] (RCA_OPERAND_SIZE24_0)
                                                          0.00       1.28 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/A (FA_160)
                                                          0.00       1.28 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha0/A (HA_320)
                                                          0.00       1.28 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha0/U2/ZN (XNOR2_X1)
                                                          0.06       1.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha0/S (HA_320)
                                                          0.00       1.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha1/A (HA_319)
                                                          0.00       1.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.38 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha1/C (HA_319)
                                                          0.00       1.38 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/U1/ZN (OR2_X2)
                                                          0.05       1.44 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/C (FA_160)
                                                          0.00       1.44 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/CIN (FA_159)
                                                          0.00       1.44 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/ha1/B (HA_317)
                                                          0.00       1.44 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/ha1/C (HA_317)
                                                          0.00       1.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/U1/ZN (OR2_X2)
                                                          0.05       1.53 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/C (FA_159)
                                                          0.00       1.53 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/CIN (FA_158)
                                                          0.00       1.53 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/ha1/B (HA_315)
                                                          0.00       1.53 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/ha1/C (HA_315)
                                                          0.00       1.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/U1/ZN (OR2_X2)
                                                          0.05       1.62 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/C (FA_158)
                                                          0.00       1.62 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/CIN (FA_157)
                                                          0.00       1.62 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/ha1/B (HA_313)
                                                          0.00       1.62 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/ha1/C (HA_313)
                                                          0.00       1.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/U1/ZN (OR2_X2)
                                                          0.05       1.72 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/C (FA_157)
                                                          0.00       1.72 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/CIN (FA_156)
                                                          0.00       1.72 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/ha1/B (HA_311)
                                                          0.00       1.72 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/ha1/C (HA_311)
                                                          0.00       1.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/U1/ZN (OR2_X2)
                                                          0.05       1.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/C (FA_156)
                                                          0.00       1.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/CIN (FA_155)
                                                          0.00       1.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/ha1/B (HA_309)
                                                          0.00       1.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.85 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/ha1/C (HA_309)
                                                          0.00       1.85 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/U1/ZN (OR2_X2)
                                                          0.05       1.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/C (FA_155)
                                                          0.00       1.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/CIN (FA_154)
                                                          0.00       1.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/ha1/B (HA_307)
                                                          0.00       1.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.94 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/ha1/C (HA_307)
                                                          0.00       1.94 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/U1/ZN (OR2_X2)
                                                          0.05       2.00 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/C (FA_154)
                                                          0.00       2.00 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/CIN (FA_153)
                                                          0.00       2.00 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/ha1/B (HA_305)
                                                          0.00       2.00 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.03 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/ha1/C (HA_305)
                                                          0.00       2.03 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/U1/ZN (OR2_X2)
                                                          0.05       2.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/C (FA_153)
                                                          0.00       2.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/CIN (FA_152)
                                                          0.00       2.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/ha1/B (HA_303)
                                                          0.00       2.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.13 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/ha1/C (HA_303)
                                                          0.00       2.13 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/U1/ZN (OR2_X2)
                                                          0.05       2.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/C (FA_152)
                                                          0.00       2.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/CIN (FA_151)
                                                          0.00       2.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/ha1/B (HA_301)
                                                          0.00       2.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.22 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/ha1/C (HA_301)
                                                          0.00       2.22 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/U1/ZN (OR2_X2)
                                                          0.05       2.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/C (FA_151)
                                                          0.00       2.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/CIN (FA_150)
                                                          0.00       2.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/ha1/B (HA_299)
                                                          0.00       2.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.31 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/ha1/C (HA_299)
                                                          0.00       2.31 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/U1/ZN (OR2_X2)
                                                          0.05       2.37 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/C (FA_150)
                                                          0.00       2.37 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/CIN (FA_149)
                                                          0.00       2.37 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/ha1/B (HA_297)
                                                          0.00       2.37 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.41 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/ha1/C (HA_297)
                                                          0.00       2.41 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/U1/ZN (OR2_X2)
                                                          0.05       2.46 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/C (FA_149)
                                                          0.00       2.46 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/CIN (FA_148)
                                                          0.00       2.46 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/ha1/B (HA_295)
                                                          0.00       2.46 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.50 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/ha1/C (HA_295)
                                                          0.00       2.50 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/U1/ZN (OR2_X2)
                                                          0.05       2.55 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/C (FA_148)
                                                          0.00       2.55 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/CIN (FA_147)
                                                          0.00       2.55 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/ha1/B (HA_293)
                                                          0.00       2.55 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.59 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/ha1/C (HA_293)
                                                          0.00       2.59 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/U1/ZN (OR2_X2)
                                                          0.05       2.65 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/C (FA_147)
                                                          0.00       2.65 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/CIN (FA_146)
                                                          0.00       2.65 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/ha1/B (HA_291)
                                                          0.00       2.65 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.68 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/ha1/C (HA_291)
                                                          0.00       2.68 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/U1/ZN (OR2_X2)
                                                          0.05       2.74 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/C (FA_146)
                                                          0.00       2.74 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/CIN (FA_145)
                                                          0.00       2.74 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/ha1/B (HA_289)
                                                          0.00       2.74 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.78 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/ha1/C (HA_289)
                                                          0.00       2.78 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/U1/ZN (OR2_X2)
                                                          0.05       2.83 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/C (FA_145)
                                                          0.00       2.83 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/CIN (FA_144)
                                                          0.00       2.83 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/ha1/B (HA_287)
                                                          0.00       2.83 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.87 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/ha1/C (HA_287)
                                                          0.00       2.87 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/U1/ZN (OR2_X2)
                                                          0.05       2.92 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/C (FA_144)
                                                          0.00       2.92 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/CIN (FA_143)
                                                          0.00       2.92 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/ha1/B (HA_285)
                                                          0.00       2.92 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.96 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/ha1/C (HA_285)
                                                          0.00       2.96 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/U1/ZN (OR2_X2)
                                                          0.05       3.02 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/C (FA_143)
                                                          0.00       3.02 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/CIN (FA_142)
                                                          0.00       3.02 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/ha1/B (HA_283)
                                                          0.00       3.02 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.06 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/ha1/C (HA_283)
                                                          0.00       3.06 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/U1/ZN (OR2_X2)
                                                          0.05       3.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/C (FA_142)
                                                          0.00       3.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/CIN (FA_141)
                                                          0.00       3.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/ha1/B (HA_281)
                                                          0.00       3.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.15 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/ha1/C (HA_281)
                                                          0.00       3.15 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/U1/ZN (OR2_X2)
                                                          0.05       3.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/C (FA_141)
                                                          0.00       3.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/CIN (FA_140)
                                                          0.00       3.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/ha1/B (HA_279)
                                                          0.00       3.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/ha1/U2/ZN (AND2_X1)
                                                          0.04       3.24 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/ha1/C (HA_279)
                                                          0.00       3.24 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/U1/ZN (OR2_X2)
                                                          0.05       3.30 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/C (FA_140)
                                                          0.00       3.30 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/CIN (FA_139)
                                                          0.00       3.30 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/ha1/B (HA_277)
                                                          0.00       3.30 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/ha1/U3/ZN (XNOR2_X1)
                                                          0.06       3.35 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/ha1/S (HA_277)
                                                          0.00       3.35 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/S (FA_139)
                                                          0.00       3.35 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/S[21] (RCA_OPERAND_SIZE24_0)
                                                          0.00       3.35 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U251/Z (MUX2_X2)            0.07       3.42 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/A[21] (RCA_OPERAND_SIZE24_3)
                                                          0.00       3.42 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/A (FA_91)
                                                          0.00       3.42 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha0/A (HA_182)
                                                          0.00       3.42 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha0/U3/ZN (NAND2_X1)
                                                          0.03       3.45 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha0/U5/ZN (NAND2_X1)
                                                          0.03       3.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha0/S (HA_182)
                                                          0.00       3.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha1/A (HA_181)
                                                          0.00       3.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha1/U4/ZN (AND2_X1)
                                                          0.04       3.52 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha1/C (HA_181)
                                                          0.00       3.52 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/U1/ZN (OR2_X1)
                                                          0.05       3.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/C (FA_91)
                                                          0.00       3.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/CIN (FA_90)
                                                          0.00       3.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/ha1/B (HA_179)
                                                          0.00       3.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.61 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/ha1/C (HA_179)
                                                          0.00       3.61 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/U1/ZN (OR2_X1)
                                                          0.05       3.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/C (FA_90)
                                                          0.00       3.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/CIN (FA_89)
                                                          0.00       3.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/ha1/B (HA_177)
                                                          0.00       3.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.70 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/ha1/C (HA_177)
                                                          0.00       3.70 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/U3/ZN (INV_X1)
                                                          0.02       3.72 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/U1/ZN (NAND2_X1)
                                                          0.03       3.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/C (FA_89)
                                                          0.00       3.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/C (RCA_OPERAND_SIZE24_3)
                                                          0.00       3.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U116/ZN (XNOR2_X1)          0.06       3.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/CIN (RCA_OPERAND_SIZE8_2)
                                                          0.00       3.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/CIN (FA_168)
                                                          0.00       3.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/ha1/B (HA_335)
                                                          0.00       3.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.85 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/ha1/C (HA_335)
                                                          0.00       3.85 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/U3/ZN (INV_X1)
                                                          0.02       3.88 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/U2/ZN (NAND2_X1)
                                                          0.03       3.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/C (FA_168)
                                                          0.00       3.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/CIN (FA_167)
                                                          0.00       3.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/ha1/B (HA_333)
                                                          0.00       3.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.94 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/ha1/C (HA_333)
                                                          0.00       3.94 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/U3/ZN (INV_X1)
                                                          0.02       3.96 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/U2/ZN (NAND2_X1)
                                                          0.03       3.99 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/C (FA_167)
                                                          0.00       3.99 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/CIN (FA_166)
                                                          0.00       3.99 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/ha1/B (HA_331)
                                                          0.00       3.99 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.03 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/ha1/C (HA_331)
                                                          0.00       4.03 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/U3/ZN (INV_X1)
                                                          0.02       4.05 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/U1/ZN (NAND2_X1)
                                                          0.03       4.08 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/C (FA_166)
                                                          0.00       4.08 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/CIN (FA_165)
                                                          0.00       4.08 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/ha1/B (HA_329)
                                                          0.00       4.08 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/ha1/C (HA_329)
                                                          0.00       4.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/U1/ZN (OR2_X1)
                                                          0.05       4.16 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/C (FA_165)
                                                          0.00       4.16 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/CIN (FA_164)
                                                          0.00       4.16 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/ha1/B (HA_327)
                                                          0.00       4.16 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/ha1/C (HA_327)
                                                          0.00       4.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/U3/ZN (INV_X1)
                                                          0.02       4.23 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/U1/ZN (NAND2_X1)
                                                          0.03       4.25 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/C (FA_164)
                                                          0.00       4.25 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/CIN (FA_163)
                                                          0.00       4.25 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/ha1/B (HA_325)
                                                          0.00       4.25 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.29 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/ha1/C (HA_325)
                                                          0.00       4.29 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/U3/ZN (INV_X1)
                                                          0.02       4.31 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/U1/ZN (NAND2_X1)
                                                          0.03       4.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/C (FA_163)
                                                          0.00       4.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/CIN (FA_162)
                                                          0.00       4.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/ha1/B (HA_323)
                                                          0.00       4.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.38 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/ha1/C (HA_323)
                                                          0.00       4.38 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/U1/ZN (OR2_X2)
                                                          0.05       4.43 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/C (FA_162)
                                                          0.00       4.43 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/CIN (FA_161)
                                                          0.00       4.43 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/ha1/B (HA_321)
                                                          0.00       4.43 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/ha1/U1/ZN (XNOR2_X1)
                                                          0.06       4.49 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/ha1/S (HA_321)
                                                          0.00       4.49 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/S (FA_161)
                                                          0.00       4.49 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/S[7] (RCA_OPERAND_SIZE8_2)
                                                          0.00       4.49 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U123/ZN (AND2_X2)           0.08       4.57 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U489/ZN (OAI21_X1)          0.04       4.61 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/RESULT[5] (FP_ADD_SUB_MANTISSA_SIZE23_EXPONENT_SIZE8)
                                                          0.00       4.61 f
  DP0/EXE_STAGE/EX_FPU/U127/ZN (AOI21_X1)                 0.04       4.65 r
  DP0/EXE_STAGE/EX_FPU/U128/ZN (INV_X1)                   0.02       4.67 f
  DP0/EXE_STAGE/EX_FPU/O[5] (FPU_OPERAND_SIZE32)          0.00       4.67 f
  DP0/EXE_STAGE/U77/Z (MUX2_X1)                           0.07       4.74 f
  DP0/EXE_STAGE/EX_OUT[5] (EXECUTE)                       0.00       4.74 f
  DP0/U175/ZN (NAND2_X1)                                  0.03       4.77 r
  DP0/U176/ZN (NAND2_X1)                                  0.03       4.80 f
  DP0/DEC_STAGE/FORWARD_VALUE1[5] (DECODE)                0.00       4.80 f
  DP0/DEC_STAGE/U106/ZN (NAND2_X1)                        0.03       4.82 r
  DP0/DEC_STAGE/U108/ZN (NAND2_X1)                        0.03       4.85 f
  DP0/DEC_STAGE/ZD/A[5] (ZERO_DETECTOR_NBIT32)            0.00       4.85 f
  DP0/DEC_STAGE/ZD/U11/ZN (NOR3_X1)                       0.06       4.91 r
  DP0/DEC_STAGE/ZD/U10/ZN (AND4_X1)                       0.07       4.98 r
  DP0/DEC_STAGE/ZD/U2/ZN (AND3_X2)                        0.06       5.04 r
  DP0/DEC_STAGE/ZD/Z (ZERO_DETECTOR_NBIT32)               0.00       5.04 r
  DP0/DEC_STAGE/U72/ZN (XNOR2_X1)                         0.07       5.10 r
  DP0/DEC_STAGE/U13/ZN (NAND2_X1)                         0.04       5.14 f
  DP0/DEC_STAGE/U14/ZN (NAND2_X1)                         0.03       5.17 r
  DP0/DEC_STAGE/U8/ZN (AND3_X1)                           0.07       5.24 r
  DP0/DEC_STAGE/U579/Z (MUX2_X1)                          0.08       5.33 f
  DP0/DEC_STAGE/REG_A[19] (DECODE)                        0.00       5.33 f
  DP0/DEC_REG_A_PIPELINE/DIN[19] (REG_N_N32_7)            0.00       5.33 f
  DP0/DEC_REG_A_PIPELINE/FF_i_19/DIN (FF_205)             0.00       5.33 f
  DP0/DEC_REG_A_PIPELINE/FF_i_19/U3/ZN (NAND2_X1)         0.03       5.35 r
  DP0/DEC_REG_A_PIPELINE/FF_i_19/U7/ZN (NAND2_X1)         0.02       5.38 f
  DP0/DEC_REG_A_PIPELINE/FF_i_19/DOUT_reg/D (DFF_X1)      0.01       5.39 f
  data arrival time                                                  5.39

  clock CLK (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  DP0/DEC_REG_A_PIPELINE/FF_i_19/DOUT_reg/CK (DFF_X1)     0.00       1.00 r
  library setup time                                     -0.04       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -5.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.43


  Startpoint: DP0/DEC_REG_A_PIPELINE/FF_i_23/DOUT_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: DP0/DEC_REG_A_PIPELINE/FF_i_31/DOUT_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DLX                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DP0/DEC_REG_A_PIPELINE/FF_i_23/DOUT_reg/CK (DFF_X2)     0.00 #     0.00 r
  DP0/DEC_REG_A_PIPELINE/FF_i_23/DOUT_reg/Q (DFF_X2)      0.10       0.10 f
  DP0/DEC_REG_A_PIPELINE/FF_i_23/DOUT (FF_201)            0.00       0.10 f
  DP0/DEC_REG_A_PIPELINE/DOUT[23] (REG_N_N32_7)           0.00       0.10 f
  DP0/EXE_STAGE/R1[23] (EXECUTE)                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/F1[23] (FPU_OPERAND_SIZE32)        0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXPONENT1[0] (FP_ADD_SUB_MANTISSA_SIZE23_EXPONENT_SIZE8)
                                                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/A[0] (RCA_OPERAND_SIZE8_0)
                                                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/A (FA_176)
                                                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha0/A (HA_352)
                                                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha0/U1/Z (XOR2_X1)
                                                          0.08       0.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha0/S (HA_352)
                                                          0.00       0.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha1/A (HA_351)
                                                          0.00       0.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.22 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha1/C (HA_351)
                                                          0.00       0.22 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/U1/ZN (OR2_X1)
                                                          0.05       0.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/C (FA_176)
                                                          0.00       0.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/CIN (FA_175)
                                                          0.00       0.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/ha1/B (HA_349)
                                                          0.00       0.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.31 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/ha1/C (HA_349)
                                                          0.00       0.31 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/U1/ZN (OR2_X1)
                                                          0.05       0.36 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/C (FA_175)
                                                          0.00       0.36 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/CIN (FA_174)
                                                          0.00       0.36 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/ha1/B (HA_347)
                                                          0.00       0.36 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.40 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/ha1/C (HA_347)
                                                          0.00       0.40 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/U1/ZN (OR2_X1)
                                                          0.05       0.45 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/C (FA_174)
                                                          0.00       0.45 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/CIN (FA_173)
                                                          0.00       0.45 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/ha1/B (HA_345)
                                                          0.00       0.45 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.49 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/ha1/C (HA_345)
                                                          0.00       0.49 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/U1/ZN (OR2_X1)
                                                          0.05       0.54 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/C (FA_173)
                                                          0.00       0.54 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/CIN (FA_172)
                                                          0.00       0.54 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/ha1/B (HA_343)
                                                          0.00       0.54 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.58 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/ha1/C (HA_343)
                                                          0.00       0.58 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/U3/ZN (INV_X1)
                                                          0.02       0.60 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/U2/ZN (NAND2_X1)
                                                          0.03       0.63 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/C (FA_172)
                                                          0.00       0.63 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/CIN (FA_171)
                                                          0.00       0.63 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/ha1/B (HA_341)
                                                          0.00       0.63 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/ha1/C (HA_341)
                                                          0.00       0.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/U3/ZN (INV_X1)
                                                          0.02       0.69 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/U1/ZN (NAND2_X1)
                                                          0.03       0.71 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/C (FA_171)
                                                          0.00       0.71 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/CIN (FA_170)
                                                          0.00       0.71 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/ha1/B (HA_339)
                                                          0.00       0.71 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/ha1/C (HA_339)
                                                          0.00       0.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/U3/ZN (INV_X1)
                                                          0.02       0.78 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/U1/ZN (NAND2_X1)
                                                          0.03       0.80 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/C (FA_170)
                                                          0.00       0.80 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/CIN (FA_169)
                                                          0.00       0.80 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/ha1/B (HA_337)
                                                          0.00       0.80 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/ha1/U2/ZN (AND2_X1)
                                                          0.04       0.84 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/ha1/C (HA_337)
                                                          0.00       0.84 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/U1/ZN (OR2_X2)
                                                          0.06       0.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/C (FA_169)
                                                          0.00       0.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/C (RCA_OPERAND_SIZE8_0)
                                                          0.00       0.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U59/ZN (INV_X1)             0.05       0.95 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U546/ZN (NAND2_X1)          0.04       0.99 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U443/ZN (NAND2_X1)          0.05       1.04 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U298/ZN (NAND2_X1)          0.05       1.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U257/ZN (AOI21_X1)          0.07       1.15 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U227/ZN (NOR2_X1)           0.03       1.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U226/ZN (NAND2_X1)          0.03       1.20 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U204/ZN (AOI22_X1)          0.03       1.24 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U184/ZN (AND3_X2)           0.04       1.28 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/A[0] (RCA_OPERAND_SIZE24_0)
                                                          0.00       1.28 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/A (FA_160)
                                                          0.00       1.28 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha0/A (HA_320)
                                                          0.00       1.28 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha0/U2/ZN (XNOR2_X1)
                                                          0.06       1.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha0/S (HA_320)
                                                          0.00       1.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha1/A (HA_319)
                                                          0.00       1.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.38 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha1/C (HA_319)
                                                          0.00       1.38 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/U1/ZN (OR2_X2)
                                                          0.05       1.44 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/C (FA_160)
                                                          0.00       1.44 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/CIN (FA_159)
                                                          0.00       1.44 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/ha1/B (HA_317)
                                                          0.00       1.44 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/ha1/C (HA_317)
                                                          0.00       1.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/U1/ZN (OR2_X2)
                                                          0.05       1.53 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/C (FA_159)
                                                          0.00       1.53 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/CIN (FA_158)
                                                          0.00       1.53 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/ha1/B (HA_315)
                                                          0.00       1.53 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/ha1/C (HA_315)
                                                          0.00       1.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/U1/ZN (OR2_X2)
                                                          0.05       1.62 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/C (FA_158)
                                                          0.00       1.62 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/CIN (FA_157)
                                                          0.00       1.62 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/ha1/B (HA_313)
                                                          0.00       1.62 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/ha1/C (HA_313)
                                                          0.00       1.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/U1/ZN (OR2_X2)
                                                          0.05       1.72 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/C (FA_157)
                                                          0.00       1.72 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/CIN (FA_156)
                                                          0.00       1.72 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/ha1/B (HA_311)
                                                          0.00       1.72 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/ha1/C (HA_311)
                                                          0.00       1.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/U1/ZN (OR2_X2)
                                                          0.05       1.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/C (FA_156)
                                                          0.00       1.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/CIN (FA_155)
                                                          0.00       1.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/ha1/B (HA_309)
                                                          0.00       1.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.85 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/ha1/C (HA_309)
                                                          0.00       1.85 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/U1/ZN (OR2_X2)
                                                          0.05       1.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/C (FA_155)
                                                          0.00       1.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/CIN (FA_154)
                                                          0.00       1.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/ha1/B (HA_307)
                                                          0.00       1.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.94 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/ha1/C (HA_307)
                                                          0.00       1.94 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/U1/ZN (OR2_X2)
                                                          0.05       2.00 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/C (FA_154)
                                                          0.00       2.00 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/CIN (FA_153)
                                                          0.00       2.00 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/ha1/B (HA_305)
                                                          0.00       2.00 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.03 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/ha1/C (HA_305)
                                                          0.00       2.03 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/U1/ZN (OR2_X2)
                                                          0.05       2.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/C (FA_153)
                                                          0.00       2.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/CIN (FA_152)
                                                          0.00       2.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/ha1/B (HA_303)
                                                          0.00       2.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.13 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/ha1/C (HA_303)
                                                          0.00       2.13 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/U1/ZN (OR2_X2)
                                                          0.05       2.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/C (FA_152)
                                                          0.00       2.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/CIN (FA_151)
                                                          0.00       2.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/ha1/B (HA_301)
                                                          0.00       2.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.22 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/ha1/C (HA_301)
                                                          0.00       2.22 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/U1/ZN (OR2_X2)
                                                          0.05       2.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/C (FA_151)
                                                          0.00       2.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/CIN (FA_150)
                                                          0.00       2.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/ha1/B (HA_299)
                                                          0.00       2.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.31 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/ha1/C (HA_299)
                                                          0.00       2.31 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/U1/ZN (OR2_X2)
                                                          0.05       2.37 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/C (FA_150)
                                                          0.00       2.37 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/CIN (FA_149)
                                                          0.00       2.37 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/ha1/B (HA_297)
                                                          0.00       2.37 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.41 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/ha1/C (HA_297)
                                                          0.00       2.41 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/U1/ZN (OR2_X2)
                                                          0.05       2.46 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/C (FA_149)
                                                          0.00       2.46 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/CIN (FA_148)
                                                          0.00       2.46 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/ha1/B (HA_295)
                                                          0.00       2.46 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.50 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/ha1/C (HA_295)
                                                          0.00       2.50 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/U1/ZN (OR2_X2)
                                                          0.05       2.55 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/C (FA_148)
                                                          0.00       2.55 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/CIN (FA_147)
                                                          0.00       2.55 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/ha1/B (HA_293)
                                                          0.00       2.55 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.59 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/ha1/C (HA_293)
                                                          0.00       2.59 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/U1/ZN (OR2_X2)
                                                          0.05       2.65 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/C (FA_147)
                                                          0.00       2.65 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/CIN (FA_146)
                                                          0.00       2.65 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/ha1/B (HA_291)
                                                          0.00       2.65 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.68 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/ha1/C (HA_291)
                                                          0.00       2.68 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/U1/ZN (OR2_X2)
                                                          0.05       2.74 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/C (FA_146)
                                                          0.00       2.74 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/CIN (FA_145)
                                                          0.00       2.74 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/ha1/B (HA_289)
                                                          0.00       2.74 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.78 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/ha1/C (HA_289)
                                                          0.00       2.78 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/U1/ZN (OR2_X2)
                                                          0.05       2.83 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/C (FA_145)
                                                          0.00       2.83 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/CIN (FA_144)
                                                          0.00       2.83 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/ha1/B (HA_287)
                                                          0.00       2.83 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.87 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/ha1/C (HA_287)
                                                          0.00       2.87 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/U1/ZN (OR2_X2)
                                                          0.05       2.92 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/C (FA_144)
                                                          0.00       2.92 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/CIN (FA_143)
                                                          0.00       2.92 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/ha1/B (HA_285)
                                                          0.00       2.92 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.96 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/ha1/C (HA_285)
                                                          0.00       2.96 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/U1/ZN (OR2_X2)
                                                          0.05       3.02 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/C (FA_143)
                                                          0.00       3.02 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/CIN (FA_142)
                                                          0.00       3.02 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/ha1/B (HA_283)
                                                          0.00       3.02 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.06 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/ha1/C (HA_283)
                                                          0.00       3.06 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/U1/ZN (OR2_X2)
                                                          0.05       3.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/C (FA_142)
                                                          0.00       3.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/CIN (FA_141)
                                                          0.00       3.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/ha1/B (HA_281)
                                                          0.00       3.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.15 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/ha1/C (HA_281)
                                                          0.00       3.15 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/U1/ZN (OR2_X2)
                                                          0.05       3.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/C (FA_141)
                                                          0.00       3.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/CIN (FA_140)
                                                          0.00       3.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/ha1/B (HA_279)
                                                          0.00       3.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/ha1/U2/ZN (AND2_X1)
                                                          0.04       3.24 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/ha1/C (HA_279)
                                                          0.00       3.24 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/U1/ZN (OR2_X2)
                                                          0.05       3.30 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/C (FA_140)
                                                          0.00       3.30 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/CIN (FA_139)
                                                          0.00       3.30 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/ha1/B (HA_277)
                                                          0.00       3.30 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/ha1/U3/ZN (XNOR2_X1)
                                                          0.06       3.35 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/ha1/S (HA_277)
                                                          0.00       3.35 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/S (FA_139)
                                                          0.00       3.35 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/S[21] (RCA_OPERAND_SIZE24_0)
                                                          0.00       3.35 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U251/Z (MUX2_X2)            0.07       3.42 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/A[21] (RCA_OPERAND_SIZE24_3)
                                                          0.00       3.42 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/A (FA_91)
                                                          0.00       3.42 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha0/A (HA_182)
                                                          0.00       3.42 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha0/U3/ZN (NAND2_X1)
                                                          0.03       3.45 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha0/U5/ZN (NAND2_X1)
                                                          0.03       3.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha0/S (HA_182)
                                                          0.00       3.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha1/A (HA_181)
                                                          0.00       3.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha1/U4/ZN (AND2_X1)
                                                          0.04       3.52 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha1/C (HA_181)
                                                          0.00       3.52 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/U1/ZN (OR2_X1)
                                                          0.05       3.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/C (FA_91)
                                                          0.00       3.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/CIN (FA_90)
                                                          0.00       3.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/ha1/B (HA_179)
                                                          0.00       3.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.61 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/ha1/C (HA_179)
                                                          0.00       3.61 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/U1/ZN (OR2_X1)
                                                          0.05       3.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/C (FA_90)
                                                          0.00       3.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/CIN (FA_89)
                                                          0.00       3.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/ha1/B (HA_177)
                                                          0.00       3.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.70 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/ha1/C (HA_177)
                                                          0.00       3.70 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/U3/ZN (INV_X1)
                                                          0.02       3.72 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/U1/ZN (NAND2_X1)
                                                          0.03       3.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/C (FA_89)
                                                          0.00       3.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/C (RCA_OPERAND_SIZE24_3)
                                                          0.00       3.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U116/ZN (XNOR2_X1)          0.06       3.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/CIN (RCA_OPERAND_SIZE8_2)
                                                          0.00       3.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/CIN (FA_168)
                                                          0.00       3.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/ha1/B (HA_335)
                                                          0.00       3.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.85 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/ha1/C (HA_335)
                                                          0.00       3.85 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/U3/ZN (INV_X1)
                                                          0.02       3.88 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/U2/ZN (NAND2_X1)
                                                          0.03       3.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/C (FA_168)
                                                          0.00       3.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/CIN (FA_167)
                                                          0.00       3.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/ha1/B (HA_333)
                                                          0.00       3.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.94 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/ha1/C (HA_333)
                                                          0.00       3.94 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/U3/ZN (INV_X1)
                                                          0.02       3.96 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/U2/ZN (NAND2_X1)
                                                          0.03       3.99 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/C (FA_167)
                                                          0.00       3.99 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/CIN (FA_166)
                                                          0.00       3.99 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/ha1/B (HA_331)
                                                          0.00       3.99 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.03 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/ha1/C (HA_331)
                                                          0.00       4.03 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/U3/ZN (INV_X1)
                                                          0.02       4.05 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/U1/ZN (NAND2_X1)
                                                          0.03       4.08 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/C (FA_166)
                                                          0.00       4.08 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/CIN (FA_165)
                                                          0.00       4.08 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/ha1/B (HA_329)
                                                          0.00       4.08 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/ha1/C (HA_329)
                                                          0.00       4.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/U1/ZN (OR2_X1)
                                                          0.05       4.16 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/C (FA_165)
                                                          0.00       4.16 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/CIN (FA_164)
                                                          0.00       4.16 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/ha1/B (HA_327)
                                                          0.00       4.16 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/ha1/C (HA_327)
                                                          0.00       4.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/U3/ZN (INV_X1)
                                                          0.02       4.23 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/U1/ZN (NAND2_X1)
                                                          0.03       4.25 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/C (FA_164)
                                                          0.00       4.25 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/CIN (FA_163)
                                                          0.00       4.25 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/ha1/B (HA_325)
                                                          0.00       4.25 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.29 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/ha1/C (HA_325)
                                                          0.00       4.29 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/U3/ZN (INV_X1)
                                                          0.02       4.31 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/U1/ZN (NAND2_X1)
                                                          0.03       4.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/C (FA_163)
                                                          0.00       4.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/CIN (FA_162)
                                                          0.00       4.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/ha1/B (HA_323)
                                                          0.00       4.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.38 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/ha1/C (HA_323)
                                                          0.00       4.38 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/U1/ZN (OR2_X2)
                                                          0.05       4.43 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/C (FA_162)
                                                          0.00       4.43 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/CIN (FA_161)
                                                          0.00       4.43 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/ha1/B (HA_321)
                                                          0.00       4.43 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/ha1/U1/ZN (XNOR2_X1)
                                                          0.06       4.49 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/ha1/S (HA_321)
                                                          0.00       4.49 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/S (FA_161)
                                                          0.00       4.49 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/S[7] (RCA_OPERAND_SIZE8_2)
                                                          0.00       4.49 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U123/ZN (AND2_X2)           0.08       4.57 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U489/ZN (OAI21_X1)          0.04       4.61 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/RESULT[5] (FP_ADD_SUB_MANTISSA_SIZE23_EXPONENT_SIZE8)
                                                          0.00       4.61 f
  DP0/EXE_STAGE/EX_FPU/U127/ZN (AOI21_X1)                 0.04       4.65 r
  DP0/EXE_STAGE/EX_FPU/U128/ZN (INV_X1)                   0.02       4.67 f
  DP0/EXE_STAGE/EX_FPU/O[5] (FPU_OPERAND_SIZE32)          0.00       4.67 f
  DP0/EXE_STAGE/U77/Z (MUX2_X1)                           0.07       4.74 f
  DP0/EXE_STAGE/EX_OUT[5] (EXECUTE)                       0.00       4.74 f
  DP0/U175/ZN (NAND2_X1)                                  0.03       4.77 r
  DP0/U176/ZN (NAND2_X1)                                  0.03       4.80 f
  DP0/DEC_STAGE/FORWARD_VALUE1[5] (DECODE)                0.00       4.80 f
  DP0/DEC_STAGE/U106/ZN (NAND2_X1)                        0.03       4.82 r
  DP0/DEC_STAGE/U108/ZN (NAND2_X1)                        0.03       4.85 f
  DP0/DEC_STAGE/ZD/A[5] (ZERO_DETECTOR_NBIT32)            0.00       4.85 f
  DP0/DEC_STAGE/ZD/U11/ZN (NOR3_X1)                       0.06       4.91 r
  DP0/DEC_STAGE/ZD/U10/ZN (AND4_X1)                       0.07       4.98 r
  DP0/DEC_STAGE/ZD/U2/ZN (AND3_X2)                        0.06       5.04 r
  DP0/DEC_STAGE/ZD/Z (ZERO_DETECTOR_NBIT32)               0.00       5.04 r
  DP0/DEC_STAGE/U72/ZN (XNOR2_X1)                         0.07       5.10 r
  DP0/DEC_STAGE/U13/ZN (NAND2_X1)                         0.04       5.14 f
  DP0/DEC_STAGE/U14/ZN (NAND2_X1)                         0.03       5.17 r
  DP0/DEC_STAGE/U8/ZN (AND3_X1)                           0.07       5.24 r
  DP0/DEC_STAGE/U63/Z (MUX2_X1)                           0.08       5.33 f
  DP0/DEC_STAGE/REG_A[31] (DECODE)                        0.00       5.33 f
  DP0/DEC_REG_A_PIPELINE/DIN[31] (REG_N_N32_7)            0.00       5.33 f
  DP0/DEC_REG_A_PIPELINE/FF_i_31/DIN (FF_193)             0.00       5.33 f
  DP0/DEC_REG_A_PIPELINE/FF_i_31/U3/ZN (NAND2_X1)         0.03       5.35 r
  DP0/DEC_REG_A_PIPELINE/FF_i_31/U7/ZN (NAND2_X1)         0.02       5.38 f
  DP0/DEC_REG_A_PIPELINE/FF_i_31/DOUT_reg/D (DFF_X1)      0.01       5.39 f
  data arrival time                                                  5.39

  clock CLK (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  DP0/DEC_REG_A_PIPELINE/FF_i_31/DOUT_reg/CK (DFF_X1)     0.00       1.00 r
  library setup time                                     -0.04       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -5.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.43


  Startpoint: DP0/DEC_REG_A_PIPELINE/FF_i_23/DOUT_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: DP0/DEC_REG_A_PIPELINE/FF_i_31/DOUT_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DLX                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DP0/DEC_REG_A_PIPELINE/FF_i_23/DOUT_reg/CK (DFF_X2)     0.00 #     0.00 r
  DP0/DEC_REG_A_PIPELINE/FF_i_23/DOUT_reg/Q (DFF_X2)      0.10       0.10 f
  DP0/DEC_REG_A_PIPELINE/FF_i_23/DOUT (FF_201)            0.00       0.10 f
  DP0/DEC_REG_A_PIPELINE/DOUT[23] (REG_N_N32_7)           0.00       0.10 f
  DP0/EXE_STAGE/R1[23] (EXECUTE)                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/F1[23] (FPU_OPERAND_SIZE32)        0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXPONENT1[0] (FP_ADD_SUB_MANTISSA_SIZE23_EXPONENT_SIZE8)
                                                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/A[0] (RCA_OPERAND_SIZE8_0)
                                                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/A (FA_176)
                                                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha0/A (HA_352)
                                                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha0/U1/Z (XOR2_X1)
                                                          0.08       0.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha0/S (HA_352)
                                                          0.00       0.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha1/A (HA_351)
                                                          0.00       0.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.22 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha1/C (HA_351)
                                                          0.00       0.22 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/U1/ZN (OR2_X1)
                                                          0.05       0.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/C (FA_176)
                                                          0.00       0.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/CIN (FA_175)
                                                          0.00       0.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/ha1/B (HA_349)
                                                          0.00       0.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.31 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/ha1/C (HA_349)
                                                          0.00       0.31 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/U1/ZN (OR2_X1)
                                                          0.05       0.36 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/C (FA_175)
                                                          0.00       0.36 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/CIN (FA_174)
                                                          0.00       0.36 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/ha1/B (HA_347)
                                                          0.00       0.36 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.40 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/ha1/C (HA_347)
                                                          0.00       0.40 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/U1/ZN (OR2_X1)
                                                          0.05       0.45 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/C (FA_174)
                                                          0.00       0.45 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/CIN (FA_173)
                                                          0.00       0.45 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/ha1/B (HA_345)
                                                          0.00       0.45 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.49 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/ha1/C (HA_345)
                                                          0.00       0.49 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/U1/ZN (OR2_X1)
                                                          0.05       0.54 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/C (FA_173)
                                                          0.00       0.54 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/CIN (FA_172)
                                                          0.00       0.54 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/ha1/B (HA_343)
                                                          0.00       0.54 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.58 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/ha1/C (HA_343)
                                                          0.00       0.58 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/U3/ZN (INV_X1)
                                                          0.02       0.60 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/U2/ZN (NAND2_X1)
                                                          0.03       0.63 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/C (FA_172)
                                                          0.00       0.63 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/CIN (FA_171)
                                                          0.00       0.63 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/ha1/B (HA_341)
                                                          0.00       0.63 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/ha1/C (HA_341)
                                                          0.00       0.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/U3/ZN (INV_X1)
                                                          0.02       0.69 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/U1/ZN (NAND2_X1)
                                                          0.03       0.71 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/C (FA_171)
                                                          0.00       0.71 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/CIN (FA_170)
                                                          0.00       0.71 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/ha1/B (HA_339)
                                                          0.00       0.71 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/ha1/C (HA_339)
                                                          0.00       0.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/U3/ZN (INV_X1)
                                                          0.02       0.78 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/U1/ZN (NAND2_X1)
                                                          0.03       0.80 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/C (FA_170)
                                                          0.00       0.80 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/CIN (FA_169)
                                                          0.00       0.80 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/ha1/B (HA_337)
                                                          0.00       0.80 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/ha1/U2/ZN (AND2_X1)
                                                          0.04       0.84 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/ha1/C (HA_337)
                                                          0.00       0.84 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/U1/ZN (OR2_X2)
                                                          0.06       0.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/C (FA_169)
                                                          0.00       0.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/C (RCA_OPERAND_SIZE8_0)
                                                          0.00       0.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U58/ZN (INV_X1)             0.04       0.94 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U57/ZN (NAND2_X1)           0.04       0.98 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U163/ZN (INV_X1)            0.04       1.02 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U165/ZN (AND2_X1)           0.05       1.07 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U231/ZN (NOR3_X1)           0.03       1.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U230/ZN (OAI22_X1)          0.05       1.15 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U228/ZN (INV_X1)            0.03       1.17 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U226/ZN (NAND2_X1)          0.03       1.20 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U204/ZN (AOI22_X1)          0.03       1.24 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U184/ZN (AND3_X2)           0.04       1.28 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/A[0] (RCA_OPERAND_SIZE24_0)
                                                          0.00       1.28 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/A (FA_160)
                                                          0.00       1.28 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha0/A (HA_320)
                                                          0.00       1.28 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha0/U2/ZN (XNOR2_X1)
                                                          0.06       1.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha0/S (HA_320)
                                                          0.00       1.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha1/A (HA_319)
                                                          0.00       1.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.38 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha1/C (HA_319)
                                                          0.00       1.38 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/U1/ZN (OR2_X2)
                                                          0.05       1.44 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/C (FA_160)
                                                          0.00       1.44 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/CIN (FA_159)
                                                          0.00       1.44 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/ha1/B (HA_317)
                                                          0.00       1.44 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/ha1/C (HA_317)
                                                          0.00       1.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/U1/ZN (OR2_X2)
                                                          0.05       1.53 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/C (FA_159)
                                                          0.00       1.53 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/CIN (FA_158)
                                                          0.00       1.53 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/ha1/B (HA_315)
                                                          0.00       1.53 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/ha1/C (HA_315)
                                                          0.00       1.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/U1/ZN (OR2_X2)
                                                          0.05       1.62 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/C (FA_158)
                                                          0.00       1.62 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/CIN (FA_157)
                                                          0.00       1.62 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/ha1/B (HA_313)
                                                          0.00       1.62 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/ha1/C (HA_313)
                                                          0.00       1.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/U1/ZN (OR2_X2)
                                                          0.05       1.72 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/C (FA_157)
                                                          0.00       1.72 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/CIN (FA_156)
                                                          0.00       1.72 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/ha1/B (HA_311)
                                                          0.00       1.72 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/ha1/C (HA_311)
                                                          0.00       1.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/U1/ZN (OR2_X2)
                                                          0.05       1.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/C (FA_156)
                                                          0.00       1.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/CIN (FA_155)
                                                          0.00       1.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/ha1/B (HA_309)
                                                          0.00       1.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.85 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/ha1/C (HA_309)
                                                          0.00       1.85 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/U1/ZN (OR2_X2)
                                                          0.05       1.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/C (FA_155)
                                                          0.00       1.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/CIN (FA_154)
                                                          0.00       1.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/ha1/B (HA_307)
                                                          0.00       1.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.94 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/ha1/C (HA_307)
                                                          0.00       1.94 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/U1/ZN (OR2_X2)
                                                          0.05       2.00 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/C (FA_154)
                                                          0.00       2.00 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/CIN (FA_153)
                                                          0.00       2.00 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/ha1/B (HA_305)
                                                          0.00       2.00 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.03 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/ha1/C (HA_305)
                                                          0.00       2.03 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/U1/ZN (OR2_X2)
                                                          0.05       2.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/C (FA_153)
                                                          0.00       2.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/CIN (FA_152)
                                                          0.00       2.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/ha1/B (HA_303)
                                                          0.00       2.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.13 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/ha1/C (HA_303)
                                                          0.00       2.13 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/U1/ZN (OR2_X2)
                                                          0.05       2.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/C (FA_152)
                                                          0.00       2.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/CIN (FA_151)
                                                          0.00       2.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/ha1/B (HA_301)
                                                          0.00       2.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.22 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/ha1/C (HA_301)
                                                          0.00       2.22 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/U1/ZN (OR2_X2)
                                                          0.05       2.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/C (FA_151)
                                                          0.00       2.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/CIN (FA_150)
                                                          0.00       2.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/ha1/B (HA_299)
                                                          0.00       2.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.31 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/ha1/C (HA_299)
                                                          0.00       2.31 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/U1/ZN (OR2_X2)
                                                          0.05       2.37 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/C (FA_150)
                                                          0.00       2.37 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/CIN (FA_149)
                                                          0.00       2.37 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/ha1/B (HA_297)
                                                          0.00       2.37 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.41 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/ha1/C (HA_297)
                                                          0.00       2.41 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/U1/ZN (OR2_X2)
                                                          0.05       2.46 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/C (FA_149)
                                                          0.00       2.46 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/CIN (FA_148)
                                                          0.00       2.46 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/ha1/B (HA_295)
                                                          0.00       2.46 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.50 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/ha1/C (HA_295)
                                                          0.00       2.50 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/U1/ZN (OR2_X2)
                                                          0.05       2.55 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/C (FA_148)
                                                          0.00       2.55 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/CIN (FA_147)
                                                          0.00       2.55 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/ha1/B (HA_293)
                                                          0.00       2.55 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.59 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/ha1/C (HA_293)
                                                          0.00       2.59 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/U1/ZN (OR2_X2)
                                                          0.05       2.65 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/C (FA_147)
                                                          0.00       2.65 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/CIN (FA_146)
                                                          0.00       2.65 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/ha1/B (HA_291)
                                                          0.00       2.65 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.68 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/ha1/C (HA_291)
                                                          0.00       2.68 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/U1/ZN (OR2_X2)
                                                          0.05       2.74 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/C (FA_146)
                                                          0.00       2.74 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/CIN (FA_145)
                                                          0.00       2.74 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/ha1/B (HA_289)
                                                          0.00       2.74 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.78 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/ha1/C (HA_289)
                                                          0.00       2.78 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/U1/ZN (OR2_X2)
                                                          0.05       2.83 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/C (FA_145)
                                                          0.00       2.83 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/CIN (FA_144)
                                                          0.00       2.83 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/ha1/B (HA_287)
                                                          0.00       2.83 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.87 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/ha1/C (HA_287)
                                                          0.00       2.87 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/U1/ZN (OR2_X2)
                                                          0.05       2.92 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/C (FA_144)
                                                          0.00       2.92 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/CIN (FA_143)
                                                          0.00       2.92 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/ha1/B (HA_285)
                                                          0.00       2.92 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.96 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/ha1/C (HA_285)
                                                          0.00       2.96 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/U1/ZN (OR2_X2)
                                                          0.05       3.02 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/C (FA_143)
                                                          0.00       3.02 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/CIN (FA_142)
                                                          0.00       3.02 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/ha1/B (HA_283)
                                                          0.00       3.02 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.06 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/ha1/C (HA_283)
                                                          0.00       3.06 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/U1/ZN (OR2_X2)
                                                          0.05       3.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/C (FA_142)
                                                          0.00       3.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/CIN (FA_141)
                                                          0.00       3.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/ha1/B (HA_281)
                                                          0.00       3.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.15 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/ha1/C (HA_281)
                                                          0.00       3.15 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/U1/ZN (OR2_X2)
                                                          0.05       3.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/C (FA_141)
                                                          0.00       3.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/CIN (FA_140)
                                                          0.00       3.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/ha1/B (HA_279)
                                                          0.00       3.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/ha1/U2/ZN (AND2_X1)
                                                          0.04       3.24 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/ha1/C (HA_279)
                                                          0.00       3.24 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/U1/ZN (OR2_X2)
                                                          0.05       3.30 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/C (FA_140)
                                                          0.00       3.30 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/CIN (FA_139)
                                                          0.00       3.30 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/ha1/B (HA_277)
                                                          0.00       3.30 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/ha1/U3/ZN (XNOR2_X1)
                                                          0.06       3.35 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/ha1/S (HA_277)
                                                          0.00       3.35 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/S (FA_139)
                                                          0.00       3.35 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/S[21] (RCA_OPERAND_SIZE24_0)
                                                          0.00       3.35 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U251/Z (MUX2_X2)            0.07       3.42 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/A[21] (RCA_OPERAND_SIZE24_3)
                                                          0.00       3.42 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/A (FA_91)
                                                          0.00       3.42 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha0/A (HA_182)
                                                          0.00       3.42 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha0/U3/ZN (NAND2_X1)
                                                          0.03       3.45 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha0/U5/ZN (NAND2_X1)
                                                          0.03       3.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha0/S (HA_182)
                                                          0.00       3.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha1/A (HA_181)
                                                          0.00       3.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha1/U4/ZN (AND2_X1)
                                                          0.04       3.52 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha1/C (HA_181)
                                                          0.00       3.52 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/U1/ZN (OR2_X1)
                                                          0.05       3.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/C (FA_91)
                                                          0.00       3.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/CIN (FA_90)
                                                          0.00       3.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/ha1/B (HA_179)
                                                          0.00       3.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.61 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/ha1/C (HA_179)
                                                          0.00       3.61 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/U1/ZN (OR2_X1)
                                                          0.05       3.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/C (FA_90)
                                                          0.00       3.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/CIN (FA_89)
                                                          0.00       3.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/ha1/B (HA_177)
                                                          0.00       3.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.70 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/ha1/C (HA_177)
                                                          0.00       3.70 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/U3/ZN (INV_X1)
                                                          0.02       3.72 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/U1/ZN (NAND2_X1)
                                                          0.03       3.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/C (FA_89)
                                                          0.00       3.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/C (RCA_OPERAND_SIZE24_3)
                                                          0.00       3.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U116/ZN (XNOR2_X1)          0.06       3.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/CIN (RCA_OPERAND_SIZE8_2)
                                                          0.00       3.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/CIN (FA_168)
                                                          0.00       3.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/ha1/B (HA_335)
                                                          0.00       3.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.85 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/ha1/C (HA_335)
                                                          0.00       3.85 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/U3/ZN (INV_X1)
                                                          0.02       3.88 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/U2/ZN (NAND2_X1)
                                                          0.03       3.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/C (FA_168)
                                                          0.00       3.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/CIN (FA_167)
                                                          0.00       3.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/ha1/B (HA_333)
                                                          0.00       3.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.94 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/ha1/C (HA_333)
                                                          0.00       3.94 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/U3/ZN (INV_X1)
                                                          0.02       3.96 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/U2/ZN (NAND2_X1)
                                                          0.03       3.99 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/C (FA_167)
                                                          0.00       3.99 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/CIN (FA_166)
                                                          0.00       3.99 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/ha1/B (HA_331)
                                                          0.00       3.99 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.03 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/ha1/C (HA_331)
                                                          0.00       4.03 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/U3/ZN (INV_X1)
                                                          0.02       4.05 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/U1/ZN (NAND2_X1)
                                                          0.03       4.08 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/C (FA_166)
                                                          0.00       4.08 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/CIN (FA_165)
                                                          0.00       4.08 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/ha1/B (HA_329)
                                                          0.00       4.08 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/ha1/C (HA_329)
                                                          0.00       4.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/U1/ZN (OR2_X1)
                                                          0.05       4.16 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/C (FA_165)
                                                          0.00       4.16 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/CIN (FA_164)
                                                          0.00       4.16 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/ha1/B (HA_327)
                                                          0.00       4.16 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/ha1/C (HA_327)
                                                          0.00       4.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/U3/ZN (INV_X1)
                                                          0.02       4.23 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/U1/ZN (NAND2_X1)
                                                          0.03       4.25 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/C (FA_164)
                                                          0.00       4.25 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/CIN (FA_163)
                                                          0.00       4.25 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/ha1/B (HA_325)
                                                          0.00       4.25 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.29 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/ha1/C (HA_325)
                                                          0.00       4.29 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/U3/ZN (INV_X1)
                                                          0.02       4.31 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/U1/ZN (NAND2_X1)
                                                          0.03       4.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/C (FA_163)
                                                          0.00       4.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/CIN (FA_162)
                                                          0.00       4.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/ha1/B (HA_323)
                                                          0.00       4.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.38 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/ha1/C (HA_323)
                                                          0.00       4.38 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/U1/ZN (OR2_X2)
                                                          0.05       4.43 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/C (FA_162)
                                                          0.00       4.43 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/CIN (FA_161)
                                                          0.00       4.43 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/ha1/B (HA_321)
                                                          0.00       4.43 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/ha1/U1/ZN (XNOR2_X1)
                                                          0.06       4.49 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/ha1/S (HA_321)
                                                          0.00       4.49 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/S (FA_161)
                                                          0.00       4.49 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/S[7] (RCA_OPERAND_SIZE8_2)
                                                          0.00       4.49 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U123/ZN (AND2_X2)           0.08       4.57 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U489/ZN (OAI21_X1)          0.04       4.61 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/RESULT[5] (FP_ADD_SUB_MANTISSA_SIZE23_EXPONENT_SIZE8)
                                                          0.00       4.61 f
  DP0/EXE_STAGE/EX_FPU/U127/ZN (AOI21_X1)                 0.04       4.65 r
  DP0/EXE_STAGE/EX_FPU/U128/ZN (INV_X1)                   0.02       4.67 f
  DP0/EXE_STAGE/EX_FPU/O[5] (FPU_OPERAND_SIZE32)          0.00       4.67 f
  DP0/EXE_STAGE/U77/Z (MUX2_X1)                           0.07       4.74 f
  DP0/EXE_STAGE/EX_OUT[5] (EXECUTE)                       0.00       4.74 f
  DP0/U175/ZN (NAND2_X1)                                  0.03       4.77 r
  DP0/U176/ZN (NAND2_X1)                                  0.03       4.80 f
  DP0/DEC_STAGE/FORWARD_VALUE1[5] (DECODE)                0.00       4.80 f
  DP0/DEC_STAGE/U106/ZN (NAND2_X1)                        0.03       4.82 r
  DP0/DEC_STAGE/U108/ZN (NAND2_X1)                        0.03       4.85 f
  DP0/DEC_STAGE/ZD/A[5] (ZERO_DETECTOR_NBIT32)            0.00       4.85 f
  DP0/DEC_STAGE/ZD/U11/ZN (NOR3_X1)                       0.06       4.91 r
  DP0/DEC_STAGE/ZD/U10/ZN (AND4_X1)                       0.07       4.98 r
  DP0/DEC_STAGE/ZD/U2/ZN (AND3_X2)                        0.06       5.04 r
  DP0/DEC_STAGE/ZD/Z (ZERO_DETECTOR_NBIT32)               0.00       5.04 r
  DP0/DEC_STAGE/U72/ZN (XNOR2_X1)                         0.07       5.10 r
  DP0/DEC_STAGE/U13/ZN (NAND2_X1)                         0.04       5.14 f
  DP0/DEC_STAGE/U14/ZN (NAND2_X1)                         0.03       5.17 r
  DP0/DEC_STAGE/U8/ZN (AND3_X1)                           0.07       5.24 r
  DP0/DEC_STAGE/U63/Z (MUX2_X1)                           0.08       5.33 f
  DP0/DEC_STAGE/REG_A[31] (DECODE)                        0.00       5.33 f
  DP0/DEC_REG_A_PIPELINE/DIN[31] (REG_N_N32_7)            0.00       5.33 f
  DP0/DEC_REG_A_PIPELINE/FF_i_31/DIN (FF_193)             0.00       5.33 f
  DP0/DEC_REG_A_PIPELINE/FF_i_31/U3/ZN (NAND2_X1)         0.03       5.35 r
  DP0/DEC_REG_A_PIPELINE/FF_i_31/U7/ZN (NAND2_X1)         0.02       5.38 f
  DP0/DEC_REG_A_PIPELINE/FF_i_31/DOUT_reg/D (DFF_X1)      0.01       5.39 f
  data arrival time                                                  5.39

  clock CLK (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  DP0/DEC_REG_A_PIPELINE/FF_i_31/DOUT_reg/CK (DFF_X1)     0.00       1.00 r
  library setup time                                     -0.04       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -5.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.43


  Startpoint: DP0/DEC_REG_A_PIPELINE/FF_i_23/DOUT_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: DP0/DEC_REG_A_PIPELINE/FF_i_13/DOUT_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DLX                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DP0/DEC_REG_A_PIPELINE/FF_i_23/DOUT_reg/CK (DFF_X2)     0.00 #     0.00 r
  DP0/DEC_REG_A_PIPELINE/FF_i_23/DOUT_reg/Q (DFF_X2)      0.10       0.10 f
  DP0/DEC_REG_A_PIPELINE/FF_i_23/DOUT (FF_201)            0.00       0.10 f
  DP0/DEC_REG_A_PIPELINE/DOUT[23] (REG_N_N32_7)           0.00       0.10 f
  DP0/EXE_STAGE/R1[23] (EXECUTE)                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/F1[23] (FPU_OPERAND_SIZE32)        0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXPONENT1[0] (FP_ADD_SUB_MANTISSA_SIZE23_EXPONENT_SIZE8)
                                                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/A[0] (RCA_OPERAND_SIZE8_0)
                                                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/A (FA_176)
                                                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha0/A (HA_352)
                                                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha0/U1/Z (XOR2_X1)
                                                          0.08       0.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha0/S (HA_352)
                                                          0.00       0.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha1/A (HA_351)
                                                          0.00       0.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.22 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha1/C (HA_351)
                                                          0.00       0.22 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/U1/ZN (OR2_X1)
                                                          0.05       0.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/C (FA_176)
                                                          0.00       0.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/CIN (FA_175)
                                                          0.00       0.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/ha1/B (HA_349)
                                                          0.00       0.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.31 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/ha1/C (HA_349)
                                                          0.00       0.31 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/U1/ZN (OR2_X1)
                                                          0.05       0.36 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/C (FA_175)
                                                          0.00       0.36 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/CIN (FA_174)
                                                          0.00       0.36 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/ha1/B (HA_347)
                                                          0.00       0.36 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.40 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/ha1/C (HA_347)
                                                          0.00       0.40 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/U1/ZN (OR2_X1)
                                                          0.05       0.45 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/C (FA_174)
                                                          0.00       0.45 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/CIN (FA_173)
                                                          0.00       0.45 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/ha1/B (HA_345)
                                                          0.00       0.45 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.49 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/ha1/C (HA_345)
                                                          0.00       0.49 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/U1/ZN (OR2_X1)
                                                          0.05       0.54 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/C (FA_173)
                                                          0.00       0.54 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/CIN (FA_172)
                                                          0.00       0.54 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/ha1/B (HA_343)
                                                          0.00       0.54 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.58 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/ha1/C (HA_343)
                                                          0.00       0.58 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/U3/ZN (INV_X1)
                                                          0.02       0.60 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/U2/ZN (NAND2_X1)
                                                          0.03       0.63 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/C (FA_172)
                                                          0.00       0.63 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/CIN (FA_171)
                                                          0.00       0.63 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/ha1/B (HA_341)
                                                          0.00       0.63 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/ha1/C (HA_341)
                                                          0.00       0.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/U3/ZN (INV_X1)
                                                          0.02       0.69 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/U1/ZN (NAND2_X1)
                                                          0.03       0.71 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/C (FA_171)
                                                          0.00       0.71 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/CIN (FA_170)
                                                          0.00       0.71 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/ha1/B (HA_339)
                                                          0.00       0.71 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/ha1/C (HA_339)
                                                          0.00       0.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/U3/ZN (INV_X1)
                                                          0.02       0.78 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/U1/ZN (NAND2_X1)
                                                          0.03       0.80 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/C (FA_170)
                                                          0.00       0.80 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/CIN (FA_169)
                                                          0.00       0.80 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/ha1/B (HA_337)
                                                          0.00       0.80 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/ha1/U2/ZN (AND2_X1)
                                                          0.04       0.84 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/ha1/C (HA_337)
                                                          0.00       0.84 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/U1/ZN (OR2_X2)
                                                          0.06       0.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/C (FA_169)
                                                          0.00       0.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/C (RCA_OPERAND_SIZE8_0)
                                                          0.00       0.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U59/ZN (INV_X1)             0.05       0.95 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U546/ZN (NAND2_X1)          0.04       0.99 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U443/ZN (NAND2_X1)          0.05       1.04 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U298/ZN (NAND2_X1)          0.05       1.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U257/ZN (AOI21_X1)          0.07       1.15 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U227/ZN (NOR2_X1)           0.03       1.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U226/ZN (NAND2_X1)          0.03       1.20 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U204/ZN (AOI22_X1)          0.03       1.24 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U184/ZN (AND3_X2)           0.04       1.28 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/A[0] (RCA_OPERAND_SIZE24_0)
                                                          0.00       1.28 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/A (FA_160)
                                                          0.00       1.28 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha0/A (HA_320)
                                                          0.00       1.28 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha0/U2/ZN (XNOR2_X1)
                                                          0.06       1.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha0/S (HA_320)
                                                          0.00       1.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha1/A (HA_319)
                                                          0.00       1.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.38 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha1/C (HA_319)
                                                          0.00       1.38 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/U1/ZN (OR2_X2)
                                                          0.05       1.44 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/C (FA_160)
                                                          0.00       1.44 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/CIN (FA_159)
                                                          0.00       1.44 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/ha1/B (HA_317)
                                                          0.00       1.44 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/ha1/C (HA_317)
                                                          0.00       1.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/U1/ZN (OR2_X2)
                                                          0.05       1.53 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/C (FA_159)
                                                          0.00       1.53 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/CIN (FA_158)
                                                          0.00       1.53 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/ha1/B (HA_315)
                                                          0.00       1.53 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/ha1/C (HA_315)
                                                          0.00       1.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/U1/ZN (OR2_X2)
                                                          0.05       1.62 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/C (FA_158)
                                                          0.00       1.62 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/CIN (FA_157)
                                                          0.00       1.62 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/ha1/B (HA_313)
                                                          0.00       1.62 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/ha1/C (HA_313)
                                                          0.00       1.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/U1/ZN (OR2_X2)
                                                          0.05       1.72 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/C (FA_157)
                                                          0.00       1.72 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/CIN (FA_156)
                                                          0.00       1.72 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/ha1/B (HA_311)
                                                          0.00       1.72 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/ha1/C (HA_311)
                                                          0.00       1.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/U1/ZN (OR2_X2)
                                                          0.05       1.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/C (FA_156)
                                                          0.00       1.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/CIN (FA_155)
                                                          0.00       1.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/ha1/B (HA_309)
                                                          0.00       1.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.85 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/ha1/C (HA_309)
                                                          0.00       1.85 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/U1/ZN (OR2_X2)
                                                          0.05       1.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/C (FA_155)
                                                          0.00       1.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/CIN (FA_154)
                                                          0.00       1.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/ha1/B (HA_307)
                                                          0.00       1.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.94 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/ha1/C (HA_307)
                                                          0.00       1.94 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/U1/ZN (OR2_X2)
                                                          0.05       2.00 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/C (FA_154)
                                                          0.00       2.00 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/CIN (FA_153)
                                                          0.00       2.00 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/ha1/B (HA_305)
                                                          0.00       2.00 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.03 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/ha1/C (HA_305)
                                                          0.00       2.03 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/U1/ZN (OR2_X2)
                                                          0.05       2.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/C (FA_153)
                                                          0.00       2.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/CIN (FA_152)
                                                          0.00       2.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/ha1/B (HA_303)
                                                          0.00       2.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.13 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/ha1/C (HA_303)
                                                          0.00       2.13 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/U1/ZN (OR2_X2)
                                                          0.05       2.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/C (FA_152)
                                                          0.00       2.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/CIN (FA_151)
                                                          0.00       2.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/ha1/B (HA_301)
                                                          0.00       2.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.22 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/ha1/C (HA_301)
                                                          0.00       2.22 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/U1/ZN (OR2_X2)
                                                          0.05       2.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/C (FA_151)
                                                          0.00       2.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/CIN (FA_150)
                                                          0.00       2.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/ha1/B (HA_299)
                                                          0.00       2.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.31 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/ha1/C (HA_299)
                                                          0.00       2.31 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/U1/ZN (OR2_X2)
                                                          0.05       2.37 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/C (FA_150)
                                                          0.00       2.37 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/CIN (FA_149)
                                                          0.00       2.37 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/ha1/B (HA_297)
                                                          0.00       2.37 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.41 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/ha1/C (HA_297)
                                                          0.00       2.41 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/U1/ZN (OR2_X2)
                                                          0.05       2.46 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/C (FA_149)
                                                          0.00       2.46 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/CIN (FA_148)
                                                          0.00       2.46 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/ha1/B (HA_295)
                                                          0.00       2.46 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.50 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/ha1/C (HA_295)
                                                          0.00       2.50 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/U1/ZN (OR2_X2)
                                                          0.05       2.55 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/C (FA_148)
                                                          0.00       2.55 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/CIN (FA_147)
                                                          0.00       2.55 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/ha1/B (HA_293)
                                                          0.00       2.55 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.59 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/ha1/C (HA_293)
                                                          0.00       2.59 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/U1/ZN (OR2_X2)
                                                          0.05       2.65 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/C (FA_147)
                                                          0.00       2.65 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/CIN (FA_146)
                                                          0.00       2.65 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/ha1/B (HA_291)
                                                          0.00       2.65 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.68 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/ha1/C (HA_291)
                                                          0.00       2.68 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/U1/ZN (OR2_X2)
                                                          0.05       2.74 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/C (FA_146)
                                                          0.00       2.74 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/CIN (FA_145)
                                                          0.00       2.74 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/ha1/B (HA_289)
                                                          0.00       2.74 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.78 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/ha1/C (HA_289)
                                                          0.00       2.78 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/U1/ZN (OR2_X2)
                                                          0.05       2.83 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/C (FA_145)
                                                          0.00       2.83 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/CIN (FA_144)
                                                          0.00       2.83 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/ha1/B (HA_287)
                                                          0.00       2.83 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.87 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/ha1/C (HA_287)
                                                          0.00       2.87 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/U1/ZN (OR2_X2)
                                                          0.05       2.92 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/C (FA_144)
                                                          0.00       2.92 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/CIN (FA_143)
                                                          0.00       2.92 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/ha1/B (HA_285)
                                                          0.00       2.92 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.96 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/ha1/C (HA_285)
                                                          0.00       2.96 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/U1/ZN (OR2_X2)
                                                          0.05       3.02 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/C (FA_143)
                                                          0.00       3.02 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/CIN (FA_142)
                                                          0.00       3.02 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/ha1/B (HA_283)
                                                          0.00       3.02 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.06 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/ha1/C (HA_283)
                                                          0.00       3.06 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/U1/ZN (OR2_X2)
                                                          0.05       3.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/C (FA_142)
                                                          0.00       3.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/CIN (FA_141)
                                                          0.00       3.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/ha1/B (HA_281)
                                                          0.00       3.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.15 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/ha1/C (HA_281)
                                                          0.00       3.15 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/U1/ZN (OR2_X2)
                                                          0.05       3.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/C (FA_141)
                                                          0.00       3.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/CIN (FA_140)
                                                          0.00       3.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/ha1/B (HA_279)
                                                          0.00       3.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/ha1/U2/ZN (AND2_X1)
                                                          0.04       3.24 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/ha1/C (HA_279)
                                                          0.00       3.24 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/U1/ZN (OR2_X2)
                                                          0.05       3.30 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/C (FA_140)
                                                          0.00       3.30 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/CIN (FA_139)
                                                          0.00       3.30 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/ha1/B (HA_277)
                                                          0.00       3.30 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/ha1/U3/ZN (XNOR2_X1)
                                                          0.06       3.35 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/ha1/S (HA_277)
                                                          0.00       3.35 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/S (FA_139)
                                                          0.00       3.35 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/S[21] (RCA_OPERAND_SIZE24_0)
                                                          0.00       3.35 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U251/Z (MUX2_X2)            0.07       3.42 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/A[21] (RCA_OPERAND_SIZE24_3)
                                                          0.00       3.42 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/A (FA_91)
                                                          0.00       3.42 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha0/A (HA_182)
                                                          0.00       3.42 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha0/U3/ZN (NAND2_X1)
                                                          0.03       3.45 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha0/U5/ZN (NAND2_X1)
                                                          0.03       3.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha0/S (HA_182)
                                                          0.00       3.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha1/A (HA_181)
                                                          0.00       3.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha1/U4/ZN (AND2_X1)
                                                          0.04       3.52 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha1/C (HA_181)
                                                          0.00       3.52 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/U1/ZN (OR2_X1)
                                                          0.05       3.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/C (FA_91)
                                                          0.00       3.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/CIN (FA_90)
                                                          0.00       3.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/ha1/B (HA_179)
                                                          0.00       3.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.61 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/ha1/C (HA_179)
                                                          0.00       3.61 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/U1/ZN (OR2_X1)
                                                          0.05       3.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/C (FA_90)
                                                          0.00       3.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/CIN (FA_89)
                                                          0.00       3.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/ha1/B (HA_177)
                                                          0.00       3.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.70 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/ha1/C (HA_177)
                                                          0.00       3.70 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/U3/ZN (INV_X1)
                                                          0.02       3.72 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/U1/ZN (NAND2_X1)
                                                          0.03       3.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/C (FA_89)
                                                          0.00       3.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/C (RCA_OPERAND_SIZE24_3)
                                                          0.00       3.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U116/ZN (XNOR2_X1)          0.06       3.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/CIN (RCA_OPERAND_SIZE8_2)
                                                          0.00       3.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/CIN (FA_168)
                                                          0.00       3.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/ha1/B (HA_335)
                                                          0.00       3.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.85 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/ha1/C (HA_335)
                                                          0.00       3.85 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/U3/ZN (INV_X1)
                                                          0.02       3.88 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/U2/ZN (NAND2_X1)
                                                          0.03       3.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/C (FA_168)
                                                          0.00       3.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/CIN (FA_167)
                                                          0.00       3.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/ha1/B (HA_333)
                                                          0.00       3.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.94 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/ha1/C (HA_333)
                                                          0.00       3.94 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/U3/ZN (INV_X1)
                                                          0.02       3.96 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/U2/ZN (NAND2_X1)
                                                          0.03       3.99 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/C (FA_167)
                                                          0.00       3.99 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/CIN (FA_166)
                                                          0.00       3.99 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/ha1/B (HA_331)
                                                          0.00       3.99 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.03 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/ha1/C (HA_331)
                                                          0.00       4.03 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/U3/ZN (INV_X1)
                                                          0.02       4.05 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/U1/ZN (NAND2_X1)
                                                          0.03       4.08 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/C (FA_166)
                                                          0.00       4.08 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/CIN (FA_165)
                                                          0.00       4.08 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/ha1/B (HA_329)
                                                          0.00       4.08 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/ha1/C (HA_329)
                                                          0.00       4.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/U1/ZN (OR2_X1)
                                                          0.05       4.16 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/C (FA_165)
                                                          0.00       4.16 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/CIN (FA_164)
                                                          0.00       4.16 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/ha1/B (HA_327)
                                                          0.00       4.16 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/ha1/C (HA_327)
                                                          0.00       4.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/U3/ZN (INV_X1)
                                                          0.02       4.23 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/U1/ZN (NAND2_X1)
                                                          0.03       4.25 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/C (FA_164)
                                                          0.00       4.25 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/CIN (FA_163)
                                                          0.00       4.25 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/ha1/B (HA_325)
                                                          0.00       4.25 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.29 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/ha1/C (HA_325)
                                                          0.00       4.29 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/U3/ZN (INV_X1)
                                                          0.02       4.31 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/U1/ZN (NAND2_X1)
                                                          0.03       4.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/C (FA_163)
                                                          0.00       4.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/CIN (FA_162)
                                                          0.00       4.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/ha1/B (HA_323)
                                                          0.00       4.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.38 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/ha1/C (HA_323)
                                                          0.00       4.38 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/U1/ZN (OR2_X2)
                                                          0.05       4.43 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/C (FA_162)
                                                          0.00       4.43 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/CIN (FA_161)
                                                          0.00       4.43 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/ha1/B (HA_321)
                                                          0.00       4.43 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/ha1/U1/ZN (XNOR2_X1)
                                                          0.06       4.49 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/ha1/S (HA_321)
                                                          0.00       4.49 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/S (FA_161)
                                                          0.00       4.49 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/S[7] (RCA_OPERAND_SIZE8_2)
                                                          0.00       4.49 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U123/ZN (AND2_X2)           0.08       4.57 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U489/ZN (OAI21_X1)          0.04       4.61 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/RESULT[5] (FP_ADD_SUB_MANTISSA_SIZE23_EXPONENT_SIZE8)
                                                          0.00       4.61 f
  DP0/EXE_STAGE/EX_FPU/U127/ZN (AOI21_X1)                 0.04       4.65 r
  DP0/EXE_STAGE/EX_FPU/U128/ZN (INV_X1)                   0.02       4.67 f
  DP0/EXE_STAGE/EX_FPU/O[5] (FPU_OPERAND_SIZE32)          0.00       4.67 f
  DP0/EXE_STAGE/U77/Z (MUX2_X1)                           0.07       4.74 f
  DP0/EXE_STAGE/EX_OUT[5] (EXECUTE)                       0.00       4.74 f
  DP0/U175/ZN (NAND2_X1)                                  0.03       4.77 r
  DP0/U176/ZN (NAND2_X1)                                  0.03       4.80 f
  DP0/DEC_STAGE/FORWARD_VALUE1[5] (DECODE)                0.00       4.80 f
  DP0/DEC_STAGE/U106/ZN (NAND2_X1)                        0.03       4.82 r
  DP0/DEC_STAGE/U108/ZN (NAND2_X1)                        0.03       4.85 f
  DP0/DEC_STAGE/ZD/A[5] (ZERO_DETECTOR_NBIT32)            0.00       4.85 f
  DP0/DEC_STAGE/ZD/U11/ZN (NOR3_X1)                       0.06       4.91 r
  DP0/DEC_STAGE/ZD/U10/ZN (AND4_X1)                       0.07       4.98 r
  DP0/DEC_STAGE/ZD/U2/ZN (AND3_X2)                        0.06       5.04 r
  DP0/DEC_STAGE/ZD/Z (ZERO_DETECTOR_NBIT32)               0.00       5.04 r
  DP0/DEC_STAGE/U72/ZN (XNOR2_X1)                         0.07       5.10 r
  DP0/DEC_STAGE/U13/ZN (NAND2_X1)                         0.04       5.14 f
  DP0/DEC_STAGE/U14/ZN (NAND2_X1)                         0.03       5.17 r
  DP0/DEC_STAGE/U8/ZN (AND3_X1)                           0.07       5.24 r
  DP0/DEC_STAGE/U571/Z (MUX2_X1)                          0.08       5.33 f
  DP0/DEC_STAGE/REG_A[13] (DECODE)                        0.00       5.33 f
  DP0/DEC_REG_A_PIPELINE/DIN[13] (REG_N_N32_7)            0.00       5.33 f
  DP0/DEC_REG_A_PIPELINE/FF_i_13/DIN (FF_211)             0.00       5.33 f
  DP0/DEC_REG_A_PIPELINE/FF_i_13/U4/ZN (NAND2_X1)         0.03       5.35 r
  DP0/DEC_REG_A_PIPELINE/FF_i_13/U7/ZN (NAND2_X1)         0.02       5.38 f
  DP0/DEC_REG_A_PIPELINE/FF_i_13/DOUT_reg/D (DFF_X1)      0.01       5.39 f
  data arrival time                                                  5.39

  clock CLK (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  DP0/DEC_REG_A_PIPELINE/FF_i_13/DOUT_reg/CK (DFF_X1)     0.00       1.00 r
  library setup time                                     -0.04       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -5.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.43


  Startpoint: DP0/DEC_REG_A_PIPELINE/FF_i_23/DOUT_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: DP0/DEC_REG_A_PIPELINE/FF_i_15/DOUT_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DLX                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DP0/DEC_REG_A_PIPELINE/FF_i_23/DOUT_reg/CK (DFF_X2)     0.00 #     0.00 r
  DP0/DEC_REG_A_PIPELINE/FF_i_23/DOUT_reg/Q (DFF_X2)      0.10       0.10 f
  DP0/DEC_REG_A_PIPELINE/FF_i_23/DOUT (FF_201)            0.00       0.10 f
  DP0/DEC_REG_A_PIPELINE/DOUT[23] (REG_N_N32_7)           0.00       0.10 f
  DP0/EXE_STAGE/R1[23] (EXECUTE)                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/F1[23] (FPU_OPERAND_SIZE32)        0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXPONENT1[0] (FP_ADD_SUB_MANTISSA_SIZE23_EXPONENT_SIZE8)
                                                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/A[0] (RCA_OPERAND_SIZE8_0)
                                                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/A (FA_176)
                                                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha0/A (HA_352)
                                                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha0/U1/Z (XOR2_X1)
                                                          0.08       0.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha0/S (HA_352)
                                                          0.00       0.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha1/A (HA_351)
                                                          0.00       0.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.22 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha1/C (HA_351)
                                                          0.00       0.22 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/U1/ZN (OR2_X1)
                                                          0.05       0.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/C (FA_176)
                                                          0.00       0.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/CIN (FA_175)
                                                          0.00       0.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/ha1/B (HA_349)
                                                          0.00       0.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.31 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/ha1/C (HA_349)
                                                          0.00       0.31 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/U1/ZN (OR2_X1)
                                                          0.05       0.36 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/C (FA_175)
                                                          0.00       0.36 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/CIN (FA_174)
                                                          0.00       0.36 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/ha1/B (HA_347)
                                                          0.00       0.36 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.40 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/ha1/C (HA_347)
                                                          0.00       0.40 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/U1/ZN (OR2_X1)
                                                          0.05       0.45 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/C (FA_174)
                                                          0.00       0.45 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/CIN (FA_173)
                                                          0.00       0.45 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/ha1/B (HA_345)
                                                          0.00       0.45 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.49 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/ha1/C (HA_345)
                                                          0.00       0.49 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/U1/ZN (OR2_X1)
                                                          0.05       0.54 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/C (FA_173)
                                                          0.00       0.54 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/CIN (FA_172)
                                                          0.00       0.54 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/ha1/B (HA_343)
                                                          0.00       0.54 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.58 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/ha1/C (HA_343)
                                                          0.00       0.58 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/U3/ZN (INV_X1)
                                                          0.02       0.60 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/U2/ZN (NAND2_X1)
                                                          0.03       0.63 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/C (FA_172)
                                                          0.00       0.63 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/CIN (FA_171)
                                                          0.00       0.63 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/ha1/B (HA_341)
                                                          0.00       0.63 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/ha1/C (HA_341)
                                                          0.00       0.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/U3/ZN (INV_X1)
                                                          0.02       0.69 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/U1/ZN (NAND2_X1)
                                                          0.03       0.71 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/C (FA_171)
                                                          0.00       0.71 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/CIN (FA_170)
                                                          0.00       0.71 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/ha1/B (HA_339)
                                                          0.00       0.71 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/ha1/C (HA_339)
                                                          0.00       0.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/U3/ZN (INV_X1)
                                                          0.02       0.78 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/U1/ZN (NAND2_X1)
                                                          0.03       0.80 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/C (FA_170)
                                                          0.00       0.80 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/CIN (FA_169)
                                                          0.00       0.80 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/ha1/B (HA_337)
                                                          0.00       0.80 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/ha1/U2/ZN (AND2_X1)
                                                          0.04       0.84 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/ha1/C (HA_337)
                                                          0.00       0.84 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/U1/ZN (OR2_X2)
                                                          0.06       0.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/C (FA_169)
                                                          0.00       0.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/C (RCA_OPERAND_SIZE8_0)
                                                          0.00       0.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U59/ZN (INV_X1)             0.05       0.95 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U546/ZN (NAND2_X1)          0.04       0.99 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U443/ZN (NAND2_X1)          0.05       1.04 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U298/ZN (NAND2_X1)          0.05       1.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U257/ZN (AOI21_X1)          0.07       1.15 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U227/ZN (NOR2_X1)           0.03       1.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U226/ZN (NAND2_X1)          0.03       1.20 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U204/ZN (AOI22_X1)          0.03       1.24 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U184/ZN (AND3_X2)           0.04       1.28 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/A[0] (RCA_OPERAND_SIZE24_0)
                                                          0.00       1.28 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/A (FA_160)
                                                          0.00       1.28 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha0/A (HA_320)
                                                          0.00       1.28 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha0/U2/ZN (XNOR2_X1)
                                                          0.06       1.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha0/S (HA_320)
                                                          0.00       1.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha1/A (HA_319)
                                                          0.00       1.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.38 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha1/C (HA_319)
                                                          0.00       1.38 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/U1/ZN (OR2_X2)
                                                          0.05       1.44 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/C (FA_160)
                                                          0.00       1.44 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/CIN (FA_159)
                                                          0.00       1.44 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/ha1/B (HA_317)
                                                          0.00       1.44 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/ha1/C (HA_317)
                                                          0.00       1.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/U1/ZN (OR2_X2)
                                                          0.05       1.53 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/C (FA_159)
                                                          0.00       1.53 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/CIN (FA_158)
                                                          0.00       1.53 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/ha1/B (HA_315)
                                                          0.00       1.53 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/ha1/C (HA_315)
                                                          0.00       1.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/U1/ZN (OR2_X2)
                                                          0.05       1.62 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/C (FA_158)
                                                          0.00       1.62 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/CIN (FA_157)
                                                          0.00       1.62 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/ha1/B (HA_313)
                                                          0.00       1.62 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/ha1/C (HA_313)
                                                          0.00       1.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/U1/ZN (OR2_X2)
                                                          0.05       1.72 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/C (FA_157)
                                                          0.00       1.72 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/CIN (FA_156)
                                                          0.00       1.72 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/ha1/B (HA_311)
                                                          0.00       1.72 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/ha1/C (HA_311)
                                                          0.00       1.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/U1/ZN (OR2_X2)
                                                          0.05       1.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/C (FA_156)
                                                          0.00       1.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/CIN (FA_155)
                                                          0.00       1.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/ha1/B (HA_309)
                                                          0.00       1.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.85 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/ha1/C (HA_309)
                                                          0.00       1.85 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/U1/ZN (OR2_X2)
                                                          0.05       1.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/C (FA_155)
                                                          0.00       1.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/CIN (FA_154)
                                                          0.00       1.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/ha1/B (HA_307)
                                                          0.00       1.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.94 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/ha1/C (HA_307)
                                                          0.00       1.94 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/U1/ZN (OR2_X2)
                                                          0.05       2.00 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/C (FA_154)
                                                          0.00       2.00 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/CIN (FA_153)
                                                          0.00       2.00 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/ha1/B (HA_305)
                                                          0.00       2.00 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.03 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/ha1/C (HA_305)
                                                          0.00       2.03 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/U1/ZN (OR2_X2)
                                                          0.05       2.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/C (FA_153)
                                                          0.00       2.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/CIN (FA_152)
                                                          0.00       2.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/ha1/B (HA_303)
                                                          0.00       2.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.13 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/ha1/C (HA_303)
                                                          0.00       2.13 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/U1/ZN (OR2_X2)
                                                          0.05       2.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/C (FA_152)
                                                          0.00       2.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/CIN (FA_151)
                                                          0.00       2.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/ha1/B (HA_301)
                                                          0.00       2.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.22 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/ha1/C (HA_301)
                                                          0.00       2.22 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/U1/ZN (OR2_X2)
                                                          0.05       2.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/C (FA_151)
                                                          0.00       2.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/CIN (FA_150)
                                                          0.00       2.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/ha1/B (HA_299)
                                                          0.00       2.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.31 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/ha1/C (HA_299)
                                                          0.00       2.31 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/U1/ZN (OR2_X2)
                                                          0.05       2.37 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/C (FA_150)
                                                          0.00       2.37 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/CIN (FA_149)
                                                          0.00       2.37 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/ha1/B (HA_297)
                                                          0.00       2.37 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.41 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/ha1/C (HA_297)
                                                          0.00       2.41 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/U1/ZN (OR2_X2)
                                                          0.05       2.46 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/C (FA_149)
                                                          0.00       2.46 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/CIN (FA_148)
                                                          0.00       2.46 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/ha1/B (HA_295)
                                                          0.00       2.46 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.50 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/ha1/C (HA_295)
                                                          0.00       2.50 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/U1/ZN (OR2_X2)
                                                          0.05       2.55 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/C (FA_148)
                                                          0.00       2.55 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/CIN (FA_147)
                                                          0.00       2.55 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/ha1/B (HA_293)
                                                          0.00       2.55 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.59 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/ha1/C (HA_293)
                                                          0.00       2.59 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/U1/ZN (OR2_X2)
                                                          0.05       2.65 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/C (FA_147)
                                                          0.00       2.65 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/CIN (FA_146)
                                                          0.00       2.65 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/ha1/B (HA_291)
                                                          0.00       2.65 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.68 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/ha1/C (HA_291)
                                                          0.00       2.68 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/U1/ZN (OR2_X2)
                                                          0.05       2.74 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/C (FA_146)
                                                          0.00       2.74 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/CIN (FA_145)
                                                          0.00       2.74 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/ha1/B (HA_289)
                                                          0.00       2.74 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.78 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/ha1/C (HA_289)
                                                          0.00       2.78 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/U1/ZN (OR2_X2)
                                                          0.05       2.83 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/C (FA_145)
                                                          0.00       2.83 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/CIN (FA_144)
                                                          0.00       2.83 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/ha1/B (HA_287)
                                                          0.00       2.83 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.87 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/ha1/C (HA_287)
                                                          0.00       2.87 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/U1/ZN (OR2_X2)
                                                          0.05       2.92 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/C (FA_144)
                                                          0.00       2.92 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/CIN (FA_143)
                                                          0.00       2.92 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/ha1/B (HA_285)
                                                          0.00       2.92 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.96 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/ha1/C (HA_285)
                                                          0.00       2.96 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/U1/ZN (OR2_X2)
                                                          0.05       3.02 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/C (FA_143)
                                                          0.00       3.02 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/CIN (FA_142)
                                                          0.00       3.02 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/ha1/B (HA_283)
                                                          0.00       3.02 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.06 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/ha1/C (HA_283)
                                                          0.00       3.06 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/U1/ZN (OR2_X2)
                                                          0.05       3.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/C (FA_142)
                                                          0.00       3.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/CIN (FA_141)
                                                          0.00       3.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/ha1/B (HA_281)
                                                          0.00       3.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.15 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/ha1/C (HA_281)
                                                          0.00       3.15 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/U1/ZN (OR2_X2)
                                                          0.05       3.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/C (FA_141)
                                                          0.00       3.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/CIN (FA_140)
                                                          0.00       3.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/ha1/B (HA_279)
                                                          0.00       3.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/ha1/U2/ZN (AND2_X1)
                                                          0.04       3.24 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/ha1/C (HA_279)
                                                          0.00       3.24 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/U1/ZN (OR2_X2)
                                                          0.05       3.30 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/C (FA_140)
                                                          0.00       3.30 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/CIN (FA_139)
                                                          0.00       3.30 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/ha1/B (HA_277)
                                                          0.00       3.30 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/ha1/U3/ZN (XNOR2_X1)
                                                          0.06       3.35 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/ha1/S (HA_277)
                                                          0.00       3.35 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/S (FA_139)
                                                          0.00       3.35 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/S[21] (RCA_OPERAND_SIZE24_0)
                                                          0.00       3.35 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U251/Z (MUX2_X2)            0.07       3.42 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/A[21] (RCA_OPERAND_SIZE24_3)
                                                          0.00       3.42 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/A (FA_91)
                                                          0.00       3.42 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha0/A (HA_182)
                                                          0.00       3.42 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha0/U3/ZN (NAND2_X1)
                                                          0.03       3.45 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha0/U5/ZN (NAND2_X1)
                                                          0.03       3.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha0/S (HA_182)
                                                          0.00       3.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha1/A (HA_181)
                                                          0.00       3.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha1/U4/ZN (AND2_X1)
                                                          0.04       3.52 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha1/C (HA_181)
                                                          0.00       3.52 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/U1/ZN (OR2_X1)
                                                          0.05       3.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/C (FA_91)
                                                          0.00       3.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/CIN (FA_90)
                                                          0.00       3.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/ha1/B (HA_179)
                                                          0.00       3.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.61 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/ha1/C (HA_179)
                                                          0.00       3.61 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/U1/ZN (OR2_X1)
                                                          0.05       3.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/C (FA_90)
                                                          0.00       3.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/CIN (FA_89)
                                                          0.00       3.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/ha1/B (HA_177)
                                                          0.00       3.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.70 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/ha1/C (HA_177)
                                                          0.00       3.70 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/U3/ZN (INV_X1)
                                                          0.02       3.72 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/U1/ZN (NAND2_X1)
                                                          0.03       3.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/C (FA_89)
                                                          0.00       3.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/C (RCA_OPERAND_SIZE24_3)
                                                          0.00       3.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U116/ZN (XNOR2_X1)          0.06       3.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/CIN (RCA_OPERAND_SIZE8_2)
                                                          0.00       3.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/CIN (FA_168)
                                                          0.00       3.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/ha1/B (HA_335)
                                                          0.00       3.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.85 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/ha1/C (HA_335)
                                                          0.00       3.85 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/U3/ZN (INV_X1)
                                                          0.02       3.88 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/U2/ZN (NAND2_X1)
                                                          0.03       3.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/C (FA_168)
                                                          0.00       3.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/CIN (FA_167)
                                                          0.00       3.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/ha1/B (HA_333)
                                                          0.00       3.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.94 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/ha1/C (HA_333)
                                                          0.00       3.94 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/U3/ZN (INV_X1)
                                                          0.02       3.96 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/U2/ZN (NAND2_X1)
                                                          0.03       3.99 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/C (FA_167)
                                                          0.00       3.99 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/CIN (FA_166)
                                                          0.00       3.99 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/ha1/B (HA_331)
                                                          0.00       3.99 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.03 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/ha1/C (HA_331)
                                                          0.00       4.03 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/U3/ZN (INV_X1)
                                                          0.02       4.05 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/U1/ZN (NAND2_X1)
                                                          0.03       4.08 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/C (FA_166)
                                                          0.00       4.08 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/CIN (FA_165)
                                                          0.00       4.08 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/ha1/B (HA_329)
                                                          0.00       4.08 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/ha1/C (HA_329)
                                                          0.00       4.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/U1/ZN (OR2_X1)
                                                          0.05       4.16 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/C (FA_165)
                                                          0.00       4.16 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/CIN (FA_164)
                                                          0.00       4.16 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/ha1/B (HA_327)
                                                          0.00       4.16 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/ha1/C (HA_327)
                                                          0.00       4.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/U3/ZN (INV_X1)
                                                          0.02       4.23 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/U1/ZN (NAND2_X1)
                                                          0.03       4.25 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/C (FA_164)
                                                          0.00       4.25 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/CIN (FA_163)
                                                          0.00       4.25 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/ha1/B (HA_325)
                                                          0.00       4.25 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.29 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/ha1/C (HA_325)
                                                          0.00       4.29 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/U3/ZN (INV_X1)
                                                          0.02       4.31 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/U1/ZN (NAND2_X1)
                                                          0.03       4.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/C (FA_163)
                                                          0.00       4.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/CIN (FA_162)
                                                          0.00       4.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/ha1/B (HA_323)
                                                          0.00       4.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.38 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/ha1/C (HA_323)
                                                          0.00       4.38 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/U1/ZN (OR2_X2)
                                                          0.05       4.43 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/C (FA_162)
                                                          0.00       4.43 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/CIN (FA_161)
                                                          0.00       4.43 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/ha1/B (HA_321)
                                                          0.00       4.43 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/ha1/U1/ZN (XNOR2_X1)
                                                          0.06       4.49 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/ha1/S (HA_321)
                                                          0.00       4.49 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/S (FA_161)
                                                          0.00       4.49 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/S[7] (RCA_OPERAND_SIZE8_2)
                                                          0.00       4.49 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U123/ZN (AND2_X2)           0.08       4.57 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U489/ZN (OAI21_X1)          0.04       4.61 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/RESULT[5] (FP_ADD_SUB_MANTISSA_SIZE23_EXPONENT_SIZE8)
                                                          0.00       4.61 f
  DP0/EXE_STAGE/EX_FPU/U127/ZN (AOI21_X1)                 0.04       4.65 r
  DP0/EXE_STAGE/EX_FPU/U128/ZN (INV_X1)                   0.02       4.67 f
  DP0/EXE_STAGE/EX_FPU/O[5] (FPU_OPERAND_SIZE32)          0.00       4.67 f
  DP0/EXE_STAGE/U77/Z (MUX2_X1)                           0.07       4.74 f
  DP0/EXE_STAGE/EX_OUT[5] (EXECUTE)                       0.00       4.74 f
  DP0/U175/ZN (NAND2_X1)                                  0.03       4.77 r
  DP0/U176/ZN (NAND2_X1)                                  0.03       4.80 f
  DP0/DEC_STAGE/FORWARD_VALUE1[5] (DECODE)                0.00       4.80 f
  DP0/DEC_STAGE/U106/ZN (NAND2_X1)                        0.03       4.82 r
  DP0/DEC_STAGE/U108/ZN (NAND2_X1)                        0.03       4.85 f
  DP0/DEC_STAGE/ZD/A[5] (ZERO_DETECTOR_NBIT32)            0.00       4.85 f
  DP0/DEC_STAGE/ZD/U11/ZN (NOR3_X1)                       0.06       4.91 r
  DP0/DEC_STAGE/ZD/U10/ZN (AND4_X1)                       0.07       4.98 r
  DP0/DEC_STAGE/ZD/U2/ZN (AND3_X2)                        0.06       5.04 r
  DP0/DEC_STAGE/ZD/Z (ZERO_DETECTOR_NBIT32)               0.00       5.04 r
  DP0/DEC_STAGE/U72/ZN (XNOR2_X1)                         0.07       5.10 r
  DP0/DEC_STAGE/U13/ZN (NAND2_X1)                         0.04       5.14 f
  DP0/DEC_STAGE/U14/ZN (NAND2_X1)                         0.03       5.17 r
  DP0/DEC_STAGE/U8/ZN (AND3_X1)                           0.07       5.24 r
  DP0/DEC_STAGE/U574/Z (MUX2_X1)                          0.08       5.33 f
  DP0/DEC_STAGE/REG_A[15] (DECODE)                        0.00       5.33 f
  DP0/DEC_REG_A_PIPELINE/DIN[15] (REG_N_N32_7)            0.00       5.33 f
  DP0/DEC_REG_A_PIPELINE/FF_i_15/DIN (FF_209)             0.00       5.33 f
  DP0/DEC_REG_A_PIPELINE/FF_i_15/U3/ZN (NAND2_X1)         0.03       5.35 r
  DP0/DEC_REG_A_PIPELINE/FF_i_15/U7/ZN (NAND2_X1)         0.02       5.38 f
  DP0/DEC_REG_A_PIPELINE/FF_i_15/DOUT_reg/D (DFF_X1)      0.01       5.39 f
  data arrival time                                                  5.39

  clock CLK (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  DP0/DEC_REG_A_PIPELINE/FF_i_15/DOUT_reg/CK (DFF_X1)     0.00       1.00 r
  library setup time                                     -0.04       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -5.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.43


  Startpoint: DP0/DEC_REG_A_PIPELINE/FF_i_23/DOUT_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: DP0/DEC_REG_A_PIPELINE/FF_i_19/DOUT_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DLX                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DP0/DEC_REG_A_PIPELINE/FF_i_23/DOUT_reg/CK (DFF_X2)     0.00 #     0.00 r
  DP0/DEC_REG_A_PIPELINE/FF_i_23/DOUT_reg/Q (DFF_X2)      0.10       0.10 f
  DP0/DEC_REG_A_PIPELINE/FF_i_23/DOUT (FF_201)            0.00       0.10 f
  DP0/DEC_REG_A_PIPELINE/DOUT[23] (REG_N_N32_7)           0.00       0.10 f
  DP0/EXE_STAGE/R1[23] (EXECUTE)                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/F1[23] (FPU_OPERAND_SIZE32)        0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXPONENT1[0] (FP_ADD_SUB_MANTISSA_SIZE23_EXPONENT_SIZE8)
                                                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/A[0] (RCA_OPERAND_SIZE8_0)
                                                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/A (FA_176)
                                                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha0/A (HA_352)
                                                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha0/U1/Z (XOR2_X1)
                                                          0.08       0.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha0/S (HA_352)
                                                          0.00       0.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha1/A (HA_351)
                                                          0.00       0.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.22 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha1/C (HA_351)
                                                          0.00       0.22 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/U1/ZN (OR2_X1)
                                                          0.05       0.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/C (FA_176)
                                                          0.00       0.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/CIN (FA_175)
                                                          0.00       0.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/ha1/B (HA_349)
                                                          0.00       0.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.31 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/ha1/C (HA_349)
                                                          0.00       0.31 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/U1/ZN (OR2_X1)
                                                          0.05       0.36 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/C (FA_175)
                                                          0.00       0.36 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/CIN (FA_174)
                                                          0.00       0.36 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/ha1/B (HA_347)
                                                          0.00       0.36 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.40 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/ha1/C (HA_347)
                                                          0.00       0.40 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/U1/ZN (OR2_X1)
                                                          0.05       0.45 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/C (FA_174)
                                                          0.00       0.45 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/CIN (FA_173)
                                                          0.00       0.45 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/ha1/B (HA_345)
                                                          0.00       0.45 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.49 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/ha1/C (HA_345)
                                                          0.00       0.49 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/U1/ZN (OR2_X1)
                                                          0.05       0.54 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/C (FA_173)
                                                          0.00       0.54 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/CIN (FA_172)
                                                          0.00       0.54 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/ha1/B (HA_343)
                                                          0.00       0.54 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.58 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/ha1/C (HA_343)
                                                          0.00       0.58 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/U3/ZN (INV_X1)
                                                          0.02       0.60 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/U2/ZN (NAND2_X1)
                                                          0.03       0.63 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/C (FA_172)
                                                          0.00       0.63 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/CIN (FA_171)
                                                          0.00       0.63 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/ha1/B (HA_341)
                                                          0.00       0.63 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/ha1/C (HA_341)
                                                          0.00       0.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/U3/ZN (INV_X1)
                                                          0.02       0.69 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/U1/ZN (NAND2_X1)
                                                          0.03       0.71 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/C (FA_171)
                                                          0.00       0.71 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/CIN (FA_170)
                                                          0.00       0.71 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/ha1/B (HA_339)
                                                          0.00       0.71 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/ha1/C (HA_339)
                                                          0.00       0.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/U3/ZN (INV_X1)
                                                          0.02       0.78 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/U1/ZN (NAND2_X1)
                                                          0.03       0.80 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/C (FA_170)
                                                          0.00       0.80 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/CIN (FA_169)
                                                          0.00       0.80 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/ha1/B (HA_337)
                                                          0.00       0.80 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/ha1/U2/ZN (AND2_X1)
                                                          0.04       0.84 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/ha1/C (HA_337)
                                                          0.00       0.84 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/U1/ZN (OR2_X2)
                                                          0.06       0.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/C (FA_169)
                                                          0.00       0.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/C (RCA_OPERAND_SIZE8_0)
                                                          0.00       0.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U59/ZN (INV_X1)             0.05       0.95 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U546/ZN (NAND2_X1)          0.04       0.99 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U443/ZN (NAND2_X1)          0.05       1.04 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U298/ZN (NAND2_X1)          0.05       1.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U257/ZN (AOI21_X1)          0.07       1.15 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U227/ZN (NOR2_X1)           0.03       1.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U226/ZN (NAND2_X1)          0.03       1.20 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U204/ZN (AOI22_X1)          0.03       1.24 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U184/ZN (AND3_X2)           0.04       1.28 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/A[0] (RCA_OPERAND_SIZE24_0)
                                                          0.00       1.28 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/A (FA_160)
                                                          0.00       1.28 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha0/A (HA_320)
                                                          0.00       1.28 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha0/U2/ZN (XNOR2_X1)
                                                          0.06       1.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha0/S (HA_320)
                                                          0.00       1.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha1/A (HA_319)
                                                          0.00       1.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.38 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha1/C (HA_319)
                                                          0.00       1.38 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/U1/ZN (OR2_X2)
                                                          0.05       1.44 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/C (FA_160)
                                                          0.00       1.44 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/CIN (FA_159)
                                                          0.00       1.44 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/ha1/B (HA_317)
                                                          0.00       1.44 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/ha1/C (HA_317)
                                                          0.00       1.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/U1/ZN (OR2_X2)
                                                          0.05       1.53 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/C (FA_159)
                                                          0.00       1.53 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/CIN (FA_158)
                                                          0.00       1.53 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/ha1/B (HA_315)
                                                          0.00       1.53 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/ha1/C (HA_315)
                                                          0.00       1.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/U1/ZN (OR2_X2)
                                                          0.05       1.62 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/C (FA_158)
                                                          0.00       1.62 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/CIN (FA_157)
                                                          0.00       1.62 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/ha1/B (HA_313)
                                                          0.00       1.62 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/ha1/C (HA_313)
                                                          0.00       1.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/U1/ZN (OR2_X2)
                                                          0.05       1.72 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/C (FA_157)
                                                          0.00       1.72 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/CIN (FA_156)
                                                          0.00       1.72 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/ha1/B (HA_311)
                                                          0.00       1.72 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/ha1/C (HA_311)
                                                          0.00       1.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/U1/ZN (OR2_X2)
                                                          0.05       1.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/C (FA_156)
                                                          0.00       1.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/CIN (FA_155)
                                                          0.00       1.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/ha1/B (HA_309)
                                                          0.00       1.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.85 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/ha1/C (HA_309)
                                                          0.00       1.85 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/U1/ZN (OR2_X2)
                                                          0.05       1.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/C (FA_155)
                                                          0.00       1.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/CIN (FA_154)
                                                          0.00       1.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/ha1/B (HA_307)
                                                          0.00       1.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.94 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/ha1/C (HA_307)
                                                          0.00       1.94 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/U1/ZN (OR2_X2)
                                                          0.05       2.00 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/C (FA_154)
                                                          0.00       2.00 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/CIN (FA_153)
                                                          0.00       2.00 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/ha1/B (HA_305)
                                                          0.00       2.00 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.03 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/ha1/C (HA_305)
                                                          0.00       2.03 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/U1/ZN (OR2_X2)
                                                          0.05       2.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/C (FA_153)
                                                          0.00       2.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/CIN (FA_152)
                                                          0.00       2.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/ha1/B (HA_303)
                                                          0.00       2.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.13 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/ha1/C (HA_303)
                                                          0.00       2.13 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/U1/ZN (OR2_X2)
                                                          0.05       2.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/C (FA_152)
                                                          0.00       2.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/CIN (FA_151)
                                                          0.00       2.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/ha1/B (HA_301)
                                                          0.00       2.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.22 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/ha1/C (HA_301)
                                                          0.00       2.22 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/U1/ZN (OR2_X2)
                                                          0.05       2.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/C (FA_151)
                                                          0.00       2.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/CIN (FA_150)
                                                          0.00       2.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/ha1/B (HA_299)
                                                          0.00       2.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.31 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/ha1/C (HA_299)
                                                          0.00       2.31 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/U1/ZN (OR2_X2)
                                                          0.05       2.37 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/C (FA_150)
                                                          0.00       2.37 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/CIN (FA_149)
                                                          0.00       2.37 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/ha1/B (HA_297)
                                                          0.00       2.37 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.41 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/ha1/C (HA_297)
                                                          0.00       2.41 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/U1/ZN (OR2_X2)
                                                          0.05       2.46 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/C (FA_149)
                                                          0.00       2.46 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/CIN (FA_148)
                                                          0.00       2.46 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/ha1/B (HA_295)
                                                          0.00       2.46 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.50 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/ha1/C (HA_295)
                                                          0.00       2.50 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/U1/ZN (OR2_X2)
                                                          0.05       2.55 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/C (FA_148)
                                                          0.00       2.55 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/CIN (FA_147)
                                                          0.00       2.55 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/ha1/B (HA_293)
                                                          0.00       2.55 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.59 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/ha1/C (HA_293)
                                                          0.00       2.59 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/U1/ZN (OR2_X2)
                                                          0.05       2.65 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/C (FA_147)
                                                          0.00       2.65 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/CIN (FA_146)
                                                          0.00       2.65 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/ha1/B (HA_291)
                                                          0.00       2.65 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.68 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/ha1/C (HA_291)
                                                          0.00       2.68 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/U1/ZN (OR2_X2)
                                                          0.05       2.74 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/C (FA_146)
                                                          0.00       2.74 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/CIN (FA_145)
                                                          0.00       2.74 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/ha1/B (HA_289)
                                                          0.00       2.74 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.78 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/ha1/C (HA_289)
                                                          0.00       2.78 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/U1/ZN (OR2_X2)
                                                          0.05       2.83 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/C (FA_145)
                                                          0.00       2.83 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/CIN (FA_144)
                                                          0.00       2.83 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/ha1/B (HA_287)
                                                          0.00       2.83 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.87 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/ha1/C (HA_287)
                                                          0.00       2.87 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/U1/ZN (OR2_X2)
                                                          0.05       2.92 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/C (FA_144)
                                                          0.00       2.92 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/CIN (FA_143)
                                                          0.00       2.92 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/ha1/B (HA_285)
                                                          0.00       2.92 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.96 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/ha1/C (HA_285)
                                                          0.00       2.96 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/U1/ZN (OR2_X2)
                                                          0.05       3.02 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/C (FA_143)
                                                          0.00       3.02 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/CIN (FA_142)
                                                          0.00       3.02 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/ha1/B (HA_283)
                                                          0.00       3.02 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.06 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/ha1/C (HA_283)
                                                          0.00       3.06 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/U1/ZN (OR2_X2)
                                                          0.05       3.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/C (FA_142)
                                                          0.00       3.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/CIN (FA_141)
                                                          0.00       3.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/ha1/B (HA_281)
                                                          0.00       3.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.15 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/ha1/C (HA_281)
                                                          0.00       3.15 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/U1/ZN (OR2_X2)
                                                          0.05       3.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/C (FA_141)
                                                          0.00       3.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/CIN (FA_140)
                                                          0.00       3.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/ha1/B (HA_279)
                                                          0.00       3.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/ha1/U2/ZN (AND2_X1)
                                                          0.04       3.24 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/ha1/C (HA_279)
                                                          0.00       3.24 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/U1/ZN (OR2_X2)
                                                          0.05       3.30 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/C (FA_140)
                                                          0.00       3.30 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/CIN (FA_139)
                                                          0.00       3.30 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/ha1/B (HA_277)
                                                          0.00       3.30 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/ha1/U3/ZN (XNOR2_X1)
                                                          0.06       3.35 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/ha1/S (HA_277)
                                                          0.00       3.35 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/S (FA_139)
                                                          0.00       3.35 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/S[21] (RCA_OPERAND_SIZE24_0)
                                                          0.00       3.35 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U251/Z (MUX2_X2)            0.07       3.42 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/A[21] (RCA_OPERAND_SIZE24_3)
                                                          0.00       3.42 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/A (FA_91)
                                                          0.00       3.42 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha0/A (HA_182)
                                                          0.00       3.42 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha0/U3/ZN (NAND2_X1)
                                                          0.03       3.45 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha0/U5/ZN (NAND2_X1)
                                                          0.03       3.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha0/S (HA_182)
                                                          0.00       3.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha1/A (HA_181)
                                                          0.00       3.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha1/U4/ZN (AND2_X1)
                                                          0.04       3.52 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha1/C (HA_181)
                                                          0.00       3.52 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/U1/ZN (OR2_X1)
                                                          0.05       3.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/C (FA_91)
                                                          0.00       3.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/CIN (FA_90)
                                                          0.00       3.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/ha1/B (HA_179)
                                                          0.00       3.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.61 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/ha1/C (HA_179)
                                                          0.00       3.61 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/U1/ZN (OR2_X1)
                                                          0.05       3.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/C (FA_90)
                                                          0.00       3.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/CIN (FA_89)
                                                          0.00       3.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/ha1/B (HA_177)
                                                          0.00       3.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.70 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/ha1/C (HA_177)
                                                          0.00       3.70 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/U3/ZN (INV_X1)
                                                          0.02       3.72 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/U1/ZN (NAND2_X1)
                                                          0.03       3.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/C (FA_89)
                                                          0.00       3.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/C (RCA_OPERAND_SIZE24_3)
                                                          0.00       3.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U116/ZN (XNOR2_X1)          0.06       3.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/CIN (RCA_OPERAND_SIZE8_2)
                                                          0.00       3.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/CIN (FA_168)
                                                          0.00       3.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/ha1/B (HA_335)
                                                          0.00       3.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.85 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/ha1/C (HA_335)
                                                          0.00       3.85 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/U3/ZN (INV_X1)
                                                          0.02       3.88 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/U2/ZN (NAND2_X1)
                                                          0.03       3.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/C (FA_168)
                                                          0.00       3.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/CIN (FA_167)
                                                          0.00       3.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/ha1/B (HA_333)
                                                          0.00       3.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.94 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/ha1/C (HA_333)
                                                          0.00       3.94 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/U3/ZN (INV_X1)
                                                          0.02       3.96 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/U2/ZN (NAND2_X1)
                                                          0.03       3.99 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/C (FA_167)
                                                          0.00       3.99 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/CIN (FA_166)
                                                          0.00       3.99 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/ha1/B (HA_331)
                                                          0.00       3.99 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.03 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/ha1/C (HA_331)
                                                          0.00       4.03 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/U3/ZN (INV_X1)
                                                          0.02       4.05 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/U1/ZN (NAND2_X1)
                                                          0.03       4.08 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/C (FA_166)
                                                          0.00       4.08 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/CIN (FA_165)
                                                          0.00       4.08 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/ha1/B (HA_329)
                                                          0.00       4.08 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/ha1/C (HA_329)
                                                          0.00       4.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/U1/ZN (OR2_X1)
                                                          0.05       4.16 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/C (FA_165)
                                                          0.00       4.16 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/CIN (FA_164)
                                                          0.00       4.16 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/ha1/B (HA_327)
                                                          0.00       4.16 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/ha1/C (HA_327)
                                                          0.00       4.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/U3/ZN (INV_X1)
                                                          0.02       4.23 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/U1/ZN (NAND2_X1)
                                                          0.03       4.25 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/C (FA_164)
                                                          0.00       4.25 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/CIN (FA_163)
                                                          0.00       4.25 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/ha1/B (HA_325)
                                                          0.00       4.25 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.29 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/ha1/C (HA_325)
                                                          0.00       4.29 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/U3/ZN (INV_X1)
                                                          0.02       4.31 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/U1/ZN (NAND2_X1)
                                                          0.03       4.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/C (FA_163)
                                                          0.00       4.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/CIN (FA_162)
                                                          0.00       4.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/ha1/B (HA_323)
                                                          0.00       4.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.38 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/ha1/C (HA_323)
                                                          0.00       4.38 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/U1/ZN (OR2_X2)
                                                          0.05       4.43 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/C (FA_162)
                                                          0.00       4.43 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/CIN (FA_161)
                                                          0.00       4.43 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/ha1/B (HA_321)
                                                          0.00       4.43 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/ha1/U1/ZN (XNOR2_X1)
                                                          0.06       4.49 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/ha1/S (HA_321)
                                                          0.00       4.49 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/S (FA_161)
                                                          0.00       4.49 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/S[7] (RCA_OPERAND_SIZE8_2)
                                                          0.00       4.49 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U27/ZN (NAND2_X1)           0.05       4.55 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U481/ZN (INV_X1)            0.05       4.59 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U492/ZN (OAI21_X1)          0.03       4.63 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/RESULT[18] (FP_ADD_SUB_MANTISSA_SIZE23_EXPONENT_SIZE8)
                                                          0.00       4.63 f
  DP0/EXE_STAGE/EX_FPU/U187/ZN (AOI21_X1)                 0.04       4.67 r
  DP0/EXE_STAGE/EX_FPU/U188/ZN (INV_X1)                   0.02       4.69 f
  DP0/EXE_STAGE/EX_FPU/O[18] (FPU_OPERAND_SIZE32)         0.00       4.69 f
  DP0/EXE_STAGE/U87/ZN (NAND2_X1)                         0.03       4.72 r
  DP0/EXE_STAGE/U89/ZN (NAND2_X1)                         0.03       4.74 f
  DP0/EXE_STAGE/EX_OUT[18] (EXECUTE)                      0.00       4.74 f
  DP0/U205/ZN (NAND2_X1)                                  0.03       4.77 r
  DP0/U206/ZN (NAND2_X1)                                  0.03       4.80 f
  DP0/DEC_STAGE/FORWARD_VALUE1[18] (DECODE)               0.00       4.80 f
  DP0/DEC_STAGE/U15/Z (MUX2_X2)                           0.07       4.87 f
  DP0/DEC_STAGE/ZD/A[18] (ZERO_DETECTOR_NBIT32)           0.00       4.87 f
  DP0/DEC_STAGE/ZD/U5/ZN (NOR3_X1)                        0.06       4.92 r
  DP0/DEC_STAGE/ZD/U1/ZN (AND3_X1)                        0.05       4.98 r
  DP0/DEC_STAGE/ZD/U2/ZN (AND3_X2)                        0.06       5.04 r
  DP0/DEC_STAGE/ZD/Z (ZERO_DETECTOR_NBIT32)               0.00       5.04 r
  DP0/DEC_STAGE/U72/ZN (XNOR2_X1)                         0.07       5.10 r
  DP0/DEC_STAGE/U13/ZN (NAND2_X1)                         0.04       5.14 f
  DP0/DEC_STAGE/U14/ZN (NAND2_X1)                         0.03       5.17 r
  DP0/DEC_STAGE/U8/ZN (AND3_X1)                           0.07       5.24 r
  DP0/DEC_STAGE/U579/Z (MUX2_X1)                          0.08       5.33 f
  DP0/DEC_STAGE/REG_A[19] (DECODE)                        0.00       5.33 f
  DP0/DEC_REG_A_PIPELINE/DIN[19] (REG_N_N32_7)            0.00       5.33 f
  DP0/DEC_REG_A_PIPELINE/FF_i_19/DIN (FF_205)             0.00       5.33 f
  DP0/DEC_REG_A_PIPELINE/FF_i_19/U3/ZN (NAND2_X1)         0.03       5.35 r
  DP0/DEC_REG_A_PIPELINE/FF_i_19/U7/ZN (NAND2_X1)         0.02       5.38 f
  DP0/DEC_REG_A_PIPELINE/FF_i_19/DOUT_reg/D (DFF_X1)      0.01       5.39 f
  data arrival time                                                  5.39

  clock CLK (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  DP0/DEC_REG_A_PIPELINE/FF_i_19/DOUT_reg/CK (DFF_X1)     0.00       1.00 r
  library setup time                                     -0.04       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -5.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.43


  Startpoint: DP0/DEC_REG_A_PIPELINE/FF_i_23/DOUT_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: DP0/DEC_REG_A_PIPELINE/FF_i_19/DOUT_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DLX                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DP0/DEC_REG_A_PIPELINE/FF_i_23/DOUT_reg/CK (DFF_X2)     0.00 #     0.00 r
  DP0/DEC_REG_A_PIPELINE/FF_i_23/DOUT_reg/Q (DFF_X2)      0.10       0.10 f
  DP0/DEC_REG_A_PIPELINE/FF_i_23/DOUT (FF_201)            0.00       0.10 f
  DP0/DEC_REG_A_PIPELINE/DOUT[23] (REG_N_N32_7)           0.00       0.10 f
  DP0/EXE_STAGE/R1[23] (EXECUTE)                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/F1[23] (FPU_OPERAND_SIZE32)        0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXPONENT1[0] (FP_ADD_SUB_MANTISSA_SIZE23_EXPONENT_SIZE8)
                                                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/A[0] (RCA_OPERAND_SIZE8_0)
                                                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/A (FA_176)
                                                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha0/A (HA_352)
                                                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha0/U1/Z (XOR2_X1)
                                                          0.08       0.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha0/S (HA_352)
                                                          0.00       0.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha1/A (HA_351)
                                                          0.00       0.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.22 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha1/C (HA_351)
                                                          0.00       0.22 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/U1/ZN (OR2_X1)
                                                          0.05       0.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/C (FA_176)
                                                          0.00       0.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/CIN (FA_175)
                                                          0.00       0.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/ha1/B (HA_349)
                                                          0.00       0.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.31 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/ha1/C (HA_349)
                                                          0.00       0.31 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/U1/ZN (OR2_X1)
                                                          0.05       0.36 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/C (FA_175)
                                                          0.00       0.36 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/CIN (FA_174)
                                                          0.00       0.36 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/ha1/B (HA_347)
                                                          0.00       0.36 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.40 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/ha1/C (HA_347)
                                                          0.00       0.40 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/U1/ZN (OR2_X1)
                                                          0.05       0.45 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/C (FA_174)
                                                          0.00       0.45 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/CIN (FA_173)
                                                          0.00       0.45 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/ha1/B (HA_345)
                                                          0.00       0.45 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.49 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/ha1/C (HA_345)
                                                          0.00       0.49 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/U1/ZN (OR2_X1)
                                                          0.05       0.54 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/C (FA_173)
                                                          0.00       0.54 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/CIN (FA_172)
                                                          0.00       0.54 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/ha1/B (HA_343)
                                                          0.00       0.54 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.58 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/ha1/C (HA_343)
                                                          0.00       0.58 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/U3/ZN (INV_X1)
                                                          0.02       0.60 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/U2/ZN (NAND2_X1)
                                                          0.03       0.63 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/C (FA_172)
                                                          0.00       0.63 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/CIN (FA_171)
                                                          0.00       0.63 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/ha1/B (HA_341)
                                                          0.00       0.63 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/ha1/C (HA_341)
                                                          0.00       0.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/U3/ZN (INV_X1)
                                                          0.02       0.69 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/U1/ZN (NAND2_X1)
                                                          0.03       0.71 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/C (FA_171)
                                                          0.00       0.71 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/CIN (FA_170)
                                                          0.00       0.71 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/ha1/B (HA_339)
                                                          0.00       0.71 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/ha1/C (HA_339)
                                                          0.00       0.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/U3/ZN (INV_X1)
                                                          0.02       0.78 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/U1/ZN (NAND2_X1)
                                                          0.03       0.80 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/C (FA_170)
                                                          0.00       0.80 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/CIN (FA_169)
                                                          0.00       0.80 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/ha1/B (HA_337)
                                                          0.00       0.80 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/ha1/U2/ZN (AND2_X1)
                                                          0.04       0.84 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/ha1/C (HA_337)
                                                          0.00       0.84 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/U1/ZN (OR2_X2)
                                                          0.06       0.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/C (FA_169)
                                                          0.00       0.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/C (RCA_OPERAND_SIZE8_0)
                                                          0.00       0.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U59/ZN (INV_X1)             0.05       0.95 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U546/ZN (NAND2_X1)          0.04       0.99 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U443/ZN (NAND2_X1)          0.05       1.04 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U298/ZN (NAND2_X1)          0.05       1.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U257/ZN (AOI21_X1)          0.07       1.15 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U227/ZN (NOR2_X1)           0.03       1.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U226/ZN (NAND2_X1)          0.03       1.20 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U204/ZN (AOI22_X1)          0.03       1.24 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U184/ZN (AND3_X2)           0.04       1.28 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/A[0] (RCA_OPERAND_SIZE24_0)
                                                          0.00       1.28 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/A (FA_160)
                                                          0.00       1.28 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha0/A (HA_320)
                                                          0.00       1.28 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha0/U2/ZN (XNOR2_X1)
                                                          0.06       1.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha0/S (HA_320)
                                                          0.00       1.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha1/A (HA_319)
                                                          0.00       1.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.38 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha1/C (HA_319)
                                                          0.00       1.38 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/U1/ZN (OR2_X2)
                                                          0.05       1.44 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/C (FA_160)
                                                          0.00       1.44 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/CIN (FA_159)
                                                          0.00       1.44 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/ha1/B (HA_317)
                                                          0.00       1.44 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/ha1/C (HA_317)
                                                          0.00       1.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/U1/ZN (OR2_X2)
                                                          0.05       1.53 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/C (FA_159)
                                                          0.00       1.53 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/CIN (FA_158)
                                                          0.00       1.53 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/ha1/B (HA_315)
                                                          0.00       1.53 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/ha1/C (HA_315)
                                                          0.00       1.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/U1/ZN (OR2_X2)
                                                          0.05       1.62 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/C (FA_158)
                                                          0.00       1.62 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/CIN (FA_157)
                                                          0.00       1.62 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/ha1/B (HA_313)
                                                          0.00       1.62 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/ha1/C (HA_313)
                                                          0.00       1.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/U1/ZN (OR2_X2)
                                                          0.05       1.72 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/C (FA_157)
                                                          0.00       1.72 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/CIN (FA_156)
                                                          0.00       1.72 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/ha1/B (HA_311)
                                                          0.00       1.72 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/ha1/C (HA_311)
                                                          0.00       1.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/U1/ZN (OR2_X2)
                                                          0.05       1.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/C (FA_156)
                                                          0.00       1.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/CIN (FA_155)
                                                          0.00       1.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/ha1/B (HA_309)
                                                          0.00       1.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.85 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/ha1/C (HA_309)
                                                          0.00       1.85 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/U1/ZN (OR2_X2)
                                                          0.05       1.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/C (FA_155)
                                                          0.00       1.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/CIN (FA_154)
                                                          0.00       1.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/ha1/B (HA_307)
                                                          0.00       1.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.94 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/ha1/C (HA_307)
                                                          0.00       1.94 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/U1/ZN (OR2_X2)
                                                          0.05       2.00 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/C (FA_154)
                                                          0.00       2.00 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/CIN (FA_153)
                                                          0.00       2.00 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/ha1/B (HA_305)
                                                          0.00       2.00 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.03 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/ha1/C (HA_305)
                                                          0.00       2.03 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/U1/ZN (OR2_X2)
                                                          0.05       2.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/C (FA_153)
                                                          0.00       2.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/CIN (FA_152)
                                                          0.00       2.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/ha1/B (HA_303)
                                                          0.00       2.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.13 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/ha1/C (HA_303)
                                                          0.00       2.13 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/U1/ZN (OR2_X2)
                                                          0.05       2.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/C (FA_152)
                                                          0.00       2.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/CIN (FA_151)
                                                          0.00       2.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/ha1/B (HA_301)
                                                          0.00       2.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.22 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/ha1/C (HA_301)
                                                          0.00       2.22 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/U1/ZN (OR2_X2)
                                                          0.05       2.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/C (FA_151)
                                                          0.00       2.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/CIN (FA_150)
                                                          0.00       2.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/ha1/B (HA_299)
                                                          0.00       2.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.31 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/ha1/C (HA_299)
                                                          0.00       2.31 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/U1/ZN (OR2_X2)
                                                          0.05       2.37 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/C (FA_150)
                                                          0.00       2.37 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/CIN (FA_149)
                                                          0.00       2.37 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/ha1/B (HA_297)
                                                          0.00       2.37 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.41 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/ha1/C (HA_297)
                                                          0.00       2.41 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/U1/ZN (OR2_X2)
                                                          0.05       2.46 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/C (FA_149)
                                                          0.00       2.46 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/CIN (FA_148)
                                                          0.00       2.46 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/ha1/B (HA_295)
                                                          0.00       2.46 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.50 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/ha1/C (HA_295)
                                                          0.00       2.50 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/U1/ZN (OR2_X2)
                                                          0.05       2.55 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/C (FA_148)
                                                          0.00       2.55 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/CIN (FA_147)
                                                          0.00       2.55 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/ha1/B (HA_293)
                                                          0.00       2.55 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.59 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/ha1/C (HA_293)
                                                          0.00       2.59 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/U1/ZN (OR2_X2)
                                                          0.05       2.65 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/C (FA_147)
                                                          0.00       2.65 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/CIN (FA_146)
                                                          0.00       2.65 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/ha1/B (HA_291)
                                                          0.00       2.65 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.68 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/ha1/C (HA_291)
                                                          0.00       2.68 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/U1/ZN (OR2_X2)
                                                          0.05       2.74 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/C (FA_146)
                                                          0.00       2.74 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/CIN (FA_145)
                                                          0.00       2.74 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/ha1/B (HA_289)
                                                          0.00       2.74 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.78 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/ha1/C (HA_289)
                                                          0.00       2.78 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/U1/ZN (OR2_X2)
                                                          0.05       2.83 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/C (FA_145)
                                                          0.00       2.83 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/CIN (FA_144)
                                                          0.00       2.83 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/ha1/B (HA_287)
                                                          0.00       2.83 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.87 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/ha1/C (HA_287)
                                                          0.00       2.87 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/U1/ZN (OR2_X2)
                                                          0.05       2.92 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/C (FA_144)
                                                          0.00       2.92 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/CIN (FA_143)
                                                          0.00       2.92 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/ha1/B (HA_285)
                                                          0.00       2.92 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.96 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/ha1/C (HA_285)
                                                          0.00       2.96 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/U1/ZN (OR2_X2)
                                                          0.05       3.02 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/C (FA_143)
                                                          0.00       3.02 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/CIN (FA_142)
                                                          0.00       3.02 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/ha1/B (HA_283)
                                                          0.00       3.02 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.06 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/ha1/C (HA_283)
                                                          0.00       3.06 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/U1/ZN (OR2_X2)
                                                          0.05       3.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/C (FA_142)
                                                          0.00       3.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/CIN (FA_141)
                                                          0.00       3.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/ha1/B (HA_281)
                                                          0.00       3.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.15 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/ha1/C (HA_281)
                                                          0.00       3.15 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/U1/ZN (OR2_X2)
                                                          0.05       3.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/C (FA_141)
                                                          0.00       3.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/CIN (FA_140)
                                                          0.00       3.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/ha1/B (HA_279)
                                                          0.00       3.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/ha1/U2/ZN (AND2_X1)
                                                          0.04       3.24 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/ha1/C (HA_279)
                                                          0.00       3.24 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/U1/ZN (OR2_X2)
                                                          0.05       3.30 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/C (FA_140)
                                                          0.00       3.30 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/CIN (FA_139)
                                                          0.00       3.30 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/ha1/B (HA_277)
                                                          0.00       3.30 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/ha1/U3/ZN (XNOR2_X1)
                                                          0.06       3.35 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/ha1/S (HA_277)
                                                          0.00       3.35 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/S (FA_139)
                                                          0.00       3.35 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/S[21] (RCA_OPERAND_SIZE24_0)
                                                          0.00       3.35 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U251/Z (MUX2_X2)            0.07       3.42 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/A[21] (RCA_OPERAND_SIZE24_3)
                                                          0.00       3.42 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/A (FA_91)
                                                          0.00       3.42 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha0/A (HA_182)
                                                          0.00       3.42 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha0/U3/ZN (NAND2_X1)
                                                          0.03       3.45 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha0/U5/ZN (NAND2_X1)
                                                          0.03       3.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha0/S (HA_182)
                                                          0.00       3.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha1/A (HA_181)
                                                          0.00       3.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha1/U4/ZN (AND2_X1)
                                                          0.04       3.52 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha1/C (HA_181)
                                                          0.00       3.52 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/U1/ZN (OR2_X1)
                                                          0.05       3.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/C (FA_91)
                                                          0.00       3.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/CIN (FA_90)
                                                          0.00       3.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/ha1/B (HA_179)
                                                          0.00       3.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.61 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/ha1/C (HA_179)
                                                          0.00       3.61 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/U1/ZN (OR2_X1)
                                                          0.05       3.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/C (FA_90)
                                                          0.00       3.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/CIN (FA_89)
                                                          0.00       3.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/ha1/B (HA_177)
                                                          0.00       3.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.70 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/ha1/C (HA_177)
                                                          0.00       3.70 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/U3/ZN (INV_X1)
                                                          0.02       3.72 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/U1/ZN (NAND2_X1)
                                                          0.03       3.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/C (FA_89)
                                                          0.00       3.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/C (RCA_OPERAND_SIZE24_3)
                                                          0.00       3.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U116/ZN (XNOR2_X1)          0.06       3.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/CIN (RCA_OPERAND_SIZE8_2)
                                                          0.00       3.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/CIN (FA_168)
                                                          0.00       3.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/ha1/B (HA_335)
                                                          0.00       3.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.85 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/ha1/C (HA_335)
                                                          0.00       3.85 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/U3/ZN (INV_X1)
                                                          0.02       3.88 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/U2/ZN (NAND2_X1)
                                                          0.03       3.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/C (FA_168)
                                                          0.00       3.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/CIN (FA_167)
                                                          0.00       3.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/ha1/B (HA_333)
                                                          0.00       3.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.94 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/ha1/C (HA_333)
                                                          0.00       3.94 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/U3/ZN (INV_X1)
                                                          0.02       3.96 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/U2/ZN (NAND2_X1)
                                                          0.03       3.99 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/C (FA_167)
                                                          0.00       3.99 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/CIN (FA_166)
                                                          0.00       3.99 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/ha1/B (HA_331)
                                                          0.00       3.99 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.03 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/ha1/C (HA_331)
                                                          0.00       4.03 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/U3/ZN (INV_X1)
                                                          0.02       4.05 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/U1/ZN (NAND2_X1)
                                                          0.03       4.08 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/C (FA_166)
                                                          0.00       4.08 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/CIN (FA_165)
                                                          0.00       4.08 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/ha1/B (HA_329)
                                                          0.00       4.08 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/ha1/C (HA_329)
                                                          0.00       4.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/U1/ZN (OR2_X1)
                                                          0.05       4.16 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/C (FA_165)
                                                          0.00       4.16 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/CIN (FA_164)
                                                          0.00       4.16 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/ha1/B (HA_327)
                                                          0.00       4.16 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/ha1/C (HA_327)
                                                          0.00       4.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/U3/ZN (INV_X1)
                                                          0.02       4.23 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/U1/ZN (NAND2_X1)
                                                          0.03       4.25 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/C (FA_164)
                                                          0.00       4.25 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/CIN (FA_163)
                                                          0.00       4.25 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/ha1/B (HA_325)
                                                          0.00       4.25 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.29 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/ha1/C (HA_325)
                                                          0.00       4.29 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/U3/ZN (INV_X1)
                                                          0.02       4.31 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/U1/ZN (NAND2_X1)
                                                          0.03       4.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/C (FA_163)
                                                          0.00       4.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/CIN (FA_162)
                                                          0.00       4.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/ha1/B (HA_323)
                                                          0.00       4.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.38 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/ha1/C (HA_323)
                                                          0.00       4.38 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/U1/ZN (OR2_X2)
                                                          0.05       4.43 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/C (FA_162)
                                                          0.00       4.43 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/CIN (FA_161)
                                                          0.00       4.43 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/ha1/B (HA_321)
                                                          0.00       4.43 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/ha1/U1/ZN (XNOR2_X1)
                                                          0.06       4.49 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/ha1/S (HA_321)
                                                          0.00       4.49 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/S (FA_161)
                                                          0.00       4.49 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/S[7] (RCA_OPERAND_SIZE8_2)
                                                          0.00       4.49 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U27/ZN (NAND2_X1)           0.05       4.55 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U481/ZN (INV_X1)            0.05       4.59 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U483/ZN (OAI21_X1)          0.03       4.63 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/RESULT[9] (FP_ADD_SUB_MANTISSA_SIZE23_EXPONENT_SIZE8)
                                                          0.00       4.63 f
  DP0/EXE_STAGE/EX_FPU/U145/ZN (AOI21_X1)                 0.04       4.67 r
  DP0/EXE_STAGE/EX_FPU/U146/ZN (INV_X1)                   0.02       4.69 f
  DP0/EXE_STAGE/EX_FPU/O[9] (FPU_OPERAND_SIZE32)          0.00       4.69 f
  DP0/EXE_STAGE/U67/ZN (NAND2_X1)                         0.03       4.72 r
  DP0/EXE_STAGE/U68/ZN (NAND2_X1)                         0.03       4.74 f
  DP0/EXE_STAGE/EX_OUT[9] (EXECUTE)                       0.00       4.74 f
  DP0/U184/ZN (NAND2_X1)                                  0.03       4.77 r
  DP0/U185/ZN (NAND2_X1)                                  0.02       4.80 f
  DP0/DEC_STAGE/FORWARD_VALUE1[9] (DECODE)                0.00       4.80 f
  DP0/DEC_STAGE/U124/Z (MUX2_X1)                          0.07       4.87 f
  DP0/DEC_STAGE/ZD/A[9] (ZERO_DETECTOR_NBIT32)            0.00       4.87 f
  DP0/DEC_STAGE/ZD/U12/ZN (NOR3_X1)                       0.05       4.91 r
  DP0/DEC_STAGE/ZD/U10/ZN (AND4_X1)                       0.07       4.98 r
  DP0/DEC_STAGE/ZD/U2/ZN (AND3_X2)                        0.06       5.04 r
  DP0/DEC_STAGE/ZD/Z (ZERO_DETECTOR_NBIT32)               0.00       5.04 r
  DP0/DEC_STAGE/U72/ZN (XNOR2_X1)                         0.07       5.10 r
  DP0/DEC_STAGE/U13/ZN (NAND2_X1)                         0.04       5.14 f
  DP0/DEC_STAGE/U14/ZN (NAND2_X1)                         0.03       5.17 r
  DP0/DEC_STAGE/U8/ZN (AND3_X1)                           0.07       5.24 r
  DP0/DEC_STAGE/U579/Z (MUX2_X1)                          0.08       5.33 f
  DP0/DEC_STAGE/REG_A[19] (DECODE)                        0.00       5.33 f
  DP0/DEC_REG_A_PIPELINE/DIN[19] (REG_N_N32_7)            0.00       5.33 f
  DP0/DEC_REG_A_PIPELINE/FF_i_19/DIN (FF_205)             0.00       5.33 f
  DP0/DEC_REG_A_PIPELINE/FF_i_19/U3/ZN (NAND2_X1)         0.03       5.35 r
  DP0/DEC_REG_A_PIPELINE/FF_i_19/U7/ZN (NAND2_X1)         0.02       5.38 f
  DP0/DEC_REG_A_PIPELINE/FF_i_19/DOUT_reg/D (DFF_X1)      0.01       5.39 f
  data arrival time                                                  5.39

  clock CLK (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  DP0/DEC_REG_A_PIPELINE/FF_i_19/DOUT_reg/CK (DFF_X1)     0.00       1.00 r
  library setup time                                     -0.04       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -5.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.43


  Startpoint: DP0/DEC_REG_A_PIPELINE/FF_i_23/DOUT_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: DP0/DEC_REG_A_PIPELINE/FF_i_19/DOUT_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DLX                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DP0/DEC_REG_A_PIPELINE/FF_i_23/DOUT_reg/CK (DFF_X2)     0.00 #     0.00 r
  DP0/DEC_REG_A_PIPELINE/FF_i_23/DOUT_reg/Q (DFF_X2)      0.10       0.10 f
  DP0/DEC_REG_A_PIPELINE/FF_i_23/DOUT (FF_201)            0.00       0.10 f
  DP0/DEC_REG_A_PIPELINE/DOUT[23] (REG_N_N32_7)           0.00       0.10 f
  DP0/EXE_STAGE/R1[23] (EXECUTE)                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/F1[23] (FPU_OPERAND_SIZE32)        0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXPONENT1[0] (FP_ADD_SUB_MANTISSA_SIZE23_EXPONENT_SIZE8)
                                                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/A[0] (RCA_OPERAND_SIZE8_0)
                                                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/A (FA_176)
                                                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha0/A (HA_352)
                                                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha0/U1/Z (XOR2_X1)
                                                          0.08       0.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha0/S (HA_352)
                                                          0.00       0.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha1/A (HA_351)
                                                          0.00       0.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.22 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha1/C (HA_351)
                                                          0.00       0.22 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/U1/ZN (OR2_X1)
                                                          0.05       0.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/C (FA_176)
                                                          0.00       0.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/CIN (FA_175)
                                                          0.00       0.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/ha1/B (HA_349)
                                                          0.00       0.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.31 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/ha1/C (HA_349)
                                                          0.00       0.31 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/U1/ZN (OR2_X1)
                                                          0.05       0.36 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/C (FA_175)
                                                          0.00       0.36 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/CIN (FA_174)
                                                          0.00       0.36 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/ha1/B (HA_347)
                                                          0.00       0.36 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.40 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/ha1/C (HA_347)
                                                          0.00       0.40 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/U1/ZN (OR2_X1)
                                                          0.05       0.45 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/C (FA_174)
                                                          0.00       0.45 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/CIN (FA_173)
                                                          0.00       0.45 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/ha1/B (HA_345)
                                                          0.00       0.45 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.49 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/ha1/C (HA_345)
                                                          0.00       0.49 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/U1/ZN (OR2_X1)
                                                          0.05       0.54 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/C (FA_173)
                                                          0.00       0.54 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/CIN (FA_172)
                                                          0.00       0.54 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/ha1/B (HA_343)
                                                          0.00       0.54 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.58 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/ha1/C (HA_343)
                                                          0.00       0.58 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/U3/ZN (INV_X1)
                                                          0.02       0.60 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/U2/ZN (NAND2_X1)
                                                          0.03       0.63 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/C (FA_172)
                                                          0.00       0.63 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/CIN (FA_171)
                                                          0.00       0.63 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/ha1/B (HA_341)
                                                          0.00       0.63 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/ha1/C (HA_341)
                                                          0.00       0.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/U3/ZN (INV_X1)
                                                          0.02       0.69 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/U1/ZN (NAND2_X1)
                                                          0.03       0.71 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/C (FA_171)
                                                          0.00       0.71 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/CIN (FA_170)
                                                          0.00       0.71 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/ha1/B (HA_339)
                                                          0.00       0.71 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/ha1/C (HA_339)
                                                          0.00       0.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/U3/ZN (INV_X1)
                                                          0.02       0.78 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/U1/ZN (NAND2_X1)
                                                          0.03       0.80 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/C (FA_170)
                                                          0.00       0.80 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/CIN (FA_169)
                                                          0.00       0.80 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/ha1/B (HA_337)
                                                          0.00       0.80 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/ha1/U2/ZN (AND2_X1)
                                                          0.04       0.84 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/ha1/C (HA_337)
                                                          0.00       0.84 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/U1/ZN (OR2_X2)
                                                          0.06       0.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/C (FA_169)
                                                          0.00       0.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/C (RCA_OPERAND_SIZE8_0)
                                                          0.00       0.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U60/Z (BUF_X2)              0.05       0.95 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U225/ZN (NAND2_X1)          0.05       1.00 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U273/ZN (OAI22_X1)          0.04       1.04 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U231/ZN (NOR3_X1)           0.05       1.09 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U230/ZN (OAI22_X1)          0.04       1.13 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U228/ZN (INV_X1)            0.03       1.16 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U226/ZN (NAND2_X1)          0.03       1.19 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U204/ZN (AOI22_X1)          0.05       1.24 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U184/ZN (AND3_X2)           0.06       1.30 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/A[0] (RCA_OPERAND_SIZE24_0)
                                                          0.00       1.30 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/A (FA_160)
                                                          0.00       1.30 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha0/A (HA_320)
                                                          0.00       1.30 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha0/U2/ZN (XNOR2_X1)
                                                          0.04       1.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha0/S (HA_320)
                                                          0.00       1.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha1/A (HA_319)
                                                          0.00       1.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.38 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha1/C (HA_319)
                                                          0.00       1.38 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/U1/ZN (OR2_X2)
                                                          0.05       1.44 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/C (FA_160)
                                                          0.00       1.44 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/CIN (FA_159)
                                                          0.00       1.44 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/ha1/B (HA_317)
                                                          0.00       1.44 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/ha1/C (HA_317)
                                                          0.00       1.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/U1/ZN (OR2_X2)
                                                          0.05       1.53 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/C (FA_159)
                                                          0.00       1.53 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/CIN (FA_158)
                                                          0.00       1.53 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/ha1/B (HA_315)
                                                          0.00       1.53 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/ha1/C (HA_315)
                                                          0.00       1.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/U1/ZN (OR2_X2)
                                                          0.05       1.62 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/C (FA_158)
                                                          0.00       1.62 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/CIN (FA_157)
                                                          0.00       1.62 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/ha1/B (HA_313)
                                                          0.00       1.62 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/ha1/C (HA_313)
                                                          0.00       1.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/U1/ZN (OR2_X2)
                                                          0.05       1.72 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/C (FA_157)
                                                          0.00       1.72 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/CIN (FA_156)
                                                          0.00       1.72 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/ha1/B (HA_311)
                                                          0.00       1.72 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/ha1/C (HA_311)
                                                          0.00       1.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/U1/ZN (OR2_X2)
                                                          0.05       1.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/C (FA_156)
                                                          0.00       1.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/CIN (FA_155)
                                                          0.00       1.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/ha1/B (HA_309)
                                                          0.00       1.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.85 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/ha1/C (HA_309)
                                                          0.00       1.85 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/U1/ZN (OR2_X2)
                                                          0.05       1.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/C (FA_155)
                                                          0.00       1.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/CIN (FA_154)
                                                          0.00       1.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/ha1/B (HA_307)
                                                          0.00       1.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.94 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/ha1/C (HA_307)
                                                          0.00       1.94 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/U1/ZN (OR2_X2)
                                                          0.05       2.00 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/C (FA_154)
                                                          0.00       2.00 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/CIN (FA_153)
                                                          0.00       2.00 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/ha1/B (HA_305)
                                                          0.00       2.00 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.03 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/ha1/C (HA_305)
                                                          0.00       2.03 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/U1/ZN (OR2_X2)
                                                          0.05       2.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/C (FA_153)
                                                          0.00       2.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/CIN (FA_152)
                                                          0.00       2.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/ha1/B (HA_303)
                                                          0.00       2.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.13 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/ha1/C (HA_303)
                                                          0.00       2.13 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/U1/ZN (OR2_X2)
                                                          0.05       2.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/C (FA_152)
                                                          0.00       2.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/CIN (FA_151)
                                                          0.00       2.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/ha1/B (HA_301)
                                                          0.00       2.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.22 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/ha1/C (HA_301)
                                                          0.00       2.22 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/U1/ZN (OR2_X2)
                                                          0.05       2.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/C (FA_151)
                                                          0.00       2.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/CIN (FA_150)
                                                          0.00       2.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/ha1/B (HA_299)
                                                          0.00       2.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.31 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/ha1/C (HA_299)
                                                          0.00       2.31 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/U1/ZN (OR2_X2)
                                                          0.05       2.37 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/C (FA_150)
                                                          0.00       2.37 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/CIN (FA_149)
                                                          0.00       2.37 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/ha1/B (HA_297)
                                                          0.00       2.37 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.41 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/ha1/C (HA_297)
                                                          0.00       2.41 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/U1/ZN (OR2_X2)
                                                          0.05       2.46 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/C (FA_149)
                                                          0.00       2.46 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/CIN (FA_148)
                                                          0.00       2.46 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/ha1/B (HA_295)
                                                          0.00       2.46 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.50 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/ha1/C (HA_295)
                                                          0.00       2.50 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/U1/ZN (OR2_X2)
                                                          0.05       2.55 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/C (FA_148)
                                                          0.00       2.55 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/CIN (FA_147)
                                                          0.00       2.55 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/ha1/B (HA_293)
                                                          0.00       2.55 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.59 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/ha1/C (HA_293)
                                                          0.00       2.59 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/U1/ZN (OR2_X2)
                                                          0.05       2.65 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/C (FA_147)
                                                          0.00       2.65 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/CIN (FA_146)
                                                          0.00       2.65 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/ha1/B (HA_291)
                                                          0.00       2.65 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.68 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/ha1/C (HA_291)
                                                          0.00       2.68 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/U1/ZN (OR2_X2)
                                                          0.05       2.74 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/C (FA_146)
                                                          0.00       2.74 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/CIN (FA_145)
                                                          0.00       2.74 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/ha1/B (HA_289)
                                                          0.00       2.74 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.78 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/ha1/C (HA_289)
                                                          0.00       2.78 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/U1/ZN (OR2_X2)
                                                          0.05       2.83 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/C (FA_145)
                                                          0.00       2.83 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/CIN (FA_144)
                                                          0.00       2.83 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/ha1/B (HA_287)
                                                          0.00       2.83 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.87 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/ha1/C (HA_287)
                                                          0.00       2.87 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/U1/ZN (OR2_X2)
                                                          0.05       2.92 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/C (FA_144)
                                                          0.00       2.92 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/CIN (FA_143)
                                                          0.00       2.92 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/ha1/B (HA_285)
                                                          0.00       2.92 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.96 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/ha1/C (HA_285)
                                                          0.00       2.96 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/U1/ZN (OR2_X2)
                                                          0.05       3.02 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/C (FA_143)
                                                          0.00       3.02 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/CIN (FA_142)
                                                          0.00       3.02 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/ha1/B (HA_283)
                                                          0.00       3.02 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.06 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/ha1/C (HA_283)
                                                          0.00       3.06 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/U1/ZN (OR2_X2)
                                                          0.05       3.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/C (FA_142)
                                                          0.00       3.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/CIN (FA_141)
                                                          0.00       3.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/ha1/B (HA_281)
                                                          0.00       3.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.15 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/ha1/C (HA_281)
                                                          0.00       3.15 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/U1/ZN (OR2_X2)
                                                          0.05       3.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/C (FA_141)
                                                          0.00       3.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/CIN (FA_140)
                                                          0.00       3.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/ha1/B (HA_279)
                                                          0.00       3.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/ha1/U2/ZN (AND2_X1)
                                                          0.04       3.24 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/ha1/C (HA_279)
                                                          0.00       3.24 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/U1/ZN (OR2_X2)
                                                          0.05       3.30 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/C (FA_140)
                                                          0.00       3.30 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/CIN (FA_139)
                                                          0.00       3.30 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/ha1/B (HA_277)
                                                          0.00       3.30 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/ha1/U3/ZN (XNOR2_X1)
                                                          0.06       3.35 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/ha1/S (HA_277)
                                                          0.00       3.35 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/S (FA_139)
                                                          0.00       3.35 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/S[21] (RCA_OPERAND_SIZE24_0)
                                                          0.00       3.35 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U251/Z (MUX2_X2)            0.07       3.42 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/A[21] (RCA_OPERAND_SIZE24_3)
                                                          0.00       3.42 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/A (FA_91)
                                                          0.00       3.42 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha0/A (HA_182)
                                                          0.00       3.42 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha0/U3/ZN (NAND2_X1)
                                                          0.03       3.45 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha0/U5/ZN (NAND2_X1)
                                                          0.03       3.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha0/S (HA_182)
                                                          0.00       3.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha1/A (HA_181)
                                                          0.00       3.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha1/U4/ZN (AND2_X1)
                                                          0.04       3.52 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha1/C (HA_181)
                                                          0.00       3.52 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/U1/ZN (OR2_X1)
                                                          0.05       3.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/C (FA_91)
                                                          0.00       3.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/CIN (FA_90)
                                                          0.00       3.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/ha1/B (HA_179)
                                                          0.00       3.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.61 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/ha1/C (HA_179)
                                                          0.00       3.61 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/U1/ZN (OR2_X1)
                                                          0.05       3.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/C (FA_90)
                                                          0.00       3.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/CIN (FA_89)
                                                          0.00       3.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/ha1/B (HA_177)
                                                          0.00       3.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.70 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/ha1/C (HA_177)
                                                          0.00       3.70 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/U3/ZN (INV_X1)
                                                          0.02       3.72 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/U1/ZN (NAND2_X1)
                                                          0.03       3.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/C (FA_89)
                                                          0.00       3.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/C (RCA_OPERAND_SIZE24_3)
                                                          0.00       3.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U116/ZN (XNOR2_X1)          0.06       3.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/CIN (RCA_OPERAND_SIZE8_2)
                                                          0.00       3.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/CIN (FA_168)
                                                          0.00       3.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/ha1/B (HA_335)
                                                          0.00       3.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.85 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/ha1/C (HA_335)
                                                          0.00       3.85 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/U3/ZN (INV_X1)
                                                          0.02       3.88 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/U2/ZN (NAND2_X1)
                                                          0.03       3.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/C (FA_168)
                                                          0.00       3.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/CIN (FA_167)
                                                          0.00       3.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/ha1/B (HA_333)
                                                          0.00       3.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.94 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/ha1/C (HA_333)
                                                          0.00       3.94 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/U3/ZN (INV_X1)
                                                          0.02       3.96 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/U2/ZN (NAND2_X1)
                                                          0.03       3.99 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/C (FA_167)
                                                          0.00       3.99 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/CIN (FA_166)
                                                          0.00       3.99 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/ha1/B (HA_331)
                                                          0.00       3.99 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.03 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/ha1/C (HA_331)
                                                          0.00       4.03 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/U3/ZN (INV_X1)
                                                          0.02       4.05 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/U1/ZN (NAND2_X1)
                                                          0.03       4.08 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/C (FA_166)
                                                          0.00       4.08 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/CIN (FA_165)
                                                          0.00       4.08 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/ha1/B (HA_329)
                                                          0.00       4.08 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/ha1/C (HA_329)
                                                          0.00       4.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/U1/ZN (OR2_X1)
                                                          0.05       4.16 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/C (FA_165)
                                                          0.00       4.16 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/CIN (FA_164)
                                                          0.00       4.16 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/ha1/B (HA_327)
                                                          0.00       4.16 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/ha1/C (HA_327)
                                                          0.00       4.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/U3/ZN (INV_X1)
                                                          0.02       4.23 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/U1/ZN (NAND2_X1)
                                                          0.03       4.25 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/C (FA_164)
                                                          0.00       4.25 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/CIN (FA_163)
                                                          0.00       4.25 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/ha1/B (HA_325)
                                                          0.00       4.25 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.29 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/ha1/C (HA_325)
                                                          0.00       4.29 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/U3/ZN (INV_X1)
                                                          0.02       4.31 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/U1/ZN (NAND2_X1)
                                                          0.03       4.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/C (FA_163)
                                                          0.00       4.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/CIN (FA_162)
                                                          0.00       4.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/ha1/B (HA_323)
                                                          0.00       4.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.38 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/ha1/C (HA_323)
                                                          0.00       4.38 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/U1/ZN (OR2_X2)
                                                          0.05       4.43 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/C (FA_162)
                                                          0.00       4.43 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/CIN (FA_161)
                                                          0.00       4.43 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/ha1/B (HA_321)
                                                          0.00       4.43 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/ha1/U1/ZN (XNOR2_X1)
                                                          0.06       4.49 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/ha1/S (HA_321)
                                                          0.00       4.49 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/S (FA_161)
                                                          0.00       4.49 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/S[7] (RCA_OPERAND_SIZE8_2)
                                                          0.00       4.49 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U123/ZN (AND2_X2)           0.08       4.57 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U489/ZN (OAI21_X1)          0.04       4.61 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/RESULT[5] (FP_ADD_SUB_MANTISSA_SIZE23_EXPONENT_SIZE8)
                                                          0.00       4.61 f
  DP0/EXE_STAGE/EX_FPU/U127/ZN (AOI21_X1)                 0.04       4.65 r
  DP0/EXE_STAGE/EX_FPU/U128/ZN (INV_X1)                   0.02       4.67 f
  DP0/EXE_STAGE/EX_FPU/O[5] (FPU_OPERAND_SIZE32)          0.00       4.67 f
  DP0/EXE_STAGE/U77/Z (MUX2_X1)                           0.07       4.74 f
  DP0/EXE_STAGE/EX_OUT[5] (EXECUTE)                       0.00       4.74 f
  DP0/U175/ZN (NAND2_X1)                                  0.03       4.77 r
  DP0/U176/ZN (NAND2_X1)                                  0.03       4.80 f
  DP0/DEC_STAGE/FORWARD_VALUE1[5] (DECODE)                0.00       4.80 f
  DP0/DEC_STAGE/U106/ZN (NAND2_X1)                        0.03       4.82 r
  DP0/DEC_STAGE/U108/ZN (NAND2_X1)                        0.03       4.85 f
  DP0/DEC_STAGE/ZD/A[5] (ZERO_DETECTOR_NBIT32)            0.00       4.85 f
  DP0/DEC_STAGE/ZD/U11/ZN (NOR3_X1)                       0.06       4.91 r
  DP0/DEC_STAGE/ZD/U10/ZN (AND4_X1)                       0.07       4.98 r
  DP0/DEC_STAGE/ZD/U2/ZN (AND3_X2)                        0.06       5.04 r
  DP0/DEC_STAGE/ZD/Z (ZERO_DETECTOR_NBIT32)               0.00       5.04 r
  DP0/DEC_STAGE/U72/ZN (XNOR2_X1)                         0.07       5.10 r
  DP0/DEC_STAGE/U13/ZN (NAND2_X1)                         0.04       5.14 f
  DP0/DEC_STAGE/U14/ZN (NAND2_X1)                         0.03       5.17 r
  DP0/DEC_STAGE/U8/ZN (AND3_X1)                           0.07       5.24 r
  DP0/DEC_STAGE/U579/Z (MUX2_X1)                          0.08       5.33 f
  DP0/DEC_STAGE/REG_A[19] (DECODE)                        0.00       5.33 f
  DP0/DEC_REG_A_PIPELINE/DIN[19] (REG_N_N32_7)            0.00       5.33 f
  DP0/DEC_REG_A_PIPELINE/FF_i_19/DIN (FF_205)             0.00       5.33 f
  DP0/DEC_REG_A_PIPELINE/FF_i_19/U3/ZN (NAND2_X1)         0.03       5.35 r
  DP0/DEC_REG_A_PIPELINE/FF_i_19/U7/ZN (NAND2_X1)         0.02       5.38 f
  DP0/DEC_REG_A_PIPELINE/FF_i_19/DOUT_reg/D (DFF_X1)      0.01       5.39 f
  data arrival time                                                  5.39

  clock CLK (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  DP0/DEC_REG_A_PIPELINE/FF_i_19/DOUT_reg/CK (DFF_X1)     0.00       1.00 r
  library setup time                                     -0.04       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -5.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.43


  Startpoint: DP0/DEC_REG_A_PIPELINE/FF_i_23/DOUT_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: DP0/DEC_REG_A_PIPELINE/FF_i_13/DOUT_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DLX                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DP0/DEC_REG_A_PIPELINE/FF_i_23/DOUT_reg/CK (DFF_X2)     0.00 #     0.00 r
  DP0/DEC_REG_A_PIPELINE/FF_i_23/DOUT_reg/Q (DFF_X2)      0.10       0.10 f
  DP0/DEC_REG_A_PIPELINE/FF_i_23/DOUT (FF_201)            0.00       0.10 f
  DP0/DEC_REG_A_PIPELINE/DOUT[23] (REG_N_N32_7)           0.00       0.10 f
  DP0/EXE_STAGE/R1[23] (EXECUTE)                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/F1[23] (FPU_OPERAND_SIZE32)        0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXPONENT1[0] (FP_ADD_SUB_MANTISSA_SIZE23_EXPONENT_SIZE8)
                                                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/A[0] (RCA_OPERAND_SIZE8_0)
                                                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/A (FA_176)
                                                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha0/A (HA_352)
                                                          0.00       0.10 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha0/U1/Z (XOR2_X1)
                                                          0.08       0.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha0/S (HA_352)
                                                          0.00       0.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha1/A (HA_351)
                                                          0.00       0.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.22 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/ha1/C (HA_351)
                                                          0.00       0.22 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/U1/ZN (OR2_X1)
                                                          0.05       0.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_0/C (FA_176)
                                                          0.00       0.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/CIN (FA_175)
                                                          0.00       0.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/ha1/B (HA_349)
                                                          0.00       0.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.31 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/ha1/C (HA_349)
                                                          0.00       0.31 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/U1/ZN (OR2_X1)
                                                          0.05       0.36 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_1/C (FA_175)
                                                          0.00       0.36 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/CIN (FA_174)
                                                          0.00       0.36 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/ha1/B (HA_347)
                                                          0.00       0.36 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.40 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/ha1/C (HA_347)
                                                          0.00       0.40 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/U1/ZN (OR2_X1)
                                                          0.05       0.45 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_2/C (FA_174)
                                                          0.00       0.45 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/CIN (FA_173)
                                                          0.00       0.45 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/ha1/B (HA_345)
                                                          0.00       0.45 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.49 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/ha1/C (HA_345)
                                                          0.00       0.49 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/U1/ZN (OR2_X1)
                                                          0.05       0.54 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_3/C (FA_173)
                                                          0.00       0.54 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/CIN (FA_172)
                                                          0.00       0.54 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/ha1/B (HA_343)
                                                          0.00       0.54 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.58 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/ha1/C (HA_343)
                                                          0.00       0.58 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/U3/ZN (INV_X1)
                                                          0.02       0.60 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/U2/ZN (NAND2_X1)
                                                          0.03       0.63 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_4/C (FA_172)
                                                          0.00       0.63 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/CIN (FA_171)
                                                          0.00       0.63 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/ha1/B (HA_341)
                                                          0.00       0.63 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/ha1/C (HA_341)
                                                          0.00       0.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/U3/ZN (INV_X1)
                                                          0.02       0.69 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/U1/ZN (NAND2_X1)
                                                          0.03       0.71 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_5/C (FA_171)
                                                          0.00       0.71 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/CIN (FA_170)
                                                          0.00       0.71 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/ha1/B (HA_339)
                                                          0.00       0.71 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/ha1/U1/ZN (AND2_X1)
                                                          0.04       0.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/ha1/C (HA_339)
                                                          0.00       0.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/U3/ZN (INV_X1)
                                                          0.02       0.78 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/U1/ZN (NAND2_X1)
                                                          0.03       0.80 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_6/C (FA_170)
                                                          0.00       0.80 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/CIN (FA_169)
                                                          0.00       0.80 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/ha1/B (HA_337)
                                                          0.00       0.80 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/ha1/U2/ZN (AND2_X1)
                                                          0.04       0.84 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/ha1/C (HA_337)
                                                          0.00       0.84 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/U1/ZN (OR2_X2)
                                                          0.06       0.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/fa_i_7/C (FA_169)
                                                          0.00       0.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_DIFF_ADD/C (RCA_OPERAND_SIZE8_0)
                                                          0.00       0.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U58/ZN (INV_X1)             0.04       0.94 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U57/ZN (NAND2_X1)           0.04       0.98 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U163/ZN (INV_X1)            0.04       1.02 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U165/ZN (AND2_X1)           0.05       1.07 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U231/ZN (NOR3_X1)           0.03       1.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U230/ZN (OAI22_X1)          0.05       1.15 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U228/ZN (INV_X1)            0.03       1.17 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U226/ZN (NAND2_X1)          0.03       1.20 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U204/ZN (AOI22_X1)          0.03       1.24 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U184/ZN (AND3_X2)           0.04       1.28 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/A[0] (RCA_OPERAND_SIZE24_0)
                                                          0.00       1.28 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/A (FA_160)
                                                          0.00       1.28 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha0/A (HA_320)
                                                          0.00       1.28 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha0/U2/ZN (XNOR2_X1)
                                                          0.06       1.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha0/S (HA_320)
                                                          0.00       1.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha1/A (HA_319)
                                                          0.00       1.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.38 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/ha1/C (HA_319)
                                                          0.00       1.38 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/U1/ZN (OR2_X2)
                                                          0.05       1.44 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_0/C (FA_160)
                                                          0.00       1.44 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/CIN (FA_159)
                                                          0.00       1.44 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/ha1/B (HA_317)
                                                          0.00       1.44 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/ha1/C (HA_317)
                                                          0.00       1.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/U1/ZN (OR2_X2)
                                                          0.05       1.53 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_1/C (FA_159)
                                                          0.00       1.53 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/CIN (FA_158)
                                                          0.00       1.53 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/ha1/B (HA_315)
                                                          0.00       1.53 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/ha1/C (HA_315)
                                                          0.00       1.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/U1/ZN (OR2_X2)
                                                          0.05       1.62 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_2/C (FA_158)
                                                          0.00       1.62 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/CIN (FA_157)
                                                          0.00       1.62 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/ha1/B (HA_313)
                                                          0.00       1.62 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/ha1/C (HA_313)
                                                          0.00       1.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/U1/ZN (OR2_X2)
                                                          0.05       1.72 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_3/C (FA_157)
                                                          0.00       1.72 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/CIN (FA_156)
                                                          0.00       1.72 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/ha1/B (HA_311)
                                                          0.00       1.72 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/ha1/C (HA_311)
                                                          0.00       1.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/U1/ZN (OR2_X2)
                                                          0.05       1.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_4/C (FA_156)
                                                          0.00       1.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/CIN (FA_155)
                                                          0.00       1.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/ha1/B (HA_309)
                                                          0.00       1.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.85 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/ha1/C (HA_309)
                                                          0.00       1.85 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/U1/ZN (OR2_X2)
                                                          0.05       1.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_5/C (FA_155)
                                                          0.00       1.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/CIN (FA_154)
                                                          0.00       1.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/ha1/B (HA_307)
                                                          0.00       1.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/ha1/U1/ZN (AND2_X1)
                                                          0.04       1.94 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/ha1/C (HA_307)
                                                          0.00       1.94 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/U1/ZN (OR2_X2)
                                                          0.05       2.00 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_6/C (FA_154)
                                                          0.00       2.00 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/CIN (FA_153)
                                                          0.00       2.00 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/ha1/B (HA_305)
                                                          0.00       2.00 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.03 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/ha1/C (HA_305)
                                                          0.00       2.03 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/U1/ZN (OR2_X2)
                                                          0.05       2.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_7/C (FA_153)
                                                          0.00       2.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/CIN (FA_152)
                                                          0.00       2.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/ha1/B (HA_303)
                                                          0.00       2.09 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.13 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/ha1/C (HA_303)
                                                          0.00       2.13 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/U1/ZN (OR2_X2)
                                                          0.05       2.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_8/C (FA_152)
                                                          0.00       2.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/CIN (FA_151)
                                                          0.00       2.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/ha1/B (HA_301)
                                                          0.00       2.18 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.22 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/ha1/C (HA_301)
                                                          0.00       2.22 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/U1/ZN (OR2_X2)
                                                          0.05       2.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_9/C (FA_151)
                                                          0.00       2.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/CIN (FA_150)
                                                          0.00       2.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/ha1/B (HA_299)
                                                          0.00       2.27 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.31 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/ha1/C (HA_299)
                                                          0.00       2.31 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/U1/ZN (OR2_X2)
                                                          0.05       2.37 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_10/C (FA_150)
                                                          0.00       2.37 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/CIN (FA_149)
                                                          0.00       2.37 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/ha1/B (HA_297)
                                                          0.00       2.37 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.41 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/ha1/C (HA_297)
                                                          0.00       2.41 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/U1/ZN (OR2_X2)
                                                          0.05       2.46 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_11/C (FA_149)
                                                          0.00       2.46 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/CIN (FA_148)
                                                          0.00       2.46 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/ha1/B (HA_295)
                                                          0.00       2.46 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/ha1/U1/ZN (AND2_X1)
                                                          0.04       2.50 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/ha1/C (HA_295)
                                                          0.00       2.50 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/U1/ZN (OR2_X2)
                                                          0.05       2.55 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_12/C (FA_148)
                                                          0.00       2.55 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/CIN (FA_147)
                                                          0.00       2.55 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/ha1/B (HA_293)
                                                          0.00       2.55 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.59 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/ha1/C (HA_293)
                                                          0.00       2.59 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/U1/ZN (OR2_X2)
                                                          0.05       2.65 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_13/C (FA_147)
                                                          0.00       2.65 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/CIN (FA_146)
                                                          0.00       2.65 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/ha1/B (HA_291)
                                                          0.00       2.65 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.68 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/ha1/C (HA_291)
                                                          0.00       2.68 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/U1/ZN (OR2_X2)
                                                          0.05       2.74 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_14/C (FA_146)
                                                          0.00       2.74 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/CIN (FA_145)
                                                          0.00       2.74 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/ha1/B (HA_289)
                                                          0.00       2.74 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.78 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/ha1/C (HA_289)
                                                          0.00       2.78 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/U1/ZN (OR2_X2)
                                                          0.05       2.83 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_15/C (FA_145)
                                                          0.00       2.83 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/CIN (FA_144)
                                                          0.00       2.83 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/ha1/B (HA_287)
                                                          0.00       2.83 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.87 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/ha1/C (HA_287)
                                                          0.00       2.87 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/U1/ZN (OR2_X2)
                                                          0.05       2.92 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_16/C (FA_144)
                                                          0.00       2.92 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/CIN (FA_143)
                                                          0.00       2.92 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/ha1/B (HA_285)
                                                          0.00       2.92 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/ha1/U2/ZN (AND2_X1)
                                                          0.04       2.96 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/ha1/C (HA_285)
                                                          0.00       2.96 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/U1/ZN (OR2_X2)
                                                          0.05       3.02 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_17/C (FA_143)
                                                          0.00       3.02 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/CIN (FA_142)
                                                          0.00       3.02 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/ha1/B (HA_283)
                                                          0.00       3.02 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.06 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/ha1/C (HA_283)
                                                          0.00       3.06 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/U1/ZN (OR2_X2)
                                                          0.05       3.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_18/C (FA_142)
                                                          0.00       3.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/CIN (FA_141)
                                                          0.00       3.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/ha1/B (HA_281)
                                                          0.00       3.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.15 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/ha1/C (HA_281)
                                                          0.00       3.15 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/U1/ZN (OR2_X2)
                                                          0.05       3.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_19/C (FA_141)
                                                          0.00       3.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/CIN (FA_140)
                                                          0.00       3.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/ha1/B (HA_279)
                                                          0.00       3.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/ha1/U2/ZN (AND2_X1)
                                                          0.04       3.24 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/ha1/C (HA_279)
                                                          0.00       3.24 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/U1/ZN (OR2_X2)
                                                          0.05       3.30 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_20/C (FA_140)
                                                          0.00       3.30 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/CIN (FA_139)
                                                          0.00       3.30 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/ha1/B (HA_277)
                                                          0.00       3.30 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/ha1/U3/ZN (XNOR2_X1)
                                                          0.06       3.35 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/ha1/S (HA_277)
                                                          0.00       3.35 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/fa_i_21/S (FA_139)
                                                          0.00       3.35 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANT_COMPL_ADD1/S[21] (RCA_OPERAND_SIZE24_0)
                                                          0.00       3.35 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U251/Z (MUX2_X2)            0.07       3.42 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/A[21] (RCA_OPERAND_SIZE24_3)
                                                          0.00       3.42 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/A (FA_91)
                                                          0.00       3.42 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha0/A (HA_182)
                                                          0.00       3.42 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha0/U3/ZN (NAND2_X1)
                                                          0.03       3.45 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha0/U5/ZN (NAND2_X1)
                                                          0.03       3.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha0/S (HA_182)
                                                          0.00       3.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha1/A (HA_181)
                                                          0.00       3.48 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha1/U4/ZN (AND2_X1)
                                                          0.04       3.52 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/ha1/C (HA_181)
                                                          0.00       3.52 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/U1/ZN (OR2_X1)
                                                          0.05       3.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_21/C (FA_91)
                                                          0.00       3.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/CIN (FA_90)
                                                          0.00       3.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/ha1/B (HA_179)
                                                          0.00       3.57 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.61 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/ha1/C (HA_179)
                                                          0.00       3.61 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/U1/ZN (OR2_X1)
                                                          0.05       3.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_22/C (FA_90)
                                                          0.00       3.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/CIN (FA_89)
                                                          0.00       3.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/ha1/B (HA_177)
                                                          0.00       3.66 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.70 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/ha1/C (HA_177)
                                                          0.00       3.70 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/U3/ZN (INV_X1)
                                                          0.02       3.72 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/U1/ZN (NAND2_X1)
                                                          0.03       3.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/fa_i_23/C (FA_89)
                                                          0.00       3.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/MANTISSA_ADDSUB/C (RCA_OPERAND_SIZE24_3)
                                                          0.00       3.75 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U116/ZN (XNOR2_X1)          0.06       3.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/CIN (RCA_OPERAND_SIZE8_2)
                                                          0.00       3.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/CIN (FA_168)
                                                          0.00       3.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/ha1/B (HA_335)
                                                          0.00       3.81 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.85 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/ha1/C (HA_335)
                                                          0.00       3.85 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/U3/ZN (INV_X1)
                                                          0.02       3.88 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/U2/ZN (NAND2_X1)
                                                          0.03       3.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_0/C (FA_168)
                                                          0.00       3.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/CIN (FA_167)
                                                          0.00       3.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/ha1/B (HA_333)
                                                          0.00       3.90 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/ha1/U1/ZN (AND2_X1)
                                                          0.04       3.94 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/ha1/C (HA_333)
                                                          0.00       3.94 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/U3/ZN (INV_X1)
                                                          0.02       3.96 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/U2/ZN (NAND2_X1)
                                                          0.03       3.99 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_1/C (FA_167)
                                                          0.00       3.99 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/CIN (FA_166)
                                                          0.00       3.99 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/ha1/B (HA_331)
                                                          0.00       3.99 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.03 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/ha1/C (HA_331)
                                                          0.00       4.03 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/U3/ZN (INV_X1)
                                                          0.02       4.05 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/U1/ZN (NAND2_X1)
                                                          0.03       4.08 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_2/C (FA_166)
                                                          0.00       4.08 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/CIN (FA_165)
                                                          0.00       4.08 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/ha1/B (HA_329)
                                                          0.00       4.08 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/ha1/C (HA_329)
                                                          0.00       4.11 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/U1/ZN (OR2_X1)
                                                          0.05       4.16 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_3/C (FA_165)
                                                          0.00       4.16 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/CIN (FA_164)
                                                          0.00       4.16 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/ha1/B (HA_327)
                                                          0.00       4.16 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/ha1/C (HA_327)
                                                          0.00       4.20 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/U3/ZN (INV_X1)
                                                          0.02       4.23 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/U1/ZN (NAND2_X1)
                                                          0.03       4.25 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_4/C (FA_164)
                                                          0.00       4.25 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/CIN (FA_163)
                                                          0.00       4.25 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/ha1/B (HA_325)
                                                          0.00       4.25 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.29 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/ha1/C (HA_325)
                                                          0.00       4.29 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/U3/ZN (INV_X1)
                                                          0.02       4.31 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/U1/ZN (NAND2_X1)
                                                          0.03       4.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_5/C (FA_163)
                                                          0.00       4.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/CIN (FA_162)
                                                          0.00       4.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/ha1/B (HA_323)
                                                          0.00       4.34 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/ha1/U1/ZN (AND2_X1)
                                                          0.04       4.38 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/ha1/C (HA_323)
                                                          0.00       4.38 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/U1/ZN (OR2_X2)
                                                          0.05       4.43 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_6/C (FA_162)
                                                          0.00       4.43 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/CIN (FA_161)
                                                          0.00       4.43 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/ha1/B (HA_321)
                                                          0.00       4.43 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/ha1/U1/ZN (XNOR2_X1)
                                                          0.06       4.49 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/ha1/S (HA_321)
                                                          0.00       4.49 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/fa_i_7/S (FA_161)
                                                          0.00       4.49 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/EXP_CORR_ADD/S[7] (RCA_OPERAND_SIZE8_2)
                                                          0.00       4.49 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U123/ZN (AND2_X2)           0.08       4.57 r
  DP0/EXE_STAGE/EX_FPU/ADDSUB/U489/ZN (OAI21_X1)          0.04       4.61 f
  DP0/EXE_STAGE/EX_FPU/ADDSUB/RESULT[5] (FP_ADD_SUB_MANTISSA_SIZE23_EXPONENT_SIZE8)
                                                          0.00       4.61 f
  DP0/EXE_STAGE/EX_FPU/U127/ZN (AOI21_X1)                 0.04       4.65 r
  DP0/EXE_STAGE/EX_FPU/U128/ZN (INV_X1)                   0.02       4.67 f
  DP0/EXE_STAGE/EX_FPU/O[5] (FPU_OPERAND_SIZE32)          0.00       4.67 f
  DP0/EXE_STAGE/U77/Z (MUX2_X1)                           0.07       4.74 f
  DP0/EXE_STAGE/EX_OUT[5] (EXECUTE)                       0.00       4.74 f
  DP0/U175/ZN (NAND2_X1)                                  0.03       4.77 r
  DP0/U176/ZN (NAND2_X1)                                  0.03       4.80 f
  DP0/DEC_STAGE/FORWARD_VALUE1[5] (DECODE)                0.00       4.80 f
  DP0/DEC_STAGE/U106/ZN (NAND2_X1)                        0.03       4.82 r
  DP0/DEC_STAGE/U108/ZN (NAND2_X1)                        0.03       4.85 f
  DP0/DEC_STAGE/ZD/A[5] (ZERO_DETECTOR_NBIT32)            0.00       4.85 f
  DP0/DEC_STAGE/ZD/U11/ZN (NOR3_X1)                       0.06       4.91 r
  DP0/DEC_STAGE/ZD/U10/ZN (AND4_X1)                       0.07       4.98 r
  DP0/DEC_STAGE/ZD/U2/ZN (AND3_X2)                        0.06       5.04 r
  DP0/DEC_STAGE/ZD/Z (ZERO_DETECTOR_NBIT32)               0.00       5.04 r
  DP0/DEC_STAGE/U72/ZN (XNOR2_X1)                         0.07       5.10 r
  DP0/DEC_STAGE/U13/ZN (NAND2_X1)                         0.04       5.14 f
  DP0/DEC_STAGE/U14/ZN (NAND2_X1)                         0.03       5.17 r
  DP0/DEC_STAGE/U8/ZN (AND3_X1)                           0.07       5.24 r
  DP0/DEC_STAGE/U571/Z (MUX2_X1)                          0.08       5.33 f
  DP0/DEC_STAGE/REG_A[13] (DECODE)                        0.00       5.33 f
  DP0/DEC_REG_A_PIPELINE/DIN[13] (REG_N_N32_7)            0.00       5.33 f
  DP0/DEC_REG_A_PIPELINE/FF_i_13/DIN (FF_211)             0.00       5.33 f
  DP0/DEC_REG_A_PIPELINE/FF_i_13/U4/ZN (NAND2_X1)         0.03       5.35 r
  DP0/DEC_REG_A_PIPELINE/FF_i_13/U7/ZN (NAND2_X1)         0.02       5.38 f
  DP0/DEC_REG_A_PIPELINE/FF_i_13/DOUT_reg/D (DFF_X1)      0.01       5.39 f
  data arrival time                                                  5.39

  clock CLK (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  DP0/DEC_REG_A_PIPELINE/FF_i_13/DOUT_reg/CK (DFF_X1)     0.00       1.00 r
  library setup time                                     -0.04       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -5.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.43


  Startpoint: MBUS[0] (input port)
  Endpoint: RF_SWP[0] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DLX                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  MBUS[0] (inout)                                         0.00       0.00 r
  DP0/MBUS[0] (DATAPATH)                                  0.00       0.00 r
  DP0/DEC_STAGE/MBUS[0] (DECODE)                          0.00       0.00 r
  DP0/DEC_STAGE/RF/MBUS[0] (REGISTER_FILE_1_32_32_2_32)
                                                          0.00       0.00 r
  DP0/DEC_STAGE/RF/U8155/ZN (INV_X1)                      0.02       0.02 f
  DP0/DEC_STAGE/RF/U8156/ZN (OAI22_X1)                    0.04       0.06 r
  DP0/DEC_STAGE/RF/SWP[0] (REGISTER_FILE_1_32_32_2_32)
                                                          0.00       0.06 r
  DP0/DEC_STAGE/RF_SWP[0] (DECODE)                        0.00       0.06 r
  DP0/RF_SWP[0] (DATAPATH)                                0.00       0.06 r
  RF_SWP[0] (out)                                         0.00       0.06 r
  data arrival time                                                  0.06

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.06


  Startpoint: MBUS[1] (input port)
  Endpoint: RF_SWP[1] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DLX                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  MBUS[1] (inout)                                         0.00       0.00 r
  DP0/MBUS[1] (DATAPATH)                                  0.00       0.00 r
  DP0/DEC_STAGE/MBUS[1] (DECODE)                          0.00       0.00 r
  DP0/DEC_STAGE/RF/MBUS[1] (REGISTER_FILE_1_32_32_2_32)
                                                          0.00       0.00 r
  DP0/DEC_STAGE/RF/U8157/ZN (INV_X1)                      0.02       0.02 f
  DP0/DEC_STAGE/RF/U8158/ZN (OAI22_X1)                    0.04       0.06 r
  DP0/DEC_STAGE/RF/SWP[1] (REGISTER_FILE_1_32_32_2_32)
                                                          0.00       0.06 r
  DP0/DEC_STAGE/RF_SWP[1] (DECODE)                        0.00       0.06 r
  DP0/RF_SWP[1] (DATAPATH)                                0.00       0.06 r
  RF_SWP[1] (out)                                         0.00       0.06 r
  data arrival time                                                  0.06

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.06


  Startpoint: MBUS[2] (input port)
  Endpoint: RF_SWP[2] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DLX                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  MBUS[2] (inout)                                         0.00       0.00 r
  DP0/MBUS[2] (DATAPATH)                                  0.00       0.00 r
  DP0/DEC_STAGE/MBUS[2] (DECODE)                          0.00       0.00 r
  DP0/DEC_STAGE/RF/MBUS[2] (REGISTER_FILE_1_32_32_2_32)
                                                          0.00       0.00 r
  DP0/DEC_STAGE/RF/U8159/ZN (INV_X1)                      0.02       0.02 f
  DP0/DEC_STAGE/RF/U8160/ZN (OAI22_X1)                    0.04       0.06 r
  DP0/DEC_STAGE/RF/SWP[2] (REGISTER_FILE_1_32_32_2_32)
                                                          0.00       0.06 r
  DP0/DEC_STAGE/RF_SWP[2] (DECODE)                        0.00       0.06 r
  DP0/RF_SWP[2] (DATAPATH)                                0.00       0.06 r
  RF_SWP[2] (out)                                         0.00       0.06 r
  data arrival time                                                  0.06

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.06


  Startpoint: MBUS[3] (input port)
  Endpoint: RF_SWP[3] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DLX                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  MBUS[3] (inout)                                         0.00       0.00 r
  DP0/MBUS[3] (DATAPATH)                                  0.00       0.00 r
  DP0/DEC_STAGE/MBUS[3] (DECODE)                          0.00       0.00 r
  DP0/DEC_STAGE/RF/MBUS[3] (REGISTER_FILE_1_32_32_2_32)
                                                          0.00       0.00 r
  DP0/DEC_STAGE/RF/U8161/ZN (INV_X1)                      0.02       0.02 f
  DP0/DEC_STAGE/RF/U8162/ZN (OAI22_X1)                    0.04       0.06 r
  DP0/DEC_STAGE/RF/SWP[3] (REGISTER_FILE_1_32_32_2_32)
                                                          0.00       0.06 r
  DP0/DEC_STAGE/RF_SWP[3] (DECODE)                        0.00       0.06 r
  DP0/RF_SWP[3] (DATAPATH)                                0.00       0.06 r
  RF_SWP[3] (out)                                         0.00       0.06 r
  data arrival time                                                  0.06

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.06


  Startpoint: MBUS[4] (input port)
  Endpoint: RF_SWP[4] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DLX                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  MBUS[4] (inout)                                         0.00       0.00 r
  DP0/MBUS[4] (DATAPATH)                                  0.00       0.00 r
  DP0/DEC_STAGE/MBUS[4] (DECODE)                          0.00       0.00 r
  DP0/DEC_STAGE/RF/MBUS[4] (REGISTER_FILE_1_32_32_2_32)
                                                          0.00       0.00 r
  DP0/DEC_STAGE/RF/U8163/ZN (INV_X1)                      0.02       0.02 f
  DP0/DEC_STAGE/RF/U8164/ZN (OAI22_X1)                    0.04       0.06 r
  DP0/DEC_STAGE/RF/SWP[4] (REGISTER_FILE_1_32_32_2_32)
                                                          0.00       0.06 r
  DP0/DEC_STAGE/RF_SWP[4] (DECODE)                        0.00       0.06 r
  DP0/RF_SWP[4] (DATAPATH)                                0.00       0.06 r
  RF_SWP[4] (out)                                         0.00       0.06 r
  data arrival time                                                  0.06

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.06


  Startpoint: MBUS[5] (input port)
  Endpoint: RF_SWP[5] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DLX                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  MBUS[5] (inout)                                         0.00       0.00 r
  DP0/MBUS[5] (DATAPATH)                                  0.00       0.00 r
  DP0/DEC_STAGE/MBUS[5] (DECODE)                          0.00       0.00 r
  DP0/DEC_STAGE/RF/MBUS[5] (REGISTER_FILE_1_32_32_2_32)
                                                          0.00       0.00 r
  DP0/DEC_STAGE/RF/U8165/ZN (INV_X1)                      0.02       0.02 f
  DP0/DEC_STAGE/RF/U8166/ZN (OAI22_X1)                    0.04       0.06 r
  DP0/DEC_STAGE/RF/SWP[5] (REGISTER_FILE_1_32_32_2_32)
                                                          0.00       0.06 r
  DP0/DEC_STAGE/RF_SWP[5] (DECODE)                        0.00       0.06 r
  DP0/RF_SWP[5] (DATAPATH)                                0.00       0.06 r
  RF_SWP[5] (out)                                         0.00       0.06 r
  data arrival time                                                  0.06

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.06


  Startpoint: MBUS[6] (input port)
  Endpoint: RF_SWP[6] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DLX                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  MBUS[6] (inout)                                         0.00       0.00 r
  DP0/MBUS[6] (DATAPATH)                                  0.00       0.00 r
  DP0/DEC_STAGE/MBUS[6] (DECODE)                          0.00       0.00 r
  DP0/DEC_STAGE/RF/MBUS[6] (REGISTER_FILE_1_32_32_2_32)
                                                          0.00       0.00 r
  DP0/DEC_STAGE/RF/U8167/ZN (INV_X1)                      0.02       0.02 f
  DP0/DEC_STAGE/RF/U8168/ZN (OAI22_X1)                    0.04       0.06 r
  DP0/DEC_STAGE/RF/SWP[6] (REGISTER_FILE_1_32_32_2_32)
                                                          0.00       0.06 r
  DP0/DEC_STAGE/RF_SWP[6] (DECODE)                        0.00       0.06 r
  DP0/RF_SWP[6] (DATAPATH)                                0.00       0.06 r
  RF_SWP[6] (out)                                         0.00       0.06 r
  data arrival time                                                  0.06

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.06


  Startpoint: MBUS[7] (input port)
  Endpoint: RF_SWP[7] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DLX                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  MBUS[7] (inout)                                         0.00       0.00 r
  DP0/MBUS[7] (DATAPATH)                                  0.00       0.00 r
  DP0/DEC_STAGE/MBUS[7] (DECODE)                          0.00       0.00 r
  DP0/DEC_STAGE/RF/MBUS[7] (REGISTER_FILE_1_32_32_2_32)
                                                          0.00       0.00 r
  DP0/DEC_STAGE/RF/U8169/ZN (INV_X1)                      0.02       0.02 f
  DP0/DEC_STAGE/RF/U8170/ZN (OAI22_X1)                    0.04       0.06 r
  DP0/DEC_STAGE/RF/SWP[7] (REGISTER_FILE_1_32_32_2_32)
                                                          0.00       0.06 r
  DP0/DEC_STAGE/RF_SWP[7] (DECODE)                        0.00       0.06 r
  DP0/RF_SWP[7] (DATAPATH)                                0.00       0.06 r
  RF_SWP[7] (out)                                         0.00       0.06 r
  data arrival time                                                  0.06

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.06


  Startpoint: MBUS[8] (input port)
  Endpoint: RF_SWP[8] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DLX                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  MBUS[8] (inout)                                         0.00       0.00 r
  DP0/MBUS[8] (DATAPATH)                                  0.00       0.00 r
  DP0/DEC_STAGE/MBUS[8] (DECODE)                          0.00       0.00 r
  DP0/DEC_STAGE/RF/MBUS[8] (REGISTER_FILE_1_32_32_2_32)
                                                          0.00       0.00 r
  DP0/DEC_STAGE/RF/U8171/ZN (INV_X1)                      0.02       0.02 f
  DP0/DEC_STAGE/RF/U8172/ZN (OAI22_X1)                    0.04       0.06 r
  DP0/DEC_STAGE/RF/SWP[8] (REGISTER_FILE_1_32_32_2_32)
                                                          0.00       0.06 r
  DP0/DEC_STAGE/RF_SWP[8] (DECODE)                        0.00       0.06 r
  DP0/RF_SWP[8] (DATAPATH)                                0.00       0.06 r
  RF_SWP[8] (out)                                         0.00       0.06 r
  data arrival time                                                  0.06

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.06


  Startpoint: MBUS[9] (input port)
  Endpoint: RF_SWP[9] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DLX                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  MBUS[9] (inout)                                         0.00       0.00 r
  DP0/MBUS[9] (DATAPATH)                                  0.00       0.00 r
  DP0/DEC_STAGE/MBUS[9] (DECODE)                          0.00       0.00 r
  DP0/DEC_STAGE/RF/MBUS[9] (REGISTER_FILE_1_32_32_2_32)
                                                          0.00       0.00 r
  DP0/DEC_STAGE/RF/U8173/ZN (INV_X1)                      0.02       0.02 f
  DP0/DEC_STAGE/RF/U8174/ZN (OAI22_X1)                    0.04       0.06 r
  DP0/DEC_STAGE/RF/SWP[9] (REGISTER_FILE_1_32_32_2_32)
                                                          0.00       0.06 r
  DP0/DEC_STAGE/RF_SWP[9] (DECODE)                        0.00       0.06 r
  DP0/RF_SWP[9] (DATAPATH)                                0.00       0.06 r
  RF_SWP[9] (out)                                         0.00       0.06 r
  data arrival time                                                  0.06

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.06


1
