Search.setIndex({docnames:["DT5495","FIFO","FSM","Install","LUPO","MZTIO","README","VHDL","counter","exp","index","temp","verilog"],envversion:{"sphinx.domains.c":1,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":1,"sphinx.domains.javascript":1,"sphinx.domains.math":2,"sphinx.domains.python":1,"sphinx.domains.rst":1,"sphinx.domains.std":1,"sphinx.ext.todo":1,"sphinx.ext.viewcode":1,sphinx:56},filenames:["DT5495.rst","FIFO.rst","FSM.rst","Install.rst","LUPO.rst","MZTIO.rst","README.rst","VHDL.rst","counter.rst","exp.rst","index.rst","temp.rst","verilog.rst"],objects:{},objnames:{},objtypes:{},terms:{"00":7,"0002":3,"0003":3,"001":3,"002":3,"003":3,"004":3,"01":7,"013":3,"0184":3,"046d":3,"09fb":3,"0bda":3,"0e38":7,"100":11,"1001":7,"11":7,"16":11,"19":3,"1d6b":3,"20":7,"2001":11,"209053":3,"2107":3,"23":11,"254":11,"255":11,"256":11,"30":7,"31":7,"32":[7,11],"3_1207_2324":3,"413c":3,"57":3,"59":11,"60":11,"6001":3,"64":7,"666":3,"7_1015_1":3,"8000":3,"8008":3,"8087":3,"89":3,"90401400":11,"98":11,"99":11,"boolean":[7,8],"byte":7,"case":[7,11],"for":[7,8,10],"function":[7,11],"if":[7,8,11],"in":[3,7,11],"int":11,"null":7,"return":11,"true":7,"with":7,abs:7,add:8,add_:8,add_cnt:8,address:11,all:7,altera:6,altrea:6,alwai:[2,8,11],and:8,architectur:7,arrai:7,array_nam:11,arrays:11,arria10:3,articl:11,assign:11,be:11,becaus:11,begin:[7,8,11],bin:3,bit:[7,11],bit_vector:7,block:[7,11],blog:11,bus:3,c077:3,caen:6,card:3,cd:3,chmod:3,cin:11,clk:8,clock:7,code:3,combin:11,comput:3,concurr:7,condit:8,configur:7,constant:7,content:10,contin:11,continu:3,corp:3,cout:11,csdn:11,cyclone10gx:3,data:7,data_in:11,data_out:11,data_out_it_0:11,dell:3,design:3,detail:11,dev:3,devdata:3,devic:3,din:7,don:11,dout0:8,dout1:8,dout:[7,8],dout_tmp:8,downto:7,dt5495:[6,10],edit:3,els:[7,8,11],elsif:[7,8],emerg:11,empti:1,end:[7,8,11],end_:8,end_cnt:8,endgener:11,endmodul:11,entiti:7,enumer:7,error:[3,11],event:[7,8],fadd:11,falling_edg:7,fals:7,fifo:6,file_nam:11,flag_add:9,flag_sel:9,for_loop:7,foundat:3,fpga:6,gener:[7,10],genreat:11,genvar:11,gfor:11,gz:3,hl:3,home:3,http:11,hub:3,id:3,if_elsif_end:7,if_then_els:7,ii:3,iic:6,inc:3,initi:11,input:11,integ:[7,8],intel:[3,6],ip:[1,3,6],is:[7,11],ise:6,jtag:3,last:8,led:6,librari:7,lic:3,licens:3,list:11,load:3,localhost:3,log:3,logitech:3,loop:7,loop_exit:7,lsusb:3,lupo:[6,10],m105:3,max:[8,11],mem_arrai:11,memori:11,min:11,mod:7,modelsim:3,modelsim_as:3,modelsimprosetup:3,modul:11,mous:3,ms:7,my_memori:11,mztio:[6,10],nand:7,natur:7,negedg:8,net:11,next:3,nios2:3,node:7,nor:7,nornal:1,not:7,number:8,object:7,of:[7,11],optic:3,or:[7,8],other:7,out:11,output:11,packag:7,part2:3,pcie:6,port:7,posedg:8,primit:11,procedur:7,process:[7,8],qdz:3,qsy:3,quartu:[3,6],quartusprosetup:3,r_shift1:7,r_signed_l:7,r_signed_r:7,r_unsigned_l:7,r_unsigned_r:7,ram:7,rand:11,random:10,rang:[7,8],rdreq:1,reader:3,readm:10,readmemb:11,readmemh:11,real:7,realtek:3,reg:[8,11],rem:7,replac:11,rising_edg:7,rom:7,root:3,rst_n:8,rts5182:3,run:3,scaler:6,select:7,semiconductor:3,server:3,signal:[7,8,11],simul:11,spi:6,start:7,start_addr:11,state:7,state_typ:7,statement:7,statu:3,std_logic:7,std_logic_1164:7,std_logic_arith:7,std_logic_sign:7,std_logic_unsign:7,step1:7,step2:7,stop:7,stop_addr:11,stratix10:3,sum:11,synopsi:7,syscon:3,system:11,tar:3,task:11,that:11,the:11,then:[7,8],thi:11,time:7,to:[7,8],to_integ:7,to_unsign:7,top_modul:11,type:7,u0:11,uart:6,ui:11,unexpect:3,uninstal:3,until:7,us:7,use:7,valu:[8,11],variabl:[7,11],verilog:[6,8,10],vhdl:[6,8,10],view:3,vinado:3,vivado:6,vivadolic:3,vsim:3,wait:7,weixin_38197667:11,when:7,when_cas:7,when_els:7,while_loop:7,wide:11,width:11,will:11,wire:8,with_select:7,won:11,word:7,wordsiz:11,wuhongyi:3,xilinx:[3,6],xilinx_ise_ds_lin_14:3,xilinx_vivado_sdk_2018:3,xnor:7,xor:7,xsetup:3,xvf:3,zero:11,zxvf:3},titles:["DT5495","FIFO","\u72b6\u6001\u673a","\u8f6f\u4ef6\u5b89\u88c5","LUPO","MZTIO","README","VHDL","\u8ba1\u6570\u5668","\u7ecf\u9a8c\u603b\u7ed3","Application of FPGA in medium and low energy experimental nuclear physics","\u4e34\u65f6\u5b58\u653e","verilog"],titleterms:{"10":8,"for":11,"in":10,ahead:1,altera:[3,10],and:[7,10],applic:10,assign:8,blaster:3,cnt:8,dt5495:0,energi:10,experiment:10,fifo:[1,9,10],fpga:10,gener:11,ieee:7,ise:[3,10],linux:3,low:10,lupo:4,medium:10,mztio:5,nuclear:10,numeric_std:7,of:10,physic:10,random:11,readm:6,shift_left:7,shift_right:7,show:1,sign:7,std_logic_vector:7,unsign:7,usb:3,verilog:[11,12],vhdl:7,vivado:[3,10]}})