# ğŸ§  ProjectWarped3D

> A Verilog-based SIMT (Single Instruction, Multiple Threads) processor core designed to render 3D images using GPU-style parallelism and warp scheduling. Built for simulation on Intel i5 using tools like Icarus Verilog and VS Code.

---

## ğŸš€ Features

- ğŸ§µ SIMT execution model (warp-based)
- ğŸ® 3D rendering pipeline (basic rasterization)
- ğŸ§® Fixed 32-thread warps
- â±ï¸ Warp scheduling logic
- ğŸ“¦ Instruction input via HEX files
- ğŸ¨ Output as framebuffer for image generation

---

## ğŸ“ Project Structure

```bash
simt3d-render/
â”œâ”€â”€ src/                  # Verilog modules (core, scheduler, shader units)
â”‚   â”œâ”€â”€ simt_core.v
â”‚   â”œâ”€â”€ warp_scheduler.v
â”‚   â”œâ”€â”€ alu.v
â”‚   â””â”€â”€ memory.v
â”œâ”€â”€ testbench/            # Testbenches
â”‚   â””â”€â”€ simt_tb.v
â”œâ”€â”€ hex/                  # Instruction and texture memory HEX files
â”‚   â””â”€â”€ program.hex
â”œâ”€â”€ output/               # Output image dumps
â”‚   â””â”€â”€ frame_out.ppm
â”œâ”€â”€ docs/                 # Diagrams, architecture explanations
â”œâ”€â”€ README.md
â””â”€â”€ Makefile              # Optional: simulation automation
