$date
	Sat Aug 24 10:48:10 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module bitcomparator3_tb $end
$var wire 1 ! lower $end
$var wire 1 " greater $end
$var wire 1 # equal $end
$var reg 3 $ a [2:0] $end
$var reg 3 % b [2:0] $end
$scope module comp $end
$var wire 3 & a [2:0] $end
$var wire 3 ' b [2:0] $end
$var reg 1 # equal $end
$var reg 1 " greater $end
$var reg 1 ! lower $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
b0 %
b0 $
1#
0"
0!
$end
#10
1!
0#
b1 %
b1 '
#20
0!
1"
b10 %
b10 '
b100 $
b100 &
#30
1!
0"
b111 %
b111 '
b101 $
b101 &
#40
0!
1"
b10 %
b10 '
b110 $
b110 &
#50
0"
1#
b111 %
b111 '
b111 $
b111 &
#60
