<stg><name>conv_1</name>


<trans_list>

<trans id="417" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="12" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="31" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([196 x float]* %conv_input_3), !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([196 x float]* %conv_input_2), !map !15

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([196 x float]* %conv_input_1), !map !21

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([196 x float]* %conv_input_0), !map !27

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([21632 x float]* %conv_out), !map !33

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_1_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten77 = phi i15 [ 0, %0 ], [ %add_ln8, %Filter1_Loop ]

]]></Node>
<StgValue><ssdm name="indvar_flatten77"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:2  %indvar_flatten = phi i11 [ 0, %0 ], [ %select_ln11, %Filter1_Loop ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:3  %c_0 = phi i5 [ 0, %0 ], [ %select_ln35_11, %Filter1_Loop ]

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="9" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:10  %urem_ln26 = urem i5 %c_0, 7

]]></Node>
<StgValue><ssdm name="urem_ln26"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
:26  %icmp_ln8 = icmp eq i15 %indvar_flatten77, -11136

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter1_Loop:2  %icmp_ln11 = icmp eq i11 %indvar_flatten, 832

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop:3  %select_ln35 = select i1 %icmp_ln11, i5 0, i5 %c_0

]]></Node>
<StgValue><ssdm name="select_ln35"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop:32  %add_ln26_3 = add i5 1, %select_ln35

]]></Node>
<StgValue><ssdm name="add_ln26_3"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="9" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop:47  %urem_ln26_3 = urem i5 %add_ln26_3, 7

]]></Node>
<StgValue><ssdm name="urem_ln26_3"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter1_Loop:231  %add_ln11 = add i11 1, %indvar_flatten

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="50" st_id="3" stage="8" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:10  %urem_ln26 = urem i5 %c_0, 7

]]></Node>
<StgValue><ssdm name="urem_ln26"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:12  %c = add i5 1, %c_0

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="9" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:17  %urem_ln26_1 = urem i5 %c, 7

]]></Node>
<StgValue><ssdm name="urem_ln26_1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="8" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop:47  %urem_ln26_3 = urem i5 %add_ln26_3, 7

]]></Node>
<StgValue><ssdm name="urem_ln26_3"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop:69  %add_ln26_7 = add i5 2, %select_ln35

]]></Node>
<StgValue><ssdm name="add_ln26_7"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="9" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop:76  %urem_ln26_4 = urem i5 %add_ln26_7, 7

]]></Node>
<StgValue><ssdm name="urem_ln26_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="56" st_id="4" stage="7" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:10  %urem_ln26 = urem i5 %c_0, 7

]]></Node>
<StgValue><ssdm name="urem_ln26"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="8" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:17  %urem_ln26_1 = urem i5 %c, 7

]]></Node>
<StgValue><ssdm name="urem_ln26_1"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:19  %add_ln26_1 = add i5 2, %c_0

]]></Node>
<StgValue><ssdm name="add_ln26_1"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="9" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:24  %urem_ln26_2 = urem i5 %add_ln26_1, 7

]]></Node>
<StgValue><ssdm name="urem_ln26_2"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="7" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop:47  %urem_ln26_3 = urem i5 %add_ln26_3, 7

]]></Node>
<StgValue><ssdm name="urem_ln26_3"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="8" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop:76  %urem_ln26_4 = urem i5 %add_ln26_7, 7

]]></Node>
<StgValue><ssdm name="urem_ln26_4"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop:98  %add_ln26_11 = add i5 3, %select_ln35

]]></Node>
<StgValue><ssdm name="add_ln26_11"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="9" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop:105  %urem_ln26_5 = urem i5 %add_ln26_11, 7

]]></Node>
<StgValue><ssdm name="urem_ln26_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="64" st_id="5" stage="6" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:10  %urem_ln26 = urem i5 %c_0, 7

]]></Node>
<StgValue><ssdm name="urem_ln26"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="7" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:17  %urem_ln26_1 = urem i5 %c, 7

]]></Node>
<StgValue><ssdm name="urem_ln26_1"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="8" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:24  %urem_ln26_2 = urem i5 %add_ln26_1, 7

]]></Node>
<StgValue><ssdm name="urem_ln26_2"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="6" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop:47  %urem_ln26_3 = urem i5 %add_ln26_3, 7

]]></Node>
<StgValue><ssdm name="urem_ln26_3"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="7" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop:76  %urem_ln26_4 = urem i5 %add_ln26_7, 7

]]></Node>
<StgValue><ssdm name="urem_ln26_4"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="8" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop:105  %urem_ln26_5 = urem i5 %add_ln26_11, 7

]]></Node>
<StgValue><ssdm name="urem_ln26_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:4  %f_0 = phi i6 [ 0, %0 ], [ %f, %Filter1_Loop ]

]]></Node>
<StgValue><ssdm name="f_0"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="5" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:10  %urem_ln26 = urem i5 %c_0, 7

]]></Node>
<StgValue><ssdm name="urem_ln26"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="6" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:17  %urem_ln26_1 = urem i5 %c, 7

]]></Node>
<StgValue><ssdm name="urem_ln26_1"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="7" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:24  %urem_ln26_2 = urem i5 %add_ln26_1, 7

]]></Node>
<StgValue><ssdm name="urem_ln26_2"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:27  %add_ln8 = add i15 1, %indvar_flatten77

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop:29  %xor_ln35 = xor i1 %icmp_ln11, true

]]></Node>
<StgValue><ssdm name="xor_ln35"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
Filter1_Loop:30  %icmp_ln14 = icmp eq i6 %f_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop:31  %and_ln35 = and i1 %icmp_ln14, %xor_ln35

]]></Node>
<StgValue><ssdm name="and_ln35"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop:34  %or_ln35 = or i1 %and_ln35, %icmp_ln11

]]></Node>
<StgValue><ssdm name="or_ln35"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
Filter1_Loop:35  %select_ln35_10 = select i1 %or_ln35, i6 0, i6 %f_0

]]></Node>
<StgValue><ssdm name="select_ln35_10"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop:36  %select_ln35_11 = select i1 %and_ln35, i5 %add_ln26_3, i5 %select_ln35

]]></Node>
<StgValue><ssdm name="select_ln35_11"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="5" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop:47  %urem_ln26_3 = urem i5 %add_ln26_3, 7

]]></Node>
<StgValue><ssdm name="urem_ln26_3"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="6" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop:76  %urem_ln26_4 = urem i5 %add_ln26_7, 7

]]></Node>
<StgValue><ssdm name="urem_ln26_4"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="7" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop:105  %urem_ln26_5 = urem i5 %add_ln26_11, 7

]]></Node>
<StgValue><ssdm name="urem_ln26_5"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
Filter1_Loop:232  %select_ln11 = select i1 %icmp_ln11, i11 1, i11 %add_ln11

]]></Node>
<StgValue><ssdm name="select_ln11"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="5">
<![CDATA[
:6  %zext_ln26_1 = zext i5 %c_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln26_1"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %mul_ln26 = mul i12 37, %zext_ln26_1

]]></Node>
<StgValue><ssdm name="mul_ln26"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %tmp_1 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %mul_ln26, i32 8, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="4">
<![CDATA[
:9  %sext_ln26 = sext i4 %tmp_1 to i5

]]></Node>
<StgValue><ssdm name="sext_ln26"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="4" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:10  %urem_ln26 = urem i5 %c_0, 7

]]></Node>
<StgValue><ssdm name="urem_ln26"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="5" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:17  %urem_ln26_1 = urem i5 %c, 7

]]></Node>
<StgValue><ssdm name="urem_ln26_1"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="6" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:24  %urem_ln26_2 = urem i5 %add_ln26_1, 7

]]></Node>
<StgValue><ssdm name="urem_ln26_2"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop:23  %select_ln35_4 = select i1 %icmp_ln11, i5 0, i5 %sext_ln26

]]></Node>
<StgValue><ssdm name="select_ln35_4"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="5">
<![CDATA[
Filter1_Loop:41  %zext_ln26_9 = zext i5 %add_ln26_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln26_9"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter1_Loop:42  %mul_ln26_3 = mul i12 37, %zext_ln26_9

]]></Node>
<StgValue><ssdm name="mul_ln26_3"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="4" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop:43  %tmp_19 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %mul_ln26_3, i32 8, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="4">
<![CDATA[
Filter1_Loop:44  %sext_ln26_3 = sext i4 %tmp_19 to i5

]]></Node>
<StgValue><ssdm name="sext_ln26_3"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop:45  %select_ln35_12 = select i1 %and_ln35, i5 %sext_ln26_3, i5 %select_ln35_4

]]></Node>
<StgValue><ssdm name="select_ln35_12"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="4" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop:47  %urem_ln26_3 = urem i5 %add_ln26_3, 7

]]></Node>
<StgValue><ssdm name="urem_ln26_3"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="5" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop:76  %urem_ln26_4 = urem i5 %add_ln26_7, 7

]]></Node>
<StgValue><ssdm name="urem_ln26_4"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="6" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop:105  %urem_ln26_5 = urem i5 %add_ln26_11, 7

]]></Node>
<StgValue><ssdm name="urem_ln26_5"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="6">
<![CDATA[
Filter1_Loop:130  %zext_ln26 = zext i6 %select_ln35_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:135  %conv_1_weights_0_0_0_1 = getelementptr [32 x float]* @conv_1_weights_0_0_0, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="conv_1_weights_0_0_0_1"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:136  %conv_1_weights_0_0_0_2 = load float* %conv_1_weights_0_0_0_1, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_0_0_0_2"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:144  %conv_1_weights_0_1_0_1 = getelementptr [32 x float]* @conv_1_weights_0_1_0, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="conv_1_weights_0_1_0_1"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:145  %conv_1_weights_0_1_0_2 = load float* %conv_1_weights_0_1_0_1, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_0_1_0_2"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:162  %conv_1_weights_1_0_0_1 = getelementptr [32 x float]* @conv_1_weights_1_0_0, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="conv_1_weights_1_0_0_1"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:163  %conv_1_weights_1_0_0_2 = load float* %conv_1_weights_1_0_0_1, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_1_0_0_2"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:171  %conv_1_weights_1_1_0_1 = getelementptr [32 x float]* @conv_1_weights_1_1_0, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="conv_1_weights_1_1_0_1"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:172  %conv_1_weights_1_1_0_2 = load float* %conv_1_weights_1_1_0_1, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_1_1_0_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="110" st_id="8" stage="3" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:10  %urem_ln26 = urem i5 %c_0, 7

]]></Node>
<StgValue><ssdm name="urem_ln26"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="5">
<![CDATA[
:13  %zext_ln26_2 = zext i5 %c to i12

]]></Node>
<StgValue><ssdm name="zext_ln26_2"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:14  %mul_ln26_1 = mul i12 37, %zext_ln26_2

]]></Node>
<StgValue><ssdm name="mul_ln26_1"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="4" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %tmp_2 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %mul_ln26_1, i32 8, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="4">
<![CDATA[
:16  %sext_ln26_1 = sext i4 %tmp_2 to i5

]]></Node>
<StgValue><ssdm name="sext_ln26_1"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="4" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:17  %urem_ln26_1 = urem i5 %c, 7

]]></Node>
<StgValue><ssdm name="urem_ln26_1"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="5" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:24  %urem_ln26_2 = urem i5 %add_ln26_1, 7

]]></Node>
<StgValue><ssdm name="urem_ln26_2"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop:25  %select_ln35_6 = select i1 %icmp_ln11, i5 0, i5 %sext_ln26_1

]]></Node>
<StgValue><ssdm name="select_ln35_6"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="3" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop:47  %urem_ln26_3 = urem i5 %add_ln26_3, 7

]]></Node>
<StgValue><ssdm name="urem_ln26_3"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="5">
<![CDATA[
Filter1_Loop:70  %zext_ln26_12 = zext i5 %add_ln26_7 to i12

]]></Node>
<StgValue><ssdm name="zext_ln26_12"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter1_Loop:71  %mul_ln26_4 = mul i12 37, %zext_ln26_12

]]></Node>
<StgValue><ssdm name="mul_ln26_4"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="4" op_0_bw="4" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop:72  %tmp_20 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %mul_ln26_4, i32 8, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="4">
<![CDATA[
Filter1_Loop:73  %sext_ln26_5 = sext i4 %tmp_20 to i5

]]></Node>
<StgValue><ssdm name="sext_ln26_5"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop:74  %select_ln35_14 = select i1 %and_ln35, i5 %sext_ln26_5, i5 %select_ln35_6

]]></Node>
<StgValue><ssdm name="select_ln35_14"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="4" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop:76  %urem_ln26_4 = urem i5 %add_ln26_7, 7

]]></Node>
<StgValue><ssdm name="urem_ln26_4"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="5" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop:105  %urem_ln26_5 = urem i5 %add_ln26_11, 7

]]></Node>
<StgValue><ssdm name="urem_ln26_5"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:136  %conv_1_weights_0_0_0_2 = load float* %conv_1_weights_0_0_0_1, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_0_0_0_2"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:145  %conv_1_weights_0_1_0_2 = load float* %conv_1_weights_0_1_0_1, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_0_1_0_2"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:163  %conv_1_weights_1_0_0_2 = load float* %conv_1_weights_1_0_0_1, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_1_0_0_2"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:172  %conv_1_weights_1_1_0_2 = load float* %conv_1_weights_1_1_0_1, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_1_1_0_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="130" st_id="9" stage="2" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:10  %urem_ln26 = urem i5 %c_0, 7

]]></Node>
<StgValue><ssdm name="urem_ln26"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="3" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:17  %urem_ln26_1 = urem i5 %c, 7

]]></Node>
<StgValue><ssdm name="urem_ln26_1"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="5">
<![CDATA[
:20  %zext_ln26_3 = zext i5 %add_ln26_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln26_3"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:21  %mul_ln26_2 = mul i12 37, %zext_ln26_3

]]></Node>
<StgValue><ssdm name="mul_ln26_2"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="4" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:22  %tmp_14 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %mul_ln26_2, i32 8, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="4">
<![CDATA[
:23  %sext_ln26_2 = sext i4 %tmp_14 to i5

]]></Node>
<StgValue><ssdm name="sext_ln26_2"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="4" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:24  %urem_ln26_2 = urem i5 %add_ln26_1, 7

]]></Node>
<StgValue><ssdm name="urem_ln26_2"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop:27  %select_ln35_8 = select i1 %icmp_ln11, i5 0, i5 %sext_ln26_2

]]></Node>
<StgValue><ssdm name="select_ln35_8"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="2" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop:47  %urem_ln26_3 = urem i5 %add_ln26_3, 7

]]></Node>
<StgValue><ssdm name="urem_ln26_3"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="3" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop:76  %urem_ln26_4 = urem i5 %add_ln26_7, 7

]]></Node>
<StgValue><ssdm name="urem_ln26_4"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="5">
<![CDATA[
Filter1_Loop:99  %zext_ln26_15 = zext i5 %add_ln26_11 to i12

]]></Node>
<StgValue><ssdm name="zext_ln26_15"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter1_Loop:100  %mul_ln26_5 = mul i12 37, %zext_ln26_15

]]></Node>
<StgValue><ssdm name="mul_ln26_5"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="4" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop:101  %tmp_21 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %mul_ln26_5, i32 8, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="5" op_0_bw="4">
<![CDATA[
Filter1_Loop:102  %sext_ln26_7 = sext i4 %tmp_21 to i5

]]></Node>
<StgValue><ssdm name="sext_ln26_7"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop:103  %select_ln35_16 = select i1 %and_ln35, i5 %sext_ln26_7, i5 %select_ln35_8

]]></Node>
<StgValue><ssdm name="select_ln35_16"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="4" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop:105  %urem_ln26_5 = urem i5 %add_ln26_11, 7

]]></Node>
<StgValue><ssdm name="urem_ln26_5"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %r_0 = phi i5 [ 0, %0 ], [ %select_ln35_1, %Filter1_Loop ]

]]></Node>
<StgValue><ssdm name="r_0"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %r = add i5 1, %r_0

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:10  %urem_ln26 = urem i5 %c_0, 7

]]></Node>
<StgValue><ssdm name="urem_ln26"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="3">
<![CDATA[
:11  %trunc_ln26 = trunc i5 %urem_ln26 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln26"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="2" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:17  %urem_ln26_1 = urem i5 %c, 7

]]></Node>
<StgValue><ssdm name="urem_ln26_1"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="3" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:24  %urem_ln26_2 = urem i5 %add_ln26_1, 7

]]></Node>
<StgValue><ssdm name="urem_ln26_2"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop:4  %select_ln35_1 = select i1 %icmp_ln11, i5 %r, i5 %r_0

]]></Node>
<StgValue><ssdm name="select_ln35_1"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="5">
<![CDATA[
Filter1_Loop:6  %zext_ln35_1 = zext i5 %select_ln35_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln35_1"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
Filter1_Loop:7  %tmp_16 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln35_1, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="8">
<![CDATA[
Filter1_Loop:8  %zext_ln26_4 = zext i8 %tmp_16 to i9

]]></Node>
<StgValue><ssdm name="zext_ln26_4"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter1_Loop:9  %sub_ln26 = sub i9 %zext_ln26_4, %zext_ln35_1

]]></Node>
<StgValue><ssdm name="sub_ln26"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop:11  %add_ln26 = add i5 2, %r_0

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop:12  %select_ln35_2 = select i1 %icmp_ln11, i5 %add_ln26, i5 %r

]]></Node>
<StgValue><ssdm name="select_ln35_2"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="5">
<![CDATA[
Filter1_Loop:13  %zext_ln35_2 = zext i5 %select_ln35_2 to i9

]]></Node>
<StgValue><ssdm name="zext_ln35_2"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
Filter1_Loop:14  %tmp_17 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln35_2, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="8">
<![CDATA[
Filter1_Loop:15  %zext_ln26_5 = zext i8 %tmp_17 to i9

]]></Node>
<StgValue><ssdm name="zext_ln26_5"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter1_Loop:16  %sub_ln26_1 = sub i9 %zext_ln26_5, %zext_ln35_2

]]></Node>
<StgValue><ssdm name="sub_ln26_1"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop:17  %select_ln35_3 = select i1 %icmp_ln11, i5 3, i5 2

]]></Node>
<StgValue><ssdm name="select_ln35_3"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop:18  %add_ln35 = add i5 %r_0, %select_ln35_3

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
Filter1_Loop:24  %select_ln35_5 = select i1 %icmp_ln11, i3 0, i3 %trunc_ln26

]]></Node>
<StgValue><ssdm name="select_ln35_5"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop:47  %urem_ln26_3 = urem i5 %add_ln26_3, 7

]]></Node>
<StgValue><ssdm name="urem_ln26_3"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="3" op_0_bw="3">
<![CDATA[
Filter1_Loop:48  %trunc_ln35 = trunc i5 %urem_ln26_3 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln35"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
Filter1_Loop:49  %select_ln35_13 = select i1 %and_ln35, i3 %trunc_ln35, i3 %select_ln35_5

]]></Node>
<StgValue><ssdm name="select_ln35_13"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="3">
<![CDATA[
Filter1_Loop:50  %zext_ln35_5 = zext i3 %select_ln35_13 to i9

]]></Node>
<StgValue><ssdm name="zext_ln35_5"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter1_Loop:51  %add_ln26_4 = add i9 %sub_ln26, %zext_ln35_5

]]></Node>
<StgValue><ssdm name="add_ln26_4"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="9">
<![CDATA[
Filter1_Loop:52  %zext_ln26_10 = zext i9 %add_ln26_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_10"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:53  %conv_input_0_addr = getelementptr [196 x float]* %conv_input_0, i64 0, i64 %zext_ln26_10

]]></Node>
<StgValue><ssdm name="conv_input_0_addr"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter1_Loop:54  %add_ln26_5 = add i9 %sub_ln26_1, %zext_ln35_5

]]></Node>
<StgValue><ssdm name="add_ln26_5"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="9">
<![CDATA[
Filter1_Loop:55  %zext_ln26_11 = zext i9 %add_ln26_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_11"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:56  %conv_input_0_addr_1 = getelementptr [196 x float]* %conv_input_0, i64 0, i64 %zext_ln26_11

]]></Node>
<StgValue><ssdm name="conv_input_0_addr_1"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:60  %conv_input_1_addr = getelementptr [196 x float]* %conv_input_1, i64 0, i64 %zext_ln26_10

]]></Node>
<StgValue><ssdm name="conv_input_1_addr"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:61  %conv_input_1_addr_1 = getelementptr [196 x float]* %conv_input_1, i64 0, i64 %zext_ln26_11

]]></Node>
<StgValue><ssdm name="conv_input_1_addr_1"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:63  %conv_input_2_addr = getelementptr [196 x float]* %conv_input_2, i64 0, i64 %zext_ln26_10

]]></Node>
<StgValue><ssdm name="conv_input_2_addr"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:64  %conv_input_2_addr_1 = getelementptr [196 x float]* %conv_input_2, i64 0, i64 %zext_ln26_11

]]></Node>
<StgValue><ssdm name="conv_input_2_addr_1"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:66  %conv_input_3_addr = getelementptr [196 x float]* %conv_input_3, i64 0, i64 %zext_ln26_10

]]></Node>
<StgValue><ssdm name="conv_input_3_addr"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:67  %conv_input_3_addr_1 = getelementptr [196 x float]* %conv_input_3, i64 0, i64 %zext_ln26_11

]]></Node>
<StgValue><ssdm name="conv_input_3_addr_1"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="2" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop:76  %urem_ln26_4 = urem i5 %add_ln26_7, 7

]]></Node>
<StgValue><ssdm name="urem_ln26_4"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="3" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop:105  %urem_ln26_5 = urem i5 %add_ln26_11, 7

]]></Node>
<StgValue><ssdm name="urem_ln26_5"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:137  %conv_input_0_load = load float* %conv_input_0_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_0_load"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:138  %conv_input_1_load = load float* %conv_input_1_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_1_load"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:139  %conv_input_2_load = load float* %conv_input_2_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_2_load"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:140  %conv_input_3_load = load float* %conv_input_3_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_3_load"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:164  %conv_input_0_load_3 = load float* %conv_input_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_input_0_load_3"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:165  %conv_input_1_load_3 = load float* %conv_input_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_input_1_load_3"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:166  %conv_input_2_load_3 = load float* %conv_input_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_input_2_load_3"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:167  %conv_input_3_load_3 = load float* %conv_input_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_input_3_load_3"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
Filter1_Loop:230  %f = add i6 1, %select_ln35_10

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="193" st_id="11" stage="1" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:17  %urem_ln26_1 = urem i5 %c, 7

]]></Node>
<StgValue><ssdm name="urem_ln26_1"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="3">
<![CDATA[
:18  %trunc_ln26_1 = trunc i5 %urem_ln26_1 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln26_1"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="2" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:24  %urem_ln26_2 = urem i5 %add_ln26_1, 7

]]></Node>
<StgValue><ssdm name="urem_ln26_2"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
Filter1_Loop:26  %select_ln35_7 = select i1 %icmp_ln11, i3 1, i3 %trunc_ln26_1

]]></Node>
<StgValue><ssdm name="select_ln35_7"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:46  %zext_ln35_4 = zext i5 %select_ln35_12 to i32

]]></Node>
<StgValue><ssdm name="zext_ln35_4"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop:76  %urem_ln26_4 = urem i5 %add_ln26_7, 7

]]></Node>
<StgValue><ssdm name="urem_ln26_4"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="3" op_0_bw="3">
<![CDATA[
Filter1_Loop:77  %trunc_ln35_1 = trunc i5 %urem_ln26_4 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln35_1"/></StgValue>
</operation>

<operation id="200" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
Filter1_Loop:78  %select_ln35_15 = select i1 %and_ln35, i3 %trunc_ln35_1, i3 %select_ln35_7

]]></Node>
<StgValue><ssdm name="select_ln35_15"/></StgValue>
</operation>

<operation id="201" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="3">
<![CDATA[
Filter1_Loop:79  %zext_ln35_7 = zext i3 %select_ln35_15 to i9

]]></Node>
<StgValue><ssdm name="zext_ln35_7"/></StgValue>
</operation>

<operation id="202" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter1_Loop:80  %add_ln26_8 = add i9 %sub_ln26, %zext_ln35_7

]]></Node>
<StgValue><ssdm name="add_ln26_8"/></StgValue>
</operation>

<operation id="203" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="9">
<![CDATA[
Filter1_Loop:81  %zext_ln26_13 = zext i9 %add_ln26_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_13"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:82  %conv_input_0_addr_3 = getelementptr [196 x float]* %conv_input_0, i64 0, i64 %zext_ln26_13

]]></Node>
<StgValue><ssdm name="conv_input_0_addr_3"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter1_Loop:83  %add_ln26_9 = add i9 %sub_ln26_1, %zext_ln35_7

]]></Node>
<StgValue><ssdm name="add_ln26_9"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="9">
<![CDATA[
Filter1_Loop:84  %zext_ln26_14 = zext i9 %add_ln26_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_14"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:85  %conv_input_0_addr_4 = getelementptr [196 x float]* %conv_input_0, i64 0, i64 %zext_ln26_14

]]></Node>
<StgValue><ssdm name="conv_input_0_addr_4"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:89  %conv_input_1_addr_3 = getelementptr [196 x float]* %conv_input_1, i64 0, i64 %zext_ln26_13

]]></Node>
<StgValue><ssdm name="conv_input_1_addr_3"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:90  %conv_input_1_addr_4 = getelementptr [196 x float]* %conv_input_1, i64 0, i64 %zext_ln26_14

]]></Node>
<StgValue><ssdm name="conv_input_1_addr_4"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:92  %conv_input_2_addr_3 = getelementptr [196 x float]* %conv_input_2, i64 0, i64 %zext_ln26_13

]]></Node>
<StgValue><ssdm name="conv_input_2_addr_3"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:93  %conv_input_2_addr_4 = getelementptr [196 x float]* %conv_input_2, i64 0, i64 %zext_ln26_14

]]></Node>
<StgValue><ssdm name="conv_input_2_addr_4"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:95  %conv_input_3_addr_3 = getelementptr [196 x float]* %conv_input_3, i64 0, i64 %zext_ln26_13

]]></Node>
<StgValue><ssdm name="conv_input_3_addr_3"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:96  %conv_input_3_addr_4 = getelementptr [196 x float]* %conv_input_3, i64 0, i64 %zext_ln26_14

]]></Node>
<StgValue><ssdm name="conv_input_3_addr_4"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="2" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop:105  %urem_ln26_5 = urem i5 %add_ln26_11, 7

]]></Node>
<StgValue><ssdm name="urem_ln26_5"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:137  %conv_input_0_load = load float* %conv_input_0_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_0_load"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:138  %conv_input_1_load = load float* %conv_input_1_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_1_load"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:139  %conv_input_2_load = load float* %conv_input_2_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_2_load"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:140  %conv_input_3_load = load float* %conv_input_3_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_3_load"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
Filter1_Loop:141  %tmp = call float @_ssdm_op_Mux.ap_auto.4float.i32(float %conv_input_0_load, float %conv_input_1_load, float %conv_input_2_load, float %conv_input_3_load, i32 %zext_ln35_4)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:142  %tmp_s = fmul float %conv_1_weights_0_0_0_2, %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:146  %conv_input_0_load_1 = load float* %conv_input_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="conv_input_0_load_1"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:147  %conv_input_1_load_1 = load float* %conv_input_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="conv_input_1_load_1"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:148  %conv_input_2_load_1 = load float* %conv_input_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="conv_input_2_load_1"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:149  %conv_input_3_load_1 = load float* %conv_input_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="conv_input_3_load_1"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:164  %conv_input_0_load_3 = load float* %conv_input_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_input_0_load_3"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:165  %conv_input_1_load_3 = load float* %conv_input_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_input_1_load_3"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:166  %conv_input_2_load_3 = load float* %conv_input_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_input_2_load_3"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:167  %conv_input_3_load_3 = load float* %conv_input_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_input_3_load_3"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
Filter1_Loop:168  %tmp_6 = call float @_ssdm_op_Mux.ap_auto.4float.i32(float %conv_input_0_load_3, float %conv_input_1_load_3, float %conv_input_2_load_3, float %conv_input_3_load_3, i32 %zext_ln35_4)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:169  %tmp_1_1 = fmul float %conv_1_weights_1_0_0_2, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:173  %conv_input_0_load_4 = load float* %conv_input_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv_input_0_load_4"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:174  %conv_input_1_load_4 = load float* %conv_input_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv_input_1_load_4"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:175  %conv_input_2_load_4 = load float* %conv_input_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv_input_2_load_4"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:176  %conv_input_3_load_4 = load float* %conv_input_3_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv_input_3_load_4"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="235" st_id="12" stage="1" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:24  %urem_ln26_2 = urem i5 %add_ln26_1, 7

]]></Node>
<StgValue><ssdm name="urem_ln26_2"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="3">
<![CDATA[
:25  %trunc_ln8 = trunc i5 %urem_ln26_2 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:28  br i1 %icmp_ln8, label %2, label %Filter1_Loop

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="238" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="5">
<![CDATA[
Filter1_Loop:19  %zext_ln26_6 = zext i5 %add_ln35 to i9

]]></Node>
<StgValue><ssdm name="zext_ln26_6"/></StgValue>
</operation>

<operation id="239" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
Filter1_Loop:20  %tmp_15 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %add_ln35, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="8">
<![CDATA[
Filter1_Loop:21  %zext_ln26_7 = zext i8 %tmp_15 to i9

]]></Node>
<StgValue><ssdm name="zext_ln26_7"/></StgValue>
</operation>

<operation id="241" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter1_Loop:22  %sub_ln26_2 = sub i9 %zext_ln26_7, %zext_ln26_6

]]></Node>
<StgValue><ssdm name="sub_ln26_2"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
Filter1_Loop:28  %select_ln35_9 = select i1 %icmp_ln11, i3 2, i3 %trunc_ln8

]]></Node>
<StgValue><ssdm name="select_ln35_9"/></StgValue>
</operation>

<operation id="243" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter1_Loop:57  %add_ln26_6 = add i9 %sub_ln26_2, %zext_ln35_5

]]></Node>
<StgValue><ssdm name="add_ln26_6"/></StgValue>
</operation>

<operation id="244" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:75  %zext_ln35_6 = zext i5 %select_ln35_14 to i32

]]></Node>
<StgValue><ssdm name="zext_ln35_6"/></StgValue>
</operation>

<operation id="245" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter1_Loop:86  %add_ln26_10 = add i9 %sub_ln26_2, %zext_ln35_7

]]></Node>
<StgValue><ssdm name="add_ln26_10"/></StgValue>
</operation>

<operation id="246" st_id="12" stage="1" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop:105  %urem_ln26_5 = urem i5 %add_ln26_11, 7

]]></Node>
<StgValue><ssdm name="urem_ln26_5"/></StgValue>
</operation>

<operation id="247" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="3" op_0_bw="3">
<![CDATA[
Filter1_Loop:106  %trunc_ln35_2 = trunc i5 %urem_ln26_5 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln35_2"/></StgValue>
</operation>

<operation id="248" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
Filter1_Loop:107  %select_ln35_17 = select i1 %and_ln35, i3 %trunc_ln35_2, i3 %select_ln35_9

]]></Node>
<StgValue><ssdm name="select_ln35_17"/></StgValue>
</operation>

<operation id="249" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="9" op_0_bw="3">
<![CDATA[
Filter1_Loop:108  %zext_ln35_9 = zext i3 %select_ln35_17 to i9

]]></Node>
<StgValue><ssdm name="zext_ln35_9"/></StgValue>
</operation>

<operation id="250" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter1_Loop:109  %add_ln26_12 = add i9 %sub_ln26, %zext_ln35_9

]]></Node>
<StgValue><ssdm name="add_ln26_12"/></StgValue>
</operation>

<operation id="251" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="9">
<![CDATA[
Filter1_Loop:110  %zext_ln26_16 = zext i9 %add_ln26_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_16"/></StgValue>
</operation>

<operation id="252" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:111  %conv_input_0_addr_6 = getelementptr [196 x float]* %conv_input_0, i64 0, i64 %zext_ln26_16

]]></Node>
<StgValue><ssdm name="conv_input_0_addr_6"/></StgValue>
</operation>

<operation id="253" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter1_Loop:112  %add_ln26_13 = add i9 %sub_ln26_1, %zext_ln35_9

]]></Node>
<StgValue><ssdm name="add_ln26_13"/></StgValue>
</operation>

<operation id="254" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="9">
<![CDATA[
Filter1_Loop:113  %zext_ln26_17 = zext i9 %add_ln26_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_17"/></StgValue>
</operation>

<operation id="255" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:114  %conv_input_0_addr_7 = getelementptr [196 x float]* %conv_input_0, i64 0, i64 %zext_ln26_17

]]></Node>
<StgValue><ssdm name="conv_input_0_addr_7"/></StgValue>
</operation>

<operation id="256" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter1_Loop:115  %add_ln26_14 = add i9 %sub_ln26_2, %zext_ln35_9

]]></Node>
<StgValue><ssdm name="add_ln26_14"/></StgValue>
</operation>

<operation id="257" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:118  %conv_input_1_addr_6 = getelementptr [196 x float]* %conv_input_1, i64 0, i64 %zext_ln26_16

]]></Node>
<StgValue><ssdm name="conv_input_1_addr_6"/></StgValue>
</operation>

<operation id="258" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:119  %conv_input_1_addr_7 = getelementptr [196 x float]* %conv_input_1, i64 0, i64 %zext_ln26_17

]]></Node>
<StgValue><ssdm name="conv_input_1_addr_7"/></StgValue>
</operation>

<operation id="259" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:121  %conv_input_2_addr_6 = getelementptr [196 x float]* %conv_input_2, i64 0, i64 %zext_ln26_16

]]></Node>
<StgValue><ssdm name="conv_input_2_addr_6"/></StgValue>
</operation>

<operation id="260" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:122  %conv_input_2_addr_7 = getelementptr [196 x float]* %conv_input_2, i64 0, i64 %zext_ln26_17

]]></Node>
<StgValue><ssdm name="conv_input_2_addr_7"/></StgValue>
</operation>

<operation id="261" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:124  %conv_input_3_addr_6 = getelementptr [196 x float]* %conv_input_3, i64 0, i64 %zext_ln26_16

]]></Node>
<StgValue><ssdm name="conv_input_3_addr_6"/></StgValue>
</operation>

<operation id="262" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:125  %conv_input_3_addr_7 = getelementptr [196 x float]* %conv_input_3, i64 0, i64 %zext_ln26_17

]]></Node>
<StgValue><ssdm name="conv_input_3_addr_7"/></StgValue>
</operation>

<operation id="263" st_id="12" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:142  %tmp_s = fmul float %conv_1_weights_0_0_0_2, %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="264" st_id="12" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:143  %w_sum_3 = fadd float %tmp_s, 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_3"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:146  %conv_input_0_load_1 = load float* %conv_input_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="conv_input_0_load_1"/></StgValue>
</operation>

<operation id="266" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:147  %conv_input_1_load_1 = load float* %conv_input_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="conv_input_1_load_1"/></StgValue>
</operation>

<operation id="267" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:148  %conv_input_2_load_1 = load float* %conv_input_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="conv_input_2_load_1"/></StgValue>
</operation>

<operation id="268" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:149  %conv_input_3_load_1 = load float* %conv_input_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="conv_input_3_load_1"/></StgValue>
</operation>

<operation id="269" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
Filter1_Loop:150  %tmp_4 = call float @_ssdm_op_Mux.ap_auto.4float.i32(float %conv_input_0_load_1, float %conv_input_1_load_1, float %conv_input_2_load_1, float %conv_input_3_load_1, i32 %zext_ln35_6)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="270" st_id="12" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:151  %tmp_1_0_1 = fmul float %conv_1_weights_0_1_0_2, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_1_0_1"/></StgValue>
</operation>

<operation id="271" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:153  %conv_1_weights_0_2_0_1 = getelementptr [32 x float]* @conv_1_weights_0_2_0, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="conv_1_weights_0_2_0_1"/></StgValue>
</operation>

<operation id="272" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:154  %conv_1_weights_0_2_0_2 = load float* %conv_1_weights_0_2_0_1, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_0_2_0_2"/></StgValue>
</operation>

<operation id="273" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:155  %conv_input_0_load_2 = load float* %conv_input_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="conv_input_0_load_2"/></StgValue>
</operation>

<operation id="274" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:156  %conv_input_1_load_2 = load float* %conv_input_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="conv_input_1_load_2"/></StgValue>
</operation>

<operation id="275" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:157  %conv_input_2_load_2 = load float* %conv_input_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="conv_input_2_load_2"/></StgValue>
</operation>

<operation id="276" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:158  %conv_input_3_load_2 = load float* %conv_input_3_addr_6, align 4

]]></Node>
<StgValue><ssdm name="conv_input_3_load_2"/></StgValue>
</operation>

<operation id="277" st_id="12" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:169  %tmp_1_1 = fmul float %conv_1_weights_1_0_0_2, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="278" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:173  %conv_input_0_load_4 = load float* %conv_input_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv_input_0_load_4"/></StgValue>
</operation>

<operation id="279" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:174  %conv_input_1_load_4 = load float* %conv_input_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv_input_1_load_4"/></StgValue>
</operation>

<operation id="280" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:175  %conv_input_2_load_4 = load float* %conv_input_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv_input_2_load_4"/></StgValue>
</operation>

<operation id="281" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:176  %conv_input_3_load_4 = load float* %conv_input_3_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv_input_3_load_4"/></StgValue>
</operation>

<operation id="282" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
Filter1_Loop:177  %tmp_7 = call float @_ssdm_op_Mux.ap_auto.4float.i32(float %conv_input_0_load_4, float %conv_input_1_load_4, float %conv_input_2_load_4, float %conv_input_3_load_4, i32 %zext_ln35_6)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="283" st_id="12" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:178  %tmp_1_1_1 = fmul float %conv_1_weights_1_1_0_2, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_1_1_1"/></StgValue>
</operation>

<operation id="284" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:180  %conv_1_weights_1_2_0_1 = getelementptr [32 x float]* @conv_1_weights_1_2_0, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="conv_1_weights_1_2_0_1"/></StgValue>
</operation>

<operation id="285" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:181  %conv_1_weights_1_2_0_2 = load float* %conv_1_weights_1_2_0_1, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_1_2_0_2"/></StgValue>
</operation>

<operation id="286" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:182  %conv_input_0_load_5 = load float* %conv_input_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="conv_input_0_load_5"/></StgValue>
</operation>

<operation id="287" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:183  %conv_input_1_load_5 = load float* %conv_input_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="conv_input_1_load_5"/></StgValue>
</operation>

<operation id="288" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:184  %conv_input_2_load_5 = load float* %conv_input_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="conv_input_2_load_5"/></StgValue>
</operation>

<operation id="289" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:185  %conv_input_3_load_5 = load float* %conv_input_3_addr_7, align 4

]]></Node>
<StgValue><ssdm name="conv_input_3_load_5"/></StgValue>
</operation>

<operation id="290" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:189  %conv_1_weights_2_0_0_1 = getelementptr [32 x float]* @conv_1_weights_2_0_0, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="conv_1_weights_2_0_0_1"/></StgValue>
</operation>

<operation id="291" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:190  %conv_1_weights_2_0_0_2 = load float* %conv_1_weights_2_0_0_1, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_2_0_0_2"/></StgValue>
</operation>

<operation id="292" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:198  %conv_1_weights_2_1_0_1 = getelementptr [32 x float]* @conv_1_weights_2_1_0, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="conv_1_weights_2_1_0_1"/></StgValue>
</operation>

<operation id="293" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:199  %conv_1_weights_2_1_0_2 = load float* %conv_1_weights_2_1_0_1, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_2_1_0_2"/></StgValue>
</operation>

<operation id="294" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:207  %conv_1_weights_2_2_0_1 = getelementptr [32 x float]* @conv_1_weights_2_2_0, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="conv_1_weights_2_2_0_1"/></StgValue>
</operation>

<operation id="295" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:208  %conv_1_weights_2_2_0_2 = load float* %conv_1_weights_2_2_0_1, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_2_2_0_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="296" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="9">
<![CDATA[
Filter1_Loop:58  %sext_ln26_4 = sext i9 %add_ln26_6 to i64

]]></Node>
<StgValue><ssdm name="sext_ln26_4"/></StgValue>
</operation>

<operation id="297" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:59  %conv_input_0_addr_2 = getelementptr [196 x float]* %conv_input_0, i64 0, i64 %sext_ln26_4

]]></Node>
<StgValue><ssdm name="conv_input_0_addr_2"/></StgValue>
</operation>

<operation id="298" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:62  %conv_input_1_addr_2 = getelementptr [196 x float]* %conv_input_1, i64 0, i64 %sext_ln26_4

]]></Node>
<StgValue><ssdm name="conv_input_1_addr_2"/></StgValue>
</operation>

<operation id="299" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:65  %conv_input_2_addr_2 = getelementptr [196 x float]* %conv_input_2, i64 0, i64 %sext_ln26_4

]]></Node>
<StgValue><ssdm name="conv_input_2_addr_2"/></StgValue>
</operation>

<operation id="300" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:68  %conv_input_3_addr_2 = getelementptr [196 x float]* %conv_input_3, i64 0, i64 %sext_ln26_4

]]></Node>
<StgValue><ssdm name="conv_input_3_addr_2"/></StgValue>
</operation>

<operation id="301" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="9">
<![CDATA[
Filter1_Loop:87  %sext_ln26_6 = sext i9 %add_ln26_10 to i64

]]></Node>
<StgValue><ssdm name="sext_ln26_6"/></StgValue>
</operation>

<operation id="302" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:88  %conv_input_0_addr_5 = getelementptr [196 x float]* %conv_input_0, i64 0, i64 %sext_ln26_6

]]></Node>
<StgValue><ssdm name="conv_input_0_addr_5"/></StgValue>
</operation>

<operation id="303" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:91  %conv_input_1_addr_5 = getelementptr [196 x float]* %conv_input_1, i64 0, i64 %sext_ln26_6

]]></Node>
<StgValue><ssdm name="conv_input_1_addr_5"/></StgValue>
</operation>

<operation id="304" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:94  %conv_input_2_addr_5 = getelementptr [196 x float]* %conv_input_2, i64 0, i64 %sext_ln26_6

]]></Node>
<StgValue><ssdm name="conv_input_2_addr_5"/></StgValue>
</operation>

<operation id="305" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:97  %conv_input_3_addr_5 = getelementptr [196 x float]* %conv_input_3, i64 0, i64 %sext_ln26_6

]]></Node>
<StgValue><ssdm name="conv_input_3_addr_5"/></StgValue>
</operation>

<operation id="306" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:104  %zext_ln35_8 = zext i5 %select_ln35_16 to i32

]]></Node>
<StgValue><ssdm name="zext_ln35_8"/></StgValue>
</operation>

<operation id="307" st_id="13" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:143  %w_sum_3 = fadd float %tmp_s, 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_3"/></StgValue>
</operation>

<operation id="308" st_id="13" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:151  %tmp_1_0_1 = fmul float %conv_1_weights_0_1_0_2, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_1_0_1"/></StgValue>
</operation>

<operation id="309" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:154  %conv_1_weights_0_2_0_2 = load float* %conv_1_weights_0_2_0_1, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_0_2_0_2"/></StgValue>
</operation>

<operation id="310" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:155  %conv_input_0_load_2 = load float* %conv_input_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="conv_input_0_load_2"/></StgValue>
</operation>

<operation id="311" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:156  %conv_input_1_load_2 = load float* %conv_input_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="conv_input_1_load_2"/></StgValue>
</operation>

<operation id="312" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:157  %conv_input_2_load_2 = load float* %conv_input_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="conv_input_2_load_2"/></StgValue>
</operation>

<operation id="313" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:158  %conv_input_3_load_2 = load float* %conv_input_3_addr_6, align 4

]]></Node>
<StgValue><ssdm name="conv_input_3_load_2"/></StgValue>
</operation>

<operation id="314" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
Filter1_Loop:159  %tmp_5 = call float @_ssdm_op_Mux.ap_auto.4float.i32(float %conv_input_0_load_2, float %conv_input_1_load_2, float %conv_input_2_load_2, float %conv_input_3_load_2, i32 %zext_ln35_8)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="315" st_id="13" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:160  %tmp_1_0_2 = fmul float %conv_1_weights_0_2_0_2, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_1_0_2"/></StgValue>
</operation>

<operation id="316" st_id="13" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:178  %tmp_1_1_1 = fmul float %conv_1_weights_1_1_0_2, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_1_1_1"/></StgValue>
</operation>

<operation id="317" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:181  %conv_1_weights_1_2_0_2 = load float* %conv_1_weights_1_2_0_1, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_1_2_0_2"/></StgValue>
</operation>

<operation id="318" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:182  %conv_input_0_load_5 = load float* %conv_input_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="conv_input_0_load_5"/></StgValue>
</operation>

<operation id="319" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:183  %conv_input_1_load_5 = load float* %conv_input_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="conv_input_1_load_5"/></StgValue>
</operation>

<operation id="320" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:184  %conv_input_2_load_5 = load float* %conv_input_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="conv_input_2_load_5"/></StgValue>
</operation>

<operation id="321" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:185  %conv_input_3_load_5 = load float* %conv_input_3_addr_7, align 4

]]></Node>
<StgValue><ssdm name="conv_input_3_load_5"/></StgValue>
</operation>

<operation id="322" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
Filter1_Loop:186  %tmp_8 = call float @_ssdm_op_Mux.ap_auto.4float.i32(float %conv_input_0_load_5, float %conv_input_1_load_5, float %conv_input_2_load_5, float %conv_input_3_load_5, i32 %zext_ln35_8)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="323" st_id="13" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:187  %tmp_1_1_2 = fmul float %conv_1_weights_1_2_0_2, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_1_1_2"/></StgValue>
</operation>

<operation id="324" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:190  %conv_1_weights_2_0_0_2 = load float* %conv_1_weights_2_0_0_1, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_2_0_0_2"/></StgValue>
</operation>

<operation id="325" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:191  %conv_input_0_load_6 = load float* %conv_input_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="conv_input_0_load_6"/></StgValue>
</operation>

<operation id="326" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:192  %conv_input_1_load_6 = load float* %conv_input_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="conv_input_1_load_6"/></StgValue>
</operation>

<operation id="327" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:193  %conv_input_2_load_6 = load float* %conv_input_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="conv_input_2_load_6"/></StgValue>
</operation>

<operation id="328" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:194  %conv_input_3_load_6 = load float* %conv_input_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="conv_input_3_load_6"/></StgValue>
</operation>

<operation id="329" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:199  %conv_1_weights_2_1_0_2 = load float* %conv_1_weights_2_1_0_1, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_2_1_0_2"/></StgValue>
</operation>

<operation id="330" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:200  %conv_input_0_load_7 = load float* %conv_input_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv_input_0_load_7"/></StgValue>
</operation>

<operation id="331" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:201  %conv_input_1_load_7 = load float* %conv_input_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv_input_1_load_7"/></StgValue>
</operation>

<operation id="332" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:202  %conv_input_2_load_7 = load float* %conv_input_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv_input_2_load_7"/></StgValue>
</operation>

<operation id="333" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:203  %conv_input_3_load_7 = load float* %conv_input_3_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv_input_3_load_7"/></StgValue>
</operation>

<operation id="334" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:208  %conv_1_weights_2_2_0_2 = load float* %conv_1_weights_2_2_0_1, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_2_2_0_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="335" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="9">
<![CDATA[
Filter1_Loop:116  %zext_ln26_18 = zext i9 %add_ln26_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_18"/></StgValue>
</operation>

<operation id="336" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:117  %conv_input_0_addr_8 = getelementptr [196 x float]* %conv_input_0, i64 0, i64 %zext_ln26_18

]]></Node>
<StgValue><ssdm name="conv_input_0_addr_8"/></StgValue>
</operation>

<operation id="337" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:120  %conv_input_1_addr_8 = getelementptr [196 x float]* %conv_input_1, i64 0, i64 %zext_ln26_18

]]></Node>
<StgValue><ssdm name="conv_input_1_addr_8"/></StgValue>
</operation>

<operation id="338" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:123  %conv_input_2_addr_8 = getelementptr [196 x float]* %conv_input_2, i64 0, i64 %zext_ln26_18

]]></Node>
<StgValue><ssdm name="conv_input_2_addr_8"/></StgValue>
</operation>

<operation id="339" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:126  %conv_input_3_addr_8 = getelementptr [196 x float]* %conv_input_3, i64 0, i64 %zext_ln26_18

]]></Node>
<StgValue><ssdm name="conv_input_3_addr_8"/></StgValue>
</operation>

<operation id="340" st_id="14" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:152  %w_sum_3_0_1 = fadd float %w_sum_3, %tmp_1_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_1"/></StgValue>
</operation>

<operation id="341" st_id="14" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:160  %tmp_1_0_2 = fmul float %conv_1_weights_0_2_0_2, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_1_0_2"/></StgValue>
</operation>

<operation id="342" st_id="14" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:187  %tmp_1_1_2 = fmul float %conv_1_weights_1_2_0_2, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_1_1_2"/></StgValue>
</operation>

<operation id="343" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:191  %conv_input_0_load_6 = load float* %conv_input_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="conv_input_0_load_6"/></StgValue>
</operation>

<operation id="344" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:192  %conv_input_1_load_6 = load float* %conv_input_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="conv_input_1_load_6"/></StgValue>
</operation>

<operation id="345" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:193  %conv_input_2_load_6 = load float* %conv_input_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="conv_input_2_load_6"/></StgValue>
</operation>

<operation id="346" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:194  %conv_input_3_load_6 = load float* %conv_input_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="conv_input_3_load_6"/></StgValue>
</operation>

<operation id="347" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
Filter1_Loop:195  %tmp_9 = call float @_ssdm_op_Mux.ap_auto.4float.i32(float %conv_input_0_load_6, float %conv_input_1_load_6, float %conv_input_2_load_6, float %conv_input_3_load_6, i32 %zext_ln35_4)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="348" st_id="14" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:196  %tmp_1_2 = fmul float %conv_1_weights_2_0_0_2, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="349" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:200  %conv_input_0_load_7 = load float* %conv_input_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv_input_0_load_7"/></StgValue>
</operation>

<operation id="350" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:201  %conv_input_1_load_7 = load float* %conv_input_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv_input_1_load_7"/></StgValue>
</operation>

<operation id="351" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:202  %conv_input_2_load_7 = load float* %conv_input_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv_input_2_load_7"/></StgValue>
</operation>

<operation id="352" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:203  %conv_input_3_load_7 = load float* %conv_input_3_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv_input_3_load_7"/></StgValue>
</operation>

<operation id="353" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
Filter1_Loop:204  %tmp_10 = call float @_ssdm_op_Mux.ap_auto.4float.i32(float %conv_input_0_load_7, float %conv_input_1_load_7, float %conv_input_2_load_7, float %conv_input_3_load_7, i32 %zext_ln35_6)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="354" st_id="14" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:205  %tmp_1_2_1 = fmul float %conv_1_weights_2_1_0_2, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_1_2_1"/></StgValue>
</operation>

<operation id="355" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:209  %conv_input_0_load_8 = load float* %conv_input_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="conv_input_0_load_8"/></StgValue>
</operation>

<operation id="356" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:210  %conv_input_1_load_8 = load float* %conv_input_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="conv_input_1_load_8"/></StgValue>
</operation>

<operation id="357" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:211  %conv_input_2_load_8 = load float* %conv_input_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="conv_input_2_load_8"/></StgValue>
</operation>

<operation id="358" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:212  %conv_input_3_load_8 = load float* %conv_input_3_addr_8, align 4

]]></Node>
<StgValue><ssdm name="conv_input_3_load_8"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="359" st_id="15" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:152  %w_sum_3_0_1 = fadd float %w_sum_3, %tmp_1_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_1"/></StgValue>
</operation>

<operation id="360" st_id="15" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:196  %tmp_1_2 = fmul float %conv_1_weights_2_0_0_2, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="361" st_id="15" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:205  %tmp_1_2_1 = fmul float %conv_1_weights_2_1_0_2, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_1_2_1"/></StgValue>
</operation>

<operation id="362" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:209  %conv_input_0_load_8 = load float* %conv_input_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="conv_input_0_load_8"/></StgValue>
</operation>

<operation id="363" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:210  %conv_input_1_load_8 = load float* %conv_input_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="conv_input_1_load_8"/></StgValue>
</operation>

<operation id="364" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:211  %conv_input_2_load_8 = load float* %conv_input_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="conv_input_2_load_8"/></StgValue>
</operation>

<operation id="365" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="8">
<![CDATA[
Filter1_Loop:212  %conv_input_3_load_8 = load float* %conv_input_3_addr_8, align 4

]]></Node>
<StgValue><ssdm name="conv_input_3_load_8"/></StgValue>
</operation>

<operation id="366" st_id="15" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
Filter1_Loop:213  %tmp_11 = call float @_ssdm_op_Mux.ap_auto.4float.i32(float %conv_input_0_load_8, float %conv_input_1_load_8, float %conv_input_2_load_8, float %conv_input_3_load_8, i32 %zext_ln35_8)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="367" st_id="15" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:214  %tmp_1_2_2 = fmul float %conv_1_weights_2_2_0_2, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_1_2_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="368" st_id="16" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:161  %w_sum_3_0_2 = fadd float %w_sum_3_0_1, %tmp_1_0_2

]]></Node>
<StgValue><ssdm name="w_sum_3_0_2"/></StgValue>
</operation>

<operation id="369" st_id="16" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:214  %tmp_1_2_2 = fmul float %conv_1_weights_2_2_0_2, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_1_2_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="370" st_id="17" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:161  %w_sum_3_0_2 = fadd float %w_sum_3_0_1, %tmp_1_0_2

]]></Node>
<StgValue><ssdm name="w_sum_3_0_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="371" st_id="18" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:170  %w_sum_3_1 = fadd float %w_sum_3_0_2, %tmp_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="372" st_id="19" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:170  %w_sum_3_1 = fadd float %w_sum_3_0_2, %tmp_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="373" st_id="20" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:179  %w_sum_3_1_1 = fadd float %w_sum_3_1, %tmp_1_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="374" st_id="21" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:179  %w_sum_3_1_1 = fadd float %w_sum_3_1, %tmp_1_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="375" st_id="22" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:188  %w_sum_3_1_2 = fadd float %w_sum_3_1_1, %tmp_1_1_2

]]></Node>
<StgValue><ssdm name="w_sum_3_1_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="376" st_id="23" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:188  %w_sum_3_1_2 = fadd float %w_sum_3_1_1, %tmp_1_1_2

]]></Node>
<StgValue><ssdm name="w_sum_3_1_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="377" st_id="24" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:197  %w_sum_3_2 = fadd float %w_sum_3_1_2, %tmp_1_2

]]></Node>
<StgValue><ssdm name="w_sum_3_2"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="378" st_id="25" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:197  %w_sum_3_2 = fadd float %w_sum_3_1_2, %tmp_1_2

]]></Node>
<StgValue><ssdm name="w_sum_3_2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="379" st_id="26" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:206  %w_sum_3_2_1 = fadd float %w_sum_3_2, %tmp_1_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_2_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="380" st_id="27" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:206  %w_sum_3_2_1 = fadd float %w_sum_3_2, %tmp_1_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_2_1"/></StgValue>
</operation>

<operation id="381" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:216  %conv_1_bias_addr = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="conv_1_bias_addr"/></StgValue>
</operation>

<operation id="382" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:217  %conv_1_bias_load = load float* %conv_1_bias_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_1_bias_load"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="383" st_id="28" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:215  %w_sum_3_2_2 = fadd float %w_sum_3_2_1, %tmp_1_2_2

]]></Node>
<StgValue><ssdm name="w_sum_3_2_2"/></StgValue>
</operation>

<operation id="384" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:217  %conv_1_bias_load = load float* %conv_1_bias_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_1_bias_load"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="385" st_id="29" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:215  %w_sum_3_2_2 = fadd float %w_sum_3_2_1, %tmp_1_2_2

]]></Node>
<StgValue><ssdm name="w_sum_3_2_2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="386" st_id="30" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:218  %w_sum = fadd float %w_sum_3_2_2, %conv_1_bias_load

]]></Node>
<StgValue><ssdm name="w_sum"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="387" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter1_Loop:0  call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="388" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
Filter1_Loop:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 21632, i64 21632, i64 21632)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="389" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="5">
<![CDATA[
Filter1_Loop:5  %zext_ln35 = zext i5 %select_ln35_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="390" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter1_Loop:10  %mul_ln35 = mul i10 26, %zext_ln35

]]></Node>
<StgValue><ssdm name="mul_ln35"/></StgValue>
</operation>

<operation id="391" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter1_Loop:33  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter1_Loo)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="392" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="5">
<![CDATA[
Filter1_Loop:37  %zext_ln35_3 = zext i5 %select_ln35_11 to i10

]]></Node>
<StgValue><ssdm name="zext_ln35_3"/></StgValue>
</operation>

<operation id="393" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter1_Loop:38  %add_ln35_1 = add i10 %mul_ln35, %zext_ln35_3

]]></Node>
<StgValue><ssdm name="add_ln35_1"/></StgValue>
</operation>

<operation id="394" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
Filter1_Loop:39  %tmp_18 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln35_1, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="395" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="15">
<![CDATA[
Filter1_Loop:40  %zext_ln26_8 = zext i15 %tmp_18 to i16

]]></Node>
<StgValue><ssdm name="zext_ln26_8"/></StgValue>
</operation>

<operation id="396" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter1_Loop:127  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="397" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Filter1_Loop:128  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="398" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
Filter1_Loop:129  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln16"/></StgValue>
</operation>

<operation id="399" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="6">
<![CDATA[
Filter1_Loop:131  %zext_ln35_10 = zext i6 %select_ln35_10 to i16

]]></Node>
<StgValue><ssdm name="zext_ln35_10"/></StgValue>
</operation>

<operation id="400" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Filter1_Loop:132  %add_ln35_2 = add i16 %zext_ln26_8, %zext_ln35_10

]]></Node>
<StgValue><ssdm name="add_ln35_2"/></StgValue>
</operation>

<operation id="401" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="16">
<![CDATA[
Filter1_Loop:133  %zext_ln35_11 = zext i16 %add_ln35_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln35_11"/></StgValue>
</operation>

<operation id="402" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:134  %conv_out_addr = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_11

]]></Node>
<StgValue><ssdm name="conv_out_addr"/></StgValue>
</operation>

<operation id="403" st_id="31" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:218  %w_sum = fadd float %w_sum_3_2_2, %conv_1_bias_load

]]></Node>
<StgValue><ssdm name="w_sum"/></StgValue>
</operation>

<operation id="404" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32">
<![CDATA[
Filter1_Loop:219  %bitcast_ln34 = bitcast float %w_sum to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln34"/></StgValue>
</operation>

<operation id="405" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop:220  %tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="406" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="23" op_0_bw="32">
<![CDATA[
Filter1_Loop:221  %trunc_ln34 = trunc i32 %bitcast_ln34 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln34"/></StgValue>
</operation>

<operation id="407" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop:222  %icmp_ln34 = icmp ne i8 %tmp_12, -1

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="408" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
Filter1_Loop:223  %icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0

]]></Node>
<StgValue><ssdm name="icmp_ln34_1"/></StgValue>
</operation>

<operation id="409" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop:224  %or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34

]]></Node>
<StgValue><ssdm name="or_ln34"/></StgValue>
</operation>

<operation id="410" st_id="31" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:225  %tmp_13 = fcmp ogt float %w_sum, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="411" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop:226  %and_ln34 = and i1 %or_ln34, %tmp_13

]]></Node>
<StgValue><ssdm name="and_ln34"/></StgValue>
</operation>

<operation id="412" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Filter1_Loop:227  %w_sum_1 = select i1 %and_ln34, float %w_sum, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_1"/></StgValue>
</operation>

<operation id="413" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
Filter1_Loop:228  store float %w_sum_1, float* %conv_out_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="414" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Filter1_Loop:229  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str4, i32 %tmp_3) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="415" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
Filter1_Loop:233  br label %1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="416" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln42"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
