[["A Fast and Flexible Performance Simulator for Micro-Architecture Trade-off Analysis on UltraSPARC-I.", ["Marc Tremblay", "Guillermo Maturana", "Atsushi Inoue", "Leslie Kohn"], "https://doi.org/10.1145/217474.217479", 5], ["System Design Methodology of UltraSPARC-I.", ["Lawrence Yang", "David Gao", "Jamshid Mostoufi", "Raju Joshi", "Paul Loewenstein"], "https://doi.org/10.1145/217474.217481", 6], ["UltraSPARC-I Emulation.", ["James Gateley", "Miriam Blatt", "Dennis Chen", "Scott Cooke", "Piyush Desai", "Manjunath Doreswamy", "Mark Elgood", "Gary Feierbach", "Tim Goldsbury", "Dale Greenley", "Raju Joshi", "Mike Khosraviani", "Robert Kwong", "Manish Motwani", "Chitresh Narasimhaiah", "Sam J. Nicolino Jr.", "Tooru Ozeki", "Gary Peterson", "Chris Salzmann", "Nasser Shayesteh", "Jeffrey Whitman", "Pak Wong"], "https://doi.org/10.1145/217474.217483", 6], ["CAD Methodology for the Design of UltraSPARC-I Microprocessor at Sun Microsystems Inc.", ["A. Cao", "A. Adalal", "J. Bauman", "P. Delisle", "P. Dedood", "P. Donehue", "M. DellOcaKhouja", "T. Doan", "Manjunath Doreswamy", "P. Ferolito", "O. Geva", "D. Greenhill", "S. Gopaladhine", "J. Irwin", "L. Lev", "J. MacDonald", "M. Ma", "Samir Mitra", "P. Patel", "A. Prabhu", "R. Puranik", "S. Rozanski", "N. Ross", "P. Saggurti", "S. Simovich", "R. Sunder", "B. Sur", "W. Vercruysse", "Michelle Wong", "P. Yip", "Robert K. Yu", "J. Zhou", "Gregory B. Zyner"], "https://doi.org/10.1145/217474.217485", 4], ["Computing the Maximum Power Cycles of a Sequential Circuit.", ["Srilatha Manne", "Abelardo Pardo", "R. Iris Bahar", "Gary D. Hachtel", "Fabio Somenzi", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1145/217474.217501", 6], ["Register Allocation and Binding for Low Power.", ["Jui-Ming Chang", "Massoud Pedram"], "https://doi.org/10.1145/217474.217502", 7], ["Memory Segmentation to Exploit Sleep Mode Operation.", ["Amir H. Farrahi", "Gustavo E. Tellez", "Majid Sarrafzadeh"], "https://doi.org/10.1145/217474.217503", 6], ["Power-Profiler: Optimizing ASICs Power Consumption at the Behavioral Level.", ["Raul San Martin", "John P. Knight"], "https://doi.org/10.1145/217474.217504", 6], ["Boolean Matching for Incompletely Specified Functions.", ["Kuo-Hua Wang", "TingTing Hwang"], "https://doi.org/10.1145/217474.217505", 6], ["Functional Multiple-Output Decomposition: Theory and an Implicit Algorithm.", ["Bernd Wurth", "Klaus Eckl", "Kurt Antreich"], "https://doi.org/10.1145/217474.217506", 6], ["A Method for Finding Good Ashenhurst Decompositions and Its Application to FPGA Synthesis.", ["Ted Stanion", "Carl Sechen"], "https://doi.org/10.1145/217474.217507", 5], ["Lambda Set Selection in Roth-Karp Decomposition for LUT-Based FPGA Technology Mapping.", ["Wen-Zen Shen", "Juinn-Dar Huang", "Shih-Min Chao"], "https://doi.org/10.1145/217474.217508", 5], ["Minimizing the Routing Cost During Logic Extraction.", ["Hirendu Vaishnav", "Massoud Pedram"], "https://doi.org/10.1145/217474.217509", 6], ["Requirements-Based Design Evaluation.", ["Stephen T. Frezza", "Steven P. Levitan", "Panos K. Chrysanthis"], "https://doi.org/10.1145/217474.217510", 6], ["Incorporating Design Schedule Management into a Flow Management System.", ["Eric W. Johnson", "Jay B. Brockman"], "https://doi.org/10.1145/217474.217511", 6], ["Generating ECAD Framework Code from Abstract Models.", ["Joachim Altmeyer", "Bernd Schurmann", "Martin Schutze"], "https://doi.org/10.1145/217474.217512", 6], ["Tool Integration and Construction Using Generated Graph-Based Design Representations.", ["Ansgar Bredenfeld", "Raul Camposano"], "https://doi.org/10.1145/217474.217513", 6], ["Scheduling Using Behavioral Templates.", ["Tai Ly", "David Knapp", "Ron Miller", "Don MacMillen"], "https://doi.org/10.1145/217474.217514", 6], ["Rephasing: A Transformation Technique for the Manipulation of Timing Constraints.", ["Miodrag Potkonjak", "Mani B. Srivastava"], "https://doi.org/10.1145/217474.217515", 6], ["Optimal ILP-Based Approach for Throughput Optimization Using Simultaneous Algorithm/Architecture Matching and Retiming.", ["Y. G. DeCastelo-Vide-e-Souza", "Miodrag Potkonjak", "Alice C. Parker"], "https://doi.org/10.1145/217474.217516", 6], ["Fast Identification of Robust Dependent Path Delay Faults.", ["Uwe Sparmann", "D. Luxenburger", "Kwang-Ting Cheng", "Sudhakar M. Reddy"], "https://doi.org/10.1145/217474.217517", 7], ["On Synthesis-for-Testability of Combinational Logic Circuits.", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1145/217474.217518", 7], ["Rapid Diagnostic Fault Simulation of Stuck-at Faults in Sequential Circuits Using Compact Lists.", ["Srikanth Venkataraman", "Ismed Hartanto", "W. Kent Fuchs", "Elizabeth M. Rudnick", "Sreejit Chakravarty", "Janak H. Patel"], "https://doi.org/10.1145/217474.217519", 6], ["Parallel Logic Simulation of VLSI Systems.", ["Roger D. Chamberlain"], "https://doi.org/10.1145/217474.217520", 5], ["Asynchronous, Distributed Event Driven Simulation Algorithm for Execution of VHDL on Parallel Processors.", ["Peter A. Walker", "Sumit Ghosh"], "https://doi.org/10.1145/217474.217521", 7], ["A General Method for Compiling Event-Driven Simulations.", ["Robert S. French", "Monica S. Lam", "Jeremy R. Levitt", "Kunle Olukotun"], "https://doi.org/10.1145/217474.217522", 6], ["A Transformation-Based Approach for Storage Optimization.", ["Wei-Kai Cheng", "Youn-Long Lin"], "https://doi.org/10.1145/217474.217523", 6], ["Register Minimization beyond Sharing among Variables.", ["Tsung-Yi Wu", "Youn-Long Lin"], "https://doi.org/10.1145/217474.217524", 6], ["Constrained Register Allocation in Bus Architectures.", ["Elof Frank", "Salil Raje", "Majid Sarrafzadeh"], "https://doi.org/10.1145/217474.217525", 6], ["On Test Set Preservation of Retimed Circuits.", ["Aiman H. El-Maleh", "Thomas E. Marchok", "Janusz Rajski", "Wojciech Maly"], "https://doi.org/10.1145/217474.217526", 7], ["Combining Deterministic and Genetic Approaches for Sequential Circuit Test Generation.", ["Elizabeth M. Rudnick", "Janak H. Patel"], "https://doi.org/10.1145/217474.217527", 6], ["Partial Scan with Pre-selected Scan Signals.", ["Peichen Pan", "C. L. Liu"], "https://doi.org/10.1145/217474.217528", 6], ["Spectral Partitioning: The More Eigenvectors, The Better.", ["Charles J. Alpert", "So-Zen Yao"], "https://doi.org/10.1145/217474.217529", 6], ["Multi-way Partitioning for Minimum Delay for Look-Up Table Based FPGAs.", ["Prashant Sawkar", "Donald E. Thomas"], "https://doi.org/10.1145/217474.217530", 5], ["Performance-Driven Partitioning Using a Replication Graph Approach.", ["Lung-Tien Liu", "Ming-Ter Kuo", "Chung-Kuan Cheng", "T. C. Hu"], "", 5], ["Timing Driven Placement for Large Standard Cell Circuits.", ["William Swartz", "Carl Sechen"], "https://doi.org/10.1145/217474.217531", 5], ["Quantified Suboptimality of VLSI Layout Heuristics.", ["Lars W. Hagen", "Dennis J.-H. Huang", "Andrew B. Kahng"], "https://doi.org/10.1145/217474.217532", 6], ["Concurrent Design Methodology and Configuration Management of the SIEMENS EWSD - CCS7E Processor System Simulation.", ["Thomas W. Albrecht"], "https://doi.org/10.1145/217474.217533", 6], ["Digital Receiver Design Using VHDL Generation from Data Flow Graphs.", ["Peter Zepter", "Thorsten Grotker", "Heinrich Meyr"], "https://doi.org/10.1145/217474.217534", 6], ["Logic Verification Methodology for PowerPC Microprocessors.", ["Charles H. Malley", "Max Dieudonne"], "https://doi.org/10.1145/217474.217535", 7], ["A Survey of Optimization Techniques Targeting Low Power VLSI Circuits.", ["Srinivas Devadas", "Sharad Malik"], "https://doi.org/10.1145/217474.217536", 6], ["Logic Extraction and Factorization for Low Power.", ["Sasan Iman", "Massoud Pedram"], "https://doi.org/10.1145/217474.217537", 6], ["Timed Shannon Circuits: A Power-Efficient Design Style and Synthesis Tool.", ["Luciano Lavagno", "Patrick C. McGeer", "Alexander Saldanha", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/217474.217538", 7], ["The Aurora RAM Compiler.", ["Ajay Chandna", "C. David Kibler", "Richard B. Brown", "Mark Roberts", "Karem A. Sakallah"], "https://doi.org/10.1145/217474.217539", 6], ["Automatic Layout Synthesis of Leaf Cells.", ["Sanjay Rekhi", "J. Donald Trotter", "Daniel H. Linder"], "https://doi.org/10.1145/217474.217540", 6], ["Delayed Frontal Solution for Finite-Element Based Resistance Extraction.", ["N. P. van der Meijs", "Arjan J. van Genderen"], "https://doi.org/10.1145/217474.217541", 6], ["Test Program Generation for Functional Verification of PowerPC Processors in IBM.", ["Aharon Aharon", "Dave Goodman", "Moshe Levinger", "Yossi Lichtenstein", "Yossi Malka", "Charlotte Metzger", "Moshe Molcho", "Gil Shurek"], "https://doi.org/10.1145/217474.217542", 7], ["Behavioral Synthesis Methodology for HDL-Based Specification and Validation.", ["David Knapp", "Tai Ly", "Don MacMillen", "Ron Miller"], "https://doi.org/10.1145/217474.217543", 6], ["Design-Flow and Synthesis for ASICs: A Case Study.", ["Massimo Bombana", "Patrizia Cavalloro", "Salvatore Conigliaro", "Roger B. Hughes", "Gerry Musgrave", "Giuseppe Zaza"], "https://doi.org/10.1145/217474.217544", 6], ["Model Checking in Industrial Hardware Design.", ["Jorg Bormann", "Jorg Lohse", "Michael Payer", "Gerd Venzl"], "https://doi.org/10.1145/217474.217545", 6], ["DELAY: An Efficient Tool for Retiming with Realistic Delay Modeling.", ["Kumar N. Lalgudi", "Marios C. Papaefthymiou"], "https://doi.org/10.1145/217474.217546", 6], ["A Fresh Look at Retiming Via Clock Skew Optimization.", ["Rahul B. Deokar", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/217474.217547", 6], ["The Validity of Retiming Sequential Circuits.", ["Vigyan Singhal", "Carl Pixley", "Richard L. Rudell", "Robert K. Brayton"], "https://doi.org/10.1145/217474.217548", 6], ["Retiming Synchronous Circuitry with Imprecise Delays.", ["Ireneusz Karkowski", "Ralph H. J. M. Otten"], "https://doi.org/10.1145/217474.217549", 5], ["A Fast State Assignment Procedure for Large FSMs.", ["Shihming Liu", "Massoud Pedram", "Alvin M. Despain"], "https://doi.org/10.1145/217474.217550", 6], ["Software Accelerated Functional Fault Simulation for Data-Path Architectures.", ["Mark Kassab", "Nilanjan Mukherjee", "Janusz Rajski", "Jerzy Tyszer"], "https://doi.org/10.1145/217474.217551", 6], ["Symbolic Fault Simulation for Sequential Circuits and the Multiple Observation Time Test Strategy.", ["Rolf Krieger", "Bernd Becker", "Martin Keim"], "https://doi.org/10.1145/217474.217552", 6], ["Accurate and Efficient Fault Simulation of Realistic CMOS Network Breaks.", ["Haluk Konuk", "F. Joel Ferguson", "Tracy Larrabee"], "https://doi.org/10.1145/217474.217553", 7], ["Analysis of Switch-Level Faults by Symbolic Simulation.", ["Lluis Ribas", "Jordi Carrabina"], "https://doi.org/10.1145/217474.217554", 6], ["Transmission Line Synthesis.", ["Byron Krauter", "Rohini Gupta", "John Willis", "Lawrence T. Pileggi"], "https://doi.org/10.1145/217474.217555", 6], ["The Elmore Delay as a Bound for RC Trees with Generalized Input Signals.", ["Rohini Gupta", "Byron Krauter", "Bogdan Tutuianu", "John Willis", "Lawrence T. Pileggi"], "https://doi.org/10.1145/217474.217556", 6], ["Delay Analysis of the Distributed RC Line.", ["Vasant B. Rao"], "https://doi.org/10.1145/217474.217557", 6], ["Efficient Reduced-Order Modeling of Frequency-Dependent Coupling Inductances Associated with 3-D Interconnect Structures.", ["Luis Miguel Silveira", "Mattan Kamon", "Jacob White"], "https://doi.org/10.1145/217474.217558", 5], ["Performance Driven Global Routing and Wiring Rule Generation for High Speed PCBs and MCMs.", ["Sharad Mehrotra", "Paul D. Franzon", "Michael B. Steer"], "https://doi.org/10.1145/217474.217559", 7], ["Symbolic Modeling and Evaluation of Data Paths.", ["Chuck Monahan", "Forrest Brewer"], "https://doi.org/10.1145/217474.217560", 6], ["Data Path Allocation for Synthesizing RTL Designs with Low BIST Area Overhead.", ["Ishwar Parulkar", "Sandeep K. Gupta", "Melvin A. Breuer"], "https://doi.org/10.1145/217474.217561", 7], ["Deriving Efficient Area and Delay Estimates by Modeling Layout Tools.", ["Donald S. Gelosh", "Dorothy E. Setliff"], "https://doi.org/10.1145/217474.217562", 6], ["Efficient OBDD-Based Boolean Manipulation in CAD beyond Current Limits.", ["Jochen Bern", "Christoph Meinel", "Anna Slobodova"], "https://doi.org/10.1145/217474.217563", 6], ["Novel Verification Framework Combining Structural and OBDD Methods in a Synthesis Environment.", ["Subodh M. Reddy", "Wolfgang Kunz", "Dhiraj K. Pradhan"], "", 6], ["Advanced Verification Techniques Based on Learning.", ["Jawahar Jain", "Rajarshi Mukherjee", "Masahiro Fujita"], "https://doi.org/10.1145/217474.217564", 7], ["Efficient Generation of Counterexamples and Witnesses in Symbolic Model Checking.", ["Edmund M. Clarke", "Orna Grumberg", "Kenneth L. McMillan", "Xudong Zhao"], "https://doi.org/10.1145/217474.217565", 6], ["DARWIN: CMOS Opamp Synthesis by Means of a Genetic Algorithm.", ["Wim Kruiskamp", "Domine Leenaerts"], "https://doi.org/10.1145/217474.217566", 6], ["Mixed-Signal Switching Noise Analysis Using Voronoi-Tessellated Substrate Macromodels.", ["Ivan L. Wemple", "Andrew T. Yang"], "https://doi.org/10.1145/217474.217567", 6], ["Direct Performance-Driven Placement of Mismatch-Sensitive Analog Circuits.", ["Koen Lampaert", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1145/217474.217568", 5], ["System-Level Design for Test of Fully Differential Analog Circuits.", ["Bapiraju Vinnakota", "Ramesh Harjani", "Nicholas J. Stessman"], "https://doi.org/10.1145/217474.217569", 5], ["Performance Analysis of Embedded Software Using Implicit Path Enumeration.", ["Yau-Tsun Steven Li", "Sharad Malik"], "https://doi.org/10.1145/217474.217570", 6], ["Interval Scheduling: Fine-Grained Code Scheduling for Embedded Systems.", ["Pai H. Chou", "Gaetano Borriello"], "https://doi.org/10.1145/217474.217571", 6], ["Interfacing Incompatible Protocols Using Interface Process Generation.", ["Sanjiv Narayan", "Daniel Gajski"], "https://doi.org/10.1145/217474.217572", 6], ["Reduced-Order Modeling of Large Linear Subcircuits via a Block Lanczos Algorithm.", ["Peter Feldmann", "Roland W. Freund"], "https://doi.org/10.1145/217474.217573", 6], ["Efficient Steady-State Analysis Based on Matrix-Free Krylov-Subspace Methods.", ["Ricardo Telichevesky", "Kenneth S. Kundert", "Jacob White"], "https://doi.org/10.1145/217474.217574", 5], ["Transient Simulations of Three-Dimensional Integrated Circuit Interconnect Using a Mixed Surface-Volume Approach.", ["Mike Chou", "Tom Korsmeyer", "Jacob White"], "https://doi.org/10.1145/217474.217575", 6], ["Buffer Insertion and Sizing Under Process Variations for Low Power Clock Distribution.", ["Joe G. Xi", "Wayne Wei-Ming Dai"], "https://doi.org/10.1145/217474.217576", 6], ["Power Optimal Buffered Clock Tree Design.", ["Ashok Vittal", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/217474.217577", 6], ["Power Distribution Topology Design.", ["Ashok Vittal", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/217474.217578", 5], ["On the Bounded-Skew Clock and Steiner Routing Problems.", ["Dennis J.-H. Huang", "Andrew B. Kahng", "Chung-Wen Albert Tsao"], "https://doi.org/10.1145/217474.217579", 6], ["Benchmarking An Interdisciplinary Concurrent Design Methodology for Electronic/Mechanical Systems.", ["Asim Smailagic", "Daniel P. Siewiorek", "Drew Anderson", "Chris Kasabach", "Thomas L. Martin", "John Stivoric"], "https://doi.org/10.1145/217474.217580", 6], ["A Methodology for HW-SW Codesign in ATM.", ["Giovanni Mancini", "Dave Yurach", "Spiros Boucouris"], "https://doi.org/10.1145/217474.217581", 8], ["Accelerating Concurrent Hardware Design with Behavioural Modelling and System Simulation.", ["Allan Silburt", "Ian Perryman", "Janick Bergeron", "Stacy Nichols", "Mario Dufresne", "Greg Ward"], "https://doi.org/10.1145/217474.217582", 6], ["Verification of Arithmetic Circuits with Binary Moment Diagrams.", ["Randal E. Bryant", "Yirng-An Chen"], "https://doi.org/10.1145/217474.217583", 7], ["Residue BDD and Its Application to the Verification of Arithmetic Circuits.", ["Shinji Kimura"], "https://doi.org/10.1145/217474.217584", 4], ["Equivalence Checking of Datapaths Based on Canonical Arithmetic Expressions.", ["Zheng Zhou", "Wayne Burleson"], "https://doi.org/10.1145/217474.217585", 6], ["On Optimal Board-Level Routing for FPGA-Based Logic Emulation.", ["Wai-Kei Mak", "D. F. Wong"], "https://doi.org/10.1145/217474.217586", 5], ["A Performance and Routability Driven Router for FPGAs Considering Path Delays.", ["Yuh-Sheng Lee", "Allen C.-H. Wu"], "https://doi.org/10.1145/217474.217588", 5], ["New Performance-Driven FPGA Routing Algorithms.", ["Michael J. Alexander", "Gabriel Robins"], "https://doi.org/10.1145/217474.217589", 6], ["Orthogonal Greedy Coupling - A New Optimization Approach to 2-D FPGA Routing.", ["Yu-Liang Wu", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/217474.217591", 6], ["Effects of FPGA Architecture on FPGA Routing.", ["Steven Trimberger"], "https://doi.org/10.1145/217474.217592", 5], ["The Case for Design Using the World Wide Web.", ["Mario J. Silva", "Randy H. Katz"], "https://doi.org/10.1145/217474.217593", 7], ["Synthesis of Software Programs for Embedded Control Applications.", ["Massimiliano Chiodo", "Paolo Giusto", "Attila Jurecska", "Luciano Lavagno", "Harry Hsieh", "Kei Suzuki", "Alberto L. Sangiovanni-Vincentelli", "Ellen Sentovich"], "https://doi.org/10.1145/217474.217594", 6], ["Conflict Modelling and Instruction Scheduling in Code Generation for In-House DSP Cores.", ["Adwin H. Timmer", "Marino T. J. Strik", "Jef L. van Meerbergen", "Jochen A. G. Jess"], "https://doi.org/10.1145/217474.217595", 6], ["Code Optimization Techniques for Embedded DSP Microprocessors.", ["Stan Y. Liao", "Srinivas Devadas", "Kurt Keutzer", "Steven W. K. Tjiang", "Albert R. Wang"], "https://doi.org/10.1145/217474.217596", 6], ["Retargetable Self-Test Program Generation Using Constraint Logic Programming.", ["Ulrich Bieker", "Peter Marwedel"], "https://doi.org/10.1145/217474.217597", 7], ["Feedback, Correlation, and Delay Concerns in the Power Estimation of VLSI Circuits.", ["Farid N. Najm"], "https://doi.org/10.1145/217474.217598", 6], ["Accurate Estimation of Combinational Circuit Activity.", ["Huzefa Mehta", "Manjit Borah", "Robert Michael Owens", "Mary Jane Irwin"], "https://doi.org/10.1145/217474.217599", 5], ["Extreme Delay Sensitivity and the Worst-Case Switching Activity in VLSI Circuits.", ["Farid N. Najm", "Michael Y. Zhang"], "https://doi.org/10.1145/217474.217600", 5], ["Efficient Power Estimation for Highly Correlated Input Streams.", ["Radu Marculescu", "Diana Marculescu", "Massoud Pedram"], "https://doi.org/10.1145/217474.217601", 7], ["Power Estimation in Sequential Circuits.", ["Farid N. Najm", "Shashank Goel", "Ibrahim N. Hajj"], "https://doi.org/10.1145/217474.217602", 6], ["New Ideas for Solving Covering Problems.", ["Olivier Coudert", "Jean Christophe Madre"], "https://doi.org/10.1145/217474.217603", 6], ["Logic Synthesis for Engineering Change.", ["Chih-Chang Lin", "Kuang-Chien Chen", "Shih-Chieh Chang", "Malgorzata Marek-Sadowska", "Kwang-Ting Cheng"], "https://doi.org/10.1145/217474.217604", 6], ["A Partitioning-Based Logic Optimization Method for Large Scale Circuits with Boolean Matrix.", ["Yuichi Nakamura", "Takeshi Yoshimura"], "https://doi.org/10.1145/217474.217605", 5], ["Multi-Level Logic Minimization Based on Multi-Signal Implications.", ["Masayuki Yuguchi", "Yuichi Nakamura", "Kazutoshi Wakabayashi", "Tomoyuki Fujita"], "https://doi.org/10.1145/217474.217606", 5], ["An Efficient Algorithm for Local Don't Care Sets Calculation.", ["Shih-Chieh Chang", "Malgorzata Marek-Sadowska", "Kwang-Ting Cheng"], "https://doi.org/10.1145/217474.217607", 5], ["Logic Clause Analysis for Delay Optimization.", ["Bernhard Rohfleisch", "Bernd Wurth", "Kurt Antreich"], "https://doi.org/10.1145/217474.217608", 5], ["Productivity Issues in High-Level Design: Are Tools Solving the Real Problems?", ["Reinaldo A. Bergamaschi"], "https://doi.org/10.1145/217474.217609", 4], ["Information Models of VHDL.", ["Cristian A. Giumale", "Hilary J. Kahn"], "https://doi.org/10.1145/217474.217610", 6], ["Measures of Syntactic Complexity for Modeling Behavioral VHDL.", ["Neal S. Stollon", "John D. Provence"], "https://doi.org/10.1145/217474.217611", 6], ["Simultaneous Gate and Interconnect Sizing for Circuit-Level Delay Optimization.", ["Noel Menezes", "Satyamurthy Pullela", "Lawrence T. Pileggi"], "https://doi.org/10.1145/217474.217612", 6], ["An Algorithm for Incremental Timing Analysis.", ["Jin-fuw Lee", "Donald T. Tang"], "https://doi.org/10.1145/217474.217613", 6], ["An Assigned Probability Technique to Derive Realistic Worst-Case Timing Models of Digital Standard Cells.", ["Alessandro Dal Fabbro", "Bruno Franzini", "Luigi Croce", "Carlo Guardiani"], "https://doi.org/10.1145/217474.217614", 5], ["Automatic Clock Abstraction from Sequential Circuits.", ["Samir Jain", "Randal E. Bryant", "Alok Jain"], "https://doi.org/10.1145/217474.217615", 5], ["Hierarchical Optimization of Asynchronous Circuits.", ["Bill Lin", "Gjalt G. de Jong", "Tilman Kolks"], "https://doi.org/10.1145/217474.217616", 6], ["Externally Hazard-Free Implementations of Asynchronous Circuits.", ["Milton H. Sawasaki", "Chantal Ykman-Couvreur", "Bill Lin"], "https://doi.org/10.1145/217474.217617", 7], ["A Design and Validation System for Asynchronous Circuits.", ["Peter Vanbekbergen", "Albert R. Wang", "Kurt Keutzer"], "https://doi.org/10.1145/217474.217618", 6]]