-- ==============================================================
-- Generated by Vitis HLS v2023.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fiat_25519_carry_square is
generic (
    C_M_AXI_MEM_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_MEM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_MEM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MEM_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_MEM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MEM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MEM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MEM_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_MEM_USER_VALUE : INTEGER := 0;
    C_M_AXI_MEM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_MEM_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_mem_AWVALID : OUT STD_LOGIC;
    m_axi_mem_AWREADY : IN STD_LOGIC;
    m_axi_mem_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ADDR_WIDTH-1 downto 0);
    m_axi_mem_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ID_WIDTH-1 downto 0);
    m_axi_mem_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_mem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_AWUSER_WIDTH-1 downto 0);
    m_axi_mem_WVALID : OUT STD_LOGIC;
    m_axi_mem_WREADY : IN STD_LOGIC;
    m_axi_mem_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_DATA_WIDTH-1 downto 0);
    m_axi_mem_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_DATA_WIDTH/8-1 downto 0);
    m_axi_mem_WLAST : OUT STD_LOGIC;
    m_axi_mem_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ID_WIDTH-1 downto 0);
    m_axi_mem_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_WUSER_WIDTH-1 downto 0);
    m_axi_mem_ARVALID : OUT STD_LOGIC;
    m_axi_mem_ARREADY : IN STD_LOGIC;
    m_axi_mem_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ADDR_WIDTH-1 downto 0);
    m_axi_mem_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ID_WIDTH-1 downto 0);
    m_axi_mem_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_mem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ARUSER_WIDTH-1 downto 0);
    m_axi_mem_RVALID : IN STD_LOGIC;
    m_axi_mem_RREADY : OUT STD_LOGIC;
    m_axi_mem_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_MEM_DATA_WIDTH-1 downto 0);
    m_axi_mem_RLAST : IN STD_LOGIC;
    m_axi_mem_RID : IN STD_LOGIC_VECTOR (C_M_AXI_MEM_ID_WIDTH-1 downto 0);
    m_axi_mem_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_MEM_RUSER_WIDTH-1 downto 0);
    m_axi_mem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_BVALID : IN STD_LOGIC;
    m_axi_mem_BREADY : OUT STD_LOGIC;
    m_axi_mem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_BID : IN STD_LOGIC_VECTOR (C_M_AXI_MEM_ID_WIDTH-1 downto 0);
    m_axi_mem_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_MEM_BUSER_WIDTH-1 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of fiat_25519_carry_square is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "fiat_25519_carry_square_fiat_25519_carry_square,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=91,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=3996,HLS_SYN_LUT=7448,HLS_VERSION=2023_1_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (40 downto 0) := "00000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (40 downto 0) := "00000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (40 downto 0) := "00000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (40 downto 0) := "00000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (40 downto 0) := "00000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (40 downto 0) := "00000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (40 downto 0) := "00001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (40 downto 0) := "00010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (40 downto 0) := "00100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (40 downto 0) := "01000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (40 downto 0) := "10000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv64_9 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001001";
    constant ap_const_lv64_8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv44_13 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000000000010011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal out1 : STD_LOGIC_VECTOR (63 downto 0);
    signal arg1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mem_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal mem_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal mem_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal arr_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_630 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal arg1_r_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_635 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal arg1_r_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal grp_fu_612_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_640 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal trunc_ln_reg_1818 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln3_reg_1824 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal arg1_r_load_reg_1840 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal mul16_reg_1845 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal arg1_r_load_1_reg_1857 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal mul45_reg_1863 : STD_LOGIC_VECTOR (31 downto 0);
    signal arr_addr_reg_1869 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal arr_addr_2_reg_1880 : STD_LOGIC_VECTOR (3 downto 0);
    signal arr_addr_3_reg_1885 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln78_fu_674_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln78_reg_1900 : STD_LOGIC_VECTOR (25 downto 0);
    signal arr_addr_4_reg_1905 : STD_LOGIC_VECTOR (3 downto 0);
    signal arg1_r_load_3_reg_1910 : STD_LOGIC_VECTOR (31 downto 0);
    signal arr_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal arr_load_2_reg_1918 : STD_LOGIC_VECTOR (63 downto 0);
    signal arr_load_3_reg_1928 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln62_fu_678_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln62_reg_1938 : STD_LOGIC_VECTOR (25 downto 0);
    signal arg1_r_load_4_reg_1949 : STD_LOGIC_VECTOR (31 downto 0);
    signal arg1_r_load_5_reg_1956 : STD_LOGIC_VECTOR (31 downto 0);
    signal arr_load_4_reg_1964 : STD_LOGIC_VECTOR (63 downto 0);
    signal arr_addr_7_reg_1985 : STD_LOGIC_VECTOR (3 downto 0);
    signal arr_load_5_reg_1990 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln60_fu_682_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln60_reg_1995 : STD_LOGIC_VECTOR (63 downto 0);
    signal arg1_r_load_7_reg_2007 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul244_fu_620_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul244_reg_2024 : STD_LOGIC_VECTOR (31 downto 0);
    signal arr_addr_8_reg_2030 : STD_LOGIC_VECTOR (3 downto 0);
    signal arr_addr_9_reg_2035 : STD_LOGIC_VECTOR (3 downto 0);
    signal arr_load_6_reg_2040 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln89_fu_697_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln89_reg_2045 : STD_LOGIC_VECTOR (25 downto 0);
    signal arr_load_7_reg_2050 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln94_fu_701_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln94_reg_2055 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln97_fu_705_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln97_reg_2060 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln98_1_fu_711_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln98_1_reg_2065 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln64_fu_859_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln64_reg_2073 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal trunc_ln64_1_fu_863_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln64_1_reg_2078 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln64_2_fu_867_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln64_2_reg_2083 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln61_fu_907_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln61_reg_2089 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln61_1_fu_911_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln61_1_reg_2094 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln61_3_fu_915_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln61_3_reg_2099 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln62_5_fu_948_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln62_5_reg_2105 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln62_2_fu_953_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln62_2_reg_2110 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln62_3_fu_957_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln62_3_reg_2115 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln78_6_fu_1127_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln78_6_reg_2121 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln78_7_fu_1132_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln78_7_reg_2126 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln78_fu_1138_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln78_reg_2131 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln83_fu_1155_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln83_reg_2137 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln83_1_fu_1159_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln83_1_reg_2142 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln83_fu_1163_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln83_reg_2147 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln88_fu_1181_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln88_reg_2153 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln88_1_fu_1185_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln88_1_reg_2158 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln89_fu_1195_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln89_reg_2163 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln100_fu_1261_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln100_reg_2169 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln105_fu_1279_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln105_reg_2174 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln105_1_fu_1283_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln105_1_reg_2179 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln106_fu_1293_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln106_reg_2184 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln106_fu_1297_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln106_reg_2189 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln113_10_fu_1314_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln113_10_reg_2195 : STD_LOGIC_VECTOR (25 downto 0);
    signal lshr_ln113_1_reg_2201 : STD_LOGIC_VECTOR (38 downto 0);
    signal trunc_ln113_2_reg_2206 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln113_fu_1370_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln113_reg_2211 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln114_2_fu_1379_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln114_2_reg_2216 : STD_LOGIC_VECTOR (24 downto 0);
    signal lshr_ln113_7_reg_2222 : STD_LOGIC_VECTOR (38 downto 0);
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal add_ln115_2_fu_1590_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln115_2_reg_2227 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln116_fu_1596_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln116_reg_2232 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln117_fu_1607_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln117_reg_2237 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln118_fu_1613_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln118_reg_2242 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln119_fu_1619_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln119_reg_2247 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln120_fu_1625_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln120_reg_2252 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln121_fu_1631_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln121_reg_2257 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_s_reg_2262 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal add_ln122_fu_1722_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln122_reg_2268 : STD_LOGIC_VECTOR (24 downto 0);
    signal arg1_r_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal arg1_r_ce0 : STD_LOGIC;
    signal arg1_r_we0 : STD_LOGIC;
    signal arg1_r_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal arg1_r_ce1 : STD_LOGIC;
    signal out1_w_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal out1_w_ce0 : STD_LOGIC;
    signal out1_w_we0 : STD_LOGIC;
    signal out1_w_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal out1_w_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal out1_w_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal out1_w_ce1 : STD_LOGIC;
    signal out1_w_we1 : STD_LOGIC;
    signal out1_w_d1 : STD_LOGIC_VECTOR (26 downto 0);
    signal arr_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal arr_ce0 : STD_LOGIC;
    signal arr_we0 : STD_LOGIC;
    signal arr_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal arr_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal arr_ce1 : STD_LOGIC;
    signal arr_we1 : STD_LOGIC;
    signal arr_d1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_1_fu_432_ap_start : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_1_fu_432_ap_done : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_1_fu_432_ap_idle : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_1_fu_432_ap_ready : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_ce0 : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_we0 : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_ap_start : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_ap_done : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_ap_idle : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_ap_ready : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_AWVALID : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_WVALID : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_WLAST : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_ARVALID : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_RREADY : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_BREADY : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_arg1_r_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_arg1_r_ce0 : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_arg1_r_we0 : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_arg1_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_ap_start : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_ap_done : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_ap_idle : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_ap_ready : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_arg1_r_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_arg1_r_ce0 : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_arr_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_arr_ce0 : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_arr_we0 : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_arr_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_arr_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_arr_ce1 : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_ap_start : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_ap_done : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_ap_idle : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_ap_ready : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_arg1_r_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_arg1_r_ce0 : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_arr_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_arr_ce0 : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_arr_we0 : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_arr_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_arr_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_arr_ce1 : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_460_ap_start : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_460_ap_done : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_460_ap_idle : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_460_ap_ready : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_460_arg1_r_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_460_arg1_r_ce0 : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_460_arg1_r_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_460_arg1_r_ce1 : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_460_add8118_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_460_add8118_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_ap_start : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_ap_done : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_ap_idle : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_ap_ready : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_AWVALID : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_WVALID : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_WLAST : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_ARVALID : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_RREADY : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_BREADY : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_out1_w_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_out1_w_ce0 : STD_LOGIC;
    signal mem_AWVALID : STD_LOGIC;
    signal mem_AWREADY : STD_LOGIC;
    signal mem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal mem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal mem_WVALID : STD_LOGIC;
    signal mem_WREADY : STD_LOGIC;
    signal mem_ARVALID : STD_LOGIC;
    signal mem_ARREADY : STD_LOGIC;
    signal mem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal mem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal mem_RVALID : STD_LOGIC;
    signal mem_RREADY : STD_LOGIC;
    signal mem_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal mem_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_BVALID : STD_LOGIC;
    signal mem_BREADY : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_1_fu_432_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_ap_start_reg : STD_LOGIC := '0';
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_460_ap_start_reg : STD_LOGIC := '0';
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal sext_ln17_fu_664_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln126_fu_1802_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln94_fu_1216_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln113_1_fu_1698_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln114_1_fu_1738_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln115_1_fu_1767_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln116_fu_1774_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln117_fu_1778_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln118_fu_1782_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln119_fu_1786_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln120_fu_1790_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln121_fu_1794_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln122_fu_1798_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal mul_ln62_1_fu_476_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln62_1_fu_476_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul272715_fu_480_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul219_cast_fu_1013_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul272715_fu_480_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal arg1_r_load_7_cast_fu_1019_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul282613_fu_484_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul244_cast_fu_1032_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul282613_fu_484_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul309511_fu_488_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul309511_fu_488_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul33549_fu_492_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul33549_fu_492_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_496_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv317_fu_692_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv46_fu_719_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_496_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv266_fu_688_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv153_fu_727_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_500_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_500_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln60_1_fu_736_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln61_fu_504_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln61_fu_504_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln62_fu_508_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln62_fu_756_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln62_fu_508_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln64_fu_512_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln64_fu_768_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln64_fu_512_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln60_1_fu_516_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln60_2_fu_774_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln60_1_fu_516_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln61_1_fu_520_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln61_1_fu_520_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln64_1_fu_524_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln64_1_fu_817_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln64_1_fu_524_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln60_2_fu_528_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln60_4_fu_825_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln60_2_fu_528_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln61_2_fu_532_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln61_2_fu_532_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln62_2_fu_536_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln62_2_fu_536_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln64_2_fu_540_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln64_2_fu_841_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln64_2_fu_540_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln60_3_fu_544_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln60_5_fu_873_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln60_3_fu_544_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln61_3_fu_548_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln61_3_fu_548_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln62_3_fu_552_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln62_3_fu_552_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul202_fu_556_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv199_fu_963_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul202_fu_556_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul211_fu_560_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul211_fu_560_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul221_fu_564_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv216_fu_973_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul221_fu_564_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv220_fu_978_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul229_fu_568_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul229_fu_568_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul237_fu_572_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv236_fu_991_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul237_fu_572_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul246_fu_576_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul246_fu_576_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul254_fu_580_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul254_fu_580_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul262_fu_584_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv261_fu_1007_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul262_fu_584_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul290_fu_588_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul290_fu_588_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul299_fu_592_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul299_fu_592_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul344_fu_596_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul344_fu_596_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul353_fu_600_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul353_fu_600_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul360_fu_604_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul360_fu_604_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul369_fu_608_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul369_fu_608_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_612_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_612_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul244_fu_620_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln113_fu_625_p0 : STD_LOGIC_VECTOR (38 downto 0);
    signal mul_ln113_fu_625_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_496_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_500_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln60_fu_731_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln61_fu_741_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln62_fu_751_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln64_fu_763_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln60_1_fu_784_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln62_1_fu_476_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal shl_ln64_1_fu_812_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln64_2_fu_835_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln64_fu_512_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln64_1_fu_524_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln64_2_fu_540_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln64_fu_848_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln64_1_fu_853_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln60_2_fu_880_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln61_1_fu_520_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln61_fu_504_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln61_3_fu_548_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln61_1_fu_895_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln61_2_fu_532_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln61_fu_890_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln61_2_fu_901_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln62_1_fu_804_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln62_2_fu_536_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln62_fu_921_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln62_3_fu_552_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln62_2_fu_936_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln62_fu_508_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln62_1_fu_927_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln62_4_fu_942_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln62_1_fu_931_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_24_fu_985_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_25_fu_1001_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul272715_fu_480_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul282613_fu_484_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul309511_fu_488_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul33549_fu_492_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal empty_26_fu_1070_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul202_fu_556_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln60_2_fu_528_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln78_1_fu_1085_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln60_1_fu_516_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul211_fu_560_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln60_3_fu_544_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln78_3_fu_1101_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln78_4_fu_1107_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln78_1_fu_1091_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln78_3_fu_1117_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln78_2_fu_1113_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln78_5_fu_1121_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln78_2_fu_1095_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul237_fu_572_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul221_fu_564_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul229_fu_568_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln83_1_fu_1144_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln83_2_fu_1149_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul246_fu_576_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul262_fu_584_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul2_fu_1024_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul254_fu_580_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln88_1_fu_1169_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln88_2_fu_1175_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln88_fu_1189_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul3_fu_1037_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul299_fu_592_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln93_1_fu_1200_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul290_fu_588_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln93_fu_1206_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln98_fu_1222_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln99_fu_1234_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul4_fu_1049_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul5_fu_1062_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln100_2_fu_1256_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln100_1_fu_1250_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul369_fu_608_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul360_fu_604_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul344_fu_596_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul353_fu_600_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln105_1_fu_1267_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln105_2_fu_1273_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln105_fu_1287_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln9_fu_1226_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln1_fu_1238_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln100_fu_1246_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln113_12_fu_1309_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln113_11_fu_1303_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal lshr_ln_fu_1320_p4 : STD_LOGIC_VECTOR (37 downto 0);
    signal zext_ln113_2_fu_1330_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln113_fu_1344_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln2_fu_1334_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln114_3_fu_1374_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln94_1_fu_1212_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln113_3_fu_1393_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln113_1_fu_1396_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln113_2_fu_1401_p4 : STD_LOGIC_VECTOR (37 downto 0);
    signal zext_ln113_4_fu_1411_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln113_2_fu_1429_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln113_3_fu_1434_p4 : STD_LOGIC_VECTOR (38 downto 0);
    signal zext_ln113_5_fu_1444_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln113_3_fu_1458_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln113_4_fu_1463_p4 : STD_LOGIC_VECTOR (37 downto 0);
    signal zext_ln113_6_fu_1473_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln113_4_fu_1491_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln113_5_fu_1496_p4 : STD_LOGIC_VECTOR (38 downto 0);
    signal zext_ln113_7_fu_1506_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln113_5_fu_1524_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln113_6_fu_1529_p4 : STD_LOGIC_VECTOR (37 downto 0);
    signal zext_ln113_8_fu_1539_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln113_6_fu_1557_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln115_3_fu_1586_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln89_1_fu_1385_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln113_3_fu_1419_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln113_13_fu_1415_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln113_4_fu_1448_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln117_1_fu_1602_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln106_1_fu_1389_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln113_5_fu_1481_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln113_14_fu_1477_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln113_6_fu_1514_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln113_15_fu_1510_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln113_7_fu_1547_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln113_16_fu_1543_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln113_8_fu_1576_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln113_17_fu_1572_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal zext_ln113_9_fu_1637_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln113_7_fu_1640_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln113_8_fu_1645_p4 : STD_LOGIC_VECTOR (37 downto 0);
    signal zext_ln113_10_fu_1655_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln113_8_fu_1669_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln113_1_fu_1674_p4 : STD_LOGIC_VECTOR (38 downto 0);
    signal mul_ln113_fu_625_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal trunc_ln113_9_fu_1689_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln113_9_fu_1693_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal zext_ln114_fu_1703_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal add_ln114_fu_1706_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal trunc_ln113_s_fu_1659_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln114_3_fu_1730_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln114_1_fu_1733_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln114_2_fu_1727_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal zext_ln115_fu_1743_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln115_fu_1746_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_fu_1752_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln115_2_fu_1764_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln115_1_fu_1760_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (40 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_block_state11_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal mul211_fu_560_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul211_fu_560_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul246_fu_576_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul309511_fu_488_p10 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul33549_fu_492_p10 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul353_fu_600_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul369_fu_608_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln113_fu_625_p00 : STD_LOGIC_VECTOR (43 downto 0);
    signal mul_ln60_1_fu_516_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln60_3_fu_544_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln61_fu_504_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln62_1_fu_476_p00 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln62_1_fu_476_p10 : STD_LOGIC_VECTOR (62 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        arr_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        arr_ce0 : OUT STD_LOGIC;
        arr_we0 : OUT STD_LOGIC;
        arr_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_1_READ IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_mem_AWVALID : OUT STD_LOGIC;
        m_axi_mem_AWREADY : IN STD_LOGIC;
        m_axi_mem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WVALID : OUT STD_LOGIC;
        m_axi_mem_WREADY : IN STD_LOGIC;
        m_axi_mem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_WLAST : OUT STD_LOGIC;
        m_axi_mem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARVALID : OUT STD_LOGIC;
        m_axi_mem_ARREADY : IN STD_LOGIC;
        m_axi_mem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RVALID : IN STD_LOGIC;
        m_axi_mem_RREADY : OUT STD_LOGIC;
        m_axi_mem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_RLAST : IN STD_LOGIC;
        m_axi_mem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_mem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BVALID : IN STD_LOGIC;
        m_axi_mem_BREADY : OUT STD_LOGIC;
        m_axi_mem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln17 : IN STD_LOGIC_VECTOR (61 downto 0);
        arg1_r_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        arg1_r_ce0 : OUT STD_LOGIC;
        arg1_r_we0 : OUT STD_LOGIC;
        arg1_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        arg1_r_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        arg1_r_ce0 : OUT STD_LOGIC;
        arg1_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        arr_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        arr_ce0 : OUT STD_LOGIC;
        arr_we0 : OUT STD_LOGIC;
        arr_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        arr_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        arr_ce1 : OUT STD_LOGIC;
        arr_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        mul16 : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln23 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        arg1_r_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        arg1_r_ce0 : OUT STD_LOGIC;
        arg1_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln40 : IN STD_LOGIC_VECTOR (31 downto 0);
        arr_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        arr_ce0 : OUT STD_LOGIC;
        arr_we0 : OUT STD_LOGIC;
        arr_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        arr_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        arr_ce1 : OUT STD_LOGIC;
        arr_q1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        arr_load_1 : IN STD_LOGIC_VECTOR (63 downto 0);
        arg1_r_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        arg1_r_ce0 : OUT STD_LOGIC;
        arg1_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        arg1_r_ce1 : OUT STD_LOGIC;
        arg1_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        add8118_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        add8118_out_ap_vld : OUT STD_LOGIC );
    end component;


    component fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_WRITE IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_mem_AWVALID : OUT STD_LOGIC;
        m_axi_mem_AWREADY : IN STD_LOGIC;
        m_axi_mem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WVALID : OUT STD_LOGIC;
        m_axi_mem_WREADY : IN STD_LOGIC;
        m_axi_mem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_WLAST : OUT STD_LOGIC;
        m_axi_mem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARVALID : OUT STD_LOGIC;
        m_axi_mem_ARREADY : IN STD_LOGIC;
        m_axi_mem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RVALID : IN STD_LOGIC;
        m_axi_mem_RREADY : OUT STD_LOGIC;
        m_axi_mem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_RLAST : IN STD_LOGIC;
        m_axi_mem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_mem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BVALID : IN STD_LOGIC;
        m_axi_mem_BREADY : OUT STD_LOGIC;
        m_axi_mem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln126 : IN STD_LOGIC_VECTOR (61 downto 0);
        out1_w_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out1_w_ce0 : OUT STD_LOGIC;
        out1_w_q0 : IN STD_LOGIC_VECTOR (26 downto 0) );
    end component;


    component fiat_25519_carry_square_mul_32ns_32ns_63_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (62 downto 0) );
    end component;


    component fiat_25519_carry_square_mul_32ns_32ns_64_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component fiat_25519_carry_square_mul_32s_7ns_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_square_mul_32s_6ns_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_square_mul_39ns_6ns_44_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (38 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (43 downto 0) );
    end component;


    component fiat_25519_carry_square_arg1_r_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_square_out1_w_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (26 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (26 downto 0) );
    end component;


    component fiat_25519_carry_square_arr_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (63 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component fiat_25519_carry_square_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        out1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        arg1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component fiat_25519_carry_square_mem_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;



begin
    arg1_r_U : component fiat_25519_carry_square_arg1_r_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => arg1_r_address0,
        ce0 => arg1_r_ce0,
        we0 => arg1_r_we0,
        d0 => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_arg1_r_d0,
        q0 => arg1_r_q0,
        address1 => arg1_r_address1,
        ce1 => arg1_r_ce1,
        q1 => arg1_r_q1);

    out1_w_U : component fiat_25519_carry_square_out1_w_RAM_AUTO_1R1W
    generic map (
        DataWidth => 27,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out1_w_address0,
        ce0 => out1_w_ce0,
        we0 => out1_w_we0,
        d0 => out1_w_d0,
        q0 => out1_w_q0,
        address1 => out1_w_address1,
        ce1 => out1_w_ce1,
        we1 => out1_w_we1,
        d1 => out1_w_d1);

    arr_U : component fiat_25519_carry_square_arr_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => arr_address0,
        ce0 => arr_ce0,
        we0 => arr_we0,
        d0 => arr_d0,
        q0 => arr_q0,
        address1 => arr_address1,
        ce1 => arr_ce1,
        we1 => arr_we1,
        d1 => arr_d1,
        q1 => arr_q1);

    grp_fiat_25519_carry_square_Pipeline_1_fu_432 : component fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_fiat_25519_carry_square_Pipeline_1_fu_432_ap_start,
        ap_done => grp_fiat_25519_carry_square_Pipeline_1_fu_432_ap_done,
        ap_idle => grp_fiat_25519_carry_square_Pipeline_1_fu_432_ap_idle,
        ap_ready => grp_fiat_25519_carry_square_Pipeline_1_fu_432_ap_ready,
        arr_address0 => grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_address0,
        arr_ce0 => grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_ce0,
        arr_we0 => grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_we0,
        arr_d0 => grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_d0);

    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437 : component fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_1_READ
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_ap_start,
        ap_done => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_ap_done,
        ap_idle => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_ap_idle,
        ap_ready => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_ap_ready,
        m_axi_mem_AWVALID => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_AWVALID,
        m_axi_mem_AWREADY => ap_const_logic_0,
        m_axi_mem_AWADDR => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_AWADDR,
        m_axi_mem_AWID => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_AWID,
        m_axi_mem_AWLEN => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_AWPROT,
        m_axi_mem_AWQOS => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_AWQOS,
        m_axi_mem_AWREGION => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_AWREGION,
        m_axi_mem_AWUSER => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_AWUSER,
        m_axi_mem_WVALID => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_WVALID,
        m_axi_mem_WREADY => ap_const_logic_0,
        m_axi_mem_WDATA => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_WDATA,
        m_axi_mem_WSTRB => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_WSTRB,
        m_axi_mem_WLAST => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_WLAST,
        m_axi_mem_WID => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_WID,
        m_axi_mem_WUSER => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_WUSER,
        m_axi_mem_ARVALID => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_ARVALID,
        m_axi_mem_ARREADY => mem_ARREADY,
        m_axi_mem_ARADDR => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_ARADDR,
        m_axi_mem_ARID => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_ARID,
        m_axi_mem_ARLEN => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_ARPROT,
        m_axi_mem_ARQOS => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_ARQOS,
        m_axi_mem_ARREGION => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_ARREGION,
        m_axi_mem_ARUSER => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_ARUSER,
        m_axi_mem_RVALID => mem_RVALID,
        m_axi_mem_RREADY => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_RREADY,
        m_axi_mem_RDATA => mem_RDATA,
        m_axi_mem_RLAST => ap_const_logic_0,
        m_axi_mem_RID => ap_const_lv1_0,
        m_axi_mem_RFIFONUM => mem_RFIFONUM,
        m_axi_mem_RUSER => ap_const_lv1_0,
        m_axi_mem_RRESP => ap_const_lv2_0,
        m_axi_mem_BVALID => ap_const_logic_0,
        m_axi_mem_BREADY => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_BREADY,
        m_axi_mem_BRESP => ap_const_lv2_0,
        m_axi_mem_BID => ap_const_lv1_0,
        m_axi_mem_BUSER => ap_const_lv1_0,
        sext_ln17 => trunc_ln_reg_1818,
        arg1_r_address0 => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_arg1_r_address0,
        arg1_r_ce0 => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_arg1_r_ce0,
        arg1_r_we0 => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_arg1_r_we0,
        arg1_r_d0 => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_arg1_r_d0);

    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445 : component fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_ap_start,
        ap_done => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_ap_done,
        ap_idle => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_ap_idle,
        ap_ready => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_ap_ready,
        arg1_r_address0 => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_arg1_r_address0,
        arg1_r_ce0 => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_arg1_r_ce0,
        arg1_r_q0 => arg1_r_q0,
        arr_address0 => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_arr_address0,
        arr_ce0 => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_arr_ce0,
        arr_we0 => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_arr_we0,
        arr_d0 => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_arr_d0,
        arr_address1 => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_arr_address1,
        arr_ce1 => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_arr_ce1,
        arr_q1 => arr_q1,
        mul16 => mul16_reg_1845,
        zext_ln23 => mul16_reg_1845);

    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453 : component fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_ap_start,
        ap_done => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_ap_done,
        ap_idle => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_ap_idle,
        ap_ready => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_ap_ready,
        arg1_r_address0 => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_arg1_r_address0,
        arg1_r_ce0 => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_arg1_r_ce0,
        arg1_r_q0 => arg1_r_q0,
        zext_ln40 => mul45_reg_1863,
        arr_address0 => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_arr_address0,
        arr_ce0 => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_arr_ce0,
        arr_we0 => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_arr_we0,
        arr_d0 => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_arr_d0,
        arr_address1 => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_arr_address1,
        arr_ce1 => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_arr_ce1,
        arr_q1 => arr_q1);

    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_460 : component fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_460_ap_start,
        ap_done => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_460_ap_done,
        ap_idle => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_460_ap_idle,
        ap_ready => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_460_ap_ready,
        arr_load_1 => reg_630,
        arg1_r_address0 => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_460_arg1_r_address0,
        arg1_r_ce0 => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_460_arg1_r_ce0,
        arg1_r_q0 => arg1_r_q0,
        arg1_r_address1 => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_460_arg1_r_address1,
        arg1_r_ce1 => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_460_arg1_r_ce1,
        arg1_r_q1 => arg1_r_q1,
        add8118_out => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_460_add8118_out,
        add8118_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_460_add8118_out_ap_vld);

    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468 : component fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_WRITE
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_ap_start,
        ap_done => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_ap_done,
        ap_idle => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_ap_idle,
        ap_ready => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_ap_ready,
        m_axi_mem_AWVALID => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_AWVALID,
        m_axi_mem_AWREADY => mem_AWREADY,
        m_axi_mem_AWADDR => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_AWADDR,
        m_axi_mem_AWID => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_AWID,
        m_axi_mem_AWLEN => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_AWPROT,
        m_axi_mem_AWQOS => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_AWQOS,
        m_axi_mem_AWREGION => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_AWREGION,
        m_axi_mem_AWUSER => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_AWUSER,
        m_axi_mem_WVALID => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_WVALID,
        m_axi_mem_WREADY => mem_WREADY,
        m_axi_mem_WDATA => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_WDATA,
        m_axi_mem_WSTRB => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_WSTRB,
        m_axi_mem_WLAST => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_WLAST,
        m_axi_mem_WID => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_WID,
        m_axi_mem_WUSER => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_WUSER,
        m_axi_mem_ARVALID => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_ARVALID,
        m_axi_mem_ARREADY => ap_const_logic_0,
        m_axi_mem_ARADDR => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_ARADDR,
        m_axi_mem_ARID => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_ARID,
        m_axi_mem_ARLEN => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_ARPROT,
        m_axi_mem_ARQOS => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_ARQOS,
        m_axi_mem_ARREGION => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_ARREGION,
        m_axi_mem_ARUSER => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_ARUSER,
        m_axi_mem_RVALID => ap_const_logic_0,
        m_axi_mem_RREADY => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_RREADY,
        m_axi_mem_RDATA => ap_const_lv32_0,
        m_axi_mem_RLAST => ap_const_logic_0,
        m_axi_mem_RID => ap_const_lv1_0,
        m_axi_mem_RFIFONUM => ap_const_lv9_0,
        m_axi_mem_RUSER => ap_const_lv1_0,
        m_axi_mem_RRESP => ap_const_lv2_0,
        m_axi_mem_BVALID => mem_BVALID,
        m_axi_mem_BREADY => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_BREADY,
        m_axi_mem_BRESP => ap_const_lv2_0,
        m_axi_mem_BID => ap_const_lv1_0,
        m_axi_mem_BUSER => ap_const_lv1_0,
        sext_ln126 => trunc_ln3_reg_1824,
        out1_w_address0 => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_out1_w_address0,
        out1_w_ce0 => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_out1_w_ce0,
        out1_w_q0 => out1_w_q0);

    control_s_axi_U : component fiat_25519_carry_square_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        out1 => out1,
        arg1 => arg1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    mem_m_axi_U : component fiat_25519_carry_square_mem_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_MEM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_MEM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_MEM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_MEM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_MEM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_MEM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_MEM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_MEM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_MEM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_MEM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_MEM_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 9,
        USER_DW => 32,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_mem_AWVALID,
        AWREADY => m_axi_mem_AWREADY,
        AWADDR => m_axi_mem_AWADDR,
        AWID => m_axi_mem_AWID,
        AWLEN => m_axi_mem_AWLEN,
        AWSIZE => m_axi_mem_AWSIZE,
        AWBURST => m_axi_mem_AWBURST,
        AWLOCK => m_axi_mem_AWLOCK,
        AWCACHE => m_axi_mem_AWCACHE,
        AWPROT => m_axi_mem_AWPROT,
        AWQOS => m_axi_mem_AWQOS,
        AWREGION => m_axi_mem_AWREGION,
        AWUSER => m_axi_mem_AWUSER,
        WVALID => m_axi_mem_WVALID,
        WREADY => m_axi_mem_WREADY,
        WDATA => m_axi_mem_WDATA,
        WSTRB => m_axi_mem_WSTRB,
        WLAST => m_axi_mem_WLAST,
        WID => m_axi_mem_WID,
        WUSER => m_axi_mem_WUSER,
        ARVALID => m_axi_mem_ARVALID,
        ARREADY => m_axi_mem_ARREADY,
        ARADDR => m_axi_mem_ARADDR,
        ARID => m_axi_mem_ARID,
        ARLEN => m_axi_mem_ARLEN,
        ARSIZE => m_axi_mem_ARSIZE,
        ARBURST => m_axi_mem_ARBURST,
        ARLOCK => m_axi_mem_ARLOCK,
        ARCACHE => m_axi_mem_ARCACHE,
        ARPROT => m_axi_mem_ARPROT,
        ARQOS => m_axi_mem_ARQOS,
        ARREGION => m_axi_mem_ARREGION,
        ARUSER => m_axi_mem_ARUSER,
        RVALID => m_axi_mem_RVALID,
        RREADY => m_axi_mem_RREADY,
        RDATA => m_axi_mem_RDATA,
        RLAST => m_axi_mem_RLAST,
        RID => m_axi_mem_RID,
        RUSER => m_axi_mem_RUSER,
        RRESP => m_axi_mem_RRESP,
        BVALID => m_axi_mem_BVALID,
        BREADY => m_axi_mem_BREADY,
        BRESP => m_axi_mem_BRESP,
        BID => m_axi_mem_BID,
        BUSER => m_axi_mem_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => mem_ARVALID,
        I_ARREADY => mem_ARREADY,
        I_ARADDR => mem_ARADDR,
        I_ARLEN => mem_ARLEN,
        I_RVALID => mem_RVALID,
        I_RREADY => mem_RREADY,
        I_RDATA => mem_RDATA,
        I_RFIFONUM => mem_RFIFONUM,
        I_AWVALID => mem_AWVALID,
        I_AWREADY => mem_AWREADY,
        I_AWADDR => mem_AWADDR,
        I_AWLEN => mem_AWLEN,
        I_WVALID => mem_WVALID,
        I_WREADY => mem_WREADY,
        I_WDATA => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_WDATA,
        I_WSTRB => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_WSTRB,
        I_BVALID => mem_BVALID,
        I_BREADY => mem_BREADY);

    mul_32ns_32ns_63_1_1_U24 : component fiat_25519_carry_square_mul_32ns_32ns_63_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 63)
    port map (
        din0 => mul_ln62_1_fu_476_p0,
        din1 => mul_ln62_1_fu_476_p1,
        dout => mul_ln62_1_fu_476_p2);

    mul_32ns_32ns_63_1_1_U25 : component fiat_25519_carry_square_mul_32ns_32ns_63_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 63)
    port map (
        din0 => mul272715_fu_480_p0,
        din1 => mul272715_fu_480_p1,
        dout => mul272715_fu_480_p2);

    mul_32ns_32ns_63_1_1_U26 : component fiat_25519_carry_square_mul_32ns_32ns_63_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 63)
    port map (
        din0 => mul282613_fu_484_p0,
        din1 => mul282613_fu_484_p1,
        dout => mul282613_fu_484_p2);

    mul_32ns_32ns_63_1_1_U27 : component fiat_25519_carry_square_mul_32ns_32ns_63_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 63)
    port map (
        din0 => mul309511_fu_488_p0,
        din1 => mul309511_fu_488_p1,
        dout => mul309511_fu_488_p2);

    mul_32ns_32ns_63_1_1_U28 : component fiat_25519_carry_square_mul_32ns_32ns_63_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 63)
    port map (
        din0 => mul33549_fu_492_p0,
        din1 => mul33549_fu_492_p1,
        dout => mul33549_fu_492_p2);

    mul_32ns_32ns_64_1_1_U29 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => grp_fu_496_p0,
        din1 => grp_fu_496_p1,
        dout => grp_fu_496_p2);

    mul_32ns_32ns_64_1_1_U30 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => grp_fu_500_p0,
        din1 => grp_fu_500_p1,
        dout => grp_fu_500_p2);

    mul_32ns_32ns_64_1_1_U31 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln61_fu_504_p0,
        din1 => mul_ln61_fu_504_p1,
        dout => mul_ln61_fu_504_p2);

    mul_32ns_32ns_64_1_1_U32 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln62_fu_508_p0,
        din1 => mul_ln62_fu_508_p1,
        dout => mul_ln62_fu_508_p2);

    mul_32ns_32ns_64_1_1_U33 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln64_fu_512_p0,
        din1 => mul_ln64_fu_512_p1,
        dout => mul_ln64_fu_512_p2);

    mul_32ns_32ns_64_1_1_U34 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln60_1_fu_516_p0,
        din1 => mul_ln60_1_fu_516_p1,
        dout => mul_ln60_1_fu_516_p2);

    mul_32ns_32ns_64_1_1_U35 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln61_1_fu_520_p0,
        din1 => mul_ln61_1_fu_520_p1,
        dout => mul_ln61_1_fu_520_p2);

    mul_32ns_32ns_64_1_1_U36 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln64_1_fu_524_p0,
        din1 => mul_ln64_1_fu_524_p1,
        dout => mul_ln64_1_fu_524_p2);

    mul_32ns_32ns_64_1_1_U37 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln60_2_fu_528_p0,
        din1 => mul_ln60_2_fu_528_p1,
        dout => mul_ln60_2_fu_528_p2);

    mul_32ns_32ns_64_1_1_U38 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln61_2_fu_532_p0,
        din1 => mul_ln61_2_fu_532_p1,
        dout => mul_ln61_2_fu_532_p2);

    mul_32ns_32ns_64_1_1_U39 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln62_2_fu_536_p0,
        din1 => mul_ln62_2_fu_536_p1,
        dout => mul_ln62_2_fu_536_p2);

    mul_32ns_32ns_64_1_1_U40 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln64_2_fu_540_p0,
        din1 => mul_ln64_2_fu_540_p1,
        dout => mul_ln64_2_fu_540_p2);

    mul_32ns_32ns_64_1_1_U41 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln60_3_fu_544_p0,
        din1 => mul_ln60_3_fu_544_p1,
        dout => mul_ln60_3_fu_544_p2);

    mul_32ns_32ns_64_1_1_U42 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln61_3_fu_548_p0,
        din1 => mul_ln61_3_fu_548_p1,
        dout => mul_ln61_3_fu_548_p2);

    mul_32ns_32ns_64_1_1_U43 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln62_3_fu_552_p0,
        din1 => mul_ln62_3_fu_552_p1,
        dout => mul_ln62_3_fu_552_p2);

    mul_32ns_32ns_64_1_1_U44 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul202_fu_556_p0,
        din1 => mul202_fu_556_p1,
        dout => mul202_fu_556_p2);

    mul_32ns_32ns_64_1_1_U45 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul211_fu_560_p0,
        din1 => mul211_fu_560_p1,
        dout => mul211_fu_560_p2);

    mul_32ns_32ns_64_1_1_U46 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul221_fu_564_p0,
        din1 => mul221_fu_564_p1,
        dout => mul221_fu_564_p2);

    mul_32ns_32ns_64_1_1_U47 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul229_fu_568_p0,
        din1 => mul229_fu_568_p1,
        dout => mul229_fu_568_p2);

    mul_32ns_32ns_64_1_1_U48 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul237_fu_572_p0,
        din1 => mul237_fu_572_p1,
        dout => mul237_fu_572_p2);

    mul_32ns_32ns_64_1_1_U49 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul246_fu_576_p0,
        din1 => mul246_fu_576_p1,
        dout => mul246_fu_576_p2);

    mul_32ns_32ns_64_1_1_U50 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul254_fu_580_p0,
        din1 => mul254_fu_580_p1,
        dout => mul254_fu_580_p2);

    mul_32ns_32ns_64_1_1_U51 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul262_fu_584_p0,
        din1 => mul262_fu_584_p1,
        dout => mul262_fu_584_p2);

    mul_32ns_32ns_64_1_1_U52 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul290_fu_588_p0,
        din1 => mul290_fu_588_p1,
        dout => mul290_fu_588_p2);

    mul_32ns_32ns_64_1_1_U53 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul299_fu_592_p0,
        din1 => mul299_fu_592_p1,
        dout => mul299_fu_592_p2);

    mul_32ns_32ns_64_1_1_U54 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul344_fu_596_p0,
        din1 => mul344_fu_596_p1,
        dout => mul344_fu_596_p2);

    mul_32ns_32ns_64_1_1_U55 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul353_fu_600_p0,
        din1 => mul353_fu_600_p1,
        dout => mul353_fu_600_p2);

    mul_32ns_32ns_64_1_1_U56 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul360_fu_604_p0,
        din1 => mul360_fu_604_p1,
        dout => mul360_fu_604_p2);

    mul_32ns_32ns_64_1_1_U57 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul369_fu_608_p0,
        din1 => mul369_fu_608_p1,
        dout => mul369_fu_608_p2);

    mul_32s_7ns_32_1_1_U58 : component fiat_25519_carry_square_mul_32s_7ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 7,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fu_612_p0,
        din1 => grp_fu_612_p1,
        dout => grp_fu_612_p2);

    mul_32s_6ns_32_1_1_U59 : component fiat_25519_carry_square_mul_32s_6ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => arg1_r_load_4_reg_1949,
        din1 => mul244_fu_620_p1,
        dout => mul244_fu_620_p2);

    mul_39ns_6ns_44_1_1_U60 : component fiat_25519_carry_square_mul_39ns_6ns_44_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 39,
        din1_WIDTH => 6,
        dout_WIDTH => 44)
    port map (
        din0 => mul_ln113_fu_625_p0,
        din1 => mul_ln113_fu_625_p1,
        dout => mul_ln113_fu_625_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_fiat_25519_carry_square_Pipeline_1_fu_432_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_fiat_25519_carry_square_Pipeline_1_fu_432_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_fiat_25519_carry_square_Pipeline_1_fu_432_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fiat_25519_carry_square_Pipeline_1_fu_432_ap_ready = ap_const_logic_1)) then 
                    grp_fiat_25519_carry_square_Pipeline_1_fu_432_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_ap_ready = ap_const_logic_1)) then 
                    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
                    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_ap_ready = ap_const_logic_1)) then 
                    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_ap_ready = ap_const_logic_1)) then 
                    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_ap_ready = ap_const_logic_1)) then 
                    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_460_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_460_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_460_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_460_ap_ready = ap_const_logic_1)) then 
                    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_460_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    reg_635_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
                reg_635 <= arg1_r_q0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
                reg_635 <= arg1_r_q1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state27)) then
                add_ln100_reg_2169 <= add_ln100_fu_1261_p2;
                add_ln106_reg_2189 <= add_ln106_fu_1297_p2;
                add_ln113_10_reg_2195 <= add_ln113_10_fu_1314_p2;
                add_ln114_2_reg_2216 <= add_ln114_2_fu_1379_p2;
                add_ln61_3_reg_2099 <= add_ln61_3_fu_915_p2;
                add_ln62_3_reg_2115 <= add_ln62_3_fu_957_p2;
                add_ln62_5_reg_2105 <= add_ln62_5_fu_948_p2;
                add_ln64_2_reg_2083 <= add_ln64_2_fu_867_p2;
                add_ln78_6_reg_2121 <= add_ln78_6_fu_1127_p2;
                add_ln78_7_reg_2126 <= add_ln78_7_fu_1132_p2;
                add_ln78_reg_2131 <= add_ln78_fu_1138_p2;
                add_ln83_reg_2147 <= add_ln83_fu_1163_p2;
                add_ln89_reg_2163 <= add_ln89_fu_1195_p2;
                lshr_ln113_1_reg_2201 <= add_ln113_fu_1344_p2(63 downto 25);
                trunc_ln105_1_reg_2179 <= trunc_ln105_1_fu_1283_p1;
                trunc_ln105_reg_2174 <= trunc_ln105_fu_1279_p1;
                trunc_ln106_reg_2184 <= trunc_ln106_fu_1293_p1;
                trunc_ln113_2_reg_2206 <= add_ln113_fu_1344_p2(50 downto 25);
                trunc_ln113_reg_2211 <= trunc_ln113_fu_1370_p1;
                trunc_ln61_1_reg_2094 <= trunc_ln61_1_fu_911_p1;
                trunc_ln61_reg_2089 <= trunc_ln61_fu_907_p1;
                trunc_ln62_2_reg_2110 <= trunc_ln62_2_fu_953_p1;
                trunc_ln64_1_reg_2078 <= trunc_ln64_1_fu_863_p1;
                trunc_ln64_reg_2073 <= trunc_ln64_fu_859_p1;
                trunc_ln83_1_reg_2142 <= trunc_ln83_1_fu_1159_p1;
                trunc_ln83_reg_2137 <= trunc_ln83_fu_1155_p1;
                trunc_ln88_1_reg_2158 <= trunc_ln88_1_fu_1185_p1;
                trunc_ln88_reg_2153 <= trunc_ln88_fu_1181_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state28)) then
                add_ln115_2_reg_2227 <= add_ln115_2_fu_1590_p2;
                add_ln116_reg_2232 <= add_ln116_fu_1596_p2;
                add_ln117_reg_2237 <= add_ln117_fu_1607_p2;
                add_ln118_reg_2242 <= add_ln118_fu_1613_p2;
                add_ln119_reg_2247 <= add_ln119_fu_1619_p2;
                add_ln120_reg_2252 <= add_ln120_fu_1625_p2;
                add_ln121_reg_2257 <= add_ln121_fu_1631_p2;
                lshr_ln113_7_reg_2222 <= add_ln113_6_fu_1557_p2(63 downto 25);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state29)) then
                add_ln122_reg_2268 <= add_ln122_fu_1722_p2;
                tmp_s_reg_2262 <= add_ln114_fu_1706_p2(43 downto 26);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then
                add_ln97_reg_2060 <= add_ln97_fu_705_p2;
                arg1_r_load_7_reg_2007 <= arg1_r_q1;
                arr_load_6_reg_2040 <= arr_q0;
                arr_load_7_reg_2050 <= arr_q1;
                mul244_reg_2024 <= mul244_fu_620_p2;
                trunc_ln89_reg_2045 <= trunc_ln89_fu_697_p1;
                trunc_ln94_reg_2055 <= trunc_ln94_fu_701_p1;
                trunc_ln98_1_reg_2065 <= trunc_ln98_1_fu_711_p1;
                    zext_ln60_reg_1995(31 downto 0) <= zext_ln60_fu_682_p1(31 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                arg1_r_load_1_reg_1857 <= arg1_r_q0;
                mul45_reg_1863 <= grp_fu_612_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state24)) then
                arg1_r_load_3_reg_1910 <= arg1_r_q0;
                arr_load_2_reg_1918 <= arr_q1;
                arr_load_3_reg_1928 <= arr_q0;
                trunc_ln62_reg_1938 <= trunc_ln62_fu_678_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state25)) then
                arg1_r_load_4_reg_1949 <= arg1_r_q0;
                arg1_r_load_5_reg_1956 <= arg1_r_q1;
                arr_load_4_reg_1964 <= arr_q0;
                arr_load_5_reg_1990 <= arr_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                arg1_r_load_reg_1840 <= arg1_r_q0;
                mul16_reg_1845 <= grp_fu_612_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state21))) then
                reg_630 <= arr_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state26))) then
                reg_640 <= grp_fu_612_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                trunc_ln3_reg_1824 <= out1(63 downto 2);
                trunc_ln_reg_1818 <= arg1(63 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state23)) then
                trunc_ln78_reg_1900 <= trunc_ln78_fu_674_p1;
            end if;
        end if;
    end process;
    zext_ln60_reg_1995(63 downto 32) <= "00000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state34, ap_CS_fsm_state41, ap_CS_fsm_state22, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_ap_done, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_ap_done, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_460_ap_done, grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_ap_done, mem_AWREADY, mem_ARREADY, mem_BVALID, ap_CS_fsm_state11, ap_CS_fsm_state15, ap_CS_fsm_state19, ap_CS_fsm_state36, ap_block_state11_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((mem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (ap_const_boolean_0 = ap_block_state11_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                if (((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                if (((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_460_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                if (((mem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state34))) then
                    ap_NS_fsm <= ap_ST_fsm_state35;
                else
                    ap_NS_fsm <= ap_ST_fsm_state34;
                end if;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                if (((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state36))) then
                    ap_NS_fsm <= ap_ST_fsm_state37;
                else
                    ap_NS_fsm <= ap_ST_fsm_state36;
                end if;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                if (((mem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state41))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state41;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln100_1_fu_1250_p2 <= std_logic_vector(unsigned(arr_q0) + unsigned(mul4_fu_1049_p3));
    add_ln100_2_fu_1256_p2 <= std_logic_vector(unsigned(mul5_fu_1062_p3) + unsigned(add_ln97_reg_2060));
    add_ln100_fu_1261_p2 <= std_logic_vector(unsigned(add_ln100_2_fu_1256_p2) + unsigned(add_ln100_1_fu_1250_p2));
    add_ln105_1_fu_1267_p2 <= std_logic_vector(unsigned(mul369_fu_608_p2) + unsigned(mul360_fu_604_p2));
    add_ln105_2_fu_1273_p2 <= std_logic_vector(unsigned(mul344_fu_596_p2) + unsigned(mul353_fu_600_p2));
    add_ln105_fu_1287_p2 <= std_logic_vector(unsigned(add_ln105_2_fu_1273_p2) + unsigned(add_ln105_1_fu_1267_p2));
    add_ln106_1_fu_1389_p2 <= std_logic_vector(unsigned(trunc_ln105_1_reg_2179) + unsigned(trunc_ln105_reg_2174));
    add_ln106_fu_1297_p2 <= std_logic_vector(unsigned(arr_q1) + unsigned(add_ln105_fu_1287_p2));
    add_ln113_10_fu_1314_p2 <= std_logic_vector(unsigned(add_ln113_12_fu_1309_p2) + unsigned(add_ln113_11_fu_1303_p2));
    add_ln113_11_fu_1303_p2 <= std_logic_vector(unsigned(trunc_ln9_fu_1226_p3) + unsigned(trunc_ln1_fu_1238_p3));
    add_ln113_12_fu_1309_p2 <= std_logic_vector(unsigned(trunc_ln98_1_reg_2065) + unsigned(trunc_ln100_fu_1246_p1));
    add_ln113_13_fu_1415_p2 <= std_logic_vector(unsigned(trunc_ln83_1_reg_2142) + unsigned(trunc_ln83_reg_2137));
    add_ln113_14_fu_1477_p2 <= std_logic_vector(unsigned(trunc_ln64_1_reg_2078) + unsigned(trunc_ln64_reg_2073));
    add_ln113_15_fu_1510_p2 <= std_logic_vector(unsigned(trunc_ln62_2_reg_2110) + unsigned(add_ln62_5_reg_2105));
    add_ln113_16_fu_1543_p2 <= std_logic_vector(unsigned(trunc_ln61_1_reg_2094) + unsigned(trunc_ln61_reg_2089));
    add_ln113_17_fu_1572_p2 <= std_logic_vector(unsigned(add_ln78_7_reg_2126) + unsigned(add_ln78_6_reg_2121));
    add_ln113_1_fu_1396_p2 <= std_logic_vector(unsigned(zext_ln113_3_fu_1393_p1) + unsigned(add_ln89_reg_2163));
    add_ln113_2_fu_1429_p2 <= std_logic_vector(unsigned(zext_ln113_4_fu_1411_p1) + unsigned(add_ln83_reg_2147));
    add_ln113_3_fu_1458_p2 <= std_logic_vector(unsigned(zext_ln113_5_fu_1444_p1) + unsigned(add_ln106_reg_2189));
    add_ln113_4_fu_1491_p2 <= std_logic_vector(unsigned(zext_ln113_6_fu_1473_p1) + unsigned(add_ln64_2_reg_2083));
    add_ln113_5_fu_1524_p2 <= std_logic_vector(unsigned(zext_ln113_7_fu_1506_p1) + unsigned(add_ln62_3_reg_2115));
    add_ln113_6_fu_1557_p2 <= std_logic_vector(unsigned(zext_ln113_8_fu_1539_p1) + unsigned(add_ln61_3_reg_2099));
    add_ln113_7_fu_1640_p2 <= std_logic_vector(unsigned(zext_ln113_9_fu_1637_p1) + unsigned(add_ln78_reg_2131));
    add_ln113_8_fu_1669_p2 <= std_logic_vector(unsigned(zext_ln113_10_fu_1655_p1) + unsigned(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_460_add8118_out));
    add_ln113_9_fu_1693_p2 <= std_logic_vector(unsigned(trunc_ln113_9_fu_1689_p1) + unsigned(add_ln113_10_reg_2195));
    add_ln113_fu_1344_p2 <= std_logic_vector(unsigned(zext_ln113_2_fu_1330_p1) + unsigned(add_ln94_fu_1216_p2));
    add_ln114_1_fu_1733_p2 <= std_logic_vector(unsigned(zext_ln114_3_fu_1730_p1) + unsigned(add_ln114_2_reg_2216));
    add_ln114_2_fu_1379_p2 <= std_logic_vector(unsigned(add_ln114_3_fu_1374_p2) + unsigned(trunc_ln94_1_fu_1212_p1));
    add_ln114_3_fu_1374_p2 <= std_logic_vector(unsigned(trunc_ln94_reg_2055) + unsigned(trunc_ln2_fu_1334_p4));
    add_ln114_fu_1706_p2 <= std_logic_vector(unsigned(mul_ln113_fu_625_p2) + unsigned(zext_ln114_fu_1703_p1));
    add_ln115_1_fu_1767_p2 <= std_logic_vector(unsigned(zext_ln115_2_fu_1764_p1) + unsigned(zext_ln115_1_fu_1760_p1));
    add_ln115_2_fu_1590_p2 <= std_logic_vector(unsigned(add_ln115_3_fu_1586_p2) + unsigned(add_ln89_1_fu_1385_p2));
    add_ln115_3_fu_1586_p2 <= std_logic_vector(unsigned(trunc_ln89_reg_2045) + unsigned(trunc_ln113_2_reg_2206));
    add_ln115_fu_1746_p2 <= std_logic_vector(unsigned(zext_ln114_2_fu_1727_p1) + unsigned(zext_ln115_fu_1743_p1));
    add_ln116_fu_1596_p2 <= std_logic_vector(unsigned(trunc_ln113_3_fu_1419_p4) + unsigned(add_ln113_13_fu_1415_p2));
    add_ln117_1_fu_1602_p2 <= std_logic_vector(unsigned(trunc_ln106_reg_2184) + unsigned(trunc_ln113_4_fu_1448_p4));
    add_ln117_fu_1607_p2 <= std_logic_vector(unsigned(add_ln117_1_fu_1602_p2) + unsigned(add_ln106_1_fu_1389_p2));
    add_ln118_fu_1613_p2 <= std_logic_vector(unsigned(trunc_ln113_5_fu_1481_p4) + unsigned(add_ln113_14_fu_1477_p2));
    add_ln119_fu_1619_p2 <= std_logic_vector(unsigned(trunc_ln113_6_fu_1514_p4) + unsigned(add_ln113_15_fu_1510_p2));
    add_ln120_fu_1625_p2 <= std_logic_vector(unsigned(trunc_ln113_7_fu_1547_p4) + unsigned(add_ln113_16_fu_1543_p2));
    add_ln121_fu_1631_p2 <= std_logic_vector(unsigned(trunc_ln113_8_fu_1576_p4) + unsigned(add_ln113_17_fu_1572_p2));
    add_ln122_fu_1722_p2 <= std_logic_vector(unsigned(trunc_ln113_s_fu_1659_p4) + unsigned(trunc_ln113_reg_2211));
    add_ln61_1_fu_895_p2 <= std_logic_vector(unsigned(mul_ln61_fu_504_p2) + unsigned(mul_ln61_3_fu_548_p2));
    add_ln61_2_fu_901_p2 <= std_logic_vector(unsigned(add_ln61_1_fu_895_p2) + unsigned(mul_ln61_2_fu_532_p2));
    add_ln61_3_fu_915_p2 <= std_logic_vector(unsigned(add_ln61_2_fu_901_p2) + unsigned(add_ln61_fu_890_p2));
    add_ln61_fu_890_p2 <= std_logic_vector(unsigned(arr_load_2_reg_1918) + unsigned(mul_ln61_1_fu_520_p2));
    add_ln62_1_fu_931_p2 <= std_logic_vector(unsigned(add_ln62_fu_921_p2) + unsigned(arr_load_3_reg_1928));
    add_ln62_2_fu_936_p2 <= std_logic_vector(unsigned(grp_fu_496_p2) + unsigned(mul_ln62_3_fu_552_p2));
    add_ln62_3_fu_957_p2 <= std_logic_vector(unsigned(add_ln62_4_fu_942_p2) + unsigned(add_ln62_1_fu_931_p2));
    add_ln62_4_fu_942_p2 <= std_logic_vector(unsigned(add_ln62_2_fu_936_p2) + unsigned(mul_ln62_fu_508_p2));
    add_ln62_5_fu_948_p2 <= std_logic_vector(unsigned(trunc_ln62_1_fu_927_p1) + unsigned(trunc_ln62_reg_1938));
    add_ln62_fu_921_p2 <= std_logic_vector(unsigned(shl_ln62_1_fu_804_p3) + unsigned(mul_ln62_2_fu_536_p2));
    add_ln64_1_fu_853_p2 <= std_logic_vector(unsigned(mul_ln64_1_fu_524_p2) + unsigned(mul_ln64_2_fu_540_p2));
    add_ln64_2_fu_867_p2 <= std_logic_vector(unsigned(add_ln64_1_fu_853_p2) + unsigned(add_ln64_fu_848_p2));
    add_ln64_fu_848_p2 <= std_logic_vector(unsigned(arr_load_4_reg_1964) + unsigned(mul_ln64_fu_512_p2));
    add_ln78_1_fu_1085_p2 <= std_logic_vector(unsigned(mul202_fu_556_p2) + unsigned(mul_ln60_2_fu_528_p2));
    add_ln78_2_fu_1095_p2 <= std_logic_vector(unsigned(add_ln78_1_fu_1085_p2) + unsigned(reg_630));
    add_ln78_3_fu_1101_p2 <= std_logic_vector(unsigned(mul_ln60_1_fu_516_p2) + unsigned(mul211_fu_560_p2));
    add_ln78_4_fu_1107_p2 <= std_logic_vector(unsigned(grp_fu_500_p2) + unsigned(mul_ln60_3_fu_544_p2));
    add_ln78_5_fu_1121_p2 <= std_logic_vector(unsigned(add_ln78_4_fu_1107_p2) + unsigned(add_ln78_3_fu_1101_p2));
    add_ln78_6_fu_1127_p2 <= std_logic_vector(unsigned(trunc_ln78_1_fu_1091_p1) + unsigned(trunc_ln78_reg_1900));
    add_ln78_7_fu_1132_p2 <= std_logic_vector(unsigned(trunc_ln78_3_fu_1117_p1) + unsigned(trunc_ln78_2_fu_1113_p1));
    add_ln78_fu_1138_p2 <= std_logic_vector(unsigned(add_ln78_5_fu_1121_p2) + unsigned(add_ln78_2_fu_1095_p2));
    add_ln83_1_fu_1144_p2 <= std_logic_vector(unsigned(arr_load_5_reg_1990) + unsigned(mul237_fu_572_p2));
    add_ln83_2_fu_1149_p2 <= std_logic_vector(unsigned(mul221_fu_564_p2) + unsigned(mul229_fu_568_p2));
    add_ln83_fu_1163_p2 <= std_logic_vector(unsigned(add_ln83_2_fu_1149_p2) + unsigned(add_ln83_1_fu_1144_p2));
    add_ln88_1_fu_1169_p2 <= std_logic_vector(unsigned(mul246_fu_576_p2) + unsigned(mul262_fu_584_p2));
    add_ln88_2_fu_1175_p2 <= std_logic_vector(unsigned(mul2_fu_1024_p3) + unsigned(mul254_fu_580_p2));
    add_ln88_fu_1189_p2 <= std_logic_vector(unsigned(add_ln88_2_fu_1175_p2) + unsigned(add_ln88_1_fu_1169_p2));
    add_ln89_1_fu_1385_p2 <= std_logic_vector(unsigned(trunc_ln88_1_reg_2158) + unsigned(trunc_ln88_reg_2153));
    add_ln89_fu_1195_p2 <= std_logic_vector(unsigned(arr_load_6_reg_2040) + unsigned(add_ln88_fu_1189_p2));
    add_ln93_1_fu_1200_p2 <= std_logic_vector(unsigned(mul3_fu_1037_p3) + unsigned(mul299_fu_592_p2));
    add_ln93_fu_1206_p2 <= std_logic_vector(unsigned(add_ln93_1_fu_1200_p2) + unsigned(mul290_fu_588_p2));
    add_ln94_fu_1216_p2 <= std_logic_vector(unsigned(arr_load_7_reg_2050) + unsigned(add_ln93_fu_1206_p2));
    add_ln97_fu_705_p2 <= std_logic_vector(unsigned(grp_fu_496_p2) + unsigned(grp_fu_500_p2));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(ap_block_state11_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state11_on_subcall_done)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state15_blk_assign_proc : process(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_ap_done)
    begin
        if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;

    ap_ST_fsm_state19_blk_assign_proc : process(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_ap_done)
    begin
        if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state19_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state19_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;

    ap_ST_fsm_state22_blk_assign_proc : process(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_460_ap_done)
    begin
        if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_460_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state22_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state22_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(mem_ARREADY)
    begin
        if ((mem_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;

    ap_ST_fsm_state34_blk_assign_proc : process(mem_AWREADY)
    begin
        if ((mem_AWREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state34_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state34_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state35_blk <= ap_const_logic_0;

    ap_ST_fsm_state36_blk_assign_proc : process(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_ap_done)
    begin
        if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state36_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state36_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state40_blk <= ap_const_logic_0;

    ap_ST_fsm_state41_blk_assign_proc : process(mem_BVALID)
    begin
        if ((mem_BVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state41_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state41_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state11_on_subcall_done_assign_proc : process(grp_fiat_25519_carry_square_Pipeline_1_fu_432_ap_done, grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_ap_done)
    begin
                ap_block_state11_on_subcall_done <= ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_ap_done = ap_const_logic_0) or (grp_fiat_25519_carry_square_Pipeline_1_fu_432_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state41, mem_BVALID)
    begin
        if (((mem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state41, mem_BVALID)
    begin
        if (((mem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    arg1_r_address0_assign_proc : process(ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state25, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state22, grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_arg1_r_address0, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_arg1_r_address0, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_arg1_r_address0, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_460_arg1_r_address0, ap_CS_fsm_state11, ap_CS_fsm_state15, ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            arg1_r_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            arg1_r_address0 <= ap_const_lv64_1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            arg1_r_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            arg1_r_address0 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            arg1_r_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            arg1_r_address0 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            arg1_r_address0 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_460_arg1_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            arg1_r_address0 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_arg1_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            arg1_r_address0 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_arg1_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            arg1_r_address0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_arg1_r_address0;
        else 
            arg1_r_address0 <= "XXXX";
        end if; 
    end process;


    arg1_r_address1_assign_proc : process(ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state25, ap_CS_fsm_state22, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_460_arg1_r_address1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            arg1_r_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            arg1_r_address1 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            arg1_r_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            arg1_r_address1 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            arg1_r_address1 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_460_arg1_r_address1;
        else 
            arg1_r_address1 <= "XXXX";
        end if; 
    end process;


    arg1_r_ce0_assign_proc : process(ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state25, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state22, grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_arg1_r_ce0, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_arg1_r_ce0, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_arg1_r_ce0, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_460_arg1_r_ce0, ap_CS_fsm_state11, ap_CS_fsm_state15, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            arg1_r_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            arg1_r_ce0 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_460_arg1_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            arg1_r_ce0 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_arg1_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            arg1_r_ce0 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_arg1_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            arg1_r_ce0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_arg1_r_ce0;
        else 
            arg1_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    arg1_r_ce1_assign_proc : process(ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state25, ap_CS_fsm_state22, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_460_arg1_r_ce1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            arg1_r_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            arg1_r_ce1 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_460_arg1_r_ce1;
        else 
            arg1_r_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    arg1_r_load_7_cast_fu_1019_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(arg1_r_load_5_reg_1956),63));

    arg1_r_we0_assign_proc : process(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_arg1_r_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            arg1_r_we0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_arg1_r_we0;
        else 
            arg1_r_we0 <= ap_const_logic_0;
        end if; 
    end process;

    arr_addr_2_reg_1880 <= ap_const_lv64_1(4 - 1 downto 0);
    arr_addr_3_reg_1885 <= ap_const_lv64_2(4 - 1 downto 0);
    arr_addr_4_reg_1905 <= ap_const_lv64_3(4 - 1 downto 0);
    arr_addr_7_reg_1985 <= ap_const_lv64_7(4 - 1 downto 0);
    arr_addr_8_reg_2030 <= ap_const_lv64_8(4 - 1 downto 0);
    arr_addr_9_reg_2035 <= ap_const_lv64_4(4 - 1 downto 0);
    arr_addr_reg_1869 <= ap_const_lv64_9(4 - 1 downto 0);

    arr_address0_assign_proc : process(ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state25, arr_addr_reg_1869, ap_CS_fsm_state20, ap_CS_fsm_state22, arr_addr_3_reg_1885, arr_addr_4_reg_1905, arr_addr_8_reg_2030, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_address0, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_arr_address0, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_arr_address0, ap_CS_fsm_state11, ap_CS_fsm_state15, ap_CS_fsm_state19, ap_CS_fsm_state30, ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            arr_address0 <= arr_addr_8_reg_2030;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            arr_address0 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            arr_address0 <= arr_addr_3_reg_1885;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            arr_address0 <= arr_addr_4_reg_1905;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            arr_address0 <= arr_addr_reg_1869;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            arr_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            arr_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            arr_address0 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            arr_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            arr_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            arr_address0 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            arr_address0 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_arr_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            arr_address0 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_arr_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            arr_address0 <= grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_address0;
        else 
            arr_address0 <= "XXXX";
        end if; 
    end process;


    arr_address1_assign_proc : process(ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state25, arr_addr_2_reg_1880, arr_addr_7_reg_1985, arr_addr_9_reg_2035, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_arr_address1, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_arr_address1, ap_CS_fsm_state15, ap_CS_fsm_state19, ap_CS_fsm_state30, ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            arr_address1 <= arr_addr_9_reg_2035;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            arr_address1 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            arr_address1 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            arr_address1 <= arr_addr_2_reg_1880;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            arr_address1 <= arr_addr_7_reg_1985;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            arr_address1 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            arr_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            arr_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            arr_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            arr_address1 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_arr_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            arr_address1 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_arr_address1;
        else 
            arr_address1 <= "XXXX";
        end if; 
    end process;


    arr_ce0_assign_proc : process(ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_ce0, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_arr_ce0, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_arr_ce0, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_460_ap_done, ap_CS_fsm_state11, ap_CS_fsm_state15, ap_CS_fsm_state19, ap_CS_fsm_state30, ap_CS_fsm_state31)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_460_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state22)))) then 
            arr_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            arr_ce0 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_arr_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            arr_ce0 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_arr_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            arr_ce0 <= grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_ce0;
        else 
            arr_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    arr_ce1_assign_proc : process(ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state25, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_arr_ce1, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_arr_ce1, ap_CS_fsm_state15, ap_CS_fsm_state19, ap_CS_fsm_state30, ap_CS_fsm_state31)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            arr_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            arr_ce1 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_arr_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            arr_ce1 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_arr_ce1;
        else 
            arr_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    arr_d0_assign_proc : process(ap_CS_fsm_state27, add_ln64_2_reg_2083, add_ln62_3_reg_2115, add_ln83_reg_2147, add_ln100_reg_2169, ap_CS_fsm_state28, ap_CS_fsm_state29, grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_d0, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_arr_d0, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_arr_d0, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_460_add8118_out, ap_CS_fsm_state11, ap_CS_fsm_state15, ap_CS_fsm_state19, ap_CS_fsm_state30, ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            arr_d0 <= add_ln100_reg_2169;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            arr_d0 <= add_ln83_reg_2147;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            arr_d0 <= add_ln62_3_reg_2115;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            arr_d0 <= add_ln64_2_reg_2083;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            arr_d0 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_460_add8118_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            arr_d0 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_arr_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            arr_d0 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_arr_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            arr_d0 <= grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_d0;
        else 
            arr_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    arr_d1_assign_proc : process(ap_CS_fsm_state27, add_ln61_3_reg_2099, add_ln78_reg_2131, add_ln89_reg_2163, add_ln106_reg_2189, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, add_ln94_fu_1216_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            arr_d1 <= add_ln106_reg_2189;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            arr_d1 <= add_ln89_reg_2163;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            arr_d1 <= add_ln78_reg_2131;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            arr_d1 <= add_ln61_3_reg_2099;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            arr_d1 <= add_ln94_fu_1216_p2;
        else 
            arr_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    arr_we0_assign_proc : process(ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_we0, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_arr_we0, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_arr_we0, ap_CS_fsm_state11, ap_CS_fsm_state15, ap_CS_fsm_state19, ap_CS_fsm_state30, ap_CS_fsm_state31)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            arr_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            arr_we0 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_arr_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            arr_we0 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_arr_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            arr_we0 <= grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_we0;
        else 
            arr_we0 <= ap_const_logic_0;
        end if; 
    end process;


    arr_we1_assign_proc : process(ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            arr_we1 <= ap_const_logic_1;
        else 
            arr_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv153_fu_727_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(arg1_r_load_1_reg_1857),64));
    conv199_fu_963_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(arg1_r_load_7_reg_2007),64));
    conv216_fu_973_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(arg1_r_load_4_reg_1949),64));
    conv220_fu_978_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_640),64));
    conv236_fu_991_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_24_fu_985_p2),64));
    conv261_fu_1007_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_25_fu_1001_p2),64));
    conv266_fu_688_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(arg1_r_load_5_reg_1956),64));
    conv317_fu_692_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_640),64));
    conv46_fu_719_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul45_reg_1863),64));
    empty_24_fu_985_p2 <= std_logic_vector(shift_left(unsigned(arg1_r_q0),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    empty_25_fu_1001_p2 <= std_logic_vector(shift_left(unsigned(reg_635),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    empty_26_fu_1070_p2 <= std_logic_vector(shift_left(unsigned(arg1_r_q1),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    grp_fiat_25519_carry_square_Pipeline_1_fu_432_ap_start <= grp_fiat_25519_carry_square_Pipeline_1_fu_432_ap_start_reg;
    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_ap_start <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_ap_start_reg;
    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_ap_start <= grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_ap_start_reg;
    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_ap_start <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_445_ap_start_reg;
    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_ap_start <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_453_ap_start_reg;
    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_460_ap_start <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_460_ap_start_reg;

    grp_fu_496_p0_assign_proc : process(ap_CS_fsm_state26, ap_CS_fsm_state27, conv317_fu_692_p1, conv46_fu_719_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_fu_496_p0 <= conv46_fu_719_p1(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_fu_496_p0 <= conv317_fu_692_p1(32 - 1 downto 0);
        else 
            grp_fu_496_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_496_p1_assign_proc : process(ap_CS_fsm_state26, ap_CS_fsm_state27, conv266_fu_688_p1, conv153_fu_727_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_fu_496_p1 <= conv153_fu_727_p1(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_fu_496_p1 <= conv266_fu_688_p1(32 - 1 downto 0);
        else 
            grp_fu_496_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_500_p0_assign_proc : process(ap_CS_fsm_state26, zext_ln60_fu_682_p1, zext_ln60_reg_1995, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_fu_500_p0 <= zext_ln60_reg_1995(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_fu_500_p0 <= zext_ln60_fu_682_p1(32 - 1 downto 0);
        else 
            grp_fu_500_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_500_p1_assign_proc : process(ap_CS_fsm_state26, zext_ln60_fu_682_p1, ap_CS_fsm_state27, zext_ln60_1_fu_736_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_fu_500_p1 <= zext_ln60_1_fu_736_p1(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_fu_500_p1 <= zext_ln60_fu_682_p1(32 - 1 downto 0);
        else 
            grp_fu_500_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_612_p0_assign_proc : process(arg1_r_q1, arg1_r_q0, ap_CS_fsm_state26, ap_CS_fsm_state25, ap_CS_fsm_state13, ap_CS_fsm_state17, arg1_r_load_3_reg_1910)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_fu_612_p0 <= arg1_r_load_3_reg_1910;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fu_612_p0 <= arg1_r_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            grp_fu_612_p0 <= arg1_r_q0;
        else 
            grp_fu_612_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_612_p1_assign_proc : process(ap_CS_fsm_state26, ap_CS_fsm_state25, ap_CS_fsm_state13, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_612_p1 <= ap_const_lv32_13(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            grp_fu_612_p1 <= ap_const_lv32_26(7 - 1 downto 0);
        else 
            grp_fu_612_p1 <= "XXXXXXX";
        end if; 
    end process;

    lshr_ln113_2_fu_1401_p4 <= add_ln113_1_fu_1396_p2(63 downto 26);
    lshr_ln113_3_fu_1434_p4 <= add_ln113_2_fu_1429_p2(63 downto 25);
    lshr_ln113_4_fu_1463_p4 <= add_ln113_3_fu_1458_p2(63 downto 26);
    lshr_ln113_5_fu_1496_p4 <= add_ln113_4_fu_1491_p2(63 downto 25);
    lshr_ln113_6_fu_1529_p4 <= add_ln113_5_fu_1524_p2(63 downto 26);
    lshr_ln113_8_fu_1645_p4 <= add_ln113_7_fu_1640_p2(63 downto 26);
    lshr_ln_fu_1320_p4 <= add_ln100_fu_1261_p2(63 downto 26);

    mem_ARADDR_assign_proc : process(ap_CS_fsm_state2, grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_ARADDR, mem_ARREADY, ap_CS_fsm_state10, ap_CS_fsm_state11, sext_ln17_fu_664_p1)
    begin
        if (((mem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            mem_ARADDR <= sext_ln17_fu_664_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            mem_ARADDR <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_ARADDR;
        else 
            mem_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    mem_ARLEN_assign_proc : process(ap_CS_fsm_state2, grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_ARLEN, mem_ARREADY, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((mem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            mem_ARLEN <= ap_const_lv32_A;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            mem_ARLEN <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_ARLEN;
        else 
            mem_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    mem_ARVALID_assign_proc : process(ap_CS_fsm_state2, grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_ARVALID, mem_ARREADY, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((mem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            mem_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            mem_ARVALID <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_ARVALID;
        else 
            mem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    mem_AWADDR_assign_proc : process(ap_CS_fsm_state34, grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_AWADDR, mem_AWREADY, ap_CS_fsm_state35, ap_CS_fsm_state36, sext_ln126_fu_1802_p1)
    begin
        if (((mem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            mem_AWADDR <= sext_ln126_fu_1802_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            mem_AWADDR <= grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_AWADDR;
        else 
            mem_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    mem_AWLEN_assign_proc : process(ap_CS_fsm_state34, grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_AWLEN, mem_AWREADY, ap_CS_fsm_state35, ap_CS_fsm_state36)
    begin
        if (((mem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            mem_AWLEN <= ap_const_lv32_A;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            mem_AWLEN <= grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_AWLEN;
        else 
            mem_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    mem_AWVALID_assign_proc : process(ap_CS_fsm_state34, grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_AWVALID, mem_AWREADY, ap_CS_fsm_state35, ap_CS_fsm_state36)
    begin
        if (((mem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            mem_AWVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            mem_AWVALID <= grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_AWVALID;
        else 
            mem_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    mem_BREADY_assign_proc : process(ap_CS_fsm_state41, grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_BREADY, mem_BVALID, ap_CS_fsm_state35, ap_CS_fsm_state36)
    begin
        if (((mem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            mem_BREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            mem_BREADY <= grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_BREADY;
        else 
            mem_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    mem_RREADY_assign_proc : process(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_RREADY, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            mem_RREADY <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_437_m_axi_mem_RREADY;
        else 
            mem_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    mem_WVALID_assign_proc : process(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_WVALID, ap_CS_fsm_state35, ap_CS_fsm_state36)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            mem_WVALID <= grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_m_axi_mem_WVALID;
        else 
            mem_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    mem_blk_n_AR_assign_proc : process(m_axi_mem_ARREADY, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            mem_blk_n_AR <= m_axi_mem_ARREADY;
        else 
            mem_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    mem_blk_n_AW_assign_proc : process(m_axi_mem_AWREADY, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            mem_blk_n_AW <= m_axi_mem_AWREADY;
        else 
            mem_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    mem_blk_n_B_assign_proc : process(m_axi_mem_BVALID, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            mem_blk_n_B <= m_axi_mem_BVALID;
        else 
            mem_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;

    mul202_fu_556_p0 <= conv199_fu_963_p1(32 - 1 downto 0);
    mul202_fu_556_p1 <= conv199_fu_963_p1(32 - 1 downto 0);
    mul211_fu_560_p0 <= mul211_fu_560_p00(32 - 1 downto 0);
    mul211_fu_560_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul16_reg_1845),64));
    mul211_fu_560_p1 <= mul211_fu_560_p10(32 - 1 downto 0);
    mul211_fu_560_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(arg1_r_load_reg_1840),64));
    mul219_cast_fu_1013_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_640),63));
    mul221_fu_564_p0 <= conv216_fu_973_p1(32 - 1 downto 0);
    mul221_fu_564_p1 <= conv220_fu_978_p1(32 - 1 downto 0);
    mul229_fu_568_p0 <= zext_ln64_2_fu_841_p1(32 - 1 downto 0);
    mul229_fu_568_p1 <= zext_ln60_reg_1995(32 - 1 downto 0);
    mul237_fu_572_p0 <= conv236_fu_991_p1(32 - 1 downto 0);
    mul237_fu_572_p1 <= zext_ln60_2_fu_774_p1(32 - 1 downto 0);
    mul244_cast_fu_1032_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul244_reg_2024),63));
    mul244_fu_620_p1 <= ap_const_lv32_13(6 - 1 downto 0);
    mul246_fu_576_p0 <= mul246_fu_576_p00(32 - 1 downto 0);
    mul246_fu_576_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul244_reg_2024),64));
    mul246_fu_576_p1 <= conv216_fu_973_p1(32 - 1 downto 0);
    mul254_fu_580_p0 <= conv236_fu_991_p1(32 - 1 downto 0);
    mul254_fu_580_p1 <= zext_ln60_reg_1995(32 - 1 downto 0);
    mul262_fu_584_p0 <= conv261_fu_1007_p1(32 - 1 downto 0);
    mul262_fu_584_p1 <= zext_ln60_2_fu_774_p1(32 - 1 downto 0);
    mul272715_fu_480_p0 <= mul219_cast_fu_1013_p1(32 - 1 downto 0);
    mul272715_fu_480_p1 <= arg1_r_load_7_cast_fu_1019_p1(32 - 1 downto 0);
    mul282613_fu_484_p0 <= mul244_cast_fu_1032_p1(32 - 1 downto 0);
    mul282613_fu_484_p1 <= arg1_r_load_7_cast_fu_1019_p1(32 - 1 downto 0);
    mul290_fu_588_p0 <= conv261_fu_1007_p1(32 - 1 downto 0);
    mul290_fu_588_p1 <= zext_ln60_reg_1995(32 - 1 downto 0);
    mul299_fu_592_p0 <= conv199_fu_963_p1(32 - 1 downto 0);
    mul299_fu_592_p1 <= conv220_fu_978_p1(32 - 1 downto 0);
    mul2_fu_1024_p3 <= (mul272715_fu_480_p2 & ap_const_lv1_0);
    mul309511_fu_488_p0 <= mul244_cast_fu_1032_p1(32 - 1 downto 0);
    mul309511_fu_488_p1 <= mul309511_fu_488_p10(32 - 1 downto 0);
    mul309511_fu_488_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(arg1_r_load_7_reg_2007),63));
    mul33549_fu_492_p0 <= mul219_cast_fu_1013_p1(32 - 1 downto 0);
    mul33549_fu_492_p1 <= mul33549_fu_492_p10(32 - 1 downto 0);
    mul33549_fu_492_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(arg1_r_q1),63));
    mul344_fu_596_p0 <= zext_ln64_1_fu_817_p1(32 - 1 downto 0);
    mul344_fu_596_p1 <= zext_ln60_reg_1995(32 - 1 downto 0);
    mul353_fu_600_p0 <= mul353_fu_600_p00(32 - 1 downto 0);
    mul353_fu_600_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_26_fu_1070_p2),64));
    mul353_fu_600_p1 <= zext_ln60_2_fu_774_p1(32 - 1 downto 0);
    mul360_fu_604_p0 <= zext_ln60_4_fu_825_p1(32 - 1 downto 0);
    mul360_fu_604_p1 <= zext_ln60_4_fu_825_p1(32 - 1 downto 0);
    mul369_fu_608_p0 <= conv220_fu_978_p1(32 - 1 downto 0);
    mul369_fu_608_p1 <= mul369_fu_608_p10(32 - 1 downto 0);
    mul369_fu_608_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(arg1_r_load_3_reg_1910),64));
    mul3_fu_1037_p3 <= (mul282613_fu_484_p2 & ap_const_lv1_0);
    mul4_fu_1049_p3 <= (mul309511_fu_488_p2 & ap_const_lv1_0);
    mul5_fu_1062_p3 <= (mul33549_fu_492_p2 & ap_const_lv1_0);
    mul_ln113_fu_625_p0 <= mul_ln113_fu_625_p00(39 - 1 downto 0);
    mul_ln113_fu_625_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln113_1_fu_1674_p4),44));
    mul_ln113_fu_625_p1 <= ap_const_lv44_13(6 - 1 downto 0);
    mul_ln60_1_fu_516_p0 <= zext_ln60_2_fu_774_p1(32 - 1 downto 0);
    mul_ln60_1_fu_516_p1 <= mul_ln60_1_fu_516_p10(32 - 1 downto 0);
    mul_ln60_1_fu_516_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln60_1_fu_784_p2),64));
    mul_ln60_2_fu_528_p0 <= zext_ln60_4_fu_825_p1(32 - 1 downto 0);
    mul_ln60_2_fu_528_p1 <= zext_ln62_fu_756_p1(32 - 1 downto 0);
    mul_ln60_3_fu_544_p0 <= zext_ln60_5_fu_873_p1(32 - 1 downto 0);
    mul_ln60_3_fu_544_p1 <= mul_ln60_3_fu_544_p10(32 - 1 downto 0);
    mul_ln60_3_fu_544_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln60_2_fu_880_p2),64));
    mul_ln61_1_fu_520_p0 <= zext_ln60_2_fu_774_p1(32 - 1 downto 0);
    mul_ln61_1_fu_520_p1 <= zext_ln62_fu_756_p1(32 - 1 downto 0);
    mul_ln61_2_fu_532_p0 <= zext_ln60_4_fu_825_p1(32 - 1 downto 0);
    mul_ln61_2_fu_532_p1 <= zext_ln64_fu_768_p1(32 - 1 downto 0);
    mul_ln61_3_fu_548_p0 <= zext_ln60_5_fu_873_p1(32 - 1 downto 0);
    mul_ln61_3_fu_548_p1 <= zext_ln64_1_fu_817_p1(32 - 1 downto 0);
    mul_ln61_fu_504_p0 <= mul_ln61_fu_504_p00(32 - 1 downto 0);
    mul_ln61_fu_504_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln61_fu_741_p2),64));
    mul_ln61_fu_504_p1 <= zext_ln60_reg_1995(32 - 1 downto 0);
    mul_ln62_1_fu_476_p0 <= mul_ln62_1_fu_476_p00(32 - 1 downto 0);
    mul_ln62_1_fu_476_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln64_fu_763_p2),63));
    mul_ln62_1_fu_476_p1 <= mul_ln62_1_fu_476_p10(32 - 1 downto 0);
    mul_ln62_1_fu_476_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_635),63));
    mul_ln62_2_fu_536_p0 <= zext_ln60_4_fu_825_p1(32 - 1 downto 0);
    mul_ln62_2_fu_536_p1 <= zext_ln64_1_fu_817_p1(32 - 1 downto 0);
    mul_ln62_3_fu_552_p0 <= zext_ln64_2_fu_841_p1(32 - 1 downto 0);
    mul_ln62_3_fu_552_p1 <= zext_ln60_5_fu_873_p1(32 - 1 downto 0);
    mul_ln62_fu_508_p0 <= zext_ln62_fu_756_p1(32 - 1 downto 0);
    mul_ln62_fu_508_p1 <= zext_ln60_reg_1995(32 - 1 downto 0);
    mul_ln64_1_fu_524_p0 <= zext_ln64_1_fu_817_p1(32 - 1 downto 0);
    mul_ln64_1_fu_524_p1 <= zext_ln60_2_fu_774_p1(32 - 1 downto 0);
    mul_ln64_2_fu_540_p0 <= zext_ln64_2_fu_841_p1(32 - 1 downto 0);
    mul_ln64_2_fu_540_p1 <= zext_ln60_4_fu_825_p1(32 - 1 downto 0);
    mul_ln64_fu_512_p0 <= zext_ln64_fu_768_p1(32 - 1 downto 0);
    mul_ln64_fu_512_p1 <= zext_ln60_reg_1995(32 - 1 downto 0);

    out1_w_address0_assign_proc : process(ap_CS_fsm_state29, grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_out1_w_address0, ap_CS_fsm_state36, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            out1_w_address0 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            out1_w_address0 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            out1_w_address0 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            out1_w_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            out1_w_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            out1_w_address0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_out1_w_address0;
        else 
            out1_w_address0 <= "XXXX";
        end if; 
    end process;


    out1_w_address1_assign_proc : process(ap_CS_fsm_state34, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            out1_w_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            out1_w_address1 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            out1_w_address1 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            out1_w_address1 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            out1_w_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            out1_w_address1 <= "XXXX";
        end if; 
    end process;


    out1_w_ce0_assign_proc : process(ap_CS_fsm_state29, grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_out1_w_ce0, ap_CS_fsm_state36, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            out1_w_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            out1_w_ce0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_468_out1_w_ce0;
        else 
            out1_w_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out1_w_ce1_assign_proc : process(ap_CS_fsm_state34, mem_AWREADY, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or ((mem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state34)))) then 
            out1_w_ce1 <= ap_const_logic_1;
        else 
            out1_w_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    out1_w_d0_assign_proc : process(ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, zext_ln113_1_fu_1698_p1, add_ln115_1_fu_1767_p2, zext_ln116_fu_1774_p1, zext_ln118_fu_1782_p1, zext_ln120_fu_1790_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            out1_w_d0 <= zext_ln120_fu_1790_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            out1_w_d0 <= zext_ln118_fu_1782_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            out1_w_d0 <= zext_ln116_fu_1774_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            out1_w_d0 <= add_ln115_1_fu_1767_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            out1_w_d0 <= zext_ln113_1_fu_1698_p1;
        else 
            out1_w_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out1_w_d1_assign_proc : process(ap_CS_fsm_state34, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, zext_ln114_1_fu_1738_p1, zext_ln117_fu_1778_p1, zext_ln119_fu_1786_p1, zext_ln121_fu_1794_p1, zext_ln122_fu_1798_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            out1_w_d1 <= zext_ln122_fu_1798_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            out1_w_d1 <= zext_ln121_fu_1794_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            out1_w_d1 <= zext_ln119_fu_1786_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            out1_w_d1 <= zext_ln117_fu_1778_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            out1_w_d1 <= zext_ln114_1_fu_1738_p1;
        else 
            out1_w_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out1_w_we0_assign_proc : process(ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            out1_w_we0 <= ap_const_logic_1;
        else 
            out1_w_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out1_w_we1_assign_proc : process(ap_CS_fsm_state34, mem_AWREADY, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or ((mem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state34)))) then 
            out1_w_we1 <= ap_const_logic_1;
        else 
            out1_w_we1 <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln126_fu_1802_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln3_reg_1824),64));

        sext_ln17_fu_664_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_reg_1818),64));

    shl_ln60_1_fu_784_p2 <= std_logic_vector(shift_left(unsigned(arg1_r_load_3_reg_1910),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    shl_ln60_2_fu_880_p2 <= std_logic_vector(shift_left(unsigned(arg1_r_load_5_reg_1956),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    shl_ln60_fu_731_p2 <= std_logic_vector(shift_left(unsigned(arg1_r_load_1_reg_1857),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln61_fu_741_p2 <= std_logic_vector(shift_left(unsigned(arg1_r_load_3_reg_1910),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln62_1_fu_804_p3 <= (mul_ln62_1_fu_476_p2 & ap_const_lv1_0);
    shl_ln62_fu_751_p2 <= std_logic_vector(shift_left(unsigned(arg1_r_load_4_reg_1949),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln64_1_fu_812_p2 <= std_logic_vector(shift_left(unsigned(arg1_r_load_7_reg_2007),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln64_2_fu_835_p2 <= std_logic_vector(shift_left(unsigned(arg1_r_q1),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln64_fu_763_p2 <= std_logic_vector(shift_left(unsigned(arg1_r_load_5_reg_1956),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    tmp_fu_1752_p3 <= add_ln115_fu_1746_p2(25 downto 25);
    trunc_ln100_fu_1246_p1 <= arr_q0(26 - 1 downto 0);
    trunc_ln105_1_fu_1283_p1 <= add_ln105_2_fu_1273_p2(26 - 1 downto 0);
    trunc_ln105_fu_1279_p1 <= add_ln105_1_fu_1267_p2(26 - 1 downto 0);
    trunc_ln106_fu_1293_p1 <= arr_q1(26 - 1 downto 0);
    trunc_ln113_1_fu_1674_p4 <= add_ln113_8_fu_1669_p2(63 downto 25);
    trunc_ln113_3_fu_1419_p4 <= add_ln113_1_fu_1396_p2(50 downto 26);
    trunc_ln113_4_fu_1448_p4 <= add_ln113_2_fu_1429_p2(50 downto 25);
    trunc_ln113_5_fu_1481_p4 <= add_ln113_3_fu_1458_p2(50 downto 26);
    trunc_ln113_6_fu_1514_p4 <= add_ln113_4_fu_1491_p2(50 downto 25);
    trunc_ln113_7_fu_1547_p4 <= add_ln113_5_fu_1524_p2(50 downto 26);
    trunc_ln113_8_fu_1576_p4 <= add_ln113_6_fu_1557_p2(50 downto 25);
    trunc_ln113_9_fu_1689_p1 <= mul_ln113_fu_625_p2(26 - 1 downto 0);
    trunc_ln113_fu_1370_p1 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_460_add8118_out(25 - 1 downto 0);
    trunc_ln113_s_fu_1659_p4 <= add_ln113_7_fu_1640_p2(50 downto 26);
    trunc_ln1_fu_1238_p3 <= (trunc_ln99_fu_1234_p1 & ap_const_lv1_0);
    trunc_ln2_fu_1334_p4 <= add_ln100_fu_1261_p2(50 downto 26);
    trunc_ln61_1_fu_911_p1 <= add_ln61_2_fu_901_p2(25 - 1 downto 0);
    trunc_ln61_fu_907_p1 <= add_ln61_fu_890_p2(25 - 1 downto 0);
    trunc_ln62_1_fu_927_p1 <= add_ln62_fu_921_p2(26 - 1 downto 0);
    trunc_ln62_2_fu_953_p1 <= add_ln62_4_fu_942_p2(26 - 1 downto 0);
    trunc_ln62_fu_678_p1 <= arr_q0(26 - 1 downto 0);
    trunc_ln64_1_fu_863_p1 <= add_ln64_1_fu_853_p2(25 - 1 downto 0);
    trunc_ln64_fu_859_p1 <= add_ln64_fu_848_p2(25 - 1 downto 0);
    trunc_ln78_1_fu_1091_p1 <= add_ln78_1_fu_1085_p2(26 - 1 downto 0);
    trunc_ln78_2_fu_1113_p1 <= add_ln78_3_fu_1101_p2(26 - 1 downto 0);
    trunc_ln78_3_fu_1117_p1 <= add_ln78_4_fu_1107_p2(26 - 1 downto 0);
    trunc_ln78_fu_674_p1 <= arr_q0(26 - 1 downto 0);
    trunc_ln83_1_fu_1159_p1 <= add_ln83_2_fu_1149_p2(25 - 1 downto 0);
    trunc_ln83_fu_1155_p1 <= add_ln83_1_fu_1144_p2(25 - 1 downto 0);
    trunc_ln88_1_fu_1185_p1 <= add_ln88_2_fu_1175_p2(26 - 1 downto 0);
    trunc_ln88_fu_1181_p1 <= add_ln88_1_fu_1169_p2(26 - 1 downto 0);
    trunc_ln89_fu_697_p1 <= arr_q0(26 - 1 downto 0);
    trunc_ln94_1_fu_1212_p1 <= add_ln93_fu_1206_p2(25 - 1 downto 0);
    trunc_ln94_fu_701_p1 <= arr_q1(25 - 1 downto 0);
    trunc_ln98_1_fu_711_p1 <= add_ln97_fu_705_p2(26 - 1 downto 0);
    trunc_ln98_fu_1222_p1 <= mul309511_fu_488_p2(25 - 1 downto 0);
    trunc_ln99_fu_1234_p1 <= mul33549_fu_492_p2(25 - 1 downto 0);
    trunc_ln9_fu_1226_p3 <= (trunc_ln98_fu_1222_p1 & ap_const_lv1_0);
    zext_ln113_10_fu_1655_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln113_8_fu_1645_p4),64));
    zext_ln113_1_fu_1698_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln113_9_fu_1693_p2),27));
    zext_ln113_2_fu_1330_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_1320_p4),64));
    zext_ln113_3_fu_1393_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln113_1_reg_2201),64));
    zext_ln113_4_fu_1411_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln113_2_fu_1401_p4),64));
    zext_ln113_5_fu_1444_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln113_3_fu_1434_p4),64));
    zext_ln113_6_fu_1473_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln113_4_fu_1463_p4),64));
    zext_ln113_7_fu_1506_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln113_5_fu_1496_p4),64));
    zext_ln113_8_fu_1539_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln113_6_fu_1529_p4),64));
    zext_ln113_9_fu_1637_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln113_7_reg_2222),64));
    zext_ln114_1_fu_1738_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln114_1_fu_1733_p2),27));
    zext_ln114_2_fu_1727_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_reg_2262),26));
    zext_ln114_3_fu_1730_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_reg_2262),25));
    zext_ln114_fu_1703_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln113_10_reg_2195),44));
    zext_ln115_1_fu_1760_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_1752_p3),27));
    zext_ln115_2_fu_1764_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln115_2_reg_2227),27));
    zext_ln115_fu_1743_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln114_2_reg_2216),26));
    zext_ln116_fu_1774_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln116_reg_2232),27));
    zext_ln117_fu_1778_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln117_reg_2237),27));
    zext_ln118_fu_1782_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln118_reg_2242),27));
    zext_ln119_fu_1786_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln119_reg_2247),27));
    zext_ln120_fu_1790_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln120_reg_2252),27));
    zext_ln121_fu_1794_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln121_reg_2257),27));
    zext_ln122_fu_1798_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln122_reg_2268),27));
    zext_ln60_1_fu_736_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln60_fu_731_p2),64));
    zext_ln60_2_fu_774_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_635),64));
    zext_ln60_4_fu_825_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(arg1_r_q0),64));
    zext_ln60_5_fu_873_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(arg1_r_q1),64));
    zext_ln60_fu_682_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_635),64));
    zext_ln62_fu_756_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln62_fu_751_p2),64));
    zext_ln64_1_fu_817_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln64_1_fu_812_p2),64));
    zext_ln64_2_fu_841_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln64_2_fu_835_p2),64));
    zext_ln64_fu_768_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln64_fu_763_p2),64));
end behav;
