
centos-preinstalled/tic:     file format elf32-littlearm


Disassembly of section .init:

000116c8 <_init@@Base>:
   116c8:	push	{r3, lr}
   116cc:	bl	12dd0 <_nc_visbuf2@plt+0x131c>
   116d0:	pop	{r3, pc}

Disassembly of section .plt:

000116d4 <_nc_set_writedir@plt-0x14>:
   116d4:	push	{lr}		; (str lr, [sp, #-4]!)
   116d8:	ldr	lr, [pc, #4]	; 116e4 <_init@@Base+0x1c>
   116dc:	add	lr, pc, lr
   116e0:	ldr	pc, [lr, #8]!
   116e4:	andeq	ip, r1, ip, lsl r9

000116e8 <_nc_set_writedir@plt>:
   116e8:	add	ip, pc, #0, 12
   116ec:	add	ip, ip, #28, 20	; 0x1c000
   116f0:	ldr	pc, [ip, #2332]!	; 0x91c

000116f4 <fdopen@plt>:
   116f4:	add	ip, pc, #0, 12
   116f8:	add	ip, ip, #28, 20	; 0x1c000
   116fc:	ldr	pc, [ip, #2324]!	; 0x914

00011700 <_nc_first_name@plt>:
   11700:	add	ip, pc, #0, 12
   11704:	add	ip, ip, #28, 20	; 0x1c000
   11708:	ldr	pc, [ip, #2316]!	; 0x90c

0001170c <calloc@plt>:
   1170c:	add	ip, pc, #0, 12
   11710:	add	ip, ip, #28, 20	; 0x1c000
   11714:	ldr	pc, [ip, #2308]!	; 0x904

00011718 <strstr@plt>:
   11718:	add	ip, pc, #0, 12
   1171c:	add	ip, ip, #28, 20	; 0x1c000
   11720:	ldr	pc, [ip, #2300]!	; 0x8fc

00011724 <_nc_pathlast@plt>:
   11724:	add	ip, pc, #0, 12
   11728:	add	ip, ip, #28, 20	; 0x1c000
   1172c:	ldr	pc, [ip, #2292]!	; 0x8f4

00011730 <_nc_infotocap@plt>:
   11730:	add	ip, pc, #0, 12
   11734:	add	ip, ip, #28, 20	; 0x1c000
   11738:	ldr	pc, [ip, #2284]!	; 0x8ec

0001173c <strcmp@plt>:
   1173c:	add	ip, pc, #0, 12
   11740:	add	ip, ip, #28, 20	; 0x1c000
   11744:	ldr	pc, [ip, #2276]!	; 0x8e4

00011748 <strtol@plt>:
   11748:	add	ip, pc, #0, 12
   1174c:	add	ip, ip, #28, 20	; 0x1c000
   11750:	ldr	pc, [ip, #2268]!	; 0x8dc

00011754 <fflush@plt>:
   11754:	add	ip, pc, #0, 12
   11758:	add	ip, ip, #28, 20	; 0x1c000
   1175c:	ldr	pc, [ip, #2260]!	; 0x8d4

00011760 <free@plt>:
   11760:	add	ip, pc, #0, 12
   11764:	add	ip, ip, #28, 20	; 0x1c000
   11768:	ldr	pc, [ip, #2252]!	; 0x8cc

0001176c <fgets@plt>:
   1176c:	add	ip, pc, #0, 12
   11770:	add	ip, ip, #28, 20	; 0x1c000
   11774:	ldr	pc, [ip, #2244]!	; 0x8c4

00011778 <ferror@plt>:
   11778:	add	ip, pc, #0, 12
   1177c:	add	ip, ip, #28, 20	; 0x1c000
   11780:	ldr	pc, [ip, #2236]!	; 0x8bc

00011784 <memcpy@plt>:
   11784:	add	ip, pc, #0, 12
   11788:	add	ip, ip, #28, 20	; 0x1c000
   1178c:	ldr	pc, [ip, #2228]!	; 0x8b4

00011790 <curses_version@plt>:
   11790:	add	ip, pc, #0, 12
   11794:	add	ip, ip, #28, 20	; 0x1c000
   11798:	ldr	pc, [ip, #2220]!	; 0x8ac

0001179c <memcmp@plt>:
   1179c:	add	ip, pc, #0, 12
   117a0:	add	ip, ip, #28, 20	; 0x1c000
   117a4:	ldr	pc, [ip, #2212]!	; 0x8a4

000117a8 <_nc_doalloc@plt>:
   117a8:	add	ip, pc, #0, 12
   117ac:	add	ip, ip, #28, 20	; 0x1c000
   117b0:	ldr	pc, [ip, #2204]!	; 0x89c

000117b4 <_nc_read_entry_source@plt>:
   117b4:	add	ip, pc, #0, 12
   117b8:	add	ip, ip, #28, 20	; 0x1c000
   117bc:	ldr	pc, [ip, #2196]!	; 0x894

000117c0 <_nc_set_source@plt>:
   117c0:	add	ip, pc, #0, 12
   117c4:	add	ip, ip, #28, 20	; 0x1c000
   117c8:	ldr	pc, [ip, #2188]!	; 0x88c

000117cc <__stack_chk_fail@plt>:
   117cc:	add	ip, pc, #0, 12
   117d0:	add	ip, ip, #28, 20	; 0x1c000
   117d4:	ldr	pc, [ip, #2180]!	; 0x884

000117d8 <rewind@plt>:
   117d8:	add	ip, pc, #0, 12
   117dc:	add	ip, ip, #28, 20	; 0x1c000
   117e0:	ldr	pc, [ip, #2172]!	; 0x87c

000117e4 <tparm@plt>:
   117e4:	add	ip, pc, #0, 12
   117e8:	add	ip, ip, #28, 20	; 0x1c000
   117ec:	ldr	pc, [ip, #2164]!	; 0x874

000117f0 <perror@plt>:
   117f0:	add	ip, pc, #0, 12
   117f4:	add	ip, ip, #28, 20	; 0x1c000
   117f8:	ldr	pc, [ip, #2156]!	; 0x86c

000117fc <tigetflag@plt>:
   117fc:	add	ip, pc, #0, 12
   11800:	add	ip, ip, #28, 20	; 0x1c000
   11804:	ldr	pc, [ip, #2148]!	; 0x864

00011808 <__memcpy_chk@plt>:
   11808:	add	ip, pc, #0, 12
   1180c:	add	ip, ip, #28, 20	; 0x1c000
   11810:	ldr	pc, [ip, #2140]!	; 0x85c

00011814 <_IO_putc@plt>:
   11814:	add	ip, pc, #0, 12
   11818:	add	ip, ip, #28, 20	; 0x1c000
   1181c:	ldr	pc, [ip, #2132]!	; 0x854

00011820 <fwrite@plt>:
   11820:	add	ip, pc, #0, 12
   11824:	add	ip, ip, #28, 20	; 0x1c000
   11828:	ldr	pc, [ip, #2124]!	; 0x84c

0001182c <__stpcpy_chk@plt>:
   1182c:	add	ip, pc, #0, 12
   11830:	add	ip, ip, #28, 20	; 0x1c000
   11834:	ldr	pc, [ip, #2116]!	; 0x844

00011838 <use_extended_names@plt>:
   11838:	add	ip, pc, #0, 12
   1183c:	add	ip, ip, #28, 20	; 0x1c000
   11840:	ldr	pc, [ip, #2108]!	; 0x83c

00011844 <strcpy@plt>:
   11844:	add	ip, pc, #0, 12
   11848:	add	ip, ip, #28, 20	; 0x1c000
   1184c:	ldr	pc, [ip, #2100]!	; 0x834

00011850 <getenv@plt>:
   11850:	add	ip, pc, #0, 12
   11854:	add	ip, ip, #28, 20	; 0x1c000
   11858:	ldr	pc, [ip, #2092]!	; 0x82c

0001185c <mkstemp64@plt>:
   1185c:	add	ip, pc, #0, 12
   11860:	add	ip, ip, #28, 20	; 0x1c000
   11864:	ldr	pc, [ip, #2084]!	; 0x824

00011868 <puts@plt>:
   11868:	add	ip, pc, #0, 12
   1186c:	add	ip, ip, #28, 20	; 0x1c000
   11870:	ldr	pc, [ip, #2076]!	; 0x81c

00011874 <malloc@plt>:
   11874:	add	ip, pc, #0, 12
   11878:	add	ip, ip, #28, 20	; 0x1c000
   1187c:	ldr	pc, [ip, #2068]!	; 0x814

00011880 <__libc_start_main@plt>:
   11880:	add	ip, pc, #0, 12
   11884:	add	ip, ip, #28, 20	; 0x1c000
   11888:	ldr	pc, [ip, #2060]!	; 0x80c

0001188c <strerror@plt>:
   1188c:	add	ip, pc, #0, 12
   11890:	add	ip, ip, #28, 20	; 0x1c000
   11894:	ldr	pc, [ip, #2052]!	; 0x804

00011898 <keyname@plt>:
   11898:	add	ip, pc, #0, 12
   1189c:	add	ip, ip, #28, 20	; 0x1c000
   118a0:	ldr	pc, [ip, #2044]!	; 0x7fc

000118a4 <_nc_write_entry@plt>:
   118a4:	add	ip, pc, #0, 12
   118a8:	add	ip, ip, #28, 20	; 0x1c000
   118ac:	ldr	pc, [ip, #2036]!	; 0x7f4

000118b0 <__gmon_start__@plt>:
   118b0:	add	ip, pc, #0, 12
   118b4:	add	ip, ip, #28, 20	; 0x1c000
   118b8:	ldr	pc, [ip, #2028]!	; 0x7ec

000118bc <_nc_set_type@plt>:
   118bc:	add	ip, pc, #0, 12
   118c0:	add	ip, ip, #28, 20	; 0x1c000
   118c4:	ldr	pc, [ip, #2020]!	; 0x7e4

000118c8 <_nc_visbuf@plt>:
   118c8:	add	ip, pc, #0, 12
   118cc:	add	ip, ip, #28, 20	; 0x1c000
   118d0:	ldr	pc, [ip, #2012]!	; 0x7dc

000118d4 <__ctype_b_loc@plt>:
   118d4:	add	ip, pc, #0, 12
   118d8:	add	ip, ip, #28, 20	; 0x1c000
   118dc:	ldr	pc, [ip, #2004]!	; 0x7d4

000118e0 <exit@plt>:
   118e0:	add	ip, pc, #0, 12
   118e4:	add	ip, ip, #28, 20	; 0x1c000
   118e8:	ldr	pc, [ip, #1996]!	; 0x7cc

000118ec <feof@plt>:
   118ec:	add	ip, pc, #0, 12
   118f0:	add	ip, ip, #28, 20	; 0x1c000
   118f4:	ldr	pc, [ip, #1988]!	; 0x7c4

000118f8 <_nc_tic_expand@plt>:
   118f8:	add	ip, pc, #0, 12
   118fc:	add	ip, ip, #28, 20	; 0x1c000
   11900:	ldr	pc, [ip, #1980]!	; 0x7bc

00011904 <strlen@plt>:
   11904:	add	ip, pc, #0, 12
   11908:	add	ip, ip, #28, 20	; 0x1c000
   1190c:	ldr	pc, [ip, #1972]!	; 0x7b4

00011910 <strchr@plt>:
   11910:	add	ip, pc, #0, 12
   11914:	add	ip, ip, #28, 20	; 0x1c000
   11918:	ldr	pc, [ip, #1964]!	; 0x7ac

0001191c <getopt@plt>:
   1191c:	add	ip, pc, #0, 12
   11920:	add	ip, ip, #28, 20	; 0x1c000
   11924:	ldr	pc, [ip, #1956]!	; 0x7a4

00011928 <_nc_tic_dir@plt>:
   11928:	add	ip, pc, #0, 12
   1192c:	add	ip, ip, #28, 20	; 0x1c000
   11930:	ldr	pc, [ip, #1948]!	; 0x79c

00011934 <__errno_location@plt>:
   11934:	add	ip, pc, #0, 12
   11938:	add	ip, ip, #28, 20	; 0x1c000
   1193c:	ldr	pc, [ip, #1940]!	; 0x794

00011940 <__strcat_chk@plt>:
   11940:	add	ip, pc, #0, 12
   11944:	add	ip, ip, #28, 20	; 0x1c000
   11948:	ldr	pc, [ip, #1932]!	; 0x78c

0001194c <__sprintf_chk@plt>:
   1194c:	add	ip, pc, #0, 12
   11950:	add	ip, ip, #28, 20	; 0x1c000
   11954:	ldr	pc, [ip, #1924]!	; 0x784

00011958 <__cxa_atexit@plt>:
   11958:	add	ip, pc, #0, 12
   1195c:	add	ip, ip, #28, 20	; 0x1c000
   11960:	ldr	pc, [ip, #1916]!	; 0x77c

00011964 <__strdup@plt>:
   11964:	add	ip, pc, #0, 12
   11968:	add	ip, ip, #28, 20	; 0x1c000
   1196c:	ldr	pc, [ip, #1908]!	; 0x774

00011970 <memset@plt>:
   11970:	add	ip, pc, #0, 12
   11974:	add	ip, ip, #28, 20	; 0x1c000
   11978:	ldr	pc, [ip, #1900]!	; 0x76c

0001197c <strncpy@plt>:
   1197c:	add	ip, pc, #0, 12
   11980:	add	ip, ip, #28, 20	; 0x1c000
   11984:	ldr	pc, [ip, #1892]!	; 0x764

00011988 <_nc_resolve_uses2@plt>:
   11988:	add	ip, pc, #0, 12
   1198c:	add	ip, ip, #28, 20	; 0x1c000
   11990:	ldr	pc, [ip, #1884]!	; 0x75c

00011994 <fgetc@plt>:
   11994:	add	ip, pc, #0, 12
   11998:	add	ip, ip, #28, 20	; 0x1c000
   1199c:	ldr	pc, [ip, #1876]!	; 0x754

000119a0 <__printf_chk@plt>:
   119a0:	add	ip, pc, #0, 12
   119a4:	add	ip, ip, #28, 20	; 0x1c000
   119a8:	ldr	pc, [ip, #1868]!	; 0x74c

000119ac <_nc_rootname@plt>:
   119ac:	add	ip, pc, #0, 12
   119b0:	add	ip, ip, #28, 20	; 0x1c000
   119b4:	ldr	pc, [ip, #1860]!	; 0x744

000119b8 <__fprintf_chk@plt>:
   119b8:	add	ip, pc, #0, 12
   119bc:	add	ip, ip, #28, 20	; 0x1c000
   119c0:	ldr	pc, [ip, #1852]!	; 0x73c

000119c4 <_nc_warning@plt>:
   119c4:	add	ip, pc, #0, 12
   119c8:	add	ip, ip, #28, 20	; 0x1c000
   119cc:	ldr	pc, [ip, #1844]!	; 0x734

000119d0 <access@plt>:
   119d0:	add	ip, pc, #0, 12
   119d4:	add	ip, ip, #28, 20	; 0x1c000
   119d8:	ldr	pc, [ip, #1836]!	; 0x72c

000119dc <fclose@plt>:
   119dc:	add	ip, pc, #0, 12
   119e0:	add	ip, ip, #28, 20	; 0x1c000
   119e4:	ldr	pc, [ip, #1828]!	; 0x724

000119e8 <_nc_tic_written@plt>:
   119e8:	add	ip, pc, #0, 12
   119ec:	add	ip, ip, #28, 20	; 0x1c000
   119f0:	ldr	pc, [ip, #1820]!	; 0x71c

000119f4 <_nc_capcmp@plt>:
   119f4:	add	ip, pc, #0, 12
   119f8:	add	ip, ip, #28, 20	; 0x1c000
   119fc:	ldr	pc, [ip, #1812]!	; 0x714

00011a00 <fputc@plt>:
   11a00:	add	ip, pc, #0, 12
   11a04:	add	ip, ip, #28, 20	; 0x1c000
   11a08:	ldr	pc, [ip, #1804]!	; 0x70c

00011a0c <_nc_name_match@plt>:
   11a0c:	add	ip, pc, #0, 12
   11a10:	add	ip, ip, #28, 20	; 0x1c000
   11a14:	ldr	pc, [ip, #1796]!	; 0x704

00011a18 <clearerr@plt>:
   11a18:	add	ip, pc, #0, 12
   11a1c:	add	ip, ip, #28, 20	; 0x1c000
   11a20:	ldr	pc, [ip, #1788]!	; 0x6fc

00011a24 <remove@plt>:
   11a24:	add	ip, pc, #0, 12
   11a28:	add	ip, ip, #28, 20	; 0x1c000
   11a2c:	ldr	pc, [ip, #1780]!	; 0x6f4

00011a30 <fopen64@plt>:
   11a30:	add	ip, pc, #0, 12
   11a34:	add	ip, ip, #28, 20	; 0x1c000
   11a38:	ldr	pc, [ip, #1772]!	; 0x6ec

00011a3c <_nc_get_hash_table@plt>:
   11a3c:	add	ip, pc, #0, 12
   11a40:	add	ip, ip, #28, 20	; 0x1c000
   11a44:	ldr	pc, [ip, #1764]!	; 0x6e4

00011a48 <_nc_home_terminfo@plt>:
   11a48:	add	ip, pc, #0, 12
   11a4c:	add	ip, ip, #28, 20	; 0x1c000
   11a50:	ldr	pc, [ip, #1756]!	; 0x6dc

00011a54 <_nc_find_entry@plt>:
   11a54:	add	ip, pc, #0, 12
   11a58:	add	ip, ip, #28, 20	; 0x1c000
   11a5c:	ldr	pc, [ip, #1748]!	; 0x6d4

00011a60 <_nc_trim_sgr0@plt>:
   11a60:	add	ip, pc, #0, 12
   11a64:	add	ip, ip, #28, 20	; 0x1c000
   11a68:	ldr	pc, [ip, #1740]!	; 0x6cc

00011a6c <umask@plt>:
   11a6c:	add	ip, pc, #0, 12
   11a70:	add	ip, ip, #28, 20	; 0x1c000
   11a74:	ldr	pc, [ip, #1732]!	; 0x6c4

00011a78 <fseek@plt>:
   11a78:	add	ip, pc, #0, 12
   11a7c:	add	ip, ip, #28, 20	; 0x1c000
   11a80:	ldr	pc, [ip, #1724]!	; 0x6bc

00011a84 <__xstat64@plt>:
   11a84:	add	ip, pc, #0, 12
   11a88:	add	ip, ip, #28, 20	; 0x1c000
   11a8c:	ldr	pc, [ip, #1716]!	; 0x6b4

00011a90 <fputs@plt>:
   11a90:	add	ip, pc, #0, 12
   11a94:	add	ip, ip, #28, 20	; 0x1c000
   11a98:	ldr	pc, [ip, #1708]!	; 0x6ac

00011a9c <strncmp@plt>:
   11a9c:	add	ip, pc, #0, 12
   11aa0:	add	ip, ip, #28, 20	; 0x1c000
   11aa4:	ldr	pc, [ip, #1700]!	; 0x6a4

00011aa8 <abort@plt>:
   11aa8:	add	ip, pc, #0, 12
   11aac:	add	ip, ip, #28, 20	; 0x1c000
   11ab0:	ldr	pc, [ip, #1692]!	; 0x69c

00011ab4 <_nc_visbuf2@plt>:
   11ab4:	add	ip, pc, #0, 12
   11ab8:	add	ip, ip, #28, 20	; 0x1c000
   11abc:	ldr	pc, [ip, #1684]!	; 0x694

Disassembly of section .text:

00011ac0 <.text>:
   11ac0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11ac4:	mov	r6, r1
   11ac8:	ldr	r4, [pc, #4068]	; 12ab4 <_nc_visbuf2@plt+0x1000>
   11acc:	sub	sp, sp, #12352	; 0x3040
   11ad0:	ldr	r1, [pc, #4064]	; 12ab8 <_nc_visbuf2@plt+0x1004>
   11ad4:	sub	sp, sp, #60	; 0x3c
   11ad8:	add	r4, pc, r4
   11adc:	mov	ip, #1
   11ae0:	str	ip, [sp, #36]	; 0x24
   11ae4:	add	lr, sp, #16384	; 0x4000
   11ae8:	str	ip, [sp, #76]	; 0x4c
   11aec:	movw	ip, #65535	; 0xffff
   11af0:	ldr	r1, [r4, r1]
   11af4:	mov	r7, r0
   11af8:	str	ip, [sp, #60]	; 0x3c
   11afc:	mvn	ip, #0
   11b00:	str	ip, [sp, #28]
   11b04:	mov	r9, #60	; 0x3c
   11b08:	ldr	ip, [pc, #4012]	; 12abc <_nc_visbuf2@plt+0x1008>
   11b0c:	mov	r5, #63	; 0x3f
   11b10:	ldr	r1, [r1]
   11b14:	ldr	r2, [pc, #4004]	; 12ac0 <_nc_visbuf2@plt+0x100c>
   11b18:	add	ip, pc, ip
   11b1c:	str	ip, [sp, #92]	; 0x5c
   11b20:	ldr	ip, [pc, #3996]	; 12ac4 <_nc_visbuf2@plt+0x1010>
   11b24:	str	r1, [lr, #-3980]	; 0xfffff074
   11b28:	add	ip, pc, ip
   11b2c:	ldr	r2, [r4, r2]
   11b30:	str	ip, [sp, #96]	; 0x60
   11b34:	ldr	ip, [pc, #3980]	; 12ac8 <_nc_visbuf2@plt+0x1014>
   11b38:	ldr	r3, [pc, #3980]	; 12acc <_nc_visbuf2@plt+0x1018>
   11b3c:	add	ip, pc, ip
   11b40:	str	ip, [sp, #100]	; 0x64
   11b44:	ldr	ip, [pc, #3972]	; 12ad0 <_nc_visbuf2@plt+0x101c>
   11b48:	add	r3, pc, r3
   11b4c:	str	r2, [sp, #44]	; 0x2c
   11b50:	ldr	r2, [r2]
   11b54:	add	ip, pc, ip
   11b58:	str	ip, [sp, #104]	; 0x68
   11b5c:	mov	fp, r3
   11b60:	ldr	ip, [pc, #3948]	; 12ad4 <_nc_visbuf2@plt+0x1020>
   11b64:	ldr	r0, [r6]
   11b68:	add	ip, pc, ip
   11b6c:	str	r2, [r3, #20]
   11b70:	str	ip, [sp, #108]	; 0x6c
   11b74:	bl	119ac <_nc_rootname@plt>
   11b78:	ldr	r2, [pc, #3928]	; 12ad8 <_nc_visbuf2@plt+0x1024>
   11b7c:	ldr	r8, [pc, #3928]	; 12adc <_nc_visbuf2@plt+0x1028>
   11b80:	ldr	r2, [r4, r2]
   11b84:	add	r8, pc, r8
   11b88:	str	r2, [sp, #32]
   11b8c:	str	r0, [r2]
   11b90:	ldr	r0, [pc, #3912]	; 12ae0 <_nc_visbuf2@plt+0x102c>
   11b94:	add	r0, pc, r0
   11b98:	bl	1946c <_nc_visbuf2@plt+0x79b8>
   11b9c:	ldr	r3, [sp, #32]
   11ba0:	ldr	r1, [pc, #3900]	; 12ae4 <_nc_visbuf2@plt+0x1030>
   11ba4:	ldr	r0, [r3]
   11ba8:	add	r1, pc, r1
   11bac:	bl	193bc <_nc_visbuf2@plt+0x7908>
   11bb0:	ldr	ip, [sp, #32]
   11bb4:	ldr	r1, [pc, #3884]	; 12ae8 <_nc_visbuf2@plt+0x1034>
   11bb8:	add	r1, pc, r1
   11bbc:	strb	r0, [fp, #24]
   11bc0:	ldr	r0, [ip]
   11bc4:	bl	193bc <_nc_visbuf2@plt+0x7908>
   11bc8:	cmp	r0, #0
   11bcc:	mov	r2, r0
   11bd0:	mov	r0, #0
   11bd4:	strb	r2, [fp, #4]
   11bd8:	movne	ip, #4
   11bdc:	moveq	ip, #2
   11be0:	str	ip, [sp, #56]	; 0x38
   11be4:	movne	ip, #2
   11be8:	moveq	ip, r0
   11bec:	str	ip, [sp, #52]	; 0x34
   11bf0:	bl	11838 <use_extended_names@plt>
   11bf4:	ldr	r2, [pc, #3824]	; 12aec <_nc_visbuf2@plt+0x1038>
   11bf8:	mov	r3, #0
   11bfc:	mov	fp, r3
   11c00:	ldr	r2, [r4, r2]
   11c04:	str	r3, [sp, #72]	; 0x48
   11c08:	str	r3, [sp, #48]	; 0x30
   11c0c:	str	r2, [sp, #40]	; 0x28
   11c10:	str	r3, [sp, #84]	; 0x54
   11c14:	str	r3, [sp, #80]	; 0x50
   11c18:	str	r3, [sp, #68]	; 0x44
   11c1c:	str	r3, [r2]
   11c20:	str	r3, [sp, #64]	; 0x40
   11c24:	str	r3, [sp, #88]	; 0x58
   11c28:	mov	r0, r7
   11c2c:	mov	r1, r6
   11c30:	mov	r2, r8
   11c34:	bl	1191c <getopt@plt>
   11c38:	cmn	r0, #1
   11c3c:	mov	sl, r0
   11c40:	beq	12004 <_nc_visbuf2@plt+0x550>
   11c44:	bl	118d4 <__ctype_b_loc@plt>
   11c48:	lsl	r3, sl, #1
   11c4c:	ldr	r2, [r0]
   11c50:	ldrh	r3, [r2, r3]
   11c54:	tst	r3, #2048	; 0x800
   11c58:	beq	11c7c <_nc_visbuf2@plt+0x1c8>
   11c5c:	cmp	r5, #118	; 0x76
   11c60:	beq	11d84 <_nc_visbuf2@plt+0x2d0>
   11c64:	cmp	r5, #119	; 0x77
   11c68:	bne	11d64 <_nc_visbuf2@plt+0x2b0>
   11c6c:	add	r9, r9, r9, lsl #2
   11c70:	sub	sl, sl, #48	; 0x30
   11c74:	add	r9, sl, r9, lsl #1
   11c78:	b	11c28 <_nc_visbuf2@plt+0x174>
   11c7c:	sub	r3, sl, #67	; 0x43
   11c80:	cmp	r3, #53	; 0x35
   11c84:	addls	pc, pc, r3, lsl #2
   11c88:	b	11d80 <_nc_visbuf2@plt+0x2cc>
   11c8c:	b	11de0 <_nc_visbuf2@plt+0x32c>
   11c90:	b	11e04 <_nc_visbuf2@plt+0x350>
   11c94:	b	11d80 <_nc_visbuf2@plt+0x2cc>
   11c98:	b	11d80 <_nc_visbuf2@plt+0x2cc>
   11c9c:	b	11e98 <_nc_visbuf2@plt+0x3e4>
   11ca0:	b	11d80 <_nc_visbuf2@plt+0x2cc>
   11ca4:	b	11ea8 <_nc_visbuf2@plt+0x3f4>
   11ca8:	b	11d80 <_nc_visbuf2@plt+0x2cc>
   11cac:	b	11ecc <_nc_visbuf2@plt+0x418>
   11cb0:	b	11ee0 <_nc_visbuf2@plt+0x42c>
   11cb4:	b	11d80 <_nc_visbuf2@plt+0x2cc>
   11cb8:	b	11f3c <_nc_visbuf2@plt+0x488>
   11cbc:	b	11d80 <_nc_visbuf2@plt+0x2cc>
   11cc0:	b	11d80 <_nc_visbuf2@plt+0x2cc>
   11cc4:	b	11d80 <_nc_visbuf2@plt+0x2cc>
   11cc8:	b	11f54 <_nc_visbuf2@plt+0x4a0>
   11ccc:	b	11d80 <_nc_visbuf2@plt+0x2cc>
   11cd0:	b	11dd0 <_nc_visbuf2@plt+0x31c>
   11cd4:	b	11f6c <_nc_visbuf2@plt+0x4b8>
   11cd8:	b	11f00 <_nc_visbuf2@plt+0x44c>
   11cdc:	b	11d80 <_nc_visbuf2@plt+0x2cc>
   11ce0:	b	11d80 <_nc_visbuf2@plt+0x2cc>
   11ce4:	b	11d80 <_nc_visbuf2@plt+0x2cc>
   11ce8:	b	11d80 <_nc_visbuf2@plt+0x2cc>
   11cec:	b	11d80 <_nc_visbuf2@plt+0x2cc>
   11cf0:	b	11d80 <_nc_visbuf2@plt+0x2cc>
   11cf4:	b	11d80 <_nc_visbuf2@plt+0x2cc>
   11cf8:	b	11d80 <_nc_visbuf2@plt+0x2cc>
   11cfc:	b	11d80 <_nc_visbuf2@plt+0x2cc>
   11d00:	b	11d80 <_nc_visbuf2@plt+0x2cc>
   11d04:	b	11d9c <_nc_visbuf2@plt+0x2e8>
   11d08:	b	11d80 <_nc_visbuf2@plt+0x2cc>
   11d0c:	b	11f0c <_nc_visbuf2@plt+0x458>
   11d10:	b	11d80 <_nc_visbuf2@plt+0x2cc>
   11d14:	b	11f1c <_nc_visbuf2@plt+0x468>
   11d18:	b	11f8c <_nc_visbuf2@plt+0x4d8>
   11d1c:	b	11f9c <_nc_visbuf2@plt+0x4e8>
   11d20:	b	11d80 <_nc_visbuf2@plt+0x2cc>
   11d24:	b	11d80 <_nc_visbuf2@plt+0x2cc>
   11d28:	b	11d80 <_nc_visbuf2@plt+0x2cc>
   11d2c:	b	11d80 <_nc_visbuf2@plt+0x2cc>
   11d30:	b	11d80 <_nc_visbuf2@plt+0x2cc>
   11d34:	b	11d80 <_nc_visbuf2@plt+0x2cc>
   11d38:	b	11d80 <_nc_visbuf2@plt+0x2cc>
   11d3c:	b	11fac <_nc_visbuf2@plt+0x4f8>
   11d40:	b	11d80 <_nc_visbuf2@plt+0x2cc>
   11d44:	b	11d80 <_nc_visbuf2@plt+0x2cc>
   11d48:	b	11fc4 <_nc_visbuf2@plt+0x510>
   11d4c:	b	11fd4 <_nc_visbuf2@plt+0x520>
   11d50:	b	11fe8 <_nc_visbuf2@plt+0x534>
   11d54:	b	11d80 <_nc_visbuf2@plt+0x2cc>
   11d58:	b	11f7c <_nc_visbuf2@plt+0x4c8>
   11d5c:	b	11d74 <_nc_visbuf2@plt+0x2c0>
   11d60:	b	11dac <_nc_visbuf2@plt+0x2f8>
   11d64:	cmp	sl, #48	; 0x30
   11d68:	beq	11dbc <_nc_visbuf2@plt+0x308>
   11d6c:	cmp	sl, #49	; 0x31
   11d70:	bne	11d80 <_nc_visbuf2@plt+0x2cc>
   11d74:	mov	r5, sl
   11d78:	mov	r9, #0
   11d7c:	b	11c28 <_nc_visbuf2@plt+0x174>
   11d80:	bl	134fc <_nc_visbuf2@plt+0x1a48>
   11d84:	ldr	ip, [sp, #28]
   11d88:	sub	sl, sl, #48	; 0x30
   11d8c:	add	r3, ip, ip, lsl #2
   11d90:	add	sl, sl, r3, lsl #1
   11d94:	str	sl, [sp, #28]
   11d98:	b	11c28 <_nc_visbuf2@plt+0x174>
   11d9c:	ldr	r3, [pc, #3404]	; 12af0 <_nc_visbuf2@plt+0x103c>
   11da0:	mov	r2, #1
   11da4:	ldr	r3, [r4, r3]
   11da8:	strb	r2, [r3]
   11dac:	mov	r0, #1
   11db0:	mov	r5, sl
   11db4:	bl	11838 <use_extended_names@plt>
   11db8:	b	11c28 <_nc_visbuf2@plt+0x174>
   11dbc:	mov	ip, #1
   11dc0:	mov	r5, sl
   11dc4:	str	ip, [sp, #60]	; 0x3c
   11dc8:	movw	r9, #65535	; 0xffff
   11dcc:	b	11c28 <_nc_visbuf2@plt+0x174>
   11dd0:	mov	ip, #0
   11dd4:	mov	r5, sl
   11dd8:	str	ip, [sp, #36]	; 0x24
   11ddc:	b	11c28 <_nc_visbuf2@plt+0x174>
   11de0:	mov	ip, #4
   11de4:	str	ip, [sp, #56]	; 0x38
   11de8:	ldr	ip, [sp, #108]	; 0x6c
   11dec:	mov	r3, #1
   11df0:	mov	r5, sl
   11df4:	strb	r3, [ip, #4]
   11df8:	mov	ip, #2
   11dfc:	str	ip, [sp, #52]	; 0x34
   11e00:	b	11c28 <_nc_visbuf2@plt+0x174>
   11e04:	ldr	r3, [sp, #28]
   11e08:	cmp	r3, #0
   11e0c:	movgt	sl, r3
   11e10:	ble	126f0 <_nc_visbuf2@plt+0xc3c>
   11e14:	ldr	r3, [pc, #3288]	; 12af4 <_nc_visbuf2@plt+0x1040>
   11e18:	ldr	ip, [sp, #48]	; 0x30
   11e1c:	ldr	r3, [r4, r3]
   11e20:	cmp	ip, #0
   11e24:	movne	r6, #1
   11e28:	ldr	r2, [r3]
   11e2c:	and	r2, r2, #122880	; 0x1e000
   11e30:	orr	sl, r2, sl, lsl #13
   11e34:	str	sl, [r3]
   11e38:	beq	128fc <_nc_visbuf2@plt+0xe48>
   11e3c:	ldr	r0, [sp, #48]	; 0x30
   11e40:	bl	13320 <_nc_visbuf2@plt+0x186c>
   11e44:	subs	r5, r0, #0
   11e48:	beq	11e60 <_nc_visbuf2@plt+0x3ac>
   11e4c:	bl	11868 <puts@plt>
   11e50:	mov	r0, r5
   11e54:	bl	11760 <free@plt>
   11e58:	mov	ip, #0
   11e5c:	str	ip, [sp, #48]	; 0x30
   11e60:	bl	11a48 <_nc_home_terminfo@plt>
   11e64:	subs	r7, r0, #0
   11e68:	beq	11e84 <_nc_visbuf2@plt+0x3d0>
   11e6c:	bl	13320 <_nc_visbuf2@plt+0x186c>
   11e70:	subs	r5, r0, #0
   11e74:	beq	127c4 <_nc_visbuf2@plt+0xd10>
   11e78:	bl	11868 <puts@plt>
   11e7c:	mov	r0, r5
   11e80:	bl	11760 <free@plt>
   11e84:	ldr	ip, [sp, #48]	; 0x30
   11e88:	cmp	ip, #0
   11e8c:	bne	12d8c <_nc_visbuf2@plt+0x12d8>
   11e90:	mov	r0, #0
   11e94:	bl	118e0 <exit@plt>
   11e98:	mov	ip, #1
   11e9c:	mov	r5, sl
   11ea0:	str	ip, [sp, #68]	; 0x44
   11ea4:	b	11c28 <_nc_visbuf2@plt+0x174>
   11ea8:	mov	ip, #2
   11eac:	str	ip, [sp, #56]	; 0x38
   11eb0:	ldr	ip, [sp, #104]	; 0x68
   11eb4:	mov	r3, #1
   11eb8:	mov	r5, sl
   11ebc:	strb	r3, [ip, #24]
   11ec0:	mov	ip, #0
   11ec4:	str	ip, [sp, #52]	; 0x34
   11ec8:	b	11c28 <_nc_visbuf2@plt+0x174>
   11ecc:	ldr	ip, [sp, #40]	; 0x28
   11ed0:	mov	r3, #1
   11ed4:	mov	r5, sl
   11ed8:	str	r3, [ip]
   11edc:	b	11c28 <_nc_visbuf2@plt+0x174>
   11ee0:	ldr	ip, [sp, #100]	; 0x64
   11ee4:	mov	r3, #1
   11ee8:	mov	r5, sl
   11eec:	str	r3, [sp, #52]	; 0x34
   11ef0:	strb	r3, [ip, #24]
   11ef4:	mov	ip, #3
   11ef8:	str	ip, [sp, #56]	; 0x38
   11efc:	b	11c28 <_nc_visbuf2@plt+0x174>
   11f00:	bl	11790 <curses_version@plt>
   11f04:	bl	11868 <puts@plt>
   11f08:	b	11e90 <_nc_visbuf2@plt+0x3dc>
   11f0c:	mov	ip, #1
   11f10:	mov	r5, sl
   11f14:	str	ip, [sp, #72]	; 0x48
   11f18:	b	11c28 <_nc_visbuf2@plt+0x174>
   11f1c:	ldr	r3, [pc, #3028]	; 12af8 <_nc_visbuf2@plt+0x1044>
   11f20:	mov	r5, sl
   11f24:	ldr	r3, [r4, r3]
   11f28:	ldr	r0, [r3]
   11f2c:	bl	15ff4 <_nc_visbuf2@plt+0x4540>
   11f30:	ldr	r3, [sp, #96]	; 0x60
   11f34:	str	r0, [r3, #28]
   11f38:	b	11c28 <_nc_visbuf2@plt+0x174>
   11f3c:	mov	ip, #1
   11f40:	mov	r5, sl
   11f44:	str	ip, [sp, #64]	; 0x40
   11f48:	mov	ip, #0
   11f4c:	str	ip, [sp, #76]	; 0x4c
   11f50:	b	11c28 <_nc_visbuf2@plt+0x174>
   11f54:	ldr	r3, [pc, #2972]	; 12af8 <_nc_visbuf2@plt+0x1044>
   11f58:	mov	r5, sl
   11f5c:	ldr	r3, [r4, r3]
   11f60:	ldr	r3, [r3]
   11f64:	str	r3, [sp, #84]	; 0x54
   11f68:	b	11c28 <_nc_visbuf2@plt+0x174>
   11f6c:	mov	ip, #1
   11f70:	mov	r5, sl
   11f74:	str	ip, [sp, #64]	; 0x40
   11f78:	b	11c28 <_nc_visbuf2@plt+0x174>
   11f7c:	mov	r3, #0
   11f80:	mov	r5, sl
   11f84:	str	r3, [sp, #28]
   11f88:	b	11c28 <_nc_visbuf2@plt+0x174>
   11f8c:	mov	ip, #1
   11f90:	mov	r5, sl
   11f94:	str	ip, [sp, #88]	; 0x58
   11f98:	b	11c28 <_nc_visbuf2@plt+0x174>
   11f9c:	mvn	ip, #0
   11fa0:	mov	r5, sl
   11fa4:	str	ip, [sp, #68]	; 0x44
   11fa8:	b	11c28 <_nc_visbuf2@plt+0x174>
   11fac:	ldr	r3, [pc, #2884]	; 12af8 <_nc_visbuf2@plt+0x1044>
   11fb0:	mov	r5, sl
   11fb4:	ldr	r3, [r4, r3]
   11fb8:	ldr	r3, [r3]
   11fbc:	str	r3, [sp, #48]	; 0x30
   11fc0:	b	11c28 <_nc_visbuf2@plt+0x174>
   11fc4:	mov	ip, #1
   11fc8:	mov	r5, sl
   11fcc:	str	ip, [sp, #80]	; 0x50
   11fd0:	b	11c28 <_nc_visbuf2@plt+0x174>
   11fd4:	ldr	ip, [sp, #92]	; 0x5c
   11fd8:	mov	r3, #1
   11fdc:	mov	r5, sl
   11fe0:	strb	r3, [ip, #16]
   11fe4:	b	11c28 <_nc_visbuf2@plt+0x174>
   11fe8:	ldr	r3, [pc, #2816]	; 12af0 <_nc_visbuf2@plt+0x103c>
   11fec:	mov	r2, #0
   11ff0:	mov	r5, sl
   11ff4:	mov	fp, #1
   11ff8:	ldr	r3, [r4, r3]
   11ffc:	strb	r2, [r3]
   12000:	b	11c28 <_nc_visbuf2@plt+0x174>
   12004:	ldr	r3, [sp, #28]
   12008:	cmp	r3, #0
   1200c:	ble	12774 <_nc_visbuf2@plt+0xcc0>
   12010:	ldr	r3, [pc, #2780]	; 12af4 <_nc_visbuf2@plt+0x1040>
   12014:	ldr	ip, [sp, #28]
   12018:	ldr	r2, [r4, r3]
   1201c:	ldr	r3, [r2]
   12020:	and	r3, r3, #122880	; 0x1e000
   12024:	orr	r3, r3, ip, lsl #13
   12028:	str	r3, [r2]
   1202c:	cmp	r3, #0
   12030:	beq	12058 <_nc_visbuf2@plt+0x5a4>
   12034:	ldr	r3, [pc, #2752]	; 12afc <_nc_visbuf2@plt+0x1048>
   12038:	ldr	r1, [pc, #2752]	; 12b00 <_nc_visbuf2@plt+0x104c>
   1203c:	ldr	r0, [pc, #2752]	; 12b04 <_nc_visbuf2@plt+0x1050>
   12040:	ldr	r3, [r4, r3]
   12044:	add	r1, pc, r1
   12048:	add	r0, pc, r0
   1204c:	ldr	r2, [r3]
   12050:	str	r0, [r3]
   12054:	str	r2, [r1, #8]
   12058:	ldr	r3, [pc, #2728]	; 12b08 <_nc_visbuf2@plt+0x1054>
   1205c:	ldr	r2, [r4, r3]
   12060:	ldr	r3, [r2]
   12064:	cmp	r7, r3
   12068:	ble	12150 <_nc_visbuf2@plt+0x69c>
   1206c:	add	r1, r3, #1
   12070:	ldr	r8, [r6, r3, lsl #2]
   12074:	cmp	r7, r1
   12078:	str	r1, [r2]
   1207c:	bgt	12848 <_nc_visbuf2@plt+0xd94>
   12080:	ldr	r5, [pc, #2692]	; 12b0c <_nc_visbuf2@plt+0x1058>
   12084:	add	r5, pc, r5
   12088:	ldr	r3, [r5, #12]
   1208c:	cmp	r3, #0
   12090:	beq	12920 <_nc_visbuf2@plt+0xe6c>
   12094:	ldr	r3, [pc, #2676]	; 12b10 <_nc_visbuf2@plt+0x105c>
   12098:	add	r3, pc, r3
   1209c:	ldrb	r2, [r3, #24]
   120a0:	cmp	r2, #0
   120a4:	bne	121f8 <_nc_visbuf2@plt+0x744>
   120a8:	ldrb	r3, [r3, #4]
   120ac:	cmp	r3, #0
   120b0:	bne	1288c <_nc_visbuf2@plt+0xdd8>
   120b4:	mov	r0, r8
   120b8:	ldr	r5, [pc, #2644]	; 12b14 <_nc_visbuf2@plt+0x1060>
   120bc:	bl	117c0 <_nc_set_source@plt>
   120c0:	ldr	ip, [sp, #72]	; 0x48
   120c4:	add	r5, pc, r5
   120c8:	cmp	ip, #0
   120cc:	ldr	ip, [sp, #76]	; 0x4c
   120d0:	ldr	r0, [r5, #12]
   120d4:	eor	r3, ip, #1
   120d8:	ldr	ip, [sp, #64]	; 0x40
   120dc:	orr	r2, ip, r3
   120e0:	bne	1260c <_nc_visbuf2@plt+0xb58>
   120e4:	ldrb	r3, [r5, #24]
   120e8:	cmp	r3, #0
   120ec:	bne	127b0 <_nc_visbuf2@plt+0xcfc>
   120f0:	ldrb	r3, [r5, #4]
   120f4:	cmp	r3, #0
   120f8:	bne	127b0 <_nc_visbuf2@plt+0xcfc>
   120fc:	ldr	r1, [sp, #72]	; 0x48
   12100:	ldr	ip, [pc, #2576]	; 12b18 <_nc_visbuf2@plt+0x1064>
   12104:	mov	r3, r1
   12108:	add	ip, pc, ip
   1210c:	str	ip, [sp]
   12110:	bl	117b4 <_nc_read_entry_source@plt>
   12114:	ldr	r3, [pc, #2560]	; 12b1c <_nc_visbuf2@plt+0x1068>
   12118:	add	r3, pc, r3
   1211c:	ldrb	r2, [r3, #24]
   12120:	cmp	r2, #0
   12124:	bne	1226c <_nc_visbuf2@plt+0x7b8>
   12128:	ldrb	r3, [r3, #4]
   1212c:	cmp	r3, #0
   12130:	bne	1226c <_nc_visbuf2@plt+0x7b8>
   12134:	ldr	r1, [sp, #64]	; 0x40
   12138:	mov	r0, #1
   1213c:	bl	11988 <_nc_resolve_uses2@plt>
   12140:	cmp	r0, #0
   12144:	bne	12278 <_nc_visbuf2@plt+0x7c4>
   12148:	mov	r0, #1
   1214c:	bl	118e0 <exit@plt>
   12150:	ldr	r6, [pc, #2504]	; 12b20 <_nc_visbuf2@plt+0x106c>
   12154:	add	r6, pc, r6
   12158:	ldrb	r3, [r6, #24]
   1215c:	cmp	r3, #0
   12160:	beq	12234 <_nc_visbuf2@plt+0x780>
   12164:	ldr	r0, [pc, #2488]	; 12b24 <_nc_visbuf2@plt+0x1070>
   12168:	add	r0, pc, r0
   1216c:	bl	11850 <getenv@plt>
   12170:	subs	r8, r0, #0
   12174:	beq	12880 <_nc_visbuf2@plt+0xdcc>
   12178:	ldr	r0, [pc, #2472]	; 12b28 <_nc_visbuf2@plt+0x1074>
   1217c:	add	r0, pc, r0
   12180:	bl	11850 <getenv@plt>
   12184:	bl	15ff4 <_nc_visbuf2@plt+0x4540>
   12188:	cmp	r0, #0
   1218c:	str	r0, [r6, #28]
   12190:	beq	12880 <_nc_visbuf2@plt+0xdcc>
   12194:	mov	r0, r8
   12198:	mov	r1, #0
   1219c:	bl	119d0 <access@plt>
   121a0:	cmp	r0, #0
   121a4:	beq	12080 <_nc_visbuf2@plt+0x5cc>
   121a8:	add	r5, sp, #116	; 0x74
   121ac:	mov	r0, r5
   121b0:	bl	13430 <_nc_visbuf2@plt+0x197c>
   121b4:	cmp	r0, #0
   121b8:	str	r0, [r6, #12]
   121bc:	beq	12d74 <_nc_visbuf2@plt+0x12c0>
   121c0:	ldr	r2, [pc, #2404]	; 12b2c <_nc_visbuf2@plt+0x1078>
   121c4:	mov	r3, r8
   121c8:	mov	r1, #1
   121cc:	mov	r8, r5
   121d0:	add	r2, pc, r2
   121d4:	bl	119b8 <__fprintf_chk@plt>
   121d8:	ldr	r0, [r6, #12]
   121dc:	bl	119dc <fclose@plt>
   121e0:	mov	r0, r5
   121e4:	mov	r1, #0
   121e8:	bl	15e20 <_nc_visbuf2@plt+0x436c>
   121ec:	str	r5, [r6]
   121f0:	str	r0, [r6, #12]
   121f4:	b	12080 <_nc_visbuf2@plt+0x5cc>
   121f8:	ldr	ip, [sp, #60]	; 0x3c
   121fc:	mov	r3, r9
   12200:	ldr	r1, [sp, #52]	; 0x34
   12204:	ldr	r0, [sp, #84]	; 0x54
   12208:	str	ip, [sp]
   1220c:	ldr	ip, [sp, #28]
   12210:	ldr	r2, [sp, #56]	; 0x38
   12214:	str	ip, [sp, #4]
   12218:	ldr	ip, [sp, #76]	; 0x4c
   1221c:	cmp	ip, #0
   12220:	ldr	ip, [sp, #88]	; 0x58
   12224:	moveq	r1, #4
   12228:	str	ip, [sp, #8]
   1222c:	bl	16f38 <_nc_visbuf2@plt+0x5484>
   12230:	b	120b4 <_nc_visbuf2@plt+0x600>
   12234:	ldr	ip, [sp, #32]
   12238:	mov	r1, #1
   1223c:	ldr	r2, [pc, #2284]	; 12b30 <_nc_visbuf2@plt+0x107c>
   12240:	ldr	r3, [ip]
   12244:	add	r2, pc, r2
   12248:	ldr	ip, [sp, #44]	; 0x2c
   1224c:	ldr	r0, [ip]
   12250:	str	r2, [sp, #4]
   12254:	ldr	r2, [pc, #2264]	; 12b34 <_nc_visbuf2@plt+0x1080>
   12258:	str	r3, [sp]
   1225c:	add	r2, pc, r2
   12260:	bl	119b8 <__fprintf_chk@plt>
   12264:	mov	r0, #1
   12268:	bl	118e0 <exit@plt>
   1226c:	ldr	ip, [sp, #80]	; 0x50
   12270:	cmp	ip, #0
   12274:	bne	12134 <_nc_visbuf2@plt+0x680>
   12278:	ldr	r3, [pc, #2232]	; 12b38 <_nc_visbuf2@plt+0x1084>
   1227c:	add	r3, pc, r3
   12280:	ldrb	r2, [r3, #24]
   12284:	cmp	r2, #0
   12288:	bne	12298 <_nc_visbuf2@plt+0x7e4>
   1228c:	ldrb	r3, [r3, #4]
   12290:	cmp	r3, #0
   12294:	beq	12954 <_nc_visbuf2@plt+0xea0>
   12298:	ldr	r0, [pc, #2204]	; 12b3c <_nc_visbuf2@plt+0x1088>
   1229c:	mvn	r3, #0
   122a0:	ldr	r1, [pc, #2200]	; 12b40 <_nc_visbuf2@plt+0x108c>
   122a4:	ldr	ip, [pc, #2200]	; 12b44 <_nc_visbuf2@plt+0x1090>
   122a8:	ldr	r0, [r4, r0]
   122ac:	add	ip, pc, ip
   122b0:	ldr	r2, [pc, #2192]	; 12b48 <_nc_visbuf2@plt+0x1094>
   122b4:	str	ip, [sp, #52]	; 0x34
   122b8:	str	r3, [r0]
   122bc:	ldr	r1, [r4, r1]
   122c0:	ldr	ip, [pc, #2180]	; 12b4c <_nc_visbuf2@plt+0x1098>
   122c4:	ldr	sl, [pc, #2180]	; 12b50 <_nc_visbuf2@plt+0x109c>
   122c8:	add	ip, pc, ip
   122cc:	str	r3, [r1]
   122d0:	str	ip, [sp, #64]	; 0x40
   122d4:	add	sl, pc, sl
   122d8:	ldr	r3, [r4, r2]
   122dc:	ldr	r9, [pc, #2160]	; 12b54 <_nc_visbuf2@plt+0x10a0>
   122e0:	ldr	ip, [pc, #2160]	; 12b58 <_nc_visbuf2@plt+0x10a4>
   122e4:	add	r9, pc, r9
   122e8:	ldr	r5, [r3]
   122ec:	add	ip, pc, ip
   122f0:	str	fp, [sp, #56]	; 0x38
   122f4:	str	ip, [sp, #60]	; 0x3c
   122f8:	b	12300 <_nc_visbuf2@plt+0x84c>
   122fc:	ldr	r5, [r5, #508]	; 0x1fc
   12300:	cmp	r5, #0
   12304:	beq	12784 <_nc_visbuf2@plt+0xcd0>
   12308:	ldr	r0, [sl, #28]
   1230c:	ldr	r1, [r5]
   12310:	bl	1349c <_nc_visbuf2@plt+0x19e8>
   12314:	cmp	r0, #0
   12318:	beq	122fc <_nc_visbuf2@plt+0x848>
   1231c:	ldr	r3, [r5, #496]	; 0x1f0
   12320:	ldr	r7, [r5, #500]	; 0x1f4
   12324:	ldr	r0, [r5]
   12328:	rsb	r7, r3, r7
   1232c:	bl	11700 <_nc_first_name@plt>
   12330:	bl	118bc <_nc_set_type@plt>
   12334:	ldr	r1, [r5, #496]	; 0x1f0
   12338:	mov	r2, #0
   1233c:	ldr	r0, [sl, #12]
   12340:	bl	11a78 <fseek@plt>
   12344:	ldr	r6, [pc, #2064]	; 12b5c <_nc_visbuf2@plt+0x10a8>
   12348:	ldr	r2, [pc, #2064]	; 12b60 <_nc_visbuf2@plt+0x10ac>
   1234c:	ldr	r8, [pc, #2064]	; 12b64 <_nc_visbuf2@plt+0x10b0>
   12350:	add	r6, pc, r6
   12354:	ldr	r3, [pc, #2060]	; 12b68 <_nc_visbuf2@plt+0x10b4>
   12358:	add	r2, pc, r2
   1235c:	str	r5, [sp, #40]	; 0x28
   12360:	add	r8, pc, r8
   12364:	add	r3, pc, r3
   12368:	str	r2, [sp, #48]	; 0x30
   1236c:	str	r3, [sp, #32]
   12370:	ldr	r5, [sp, #52]	; 0x34
   12374:	str	r9, [sp, #44]	; 0x2c
   12378:	b	12394 <_nc_visbuf2@plt+0x8e0>
   1237c:	bl	11994 <fgetc@plt>
   12380:	ldr	r3, [pc, #2084]	; 12bac <_nc_visbuf2@plt+0x10f8>
   12384:	ldr	r3, [r4, r3]
   12388:	ldr	r1, [r3]
   1238c:	bl	11814 <_IO_putc@plt>
   12390:	sub	r7, r7, #1
   12394:	cmp	r7, #0
   12398:	ble	12430 <_nc_visbuf2@plt+0x97c>
   1239c:	ldrb	r3, [r6, #24]
   123a0:	ldr	r0, [r6, #12]
   123a4:	cmp	r3, #0
   123a8:	bne	1237c <_nc_visbuf2@plt+0x8c8>
   123ac:	bl	11994 <fgetc@plt>
   123b0:	ldrb	r2, [r6, #32]
   123b4:	cmp	r2, #0
   123b8:	mov	r9, r0
   123bc:	beq	12408 <_nc_visbuf2@plt+0x954>
   123c0:	ldr	r1, [r6, #40]	; 0x28
   123c4:	ldr	r2, [r6, #36]	; 0x24
   123c8:	add	r1, r1, #1
   123cc:	cmp	r1, r2
   123d0:	bcs	12568 <_nc_visbuf2@plt+0xab4>
   123d4:	cmp	r9, #10
   123d8:	cmpne	r9, #64	; 0x40
   123dc:	movne	r2, #0
   123e0:	moveq	r2, #1
   123e4:	beq	125a8 <_nc_visbuf2@plt+0xaf4>
   123e8:	cmp	r9, #62	; 0x3e
   123ec:	beq	124c8 <_nc_visbuf2@plt+0xa14>
   123f0:	ldr	r2, [r8, #40]	; 0x28
   123f4:	ldr	r1, [r8, #44]	; 0x2c
   123f8:	add	r0, r2, #1
   123fc:	str	r0, [r8, #40]	; 0x28
   12400:	strb	r9, [r1, r2]
   12404:	b	12390 <_nc_visbuf2@plt+0x8dc>
   12408:	cmp	r0, #60	; 0x3c
   1240c:	str	r2, [r6, #40]	; 0x28
   12410:	moveq	r3, #1
   12414:	strbeq	r3, [r6, #32]
   12418:	beq	12390 <_nc_visbuf2@plt+0x8dc>
   1241c:	ldr	r3, [pc, #1928]	; 12bac <_nc_visbuf2@plt+0x10f8>
   12420:	ldr	r3, [r4, r3]
   12424:	ldr	r1, [r3]
   12428:	bl	11814 <_IO_putc@plt>
   1242c:	b	12390 <_nc_visbuf2@plt+0x8dc>
   12430:	ldr	r5, [sp, #40]	; 0x28
   12434:	mov	r6, #0
   12438:	ldr	r9, [sp, #44]	; 0x2c
   1243c:	mov	r0, r5
   12440:	bl	1927c <_nc_visbuf2@plt+0x77c8>
   12444:	ldr	r3, [sp, #68]	; 0x44
   12448:	str	r6, [sp]
   1244c:	mov	r0, r5
   12450:	ldr	r1, [sp, #56]	; 0x38
   12454:	ldr	r2, [sp, #36]	; 0x24
   12458:	bl	182a8 <_nc_visbuf2@plt+0x67f4>
   1245c:	ldr	r3, [r5, #40]	; 0x28
   12460:	cmp	r3, r6
   12464:	movgt	r7, r5
   12468:	ble	12490 <_nc_visbuf2@plt+0x9dc>
   1246c:	ldrb	r1, [r9, #4]
   12470:	add	r6, r6, #1
   12474:	ldr	r0, [r7, #44]	; 0x2c
   12478:	add	r7, r7, #12
   1247c:	eor	r1, r1, #1
   12480:	bl	18c68 <_nc_visbuf2@plt+0x71b4>
   12484:	ldr	r3, [r5, #40]	; 0x28
   12488:	cmp	r3, r6
   1248c:	bgt	1246c <_nc_visbuf2@plt+0x9b8>
   12490:	bl	18d80 <_nc_visbuf2@plt+0x72cc>
   12494:	ldr	ip, [sp, #36]	; 0x24
   12498:	eor	r3, ip, #1
   1249c:	ldr	ip, [sp, #28]
   124a0:	cmp	ip, #0
   124a4:	moveq	r3, #0
   124a8:	andne	r3, r3, #1
   124ac:	cmp	r3, #0
   124b0:	beq	122fc <_nc_visbuf2@plt+0x848>
   124b4:	mov	r2, r0
   124b8:	ldr	r1, [sp, #60]	; 0x3c
   124bc:	mov	r0, #1
   124c0:	bl	119a0 <__printf_chk@plt>
   124c4:	b	122fc <_nc_visbuf2@plt+0x848>
   124c8:	ldr	ip, [r5, #40]	; 0x28
   124cc:	mov	r1, #35	; 0x23
   124d0:	ldr	r3, [r5, #48]	; 0x30
   124d4:	ldr	fp, [r5, #44]	; 0x2c
   124d8:	strb	r2, [r5, #32]
   124dc:	strb	r2, [fp, ip]
   124e0:	mov	r0, fp
   124e4:	strb	r2, [r3]
   124e8:	add	ip, ip, #1
   124ec:	str	ip, [r5, #40]	; 0x28
   124f0:	str	r3, [sp, #16]
   124f4:	bl	11910 <strchr@plt>
   124f8:	ldr	r3, [sp, #16]
   124fc:	subs	r9, r0, #0
   12500:	beq	12808 <_nc_visbuf2@plt+0xd54>
   12504:	mov	r0, r3
   12508:	mov	r1, r9
   1250c:	bl	11844 <strcpy@plt>
   12510:	mov	r3, #0
   12514:	strb	r3, [r9]
   12518:	mov	r0, fp
   1251c:	bl	16e20 <_nc_visbuf2@plt+0x536c>
   12520:	subs	r9, r0, #0
   12524:	beq	128b8 <_nc_visbuf2@plt+0xe04>
   12528:	ldr	r2, [pc, #1660]	; 12bac <_nc_visbuf2@plt+0x10f8>
   1252c:	mov	r0, #58	; 0x3a
   12530:	ldr	fp, [r4, r2]
   12534:	ldr	r1, [fp]
   12538:	bl	11814 <_IO_putc@plt>
   1253c:	ldr	r1, [fp]
   12540:	mov	r0, r9
   12544:	bl	11a90 <fputs@plt>
   12548:	ldr	ip, [sp, #48]	; 0x30
   1254c:	ldr	r1, [fp]
   12550:	ldr	r0, [ip, #48]	; 0x30
   12554:	bl	11a90 <fputs@plt>
   12558:	ldr	r1, [fp]
   1255c:	mov	r0, #58	; 0x3a
   12560:	bl	11814 <_IO_putc@plt>
   12564:	b	12390 <_nc_visbuf2@plt+0x8dc>
   12568:	add	r1, r2, #132	; 0x84
   1256c:	ldr	r0, [r6, #44]	; 0x2c
   12570:	str	r1, [r6, #36]	; 0x24
   12574:	bl	117a8 <_nc_doalloc@plt>
   12578:	cmp	r0, #0
   1257c:	str	r0, [r6, #44]	; 0x2c
   12580:	beq	12d80 <_nc_visbuf2@plt+0x12cc>
   12584:	ldr	r0, [r6, #48]	; 0x30
   12588:	ldr	r1, [r6, #36]	; 0x24
   1258c:	bl	117a8 <_nc_doalloc@plt>
   12590:	cmp	r0, #0
   12594:	str	r0, [r6, #48]	; 0x30
   12598:	bne	123d4 <_nc_visbuf2@plt+0x920>
   1259c:	ldr	r0, [pc, #1480]	; 12b6c <_nc_visbuf2@plt+0x10b8>
   125a0:	add	r0, pc, r0
   125a4:	bl	13244 <_nc_visbuf2@plt+0x1790>
   125a8:	ldr	ip, [sp, #32]
   125ac:	mov	r2, #0
   125b0:	ldr	r3, [sp, #32]
   125b4:	mov	r0, #60	; 0x3c
   125b8:	ldr	r1, [ip, #40]	; 0x28
   125bc:	ldr	lr, [ip, #44]	; 0x2c
   125c0:	ldr	ip, [pc, #1508]	; 12bac <_nc_visbuf2@plt+0x10f8>
   125c4:	add	fp, r1, #1
   125c8:	str	fp, [r3, #40]	; 0x28
   125cc:	strb	r2, [lr, r1]
   125d0:	ldr	fp, [r4, ip]
   125d4:	ldr	r1, [fp]
   125d8:	str	r2, [sp, #20]
   125dc:	bl	11814 <_IO_putc@plt>
   125e0:	ldr	ip, [sp, #32]
   125e4:	ldr	r1, [fp]
   125e8:	ldr	r0, [ip, #44]	; 0x2c
   125ec:	bl	11a90 <fputs@plt>
   125f0:	mov	r0, r9
   125f4:	ldr	r1, [fp]
   125f8:	bl	11814 <_IO_putc@plt>
   125fc:	ldr	r2, [sp, #20]
   12600:	ldr	r3, [sp, #32]
   12604:	strb	r2, [r3, #32]
   12608:	b	12390 <_nc_visbuf2@plt+0x8dc>
   1260c:	mov	r3, #0
   12610:	str	r3, [sp]
   12614:	mov	r1, r3
   12618:	bl	117b4 <_nc_read_entry_source@plt>
   1261c:	ldr	r1, [sp, #64]	; 0x40
   12620:	mov	r0, #1
   12624:	bl	11988 <_nc_resolve_uses2@plt>
   12628:	ldrb	r3, [r5, #4]
   1262c:	cmp	r3, #0
   12630:	bne	12640 <_nc_visbuf2@plt+0xb8c>
   12634:	ldrb	r3, [r5, #24]
   12638:	cmp	r3, #0
   1263c:	beq	126fc <_nc_visbuf2@plt+0xc48>
   12640:	ldr	r3, [pc, #1280]	; 12b48 <_nc_visbuf2@plt+0x1094>
   12644:	movw	r6, #1023	; 0x3ff
   12648:	ldr	r5, [pc, #1312]	; 12b70 <_nc_visbuf2@plt+0x10bc>
   1264c:	ldr	r7, [pc, #1312]	; 12b74 <_nc_visbuf2@plt+0x10c0>
   12650:	ldr	r3, [r4, r3]
   12654:	add	r5, pc, r5
   12658:	add	r7, pc, r7
   1265c:	ldr	r9, [sp, #68]	; 0x44
   12660:	ldr	r4, [r3]
   12664:	b	1266c <_nc_visbuf2@plt+0xbb8>
   12668:	ldr	r4, [r4, #508]	; 0x1fc
   1266c:	cmp	r4, #0
   12670:	beq	126fc <_nc_visbuf2@plt+0xc48>
   12674:	ldr	r0, [r5, #28]
   12678:	ldr	r1, [r4]
   1267c:	bl	1349c <_nc_visbuf2@plt+0x19e8>
   12680:	cmp	r0, #0
   12684:	beq	12668 <_nc_visbuf2@plt+0xbb4>
   12688:	ldrb	ip, [r5, #24]
   1268c:	mov	r1, #0
   12690:	mov	r3, #1
   12694:	str	r9, [sp, #4]
   12698:	mov	r2, r1
   1269c:	mov	r0, r4
   126a0:	str	ip, [sp]
   126a4:	bl	174a4 <_nc_visbuf2@plt+0x59f0>
   126a8:	ldrb	r3, [r5, #24]
   126ac:	cmp	r3, #0
   126b0:	moveq	r3, r6
   126b4:	movne	r3, #4096	; 0x1000
   126b8:	cmp	r3, r0
   126bc:	mov	r8, r0
   126c0:	bge	12668 <_nc_visbuf2@plt+0xbb4>
   126c4:	ldr	ip, [sp, #44]	; 0x2c
   126c8:	ldr	r0, [r4]
   126cc:	ldr	sl, [ip]
   126d0:	bl	11700 <_nc_first_name@plt>
   126d4:	str	r8, [sp]
   126d8:	mov	r1, #1
   126dc:	mov	r2, r7
   126e0:	mov	r3, r0
   126e4:	mov	r0, sl
   126e8:	bl	119b8 <__fprintf_chk@plt>
   126ec:	b	12668 <_nc_visbuf2@plt+0xbb4>
   126f0:	movne	sl, #0
   126f4:	moveq	sl, #1
   126f8:	b	11e14 <_nc_visbuf2@plt+0x360>
   126fc:	ldr	r3, [pc, #1140]	; 12b78 <_nc_visbuf2@plt+0x10c4>
   12700:	add	r3, pc, r3
   12704:	ldrb	r3, [r3, #16]
   12708:	cmp	r3, #0
   1270c:	beq	11e90 <_nc_visbuf2@plt+0x3dc>
   12710:	ldr	ip, [sp, #72]	; 0x48
   12714:	cmp	ip, #0
   12718:	bne	11e90 <_nc_visbuf2@plt+0x3dc>
   1271c:	ldr	r4, [pc, #1112]	; 12b7c <_nc_visbuf2@plt+0x10c8>
   12720:	add	r4, pc, r4
   12724:	ldrb	r3, [r4, #24]
   12728:	cmp	r3, #0
   1272c:	bne	11e90 <_nc_visbuf2@plt+0x3dc>
   12730:	ldrb	r5, [r4, #4]
   12734:	cmp	r5, #0
   12738:	bne	11e90 <_nc_visbuf2@plt+0x3dc>
   1273c:	bl	119e8 <_nc_tic_written@plt>
   12740:	subs	r6, r0, #0
   12744:	beq	12d58 <_nc_visbuf2@plt+0x12a4>
   12748:	mov	r0, r5
   1274c:	ldr	r4, [r4, #20]
   12750:	bl	11928 <_nc_tic_dir@plt>
   12754:	ldr	r2, [pc, #1060]	; 12b80 <_nc_visbuf2@plt+0x10cc>
   12758:	mov	r3, r6
   1275c:	mov	r1, #1
   12760:	add	r2, pc, r2
   12764:	str	r0, [sp]
   12768:	mov	r0, r4
   1276c:	bl	119b8 <__fprintf_chk@plt>
   12770:	b	11e90 <_nc_visbuf2@plt+0x3dc>
   12774:	movne	ip, #0
   12778:	moveq	ip, #1
   1277c:	str	ip, [sp, #28]
   12780:	b	12010 <_nc_visbuf2@plt+0x55c>
   12784:	ldr	r3, [pc, #1016]	; 12b84 <_nc_visbuf2@plt+0x10d0>
   12788:	add	r3, pc, r3
   1278c:	ldr	r2, [r3, #28]
   12790:	cmp	r2, #0
   12794:	beq	12ca0 <_nc_visbuf2@plt+0x11ec>
   12798:	ldr	r3, [pc, #1000]	; 12b88 <_nc_visbuf2@plt+0x10d4>
   1279c:	add	r3, pc, r3
   127a0:	ldrb	r3, [r3, #16]
   127a4:	cmp	r3, #0
   127a8:	bne	1271c <_nc_visbuf2@plt+0xc68>
   127ac:	b	11e90 <_nc_visbuf2@plt+0x3dc>
   127b0:	mov	r3, #0
   127b4:	str	r3, [sp]
   127b8:	mov	r1, r3
   127bc:	bl	117b4 <_nc_read_entry_source@plt>
   127c0:	b	12114 <_nc_visbuf2@plt+0x660>
   127c4:	cmp	r6, #0
   127c8:	bne	11e84 <_nc_visbuf2@plt+0x3d0>
   127cc:	ldr	r3, [pc, #984]	; 12bac <_nc_visbuf2@plt+0x10f8>
   127d0:	ldr	r3, [r4, r3]
   127d4:	ldr	r0, [r3]
   127d8:	bl	11754 <fflush@plt>
   127dc:	ldr	ip, [sp, #44]	; 0x2c
   127e0:	str	r7, [sp]
   127e4:	mov	r1, #1
   127e8:	ldr	r2, [pc, #924]	; 12b8c <_nc_visbuf2@plt+0x10d8>
   127ec:	ldr	r0, [ip]
   127f0:	ldr	ip, [sp, #32]
   127f4:	add	r2, pc, r2
   127f8:	ldr	r3, [ip]
   127fc:	bl	119b8 <__fprintf_chk@plt>
   12800:	mov	r0, #1
   12804:	bl	118e0 <exit@plt>
   12808:	mov	r0, fp
   1280c:	mov	r1, #61	; 0x3d
   12810:	bl	11910 <strchr@plt>
   12814:	ldr	r3, [sp, #16]
   12818:	subs	r9, r0, #0
   1281c:	bne	12504 <_nc_visbuf2@plt+0xa50>
   12820:	mov	r0, fp
   12824:	mov	r1, #64	; 0x40
   12828:	bl	11910 <strchr@plt>
   1282c:	ldr	r3, [sp, #16]
   12830:	subs	r9, r0, #0
   12834:	beq	12518 <_nc_visbuf2@plt+0xa64>
   12838:	ldrb	r1, [r9, #1]
   1283c:	cmp	r1, #62	; 0x3e
   12840:	bne	12518 <_nc_visbuf2@plt+0xa64>
   12844:	b	12504 <_nc_visbuf2@plt+0xa50>
   12848:	ldr	ip, [sp, #32]
   1284c:	mov	r1, #1
   12850:	ldr	r2, [pc, #824]	; 12b90 <_nc_visbuf2@plt+0x10dc>
   12854:	ldr	r3, [ip]
   12858:	add	r2, pc, r2
   1285c:	ldr	ip, [sp, #44]	; 0x2c
   12860:	ldr	r0, [ip]
   12864:	str	r2, [sp, #4]
   12868:	ldr	r2, [pc, #804]	; 12b94 <_nc_visbuf2@plt+0x10e0>
   1286c:	str	r3, [sp]
   12870:	add	r2, pc, r2
   12874:	bl	119b8 <__fprintf_chk@plt>
   12878:	mov	r0, #1
   1287c:	bl	118e0 <exit@plt>
   12880:	ldr	r8, [pc, #784]	; 12b98 <_nc_visbuf2@plt+0x10e4>
   12884:	add	r8, pc, r8
   12888:	b	12080 <_nc_visbuf2@plt+0x5cc>
   1288c:	ldr	ip, [sp, #60]	; 0x3c
   12890:	mov	r3, r9
   12894:	str	r2, [sp, #8]
   12898:	ldr	r0, [sp, #84]	; 0x54
   1289c:	str	ip, [sp]
   128a0:	ldr	ip, [sp, #28]
   128a4:	ldr	r1, [sp, #52]	; 0x34
   128a8:	ldr	r2, [sp, #56]	; 0x38
   128ac:	str	ip, [sp, #4]
   128b0:	bl	16f38 <_nc_visbuf2@plt+0x5484>
   128b4:	b	120b4 <_nc_visbuf2@plt+0x600>
   128b8:	ldr	r3, [pc, #748]	; 12bac <_nc_visbuf2@plt+0x10f8>
   128bc:	mov	r0, #60	; 0x3c
   128c0:	ldr	fp, [r4, r3]
   128c4:	ldr	r1, [fp]
   128c8:	bl	11814 <_IO_putc@plt>
   128cc:	ldr	ip, [sp, #64]	; 0x40
   128d0:	ldr	r1, [fp]
   128d4:	ldr	r0, [ip, #44]	; 0x2c
   128d8:	bl	11a90 <fputs@plt>
   128dc:	ldr	ip, [sp, #64]	; 0x40
   128e0:	ldr	r1, [fp]
   128e4:	ldr	r0, [ip, #48]	; 0x30
   128e8:	bl	11a90 <fputs@plt>
   128ec:	ldr	r1, [fp]
   128f0:	mov	r0, #62	; 0x3e
   128f4:	bl	11814 <_IO_putc@plt>
   128f8:	b	12390 <_nc_visbuf2@plt+0x8dc>
   128fc:	ldr	r0, [pc, #664]	; 12b9c <_nc_visbuf2@plt+0x10e8>
   12900:	add	r0, pc, r0
   12904:	bl	11850 <getenv@plt>
   12908:	adds	r6, r0, #0
   1290c:	ldr	r0, [sp, #48]	; 0x30
   12910:	movne	r6, #1
   12914:	bl	11928 <_nc_tic_dir@plt>
   12918:	str	r0, [sp, #48]	; 0x30
   1291c:	b	11e3c <_nc_visbuf2@plt+0x388>
   12920:	add	r1, sp, #4160	; 0x1040
   12924:	mov	r0, r8
   12928:	add	r1, r1, #52	; 0x34
   1292c:	bl	15e20 <_nc_visbuf2@plt+0x436c>
   12930:	ldrb	r3, [r8]
   12934:	cmp	r3, #45	; 0x2d
   12938:	str	r0, [r5, #12]
   1293c:	bne	12094 <_nc_visbuf2@plt+0x5e0>
   12940:	ldrb	r3, [r8, #1]
   12944:	cmp	r3, #0
   12948:	ldreq	r8, [pc, #592]	; 12ba0 <_nc_visbuf2@plt+0x10ec>
   1294c:	addeq	r8, pc, r8
   12950:	b	12094 <_nc_visbuf2@plt+0x5e0>
   12954:	ldr	r0, [sp, #48]	; 0x30
   12958:	movw	r3, #53240	; 0xcff8
   1295c:	str	r3, [sp, #32]
   12960:	bl	116e8 <_nc_set_writedir@plt>
   12964:	ldr	ip, [sp, #32]
   12968:	ldr	r3, [pc, #472]	; 12b48 <_nc_visbuf2@plt+0x1094>
   1296c:	movt	ip, #65535	; 0xffff
   12970:	str	ip, [sp, #32]
   12974:	ldr	ip, [pc, #552]	; 12ba4 <_nc_visbuf2@plt+0x10f0>
   12978:	add	ip, pc, ip
   1297c:	str	ip, [sp, #40]	; 0x28
   12980:	add	ip, sp, #112	; 0x70
   12984:	str	ip, [sp, #36]	; 0x24
   12988:	ldr	r3, [r4, r3]
   1298c:	str	r4, [sp, #44]	; 0x2c
   12990:	ldr	fp, [r3]
   12994:	b	1299c <_nc_visbuf2@plt+0xee8>
   12998:	ldr	fp, [fp, #508]	; 0x1fc
   1299c:	cmp	fp, #0
   129a0:	beq	12798 <_nc_visbuf2@plt+0xce4>
   129a4:	ldr	r3, [sp, #40]	; 0x28
   129a8:	ldr	r1, [fp]
   129ac:	ldr	r0, [r3, #28]
   129b0:	bl	1349c <_nc_visbuf2@plt+0x19e8>
   129b4:	cmp	r0, #0
   129b8:	beq	12998 <_nc_visbuf2@plt+0xee4>
   129bc:	mov	r7, #0
   129c0:	ldr	r3, [fp, #16]
   129c4:	ldr	r8, [r3, r7]
   129c8:	sub	r3, r8, #1
   129cc:	cmn	r3, #3
   129d0:	bhi	12a60 <_nc_visbuf2@plt+0xfac>
   129d4:	mov	r0, r8
   129d8:	mov	r1, #123	; 0x7b
   129dc:	bl	11910 <strchr@plt>
   129e0:	cmp	r0, #0
   129e4:	beq	12a60 <_nc_visbuf2@plt+0xfac>
   129e8:	add	r9, sp, #8256	; 0x2040
   129ec:	ldrb	r2, [r8]
   129f0:	add	r9, r9, #56	; 0x38
   129f4:	mov	r0, r8
   129f8:	sub	r9, r9, #4
   129fc:	mov	r3, #0
   12a00:	mov	sl, #39	; 0x27
   12a04:	mov	r4, r9
   12a08:	cmp	r2, #0
   12a0c:	beq	12a40 <_nc_visbuf2@plt+0xf8c>
   12a10:	cmp	r2, #92	; 0x5c
   12a14:	strb	r2, [r4]
   12a18:	beq	12a9c <_nc_visbuf2@plt+0xfe8>
   12a1c:	cmp	r2, #37	; 0x25
   12a20:	add	r6, r4, #1
   12a24:	add	r5, r0, #1
   12a28:	ldrb	r2, [r0, #1]
   12a2c:	beq	12bbc <_nc_visbuf2@plt+0x1108>
   12a30:	cmp	r2, #0
   12a34:	mov	r4, r6
   12a38:	mov	r0, r5
   12a3c:	bne	12a10 <_nc_visbuf2@plt+0xf5c>
   12a40:	strb	r2, [r4]
   12a44:	mov	r0, r9
   12a48:	bl	11904 <strlen@plt>
   12a4c:	mov	r4, r0
   12a50:	mov	r0, r8
   12a54:	bl	11904 <strlen@plt>
   12a58:	cmp	r4, r0
   12a5c:	bcc	12c2c <_nc_visbuf2@plt+0x1178>
   12a60:	add	r7, r7, #4
   12a64:	movw	r3, #1656	; 0x678
   12a68:	cmp	r7, r3
   12a6c:	bne	129c0 <_nc_visbuf2@plt+0xf0c>
   12a70:	ldr	r0, [fp]
   12a74:	bl	11700 <_nc_first_name@plt>
   12a78:	bl	118bc <_nc_set_type@plt>
   12a7c:	ldr	ip, [sp, #44]	; 0x2c
   12a80:	ldr	r3, [pc, #180]	; 12b3c <_nc_visbuf2@plt+0x1088>
   12a84:	mov	r0, fp
   12a88:	ldr	r2, [fp, #504]	; 0x1f8
   12a8c:	ldr	r3, [ip, r3]
   12a90:	str	r2, [r3]
   12a94:	bl	118a4 <_nc_write_entry@plt>
   12a98:	b	12998 <_nc_visbuf2@plt+0xee4>
   12a9c:	ldrb	r1, [r0, #1]
   12aa0:	add	r4, r4, #2
   12aa4:	ldrb	r2, [r0, #2]
   12aa8:	add	r0, r0, #2
   12aac:	strb	r1, [r4, #-1]
   12ab0:	b	12a08 <_nc_visbuf2@plt+0xf54>
   12ab4:	andeq	ip, r1, r0, lsr #10
   12ab8:	andeq	r0, r0, r8, asr r1
   12abc:	andeq	ip, r1, r8, asr #13
   12ac0:	andeq	r0, r0, r8, ror #2
   12ac4:			; <UNDEFINED> instruction: 0x0001c6b8
   12ac8:	andeq	ip, r1, r4, lsr #13
   12acc:	muleq	r1, r8, r6
   12ad0:	andeq	ip, r1, ip, lsl #13
   12ad4:	andeq	ip, r1, r8, ror r6
   12ad8:	andeq	r0, r0, ip, lsl #3
   12adc:	andeq	r8, r0, r8, asr sl
   12ae0:	andeq	r4, r0, r4, lsr r2
   12ae4:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
   12ae8:	strdeq	r8, [r0], -r4
   12aec:			; <UNDEFINED> instruction: 0x000001b0
   12af0:	andeq	r0, r0, ip, ror #2
   12af4:	andeq	r0, r0, r0, lsl #3
   12af8:	andeq	r0, r0, r4, asr #3
   12afc:			; <UNDEFINED> instruction: 0x000001bc
   12b00:	muleq	r1, ip, r1
   12b04:	andeq	r1, r0, r0, asr #25
   12b08:	andeq	r0, r0, r0, ror #2
   12b0c:	andeq	ip, r1, ip, asr r1
   12b10:	andeq	ip, r1, r8, asr #2
   12b14:	andeq	ip, r1, ip, lsl r1
   12b18:			; <UNDEFINED> instruction: 0x00000db8
   12b1c:	andeq	ip, r1, r8, asr #1
   12b20:	andeq	ip, r1, ip, lsl #1
   12b24:	andeq	r8, r0, r4, asr #9
   12b28:			; <UNDEFINED> instruction: 0x000084b8
   12b2c:	andeq	r7, r0, r0, asr #6
   12b30:	andeq	r7, r0, ip, asr r2
   12b34:	andeq	r8, r0, r8, ror #7
   12b38:	andeq	fp, r1, r4, ror #30
   12b3c:	muleq	r0, r8, r1
   12b40:	andeq	r0, r0, ip, lsr #3
   12b44:	andeq	fp, r1, r4, lsr pc
   12b48:	andeq	r0, r0, ip, asr r1
   12b4c:	andeq	fp, r1, r8, lsl pc
   12b50:	andeq	fp, r1, ip, lsl #30
   12b54:	strdeq	fp, [r1], -ip
   12b58:	andeq	r8, r0, r0, ror #7
   12b5c:	muleq	r1, r0, lr
   12b60:	andeq	fp, r1, r8, lsl #29
   12b64:	andeq	fp, r1, r0, lsl #29
   12b68:	andeq	fp, r1, ip, ror lr
   12b6c:	andeq	r8, r0, r4, lsl r1
   12b70:	andeq	fp, r1, ip, lsl #23
   12b74:	andeq	r8, r0, r4, lsl r0
   12b78:	andeq	fp, r1, r0, ror #21
   12b7c:	andeq	fp, r1, r0, asr #21
   12b80:	andeq	r7, r0, ip, ror pc
   12b84:	andeq	fp, r1, r8, asr sl
   12b88:	andeq	fp, r1, r4, asr #20
   12b8c:	ldrdeq	r7, [r0], -r0
   12b90:	andeq	r6, r0, r8, asr #24
   12b94:	muleq	r0, r4, sp
   12b98:	andeq	r7, r0, ip, lsl #26
   12b9c:			; <UNDEFINED> instruction: 0x00007cb8
   12ba0:	andeq	r7, r0, ip, asr #23
   12ba4:	andeq	fp, r1, r8, ror #16
   12ba8:	andeq	r0, r0, r4, asr r1
   12bac:	andeq	r0, r0, r0, lsr #3
   12bb0:	muleq	r0, r0, r9
   12bb4:	andeq	r7, r0, r4, asr #17
   12bb8:	andeq	r7, r0, r8, lsl r9
   12bbc:	cmp	r2, #123	; 0x7b
   12bc0:	movne	r0, r5
   12bc4:	movne	r4, r6
   12bc8:	bne	12a08 <_nc_visbuf2@plt+0xf54>
   12bcc:	ldr	ip, [sp, #32]
   12bd0:	add	lr, sp, #12352	; 0x3040
   12bd4:	add	lr, lr, #56	; 0x38
   12bd8:	add	r1, sp, #112	; 0x70
   12bdc:	mov	r2, #0
   12be0:	add	r0, r0, #2
   12be4:	str	r3, [lr, ip]
   12be8:	str	r3, [sp, #16]
   12bec:	bl	11748 <strtol@plt>
   12bf0:	add	r1, sp, #12352	; 0x3040
   12bf4:	ldr	r3, [sp, #16]
   12bf8:	add	r1, r1, #56	; 0x38
   12bfc:	mov	ip, r0
   12c00:	ldr	r0, [sp, #32]
   12c04:	ldr	r2, [r1, r0]
   12c08:	cmp	r2, #0
   12c0c:	beq	12c1c <_nc_visbuf2@plt+0x1168>
   12c10:	ldrb	r1, [r2]
   12c14:	cmp	r1, #125	; 0x7d
   12c18:	beq	12c40 <_nc_visbuf2@plt+0x118c>
   12c1c:	mov	r4, r6
   12c20:	ldrb	r2, [r5]
   12c24:	mov	r0, r5
   12c28:	b	12a08 <_nc_visbuf2@plt+0xf54>
   12c2c:	mov	r0, r8
   12c30:	mov	r1, r9
   12c34:	add	r2, r4, #1
   12c38:	bl	11784 <memcpy@plt>
   12c3c:	b	12a60 <_nc_visbuf2@plt+0xfac>
   12c40:	sub	r1, ip, #1
   12c44:	cmp	r1, #125	; 0x7d
   12c48:	movhi	r1, #0
   12c4c:	movls	r1, #1
   12c50:	cmp	ip, #92	; 0x5c
   12c54:	moveq	r1, #0
   12c58:	cmp	r1, #0
   12c5c:	beq	12c1c <_nc_visbuf2@plt+0x1168>
   12c60:	str	r2, [sp, #20]
   12c64:	str	ip, [sp, #24]
   12c68:	bl	118d4 <__ctype_b_loc@plt>
   12c6c:	ldr	ip, [sp, #24]
   12c70:	ldr	r2, [sp, #20]
   12c74:	ldr	r3, [sp, #16]
   12c78:	lsl	r1, ip, #1
   12c7c:	ldr	r0, [r0]
   12c80:	ldrh	r1, [r0, r1]
   12c84:	tst	r1, #16384	; 0x4000
   12c88:	strbne	sl, [r4, #1]
   12c8c:	addne	r5, r2, #1
   12c90:	addne	r6, r4, #4
   12c94:	strbne	ip, [r4, #2]
   12c98:	strbne	sl, [r4, #3]
   12c9c:	b	12c1c <_nc_visbuf2@plt+0x1168>
   12ca0:	ldr	r2, [pc, #-256]	; 12ba8 <_nc_visbuf2@plt+0x10f4>
   12ca4:	ldr	r2, [r4, r2]
   12ca8:	ldr	r2, [r2]
   12cac:	cmp	r2, #0
   12cb0:	beq	12798 <_nc_visbuf2@plt+0xce4>
   12cb4:	ldr	r1, [r2, #500]	; 0x1f4
   12cb8:	mov	r2, r5
   12cbc:	ldr	r0, [r3, #12]
   12cc0:	mov	r9, r3
   12cc4:	mov	r8, r5
   12cc8:	bl	11a78 <fseek@plt>
   12ccc:	mov	r7, r5
   12cd0:	b	12cd8 <_nc_visbuf2@plt+0x1224>
   12cd4:	mov	r7, r6
   12cd8:	ldr	r0, [r9, #12]
   12cdc:	bl	11994 <fgetc@plt>
   12ce0:	cmn	r0, #1
   12ce4:	mov	r6, r0
   12ce8:	beq	12798 <_nc_visbuf2@plt+0xce4>
   12cec:	cmp	r7, #10
   12cf0:	beq	12d20 <_nc_visbuf2@plt+0x126c>
   12cf4:	cmp	r5, #0
   12cf8:	beq	12cd4 <_nc_visbuf2@plt+0x1220>
   12cfc:	cmp	r8, #0
   12d00:	beq	12cd4 <_nc_visbuf2@plt+0x1220>
   12d04:	ldr	r3, [pc, #-352]	; 12bac <_nc_visbuf2@plt+0x10f8>
   12d08:	mov	r0, r6
   12d0c:	mov	r5, #1
   12d10:	ldr	r3, [r4, r3]
   12d14:	ldr	r1, [r3]
   12d18:	bl	11814 <_IO_putc@plt>
   12d1c:	b	12cd4 <_nc_visbuf2@plt+0x1220>
   12d20:	cmp	r6, #35	; 0x23
   12d24:	beq	12d50 <_nc_visbuf2@plt+0x129c>
   12d28:	cmp	r5, #0
   12d2c:	moveq	r8, r5
   12d30:	beq	12cd4 <_nc_visbuf2@plt+0x1220>
   12d34:	subs	r3, r6, #10
   12d38:	rsbs	r8, r3, #0
   12d3c:	adcs	r8, r8, r3
   12d40:	cmp	r8, #0
   12d44:	beq	12cd4 <_nc_visbuf2@plt+0x1220>
   12d48:	mov	r8, #0
   12d4c:	b	12d04 <_nc_visbuf2@plt+0x1250>
   12d50:	mov	r8, #1
   12d54:	b	12d04 <_nc_visbuf2@plt+0x1250>
   12d58:	ldr	r0, [pc, #-432]	; 12bb0 <_nc_visbuf2@plt+0x10fc>
   12d5c:	mov	r1, #1
   12d60:	ldr	r3, [r4, #20]
   12d64:	mov	r2, #19
   12d68:	add	r0, pc, r0
   12d6c:	bl	11820 <fwrite@plt>
   12d70:	b	11e90 <_nc_visbuf2@plt+0x3dc>
   12d74:	ldr	r0, [pc, #-456]	; 12bb4 <_nc_visbuf2@plt+0x1100>
   12d78:	add	r0, pc, r0
   12d7c:	bl	13244 <_nc_visbuf2@plt+0x1790>
   12d80:	ldr	r0, [pc, #-464]	; 12bb8 <_nc_visbuf2@plt+0x1104>
   12d84:	add	r0, pc, r0
   12d88:	bl	13244 <_nc_visbuf2@plt+0x1790>
   12d8c:	mov	r7, ip
   12d90:	b	127cc <_nc_visbuf2@plt+0xd18>
   12d94:	mov	fp, #0
   12d98:	mov	lr, #0
   12d9c:	pop	{r1}		; (ldr r1, [sp], #4)
   12da0:	mov	r2, sp
   12da4:	push	{r2}		; (str r2, [sp, #-4]!)
   12da8:	push	{r0}		; (str r0, [sp, #-4]!)
   12dac:	ldr	ip, [pc, #16]	; 12dc4 <_nc_visbuf2@plt+0x1310>
   12db0:	push	{ip}		; (str ip, [sp, #-4]!)
   12db4:	ldr	r0, [pc, #12]	; 12dc8 <_nc_visbuf2@plt+0x1314>
   12db8:	ldr	r3, [pc, #12]	; 12dcc <_nc_visbuf2@plt+0x1318>
   12dbc:	bl	11880 <__libc_start_main@plt>
   12dc0:	bl	11aa8 <abort@plt>
   12dc4:	andeq	r9, r1, r8, ror #8
   12dc8:	andeq	r1, r1, r0, asr #21
   12dcc:	andeq	r9, r1, r4, lsl #8
   12dd0:	ldr	r3, [pc, #20]	; 12dec <_nc_visbuf2@plt+0x1338>
   12dd4:	ldr	r2, [pc, #20]	; 12df0 <_nc_visbuf2@plt+0x133c>
   12dd8:	add	r3, pc, r3
   12ddc:	ldr	r2, [r3, r2]
   12de0:	cmp	r2, #0
   12de4:	bxeq	lr
   12de8:	b	118b0 <__gmon_start__@plt>
   12dec:	andeq	fp, r1, r0, lsr #4
   12df0:	andeq	r0, r0, r8, ror r1
   12df4:	push	{r3, lr}
   12df8:	movw	r0, #57828	; 0xe1e4
   12dfc:	ldr	r3, [pc, #36]	; 12e28 <_nc_visbuf2@plt+0x1374>
   12e00:	movt	r0, #2
   12e04:	rsb	r3, r0, r3
   12e08:	cmp	r3, #6
   12e0c:	popls	{r3, pc}
   12e10:	movw	r3, #0
   12e14:	movt	r3, #0
   12e18:	cmp	r3, #0
   12e1c:	popeq	{r3, pc}
   12e20:	blx	r3
   12e24:	pop	{r3, pc}
   12e28:	andeq	lr, r2, r7, ror #3
   12e2c:	push	{r3, lr}
   12e30:	movw	r0, #57828	; 0xe1e4
   12e34:	movw	r3, #57828	; 0xe1e4
   12e38:	movt	r0, #2
   12e3c:	movt	r3, #2
   12e40:	rsb	r3, r0, r3
   12e44:	asr	r3, r3, #2
   12e48:	add	r3, r3, r3, lsr #31
   12e4c:	asrs	r1, r3, #1
   12e50:	popeq	{r3, pc}
   12e54:	movw	r2, #0
   12e58:	movt	r2, #0
   12e5c:	cmp	r2, #0
   12e60:	popeq	{r3, pc}
   12e64:	blx	r2
   12e68:	pop	{r3, pc}
   12e6c:	push	{r4, lr}
   12e70:	movw	r4, #57828	; 0xe1e4
   12e74:	movt	r4, #2
   12e78:	ldrb	r3, [r4]
   12e7c:	cmp	r3, #0
   12e80:	popne	{r4, pc}
   12e84:	bl	12df4 <_nc_visbuf2@plt+0x1340>
   12e88:	mov	r3, #1
   12e8c:	strb	r3, [r4]
   12e90:	pop	{r4, pc}
   12e94:	movw	r0, #56412	; 0xdc5c
   12e98:	movt	r0, #2
   12e9c:	push	{r3, lr}
   12ea0:	ldr	r3, [r0]
   12ea4:	cmp	r3, #0
   12ea8:	beq	12ec0 <_nc_visbuf2@plt+0x140c>
   12eac:	movw	r3, #0
   12eb0:	movt	r3, #0
   12eb4:	cmp	r3, #0
   12eb8:	beq	12ec0 <_nc_visbuf2@plt+0x140c>
   12ebc:	blx	r3
   12ec0:	pop	{r3, lr}
   12ec4:	b	12e2c <_nc_visbuf2@plt+0x1378>
   12ec8:	mov	r0, #0
   12ecc:	bx	lr
   12ed0:	push	{r4, lr}
   12ed4:	mov	r4, r0
   12ed8:	bl	118d4 <__ctype_b_loc@plt>
   12edc:	mov	r3, r4
   12ee0:	ldr	r1, [r0]
   12ee4:	mov	r0, r3
   12ee8:	ldrb	r2, [r3], #1
   12eec:	cmp	r2, #47	; 0x2f
   12ef0:	lsl	r2, r2, #1
   12ef4:	beq	12ee4 <_nc_visbuf2@plt+0x1430>
   12ef8:	ldrh	r2, [r1, r2]
   12efc:	tst	r2, #2048	; 0x800
   12f00:	bne	12ee4 <_nc_visbuf2@plt+0x1430>
   12f04:	pop	{r4, pc}
   12f08:	ldr	r2, [pc, #720]	; 131e0 <_nc_visbuf2@plt+0x172c>
   12f0c:	mov	r3, #0
   12f10:	ldr	r1, [pc, #716]	; 131e4 <_nc_visbuf2@plt+0x1730>
   12f14:	add	r2, pc, r2
   12f18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12f1c:	sub	sp, sp, #36	; 0x24
   12f20:	ldr	r1, [r2, r1]
   12f24:	mov	r7, r3
   12f28:	ldr	sl, [pc, #696]	; 131e8 <_nc_visbuf2@plt+0x1734>
   12f2c:	mov	r9, r3
   12f30:	mov	fp, r3
   12f34:	strb	r3, [sp, #24]
   12f38:	ldr	r3, [r1]
   12f3c:	add	sl, pc, sl
   12f40:	mov	r4, r0
   12f44:	str	r1, [sp, #8]
   12f48:	str	r3, [sp, #28]
   12f4c:	add	r7, r7, #1
   12f50:	cmp	r7, #4
   12f54:	beq	12fb8 <_nc_visbuf2@plt+0x1504>
   12f58:	add	r3, sp, #24
   12f5c:	lsl	r8, r7, #2
   12f60:	mov	r5, #0
   12f64:	strb	fp, [r7, r3]
   12f68:	b	12f78 <_nc_visbuf2@plt+0x14c4>
   12f6c:	add	r5, r5, #1
   12f70:	cmp	r5, r7
   12f74:	beq	12f4c <_nc_visbuf2@plt+0x1498>
   12f78:	cmp	r7, r5
   12f7c:	beq	12f6c <_nc_visbuf2@plt+0x14b8>
   12f80:	ldr	r6, [r4, r5, lsl #2]
   12f84:	ldr	r0, [r4, r8]
   12f88:	mov	r1, r6
   12f8c:	bl	1173c <strcmp@plt>
   12f90:	subs	r2, r0, #0
   12f94:	bne	12f6c <_nc_visbuf2@plt+0x14b8>
   12f98:	mov	r1, #1
   12f9c:	mov	r0, r6
   12fa0:	mov	r9, r1
   12fa4:	bl	118f8 <_nc_tic_expand@plt>
   12fa8:	mov	r1, r0
   12fac:	mov	r0, sl
   12fb0:	bl	119c4 <_nc_warning@plt>
   12fb4:	b	12f6c <_nc_visbuf2@plt+0x14b8>
   12fb8:	cmp	r9, #0
   12fbc:	bne	12fd8 <_nc_visbuf2@plt+0x1524>
   12fc0:	ldr	r8, [r4, #4]
   12fc4:	ldrb	r3, [r8]
   12fc8:	cmp	r3, #27
   12fcc:	beq	12ff4 <_nc_visbuf2@plt+0x1540>
   12fd0:	cmp	r3, #155	; 0x9b
   12fd4:	beq	13178 <_nc_visbuf2@plt+0x16c4>
   12fd8:	ldr	r1, [sp, #8]
   12fdc:	ldr	r2, [sp, #28]
   12fe0:	ldr	r3, [r1]
   12fe4:	cmp	r2, r3
   12fe8:	bne	131dc <_nc_visbuf2@plt+0x1728>
   12fec:	add	sp, sp, #36	; 0x24
   12ff0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12ff4:	ldrb	sl, [r8, #1]
   12ff8:	cmp	sl, #91	; 0x5b
   12ffc:	moveq	sl, #2
   13000:	movne	sl, #1
   13004:	ldrb	r7, [r8, sl]
   13008:	add	r9, r8, sl
   1300c:	cmp	r7, #0
   13010:	beq	12fd8 <_nc_visbuf2@plt+0x1524>
   13014:	bl	118d4 <__ctype_b_loc@plt>
   13018:	mov	r5, sl
   1301c:	mov	r3, r9
   13020:	ldr	r1, [r0]
   13024:	b	13038 <_nc_visbuf2@plt+0x1584>
   13028:	ldrb	r7, [r3, #1]!
   1302c:	add	r5, r5, #1
   13030:	cmp	r7, #0
   13034:	beq	12fd8 <_nc_visbuf2@plt+0x1524>
   13038:	lsl	r7, r7, #1
   1303c:	ldrh	r2, [r1, r7]
   13040:	tst	r2, #2048	; 0x800
   13044:	bne	13028 <_nc_visbuf2@plt+0x1574>
   13048:	ldrb	r3, [r8, r5]
   1304c:	cmp	r3, #65	; 0x41
   13050:	bne	12fd8 <_nc_visbuf2@plt+0x1524>
   13054:	ldr	r2, [r4]
   13058:	mov	r3, #1
   1305c:	strb	r3, [sp, #25]
   13060:	ldrb	r1, [r2]
   13064:	cmp	r1, #10
   13068:	beq	13180 <_nc_visbuf2@plt+0x16cc>
   1306c:	ldrb	fp, [sp, #24]
   13070:	ldr	r3, [r4, #8]
   13074:	ldrb	r2, [r3]
   13078:	cmp	r2, #8
   1307c:	bne	13090 <_nc_visbuf2@plt+0x15dc>
   13080:	ldrb	r3, [r3, #1]
   13084:	cmp	r3, #0
   13088:	moveq	r3, #1
   1308c:	strbeq	r3, [sp, #26]
   13090:	ldr	r1, [pc, #340]	; 131ec <_nc_visbuf2@plt+0x1738>
   13094:	cmp	fp, #0
   13098:	ldr	r2, [pc, #336]	; 131f0 <_nc_visbuf2@plt+0x173c>
   1309c:	mov	r9, #0
   130a0:	add	r1, pc, r1
   130a4:	ldr	r3, [pc, #328]	; 131f4 <_nc_visbuf2@plt+0x1740>
   130a8:	str	r1, [sp, #4]
   130ac:	add	r2, pc, r2
   130b0:	ldr	r1, [pc, #320]	; 131f8 <_nc_visbuf2@plt+0x1744>
   130b4:	add	r3, pc, r3
   130b8:	str	r2, [sp, #12]
   130bc:	mov	r7, r9
   130c0:	add	r1, pc, r1
   130c4:	str	r3, [sp, #16]
   130c8:	str	r1, [sp, #20]
   130cc:	bne	13154 <_nc_visbuf2@plt+0x16a0>
   130d0:	ldr	r6, [r4, r9]
   130d4:	mov	r0, r6
   130d8:	bl	11904 <strlen@plt>
   130dc:	cmp	r0, #1
   130e0:	mov	r3, r0
   130e4:	beq	13154 <_nc_visbuf2@plt+0x16a0>
   130e8:	mov	r0, r6
   130ec:	mov	r1, r8
   130f0:	mov	r2, sl
   130f4:	str	r3, [sp]
   130f8:	bl	1179c <memcmp@plt>
   130fc:	ldr	r3, [sp]
   13100:	cmp	r0, #0
   13104:	bne	13198 <_nc_visbuf2@plt+0x16e4>
   13108:	cmp	r5, r3
   1310c:	bhi	131b8 <_nc_visbuf2@plt+0x1704>
   13110:	ldr	r2, [sp, #4]
   13114:	ldrb	r3, [r2, r7]
   13118:	ldrb	r2, [r6, r5]
   1311c:	cmp	r2, r3
   13120:	beq	13154 <_nc_visbuf2@plt+0x16a0>
   13124:	mov	r2, fp
   13128:	mov	r1, #1
   1312c:	mov	r0, r6
   13130:	str	r3, [sp]
   13134:	bl	118f8 <_nc_tic_expand@plt>
   13138:	ldr	r3, [sp]
   1313c:	ldr	ip, [r4, r9]
   13140:	mov	r2, r3
   13144:	ldrb	r3, [ip, r5]
   13148:	mov	r1, r0
   1314c:	ldr	r0, [sp, #12]
   13150:	bl	119c4 <_nc_warning@plt>
   13154:	add	r7, r7, #1
   13158:	add	r9, r9, #4
   1315c:	cmp	r7, #4
   13160:	beq	12fd8 <_nc_visbuf2@plt+0x1524>
   13164:	add	r3, sp, #24
   13168:	ldrb	fp, [r7, r3]
   1316c:	cmp	fp, #0
   13170:	bne	13154 <_nc_visbuf2@plt+0x16a0>
   13174:	b	130d0 <_nc_visbuf2@plt+0x161c>
   13178:	mov	sl, #1
   1317c:	b	13004 <_nc_visbuf2@plt+0x1550>
   13180:	ldrb	r2, [r2, #1]
   13184:	cmp	r2, #0
   13188:	bne	1306c <_nc_visbuf2@plt+0x15b8>
   1318c:	mov	fp, r3
   13190:	strb	r3, [sp, #24]
   13194:	b	13070 <_nc_visbuf2@plt+0x15bc>
   13198:	mov	r0, r6
   1319c:	mov	r2, fp
   131a0:	mov	r1, #1
   131a4:	bl	118f8 <_nc_tic_expand@plt>
   131a8:	mov	r1, r0
   131ac:	ldr	r0, [sp, #20]
   131b0:	bl	119c4 <_nc_warning@plt>
   131b4:	b	13154 <_nc_visbuf2@plt+0x16a0>
   131b8:	mov	r2, fp
   131bc:	mov	r0, r6
   131c0:	mov	r1, #1
   131c4:	bl	118f8 <_nc_tic_expand@plt>
   131c8:	add	r2, r5, #1
   131cc:	mov	r1, r0
   131d0:	ldr	r0, [sp, #16]
   131d4:	bl	119c4 <_nc_warning@plt>
   131d8:	b	13154 <_nc_visbuf2@plt+0x16a0>
   131dc:	bl	117cc <__stack_chk_fail@plt>
   131e0:	andeq	fp, r1, r4, ror #1
   131e4:	andeq	r0, r0, r8, asr r1
   131e8:			; <UNDEFINED> instruction: 0x000065bc
   131ec:			; <UNDEFINED> instruction: 0x000064bc
   131f0:			; <UNDEFINED> instruction: 0x000064b8
   131f4:	andeq	r6, r0, ip, ror r4
   131f8:	andeq	r6, r0, r4, asr r4
   131fc:	ldr	r1, [pc, #56]	; 1323c <_nc_visbuf2@plt+0x1788>
   13200:	push	{r4, lr}
   13204:	add	r1, pc, r1
   13208:	mov	r4, r0
   1320c:	bl	11718 <strstr@plt>
   13210:	cmp	r0, #0
   13214:	beq	13220 <_nc_visbuf2@plt+0x176c>
   13218:	mov	r0, #1
   1321c:	pop	{r4, pc}
   13220:	ldr	r1, [pc, #24]	; 13240 <_nc_visbuf2@plt+0x178c>
   13224:	mov	r0, r4
   13228:	add	r1, pc, r1
   1322c:	bl	11718 <strstr@plt>
   13230:	adds	r0, r0, #0
   13234:	movne	r0, #1
   13238:	pop	{r4, pc}
   1323c:	muleq	r0, r4, r3
   13240:	andeq	r6, r0, r8, ror r3
   13244:	push	{r3, lr}
   13248:	bl	117f0 <perror@plt>
   1324c:	mov	r0, #1
   13250:	bl	118e0 <exit@plt>
   13254:	push	{r3, r4, r5, r6, r7, lr}
   13258:	mov	r4, r0
   1325c:	bl	118d4 <__ctype_b_loc@plt>
   13260:	mov	r3, r4
   13264:	ldr	ip, [r0]
   13268:	mov	r6, r0
   1326c:	mov	r0, r3
   13270:	ldrb	r2, [r3], #1
   13274:	lsl	r1, r2, #1
   13278:	ldrh	r4, [ip, r1]
   1327c:	and	r4, r4, #8192	; 0x2000
   13280:	uxth	r4, r4
   13284:	cmp	r4, #0
   13288:	bne	1326c <_nc_visbuf2@plt+0x17b8>
   1328c:	cmp	r2, #0
   13290:	beq	13304 <_nc_visbuf2@plt+0x1850>
   13294:	bl	11964 <__strdup@plt>
   13298:	subs	r7, r0, #0
   1329c:	beq	13310 <_nc_visbuf2@plt+0x185c>
   132a0:	bl	11904 <strlen@plt>
   132a4:	subs	r1, r0, #1
   132a8:	beq	132fc <_nc_visbuf2@plt+0x1848>
   132ac:	ldrb	r3, [r7, r1]
   132b0:	add	r1, r7, r1
   132b4:	ldr	r2, [r6]
   132b8:	lsl	r3, r3, #1
   132bc:	ldrh	r3, [r2, r3]
   132c0:	tst	r3, #8192	; 0x2000
   132c4:	beq	132fc <_nc_visbuf2@plt+0x1848>
   132c8:	sub	r3, r0, #2
   132cc:	add	r3, r7, r3
   132d0:	b	132f0 <_nc_visbuf2@plt+0x183c>
   132d4:	mov	r1, r3
   132d8:	ldrb	ip, [r3], #-1
   132dc:	ldr	r5, [r6]
   132e0:	lsl	ip, ip, #1
   132e4:	ldrh	ip, [r5, ip]
   132e8:	tst	ip, #8192	; 0x2000
   132ec:	beq	132fc <_nc_visbuf2@plt+0x1848>
   132f0:	cmp	r3, r7
   132f4:	strb	r4, [r1]
   132f8:	bne	132d4 <_nc_visbuf2@plt+0x1820>
   132fc:	mov	r0, r7
   13300:	pop	{r3, r4, r5, r6, r7, pc}
   13304:	mov	r7, r2
   13308:	mov	r0, r7
   1330c:	pop	{r3, r4, r5, r6, r7, pc}
   13310:	ldr	r0, [pc, #4]	; 1331c <_nc_visbuf2@plt+0x1868>
   13314:	add	r0, pc, r0
   13318:	bl	13244 <_nc_visbuf2@plt+0x1790>
   1331c:	muleq	r0, r4, r2
   13320:	ldr	r3, [pc, #256]	; 13428 <_nc_visbuf2@plt+0x1974>
   13324:	ldr	r2, [pc, #256]	; 1342c <_nc_visbuf2@plt+0x1978>
   13328:	add	r3, pc, r3
   1332c:	push	{r4, r5, r6, r7, lr}
   13330:	sub	sp, sp, #116	; 0x74
   13334:	ldr	r5, [r3, r2]
   13338:	ldr	r3, [r5]
   1333c:	str	r3, [sp, #108]	; 0x6c
   13340:	bl	11964 <__strdup@plt>
   13344:	mov	r2, sp
   13348:	mov	r4, r0
   1334c:	mov	r0, #3
   13350:	mov	r1, r4
   13354:	bl	11a84 <__xstat64@plt>
   13358:	cmp	r0, #0
   1335c:	blt	133b0 <_nc_visbuf2@plt+0x18fc>
   13360:	ldr	r3, [sp, #16]
   13364:	and	r3, r3, #61440	; 0xf000
   13368:	cmp	r3, #16384	; 0x4000
   1336c:	bne	133a0 <_nc_visbuf2@plt+0x18ec>
   13370:	mov	r0, r4
   13374:	mov	r1, #7
   13378:	bl	119d0 <access@plt>
   1337c:	cmp	r0, #0
   13380:	bne	133a0 <_nc_visbuf2@plt+0x18ec>
   13384:	ldr	r2, [sp, #108]	; 0x6c
   13388:	mov	r0, r4
   1338c:	ldr	r3, [r5]
   13390:	cmp	r2, r3
   13394:	bne	13424 <_nc_visbuf2@plt+0x1970>
   13398:	add	sp, sp, #116	; 0x74
   1339c:	pop	{r4, r5, r6, r7, pc}
   133a0:	mov	r0, r4
   133a4:	mov	r4, #0
   133a8:	bl	11760 <free@plt>
   133ac:	b	13384 <_nc_visbuf2@plt+0x18d0>
   133b0:	mov	r0, r4
   133b4:	bl	11724 <_nc_pathlast@plt>
   133b8:	subs	r7, r0, #0
   133bc:	beq	13414 <_nc_visbuf2@plt+0x1960>
   133c0:	ldrb	r6, [r4, r7]
   133c4:	mov	r3, #0
   133c8:	mov	r2, sp
   133cc:	strb	r3, [r4, r7]
   133d0:	mov	r0, #3
   133d4:	mov	r1, r4
   133d8:	bl	11a84 <__xstat64@plt>
   133dc:	add	r7, r4, r7
   133e0:	cmp	r0, #0
   133e4:	blt	133a0 <_nc_visbuf2@plt+0x18ec>
   133e8:	ldr	r3, [sp, #16]
   133ec:	and	r3, r3, #61440	; 0xf000
   133f0:	cmp	r3, #16384	; 0x4000
   133f4:	bne	133a0 <_nc_visbuf2@plt+0x18ec>
   133f8:	mov	r0, r4
   133fc:	mov	r1, #7
   13400:	bl	119d0 <access@plt>
   13404:	cmp	r0, #0
   13408:	bne	133a0 <_nc_visbuf2@plt+0x18ec>
   1340c:	strb	r6, [r7]
   13410:	b	13384 <_nc_visbuf2@plt+0x18d0>
   13414:	mov	r0, r4
   13418:	mov	r4, r7
   1341c:	bl	11760 <free@plt>
   13420:	b	13384 <_nc_visbuf2@plt+0x18d0>
   13424:	bl	117cc <__stack_chk_fail@plt>
   13428:	ldrdeq	sl, [r1], -r0
   1342c:	andeq	r0, r0, r8, asr r1
   13430:	push	{r3, r4, r5, lr}
   13434:	mov	r4, r0
   13438:	ldr	r3, [pc, #84]	; 13494 <_nc_visbuf2@plt+0x19e0>
   1343c:	add	r3, pc, r3
   13440:	ldm	r3!, {r0, r1, r2}
   13444:	str	r0, [r4]
   13448:	mov	r0, #63	; 0x3f
   1344c:	str	r1, [r4, #4]
   13450:	str	r2, [r4, #8]
   13454:	bl	11a6c <umask@plt>
   13458:	mov	r5, r0
   1345c:	mov	r0, r4
   13460:	bl	1185c <mkstemp64@plt>
   13464:	cmp	r0, #0
   13468:	blt	1348c <_nc_visbuf2@plt+0x19d8>
   1346c:	ldr	r1, [pc, #36]	; 13498 <_nc_visbuf2@plt+0x19e4>
   13470:	add	r1, pc, r1
   13474:	bl	116f4 <fdopen@plt>
   13478:	mov	r4, r0
   1347c:	mov	r0, r5
   13480:	bl	11a6c <umask@plt>
   13484:	mov	r0, r4
   13488:	pop	{r3, r4, r5, pc}
   1348c:	mov	r4, #0
   13490:	b	1347c <_nc_visbuf2@plt+0x19c8>
   13494:	andeq	r6, r0, r4, ror r1
   13498:	andeq	r6, r0, ip, asr #2
   1349c:	cmp	r0, #0
   134a0:	push	{r4, r5, r6, lr}
   134a4:	mov	r5, r1
   134a8:	beq	134e8 <_nc_visbuf2@plt+0x1a34>
   134ac:	ldr	r1, [r0]
   134b0:	cmp	r1, #0
   134b4:	beq	134f0 <_nc_visbuf2@plt+0x1a3c>
   134b8:	ldr	r6, [pc, #56]	; 134f8 <_nc_visbuf2@plt+0x1a44>
   134bc:	mov	r4, r0
   134c0:	add	r6, pc, r6
   134c4:	b	134d4 <_nc_visbuf2@plt+0x1a20>
   134c8:	ldr	r1, [r4, #4]!
   134cc:	cmp	r1, #0
   134d0:	beq	134f0 <_nc_visbuf2@plt+0x1a3c>
   134d4:	mov	r0, r5
   134d8:	mov	r2, r6
   134dc:	bl	11a0c <_nc_name_match@plt>
   134e0:	cmp	r0, #0
   134e4:	beq	134c8 <_nc_visbuf2@plt+0x1a14>
   134e8:	mov	r0, #1
   134ec:	pop	{r4, r5, r6, pc}
   134f0:	mov	r0, #0
   134f4:	pop	{r4, r5, r6, pc}
   134f8:	andeq	r6, r0, r0, lsl #2
   134fc:	ldr	r3, [pc, #116]	; 13578 <_nc_visbuf2@plt+0x1ac4>
   13500:	mov	r1, #1
   13504:	ldr	r0, [pc, #112]	; 1357c <_nc_visbuf2@plt+0x1ac8>
   13508:	ldr	r2, [pc, #112]	; 13580 <_nc_visbuf2@plt+0x1acc>
   1350c:	add	r3, pc, r3
   13510:	push	{r4, r5, r6, lr}
   13514:	sub	sp, sp, #8
   13518:	ldr	r5, [r3, r0]
   1351c:	ldr	r3, [r3, r2]
   13520:	ldr	ip, [pc, #92]	; 13584 <_nc_visbuf2@plt+0x1ad0>
   13524:	ldr	r2, [pc, #92]	; 13588 <_nc_visbuf2@plt+0x1ad4>
   13528:	add	ip, pc, ip
   1352c:	ldr	r0, [r5]
   13530:	ldr	r3, [r3]
   13534:	add	r2, pc, r2
   13538:	str	ip, [sp]
   1353c:	bl	119b8 <__fprintf_chk@plt>
   13540:	ldr	r6, [pc, #68]	; 1358c <_nc_visbuf2@plt+0x1ad8>
   13544:	add	r6, pc, r6
   13548:	sub	r4, r6, #4
   1354c:	add	r6, r6, #108	; 0x6c
   13550:	ldr	r0, [r4, #4]!
   13554:	ldr	r1, [r5]
   13558:	bl	11a90 <fputs@plt>
   1355c:	mov	r0, #10
   13560:	ldr	r1, [r5]
   13564:	bl	11814 <_IO_putc@plt>
   13568:	cmp	r4, r6
   1356c:	bne	13550 <_nc_visbuf2@plt+0x1a9c>
   13570:	mov	r0, #1
   13574:	bl	118e0 <exit@plt>
   13578:	andeq	sl, r1, ip, ror #21
   1357c:	andeq	r0, r0, r8, ror #2
   13580:	andeq	r0, r0, ip, lsl #3
   13584:	andeq	r5, r0, r8, ror pc
   13588:	muleq	r0, r0, r0
   1358c:	andeq	sl, r1, r4, lsl r7
   13590:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   13594:	sub	sp, sp, #4096	; 0x1000
   13598:	ldr	r8, [pc, #316]	; 136dc <_nc_visbuf2@plt+0x1c28>
   1359c:	subs	r7, r2, #0
   135a0:	ldr	r3, [pc, #312]	; 136e0 <_nc_visbuf2@plt+0x1c2c>
   135a4:	sub	sp, sp, #16
   135a8:	add	r8, pc, r8
   135ac:	add	r2, sp, #8192	; 0x2000
   135b0:	addeq	r7, sp, #12
   135b4:	cmp	r0, #0
   135b8:	ldr	r9, [r8, r3]
   135bc:	mov	r4, r0
   135c0:	mov	sl, r1
   135c4:	ldr	r3, [r9]
   135c8:	str	r3, [r2, #-4084]	; 0xfffff00c
   135cc:	beq	136d0 <_nc_visbuf2@plt+0x1c1c>
   135d0:	mov	r0, r7
   135d4:	bl	13430 <_nc_visbuf2@plt+0x197c>
   135d8:	subs	r6, r0, #0
   135dc:	beq	136c4 <_nc_visbuf2@plt+0x1c10>
   135e0:	mov	r0, r4
   135e4:	bl	11a18 <clearerr@plt>
   135e8:	b	1360c <_nc_visbuf2@plt+0x1b58>
   135ec:	bl	11778 <ferror@plt>
   135f0:	cmp	r0, #0
   135f4:	bne	13684 <_nc_visbuf2@plt+0x1bd0>
   135f8:	cmp	r5, #0
   135fc:	beq	1368c <_nc_visbuf2@plt+0x1bd8>
   13600:	mov	r0, r5
   13604:	mov	r1, r6
   13608:	bl	11a00 <fputc@plt>
   1360c:	mov	r0, r4
   13610:	bl	11994 <fgetc@plt>
   13614:	mov	r5, r0
   13618:	mov	r0, r4
   1361c:	bl	118ec <feof@plt>
   13620:	cmp	r0, #0
   13624:	mov	r0, r4
   13628:	beq	135ec <_nc_visbuf2@plt+0x1b38>
   1362c:	bl	119dc <fclose@plt>
   13630:	ldr	r1, [pc, #172]	; 136e4 <_nc_visbuf2@plt+0x1c30>
   13634:	mov	r0, r7
   13638:	add	r1, pc, r1
   1363c:	bl	11a30 <fopen64@plt>
   13640:	mov	r4, r0
   13644:	mov	r0, r6
   13648:	bl	119dc <fclose@plt>
   1364c:	mov	r0, r7
   13650:	bl	11964 <__strdup@plt>
   13654:	add	r3, sp, #8192	; 0x2000
   13658:	ldr	r1, [r3, #-4084]	; 0xfffff00c
   1365c:	ldr	r2, [r9]
   13660:	ldr	r3, [pc, #128]	; 136e8 <_nc_visbuf2@plt+0x1c34>
   13664:	cmp	r1, r2
   13668:	add	r3, pc, r3
   1366c:	str	r0, [r3]
   13670:	mov	r0, r4
   13674:	bne	136c0 <_nc_visbuf2@plt+0x1c0c>
   13678:	add	sp, sp, #4096	; 0x1000
   1367c:	add	sp, sp, #16
   13680:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13684:	mov	r0, sl
   13688:	bl	13244 <_nc_visbuf2@plt+0x1790>
   1368c:	ldr	r0, [pc, #88]	; 136ec <_nc_visbuf2@plt+0x1c38>
   13690:	mov	r1, #1
   13694:	ldr	r3, [pc, #84]	; 136f0 <_nc_visbuf2@plt+0x1c3c>
   13698:	ldr	r2, [pc, #84]	; 136f4 <_nc_visbuf2@plt+0x1c40>
   1369c:	ldr	r0, [r8, r0]
   136a0:	ldr	r3, [r8, r3]
   136a4:	add	r2, pc, r2
   136a8:	str	sl, [sp]
   136ac:	ldr	r0, [r0]
   136b0:	ldr	r3, [r3]
   136b4:	bl	119b8 <__fprintf_chk@plt>
   136b8:	mov	r0, #1
   136bc:	bl	118e0 <exit@plt>
   136c0:	bl	117cc <__stack_chk_fail@plt>
   136c4:	ldr	r0, [pc, #44]	; 136f8 <_nc_visbuf2@plt+0x1c44>
   136c8:	add	r0, pc, r0
   136cc:	bl	13244 <_nc_visbuf2@plt+0x1790>
   136d0:	ldr	r0, [pc, #36]	; 136fc <_nc_visbuf2@plt+0x1c48>
   136d4:	add	r0, pc, r0
   136d8:	bl	13244 <_nc_visbuf2@plt+0x1790>
   136dc:	andeq	sl, r1, r0, asr sl
   136e0:	andeq	r0, r0, r8, asr r1
   136e4:	andeq	r5, r0, r0, ror #31
   136e8:	andeq	sl, r1, r8, ror fp
   136ec:	andeq	r0, r0, r8, ror #2
   136f0:	andeq	r0, r0, ip, lsl #3
   136f4:	andeq	r5, r0, r8, asr pc
   136f8:	andeq	r5, r0, r0, lsr #30
   136fc:	andeq	r5, r0, r0, lsl #30
   13700:	ldr	r3, [pc, #340]	; 1385c <_nc_visbuf2@plt+0x1da8>
   13704:	ldr	r2, [pc, #340]	; 13860 <_nc_visbuf2@plt+0x1dac>
   13708:	add	r3, pc, r3
   1370c:	push	{r4, r5, r6, r7, lr}
   13710:	sub	sp, sp, #524	; 0x20c
   13714:	ldr	r7, [r3, r2]
   13718:	ldr	r5, [r0, #584]	; 0x248
   1371c:	sub	r3, r5, #1
   13720:	cmn	r3, #3
   13724:	ldr	r3, [r7]
   13728:	str	r3, [sp, #516]	; 0x204
   1372c:	bls	13748 <_nc_visbuf2@plt+0x1c94>
   13730:	ldr	r2, [sp, #516]	; 0x204
   13734:	ldr	r3, [r7]
   13738:	cmp	r2, r3
   1373c:	bne	13858 <_nc_visbuf2@plt+0x1da4>
   13740:	add	sp, sp, #524	; 0x20c
   13744:	pop	{r4, r5, r6, r7, pc}
   13748:	add	r0, sp, #4
   1374c:	mov	r1, #0
   13750:	mov	r2, #256	; 0x100
   13754:	bl	11970 <memset@plt>
   13758:	ldrb	r4, [r5]
   1375c:	cmp	r4, #0
   13760:	beq	137c0 <_nc_visbuf2@plt+0x1d0c>
   13764:	ldrb	r6, [r5, #1]
   13768:	cmp	r6, #0
   1376c:	bne	13780 <_nc_visbuf2@plt+0x1ccc>
   13770:	b	13850 <_nc_visbuf2@plt+0x1d9c>
   13774:	ldrb	r6, [r5, #1]
   13778:	cmp	r6, #0
   1377c:	beq	13838 <_nc_visbuf2@plt+0x1d84>
   13780:	add	r1, sp, #520	; 0x208
   13784:	add	r3, r1, r4
   13788:	ldrb	r4, [r5, #2]!
   1378c:	cmp	r4, #0
   13790:	strb	r6, [r3, #-516]	; 0xfffffdfc
   13794:	bne	13774 <_nc_visbuf2@plt+0x1cc0>
   13798:	ldrb	r6, [sp, #77]	; 0x4d
   1379c:	ldrb	r4, [sp, #112]	; 0x70
   137a0:	cmp	r6, #0
   137a4:	beq	137c0 <_nc_visbuf2@plt+0x1d0c>
   137a8:	ldrb	r3, [sp, #109]	; 0x6d
   137ac:	cmp	r3, #0
   137b0:	bne	137c0 <_nc_visbuf2@plt+0x1d0c>
   137b4:	ldr	r0, [pc, #168]	; 13864 <_nc_visbuf2@plt+0x1db0>
   137b8:	add	r0, pc, r0
   137bc:	bl	119c4 <_nc_warning@plt>
   137c0:	add	r6, sp, #260	; 0x104
   137c4:	ldr	r2, [pc, #156]	; 13868 <_nc_visbuf2@plt+0x1db4>
   137c8:	mov	r3, #108	; 0x6c
   137cc:	add	r2, pc, r2
   137d0:	mov	r5, r6
   137d4:	b	137e4 <_nc_visbuf2@plt+0x1d30>
   137d8:	add	r1, sp, #520	; 0x208
   137dc:	add	ip, r1, r3
   137e0:	ldrb	r4, [ip, #-516]	; 0xfffffdfc
   137e4:	cmp	r4, #0
   137e8:	strbeq	r3, [r5]
   137ec:	ldrb	r3, [r2, #1]!
   137f0:	addeq	r5, r5, #1
   137f4:	cmp	r3, #0
   137f8:	bne	137d8 <_nc_visbuf2@plt+0x1d24>
   137fc:	strb	r3, [r5]
   13800:	ldrb	r3, [sp, #260]	; 0x104
   13804:	cmp	r3, #0
   13808:	beq	13730 <_nc_visbuf2@plt+0x1c7c>
   1380c:	ldr	r1, [pc, #88]	; 1386c <_nc_visbuf2@plt+0x1db8>
   13810:	mov	r0, r6
   13814:	add	r1, pc, r1
   13818:	bl	1173c <strcmp@plt>
   1381c:	cmp	r0, #0
   13820:	beq	13730 <_nc_visbuf2@plt+0x1c7c>
   13824:	ldr	r0, [pc, #68]	; 13870 <_nc_visbuf2@plt+0x1dbc>
   13828:	mov	r1, r6
   1382c:	add	r0, pc, r0
   13830:	bl	119c4 <_nc_warning@plt>
   13834:	b	13730 <_nc_visbuf2@plt+0x1c7c>
   13838:	ldrb	r6, [sp, #77]	; 0x4d
   1383c:	ldrb	r4, [sp, #112]	; 0x70
   13840:	ldr	r0, [pc, #44]	; 13874 <_nc_visbuf2@plt+0x1dc0>
   13844:	add	r0, pc, r0
   13848:	bl	119c4 <_nc_warning@plt>
   1384c:	b	137a0 <_nc_visbuf2@plt+0x1cec>
   13850:	mov	r4, r6
   13854:	b	13840 <_nc_visbuf2@plt+0x1d8c>
   13858:	bl	117cc <__stack_chk_fail@plt>
   1385c:	strdeq	sl, [r1], -r0
   13860:	andeq	r0, r0, r8, asr r1
   13864:	andeq	r5, r0, r8, lsl #29
   13868:	andeq	r5, r0, r4, lsr #29
   1386c:	andeq	r5, r0, ip, asr lr
   13870:	andeq	r5, r0, r0, asr lr
   13874:	ldrdeq	r5, [r0], -r8
   13878:	cmp	r0, #0
   1387c:	ldr	ip, [pc, #116]	; 138f8 <_nc_visbuf2@plt+0x1e44>
   13880:	push	{r4, r5, r6, lr}
   13884:	add	ip, pc, ip
   13888:	mov	r4, r1
   1388c:	ble	138d4 <_nc_visbuf2@plt+0x1e20>
   13890:	ldr	r3, [pc, #100]	; 138fc <_nc_visbuf2@plt+0x1e48>
   13894:	ldr	r5, [ip, r3]
   13898:	ldr	r6, [r5]
   1389c:	bl	11898 <keyname@plt>
   138a0:	ldr	r2, [pc, #88]	; 13900 <_nc_visbuf2@plt+0x1e4c>
   138a4:	mov	r1, #1
   138a8:	add	r2, pc, r2
   138ac:	mov	r3, r0
   138b0:	mov	r0, r6
   138b4:	bl	119b8 <__fprintf_chk@plt>
   138b8:	ldr	r2, [pc, #68]	; 13904 <_nc_visbuf2@plt+0x1e50>
   138bc:	ldr	r0, [r5]
   138c0:	mov	r1, #1
   138c4:	ldr	r3, [r4]
   138c8:	add	r2, pc, r2
   138cc:	pop	{r4, r5, r6, lr}
   138d0:	b	119b8 <__fprintf_chk@plt>
   138d4:	ldr	r0, [pc, #32]	; 138fc <_nc_visbuf2@plt+0x1e48>
   138d8:	mov	r1, #1
   138dc:	ldr	r2, [pc, #36]	; 13908 <_nc_visbuf2@plt+0x1e54>
   138e0:	ldr	r3, [r4]
   138e4:	ldr	r0, [ip, r0]
   138e8:	add	r2, pc, r2
   138ec:	pop	{r4, r5, r6, lr}
   138f0:	ldr	r0, [r0]
   138f4:	b	119b8 <__fprintf_chk@plt>
   138f8:	andeq	sl, r1, r4, ror r7
   138fc:	andeq	r0, r0, r8, ror #2
   13900:	andeq	r6, r0, r8, lsl #8
   13904:	andeq	r5, r0, r4, ror #27
   13908:	ldrdeq	r5, [r0], -r8
   1390c:	sub	r3, r0, #1
   13910:	cmn	r3, #3
   13914:	push	{r4, lr}
   13918:	mov	r4, r0
   1391c:	bhi	1392c <_nc_visbuf2@plt+0x1e78>
   13920:	ldrb	r3, [r0]
   13924:	cmp	r3, #27
   13928:	beq	13934 <_nc_visbuf2@plt+0x1e80>
   1392c:	mov	r0, #0
   13930:	pop	{r4, pc}
   13934:	ldrb	r3, [r0, #1]
   13938:	cmp	r3, #79	; 0x4f
   1393c:	bne	1392c <_nc_visbuf2@plt+0x1e78>
   13940:	add	r0, r0, #2
   13944:	bl	11904 <strlen@plt>
   13948:	cmp	r0, #1
   1394c:	bne	1392c <_nc_visbuf2@plt+0x1e78>
   13950:	ldrb	r0, [r4, #2]
   13954:	pop	{r4, pc}
   13958:	push	{r4, lr}
   1395c:	bl	1390c <_nc_visbuf2@plt+0x1e58>
   13960:	subs	r1, r0, #0
   13964:	beq	13988 <_nc_visbuf2@plt+0x1ed4>
   13968:	ldr	r4, [pc, #32]	; 13990 <_nc_visbuf2@plt+0x1edc>
   1396c:	add	r4, pc, r4
   13970:	mov	r0, r4
   13974:	bl	11910 <strchr@plt>
   13978:	cmp	r0, #0
   1397c:	beq	13988 <_nc_visbuf2@plt+0x1ed4>
   13980:	rsb	r0, r4, r0
   13984:	pop	{r4, pc}
   13988:	mvn	r0, #0
   1398c:	pop	{r4, pc}
   13990:	andeq	r5, r0, r8, ror #26
   13994:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13998:	mov	r7, r2
   1399c:	subs	lr, r7, #4
   139a0:	ldr	ip, [pc, #836]	; 13cec <_nc_visbuf2@plt+0x2238>
   139a4:	mov	r4, r1
   139a8:	rsbs	r1, lr, #0
   139ac:	adcs	r1, r1, lr
   139b0:	ldr	r2, [pc, #824]	; 13cf0 <_nc_visbuf2@plt+0x223c>
   139b4:	subs	r5, r7, #5
   139b8:	add	ip, pc, ip
   139bc:	mov	r9, r3
   139c0:	rsbs	r3, r5, #0
   139c4:	adcs	r3, r3, r5
   139c8:	subs	r6, r7, #6
   139cc:	ldr	sl, [ip, r2]
   139d0:	sub	sp, sp, #28
   139d4:	rsbs	r2, r6, #0
   139d8:	ldr	r0, [r0, #524]	; 0x20c
   139dc:	adcs	r2, r2, r6
   139e0:	subs	r8, r7, #7
   139e4:	stm	sp, {r1, r3}
   139e8:	rsbs	r3, r8, #0
   139ec:	adcs	r3, r3, r8
   139f0:	subs	fp, r7, #8
   139f4:	str	r2, [sp, #8]
   139f8:	rsbs	r2, fp, #0
   139fc:	adcs	r2, r2, fp
   13a00:	subs	lr, r7, #9
   13a04:	str	r3, [sp, #12]
   13a08:	rsbs	r3, lr, #0
   13a0c:	adcs	r3, r3, lr
   13a10:	subs	r5, r7, #1
   13a14:	rsbs	r1, r5, #0
   13a18:	str	r2, [sp, #16]
   13a1c:	adcs	r1, r1, r5
   13a20:	subs	r6, r7, #2
   13a24:	rsbs	r2, r6, #0
   13a28:	str	r3, [sp, #20]
   13a2c:	adcs	r2, r2, r6
   13a30:	subs	r8, r7, #3
   13a34:	rsbs	r3, r8, #0
   13a38:	mov	fp, #0
   13a3c:	adcs	r3, r3, r8
   13a40:	str	fp, [sl]
   13a44:	bl	117e4 <tparm@plt>
   13a48:	subs	r8, r0, #0
   13a4c:	beq	13c44 <_nc_visbuf2@plt+0x2190>
   13a50:	sub	r3, r9, #1
   13a54:	cmn	r3, #3
   13a58:	bhi	13b20 <_nc_visbuf2@plt+0x206c>
   13a5c:	ldrb	r4, [r9]
   13a60:	cmp	r4, fp
   13a64:	beq	13cd0 <_nc_visbuf2@plt+0x221c>
   13a68:	mov	r6, r9
   13a6c:	mov	r5, r8
   13a70:	ldrb	ip, [r5]
   13a74:	cmp	ip, r4
   13a78:	beq	13ab0 <_nc_visbuf2@plt+0x1ffc>
   13a7c:	cmp	ip, #0
   13a80:	beq	13b88 <_nc_visbuf2@plt+0x20d4>
   13a84:	cmp	fp, #0
   13a88:	bne	13b58 <_nc_visbuf2@plt+0x20a4>
   13a8c:	cmp	r4, #48	; 0x30
   13a90:	cmpne	r4, #59	; 0x3b
   13a94:	bne	13aa0 <_nc_visbuf2@plt+0x1fec>
   13a98:	cmp	ip, #109	; 0x6d
   13a9c:	beq	13b7c <_nc_visbuf2@plt+0x20c8>
   13aa0:	ldrb	ip, [r5, #1]
   13aa4:	add	r5, r5, #1
   13aa8:	cmp	ip, r4
   13aac:	bne	13a7c <_nc_visbuf2@plt+0x1fc8>
   13ab0:	cmp	ip, #36	; 0x24
   13ab4:	beq	13c68 <_nc_visbuf2@plt+0x21b4>
   13ab8:	cmp	ip, #60	; 0x3c
   13abc:	beq	13c38 <_nc_visbuf2@plt+0x2184>
   13ac0:	mov	fp, #0
   13ac4:	ldrb	r4, [r6, #1]
   13ac8:	add	r5, r5, #1
   13acc:	add	r6, r6, #1
   13ad0:	cmp	r4, #0
   13ad4:	bne	13a70 <_nc_visbuf2@plt+0x1fbc>
   13ad8:	mov	r2, #0
   13adc:	mov	r0, r5
   13ae0:	add	r5, r5, #1
   13ae4:	ldrb	r3, [r0]
   13ae8:	cmp	r3, #36	; 0x24
   13aec:	beq	13ca0 <_nc_visbuf2@plt+0x21ec>
   13af0:	cmp	r3, #60	; 0x3c
   13af4:	beq	13c8c <_nc_visbuf2@plt+0x21d8>
   13af8:	cmp	r3, #0
   13afc:	beq	13b08 <_nc_visbuf2@plt+0x2054>
   13b00:	cmp	r2, #0
   13b04:	bne	13cd8 <_nc_visbuf2@plt+0x2224>
   13b08:	cmp	r7, #0
   13b0c:	bne	13b30 <_nc_visbuf2@plt+0x207c>
   13b10:	ldrb	r3, [r0]
   13b14:	cmp	r3, #0
   13b18:	bne	13bf4 <_nc_visbuf2@plt+0x2140>
   13b1c:	b	13b30 <_nc_visbuf2@plt+0x207c>
   13b20:	mov	r1, r4
   13b24:	bl	119f4 <_nc_capcmp@plt>
   13b28:	cmp	r0, #0
   13b2c:	bne	13c74 <_nc_visbuf2@plt+0x21c0>
   13b30:	ldr	r3, [sl]
   13b34:	cmp	r3, #0
   13b38:	beq	13b4c <_nc_visbuf2@plt+0x2098>
   13b3c:	ldr	r0, [pc, #432]	; 13cf4 <_nc_visbuf2@plt+0x2240>
   13b40:	mov	r1, r7
   13b44:	add	r0, pc, r0
   13b48:	bl	119c4 <_nc_warning@plt>
   13b4c:	mov	r0, r8
   13b50:	add	sp, sp, #28
   13b54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13b58:	mov	r0, r5
   13b5c:	bl	12ed0 <_nc_visbuf2@plt+0x141c>
   13b60:	mov	r5, r0
   13b64:	mov	r0, r6
   13b68:	bl	12ed0 <_nc_visbuf2@plt+0x141c>
   13b6c:	ldrb	ip, [r5]
   13b70:	mov	r6, r0
   13b74:	ldrb	r4, [r0]
   13b78:	b	13a74 <_nc_visbuf2@plt+0x1fc0>
   13b7c:	ldrb	r4, [r6, #1]
   13b80:	add	r6, r6, #1
   13b84:	b	13a74 <_nc_visbuf2@plt+0x1fc0>
   13b88:	cmp	r4, #36	; 0x24
   13b8c:	bne	13b9c <_nc_visbuf2@plt+0x20e8>
   13b90:	ldrb	r3, [r6, #1]
   13b94:	cmp	r3, #60	; 0x3c
   13b98:	beq	13cac <_nc_visbuf2@plt+0x21f8>
   13b9c:	ldr	r3, [pc, #340]	; 13cf8 <_nc_visbuf2@plt+0x2244>
   13ba0:	mov	r1, r8
   13ba4:	mov	r0, #1
   13ba8:	add	r3, pc, r3
   13bac:	add	r3, r3, r7, lsl #2
   13bb0:	ldr	fp, [r3, #112]	; 0x70
   13bb4:	bl	11ab4 <_nc_visbuf2@plt>
   13bb8:	mov	r1, r9
   13bbc:	mov	r5, r0
   13bc0:	mov	r0, #2
   13bc4:	bl	11ab4 <_nc_visbuf2@plt>
   13bc8:	mov	r1, r6
   13bcc:	mov	r4, r0
   13bd0:	mov	r0, #3
   13bd4:	bl	11ab4 <_nc_visbuf2@plt>
   13bd8:	mov	r1, fp
   13bdc:	mov	r2, r5
   13be0:	mov	r3, r4
   13be4:	str	r0, [sp]
   13be8:	ldr	r0, [pc, #268]	; 13cfc <_nc_visbuf2@plt+0x2248>
   13bec:	add	r0, pc, r0
   13bf0:	bl	119c4 <_nc_warning@plt>
   13bf4:	mov	r1, r9
   13bf8:	mov	r0, #1
   13bfc:	bl	11ab4 <_nc_visbuf2@plt>
   13c00:	mov	r1, r8
   13c04:	mov	r4, r0
   13c08:	mov	r0, #2
   13c0c:	bl	11ab4 <_nc_visbuf2@plt>
   13c10:	ldr	r1, [sp, #64]	; 0x40
   13c14:	str	r4, [sp]
   13c18:	mov	r2, r7
   13c1c:	str	r7, [sp, #4]
   13c20:	mov	r3, r1
   13c24:	str	r0, [sp, #8]
   13c28:	ldr	r0, [pc, #208]	; 13d00 <_nc_visbuf2@plt+0x224c>
   13c2c:	add	r0, pc, r0
   13c30:	bl	119c4 <_nc_warning@plt>
   13c34:	b	13b30 <_nc_visbuf2@plt+0x207c>
   13c38:	cmp	fp, #1
   13c3c:	moveq	fp, #2
   13c40:	b	13ac4 <_nc_visbuf2@plt+0x2010>
   13c44:	sub	r9, r9, #1
   13c48:	cmn	r9, #3
   13c4c:	bhi	13b30 <_nc_visbuf2@plt+0x207c>
   13c50:	ldr	r0, [pc, #172]	; 13d04 <_nc_visbuf2@plt+0x2250>
   13c54:	mov	r1, r7
   13c58:	ldr	r2, [sp, #64]	; 0x40
   13c5c:	add	r0, pc, r0
   13c60:	bl	119c4 <_nc_warning@plt>
   13c64:	b	13b30 <_nc_visbuf2@plt+0x207c>
   13c68:	cmp	fp, #0
   13c6c:	moveq	fp, #1
   13c70:	b	13ac4 <_nc_visbuf2@plt+0x2010>
   13c74:	ldr	r0, [pc, #140]	; 13d08 <_nc_visbuf2@plt+0x2254>
   13c78:	mov	r1, r7
   13c7c:	ldr	r2, [sp, #64]	; 0x40
   13c80:	add	r0, pc, r0
   13c84:	bl	119c4 <_nc_warning@plt>
   13c88:	b	13b30 <_nc_visbuf2@plt+0x207c>
   13c8c:	cmp	r2, #1
   13c90:	beq	13cc8 <_nc_visbuf2@plt+0x2214>
   13c94:	cmp	r2, #0
   13c98:	bne	13adc <_nc_visbuf2@plt+0x2028>
   13c9c:	b	13b08 <_nc_visbuf2@plt+0x2054>
   13ca0:	cmp	r2, #0
   13ca4:	moveq	r2, #1
   13ca8:	b	13adc <_nc_visbuf2@plt+0x2028>
   13cac:	mov	r0, r6
   13cb0:	bl	118c8 <_nc_visbuf@plt>
   13cb4:	mov	r1, r0
   13cb8:	ldr	r0, [pc, #76]	; 13d0c <_nc_visbuf2@plt+0x2258>
   13cbc:	add	r0, pc, r0
   13cc0:	bl	119c4 <_nc_warning@plt>
   13cc4:	b	13bf4 <_nc_visbuf2@plt+0x2140>
   13cc8:	mov	r2, #2
   13ccc:	b	13adc <_nc_visbuf2@plt+0x2028>
   13cd0:	mov	r5, r8
   13cd4:	b	13ad8 <_nc_visbuf2@plt+0x2024>
   13cd8:	bl	12ed0 <_nc_visbuf2@plt+0x141c>
   13cdc:	ldrb	r3, [r0]
   13ce0:	cmp	r3, #62	; 0x3e
   13ce4:	addeq	r0, r0, #1
   13ce8:	b	13b08 <_nc_visbuf2@plt+0x2054>
   13cec:	andeq	sl, r1, r0, asr #12
   13cf0:	muleq	r0, ip, r1
   13cf4:	andeq	r5, r0, r8, asr ip
   13cf8:	strheq	sl, [r1], -r0
   13cfc:	andeq	r5, r0, r4, lsl fp
   13d00:	andeq	r5, r0, r8, lsl #22
   13d04:	andeq	r5, r0, r0, lsr #22
   13d08:	andeq	r5, r0, r0, ror #21
   13d0c:	andeq	r5, r0, ip, lsr #20
   13d10:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13d14:	sub	sp, sp, #196	; 0xc4
   13d18:	ldr	r5, [pc, #4080]	; 14d10 <_nc_visbuf2@plt+0x325c>
   13d1c:	ldr	r3, [pc, #4080]	; 14d14 <_nc_visbuf2@plt+0x3260>
   13d20:	add	r5, pc, r5
   13d24:	str	r0, [sp, #28]
   13d28:	str	r5, [sp, #40]	; 0x28
   13d2c:	str	r1, [sp, #76]	; 0x4c
   13d30:	ldr	r3, [r5, r3]
   13d34:	ldr	r2, [pc, #4060]	; 14d18 <_nc_visbuf2@plt+0x3264>
   13d38:	str	r3, [sp, #60]	; 0x3c
   13d3c:	ldr	r3, [r3]
   13d40:	str	r3, [sp, #188]	; 0xbc
   13d44:	ldr	r3, [r5, r2]
   13d48:	str	r3, [sp, #72]	; 0x48
   13d4c:	ldr	r3, [r3]
   13d50:	cmp	r3, #1
   13d54:	bne	14a54 <_nc_visbuf2@plt+0x2fa0>
   13d58:	ldr	r3, [pc, #4028]	; 14d1c <_nc_visbuf2@plt+0x3268>
   13d5c:	add	r3, pc, r3
   13d60:	ldrb	r3, [r3, #4]
   13d64:	cmp	r3, #0
   13d68:	beq	14a54 <_nc_visbuf2@plt+0x2fa0>
   13d6c:	ldr	r7, [sp, #28]
   13d70:	ldrh	r2, [r7, #32]
   13d74:	cmp	r2, #0
   13d78:	ldreq	r9, [r7, #16]
   13d7c:	beq	13fe4 <_nc_visbuf2@plt+0x2530>
   13d80:	ldr	ip, [pc, #3992]	; 14d20 <_nc_visbuf2@plt+0x326c>
   13d84:	ldr	r8, [sp, #28]
   13d88:	add	ip, pc, ip
   13d8c:	ldr	r5, [pc, #3984]	; 14d24 <_nc_visbuf2@plt+0x3270>
   13d90:	str	ip, [sp, #36]	; 0x24
   13d94:	ldr	r7, [pc, #3980]	; 14d28 <_nc_visbuf2@plt+0x3274>
   13d98:	add	r5, pc, r5
   13d9c:	ldr	ip, [pc, #3976]	; 14d2c <_nc_visbuf2@plt+0x3278>
   13da0:	add	r7, pc, r7
   13da4:	ldr	r9, [r8, #16]
   13da8:	add	ip, pc, ip
   13dac:	mov	r8, #0
   13db0:	str	r7, [sp, #44]	; 0x2c
   13db4:	mov	r6, r8
   13db8:	str	ip, [sp, #48]	; 0x30
   13dbc:	ldr	r7, [pc, #3948]	; 14d30 <_nc_visbuf2@plt+0x327c>
   13dc0:	ldr	ip, [pc, #3948]	; 14d34 <_nc_visbuf2@plt+0x3280>
   13dc4:	add	r7, pc, r7
   13dc8:	str	r7, [sp, #52]	; 0x34
   13dcc:	add	ip, pc, ip
   13dd0:	str	ip, [sp, #56]	; 0x38
   13dd4:	ldr	r7, [r9, r8]
   13dd8:	sub	r3, r7, #1
   13ddc:	cmn	r3, #3
   13de0:	bhi	13fd4 <_nc_visbuf2@plt+0x2520>
   13de4:	movw	r3, #413	; 0x19d
   13de8:	cmp	r6, r3
   13dec:	ble	14ce0 <_nc_visbuf2@plt+0x322c>
   13df0:	ldr	ip, [sp, #28]
   13df4:	ldrh	r1, [ip, #38]	; 0x26
   13df8:	ldrh	r3, [ip, #36]	; 0x24
   13dfc:	rsb	r2, r2, r1
   13e00:	ldrh	r1, [ip, #34]	; 0x22
   13e04:	add	r2, r6, r2
   13e08:	add	r2, r2, r3
   13e0c:	ldr	r3, [ip, #24]
   13e10:	add	r2, r2, r1
   13e14:	ldr	r4, [r3, r2, lsl #2]
   13e18:	mov	fp, #0
   13e1c:	b	13e2c <_nc_visbuf2@plt+0x2378>
   13e20:	add	fp, fp, #1
   13e24:	cmp	fp, #64	; 0x40
   13e28:	beq	14efc <_nc_visbuf2@plt+0x3448>
   13e2c:	add	r3, r5, #152	; 0x98
   13e30:	mov	r0, r4
   13e34:	lsl	sl, fp, #3
   13e38:	ldr	r1, [r3, fp, lsl #3]
   13e3c:	bl	1173c <strcmp@plt>
   13e40:	cmp	r0, #0
   13e44:	bne	13e20 <_nc_visbuf2@plt+0x236c>
   13e48:	add	sl, r5, sl
   13e4c:	ldr	sl, [sl, #156]	; 0x9c
   13e50:	str	sl, [sp, #32]
   13e54:	mov	r0, r4
   13e58:	ldr	r1, [sp, #36]	; 0x24
   13e5c:	bl	1173c <strcmp@plt>
   13e60:	cmp	r0, #0
   13e64:	bne	13e7c <_nc_visbuf2@plt+0x23c8>
   13e68:	ldr	r3, [r9, #1380]	; 0x564
   13e6c:	ldr	r9, [sp, #32]
   13e70:	cmp	r3, #0
   13e74:	moveq	r9, #2
   13e78:	str	r9, [sp, #32]
   13e7c:	add	r3, sp, #79	; 0x4f
   13e80:	add	r1, sp, #89	; 0x59
   13e84:	mov	r2, #0
   13e88:	strb	r2, [r3, #1]!
   13e8c:	cmp	r3, r1
   13e90:	bne	13e88 <_nc_visbuf2@plt+0x23d4>
   13e94:	ldrb	r3, [r7]
   13e98:	cmp	r3, #0
   13e9c:	beq	15ba8 <_nc_visbuf2@plt+0x40f4>
   13ea0:	mov	r9, r7
   13ea4:	mov	fp, #0
   13ea8:	b	13ebc <_nc_visbuf2@plt+0x2408>
   13eac:	ldrb	r3, [r9, #1]
   13eb0:	add	r9, r9, #1
   13eb4:	cmp	r3, #0
   13eb8:	beq	13f30 <_nc_visbuf2@plt+0x247c>
   13ebc:	cmp	r3, #37	; 0x25
   13ec0:	bne	13eac <_nc_visbuf2@plt+0x23f8>
   13ec4:	ldrb	r3, [r9, #1]
   13ec8:	cmp	r3, #0
   13ecc:	beq	14f08 <_nc_visbuf2@plt+0x3454>
   13ed0:	cmp	r3, #112	; 0x70
   13ed4:	addne	r9, r9, #1
   13ed8:	bne	13eac <_nc_visbuf2@plt+0x23f8>
   13edc:	ldrb	sl, [r9, #2]
   13ee0:	add	r9, r9, #2
   13ee4:	cmp	sl, #0
   13ee8:	beq	14fc4 <_nc_visbuf2@plt+0x3510>
   13eec:	bl	118d4 <__ctype_b_loc@plt>
   13ef0:	lsl	r3, sl, #1
   13ef4:	ldr	r2, [r0]
   13ef8:	ldrh	r3, [r2, r3]
   13efc:	tst	r3, #2048	; 0x800
   13f00:	beq	14fc4 <_nc_visbuf2@plt+0x3510>
   13f04:	sub	sl, sl, #48	; 0x30
   13f08:	add	r0, sp, #192	; 0xc0
   13f0c:	cmp	fp, sl
   13f10:	movlt	fp, sl
   13f14:	add	sl, r0, sl
   13f18:	mov	r1, #1
   13f1c:	add	r9, r9, #1
   13f20:	strb	r1, [sl, #-112]	; 0xffffff90
   13f24:	ldrb	r3, [r9]
   13f28:	cmp	r3, #0
   13f2c:	bne	13ebc <_nc_visbuf2@plt+0x2408>
   13f30:	ldrb	r3, [sp, #80]	; 0x50
   13f34:	cmp	r3, #0
   13f38:	bne	14eec <_nc_visbuf2@plt+0x3438>
   13f3c:	ldr	ip, [sp, #28]
   13f40:	ldr	r9, [ip, #16]
   13f44:	ldr	r3, [r9, #524]	; 0x20c
   13f48:	cmp	r7, r3
   13f4c:	beq	14f24 <_nc_visbuf2@plt+0x3470>
   13f50:	ldr	r2, [sp, #32]
   13f54:	cmp	r2, #0
   13f58:	blt	14cf4 <_nc_visbuf2@plt+0x3240>
   13f5c:	ldr	ip, [sp, #32]
   13f60:	cmp	fp, ip
   13f64:	beq	14cf4 <_nc_visbuf2@plt+0x3240>
   13f68:	ldr	r3, [sp, #32]
   13f6c:	mov	r1, r4
   13f70:	ldr	r0, [sp, #44]	; 0x2c
   13f74:	mov	r2, fp
   13f78:	bl	119c4 <_nc_warning@plt>
   13f7c:	cmp	fp, #1
   13f80:	ble	14f1c <_nc_visbuf2@plt+0x3468>
   13f84:	add	r9, sp, #80	; 0x50
   13f88:	mov	r7, #1
   13f8c:	ldr	sl, [sp, #48]	; 0x30
   13f90:	b	13fa0 <_nc_visbuf2@plt+0x24ec>
   13f94:	add	r7, r7, #1
   13f98:	cmp	r7, fp
   13f9c:	beq	13fc8 <_nc_visbuf2@plt+0x2514>
   13fa0:	ldrb	r3, [r9, r7]
   13fa4:	cmp	r3, #0
   13fa8:	bne	13f94 <_nc_visbuf2@plt+0x24e0>
   13fac:	mov	r2, r7
   13fb0:	mov	r0, sl
   13fb4:	mov	r1, r4
   13fb8:	add	r7, r7, #1
   13fbc:	bl	119c4 <_nc_warning@plt>
   13fc0:	cmp	r7, fp
   13fc4:	bne	13fa0 <_nc_visbuf2@plt+0x24ec>
   13fc8:	ldr	r7, [sp, #28]
   13fcc:	ldr	r9, [r7, #16]
   13fd0:	ldrh	r2, [r7, #32]
   13fd4:	add	r6, r6, #1
   13fd8:	add	r8, r8, #4
   13fdc:	cmp	r2, r6
   13fe0:	bhi	13dd4 <_nc_visbuf2@plt+0x2320>
   13fe4:	mov	r0, r9
   13fe8:	bl	13700 <_nc_visbuf2@plt+0x1c4c>
   13fec:	ldr	r8, [sp, #28]
   13ff0:	ldr	r3, [r8, #12]
   13ff4:	ldrsh	r1, [r3, #26]
   13ff8:	ldrsh	r2, [r3, #28]
   13ffc:	cmp	r1, #0
   14000:	movle	r3, #0
   14004:	movgt	r3, #1
   14008:	cmp	r2, #0
   1400c:	eorgt	r3, r3, #1
   14010:	cmp	r3, #0
   14014:	bne	15008 <_nc_visbuf2@plt+0x3554>
   14018:	cmp	r1, r2
   1401c:	bgt	14ff0 <_nc_visbuf2@plt+0x353c>
   14020:	ldr	r3, [r8, #16]
   14024:	mov	r4, r3
   14028:	ldr	r2, [r3, #1212]	; 0x4bc
   1402c:	sub	r2, r2, #1
   14030:	cmn	r2, #3
   14034:	bhi	15030 <_nc_visbuf2@plt+0x357c>
   14038:	ldr	r2, [r3, #1208]	; 0x4b8
   1403c:	sub	r2, r2, #1
   14040:	cmn	r2, #3
   14044:	bhi	15a64 <_nc_visbuf2@plt+0x3fb0>
   14048:	mov	r4, r3
   1404c:	ldr	r2, [r3, #1440]	; 0x5a0
   14050:	sub	r2, r2, #1
   14054:	cmn	r2, #3
   14058:	bhi	15080 <_nc_visbuf2@plt+0x35cc>
   1405c:	ldr	r2, [r3, #1436]	; 0x59c
   14060:	sub	r2, r2, #1
   14064:	cmn	r2, #3
   14068:	bhi	15068 <_nc_visbuf2@plt+0x35b4>
   1406c:	mov	r4, r3
   14070:	ldr	r2, [r3, #1200]	; 0x4b0
   14074:	sub	r2, r2, #1
   14078:	cmn	r2, #3
   1407c:	bhi	150d0 <_nc_visbuf2@plt+0x361c>
   14080:	ldr	r2, [r3, #1204]	; 0x4b4
   14084:	sub	r2, r2, #1
   14088:	cmn	r2, #3
   1408c:	bhi	150b8 <_nc_visbuf2@plt+0x3604>
   14090:	mov	r4, r3
   14094:	ldr	r0, [r4, #1208]	; 0x4b8
   14098:	sub	r3, r0, #1
   1409c:	cmn	r3, #3
   140a0:	bhi	140b4 <_nc_visbuf2@plt+0x2600>
   140a4:	ldr	r1, [r4, #1436]	; 0x59c
   140a8:	sub	r3, r1, #1
   140ac:	cmn	r3, #3
   140b0:	bls	15a34 <_nc_visbuf2@plt+0x3f80>
   140b4:	ldr	r0, [r4, #1212]	; 0x4bc
   140b8:	sub	r3, r0, #1
   140bc:	cmn	r3, #3
   140c0:	bhi	140d4 <_nc_visbuf2@plt+0x2620>
   140c4:	ldr	r1, [r4, #1440]	; 0x5a0
   140c8:	sub	r3, r1, #1
   140cc:	cmn	r3, #3
   140d0:	bls	158e0 <_nc_visbuf2@plt+0x3e2c>
   140d4:	ldr	r5, [sp, #28]
   140d8:	ldr	r3, [r5, #12]
   140dc:	ldrsh	r2, [r3, #26]
   140e0:	cmp	r2, #0
   140e4:	blt	14140 <_nc_visbuf2@plt+0x268c>
   140e8:	ldrsh	r3, [r3, #28]
   140ec:	cmp	r3, #0
   140f0:	blt	14140 <_nc_visbuf2@plt+0x268c>
   140f4:	ldr	r3, [r4, #1208]	; 0x4b8
   140f8:	cmp	r3, #0
   140fc:	beq	157bc <_nc_visbuf2@plt+0x3d08>
   14100:	ldr	r3, [r4, #1212]	; 0x4bc
   14104:	cmp	r3, #0
   14108:	beq	157bc <_nc_visbuf2@plt+0x3d08>
   1410c:	ldr	r3, [r4, #1188]	; 0x4a4
   14110:	sub	r3, r3, #1
   14114:	cmn	r3, #3
   14118:	bls	14140 <_nc_visbuf2@plt+0x268c>
   1411c:	ldr	r3, [r4, #1192]	; 0x4a8
   14120:	sub	r3, r3, #1
   14124:	cmn	r3, #3
   14128:	bls	14140 <_nc_visbuf2@plt+0x268c>
   1412c:	ldr	r0, [pc, #3076]	; 14d38 <_nc_visbuf2@plt+0x3284>
   14130:	add	r0, pc, r0
   14134:	bl	119c4 <_nc_warning@plt>
   14138:	ldr	r7, [sp, #28]
   1413c:	ldr	r4, [r7, #16]
   14140:	ldr	r3, [r4, #440]	; 0x1b8
   14144:	sub	r3, r3, #1
   14148:	cmn	r3, #3
   1414c:	bhi	14160 <_nc_visbuf2@plt+0x26ac>
   14150:	ldr	r3, [r4, #212]	; 0xd4
   14154:	sub	r3, r3, #1
   14158:	cmn	r3, #3
   1415c:	bhi	15a4c <_nc_visbuf2@plt+0x3f98>
   14160:	ldr	r3, [r4, #424]	; 0x1a8
   14164:	sub	r3, r3, #1
   14168:	cmn	r3, #3
   1416c:	bhi	14180 <_nc_visbuf2@plt+0x26cc>
   14170:	ldr	r3, [r4, #88]	; 0x58
   14174:	sub	r3, r3, #1
   14178:	cmn	r3, #3
   1417c:	bhi	158f8 <_nc_visbuf2@plt+0x3e44>
   14180:	ldr	r3, [r4, #440]	; 0x1b8
   14184:	sub	r3, r3, #1
   14188:	cmn	r3, #3
   1418c:	bhi	141a0 <_nc_visbuf2@plt+0x26ec>
   14190:	ldr	r3, [r4, #424]	; 0x1a8
   14194:	sub	r3, r3, #1
   14198:	cmn	r3, #3
   1419c:	bhi	15a1c <_nc_visbuf2@plt+0x3f68>
   141a0:	ldr	r3, [r4, #428]	; 0x1ac
   141a4:	sub	r3, r3, #1
   141a8:	cmn	r3, #3
   141ac:	bhi	141c0 <_nc_visbuf2@plt+0x270c>
   141b0:	ldr	r3, [r4, #44]	; 0x2c
   141b4:	sub	r3, r3, #1
   141b8:	cmn	r3, #3
   141bc:	bhi	15a04 <_nc_visbuf2@plt+0x3f50>
   141c0:	ldr	r3, [r4, #456]	; 0x1c8
   141c4:	sub	r3, r3, #1
   141c8:	cmn	r3, #3
   141cc:	bhi	141e0 <_nc_visbuf2@plt+0x272c>
   141d0:	ldr	r3, [r4, #76]	; 0x4c
   141d4:	sub	r3, r3, #1
   141d8:	cmn	r3, #3
   141dc:	bhi	159ec <_nc_visbuf2@plt+0x3f38>
   141e0:	ldr	r3, [r4, #444]	; 0x1bc
   141e4:	sub	r3, r3, #1
   141e8:	cmn	r3, #3
   141ec:	bhi	14200 <_nc_visbuf2@plt+0x274c>
   141f0:	ldr	r3, [r4, #56]	; 0x38
   141f4:	sub	r3, r3, #1
   141f8:	cmn	r3, #3
   141fc:	bhi	159d4 <_nc_visbuf2@plt+0x3f20>
   14200:	ldr	r1, [r4, #448]	; 0x1c0
   14204:	sub	r2, r1, #1
   14208:	cmn	r2, #3
   1420c:	bhi	14220 <_nc_visbuf2@plt+0x276c>
   14210:	ldr	r3, [r4, #68]	; 0x44
   14214:	sub	r3, r3, #1
   14218:	cmn	r3, #3
   1421c:	bhi	159b4 <_nc_visbuf2@plt+0x3f00>
   14220:	ldr	r3, [r4, #428]	; 0x1ac
   14224:	sub	r5, r3, #1
   14228:	cmn	r5, #3
   1422c:	strls	r3, [sp, #80]	; 0x50
   14230:	ldr	ip, [r4, #456]	; 0x1c8
   14234:	movls	r3, #1
   14238:	movhi	r3, #0
   1423c:	sub	r0, ip, #1
   14240:	cmn	r0, #3
   14244:	addls	r7, sp, #192	; 0xc0
   14248:	addls	r6, r7, r3, lsl #2
   1424c:	addls	r3, r3, #1
   14250:	strls	ip, [r6, #-112]	; 0xffffff90
   14254:	ldr	ip, [r4, #444]	; 0x1bc
   14258:	sub	r6, ip, #1
   1425c:	cmn	r6, #3
   14260:	addls	r8, sp, #192	; 0xc0
   14264:	addls	r6, r8, r3, lsl #2
   14268:	addls	r3, r3, #1
   1426c:	strls	ip, [r6, #-112]	; 0xffffff90
   14270:	cmn	r2, #3
   14274:	bhi	15408 <_nc_visbuf2@plt+0x3954>
   14278:	add	r9, sp, #192	; 0xc0
   1427c:	cmp	r3, #3
   14280:	add	r3, r9, r3, lsl #2
   14284:	str	r1, [r3, #-112]	; 0xffffff90
   14288:	beq	159a0 <_nc_visbuf2@plt+0x3eec>
   1428c:	cmn	r5, #3
   14290:	bhi	15ad8 <_nc_visbuf2@plt+0x4024>
   14294:	cmn	r0, #3
   14298:	bhi	15ac0 <_nc_visbuf2@plt+0x400c>
   1429c:	ldr	r3, [r4, #444]	; 0x1bc
   142a0:	sub	r3, r3, #1
   142a4:	cmn	r3, #3
   142a8:	bhi	15aa8 <_nc_visbuf2@plt+0x3ff4>
   142ac:	ldr	r3, [r4, #448]	; 0x1c0
   142b0:	sub	r3, r3, #1
   142b4:	cmn	r3, #3
   142b8:	bhi	15a90 <_nc_visbuf2@plt+0x3fdc>
   142bc:	ldr	r1, [r4, #44]	; 0x2c
   142c0:	sub	r6, r1, #1
   142c4:	cmn	r6, #3
   142c8:	strls	r1, [sp, #80]	; 0x50
   142cc:	ldr	r0, [r4, #76]	; 0x4c
   142d0:	movls	r3, #1
   142d4:	movhi	r3, #0
   142d8:	sub	r5, r0, #1
   142dc:	cmn	r5, #3
   142e0:	addls	ip, sp, #192	; 0xc0
   142e4:	addls	r2, ip, r3, lsl #2
   142e8:	addls	r3, r3, #1
   142ec:	strls	r0, [r2, #-112]	; 0xffffff90
   142f0:	ldr	r2, [r4, #56]	; 0x38
   142f4:	sub	ip, r2, #1
   142f8:	cmn	ip, #3
   142fc:	addls	r8, sp, #192	; 0xc0
   14300:	addls	r7, r8, r3, lsl #2
   14304:	addls	r3, r3, #1
   14308:	strls	r2, [r7, #-112]	; 0xffffff90
   1430c:	ldr	r7, [r4, #68]	; 0x44
   14310:	sub	r8, r7, #1
   14314:	cmn	r8, #3
   14318:	bhi	15414 <_nc_visbuf2@plt+0x3960>
   1431c:	add	r9, sp, #192	; 0xc0
   14320:	cmp	r3, #3
   14324:	add	r3, r9, r3, lsl #2
   14328:	str	r7, [r3, #-112]	; 0xffffff90
   1432c:	beq	15bc0 <_nc_visbuf2@plt+0x410c>
   14330:	cmn	r6, #3
   14334:	movhi	r9, #0
   14338:	bhi	14350 <_nc_visbuf2@plt+0x289c>
   1433c:	ldrb	r9, [r1]
   14340:	subs	r9, r9, #10
   14344:	ldrbeq	r9, [r1, #1]
   14348:	adds	r9, r9, #0
   1434c:	movne	r9, #1
   14350:	cmn	ip, #3
   14354:	bhi	14370 <_nc_visbuf2@plt+0x28bc>
   14358:	ldrb	r3, [r2]
   1435c:	cmp	r3, #8
   14360:	bne	15678 <_nc_visbuf2@plt+0x3bc4>
   14364:	ldrb	r3, [r2, #1]
   14368:	cmp	r3, #0
   1436c:	bne	15678 <_nc_visbuf2@plt+0x3bc4>
   14370:	cmn	r5, #3
   14374:	bhi	14384 <_nc_visbuf2@plt+0x28d0>
   14378:	bl	11904 <strlen@plt>
   1437c:	cmp	r0, #1
   14380:	addhi	r9, r9, #1
   14384:	cmn	r8, #3
   14388:	bhi	15544 <_nc_visbuf2@plt+0x3a90>
   1438c:	mov	r0, r7
   14390:	bl	11904 <strlen@plt>
   14394:	cmp	r0, #1
   14398:	bls	15544 <_nc_visbuf2@plt+0x3a90>
   1439c:	cmn	r6, #3
   143a0:	bhi	15554 <_nc_visbuf2@plt+0x3aa0>
   143a4:	cmn	r5, #3
   143a8:	bhi	15578 <_nc_visbuf2@plt+0x3ac4>
   143ac:	ldr	r3, [r4, #56]	; 0x38
   143b0:	sub	r3, r3, #1
   143b4:	cmn	r3, #3
   143b8:	bhi	1559c <_nc_visbuf2@plt+0x3ae8>
   143bc:	ldr	r3, [r4, #68]	; 0x44
   143c0:	sub	r3, r3, #1
   143c4:	cmn	r3, #3
   143c8:	bls	143e0 <_nc_visbuf2@plt+0x292c>
   143cc:	ldr	r0, [pc, #2408]	; 14d3c <_nc_visbuf2@plt+0x3288>
   143d0:	add	r0, pc, r0
   143d4:	bl	119c4 <_nc_warning@plt>
   143d8:	ldr	r9, [sp, #28]
   143dc:	ldr	r4, [r9, #16]
   143e0:	ldr	r8, [r4, #556]	; 0x22c
   143e4:	ldr	sl, [r4, #560]	; 0x230
   143e8:	sub	r3, r8, #1
   143ec:	cmn	r3, #3
   143f0:	sub	r3, sl, #1
   143f4:	bhi	15108 <_nc_visbuf2@plt+0x3654>
   143f8:	cmn	r3, #3
   143fc:	bhi	14410 <_nc_visbuf2@plt+0x295c>
   14400:	ldr	r7, [r4, #564]	; 0x234
   14404:	sub	r3, r7, #1
   14408:	cmn	r3, #3
   1440c:	bls	15680 <_nc_visbuf2@plt+0x3bcc>
   14410:	mov	r0, r8
   14414:	mov	r3, #0
   14418:	strb	r3, [sp, #108]	; 0x6c
   1441c:	bl	13958 <_nc_visbuf2@plt+0x1ea4>
   14420:	cmp	r0, #0
   14424:	blt	14440 <_nc_visbuf2@plt+0x298c>
   14428:	ldr	r1, [pc, #2320]	; 14d40 <_nc_visbuf2@plt+0x328c>
   1442c:	add	r0, sp, #108	; 0x6c
   14430:	mov	r2, #80	; 0x50
   14434:	add	r1, pc, r1
   14438:	bl	11940 <__strcat_chk@plt>
   1443c:	ldr	sl, [r4, #560]	; 0x230
   14440:	mov	r0, sl
   14444:	bl	13958 <_nc_visbuf2@plt+0x1ea4>
   14448:	cmp	r0, #0
   1444c:	blt	14464 <_nc_visbuf2@plt+0x29b0>
   14450:	ldr	r1, [pc, #2284]	; 14d44 <_nc_visbuf2@plt+0x3290>
   14454:	add	r0, sp, #108	; 0x6c
   14458:	mov	r2, #80	; 0x50
   1445c:	add	r1, pc, r1
   14460:	bl	11940 <__strcat_chk@plt>
   14464:	ldr	r0, [r4, #564]	; 0x234
   14468:	bl	13958 <_nc_visbuf2@plt+0x1ea4>
   1446c:	cmp	r0, #0
   14470:	blt	14488 <_nc_visbuf2@plt+0x29d4>
   14474:	ldr	r1, [pc, #2252]	; 14d48 <_nc_visbuf2@plt+0x3294>
   14478:	add	r0, sp, #108	; 0x6c
   1447c:	mov	r2, #80	; 0x50
   14480:	add	r1, pc, r1
   14484:	bl	11940 <__strcat_chk@plt>
   14488:	ldr	r0, [r4, #568]	; 0x238
   1448c:	bl	13958 <_nc_visbuf2@plt+0x1ea4>
   14490:	cmp	r0, #0
   14494:	blt	144ac <_nc_visbuf2@plt+0x29f8>
   14498:	ldr	r1, [pc, #2220]	; 14d4c <_nc_visbuf2@plt+0x3298>
   1449c:	add	r0, sp, #108	; 0x6c
   144a0:	mov	r2, #80	; 0x50
   144a4:	add	r1, pc, r1
   144a8:	bl	11940 <__strcat_chk@plt>
   144ac:	ldr	r0, [r4, #572]	; 0x23c
   144b0:	bl	13958 <_nc_visbuf2@plt+0x1ea4>
   144b4:	cmp	r0, #0
   144b8:	blt	144d0 <_nc_visbuf2@plt+0x2a1c>
   144bc:	ldr	r1, [pc, #2188]	; 14d50 <_nc_visbuf2@plt+0x329c>
   144c0:	add	r0, sp, #108	; 0x6c
   144c4:	mov	r2, #80	; 0x50
   144c8:	add	r1, pc, r1
   144cc:	bl	11940 <__strcat_chk@plt>
   144d0:	ldrb	r3, [sp, #108]	; 0x6c
   144d4:	cmp	r3, #0
   144d8:	bne	155b4 <_nc_visbuf2@plt+0x3b00>
   144dc:	ldr	r3, [r4, #308]	; 0x134
   144e0:	sub	r3, r3, #1
   144e4:	cmn	r3, #3
   144e8:	bhi	144fc <_nc_visbuf2@plt+0x2a48>
   144ec:	ldr	r3, [r4, #236]	; 0xec
   144f0:	sub	r3, r3, #1
   144f4:	cmn	r3, #3
   144f8:	bhi	158c8 <_nc_visbuf2@plt+0x3e14>
   144fc:	ldr	r3, [r4, #1280]	; 0x500
   14500:	sub	r3, r3, #1
   14504:	cmn	r3, #3
   14508:	bhi	1536c <_nc_visbuf2@plt+0x38b8>
   1450c:	ldr	r3, [r4, #1236]	; 0x4d4
   14510:	sub	r3, r3, #1
   14514:	cmn	r3, #3
   14518:	bhi	15358 <_nc_visbuf2@plt+0x38a4>
   1451c:	ldr	ip, [sp, #28]
   14520:	ldr	r4, [ip, #16]
   14524:	ldr	r3, [r4, #1284]	; 0x504
   14528:	sub	r3, r3, #1
   1452c:	cmn	r3, #3
   14530:	bhi	15320 <_nc_visbuf2@plt+0x386c>
   14534:	ldr	r3, [r4, #1244]	; 0x4dc
   14538:	sub	r3, r3, #1
   1453c:	cmn	r3, #3
   14540:	bhi	1530c <_nc_visbuf2@plt+0x3858>
   14544:	ldr	r8, [sp, #28]
   14548:	ldr	r4, [r8, #16]
   1454c:	ldr	r3, [r4, #1288]	; 0x508
   14550:	sub	r3, r3, #1
   14554:	cmn	r3, #3
   14558:	bhi	152d4 <_nc_visbuf2@plt+0x3820>
   1455c:	ldr	r3, [r4, #1248]	; 0x4e0
   14560:	sub	r3, r3, #1
   14564:	cmn	r3, #3
   14568:	bhi	152c0 <_nc_visbuf2@plt+0x380c>
   1456c:	ldr	r5, [sp, #28]
   14570:	ldr	r4, [r5, #16]
   14574:	ldr	r3, [r4, #1292]	; 0x50c
   14578:	sub	r3, r3, #1
   1457c:	cmn	r3, #3
   14580:	bhi	15288 <_nc_visbuf2@plt+0x37d4>
   14584:	ldr	r3, [r4, #1252]	; 0x4e4
   14588:	sub	r3, r3, #1
   1458c:	cmn	r3, #3
   14590:	bhi	15274 <_nc_visbuf2@plt+0x37c0>
   14594:	ldr	r9, [sp, #28]
   14598:	ldr	r4, [r9, #16]
   1459c:	ldr	r3, [r4, #1296]	; 0x510
   145a0:	sub	r3, r3, #1
   145a4:	cmn	r3, #3
   145a8:	bhi	1523c <_nc_visbuf2@plt+0x3788>
   145ac:	ldr	r3, [r4, #1264]	; 0x4f0
   145b0:	sub	r3, r3, #1
   145b4:	cmn	r3, #3
   145b8:	bhi	15228 <_nc_visbuf2@plt+0x3774>
   145bc:	ldr	r7, [sp, #28]
   145c0:	ldr	r4, [r7, #16]
   145c4:	ldr	r3, [r4, #1300]	; 0x514
   145c8:	sub	r3, r3, #1
   145cc:	cmn	r3, #3
   145d0:	bhi	151f0 <_nc_visbuf2@plt+0x373c>
   145d4:	ldr	r3, [r4, #1268]	; 0x4f4
   145d8:	sub	r3, r3, #1
   145dc:	cmn	r3, #3
   145e0:	bhi	151dc <_nc_visbuf2@plt+0x3728>
   145e4:	ldr	ip, [sp, #28]
   145e8:	ldr	r4, [ip, #16]
   145ec:	ldr	r3, [r4, #1304]	; 0x518
   145f0:	sub	r3, r3, #1
   145f4:	cmn	r3, #3
   145f8:	bhi	151a4 <_nc_visbuf2@plt+0x36f0>
   145fc:	ldr	r3, [r4, #1272]	; 0x4f8
   14600:	sub	r3, r3, #1
   14604:	cmn	r3, #3
   14608:	bhi	15190 <_nc_visbuf2@plt+0x36dc>
   1460c:	ldr	r8, [sp, #28]
   14610:	ldr	r4, [r8, #16]
   14614:	ldr	r3, [r4, #1308]	; 0x51c
   14618:	sub	r3, r3, #1
   1461c:	cmn	r3, #3
   14620:	bhi	15158 <_nc_visbuf2@plt+0x36a4>
   14624:	ldr	r3, [r4, #1276]	; 0x4fc
   14628:	sub	r3, r3, #1
   1462c:	cmn	r3, #3
   14630:	bhi	15144 <_nc_visbuf2@plt+0x3690>
   14634:	ldr	r5, [sp, #28]
   14638:	ldr	r4, [r5, #16]
   1463c:	ldr	r3, [r4, #1388]	; 0x56c
   14640:	sub	r3, r3, #1
   14644:	cmn	r3, #3
   14648:	bhi	1465c <_nc_visbuf2@plt+0x2ba8>
   1464c:	ldr	r3, [r4, #1396]	; 0x574
   14650:	sub	r3, r3, #1
   14654:	cmn	r3, #3
   14658:	bhi	15988 <_nc_visbuf2@plt+0x3ed4>
   1465c:	ldr	r3, [r4, #1364]	; 0x554
   14660:	sub	r3, r3, #1
   14664:	cmn	r3, #3
   14668:	bhi	1467c <_nc_visbuf2@plt+0x2bc8>
   1466c:	ldr	r3, [r4, #1360]	; 0x550
   14670:	sub	r3, r3, #1
   14674:	cmn	r3, #3
   14678:	bhi	15970 <_nc_visbuf2@plt+0x3ebc>
   1467c:	ldr	r3, [r4, #1368]	; 0x558
   14680:	sub	r3, r3, #1
   14684:	cmn	r3, #3
   14688:	bhi	1469c <_nc_visbuf2@plt+0x2be8>
   1468c:	ldr	r3, [r4, #1084]	; 0x43c
   14690:	sub	r3, r3, #1
   14694:	cmn	r3, #3
   14698:	bhi	15958 <_nc_visbuf2@plt+0x3ea4>
   1469c:	ldr	r3, [r4, #1372]	; 0x55c
   146a0:	sub	r3, r3, #1
   146a4:	cmn	r3, #3
   146a8:	bhi	146bc <_nc_visbuf2@plt+0x2c08>
   146ac:	ldr	r3, [r4, #1088]	; 0x440
   146b0:	sub	r3, r3, #1
   146b4:	cmn	r3, #3
   146b8:	bhi	15940 <_nc_visbuf2@plt+0x3e8c>
   146bc:	ldr	r3, [r4, #1380]	; 0x564
   146c0:	sub	r3, r3, #1
   146c4:	cmn	r3, #3
   146c8:	bhi	146dc <_nc_visbuf2@plt+0x2c28>
   146cc:	ldr	r3, [r4, #1376]	; 0x560
   146d0:	sub	r3, r3, #1
   146d4:	cmn	r3, #3
   146d8:	bhi	15928 <_nc_visbuf2@plt+0x3e74>
   146dc:	ldr	r3, [r4, #1340]	; 0x53c
   146e0:	sub	r3, r3, #1
   146e4:	cmn	r3, #3
   146e8:	bhi	146fc <_nc_visbuf2@plt+0x2c48>
   146ec:	ldr	r3, [r4, #1316]	; 0x524
   146f0:	sub	r3, r3, #1
   146f4:	cmn	r3, #3
   146f8:	bhi	15910 <_nc_visbuf2@plt+0x3e5c>
   146fc:	ldr	r3, [r4, #1344]	; 0x540
   14700:	sub	r3, r3, #1
   14704:	cmn	r3, #3
   14708:	bhi	1471c <_nc_visbuf2@plt+0x2c68>
   1470c:	ldr	r3, [r4, #1320]	; 0x528
   14710:	sub	r3, r3, #1
   14714:	cmn	r3, #3
   14718:	bhi	15898 <_nc_visbuf2@plt+0x3de4>
   1471c:	ldr	r3, [r4, #1348]	; 0x544
   14720:	sub	r3, r3, #1
   14724:	cmn	r3, #3
   14728:	bhi	1473c <_nc_visbuf2@plt+0x2c88>
   1472c:	ldr	r3, [r4, #1324]	; 0x52c
   14730:	sub	r3, r3, #1
   14734:	cmn	r3, #3
   14738:	bhi	15880 <_nc_visbuf2@plt+0x3dcc>
   1473c:	ldr	r3, [r4, #1352]	; 0x548
   14740:	sub	r3, r3, #1
   14744:	cmn	r3, #3
   14748:	bhi	14768 <_nc_visbuf2@plt+0x2cb4>
   1474c:	ldr	r3, [r4, #1332]	; 0x534
   14750:	sub	r3, r3, #1
   14754:	cmn	r3, #3
   14758:	bls	14768 <_nc_visbuf2@plt+0x2cb4>
   1475c:	ldr	r0, [pc, #1520]	; 14d54 <_nc_visbuf2@plt+0x32a0>
   14760:	add	r0, pc, r0
   14764:	bl	119c4 <_nc_warning@plt>
   14768:	ldr	r3, [pc, #1512]	; 14d58 <_nc_visbuf2@plt+0x32a4>
   1476c:	ldr	r5, [sp, #40]	; 0x28
   14770:	ldr	r3, [r5, r3]
   14774:	ldrb	r3, [r3]
   14778:	cmp	r3, #0
   1477c:	bne	15420 <_nc_visbuf2@plt+0x396c>
   14780:	ldr	r7, [sp, #28]
   14784:	ldr	r4, [r7, #16]
   14788:	mov	r7, r4
   1478c:	ldr	r3, [r4, #52]	; 0x34
   14790:	sub	r3, r3, #1
   14794:	cmn	r3, #3
   14798:	bhi	147ac <_nc_visbuf2@plt+0x2cf8>
   1479c:	ldr	r3, [r4, #64]	; 0x40
   147a0:	sub	r3, r3, #1
   147a4:	cmn	r3, #3
   147a8:	bhi	15864 <_nc_visbuf2@plt+0x3db0>
   147ac:	ldr	r0, [r4, #80]	; 0x50
   147b0:	sub	r3, r0, #1
   147b4:	cmn	r3, #3
   147b8:	bhi	147e4 <_nc_visbuf2@plt+0x2d30>
   147bc:	ldr	r1, [r4, #64]	; 0x40
   147c0:	sub	r3, r1, #1
   147c4:	cmn	r3, #3
   147c8:	bhi	15828 <_nc_visbuf2@plt+0x3d74>
   147cc:	bl	119f4 <_nc_capcmp@plt>
   147d0:	cmp	r0, #0
   147d4:	beq	157a0 <_nc_visbuf2@plt+0x3cec>
   147d8:	ldr	r9, [sp, #28]
   147dc:	ldr	r4, [r9, #16]
   147e0:	mov	r7, r4
   147e4:	ldr	r3, [r4, #12]
   147e8:	sub	r3, r3, #1
   147ec:	cmn	r3, #3
   147f0:	bhi	14818 <_nc_visbuf2@plt+0x2d64>
   147f4:	ldr	r3, [r4, #512]	; 0x200
   147f8:	sub	r3, r3, #1
   147fc:	cmn	r3, #3
   14800:	bhi	157fc <_nc_visbuf2@plt+0x3d48>
   14804:	ldr	r3, [r4, #504]	; 0x1f8
   14808:	sub	r3, r3, #1
   1480c:	cmn	r3, #3
   14810:	movls	r7, r4
   14814:	bhi	157e4 <_nc_visbuf2@plt+0x3d30>
   14818:	ldr	r3, [r7, #16]
   1481c:	sub	r3, r3, #1
   14820:	cmn	r3, #3
   14824:	bhi	14838 <_nc_visbuf2@plt+0x2d84>
   14828:	ldr	r3, [r7, #528]	; 0x210
   1482c:	sub	r3, r3, #1
   14830:	cmn	r3, #3
   14834:	bhi	158b0 <_nc_visbuf2@plt+0x3dfc>
   14838:	ldr	r0, [r7, #524]	; 0x20c
   1483c:	sub	r3, r0, #1
   14840:	cmn	r3, #3
   14844:	bhi	153a4 <_nc_visbuf2@plt+0x38f0>
   14848:	ldr	r2, [pc, #1292]	; 14d5c <_nc_visbuf2@plt+0x32a8>
   1484c:	mov	ip, #0
   14850:	ldr	r8, [sp, #40]	; 0x28
   14854:	ldr	r3, [r7, #156]	; 0x9c
   14858:	ldr	r5, [r8, r2]
   1485c:	sub	r2, r3, #1
   14860:	cmn	r2, #3
   14864:	str	ip, [r5]
   14868:	bhi	155d0 <_nc_visbuf2@plt+0x3b1c>
   1486c:	ldr	lr, [pc, #1260]	; 14d60 <_nc_visbuf2@plt+0x32ac>
   14870:	mov	r1, ip
   14874:	mov	r2, ip
   14878:	mov	r0, r7
   1487c:	add	lr, pc, lr
   14880:	str	lr, [sp]
   14884:	bl	13994 <_nc_visbuf2@plt+0x1ee0>
   14888:	bl	11964 <__strdup@plt>
   1488c:	ldr	r3, [r5]
   14890:	cmp	r3, #0
   14894:	mov	r4, r0
   14898:	bne	1560c <_nc_visbuf2@plt+0x3b58>
   1489c:	cmp	r4, #0
   148a0:	beq	15bf0 <_nc_visbuf2@plt+0x413c>
   148a4:	ldr	r9, [sp, #28]
   148a8:	mov	r1, r4
   148ac:	ldr	ip, [pc, #1200]	; 14d64 <_nc_visbuf2@plt+0x32b0>
   148b0:	mov	r2, #1
   148b4:	ldr	r0, [r9, #16]
   148b8:	add	ip, pc, ip
   148bc:	ldr	r3, [r0, #140]	; 0x8c
   148c0:	str	ip, [sp]
   148c4:	bl	13994 <_nc_visbuf2@plt+0x1ee0>
   148c8:	ldr	r0, [r9, #16]
   148cc:	ldr	ip, [pc, #1172]	; 14d68 <_nc_visbuf2@plt+0x32b4>
   148d0:	mov	r1, r4
   148d4:	mov	r2, #2
   148d8:	add	ip, pc, ip
   148dc:	ldr	r3, [r0, #144]	; 0x90
   148e0:	str	ip, [sp]
   148e4:	bl	13994 <_nc_visbuf2@plt+0x1ee0>
   148e8:	ldr	r0, [r9, #16]
   148ec:	ldr	ip, [pc, #1144]	; 14d6c <_nc_visbuf2@plt+0x32b8>
   148f0:	mov	r1, r4
   148f4:	mov	r2, #3
   148f8:	add	ip, pc, ip
   148fc:	ldr	r3, [r0, #136]	; 0x88
   14900:	str	ip, [sp]
   14904:	bl	13994 <_nc_visbuf2@plt+0x1ee0>
   14908:	ldr	r0, [r9, #16]
   1490c:	ldr	ip, [pc, #1116]	; 14d70 <_nc_visbuf2@plt+0x32bc>
   14910:	mov	r1, r4
   14914:	mov	r2, #4
   14918:	add	ip, pc, ip
   1491c:	ldr	r3, [r0, #104]	; 0x68
   14920:	str	ip, [sp]
   14924:	bl	13994 <_nc_visbuf2@plt+0x1ee0>
   14928:	ldr	r0, [r9, #16]
   1492c:	ldr	ip, [pc, #1088]	; 14d74 <_nc_visbuf2@plt+0x32c0>
   14930:	mov	r1, r4
   14934:	mov	r2, #5
   14938:	add	ip, pc, ip
   1493c:	ldr	r3, [r0, #120]	; 0x78
   14940:	str	ip, [sp]
   14944:	bl	13994 <_nc_visbuf2@plt+0x1ee0>
   14948:	ldr	r0, [r9, #16]
   1494c:	ldr	ip, [pc, #1060]	; 14d78 <_nc_visbuf2@plt+0x32c4>
   14950:	mov	r1, r4
   14954:	mov	r2, #6
   14958:	add	ip, pc, ip
   1495c:	ldr	r3, [r0, #108]	; 0x6c
   14960:	str	ip, [sp]
   14964:	bl	13994 <_nc_visbuf2@plt+0x1ee0>
   14968:	ldr	r0, [r9, #16]
   1496c:	ldr	ip, [pc, #1032]	; 14d7c <_nc_visbuf2@plt+0x32c8>
   14970:	mov	r1, r4
   14974:	mov	r2, #7
   14978:	add	ip, pc, ip
   1497c:	ldr	r3, [r0, #128]	; 0x80
   14980:	str	ip, [sp]
   14984:	bl	13994 <_nc_visbuf2@plt+0x1ee0>
   14988:	ldr	r0, [r9, #16]
   1498c:	ldr	ip, [pc, #1004]	; 14d80 <_nc_visbuf2@plt+0x32cc>
   14990:	mov	r1, r4
   14994:	mov	r2, #8
   14998:	add	ip, pc, ip
   1499c:	ldr	r3, [r0, #132]	; 0x84
   149a0:	str	ip, [sp]
   149a4:	bl	13994 <_nc_visbuf2@plt+0x1ee0>
   149a8:	ldr	r0, [r9, #16]
   149ac:	ldr	ip, [pc, #976]	; 14d84 <_nc_visbuf2@plt+0x32d0>
   149b0:	mov	r1, r4
   149b4:	mov	r2, #9
   149b8:	add	ip, pc, ip
   149bc:	ldr	r3, [r0, #100]	; 0x64
   149c0:	str	ip, [sp]
   149c4:	bl	13994 <_nc_visbuf2@plt+0x1ee0>
   149c8:	mov	r0, r4
   149cc:	bl	11760 <free@plt>
   149d0:	ldr	r5, [sp, #28]
   149d4:	ldr	r7, [r5, #16]
   149d8:	ldr	r3, [r7, #156]	; 0x9c
   149dc:	sub	r3, r3, #1
   149e0:	cmn	r3, #3
   149e4:	bls	153cc <_nc_visbuf2@plt+0x3918>
   149e8:	ldr	r3, [r7, #124]	; 0x7c
   149ec:	sub	r3, r3, #1
   149f0:	cmn	r3, #3
   149f4:	bls	14a08 <_nc_visbuf2@plt+0x2f54>
   149f8:	ldr	r3, [r7, #168]	; 0xa8
   149fc:	sub	r3, r3, #1
   14a00:	cmn	r3, #3
   14a04:	bhi	14a18 <_nc_visbuf2@plt+0x2f64>
   14a08:	ldr	r3, [r7, #432]	; 0x1b0
   14a0c:	sub	r3, r3, #1
   14a10:	cmn	r3, #3
   14a14:	bls	1561c <_nc_visbuf2@plt+0x3b68>
   14a18:	ldr	r3, [pc, #872]	; 14d88 <_nc_visbuf2@plt+0x32d4>
   14a1c:	add	r3, pc, r3
   14a20:	ldr	r3, [r3, #8]
   14a24:	cmp	r3, #0
   14a28:	beq	14a38 <_nc_visbuf2@plt+0x2f84>
   14a2c:	ldr	r0, [sp, #28]
   14a30:	ldr	r1, [sp, #76]	; 0x4c
   14a34:	blx	r3
   14a38:	ldr	ip, [sp, #60]	; 0x3c
   14a3c:	ldr	r2, [sp, #188]	; 0xbc
   14a40:	ldr	r3, [ip]
   14a44:	cmp	r2, r3
   14a48:	bne	15da4 <_nc_visbuf2@plt+0x42f0>
   14a4c:	add	sp, sp, #196	; 0xc4
   14a50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14a54:	ldr	r7, [sp, #28]
   14a58:	mov	r1, #1
   14a5c:	ldrh	r4, [r7, #32]
   14a60:	add	r5, r4, r1
   14a64:	mov	r0, r5
   14a68:	bl	1170c <calloc@plt>
   14a6c:	str	r0, [sp, #68]	; 0x44
   14a70:	add	r0, r5, r5, lsl #1
   14a74:	lsl	r0, r0, #2
   14a78:	bl	11874 <malloc@plt>
   14a7c:	cmp	r0, #0
   14a80:	str	r0, [sp, #52]	; 0x34
   14a84:	beq	15da8 <_nc_visbuf2@plt+0x42f4>
   14a88:	ldr	r3, [pc, #764]	; 14d8c <_nc_visbuf2@plt+0x32d8>
   14a8c:	ldr	r8, [sp, #40]	; 0x28
   14a90:	ldr	r0, [r8, r3]
   14a94:	ldr	r1, [r0, #4]
   14a98:	cmp	r1, #0
   14a9c:	moveq	r2, r1
   14aa0:	beq	14b10 <_nc_visbuf2@plt+0x305c>
   14aa4:	ldr	r9, [sp, #28]
   14aa8:	add	r3, r0, #8
   14aac:	ldr	r6, [sp, #52]	; 0x34
   14ab0:	mov	r2, #0
   14ab4:	ldr	r7, [sp, #40]	; 0x28
   14ab8:	ldr	r5, [r9, #16]
   14abc:	ldr	r0, [r0]
   14ac0:	ldr	ip, [r5, r0, lsl #2]
   14ac4:	sub	lr, ip, #1
   14ac8:	cmn	lr, #3
   14acc:	bhi	14af4 <_nc_visbuf2@plt+0x3040>
   14ad0:	ldr	r8, [pc, #696]	; 14d90 <_nc_visbuf2@plt+0x32dc>
   14ad4:	add	lr, r2, r2, lsl #1
   14ad8:	add	r2, r2, #1
   14adc:	str	r1, [r6, lr, lsl #2]
   14ae0:	add	r1, r6, lr, lsl #2
   14ae4:	ldr	lr, [r7, r8]
   14ae8:	str	ip, [r1, #8]
   14aec:	ldr	r0, [lr, r0, lsl #2]
   14af0:	str	r0, [r1, #4]
   14af4:	mov	r0, r3
   14af8:	add	r3, r3, #8
   14afc:	ldr	r1, [r3, #-4]
   14b00:	cmp	r1, #0
   14b04:	bne	14abc <_nc_visbuf2@plt+0x3008>
   14b08:	add	r1, r2, r2, lsl #1
   14b0c:	lsl	r1, r1, #2
   14b10:	movw	r3, #414	; 0x19e
   14b14:	cmp	r4, r3
   14b18:	ble	14bac <_nc_visbuf2@plt+0x30f8>
   14b1c:	ldr	r5, [sp, #28]
   14b20:	movw	r3, #1656	; 0x678
   14b24:	ldr	ip, [sp, #28]
   14b28:	mvn	r6, #0
   14b2c:	ldr	r8, [sp, #28]
   14b30:	ldrh	r0, [r5, #36]	; 0x24
   14b34:	ldrh	lr, [ip, #38]	; 0x26
   14b38:	lsl	ip, r4, #2
   14b3c:	ldrh	r1, [r5, #34]	; 0x22
   14b40:	rsb	r4, r4, lr
   14b44:	ldr	lr, [r5, #24]
   14b48:	add	r0, r0, r1
   14b4c:	ldr	r5, [sp, #52]	; 0x34
   14b50:	add	r0, r4, r0
   14b54:	add	r0, lr, r0, lsl #2
   14b58:	b	14b68 <_nc_visbuf2@plt+0x30b4>
   14b5c:	add	r3, r3, #4
   14b60:	cmp	r3, ip
   14b64:	beq	14ba4 <_nc_visbuf2@plt+0x30f0>
   14b68:	ldr	r1, [r0, r3]
   14b6c:	ldrb	lr, [r1]
   14b70:	cmp	lr, #107	; 0x6b
   14b74:	bne	14b5c <_nc_visbuf2@plt+0x30a8>
   14b78:	add	r4, r2, r2, lsl #1
   14b7c:	ldr	r7, [r8, #16]
   14b80:	add	r2, r2, #1
   14b84:	add	lr, r5, r4, lsl #2
   14b88:	str	r6, [r5, r4, lsl #2]
   14b8c:	str	r1, [lr, #4]
   14b90:	ldr	r1, [r7, r3]
   14b94:	add	r3, r3, #4
   14b98:	cmp	r3, ip
   14b9c:	str	r1, [lr, #8]
   14ba0:	bne	14b68 <_nc_visbuf2@plt+0x30b4>
   14ba4:	add	r2, r2, r2, lsl #1
   14ba8:	lsl	r1, r2, #2
   14bac:	ldr	r7, [sp, #68]	; 0x44
   14bb0:	mov	r3, #0
   14bb4:	ldr	r8, [sp, #52]	; 0x34
   14bb8:	cmp	r7, #0
   14bbc:	str	r3, [r8, r1]
   14bc0:	beq	15d48 <_nc_visbuf2@plt+0x4294>
   14bc4:	mov	r6, r8
   14bc8:	str	r3, [sp, #36]	; 0x24
   14bcc:	ldr	r3, [r6], #4
   14bd0:	mov	fp, #1
   14bd4:	ldr	r9, [pc, #440]	; 14d94 <_nc_visbuf2@plt+0x32e0>
   14bd8:	ldr	ip, [pc, #440]	; 14d98 <_nc_visbuf2@plt+0x32e4>
   14bdc:	cmp	r3, #0
   14be0:	ldr	r5, [pc, #436]	; 14d9c <_nc_visbuf2@plt+0x32e8>
   14be4:	add	r9, pc, r9
   14be8:	ldr	r8, [pc, #432]	; 14da0 <_nc_visbuf2@plt+0x32ec>
   14bec:	add	ip, pc, ip
   14bf0:	add	r5, pc, r5
   14bf4:	str	r9, [sp, #56]	; 0x38
   14bf8:	add	r8, pc, r8
   14bfc:	str	ip, [sp, #44]	; 0x2c
   14c00:	str	r5, [sp, #48]	; 0x30
   14c04:	str	r8, [sp, #64]	; 0x40
   14c08:	beq	14f58 <_nc_visbuf2@plt+0x34a4>
   14c0c:	ldr	r3, [r6, #8]
   14c10:	add	r5, r6, #8
   14c14:	ldr	r9, [r6, #4]
   14c18:	cmp	r3, #0
   14c1c:	beq	14f48 <_nc_visbuf2@plt+0x3494>
   14c20:	sub	r4, r6, #4
   14c24:	mov	sl, r7
   14c28:	mov	r8, #1
   14c2c:	b	14c44 <_nc_visbuf2@plt+0x3190>
   14c30:	add	r5, r4, #24
   14c34:	add	r4, r4, #12
   14c38:	ldr	r3, [r4, #12]
   14c3c:	cmp	r3, #0
   14c40:	beq	14f3c <_nc_visbuf2@plt+0x3488>
   14c44:	ldrb	r3, [sl, #1]!
   14c48:	ldr	r1, [r5, #8]
   14c4c:	cmp	r3, #0
   14c50:	bne	14c30 <_nc_visbuf2@plt+0x317c>
   14c54:	mov	r0, r9
   14c58:	bl	119f4 <_nc_capcmp@plt>
   14c5c:	cmp	r0, #0
   14c60:	bne	14c30 <_nc_visbuf2@plt+0x317c>
   14c64:	cmp	r8, #0
   14c68:	strb	fp, [r7]
   14c6c:	strb	fp, [sl]
   14c70:	beq	14f6c <_nc_visbuf2@plt+0x34b8>
   14c74:	ldr	ip, [sp, #36]	; 0x24
   14c78:	cmp	ip, #0
   14c7c:	beq	14f9c <_nc_visbuf2@plt+0x34e8>
   14c80:	ldr	ip, [sp, #40]	; 0x28
   14c84:	mov	r1, #1
   14c88:	ldr	r3, [pc, #280]	; 14da8 <_nc_visbuf2@plt+0x32f4>
   14c8c:	mov	r2, #3
   14c90:	ldr	r0, [sp, #44]	; 0x2c
   14c94:	mov	r8, #0
   14c98:	ldr	r3, [ip, r3]
   14c9c:	str	r1, [sp, #36]	; 0x24
   14ca0:	str	r3, [sp, #32]
   14ca4:	ldr	r3, [r3]
   14ca8:	bl	11820 <fwrite@plt>
   14cac:	ldr	r0, [r6, #-4]
   14cb0:	mov	r1, r6
   14cb4:	bl	13878 <_nc_visbuf2@plt+0x1dc4>
   14cb8:	ldr	ip, [sp, #32]
   14cbc:	ldr	r0, [sp, #48]	; 0x30
   14cc0:	mov	r1, #1
   14cc4:	mov	r2, #15
   14cc8:	ldr	r3, [ip]
   14ccc:	bl	11820 <fwrite@plt>
   14cd0:	mov	r1, r5
   14cd4:	ldr	r0, [r1], #4
   14cd8:	bl	13878 <_nc_visbuf2@plt+0x1dc4>
   14cdc:	b	14c30 <_nc_visbuf2@plt+0x317c>
   14ce0:	ldr	r3, [pc, #168]	; 14d90 <_nc_visbuf2@plt+0x32dc>
   14ce4:	ldr	ip, [sp, #40]	; 0x28
   14ce8:	ldr	r3, [ip, r3]
   14cec:	ldr	r4, [r8, r3]
   14cf0:	b	13e18 <_nc_visbuf2@plt+0x2364>
   14cf4:	ldr	r7, [sp, #28]
   14cf8:	add	r6, r6, #1
   14cfc:	add	r8, r8, #4
   14d00:	ldrh	r2, [r7, #32]
   14d04:	cmp	r2, r6
   14d08:	bhi	13dd4 <_nc_visbuf2@plt+0x2320>
   14d0c:	b	13fe4 <_nc_visbuf2@plt+0x2530>
   14d10:	ldrdeq	sl, [r1], -r8
   14d14:	andeq	r0, r0, r8, asr r1
   14d18:	andeq	r0, r0, r8, lsl #3
   14d1c:	andeq	sl, r1, r4, lsl #9
   14d20:	muleq	r0, ip, sl
   14d24:	andeq	r9, r1, r0, asr #29
   14d28:	andeq	r5, r0, r8, lsl #22
   14d2c:	andeq	r5, r0, r4, lsr #22
   14d30:	andeq	r5, r0, ip, lsr #21
   14d34:	andeq	r5, r0, r4, lsl #21
   14d38:	andeq	r5, r0, r0, lsr r9
   14d3c:	andeq	r5, r0, r8, ror r8
   14d40:	andeq	r5, r0, r4, lsr r8
   14d44:	andeq	r5, r0, r4, lsl r8
   14d48:	strdeq	r5, [r0], -r8
   14d4c:	ldrdeq	r5, [r0], -ip
   14d50:	andeq	r5, r0, r0, asr #15
   14d54:	andeq	r5, r0, r4, asr #19
   14d58:	andeq	r0, r0, r0, ror r1
   14d5c:	muleq	r0, ip, r1
   14d60:	andeq	r5, r0, r4, lsr #22
   14d64:	andeq	r5, r0, ip, lsl fp
   14d68:	andeq	r5, r0, r0, lsl fp
   14d6c:	andeq	r5, r0, r8, lsl #22
   14d70:	strdeq	r5, [r0], -ip
   14d74:	strdeq	r5, [r0], -r0
   14d78:	andeq	r5, r0, r0, ror #21
   14d7c:	ldrdeq	r5, [r0], -r0
   14d80:	andeq	r5, r0, r4, asr #21
   14d84:			; <UNDEFINED> instruction: 0x00005abc
   14d88:	andeq	r9, r1, r4, asr #15
   14d8c:	andeq	r0, r0, r4, lsl #3
   14d90:	andeq	r0, r0, r4, lsr #3
   14d94:	andeq	r4, r0, ip, lsr ip
   14d98:	andeq	r4, r0, r0, lsr #24
   14d9c:	andeq	r4, r0, r0, lsr #24
   14da0:	andeq	r4, r0, r4, ror #23
   14da4:	andeq	r4, r0, ip, lsl r9
   14da8:	andeq	r0, r0, r8, ror #2
   14dac:	ldrdeq	r4, [r0], -r8
   14db0:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
   14db4:	andeq	r4, r0, r4, lsl #18
   14db8:	strdeq	r4, [r0], -r8
   14dbc:	andeq	r4, r0, ip, lsl #18
   14dc0:	strdeq	r4, [r0], -ip
   14dc4:	andeq	r4, r0, r4, lsr lr
   14dc8:	andeq	r4, r0, ip, lsr #28
   14dcc:	andeq	r4, r0, r0, lsl #27
   14dd0:	andeq	r4, r0, r0, lsl #27
   14dd4:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
   14dd8:	ldrdeq	r4, [r0], -r0
   14ddc:	andeq	r4, r0, r0, lsr ip
   14de0:	andeq	r4, r0, r8, lsr #24
   14de4:	muleq	r0, r4, fp
   14de8:	andeq	r4, r0, r8, lsl #23
   14dec:	andeq	r4, r0, r8, ror #21
   14df0:	andeq	r4, r0, r4, ror #21
   14df4:	andeq	r4, r0, r4, asr #20
   14df8:	andeq	r4, r0, ip, lsr sl
   14dfc:	muleq	r0, r0, r9
   14e00:	muleq	r0, r0, r9
   14e04:	andeq	r4, r0, r0, lsr #26
   14e08:	andeq	r4, r0, r4, lsl sp
   14e0c:	andeq	r4, r0, r4, ror ip
   14e10:	andeq	r4, r0, r4, asr ip
   14e14:	andeq	r4, r0, ip, lsr #13
   14e18:	andeq	r4, r0, r0, lsr #13
   14e1c:	muleq	r0, r0, r6
   14e20:	strdeq	r4, [r0], -r8
   14e24:	andeq	r4, r0, r4, lsr #27
   14e28:			; <UNDEFINED> instruction: 0x00004eb8
   14e2c:	andeq	r4, r0, ip, asr #24
   14e30:	andeq	r4, r0, ip, asr lr
   14e34:	andeq	r4, r0, ip, ror r5
   14e38:	andeq	r4, r0, r8, lsl sp
   14e3c:	andeq	r4, r0, r0, ror #22
   14e40:	andeq	r4, r0, ip, ror #22
   14e44:	andeq	r4, r0, ip, lsr #22
   14e48:			; <UNDEFINED> instruction: 0x00004ab4
   14e4c:	andeq	r4, r0, r0, asr sl
   14e50:	andeq	r4, r0, ip, ror r8
   14e54:	andeq	r4, r0, r0, asr #16
   14e58:	andeq	r4, r0, ip, asr #21
   14e5c:	andeq	r4, r0, r8, lsl #8
   14e60:			; <UNDEFINED> instruction: 0x000041bc
   14e64:	andeq	r4, r0, r4, lsr #15
   14e68:	andeq	r4, r0, r0, ror #14
   14e6c:	andeq	r4, r0, r8, lsl r7
   14e70:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
   14e74:	andeq	r4, r0, ip, lsl #13
   14e78:	andeq	r4, r0, r8, asr #12
   14e7c:			; <UNDEFINED> instruction: 0x000041b8
   14e80:	andeq	r4, r0, r4, ror r1
   14e84:	andeq	r4, r0, ip, lsr r1
   14e88:	andeq	r4, r0, r0, lsl #2
   14e8c:	strheq	r4, [r0], -ip
   14e90:	andeq	r4, r0, r4, asr #32
   14e94:			; <UNDEFINED> instruction: 0x00003eb8
   14e98:	andeq	r4, r0, r4, asr r1
   14e9c:	andeq	r4, r0, r0, lsr #2
   14ea0:	strdeq	r4, [r0], -r0
   14ea4:	strheq	r4, [r0], -ip
   14ea8:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
   14eac:	andeq	r4, r0, r8, asr #13
   14eb0:	andeq	r4, r0, r4, ror #13
   14eb4:	andeq	r4, r0, r4, ror r5
   14eb8:	muleq	r0, r8, r8
   14ebc:	andeq	r4, r0, r8, lsr #11
   14ec0:	andeq	r3, r0, r0, lsr #28
   14ec4:	andeq	r3, r0, r4, ror #27
   14ec8:	muleq	r0, r8, r5
   14ecc:	andeq	r3, r0, r8, ror #31
   14ed0:	ldrdeq	r3, [r0], -r8
   14ed4:	andeq	r3, r0, r8, asr #31
   14ed8:			; <UNDEFINED> instruction: 0x00003fb4
   14edc:	andeq	r3, r0, r4, lsr #31
   14ee0:	andeq	r3, r0, r0, lsl #21
   14ee4:	andeq	r3, r0, r0, lsl sl
   14ee8:	ldrdeq	r3, [r0], -r4
   14eec:	ldr	r0, [sp, #52]	; 0x34
   14ef0:	mov	r1, r4
   14ef4:	bl	119c4 <_nc_warning@plt>
   14ef8:	b	13f3c <_nc_visbuf2@plt+0x2488>
   14efc:	mov	r2, #0
   14f00:	str	r2, [sp, #32]
   14f04:	b	13e54 <_nc_visbuf2@plt+0x23a0>
   14f08:	ldr	r0, [pc, #-364]	; 14da4 <_nc_visbuf2@plt+0x32f0>
   14f0c:	mov	r1, r4
   14f10:	add	r0, pc, r0
   14f14:	bl	119c4 <_nc_warning@plt>
   14f18:	b	13f30 <_nc_visbuf2@plt+0x247c>
   14f1c:	ldr	ip, [sp, #28]
   14f20:	ldr	r9, [ip, #16]
   14f24:	ldrh	r2, [ip, #32]
   14f28:	add	r6, r6, #1
   14f2c:	add	r8, r8, #4
   14f30:	cmp	r2, r6
   14f34:	bhi	13dd4 <_nc_visbuf2@plt+0x2320>
   14f38:	b	13fe4 <_nc_visbuf2@plt+0x2530>
   14f3c:	cmp	r8, #0
   14f40:	beq	14fa8 <_nc_visbuf2@plt+0x34f4>
   14f44:	ldr	r3, [r6, #8]
   14f48:	cmp	r3, #0
   14f4c:	add	r7, r7, #1
   14f50:	add	r6, r6, #12
   14f54:	bne	14c0c <_nc_visbuf2@plt+0x3158>
   14f58:	ldr	r0, [sp, #52]	; 0x34
   14f5c:	bl	11760 <free@plt>
   14f60:	ldr	r0, [sp, #68]	; 0x44
   14f64:	bl	11760 <free@plt>
   14f68:	b	13d6c <_nc_visbuf2@plt+0x22b8>
   14f6c:	ldr	ip, [sp, #40]	; 0x28
   14f70:	mov	r1, #1
   14f74:	ldr	r3, [pc, #-468]	; 14da8 <_nc_visbuf2@plt+0x32f4>
   14f78:	mov	r2, #2
   14f7c:	ldr	r0, [sp, #56]	; 0x38
   14f80:	ldr	r3, [ip, r3]
   14f84:	ldr	r3, [r3]
   14f88:	bl	11820 <fwrite@plt>
   14f8c:	mov	r1, r5
   14f90:	ldr	r0, [r1], #4
   14f94:	bl	13878 <_nc_visbuf2@plt+0x1dc4>
   14f98:	b	14c30 <_nc_visbuf2@plt+0x317c>
   14f9c:	ldr	r0, [sp, #64]	; 0x40
   14fa0:	bl	119c4 <_nc_warning@plt>
   14fa4:	b	14c80 <_nc_visbuf2@plt+0x31cc>
   14fa8:	ldr	r5, [sp, #40]	; 0x28
   14fac:	mov	r0, #10
   14fb0:	ldr	r3, [pc, #-528]	; 14da8 <_nc_visbuf2@plt+0x32f4>
   14fb4:	ldr	r3, [r5, r3]
   14fb8:	ldr	r1, [r3]
   14fbc:	bl	11a00 <fputc@plt>
   14fc0:	b	14f44 <_nc_visbuf2@plt+0x3490>
   14fc4:	mov	r1, r4
   14fc8:	ldr	r0, [sp, #56]	; 0x38
   14fcc:	bl	119c4 <_nc_warning@plt>
   14fd0:	ldr	ip, [sp, #28]
   14fd4:	add	r6, r6, #1
   14fd8:	add	r8, r8, #4
   14fdc:	ldrh	r2, [ip, #32]
   14fe0:	ldr	r9, [ip, #16]
   14fe4:	cmp	r2, r6
   14fe8:	bhi	13dd4 <_nc_visbuf2@plt+0x2320>
   14fec:	b	13fe4 <_nc_visbuf2@plt+0x2530>
   14ff0:	ldr	r9, [sp, #28]
   14ff4:	ldr	r3, [r9, #16]
   14ff8:	ldr	r0, [r3, #1200]	; 0x4b0
   14ffc:	mov	r4, r3
   15000:	cmp	r0, #0
   15004:	bne	14028 <_nc_visbuf2@plt+0x2574>
   15008:	ldr	r0, [pc, #-612]	; 14dac <_nc_visbuf2@plt+0x32f8>
   1500c:	add	r0, pc, r0
   15010:	bl	119c4 <_nc_warning@plt>
   15014:	ldr	ip, [sp, #28]
   15018:	ldr	r3, [ip, #16]
   1501c:	ldr	r2, [r3, #1212]	; 0x4bc
   15020:	mov	r4, r3
   15024:	sub	r2, r2, #1
   15028:	cmn	r2, #3
   1502c:	bls	14038 <_nc_visbuf2@plt+0x2584>
   15030:	ldr	r2, [r3, #1208]	; 0x4b8
   15034:	sub	r2, r2, #1
   15038:	cmn	r2, #3
   1503c:	bhi	1404c <_nc_visbuf2@plt+0x2598>
   15040:	ldr	r2, [r3, #1212]	; 0x4bc
   15044:	sub	r2, r2, #1
   15048:	cmn	r2, #3
   1504c:	bls	14048 <_nc_visbuf2@plt+0x2594>
   15050:	ldr	r0, [pc, #-680]	; 14db0 <_nc_visbuf2@plt+0x32fc>
   15054:	add	r0, pc, r0
   15058:	bl	119c4 <_nc_warning@plt>
   1505c:	ldr	r7, [sp, #28]
   15060:	ldr	r3, [r7, #16]
   15064:	b	14048 <_nc_visbuf2@plt+0x2594>
   15068:	ldr	r0, [pc, #-700]	; 14db4 <_nc_visbuf2@plt+0x3300>
   1506c:	add	r0, pc, r0
   15070:	bl	119c4 <_nc_warning@plt>
   15074:	ldr	r8, [sp, #28]
   15078:	ldr	r3, [r8, #16]
   1507c:	mov	r4, r3
   15080:	ldr	r2, [r3, #1436]	; 0x59c
   15084:	sub	r2, r2, #1
   15088:	cmn	r2, #3
   1508c:	bhi	14070 <_nc_visbuf2@plt+0x25bc>
   15090:	ldr	r2, [r3, #1440]	; 0x5a0
   15094:	sub	r2, r2, #1
   15098:	cmn	r2, #3
   1509c:	bls	1406c <_nc_visbuf2@plt+0x25b8>
   150a0:	ldr	r0, [pc, #-752]	; 14db8 <_nc_visbuf2@plt+0x3304>
   150a4:	add	r0, pc, r0
   150a8:	bl	119c4 <_nc_warning@plt>
   150ac:	ldr	r9, [sp, #28]
   150b0:	ldr	r3, [r9, #16]
   150b4:	b	1406c <_nc_visbuf2@plt+0x25b8>
   150b8:	ldr	r0, [pc, #-772]	; 14dbc <_nc_visbuf2@plt+0x3308>
   150bc:	add	r0, pc, r0
   150c0:	bl	119c4 <_nc_warning@plt>
   150c4:	ldr	ip, [sp, #28]
   150c8:	ldr	r3, [ip, #16]
   150cc:	mov	r4, r3
   150d0:	ldr	r2, [r3, #1204]	; 0x4b4
   150d4:	sub	r2, r2, #1
   150d8:	cmn	r2, #3
   150dc:	bhi	14094 <_nc_visbuf2@plt+0x25e0>
   150e0:	ldr	r2, [r3, #1200]	; 0x4b0
   150e4:	sub	r2, r2, #1
   150e8:	cmn	r2, #3
   150ec:	bls	14090 <_nc_visbuf2@plt+0x25dc>
   150f0:	ldr	r0, [pc, #-824]	; 14dc0 <_nc_visbuf2@plt+0x330c>
   150f4:	add	r0, pc, r0
   150f8:	bl	119c4 <_nc_warning@plt>
   150fc:	ldr	r5, [sp, #28]
   15100:	ldr	r4, [r5, #16]
   15104:	b	14094 <_nc_visbuf2@plt+0x25e0>
   15108:	cmn	r3, #3
   1510c:	bls	14410 <_nc_visbuf2@plt+0x295c>
   15110:	ldr	r3, [r4, #564]	; 0x234
   15114:	sub	r3, r3, #1
   15118:	cmn	r3, #3
   1511c:	bls	14410 <_nc_visbuf2@plt+0x295c>
   15120:	ldr	r3, [r4, #568]	; 0x238
   15124:	sub	r3, r3, #1
   15128:	cmn	r3, #3
   1512c:	bls	14410 <_nc_visbuf2@plt+0x295c>
   15130:	ldr	r3, [r4, #572]	; 0x23c
   15134:	sub	r3, r3, #1
   15138:	cmn	r3, #3
   1513c:	bhi	144dc <_nc_visbuf2@plt+0x2a28>
   15140:	b	14410 <_nc_visbuf2@plt+0x295c>
   15144:	ldr	r0, [pc, #-904]	; 14dc4 <_nc_visbuf2@plt+0x3310>
   15148:	add	r0, pc, r0
   1514c:	bl	119c4 <_nc_warning@plt>
   15150:	ldr	ip, [sp, #28]
   15154:	ldr	r4, [ip, #16]
   15158:	ldr	r3, [r4, #1276]	; 0x4fc
   1515c:	sub	r3, r3, #1
   15160:	cmn	r3, #3
   15164:	bhi	1463c <_nc_visbuf2@plt+0x2b88>
   15168:	ldr	r3, [r4, #1308]	; 0x51c
   1516c:	sub	r3, r3, #1
   15170:	cmn	r3, #3
   15174:	bls	14634 <_nc_visbuf2@plt+0x2b80>
   15178:	ldr	r0, [pc, #-952]	; 14dc8 <_nc_visbuf2@plt+0x3314>
   1517c:	add	r0, pc, r0
   15180:	bl	119c4 <_nc_warning@plt>
   15184:	ldr	r7, [sp, #28]
   15188:	ldr	r4, [r7, #16]
   1518c:	b	1463c <_nc_visbuf2@plt+0x2b88>
   15190:	ldr	r0, [pc, #-972]	; 14dcc <_nc_visbuf2@plt+0x3318>
   15194:	add	r0, pc, r0
   15198:	bl	119c4 <_nc_warning@plt>
   1519c:	ldr	r7, [sp, #28]
   151a0:	ldr	r4, [r7, #16]
   151a4:	ldr	r3, [r4, #1272]	; 0x4f8
   151a8:	sub	r3, r3, #1
   151ac:	cmn	r3, #3
   151b0:	bhi	14614 <_nc_visbuf2@plt+0x2b60>
   151b4:	ldr	r3, [r4, #1304]	; 0x518
   151b8:	sub	r3, r3, #1
   151bc:	cmn	r3, #3
   151c0:	bls	1460c <_nc_visbuf2@plt+0x2b58>
   151c4:	ldr	r0, [pc, #-1020]	; 14dd0 <_nc_visbuf2@plt+0x331c>
   151c8:	add	r0, pc, r0
   151cc:	bl	119c4 <_nc_warning@plt>
   151d0:	ldr	r9, [sp, #28]
   151d4:	ldr	r4, [r9, #16]
   151d8:	b	14614 <_nc_visbuf2@plt+0x2b60>
   151dc:	ldr	r0, [pc, #-1040]	; 14dd4 <_nc_visbuf2@plt+0x3320>
   151e0:	add	r0, pc, r0
   151e4:	bl	119c4 <_nc_warning@plt>
   151e8:	ldr	r9, [sp, #28]
   151ec:	ldr	r4, [r9, #16]
   151f0:	ldr	r3, [r4, #1268]	; 0x4f4
   151f4:	sub	r3, r3, #1
   151f8:	cmn	r3, #3
   151fc:	bhi	145ec <_nc_visbuf2@plt+0x2b38>
   15200:	ldr	r3, [r4, #1300]	; 0x514
   15204:	sub	r3, r3, #1
   15208:	cmn	r3, #3
   1520c:	bls	145e4 <_nc_visbuf2@plt+0x2b30>
   15210:	ldr	r0, [pc, #-1088]	; 14dd8 <_nc_visbuf2@plt+0x3324>
   15214:	add	r0, pc, r0
   15218:	bl	119c4 <_nc_warning@plt>
   1521c:	ldr	r5, [sp, #28]
   15220:	ldr	r4, [r5, #16]
   15224:	b	145ec <_nc_visbuf2@plt+0x2b38>
   15228:	ldr	r0, [pc, #-1108]	; 14ddc <_nc_visbuf2@plt+0x3328>
   1522c:	add	r0, pc, r0
   15230:	bl	119c4 <_nc_warning@plt>
   15234:	ldr	r5, [sp, #28]
   15238:	ldr	r4, [r5, #16]
   1523c:	ldr	r3, [r4, #1264]	; 0x4f0
   15240:	sub	r3, r3, #1
   15244:	cmn	r3, #3
   15248:	bhi	145c4 <_nc_visbuf2@plt+0x2b10>
   1524c:	ldr	r3, [r4, #1296]	; 0x510
   15250:	sub	r3, r3, #1
   15254:	cmn	r3, #3
   15258:	bls	145bc <_nc_visbuf2@plt+0x2b08>
   1525c:	ldr	r0, [pc, #-1156]	; 14de0 <_nc_visbuf2@plt+0x332c>
   15260:	add	r0, pc, r0
   15264:	bl	119c4 <_nc_warning@plt>
   15268:	ldr	r8, [sp, #28]
   1526c:	ldr	r4, [r8, #16]
   15270:	b	145c4 <_nc_visbuf2@plt+0x2b10>
   15274:	ldr	r0, [pc, #-1176]	; 14de4 <_nc_visbuf2@plt+0x3330>
   15278:	add	r0, pc, r0
   1527c:	bl	119c4 <_nc_warning@plt>
   15280:	ldr	r8, [sp, #28]
   15284:	ldr	r4, [r8, #16]
   15288:	ldr	r3, [r4, #1252]	; 0x4e4
   1528c:	sub	r3, r3, #1
   15290:	cmn	r3, #3
   15294:	bhi	1459c <_nc_visbuf2@plt+0x2ae8>
   15298:	ldr	r3, [r4, #1292]	; 0x50c
   1529c:	sub	r3, r3, #1
   152a0:	cmn	r3, #3
   152a4:	bls	14594 <_nc_visbuf2@plt+0x2ae0>
   152a8:	ldr	r0, [pc, #-1224]	; 14de8 <_nc_visbuf2@plt+0x3334>
   152ac:	add	r0, pc, r0
   152b0:	bl	119c4 <_nc_warning@plt>
   152b4:	ldr	ip, [sp, #28]
   152b8:	ldr	r4, [ip, #16]
   152bc:	b	1459c <_nc_visbuf2@plt+0x2ae8>
   152c0:	ldr	r0, [pc, #-1244]	; 14dec <_nc_visbuf2@plt+0x3338>
   152c4:	add	r0, pc, r0
   152c8:	bl	119c4 <_nc_warning@plt>
   152cc:	ldr	ip, [sp, #28]
   152d0:	ldr	r4, [ip, #16]
   152d4:	ldr	r3, [r4, #1248]	; 0x4e0
   152d8:	sub	r3, r3, #1
   152dc:	cmn	r3, #3
   152e0:	bhi	14574 <_nc_visbuf2@plt+0x2ac0>
   152e4:	ldr	r3, [r4, #1288]	; 0x508
   152e8:	sub	r3, r3, #1
   152ec:	cmn	r3, #3
   152f0:	bls	1456c <_nc_visbuf2@plt+0x2ab8>
   152f4:	ldr	r0, [pc, #-1292]	; 14df0 <_nc_visbuf2@plt+0x333c>
   152f8:	add	r0, pc, r0
   152fc:	bl	119c4 <_nc_warning@plt>
   15300:	ldr	r7, [sp, #28]
   15304:	ldr	r4, [r7, #16]
   15308:	b	14574 <_nc_visbuf2@plt+0x2ac0>
   1530c:	ldr	r0, [pc, #-1312]	; 14df4 <_nc_visbuf2@plt+0x3340>
   15310:	add	r0, pc, r0
   15314:	bl	119c4 <_nc_warning@plt>
   15318:	ldr	r7, [sp, #28]
   1531c:	ldr	r4, [r7, #16]
   15320:	ldr	r3, [r4, #1244]	; 0x4dc
   15324:	sub	r3, r3, #1
   15328:	cmn	r3, #3
   1532c:	bhi	1454c <_nc_visbuf2@plt+0x2a98>
   15330:	ldr	r3, [r4, #1284]	; 0x504
   15334:	sub	r3, r3, #1
   15338:	cmn	r3, #3
   1533c:	bls	14544 <_nc_visbuf2@plt+0x2a90>
   15340:	ldr	r0, [pc, #-1360]	; 14df8 <_nc_visbuf2@plt+0x3344>
   15344:	add	r0, pc, r0
   15348:	bl	119c4 <_nc_warning@plt>
   1534c:	ldr	r9, [sp, #28]
   15350:	ldr	r4, [r9, #16]
   15354:	b	1454c <_nc_visbuf2@plt+0x2a98>
   15358:	ldr	r0, [pc, #-1380]	; 14dfc <_nc_visbuf2@plt+0x3348>
   1535c:	add	r0, pc, r0
   15360:	bl	119c4 <_nc_warning@plt>
   15364:	ldr	r9, [sp, #28]
   15368:	ldr	r4, [r9, #16]
   1536c:	ldr	r3, [r4, #1236]	; 0x4d4
   15370:	sub	r3, r3, #1
   15374:	cmn	r3, #3
   15378:	bhi	14524 <_nc_visbuf2@plt+0x2a70>
   1537c:	ldr	r3, [r4, #1280]	; 0x500
   15380:	sub	r3, r3, #1
   15384:	cmn	r3, #3
   15388:	bls	1451c <_nc_visbuf2@plt+0x2a68>
   1538c:	ldr	r0, [pc, #-1428]	; 14e00 <_nc_visbuf2@plt+0x334c>
   15390:	add	r0, pc, r0
   15394:	bl	119c4 <_nc_warning@plt>
   15398:	ldr	r5, [sp, #28]
   1539c:	ldr	r4, [r5, #16]
   153a0:	b	14524 <_nc_visbuf2@plt+0x2a70>
   153a4:	ldr	r3, [r7, #156]	; 0x9c
   153a8:	sub	r3, r3, #1
   153ac:	cmn	r3, #3
   153b0:	bhi	149e8 <_nc_visbuf2@plt+0x2f34>
   153b4:	cmn	r0, #1
   153b8:	beq	153cc <_nc_visbuf2@plt+0x3918>
   153bc:	ldr	ip, [sp, #72]	; 0x48
   153c0:	ldr	r3, [ip]
   153c4:	cmp	r3, #0
   153c8:	beq	15790 <_nc_visbuf2@plt+0x3cdc>
   153cc:	ldr	r0, [sp, #28]
   153d0:	bl	11a60 <_nc_trim_sgr0@plt>
   153d4:	subs	r3, r0, #0
   153d8:	beq	15660 <_nc_visbuf2@plt+0x3bac>
   153dc:	ldrb	r2, [r3]
   153e0:	cmp	r2, #0
   153e4:	beq	15660 <_nc_visbuf2@plt+0x3bac>
   153e8:	ldr	r9, [sp, #28]
   153ec:	ldr	r7, [r9, #16]
   153f0:	ldr	r2, [r7, #156]	; 0x9c
   153f4:	cmp	r3, r2
   153f8:	beq	149e8 <_nc_visbuf2@plt+0x2f34>
   153fc:	bl	11760 <free@plt>
   15400:	ldr	r7, [r9, #16]
   15404:	b	149e8 <_nc_visbuf2@plt+0x2f34>
   15408:	cmp	r3, #0
   1540c:	beq	142bc <_nc_visbuf2@plt+0x2808>
   15410:	b	1428c <_nc_visbuf2@plt+0x27d8>
   15414:	cmp	r3, #0
   15418:	beq	143e0 <_nc_visbuf2@plt+0x292c>
   1541c:	b	14330 <_nc_visbuf2@plt+0x287c>
   15420:	ldr	r0, [pc, #-1572]	; 14e04 <_nc_visbuf2@plt+0x3350>
   15424:	add	r0, pc, r0
   15428:	bl	117fc <tigetflag@plt>
   1542c:	mov	r9, r0
   15430:	ldr	r0, [pc, #-1584]	; 14e08 <_nc_visbuf2@plt+0x3354>
   15434:	add	r0, pc, r0
   15438:	bl	117fc <tigetflag@plt>
   1543c:	ldr	ip, [sp, #28]
   15440:	ldr	r3, [ip, #8]
   15444:	ldrb	r4, [r3, #28]
   15448:	mov	r8, r0
   1544c:	ldr	r0, [ip]
   15450:	bl	11700 <_nc_first_name@plt>
   15454:	cmp	r4, #1
   15458:	uxtb	r3, r8
   1545c:	movhi	r4, #0
   15460:	cmp	r3, #1
   15464:	str	r4, [sp, #32]
   15468:	movhi	r8, #0
   1546c:	movhi	sl, r8
   15470:	mov	r6, r0
   15474:	bls	15b9c <_nc_visbuf2@plt+0x40e8>
   15478:	uxtb	r3, r9
   1547c:	cmp	r3, #1
   15480:	movhi	sl, #0
   15484:	movhi	r9, sl
   15488:	bls	15bb0 <_nc_visbuf2@plt+0x40fc>
   1548c:	ldr	r5, [sp, #28]
   15490:	ldr	r4, [r5, #16]
   15494:	ldr	r3, [r4, #1420]	; 0x58c
   15498:	mov	r7, r4
   1549c:	sub	fp, r3, #1
   154a0:	cmn	fp, #3
   154a4:	movhi	ip, #0
   154a8:	strhi	ip, [sp, #36]	; 0x24
   154ac:	bhi	154c8 <_nc_visbuf2@plt+0x3a14>
   154b0:	ldrb	r2, [r3]
   154b4:	rsbs	r2, r2, #27
   154b8:	beq	15770 <_nc_visbuf2@plt+0x3cbc>
   154bc:	rsbs	r2, r2, #1
   154c0:	movcc	r2, #0
   154c4:	str	r2, [sp, #36]	; 0x24
   154c8:	ldr	r0, [r4, #1192]	; 0x4a8
   154cc:	sub	r3, r0, #1
   154d0:	cmn	r3, #3
   154d4:	bls	15538 <_nc_visbuf2@plt+0x3a84>
   154d8:	ldr	r0, [r4, #1188]	; 0x4a4
   154dc:	sub	r3, r0, #1
   154e0:	cmn	r3, #3
   154e4:	movhi	r5, #0
   154e8:	bls	15538 <_nc_visbuf2@plt+0x3a84>
   154ec:	cmp	sl, #0
   154f0:	bne	15bd4 <_nc_visbuf2@plt+0x4120>
   154f4:	cmp	r9, #0
   154f8:	beq	1562c <_nc_visbuf2@plt+0x3b78>
   154fc:	ldr	r1, [pc, #-1784]	; 14e0c <_nc_visbuf2@plt+0x3358>
   15500:	mov	r0, r6
   15504:	add	r1, pc, r1
   15508:	bl	11718 <strstr@plt>
   1550c:	cmp	r0, #0
   15510:	beq	15af8 <_nc_visbuf2@plt+0x4044>
   15514:	mov	r0, r6
   15518:	mov	r1, #46	; 0x2e
   1551c:	bl	11910 <strchr@plt>
   15520:	cmp	r0, #0
   15524:	beq	15af8 <_nc_visbuf2@plt+0x4044>
   15528:	ldr	r0, [pc, #-1824]	; 14e10 <_nc_visbuf2@plt+0x335c>
   1552c:	add	r0, pc, r0
   15530:	bl	119c4 <_nc_warning@plt>
   15534:	b	14780 <_nc_visbuf2@plt+0x2ccc>
   15538:	bl	131fc <_nc_visbuf2@plt+0x1748>
   1553c:	mov	r5, r0
   15540:	b	154ec <_nc_visbuf2@plt+0x3a38>
   15544:	cmp	r9, #0
   15548:	beq	143e0 <_nc_visbuf2@plt+0x292c>
   1554c:	cmn	r6, #3
   15550:	bls	143a4 <_nc_visbuf2@plt+0x28f0>
   15554:	ldr	r0, [pc, #-1864]	; 14e14 <_nc_visbuf2@plt+0x3360>
   15558:	add	r0, pc, r0
   1555c:	bl	119c4 <_nc_warning@plt>
   15560:	ldr	r5, [sp, #28]
   15564:	ldr	r4, [r5, #16]
   15568:	ldr	r5, [r4, #76]	; 0x4c
   1556c:	sub	r5, r5, #1
   15570:	cmn	r5, #3
   15574:	bls	143ac <_nc_visbuf2@plt+0x28f8>
   15578:	ldr	r0, [pc, #-1896]	; 14e18 <_nc_visbuf2@plt+0x3364>
   1557c:	add	r0, pc, r0
   15580:	bl	119c4 <_nc_warning@plt>
   15584:	ldr	r7, [sp, #28]
   15588:	ldr	r4, [r7, #16]
   1558c:	ldr	r3, [r4, #56]	; 0x38
   15590:	sub	r3, r3, #1
   15594:	cmn	r3, #3
   15598:	bls	143bc <_nc_visbuf2@plt+0x2908>
   1559c:	ldr	r0, [pc, #-1928]	; 14e1c <_nc_visbuf2@plt+0x3368>
   155a0:	add	r0, pc, r0
   155a4:	bl	119c4 <_nc_warning@plt>
   155a8:	ldr	r8, [sp, #28]
   155ac:	ldr	r4, [r8, #16]
   155b0:	b	143bc <_nc_visbuf2@plt+0x2908>
   155b4:	ldr	r0, [pc, #-1948]	; 14e20 <_nc_visbuf2@plt+0x336c>
   155b8:	add	r1, sp, #108	; 0x6c
   155bc:	add	r0, pc, r0
   155c0:	bl	119c4 <_nc_warning@plt>
   155c4:	ldr	r7, [sp, #28]
   155c8:	ldr	r4, [r7, #16]
   155cc:	b	144dc <_nc_visbuf2@plt+0x2a28>
   155d0:	mov	r3, ip
   155d4:	mov	r1, ip
   155d8:	str	ip, [sp]
   155dc:	mov	r2, ip
   155e0:	str	ip, [sp, #4]
   155e4:	str	ip, [sp, #8]
   155e8:	str	ip, [sp, #12]
   155ec:	str	ip, [sp, #16]
   155f0:	str	ip, [sp, #20]
   155f4:	bl	117e4 <tparm@plt>
   155f8:	bl	11964 <__strdup@plt>
   155fc:	ldr	r3, [r5]
   15600:	cmp	r3, #0
   15604:	mov	r4, r0
   15608:	beq	1489c <_nc_visbuf2@plt+0x2de8>
   1560c:	ldr	r0, [pc, #-2032]	; 14e24 <_nc_visbuf2@plt+0x3370>
   15610:	add	r0, pc, r0
   15614:	bl	119c4 <_nc_warning@plt>
   15618:	b	1489c <_nc_visbuf2@plt+0x2de8>
   1561c:	ldr	r0, [pc, #-2044]	; 14e28 <_nc_visbuf2@plt+0x3374>
   15620:	add	r0, pc, r0
   15624:	bl	119c4 <_nc_warning@plt>
   15628:	b	14a18 <_nc_visbuf2@plt+0x2f64>
   1562c:	ldr	ip, [sp, #36]	; 0x24
   15630:	cmp	r8, #0
   15634:	movne	ip, #0
   15638:	andeq	ip, ip, #1
   1563c:	cmp	ip, #0
   15640:	beq	1478c <_nc_visbuf2@plt+0x2cd8>
   15644:	ldr	r0, [pc, #-2080]	; 14e2c <_nc_visbuf2@plt+0x3378>
   15648:	add	r0, pc, r0
   1564c:	bl	119c4 <_nc_warning@plt>
   15650:	ldr	r5, [sp, #28]
   15654:	ldr	r4, [r5, #16]
   15658:	mov	r7, r4
   1565c:	b	1478c <_nc_visbuf2@plt+0x2cd8>
   15660:	ldr	r0, [pc, #-2104]	; 14e30 <_nc_visbuf2@plt+0x337c>
   15664:	add	r0, pc, r0
   15668:	bl	119c4 <_nc_warning@plt>
   1566c:	ldr	r8, [sp, #28]
   15670:	ldr	r7, [r8, #16]
   15674:	b	149e8 <_nc_visbuf2@plt+0x2f34>
   15678:	add	r9, r9, #1
   1567c:	b	14370 <_nc_visbuf2@plt+0x28bc>
   15680:	ldr	r6, [r4, #568]	; 0x238
   15684:	sub	r3, r6, #1
   15688:	cmn	r3, #3
   1568c:	bhi	14410 <_nc_visbuf2@plt+0x295c>
   15690:	ldr	r5, [r4, #572]	; 0x23c
   15694:	sub	r3, r5, #1
   15698:	cmn	r3, #3
   1569c:	bhi	14410 <_nc_visbuf2@plt+0x295c>
   156a0:	mov	r0, r8
   156a4:	bl	1390c <_nc_visbuf2@plt+0x1e58>
   156a8:	strb	r0, [sp, #100]	; 0x64
   156ac:	mov	r0, sl
   156b0:	bl	1390c <_nc_visbuf2@plt+0x1e58>
   156b4:	strb	r0, [sp, #101]	; 0x65
   156b8:	mov	r0, r7
   156bc:	bl	1390c <_nc_visbuf2@plt+0x1e58>
   156c0:	strb	r0, [sp, #102]	; 0x66
   156c4:	mov	r0, r6
   156c8:	bl	1390c <_nc_visbuf2@plt+0x1e58>
   156cc:	strb	r0, [sp, #103]	; 0x67
   156d0:	mov	r0, r5
   156d4:	bl	1390c <_nc_visbuf2@plt+0x1e58>
   156d8:	ldr	r1, [pc, #-2220]	; 14e34 <_nc_visbuf2@plt+0x3380>
   156dc:	mov	r3, #0
   156e0:	strb	r3, [sp, #105]	; 0x69
   156e4:	add	r1, pc, r1
   156e8:	strb	r0, [sp, #104]	; 0x68
   156ec:	add	r0, sp, #100	; 0x64
   156f0:	bl	1173c <strcmp@plt>
   156f4:	cmp	r0, #0
   156f8:	beq	144fc <_nc_visbuf2@plt+0x2a48>
   156fc:	mov	r0, r8
   15700:	add	r9, sp, #80	; 0x50
   15704:	bl	13958 <_nc_visbuf2@plt+0x1ea4>
   15708:	mov	r8, r0
   1570c:	mov	r0, sl
   15710:	str	r8, [sp, #80]	; 0x50
   15714:	bl	13958 <_nc_visbuf2@plt+0x1ea4>
   15718:	mov	sl, r0
   1571c:	mov	r0, r7
   15720:	str	sl, [sp, #84]	; 0x54
   15724:	bl	13958 <_nc_visbuf2@plt+0x1ea4>
   15728:	str	r0, [sp, #88]	; 0x58
   1572c:	mov	r0, r6
   15730:	bl	13958 <_nc_visbuf2@plt+0x1ea4>
   15734:	str	r0, [sp, #92]	; 0x5c
   15738:	mov	r0, r5
   1573c:	bl	13958 <_nc_visbuf2@plt+0x1ea4>
   15740:	mov	r2, r8
   15744:	cmp	r2, #0
   15748:	add	r1, sp, #96	; 0x60
   1574c:	mov	r3, r9
   15750:	str	r0, [sp, #96]	; 0x60
   15754:	blt	144fc <_nc_visbuf2@plt+0x2a48>
   15758:	cmp	r3, r1
   1575c:	beq	15c58 <_nc_visbuf2@plt+0x41a4>
   15760:	ldr	r2, [r3, #4]!
   15764:	cmp	r2, #0
   15768:	bge	15758 <_nc_visbuf2@plt+0x3ca4>
   1576c:	b	144fc <_nc_visbuf2@plt+0x2a48>
   15770:	ldrb	r2, [r3, #1]
   15774:	rsbs	r2, r2, #91	; 0x5b
   15778:	bne	154bc <_nc_visbuf2@plt+0x3a08>
   1577c:	ldrb	r2, [r3, #2]
   15780:	rsbs	r2, r2, #77	; 0x4d
   15784:	ldrbeq	r2, [r3, #3]
   15788:	rsbeq	r2, r2, #0
   1578c:	b	154bc <_nc_visbuf2@plt+0x3a08>
   15790:	ldr	r0, [pc, #-2400]	; 14e38 <_nc_visbuf2@plt+0x3384>
   15794:	add	r0, pc, r0
   15798:	bl	119c4 <_nc_warning@plt>
   1579c:	b	149d0 <_nc_visbuf2@plt+0x2f1c>
   157a0:	ldr	r0, [pc, #-2412]	; 14e3c <_nc_visbuf2@plt+0x3388>
   157a4:	add	r0, pc, r0
   157a8:	bl	119c4 <_nc_warning@plt>
   157ac:	ldr	ip, [sp, #28]
   157b0:	ldr	r4, [ip, #16]
   157b4:	mov	r7, r4
   157b8:	b	147e4 <_nc_visbuf2@plt+0x2d30>
   157bc:	ldr	r3, [r4, #1436]	; 0x59c
   157c0:	cmp	r3, #0
   157c4:	beq	157d4 <_nc_visbuf2@plt+0x3d20>
   157c8:	ldr	r3, [r4, #1440]	; 0x5a0
   157cc:	cmp	r3, #0
   157d0:	bne	1410c <_nc_visbuf2@plt+0x2658>
   157d4:	ldr	r3, [r4, #1204]	; 0x4b4
   157d8:	cmp	r3, #0
   157dc:	bne	1410c <_nc_visbuf2@plt+0x2658>
   157e0:	b	14140 <_nc_visbuf2@plt+0x268c>
   157e4:	ldr	r0, [pc, #-2476]	; 14e40 <_nc_visbuf2@plt+0x338c>
   157e8:	add	r0, pc, r0
   157ec:	bl	119c4 <_nc_warning@plt>
   157f0:	ldr	r8, [sp, #28]
   157f4:	ldr	r7, [r8, #16]
   157f8:	b	14818 <_nc_visbuf2@plt+0x2d64>
   157fc:	ldr	r0, [pc, #-2496]	; 14e44 <_nc_visbuf2@plt+0x3390>
   15800:	add	r0, pc, r0
   15804:	bl	119c4 <_nc_warning@plt>
   15808:	ldr	r5, [sp, #28]
   1580c:	ldr	r4, [r5, #16]
   15810:	ldr	r3, [r4, #12]
   15814:	mov	r7, r4
   15818:	sub	r3, r3, #1
   1581c:	cmn	r3, #3
   15820:	bls	14804 <_nc_visbuf2@plt+0x2d50>
   15824:	b	14818 <_nc_visbuf2@plt+0x2d64>
   15828:	ldr	r0, [pc, #-2536]	; 14e48 <_nc_visbuf2@plt+0x3394>
   1582c:	add	r0, pc, r0
   15830:	bl	119c4 <_nc_warning@plt>
   15834:	ldr	r8, [sp, #28]
   15838:	ldr	r4, [r8, #16]
   1583c:	ldr	r0, [r4, #80]	; 0x50
   15840:	mov	r7, r4
   15844:	sub	r3, r0, #1
   15848:	cmn	r3, #3
   1584c:	bhi	147e4 <_nc_visbuf2@plt+0x2d30>
   15850:	ldr	r1, [r4, #64]	; 0x40
   15854:	sub	r3, r1, #1
   15858:	cmn	r3, #3
   1585c:	bhi	147e4 <_nc_visbuf2@plt+0x2d30>
   15860:	b	147cc <_nc_visbuf2@plt+0x2d18>
   15864:	ldr	r0, [pc, #-2592]	; 14e4c <_nc_visbuf2@plt+0x3398>
   15868:	add	r0, pc, r0
   1586c:	bl	119c4 <_nc_warning@plt>
   15870:	ldr	r7, [sp, #28]
   15874:	ldr	r4, [r7, #16]
   15878:	mov	r7, r4
   1587c:	b	147ac <_nc_visbuf2@plt+0x2cf8>
   15880:	ldr	r0, [pc, #-2616]	; 14e50 <_nc_visbuf2@plt+0x339c>
   15884:	add	r0, pc, r0
   15888:	bl	119c4 <_nc_warning@plt>
   1588c:	ldr	ip, [sp, #28]
   15890:	ldr	r4, [ip, #16]
   15894:	b	1473c <_nc_visbuf2@plt+0x2c88>
   15898:	ldr	r0, [pc, #-2636]	; 14e54 <_nc_visbuf2@plt+0x33a0>
   1589c:	add	r0, pc, r0
   158a0:	bl	119c4 <_nc_warning@plt>
   158a4:	ldr	r9, [sp, #28]
   158a8:	ldr	r4, [r9, #16]
   158ac:	b	1471c <_nc_visbuf2@plt+0x2c68>
   158b0:	ldr	r0, [pc, #-2656]	; 14e58 <_nc_visbuf2@plt+0x33a4>
   158b4:	add	r0, pc, r0
   158b8:	bl	119c4 <_nc_warning@plt>
   158bc:	ldr	r9, [sp, #28]
   158c0:	ldr	r7, [r9, #16]
   158c4:	b	14838 <_nc_visbuf2@plt+0x2d84>
   158c8:	ldr	r0, [pc, #-2676]	; 14e5c <_nc_visbuf2@plt+0x33a8>
   158cc:	add	r0, pc, r0
   158d0:	bl	119c4 <_nc_warning@plt>
   158d4:	ldr	r8, [sp, #28]
   158d8:	ldr	r4, [r8, #16]
   158dc:	b	144fc <_nc_visbuf2@plt+0x2a48>
   158e0:	bl	119f4 <_nc_capcmp@plt>
   158e4:	cmp	r0, #0
   158e8:	beq	15c18 <_nc_visbuf2@plt+0x4164>
   158ec:	ldr	r9, [sp, #28]
   158f0:	ldr	r4, [r9, #16]
   158f4:	b	140d4 <_nc_visbuf2@plt+0x2620>
   158f8:	ldr	r0, [pc, #-2720]	; 14e60 <_nc_visbuf2@plt+0x33ac>
   158fc:	add	r0, pc, r0
   15900:	bl	119c4 <_nc_warning@plt>
   15904:	ldr	r9, [sp, #28]
   15908:	ldr	r4, [r9, #16]
   1590c:	b	14180 <_nc_visbuf2@plt+0x26cc>
   15910:	ldr	r0, [pc, #-2740]	; 14e64 <_nc_visbuf2@plt+0x33b0>
   15914:	add	r0, pc, r0
   15918:	bl	119c4 <_nc_warning@plt>
   1591c:	ldr	r8, [sp, #28]
   15920:	ldr	r4, [r8, #16]
   15924:	b	146fc <_nc_visbuf2@plt+0x2c48>
   15928:	ldr	r0, [pc, #-2760]	; 14e68 <_nc_visbuf2@plt+0x33b4>
   1592c:	add	r0, pc, r0
   15930:	bl	119c4 <_nc_warning@plt>
   15934:	ldr	r7, [sp, #28]
   15938:	ldr	r4, [r7, #16]
   1593c:	b	146dc <_nc_visbuf2@plt+0x2c28>
   15940:	ldr	r0, [pc, #-2780]	; 14e6c <_nc_visbuf2@plt+0x33b8>
   15944:	add	r0, pc, r0
   15948:	bl	119c4 <_nc_warning@plt>
   1594c:	ldr	r5, [sp, #28]
   15950:	ldr	r4, [r5, #16]
   15954:	b	146bc <_nc_visbuf2@plt+0x2c08>
   15958:	ldr	r0, [pc, #-2800]	; 14e70 <_nc_visbuf2@plt+0x33bc>
   1595c:	add	r0, pc, r0
   15960:	bl	119c4 <_nc_warning@plt>
   15964:	ldr	ip, [sp, #28]
   15968:	ldr	r4, [ip, #16]
   1596c:	b	1469c <_nc_visbuf2@plt+0x2be8>
   15970:	ldr	r0, [pc, #-2820]	; 14e74 <_nc_visbuf2@plt+0x33c0>
   15974:	add	r0, pc, r0
   15978:	bl	119c4 <_nc_warning@plt>
   1597c:	ldr	r9, [sp, #28]
   15980:	ldr	r4, [r9, #16]
   15984:	b	1467c <_nc_visbuf2@plt+0x2bc8>
   15988:	ldr	r0, [pc, #-2840]	; 14e78 <_nc_visbuf2@plt+0x33c4>
   1598c:	add	r0, pc, r0
   15990:	bl	119c4 <_nc_warning@plt>
   15994:	ldr	r8, [sp, #28]
   15998:	ldr	r4, [r8, #16]
   1599c:	b	1465c <_nc_visbuf2@plt+0x2ba8>
   159a0:	add	r0, sp, #80	; 0x50
   159a4:	bl	12f08 <_nc_visbuf2@plt+0x1454>
   159a8:	ldr	ip, [sp, #28]
   159ac:	ldr	r4, [ip, #16]
   159b0:	b	142bc <_nc_visbuf2@plt+0x2808>
   159b4:	ldr	r0, [pc, #-2880]	; 14e7c <_nc_visbuf2@plt+0x33c8>
   159b8:	add	r0, pc, r0
   159bc:	bl	119c4 <_nc_warning@plt>
   159c0:	ldr	r9, [sp, #28]
   159c4:	ldr	r4, [r9, #16]
   159c8:	ldr	r1, [r4, #448]	; 0x1c0
   159cc:	sub	r2, r1, #1
   159d0:	b	14220 <_nc_visbuf2@plt+0x276c>
   159d4:	ldr	r0, [pc, #-2908]	; 14e80 <_nc_visbuf2@plt+0x33cc>
   159d8:	add	r0, pc, r0
   159dc:	bl	119c4 <_nc_warning@plt>
   159e0:	ldr	r8, [sp, #28]
   159e4:	ldr	r4, [r8, #16]
   159e8:	b	14200 <_nc_visbuf2@plt+0x274c>
   159ec:	ldr	r0, [pc, #-2928]	; 14e84 <_nc_visbuf2@plt+0x33d0>
   159f0:	add	r0, pc, r0
   159f4:	bl	119c4 <_nc_warning@plt>
   159f8:	ldr	r7, [sp, #28]
   159fc:	ldr	r4, [r7, #16]
   15a00:	b	141e0 <_nc_visbuf2@plt+0x272c>
   15a04:	ldr	r0, [pc, #-2948]	; 14e88 <_nc_visbuf2@plt+0x33d4>
   15a08:	add	r0, pc, r0
   15a0c:	bl	119c4 <_nc_warning@plt>
   15a10:	ldr	r5, [sp, #28]
   15a14:	ldr	r4, [r5, #16]
   15a18:	b	141c0 <_nc_visbuf2@plt+0x270c>
   15a1c:	ldr	r0, [pc, #-2968]	; 14e8c <_nc_visbuf2@plt+0x33d8>
   15a20:	add	r0, pc, r0
   15a24:	bl	119c4 <_nc_warning@plt>
   15a28:	ldr	ip, [sp, #28]
   15a2c:	ldr	r4, [ip, #16]
   15a30:	b	141a0 <_nc_visbuf2@plt+0x26ec>
   15a34:	bl	119f4 <_nc_capcmp@plt>
   15a38:	cmp	r0, #0
   15a3c:	beq	15c30 <_nc_visbuf2@plt+0x417c>
   15a40:	ldr	r7, [sp, #28]
   15a44:	ldr	r4, [r7, #16]
   15a48:	b	140b4 <_nc_visbuf2@plt+0x2600>
   15a4c:	ldr	r0, [pc, #-3012]	; 14e90 <_nc_visbuf2@plt+0x33dc>
   15a50:	add	r0, pc, r0
   15a54:	bl	119c4 <_nc_warning@plt>
   15a58:	ldr	r8, [sp, #28]
   15a5c:	ldr	r4, [r8, #16]
   15a60:	b	14160 <_nc_visbuf2@plt+0x26ac>
   15a64:	ldr	r0, [pc, #-3032]	; 14e94 <_nc_visbuf2@plt+0x33e0>
   15a68:	add	r0, pc, r0
   15a6c:	bl	119c4 <_nc_warning@plt>
   15a70:	ldr	r5, [sp, #28]
   15a74:	ldr	r3, [r5, #16]
   15a78:	ldr	r2, [r3, #1208]	; 0x4b8
   15a7c:	mov	r4, r3
   15a80:	sub	r2, r2, #1
   15a84:	cmn	r2, #3
   15a88:	bhi	1404c <_nc_visbuf2@plt+0x2598>
   15a8c:	b	15040 <_nc_visbuf2@plt+0x358c>
   15a90:	ldr	r0, [pc, #-3072]	; 14e98 <_nc_visbuf2@plt+0x33e4>
   15a94:	add	r0, pc, r0
   15a98:	bl	119c4 <_nc_warning@plt>
   15a9c:	ldr	r9, [sp, #28]
   15aa0:	ldr	r4, [r9, #16]
   15aa4:	b	142bc <_nc_visbuf2@plt+0x2808>
   15aa8:	ldr	r0, [pc, #-3092]	; 14e9c <_nc_visbuf2@plt+0x33e8>
   15aac:	add	r0, pc, r0
   15ab0:	bl	119c4 <_nc_warning@plt>
   15ab4:	ldr	r8, [sp, #28]
   15ab8:	ldr	r4, [r8, #16]
   15abc:	b	142ac <_nc_visbuf2@plt+0x27f8>
   15ac0:	ldr	r0, [pc, #-3112]	; 14ea0 <_nc_visbuf2@plt+0x33ec>
   15ac4:	add	r0, pc, r0
   15ac8:	bl	119c4 <_nc_warning@plt>
   15acc:	ldr	r7, [sp, #28]
   15ad0:	ldr	r4, [r7, #16]
   15ad4:	b	1429c <_nc_visbuf2@plt+0x27e8>
   15ad8:	ldr	r0, [pc, #-3132]	; 14ea4 <_nc_visbuf2@plt+0x33f0>
   15adc:	add	r0, pc, r0
   15ae0:	bl	119c4 <_nc_warning@plt>
   15ae4:	ldr	r5, [sp, #28]
   15ae8:	ldr	r4, [r5, #16]
   15aec:	ldr	r0, [r4, #456]	; 0x1c8
   15af0:	sub	r0, r0, #1
   15af4:	b	14294 <_nc_visbuf2@plt+0x27e0>
   15af8:	ldr	r8, [sp, #36]	; 0x24
   15afc:	ldr	r9, [sp, #32]
   15b00:	eor	r3, r8, #1
   15b04:	and	r4, r9, #1
   15b08:	tst	r4, r3
   15b0c:	bne	15c00 <_nc_visbuf2@plt+0x414c>
   15b10:	ldr	ip, [sp, #32]
   15b14:	cmp	ip, #0
   15b18:	bne	15b3c <_nc_visbuf2@plt+0x4088>
   15b1c:	ldr	r7, [sp, #28]
   15b20:	ldr	r3, [r7, #12]
   15b24:	ldrsh	r3, [r3, #26]
   15b28:	cmp	r3, #0
   15b2c:	ble	15b3c <_nc_visbuf2@plt+0x4088>
   15b30:	ldr	r0, [pc, #-3216]	; 14ea8 <_nc_visbuf2@plt+0x33f4>
   15b34:	add	r0, pc, r0
   15b38:	bl	119c4 <_nc_warning@plt>
   15b3c:	eor	r5, r5, #1
   15b40:	tst	r4, r5
   15b44:	beq	15b68 <_nc_visbuf2@plt+0x40b4>
   15b48:	ldr	r8, [sp, #28]
   15b4c:	ldr	r3, [r8, #12]
   15b50:	ldrsh	r3, [r3, #26]
   15b54:	cmp	r3, #0
   15b58:	ble	15b68 <_nc_visbuf2@plt+0x40b4>
   15b5c:	ldr	r0, [pc, #-3256]	; 14eac <_nc_visbuf2@plt+0x33f8>
   15b60:	add	r0, pc, r0
   15b64:	bl	119c4 <_nc_warning@plt>
   15b68:	ldr	r9, [sp, #28]
   15b6c:	ldr	r4, [r9, #16]
   15b70:	ldr	r3, [r4, #540]	; 0x21c
   15b74:	mov	r7, r4
   15b78:	sub	r3, r3, #1
   15b7c:	cmn	r3, #3
   15b80:	bhi	1478c <_nc_visbuf2@plt+0x2cd8>
   15b84:	ldr	r0, [pc, #-3292]	; 14eb0 <_nc_visbuf2@plt+0x33fc>
   15b88:	add	r0, pc, r0
   15b8c:	bl	119c4 <_nc_warning@plt>
   15b90:	ldr	r4, [r9, #16]
   15b94:	mov	r7, r4
   15b98:	b	1478c <_nc_visbuf2@plt+0x2cd8>
   15b9c:	adds	sl, r8, #0
   15ba0:	movne	sl, #1
   15ba4:	b	15478 <_nc_visbuf2@plt+0x39c4>
   15ba8:	mov	fp, r3
   15bac:	b	13f30 <_nc_visbuf2@plt+0x247c>
   15bb0:	adds	r9, r9, #0
   15bb4:	movne	r9, #1
   15bb8:	and	sl, sl, r9
   15bbc:	b	1548c <_nc_visbuf2@plt+0x39d8>
   15bc0:	add	r0, sp, #80	; 0x50
   15bc4:	bl	12f08 <_nc_visbuf2@plt+0x1454>
   15bc8:	ldr	ip, [sp, #28]
   15bcc:	ldr	r4, [ip, #16]
   15bd0:	b	143e0 <_nc_visbuf2@plt+0x292c>
   15bd4:	ldr	r0, [pc, #-3368]	; 14eb4 <_nc_visbuf2@plt+0x3400>
   15bd8:	add	r0, pc, r0
   15bdc:	bl	119c4 <_nc_warning@plt>
   15be0:	ldr	r5, [sp, #28]
   15be4:	ldr	r4, [r5, #16]
   15be8:	mov	r7, r4
   15bec:	b	1478c <_nc_visbuf2@plt+0x2cd8>
   15bf0:	ldr	r0, [pc, #-3392]	; 14eb8 <_nc_visbuf2@plt+0x3404>
   15bf4:	add	r0, pc, r0
   15bf8:	bl	119c4 <_nc_warning@plt>
   15bfc:	b	149d0 <_nc_visbuf2@plt+0x2f1c>
   15c00:	cmn	fp, #3
   15c04:	bhi	15c48 <_nc_visbuf2@plt+0x4194>
   15c08:	ldr	r0, [pc, #-3412]	; 14ebc <_nc_visbuf2@plt+0x3408>
   15c0c:	add	r0, pc, r0
   15c10:	bl	119c4 <_nc_warning@plt>
   15c14:	b	15b3c <_nc_visbuf2@plt+0x4088>
   15c18:	ldr	r0, [pc, #-3424]	; 14ec0 <_nc_visbuf2@plt+0x340c>
   15c1c:	add	r0, pc, r0
   15c20:	bl	119c4 <_nc_warning@plt>
   15c24:	ldr	ip, [sp, #28]
   15c28:	ldr	r4, [ip, #16]
   15c2c:	b	140d4 <_nc_visbuf2@plt+0x2620>
   15c30:	ldr	r0, [pc, #-3444]	; 14ec4 <_nc_visbuf2@plt+0x3410>
   15c34:	add	r0, pc, r0
   15c38:	bl	119c4 <_nc_warning@plt>
   15c3c:	ldr	r8, [sp, #28]
   15c40:	ldr	r4, [r8, #16]
   15c44:	b	140b4 <_nc_visbuf2@plt+0x2600>
   15c48:	ldr	r0, [pc, #-3464]	; 14ec8 <_nc_visbuf2@plt+0x3414>
   15c4c:	add	r0, pc, r0
   15c50:	bl	119c4 <_nc_warning@plt>
   15c54:	b	15b3c <_nc_visbuf2@plt+0x4088>
   15c58:	mov	r2, r9
   15c5c:	mov	r1, r8
   15c60:	mov	r3, #0
   15c64:	mov	r6, #1
   15c68:	cmp	sl, r1
   15c6c:	add	r6, r6, #1
   15c70:	addgt	r3, r3, #1
   15c74:	cmp	r6, #5
   15c78:	ldrne	sl, [r2, #8]
   15c7c:	ldrne	r1, [r2, #4]!
   15c80:	bne	15c68 <_nc_visbuf2@plt+0x41b4>
   15c84:	cmp	r3, #4
   15c88:	beq	144dc <_nc_visbuf2@plt+0x2a28>
   15c8c:	add	r4, sp, #192	; 0xc0
   15c90:	ldr	r7, [pc, #-3532]	; 14ecc <_nc_visbuf2@plt+0x3418>
   15c94:	ldr	sl, [pc, #-3532]	; 14ed0 <_nc_visbuf2@plt+0x341c>
   15c98:	mov	r3, #0
   15c9c:	ldr	fp, [pc, #-3536]	; 14ed4 <_nc_visbuf2@plt+0x3420>
   15ca0:	add	r7, pc, r7
   15ca4:	strb	r3, [r4, #-84]!	; 0xffffffac
   15ca8:	add	sl, pc, sl
   15cac:	ldr	ip, [pc, #-3548]	; 14ed8 <_nc_visbuf2@plt+0x3424>
   15cb0:	add	fp, pc, fp
   15cb4:	ldr	r3, [pc, #-3552]	; 14edc <_nc_visbuf2@plt+0x3428>
   15cb8:	mvn	r0, #0
   15cbc:	add	ip, pc, ip
   15cc0:	str	ip, [sp, #32]
   15cc4:	add	r3, pc, r3
   15cc8:	str	r3, [sp, #36]	; 0x24
   15ccc:	mov	ip, r9
   15cd0:	mov	r2, r8
   15cd4:	mvn	r1, #0
   15cd8:	mov	r5, #100	; 0x64
   15cdc:	mov	r3, #0
   15ce0:	b	15ce8 <_nc_visbuf2@plt+0x4234>
   15ce4:	ldr	r2, [ip, #4]!
   15ce8:	cmp	r0, r2
   15cec:	bge	15cfc <_nc_visbuf2@plt+0x4248>
   15cf0:	cmp	r5, r2
   15cf4:	movgt	r5, r2
   15cf8:	movgt	r1, r3
   15cfc:	add	r3, r3, #1
   15d00:	cmp	r3, #5
   15d04:	bne	15ce4 <_nc_visbuf2@plt+0x4230>
   15d08:	cmp	r1, #4
   15d0c:	addls	pc, pc, r1, lsl #2
   15d10:	b	15d38 <_nc_visbuf2@plt+0x4284>
   15d14:	b	15d90 <_nc_visbuf2@plt+0x42dc>
   15d18:	b	15d7c <_nc_visbuf2@plt+0x42c8>
   15d1c:	b	15d68 <_nc_visbuf2@plt+0x42b4>
   15d20:	b	15d54 <_nc_visbuf2@plt+0x42a0>
   15d24:	b	15d28 <_nc_visbuf2@plt+0x4274>
   15d28:	mov	r0, r4
   15d2c:	mov	r1, r7
   15d30:	mov	r2, #80	; 0x50
   15d34:	bl	11940 <__strcat_chk@plt>
   15d38:	subs	r6, r6, #1
   15d3c:	beq	15db4 <_nc_visbuf2@plt+0x4300>
   15d40:	mov	r0, r5
   15d44:	b	15ccc <_nc_visbuf2@plt+0x4218>
   15d48:	ldr	r0, [pc, #-3696]	; 14ee0 <_nc_visbuf2@plt+0x342c>
   15d4c:	add	r0, pc, r0
   15d50:	bl	13244 <_nc_visbuf2@plt+0x1790>
   15d54:	mov	r0, r4
   15d58:	mov	r1, sl
   15d5c:	mov	r2, #80	; 0x50
   15d60:	bl	11940 <__strcat_chk@plt>
   15d64:	b	15d38 <_nc_visbuf2@plt+0x4284>
   15d68:	mov	r0, r4
   15d6c:	mov	r1, fp
   15d70:	mov	r2, #80	; 0x50
   15d74:	bl	11940 <__strcat_chk@plt>
   15d78:	b	15d38 <_nc_visbuf2@plt+0x4284>
   15d7c:	mov	r0, r4
   15d80:	ldr	r1, [sp, #32]
   15d84:	mov	r2, #80	; 0x50
   15d88:	bl	11940 <__strcat_chk@plt>
   15d8c:	b	15d38 <_nc_visbuf2@plt+0x4284>
   15d90:	mov	r0, r4
   15d94:	ldr	r1, [sp, #36]	; 0x24
   15d98:	mov	r2, #80	; 0x50
   15d9c:	bl	11940 <__strcat_chk@plt>
   15da0:	b	15d38 <_nc_visbuf2@plt+0x4284>
   15da4:	bl	117cc <__stack_chk_fail@plt>
   15da8:	ldr	r0, [pc, #-3788]	; 14ee4 <_nc_visbuf2@plt+0x3430>
   15dac:	add	r0, pc, r0
   15db0:	bl	13244 <_nc_visbuf2@plt+0x1790>
   15db4:	ldr	r0, [pc, #-3796]	; 14ee8 <_nc_visbuf2@plt+0x3434>
   15db8:	mov	r1, r4
   15dbc:	add	r0, pc, r0
   15dc0:	bl	119c4 <_nc_warning@plt>
   15dc4:	ldr	r5, [sp, #28]
   15dc8:	ldr	r4, [r5, #16]
   15dcc:	b	144dc <_nc_visbuf2@plt+0x2a28>
   15dd0:	ldr	r3, [pc, #64]	; 15e18 <_nc_visbuf2@plt+0x4364>
   15dd4:	push	{r4, lr}
   15dd8:	add	r3, pc, r3
   15ddc:	ldr	r0, [r3, #12]
   15de0:	cmp	r0, #0
   15de4:	beq	15dec <_nc_visbuf2@plt+0x4338>
   15de8:	bl	119dc <fclose@plt>
   15dec:	ldr	r3, [pc, #40]	; 15e1c <_nc_visbuf2@plt+0x4368>
   15df0:	ldr	r4, [pc, r3]
   15df4:	cmp	r4, #0
   15df8:	popeq	{r4, pc}
   15dfc:	mov	r0, r4
   15e00:	bl	11a24 <remove@plt>
   15e04:	cmp	r0, #0
   15e08:	popeq	{r4, pc}
   15e0c:	mov	r0, r4
   15e10:	pop	{r4, lr}
   15e14:	b	117f0 <perror@plt>
   15e18:	andeq	r8, r1, r8, lsl #8
   15e1c:	strdeq	r8, [r1], -r0
   15e20:	push	{r4, r5, r6, r7, r8, lr}
   15e24:	sub	sp, sp, #120	; 0x78
   15e28:	ldr	r5, [pc, #408]	; 15fc8 <_nc_visbuf2@plt+0x4514>
   15e2c:	mov	r4, r0
   15e30:	ldr	r3, [pc, #404]	; 15fcc <_nc_visbuf2@plt+0x4518>
   15e34:	mov	r7, r1
   15e38:	add	r5, pc, r5
   15e3c:	ldrb	r2, [r0]
   15e40:	ldr	r6, [r5, r3]
   15e44:	cmp	r2, #45	; 0x2d
   15e48:	ldr	r3, [r6]
   15e4c:	str	r3, [sp, #116]	; 0x74
   15e50:	bne	15e9c <_nc_visbuf2@plt+0x43e8>
   15e54:	ldrb	r3, [r0, #1]
   15e58:	cmp	r3, #0
   15e5c:	bne	15e9c <_nc_visbuf2@plt+0x43e8>
   15e60:	ldr	r3, [pc, #360]	; 15fd0 <_nc_visbuf2@plt+0x451c>
   15e64:	mov	r2, r1
   15e68:	ldr	r1, [pc, #356]	; 15fd4 <_nc_visbuf2@plt+0x4520>
   15e6c:	ldr	r3, [r5, r3]
   15e70:	add	r1, pc, r1
   15e74:	ldr	r0, [r3]
   15e78:	bl	13590 <_nc_visbuf2@plt+0x1adc>
   15e7c:	mov	r3, r0
   15e80:	ldr	r2, [sp, #116]	; 0x74
   15e84:	mov	r0, r3
   15e88:	ldr	r3, [r6]
   15e8c:	cmp	r2, r3
   15e90:	bne	15f14 <_nc_visbuf2@plt+0x4460>
   15e94:	add	sp, sp, #120	; 0x78
   15e98:	pop	{r4, r5, r6, r7, r8, pc}
   15e9c:	mov	r0, #3
   15ea0:	mov	r1, r4
   15ea4:	add	r2, sp, #8
   15ea8:	bl	11a84 <__xstat64@plt>
   15eac:	cmp	r0, #0
   15eb0:	blt	15f64 <_nc_visbuf2@plt+0x44b0>
   15eb4:	ldr	r3, [sp, #24]
   15eb8:	and	r3, r3, #61440	; 0xf000
   15ebc:	cmp	r3, #16384	; 0x4000
   15ec0:	beq	15f18 <_nc_visbuf2@plt+0x4464>
   15ec4:	subs	r8, r3, #32768	; 0x8000
   15ec8:	movne	r8, #1
   15ecc:	cmp	r3, #8192	; 0x2000
   15ed0:	cmpne	r3, #32768	; 0x8000
   15ed4:	bne	15f18 <_nc_visbuf2@plt+0x4464>
   15ed8:	ldr	r1, [pc, #248]	; 15fd8 <_nc_visbuf2@plt+0x4524>
   15edc:	mov	r0, r4
   15ee0:	add	r1, pc, r1
   15ee4:	bl	11a30 <fopen64@plt>
   15ee8:	subs	r3, r0, #0
   15eec:	beq	15f4c <_nc_visbuf2@plt+0x4498>
   15ef0:	cmp	r8, #0
   15ef4:	beq	15e80 <_nc_visbuf2@plt+0x43cc>
   15ef8:	cmp	r7, #0
   15efc:	beq	15fb0 <_nc_visbuf2@plt+0x44fc>
   15f00:	mov	r1, r4
   15f04:	mov	r2, r7
   15f08:	bl	13590 <_nc_visbuf2@plt+0x1adc>
   15f0c:	mov	r3, r0
   15f10:	b	15e80 <_nc_visbuf2@plt+0x43cc>
   15f14:	bl	117cc <__stack_chk_fail@plt>
   15f18:	ldr	r2, [pc, #188]	; 15fdc <_nc_visbuf2@plt+0x4528>
   15f1c:	mov	r1, #1
   15f20:	ldr	r0, [pc, #184]	; 15fe0 <_nc_visbuf2@plt+0x452c>
   15f24:	ldr	r3, [pc, #184]	; 15fe4 <_nc_visbuf2@plt+0x4530>
   15f28:	add	r2, pc, r2
   15f2c:	ldr	r0, [r5, r0]
   15f30:	ldr	r3, [r5, r3]
   15f34:	str	r4, [sp]
   15f38:	ldr	r0, [r0]
   15f3c:	ldr	r3, [r3]
   15f40:	bl	119b8 <__fprintf_chk@plt>
   15f44:	mov	r0, #1
   15f48:	bl	118e0 <exit@plt>
   15f4c:	ldr	r2, [pc, #148]	; 15fe8 <_nc_visbuf2@plt+0x4534>
   15f50:	mov	r1, #1
   15f54:	ldr	r0, [pc, #132]	; 15fe0 <_nc_visbuf2@plt+0x452c>
   15f58:	ldr	r3, [pc, #132]	; 15fe4 <_nc_visbuf2@plt+0x4530>
   15f5c:	add	r2, pc, r2
   15f60:	b	15f2c <_nc_visbuf2@plt+0x4478>
   15f64:	ldr	r2, [pc, #116]	; 15fe0 <_nc_visbuf2@plt+0x452c>
   15f68:	ldr	r3, [pc, #116]	; 15fe4 <_nc_visbuf2@plt+0x4530>
   15f6c:	ldr	r2, [r5, r2]
   15f70:	ldr	r3, [r5, r3]
   15f74:	ldr	r5, [r2]
   15f78:	ldr	r6, [r3]
   15f7c:	bl	11934 <__errno_location@plt>
   15f80:	ldr	r0, [r0]
   15f84:	bl	1188c <strerror@plt>
   15f88:	ldr	r2, [pc, #92]	; 15fec <_nc_visbuf2@plt+0x4538>
   15f8c:	mov	r3, r6
   15f90:	str	r4, [sp]
   15f94:	mov	r1, #1
   15f98:	add	r2, pc, r2
   15f9c:	str	r0, [sp, #4]
   15fa0:	mov	r0, r5
   15fa4:	bl	119b8 <__fprintf_chk@plt>
   15fa8:	mov	r0, #1
   15fac:	bl	118e0 <exit@plt>
   15fb0:	ldr	r2, [pc, #56]	; 15ff0 <_nc_visbuf2@plt+0x453c>
   15fb4:	mov	r1, #1
   15fb8:	ldr	r0, [pc, #32]	; 15fe0 <_nc_visbuf2@plt+0x452c>
   15fbc:	ldr	r3, [pc, #32]	; 15fe4 <_nc_visbuf2@plt+0x4530>
   15fc0:	add	r2, pc, r2
   15fc4:	b	15f2c <_nc_visbuf2@plt+0x4478>
   15fc8:	andeq	r8, r1, r0, asr #3
   15fcc:	andeq	r0, r0, r8, asr r1
   15fd0:	muleq	r0, r4, r1
   15fd4:	andeq	r4, r0, r8, lsr #13
   15fd8:	andeq	r3, r0, r4, lsr fp
   15fdc:	andeq	r4, r0, r4, lsl #12
   15fe0:	andeq	r0, r0, r8, ror #2
   15fe4:	andeq	r0, r0, ip, lsl #3
   15fe8:	andeq	r4, r0, r8, ror #11
   15fec:	andeq	r4, r0, r8, lsl #11
   15ff0:	andeq	r4, r0, ip, ror #10
   15ff4:	ldr	r3, [pc, #556]	; 16228 <_nc_visbuf2@plt+0x4774>
   15ff8:	ldr	r2, [pc, #556]	; 1622c <_nc_visbuf2@plt+0x4778>
   15ffc:	add	r3, pc, r3
   16000:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16004:	sub	sp, sp, #8192	; 0x2000
   16008:	ldr	r2, [r3, r2]
   1600c:	sub	sp, sp, #28
   16010:	add	r1, sp, #8192	; 0x2000
   16014:	subs	r9, r0, #0
   16018:	ldr	r3, [r2]
   1601c:	str	r2, [sp, #12]
   16020:	str	r3, [r1, #20]
   16024:	beq	161dc <_nc_visbuf2@plt+0x4728>
   16028:	mov	r1, #47	; 0x2f
   1602c:	bl	11910 <strchr@plt>
   16030:	cmp	r0, #0
   16034:	beq	16158 <_nc_visbuf2@plt+0x46a4>
   16038:	mov	r0, r9
   1603c:	mov	r1, #0
   16040:	bl	15e20 <_nc_visbuf2@plt+0x436c>
   16044:	add	r4, sp, #20
   16048:	mov	r9, #2
   1604c:	mov	r6, #0
   16050:	mov	r5, r0
   16054:	mov	r8, #0
   16058:	b	1606c <_nc_visbuf2@plt+0x45b8>
   1605c:	mov	r0, r4
   16060:	bl	13254 <_nc_visbuf2@plt+0x17a0>
   16064:	subs	r3, r0, #0
   16068:	bne	1609c <_nc_visbuf2@plt+0x45e8>
   1606c:	mov	r0, r4
   16070:	mov	r1, #8192	; 0x2000
   16074:	mov	r2, r5
   16078:	bl	1176c <fgets@plt>
   1607c:	cmp	r0, #0
   16080:	bne	1605c <_nc_visbuf2@plt+0x45a8>
   16084:	cmp	r9, #2
   16088:	beq	16208 <_nc_visbuf2@plt+0x4754>
   1608c:	cmp	r9, #3
   16090:	beq	160b0 <_nc_visbuf2@plt+0x45fc>
   16094:	add	r9, r9, #1
   16098:	b	16054 <_nc_visbuf2@plt+0x45a0>
   1609c:	cmp	r6, #0
   160a0:	beq	161d4 <_nc_visbuf2@plt+0x4720>
   160a4:	str	r3, [r6, r8, lsl #2]
   160a8:	add	r8, r8, #1
   160ac:	b	1606c <_nc_visbuf2@plt+0x45b8>
   160b0:	mov	r0, r5
   160b4:	bl	119dc <fclose@plt>
   160b8:	ldr	r9, [pc, #368]	; 16230 <_nc_visbuf2@plt+0x477c>
   160bc:	add	r9, pc, r9
   160c0:	ldrb	r3, [r9, #16]
   160c4:	cmp	r3, #0
   160c8:	beq	16130 <_nc_visbuf2@plt+0x467c>
   160cc:	cmp	r6, #0
   160d0:	beq	16130 <_nc_visbuf2@plt+0x467c>
   160d4:	ldr	r0, [pc, #344]	; 16234 <_nc_visbuf2@plt+0x4780>
   160d8:	mov	r1, #1
   160dc:	mov	r2, #31
   160e0:	ldr	r3, [r9, #20]
   160e4:	add	r0, pc, r0
   160e8:	bl	11820 <fwrite@plt>
   160ec:	ldr	r1, [r6]
   160f0:	cmp	r1, #0
   160f4:	beq	16130 <_nc_visbuf2@plt+0x467c>
   160f8:	ldr	r8, [pc, #312]	; 16238 <_nc_visbuf2@plt+0x4784>
   160fc:	mov	r5, r6
   16100:	mov	r4, #0
   16104:	add	r8, pc, r8
   16108:	add	r4, r4, #1
   1610c:	ldr	r0, [r9, #20]
   16110:	mov	r2, r8
   16114:	str	r1, [sp]
   16118:	mov	r3, r4
   1611c:	mov	r1, #1
   16120:	bl	119b8 <__fprintf_chk@plt>
   16124:	ldr	r1, [r5, #4]!
   16128:	cmp	r1, #0
   1612c:	bne	16108 <_nc_visbuf2@plt+0x4654>
   16130:	ldr	r1, [sp, #12]
   16134:	add	r3, sp, #8192	; 0x2000
   16138:	mov	r0, r6
   1613c:	ldr	r2, [r3, #20]
   16140:	ldr	r3, [r1]
   16144:	cmp	r2, r3
   16148:	bne	161e4 <_nc_visbuf2@plt+0x4730>
   1614c:	add	sp, sp, #8192	; 0x2000
   16150:	add	sp, sp, #28
   16154:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16158:	mov	r6, r0
   1615c:	mov	r5, #1
   16160:	mov	r8, r0
   16164:	mov	sl, #2
   16168:	mov	r4, r9
   1616c:	mov	r0, r9
   16170:	mov	r7, #0
   16174:	ldrb	r3, [r4], #1
   16178:	rsbs	fp, r3, #1
   1617c:	movcc	fp, #0
   16180:	cmp	r3, #0
   16184:	cmpne	r3, #44	; 0x2c
   16188:	bne	16174 <_nc_visbuf2@plt+0x46c0>
   1618c:	cmp	r5, #1
   16190:	addeq	r7, r7, #1
   16194:	beq	161b0 <_nc_visbuf2@plt+0x46fc>
   16198:	strb	r8, [r4, #-1]
   1619c:	bl	13254 <_nc_visbuf2@plt+0x17a0>
   161a0:	cmp	r0, #0
   161a4:	strne	r0, [r6, r7, lsl #2]
   161a8:	addne	r7, r7, #1
   161ac:	mov	r0, r4
   161b0:	cmp	fp, #0
   161b4:	beq	16174 <_nc_visbuf2@plt+0x46c0>
   161b8:	cmp	r5, #1
   161bc:	beq	161e8 <_nc_visbuf2@plt+0x4734>
   161c0:	cmp	sl, #3
   161c4:	beq	160b8 <_nc_visbuf2@plt+0x4604>
   161c8:	add	sl, sl, #1
   161cc:	add	r5, r5, #1
   161d0:	b	16168 <_nc_visbuf2@plt+0x46b4>
   161d4:	bl	11760 <free@plt>
   161d8:	b	160a8 <_nc_visbuf2@plt+0x45f4>
   161dc:	mov	r6, r9
   161e0:	b	16130 <_nc_visbuf2@plt+0x467c>
   161e4:	bl	117cc <__stack_chk_fail@plt>
   161e8:	add	r0, r7, #1
   161ec:	mov	r1, #4
   161f0:	bl	1170c <calloc@plt>
   161f4:	subs	r6, r0, #0
   161f8:	bne	161c8 <_nc_visbuf2@plt+0x4714>
   161fc:	ldr	r0, [pc, #56]	; 1623c <_nc_visbuf2@plt+0x4788>
   16200:	add	r0, pc, r0
   16204:	bl	13244 <_nc_visbuf2@plt+0x1790>
   16208:	add	r0, r8, #1
   1620c:	mov	r1, #4
   16210:	bl	1170c <calloc@plt>
   16214:	subs	r6, r0, #0
   16218:	beq	161fc <_nc_visbuf2@plt+0x4748>
   1621c:	mov	r0, r5
   16220:	bl	117d8 <rewind@plt>
   16224:	b	16094 <_nc_visbuf2@plt+0x45e0>
   16228:	strdeq	r7, [r1], -ip
   1622c:	andeq	r0, r0, r8, asr r1
   16230:	andeq	r8, r1, r4, lsr #2
   16234:	andeq	r4, r0, r4, lsl #9
   16238:	andeq	r4, r0, r4, lsl #9
   1623c:	andeq	r4, r0, r8, asr r3
   16240:	ldr	r3, [pc, #360]	; 163b0 <_nc_visbuf2@plt+0x48fc>
   16244:	add	r3, pc, r3
   16248:	ldr	r3, [r3]
   1624c:	cmp	r3, #4
   16250:	addls	pc, pc, r3, lsl #2
   16254:	b	16288 <_nc_visbuf2@plt+0x47d4>
   16258:	b	1626c <_nc_visbuf2@plt+0x47b8>
   1625c:	b	16290 <_nc_visbuf2@plt+0x47dc>
   16260:	b	162b4 <_nc_visbuf2@plt+0x4800>
   16264:	b	16300 <_nc_visbuf2@plt+0x484c>
   16268:	b	16274 <_nc_visbuf2@plt+0x47c0>
   1626c:	mov	r0, #1
   16270:	bx	lr
   16274:	cmp	r0, #1
   16278:	beq	16394 <_nc_visbuf2@plt+0x48e0>
   1627c:	bcc	1637c <_nc_visbuf2@plt+0x48c8>
   16280:	cmp	r0, #2
   16284:	beq	16350 <_nc_visbuf2@plt+0x489c>
   16288:	mov	r0, #0
   1628c:	bx	lr
   16290:	cmp	r0, #1
   16294:	beq	16340 <_nc_visbuf2@plt+0x488c>
   16298:	bcc	16330 <_nc_visbuf2@plt+0x487c>
   1629c:	cmp	r0, #2
   162a0:	bne	16288 <_nc_visbuf2@plt+0x47d4>
   162a4:	cmp	r1, #144	; 0x90
   162a8:	movhi	r0, #0
   162ac:	movls	r0, #1
   162b0:	bx	lr
   162b4:	cmp	r0, #1
   162b8:	beq	1636c <_nc_visbuf2@plt+0x48b8>
   162bc:	bcc	16330 <_nc_visbuf2@plt+0x487c>
   162c0:	cmp	r0, #2
   162c4:	bne	16288 <_nc_visbuf2@plt+0x47d4>
   162c8:	cmp	r1, #144	; 0x90
   162cc:	bls	1626c <_nc_visbuf2@plt+0x47b8>
   162d0:	sub	r3, r1, #216	; 0xd8
   162d4:	cmp	r3, #52	; 0x34
   162d8:	bls	1626c <_nc_visbuf2@plt+0x47b8>
   162dc:	cmp	r1, #156	; 0x9c
   162e0:	cmpne	r1, #147	; 0x93
   162e4:	movne	r0, #0
   162e8:	moveq	r0, #1
   162ec:	bxeq	lr
   162f0:	subs	r3, r1, #157	; 0x9d
   162f4:	rsbs	r0, r3, #0
   162f8:	adcs	r0, r0, r3
   162fc:	bx	lr
   16300:	cmp	r0, #1
   16304:	beq	16340 <_nc_visbuf2@plt+0x488c>
   16308:	bcc	16330 <_nc_visbuf2@plt+0x487c>
   1630c:	cmp	r0, #2
   16310:	bne	16288 <_nc_visbuf2@plt+0x47d4>
   16314:	cmp	r1, #144	; 0x90
   16318:	bls	1626c <_nc_visbuf2@plt+0x47b8>
   1631c:	sub	r1, r1, #216	; 0xd8
   16320:	cmp	r1, #52	; 0x34
   16324:	movhi	r0, #0
   16328:	movls	r0, #1
   1632c:	bx	lr
   16330:	cmp	r1, #20
   16334:	movhi	r0, #0
   16338:	movls	r0, #1
   1633c:	bx	lr
   16340:	cmp	r1, #7
   16344:	movhi	r0, #0
   16348:	movls	r0, #1
   1634c:	bx	lr
   16350:	cmp	r1, #548	; 0x224
   16354:	bcs	16288 <_nc_visbuf2@plt+0x47d4>
   16358:	ldr	r3, [pc, #84]	; 163b4 <_nc_visbuf2@plt+0x4900>
   1635c:	add	r3, pc, r3
   16360:	add	r1, r3, r1
   16364:	ldrb	r0, [r1, #84]	; 0x54
   16368:	bx	lr
   1636c:	cmp	r1, #10
   16370:	movhi	r0, #0
   16374:	movls	r0, #1
   16378:	bx	lr
   1637c:	cmp	r1, #43	; 0x2b
   16380:	bhi	16288 <_nc_visbuf2@plt+0x47d4>
   16384:	ldr	r3, [pc, #44]	; 163b8 <_nc_visbuf2@plt+0x4904>
   16388:	add	r3, pc, r3
   1638c:	ldrb	r0, [r3, r1]
   16390:	bx	lr
   16394:	cmp	r1, #38	; 0x26
   16398:	bhi	16288 <_nc_visbuf2@plt+0x47d4>
   1639c:	ldr	r3, [pc, #24]	; 163bc <_nc_visbuf2@plt+0x4908>
   163a0:	add	r3, pc, r3
   163a4:	add	r1, r3, r1
   163a8:	ldrb	r0, [r1, #44]	; 0x2c
   163ac:	bx	lr
   163b0:	ldrdeq	r7, [r1], -r0
   163b4:	andeq	r4, r0, ip, asr #22
   163b8:	andeq	r4, r0, r0, lsr #22
   163bc:	andeq	r4, r0, r8, lsl #22
   163c0:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   163c4:	mov	r6, r0
   163c8:	bl	11904 <strlen@plt>
   163cc:	cmp	r0, #1
   163d0:	mov	fp, r0
   163d4:	ble	16458 <_nc_visbuf2@plt+0x49a4>
   163d8:	ldr	r8, [pc, #128]	; 16460 <_nc_visbuf2@plt+0x49ac>
   163dc:	mov	sl, #0
   163e0:	ldr	r7, [pc, #124]	; 16464 <_nc_visbuf2@plt+0x49b0>
   163e4:	sub	r9, r0, #1
   163e8:	add	r8, pc, r8
   163ec:	mov	r4, sl
   163f0:	add	r7, pc, r7
   163f4:	b	1640c <_nc_visbuf2@plt+0x4958>
   163f8:	bl	11a9c <strncmp@plt>
   163fc:	cmp	r0, #0
   16400:	beq	16450 <_nc_visbuf2@plt+0x499c>
   16404:	cmp	r4, r9
   16408:	beq	16444 <_nc_visbuf2@plt+0x4990>
   1640c:	add	r5, r6, r4
   16410:	mov	r1, r8
   16414:	mov	r2, #2
   16418:	add	r4, r4, #1
   1641c:	mov	r0, r5
   16420:	bl	11a9c <strncmp@plt>
   16424:	mov	r1, r7
   16428:	mov	r2, #2
   1642c:	cmp	r0, #0
   16430:	mov	r0, r5
   16434:	bne	163f8 <_nc_visbuf2@plt+0x4944>
   16438:	cmp	r4, r9
   1643c:	mov	sl, #1
   16440:	bne	1640c <_nc_visbuf2@plt+0x4958>
   16444:	cmp	fp, #50	; 0x32
   16448:	movle	sl, #0
   1644c:	andgt	sl, sl, #1
   16450:	mov	r0, sl
   16454:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16458:	mov	sl, #0
   1645c:	b	16450 <_nc_visbuf2@plt+0x499c>
   16460:	andeq	r6, r0, ip, asr #17
   16464:	andeq	r6, r0, r8, asr #17
   16468:	cmp	r0, #1
   1646c:	beq	164c8 <_nc_visbuf2@plt+0x4a14>
   16470:	bcc	164a8 <_nc_visbuf2@plt+0x49f4>
   16474:	cmp	r0, #2
   16478:	bne	164a0 <_nc_visbuf2@plt+0x49ec>
   1647c:	ldr	r3, [pc, #96]	; 164e4 <_nc_visbuf2@plt+0x4a30>
   16480:	add	r3, pc, r3
   16484:	ldr	r3, [r3, #4]
   16488:	ldr	r3, [r3, #16]
   1648c:	ldr	r3, [r3, r1, lsl #2]
   16490:	cmp	r3, #0
   16494:	mvneq	r0, #0
   16498:	movne	r0, #1
   1649c:	bx	lr
   164a0:	mov	r0, #0
   164a4:	bx	lr
   164a8:	ldr	r3, [pc, #56]	; 164e8 <_nc_visbuf2@plt+0x4a34>
   164ac:	add	r3, pc, r3
   164b0:	ldr	r3, [r3, #4]
   164b4:	ldr	r3, [r3, #8]
   164b8:	ldrb	r0, [r3, r1]
   164bc:	cmp	r0, #0
   164c0:	mvneq	r0, #0
   164c4:	bx	lr
   164c8:	ldr	r3, [pc, #28]	; 164ec <_nc_visbuf2@plt+0x4a38>
   164cc:	lsl	r1, r1, #1
   164d0:	add	r3, pc, r3
   164d4:	ldr	r3, [r3, #4]
   164d8:	ldr	r3, [r3, #12]
   164dc:	ldrsh	r0, [r3, r1]
   164e0:	bx	lr
   164e4:	muleq	r1, r4, sp
   164e8:	andeq	r7, r1, r8, ror #26
   164ec:	andeq	r7, r1, r4, asr #26
   164f0:	push	{r4, r5, r6, r7, r8, lr}
   164f4:	subs	r6, r1, #0
   164f8:	ldr	r7, [pc, #116]	; 16574 <_nc_visbuf2@plt+0x4ac0>
   164fc:	mov	r8, r0
   16500:	mov	r5, r2
   16504:	add	r7, pc, r7
   16508:	beq	1656c <_nc_visbuf2@plt+0x4ab8>
   1650c:	mov	r4, #0
   16510:	mov	r0, #2
   16514:	mov	r1, r4
   16518:	bl	16240 <_nc_visbuf2@plt+0x478c>
   1651c:	ldr	r3, [pc, #84]	; 16578 <_nc_visbuf2@plt+0x4ac4>
   16520:	cmp	r0, #0
   16524:	mov	r0, r5
   16528:	beq	16540 <_nc_visbuf2@plt+0x4a8c>
   1652c:	ldr	r3, [r7, r3]
   16530:	ldr	r1, [r3, r4, lsl #2]
   16534:	bl	1173c <strcmp@plt>
   16538:	cmp	r0, #0
   1653c:	beq	16554 <_nc_visbuf2@plt+0x4aa0>
   16540:	add	r4, r4, #1
   16544:	cmp	r4, r6
   16548:	bcc	16510 <_nc_visbuf2@plt+0x4a5c>
   1654c:	mov	r0, #0
   16550:	pop	{r4, r5, r6, r7, r8, pc}
   16554:	ldr	r3, [r8, r4, lsl #2]
   16558:	sub	r0, r3, #1
   1655c:	cmn	r0, #3
   16560:	movls	r0, r3
   16564:	movhi	r0, #0
   16568:	pop	{r4, r5, r6, r7, r8, pc}
   1656c:	mov	r0, r6
   16570:	pop	{r4, r5, r6, r7, r8, pc}
   16574:	strdeq	r7, [r1], -r4
   16578:	andeq	r0, r0, r4, lsr #3
   1657c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   16580:	mov	r9, r0
   16584:	ldr	sl, [r0]
   16588:	ldr	r6, [sl, #584]	; 0x248
   1658c:	sub	r3, r6, #1
   16590:	cmn	r3, #3
   16594:	bhi	165fc <_nc_visbuf2@plt+0x4b48>
   16598:	cmp	r6, #0
   1659c:	beq	165f4 <_nc_visbuf2@plt+0x4b40>
   165a0:	ldrb	r5, [r6]
   165a4:	cmp	r5, #0
   165a8:	beq	165f4 <_nc_visbuf2@plt+0x4b40>
   165ac:	ldr	r8, [pc, #116]	; 16628 <_nc_visbuf2@plt+0x4b74>
   165b0:	mov	r4, #0
   165b4:	mov	r7, r4
   165b8:	add	r8, pc, r8
   165bc:	mov	r0, r8
   165c0:	mov	r1, r5
   165c4:	bl	11910 <strchr@plt>
   165c8:	add	r4, r4, #2
   165cc:	add	r3, r6, r7
   165d0:	mov	r7, r4
   165d4:	cmp	r0, #0
   165d8:	beq	165e8 <_nc_visbuf2@plt+0x4b34>
   165dc:	ldrb	r3, [r3, #1]
   165e0:	cmp	r3, r5
   165e4:	bne	16604 <_nc_visbuf2@plt+0x4b50>
   165e8:	ldrb	r5, [r6, r4]
   165ec:	cmp	r5, #0
   165f0:	bne	165bc <_nc_visbuf2@plt+0x4b08>
   165f4:	mov	r0, #1
   165f8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   165fc:	mov	r0, #0
   16600:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16604:	mov	r3, #0
   16608:	str	r3, [sl, #100]	; 0x64
   1660c:	ldr	r2, [r9]
   16610:	ldr	r0, [pc, #20]	; 1662c <_nc_visbuf2@plt+0x4b78>
   16614:	str	r3, [r2, #152]	; 0x98
   16618:	add	r0, pc, r0
   1661c:	bl	11868 <puts@plt>
   16620:	mov	r0, #1
   16624:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16628:	strheq	r3, [r0], -r8
   1662c:	andeq	r6, r0, r4, lsr #13
   16630:	ldr	ip, [r0, #4]
   16634:	push	{r4, r5, r6, lr}
   16638:	add	r3, ip, #1
   1663c:	mov	r5, r2
   16640:	ldr	r2, [r0, #8]
   16644:	add	r3, r3, r5
   16648:	mov	r4, r0
   1664c:	cmp	r3, r2
   16650:	mov	r6, r1
   16654:	bls	166a8 <_nc_visbuf2@plt+0x4bf4>
   16658:	add	r2, r2, #1024	; 0x400
   1665c:	ldr	r0, [r0]
   16660:	add	r1, r2, r3
   16664:	str	r1, [r4, #8]
   16668:	bl	117a8 <_nc_doalloc@plt>
   1666c:	cmp	r0, #0
   16670:	str	r0, [r4]
   16674:	beq	166b0 <_nc_visbuf2@plt+0x4bfc>
   16678:	ldr	ip, [r4, #4]
   1667c:	mov	r2, r5
   16680:	mov	r1, r6
   16684:	add	r0, r0, ip
   16688:	bl	1197c <strncpy@plt>
   1668c:	ldr	r1, [r4, #4]
   16690:	ldr	r3, [r4]
   16694:	mov	r2, #0
   16698:	add	r5, r5, r1
   1669c:	str	r5, [r4, #4]
   166a0:	strb	r2, [r3, r5]
   166a4:	pop	{r4, r5, r6, pc}
   166a8:	ldr	r0, [r0]
   166ac:	b	1667c <_nc_visbuf2@plt+0x4bc8>
   166b0:	ldr	r0, [pc, #12]	; 166c4 <_nc_visbuf2@plt+0x4c10>
   166b4:	add	r0, pc, r0
   166b8:	bl	117f0 <perror@plt>
   166bc:	mov	r0, #1
   166c0:	bl	118e0 <exit@plt>
   166c4:	andeq	r6, r0, r0, lsr r6
   166c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   166cc:	sub	sp, sp, #20
   166d0:	mov	r4, r2
   166d4:	mov	r5, r3
   166d8:	str	r0, [sp]
   166dc:	mov	r0, r2
   166e0:	str	r1, [sp, #4]
   166e4:	bl	163c0 <_nc_visbuf2@plt+0x490c>
   166e8:	ldr	r7, [pc, #1328]	; 16c20 <_nc_visbuf2@plt+0x516c>
   166ec:	mov	r6, #0
   166f0:	ldr	sl, [pc, #1324]	; 16c24 <_nc_visbuf2@plt+0x5170>
   166f4:	add	r7, pc, r7
   166f8:	ldr	r2, [pc, #1320]	; 16c28 <_nc_visbuf2@plt+0x5174>
   166fc:	add	sl, pc, sl
   16700:	ldrb	r3, [r4]
   16704:	add	r7, r7, #8
   16708:	add	sl, sl, #8
   1670c:	add	r2, pc, r2
   16710:	add	r2, r2, #8
   16714:	str	r2, [sp, #8]
   16718:	mov	r9, r0
   1671c:	cmp	r3, #0
   16720:	beq	16778 <_nc_visbuf2@plt+0x4cc4>
   16724:	mov	r0, r9
   16728:	cmp	r3, #63	; 0x3f
   1672c:	beq	16874 <_nc_visbuf2@plt+0x4dc0>
   16730:	bhi	16784 <_nc_visbuf2@plt+0x4cd0>
   16734:	cmp	r3, #37	; 0x25
   16738:	mov	r9, r0
   1673c:	beq	1696c <_nc_visbuf2@plt+0x4eb8>
   16740:	cmp	r3, #59	; 0x3b
   16744:	beq	16934 <_nc_visbuf2@plt+0x4e80>
   16748:	cmp	r3, #32
   1674c:	beq	1684c <_nc_visbuf2@plt+0x4d98>
   16750:	mov	r6, #0
   16754:	mov	r1, r4
   16758:	mov	r0, r7
   1675c:	mov	r2, #1
   16760:	add	r8, r4, #1
   16764:	bl	16630 <_nc_visbuf2@plt+0x4b7c>
   16768:	ldrb	r3, [r4, #1]
   1676c:	mov	r4, r8
   16770:	cmp	r3, #0
   16774:	bne	16724 <_nc_visbuf2@plt+0x4c70>
   16778:	mov	r0, r4
   1677c:	add	sp, sp, #20
   16780:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16784:	cmp	r3, #101	; 0x65
   16788:	beq	16874 <_nc_visbuf2@plt+0x4dc0>
   1678c:	bls	1681c <_nc_visbuf2@plt+0x4d68>
   16790:	cmp	r3, #112	; 0x70
   16794:	bne	16974 <_nc_visbuf2@plt+0x4ec0>
   16798:	and	r9, r0, r6
   1679c:	ands	r9, r9, #255	; 0xff
   167a0:	beq	16750 <_nc_visbuf2@plt+0x4c9c>
   167a4:	ldr	r8, [pc, #1152]	; 16c2c <_nc_visbuf2@plt+0x5178>
   167a8:	cmp	r5, #0
   167ac:	mov	r2, #10
   167b0:	add	r8, pc, r8
   167b4:	ldr	r1, [r8, #8]
   167b8:	ldr	r3, [r8, #12]
   167bc:	add	r3, r1, r3
   167c0:	strb	r2, [r3, #-1]
   167c4:	blt	167f4 <_nc_visbuf2@plt+0x4d40>
   167c8:	ldr	r9, [pc, #1120]	; 16c30 <_nc_visbuf2@plt+0x517c>
   167cc:	add	r8, r8, #8
   167d0:	mov	r6, #0
   167d4:	add	r9, pc, r9
   167d8:	add	r6, r6, #1
   167dc:	mov	r0, r8
   167e0:	mov	r1, r9
   167e4:	mov	r2, #1
   167e8:	bl	16630 <_nc_visbuf2@plt+0x4b7c>
   167ec:	cmp	r5, r6
   167f0:	bge	167d8 <_nc_visbuf2@plt+0x4d24>
   167f4:	ldr	r0, [pc, #1080]	; 16c34 <_nc_visbuf2@plt+0x5180>
   167f8:	mov	r9, #0
   167fc:	ldr	r1, [pc, #1076]	; 16c38 <_nc_visbuf2@plt+0x5184>
   16800:	mov	r2, #1
   16804:	add	r0, pc, r0
   16808:	mov	r6, r9
   1680c:	add	r1, pc, r1
   16810:	add	r0, r0, #8
   16814:	bl	16630 <_nc_visbuf2@plt+0x4b7c>
   16818:	b	16754 <_nc_visbuf2@plt+0x4ca0>
   1681c:	cmp	r3, #92	; 0x5c
   16820:	mov	r9, r0
   16824:	bne	16750 <_nc_visbuf2@plt+0x4c9c>
   16828:	ldr	r0, [pc, #1036]	; 16c3c <_nc_visbuf2@plt+0x5188>
   1682c:	add	r3, r4, #1
   16830:	mov	r1, r4
   16834:	mov	r2, #1
   16838:	add	r0, pc, r0
   1683c:	mov	r4, r3
   16840:	add	r0, r0, #8
   16844:	bl	16630 <_nc_visbuf2@plt+0x4b7c>
   16848:	b	16750 <_nc_visbuf2@plt+0x4c9c>
   1684c:	ldr	r0, [pc, #1004]	; 16c40 <_nc_visbuf2@plt+0x518c>
   16850:	mov	r2, #2
   16854:	ldr	r1, [pc, #1000]	; 16c44 <_nc_visbuf2@plt+0x5190>
   16858:	add	r4, r4, #1
   1685c:	add	r0, pc, r0
   16860:	add	r1, pc, r1
   16864:	add	r0, r0, #8
   16868:	bl	16630 <_nc_visbuf2@plt+0x4b7c>
   1686c:	ldrb	r3, [r4]
   16870:	b	1671c <_nc_visbuf2@plt+0x4c68>
   16874:	cmp	r6, #0
   16878:	beq	16984 <_nc_visbuf2@plt+0x4ed0>
   1687c:	ldr	r6, [pc, #964]	; 16c48 <_nc_visbuf2@plt+0x5194>
   16880:	mov	r2, #10
   16884:	add	r6, pc, r6
   16888:	ldr	r1, [r6, #8]
   1688c:	ldr	r3, [r6, #12]
   16890:	add	r3, r1, r3
   16894:	strb	r2, [r3, #-1]
   16898:	ldrb	r3, [r4]
   1689c:	cmp	r3, #101	; 0x65
   168a0:	beq	1698c <_nc_visbuf2@plt+0x4ed8>
   168a4:	ldr	fp, [pc, #928]	; 16c4c <_nc_visbuf2@plt+0x5198>
   168a8:	cmp	r5, #0
   168ac:	mov	r9, r0
   168b0:	add	r6, r6, #8
   168b4:	add	fp, pc, fp
   168b8:	mov	r8, #0
   168bc:	blt	168dc <_nc_visbuf2@plt+0x4e28>
   168c0:	add	r8, r8, #1
   168c4:	mov	r0, r6
   168c8:	mov	r1, fp
   168cc:	mov	r2, #1
   168d0:	bl	16630 <_nc_visbuf2@plt+0x4b7c>
   168d4:	cmp	r5, r8
   168d8:	bge	168c0 <_nc_visbuf2@plt+0x4e0c>
   168dc:	ldr	fp, [pc, #876]	; 16c50 <_nc_visbuf2@plt+0x519c>
   168e0:	mov	r2, #1
   168e4:	ldr	r1, [pc, #872]	; 16c54 <_nc_visbuf2@plt+0x51a0>
   168e8:	add	r8, r4, r2
   168ec:	add	fp, pc, fp
   168f0:	add	fp, fp, #8
   168f4:	add	r1, pc, r1
   168f8:	mov	r0, fp
   168fc:	bl	16630 <_nc_visbuf2@plt+0x4b7c>
   16900:	mov	r0, fp
   16904:	mov	r1, r4
   16908:	mov	r2, #1
   1690c:	bl	16630 <_nc_visbuf2@plt+0x4b7c>
   16910:	ldrb	r3, [r4]
   16914:	cmp	r3, #63	; 0x3f
   16918:	beq	16a80 <_nc_visbuf2@plt+0x4fcc>
   1691c:	cmp	r5, #1
   16920:	beq	16afc <_nc_visbuf2@plt+0x5048>
   16924:	ldrb	r3, [r4, #1]
   16928:	mov	r6, #0
   1692c:	mov	r4, r8
   16930:	b	1671c <_nc_visbuf2@plt+0x4c68>
   16934:	cmp	r6, #0
   16938:	beq	16754 <_nc_visbuf2@plt+0x4ca0>
   1693c:	cmp	r5, #1
   16940:	bgt	16b30 <_nc_visbuf2@plt+0x507c>
   16944:	ldr	r3, [sp]
   16948:	mov	r6, #0
   1694c:	ldr	r0, [r3]
   16950:	bl	11700 <_nc_first_name@plt>
   16954:	ldr	r2, [sp, #4]
   16958:	mov	r1, r0
   1695c:	ldr	r0, [pc, #756]	; 16c58 <_nc_visbuf2@plt+0x51a4>
   16960:	add	r0, pc, r0
   16964:	bl	119c4 <_nc_warning@plt>
   16968:	b	16754 <_nc_visbuf2@plt+0x4ca0>
   1696c:	mov	r6, #1
   16970:	b	16754 <_nc_visbuf2@plt+0x4ca0>
   16974:	cmp	r3, #116	; 0x74
   16978:	beq	16874 <_nc_visbuf2@plt+0x4dc0>
   1697c:	mov	r9, r0
   16980:	b	16750 <_nc_visbuf2@plt+0x4c9c>
   16984:	mov	r9, r0
   16988:	b	16754 <_nc_visbuf2@plt+0x4ca0>
   1698c:	ldr	r8, [pc, #712]	; 16c5c <_nc_visbuf2@plt+0x51a8>
   16990:	cmp	r5, #0
   16994:	mov	r6, #0
   16998:	add	r8, pc, r8
   1699c:	ble	169bc <_nc_visbuf2@plt+0x4f08>
   169a0:	add	r6, r6, #1
   169a4:	mov	r0, sl
   169a8:	mov	r1, r8
   169ac:	mov	r2, #1
   169b0:	bl	16630 <_nc_visbuf2@plt+0x4b7c>
   169b4:	cmp	r6, r5
   169b8:	bne	169a0 <_nc_visbuf2@plt+0x4eec>
   169bc:	ldr	r1, [pc, #668]	; 16c60 <_nc_visbuf2@plt+0x51ac>
   169c0:	mov	r2, #1
   169c4:	ldr	r0, [sp, #8]
   169c8:	add	r8, r4, r2
   169cc:	add	r1, pc, r1
   169d0:	bl	16630 <_nc_visbuf2@plt+0x4b7c>
   169d4:	ldr	r0, [sp, #8]
   169d8:	mov	r1, r4
   169dc:	mov	r2, #1
   169e0:	bl	16630 <_nc_visbuf2@plt+0x4b7c>
   169e4:	mov	r0, r8
   169e8:	bl	163c0 <_nc_visbuf2@plt+0x490c>
   169ec:	cmp	r0, #0
   169f0:	bne	16a70 <_nc_visbuf2@plt+0x4fbc>
   169f4:	ldrb	r3, [r4, #1]
   169f8:	cmp	r3, #0
   169fc:	beq	16a78 <_nc_visbuf2@plt+0x4fc4>
   16a00:	cmp	r3, #37	; 0x25
   16a04:	beq	16bb8 <_nc_visbuf2@plt+0x5104>
   16a08:	ldr	r1, [pc, #596]	; 16c64 <_nc_visbuf2@plt+0x51b0>
   16a0c:	mov	r9, r0
   16a10:	mov	r2, #1
   16a14:	ldr	r0, [sp, #8]
   16a18:	add	r1, pc, r1
   16a1c:	bl	16630 <_nc_visbuf2@plt+0x4b7c>
   16a20:	cmp	r5, #0
   16a24:	blt	16924 <_nc_visbuf2@plt+0x4e70>
   16a28:	ldr	fp, [pc, #568]	; 16c68 <_nc_visbuf2@plt+0x51b4>
   16a2c:	ldr	r3, [sp, #8]
   16a30:	add	fp, pc, fp
   16a34:	str	r4, [sp, #12]
   16a38:	mov	r4, r9
   16a3c:	mov	r6, r3
   16a40:	add	r4, r4, #1
   16a44:	mov	r0, r6
   16a48:	mov	r1, fp
   16a4c:	mov	r2, #1
   16a50:	bl	16630 <_nc_visbuf2@plt+0x4b7c>
   16a54:	cmp	r5, r4
   16a58:	bge	16a40 <_nc_visbuf2@plt+0x4f8c>
   16a5c:	ldr	r4, [sp, #12]
   16a60:	mov	r6, #0
   16a64:	ldrb	r3, [r4, #1]
   16a68:	mov	r4, r8
   16a6c:	b	1671c <_nc_visbuf2@plt+0x4c68>
   16a70:	mov	r9, r0
   16a74:	b	16924 <_nc_visbuf2@plt+0x4e70>
   16a78:	mov	r4, r8
   16a7c:	b	16778 <_nc_visbuf2@plt+0x4cc4>
   16a80:	add	r3, r5, #1
   16a84:	mov	r2, r8
   16a88:	ldm	sp, {r0, r1}
   16a8c:	bl	166c8 <_nc_visbuf2@plt+0x4c14>
   16a90:	ldrb	r3, [r0]
   16a94:	mov	r4, r0
   16a98:	cmp	r3, #37	; 0x25
   16a9c:	cmpne	r3, #0
   16aa0:	moveq	r6, #0
   16aa4:	movne	r6, #1
   16aa8:	beq	1671c <_nc_visbuf2@plt+0x4c68>
   16aac:	ldr	r1, [pc, #440]	; 16c6c <_nc_visbuf2@plt+0x51b8>
   16ab0:	mov	r0, fp
   16ab4:	mov	r2, #1
   16ab8:	ldr	r8, [pc, #432]	; 16c70 <_nc_visbuf2@plt+0x51bc>
   16abc:	add	r1, pc, r1
   16ac0:	mov	r6, #0
   16ac4:	bl	16630 <_nc_visbuf2@plt+0x4b7c>
   16ac8:	cmp	r5, #0
   16acc:	add	r8, pc, r8
   16ad0:	blt	16af0 <_nc_visbuf2@plt+0x503c>
   16ad4:	add	r6, r6, #1
   16ad8:	mov	r0, fp
   16adc:	mov	r1, r8
   16ae0:	mov	r2, #1
   16ae4:	bl	16630 <_nc_visbuf2@plt+0x4b7c>
   16ae8:	cmp	r5, r6
   16aec:	bge	16ad4 <_nc_visbuf2@plt+0x5020>
   16af0:	ldrb	r3, [r4]
   16af4:	mov	r6, #0
   16af8:	b	1671c <_nc_visbuf2@plt+0x4c68>
   16afc:	ldr	r3, [sp]
   16b00:	mov	r6, #0
   16b04:	ldr	r0, [r3]
   16b08:	bl	11700 <_nc_first_name@plt>
   16b0c:	ldrb	r2, [r4, #1]
   16b10:	ldr	r3, [sp, #4]
   16b14:	mov	r1, r0
   16b18:	ldr	r0, [pc, #340]	; 16c74 <_nc_visbuf2@plt+0x51c0>
   16b1c:	add	r0, pc, r0
   16b20:	bl	119c4 <_nc_warning@plt>
   16b24:	ldrb	r3, [r4, #1]
   16b28:	mov	r4, r8
   16b2c:	b	1671c <_nc_visbuf2@plt+0x4c68>
   16b30:	ldr	r3, [pc, #320]	; 16c78 <_nc_visbuf2@plt+0x51c4>
   16b34:	mov	r6, #0
   16b38:	ldr	r8, [pc, #316]	; 16c7c <_nc_visbuf2@plt+0x51c8>
   16b3c:	mov	r2, #10
   16b40:	add	r3, pc, r3
   16b44:	add	r8, pc, r8
   16b48:	ldr	r1, [r3, #8]
   16b4c:	mov	r9, r3
   16b50:	ldr	r3, [r3, #12]
   16b54:	add	r7, r9, #8
   16b58:	add	r3, r1, r3
   16b5c:	strb	r2, [r3, #-1]
   16b60:	add	r6, r6, #1
   16b64:	mov	r0, r7
   16b68:	mov	r1, r8
   16b6c:	mov	r2, #1
   16b70:	bl	16630 <_nc_visbuf2@plt+0x4b7c>
   16b74:	cmp	r6, r5
   16b78:	bne	16b60 <_nc_visbuf2@plt+0x50ac>
   16b7c:	ldr	r1, [pc, #252]	; 16c80 <_nc_visbuf2@plt+0x51cc>
   16b80:	mov	r2, #1
   16b84:	mov	r0, r7
   16b88:	add	r6, r4, r2
   16b8c:	add	r1, pc, r1
   16b90:	bl	16630 <_nc_visbuf2@plt+0x4b7c>
   16b94:	mov	r0, r7
   16b98:	mov	r1, r4
   16b9c:	mov	r2, #1
   16ba0:	bl	16630 <_nc_visbuf2@plt+0x4b7c>
   16ba4:	ldrb	r3, [r4, #1]
   16ba8:	cmp	r3, #37	; 0x25
   16bac:	beq	16bc4 <_nc_visbuf2@plt+0x5110>
   16bb0:	mov	r0, r6
   16bb4:	b	1677c <_nc_visbuf2@plt+0x4cc8>
   16bb8:	mov	r4, r8
   16bbc:	mov	r6, r0
   16bc0:	b	16728 <_nc_visbuf2@plt+0x4c74>
   16bc4:	ldrb	r1, [r4, #2]
   16bc8:	cmp	r1, #0
   16bcc:	beq	16bb0 <_nc_visbuf2@plt+0x50fc>
   16bd0:	ldr	r0, [pc, #172]	; 16c84 <_nc_visbuf2@plt+0x51d0>
   16bd4:	add	r0, pc, r0
   16bd8:	bl	11910 <strchr@plt>
   16bdc:	cmp	r0, #0
   16be0:	bne	16bb0 <_nc_visbuf2@plt+0x50fc>
   16be4:	ldr	r3, [r9, #12]
   16be8:	mov	r4, r0
   16bec:	ldr	r2, [r9, #8]
   16bf0:	mov	r1, #10
   16bf4:	add	r0, r3, #1
   16bf8:	str	r0, [r9, #12]
   16bfc:	strb	r1, [r2, r3]
   16c00:	add	r4, r4, #1
   16c04:	mov	r0, r7
   16c08:	mov	r1, r8
   16c0c:	mov	r2, #1
   16c10:	bl	16630 <_nc_visbuf2@plt+0x4b7c>
   16c14:	cmp	r4, r5
   16c18:	bne	16c00 <_nc_visbuf2@plt+0x514c>
   16c1c:	b	16bb0 <_nc_visbuf2@plt+0x50fc>
   16c20:	andeq	r7, r1, r0, lsr #22
   16c24:	andeq	r7, r1, r8, lsl fp
   16c28:	andeq	r7, r1, r8, lsl #22
   16c2c:	andeq	r7, r1, r4, ror #20
   16c30:	andeq	r6, r0, r0, lsr #10
   16c34:	andeq	r7, r1, r0, lsl sl
   16c38:	andeq	r6, r0, r4, ror #9
   16c3c:	ldrdeq	r7, [r1], -ip
   16c40:			; <UNDEFINED> instruction: 0x000179b8
   16c44:	ldrdeq	r6, [r0], -r4
   16c48:	muleq	r1, r0, r9
   16c4c:	andeq	r6, r0, r0, asr #8
   16c50:	andeq	r7, r1, r8, lsr #18
   16c54:	strdeq	r6, [r0], -ip
   16c58:			; <UNDEFINED> instruction: 0x000063b8
   16c5c:	andeq	r6, r0, ip, asr r3
   16c60:	andeq	r6, r0, r4, lsr #6
   16c64:	andeq	r6, r0, r0, lsl #12
   16c68:	andeq	r6, r0, r4, asr #5
   16c6c:	andeq	r6, r0, ip, asr r5
   16c70:	andeq	r6, r0, r8, lsr #4
   16c74:	ldrdeq	r6, [r0], -ip
   16c78:	ldrdeq	r7, [r1], -r4
   16c7c:			; <UNDEFINED> instruction: 0x000061b0
   16c80:	andeq	r6, r0, r4, ror #2
   16c84:	andeq	r6, r0, r0, asr #2
   16c88:	cmp	r1, #0
   16c8c:	push	{r4, lr}
   16c90:	mov	r4, r0
   16c94:	sub	sp, sp, #8
   16c98:	bne	16cbc <_nc_visbuf2@plt+0x5208>
   16c9c:	str	r1, [r0, #4]
   16ca0:	mov	r2, r1
   16ca4:	ldr	r1, [pc, #40]	; 16cd4 <_nc_visbuf2@plt+0x5220>
   16ca8:	add	r1, pc, r1
   16cac:	mov	r0, r4
   16cb0:	add	sp, sp, #8
   16cb4:	pop	{r4, lr}
   16cb8:	b	16630 <_nc_visbuf2@plt+0x4b7c>
   16cbc:	mov	r0, r1
   16cc0:	str	r1, [sp, #4]
   16cc4:	bl	11904 <strlen@plt>
   16cc8:	ldr	r1, [sp, #4]
   16ccc:	mov	r2, r0
   16cd0:	b	16cac <_nc_visbuf2@plt+0x51f8>
   16cd4:	andeq	r6, r0, r8, ror r2
   16cd8:	ldr	r2, [pc, #140]	; 16d6c <_nc_visbuf2@plt+0x52b8>
   16cdc:	push	{r4, lr}
   16ce0:	add	r2, pc, r2
   16ce4:	ldr	r3, [r2, #32]
   16ce8:	ldr	r1, [r2, #24]
   16cec:	cmp	r3, #0
   16cf0:	str	r1, [r2, #20]
   16cf4:	beq	16d44 <_nc_visbuf2@plt+0x5290>
   16cf8:	ldr	r1, [r2, #28]
   16cfc:	sub	r3, r3, #1
   16d00:	add	r0, r1, r3
   16d04:	ldrb	r1, [r1, r3]
   16d08:	cmp	r1, #32
   16d0c:	bne	16d44 <_nc_visbuf2@plt+0x5290>
   16d10:	mov	ip, #0
   16d14:	b	16d2c <_nc_visbuf2@plt+0x5278>
   16d18:	ldr	r1, [r2, #28]
   16d1c:	add	r0, r1, r3
   16d20:	ldrb	r1, [r1, r3]
   16d24:	cmp	r1, #32
   16d28:	bne	16d44 <_nc_visbuf2@plt+0x5290>
   16d2c:	str	r3, [r2, #32]
   16d30:	strb	ip, [r0]
   16d34:	ldr	r1, [r2, #32]
   16d38:	cmp	r1, #0
   16d3c:	sub	r3, r1, #1
   16d40:	bne	16d18 <_nc_visbuf2@plt+0x5264>
   16d44:	ldr	r3, [pc, #36]	; 16d70 <_nc_visbuf2@plt+0x52bc>
   16d48:	ldr	r4, [pc, #36]	; 16d74 <_nc_visbuf2@plt+0x52c0>
   16d4c:	add	r3, pc, r3
   16d50:	add	r4, pc, r4
   16d54:	ldr	r1, [r3]
   16d58:	add	r0, r4, #28
   16d5c:	bl	16c88 <_nc_visbuf2@plt+0x51d4>
   16d60:	mov	r3, #8
   16d64:	str	r3, [r4, #24]
   16d68:	pop	{r4, pc}
   16d6c:	andeq	r7, r1, r4, lsr r5
   16d70:	andeq	r7, r1, r8, lsl #9
   16d74:	andeq	r7, r1, r4, asr #9
   16d78:	push	{r4, r5, r6, lr}
   16d7c:	mov	r5, r0
   16d80:	bl	11904 <strlen@plt>
   16d84:	ldr	r3, [pc, #128]	; 16e0c <_nc_visbuf2@plt+0x5358>
   16d88:	add	r3, pc, r3
   16d8c:	mov	r6, r0
   16d90:	ldr	r0, [r3, #4]
   16d94:	bl	11904 <strlen@plt>
   16d98:	ldr	r2, [pc, #112]	; 16e10 <_nc_visbuf2@plt+0x535c>
   16d9c:	add	r2, pc, r2
   16da0:	ldr	r3, [r2, #24]
   16da4:	cmp	r3, #8
   16da8:	ble	16dc8 <_nc_visbuf2@plt+0x5314>
   16dac:	ldr	r2, [pc, #96]	; 16e14 <_nc_visbuf2@plt+0x5360>
   16db0:	add	r0, r0, r6
   16db4:	add	r3, r3, r0
   16db8:	add	r2, pc, r2
   16dbc:	ldr	r2, [r2]
   16dc0:	cmp	r3, r2
   16dc4:	bgt	16e04 <_nc_visbuf2@plt+0x5350>
   16dc8:	ldr	r4, [pc, #72]	; 16e18 <_nc_visbuf2@plt+0x5364>
   16dcc:	mov	r1, r5
   16dd0:	add	r4, pc, r4
   16dd4:	add	r5, r4, #28
   16dd8:	mov	r0, r5
   16ddc:	bl	16c88 <_nc_visbuf2@plt+0x51d4>
   16de0:	ldr	r3, [pc, #52]	; 16e1c <_nc_visbuf2@plt+0x5368>
   16de4:	mov	r0, r5
   16de8:	add	r3, pc, r3
   16dec:	ldr	r1, [r3, #4]
   16df0:	bl	16c88 <_nc_visbuf2@plt+0x51d4>
   16df4:	ldr	r3, [r4, #24]
   16df8:	add	r6, r3, r6
   16dfc:	str	r6, [r4, #24]
   16e00:	pop	{r4, r5, r6, pc}
   16e04:	bl	16cd8 <_nc_visbuf2@plt+0x5224>
   16e08:	b	16dc8 <_nc_visbuf2@plt+0x5314>
   16e0c:	andeq	r7, r1, ip, asr #8
   16e10:	andeq	r7, r1, r8, ror r4
   16e14:	andeq	r7, r1, r4, lsl r4
   16e18:	andeq	r7, r1, r4, asr #8
   16e1c:	andeq	r7, r1, ip, ror #7
   16e20:	push	{r4, lr}
   16e24:	mov	r4, r0
   16e28:	mov	r0, #0
   16e2c:	bl	11a3c <_nc_get_hash_table@plt>
   16e30:	mov	r1, r0
   16e34:	mov	r0, r4
   16e38:	bl	11a54 <_nc_find_entry@plt>
   16e3c:	ldr	r2, [pc, #216]	; 16f1c <_nc_visbuf2@plt+0x5468>
   16e40:	add	r2, pc, r2
   16e44:	cmp	r0, #0
   16e48:	popeq	{r4, pc}
   16e4c:	ldr	r3, [r0, #4]
   16e50:	cmp	r3, #1
   16e54:	beq	16ea8 <_nc_visbuf2@plt+0x53f4>
   16e58:	cmp	r3, #2
   16e5c:	beq	16e70 <_nc_visbuf2@plt+0x53bc>
   16e60:	cmp	r3, #0
   16e64:	beq	16ee0 <_nc_visbuf2@plt+0x542c>
   16e68:	mov	r0, #0
   16e6c:	pop	{r4, pc}
   16e70:	ldrh	r3, [r0, #8]
   16e74:	cmp	r3, #548	; 0x224
   16e78:	bcs	16e68 <_nc_visbuf2@plt+0x53b4>
   16e7c:	ldr	r1, [pc, #156]	; 16f20 <_nc_visbuf2@plt+0x546c>
   16e80:	sxth	r3, r3
   16e84:	add	r1, pc, r1
   16e88:	add	r1, r1, r3
   16e8c:	ldrb	r0, [r1, #84]	; 0x54
   16e90:	cmp	r0, #0
   16e94:	popeq	{r4, pc}
   16e98:	ldr	r1, [pc, #132]	; 16f24 <_nc_visbuf2@plt+0x5470>
   16e9c:	ldr	r2, [r2, r1]
   16ea0:	ldr	r0, [r2, r3, lsl #2]
   16ea4:	pop	{r4, pc}
   16ea8:	ldrh	r3, [r0, #8]
   16eac:	cmp	r3, #38	; 0x26
   16eb0:	bhi	16e68 <_nc_visbuf2@plt+0x53b4>
   16eb4:	ldr	r1, [pc, #108]	; 16f28 <_nc_visbuf2@plt+0x5474>
   16eb8:	sxth	r3, r3
   16ebc:	add	r1, pc, r1
   16ec0:	add	r1, r1, r3
   16ec4:	ldrb	r0, [r1, #44]	; 0x2c
   16ec8:	cmp	r0, #0
   16ecc:	popeq	{r4, pc}
   16ed0:	ldr	r1, [pc, #84]	; 16f2c <_nc_visbuf2@plt+0x5478>
   16ed4:	ldr	r2, [r2, r1]
   16ed8:	ldr	r0, [r2, r3, lsl #2]
   16edc:	pop	{r4, pc}
   16ee0:	ldrh	r1, [r0, #8]
   16ee4:	cmp	r1, #43	; 0x2b
   16ee8:	bhi	16f14 <_nc_visbuf2@plt+0x5460>
   16eec:	ldr	r3, [pc, #60]	; 16f30 <_nc_visbuf2@plt+0x547c>
   16ef0:	sxth	r1, r1
   16ef4:	add	r3, pc, r3
   16ef8:	ldrb	r0, [r3, r1]
   16efc:	cmp	r0, #0
   16f00:	popeq	{r4, pc}
   16f04:	ldr	r3, [pc, #40]	; 16f34 <_nc_visbuf2@plt+0x5480>
   16f08:	ldr	r3, [r2, r3]
   16f0c:	ldr	r0, [r3, r1, lsl #2]
   16f10:	pop	{r4, pc}
   16f14:	mov	r0, r3
   16f18:	pop	{r4, pc}
   16f1c:			; <UNDEFINED> instruction: 0x000171b8
   16f20:	andeq	r4, r0, r4, lsr #32
   16f24:	andeq	r0, r0, r8, lsr #3
   16f28:	andeq	r3, r0, ip, ror #31
   16f2c:	andeq	r0, r0, r0, asr #3
   16f30:			; <UNDEFINED> instruction: 0x00003fb4
   16f34:			; <UNDEFINED> instruction: 0x000001b4
   16f38:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16f3c:	sub	sp, sp, #4
   16f40:	ldr	ip, [pc, #1176]	; 173e0 <_nc_visbuf2@plt+0x592c>
   16f44:	mov	r8, r3
   16f48:	ldr	r9, [pc, #1172]	; 173e4 <_nc_visbuf2@plt+0x5930>
   16f4c:	subs	sl, r0, #0
   16f50:	ldr	r7, [sp, #40]	; 0x28
   16f54:	add	ip, pc, ip
   16f58:	ldrb	r3, [sp, #48]	; 0x30
   16f5c:	add	r9, pc, r9
   16f60:	ldr	r4, [pc, #1152]	; 173e8 <_nc_visbuf2@plt+0x5934>
   16f64:	mov	r5, r1
   16f68:	mov	r6, r2
   16f6c:	str	r8, [ip]
   16f70:	add	r4, pc, r4
   16f74:	str	r7, [ip, #4]
   16f78:	strb	r3, [r9, #40]	; 0x28
   16f7c:	ldr	fp, [sp, #44]	; 0x2c
   16f80:	beq	17374 <_nc_visbuf2@plt+0x58c0>
   16f84:	ldr	r1, [pc, #1120]	; 173ec <_nc_visbuf2@plt+0x5938>
   16f88:	add	r1, pc, r1
   16f8c:	bl	1173c <strcmp@plt>
   16f90:	cmp	r0, #0
   16f94:	bne	170cc <_nc_visbuf2@plt+0x5618>
   16f98:	ldr	r3, [pc, #1104]	; 173f0 <_nc_visbuf2@plt+0x593c>
   16f9c:	mov	r2, #1
   16fa0:	add	r3, pc, r3
   16fa4:	str	r2, [r3]
   16fa8:	ldr	r3, [pc, #1092]	; 173f4 <_nc_visbuf2@plt+0x5940>
   16fac:	add	r3, pc, r3
   16fb0:	str	r5, [r3, #44]	; 0x2c
   16fb4:	cmp	r5, #4
   16fb8:	addls	pc, pc, r5, lsl #2
   16fbc:	b	1702c <_nc_visbuf2@plt+0x5578>
   16fc0:	b	16fd4 <_nc_visbuf2@plt+0x5520>
   16fc4:	b	1718c <_nc_visbuf2@plt+0x56d8>
   16fc8:	b	17140 <_nc_visbuf2@plt+0x568c>
   16fcc:	b	17140 <_nc_visbuf2@plt+0x568c>
   16fd0:	b	16fd4 <_nc_visbuf2@plt+0x5520>
   16fd4:	ldr	r2, [pc, #1052]	; 173f8 <_nc_visbuf2@plt+0x5944>
   16fd8:	cmp	r8, #0
   16fdc:	cmpgt	r7, #1
   16fe0:	ldr	r3, [pc, #1044]	; 173fc <_nc_visbuf2@plt+0x5948>
   16fe4:	ldr	r1, [pc, #1044]	; 17400 <_nc_visbuf2@plt+0x594c>
   16fe8:	ldr	r0, [r4, r2]
   16fec:	add	r3, pc, r3
   16ff0:	ldr	r2, [pc, #1036]	; 17404 <_nc_visbuf2@plt+0x5950>
   16ff4:	str	r0, [r3, #48]	; 0x30
   16ff8:	ldr	r1, [r4, r1]
   16ffc:	str	r1, [r3, #52]	; 0x34
   17000:	ldr	r2, [r4, r2]
   17004:	str	r2, [r3, #56]	; 0x38
   17008:	bgt	172f8 <_nc_visbuf2@plt+0x5844>
   1700c:	ldr	r1, [pc, #1012]	; 17408 <_nc_visbuf2@plt+0x5954>
   17010:	add	r1, pc, r1
   17014:	ldr	r3, [pc, #1008]	; 1740c <_nc_visbuf2@plt+0x5958>
   17018:	ldr	r2, [pc, #1008]	; 17410 <_nc_visbuf2@plt+0x595c>
   1701c:	add	r3, pc, r3
   17020:	add	r2, pc, r2
   17024:	str	r1, [r3, #4]
   17028:	str	r2, [r3]
   1702c:	ldr	r2, [pc, #992]	; 17414 <_nc_visbuf2@plt+0x5960>
   17030:	sub	r3, r6, #1
   17034:	add	r2, pc, r2
   17038:	str	r6, [r2, #60]	; 0x3c
   1703c:	cmp	r3, #3
   17040:	addls	pc, pc, r3, lsl #2
   17044:	b	170bc <_nc_visbuf2@plt+0x5608>
   17048:	b	17240 <_nc_visbuf2@plt+0x578c>
   1704c:	b	172bc <_nc_visbuf2@plt+0x5808>
   17050:	b	17274 <_nc_visbuf2@plt+0x57c0>
   17054:	b	17058 <_nc_visbuf2@plt+0x55a4>
   17058:	cmp	fp, #0
   1705c:	beq	17088 <_nc_visbuf2@plt+0x55d4>
   17060:	ldr	r0, [pc, #944]	; 17418 <_nc_visbuf2@plt+0x5964>
   17064:	mov	r1, #1
   17068:	ldr	r3, [pc, #940]	; 1741c <_nc_visbuf2@plt+0x5968>
   1706c:	ldr	r2, [pc, #940]	; 17420 <_nc_visbuf2@plt+0x596c>
   17070:	ldr	r6, [r4, r0]
   17074:	ldr	r5, [r4, r3]
   17078:	add	r2, pc, r2
   1707c:	ldr	r0, [r6]
   17080:	ldr	r3, [r5]
   17084:	bl	119b8 <__fprintf_chk@plt>
   17088:	ldr	r2, [pc, #916]	; 17424 <_nc_visbuf2@plt+0x5970>
   1708c:	ldr	r3, [pc, #916]	; 17428 <_nc_visbuf2@plt+0x5974>
   17090:	add	r2, pc, r2
   17094:	add	r3, pc, r3
   17098:	sub	r0, r2, #3568	; 0xdf0
   1709c:	sub	r1, r2, #3392	; 0xd40
   170a0:	sub	r2, r2, #3232	; 0xca0
   170a4:	sub	r0, r0, #8
   170a8:	sub	r1, r1, #8
   170ac:	sub	r2, r2, #12
   170b0:	str	r0, [r3, #64]	; 0x40
   170b4:	str	r1, [r3, #68]	; 0x44
   170b8:	str	r2, [r3, #72]	; 0x48
   170bc:	cmp	fp, #0
   170c0:	bne	171e8 <_nc_visbuf2@plt+0x5734>
   170c4:	add	sp, sp, #4
   170c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   170cc:	ldr	r1, [pc, #856]	; 1742c <_nc_visbuf2@plt+0x5978>
   170d0:	mov	r0, sl
   170d4:	add	r1, pc, r1
   170d8:	bl	1173c <strcmp@plt>
   170dc:	cmp	r0, #0
   170e0:	beq	16f98 <_nc_visbuf2@plt+0x54e4>
   170e4:	ldr	r1, [pc, #836]	; 17430 <_nc_visbuf2@plt+0x597c>
   170e8:	mov	r0, sl
   170ec:	add	r1, pc, r1
   170f0:	bl	1173c <strcmp@plt>
   170f4:	cmp	r0, #0
   170f8:	beq	16f98 <_nc_visbuf2@plt+0x54e4>
   170fc:	ldrb	r3, [sl]
   17100:	cmp	r3, #72	; 0x48
   17104:	beq	17368 <_nc_visbuf2@plt+0x58b4>
   17108:	cmp	r3, #65	; 0x41
   1710c:	bne	173a0 <_nc_visbuf2@plt+0x58ec>
   17110:	ldrb	r3, [sl, #1]
   17114:	cmp	r3, #73	; 0x49
   17118:	bne	17374 <_nc_visbuf2@plt+0x58c0>
   1711c:	ldrb	r3, [sl, #2]
   17120:	cmp	r3, #88	; 0x58
   17124:	bne	17374 <_nc_visbuf2@plt+0x58c0>
   17128:	ldrb	r3, [sl, #3]
   1712c:	cmp	r3, #0
   17130:	bne	17374 <_nc_visbuf2@plt+0x58c0>
   17134:	mov	r3, #3
   17138:	str	r3, [r9]
   1713c:	b	16fa8 <_nc_visbuf2@plt+0x54f4>
   17140:	ldr	r2, [pc, #748]	; 17434 <_nc_visbuf2@plt+0x5980>
   17144:	ldr	r3, [pc, #748]	; 17438 <_nc_visbuf2@plt+0x5984>
   17148:	ldr	r0, [pc, #748]	; 1743c <_nc_visbuf2@plt+0x5988>
   1714c:	ldr	ip, [r4, r2]
   17150:	add	r3, pc, r3
   17154:	ldr	r1, [pc, #740]	; 17440 <_nc_visbuf2@plt+0x598c>
   17158:	ldr	r2, [pc, #740]	; 17444 <_nc_visbuf2@plt+0x5990>
   1715c:	str	ip, [r3, #48]	; 0x30
   17160:	ldr	r5, [r4, r0]
   17164:	add	r2, pc, r2
   17168:	ldr	ip, [pc, #728]	; 17448 <_nc_visbuf2@plt+0x5994>
   1716c:	ldr	r0, [pc, #728]	; 1744c <_nc_visbuf2@plt+0x5998>
   17170:	str	r5, [r3, #52]	; 0x34
   17174:	add	ip, pc, ip
   17178:	ldr	r1, [r4, r1]
   1717c:	add	r0, pc, r0
   17180:	stm	r2, {r0, ip}
   17184:	str	r1, [r3, #56]	; 0x38
   17188:	b	1702c <_nc_visbuf2@plt+0x5578>
   1718c:	ldr	r2, [pc, #700]	; 17450 <_nc_visbuf2@plt+0x599c>
   17190:	cmp	r8, #0
   17194:	cmpgt	r7, #1
   17198:	ldr	r3, [pc, #692]	; 17454 <_nc_visbuf2@plt+0x59a0>
   1719c:	ldr	r1, [pc, #692]	; 17458 <_nc_visbuf2@plt+0x59a4>
   171a0:	ldr	r0, [r4, r2]
   171a4:	add	r3, pc, r3
   171a8:	ldr	r2, [pc, #684]	; 1745c <_nc_visbuf2@plt+0x59a8>
   171ac:	str	r0, [r3, #48]	; 0x30
   171b0:	ldr	r1, [r4, r1]
   171b4:	str	r1, [r3, #52]	; 0x34
   171b8:	ldr	r2, [r4, r2]
   171bc:	str	r2, [r3, #56]	; 0x38
   171c0:	bgt	17304 <_nc_visbuf2@plt+0x5850>
   171c4:	ldr	r1, [pc, #660]	; 17460 <_nc_visbuf2@plt+0x59ac>
   171c8:	add	r1, pc, r1
   171cc:	ldr	r3, [pc, #656]	; 17464 <_nc_visbuf2@plt+0x59b0>
   171d0:	ldr	r2, [pc, #656]	; 17468 <_nc_visbuf2@plt+0x59b4>
   171d4:	add	r3, pc, r3
   171d8:	add	r2, pc, r2
   171dc:	str	r1, [r3, #4]
   171e0:	str	r2, [r3]
   171e4:	b	1702c <_nc_visbuf2@plt+0x5578>
   171e8:	ldr	r2, [pc, #552]	; 17418 <_nc_visbuf2@plt+0x5964>
   171ec:	ldr	r3, [pc, #552]	; 1741c <_nc_visbuf2@plt+0x5968>
   171f0:	ldr	r6, [r4, r2]
   171f4:	ldr	r5, [r4, r3]
   171f8:	ldr	ip, [pc, #620]	; 1746c <_nc_visbuf2@plt+0x59b8>
   171fc:	mov	r1, #1
   17200:	ldr	r2, [pc, #616]	; 17470 <_nc_visbuf2@plt+0x59bc>
   17204:	add	ip, pc, ip
   17208:	ldr	r0, [r6]
   1720c:	add	r2, pc, r2
   17210:	ldr	r3, [r5]
   17214:	ldr	r4, [ip]
   17218:	ldr	ip, [r2]
   1721c:	ldr	r2, [r2, #44]	; 0x2c
   17220:	str	r4, [sp, #40]	; 0x28
   17224:	str	ip, [sp, #44]	; 0x2c
   17228:	str	r2, [sp, #48]	; 0x30
   1722c:	ldr	r2, [pc, #576]	; 17474 <_nc_visbuf2@plt+0x59c0>
   17230:	add	r2, pc, r2
   17234:	add	sp, sp, #4
   17238:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1723c:	b	119b8 <__fprintf_chk@plt>
   17240:	cmp	fp, #0
   17244:	beq	170c4 <_nc_visbuf2@plt+0x5610>
   17248:	ldr	r0, [pc, #456]	; 17418 <_nc_visbuf2@plt+0x5964>
   1724c:	mov	r1, #1
   17250:	ldr	r3, [pc, #452]	; 1741c <_nc_visbuf2@plt+0x5968>
   17254:	ldr	r2, [pc, #540]	; 17478 <_nc_visbuf2@plt+0x59c4>
   17258:	ldr	r6, [r4, r0]
   1725c:	ldr	r5, [r4, r3]
   17260:	add	r2, pc, r2
   17264:	ldr	r0, [r6]
   17268:	ldr	r3, [r5]
   1726c:	bl	119b8 <__fprintf_chk@plt>
   17270:	b	171f8 <_nc_visbuf2@plt+0x5744>
   17274:	cmp	fp, #0
   17278:	bne	1733c <_nc_visbuf2@plt+0x5888>
   1727c:	ldr	r2, [pc, #504]	; 1747c <_nc_visbuf2@plt+0x59c8>
   17280:	cmp	fp, #0
   17284:	ldr	r3, [pc, #500]	; 17480 <_nc_visbuf2@plt+0x59cc>
   17288:	add	r2, pc, r2
   1728c:	add	r3, pc, r3
   17290:	add	r0, r2, #2608	; 0xa30
   17294:	add	r1, r2, #2784	; 0xae0
   17298:	add	r2, r2, #2944	; 0xb80
   1729c:	add	r0, r0, #12
   172a0:	add	r1, r1, #12
   172a4:	add	r2, r2, #8
   172a8:	str	r0, [r3, #64]	; 0x40
   172ac:	str	r1, [r3, #68]	; 0x44
   172b0:	str	r2, [r3, #72]	; 0x48
   172b4:	beq	170c4 <_nc_visbuf2@plt+0x5610>
   172b8:	b	171e8 <_nc_visbuf2@plt+0x5734>
   172bc:	cmp	fp, #0
   172c0:	bne	17310 <_nc_visbuf2@plt+0x585c>
   172c4:	ldr	r3, [pc, #440]	; 17484 <_nc_visbuf2@plt+0x59d0>
   172c8:	cmp	fp, #0
   172cc:	ldr	r2, [pc, #436]	; 17488 <_nc_visbuf2@plt+0x59d4>
   172d0:	add	r3, pc, r3
   172d4:	add	r2, pc, r2
   172d8:	add	r0, r2, #632	; 0x278
   172dc:	add	r1, r2, #808	; 0x328
   172e0:	str	r0, [r3, #64]	; 0x40
   172e4:	add	r2, r2, #964	; 0x3c4
   172e8:	str	r1, [r3, #68]	; 0x44
   172ec:	str	r2, [r3, #72]	; 0x48
   172f0:	beq	170c4 <_nc_visbuf2@plt+0x5610>
   172f4:	b	171e8 <_nc_visbuf2@plt+0x5734>
   172f8:	ldr	r1, [pc, #396]	; 1748c <_nc_visbuf2@plt+0x59d8>
   172fc:	add	r1, pc, r1
   17300:	b	17014 <_nc_visbuf2@plt+0x5560>
   17304:	ldr	r1, [pc, #388]	; 17490 <_nc_visbuf2@plt+0x59dc>
   17308:	add	r1, pc, r1
   1730c:	b	171cc <_nc_visbuf2@plt+0x5718>
   17310:	ldr	r0, [pc, #256]	; 17418 <_nc_visbuf2@plt+0x5964>
   17314:	mov	r1, #1
   17318:	ldr	r3, [pc, #252]	; 1741c <_nc_visbuf2@plt+0x5968>
   1731c:	ldr	r2, [pc, #368]	; 17494 <_nc_visbuf2@plt+0x59e0>
   17320:	ldr	r6, [r4, r0]
   17324:	ldr	r5, [r4, r3]
   17328:	add	r2, pc, r2
   1732c:	ldr	r0, [r6]
   17330:	ldr	r3, [r5]
   17334:	bl	119b8 <__fprintf_chk@plt>
   17338:	b	172c4 <_nc_visbuf2@plt+0x5810>
   1733c:	ldr	r0, [pc, #212]	; 17418 <_nc_visbuf2@plt+0x5964>
   17340:	mov	r1, #1
   17344:	ldr	r3, [pc, #208]	; 1741c <_nc_visbuf2@plt+0x5968>
   17348:	ldr	r2, [pc, #328]	; 17498 <_nc_visbuf2@plt+0x59e4>
   1734c:	ldr	r6, [r4, r0]
   17350:	ldr	r5, [r4, r3]
   17354:	add	r2, pc, r2
   17358:	ldr	r0, [r6]
   1735c:	ldr	r3, [r5]
   17360:	bl	119b8 <__fprintf_chk@plt>
   17364:	b	1727c <_nc_visbuf2@plt+0x57c8>
   17368:	ldrb	r3, [sl, #1]
   1736c:	cmp	r3, #80	; 0x50
   17370:	beq	17388 <_nc_visbuf2@plt+0x58d4>
   17374:	ldr	r3, [pc, #288]	; 1749c <_nc_visbuf2@plt+0x59e8>
   17378:	mov	r2, #0
   1737c:	add	r3, pc, r3
   17380:	str	r2, [r3]
   17384:	b	16fa8 <_nc_visbuf2@plt+0x54f4>
   17388:	ldrb	r3, [sl, #2]
   1738c:	cmp	r3, #0
   17390:	bne	17374 <_nc_visbuf2@plt+0x58c0>
   17394:	mov	r3, #2
   17398:	str	r3, [r9]
   1739c:	b	16fa8 <_nc_visbuf2@plt+0x54f4>
   173a0:	cmp	r3, #66	; 0x42
   173a4:	bne	17374 <_nc_visbuf2@plt+0x58c0>
   173a8:	ldrb	r3, [sl, #1]
   173ac:	cmp	r3, #83	; 0x53
   173b0:	bne	17374 <_nc_visbuf2@plt+0x58c0>
   173b4:	ldrb	r3, [sl, #2]
   173b8:	cmp	r3, #68	; 0x44
   173bc:	bne	17374 <_nc_visbuf2@plt+0x58c0>
   173c0:	ldrb	r3, [sl, #3]
   173c4:	cmp	r3, #0
   173c8:	bne	17374 <_nc_visbuf2@plt+0x58c0>
   173cc:	ldr	r3, [pc, #204]	; 174a0 <_nc_visbuf2@plt+0x59ec>
   173d0:	mov	r2, #4
   173d4:	add	r3, pc, r3
   173d8:	str	r2, [r3]
   173dc:	b	16fa8 <_nc_visbuf2@plt+0x54f4>
   173e0:	andeq	r7, r1, r8, ror r2
   173e4:			; <UNDEFINED> instruction: 0x000172b8
   173e8:	andeq	r7, r1, r8, lsl #1
   173ec:			; <UNDEFINED> instruction: 0x00005db4
   173f0:	andeq	r7, r1, r4, ror r2
   173f4:	andeq	r7, r1, r8, ror #4
   173f8:	andeq	r0, r0, r4, ror r1
   173fc:	andeq	r7, r1, r8, lsr #4
   17400:	andeq	r0, r0, r8, asr #3
   17404:	andeq	r0, r0, r4, lsr #3
   17408:	andeq	r5, r0, r8, lsr #26
   1740c:			; <UNDEFINED> instruction: 0x000171b8
   17410:	andeq	r5, r0, r4, lsr sp
   17414:	andeq	r7, r1, r0, ror #3
   17418:	andeq	r0, r0, r8, ror #2
   1741c:	andeq	r0, r0, ip, lsl #3
   17420:	andeq	r5, r0, ip, asr sp
   17424:	andeq	r5, r0, r0, lsl lr
   17428:	andeq	r7, r1, r0, lsl #3
   1742c:	andeq	r5, r0, r0, ror ip
   17430:	andeq	r5, r0, r0, ror #24
   17434:			; <UNDEFINED> instruction: 0x000001b4
   17438:	andeq	r7, r1, r4, asr #1
   1743c:	andeq	r0, r0, r0, asr #3
   17440:	andeq	r0, r0, r8, lsr #3
   17444:	andeq	r7, r1, r0, ror r0
   17448:	andeq	r5, r0, r4, ror #23
   1744c:	andeq	r5, r0, r0, ror #23
   17450:			; <UNDEFINED> instruction: 0x000001b8
   17454:	andeq	r7, r1, r0, ror r0
   17458:	muleq	r0, r0, r1
   1745c:	andeq	r0, r0, r4, ror #2
   17460:	andeq	r5, r0, r0, ror fp
   17464:	andeq	r7, r1, r0
   17468:	andeq	r5, r0, ip, ror fp
   1746c:	andeq	r6, r1, r8, asr #31
   17470:	andeq	r7, r1, r8
   17474:	andeq	r5, r0, r8, asr #23
   17478:	andeq	r5, r0, r4, lsl #22
   1747c:	andeq	r3, r0, r0, lsr #24
   17480:	andeq	r6, r1, r8, lsl #31
   17484:	andeq	r6, r1, r4, asr #30
   17488:	ldrdeq	r3, [r0], -r4
   1748c:	andeq	r2, r0, r4, lsr #10
   17490:	andeq	r2, r0, r8, lsl r5
   17494:	andeq	r5, r0, r4, ror #20
   17498:	andeq	r5, r0, ip, asr sl
   1749c:	muleq	r1, r8, lr
   174a0:	andeq	r6, r1, r0, asr #28
   174a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   174a8:	sub	sp, sp, #4160	; 0x1040
   174ac:	sub	sp, sp, #44	; 0x2c
   174b0:	ldr	ip, [pc, #3380]	; 181ec <_nc_visbuf2@plt+0x6738>
   174b4:	cmp	r1, #0
   174b8:	mov	r4, r0
   174bc:	add	ip, pc, ip
   174c0:	str	ip, [sp, #36]	; 0x24
   174c4:	add	ip, sp, #8192	; 0x2000
   174c8:	str	r1, [sp, #28]
   174cc:	ldr	r1, [pc, #3356]	; 181f0 <_nc_visbuf2@plt+0x673c>
   174d0:	mov	r7, r2
   174d4:	ldrb	ip, [ip, #-3952]	; 0xfffff090
   174d8:	str	r3, [sp, #60]	; 0x3c
   174dc:	uxtb	ip, ip
   174e0:	str	ip, [sp, #52]	; 0x34
   174e4:	ldr	ip, [sp, #36]	; 0x24
   174e8:	ldr	r1, [ip, r1]
   174ec:	ldr	r3, [r1]
   174f0:	str	r1, [sp, #48]	; 0x30
   174f4:	add	r1, sp, #8192	; 0x2000
   174f8:	str	r3, [r1, #-3996]	; 0xfffff064
   174fc:	beq	180b0 <_nc_visbuf2@plt+0x65fc>
   17500:	ldr	r5, [pc, #3308]	; 181f4 <_nc_visbuf2@plt+0x6740>
   17504:	mov	r1, #0
   17508:	add	r5, pc, r5
   1750c:	add	r6, r5, #28
   17510:	mov	r0, r6
   17514:	bl	16c88 <_nc_visbuf2@plt+0x51d4>
   17518:	cmp	r7, #0
   1751c:	beq	17ebc <_nc_visbuf2@plt+0x6408>
   17520:	mov	r3, #8
   17524:	str	r3, [r5, #24]
   17528:	ldrh	r8, [r4, #28]
   1752c:	cmp	r8, #0
   17530:	streq	r8, [sp, #24]
   17534:	moveq	ip, #13
   17538:	streq	ip, [sp, #32]
   1753c:	beq	1768c <_nc_visbuf2@plt+0x5bd8>
   17540:	ldr	r7, [pc, #3248]	; 181f8 <_nc_visbuf2@plt+0x6744>
   17544:	mov	ip, #0
   17548:	ldr	fp, [pc, #3244]	; 181fc <_nc_visbuf2@plt+0x6748>
   1754c:	add	r9, sp, #80	; 0x50
   17550:	ldr	sl, [pc, #3240]	; 18200 <_nc_visbuf2@plt+0x674c>
   17554:	add	r7, pc, r7
   17558:	ldr	r3, [pc, #3236]	; 18204 <_nc_visbuf2@plt+0x6750>
   1755c:	add	fp, pc, fp
   17560:	str	r9, [sp, #20]
   17564:	add	sl, pc, sl
   17568:	add	r3, pc, r3
   1756c:	str	ip, [sp, #24]
   17570:	str	r3, [sp, #32]
   17574:	mov	r5, ip
   17578:	str	ip, [sp, #16]
   1757c:	b	1763c <_nc_visbuf2@plt+0x5b88>
   17580:	ldr	r3, [r7, #60]	; 0x3c
   17584:	cmp	r3, #1
   17588:	beq	17644 <_nc_visbuf2@plt+0x5b90>
   1758c:	ldr	r3, [r7, #64]	; 0x40
   17590:	ldr	r9, [r3, r5, lsl #2]
   17594:	cmp	r9, #43	; 0x2b
   17598:	ldrhgt	r0, [r4, #34]	; 0x22
   1759c:	ldrgt	r1, [r4, #24]
   175a0:	rsbgt	r0, r8, r0
   175a4:	ldrle	r1, [fp, #48]	; 0x30
   175a8:	addgt	r0, r9, r0
   175ac:	ldrle	r6, [r1, r9, lsl #2]
   175b0:	ldrgt	r6, [r1, r0, lsl #2]
   175b4:	mov	r0, #0
   175b8:	mov	r1, r9
   175bc:	bl	16240 <_nc_visbuf2@plt+0x478c>
   175c0:	cmp	r0, #0
   175c4:	beq	17630 <_nc_visbuf2@plt+0x5b7c>
   175c8:	ldr	r1, [sl, #44]	; 0x2c
   175cc:	cmp	r1, #1
   175d0:	bls	1764c <_nc_visbuf2@plt+0x5b98>
   175d4:	mov	r0, #0
   175d8:	mov	r1, r9
   175dc:	ldr	ip, [sp, #28]
   175e0:	blx	ip
   175e4:	cmn	r0, #1
   175e8:	mov	r8, r0
   175ec:	beq	1762c <_nc_visbuf2@plt+0x5b78>
   175f0:	mov	r1, r6
   175f4:	ldr	r0, [sp, #20]
   175f8:	movw	r2, #4116	; 0x1014
   175fc:	bl	1182c <__stpcpy_chk@plt>
   17600:	cmp	r8, #0
   17604:	ble	17dec <_nc_visbuf2@plt+0x6338>
   17608:	ldr	ip, [sp, #16]
   1760c:	add	r3, r9, #1
   17610:	cmp	ip, r3
   17614:	movcc	ip, r3
   17618:	str	ip, [sp, #16]
   1761c:	ldr	r0, [sp, #20]
   17620:	mov	ip, #1
   17624:	str	ip, [sp, #24]
   17628:	bl	16d78 <_nc_visbuf2@plt+0x52c4>
   1762c:	ldrh	r8, [r4, #28]
   17630:	add	r5, r5, #1
   17634:	cmp	r8, r5
   17638:	bls	17680 <_nc_visbuf2@plt+0x5bcc>
   1763c:	cmp	r5, #43	; 0x2b
   17640:	bls	17580 <_nc_visbuf2@plt+0x5acc>
   17644:	mov	r9, r5
   17648:	b	17594 <_nc_visbuf2@plt+0x5ae0>
   1764c:	ldr	r1, [pc, #2996]	; 18208 <_nc_visbuf2@plt+0x6754>
   17650:	ldr	ip, [sp, #36]	; 0x24
   17654:	ldr	r1, [ip, r1]
   17658:	ldrb	r1, [r1]
   1765c:	cmp	r1, #0
   17660:	bne	175d4 <_nc_visbuf2@plt+0x5b20>
   17664:	ldrb	r1, [r6]
   17668:	cmp	r1, #79	; 0x4f
   1766c:	bne	175d4 <_nc_visbuf2@plt+0x5b20>
   17670:	ldrb	r1, [r6, #1]
   17674:	cmp	r1, #84	; 0x54
   17678:	bne	175d4 <_nc_visbuf2@plt+0x5b20>
   1767c:	b	17630 <_nc_visbuf2@plt+0x5b7c>
   17680:	ldr	ip, [sp, #16]
   17684:	add	ip, ip, #13
   17688:	str	ip, [sp, #32]
   1768c:	ldr	r3, [pc, #2936]	; 1820c <_nc_visbuf2@plt+0x6758>
   17690:	add	r3, pc, r3
   17694:	ldr	r3, [r3, #24]
   17698:	cmp	r3, #8
   1769c:	beq	176b8 <_nc_visbuf2@plt+0x5c04>
   176a0:	ldr	r3, [pc, #2920]	; 18210 <_nc_visbuf2@plt+0x675c>
   176a4:	add	r3, pc, r3
   176a8:	ldr	r3, [r3, #4]
   176ac:	cmp	r3, #1
   176b0:	ble	176b8 <_nc_visbuf2@plt+0x5c04>
   176b4:	bl	16cd8 <_nc_visbuf2@plt+0x5224>
   176b8:	ldrh	r8, [r4, #30]
   176bc:	cmp	r8, #0
   176c0:	beq	1782c <_nc_visbuf2@plt+0x5d78>
   176c4:	mov	ip, #0
   176c8:	str	ip, [sp, #16]
   176cc:	mov	fp, ip
   176d0:	ldr	ip, [pc, #2876]	; 18214 <_nc_visbuf2@plt+0x6760>
   176d4:	ldr	r7, [pc, #2876]	; 18218 <_nc_visbuf2@plt+0x6764>
   176d8:	add	ip, pc, ip
   176dc:	ldr	sl, [pc, #2872]	; 1821c <_nc_visbuf2@plt+0x6768>
   176e0:	ldr	r9, [pc, #2872]	; 18220 <_nc_visbuf2@plt+0x676c>
   176e4:	add	r7, pc, r7
   176e8:	str	ip, [sp, #20]
   176ec:	add	sl, pc, sl
   176f0:	ldr	ip, [pc, #2860]	; 18224 <_nc_visbuf2@plt+0x6770>
   176f4:	add	r9, pc, r9
   176f8:	add	ip, pc, ip
   176fc:	str	ip, [sp, #40]	; 0x28
   17700:	b	177e0 <_nc_visbuf2@plt+0x5d2c>
   17704:	ldr	r2, [r7, #60]	; 0x3c
   17708:	cmp	r2, #1
   1770c:	beq	177e8 <_nc_visbuf2@plt+0x5d34>
   17710:	ldr	r2, [r7, #68]	; 0x44
   17714:	ldr	r5, [r2, fp, lsl #2]
   17718:	cmp	r5, #38	; 0x26
   1771c:	ldrhgt	r1, [r4, #36]	; 0x24
   17720:	ldrhgt	r0, [r4, #34]	; 0x22
   17724:	rsbgt	r1, r8, r1
   17728:	ldrgt	r2, [r4, #24]
   1772c:	addgt	r1, r5, r1
   17730:	ldrle	r2, [sl, #52]	; 0x34
   17734:	addgt	r1, r1, r0
   17738:	mov	r0, #1
   1773c:	ldrgt	r6, [r2, r1, lsl #2]
   17740:	mov	r1, r5
   17744:	ldrle	r6, [r2, r5, lsl #2]
   17748:	bl	16240 <_nc_visbuf2@plt+0x478c>
   1774c:	cmp	r0, #0
   17750:	beq	177d4 <_nc_visbuf2@plt+0x5d20>
   17754:	ldr	r2, [r9, #44]	; 0x2c
   17758:	cmp	r2, #1
   1775c:	bls	177f0 <_nc_visbuf2@plt+0x5d3c>
   17760:	mov	r0, #1
   17764:	mov	r1, r5
   17768:	ldr	ip, [sp, #28]
   1776c:	blx	ip
   17770:	cmn	r0, #1
   17774:	beq	177d0 <_nc_visbuf2@plt+0x5d1c>
   17778:	ldr	r2, [r4, #12]
   1777c:	lsl	r3, r5, #1
   17780:	ldrsh	r3, [r2, r3]
   17784:	str	r6, [sp]
   17788:	add	r6, sp, #80	; 0x50
   1778c:	cmp	r3, #0
   17790:	blt	17ce4 <_nc_visbuf2@plt+0x6230>
   17794:	str	r3, [sp, #4]
   17798:	mov	r1, #1
   1779c:	movw	r2, #4116	; 0x1014
   177a0:	mov	r0, r6
   177a4:	ldr	r3, [sp, #20]
   177a8:	add	r5, r5, #1
   177ac:	bl	1194c <__sprintf_chk@plt>
   177b0:	ldr	ip, [sp, #16]
   177b4:	cmp	ip, r5
   177b8:	movcc	ip, r5
   177bc:	str	ip, [sp, #16]
   177c0:	mov	r0, r6
   177c4:	mov	ip, #1
   177c8:	str	ip, [sp, #24]
   177cc:	bl	16d78 <_nc_visbuf2@plt+0x52c4>
   177d0:	ldrh	r8, [r4, #30]
   177d4:	add	fp, fp, #1
   177d8:	cmp	r8, fp
   177dc:	bls	17824 <_nc_visbuf2@plt+0x5d70>
   177e0:	cmp	fp, #38	; 0x26
   177e4:	bls	17704 <_nc_visbuf2@plt+0x5c50>
   177e8:	mov	r5, fp
   177ec:	b	17718 <_nc_visbuf2@plt+0x5c64>
   177f0:	ldr	r2, [pc, #2576]	; 18208 <_nc_visbuf2@plt+0x6754>
   177f4:	ldr	ip, [sp, #36]	; 0x24
   177f8:	ldr	r2, [ip, r2]
   177fc:	ldrb	r2, [r2]
   17800:	cmp	r2, #0
   17804:	bne	17760 <_nc_visbuf2@plt+0x5cac>
   17808:	ldrb	r2, [r6]
   1780c:	cmp	r2, #79	; 0x4f
   17810:	bne	17760 <_nc_visbuf2@plt+0x5cac>
   17814:	ldrb	r2, [r6, #1]
   17818:	cmp	r2, #84	; 0x54
   1781c:	bne	17760 <_nc_visbuf2@plt+0x5cac>
   17820:	b	177d4 <_nc_visbuf2@plt+0x5d20>
   17824:	ldr	ip, [sp, #16]
   17828:	lsl	r8, ip, #1
   1782c:	ldr	r3, [pc, #2548]	; 18228 <_nc_visbuf2@plt+0x6774>
   17830:	add	r3, pc, r3
   17834:	ldr	r3, [r3, #24]
   17838:	cmp	r3, #8
   1783c:	beq	17858 <_nc_visbuf2@plt+0x5da4>
   17840:	ldr	r3, [pc, #2532]	; 1822c <_nc_visbuf2@plt+0x6778>
   17844:	add	r3, pc, r3
   17848:	ldr	r3, [r3, #4]
   1784c:	cmp	r3, #1
   17850:	ble	17858 <_nc_visbuf2@plt+0x5da4>
   17854:	bl	16cd8 <_nc_visbuf2@plt+0x5224>
   17858:	ldr	r0, [r4]
   1785c:	bl	11904 <strlen@plt>
   17860:	ldr	ip, [sp, #32]
   17864:	ldr	r3, [pc, #2500]	; 18230 <_nc_visbuf2@plt+0x677c>
   17868:	add	r8, r8, ip
   1786c:	add	r3, pc, r3
   17870:	ldr	r3, [r3, #44]	; 0x2c
   17874:	add	r8, r8, r0
   17878:	str	r8, [sp, #20]
   1787c:	tst	r8, #1
   17880:	movne	ip, r8
   17884:	addne	ip, ip, #1
   17888:	strne	ip, [sp, #20]
   1788c:	cmp	r3, #2
   17890:	beq	17f90 <_nc_visbuf2@plt+0x64dc>
   17894:	ldrh	r8, [r4, #32]
   17898:	cmp	r8, #0
   1789c:	beq	17c7c <_nc_visbuf2@plt+0x61c8>
   178a0:	ldr	ip, [pc, #2444]	; 18234 <_nc_visbuf2@plt+0x6780>
   178a4:	ldr	r3, [pc, #2444]	; 18238 <_nc_visbuf2@plt+0x6784>
   178a8:	add	ip, pc, ip
   178ac:	str	ip, [sp, #40]	; 0x28
   178b0:	mov	ip, #0
   178b4:	str	ip, [sp, #16]
   178b8:	mov	r5, ip
   178bc:	ldr	ip, [sp, #40]	; 0x28
   178c0:	ldr	sl, [pc, #2420]	; 1823c <_nc_visbuf2@plt+0x6788>
   178c4:	add	r3, pc, r3
   178c8:	add	ip, ip, #8
   178cc:	str	ip, [sp, #44]	; 0x2c
   178d0:	ldr	ip, [pc, #2408]	; 18240 <_nc_visbuf2@plt+0x678c>
   178d4:	add	r3, r3, #8
   178d8:	add	sl, pc, sl
   178dc:	str	r3, [sp, #56]	; 0x38
   178e0:	add	ip, pc, ip
   178e4:	str	ip, [sp, #32]
   178e8:	b	17aa8 <_nc_visbuf2@plt+0x5ff4>
   178ec:	ldr	r3, [sl, #60]	; 0x3c
   178f0:	cmp	r3, #1
   178f4:	beq	17ab4 <_nc_visbuf2@plt+0x6000>
   178f8:	ldr	r3, [sl, #72]	; 0x48
   178fc:	movw	r2, #413	; 0x19d
   17900:	ldr	fp, [r3, r5, lsl #2]
   17904:	cmp	fp, r2
   17908:	ble	17ac4 <_nc_visbuf2@plt+0x6010>
   1790c:	ldrh	r1, [r4, #38]	; 0x26
   17910:	lsl	r6, fp, #2
   17914:	ldrh	r2, [r4, #36]	; 0x24
   17918:	rsb	r1, r8, r1
   1791c:	ldrh	r0, [r4, #34]	; 0x22
   17920:	add	r1, fp, r1
   17924:	add	r1, r1, r2
   17928:	ldr	r2, [r4, #24]
   1792c:	add	r1, r1, r0
   17930:	ldr	r9, [r2, r1, lsl #2]
   17934:	mov	r1, fp
   17938:	mov	r0, #2
   1793c:	bl	16240 <_nc_visbuf2@plt+0x478c>
   17940:	ldr	r1, [r4, #16]
   17944:	add	r2, r1, r6
   17948:	ldr	r7, [r1, r6]
   1794c:	cmp	r0, #0
   17950:	beq	17a9c <_nc_visbuf2@plt+0x5fe8>
   17954:	ldr	r0, [pc, #2280]	; 18244 <_nc_visbuf2@plt+0x6790>
   17958:	add	r0, pc, r0
   1795c:	ldr	r0, [r0, #44]	; 0x2c
   17960:	cmp	r0, #1
   17964:	bls	17b94 <_nc_visbuf2@plt+0x60e0>
   17968:	cmp	r0, #2
   1796c:	beq	17ad8 <_nc_visbuf2@plt+0x6024>
   17970:	mov	r1, fp
   17974:	mov	r0, #2
   17978:	ldr	ip, [sp, #28]
   1797c:	mov	r8, #0
   17980:	blx	ip
   17984:	add	r1, sp, #4160	; 0x1040
   17988:	movw	r2, #61416	; 0xefe8
   1798c:	add	r1, r1, #40	; 0x28
   17990:	movt	r2, #65535	; 0xffff
   17994:	strb	r8, [r1, r2]
   17998:	cmn	r0, #1
   1799c:	beq	17bc8 <_nc_visbuf2@plt+0x6114>
   179a0:	cmp	r7, r8
   179a4:	beq	17cfc <_nc_visbuf2@plt+0x6248>
   179a8:	ldr	ip, [sp, #16]
   179ac:	add	r1, fp, #1
   179b0:	sub	r2, r7, #1
   179b4:	cmp	ip, r1
   179b8:	movcc	ip, r1
   179bc:	cmn	r2, #3
   179c0:	str	ip, [sp, #16]
   179c4:	bhi	17cfc <_nc_visbuf2@plt+0x6248>
   179c8:	ldr	ip, [sp, #40]	; 0x28
   179cc:	ldr	r1, [ip, #44]	; 0x2c
   179d0:	sub	r2, r1, #2
   179d4:	cmp	r2, #1
   179d8:	bls	17bd8 <_nc_visbuf2@plt+0x6124>
   179dc:	rsbs	r1, r1, #1
   179e0:	add	r3, sp, #8192	; 0x2000
   179e4:	mov	r0, r7
   179e8:	movcc	r1, #0
   179ec:	ldr	r2, [r3, #-3948]	; 0xfffff094
   179f0:	bl	118f8 <_nc_tic_expand@plt>
   179f4:	mov	r1, r8
   179f8:	mov	r2, r0
   179fc:	ldr	r0, [sp, #44]	; 0x2c
   17a00:	str	r2, [sp, #8]
   17a04:	bl	16c88 <_nc_visbuf2@plt+0x51d4>
   17a08:	ldr	r0, [sp, #44]	; 0x2c
   17a0c:	mov	r1, r9
   17a10:	bl	16c88 <_nc_visbuf2@plt+0x51d4>
   17a14:	ldr	r1, [pc, #2092]	; 18248 <_nc_visbuf2@plt+0x6794>
   17a18:	ldr	r0, [sp, #44]	; 0x2c
   17a1c:	add	r1, pc, r1
   17a20:	bl	16c88 <_nc_visbuf2@plt+0x51d4>
   17a24:	ldr	ip, [sp, #40]	; 0x28
   17a28:	ldr	r2, [sp, #8]
   17a2c:	ldrb	r3, [ip, #40]	; 0x28
   17a30:	cmp	r3, #0
   17a34:	beq	17a44 <_nc_visbuf2@plt+0x5f90>
   17a38:	ldr	r3, [ip, #44]	; 0x2c
   17a3c:	cmp	r3, #1
   17a40:	bls	180cc <_nc_visbuf2@plt+0x6618>
   17a44:	mov	r1, r2
   17a48:	ldr	r0, [sp, #56]	; 0x38
   17a4c:	bl	16c88 <_nc_visbuf2@plt+0x51d4>
   17a50:	mov	r0, r7
   17a54:	bl	11904 <strlen@plt>
   17a58:	ldr	r2, [pc, #2028]	; 1824c <_nc_visbuf2@plt+0x6798>
   17a5c:	ldr	ip, [sp, #20]
   17a60:	add	r2, pc, r2
   17a64:	add	r3, r0, #1
   17a68:	ldr	r0, [r2, #8]
   17a6c:	add	ip, ip, r3
   17a70:	str	ip, [sp, #20]
   17a74:	bl	16d78 <_nc_visbuf2@plt+0x52c4>
   17a78:	mov	ip, #1
   17a7c:	str	ip, [sp, #24]
   17a80:	ldr	r3, [r4, #16]
   17a84:	ldr	r3, [r3, r6]
   17a88:	cmp	r3, r7
   17a8c:	beq	17a98 <_nc_visbuf2@plt+0x5fe4>
   17a90:	mov	r0, r7
   17a94:	bl	11760 <free@plt>
   17a98:	ldrh	r8, [r4, #32]
   17a9c:	add	r5, r5, #1
   17aa0:	cmp	r8, r5
   17aa4:	bls	17c74 <_nc_visbuf2@plt+0x61c0>
   17aa8:	movw	r3, #413	; 0x19d
   17aac:	cmp	r5, r3
   17ab0:	bls	178ec <_nc_visbuf2@plt+0x5e38>
   17ab4:	mov	fp, r5
   17ab8:	movw	r2, #413	; 0x19d
   17abc:	cmp	fp, r2
   17ac0:	bgt	1790c <_nc_visbuf2@plt+0x5e58>
   17ac4:	ldr	ip, [sp, #32]
   17ac8:	lsl	r6, fp, #2
   17acc:	ldr	r2, [ip, #56]	; 0x38
   17ad0:	ldr	r9, [r2, fp, lsl #2]
   17ad4:	b	17934 <_nc_visbuf2@plt+0x5e80>
   17ad8:	mov	r0, r9
   17adc:	str	r1, [sp, #12]
   17ae0:	str	r2, [sp, #8]
   17ae4:	bl	11904 <strlen@plt>
   17ae8:	ldr	r1, [sp, #12]
   17aec:	ldr	r2, [sp, #8]
   17af0:	cmp	r0, #2
   17af4:	bhi	17a9c <_nc_visbuf2@plt+0x5fe8>
   17af8:	ldr	r0, [r1, #208]	; 0xd0
   17afc:	sub	r0, r0, #1
   17b00:	cmn	r0, #3
   17b04:	bls	17b18 <_nc_visbuf2@plt+0x6064>
   17b08:	ldr	r0, [r1, #432]	; 0x1b0
   17b0c:	sub	r0, r0, #1
   17b10:	cmn	r0, #3
   17b14:	bhi	17b30 <_nc_visbuf2@plt+0x607c>
   17b18:	add	r0, r1, #124	; 0x7c
   17b1c:	cmp	r2, r0
   17b20:	beq	17fdc <_nc_visbuf2@plt+0x6528>
   17b24:	add	r0, r1, #168	; 0xa8
   17b28:	cmp	r2, r0
   17b2c:	beq	1800c <_nc_visbuf2@plt+0x6558>
   17b30:	ldr	r0, [r1, #156]	; 0x9c
   17b34:	sub	r0, r0, #1
   17b38:	cmn	r0, #3
   17b3c:	bhi	17970 <_nc_visbuf2@plt+0x5ebc>
   17b40:	add	r0, r1, #156	; 0x9c
   17b44:	cmp	r2, r0
   17b48:	bne	17970 <_nc_visbuf2@plt+0x5ebc>
   17b4c:	ldr	ip, [pc, #1788]	; 18250 <_nc_visbuf2@plt+0x679c>
   17b50:	mov	r0, r4
   17b54:	ldr	r2, [r1, #524]	; 0x20c
   17b58:	add	ip, pc, ip
   17b5c:	ldr	ip, [ip, #76]	; 0x4c
   17b60:	str	ip, [r1, #524]	; 0x20c
   17b64:	str	r2, [sp, #8]
   17b68:	bl	11a60 <_nc_trim_sgr0@plt>
   17b6c:	mov	r8, r0
   17b70:	mov	r0, r7
   17b74:	mov	r1, r8
   17b78:	bl	1173c <strcmp@plt>
   17b7c:	ldr	r1, [r4, #16]
   17b80:	ldr	r2, [sp, #8]
   17b84:	str	r2, [r1, #524]	; 0x20c
   17b88:	cmp	r0, #0
   17b8c:	movne	r7, r8
   17b90:	b	17970 <_nc_visbuf2@plt+0x5ebc>
   17b94:	ldr	r2, [pc, #1644]	; 18208 <_nc_visbuf2@plt+0x6754>
   17b98:	ldr	ip, [sp, #36]	; 0x24
   17b9c:	ldr	r2, [ip, r2]
   17ba0:	ldrb	r2, [r2]
   17ba4:	cmp	r2, #0
   17ba8:	bne	17970 <_nc_visbuf2@plt+0x5ebc>
   17bac:	ldrb	r2, [r9]
   17bb0:	cmp	r2, #79	; 0x4f
   17bb4:	bne	17970 <_nc_visbuf2@plt+0x5ebc>
   17bb8:	ldrb	r2, [r9, #1]
   17bbc:	cmp	r2, #84	; 0x54
   17bc0:	bne	17970 <_nc_visbuf2@plt+0x5ebc>
   17bc4:	b	17a9c <_nc_visbuf2@plt+0x5fe8>
   17bc8:	sub	r3, r7, #1
   17bcc:	cmn	r3, #3
   17bd0:	bhi	17a98 <_nc_visbuf2@plt+0x5fe4>
   17bd4:	b	17a80 <_nc_visbuf2@plt+0x5fcc>
   17bd8:	cmp	fp, #548	; 0x224
   17bdc:	bcs	17bf4 <_nc_visbuf2@plt+0x6140>
   17be0:	ldr	r2, [pc, #1644]	; 18254 <_nc_visbuf2@plt+0x67a0>
   17be4:	add	r2, pc, r2
   17be8:	add	r3, r2, fp, lsl #1
   17bec:	sub	r3, r3, #1584	; 0x630
   17bf0:	ldrsh	r8, [r3, #-4]
   17bf4:	add	r3, sp, #8192	; 0x2000
   17bf8:	mov	r1, #1
   17bfc:	mov	r0, r7
   17c00:	ldr	r2, [r3, #-3948]	; 0xfffff094
   17c04:	bl	118f8 <_nc_tic_expand@plt>
   17c08:	mov	r2, r8
   17c0c:	mov	ip, r0
   17c10:	mov	r0, r9
   17c14:	mov	r1, ip
   17c18:	str	ip, [sp, #12]
   17c1c:	bl	11730 <_nc_infotocap@plt>
   17c20:	ldr	ip, [sp, #12]
   17c24:	cmp	r0, #0
   17c28:	beq	17dfc <_nc_visbuf2@plt+0x6348>
   17c2c:	add	r8, sp, #80	; 0x50
   17c30:	ldr	r3, [pc, #1568]	; 18258 <_nc_visbuf2@plt+0x67a4>
   17c34:	str	r0, [sp, #4]
   17c38:	mov	r1, #1
   17c3c:	str	r9, [sp]
   17c40:	movw	r2, #4116	; 0x1014
   17c44:	mov	r0, r8
   17c48:	add	r3, pc, r3
   17c4c:	bl	1194c <__sprintf_chk@plt>
   17c50:	mov	r0, r7
   17c54:	bl	11904 <strlen@plt>
   17c58:	ldr	ip, [sp, #20]
   17c5c:	add	r3, r0, #1
   17c60:	mov	r0, r8
   17c64:	add	ip, ip, r3
   17c68:	str	ip, [sp, #20]
   17c6c:	bl	16d78 <_nc_visbuf2@plt+0x52c4>
   17c70:	b	17a78 <_nc_visbuf2@plt+0x5fc4>
   17c74:	ldr	ip, [sp, #16]
   17c78:	lsl	r8, ip, #1
   17c7c:	ldr	r3, [pc, #1496]	; 1825c <_nc_visbuf2@plt+0x67a8>
   17c80:	add	r3, pc, r3
   17c84:	ldr	r3, [r3]
   17c88:	cmp	r3, #2
   17c8c:	beq	17f40 <_nc_visbuf2@plt+0x648c>
   17c90:	cmp	r3, #3
   17c94:	beq	18020 <_nc_visbuf2@plt+0x656c>
   17c98:	ldr	ip, [sp, #24]
   17c9c:	cmp	ip, #0
   17ca0:	bne	17d4c <_nc_visbuf2@plt+0x6298>
   17ca4:	ldr	ip, [sp, #52]	; 0x34
   17ca8:	cmp	ip, #0
   17cac:	bne	17de0 <_nc_visbuf2@plt+0x632c>
   17cb0:	ldr	r3, [pc, #1448]	; 18260 <_nc_visbuf2@plt+0x67ac>
   17cb4:	add	r3, pc, r3
   17cb8:	ldr	r0, [r3, #28]
   17cbc:	bl	11904 <strlen@plt>
   17cc0:	ldr	ip, [sp, #48]	; 0x30
   17cc4:	add	r1, sp, #8192	; 0x2000
   17cc8:	ldr	r2, [r1, #-3996]	; 0xfffff064
   17ccc:	ldr	r3, [ip]
   17cd0:	cmp	r2, r3
   17cd4:	bne	181e8 <_nc_visbuf2@plt+0x6734>
   17cd8:	add	sp, sp, #4160	; 0x1040
   17cdc:	add	sp, sp, #44	; 0x2c
   17ce0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17ce4:	mov	r1, #1
   17ce8:	movw	r2, #4116	; 0x1014
   17cec:	ldr	r3, [sp, #40]	; 0x28
   17cf0:	mov	r0, r6
   17cf4:	bl	1194c <__sprintf_chk@plt>
   17cf8:	b	177c0 <_nc_visbuf2@plt+0x5d0c>
   17cfc:	add	r8, sp, #80	; 0x50
   17d00:	ldr	r3, [pc, #1372]	; 18264 <_nc_visbuf2@plt+0x67b0>
   17d04:	mov	r1, #1
   17d08:	movw	r2, #4116	; 0x1014
   17d0c:	add	r3, pc, r3
   17d10:	mov	r0, r8
   17d14:	str	r9, [sp]
   17d18:	str	r1, [sp, #24]
   17d1c:	bl	1194c <__sprintf_chk@plt>
   17d20:	mov	r0, r8
   17d24:	bl	16d78 <_nc_visbuf2@plt+0x52c4>
   17d28:	ldrh	r8, [r4, #32]
   17d2c:	b	17a9c <_nc_visbuf2@plt+0x5fe8>
   17d30:	add	r0, r5, sl
   17d34:	mov	r1, r4
   17d38:	add	r2, r6, #1
   17d3c:	movw	r3, #4116	; 0x1014
   17d40:	bl	11808 <__memcpy_chk@plt>
   17d44:	mov	r0, r5
   17d48:	bl	16d78 <_nc_visbuf2@plt+0x52c4>
   17d4c:	ldr	r2, [pc, #1300]	; 18268 <_nc_visbuf2@plt+0x67b4>
   17d50:	add	r2, pc, r2
   17d54:	ldr	r3, [r2, #32]
   17d58:	cmp	r3, #1
   17d5c:	bls	17ca4 <_nc_visbuf2@plt+0x61f0>
   17d60:	ldr	r0, [r2, #28]
   17d64:	add	ip, r0, r3
   17d68:	ldrb	r1, [ip, #-1]
   17d6c:	cmp	r1, #9
   17d70:	beq	180e0 <_nc_visbuf2@plt+0x662c>
   17d74:	cmp	r3, #3
   17d78:	bls	17ca4 <_nc_visbuf2@plt+0x61f0>
   17d7c:	cmp	r1, #58	; 0x3a
   17d80:	bne	17ca4 <_nc_visbuf2@plt+0x61f0>
   17d84:	ldrb	r1, [ip, #-2]
   17d88:	cmp	r1, #9
   17d8c:	bne	17ca4 <_nc_visbuf2@plt+0x61f0>
   17d90:	ldrb	r1, [ip, #-3]
   17d94:	cmp	r1, #10
   17d98:	bne	17ca4 <_nc_visbuf2@plt+0x61f0>
   17d9c:	sub	r3, r3, #4
   17da0:	add	ip, r0, r3
   17da4:	ldrb	r1, [r0, r3]
   17da8:	cmp	r1, #92	; 0x5c
   17dac:	bne	17ca4 <_nc_visbuf2@plt+0x61f0>
   17db0:	str	r3, [r2, #32]
   17db4:	mov	r2, #0
   17db8:	ldr	r3, [pc, #1196]	; 1826c <_nc_visbuf2@plt+0x67b8>
   17dbc:	strb	r2, [ip]
   17dc0:	add	r3, pc, r3
   17dc4:	ldr	r1, [pc, #1188]	; 18270 <_nc_visbuf2@plt+0x67bc>
   17dc8:	add	r0, r3, #28
   17dcc:	ldr	r2, [r3, #20]
   17dd0:	add	r1, pc, r1
   17dd4:	str	r2, [r3, #24]
   17dd8:	bl	16c88 <_nc_visbuf2@plt+0x51d4>
   17ddc:	b	17ca4 <_nc_visbuf2@plt+0x61f0>
   17de0:	ldr	ip, [sp, #20]
   17de4:	add	r0, ip, r8
   17de8:	b	17cc0 <_nc_visbuf2@plt+0x620c>
   17dec:	ldr	ip, [sp, #32]
   17df0:	ldrh	r3, [ip]
   17df4:	strh	r3, [r0]
   17df8:	b	1761c <_nc_visbuf2@plt+0x5b68>
   17dfc:	ldr	r3, [pc, #1136]	; 18274 <_nc_visbuf2@plt+0x67c0>
   17e00:	add	r3, pc, r3
   17e04:	ldr	r3, [r3, #44]	; 0x2c
   17e08:	cmp	r3, #3
   17e0c:	beq	181c0 <_nc_visbuf2@plt+0x670c>
   17e10:	ldr	r1, [sp, #60]	; 0x3c
   17e14:	cmp	r1, #0
   17e18:	bne	17a98 <_nc_visbuf2@plt+0x5fe4>
   17e1c:	add	r8, sp, #80	; 0x50
   17e20:	ldr	r3, [pc, #1104]	; 18278 <_nc_visbuf2@plt+0x67c4>
   17e24:	mov	r1, #1
   17e28:	movw	r2, #4116	; 0x1014
   17e2c:	add	r3, pc, r3
   17e30:	str	r9, [sp]
   17e34:	mov	r0, r8
   17e38:	str	ip, [sp, #12]
   17e3c:	bl	1194c <__sprintf_chk@plt>
   17e40:	mov	r0, r8
   17e44:	bl	11904 <strlen@plt>
   17e48:	ldr	ip, [sp, #12]
   17e4c:	add	r1, ip, #1
   17e50:	ldrb	r3, [ip]
   17e54:	cmp	r3, #0
   17e58:	add	r2, r8, r0
   17e5c:	strb	r3, [r8, r0]
   17e60:	beq	17c50 <_nc_visbuf2@plt+0x619c>
   17e64:	mov	r9, #92	; 0x5c
   17e68:	b	17e78 <_nc_visbuf2@plt+0x63c4>
   17e6c:	mov	ip, r1
   17e70:	mov	r2, lr
   17e74:	mov	r1, r0
   17e78:	cmp	r3, #58	; 0x3a
   17e7c:	strbeq	r9, [r2]
   17e80:	strbeq	r3, [r2, #1]
   17e84:	addeq	r2, r2, #1
   17e88:	beq	17ea0 <_nc_visbuf2@plt+0x63ec>
   17e8c:	cmp	r3, #92	; 0x5c
   17e90:	addeq	r1, ip, #2
   17e94:	ldrbeq	r3, [ip, #1]
   17e98:	strbeq	r3, [r2, #1]
   17e9c:	addeq	r2, r2, #1
   17ea0:	ldrb	r3, [r1]
   17ea4:	add	lr, r2, #1
   17ea8:	add	r0, r1, #1
   17eac:	cmp	r3, #0
   17eb0:	strb	r3, [r2, #1]
   17eb4:	bne	17e6c <_nc_visbuf2@plt+0x63b8>
   17eb8:	b	17c50 <_nc_visbuf2@plt+0x619c>
   17ebc:	mov	r0, r6
   17ec0:	ldr	r1, [r4]
   17ec4:	bl	16c88 <_nc_visbuf2@plt+0x51d4>
   17ec8:	ldr	ip, [sp, #52]	; 0x34
   17ecc:	cmp	ip, #0
   17ed0:	bne	17f00 <_nc_visbuf2@plt+0x644c>
   17ed4:	ldr	r2, [r5, #28]
   17ed8:	ldrb	r3, [r2]
   17edc:	cmp	r3, #0
   17ee0:	beq	17f00 <_nc_visbuf2@plt+0x644c>
   17ee4:	add	r2, r2, #1
   17ee8:	mov	r1, #61	; 0x3d
   17eec:	cmp	r3, #58	; 0x3a
   17ef0:	strbeq	r1, [r2, #-1]
   17ef4:	ldrb	r3, [r2], #1
   17ef8:	cmp	r3, #0
   17efc:	bne	17eec <_nc_visbuf2@plt+0x6438>
   17f00:	ldr	r3, [pc, #884]	; 1827c <_nc_visbuf2@plt+0x67c8>
   17f04:	ldr	r5, [pc, #884]	; 18280 <_nc_visbuf2@plt+0x67cc>
   17f08:	add	r3, pc, r3
   17f0c:	add	r5, pc, r5
   17f10:	ldr	r1, [r3, #4]
   17f14:	add	r0, r5, #28
   17f18:	bl	16c88 <_nc_visbuf2@plt+0x51d4>
   17f1c:	ldr	r3, [pc, #864]	; 18284 <_nc_visbuf2@plt+0x67d0>
   17f20:	ldr	r2, [r5, #32]
   17f24:	add	r3, pc, r3
   17f28:	ldr	r3, [r3, #4]
   17f2c:	str	r2, [r5, #24]
   17f30:	cmp	r3, #1
   17f34:	ble	17528 <_nc_visbuf2@plt+0x5a74>
   17f38:	bl	16cd8 <_nc_visbuf2@plt+0x5224>
   17f3c:	b	17528 <_nc_visbuf2@plt+0x5a74>
   17f40:	ldr	r3, [r4, #16]
   17f44:	ldr	r2, [r3, #1644]	; 0x66c
   17f48:	sub	r1, r2, #1
   17f4c:	cmn	r1, #3
   17f50:	bls	1807c <_nc_visbuf2@plt+0x65c8>
   17f54:	ldr	r3, [r3, #1648]	; 0x670
   17f58:	sub	r2, r3, #1
   17f5c:	cmn	r2, #3
   17f60:	bhi	17c98 <_nc_visbuf2@plt+0x61e4>
   17f64:	str	r3, [sp]
   17f68:	add	r4, sp, #80	; 0x50
   17f6c:	ldr	r3, [pc, #788]	; 18288 <_nc_visbuf2@plt+0x67d4>
   17f70:	mov	r1, #1
   17f74:	movw	r2, #4116	; 0x1014
   17f78:	mov	r0, r4
   17f7c:	add	r3, pc, r3
   17f80:	bl	1194c <__sprintf_chk@plt>
   17f84:	mov	r0, r4
   17f88:	bl	16d78 <_nc_visbuf2@plt+0x52c4>
   17f8c:	b	17d4c <_nc_visbuf2@plt+0x6298>
   17f90:	ldr	r5, [r4, #16]
   17f94:	ldr	r1, [r5, #1580]	; 0x62c
   17f98:	cmp	r1, #0
   17f9c:	beq	17894 <_nc_visbuf2@plt+0x5de0>
   17fa0:	ldr	r0, [r5, #200]	; 0xc8
   17fa4:	cmp	r0, #0
   17fa8:	beq	17fbc <_nc_visbuf2@plt+0x6508>
   17fac:	bl	1173c <strcmp@plt>
   17fb0:	cmp	r0, #0
   17fb4:	streq	r0, [r5, #200]	; 0xc8
   17fb8:	ldreq	r5, [r4, #16]
   17fbc:	ldr	r0, [r5, #492]	; 0x1ec
   17fc0:	cmp	r0, #0
   17fc4:	beq	17894 <_nc_visbuf2@plt+0x5de0>
   17fc8:	ldr	r1, [r5, #1580]	; 0x62c
   17fcc:	bl	1173c <strcmp@plt>
   17fd0:	cmp	r0, #0
   17fd4:	streq	r0, [r5, #492]	; 0x1ec
   17fd8:	b	17894 <_nc_visbuf2@plt+0x5de0>
   17fdc:	ldr	r0, [r1, #124]	; 0x7c
   17fe0:	cmp	r0, #0
   17fe4:	movweq	r2, #28009	; 0x6d69
   17fe8:	bne	17b24 <_nc_visbuf2@plt+0x6070>
   17fec:	add	r0, sp, #80	; 0x50
   17ff0:	movt	r2, #61	; 0x3d
   17ff4:	mov	ip, #1
   17ff8:	str	r2, [sp, #80]	; 0x50
   17ffc:	str	ip, [sp, #24]
   18000:	bl	16d78 <_nc_visbuf2@plt+0x52c4>
   18004:	ldrh	r8, [r4, #32]
   18008:	b	17a9c <_nc_visbuf2@plt+0x5fe8>
   1800c:	ldr	r0, [r1, #168]	; 0xa8
   18010:	cmp	r0, #0
   18014:	bne	17b30 <_nc_visbuf2@plt+0x607c>
   18018:	movw	r2, #26981	; 0x6965
   1801c:	b	17fec <_nc_visbuf2@plt+0x6538>
   18020:	ldr	r4, [r4, #16]
   18024:	ldr	r0, [r4, #584]	; 0x248
   18028:	sub	r3, r0, #1
   1802c:	cmn	r3, #3
   18030:	bhi	17c98 <_nc_visbuf2@plt+0x61e4>
   18034:	add	r6, sp, #104	; 0x68
   18038:	ldr	r9, [pc, #588]	; 1828c <_nc_visbuf2@plt+0x67d8>
   1803c:	sub	r5, r6, #36	; 0x24
   18040:	mov	r1, #108	; 0x6c
   18044:	add	r9, pc, r9
   18048:	mov	r7, r5
   1804c:	b	18068 <_nc_visbuf2@plt+0x65b4>
   18050:	ldrb	r1, [r9, #1]!
   18054:	ldrb	r3, [r0, #1]
   18058:	cmp	r1, #0
   1805c:	strb	r3, [r7], #1
   18060:	beq	180f8 <_nc_visbuf2@plt+0x6644>
   18064:	ldr	r0, [r4, #584]	; 0x248
   18068:	bl	11910 <strchr@plt>
   1806c:	cmp	r0, #0
   18070:	bne	18050 <_nc_visbuf2@plt+0x659c>
   18074:	strb	r0, [r7]
   18078:	b	17c98 <_nc_visbuf2@plt+0x61e4>
   1807c:	add	r5, sp, #80	; 0x50
   18080:	ldr	r3, [pc, #520]	; 18290 <_nc_visbuf2@plt+0x67dc>
   18084:	mov	r1, #1
   18088:	str	r2, [sp]
   1808c:	add	r3, pc, r3
   18090:	movw	r2, #4116	; 0x1014
   18094:	mov	r0, r5
   18098:	str	r1, [sp, #24]
   1809c:	bl	1194c <__sprintf_chk@plt>
   180a0:	mov	r0, r5
   180a4:	bl	16d78 <_nc_visbuf2@plt+0x52c4>
   180a8:	ldr	r3, [r4, #16]
   180ac:	b	17f54 <_nc_visbuf2@plt+0x64a0>
   180b0:	ldr	r3, [pc, #476]	; 18294 <_nc_visbuf2@plt+0x67e0>
   180b4:	ldr	ip, [pc, #476]	; 18298 <_nc_visbuf2@plt+0x67e4>
   180b8:	add	r3, pc, r3
   180bc:	add	ip, pc, ip
   180c0:	str	ip, [sp, #28]
   180c4:	str	r0, [r3, #4]
   180c8:	b	17500 <_nc_visbuf2@plt+0x5a4c>
   180cc:	mov	r1, r9
   180d0:	mov	r0, r4
   180d4:	mov	r3, #1
   180d8:	bl	166c8 <_nc_visbuf2@plt+0x4c14>
   180dc:	b	17a50 <_nc_visbuf2@plt+0x5f9c>
   180e0:	sub	r3, r3, #2
   180e4:	add	ip, r0, r3
   180e8:	ldrb	r1, [r0, r3]
   180ec:	cmp	r1, #10
   180f0:	bne	17ca4 <_nc_visbuf2@plt+0x61f0>
   180f4:	b	17db0 <_nc_visbuf2@plt+0x62fc>
   180f8:	ldr	r3, [pc, #412]	; 1829c <_nc_visbuf2@plt+0x67e8>
   180fc:	mov	r9, r1
   18100:	strb	r1, [r7]
   18104:	add	ip, sp, #8192	; 0x2000
   18108:	add	r3, pc, r3
   1810c:	mov	r0, r5
   18110:	ldr	r2, [ip, #-3948]	; 0xfffff094
   18114:	add	r5, sp, #80	; 0x50
   18118:	ldr	r1, [r3, #44]	; 0x2c
   1811c:	movw	r7, #4115	; 0x1013
   18120:	rsbs	r1, r1, #1
   18124:	movcc	r1, #0
   18128:	bl	118f8 <_nc_tic_expand@plt>
   1812c:	ldr	r3, [pc, #364]	; 182a0 <_nc_visbuf2@plt+0x67ec>
   18130:	add	r3, pc, r3
   18134:	mov	r4, r0
   18138:	ldm	r3, {r0, r1}
   1813c:	str	r0, [r6, #-24]	; 0xffffffe8
   18140:	strh	r1, [r6, #-20]	; 0xffffffec
   18144:	ldrb	r3, [r4]
   18148:	cmp	r3, #0
   1814c:	beq	17d44 <_nc_visbuf2@plt+0x6290>
   18150:	mov	r0, r5
   18154:	bl	11904 <strlen@plt>
   18158:	mov	sl, r0
   1815c:	mov	r0, r4
   18160:	bl	11904 <strlen@plt>
   18164:	add	r3, sl, r0
   18168:	mov	r6, r0
   1816c:	add	r3, r3, #1
   18170:	cmp	r3, r7
   18174:	bls	17d30 <_nc_visbuf2@plt+0x627c>
   18178:	ldrb	sl, [r4, r0]
   1817c:	mov	r1, r4
   18180:	mov	r0, r5
   18184:	strb	r9, [r4, r6]
   18188:	movw	r2, #4116	; 0x1014
   1818c:	add	fp, r4, r6
   18190:	bl	11940 <__strcat_chk@plt>
   18194:	cmp	sl, #0
   18198:	beq	17d44 <_nc_visbuf2@plt+0x6290>
   1819c:	mov	ip, fp
   181a0:	mov	r2, r4
   181a4:	strb	sl, [r4, r6]
   181a8:	strb	sl, [r4]
   181ac:	ldrb	r3, [ip, #1]!
   181b0:	cmp	r3, #0
   181b4:	strb	r3, [r2, #1]!
   181b8:	bne	181ac <_nc_visbuf2@plt+0x66f8>
   181bc:	b	18144 <_nc_visbuf2@plt+0x6690>
   181c0:	add	r8, sp, #80	; 0x50
   181c4:	ldr	r3, [pc, #216]	; 182a4 <_nc_visbuf2@plt+0x67f0>
   181c8:	str	r9, [sp]
   181cc:	mov	r1, #1
   181d0:	str	ip, [sp, #4]
   181d4:	movw	r2, #4116	; 0x1014
   181d8:	mov	r0, r8
   181dc:	add	r3, pc, r3
   181e0:	bl	1194c <__sprintf_chk@plt>
   181e4:	b	17c50 <_nc_visbuf2@plt+0x619c>
   181e8:	bl	117cc <__stack_chk_fail@plt>
   181ec:	andeq	r6, r1, ip, lsr fp
   181f0:	andeq	r0, r0, r8, asr r1
   181f4:	andeq	r6, r1, ip, lsl #26
   181f8:	andeq	r6, r1, r0, asr #25
   181fc:			; <UNDEFINED> instruction: 0x00016cb8
   18200:			; <UNDEFINED> instruction: 0x00016cb0
   18204:	andeq	r5, r0, r0, asr #17
   18208:	andeq	r0, r0, r0, ror r1
   1820c:	andeq	r6, r1, r4, lsl #23
   18210:	andeq	r6, r1, r8, lsr #22
   18214:	andeq	r5, r0, r8, asr r7
   18218:	andeq	r6, r1, r0, lsr fp
   1821c:	andeq	r6, r1, r8, lsr #22
   18220:	andeq	r6, r1, r0, lsr #22
   18224:	andeq	r5, r0, r4, lsr r7
   18228:	andeq	r6, r1, r4, ror #19
   1822c:	andeq	r6, r1, r8, lsl #19
   18230:	andeq	r6, r1, r8, lsr #19
   18234:	andeq	r6, r1, ip, ror #18
   18238:	andeq	r6, r1, r0, asr r9
   1823c:	andeq	r6, r1, ip, lsr r9
   18240:	andeq	r6, r1, r4, lsr r9
   18244:			; <UNDEFINED> instruction: 0x000168bc
   18248:	andeq	r5, r0, ip, ror #8
   1824c:			; <UNDEFINED> instruction: 0x000167b4
   18250:			; <UNDEFINED> instruction: 0x000166bc
   18254:			; <UNDEFINED> instruction: 0x000052bc
   18258:	andeq	r5, r0, r8, lsl r2
   1825c:	muleq	r1, r4, r5
   18260:	andeq	r6, r1, r0, ror #10
   18264:	andeq	r5, r0, r0, lsr #2
   18268:	andeq	r6, r1, r4, asr #9
   1826c:	andeq	r6, r1, r4, asr r4
   18270:	strheq	r5, [r0], -ip
   18274:	andeq	r6, r1, r4, lsl r4
   18278:	andeq	r5, r0, ip, lsr #32
   1827c:	andeq	r6, r1, ip, asr #5
   18280:	andeq	r6, r1, r8, lsl #6
   18284:	andeq	r6, r1, r8, lsr #5
   18288:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
   1828c:	andeq	r4, r0, r4, lsr lr
   18290:	ldrdeq	r4, [r0], -ip
   18294:	andeq	r6, r1, ip, asr r1
   18298:			; <UNDEFINED> instruction: 0xffffe3a4
   1829c:	andeq	r6, r1, ip, lsl #2
   182a0:	andeq	r4, r0, r4, asr sp
   182a4:	andeq	r4, r0, ip, asr ip
   182a8:	ldr	ip, [pc, #2392]	; 18c08 <_nc_visbuf2@plt+0x7154>
   182ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   182b0:	mov	r5, r0
   182b4:	mov	r4, r1
   182b8:	ldr	r0, [pc, #2380]	; 18c0c <_nc_visbuf2@plt+0x7158>
   182bc:	ldr	r1, [pc, #2380]	; 18c10 <_nc_visbuf2@plt+0x715c>
   182c0:	sub	sp, sp, #116	; 0x74
   182c4:	add	ip, pc, ip
   182c8:	mov	sl, r2
   182cc:	add	r1, pc, r1
   182d0:	str	ip, [sp, #8]
   182d4:	ldr	r0, [ip, r0]
   182d8:	mov	r7, r3
   182dc:	ldr	r2, [r1, #44]	; 0x2c
   182e0:	ldr	r8, [sp, #152]	; 0x98
   182e4:	ldr	r3, [r0]
   182e8:	sub	r2, r2, #2
   182ec:	cmp	r2, #1
   182f0:	str	r0, [sp, #12]
   182f4:	str	r3, [sp, #108]	; 0x6c
   182f8:	bls	18508 <_nc_visbuf2@plt+0x6a54>
   182fc:	ldr	fp, [r5, #16]
   18300:	mov	r9, #1
   18304:	ldr	ip, [pc, #2312]	; 18c14 <_nc_visbuf2@plt+0x7160>
   18308:	mov	r6, #4096	; 0x1000
   1830c:	add	ip, pc, ip
   18310:	str	ip, [sp, #20]
   18314:	ldr	ip, [pc, #2300]	; 18c18 <_nc_visbuf2@plt+0x7164>
   18318:	mov	r0, r5
   1831c:	ldr	lr, [fp, #524]	; 0x20c
   18320:	mov	r1, r8
   18324:	add	ip, pc, ip
   18328:	str	r9, [sp]
   1832c:	str	r7, [sp, #4]
   18330:	mov	r2, #0
   18334:	mov	r3, r4
   18338:	str	lr, [ip, #76]	; 0x4c
   1833c:	bl	174a4 <_nc_visbuf2@plt+0x59f0>
   18340:	cmp	r6, r0
   18344:	bge	1846c <_nc_visbuf2@plt+0x69b8>
   18348:	cmp	sl, #0
   1834c:	beq	1846c <_nc_visbuf2@plt+0x69b8>
   18350:	mov	lr, r5
   18354:	add	ip, sp, #56	; 0x38
   18358:	ldm	lr!, {r0, r1, r2, r3}
   1835c:	cmp	r4, #0
   18360:	str	ip, [sp, #16]
   18364:	stmia	ip!, {r0, r1, r2, r3}
   18368:	ldm	lr!, {r0, r1, r2, r3}
   1836c:	stmia	ip!, {r0, r1, r2, r3}
   18370:	ldm	lr, {r0, r1}
   18374:	stm	ip, {r0, r1}
   18378:	beq	184f0 <_nc_visbuf2@plt+0x6a3c>
   1837c:	str	r9, [sp]
   18380:	mov	r0, r5
   18384:	str	r7, [sp, #4]
   18388:	mov	r1, r8
   1838c:	mov	r2, #0
   18390:	mov	r3, #1
   18394:	bl	174a4 <_nc_visbuf2@plt+0x59f0>
   18398:	cmp	r6, r0
   1839c:	bge	18480 <_nc_visbuf2@plt+0x69cc>
   183a0:	ldrh	r3, [r5, #32]
   183a4:	movw	r4, #414	; 0x19e
   183a8:	ldr	r1, [r5, #16]
   183ac:	cmp	r3, r4
   183b0:	bls	187b4 <_nc_visbuf2@plt+0x6d00>
   183b4:	ldr	ip, [pc, #2144]	; 18c1c <_nc_visbuf2@plt+0x7168>
   183b8:	mov	lr, #0
   183bc:	mov	sl, lr
   183c0:	add	ip, pc, ip
   183c4:	str	ip, [sp, #24]
   183c8:	mov	ip, r3
   183cc:	b	1840c <_nc_visbuf2@plt+0x6958>
   183d0:	mov	r1, r8
   183d4:	str	r9, [sp]
   183d8:	mov	r0, r5
   183dc:	str	r7, [sp, #4]
   183e0:	mov	r2, #0
   183e4:	mov	r3, #1
   183e8:	bl	174a4 <_nc_visbuf2@plt+0x59f0>
   183ec:	ldr	r1, [r5, #16]
   183f0:	cmp	r6, r0
   183f4:	bge	18874 <_nc_visbuf2@plt+0x6dc0>
   183f8:	ldrh	ip, [r5, #32]
   183fc:	mov	lr, #1
   18400:	add	r4, r4, #1
   18404:	cmp	ip, r4
   18408:	bls	186d0 <_nc_visbuf2@plt+0x6c1c>
   1840c:	ldrh	fp, [r5, #38]	; 0x26
   18410:	ldrh	r0, [r5, #36]	; 0x24
   18414:	rsb	fp, ip, fp
   18418:	ldrh	r3, [r5, #34]	; 0x22
   1841c:	add	fp, r4, fp
   18420:	ldr	r2, [r1, r4, lsl #2]
   18424:	add	r0, fp, r0
   18428:	add	r0, r0, r3
   1842c:	sub	r2, r2, #1
   18430:	ldr	r3, [r5, #24]
   18434:	cmn	r2, #3
   18438:	ldr	fp, [r3, r0, lsl #2]
   1843c:	bhi	18400 <_nc_visbuf2@plt+0x694c>
   18440:	str	sl, [r1, #524]	; 0x20c
   18444:	mov	r0, fp
   18448:	bl	11904 <strlen@plt>
   1844c:	cmp	r0, #2
   18450:	bhi	183d0 <_nc_visbuf2@plt+0x691c>
   18454:	mov	r2, fp
   18458:	ldr	r1, [sp, #24]
   1845c:	mov	r3, r6
   18460:	mov	r0, #1
   18464:	bl	119a0 <__printf_chk@plt>
   18468:	b	183d0 <_nc_visbuf2@plt+0x691c>
   1846c:	mov	r0, #2
   18470:	mov	r1, #146	; 0x92
   18474:	bl	16240 <_nc_visbuf2@plt+0x478c>
   18478:	subs	r6, r0, #0
   1847c:	beq	1849c <_nc_visbuf2@plt+0x69e8>
   18480:	ldr	ip, [sp, #12]
   18484:	ldr	r2, [sp, #108]	; 0x6c
   18488:	ldr	r3, [ip]
   1848c:	cmp	r2, r3
   18490:	bne	18c04 <_nc_visbuf2@plt+0x7150>
   18494:	add	sp, sp, #116	; 0x74
   18498:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1849c:	mov	lr, r5
   184a0:	add	ip, sp, #56	; 0x38
   184a4:	ldm	lr!, {r0, r1, r2, r3}
   184a8:	str	ip, [sp, #16]
   184ac:	stmia	ip!, {r0, r1, r2, r3}
   184b0:	ldm	lr!, {r0, r1, r2, r3}
   184b4:	stmia	ip!, {r0, r1, r2, r3}
   184b8:	ldm	lr, {r0, r1}
   184bc:	stm	ip, {r0, r1}
   184c0:	add	r0, r5, #16
   184c4:	bl	1657c <_nc_visbuf2@plt+0x4ac8>
   184c8:	cmp	r0, #0
   184cc:	bne	18794 <_nc_visbuf2@plt+0x6ce0>
   184d0:	ldr	ip, [sp, #16]
   184d4:	ldm	ip!, {r0, r1, r2, r3}
   184d8:	stmia	r5!, {r0, r1, r2, r3}
   184dc:	ldm	ip!, {r0, r1, r2, r3}
   184e0:	stmia	r5!, {r0, r1, r2, r3}
   184e4:	ldm	ip, {r0, r1}
   184e8:	stm	r5, {r0, r1}
   184ec:	b	18480 <_nc_visbuf2@plt+0x69cc>
   184f0:	ldr	r1, [pc, #1832]	; 18c20 <_nc_visbuf2@plt+0x716c>
   184f4:	mov	r2, r6
   184f8:	mov	r0, #1
   184fc:	add	r1, pc, r1
   18500:	bl	119a0 <__printf_chk@plt>
   18504:	b	1837c <_nc_visbuf2@plt+0x68c8>
   18508:	ldr	r6, [r5, #16]
   1850c:	ldr	r0, [r6, #8]
   18510:	sub	r3, r0, #1
   18514:	cmn	r3, #3
   18518:	bhi	18554 <_nc_visbuf2@plt+0x6aa0>
   1851c:	mov	r1, #42	; 0x2a
   18520:	bl	11910 <strchr@plt>
   18524:	cmp	r0, #0
   18528:	beq	18554 <_nc_visbuf2@plt+0x6aa0>
   1852c:	add	r0, r0, #1
   18530:	mov	r1, #0
   18534:	mov	r2, #10
   18538:	bl	11748 <strtol@plt>
   1853c:	uxth	r0, r0
   18540:	cmp	r0, #0
   18544:	ldrne	r3, [r5, #12]
   18548:	ldreq	r6, [r5, #16]
   1854c:	ldrne	r6, [r5, #16]
   18550:	strhne	r0, [r3, #68]	; 0x44
   18554:	ldr	r0, [r6, #412]	; 0x19c
   18558:	sub	r3, r0, #1
   1855c:	cmn	r3, #3
   18560:	bhi	1859c <_nc_visbuf2@plt+0x6ae8>
   18564:	mov	r1, #42	; 0x2a
   18568:	bl	11910 <strchr@plt>
   1856c:	cmp	r0, #0
   18570:	beq	1859c <_nc_visbuf2@plt+0x6ae8>
   18574:	add	r0, r0, #1
   18578:	mov	r1, #0
   1857c:	mov	r2, #10
   18580:	bl	11748 <strtol@plt>
   18584:	uxth	r0, r0
   18588:	cmp	r0, #0
   1858c:	ldrne	r3, [r5, #12]
   18590:	ldreq	r6, [r5, #16]
   18594:	ldrne	r6, [r5, #16]
   18598:	strhne	r0, [r3, #70]	; 0x46
   1859c:	ldr	r3, [r6, #1576]	; 0x628
   185a0:	sub	r3, r3, #1
   185a4:	cmn	r3, #3
   185a8:	bls	185cc <_nc_visbuf2@plt+0x6b18>
   185ac:	ldr	r3, [r6, #200]	; 0xc8
   185b0:	sub	r2, r3, #1
   185b4:	cmn	r2, #3
   185b8:	strls	r3, [r6, #1576]	; 0x628
   185bc:	ldrls	r3, [r5, #16]
   185c0:	movls	r2, #0
   185c4:	strls	r2, [r3, #200]	; 0xc8
   185c8:	ldrls	r6, [r5, #16]
   185cc:	ldr	r3, [r6, #1580]	; 0x62c
   185d0:	sub	r3, r3, #1
   185d4:	cmn	r3, #3
   185d8:	bls	185ec <_nc_visbuf2@plt+0x6b38>
   185dc:	ldr	r3, [r6, #492]	; 0x1ec
   185e0:	sub	r2, r3, #1
   185e4:	cmn	r2, #3
   185e8:	bls	18888 <_nc_visbuf2@plt+0x6dd4>
   185ec:	ldr	r3, [r5, #12]
   185f0:	ldrsh	r2, [r3, #66]	; 0x42
   185f4:	cmn	r2, #1
   185f8:	beq	188cc <_nc_visbuf2@plt+0x6e18>
   185fc:	ldr	r3, [r6, #412]	; 0x19c
   18600:	ldr	r2, [r5, #8]
   18604:	sub	r1, r3, #1
   18608:	cmn	r1, #3
   1860c:	bhi	1861c <_nc_visbuf2@plt+0x6b68>
   18610:	ldrb	r1, [r3]
   18614:	cmp	r1, #10
   18618:	beq	188bc <_nc_visbuf2@plt+0x6e08>
   1861c:	mov	r3, #0
   18620:	strb	r3, [r2, #41]	; 0x29
   18624:	ldr	fp, [r5, #16]
   18628:	ldr	r0, [fp, #56]	; 0x38
   1862c:	sub	r3, r0, #1
   18630:	cmn	r3, #3
   18634:	bhi	18670 <_nc_visbuf2@plt+0x6bbc>
   18638:	mov	r1, #42	; 0x2a
   1863c:	bl	11910 <strchr@plt>
   18640:	cmp	r0, #0
   18644:	beq	18670 <_nc_visbuf2@plt+0x6bbc>
   18648:	add	r0, r0, #1
   1864c:	mov	r1, #0
   18650:	mov	r2, #10
   18654:	bl	11748 <strtol@plt>
   18658:	uxth	r0, r0
   1865c:	cmp	r0, #0
   18660:	ldrne	r3, [r5, #12]
   18664:	ldreq	fp, [r5, #16]
   18668:	ldrne	fp, [r5, #16]
   1866c:	strhne	r0, [r3, #72]	; 0x48
   18670:	ldr	r0, [fp, #536]	; 0x218
   18674:	sub	r3, r0, #1
   18678:	cmn	r3, #3
   1867c:	bhi	1885c <_nc_visbuf2@plt+0x6da8>
   18680:	mov	r1, #42	; 0x2a
   18684:	bl	11910 <strchr@plt>
   18688:	cmp	r0, #0
   1868c:	beq	18bd0 <_nc_visbuf2@plt+0x711c>
   18690:	add	r0, r0, #1
   18694:	mov	r1, #0
   18698:	mov	r2, #10
   1869c:	bl	11748 <strtol@plt>
   186a0:	uxth	r0, r0
   186a4:	cmp	r0, #0
   186a8:	beq	18be8 <_nc_visbuf2@plt+0x7134>
   186ac:	ldr	r3, [r5, #12]
   186b0:	mov	r9, #0
   186b4:	ldr	ip, [pc, #1384]	; 18c24 <_nc_visbuf2@plt+0x7170>
   186b8:	movw	r6, #1023	; 0x3ff
   186bc:	ldr	fp, [r5, #16]
   186c0:	add	ip, pc, ip
   186c4:	strh	r0, [r3, #74]	; 0x4a
   186c8:	str	ip, [sp, #20]
   186cc:	b	18314 <_nc_visbuf2@plt+0x6860>
   186d0:	ldr	r3, [r1, #524]	; 0x20c
   186d4:	sub	r3, r3, #1
   186d8:	cmn	r3, #3
   186dc:	bls	187c4 <_nc_visbuf2@plt+0x6d10>
   186e0:	cmp	lr, #0
   186e4:	bne	187e0 <_nc_visbuf2@plt+0x6d2c>
   186e8:	add	r0, r5, #16
   186ec:	bl	1657c <_nc_visbuf2@plt+0x4ac8>
   186f0:	cmp	r0, #0
   186f4:	bne	18814 <_nc_visbuf2@plt+0x6d60>
   186f8:	ldr	r3, [pc, #1320]	; 18c28 <_nc_visbuf2@plt+0x7174>
   186fc:	mov	r2, r6
   18700:	ldr	r1, [pc, #1316]	; 18c2c <_nc_visbuf2@plt+0x7178>
   18704:	mov	r0, #1
   18708:	add	r3, pc, r3
   1870c:	mov	ip, #4
   18710:	add	r1, pc, r1
   18714:	ldr	lr, [r3]
   18718:	str	ip, [r3]
   1871c:	str	lr, [sp, #28]
   18720:	bl	119a0 <__printf_chk@plt>
   18724:	str	r9, [sp]
   18728:	mov	r0, r5
   1872c:	str	r7, [sp, #4]
   18730:	mov	r1, r8
   18734:	mov	r2, #0
   18738:	mov	r3, #1
   1873c:	bl	174a4 <_nc_visbuf2@plt+0x59f0>
   18740:	cmp	r6, r0
   18744:	str	r0, [sp, #24]
   18748:	blt	188f0 <_nc_visbuf2@plt+0x6e3c>
   1874c:	ldr	r3, [pc, #1244]	; 18c30 <_nc_visbuf2@plt+0x717c>
   18750:	ldr	ip, [sp, #28]
   18754:	add	r3, pc, r3
   18758:	str	ip, [r3]
   1875c:	ldr	r4, [sp, #16]
   18760:	mov	ip, r5
   18764:	ldr	r6, [pc, #1224]	; 18c34 <_nc_visbuf2@plt+0x7180>
   18768:	ldr	r5, [r5, #16]
   1876c:	ldm	r4!, {r0, r1, r2, r3}
   18770:	add	r6, pc, r6
   18774:	ldr	r6, [r6, #76]	; 0x4c
   18778:	str	r6, [r5, #524]	; 0x20c
   1877c:	stmia	ip!, {r0, r1, r2, r3}
   18780:	ldm	r4!, {r0, r1, r2, r3}
   18784:	stmia	ip!, {r0, r1, r2, r3}
   18788:	ldm	r4, {r0, r1}
   1878c:	stm	ip, {r0, r1}
   18790:	b	18480 <_nc_visbuf2@plt+0x69cc>
   18794:	str	r9, [sp]
   18798:	mov	r1, r8
   1879c:	str	r7, [sp, #4]
   187a0:	mov	r2, r6
   187a4:	mov	r3, r4
   187a8:	mov	r0, r5
   187ac:	bl	174a4 <_nc_visbuf2@plt+0x59f0>
   187b0:	b	184d0 <_nc_visbuf2@plt+0x6a1c>
   187b4:	ldr	r3, [r1, #524]	; 0x20c
   187b8:	sub	r3, r3, #1
   187bc:	cmn	r3, #3
   187c0:	bhi	186e8 <_nc_visbuf2@plt+0x6c34>
   187c4:	mov	r3, #0
   187c8:	str	r3, [r1, #524]	; 0x20c
   187cc:	ldr	r1, [pc, #1124]	; 18c38 <_nc_visbuf2@plt+0x7184>
   187d0:	mov	r0, #1
   187d4:	mov	r2, r6
   187d8:	add	r1, pc, r1
   187dc:	bl	119a0 <__printf_chk@plt>
   187e0:	str	r9, [sp]
   187e4:	mov	r0, r5
   187e8:	str	r7, [sp, #4]
   187ec:	mov	r1, r8
   187f0:	mov	r2, #0
   187f4:	mov	r3, #1
   187f8:	bl	174a4 <_nc_visbuf2@plt+0x59f0>
   187fc:	cmp	r6, r0
   18800:	bge	18834 <_nc_visbuf2@plt+0x6d80>
   18804:	add	r0, r5, #16
   18808:	bl	1657c <_nc_visbuf2@plt+0x4ac8>
   1880c:	cmp	r0, #0
   18810:	beq	18834 <_nc_visbuf2@plt+0x6d80>
   18814:	ldr	r3, [r5, #16]
   18818:	mov	ip, #0
   1881c:	ldr	r1, [pc, #1048]	; 18c3c <_nc_visbuf2@plt+0x7188>
   18820:	mov	r0, #1
   18824:	mov	r2, r6
   18828:	add	r1, pc, r1
   1882c:	str	ip, [r3, #584]	; 0x248
   18830:	bl	119a0 <__printf_chk@plt>
   18834:	str	r9, [sp]
   18838:	mov	r0, r5
   1883c:	str	r7, [sp, #4]
   18840:	mov	r1, r8
   18844:	mov	r2, #0
   18848:	mov	r3, #1
   1884c:	bl	174a4 <_nc_visbuf2@plt+0x59f0>
   18850:	cmp	r6, r0
   18854:	blt	186f8 <_nc_visbuf2@plt+0x6c44>
   18858:	b	1875c <_nc_visbuf2@plt+0x6ca8>
   1885c:	ldr	ip, [pc, #988]	; 18c40 <_nc_visbuf2@plt+0x718c>
   18860:	mov	r9, #0
   18864:	movw	r6, #1023	; 0x3ff
   18868:	add	ip, pc, ip
   1886c:	str	ip, [sp, #20]
   18870:	b	18314 <_nc_visbuf2@plt+0x6860>
   18874:	ldr	r3, [r1, #524]	; 0x20c
   18878:	sub	r3, r3, #1
   1887c:	cmn	r3, #3
   18880:	bhi	187e0 <_nc_visbuf2@plt+0x6d2c>
   18884:	b	187c4 <_nc_visbuf2@plt+0x6d10>
   18888:	ldr	r2, [r6, #488]	; 0x1e8
   1888c:	sub	r2, r2, #1
   18890:	cmn	r2, #3
   18894:	bls	185ec <_nc_visbuf2@plt+0x6b38>
   18898:	ldr	r2, [r6, #496]	; 0x1f0
   1889c:	sub	r2, r2, #1
   188a0:	cmn	r2, #3
   188a4:	strhi	r3, [r6, #1580]	; 0x62c
   188a8:	ldrhi	r3, [r5, #16]
   188ac:	movhi	r2, #0
   188b0:	strhi	r2, [r3, #492]	; 0x1ec
   188b4:	ldrhi	r6, [r5, #16]
   188b8:	b	185ec <_nc_visbuf2@plt+0x6b38>
   188bc:	ldrb	r3, [r3, #1]
   188c0:	rsbs	r3, r3, #1
   188c4:	movcc	r3, #0
   188c8:	b	18620 <_nc_visbuf2@plt+0x6b6c>
   188cc:	ldrh	r2, [r3, #8]
   188d0:	sxth	r1, r2
   188d4:	cmn	r1, #1
   188d8:	beq	185fc <_nc_visbuf2@plt+0x6b48>
   188dc:	ldr	r1, [r6, #144]	; 0x90
   188e0:	sub	r1, r1, #1
   188e4:	cmn	r1, #3
   188e8:	strhls	r2, [r3, #66]	; 0x42
   188ec:	b	185fc <_nc_visbuf2@plt+0x6b48>
   188f0:	ldr	ip, [sp, #24]
   188f4:	add	sl, sp, #96	; 0x60
   188f8:	ldr	lr, [pc, #836]	; 18c44 <_nc_visbuf2@plt+0x7190>
   188fc:	rsb	ip, r6, ip
   18900:	str	ip, [sp, #32]
   18904:	ldr	r4, [sp, #32]
   18908:	add	lr, pc, lr
   1890c:	mov	ip, #0
   18910:	str	r6, [sp, #36]	; 0x24
   18914:	str	r9, [sp, #40]	; 0x28
   18918:	mov	fp, ip
   1891c:	str	r7, [sp, #44]	; 0x2c
   18920:	mov	r9, r4
   18924:	mov	r7, ip
   18928:	mov	r6, lr
   1892c:	str	lr, [sp, #52]	; 0x34
   18930:	str	r8, [sp, #48]	; 0x30
   18934:	mov	r1, #1
   18938:	mov	r2, #10
   1893c:	mov	r3, r6
   18940:	str	r7, [sp]
   18944:	mov	r0, sl
   18948:	bl	1194c <__sprintf_chk@plt>
   1894c:	ldr	r4, [r5, #16]
   18950:	ldrh	r8, [r5, #32]
   18954:	mov	r2, sl
   18958:	mov	r0, r4
   1895c:	mov	r1, r8
   18960:	bl	164f0 <_nc_visbuf2@plt+0x4a3c>
   18964:	cmp	r0, #0
   18968:	beq	189ac <_nc_visbuf2@plt+0x6ef8>
   1896c:	cmp	r8, #0
   18970:	beq	189ac <_nc_visbuf2@plt+0x6ef8>
   18974:	ldr	r2, [r4]
   18978:	cmp	r0, r2
   1897c:	addne	r1, r4, #4
   18980:	movne	r2, #0
   18984:	bne	189a0 <_nc_visbuf2@plt+0x6eec>
   18988:	b	18b5c <_nc_visbuf2@plt+0x70a8>
   1898c:	mov	r4, r1
   18990:	add	r1, r1, #4
   18994:	ldr	r3, [r4]
   18998:	cmp	r0, r3
   1899c:	beq	18b5c <_nc_visbuf2@plt+0x70a8>
   189a0:	add	r2, r2, #1
   189a4:	cmp	r2, r8
   189a8:	bcc	1898c <_nc_visbuf2@plt+0x6ed8>
   189ac:	add	r7, r7, #1
   189b0:	cmp	r7, #11
   189b4:	bne	18934 <_nc_visbuf2@plt+0x6e80>
   189b8:	cmp	fp, #0
   189bc:	ldr	r6, [sp, #36]	; 0x24
   189c0:	ldr	r9, [sp, #40]	; 0x28
   189c4:	ldr	r7, [sp, #44]	; 0x2c
   189c8:	ldr	r8, [sp, #48]	; 0x30
   189cc:	bne	18b88 <_nc_visbuf2@plt+0x70d4>
   189d0:	ldr	r4, [pc, #624]	; 18c48 <_nc_visbuf2@plt+0x7194>
   189d4:	mov	ip, #0
   189d8:	str	r6, [sp, #36]	; 0x24
   189dc:	mov	fp, #60	; 0x3c
   189e0:	add	r4, pc, r4
   189e4:	str	r9, [sp, #40]	; 0x28
   189e8:	mov	r9, ip
   189ec:	str	r7, [sp, #44]	; 0x2c
   189f0:	mov	r6, r4
   189f4:	ldr	r7, [sp, #32]
   189f8:	str	r8, [sp, #32]
   189fc:	mov	r1, #1
   18a00:	mov	r2, #10
   18a04:	mov	r3, r6
   18a08:	str	fp, [sp]
   18a0c:	mov	r0, sl
   18a10:	bl	1194c <__sprintf_chk@plt>
   18a14:	ldr	r4, [r5, #16]
   18a18:	ldrh	r8, [r5, #32]
   18a1c:	mov	r2, sl
   18a20:	mov	r0, r4
   18a24:	mov	r1, r8
   18a28:	bl	164f0 <_nc_visbuf2@plt+0x4a3c>
   18a2c:	cmp	r0, #0
   18a30:	beq	18a74 <_nc_visbuf2@plt+0x6fc0>
   18a34:	cmp	r8, #0
   18a38:	beq	18a74 <_nc_visbuf2@plt+0x6fc0>
   18a3c:	ldr	r2, [r4]
   18a40:	cmp	r0, r2
   18a44:	addne	r2, r4, #4
   18a48:	movne	ip, #0
   18a4c:	bne	18a68 <_nc_visbuf2@plt+0x6fb4>
   18a50:	b	18af8 <_nc_visbuf2@plt+0x7044>
   18a54:	mov	r4, r2
   18a58:	add	r2, r2, #4
   18a5c:	ldr	r3, [r4]
   18a60:	cmp	r0, r3
   18a64:	beq	18af8 <_nc_visbuf2@plt+0x7044>
   18a68:	add	ip, ip, #1
   18a6c:	cmp	r8, ip
   18a70:	bhi	18a54 <_nc_visbuf2@plt+0x6fa0>
   18a74:	subs	fp, fp, #1
   18a78:	bcs	189fc <_nc_visbuf2@plt+0x6f48>
   18a7c:	mov	ip, r9
   18a80:	cmp	ip, #0
   18a84:	ldr	r6, [sp, #36]	; 0x24
   18a88:	ldr	r9, [sp, #40]	; 0x28
   18a8c:	ldr	r7, [sp, #44]	; 0x2c
   18a90:	ldr	r8, [sp, #32]
   18a94:	bne	18b24 <_nc_visbuf2@plt+0x7070>
   18a98:	ldr	ip, [sp, #24]
   18a9c:	cmp	ip, r6
   18aa0:	ble	1874c <_nc_visbuf2@plt+0x6c98>
   18aa4:	ldr	ip, [sp, #8]
   18aa8:	ldr	r3, [pc, #412]	; 18c4c <_nc_visbuf2@plt+0x7198>
   18aac:	ldr	r0, [r5]
   18ab0:	ldr	r3, [ip, r3]
   18ab4:	ldr	r4, [r3]
   18ab8:	bl	11700 <_nc_first_name@plt>
   18abc:	ldr	ip, [sp, #24]
   18ac0:	mov	r1, #1
   18ac4:	ldr	r2, [pc, #388]	; 18c50 <_nc_visbuf2@plt+0x719c>
   18ac8:	str	ip, [sp]
   18acc:	add	r2, pc, r2
   18ad0:	mov	r3, r0
   18ad4:	mov	r0, r4
   18ad8:	bl	119b8 <__fprintf_chk@plt>
   18adc:	ldr	r1, [pc, #368]	; 18c54 <_nc_visbuf2@plt+0x71a0>
   18ae0:	ldr	r2, [sp, #24]
   18ae4:	mov	r0, #1
   18ae8:	ldr	r3, [sp, #20]
   18aec:	add	r1, pc, r1
   18af0:	bl	119a0 <__printf_chk@plt>
   18af4:	b	1874c <_nc_visbuf2@plt+0x6c98>
   18af8:	mov	r3, #0
   18afc:	str	r3, [r4]
   18b00:	bl	11904 <strlen@plt>
   18b04:	sub	r7, r7, #5
   18b08:	add	r9, r9, #1
   18b0c:	subs	r7, r7, r0
   18b10:	bpl	18a74 <_nc_visbuf2@plt+0x6fc0>
   18b14:	ldr	r6, [sp, #36]	; 0x24
   18b18:	ldr	r9, [sp, #40]	; 0x28
   18b1c:	ldr	r7, [sp, #44]	; 0x2c
   18b20:	ldr	r8, [sp, #32]
   18b24:	ldr	r1, [pc, #300]	; 18c58 <_nc_visbuf2@plt+0x71a4>
   18b28:	mov	r2, r6
   18b2c:	mov	r0, #1
   18b30:	add	r1, pc, r1
   18b34:	bl	119a0 <__printf_chk@plt>
   18b38:	str	r9, [sp]
   18b3c:	str	r7, [sp, #4]
   18b40:	mov	r1, r8
   18b44:	mov	r0, r5
   18b48:	mov	r2, #0
   18b4c:	mov	r3, #1
   18b50:	bl	174a4 <_nc_visbuf2@plt+0x59f0>
   18b54:	str	r0, [sp, #24]
   18b58:	b	18a98 <_nc_visbuf2@plt+0x6fe4>
   18b5c:	mov	r1, #0
   18b60:	str	r1, [r4]
   18b64:	bl	11904 <strlen@plt>
   18b68:	sub	r9, r9, #5
   18b6c:	add	fp, fp, #1
   18b70:	subs	r9, r9, r0
   18b74:	bpl	189ac <_nc_visbuf2@plt+0x6ef8>
   18b78:	ldr	r6, [sp, #36]	; 0x24
   18b7c:	ldr	r9, [sp, #40]	; 0x28
   18b80:	ldr	r7, [sp, #44]	; 0x2c
   18b84:	ldr	r8, [sp, #48]	; 0x30
   18b88:	ldr	r1, [pc, #204]	; 18c5c <_nc_visbuf2@plt+0x71a8>
   18b8c:	mov	r2, r6
   18b90:	mov	r0, #1
   18b94:	add	r1, pc, r1
   18b98:	bl	119a0 <__printf_chk@plt>
   18b9c:	str	r9, [sp]
   18ba0:	str	r7, [sp, #4]
   18ba4:	mov	r0, r5
   18ba8:	mov	r1, r8
   18bac:	mov	r2, #0
   18bb0:	mov	r3, #1
   18bb4:	bl	174a4 <_nc_visbuf2@plt+0x59f0>
   18bb8:	cmp	r6, r0
   18bbc:	str	r0, [sp, #24]
   18bc0:	bge	1874c <_nc_visbuf2@plt+0x6c98>
   18bc4:	rsb	r2, r6, r0
   18bc8:	str	r2, [sp, #32]
   18bcc:	b	189d0 <_nc_visbuf2@plt+0x6f1c>
   18bd0:	ldr	ip, [pc, #136]	; 18c60 <_nc_visbuf2@plt+0x71ac>
   18bd4:	mov	r9, r0
   18bd8:	movw	r6, #1023	; 0x3ff
   18bdc:	add	ip, pc, ip
   18be0:	str	ip, [sp, #20]
   18be4:	b	18314 <_nc_visbuf2@plt+0x6860>
   18be8:	ldr	ip, [pc, #116]	; 18c64 <_nc_visbuf2@plt+0x71b0>
   18bec:	mov	r9, r0
   18bf0:	ldr	fp, [r5, #16]
   18bf4:	movw	r6, #1023	; 0x3ff
   18bf8:	add	ip, pc, ip
   18bfc:	str	ip, [sp, #20]
   18c00:	b	18314 <_nc_visbuf2@plt+0x6860>
   18c04:	bl	117cc <__stack_chk_fail@plt>
   18c08:	andeq	r5, r1, r4, lsr sp
   18c0c:	andeq	r0, r0, r8, asr r1
   18c10:	andeq	r5, r1, r8, asr #30
   18c14:	muleq	r0, r4, fp
   18c18:	strdeq	r5, [r1], -r0
   18c1c:	andeq	r4, r0, r4, lsr fp
   18c20:			; <UNDEFINED> instruction: 0x000049b0
   18c24:	ldrdeq	r4, [r0], -r0
   18c28:	andeq	r5, r1, ip, lsl #22
   18c2c:	andeq	r4, r0, r4, ror r8
   18c30:	andeq	r5, r1, r0, asr #21
   18c34:	andeq	r5, r1, r4, lsr #21
   18c38:	andeq	r4, r0, ip, asr #14
   18c3c:	andeq	r4, r0, ip, lsr #14
   18c40:	andeq	r4, r0, r8, lsr #12
   18c44:	andeq	r4, r0, r4, asr #13
   18c48:	andeq	r4, r0, ip, lsr r6
   18c4c:	andeq	r0, r0, r8, ror #2
   18c50:	andeq	r4, r0, r4, lsr #11
   18c54:	andeq	r4, r0, r8, lsr #11
   18c58:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
   18c5c:	andeq	r4, r0, r0, asr #8
   18c60:			; <UNDEFINED> instruction: 0x000042b4
   18c64:	muleq	r0, r8, r2
   18c68:	ldr	r3, [pc, #248]	; 18d68 <_nc_visbuf2@plt+0x72b4>
   18c6c:	ldr	ip, [pc, #248]	; 18d6c <_nc_visbuf2@plt+0x72b8>
   18c70:	ldr	r2, [pc, #248]	; 18d70 <_nc_visbuf2@plt+0x72bc>
   18c74:	add	r3, pc, r3
   18c78:	push	{r4, r5, lr}
   18c7c:	add	r2, pc, r2
   18c80:	ldr	r5, [r3, ip]
   18c84:	sub	sp, sp, #4096	; 0x1000
   18c88:	ldr	ip, [r2, #44]	; 0x2c
   18c8c:	sub	sp, sp, #20
   18c90:	sub	ip, ip, #2
   18c94:	ldr	r3, [r5]
   18c98:	cmp	ip, #1
   18c9c:	add	ip, sp, #8192	; 0x2000
   18ca0:	str	r3, [ip, #-4084]	; 0xfffff00c
   18ca4:	bls	18d08 <_nc_visbuf2@plt+0x7254>
   18ca8:	ldr	r3, [pc, #196]	; 18d74 <_nc_visbuf2@plt+0x72c0>
   18cac:	cmp	r1, #0
   18cb0:	add	r3, pc, r3
   18cb4:	ldrne	r3, [pc, #188]	; 18d78 <_nc_visbuf2@plt+0x72c4>
   18cb8:	addne	r3, pc, r3
   18cbc:	str	r3, [sp]
   18cc0:	add	r4, sp, #12
   18cc4:	ldr	r3, [pc, #176]	; 18d7c <_nc_visbuf2@plt+0x72c8>
   18cc8:	mov	r2, #4096	; 0x1000
   18ccc:	str	r0, [sp, #4]
   18cd0:	mov	r1, #1
   18cd4:	add	r3, pc, r3
   18cd8:	mov	r0, r4
   18cdc:	bl	1194c <__sprintf_chk@plt>
   18ce0:	mov	r0, r4
   18ce4:	bl	16d78 <_nc_visbuf2@plt+0x52c4>
   18ce8:	add	r3, sp, #8192	; 0x2000
   18cec:	ldr	r2, [r3, #-4084]	; 0xfffff00c
   18cf0:	ldr	r3, [r5]
   18cf4:	cmp	r2, r3
   18cf8:	bne	18d64 <_nc_visbuf2@plt+0x72b0>
   18cfc:	add	sp, sp, #4096	; 0x1000
   18d00:	add	sp, sp, #20
   18d04:	pop	{r4, r5, pc}
   18d08:	ldr	r3, [r2, #32]
   18d0c:	cmp	r3, #0
   18d10:	beq	18ca8 <_nc_visbuf2@plt+0x71f4>
   18d14:	ldr	ip, [r2, #28]
   18d18:	sub	r3, r3, #1
   18d1c:	add	lr, ip, r3
   18d20:	ldrb	ip, [ip, r3]
   18d24:	cmp	ip, #32
   18d28:	bne	18ca8 <_nc_visbuf2@plt+0x71f4>
   18d2c:	mov	r4, #0
   18d30:	b	18d4c <_nc_visbuf2@plt+0x7298>
   18d34:	ldr	ip, [r2, #28]
   18d38:	sub	r3, r3, #1
   18d3c:	add	lr, ip, r3
   18d40:	ldrb	ip, [ip, r3]
   18d44:	cmp	ip, #32
   18d48:	bne	18ca8 <_nc_visbuf2@plt+0x71f4>
   18d4c:	str	r3, [r2, #32]
   18d50:	strb	r4, [lr]
   18d54:	ldr	r3, [r2, #32]
   18d58:	cmp	r3, #0
   18d5c:	bne	18d34 <_nc_visbuf2@plt+0x7280>
   18d60:	b	18ca8 <_nc_visbuf2@plt+0x71f4>
   18d64:	bl	117cc <__stack_chk_fail@plt>
   18d68:	andeq	r5, r1, r4, lsl #7
   18d6c:	andeq	r0, r0, r8, asr r1
   18d70:	muleq	r1, r8, r5
   18d74:	andeq	r4, r0, r0, lsr r4
   18d78:	andeq	r4, r0, r0, lsr #8
   18d7c:	andeq	r4, r0, r0, lsl r4
   18d80:	ldr	r3, [pc, #328]	; 18ed0 <_nc_visbuf2@plt+0x741c>
   18d84:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18d88:	add	r3, pc, r3
   18d8c:	sub	sp, sp, #12
   18d90:	ldr	r1, [pc, #316]	; 18ed4 <_nc_visbuf2@plt+0x7420>
   18d94:	ldr	r2, [r3, #32]
   18d98:	add	r1, pc, r1
   18d9c:	str	r1, [sp]
   18da0:	cmp	r2, #0
   18da4:	beq	18e78 <_nc_visbuf2@plt+0x73c4>
   18da8:	ldr	r6, [r3, #44]	; 0x2c
   18dac:	sub	r4, r2, #1
   18db0:	ldr	r3, [r3, #28]
   18db4:	sub	r6, r6, #2
   18db8:	cmp	r6, #1
   18dbc:	str	r3, [sp, #4]
   18dc0:	movls	r6, #0
   18dc4:	movhi	r6, #1
   18dc8:	cmp	r6, #0
   18dcc:	moveq	r7, #58	; 0x3a
   18dd0:	movne	r7, #44	; 0x2c
   18dd4:	cmp	r4, #0
   18dd8:	ble	18e6c <_nc_visbuf2@plt+0x73b8>
   18ddc:	ldr	r9, [pc, #244]	; 18ed8 <_nc_visbuf2@plt+0x7424>
   18de0:	eor	r6, r6, #1
   18de4:	ldr	r8, [pc, #240]	; 18edc <_nc_visbuf2@plt+0x7428>
   18de8:	add	fp, r3, r2
   18dec:	ldr	r5, [pc, #236]	; 18ee0 <_nc_visbuf2@plt+0x742c>
   18df0:	add	r9, pc, r9
   18df4:	add	r8, pc, r8
   18df8:	add	r5, pc, r5
   18dfc:	ldrb	sl, [fp, #-1]!
   18e00:	cmp	sl, #10
   18e04:	beq	18e58 <_nc_visbuf2@plt+0x73a4>
   18e08:	bl	118d4 <__ctype_b_loc@plt>
   18e0c:	lsl	r1, sl, #1
   18e10:	ldr	r0, [r0]
   18e14:	ldrh	r1, [r0, r1]
   18e18:	tst	r1, #8192	; 0x2000
   18e1c:	strne	r4, [r5, #32]
   18e20:	bne	18e58 <_nc_visbuf2@plt+0x73a4>
   18e24:	cmp	sl, #92	; 0x5c
   18e28:	movne	r1, #0
   18e2c:	andeq	r1, r6, #1
   18e30:	add	r0, r4, #1
   18e34:	cmp	r1, #0
   18e38:	strne	r4, [r8, #32]
   18e3c:	bne	18e58 <_nc_visbuf2@plt+0x73a4>
   18e40:	cmp	r7, sl
   18e44:	bne	18eb0 <_nc_visbuf2@plt+0x73fc>
   18e48:	ldrb	r3, [fp, #-1]
   18e4c:	cmp	r3, #92	; 0x5c
   18e50:	beq	18ec0 <_nc_visbuf2@plt+0x740c>
   18e54:	str	r0, [r9, #32]
   18e58:	subs	r4, r4, #1
   18e5c:	bne	18dfc <_nc_visbuf2@plt+0x7348>
   18e60:	ldr	r3, [pc, #124]	; 18ee4 <_nc_visbuf2@plt+0x7430>
   18e64:	add	r3, pc, r3
   18e68:	ldr	r2, [r3, #32]
   18e6c:	ldr	r1, [sp, #4]
   18e70:	mov	r3, #0
   18e74:	strb	r3, [r1, r2]
   18e78:	ldr	r3, [pc, #104]	; 18ee8 <_nc_visbuf2@plt+0x7434>
   18e7c:	ldr	r2, [sp]
   18e80:	ldr	r5, [pc, #100]	; 18eec <_nc_visbuf2@plt+0x7438>
   18e84:	ldr	r4, [r2, r3]
   18e88:	add	r5, pc, r5
   18e8c:	ldr	r0, [r5, #28]
   18e90:	ldr	r1, [r4]
   18e94:	bl	11a90 <fputs@plt>
   18e98:	ldr	r1, [r4]
   18e9c:	mov	r0, #10
   18ea0:	bl	11814 <_IO_putc@plt>
   18ea4:	ldr	r0, [r5, #32]
   18ea8:	add	sp, sp, #12
   18eac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18eb0:	ldr	r3, [pc, #56]	; 18ef0 <_nc_visbuf2@plt+0x743c>
   18eb4:	add	r3, pc, r3
   18eb8:	ldr	r2, [r3, #32]
   18ebc:	b	18e6c <_nc_visbuf2@plt+0x73b8>
   18ec0:	ldr	r3, [pc, #44]	; 18ef4 <_nc_visbuf2@plt+0x7440>
   18ec4:	add	r3, pc, r3
   18ec8:	ldr	r2, [r3, #32]
   18ecc:	b	18e6c <_nc_visbuf2@plt+0x73b8>
   18ed0:	andeq	r5, r1, ip, lsl #9
   18ed4:	andeq	r5, r1, r0, ror #4
   18ed8:	andeq	r5, r1, r4, lsr #8
   18edc:	andeq	r5, r1, r0, lsr #8
   18ee0:	andeq	r5, r1, ip, lsl r4
   18ee4:			; <UNDEFINED> instruction: 0x000153b0
   18ee8:	andeq	r0, r0, r0, lsr #3
   18eec:	andeq	r5, r1, ip, lsl #7
   18ef0:	andeq	r5, r1, r0, ror #6
   18ef4:	andeq	r5, r1, r0, asr r3
   18ef8:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18efc:	subs	r8, r2, #0
   18f00:	ldr	r7, [pc, #820]	; 1923c <_nc_visbuf2@plt+0x7788>
   18f04:	mov	r6, r0
   18f08:	mov	r4, r1
   18f0c:	add	r7, pc, r7
   18f10:	beq	191d0 <_nc_visbuf2@plt+0x771c>
   18f14:	ldrh	r3, [r4, #28]
   18f18:	cmp	r3, #0
   18f1c:	beq	18fe0 <_nc_visbuf2@plt+0x752c>
   18f20:	ldr	r9, [pc, #792]	; 19240 <_nc_visbuf2@plt+0x778c>
   18f24:	mov	r5, #0
   18f28:	ldr	sl, [pc, #788]	; 19244 <_nc_visbuf2@plt+0x7790>
   18f2c:	ldr	fp, [pc, #788]	; 19248 <_nc_visbuf2@plt+0x7794>
   18f30:	add	r9, pc, r9
   18f34:	add	sl, pc, sl
   18f38:	add	fp, pc, fp
   18f3c:	b	18f98 <_nc_visbuf2@plt+0x74e4>
   18f40:	ldr	r2, [r9, #60]	; 0x3c
   18f44:	cmp	r2, #1
   18f48:	beq	18fa0 <_nc_visbuf2@plt+0x74ec>
   18f4c:	ldr	r2, [r9, #64]	; 0x40
   18f50:	ldr	r1, [r2, r5, lsl #2]
   18f54:	cmp	r1, #43	; 0x2b
   18f58:	ldrhgt	r0, [r4, #34]	; 0x22
   18f5c:	ldrgt	r2, [r4, #24]
   18f60:	rsbgt	r0, r3, r0
   18f64:	ldrle	r2, [sl, #48]	; 0x30
   18f68:	addgt	r0, r1, r0
   18f6c:	ldrgt	r2, [r2, r0, lsl #2]
   18f70:	ldr	r0, [fp, #44]	; 0x2c
   18f74:	ldrle	r2, [r2, r1, lsl #2]
   18f78:	cmp	r0, #1
   18f7c:	bls	18fa8 <_nc_visbuf2@plt+0x74f4>
   18f80:	mov	r0, #0
   18f84:	add	r5, r5, #1
   18f88:	blx	r6
   18f8c:	ldrh	r3, [r4, #28]
   18f90:	cmp	r3, r5
   18f94:	bls	18fe0 <_nc_visbuf2@plt+0x752c>
   18f98:	cmp	r5, #43	; 0x2b
   18f9c:	bls	18f40 <_nc_visbuf2@plt+0x748c>
   18fa0:	mov	r1, r5
   18fa4:	b	18f54 <_nc_visbuf2@plt+0x74a0>
   18fa8:	ldr	r0, [pc, #668]	; 1924c <_nc_visbuf2@plt+0x7798>
   18fac:	ldr	r0, [r7, r0]
   18fb0:	ldrb	r0, [r0]
   18fb4:	cmp	r0, #0
   18fb8:	bne	18f80 <_nc_visbuf2@plt+0x74cc>
   18fbc:	ldrb	r0, [r2]
   18fc0:	cmp	r0, #79	; 0x4f
   18fc4:	bne	18f80 <_nc_visbuf2@plt+0x74cc>
   18fc8:	ldrb	r0, [r2, #1]
   18fcc:	cmp	r0, #84	; 0x54
   18fd0:	bne	18f80 <_nc_visbuf2@plt+0x74cc>
   18fd4:	add	r5, r5, #1
   18fd8:	cmp	r3, r5
   18fdc:	bhi	18f98 <_nc_visbuf2@plt+0x74e4>
   18fe0:	cmp	r8, #0
   18fe4:	beq	19218 <_nc_visbuf2@plt+0x7764>
   18fe8:	ldrh	r3, [r4, #30]
   18fec:	cmp	r3, #0
   18ff0:	beq	190bc <_nc_visbuf2@plt+0x7608>
   18ff4:	ldr	r9, [pc, #596]	; 19250 <_nc_visbuf2@plt+0x779c>
   18ff8:	mov	r5, #0
   18ffc:	ldr	sl, [pc, #592]	; 19254 <_nc_visbuf2@plt+0x77a0>
   19000:	ldr	fp, [pc, #592]	; 19258 <_nc_visbuf2@plt+0x77a4>
   19004:	add	r9, pc, r9
   19008:	add	sl, pc, sl
   1900c:	add	fp, pc, fp
   19010:	b	19074 <_nc_visbuf2@plt+0x75c0>
   19014:	ldr	r2, [r9, #60]	; 0x3c
   19018:	cmp	r2, #1
   1901c:	beq	1907c <_nc_visbuf2@plt+0x75c8>
   19020:	ldr	r2, [r9, #68]	; 0x44
   19024:	ldr	r1, [r2, r5, lsl #2]
   19028:	cmp	r1, #38	; 0x26
   1902c:	ldrhgt	r0, [r4, #36]	; 0x24
   19030:	ldrhgt	ip, [r4, #34]	; 0x22
   19034:	rsbgt	r0, r3, r0
   19038:	ldrgt	r2, [r4, #24]
   1903c:	addgt	r0, r1, r0
   19040:	ldrle	r2, [sl, #52]	; 0x34
   19044:	addgt	r0, r0, ip
   19048:	ldrgt	r2, [r2, r0, lsl #2]
   1904c:	ldr	r0, [fp, #44]	; 0x2c
   19050:	ldrle	r2, [r2, r1, lsl #2]
   19054:	cmp	r0, #1
   19058:	bls	19084 <_nc_visbuf2@plt+0x75d0>
   1905c:	mov	r0, #1
   19060:	add	r5, r5, #1
   19064:	blx	r6
   19068:	ldrh	r3, [r4, #30]
   1906c:	cmp	r3, r5
   19070:	bls	190bc <_nc_visbuf2@plt+0x7608>
   19074:	cmp	r5, #38	; 0x26
   19078:	bls	19014 <_nc_visbuf2@plt+0x7560>
   1907c:	mov	r1, r5
   19080:	b	19028 <_nc_visbuf2@plt+0x7574>
   19084:	ldr	r0, [pc, #448]	; 1924c <_nc_visbuf2@plt+0x7798>
   19088:	ldr	r0, [r7, r0]
   1908c:	ldrb	r0, [r0]
   19090:	cmp	r0, #0
   19094:	bne	1905c <_nc_visbuf2@plt+0x75a8>
   19098:	ldrb	r0, [r2]
   1909c:	cmp	r0, #79	; 0x4f
   190a0:	bne	1905c <_nc_visbuf2@plt+0x75a8>
   190a4:	ldrb	r0, [r2, #1]
   190a8:	cmp	r0, #84	; 0x54
   190ac:	bne	1905c <_nc_visbuf2@plt+0x75a8>
   190b0:	add	r5, r5, #1
   190b4:	cmp	r3, r5
   190b8:	bhi	19074 <_nc_visbuf2@plt+0x75c0>
   190bc:	cmp	r8, #0
   190c0:	beq	191f4 <_nc_visbuf2@plt+0x7740>
   190c4:	ldrh	r3, [r4, #32]
   190c8:	cmp	r3, #0
   190cc:	beq	191b8 <_nc_visbuf2@plt+0x7704>
   190d0:	ldr	r8, [pc, #388]	; 1925c <_nc_visbuf2@plt+0x77a8>
   190d4:	mov	r5, #0
   190d8:	ldr	r9, [pc, #384]	; 19260 <_nc_visbuf2@plt+0x77ac>
   190dc:	movw	sl, #413	; 0x19d
   190e0:	ldr	fp, [pc, #380]	; 19264 <_nc_visbuf2@plt+0x77b0>
   190e4:	add	r8, pc, r8
   190e8:	add	r9, pc, r9
   190ec:	add	fp, pc, fp
   190f0:	b	19158 <_nc_visbuf2@plt+0x76a4>
   190f4:	ldr	r2, [r8, #60]	; 0x3c
   190f8:	cmp	r2, #1
   190fc:	beq	19160 <_nc_visbuf2@plt+0x76ac>
   19100:	ldr	r2, [r8, #72]	; 0x48
   19104:	ldr	r1, [r2, r5, lsl #2]
   19108:	cmp	r1, sl
   1910c:	ble	1916c <_nc_visbuf2@plt+0x76b8>
   19110:	ldrh	r0, [r4, #38]	; 0x26
   19114:	ldrh	lr, [r4, #36]	; 0x24
   19118:	rsb	r0, r3, r0
   1911c:	ldrh	ip, [r4, #34]	; 0x22
   19120:	add	r0, r1, r0
   19124:	ldr	r2, [r4, #24]
   19128:	add	r0, r0, lr
   1912c:	add	r0, r0, ip
   19130:	ldr	r2, [r2, r0, lsl #2]
   19134:	ldr	r0, [fp, #44]	; 0x2c
   19138:	cmp	r0, #1
   1913c:	bls	19180 <_nc_visbuf2@plt+0x76cc>
   19140:	mov	r0, #2
   19144:	add	r5, r5, #1
   19148:	blx	r6
   1914c:	ldrh	r3, [r4, #32]
   19150:	cmp	r3, r5
   19154:	bls	191b8 <_nc_visbuf2@plt+0x7704>
   19158:	cmp	r5, sl
   1915c:	bls	190f4 <_nc_visbuf2@plt+0x7640>
   19160:	mov	r1, r5
   19164:	cmp	r1, sl
   19168:	bgt	19110 <_nc_visbuf2@plt+0x765c>
   1916c:	ldr	r0, [fp, #44]	; 0x2c
   19170:	ldr	r2, [r9, #56]	; 0x38
   19174:	cmp	r0, #1
   19178:	ldr	r2, [r2, r1, lsl #2]
   1917c:	bhi	19140 <_nc_visbuf2@plt+0x768c>
   19180:	ldr	r0, [pc, #196]	; 1924c <_nc_visbuf2@plt+0x7798>
   19184:	ldr	r0, [r7, r0]
   19188:	ldrb	r0, [r0]
   1918c:	cmp	r0, #0
   19190:	bne	19140 <_nc_visbuf2@plt+0x768c>
   19194:	ldrb	r0, [r2]
   19198:	cmp	r0, #79	; 0x4f
   1919c:	bne	19140 <_nc_visbuf2@plt+0x768c>
   191a0:	ldrb	r0, [r2, #1]
   191a4:	cmp	r0, #84	; 0x54
   191a8:	bne	19140 <_nc_visbuf2@plt+0x768c>
   191ac:	add	r5, r5, #1
   191b0:	cmp	r3, r5
   191b4:	bhi	19158 <_nc_visbuf2@plt+0x76a4>
   191b8:	ldr	r2, [pc, #168]	; 19268 <_nc_visbuf2@plt+0x77b4>
   191bc:	mov	r0, #3
   191c0:	mov	r1, #0
   191c4:	add	r2, pc, r2
   191c8:	blx	r6
   191cc:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   191d0:	ldr	r3, [pc, #148]	; 1926c <_nc_visbuf2@plt+0x77b8>
   191d4:	mov	r1, #1
   191d8:	ldr	r0, [pc, #144]	; 19270 <_nc_visbuf2@plt+0x77bc>
   191dc:	mov	r2, #24
   191e0:	ldr	r3, [r7, r3]
   191e4:	add	r0, pc, r0
   191e8:	ldr	r3, [r3]
   191ec:	bl	11820 <fwrite@plt>
   191f0:	b	18f14 <_nc_visbuf2@plt+0x7460>
   191f4:	ldr	r3, [pc, #112]	; 1926c <_nc_visbuf2@plt+0x77b8>
   191f8:	mov	r1, #1
   191fc:	ldr	r0, [pc, #112]	; 19274 <_nc_visbuf2@plt+0x77c0>
   19200:	mov	r2, #23
   19204:	ldr	r3, [r7, r3]
   19208:	add	r0, pc, r0
   1920c:	ldr	r3, [r3]
   19210:	bl	11820 <fwrite@plt>
   19214:	b	190c4 <_nc_visbuf2@plt+0x7610>
   19218:	ldr	r3, [pc, #76]	; 1926c <_nc_visbuf2@plt+0x77b8>
   1921c:	mov	r1, #1
   19220:	ldr	r0, [pc, #80]	; 19278 <_nc_visbuf2@plt+0x77c4>
   19224:	mov	r2, #23
   19228:	ldr	r3, [r7, r3]
   1922c:	add	r0, pc, r0
   19230:	ldr	r3, [r3]
   19234:	bl	11820 <fwrite@plt>
   19238:	b	18fe8 <_nc_visbuf2@plt+0x7534>
   1923c:	andeq	r5, r1, ip, ror #1
   19240:	andeq	r5, r1, r4, ror #5
   19244:	andeq	r5, r1, r0, ror #5
   19248:	ldrdeq	r5, [r1], -ip
   1924c:	andeq	r0, r0, r0, ror r1
   19250:	andeq	r5, r1, r0, lsl r2
   19254:	andeq	r5, r1, ip, lsl #4
   19258:	andeq	r5, r1, r8, lsl #4
   1925c:	andeq	r5, r1, r0, lsr r1
   19260:	andeq	r5, r1, ip, lsr #2
   19264:	andeq	r5, r1, r8, lsr #2
   19268:	andeq	r3, r0, r4, ror pc
   1926c:	andeq	r0, r0, r0, lsr #3
   19270:	andeq	r3, r0, r8, lsl #30
   19274:	andeq	r3, r0, r8, lsl pc
   19278:	ldrdeq	r3, [r0], -ip
   1927c:	ldr	r3, [pc, #304]	; 193b4 <_nc_visbuf2@plt+0x7900>
   19280:	ldr	r1, [pc, #304]	; 193b8 <_nc_visbuf2@plt+0x7904>
   19284:	add	r3, pc, r3
   19288:	ldr	r2, [r0, #16]
   1928c:	push	{r4, r5, r6, r7, r8, lr}
   19290:	sub	sp, sp, #264	; 0x108
   19294:	ldr	r8, [r3, r1]
   19298:	mov	r5, r0
   1929c:	ldr	r4, [r2, #584]	; 0x248
   192a0:	ldr	r3, [r8]
   192a4:	sub	r2, r4, #1
   192a8:	cmn	r2, #3
   192ac:	str	r3, [sp, #260]	; 0x104
   192b0:	bhi	192d4 <_nc_visbuf2@plt+0x7820>
   192b4:	ldrb	r7, [r4]
   192b8:	cmp	r7, #0
   192bc:	beq	192d4 <_nc_visbuf2@plt+0x7820>
   192c0:	mov	r1, r7
   192c4:	mov	r3, r4
   192c8:	ldrb	r2, [r3, #1]
   192cc:	cmp	r2, #0
   192d0:	bne	192ec <_nc_visbuf2@plt+0x7838>
   192d4:	ldr	r2, [sp, #260]	; 0x104
   192d8:	ldr	r3, [r8]
   192dc:	cmp	r2, r3
   192e0:	bne	193b0 <_nc_visbuf2@plt+0x78fc>
   192e4:	add	sp, sp, #264	; 0x108
   192e8:	pop	{r4, r5, r6, r7, r8, pc}
   192ec:	ldrb	r2, [r3, #2]
   192f0:	cmp	r2, #0
   192f4:	beq	192d4 <_nc_visbuf2@plt+0x7820>
   192f8:	cmp	r2, r1
   192fc:	add	r3, r3, #2
   19300:	movhi	r1, r2
   19304:	bhi	192c8 <_nc_visbuf2@plt+0x7814>
   19308:	add	r6, sp, #4
   1930c:	mov	r2, #256	; 0x100
   19310:	mov	r1, #0
   19314:	mov	r0, r6
   19318:	bl	11970 <memset@plt>
   1931c:	mov	r2, r4
   19320:	ldrb	r3, [r2, #1]
   19324:	cmp	r3, #0
   19328:	beq	19344 <_nc_visbuf2@plt+0x7890>
   1932c:	add	r0, sp, #264	; 0x108
   19330:	add	r1, r0, r7
   19334:	ldrb	r7, [r2, #2]!
   19338:	cmp	r7, #0
   1933c:	strb	r3, [r1, #-260]	; 0xfffffefc
   19340:	bne	19320 <_nc_visbuf2@plt+0x786c>
   19344:	mov	r1, #0
   19348:	ldrb	r2, [sp, #4]
   1934c:	mov	r3, r1
   19350:	b	19358 <_nc_visbuf2@plt+0x78a4>
   19354:	ldrb	r2, [r6, r3]
   19358:	cmp	r2, #0
   1935c:	beq	19380 <_nc_visbuf2@plt+0x78cc>
   19360:	strb	r3, [r4, r1]
   19364:	add	r0, r1, #1
   19368:	ldr	ip, [r5, #16]
   1936c:	add	r1, r1, #2
   19370:	ldr	ip, [ip, #584]	; 0x248
   19374:	strb	r2, [ip, r0]
   19378:	ldr	r2, [r5, #16]
   1937c:	ldr	r4, [r2, #584]	; 0x248
   19380:	add	r3, r3, #1
   19384:	cmp	r3, #256	; 0x100
   19388:	bne	19354 <_nc_visbuf2@plt+0x78a0>
   1938c:	cmp	r7, #0
   19390:	mov	r3, r1
   19394:	strbne	r7, [r4, r1]
   19398:	addne	r1, r1, #1
   1939c:	ldrne	r3, [r5, #16]
   193a0:	ldrne	r4, [r3, #584]	; 0x248
   193a4:	mov	r3, #0
   193a8:	strb	r3, [r4, r1]
   193ac:	b	192d4 <_nc_visbuf2@plt+0x7820>
   193b0:	bl	117cc <__stack_chk_fail@plt>
   193b4:	andeq	r4, r1, r4, ror sp
   193b8:	andeq	r0, r0, r8, asr r1
   193bc:	push	{r4, r5, r6, lr}
   193c0:	mov	r4, r1
   193c4:	mov	r6, r0
   193c8:	bl	11904 <strlen@plt>
   193cc:	mov	r5, r0
   193d0:	mov	r0, r4
   193d4:	bl	11904 <strlen@plt>
   193d8:	cmp	r5, r0
   193dc:	beq	193e8 <_nc_visbuf2@plt+0x7934>
   193e0:	mov	r0, #0
   193e4:	pop	{r4, r5, r6, pc}
   193e8:	mov	r0, r6
   193ec:	mov	r1, r4
   193f0:	mov	r2, r5
   193f4:	bl	11a9c <strncmp@plt>
   193f8:	rsbs	r0, r0, #1
   193fc:	movcc	r0, #0
   19400:	pop	{r4, r5, r6, pc}
   19404:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   19408:	mov	r7, r0
   1940c:	ldr	r6, [pc, #76]	; 19460 <_nc_visbuf2@plt+0x79ac>
   19410:	mov	r8, r1
   19414:	ldr	r5, [pc, #72]	; 19464 <_nc_visbuf2@plt+0x79b0>
   19418:	mov	r9, r2
   1941c:	add	r6, pc, r6
   19420:	bl	116c8 <_init@@Base>
   19424:	add	r5, pc, r5
   19428:	rsb	r6, r5, r6
   1942c:	asrs	r6, r6, #2
   19430:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   19434:	sub	r5, r5, #4
   19438:	mov	r4, #0
   1943c:	add	r4, r4, #1
   19440:	ldr	r3, [r5, #4]!
   19444:	mov	r0, r7
   19448:	mov	r1, r8
   1944c:	mov	r2, r9
   19450:	blx	r3
   19454:	cmp	r4, r6
   19458:	bne	1943c <_nc_visbuf2@plt+0x7988>
   1945c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   19460:	andeq	r4, r1, r4, lsr r8
   19464:	andeq	r4, r1, r8, lsr #16
   19468:	bx	lr
   1946c:	ldr	r3, [pc, #28]	; 19490 <_nc_visbuf2@plt+0x79dc>
   19470:	mov	r1, #0
   19474:	ldr	r2, [pc, #24]	; 19494 <_nc_visbuf2@plt+0x79e0>
   19478:	add	r3, pc, r3
   1947c:	ldr	r3, [r3, r2]
   19480:	cmp	r3, #0
   19484:	ldrne	r2, [r3]
   19488:	moveq	r2, r3
   1948c:	b	11958 <__cxa_atexit@plt>
   19490:	andeq	r4, r1, r0, lsl #23
   19494:	andeq	r0, r0, ip, ror r1

Disassembly of section .fini:

00019498 <_fini@@Base>:
   19498:	push	{r3, lr}
   1949c:	pop	{r3, pc}
