v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 42200 49900 1 0 0 input-2.sym
{
T 42200 50100 5 10 0 0 0 0 1
net=PC0:1
T 42800 50600 5 10 0 0 0 0 1
device=none
T 42700 50000 5 10 1 1 0 7 1
value=PC0
}
C 42200 49500 1 0 0 input-2.sym
{
T 42200 49700 5 10 0 0 0 0 1
net=PC1:1
T 42800 50200 5 10 0 0 0 0 1
device=none
T 42700 49600 5 10 1 1 0 7 1
value=PC1
}
C 42200 49100 1 0 0 input-2.sym
{
T 42200 49300 5 10 0 0 0 0 1
net=PC2:1
T 42800 49800 5 10 0 0 0 0 1
device=none
T 42700 49200 5 10 1 1 0 7 1
value=PC2
}
C 42200 48700 1 0 0 input-2.sym
{
T 42200 48900 5 10 0 0 0 0 1
net=PC3:1
T 42800 49400 5 10 0 0 0 0 1
device=none
T 42700 48800 5 10 1 1 0 7 1
value=PC3
}
C 43800 46600 1 0 0 74283-1.sym
{
T 44100 50740 5 10 0 0 0 0 1
device=74283
T 44100 50540 5 10 0 0 0 0 1
footprint=DIP16
T 45500 50400 5 10 1 1 0 6 1
refdes=U7
T 43800 46600 5 10 0 0 0 0 1
x-appdesc=PC adder (bits 0-3)
}
C 46000 49900 1 0 0 output-2.sym
{
T 46900 50100 5 10 0 0 0 0 1
net=PCADD0:1
T 46200 50600 5 10 0 0 0 0 1
device=none
T 46900 50000 5 10 1 1 0 1 1
value=PCADD0
}
C 46000 49500 1 0 0 output-2.sym
{
T 46900 49700 5 10 0 0 0 0 1
net=PCADD1:1
T 46200 50200 5 10 0 0 0 0 1
device=none
T 46900 49600 5 10 1 1 0 1 1
value=PCADD1
}
C 46000 49100 1 0 0 output-2.sym
{
T 46900 49300 5 10 0 0 0 0 1
net=PCADD2:1
T 46200 49800 5 10 0 0 0 0 1
device=none
T 46900 49200 5 10 1 1 0 1 1
value=PCADD2
}
C 46000 48700 1 0 0 output-2.sym
{
T 46900 48900 5 10 0 0 0 0 1
net=PCADD3:1
T 46200 49400 5 10 0 0 0 0 1
device=none
T 46900 48800 5 10 1 1 0 1 1
value=PCADD3
}
N 45800 50000 46000 50000 4
N 46000 49600 45800 49600 4
N 45800 49200 46000 49200 4
N 46000 48800 45800 48800 4
C 49900 49900 1 0 0 input-2.sym
{
T 49900 50100 5 10 0 0 0 0 1
net=PC8:1
T 50500 50600 5 10 0 0 0 0 1
device=none
T 50400 50000 5 10 1 1 0 7 1
value=PC8
}
C 49900 49500 1 0 0 input-2.sym
{
T 49900 49700 5 10 0 0 0 0 1
net=PC9:1
T 50500 50200 5 10 0 0 0 0 1
device=none
T 50400 49600 5 10 1 1 0 7 1
value=PC9
}
C 49900 49100 1 0 0 input-2.sym
{
T 49900 49300 5 10 0 0 0 0 1
net=PC10:1
T 50500 49800 5 10 0 0 0 0 1
device=none
T 50400 49200 5 10 1 1 0 7 1
value=PC10
}
C 49900 48700 1 0 0 input-2.sym
{
T 49900 48900 5 10 0 0 0 0 1
net=PC11:1
T 50500 49400 5 10 0 0 0 0 1
device=none
T 50400 48800 5 10 1 1 0 7 1
value=PC11
}
C 51700 46600 1 0 0 74283-1.sym
{
T 52000 50740 5 10 0 0 0 0 1
device=74283
T 52000 50540 5 10 0 0 0 0 1
footprint=DIP16
T 53400 50400 5 10 1 1 0 6 1
refdes=U9
T 51700 46600 5 10 0 0 0 0 1
x-appdesc=PC adder (bits 8-11)
}
C 53900 49900 1 0 0 output-2.sym
{
T 54800 50100 5 10 0 0 0 0 1
net=PCADD8:1
T 54100 50600 5 10 0 0 0 0 1
device=none
T 54800 50000 5 10 1 1 0 1 1
value=PCADD8
}
C 53900 49500 1 0 0 output-2.sym
{
T 54800 49700 5 10 0 0 0 0 1
net=PCADD9:1
T 54100 50200 5 10 0 0 0 0 1
device=none
T 54800 49600 5 10 1 1 0 1 1
value=PCADD9
}
C 53900 49100 1 0 0 output-2.sym
{
T 54800 49300 5 10 0 0 0 0 1
net=PCADD10:1
T 54100 49800 5 10 0 0 0 0 1
device=none
T 54800 49200 5 10 1 1 0 1 1
value=PCADD10
}
C 53900 48700 1 0 0 output-2.sym
{
T 54800 48900 5 10 0 0 0 0 1
net=PCADD11:1
T 54100 49400 5 10 0 0 0 0 1
device=none
T 54800 48800 5 10 1 1 0 1 1
value=PCADD11
}
N 53700 50000 53900 50000 4
N 53900 49600 53700 49600 4
N 53700 49200 53900 49200 4
N 53900 48800 53700 48800 4
C 42200 45400 1 0 0 input-2.sym
{
T 42200 45600 5 10 0 0 0 0 1
net=PC4:1
T 42800 46100 5 10 0 0 0 0 1
device=none
T 42700 45500 5 10 1 1 0 7 1
value=PC4
}
C 42200 45000 1 0 0 input-2.sym
{
T 42200 45200 5 10 0 0 0 0 1
net=PC5:1
T 42800 45700 5 10 0 0 0 0 1
device=none
T 42700 45100 5 10 1 1 0 7 1
value=PC5
}
C 42200 44600 1 0 0 input-2.sym
{
T 42200 44800 5 10 0 0 0 0 1
net=PC6:1
T 42800 45300 5 10 0 0 0 0 1
device=none
T 42700 44700 5 10 1 1 0 7 1
value=PC6
}
C 42200 44200 1 0 0 input-2.sym
{
T 42200 44400 5 10 0 0 0 0 1
net=PC7:1
T 42800 44900 5 10 0 0 0 0 1
device=none
T 42700 44300 5 10 1 1 0 7 1
value=PC7
}
C 43800 42100 1 0 0 74283-1.sym
{
T 44100 46240 5 10 0 0 0 0 1
device=74283
T 44100 46040 5 10 0 0 0 0 1
footprint=DIP16
T 45500 45900 5 10 1 1 0 6 1
refdes=U8
T 43800 42100 5 10 0 0 0 0 1
x-appdesc=PC adder (bits 4-7)
}
C 46000 45400 1 0 0 output-2.sym
{
T 46900 45600 5 10 0 0 0 0 1
net=PCADD4:1
T 46200 46100 5 10 0 0 0 0 1
device=none
T 46900 45500 5 10 1 1 0 1 1
value=PCADD4
}
C 46000 45000 1 0 0 output-2.sym
{
T 46900 45200 5 10 0 0 0 0 1
net=PCADD5:1
T 46200 45700 5 10 0 0 0 0 1
device=none
T 46900 45100 5 10 1 1 0 1 1
value=PCADD5
}
C 46000 44600 1 0 0 output-2.sym
{
T 46900 44800 5 10 0 0 0 0 1
net=PCADD6:1
T 46200 45300 5 10 0 0 0 0 1
device=none
T 46900 44700 5 10 1 1 0 1 1
value=PCADD6
}
C 46000 44200 1 0 0 output-2.sym
{
T 46900 44400 5 10 0 0 0 0 1
net=PCADD7:1
T 46200 44900 5 10 0 0 0 0 1
device=none
T 46900 44300 5 10 1 1 0 1 1
value=PCADD7
}
N 45800 45500 46000 45500 4
N 46000 45100 45800 45100 4
N 45800 44700 46000 44700 4
N 46000 44300 45800 44300 4
C 49900 45400 1 0 0 input-2.sym
{
T 49900 45600 5 10 0 0 0 0 1
net=PC12:1
T 50500 46100 5 10 0 0 0 0 1
device=none
T 50400 45500 5 10 1 1 0 7 1
value=PC12
}
C 49900 45000 1 0 0 input-2.sym
{
T 49900 45200 5 10 0 0 0 0 1
net=PC13:1
T 50500 45700 5 10 0 0 0 0 1
device=none
T 50400 45100 5 10 1 1 0 7 1
value=PC13
}
C 49900 44600 1 0 0 input-2.sym
{
T 49900 44800 5 10 0 0 0 0 1
net=PC14:1
T 50500 45300 5 10 0 0 0 0 1
device=none
T 50400 44700 5 10 1 1 0 7 1
value=PC14
}
C 49900 44200 1 0 0 input-2.sym
{
T 49900 44400 5 10 0 0 0 0 1
net=PC15:1
T 50500 44900 5 10 0 0 0 0 1
device=none
T 50400 44300 5 10 1 1 0 7 1
value=PC15
}
C 51700 42100 1 0 0 74283-1.sym
{
T 52000 46240 5 10 0 0 0 0 1
device=74283
T 52000 46040 5 10 0 0 0 0 1
footprint=DIP16
T 53400 45900 5 10 1 1 0 6 1
refdes=U10
T 51700 42100 5 10 0 0 0 0 1
x-appdesc=PC adder (bits 12-15)
}
C 53900 45400 1 0 0 output-2.sym
{
T 54800 45600 5 10 0 0 0 0 1
net=PCADD12:1
T 54100 46100 5 10 0 0 0 0 1
device=none
T 54800 45500 5 10 1 1 0 1 1
value=PCADD12
}
C 53900 45000 1 0 0 output-2.sym
{
T 54800 45200 5 10 0 0 0 0 1
net=PCADD13:1
T 54100 45700 5 10 0 0 0 0 1
device=none
T 54800 45100 5 10 1 1 0 1 1
value=PCADD13
}
C 53900 44600 1 0 0 output-2.sym
{
T 54800 44800 5 10 0 0 0 0 1
net=PCADD14:1
T 54100 45300 5 10 0 0 0 0 1
device=none
T 54800 44700 5 10 1 1 0 1 1
value=PCADD14
}
C 53900 44200 1 0 0 output-2.sym
{
T 54800 44400 5 10 0 0 0 0 1
net=PCADD15:1
T 54100 44900 5 10 0 0 0 0 1
device=none
T 54800 44300 5 10 1 1 0 1 1
value=PCADD15
}
N 53700 45500 53900 45500 4
N 53900 45100 53700 45100 4
N 53700 44700 53900 44700 4
N 53900 44300 53700 44300 4
C 43500 46300 1 0 0 gnd-1.sym
N 45800 48400 46000 48400 4
N 53700 48400 53900 48400 4
N 43600 46600 43600 46800 4
N 43600 46800 43800 46800 4
C 46000 48300 1 0 0 output-2.sym
{
T 46900 48500 5 10 0 0 0 0 1
net=PCCARRY0:1
T 46200 49000 5 10 0 0 0 0 1
device=none
T 46900 48400 5 10 1 1 0 1 1
value=PCCARRY0
}
C 53900 48300 1 0 0 output-2.sym
{
T 54800 48500 5 10 0 0 0 0 1
net=PCCARRY2:1
T 54100 49000 5 10 0 0 0 0 1
device=none
T 54800 48400 5 10 1 1 0 1 1
value=PCCARRY2
}
C 46000 43800 1 0 0 output-2.sym
{
T 46900 44000 5 10 0 0 0 0 1
net=PCCARRY1:1
T 46200 44500 5 10 0 0 0 0 1
device=none
T 46900 43900 5 10 1 1 0 1 1
value=PCCARRY1
}
N 45800 43900 46000 43900 4
C 42200 42200 1 0 0 input-2.sym
{
T 42200 42400 5 10 0 0 0 0 1
net=PCCARRY0:1
T 42800 42900 5 10 0 0 0 0 1
device=none
T 42700 42300 5 10 1 1 0 7 1
value=PCCARRY0
}
N 43600 42300 43800 42300 4
C 49900 46700 1 0 0 input-2.sym
{
T 49900 46900 5 10 0 0 0 0 1
net=PCCARRY1:1
T 50500 47400 5 10 0 0 0 0 1
device=none
T 50400 46800 5 10 1 1 0 7 1
value=PCCARRY1
}
C 49900 42200 1 0 0 input-2.sym
{
T 49900 42400 5 10 0 0 0 0 1
net=PCCARRY2:1
T 50500 42900 5 10 0 0 0 0 1
device=none
T 50400 42300 5 10 1 1 0 7 1
value=PCCARRY2
}
T 50000 40700 9 10 1 0 0 0 1
PC adder
T 49900 40400 9 10 1 0 0 0 1
pcadder.sch
T 53800 40400 9 10 1 0 0 0 1
REVISION
N 51300 46800 51700 46800 4
N 51300 42300 51700 42300 4
C 42200 48300 1 0 0 input-2.sym
{
T 42200 48500 5 10 0 0 0 0 1
net=PCADDMUX0:1
T 42800 49000 5 10 0 0 0 0 1
device=none
T 42700 48400 5 10 1 1 0 7 1
value=PCADDMUX0
}
C 42200 47900 1 0 0 input-2.sym
{
T 42200 48100 5 10 0 0 0 0 1
net=PCADDMUX1:1
T 42800 48600 5 10 0 0 0 0 1
device=none
T 42700 48000 5 10 1 1 0 7 1
value=PCADDMUX1
}
C 42200 47500 1 0 0 input-2.sym
{
T 42200 47700 5 10 0 0 0 0 1
net=PCADDMUX2:1
T 42800 48200 5 10 0 0 0 0 1
device=none
T 42700 47600 5 10 1 1 0 7 1
value=PCADDMUX2
}
C 42200 47100 1 0 0 input-2.sym
{
T 42200 47300 5 10 0 0 0 0 1
net=PCADDMUX3:1
T 42800 47800 5 10 0 0 0 0 1
device=none
T 42700 47200 5 10 1 1 0 7 1
value=PCADDMUX3
}
C 42200 43800 1 0 0 input-2.sym
{
T 42200 44000 5 10 0 0 0 0 1
net=PCADDMUX4:1
T 42800 44500 5 10 0 0 0 0 1
device=none
T 42700 43900 5 10 1 1 0 7 1
value=PCADDMUX4
}
C 42200 43400 1 0 0 input-2.sym
{
T 42200 43600 5 10 0 0 0 0 1
net=PCADDMUX5:1
T 42800 44100 5 10 0 0 0 0 1
device=none
T 42700 43500 5 10 1 1 0 7 1
value=PCADDMUX5
}
C 42200 43000 1 0 0 input-2.sym
{
T 42200 43200 5 10 0 0 0 0 1
net=PCADDMUX6:1
T 42800 43700 5 10 0 0 0 0 1
device=none
T 42700 43100 5 10 1 1 0 7 1
value=PCADDMUX6
}
C 42200 42600 1 0 0 input-2.sym
{
T 42200 42800 5 10 0 0 0 0 1
net=PCADDMUX7:1
T 42800 43300 5 10 0 0 0 0 1
device=none
T 42700 42700 5 10 1 1 0 7 1
value=PCADDMUX7
}
C 49900 48300 1 0 0 input-2.sym
{
T 49900 48500 5 10 0 0 0 0 1
net=PCADDMUX8:1
T 50500 49000 5 10 0 0 0 0 1
device=none
T 50400 48400 5 10 1 1 0 7 1
value=PCADDMUX8
}
C 49900 47900 1 0 0 input-2.sym
{
T 49900 48100 5 10 0 0 0 0 1
net=PCADDMUX9:1
T 50500 48600 5 10 0 0 0 0 1
device=none
T 50400 48000 5 10 1 1 0 7 1
value=PCADDMUX9
}
C 49900 47500 1 0 0 input-2.sym
{
T 49900 47700 5 10 0 0 0 0 1
net=PCADDMUX10:1
T 50500 48200 5 10 0 0 0 0 1
device=none
T 50400 47600 5 10 1 1 0 7 1
value=PCADDMUX10
}
C 49900 43800 1 0 0 input-2.sym
{
T 49900 44000 5 10 0 0 0 0 1
net=PCADDMUX10:1
T 50500 44500 5 10 0 0 0 0 1
device=none
T 50400 43900 5 10 1 1 0 7 1
value=PCADDMUX10
}
N 43600 50000 43800 50000 4
N 43600 49600 43800 49600 4
N 43600 49200 43800 49200 4
N 43600 48800 43800 48800 4
N 43600 48400 43800 48400 4
N 43600 48000 43800 48000 4
N 43600 47600 43800 47600 4
N 43600 47200 43800 47200 4
N 51300 50000 51700 50000 4
N 51300 49600 51700 49600 4
N 51300 49200 51700 49200 4
N 51300 48800 51700 48800 4
N 51300 48400 51700 48400 4
N 51300 48000 51700 48000 4
N 51300 47600 51700 47600 4
N 43600 45500 43800 45500 4
N 43600 45100 43800 45100 4
N 43600 44700 43800 44700 4
N 43600 44300 43800 44300 4
N 43600 43900 43800 43900 4
N 43600 43500 43800 43500 4
N 43600 43100 43800 43100 4
N 43600 42700 43800 42700 4
N 51300 45500 51700 45500 4
N 51300 45100 51700 45100 4
N 51300 44700 51700 44700 4
N 51300 44300 51700 44300 4
N 51300 43900 51700 43900 4
N 51700 47200 51500 47200 4
N 51500 47200 51500 47600 4
N 51700 43500 51500 43500 4
N 51500 42700 51500 43900 4
N 51700 43100 51500 43100 4
N 51700 42700 51500 42700 4
