#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d1e020 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d66ec0 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x1d1c350 .functor NOT 1, L_0x1d909f0, C4<0>, C4<0>, C4<0>;
L_0x1d90700 .functor XOR 8, L_0x1d904a0, L_0x1d90660, C4<00000000>, C4<00000000>;
L_0x1d908e0 .functor XOR 8, L_0x1d90700, L_0x1d90810, C4<00000000>, C4<00000000>;
v0x1d8e080_0 .net *"_ivl_10", 7 0, L_0x1d90810;  1 drivers
v0x1d8e180_0 .net *"_ivl_12", 7 0, L_0x1d908e0;  1 drivers
v0x1d8e260_0 .net *"_ivl_2", 7 0, L_0x1d90400;  1 drivers
v0x1d8e320_0 .net *"_ivl_4", 7 0, L_0x1d904a0;  1 drivers
v0x1d8e400_0 .net *"_ivl_6", 7 0, L_0x1d90660;  1 drivers
v0x1d8e530_0 .net *"_ivl_8", 7 0, L_0x1d90700;  1 drivers
v0x1d8e610_0 .net "areset", 0 0, L_0x1d1c760;  1 drivers
v0x1d8e6b0_0 .var "clk", 0 0;
v0x1d8e750_0 .net "predict_history_dut", 6 0, v0x1d8d2a0_0;  1 drivers
v0x1d8e8a0_0 .net "predict_history_ref", 6 0, L_0x1d90270;  1 drivers
v0x1d8e940_0 .net "predict_pc", 6 0, L_0x1d8f500;  1 drivers
v0x1d8e9e0_0 .net "predict_taken_dut", 0 0, v0x1d8d570_0;  1 drivers
v0x1d8ea80_0 .net "predict_taken_ref", 0 0, L_0x1d900b0;  1 drivers
v0x1d8eb20_0 .net "predict_valid", 0 0, v0x1d8bc50_0;  1 drivers
v0x1d8ebc0_0 .var/2u "stats1", 223 0;
v0x1d8ec60_0 .var/2u "strobe", 0 0;
v0x1d8ed20_0 .net "tb_match", 0 0, L_0x1d909f0;  1 drivers
v0x1d8eed0_0 .net "tb_mismatch", 0 0, L_0x1d1c350;  1 drivers
v0x1d8ef70_0 .net "train_history", 6 0, L_0x1d8fab0;  1 drivers
v0x1d8f030_0 .net "train_mispredicted", 0 0, L_0x1d8f950;  1 drivers
v0x1d8f0d0_0 .net "train_pc", 6 0, L_0x1d8fc40;  1 drivers
v0x1d8f190_0 .net "train_taken", 0 0, L_0x1d8f730;  1 drivers
v0x1d8f230_0 .net "train_valid", 0 0, v0x1d8c5d0_0;  1 drivers
v0x1d8f2d0_0 .net "wavedrom_enable", 0 0, v0x1d8c6a0_0;  1 drivers
v0x1d8f370_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x1d8c740_0;  1 drivers
v0x1d8f410_0 .net "wavedrom_title", 511 0, v0x1d8c820_0;  1 drivers
L_0x1d90400 .concat [ 7 1 0 0], L_0x1d90270, L_0x1d900b0;
L_0x1d904a0 .concat [ 7 1 0 0], L_0x1d90270, L_0x1d900b0;
L_0x1d90660 .concat [ 7 1 0 0], v0x1d8d2a0_0, v0x1d8d570_0;
L_0x1d90810 .concat [ 7 1 0 0], L_0x1d90270, L_0x1d900b0;
L_0x1d909f0 .cmp/eeq 8, L_0x1d90400, L_0x1d908e0;
S_0x1d61d90 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x1d66ec0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x1d200f0 .param/l "LNT" 0 3 22, C4<01>;
P_0x1d20130 .param/l "LT" 0 3 22, C4<10>;
P_0x1d20170 .param/l "SNT" 0 3 22, C4<00>;
P_0x1d201b0 .param/l "ST" 0 3 22, C4<11>;
P_0x1d201f0 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x1d1cc40 .functor XOR 7, v0x1d89df0_0, L_0x1d8f500, C4<0000000>, C4<0000000>;
L_0x1d485c0 .functor XOR 7, L_0x1d8fab0, L_0x1d8fc40, C4<0000000>, C4<0000000>;
v0x1d5afd0_0 .net *"_ivl_11", 0 0, L_0x1d8ffc0;  1 drivers
L_0x7f953f0f61c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1d5b2a0_0 .net *"_ivl_12", 0 0, L_0x7f953f0f61c8;  1 drivers
L_0x7f953f0f6210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1d1c3c0_0 .net *"_ivl_16", 6 0, L_0x7f953f0f6210;  1 drivers
v0x1d1c600_0 .net *"_ivl_4", 1 0, L_0x1d8fdd0;  1 drivers
v0x1d1c7d0_0 .net *"_ivl_6", 8 0, L_0x1d8fed0;  1 drivers
L_0x7f953f0f6180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1d1cd30_0 .net *"_ivl_9", 1 0, L_0x7f953f0f6180;  1 drivers
v0x1d89ad0_0 .net "areset", 0 0, L_0x1d1c760;  alias, 1 drivers
v0x1d89b90_0 .net "clk", 0 0, v0x1d8e6b0_0;  1 drivers
v0x1d89c50 .array "pht", 0 127, 1 0;
v0x1d89d10_0 .net "predict_history", 6 0, L_0x1d90270;  alias, 1 drivers
v0x1d89df0_0 .var "predict_history_r", 6 0;
v0x1d89ed0_0 .net "predict_index", 6 0, L_0x1d1cc40;  1 drivers
v0x1d89fb0_0 .net "predict_pc", 6 0, L_0x1d8f500;  alias, 1 drivers
v0x1d8a090_0 .net "predict_taken", 0 0, L_0x1d900b0;  alias, 1 drivers
v0x1d8a150_0 .net "predict_valid", 0 0, v0x1d8bc50_0;  alias, 1 drivers
v0x1d8a210_0 .net "train_history", 6 0, L_0x1d8fab0;  alias, 1 drivers
v0x1d8a2f0_0 .net "train_index", 6 0, L_0x1d485c0;  1 drivers
v0x1d8a3d0_0 .net "train_mispredicted", 0 0, L_0x1d8f950;  alias, 1 drivers
v0x1d8a490_0 .net "train_pc", 6 0, L_0x1d8fc40;  alias, 1 drivers
v0x1d8a570_0 .net "train_taken", 0 0, L_0x1d8f730;  alias, 1 drivers
v0x1d8a630_0 .net "train_valid", 0 0, v0x1d8c5d0_0;  alias, 1 drivers
E_0x1d2de50 .event posedge, v0x1d89ad0_0, v0x1d89b90_0;
L_0x1d8fdd0 .array/port v0x1d89c50, L_0x1d8fed0;
L_0x1d8fed0 .concat [ 7 2 0 0], L_0x1d1cc40, L_0x7f953f0f6180;
L_0x1d8ffc0 .part L_0x1d8fdd0, 1, 1;
L_0x1d900b0 .functor MUXZ 1, L_0x7f953f0f61c8, L_0x1d8ffc0, v0x1d8bc50_0, C4<>;
L_0x1d90270 .functor MUXZ 7, L_0x7f953f0f6210, v0x1d89df0_0, v0x1d8bc50_0, C4<>;
S_0x1d21a90 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0x1d61d90;
 .timescale -12 -12;
v0x1d5abb0_0 .var/i "i", 31 0;
S_0x1d8a850 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x1d66ec0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x1d8aa00 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x1d1c760 .functor BUFZ 1, v0x1d8bd20_0, C4<0>, C4<0>, C4<0>;
L_0x7f953f0f60a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1d8b4e0_0 .net *"_ivl_10", 0 0, L_0x7f953f0f60a8;  1 drivers
L_0x7f953f0f60f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1d8b5c0_0 .net *"_ivl_14", 6 0, L_0x7f953f0f60f0;  1 drivers
L_0x7f953f0f6138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1d8b6a0_0 .net *"_ivl_18", 6 0, L_0x7f953f0f6138;  1 drivers
L_0x7f953f0f6018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1d8b760_0 .net *"_ivl_2", 6 0, L_0x7f953f0f6018;  1 drivers
L_0x7f953f0f6060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1d8b840_0 .net *"_ivl_6", 0 0, L_0x7f953f0f6060;  1 drivers
v0x1d8b970_0 .net "areset", 0 0, L_0x1d1c760;  alias, 1 drivers
v0x1d8ba10_0 .net "clk", 0 0, v0x1d8e6b0_0;  alias, 1 drivers
v0x1d8bae0_0 .net "predict_pc", 6 0, L_0x1d8f500;  alias, 1 drivers
v0x1d8bbb0_0 .var "predict_pc_r", 6 0;
v0x1d8bc50_0 .var "predict_valid", 0 0;
v0x1d8bd20_0 .var "reset", 0 0;
v0x1d8bdc0_0 .net "tb_match", 0 0, L_0x1d909f0;  alias, 1 drivers
v0x1d8be80_0 .net "train_history", 6 0, L_0x1d8fab0;  alias, 1 drivers
v0x1d8bf70_0 .var "train_history_r", 6 0;
v0x1d8c030_0 .net "train_mispredicted", 0 0, L_0x1d8f950;  alias, 1 drivers
v0x1d8c100_0 .var "train_mispredicted_r", 0 0;
v0x1d8c1a0_0 .net "train_pc", 6 0, L_0x1d8fc40;  alias, 1 drivers
v0x1d8c3a0_0 .var "train_pc_r", 6 0;
v0x1d8c460_0 .net "train_taken", 0 0, L_0x1d8f730;  alias, 1 drivers
v0x1d8c530_0 .var "train_taken_r", 0 0;
v0x1d8c5d0_0 .var "train_valid", 0 0;
v0x1d8c6a0_0 .var "wavedrom_enable", 0 0;
v0x1d8c740_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x1d8c820_0 .var "wavedrom_title", 511 0;
E_0x1d2d2f0/0 .event negedge, v0x1d89b90_0;
E_0x1d2d2f0/1 .event posedge, v0x1d89b90_0;
E_0x1d2d2f0 .event/or E_0x1d2d2f0/0, E_0x1d2d2f0/1;
L_0x1d8f500 .functor MUXZ 7, L_0x7f953f0f6018, v0x1d8bbb0_0, v0x1d8bc50_0, C4<>;
L_0x1d8f730 .functor MUXZ 1, L_0x7f953f0f6060, v0x1d8c530_0, v0x1d8c5d0_0, C4<>;
L_0x1d8f950 .functor MUXZ 1, L_0x7f953f0f60a8, v0x1d8c100_0, v0x1d8c5d0_0, C4<>;
L_0x1d8fab0 .functor MUXZ 7, L_0x7f953f0f60f0, v0x1d8bf70_0, v0x1d8c5d0_0, C4<>;
L_0x1d8fc40 .functor MUXZ 7, L_0x7f953f0f6138, v0x1d8c3a0_0, v0x1d8c5d0_0, C4<>;
S_0x1d8aac0 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x1d8a850;
 .timescale -12 -12;
v0x1d8ad20_0 .var/2u "arfail", 0 0;
v0x1d8ae00_0 .var "async", 0 0;
v0x1d8aec0_0 .var/2u "datafail", 0 0;
v0x1d8af60_0 .var/2u "srfail", 0 0;
E_0x1d2d0a0 .event posedge, v0x1d89b90_0;
E_0x1d0e9f0 .event negedge, v0x1d89b90_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1d2d0a0;
    %wait E_0x1d2d0a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d8bd20_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d2d0a0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x1d0e9f0;
    %load/vec4 v0x1d8bdc0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1d8aec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8bd20_0, 0;
    %wait E_0x1d2d0a0;
    %load/vec4 v0x1d8bdc0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1d8ad20_0, 0, 1;
    %wait E_0x1d2d0a0;
    %load/vec4 v0x1d8bdc0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1d8af60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d8bd20_0, 0;
    %load/vec4 v0x1d8af60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1d8ad20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1d8ae00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1d8aec0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1d8ae00_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1d8b020 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x1d8a850;
 .timescale -12 -12;
v0x1d8b220_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d8b300 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x1d8a850;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d8caa0 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x1d66ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
L_0x1d371d0 .functor XOR 7, L_0x1d8f500, v0x1d8d0d0_0, C4<0000000>, C4<0000000>;
L_0x1d683d0 .functor XOR 7, L_0x1d8fc40, L_0x1d8fab0, C4<0000000>, C4<0000000>;
v0x1d8cdf0 .array "PHT", 0 127, 1 0;
v0x1d8ced0_0 .net "areset", 0 0, L_0x1d1c760;  alias, 1 drivers
v0x1d8cfe0_0 .net "clk", 0 0, v0x1d8e6b0_0;  alias, 1 drivers
v0x1d8d0d0_0 .var "global_history", 6 0;
v0x1d8d170_0 .var/i "i", 31 0;
v0x1d8d2a0_0 .var "predict_history", 6 0;
v0x1d8d380_0 .net "predict_index", 6 0, L_0x1d371d0;  1 drivers
v0x1d8d460_0 .net "predict_pc", 6 0, L_0x1d8f500;  alias, 1 drivers
v0x1d8d570_0 .var "predict_taken", 0 0;
v0x1d8d630_0 .net "predict_valid", 0 0, v0x1d8bc50_0;  alias, 1 drivers
v0x1d8d6d0_0 .net "train_history", 6 0, L_0x1d8fab0;  alias, 1 drivers
v0x1d8d7e0_0 .net "train_index", 6 0, L_0x1d683d0;  1 drivers
v0x1d8d8c0_0 .net "train_mispredicted", 0 0, L_0x1d8f950;  alias, 1 drivers
v0x1d8d9b0_0 .net "train_pc", 6 0, L_0x1d8fc40;  alias, 1 drivers
v0x1d8dac0_0 .net "train_taken", 0 0, L_0x1d8f730;  alias, 1 drivers
v0x1d8dbb0_0 .net "train_valid", 0 0, v0x1d8c5d0_0;  alias, 1 drivers
E_0x1d6eea0 .event posedge, v0x1d89ad0_0;
S_0x1d8de60 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x1d66ec0;
 .timescale -12 -12;
E_0x1d6f1c0 .event anyedge, v0x1d8ec60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d8ec60_0;
    %nor/r;
    %assign/vec4 v0x1d8ec60_0, 0;
    %wait E_0x1d6f1c0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d8a850;
T_4 ;
    %wait E_0x1d2d0a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8bd20_0, 0;
    %wait E_0x1d2d0a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d8bd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8bc50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8c100_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x1d8bf70_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1d8c3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8c530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8c5d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8bc50_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1d8bbb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d8ae00_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1d8aac0;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1d8b300;
    %join;
    %wait E_0x1d2d0a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8bd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d8bc50_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1d8bbb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8bc50_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1d8bf70_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1d8c3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8c530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d8c5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d8c100_0, 0;
    %wait E_0x1d0e9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d8bd20_0, 0;
    %wait E_0x1d2d0a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8c5d0_0, 0;
    %wait E_0x1d2d0a0;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x1d8bf70_0, 0;
    %wait E_0x1d2d0a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d8c5d0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d2d0a0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1d8bf70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d8c530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8c5d0_0, 0;
    %wait E_0x1d2d0a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d8c5d0_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d2d0a0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1d8b300;
    %join;
    %wait E_0x1d2d0a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8bd20_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1d8bbb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8bc50_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1d8bf70_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1d8c3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8c530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d8c5d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8c100_0, 0;
    %wait E_0x1d0e9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d8bd20_0, 0;
    %wait E_0x1d2d0a0;
    %wait E_0x1d2d0a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8c5d0_0, 0;
    %wait E_0x1d2d0a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d8c5d0_0, 0;
    %wait E_0x1d2d0a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8c5d0_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x1d8bf70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d8c530_0, 0;
    %wait E_0x1d2d0a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d8c5d0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d2d0a0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1d8bf70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d8c530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8c5d0_0, 0;
    %wait E_0x1d2d0a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d8c5d0_0, 0;
    %wait E_0x1d2d0a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8c5d0_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x1d8bf70_0, 0;
    %wait E_0x1d2d0a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d8c5d0_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d2d0a0;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1d8b300;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d2d2f0;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x1d8c5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d8c530_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1d8c3a0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1d8bbb0_0, 0;
    %assign/vec4 v0x1d8bc50_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x1d8bf70_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x1d8c100_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1d61d90;
T_5 ;
    %wait E_0x1d2de50;
    %load/vec4 v0x1d89ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x1d21a90;
    %jmp t_0;
    .scope S_0x1d21a90;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d5abb0_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x1d5abb0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x1d5abb0_0;
    %store/vec4a v0x1d89c50, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x1d5abb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1d5abb0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x1d61d90;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1d89df0_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1d8a150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x1d89df0_0;
    %load/vec4 v0x1d8a090_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1d89df0_0, 0;
T_5.5 ;
    %load/vec4 v0x1d8a630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x1d8a2f0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1d89c50, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x1d8a570_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x1d8a2f0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1d89c50, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x1d8a2f0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1d89c50, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x1d8a2f0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1d89c50, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x1d8a570_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x1d8a2f0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1d89c50, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x1d8a2f0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1d89c50, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x1d8a3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x1d8a210_0;
    %load/vec4 v0x1d8a570_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1d89df0_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1d8caa0;
T_6 ;
    %wait E_0x1d6eea0;
    %load/vec4 v0x1d8ced0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1d8d0d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d8d170_0, 0, 32;
T_6.2 ; Top of for-loop 
    %load/vec4 v0x1d8d170_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x1d8d170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1d8cdf0, 0, 4;
T_6.4 ; for-loop step statement
    %load/vec4 v0x1d8d170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1d8d170_0, 0, 32;
    %jmp T_6.2;
T_6.3 ; for-loop exit label
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1d8caa0;
T_7 ;
    %wait E_0x1d2d0a0;
    %load/vec4 v0x1d8d630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1d8d0d0_0;
    %assign/vec4 v0x1d8d2a0_0, 0;
    %load/vec4 v0x1d8d380_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1d8cdf0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d8d570_0, 0;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d8d570_0, 0;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8d570_0, 0;
    %jmp T_7.6;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8d570_0, 0;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %load/vec4 v0x1d8dbb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_7.9, 8;
    %load/vec4 v0x1d8d8c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.9;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0x1d8d0d0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x1d8d570_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1d8d0d0_0, 0;
T_7.7 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1d8caa0;
T_8 ;
    %wait E_0x1d2d0a0;
    %load/vec4 v0x1d8dbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1d8dac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x1d8d7e0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1d8cdf0, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x1d8d7e0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1d8cdf0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x1d8d7e0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1d8cdf0, 0, 4;
T_8.4 ;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x1d8d7e0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1d8cdf0, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v0x1d8d7e0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1d8cdf0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x1d8d7e0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1d8cdf0, 0, 4;
T_8.6 ;
T_8.3 ;
    %load/vec4 v0x1d8d8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %load/vec4 v0x1d8d6d0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x1d8dac0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1d8d0d0_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x1d8d630_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.12, 9;
    %load/vec4 v0x1d8d9b0_0;
    %load/vec4 v0x1d8d460_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %load/vec4 v0x1d8d0d0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x1d8d570_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1d8d0d0_0, 0;
T_8.10 ;
T_8.9 ;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1d66ec0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d8e6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d8ec60_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x1d66ec0;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d8e6b0_0;
    %inv;
    %store/vec4 v0x1d8e6b0_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x1d66ec0;
T_11 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d8ba10_0, v0x1d8eed0_0, v0x1d8e6b0_0, v0x1d8e610_0, v0x1d8eb20_0, v0x1d8e940_0, v0x1d8f230_0, v0x1d8f190_0, v0x1d8f030_0, v0x1d8ef70_0, v0x1d8f0d0_0, v0x1d8ea80_0, v0x1d8e9e0_0, v0x1d8e8a0_0, v0x1d8e750_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x1d66ec0;
T_12 ;
    %load/vec4 v0x1d8ebc0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x1d8ebc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d8ebc0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_12.1 ;
    %load/vec4 v0x1d8ebc0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x1d8ebc0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d8ebc0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_12.3 ;
    %load/vec4 v0x1d8ebc0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d8ebc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d8ebc0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d8ebc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x1d66ec0;
T_13 ;
    %wait E_0x1d2d2f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d8ebc0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d8ebc0_0, 4, 32;
    %load/vec4 v0x1d8ed20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x1d8ebc0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d8ebc0_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d8ebc0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d8ebc0_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x1d8ea80_0;
    %load/vec4 v0x1d8ea80_0;
    %load/vec4 v0x1d8e9e0_0;
    %xor;
    %load/vec4 v0x1d8ea80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x1d8ebc0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d8ebc0_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x1d8ebc0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d8ebc0_0, 4, 32;
T_13.4 ;
    %load/vec4 v0x1d8e8a0_0;
    %load/vec4 v0x1d8e8a0_0;
    %load/vec4 v0x1d8e750_0;
    %xor;
    %load/vec4 v0x1d8e8a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v0x1d8ebc0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d8ebc0_0, 4, 32;
T_13.10 ;
    %load/vec4 v0x1d8ebc0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d8ebc0_0, 4, 32;
T_13.8 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth1/human/gshare/iter0/response3/top_module.sv";
