m255
K3
13
cModel Technology
Z0 dC:\Users\denlo\Documents\Quartus\FPGA_16FFT\simulation\modelsim
vadder3
IR99eQ:mZY>3=O2C?ozI;V3
VVDkKeDP9[eUm7O>L1Xg^23
Z1 dC:\Users\denlo\Documents\Quartus\FPGA_16FFT\simulation\modelsim
Z2 w1710739486
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/adder3.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/adder3.v
L0 1
Z3 OV;L;10.1d;51
r1
31
Z4 o-vlog01compat -work work -O0
Z5 !s92 -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT -O0
!i10b 1
!s100 k>XhGZ7]EYkNA:M>lP[EA1
!s85 0
!s108 1710876169.712000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/adder3.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/adder3.v|
!s101 -O0
vbutterfly2
Ik6O;d`HL=jND]S0d8M:oE2
V2Bo2>U:ULCzmcIbkP>H3z2
R1
w1710870479
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v
L0 1
R3
r1
31
R4
R5
!i10b 1
!s100 ]eicDK;z<f9BDVc:^N:D50
!s85 0
!s108 1710876169.535000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v|
!s101 -O0
vclock_divider
Id^jk1^SlmPnI1P5VfAZVQ1
VfoZKf4f=T;nfP]dN]KDj<3
R1
w1710872759
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v
L0 1
R3
r1
31
R4
R5
!i10b 1
!s100 iZhIam3gZmYMHKDhSYIh?2
!s85 0
!s108 1710876169.772000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v|
!s101 -O0
vcontrol_unit
Ijc;AKDn63cSGMK2bT?5WT2
V?X10QJ4N1J:?E9Q2I0]d]2
R1
w1710872814
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/control_unit.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/control_unit.v
L0 1
R3
r1
31
R4
R5
!i10b 1
!s100 4<Pl<gDWzgl9LDVjh@fda2
!s85 0
!s108 1710876170.184000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/control_unit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/control_unit.v|
!s101 -O0
vFFT16_top
IkXXo_RTCFPczVkO9>kd630
ViToT7GNV1e5:nRL^GE`@f1
R1
w1710864767
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v
L0 1
R3
r1
31
R4
n@f@f@t16_top
R5
!i10b 1
!s100 0be;WYf[ZU8m93[M^DbGE2
!s85 0
!s108 1710876169.122000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v|
!s101 -O0
vFFT16_top_tb
!i10b 1
!s100 1cCbYV@DEl_91G[RXN]0D3
I7EJ`3MmCgI7cdGaIKzLNR2
V?;EHD>8^JiA:o8SIjSR6n3
R1
w1710865141
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top_tb.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top_tb.v
L0 1
R3
r1
!s85 0
31
!s108 1710876170.244000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top_tb.v|
!s101 -O0
R4
R5
n@f@f@t16_top_tb
vFFT_for_OFDM
IX?Wm4lQ:_H_ZH^;hXX1SR2
VFREZ<h6Xz3A@LOJgT7Ujk2
R1
w1710875862
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM.v
L0 1
R3
r1
31
R4
R5
n@f@f@t_for_@o@f@d@m
!i10b 1
!s100 mQo<bZIZ1F1]Xe1`E>];O3
!s85 0
!s108 1710876169.474000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM.v|
!s101 -O0
vFFT_for_OFDM_tb
IaLQeOjMbhRVnLGJ4ZV9NB2
V<bc9DjY5>>@iWz@aS?B==3
R1
w1710875687
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM_tb.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM_tb.v
L0 1
R3
r1
31
R4
R5
n@f@f@t_for_@o@f@d@m_tb
!i10b 1
!s100 :7^d7@9<oMCW2[KLh@KJn1
!s85 0
!s108 1710876169.188000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM_tb.v|
!s101 -O0
vflash
IdfjMkl>`_]bUfJIF1X:8B1
V>d1HVMHV;JG<MAhg<]dRG1
R1
w1710863875
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/flash.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/flash.v
L0 1
R3
r1
31
R4
R5
!i10b 1
!s100 ;m?Z[LP5aR^QYz5m11zRI0
!s85 0
!s108 1710876169.888000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/flash.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/flash.v|
!s101 -O0
vget_negative
I=[7nSA`AAVY^:i^D8:U`B1
VDR_c8oZjEFYHk;S2Jng`L0
R1
R2
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/get_negative.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/get_negative.v
L0 1
R3
r1
31
R4
R5
!i10b 1
!s100 P^^<Bam0NZ1koU>N[OE`L1
!s85 0
!s108 1710876169.653000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/get_negative.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/get_negative.v|
!s101 -O0
vmultiplier
IOj0jjaN7j2lSW:LRNKESd2
Vha8?>mFcPjOSUhJQZ]:zH0
R1
R2
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/multiplier.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/multiplier.v
L0 1
R3
r1
31
R4
R5
!i10b 1
!s100 @OW07ee<a?2GClKUbFn]P3
!s85 0
!s108 1710876169.595000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/multiplier.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/multiplier.v|
!s101 -O0
vmux2in1
IeYY:h;RCMV]z_G1ggez[c0
VE550f;J4ZU:RSDWLnieUz1
R1
R2
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux2in1.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux2in1.v
L0 1
R3
r1
31
R4
R5
!i10b 1
!s100 `V5`^>FKOT]gM1U=lU=Dz3
!s85 0
!s108 1710876169.830000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux2in1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux2in1.v|
!s101 -O0
vmux4in1
I4kXQhFf:?1@dYIc13]X7G2
Vo6@14SV6Mze0ULY@di5N93
R1
R2
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux4in1.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux4in1.v
L0 1
R3
r1
31
R4
R5
!i10b 1
!s100 G8P2jO244<0CFYPPN?=m60
!s85 0
!s108 1710876170.066000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux4in1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux4in1.v|
!s101 -O0
vram_16_byte
IS`4?R2GX:4hK5hTcEa?nF3
VY[czU?cnc8=ClUg0Fm2Gl2
R1
R2
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/ram_16_byte.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/ram_16_byte.v
L0 1
R3
r1
31
R4
R5
!i10b 1
!s100 zkC`1ngNz]?JlV7j_6bWm2
!s85 0
!s108 1710876170.007000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/ram_16_byte.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/ram_16_byte.v|
!s101 -O0
vram_for_signal
IoELee5`QHHEBUhzG7;;==0
V^Y3cXe2Dblci7GP5E8N4A0
R1
R2
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/ram_for_signal.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/ram_for_signal.v
L0 1
R3
r1
31
R4
R5
!i10b 1
!s100 a76>D]8U170IRZXH<EOe31
!s85 0
!s108 1710876170.125000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/ram_for_signal.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/ram_for_signal.v|
!s101 -O0
vrom_twiddle
I3jeUiYia49I13EoIVP3[S1
VEX16SDaTGh1PR=UO6AXMn2
R1
R2
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/rom_twiddle.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/rom_twiddle.v
L0 1
R3
r1
31
R4
R5
!i10b 1
!s100 1V9^MZ_YSc>B6HFhLND3N1
!s85 0
!s108 1710876169.948000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/rom_twiddle.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/rom_twiddle.v|
!s101 -O0
