# The-project-of-Verilog
1.sync_fifo ver1 in verilog and their testbench.

2.sync_fifo ver2 in verilog and their testbench.

3.async fifo ver1 in verilog and it's testbench.

4.mod3
