0.7
2020.2
Oct 13 2023
20:21:30
/home/ramdas/Vidyaleap/Assignment3/Assignment3.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
/home/ramdas/Vidyaleap/Assignment3/Assignment3.srcs/sim_1/new/tb_demux_1x2_gate.v,1706203191,verilog,,,,tb_demux_1x2_gate,,,,,,,,
/home/ramdas/Vidyaleap/Assignment3/Assignment3.srcs/sim_1/new/tb_full_adder_gate.v,1706198629,verilog,,,,tb_full_adder_gate,,,,,,,,
/home/ramdas/Vidyaleap/Assignment3/Assignment3.srcs/sim_1/new/tb_half_adder_gate.v,1706195950,verilog,,,,tb_half_adder_gate,,,,,,,,
/home/ramdas/Vidyaleap/Assignment3/Assignment3.srcs/sim_1/new/tb_mux_2x1_gate.v,1706195027,verilog,,,,tb_mux_2x1_gate,,,,,,,,
/home/ramdas/Vidyaleap/Assignment3/Assignment3.srcs/sources_1/new/demux_1x2_gate.v,1706202851,verilog,,/home/ramdas/Vidyaleap/Assignment3/Assignment3.srcs/sim_1/new/tb_demux_1x2_gate.v,,demux_1x2_gate,,,,,,,,
/home/ramdas/Vidyaleap/Assignment3/Assignment3.srcs/sources_1/new/full_adder_gate.v,1706198659,verilog,,/home/ramdas/Vidyaleap/Assignment3/Assignment3.srcs/sim_1/new/tb_full_adder_gate.v,,full_adder_gate,,,,,,,,
/home/ramdas/Vidyaleap/Assignment3/Assignment3.srcs/sources_1/new/half_adder_gate.v,1706196009,verilog,,/home/ramdas/Vidyaleap/Assignment3/Assignment3.srcs/sim_1/new/tb_half_adder_gate.v,,half_adder_gate,,,,,,,,
/home/ramdas/Vidyaleap/Assignment3/Assignment3.srcs/sources_1/new/mux_2x1_gate.v,1706195389,verilog,,/home/ramdas/Vidyaleap/Assignment3/Assignment3.srcs/sim_1/new/tb_mux_2x1_gate.v,,mux_2x1_gate,,,,,,,,
