// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
// Version: 2022.1.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Bert_layer_Linear_layer_qkv (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        v220_address0,
        v220_ce0,
        v220_q0,
        v221_address0,
        v221_ce0,
        v221_q0,
        v222_address0,
        v222_ce0,
        v222_q0,
        v3_address0,
        v3_ce0,
        v3_we0,
        v3_d0,
        v3_address1,
        v3_ce1,
        v3_q1
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_state3 = 10'd4;
parameter    ap_ST_fsm_state4 = 10'd8;
parameter    ap_ST_fsm_state5 = 10'd16;
parameter    ap_ST_fsm_state6 = 10'd32;
parameter    ap_ST_fsm_state7 = 10'd64;
parameter    ap_ST_fsm_state8 = 10'd128;
parameter    ap_ST_fsm_state9 = 10'd256;
parameter    ap_ST_fsm_state10 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] v220_address0;
output   v220_ce0;
input  [31:0] v220_q0;
output  [19:0] v221_address0;
output   v221_ce0;
input  [31:0] v221_q0;
output  [9:0] v222_address0;
output   v222_ce0;
input  [31:0] v222_q0;
output  [13:0] v3_address0;
output   v3_ce0;
output   v3_we0;
output  [31:0] v3_d0;
output  [13:0] v3_address1;
output   v3_ce1;
input  [31:0] v3_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[13:0] v3_address0;
reg v3_ce0;
reg v3_we0;
reg[31:0] v3_d0;
reg v3_ce1;

(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [3:0] i_1_reg_157;
wire    ap_CS_fsm_state3;
wire   [13:0] empty_378_fu_143_p2;
reg   [13:0] empty_378_reg_166;
wire    ap_CS_fsm_state5;
reg   [9:0] v7_address0;
reg    v7_ce0;
reg    v7_we0;
reg   [31:0] v7_d0;
wire   [31:0] v7_q0;
reg    v7_ce1;
wire   [31:0] v7_q1;
wire    grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_ap_start;
wire    grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_ap_done;
wire    grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_ap_idle;
wire    grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_ap_ready;
wire   [13:0] grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_v3_address0;
wire    grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_v3_ce0;
wire    grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_v3_we0;
wire   [31:0] grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_v3_d0;
wire    grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_ap_start;
wire    grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_ap_done;
wire    grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_ap_idle;
wire    grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_ap_ready;
wire   [9:0] grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_v7_address0;
wire    grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_v7_ce0;
wire    grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_v7_we0;
wire   [31:0] grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_v7_d0;
wire    grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_ap_start;
wire    grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_ap_done;
wire    grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_ap_idle;
wire    grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_ap_ready;
wire   [13:0] grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v220_address0;
wire    grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v220_ce0;
wire   [19:0] grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v221_address0;
wire    grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v221_ce0;
wire   [9:0] grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v7_address0;
wire    grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v7_ce0;
wire    grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v7_we0;
wire   [31:0] grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v7_d0;
wire   [9:0] grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v7_address1;
wire    grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v7_ce1;
wire   [31:0] grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_grp_fu_173_p_din0;
wire   [31:0] grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_grp_fu_173_p_din1;
wire   [1:0] grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_grp_fu_173_p_opcode;
wire    grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_grp_fu_173_p_ce;
wire    grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_ap_start;
wire    grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_ap_done;
wire    grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_ap_idle;
wire    grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_ap_ready;
wire   [13:0] grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_v3_address0;
wire    grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_v3_ce0;
wire    grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_v3_we0;
wire   [31:0] grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_v3_d0;
wire   [9:0] grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_v7_address0;
wire    grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_v7_ce0;
wire    grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_ap_start;
wire    grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_ap_done;
wire    grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_ap_idle;
wire    grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_ap_ready;
wire   [13:0] grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v3_address0;
wire    grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v3_ce0;
wire    grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v3_we0;
wire   [31:0] grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v3_d0;
wire   [13:0] grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v3_address1;
wire    grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v3_ce1;
wire   [9:0] grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v222_address0;
wire    grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v222_ce0;
wire   [31:0] grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_grp_fu_173_p_din0;
wire   [31:0] grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_grp_fu_173_p_din1;
wire   [1:0] grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_grp_fu_173_p_opcode;
wire    grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_grp_fu_173_p_ce;
reg    grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_ap_start_reg;
wire   [0:0] icmp_ln27_fu_108_p2;
wire    ap_CS_fsm_state4;
reg    grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_ap_start_reg;
wire    ap_CS_fsm_state6;
reg    grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg    grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg   [3:0] i_fu_54;
wire   [3:0] add_ln27_fu_114_p2;
wire   [11:0] tmp_32_fu_132_p3;
wire   [13:0] tmp_s_fu_125_p3;
wire   [13:0] tmp_66_cast_fu_139_p1;
wire   [31:0] grp_fu_173_p2;
reg   [31:0] grp_fu_173_p0;
reg   [31:0] grp_fu_173_p1;
reg    grp_fu_173_ce;
reg   [9:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'd1;
#0 grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_ap_start_reg = 1'b0;
#0 grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_ap_start_reg = 1'b0;
#0 grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_ap_start_reg = 1'b0;
#0 grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_ap_start_reg = 1'b0;
#0 grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_ap_start_reg = 1'b0;
end

Bert_layer_Linear_layer_qkv_v7_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
v7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(v7_address0),
    .ce0(v7_ce0),
    .we0(v7_we0),
    .d0(v7_d0),
    .q0(v7_q0),
    .address1(grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v7_address1),
    .ce1(v7_ce1),
    .q1(v7_q1)
);

Bert_layer_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_ap_start),
    .ap_done(grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_ap_done),
    .ap_idle(grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_ap_idle),
    .ap_ready(grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_ap_ready),
    .v3_address0(grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_v3_address0),
    .v3_ce0(grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_v3_ce0),
    .v3_we0(grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_v3_we0),
    .v3_d0(grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_v3_d0)
);

Bert_layer_Linear_layer_qkv_Pipeline_l_j_init grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_ap_start),
    .ap_done(grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_ap_done),
    .ap_idle(grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_ap_idle),
    .ap_ready(grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_ap_ready),
    .v7_address0(grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_v7_address0),
    .v7_ce0(grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_v7_ce0),
    .v7_we0(grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_v7_we0),
    .v7_d0(grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_v7_d0)
);

Bert_layer_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_ap_start),
    .ap_done(grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_ap_done),
    .ap_idle(grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_ap_idle),
    .ap_ready(grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_ap_ready),
    .empty(empty_378_reg_166),
    .v220_address0(grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v220_address0),
    .v220_ce0(grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v220_ce0),
    .v220_q0(v220_q0),
    .v221_address0(grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v221_address0),
    .v221_ce0(grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v221_ce0),
    .v221_q0(v221_q0),
    .v7_address0(grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v7_address0),
    .v7_ce0(grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v7_ce0),
    .v7_we0(grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v7_we0),
    .v7_d0(grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v7_d0),
    .v7_address1(grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v7_address1),
    .v7_ce1(grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v7_ce1),
    .v7_q1(v7_q1),
    .grp_fu_173_p_din0(grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_grp_fu_173_p_din0),
    .grp_fu_173_p_din1(grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_grp_fu_173_p_din1),
    .grp_fu_173_p_opcode(grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_grp_fu_173_p_opcode),
    .grp_fu_173_p_dout0(grp_fu_173_p2),
    .grp_fu_173_p_ce(grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_grp_fu_173_p_ce)
);

Bert_layer_Linear_layer_qkv_Pipeline_l_j_back grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_ap_start),
    .ap_done(grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_ap_done),
    .ap_idle(grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_ap_idle),
    .ap_ready(grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_ap_ready),
    .empty(empty_378_reg_166),
    .v3_address0(grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_v3_address0),
    .v3_ce0(grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_v3_ce0),
    .v3_we0(grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_v3_we0),
    .v3_d0(grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_v3_d0),
    .v7_address0(grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_v7_address0),
    .v7_ce0(grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_v7_ce0),
    .v7_q0(v7_q0)
);

Bert_layer_Linear_layer_qkv_Pipeline_l_j1 grp_Linear_layer_qkv_Pipeline_l_j1_fu_91(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_ap_start),
    .ap_done(grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_ap_done),
    .ap_idle(grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_ap_idle),
    .ap_ready(grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_ap_ready),
    .empty(empty_378_reg_166),
    .v3_address0(grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v3_address0),
    .v3_ce0(grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v3_ce0),
    .v3_we0(grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v3_we0),
    .v3_d0(grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v3_d0),
    .v3_address1(grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v3_address1),
    .v3_ce1(grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v3_ce1),
    .v3_q1(v3_q1),
    .v222_address0(grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v222_address0),
    .v222_ce0(grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v222_ce0),
    .v222_q0(v222_q0),
    .grp_fu_173_p_din0(grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_grp_fu_173_p_din0),
    .grp_fu_173_p_din1(grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_grp_fu_173_p_din1),
    .grp_fu_173_p_opcode(grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_grp_fu_173_p_opcode),
    .grp_fu_173_p_dout0(grp_fu_173_p2),
    .grp_fu_173_p_ce(grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_grp_fu_173_p_ce)
);

Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_173_p0),
    .din1(grp_fu_173_p1),
    .ce(grp_fu_173_ce),
    .dout(grp_fu_173_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_ap_start_reg <= 1'b1;
        end else if ((grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_ap_ready == 1'b1)) begin
            grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_ap_start_reg <= 1'b1;
        end else if ((grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_ap_ready == 1'b1)) begin
            grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_ap_start_reg <= 1'b1;
        end else if ((grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_ap_ready == 1'b1)) begin
            grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_ap_start_reg <= 1'b1;
        end else if ((grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_ap_ready == 1'b1)) begin
            grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln27_fu_108_p2 == 1'd0))) begin
            grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_ap_start_reg <= 1'b1;
        end else if ((grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_ap_ready == 1'b1)) begin
            grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_fu_54 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln27_fu_108_p2 == 1'd0))) begin
        i_fu_54 <= add_ln27_fu_114_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        empty_378_reg_166[13 : 8] <= empty_378_fu_143_p2[13 : 8];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i_1_reg_157 <= i_fu_54;
    end
end

always @ (*) begin
    if ((grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state3) & (icmp_ln27_fu_108_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln27_fu_108_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_173_ce = grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_grp_fu_173_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_173_ce = grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_grp_fu_173_p_ce;
    end else begin
        grp_fu_173_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_173_p0 = grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_grp_fu_173_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_173_p0 = grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_grp_fu_173_p_din0;
    end else begin
        grp_fu_173_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_173_p1 = grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_grp_fu_173_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_173_p1 = grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_grp_fu_173_p_din1;
    end else begin
        grp_fu_173_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v3_address0 = grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v3_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        v3_address0 = grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_v3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v3_address0 = grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_v3_address0;
    end else begin
        v3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v3_ce0 = grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        v3_ce0 = grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_v3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v3_ce0 = grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_v3_ce0;
    end else begin
        v3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v3_ce1 = grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v3_ce1;
    end else begin
        v3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v3_d0 = grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v3_d0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        v3_d0 = grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_v3_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v3_d0 = grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_v3_d0;
    end else begin
        v3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v3_we0 = grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v3_we0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        v3_we0 = grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_v3_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v3_we0 = grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_v3_we0;
    end else begin
        v3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        v7_address0 = grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_v7_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        v7_address0 = grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v7_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        v7_address0 = grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_v7_address0;
    end else begin
        v7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        v7_ce0 = grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_v7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        v7_ce0 = grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        v7_ce0 = grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_v7_ce0;
    end else begin
        v7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        v7_ce1 = grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v7_ce1;
    end else begin
        v7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        v7_d0 = grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v7_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        v7_d0 = grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_v7_d0;
    end else begin
        v7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        v7_we0 = grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v7_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        v7_we0 = grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_v7_we0;
    end else begin
        v7_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln27_fu_108_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln27_fu_114_p2 = (i_fu_54 + 4'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign empty_378_fu_143_p2 = (tmp_s_fu_125_p3 - tmp_66_cast_fu_139_p1);

assign grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_ap_start = grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_ap_start_reg;

assign grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_ap_start = grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_ap_start_reg;

assign grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_ap_start = grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_ap_start_reg;

assign grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_ap_start = grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_ap_start_reg;

assign grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_ap_start = grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_ap_start_reg;

assign icmp_ln27_fu_108_p2 = ((i_fu_54 == 4'd12) ? 1'b1 : 1'b0);

assign tmp_32_fu_132_p3 = {{i_1_reg_157}, {8'd0}};

assign tmp_66_cast_fu_139_p1 = tmp_32_fu_132_p3;

assign tmp_s_fu_125_p3 = {{i_1_reg_157}, {10'd0}};

assign v220_address0 = grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v220_address0;

assign v220_ce0 = grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v220_ce0;

assign v221_address0 = grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v221_address0;

assign v221_ce0 = grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v221_ce0;

assign v222_address0 = grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v222_address0;

assign v222_ce0 = grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v222_ce0;

assign v3_address1 = grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v3_address1;

always @ (posedge ap_clk) begin
    empty_378_reg_166[7:0] <= 8'b00000000;
end

endmodule //Bert_layer_Linear_layer_qkv
