<div align="center">
  <img src="https://github.com/Pavan2280/Pavan2280/assets/131603225/52e58389-10c9-48d8-be9e-f0ba5e3f0fdf" alt="Pic"/>
</div>

# Welcome to Pavan S Talegaon's GitHub!

Hello! 👋 I'm Pavan, a VLSI enthusiast, passionate about design and verification, constantly exploring the latest advancements in technology. This GitHub repository is where I share my projects, collaborate with other developers, and contribute to the open-source community. 

## 🛠️ Technologies & Tools

- *Languages:* Python, C, Verilog 
- *Tools:* Xilinx Vivardo, Xilinx ISE, VS Code, Git

## 🌱 What I'm Learning
- System Verilog and UVM for verifiaction
- CPU architecture, instruction sets and its design
- Perl and TCL Scripting

## 📫 How to Reach Me

- *Email:* [pavantalegaon@gamil.com](mailto:your.email@example.com)
- *LinkedIn:* [My LinkedIn Profile](https://www.linkedin.com/in/pavan-s-talegaon-2a64a6239/)

## 💬 Let's Connect!

I'm always open to new ideas and opportunities. Feel free to reach out if you'd like to collaborate on a project, ask a question, or just say hi!
