library ieee;
use ieee.std_logic_1164.all;

entity zadatak_tb is
end entity;

architecture Behavioral of zadatak_tb is
	
	signal sX : std_logic;
	signal sSEL : std_logic_vector(1 downto 0);
	signal sY0 : std_logic;
	signal sY1 : std_logic;
	signal sY2 : std_logic;
	signal sY3 : std_logic;

	component zadatak is
		port(
			iA : in std_logic_vector(7 downto 0);
			iB : in std_logic_vector(2 downto 0);
			iSEL : in std_logic_vector(1 downto 0);
			oY : out std_logic_vector(3 downto 0);
			oZERO : out std_logic
		);
	end component;

begin

	uut : demux port map(
		iX => sX,
		iSEL => sSEL,
		oY0 => sY0,
		oY1 => sY1,
		oY2 => sY2,
		oY3 => sY3
	);
	
	stimulus: process
	begin
	
		sX <= '1';
		
		sSEL <= "00";
		wait for 100 ns;
		
		sSEL <= "01";
		wait for 100 ns;
		
		sSEL <= "10";
		wait for 100 ns;
		
		sSEL <= "11";
		wait;
	end process stimulus;

end architecture;