                  TJA1059
                  Dual high-speed CAN transceiver with Standby mode
                  Rev. 4 ‚Äî 15 January 2018                                             Product data sheet
1. General description
              The TJA1059 is a dual high-speed CAN transceiver that provides an interface between a
              Controller Area Network (CAN) protocol controller and the physical two-wire CAN-bus.
              The transceiver is designed for high-speed CAN applications in the automotive and truck
              industries. It provides differential transmit and receive capabilities to (a microcontroller
              with) a CAN protocol controller.
              The TJA1059 belongs to the third generation of high-speed CAN transceivers from NXP
              Semiconductors, offering significant improvements over first- and second-generation
              devices such as the TJA1040. It offers improved Electro Magnetic Compatibility (EMC)
              and ElectroStatic Discharge (ESD) performance, and also features:
                ‚Ä¢  Ideal passive behavior to the CAN-bus when the supply voltage is off
                ‚Ä¢  A very low-current Standby mode with bus wake-up capability on both channels
                ‚Ä¢  Can be interfaced directly to microcontrollers with supply voltages from 3 V to 5 V
                ‚Ä¢  Complies with global OEM requirements, allowing a one-fits-all approach
              The TJA1059 implements the CAN physical layer as defined in ISO 11898-2:2016 and
              SAE J2284-1 to SAE J2284-5. This implementation enables reliable communication in the
              CAN FD fast phase at data rates up to 5 Mbit/s.
              These features make the TJA1059 an excellent choice for all types of HS-CAN networks
              containing more than one HS-CAN interface requiring a low-power mode with wake-up
              capability via the CAN-bus, especially for Body Control and Gateway units.
2. Features and benefits
          2.1 General
              ÔÅÆ   Two TJA1049 HS-CAN transceivers combined monolithically in a single package
              ÔÅÆ   ISO 11898-2:2016 and SAE J2284-1 to SAE J2284-5 compliant
              ÔÅÆ   Timing guaranteed for data rates up to 5 Mbit/s in the CAN FD fast phase
              ÔÅÆ   Suitable for 12 V and 24 V systems
              ÔÅÆ   Low ElectroMagnetic Emission (EME) and high ElectroMagnetic Immunity (EMI)
              ÔÅÆ   Excellent ElectroMagnetic Compatibility (EMC) performance, satisfying 'Hardware
                  Requirements for LIN, CAN and FlexRay Interfaces in Automotive Applications‚Äô,
                  Version 1.3, May 2012.
              ÔÅÆ VIO input allows for direct interfacing with 3 V to 5 V microcontrollers
              ÔÅÆ Leadless HVSON14 package (3.0 mm ÔÇ¥ 4.5 mm) with improved Automated Optical
                  Inspection (AOI) capability


NXP Semiconductors                                                                                                                  TJA1059
                                                                               Dual high-speed CAN transceiver with Standby mode
                          ÔÅÆ Dark green product (halogen free and Restriction of Hazardous Substances (RoHS)
                              compliant)
                          ÔÅÆ AEC-Q100 qualified
                   2.2 Predictable and fail-safe behavior
                          ÔÅÆ   Functional behavior predictable under all supply conditions
                          ÔÅÆ   Transceiver disengages from bus when not powered (zero load)
                          ÔÅÆ   Transmit Data (TXD) and bus dominant time-out functions
                          ÔÅÆ   Undervoltage detection on pins VCC and VIO
                          ÔÅÆ   Internal biasing of TXD1/TXD2 and STB1/STB2 input pins
                   2.3 Low-power management
                          ÔÅÆ Very low-current Standby mode with host and bus wake-up capability
                          ÔÅÆ Wake-up receiver powered by VIO; allows shut down of VCC
                   2.4 Protection
                          ÔÅÆ   High ESD handling capability on the bus pins
                          ÔÅÆ   Bus pins protected against transients in automotive environments
                          ÔÅÆ   Thermally protected
                          ÔÅÆ   High-voltage robustness on the bus pins
3. Quick reference data
Table 1.    Quick reference data
 Symbol       Parameter                                  Conditions                                                        Min       Typ Max                   Unit
 VCC          supply voltage                                                                                               4.75      -           5.25          V
 VIO          supply voltage on pin VIO                                                                                    2.85      -           5.25          V
 Vuvd(VCC)    undervoltage detection voltage                                                                               3.5       -           4.5           V
              on pin VCC
 Vuvd(VIO)    undervoltage detection voltage                                                                               1.3       2.0         2.7           V
              on pin VIO
 ICC          supply current                             Standby mode                                                      -         0.5         5             ÔÅ≠A
                                                         Normal mode
                                                             both channels recessive                                       -         -           20            mA
                                                             one channel dominant                                          -         -           80            mA
                                                             both channels dominant                                        -         90          140           mA
 IIO          supply current on pin VIO                  Standby mode; VTXD = VIO                                          -         16.5 27                   ÔÅ≠A
                                                         Normal mode
                                                             both channels recessive                                       -         -           55            ÔÅ≠A
                                                             one channel dominant                                          -         -           400           ÔÅ≠A
                                                             both channels dominant                                        -         -           600           ÔÅ≠A
 VESD         electrostatic discharge voltage            IEC 61000-4-2 at pins CANHx and CANLx                             ÔÄ≠6        -           +6            kV
TJA1059                                     All information provided in this document is subject to legal disclaimers. ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                        Rev. 4 ‚Äî 15 January 2018                                                                              2 of 26


NXP Semiconductors                                                                                                                  TJA1059
                                                                               Dual high-speed CAN transceiver with Standby mode
Table 1.    Quick reference data ‚Ä¶continued
 Symbol       Parameter                                  Conditions                                                        Min       Typ Max                   Unit
 VCANH        voltage on pin CANH                        pins CANH1 and CANH2                                              ÔÄ≠58       -           +58           V
 VCANL        voltage on pin CANL                        pins CANL1 and CANL2                                              ÔÄ≠58       -           +58           V
 Tvj          virtual junction temperature                                                                                 ÔÄ≠40       -           +150 ÔÇ∞C
4. Ordering information
Table 2.    Ordering information
 Type number          Package
                      Name           Description                                                                                             Version
 TJA1059TK            HVSON14        plastic, thermal enhanced very thin small outline package; no leads;                                    SOT1086-2
                                     14 terminals; body 3 ÔÇ¥ 4.5 ÔÇ¥ 0.85 mm
TJA1059                                     All information provided in this document is subject to legal disclaimers. ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                        Rev. 4 ‚Äî 15 January 2018                                                                              3 of 26


NXP Semiconductors                                                                                                               TJA1059
                                                                     Dual high-speed CAN transceiver with Standby mode
5. Block diagram
                     9,2                                                                                               9&&
                                                                                                                     
                                                                                         9&&9,2
                                                7(03(5$785(                      81'(592/7$*(
                                                  3527(&7,21                         '(7(&7,21
                                                                                                                                     
                                                                                                                                               &$1+
                                                                                      6/23(&21752/                                  
                                                                                           $1''5,9(5                                          &$1/
                                                        02'(
         7;'            7,0(287                    &21752/                                                             9&&
                    9,2
                                                                                                               1250$/
                                                                                                              5(&(,9(5
               
         67%                                                                                                            9,2
                                                                                          :$.(83            /2:32:(5
                                                                                            ),/7(5            5(&(,9(5
                                                                                                                       9&&
                           08;DQG
         5;'
                             '5,9(5
                                                                                                                                     
                                                                                                                                               &$1+
                    9,2                                                               6/23(&21752/                                    
                                                                                           $1''5,9(5                                          &$1/
               
         7;'            7,0(287
                    9,2
                                                                                                                         9&&
               
         67%                                                                                                  1250$/
                                                                                                              5(&(,9(5
                                                                                                                         9,2
                                                                                          :$.(83            /2:32:(5
                                                                                            ),/7(5            5(&(,9(5
                           08;DQG
         5;'
                            '5,9(5
                                                                                                                                      
        *1'$                                                                                                                                   *1'%
                                                                                                                             DDD
  Fig 1.   Block diagram
TJA1059                           All information provided in this document is subject to legal disclaimers.        ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                              Rev. 4 ‚Äî 15 January 2018                                                                                     4 of 26


NXP Semiconductors                                                                                                                              TJA1059
                                                                              Dual high-speed CAN transceiver with Standby mode
6. Pinning information
                   6.1 Pinning
                                                                WHUPLQDO                          7-$7.
                                                                LQGH[DUHD
                                                                                7;'                                      67%
                                                                               *1'$                                       &$1+
                                                                                 9&&                                      &$1/
                                                                                5;'                                      9,2
                                                                               *1'%                                       &$1+
                                                                                7;'                                        &$1/
                                                                                5;'                                        67%
                                                                                                                    DDD
                         Fig 2.   Pin configuration diagram
                   6.2 Pin description
                       Table 3.     Pin description
                        Symbol        Pin       Description
                        TXD1          1         transmit data input 1
                        GNDA          2[1]      ground
                        VCC           3         transceiver supply voltage
                        RXD1          4         receive data output 1; reads out data from bus line1
                        GNDB          5[1]      ground
                        TXD2          6         transmit data input 2
                        RXD2          7         receive data output 2; reads out data from bus line 2
                        STB2          8         standby control input 2 (HIGH = Standby mode, LOW = Normal mode)
                        CANL2         9         LOW-level CAN-bus line 2
                        CANH2         10        HIGH-level CAN-bus line 2
                        VIO           11        supply voltage for I/O level adapter
                        CANL1         12        LOW-level CAN-bus line 1
                        CANH1         13        HIGH-level CAN-bus line 1
                        STB1          14        standby control input 1 (HIGH = Standby mode, LOW = Normal mode)
                       [1]  HVSON14 package die supply ground is connected to both the GNDx pins and the exposed center pad.
                            The GNDx pins must be connected together externally in the application and soldered to board ground. For
                            enhanced thermal and electrical performance, it is recommended that the exposed center pad also be
                            soldered to board ground.
TJA1059                                    All information provided in this document is subject to legal disclaimers.              ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                       Rev. 4 ‚Äî 15 January 2018                                                                                           5 of 26


NXP Semiconductors                                                                                                                TJA1059
                                                                            Dual high-speed CAN transceiver with Standby mode
7. Functional description
                       The TJA1059 is a dual HS-CAN stand-alone transceiver with Standby mode and robust
                       ESD handling capability. It combines the functionality of two TJA1040/TJA1049
                       transceivers with improved EMC and quiescent current performance. Improved slope
                       control and high DC handling capability on the bus pins provide additional application
                       flexibility.
                   7.1 Operating modes
                       The TJA1059 supports two operating modes per transceiver, Normal and Standby. The
                       operating mode can be selected independently for each transceiver via pins STB1 and
                       STB2 (see Table 4).
                       Table 4.     Operating modes
                        Mode           Pin STB1/STB2                           Pin RXD1/RXD2
                                                                               LOW                                  HIGH
                        Normal         LOW                                     bus dominant                         bus recessive
                        Standby        HIGH                                    wake-up request detected             no wake-up request detected
                7.1.1 Normal mode
                       A LOW level on pin STB1/STB2 selects Normal mode. In this mode, the transceiver can
                       transmit and receive data via the bus lines CANH1/CANL1 and CANH2/CANL2 (see
                       Figure 1 for the block diagram). The differential receiver converts the analog data on the
                       bus lines into digital data which is output on pin RXD1/RXD2. The slopes of the output
                       signals on the bus lines are controlled internally and are optimized in a way that
                       guarantees the lowest possible EME.
                7.1.2 Standby mode
                       A HIGH level on pin STB1/STB2 selects Standby mode. In Standby mode, the transceiver
                       is not able to transmit or correctly receive data via the bus lines. The transmitter and
                       Normal-mode receiver blocks are switched off to reduce supply current, and only a
                       low-power differential receiver monitors the bus lines for activity.
                       In Standby mode, the bus lines are biased to ground to minimize the system supply
                       current. The low-power receiver is supplied by VIO and can detect CAN-bus activity even if
                       VIO is the only supply voltage available. When pin RXD1/RXD2 goes LOW to signal a
                       wake-up request, a transition to Normal mode is not triggered until STB1/STB2 is forced
                       LOW.
                   7.2 Remote wake-up (via the CAN-bus)
                       The CAN transceivers contain separate wake-up circuits that operate independently of
                       each other. When a dedicated wake-up pattern (specified in ISO11898-5: 2007) is
                       detected on the bus, the associated transceiver wakes up from Standby mode. This
                       filtering helps avoid spurious wake-up events. A spurious wake-up sequence could be
                       triggered by, for example, a dominant clamped bus or by dominant phases generated by
                       noise or spikes on the bus.
                       The wake-up pattern consists of:
TJA1059                                  All information provided in this document is subject to legal disclaimers.  ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                     Rev. 4 ‚Äî 15 January 2018                                                                               6 of 26


NXP Semiconductors                                                                                                                                  TJA1059
                                                                                     Dual high-speed CAN transceiver with Standby mode
                                ‚Ä¢ a dominant phase of at least twake(busdom) followed by
                                ‚Ä¢ a recessive phase of at least twake(busrec) followed by
                                ‚Ä¢ a dominant phase of at least twake(busdom)
                             Dominant or recessive bits inserted between these phases that are shorter than
                             twake(busdom) and twake(busrec), respectively, are ignored
                             The complete dominant-recessive-dominant pattern must be received within tto(wake)bus to
                             be recognized as a valid wake-up pattern (see Figure 3). Otherwise, the internal wake-up
                             logic is reset. The complete wake-up pattern will then need to be retransmitted to trigger a
                             wake-up event. Pin RXDx remains HIGH until the wake-up event has been triggered.
                             After a wake-up sequence has been detected, the transceiver will remain in Standby
                             mode with the bus signals reflected on RXDx. Note that dominant or recessive phases
                             lasting less than tfltr(wake)bus will not be detected by the low-power differential receiver and
                             will not be reflected on RXDx in Standby mode.
                             A wake-up event is not flagged on RXDx if any of the following events occurs while a valid
                             wake-up pattern is being received:
                                ‚Ä¢ the transceiver switches to Normal mode
                                ‚Ä¢ the complete wake-up pattern was not received within tto(wake)bus
                                ‚Ä¢ a VIO undervoltage is detected (VIO < Vuvd(VIO); see Section 7.3.3)
                             If any of these events occur while a wake-up sequence is being received, the internal
                             wake-up logic is reset. The complete wake-up sequence will need to be retransmitted to
                             trigger a wake-up event.
    &$1+
               92 GLI
     &$1/
          WZDNH EXVGRP   WZDNH EXVUHF  WZDNH EXVGRP            WIOWU ZDNH EXV          WIOWU ZDNH EXV       WWIOWU ZDNH EXV WIOWU ZDNH EXV     WWIOWU ZDNH EXV
      5;'
                        ¬îWWR ZDNH EXV                                                                                                                               DDD
  Fig 3.    Wake-up timing
                      7.3 Fail-safe features
                   7.3.1 TXD dominant time-out function
                             A 'TXD dominant time-out' timer is started when pin TXD1/TXD2 is set LOW. If the LOW
                             state on this pin persists for longer than tto(dom)TXD, the transmitter is disabled, releasing
                             the bus lines to recessive state. This function prevents a hardware and/or software
                             application failure from driving the bus lines to a permanent dominant state (blocking all
TJA1059                                           All information provided in this document is subject to legal disclaimers.          ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                              Rev. 4 ‚Äî 15 January 2018                                                                                       7 of 26


NXP Semiconductors                                                                                                              TJA1059
                                                                           Dual high-speed CAN transceiver with Standby mode
                       network communications). The TXD dominant time-out timer is reset when pin
                       TXD1/TXD2 is set HIGH. The TXD dominant time-out time also defines the minimum
                       possible bit rate of 40 kbit/s. The TJA1059 has two TXD dominant time-out timers that
                       operate independently of each other.
                7.3.2 Internal biasing of TXD1, TXD2, STB1 and STB2 input pins
                       Pins TXD1, TXD2, STB1 and STB2 have internal pull-ups to VIO. The pull-ups ensure a
                       safe, defined state if any of these pins are left floating. Pins GNDA and GNDB must be
                       connected together in the application.
                       Pull-up currents flow in these pins in all states. Pins TXD1, TXD2, STB1 and STB2 should
                       be held HIGH in Standby mode to minimize the supply current.
                7.3.3 Undervoltage detection on pins VCC and VIO
                       Should VCC drop below the VCC undervoltage detection level, Vuvd(VCC), both transceivers
                       will switch to Standby mode. The logic state of pins STB1 and STB2 is ignored until VCC
                       has recovered.
                       Should VIO drop below the VIO undervoltage detection level, Vuvd(VIO), the transceivers will
                       switch off and disengage from the bus (zero load) until VIO has recovered.
                7.3.4 Overtemperature protection
                       The output drivers are protected against overtemperature conditions. If the virtual junction
                       temperature exceeds the shutdown junction temperature, Tj(sd), both output drivers are
                       disabled. When the virtual junction temperature drops below Tj(sd) again, the output
                       drivers will recover independently once TXD1/TXD2 have been reset to HIGH. Including
                       the TXD1/TXD2 condition prevents output driver oscillation due to small variations in
                       temperature.
                   7.4 VIO supply pin
                       Pin VIO should be connected to the microcontroller supply voltage (see Figure 6). This
                       adjusts the signal levels of pins TXD1, TXD2, RXD1, RXD2, STB1 and STB2 to the I/O
                       levels of the microcontroller. Pin VIO also provides the internal supply voltage for the
                       low-power differential receiver of the transceiver. It allows applications running in
                       low-power mode to monitor the bus lines for activity, even if there is no supply voltage on
                       pin VCC.
TJA1059                                 All information provided in this document is subject to legal disclaimers. ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                    Rev. 4 ‚Äî 15 January 2018                                                                              8 of 26


NXP Semiconductors                                                                                                                         TJA1059
                                                                                      Dual high-speed CAN transceiver with Standby mode
8. Limiting values
Table 5.       Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). All voltages are referenced to GND.
 Symbol            Parameter                                 Conditions                                                                  Min          Max              Unit
 Vx                voltage on pin   x[1]                     on pins CANH1, CANL1, CANH2 and CANL2                                       ÔÄ≠58          +58              V
                                                             on any other pin                                                            ÔÄ≠0.3         +7               V
 V(CANH-CANL) voltage between pin CANH                                                                                                   ÔÄ≠27          +27              V
                   and pin CANL
 Vtrt              transient voltage                         on pins CANH and CANL                                                  [2]
                                                                 pulse 1                                                                 ÔÄ≠100         -                V
                                                                 pulse 2a                                                                -            75               V
                                                                 pulse 3a                                                                ÔÄ≠150         -                V
                                                                 pulse 3b                                                                -            100              V
 VESD              electrostatic discharge voltage           IEC 61000-4-2 (150 pF, 330 ÔÅó)                                          [3]
                                                                 on pins CANH1, CANL1, CANH2 and CANL2                                   ÔÄ≠6           +6               kV
                                                             Human Body Model (HBM); 100 pF, 1.5 kÔÅó                                 [4]
                                                                 on pins CANH1, CANL1, CANH2 and CANL2                                   ÔÄ≠6           +6               kV
                                                                 at any other pin                                                        ÔÄ≠4           +4               kV
                                                             Machine Model (MM); 200 pF, 0.75 ÔÅ≠H, 10 ÔÅó                              [5]
                                                                 at any pin                                                              ÔÄ≠300         +300             V
                                                             Charged Device Model (CDM); field Induced                              [6]
                                                             charge; 4 pF
                                                                 at corner pins                                                          ÔÄ≠750         +750             V
                                                                 at any pin                                                              ÔÄ≠500         +500             V
 Tvj               virtual junction temperature                                                                                     [7]  ÔÄ≠40          +150             ÔÇ∞C
 Tstg              storage temperature                                                                                                   ÔÄ≠55          +150             ÔÇ∞C
[1]   The device can sustain voltages up to the specified values over the product lifetime, provided applied voltages (including transients)
      never exceed these values.
[2]   According to IEC TS 62228 (2007), Section 4.2.4; parameters for standard pulses defined in ISO7637 part 2: 2004-06.
[3]   According to IEC TS 62228 (2007), Section 4.3; DIN EN 61000-4-2.
[4]   According to AEC-Q100-002.
[5]   According to AEC-Q100-003.
[6]   According to AEC-Q100-011 Rev-C1. The classification level is C4B.
[7]   In accordance with IEC 60747-1. An alternative definition of virtual junction temperature is: Tvj = Tamb + P ÔÇ¥ Rth(vj-a), where Rth(vj-a) is a
      fixed value to be used for the calculation of Tvj. The rating for Tvj limits the allowable combinations of power dissipation (P) and ambient
      temperature (Tamb).
TJA1059                                            All information provided in this document is subject to legal disclaimers. ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                               Rev. 4 ‚Äî 15 January 2018                                                                              9 of 26


NXP Semiconductors                                                                                                                               TJA1059
                                                                                    Dual high-speed CAN transceiver with Standby mode
9. Thermal characteristics
Table 6.       Thermal characteristics
 Symbol           Parameter                                                                   Conditions                                            Typ            Unit
 Rth(j-a)         thermal resistance from junction to ambient                                 HVSON14; single-layer board                      [1]  73             K/W
                                                                                              HVSON14; four-layer board                        [2]  42             K/W
[1]   According to JEDEC JESD51-2 and JESD51-3 at natural convection on 1s board.
[2]   According to JEDEC JESD51-2, JESD51-5 and JESD51-7 at natural convection on 2s2p board. Board with two inner copper layers
      (thickness: 35 ÔÅ≠m) and thermal via array under the exposed pad connected to the first inner copper layer.
10. Static characteristics
Table 7.       Static characteristics
Tvj = ÔÄ≠40 ÔÇ∞C to +150 ÔÇ∞C, VCC = 4.75 V to 5.25 V, VIO = 2.85 V to 5.25 V and RL = 60 ÔÅó unless specified otherwise. All
voltages are defined with respect to ground. Positive currents flow into the device[1].
 Symbol         Parameter                      Conditions                                                                   Min         Typ           Max                    Unit
 Supply; pin VCC
 VCC            supply voltage                                                                                              4.75        -             5.25                   V
 Vuvd(VCC)      undervoltage detection                                                                                      3.5         -             4.5                    V
                voltage on pin VCC
 ICC            supply current                 Standby mode; VTXD[2] = VIO                                                  -           0.5           5                      ÔÅ≠A
                                               Normal mode
                                                  both channels recessive                                                   -           -             20                     mA
                                                  one channel dominant                                                      -           -             80                     mA
                                                  both channels dominant                                                    -           90            140                    mA
                                               Normal mode; VTXD = 0 V;
                                               ÔÄ≠3 V ÔÄºÔÄ†ÔÄ®VCANH = VCANL) ÔÄº +18 V
                                                  one channel recessive; short-circuit on                                   -           90            120                    mA
                                                  other channel
                                                  one channel dominant; short-circuit on                                    -           150           180                    mA
                                                  other channel
                                                  short-circuit on both channels                                            -           160           220                    mA
 I/O level adapter supply; pin VIO
 VIO            supply voltage on pin VIO                                                                                   2.85        -             5.25                   V
 Vuvd(VIO)      undervoltage detection                                                                                      1.3         2.0           2.7                    V
                voltage on pin VIO
 IIO            supply current on pin VIO      Standby mode; VTXD = VIO                                                     -           16.5          27                     ÔÅ≠A
                                               Normal mode
                                                  both channels recessive                                                   -           -             55                     ÔÅ≠A
                                                  one channel dominant                                                      -           -             400                    ÔÅ≠A
                                                  both channels dominant                                                    -           -             600                    ÔÅ≠A
 Standby mode control input; pins STB1 and STB2
 VIH            HIGH-level input voltage                                                                                    0.7VIO      -             VIO + 0.3              V
 VIL            LOW-level input voltage                                                                                     ÔÄ≠0.3        -             0.3VIO                 V
 IIH            HIGH-level input current       VSTB[3] = VIO                                                                ÔÄ≠5          -             +5                     ÔÅ≠A
TJA1059                                          All information provided in this document is subject to legal disclaimers.        ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                             Rev. 4 ‚Äî 15 January 2018                                                                                   10 of 26


NXP Semiconductors                                                                                                                             TJA1059
                                                                               Dual high-speed CAN transceiver with Standby mode
Table 7.    Static characteristics ‚Ä¶continued
Tvj = ÔÄ≠40 ÔÇ∞C to +150 ÔÇ∞C, VCC = 4.75 V to 5.25 V, VIO = 2.85 V to 5.25 V and RL = 60 ÔÅó unless specified otherwise. All
voltages are defined with respect to ground. Positive currents flow into the device[1].
 Symbol       Parameter                   Conditions                                                                       Min         Typ           Max                    Unit
 IIL          LOW-level input current     VSTB = 0 V                                                                       ÔÄ≠15         -             ÔÄ≠1                     ÔÅ≠A
 CAN transmit data input; pins TXD1 and TXD2
 VIH          HIGH-level input voltage                                                                                     0.7VIO      -             VIO + 0.3              V
 VIL          LOW-level input voltage                                                                                      ÔÄ≠0.3        -             0.3VIO                 V
 IIH          HIGH-level input current    VTXD = VIO                                                                       ÔÄ≠5          -             +5                     ÔÅ≠A
 IIL          LOW-level input current     VTXD = 0 V                                                                       ÔÄ≠260        ÔÄ≠150          ÔÄ≠30                    ÔÅ≠A
 Ci           input capacitance                                                                                        [4] -           5             10                     pF
 CAN receive data output; pins RXD1 and RXD2
 IOH          HIGH-level output current VRXD[5] = VIO ÔÄ≠ 0.4 V; VIO = VCC                                                   ÔÄ≠8          ÔÄ≠3            ÔÄ≠1                     mA
 IOL          LOW-level output current    VRXD = 0.4 V; bus dominant                                                       1           -             12                     mA
 Bus lines; pins CANH1, CANL1, CANH2 and CANL2
 VO(dom)      dominant output voltage     VTXD = 0 V; t < tto(dom)TXD
                                             pin CANHx; RL = 50 ÔÅó to 65 ÔÅó                                                  2.75        3.5           4.5                    V
                                             pin CANLx; RL = 50 ÔÅó to 65 ÔÅó                                                  0.5         1.5           2.25                   V
 Vdom(TX)sym transmitter dominant         Vdom(TX)sym = VCC ÔÄ≠ VCANH[6] ÔÄ≠ VCANL[7]                                          ÔÄ≠400        -             +400                   mV
              voltage symmetry
 VTXsym       transmitter voltage         VTXsym = VCANH + VCANL;                                                      [4] 0.9VCC      -             1.1VCC                 V
              symmetry                    CSPLIT = 4.7 nF;                                                             [8]
                                          fTXD = 250 kHz, 1 MHz and 2.5 MHz
 VO(dif)      differential output voltage dominant; Normal mode;
                                          VTXD = 0 V; t < tto(dom)TXD
                                             RL = 45 ÔÅó to 70 ÔÅó                                                             1.5         -             3                      V
                                             RL = 2240 ÔÅó                                                                   1.5         -             5                      V
                                          recessive; no load
                                             Normal mode: VTXD = VIO                                                       ÔÄ≠50         -             +50                    mV
                                             Standby mode; no load                                                         ÔÄ≠0.2        -             +0.2                   V
 VO(rec)      recessive output voltage    Normal mode; VTXD = VIO                                                          2           0.5VCC 3                             V
                                          Standby mode; no load                                                            ÔÄ≠0.1        -             +0.1                   V
 Vth(RX)dif   differential receiver       ÔÄ≠12 V ÔÇ£ VCANLx ÔÇ£ +12 V;                                                          0.5         0.7           0.9                    V
              threshold voltage           ÔÄ≠12 V ÔÇ£ VCANHx ÔÇ£ +12 V
                                             Normal mode                                                                   0.5         0.7           0.9                    V
                                             Standby mode                                                                  0.4         0.7           1.15                   V
 Vrec(RX)     receiver recessive          ÔÄ≠12 V ÔÇ£ VCANL ÔÇ£ +12 V;
              voltage                     ÔÄ≠12 V ÔÇ£ VCANH ÔÇ£ +12 V
                                             Normal mode                                                                   ÔÄ≠4          -             0.5                    V
                                             Standby mode                                                                  ÔÄ≠4          -             0.4                    V
 Vdom(RX)     receiver dominant voltage ÔÄ≠12 V ÔÇ£ VCANL ÔÇ£ +12 V;
                                          ÔÄ≠12 V ÔÇ£ VCANH ÔÇ£ +12 V
                                             Normal mode                                                                   0.9         -             9.0                    V
                                             Standby mode                                                                  1.15        -             9.0                    V
TJA1059                                     All information provided in this document is subject to legal disclaimers.            ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                        Rev. 4 ‚Äî 15 January 2018                                                                                       11 of 26


NXP Semiconductors                                                                                                                                TJA1059
                                                                                    Dual high-speed CAN transceiver with Standby mode
Table 7.       Static characteristics ‚Ä¶continued
Tvj = ÔÄ≠40 ÔÇ∞C to +150 ÔÇ∞C, VCC = 4.75 V to 5.25 V, VIO = 2.85 V to 5.25 V and RL = 60 ÔÅó unless specified otherwise. All
voltages are defined with respect to ground. Positive currents flow into the device[1].
 Symbol         Parameter                      Conditions                                                                       Min       Typ           Max                    Unit
 Vhys(RX)dif    differential receiver          Normal mode;                                                                     100       -             300                    mV
                hysteresis voltage             ÔÄ≠12 V ÔÇ£ VCANLx ÔÇ£ +12 V;
                                               ÔÄ≠12 V ÔÇ£ VCANHx ÔÇ£ +12 V
 IO(sc)dom      dominant short-circuit         VTXD = 0 V; t < tto(dom)TXD; VCC = 5 V
                output current                    pin CANHx; VCANHx = ÔÄ≠15 V to +40 V                                            ÔÄ≠100      ÔÄ≠70           ÔÄ≠40                    mA
                                                  pin CANLx; VCANLx = ÔÄ≠15 V to +40 V                                            40        70            100                    mA
 IO(sc)rec      recessive short-circuit        Normal mode; VTXD = VIO                                                          ÔÄ≠5        -             +5                     mA
                output current                 VCANH = VCANL = ÔÄ≠40 V to +40 V
 IL             leakage current                VCC = VIO = 0 V or VCC = VIO = shorted to                                        ÔÄ≠5        -             +5                     ÔÅ≠A
                                               ground via 47 kÔÅó; VCANH = VCANL = 5 V
 Ri             input resistance               ÔÄ≠2 V ÔÇ£ VCANL ÔÇ£ +7 V;                                                             9         15            28                     kÔÅó
                                               ÔÄ≠2 V ÔÇ£ VCANH ÔÇ£ +7 V
 ÔÅÑRi            input resistance deviation 0 V ÔÇ£ VCANL ÔÇ£ +5 V;                                                                  ÔÄ≠3        -             +3                     %
                                               0 V ÔÇ£ VCANH ÔÇ£ +5 V
 Ri(dif)        differential input             ÔÄ≠2 V ÔÇ£ VCANL ÔÇ£ +7 V;                                                             19        30            52                     kÔÅó
                resistance                     ÔÄ≠2 V ÔÇ£ VCANH ÔÇ£ +7 V
 Ci(cm)         common-mode input                                                                                           [4] -         -             20                     pF
                capacitance
 Ci(dif)        differential input                                                                                          [4] -         -             10                     pF
                capacitance
 Temperature detection
 Tj(sd)         shutdown junction                                                                                           [4] -         190           -                      ÔÇ∞C
                temperature
[1]   All parameters are guaranteed over the virtual junction temperature range by design. Factory testing uses correlated test conditions to
      cover the specified temperature and power supply voltage range.
[2]   TXD refers to the input signal on pin TXD1 or pin TXD2.
[3]   STB refers to the input signal on pin STB1 or pin STB2.
[4]   Not tested in production; guaranteed by design.
[5]   RXD refers to the output signal on pin RXD1 or pin RXD2.
[6]   CANH refers to the input/output signal on pin CANH1 or pin CANH2.
[7]   CANL refers to the input/output signal on pin CANL1 or pin CANL2.
[8]   The test circuit used to measure the bus output voltage symmetry (which includes CSPLIT) is shown in Figure 8.
TJA1059                                          All information provided in this document is subject to legal disclaimers.          ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                             Rev. 4 ‚Äî 15 January 2018                                                                                     12 of 26


NXP Semiconductors                                                                                                                               TJA1059
                                                                                      Dual high-speed CAN transceiver with Standby mode
11. Dynamic characteristics
Table 8.        Dynamic characteristics
Tvj = ÔÄ≠40 ÔÇ∞C to +150 ÔÇ∞C, VCC = 4.75 V to 5.25 V, VIO = 2.85 V to 5.25 V and RL = 60 ÔÅó unless specified otherwise. All
voltages are defined with respect to ground;. Positive currents flow into the device[1].
 Symbol             Parameter                                                    Conditions                                       Min       Typ           Max                 Unit
 Transceiver timing; pins CANH1, CANH2, CANL1, CANL2, TXD1, TXD2, RXD1 and RXD2; see Figure 4 and Figure 7
 td(TXD-busdom)     delay time from TXD to bus dominant                          Normal mode                                      -         65            140                 ns
 td(TXD-busrec)     delay time from TXD to bus recessive                         Normal mode                                      -         90            140                 ns
 td(busdom-RXD) delay time from bus dominant to RXD                              Normal mode                                      -         60            140                 ns
 td(busrec-RXD)     delay time from bus recessive to RXD                         Normal mode                                      -         65            140                 ns
 td(TXDL-RXDL)      delay time from TXD LOW to RXD LOW                           Normal mode                                      60        -             250                 ns
 td(TXDH-RXDH)      delay time from TXD HIGH to RXD HIGH Normal mode                                                              60        -             250                 ns
 tbit(bus)          transmitted recessive bit width                              tbit(TXD) = 500 ns                           [2] 435       -             530                 ns
                                                                                 tbit(TXD) = 200 ns                           [2] 155       -             210                 ns
 tbit(RXD)          bit time on pin RXD                                          tbit(TXD) = 500 ns                           [2] 400       -             550                 ns
                                                                                 tbit(TXD) = 200 ns                           [2] 120       -             220                 ns
 ÔÅÑtrec              receiver timing symmetry                                     tbit(TXD) = 500 ns                               ÔÄ≠65       -             +40                 ns
                                                                                 tbit(TXD) = 200 ns                               ÔÄ≠45       -             +15                 ns
 tto(dom)TXD        TXD dominant time-out time                                   VTXD = 0 V; Normal mode                      [3] 0.5       2             5                   ms
 td(stb-norm)       standby to normal mode delay time                                                                             7         25            47                  ÔÅ≠s
 twake(busdom)      bus dominant wake-up time                                    Standby mode                                     0.5       -             5                   ÔÅ≠s
 twake(busrec)      bus recessive wake-up time                                   Standby mode                                     0.5       -             5                   ÔÅ≠s
 tto(wake)bus       bus wake-up time-out time                                                                                     0.5       2             5                   ms
 tfltr(wake)bus     bus wake-up filter time                                      Standby mode                                     0.5       1.5           5                   ÔÅ≠s
[1]     All parameters are guaranteed over the virtual junction temperature range by design. Factory testing uses correlated test conditions to
        cover the specified temperature and power supply voltage range.
[2]     See Figure 5.
[3]     Minimum value of 0.8 ms required according to SAE J2284; 0.5 ms is allowed according to ISO11898-2:2016 for legacy devices.
TJA1059                                            All information provided in this document is subject to legal disclaimers.       ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                               Rev. 4 ‚Äî 15 January 2018                                                                                  13 of 26


NXP Semiconductors                                                                                                                      TJA1059
                                                                       Dual high-speed CAN transceiver with Standby mode
                                                                                                                                                       +,*+
                     7;'[                                                                                      
                                             
                                                                                                                                                       /2:
                     &$1+[
                     &$1/[
                                                                                                                                                       GRPLQDQW
                                                                                                                                9
                     92 GLI
                                                                                                                                9
                                                                                                                                                       UHFHVVLYH
                                                                                                                                                       +,*+
                                                                                                                                         
                     5;'[
                                                                           
                                                                                                                                                       /2:
                      WG 7;'EXVGRP                                                       WG 7;'EXVUHF
                                                                          WG EXVGRP5;'                                                 WG EXVUHF5;'
                                             WG 7;'/5;'/                                                      WG 7;'+5;'+                            DDD
                   Fig 4.     CAN transceiver timing diagram
                                                                                                               
                    7;'[
                                                                                                                                  
                                                                           [WELW 7;'
                                                                                                                        WELW 7;'
                    92 GLI                                                                                                                  9
                                                                                                                    9
                                                                                                                               WELW EXV
                                                                                                                                
                    5;'[
                                                                                                                                                          
                                                                                                                                           WELW 5;'
                                                                                                                                                       DDD
                   Fig 5.     CAN FD timing definitions according to ISO 11898-2:2016
TJA1059                             All information provided in this document is subject to legal disclaimers.          ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                Rev. 4 ‚Äî 15 January 2018                                                                                     14 of 26


NXP Semiconductors                                                                                                                   TJA1059
                                                                          Dual high-speed CAN transceiver with Standby mode
12. Application information
                12.1 Application diagram
                                 %$7                                           9
                                                                                                 
                                                               9
                                                                             
                                                                                        9&&            9,2
                                                                                                   
                                                      &$1+
                                                                    
                                                                                                                  67%          9''
                                                                                                                     3[[
                                    HJ           57 
                                    Q)
                                                                                                                  67%
                                                                                                                      3\\
                                                                                                                  7;'
                                                                                                                      7;      0,&52
                                                   57                                                            5;'      &21752//(5
                                                                                                                      5;
                                                       &$1/
                                                                                7-$                         7;'
                                                                                                                      7;
                                                      &$1+                                                       5;'
                                                                                                                    5;
                                                                                                                                *1'
                                    HJ           57                                                            *1'$
                                    Q)                                                                     
                                                                                                                  *1'%
                                                                                                               
                                                   57 
                                                       &$1/
                                                                    
                                                                                                                                     DDD
                           (1) Optional, depends on regulator.
                           (2) For bus line end nodes, RT = 60 ÔÅó in order to support the ‚Äòsplit termination concept‚Äô. For
                               sub-nodes, an optional ‚Äòweak‚Äô termination of e.g. RT = 1.3 kÔÅó can be used, if required by the OEM.
                      Fig 6.   Typical application with 3 V microcontroller
                12.2 Application hints
                     Further information on the application of the TJA1059 can be found in NXP application
                     hints AH1401 Application Hints - Dual high speed CAN transceiver TJA1059.
TJA1059                                All information provided in this document is subject to legal disclaimers.       ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                   Rev. 4 ‚Äî 15 January 2018                                                                                  15 of 26


NXP Semiconductors                                                                                                                        TJA1059
                                                                          Dual high-speed CAN transceiver with Standby mode
13. Test information
                              9
                                              ¬ó)             Q)
                                                                            9,2         9&&        67%        67%
                                                                                                                  &$1+
                                                                                                                                       5/             S)
                                                                      7;'
                                                                                                                  &$1/
                                                                      7;'
                                                                                        7-$
                                                                                                                  &$1+
                                                                      5;'                                                             5/             S)
                                                S)
                                                                      5;'                                        &$1/
                                                        S)
                                                                          *1'$                                 *1'%
                                                                                                                                                 DDD
                       Fig 7.  Timing test circuit for CAN transceiver
                                                                                       VCC                 VIO
                                                                                     3                  11
                                                                  TXDx                                                    CANHx
                                                                            1/6                                     13/10
                                    f = 250 kHz,                                                                                             30 Œ©
                                        1 MHz or
                                         2.5 MHz
                                                                                              TJA1059
                                                                                                                            CSPLIT
                                                                                                                             4.7 nF
                                                                                                                                             30 Œ©
                                                                 RXDx                                                     CANLx
                                                                            4/7                                      12/9
                                                                                                   2/5
                                                                                                       GNDx
                                                                                                                                     aaa-022612
                       Fig 8.  Test circuit for measuring transceiver driver symmetry
                13.1 Quality information
                     This product has been qualified in accordance with the Automotive Electronics Council
                     (AEC) standard Q100 Rev-G - Failure mechanism based stress test qualification for
                     integrated circuits, and is suitable for use in automotive applications.
TJA1059                                All information provided in this document is subject to legal disclaimers.            ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                   Rev. 4 ‚Äî 15 January 2018                                                                                       16 of 26


NXP Semiconductors                                                                                                                                 TJA1059
                                                                                   Dual high-speed CAN transceiver with Standby mode
14. Package outline
   +9621SODVWLFWKHUPDOHQKDQFHGYHU\WKLQVPDOORXWOLQHSDFNDJHQROHDGV
   WHUPLQDOVERG\[[PP                                                                                                                           627
                            ;
                                              '                                     %     $
                                                                                          (                      $
                                                                                                                       $
                                                                                                                                                                F
                   WHUPLQDO
                   LQGH[DUHD
                                                                                                                                  GHWDLO;
                                              H
                   WHUPLQDO                                                                                                                   &
                   LQGH[DUHD                                                          Y       & $ %
                                    H                            E
                                                                                       Z       &                            \ &                     \
                                                                       
                           /
                                                                                     N
                          (K
                                                                      
                                             'K
                                                                                                                   PP
     'LPHQVLRQV                                                                    VFDOH
         8QLW        $    $   E      F  '    'K        (       (K         H        H       N         /         Y        Z   \   \
            PD[                                           
       PP   QRP                                                  
            PLQ                                                   
                                                                                                                                                                     VRW
          2XWOLQH                                        5HIHUHQFHV                                                             (XURSHDQ
                                                                                                                                                            ,VVXHGDWH
          YHUVLRQ              ,(&            -('(&                          -(,7$                                               SURMHFWLRQ
                                                                                                                                                             
        627                        02                           
                                                                                                                                                             
Fig 9.     Package outline SOT1086 (HVSON14)
TJA1059                                         All information provided in this document is subject to legal disclaimers.            ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                            Rev. 4 ‚Äî 15 January 2018                                                                                       17 of 26


NXP Semiconductors                                                                                                             TJA1059
                                                                          Dual high-speed CAN transceiver with Standby mode
15. Handling information
                     All input and output pins are protected against ElectroStatic Discharge (ESD) under
                     normal handling. When handling ensure that the appropriate precautions are taken as
                     described in JESD625-A or equivalent standards.
16. Soldering of SMD packages
                     This text provides a very brief insight into a complex technology. A more in-depth account
                     of soldering ICs can be found in Application Note AN10365 ‚ÄúSurface mount reflow
                     soldering description‚Äù.
                16.1 Introduction to soldering
                     Soldering is one of the most common methods through which packages are attached to
                     Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both
                     the mechanical and the electrical connection. There is no single soldering method that is
                     ideal for all IC packages. Wave soldering is often preferred when through-hole and
                     Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not
                     suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high
                     densities that come with increased miniaturization.
                16.2 Wave and reflow soldering
                     Wave soldering is a joining technology in which the joints are made by solder coming from
                     a standing wave of liquid solder. The wave soldering process is suitable for the following:
                       ‚Ä¢ Through-hole components
                       ‚Ä¢ Leaded or leadless SMDs, which are glued to the surface of the printed circuit board
                     Not all SMDs can be wave soldered. Packages with solder balls, and some leadless
                     packages which have solder lands underneath the body, cannot be wave soldered. Also,
                     leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered,
                     due to an increased probability of bridging.
                     The reflow soldering process involves applying solder paste to a board, followed by
                     component placement and exposure to a temperature profile. Leaded packages,
                     packages with solder balls, and leadless packages are all reflow solderable.
                     Key characteristics in both wave and reflow soldering are:
                       ‚Ä¢  Board specifications, including the board finish, solder masks and vias
                       ‚Ä¢  Package footprints, including solder thieves and orientation
                       ‚Ä¢  The moisture sensitivity level of the packages
                       ‚Ä¢  Package placement
                       ‚Ä¢  Inspection and repair
                       ‚Ä¢  Lead-free soldering versus SnPb soldering
                16.3 Wave soldering
                     Key characteristics in wave soldering are:
TJA1059                                All information provided in this document is subject to legal disclaimers. ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                   Rev. 4 ‚Äî 15 January 2018                                                                            18 of 26


NXP Semiconductors                                                                                                                    TJA1059
                                                                          Dual high-speed CAN transceiver with Standby mode
                       ‚Ä¢ Process issues, such as application of adhesive and flux, clinching of leads, board
                          transport, the solder wave parameters, and the time during which components are
                          exposed to the wave
                       ‚Ä¢ Solder bath specifications, including temperature and impurities
                16.4 Reflow soldering
                     Key characteristics in reflow soldering are:
                       ‚Ä¢ Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to
                          higher minimum peak temperatures (see Figure 10) than a SnPb process, thus
                          reducing the process window
                       ‚Ä¢ Solder paste printing issues including smearing, release, and adjusting the process
                          window for a mix of large and small components on one board
                       ‚Ä¢ Reflow temperature profile; this profile includes preheat, reflow (in which the board is
                          heated to the peak temperature) and cooling down. It is imperative that the peak
                          temperature is high enough for the solder to make reliable solder joints (a solder paste
                          characteristic). In addition, the peak temperature must be low enough that the
                          packages and/or boards are not damaged. The peak temperature of the package
                          depends on package thickness and volume and is classified in accordance with
                          Table 9 and 10
                     Table 9.    SnPb eutectic process (from J-STD-020D)
                      Package thickness (mm)                   Package reflow temperature (ÔÇ∞C)
                                                               Volume (mm3)
                                                               < 350                                                 ÔÇ≥ 350
                      < 2.5                                    235                                                   220
                      ÔÇ≥ 2.5                                    220                                                   220
                     Table 10.   Lead-free process (from J-STD-020D)
                      Package thickness (mm)                   Package reflow temperature (ÔÇ∞C)
                                                               Volume (mm3)
                                                               < 350                                       350 to 2000             > 2000
                      < 1.6                                    260                                         260                     260
                      1.6 to 2.5                               260                                         250                     245
                      > 2.5                                    250                                         245                     245
                     Moisture sensitivity precautions, as indicated on the packing, must be respected at all
                     times.
                     Studies have shown that small packages reach higher temperatures during reflow
                     soldering, see Figure 10.
TJA1059                                All information provided in this document is subject to legal disclaimers.        ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                   Rev. 4 ‚Äî 15 January 2018                                                                                   19 of 26


NXP Semiconductors                                                                                                           TJA1059
                                                                        Dual high-speed CAN transceiver with Standby mode
                                                                 maximum peak temperature
                            temperature                              = MSL limit, damage level
                                                                  minimum peak temperature
                                                        = minimum soldering temperature
                                                                                                                    peak
                                                                                                                 temperature
                                                                                                                                           time
                                                                                                                                   001aac844
                              MSL: Moisture Sensitivity Level
                     Fig 10. Temperature profiles for large and small components
                   For further information on temperature profiles, refer to Application Note AN10365
                   ‚ÄúSurface mount reflow soldering description‚Äù.
17. Soldering of HVSON packages
                   Section 16 contains a brief introduction to the techniques most commonly used to solder
                   Surface Mounted Devices (SMD). A more detailed discussion on soldering HVSON
                   leadless package ICs can found in the following application notes:
                     ‚Ä¢ AN10365 ‚ÄòSurface mount reflow soldering description‚Äù
                     ‚Ä¢ AN10366 ‚ÄúHVQFN application information‚Äù
TJA1059                              All information provided in this document is subject to legal disclaimers. ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                 Rev. 4 ‚Äî 15 January 2018                                                                            20 of 26


NXP Semiconductors                                                                                                                         TJA1059
                                                                                Dual high-speed CAN transceiver with Standby mode
18. Appendix: ISO 11898-2:2016 parameter cross-reference list
Table 11.     ISO 11898-2:2016 to NXP data sheet parameter conversion
 ISO 11898-2:2016                                                                                       NXP data sheet
 Parameter                                                                        Notation              Symbol          Parameter
 HS-PMA dominant output characteristics
 Single ended voltage on CAN_H                                                    VCAN_H                VO(dom)         dominant output voltage
 Single ended voltage on CAN_L                                                    VCAN_L
 Differential voltage on normal bus load                                          VDiff                 VO(dif)         differential output voltage
 Differential voltage on effective resistance during arbitration
 Optional: Differential voltage on extended bus load range
 HS-PMA driver symmetry
 Driver symmetry                                                                  VSYM                  VTXsym          transmitter voltage symmetry
 Maximum HS-PMA driver output current
 Absolute current on CAN_H                                                        ICAN_H                IO(sc)dom       dominant short-circuit output
 Absolute current on CAN_L                                                        ICAN_L                                current
 HS-PMA recessive output characteristics, bus biasing active/inactive
 Single ended output voltage on CAN_H                                             VCAN_H                VO(rec)         recessive output voltage
 Single ended output voltage on CAN_L                                             VCAN_L
 Differential output voltage                                                      VDiff                 VO(dif)         differential output voltage
 Optional HS-PMA transmit dominant timeout
 Transmit dominant timeout, long                                                  tdom                  tto(dom)TXD     TXD dominant time-out time
 Transmit dominant timeout, short
 HS-PMA static receiver input characteristics, bus biasing active/inactive
 Recessive state differential input voltage range                                 VDiff                 Vth(RX)dif      differential receiver threshold
 Dominant state differential input voltage range                                                                        voltage
                                                                                                        Vrec(RX)        receiver recessive voltage
                                                                                                        Vdom(RX)        receiver dominant voltage
 HS-PMA receiver input resistance (matching)
 Differential internal resistance                                                 RDiff                 Ri(dif)         differential input resistance
 Single ended internal resistance                                                 RCAN_H                Ri              input resistance
                                                                                  RCAN_L
 Matching of internal resistance                                                  MR                    ÔÅÑRi             input resistance deviation
 HS-PMA implementation loop delay requirement
 Loop delay                                                                       tLoop                 td(TXDH-RXDH)   delay time from TXD HIGH to
                                                                                                                        RXD HIGH
                                                                                                        td(TXDL-RXDL)   delay time from TXD LOW to RXD
                                                                                                                        LOW
 Optional HS-PMA implementation data signal timing requirements for use with bit rates above 1 Mbit/s up to
 2 Mbit/s and above 2 Mbit/s up to 5 Mbit/s
 Transmitted recessive bit width @ 2 Mbit/s / @ 5 Mbit/s,                         tBit(Bus)             tbit(bus)       transmitted recessive bit width
 intended
 Received recessive bit width @ 2 Mbit/s / @ 5 Mbit/s                             tBit(RXD)             tbit(RXD)       bit time on pin RXD
 Receiver timing symmetry @ 2 Mbit/s / @ 5 Mbit/s                                 ÔÅÑtRec                 ÔÅÑtrec           receiver timing symmetry
TJA1059                                      All information provided in this document is subject to legal disclaimers.       ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                         Rev. 4 ‚Äî 15 January 2018                                                                                  21 of 26


NXP Semiconductors                                                                                                                                   TJA1059
                                                                                          Dual high-speed CAN transceiver with Standby mode
Table 11.         ISO 11898-2:2016 to NXP data sheet parameter conversion
 ISO 11898-2:2016                                                                                                 NXP data sheet
 Parameter                                                                                  Notation              Symbol           Parameter
 HS-PMA maximum ratings of VCAN_H, VCAN_L and VDiff
 Maximum rating VDiff                                                                       VDiff                 V(CANH-CANL)     voltage between pin CANH and
                                                                                                                                   pin CANL
 General maximum rating VCAN_H and VCAN_L                                                   VCAN_H                Vx               voltage on pin x
 Optional: Extended maximum rating VCAN_H and VCAN_L VCAN_L
 HS-PMA maximum leakage currents on CAN_H and CAN_L, unpowered
 Leakage current on CAN_H, CAN_L                                                            ICAN_H                IL               leakage current
                                                                                            ICAN_L
 HS-PMA bus biasing control timings
 CAN activity filter time, long                                                             tFilter               twake(busdom)[1] bus dominant wake-up time
 CAN activity filter time, short                                                                                  twake(busrec)[1] bus recessive wake-up time
 Wake-up timeout, short                                                                     tWake                 tto(wake)bus     bus wake-up time-out time
 Wake-up timeout, long
 Timeout for bus inactivity                                                                 tSilence              tto(silence)     bus silence time-out time
 Bus Bias reaction time                                                                     tBias                 td(busact-bias)  delay time from bus active to bias
[1]   tfltr(wake)bus - bus wake-up filter time, in devices with basic wake-up functionality
TJA1059                                                All information provided in this document is subject to legal disclaimers.       ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                                   Rev. 4 ‚Äî 15 January 2018                                                                                  22 of 26


NXP Semiconductors                                                                                                                 TJA1059
                                                                              Dual high-speed CAN transceiver with Standby mode
19. Revision history
Table 12.    Revision history
 Document ID        Release date                    Data sheet status                               Change notice           Supersedes
 TJA1059 v.4        20170115                        Product data sheet                              -                       TJA1059 v.3.01
 Modifications:       ‚Ä¢  Updated to comply with ISO 11898-2:2016 and SAE J22884-1 through SAE J2284-5 specifications:
                         ‚Äì Section 1: text amended (2nd last paragraph)
                         ‚Äì Section 2.1: text amended (2nd entry)
                         ‚Äì Table 7: values/conditions changed for parameters ICC, VTXsym, Vrec(RX), Vdom(RX), IO(sc)dom;
                            measurement conditions added to parameters Ri, ÔÅÑRi and Ri(dif);
                         ‚Äì   Table 7: additional measurements taken at fTXD = 1 MHz and 2.5 MHz for parameter VTXsym;
                            see Figure 8
                         ‚Äì Table 8: Table note 3 added
                         ‚Äì Figure 5: title changed
                      ‚Ä¢  Amended Figure 4, Figure 6 and Figure 8
 TJA1059 v.3.01     20160523                        Product data sheet                              -                       TJA1059 v.2
 TJA1059 v.2        20150115                        Product data sheet                              -                       TJA1059 v.1
 TJA1059 v.1        20140124                        Product data sheet                              -                       -
TJA1059                                    All information provided in this document is subject to legal disclaimers. ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                       Rev. 4 ‚Äî 15 January 2018                                                                            23 of 26


NXP Semiconductors                                                                                                                                                 TJA1059
                                                                                                      Dual high-speed CAN transceiver with Standby mode
20. Legal information
20.1 Data sheet status
 Document status[1][2]                   Product status[3]                    Definition
 Objective [short] data sheet            Development                          This document contains data from the objective specification for product development.
 Preliminary [short] data sheet          Qualification                        This document contains data from the preliminary specification.
 Product [short] data sheet              Production                           This document contains the product specification.
[1]    Please consult the most recently issued document before initiating or completing a design.
[2]    The term ‚Äòshort data sheet‚Äô is explained in section ‚ÄúDefinitions‚Äù.
[3]    The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status
       information is available on the Internet at URL http://www.nxp.com.
20.2 Definitions                                                                                           Suitability for use in automotive applications ‚Äî This NXP
                                                                                                           Semiconductors product has been qualified for use in automotive
                                                                                                           applications. Unless otherwise agreed in writing, the product is not designed,
Draft ‚Äî The document is a draft version only. The content is still under
                                                                                                           authorized or warranted to be suitable for use in life support, life-critical or
internal review and subject to formal approval, which may result in
                                                                                                           safety-critical systems or equipment, nor in applications where failure or
modifications or additions. NXP Semiconductors does not give any
                                                                                                           malfunction of an NXP Semiconductors product can reasonably be expected
representations or warranties as to the accuracy or completeness of
                                                                                                           to result in personal injury, death or severe property or environmental
information included herein and shall have no liability for the consequences of
                                                                                                           damage. NXP Semiconductors and its suppliers accept no liability for
use of such information.
                                                                                                           inclusion and/or use of NXP Semiconductors products in such equipment or
Short data sheet ‚Äî A short data sheet is an extract from a full data sheet                                 applications and therefore such inclusion and/or use is at the customer's own
with the same product type number(s) and title. A short data sheet is intended                             risk.
for quick reference only and should not be relied upon to contain detailed and
                                                                                                           Applications ‚Äî Applications that are described herein for any of these
full information. For detailed and full information see the relevant full data
                                                                                                           products are for illustrative purposes only. NXP Semiconductors makes no
sheet, which is available on request via the local NXP Semiconductors sales
                                                                                                           representation or warranty that such applications will be suitable for the
office. In case of any inconsistency or conflict with the short data sheet, the
                                                                                                           specified use without further testing or modification.
full data sheet shall prevail.
                                                                                                           Customers are responsible for the design and operation of their applications
Product specification ‚Äî The information and data provided in a Product                                     and products using NXP Semiconductors products, and NXP Semiconductors
data sheet shall define the specification of the product as agreed between                                 accepts no liability for any assistance with applications or customer product
NXP Semiconductors and its customer, unless NXP Semiconductors and                                         design. It is customer‚Äôs sole responsibility to determine whether the NXP
customer have explicitly agreed otherwise in writing. In no event however,                                 Semiconductors product is suitable and fit for the customer‚Äôs applications and
shall an agreement be valid in which the NXP Semiconductors product is                                     products planned, as well as for the planned application and use of
deemed to offer functions and qualities beyond those described in the                                      customer‚Äôs third party customer(s). Customers should provide appropriate
Product data sheet.                                                                                        design and operating safeguards to minimize the risks associated with their
                                                                                                           applications and products.
20.3 Disclaimers                                                                                           NXP Semiconductors does not accept any liability related to any default,
                                                                                                           damage, costs or problem which is based on any weakness or default in the
                                                                                                           customer‚Äôs applications or products, or the application or use by customer‚Äôs
Limited warranty and liability ‚Äî Information in this document is believed to
                                                                                                           third party customer(s). Customer is responsible for doing all necessary
be accurate and reliable. However, NXP Semiconductors does not give any
                                                                                                           testing for the customer‚Äôs applications and products using NXP
representations or warranties, expressed or implied, as to the accuracy or
                                                                                                           Semiconductors products in order to avoid a default of the applications and
completeness of such information and shall have no liability for the
                                                                                                           the products or of the application or use by customer‚Äôs third party
consequences of use of such information. NXP Semiconductors takes no
                                                                                                           customer(s). NXP does not accept any liability in this respect.
responsibility for the content in this document if provided by an information
source outside of NXP Semiconductors.                                                                      Limiting values ‚Äî Stress above one or more limiting values (as defined in
                                                                                                           the Absolute Maximum Ratings System of IEC 60134) will cause permanent
In no event shall NXP Semiconductors be liable for any indirect, incidental,
                                                                                                           damage to the device. Limiting values are stress ratings only and (proper)
punitive, special or consequential damages (including - without limitation - lost
                                                                                                           operation of the device at these or any other conditions above those given in
profits, lost savings, business interruption, costs related to the removal or
                                                                                                           the Recommended operating conditions section (if present) or the
replacement of any products or rework charges) whether or not such
                                                                                                           Characteristics sections of this document is not warranted. Constant or
damages are based on tort (including negligence), warranty, breach of
                                                                                                           repeated exposure to limiting values will permanently and irreversibly affect
contract or any other legal theory.
                                                                                                           the quality and reliability of the device.
Notwithstanding any damages that customer might incur for any reason
whatsoever, NXP Semiconductors‚Äô aggregate and cumulative liability towards                                 Terms and conditions of commercial sale ‚Äî NXP Semiconductors
customer for the products described herein shall be limited in accordance                                  products are sold subject to the general terms and conditions of commercial
with the Terms and conditions of commercial sale of NXP Semiconductors.                                    sale, as published at http://www.nxp.com/profile/terms, unless otherwise
                                                                                                           agreed in a valid written individual agreement. In case an individual
Right to make changes ‚Äî NXP Semiconductors reserves the right to make                                      agreement is concluded only the terms and conditions of the respective
changes to information published in this document, including without                                       agreement shall apply. NXP Semiconductors hereby expressly objects to
limitation specifications and product descriptions, at any time and without                                applying the customer‚Äôs general terms and conditions with regard to the
notice. This document supersedes and replaces all information supplied prior                               purchase of NXP Semiconductors products by customer.
to the publication hereof.
TJA1059                                                            All information provided in this document is subject to legal disclaimers.         ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                                               Rev. 4 ‚Äî 15 January 2018                                                                                    24 of 26


NXP Semiconductors                                                                                                                                     TJA1059
                                                                                             Dual high-speed CAN transceiver with Standby mode
No offer to sell or license ‚Äî Nothing in this document may be interpreted or                      Translations ‚Äî A non-English (translated) version of a document is for
construed as an offer to sell products that is open for acceptance or the grant,                  reference only. The English version shall prevail in case of any discrepancy
conveyance or implication of any license under any copyrights, patents or                         between the translated and English versions.
other industrial or intellectual property rights.
Export control ‚Äî This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
                                                                                                  20.4 Trademarks
authorization from competent authorities.                                                         Notice: All referenced brands, product names, service names and trademarks
Quick reference data ‚Äî The Quick reference data is an extract of the                              are the property of their respective owners.
product data given in the Limiting values and Characteristics sections of this
document, and as such is not complete, exhaustive or legally binding.
21. Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
TJA1059                                                   All information provided in this document is subject to legal disclaimers.     ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                                      Rev. 4 ‚Äî 15 January 2018                                                                                25 of 26


NXP Semiconductors                                                                                                                           TJA1059
                                                                                Dual high-speed CAN transceiver with Standby mode
22. Contents
1     General description . . . . . . . . . . . . . . . . . . . . . . 1           20            Legal information . . . . . . . . . . . . . . . . . . . . . .        24
2     Features and benefits . . . . . . . . . . . . . . . . . . . . 1             20.1             Data sheet status . . . . . . . . . . . . . . . . . . . . . .     24
2.1     General . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1   20.2             Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
2.2     Predictable and fail-safe behavior . . . . . . . . . . 2                  20.3             Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . .   24
2.3     Low-power management . . . . . . . . . . . . . . . . . 2                  20.4             Trademarks . . . . . . . . . . . . . . . . . . . . . . . . . .    25
2.4     Protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2    21            Contact information . . . . . . . . . . . . . . . . . . . .          25
3     Quick reference data . . . . . . . . . . . . . . . . . . . . . 2            22            Contents. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  26
4     Ordering information . . . . . . . . . . . . . . . . . . . . . 3
5     Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 4
6     Pinning information . . . . . . . . . . . . . . . . . . . . . . 5
6.1     Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
6.2     Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 5
7     Functional description . . . . . . . . . . . . . . . . . . . 6
7.1     Operating modes . . . . . . . . . . . . . . . . . . . . . . . 6
7.1.1   Normal mode . . . . . . . . . . . . . . . . . . . . . . . . . . 6
7.1.2   Standby mode. . . . . . . . . . . . . . . . . . . . . . . . . . 6
7.2     Remote wake-up (via the CAN-bus) . . . . . . . . . 6
7.3     Fail-safe features . . . . . . . . . . . . . . . . . . . . . . . 7
7.3.1   TXD dominant time-out function . . . . . . . . . . . . 7
7.3.2   Internal biasing of TXD1, TXD2, STB1
        and STB2 input pins . . . . . . . . . . . . . . . . . . . . . 8
7.3.3   Undervoltage detection on pins VCC and VIO . . 8
7.3.4   Overtemperature protection . . . . . . . . . . . . . . . 8
7.4     VIO supply pin . . . . . . . . . . . . . . . . . . . . . . . . . . 8
8     Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 9
9     Thermal characteristics . . . . . . . . . . . . . . . . . 10
10    Static characteristics. . . . . . . . . . . . . . . . . . . . 10
11    Dynamic characteristics . . . . . . . . . . . . . . . . . 13
12    Application information. . . . . . . . . . . . . . . . . . 15
12.1    Application diagram . . . . . . . . . . . . . . . . . . . . 15
12.2    Application hints . . . . . . . . . . . . . . . . . . . . . . . 15
13    Test information . . . . . . . . . . . . . . . . . . . . . . . . 16
13.1    Quality information . . . . . . . . . . . . . . . . . . . . . 16
14    Package outline . . . . . . . . . . . . . . . . . . . . . . . . 17
15    Handling information. . . . . . . . . . . . . . . . . . . . 18
16    Soldering of SMD packages . . . . . . . . . . . . . . 18
16.1    Introduction to soldering . . . . . . . . . . . . . . . . . 18
16.2    Wave and reflow soldering . . . . . . . . . . . . . . . 18
16.3    Wave soldering . . . . . . . . . . . . . . . . . . . . . . . . 18
16.4    Reflow soldering . . . . . . . . . . . . . . . . . . . . . . . 19
17    Soldering of HVSON packages. . . . . . . . . . . . 20
18    Appendix: ISO 11898-2:2016 parameter
      cross-reference list . . . . . . . . . . . . . . . . . . . . . 21
19    Revision history . . . . . . . . . . . . . . . . . . . . . . . . 23
                                                                                  Please be aware that important notices concerning this document and the product(s)
                                                                                  described herein, have been included in section ‚ÄòLegal information‚Äô.
                                                                                  ¬© NXP Semiconductors N.V. 2018.                                 All rights reserved.
                                                                                  For more information, please visit: http://www.nxp.com
                                                                                  For sales office addresses, please send an email to: salesaddresses@nxp.com
                                                                                                                                        Date of release: 15 January 2018
                                                                                                                                            Document identifier: TJA1059


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
NXP:
 TJA1059TKJ
