// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Full Version"

// DATE "09/23/2023 16:37:43"

// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module digitalCounter (
	clock,
	step,
	add_or_sub,
	count);
input 	clock;
input 	[3:0] step;
input 	add_or_sub;
output 	[11:0] count;

// Design Ports Information
// count[0]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[1]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[2]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[3]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[4]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[6]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[7]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[8]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[9]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[10]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[11]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// add_or_sub	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// step[3]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// step[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// step[1]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// step[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Add0~0_combout ;
wire \Add0~2_combout ;
wire \Add1~4_combout ;
wire \Add1~8_combout ;
wire \Add0~20_combout ;
wire \count[0]~output_o ;
wire \count[1]~output_o ;
wire \count[2]~output_o ;
wire \count[3]~output_o ;
wire \count[4]~output_o ;
wire \count[5]~output_o ;
wire \count[6]~output_o ;
wire \count[7]~output_o ;
wire \count[8]~output_o ;
wire \count[9]~output_o ;
wire \count[10]~output_o ;
wire \count[11]~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \step[0]~input_o ;
wire \Add1~0_combout ;
wire \add_or_sub~input_o ;
wire \step[1]~input_o ;
wire \Add0~1 ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \count~7_combout ;
wire \count[2]~reg0_q ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \step[2]~input_o ;
wire \Add1~1 ;
wire \Add1~2_combout ;
wire \count~6_combout ;
wire \count[1]~reg0_q ;
wire \Add1~3 ;
wire \Add1~5 ;
wire \Add1~6_combout ;
wire \count~8_combout ;
wire \count[3]~reg0_q ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \count~9_combout ;
wire \count[4]~reg0_q ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \Add1~7 ;
wire \Add1~9 ;
wire \Add1~10_combout ;
wire \count~10_combout ;
wire \count[5]~reg0_q ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \Add1~11 ;
wire \Add1~12_combout ;
wire \count~11_combout ;
wire \count[6]~reg0_q ;
wire \Add1~13 ;
wire \Add1~14_combout ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \count~12_combout ;
wire \count[7]~reg0_q ;
wire \count[0]~0_combout ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \Add1~15 ;
wire \Add1~16_combout ;
wire \count~13_combout ;
wire \count[8]~reg0_q ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \Add1~17 ;
wire \Add1~18_combout ;
wire \count~14_combout ;
wire \count[9]~reg0_q ;
wire \Add1~19 ;
wire \Add1~20_combout ;
wire \count~15_combout ;
wire \count[10]~reg0_q ;
wire \Add0~19 ;
wire \Add0~21 ;
wire \Add0~22_combout ;
wire \Add1~21 ;
wire \Add1~22_combout ;
wire \count~16_combout ;
wire \count[11]~reg0_q ;
wire \count[0]~1_combout ;
wire \step[3]~input_o ;
wire \LessThan0~0_combout ;
wire \count~2_combout ;
wire \count~3_combout ;
wire \count~4_combout ;
wire \count~5_combout ;
wire \count[0]~reg0_q ;


// Location: LCCOMB_X31_Y18_N6
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = (\step[0]~input_o  & (\count[0]~reg0_q  $ (VCC))) # (!\step[0]~input_o  & (\count[0]~reg0_q  & VCC))
// \Add0~1  = CARRY((\step[0]~input_o  & \count[0]~reg0_q ))

	.dataa(\step[0]~input_o ),
	.datab(\count[0]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h6688;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N8
cycloneive_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (\count[1]~reg0_q  & ((\step[1]~input_o  & (\Add0~1  & VCC)) # (!\step[1]~input_o  & (!\Add0~1 )))) # (!\count[1]~reg0_q  & ((\step[1]~input_o  & (!\Add0~1 )) # (!\step[1]~input_o  & ((\Add0~1 ) # (GND)))))
// \Add0~3  = CARRY((\count[1]~reg0_q  & (!\step[1]~input_o  & !\Add0~1 )) # (!\count[1]~reg0_q  & ((!\Add0~1 ) # (!\step[1]~input_o ))))

	.dataa(\count[1]~reg0_q ),
	.datab(\step[1]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h9617;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N6
cycloneive_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = ((\count[2]~reg0_q  $ (\step[2]~input_o  $ (\Add1~3 )))) # (GND)
// \Add1~5  = CARRY((\count[2]~reg0_q  & ((!\Add1~3 ) # (!\step[2]~input_o ))) # (!\count[2]~reg0_q  & (!\step[2]~input_o  & !\Add1~3 )))

	.dataa(\count[2]~reg0_q ),
	.datab(\step[2]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'h962B;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N10
cycloneive_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = (\count[4]~reg0_q  & ((GND) # (!\Add1~7 ))) # (!\count[4]~reg0_q  & (\Add1~7  $ (GND)))
// \Add1~9  = CARRY((\count[4]~reg0_q ) # (!\Add1~7 ))

	.dataa(\count[4]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'h5AAF;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N26
cycloneive_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = (\count[10]~reg0_q  & (\Add0~19  $ (GND))) # (!\count[10]~reg0_q  & (!\Add0~19  & VCC))
// \Add0~21  = CARRY((\count[10]~reg0_q  & !\Add0~19 ))

	.dataa(gnd),
	.datab(\count[10]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~20_combout ),
	.cout(\Add0~21 ));
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'hC30C;
defparam \Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N16
cycloneive_io_obuf \count[0]~output (
	.i(\count[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[0]~output .bus_hold = "false";
defparam \count[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y11_N9
cycloneive_io_obuf \count[1]~output (
	.i(\count[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[1]~output .bus_hold = "false";
defparam \count[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N16
cycloneive_io_obuf \count[2]~output (
	.i(\count[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[2]~output .bus_hold = "false";
defparam \count[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N2
cycloneive_io_obuf \count[3]~output (
	.i(\count[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[3]~output .bus_hold = "false";
defparam \count[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N2
cycloneive_io_obuf \count[4]~output (
	.i(\count[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[4]~output .bus_hold = "false";
defparam \count[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N16
cycloneive_io_obuf \count[5]~output (
	.i(\count[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[5]~output .bus_hold = "false";
defparam \count[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N2
cycloneive_io_obuf \count[6]~output (
	.i(\count[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[6]~output .bus_hold = "false";
defparam \count[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N2
cycloneive_io_obuf \count[7]~output (
	.i(\count[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[7]~output .bus_hold = "false";
defparam \count[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y11_N2
cycloneive_io_obuf \count[8]~output (
	.i(\count[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[8]~output .bus_hold = "false";
defparam \count[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N16
cycloneive_io_obuf \count[9]~output (
	.i(\count[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[9]~output .bus_hold = "false";
defparam \count[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N9
cycloneive_io_obuf \count[10]~output (
	.i(\count[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[10]~output .bus_hold = "false";
defparam \count[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N9
cycloneive_io_obuf \count[11]~output (
	.i(\count[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[11]~output .bus_hold = "false";
defparam \count[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X30_Y24_N8
cycloneive_io_ibuf \step[0]~input (
	.i(step[0]),
	.ibar(gnd),
	.o(\step[0]~input_o ));
// synopsys translate_off
defparam \step[0]~input .bus_hold = "false";
defparam \step[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N2
cycloneive_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = (\count[0]~reg0_q  & ((GND) # (!\step[0]~input_o ))) # (!\count[0]~reg0_q  & (\step[0]~input_o  $ (GND)))
// \Add1~1  = CARRY((\count[0]~reg0_q ) # (!\step[0]~input_o ))

	.dataa(\count[0]~reg0_q ),
	.datab(\step[0]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h66BB;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N8
cycloneive_io_ibuf \add_or_sub~input (
	.i(add_or_sub),
	.ibar(gnd),
	.o(\add_or_sub~input_o ));
// synopsys translate_off
defparam \add_or_sub~input .bus_hold = "false";
defparam \add_or_sub~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y17_N22
cycloneive_io_ibuf \step[1]~input (
	.i(step[1]),
	.ibar(gnd),
	.o(\step[1]~input_o ));
// synopsys translate_off
defparam \step[1]~input .bus_hold = "false";
defparam \step[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N10
cycloneive_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = ((\step[2]~input_o  $ (\count[2]~reg0_q  $ (!\Add0~3 )))) # (GND)
// \Add0~5  = CARRY((\step[2]~input_o  & ((\count[2]~reg0_q ) # (!\Add0~3 ))) # (!\step[2]~input_o  & (\count[2]~reg0_q  & !\Add0~3 )))

	.dataa(\step[2]~input_o ),
	.datab(\count[2]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'h698E;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N30
cycloneive_lcell_comb \count~7 (
// Equation(s):
// \count~7_combout  = (\Add1~4_combout  & ((\count~4_combout ) # ((!\add_or_sub~input_o  & \Add0~4_combout )))) # (!\Add1~4_combout  & (!\add_or_sub~input_o  & (\Add0~4_combout )))

	.dataa(\Add1~4_combout ),
	.datab(\add_or_sub~input_o ),
	.datac(\Add0~4_combout ),
	.datad(\count~4_combout ),
	.cin(gnd),
	.combout(\count~7_combout ),
	.cout());
// synopsys translate_off
defparam \count~7 .lut_mask = 16'hBA30;
defparam \count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N31
dffeas \count[2]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[2]~reg0 .is_wysiwyg = "true";
defparam \count[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N12
cycloneive_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (\step[3]~input_o  & ((\count[3]~reg0_q  & (\Add0~5  & VCC)) # (!\count[3]~reg0_q  & (!\Add0~5 )))) # (!\step[3]~input_o  & ((\count[3]~reg0_q  & (!\Add0~5 )) # (!\count[3]~reg0_q  & ((\Add0~5 ) # (GND)))))
// \Add0~7  = CARRY((\step[3]~input_o  & (!\count[3]~reg0_q  & !\Add0~5 )) # (!\step[3]~input_o  & ((!\Add0~5 ) # (!\count[3]~reg0_q ))))

	.dataa(\step[3]~input_o ),
	.datab(\count[3]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h9617;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X34_Y20_N1
cycloneive_io_ibuf \step[2]~input (
	.i(step[2]),
	.ibar(gnd),
	.o(\step[2]~input_o ));
// synopsys translate_off
defparam \step[2]~input .bus_hold = "false";
defparam \step[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N4
cycloneive_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (\step[1]~input_o  & ((\count[1]~reg0_q  & (!\Add1~1 )) # (!\count[1]~reg0_q  & ((\Add1~1 ) # (GND))))) # (!\step[1]~input_o  & ((\count[1]~reg0_q  & (\Add1~1  & VCC)) # (!\count[1]~reg0_q  & (!\Add1~1 ))))
// \Add1~3  = CARRY((\step[1]~input_o  & ((!\Add1~1 ) # (!\count[1]~reg0_q ))) # (!\step[1]~input_o  & (!\count[1]~reg0_q  & !\Add1~1 )))

	.dataa(\step[1]~input_o ),
	.datab(\count[1]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'h692B;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N0
cycloneive_lcell_comb \count~6 (
// Equation(s):
// \count~6_combout  = (\Add0~2_combout  & (((\Add1~2_combout  & \count~4_combout )) # (!\add_or_sub~input_o ))) # (!\Add0~2_combout  & (((\Add1~2_combout  & \count~4_combout ))))

	.dataa(\Add0~2_combout ),
	.datab(\add_or_sub~input_o ),
	.datac(\Add1~2_combout ),
	.datad(\count~4_combout ),
	.cin(gnd),
	.combout(\count~6_combout ),
	.cout());
// synopsys translate_off
defparam \count~6 .lut_mask = 16'hF222;
defparam \count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N1
dffeas \count[1]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[1]~reg0 .is_wysiwyg = "true";
defparam \count[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N8
cycloneive_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (\step[3]~input_o  & ((\count[3]~reg0_q  & (!\Add1~5 )) # (!\count[3]~reg0_q  & ((\Add1~5 ) # (GND))))) # (!\step[3]~input_o  & ((\count[3]~reg0_q  & (\Add1~5  & VCC)) # (!\count[3]~reg0_q  & (!\Add1~5 ))))
// \Add1~7  = CARRY((\step[3]~input_o  & ((!\Add1~5 ) # (!\count[3]~reg0_q ))) # (!\step[3]~input_o  & (!\count[3]~reg0_q  & !\Add1~5 )))

	.dataa(\step[3]~input_o ),
	.datab(\count[3]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h692B;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N8
cycloneive_lcell_comb \count~8 (
// Equation(s):
// \count~8_combout  = (\add_or_sub~input_o  & (((\count~4_combout  & \Add1~6_combout )))) # (!\add_or_sub~input_o  & ((\Add0~6_combout ) # ((\count~4_combout  & \Add1~6_combout ))))

	.dataa(\add_or_sub~input_o ),
	.datab(\Add0~6_combout ),
	.datac(\count~4_combout ),
	.datad(\Add1~6_combout ),
	.cin(gnd),
	.combout(\count~8_combout ),
	.cout());
// synopsys translate_off
defparam \count~8 .lut_mask = 16'hF444;
defparam \count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N9
dffeas \count[3]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[3]~reg0 .is_wysiwyg = "true";
defparam \count[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N14
cycloneive_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (\count[4]~reg0_q  & (\Add0~7  $ (GND))) # (!\count[4]~reg0_q  & (!\Add0~7  & VCC))
// \Add0~9  = CARRY((\count[4]~reg0_q  & !\Add0~7 ))

	.dataa(\count[4]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'hA50A;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N30
cycloneive_lcell_comb \count~9 (
// Equation(s):
// \count~9_combout  = (\Add1~8_combout  & ((\count~4_combout ) # ((!\add_or_sub~input_o  & \Add0~8_combout )))) # (!\Add1~8_combout  & (!\add_or_sub~input_o  & ((\Add0~8_combout ))))

	.dataa(\Add1~8_combout ),
	.datab(\add_or_sub~input_o ),
	.datac(\count~4_combout ),
	.datad(\Add0~8_combout ),
	.cin(gnd),
	.combout(\count~9_combout ),
	.cout());
// synopsys translate_off
defparam \count~9 .lut_mask = 16'hB3A0;
defparam \count~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N31
dffeas \count[4]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[4]~reg0 .is_wysiwyg = "true";
defparam \count[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N16
cycloneive_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (\count[5]~reg0_q  & (!\Add0~9 )) # (!\count[5]~reg0_q  & ((\Add0~9 ) # (GND)))
// \Add0~11  = CARRY((!\Add0~9 ) # (!\count[5]~reg0_q ))

	.dataa(gnd),
	.datab(\count[5]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h3C3F;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N12
cycloneive_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (\count[5]~reg0_q  & (\Add1~9  & VCC)) # (!\count[5]~reg0_q  & (!\Add1~9 ))
// \Add1~11  = CARRY((!\count[5]~reg0_q  & !\Add1~9 ))

	.dataa(\count[5]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'hA505;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N26
cycloneive_lcell_comb \count~10 (
// Equation(s):
// \count~10_combout  = (\add_or_sub~input_o  & (\count~4_combout  & ((\Add1~10_combout )))) # (!\add_or_sub~input_o  & ((\Add0~10_combout ) # ((\count~4_combout  & \Add1~10_combout ))))

	.dataa(\add_or_sub~input_o ),
	.datab(\count~4_combout ),
	.datac(\Add0~10_combout ),
	.datad(\Add1~10_combout ),
	.cin(gnd),
	.combout(\count~10_combout ),
	.cout());
// synopsys translate_off
defparam \count~10 .lut_mask = 16'hDC50;
defparam \count~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N27
dffeas \count[5]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[5]~reg0 .is_wysiwyg = "true";
defparam \count[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N18
cycloneive_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (\count[6]~reg0_q  & (\Add0~11  $ (GND))) # (!\count[6]~reg0_q  & (!\Add0~11  & VCC))
// \Add0~13  = CARRY((\count[6]~reg0_q  & !\Add0~11 ))

	.dataa(gnd),
	.datab(\count[6]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hC30C;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N14
cycloneive_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = (\count[6]~reg0_q  & ((GND) # (!\Add1~11 ))) # (!\count[6]~reg0_q  & (\Add1~11  $ (GND)))
// \Add1~13  = CARRY((\count[6]~reg0_q ) # (!\Add1~11 ))

	.dataa(gnd),
	.datab(\count[6]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'h3CCF;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N28
cycloneive_lcell_comb \count~11 (
// Equation(s):
// \count~11_combout  = (\add_or_sub~input_o  & (((\Add1~12_combout  & \count~4_combout )))) # (!\add_or_sub~input_o  & ((\Add0~12_combout ) # ((\Add1~12_combout  & \count~4_combout ))))

	.dataa(\add_or_sub~input_o ),
	.datab(\Add0~12_combout ),
	.datac(\Add1~12_combout ),
	.datad(\count~4_combout ),
	.cin(gnd),
	.combout(\count~11_combout ),
	.cout());
// synopsys translate_off
defparam \count~11 .lut_mask = 16'hF444;
defparam \count~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N29
dffeas \count[6]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[6]~reg0 .is_wysiwyg = "true";
defparam \count[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N16
cycloneive_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = (\count[7]~reg0_q  & (\Add1~13  & VCC)) # (!\count[7]~reg0_q  & (!\Add1~13 ))
// \Add1~15  = CARRY((!\count[7]~reg0_q  & !\Add1~13 ))

	.dataa(\count[7]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~13 ),
	.combout(\Add1~14_combout ),
	.cout(\Add1~15 ));
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'hA505;
defparam \Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N20
cycloneive_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (\count[7]~reg0_q  & (!\Add0~13 )) # (!\count[7]~reg0_q  & ((\Add0~13 ) # (GND)))
// \Add0~15  = CARRY((!\Add0~13 ) # (!\count[7]~reg0_q ))

	.dataa(\count[7]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h5A5F;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N26
cycloneive_lcell_comb \count~12 (
// Equation(s):
// \count~12_combout  = (\add_or_sub~input_o  & (\Add1~14_combout  & ((\count~4_combout )))) # (!\add_or_sub~input_o  & ((\Add0~14_combout ) # ((\Add1~14_combout  & \count~4_combout ))))

	.dataa(\add_or_sub~input_o ),
	.datab(\Add1~14_combout ),
	.datac(\Add0~14_combout ),
	.datad(\count~4_combout ),
	.cin(gnd),
	.combout(\count~12_combout ),
	.cout());
// synopsys translate_off
defparam \count~12 .lut_mask = 16'hDC50;
defparam \count~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N27
dffeas \count[7]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[7]~reg0 .is_wysiwyg = "true";
defparam \count[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N16
cycloneive_lcell_comb \count[0]~0 (
// Equation(s):
// \count[0]~0_combout  = (!\count[5]~reg0_q  & (!\count[4]~reg0_q  & (!\count[6]~reg0_q  & !\count[7]~reg0_q )))

	.dataa(\count[5]~reg0_q ),
	.datab(\count[4]~reg0_q ),
	.datac(\count[6]~reg0_q ),
	.datad(\count[7]~reg0_q ),
	.cin(gnd),
	.combout(\count[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \count[0]~0 .lut_mask = 16'h0001;
defparam \count[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N22
cycloneive_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = (\count[8]~reg0_q  & (\Add0~15  $ (GND))) # (!\count[8]~reg0_q  & (!\Add0~15  & VCC))
// \Add0~17  = CARRY((\count[8]~reg0_q  & !\Add0~15 ))

	.dataa(\count[8]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'hA50A;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N18
cycloneive_lcell_comb \Add1~16 (
// Equation(s):
// \Add1~16_combout  = (\count[8]~reg0_q  & ((GND) # (!\Add1~15 ))) # (!\count[8]~reg0_q  & (\Add1~15  $ (GND)))
// \Add1~17  = CARRY((\count[8]~reg0_q ) # (!\Add1~15 ))

	.dataa(\count[8]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~15 ),
	.combout(\Add1~16_combout ),
	.cout(\Add1~17 ));
// synopsys translate_off
defparam \Add1~16 .lut_mask = 16'h5AAF;
defparam \Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N24
cycloneive_lcell_comb \count~13 (
// Equation(s):
// \count~13_combout  = (\add_or_sub~input_o  & (\count~4_combout  & ((\Add1~16_combout )))) # (!\add_or_sub~input_o  & ((\Add0~16_combout ) # ((\count~4_combout  & \Add1~16_combout ))))

	.dataa(\add_or_sub~input_o ),
	.datab(\count~4_combout ),
	.datac(\Add0~16_combout ),
	.datad(\Add1~16_combout ),
	.cin(gnd),
	.combout(\count~13_combout ),
	.cout());
// synopsys translate_off
defparam \count~13 .lut_mask = 16'hDC50;
defparam \count~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N25
dffeas \count[8]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[8]~reg0 .is_wysiwyg = "true";
defparam \count[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N24
cycloneive_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = (\count[9]~reg0_q  & (!\Add0~17 )) # (!\count[9]~reg0_q  & ((\Add0~17 ) # (GND)))
// \Add0~19  = CARRY((!\Add0~17 ) # (!\count[9]~reg0_q ))

	.dataa(\count[9]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h5A5F;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N20
cycloneive_lcell_comb \Add1~18 (
// Equation(s):
// \Add1~18_combout  = (\count[9]~reg0_q  & (\Add1~17  & VCC)) # (!\count[9]~reg0_q  & (!\Add1~17 ))
// \Add1~19  = CARRY((!\count[9]~reg0_q  & !\Add1~17 ))

	.dataa(\count[9]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~17 ),
	.combout(\Add1~18_combout ),
	.cout(\Add1~19 ));
// synopsys translate_off
defparam \Add1~18 .lut_mask = 16'hA505;
defparam \Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N30
cycloneive_lcell_comb \count~14 (
// Equation(s):
// \count~14_combout  = (\add_or_sub~input_o  & (((\count~4_combout  & \Add1~18_combout )))) # (!\add_or_sub~input_o  & ((\Add0~18_combout ) # ((\count~4_combout  & \Add1~18_combout ))))

	.dataa(\add_or_sub~input_o ),
	.datab(\Add0~18_combout ),
	.datac(\count~4_combout ),
	.datad(\Add1~18_combout ),
	.cin(gnd),
	.combout(\count~14_combout ),
	.cout());
// synopsys translate_off
defparam \count~14 .lut_mask = 16'hF444;
defparam \count~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N31
dffeas \count[9]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[9]~reg0 .is_wysiwyg = "true";
defparam \count[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N22
cycloneive_lcell_comb \Add1~20 (
// Equation(s):
// \Add1~20_combout  = (\count[10]~reg0_q  & ((GND) # (!\Add1~19 ))) # (!\count[10]~reg0_q  & (\Add1~19  $ (GND)))
// \Add1~21  = CARRY((\count[10]~reg0_q ) # (!\Add1~19 ))

	.dataa(gnd),
	.datab(\count[10]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~19 ),
	.combout(\Add1~20_combout ),
	.cout(\Add1~21 ));
// synopsys translate_off
defparam \Add1~20 .lut_mask = 16'h3CCF;
defparam \Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N0
cycloneive_lcell_comb \count~15 (
// Equation(s):
// \count~15_combout  = (\Add0~20_combout  & (((\count~4_combout  & \Add1~20_combout )) # (!\add_or_sub~input_o ))) # (!\Add0~20_combout  & (((\count~4_combout  & \Add1~20_combout ))))

	.dataa(\Add0~20_combout ),
	.datab(\add_or_sub~input_o ),
	.datac(\count~4_combout ),
	.datad(\Add1~20_combout ),
	.cin(gnd),
	.combout(\count~15_combout ),
	.cout());
// synopsys translate_off
defparam \count~15 .lut_mask = 16'hF222;
defparam \count~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N1
dffeas \count[10]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[10]~reg0 .is_wysiwyg = "true";
defparam \count[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N28
cycloneive_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_combout  = \Add0~21  $ (\count[11]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\count[11]~reg0_q ),
	.cin(\Add0~21 ),
	.combout(\Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~22 .lut_mask = 16'h0FF0;
defparam \Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N24
cycloneive_lcell_comb \Add1~22 (
// Equation(s):
// \Add1~22_combout  = \Add1~21  $ (!\count[11]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\count[11]~reg0_q ),
	.cin(\Add1~21 ),
	.combout(\Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~22 .lut_mask = 16'hF00F;
defparam \Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N2
cycloneive_lcell_comb \count~16 (
// Equation(s):
// \count~16_combout  = (\add_or_sub~input_o  & (((\count~4_combout  & \Add1~22_combout )))) # (!\add_or_sub~input_o  & ((\Add0~22_combout ) # ((\count~4_combout  & \Add1~22_combout ))))

	.dataa(\add_or_sub~input_o ),
	.datab(\Add0~22_combout ),
	.datac(\count~4_combout ),
	.datad(\Add1~22_combout ),
	.cin(gnd),
	.combout(\count~16_combout ),
	.cout());
// synopsys translate_off
defparam \count~16 .lut_mask = 16'hF444;
defparam \count~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N3
dffeas \count[11]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[11]~reg0 .is_wysiwyg = "true";
defparam \count[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N22
cycloneive_lcell_comb \count[0]~1 (
// Equation(s):
// \count[0]~1_combout  = (!\count[10]~reg0_q  & (!\count[8]~reg0_q  & (!\count[9]~reg0_q  & !\count[11]~reg0_q )))

	.dataa(\count[10]~reg0_q ),
	.datab(\count[8]~reg0_q ),
	.datac(\count[9]~reg0_q ),
	.datad(\count[11]~reg0_q ),
	.cin(gnd),
	.combout(\count[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \count[0]~1 .lut_mask = 16'h0001;
defparam \count[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N1
cycloneive_io_ibuf \step[3]~input (
	.i(step[3]),
	.ibar(gnd),
	.o(\step[3]~input_o ));
// synopsys translate_off
defparam \step[3]~input .bus_hold = "false";
defparam \step[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N28
cycloneive_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (\step[1]~input_o  & (((\step[0]~input_o  & !\count[0]~reg0_q )) # (!\count[1]~reg0_q ))) # (!\step[1]~input_o  & (\step[0]~input_o  & (!\count[0]~reg0_q  & !\count[1]~reg0_q )))

	.dataa(\step[1]~input_o ),
	.datab(\step[0]~input_o ),
	.datac(\count[0]~reg0_q ),
	.datad(\count[1]~reg0_q ),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'h08AE;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N18
cycloneive_lcell_comb \count~2 (
// Equation(s):
// \count~2_combout  = (\step[2]~input_o  & ((\LessThan0~0_combout ) # (!\count[2]~reg0_q ))) # (!\step[2]~input_o  & (!\count[2]~reg0_q  & \LessThan0~0_combout ))

	.dataa(\step[2]~input_o ),
	.datab(gnd),
	.datac(\count[2]~reg0_q ),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\count~2_combout ),
	.cout());
// synopsys translate_off
defparam \count~2 .lut_mask = 16'hAF0A;
defparam \count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N12
cycloneive_lcell_comb \count~3 (
// Equation(s):
// \count~3_combout  = (\step[3]~input_o  & ((\count~2_combout ) # (!\count[3]~reg0_q ))) # (!\step[3]~input_o  & (!\count[3]~reg0_q  & \count~2_combout ))

	.dataa(gnd),
	.datab(\step[3]~input_o ),
	.datac(\count[3]~reg0_q ),
	.datad(\count~2_combout ),
	.cin(gnd),
	.combout(\count~3_combout ),
	.cout());
// synopsys translate_off
defparam \count~3 .lut_mask = 16'hCF0C;
defparam \count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N14
cycloneive_lcell_comb \count~4 (
// Equation(s):
// \count~4_combout  = (\add_or_sub~input_o  & (((!\count~3_combout ) # (!\count[0]~1_combout )) # (!\count[0]~0_combout )))

	.dataa(\add_or_sub~input_o ),
	.datab(\count[0]~0_combout ),
	.datac(\count[0]~1_combout ),
	.datad(\count~3_combout ),
	.cin(gnd),
	.combout(\count~4_combout ),
	.cout());
// synopsys translate_off
defparam \count~4 .lut_mask = 16'h2AAA;
defparam \count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N4
cycloneive_lcell_comb \count~5 (
// Equation(s):
// \count~5_combout  = (\Add0~0_combout  & (((\Add1~0_combout  & \count~4_combout )) # (!\add_or_sub~input_o ))) # (!\Add0~0_combout  & (\Add1~0_combout  & (\count~4_combout )))

	.dataa(\Add0~0_combout ),
	.datab(\Add1~0_combout ),
	.datac(\count~4_combout ),
	.datad(\add_or_sub~input_o ),
	.cin(gnd),
	.combout(\count~5_combout ),
	.cout());
// synopsys translate_off
defparam \count~5 .lut_mask = 16'hC0EA;
defparam \count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N5
dffeas \count[0]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[0]~reg0 .is_wysiwyg = "true";
defparam \count[0]~reg0 .power_up = "low";
// synopsys translate_on

assign count[0] = \count[0]~output_o ;

assign count[1] = \count[1]~output_o ;

assign count[2] = \count[2]~output_o ;

assign count[3] = \count[3]~output_o ;

assign count[4] = \count[4]~output_o ;

assign count[5] = \count[5]~output_o ;

assign count[6] = \count[6]~output_o ;

assign count[7] = \count[7]~output_o ;

assign count[8] = \count[8]~output_o ;

assign count[9] = \count[9]~output_o ;

assign count[10] = \count[10]~output_o ;

assign count[11] = \count[11]~output_o ;

endmodule
