// Seed: 1633583660
module module_0;
  wire id_1;
  module_2 modCall_1 ();
  assign id_2 = id_1;
  wire id_3;
  tri0 id_4 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  initial @(negedge id_1) id_3 = -1;
  assign id_3 = -1;
  wire id_4 = -1, id_5;
  wire id_6;
  wire id_7, id_8;
  module_0 modCall_1 ();
endmodule
module module_2;
  wor id_1;
  id_3(
      .id_0("" && id_2),
      .id_1(id_1),
      .id_2(-1 == id_2),
      .id_3(),
      .id_4(id_1),
      .id_5(-1'b0 && {-1{id_1 - 1}}),
      .id_6(id_1),
      .id_7(1)
  );
endmodule
