{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741276430975 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741276430976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  6 16:53:50 2025 " "Processing started: Thu Mar  6 16:53:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741276430976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1741276430976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MultipleFormsAtOnce -c MultipleFormsAtOnce " "Command: quartus_sta MultipleFormsAtOnce -c MultipleFormsAtOnce" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1741276430976 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1741276431126 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1741276431324 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1741276431324 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741276431360 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741276431360 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1741276431596 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MultipleFormsAtOnce.sdc " "Synopsys Design Constraints File file not found: 'MultipleFormsAtOnce.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1741276431639 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1741276431640 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1741276431642 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{C2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{C2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{C2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{C2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{C2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{C2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1741276431642 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741276431642 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1741276431642 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SYNC:C1\|second_counter\[0\] SYNC:C1\|second_counter\[0\] " "create_clock -period 1.000 -name SYNC:C1\|second_counter\[0\] SYNC:C1\|second_counter\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1741276431643 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name top:C3\|accelero:iacc\|currentState.stIDLE top:C3\|accelero:iacc\|currentState.stIDLE " "create_clock -period 1.000 -name top:C3\|accelero:iacc\|currentState.stIDLE top:C3\|accelero:iacc\|currentState.stIDLE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1741276431643 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SYNC:C1\|HPOS\[0\] SYNC:C1\|HPOS\[0\] " "create_clock -period 1.000 -name SYNC:C1\|HPOS\[0\] SYNC:C1\|HPOS\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1741276431643 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741276431643 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C1\|DRAW_SCORE~7  from: datac  to: combout " "Cell: C1\|DRAW_SCORE~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1741276431646 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1741276431646 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1741276431647 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741276431648 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1741276431649 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1741276431663 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1741276431680 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1741276431687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -23.561 " "Worst-case setup slack is -23.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276431692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276431692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.561             -23.561 SYNC:C1\|HPOS\[0\]  " "  -23.561             -23.561 SYNC:C1\|HPOS\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276431692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.447            -284.455 C2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -7.447            -284.455 C2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276431692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.522             -57.253 SYNC:C1\|second_counter\[0\]  " "   -4.522             -57.253 SYNC:C1\|second_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276431692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.047             -18.704 top:C3\|accelero:iacc\|currentState.stIDLE  " "   -4.047             -18.704 top:C3\|accelero:iacc\|currentState.stIDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276431692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.663             -19.346 CLOCK_50  " "   -1.663             -19.346 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276431692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741276431692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276431703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276431703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 C2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.340               0.000 C2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276431703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 CLOCK_50  " "    0.348               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276431703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 SYNC:C1\|second_counter\[0\]  " "    0.421               0.000 SYNC:C1\|second_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276431703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.933               0.000 top:C3\|accelero:iacc\|currentState.stIDLE  " "    0.933               0.000 top:C3\|accelero:iacc\|currentState.stIDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276431703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.392               0.000 SYNC:C1\|HPOS\[0\]  " "    1.392               0.000 SYNC:C1\|HPOS\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276431703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741276431703 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1741276431709 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1741276431714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.958 " "Worst-case minimum pulse width slack is -1.958" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276431719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276431719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.958             -22.053 SYNC:C1\|HPOS\[0\]  " "   -1.958             -22.053 SYNC:C1\|HPOS\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276431719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -19.642 SYNC:C1\|second_counter\[0\]  " "   -1.403             -19.642 SYNC:C1\|second_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276431719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 top:C3\|accelero:iacc\|currentState.stIDLE  " "    0.473               0.000 top:C3\|accelero:iacc\|currentState.stIDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276431719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.634               0.000 CLOCK_50  " "    9.634               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276431719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.715               0.000 C2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.715               0.000 C2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276431719 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741276431719 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1741276431736 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1741276431759 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1741276432640 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C1\|DRAW_SCORE~7  from: datac  to: combout " "Cell: C1\|DRAW_SCORE~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1741276432769 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1741276432769 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741276432770 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1741276432796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.506 " "Worst-case setup slack is -21.506" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276432801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276432801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.506             -21.506 SYNC:C1\|HPOS\[0\]  " "  -21.506             -21.506 SYNC:C1\|HPOS\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276432801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.521            -234.902 C2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.521            -234.902 C2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276432801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.500             -56.835 SYNC:C1\|second_counter\[0\]  " "   -4.500             -56.835 SYNC:C1\|second_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276432801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.666             -17.047 top:C3\|accelero:iacc\|currentState.stIDLE  " "   -3.666             -17.047 top:C3\|accelero:iacc\|currentState.stIDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276432801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.375             -16.787 CLOCK_50  " "   -1.375             -16.787 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276432801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741276432801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.027 " "Worst-case hold slack is 0.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276432813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276432813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.027               0.000 C2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.027               0.000 C2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276432813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 CLOCK_50  " "    0.312               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276432813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 SYNC:C1\|second_counter\[0\]  " "    0.385               0.000 SYNC:C1\|second_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276432813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.855               0.000 top:C3\|accelero:iacc\|currentState.stIDLE  " "    0.855               0.000 top:C3\|accelero:iacc\|currentState.stIDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276432813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.190               0.000 SYNC:C1\|HPOS\[0\]  " "    1.190               0.000 SYNC:C1\|HPOS\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276432813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741276432813 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1741276432818 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1741276432824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.768 " "Worst-case minimum pulse width slack is -1.768" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276432829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276432829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.768             -19.627 SYNC:C1\|HPOS\[0\]  " "   -1.768             -19.627 SYNC:C1\|HPOS\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276432829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -19.642 SYNC:C1\|second_counter\[0\]  " "   -1.403             -19.642 SYNC:C1\|second_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276432829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 top:C3\|accelero:iacc\|currentState.stIDLE  " "    0.450               0.000 top:C3\|accelero:iacc\|currentState.stIDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276432829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.597               0.000 CLOCK_50  " "    9.597               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276432829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.689               0.000 C2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.689               0.000 C2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276432829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741276432829 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1741276432846 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C1\|DRAW_SCORE~7  from: datac  to: combout " "Cell: C1\|DRAW_SCORE~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1741276433007 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1741276433007 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741276433008 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1741276433015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.404 " "Worst-case setup slack is -9.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276433021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276433021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.404              -9.404 SYNC:C1\|HPOS\[0\]  " "   -9.404              -9.404 SYNC:C1\|HPOS\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276433021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.979             -96.540 C2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.979             -96.540 C2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276433021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.063             -28.109 SYNC:C1\|second_counter\[0\]  " "   -2.063             -28.109 SYNC:C1\|second_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276433021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.228              -4.731 top:C3\|accelero:iacc\|currentState.stIDLE  " "   -1.228              -4.731 top:C3\|accelero:iacc\|currentState.stIDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276433021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611              -3.529 CLOCK_50  " "   -0.611              -3.529 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276433021 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741276433021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.069 " "Worst-case hold slack is 0.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276433032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276433032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.069               0.000 C2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.069               0.000 C2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276433032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 CLOCK_50  " "    0.153               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276433032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 SYNC:C1\|second_counter\[0\]  " "    0.159               0.000 SYNC:C1\|second_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276433032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 top:C3\|accelero:iacc\|currentState.stIDLE  " "    0.346               0.000 top:C3\|accelero:iacc\|currentState.stIDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276433032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.488               0.000 SYNC:C1\|HPOS\[0\]  " "    0.488               0.000 SYNC:C1\|HPOS\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276433032 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741276433032 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1741276433038 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1741276433045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276433050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276433050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -14.000 SYNC:C1\|second_counter\[0\]  " "   -1.000             -14.000 SYNC:C1\|second_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276433050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.664              -4.514 SYNC:C1\|HPOS\[0\]  " "   -0.664              -4.514 SYNC:C1\|HPOS\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276433050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 top:C3\|accelero:iacc\|currentState.stIDLE  " "    0.408               0.000 top:C3\|accelero:iacc\|currentState.stIDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276433050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.327               0.000 CLOCK_50  " "    9.327               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276433050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.764               0.000 C2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.764               0.000 C2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741276433050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741276433050 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1741276433907 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1741276433908 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741276434001 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  6 16:53:53 2025 " "Processing ended: Thu Mar  6 16:53:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741276434001 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741276434001 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741276434001 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1741276434001 ""}
