$date
  Sun Jan 30 22:39:08 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module shift_register_test_bench $end
$var reg 1 ! clk $end
$var reg 1 " clr $end
$var reg 1 # l_in $end
$var reg 1 $ r_in $end
$var reg 1 % s0 $end
$var reg 1 & s1 $end
$var reg 4 ' d[3:0] $end
$var reg 4 ( q[3:0] $end
$scope module dut $end
$var reg 1 ) clk $end
$var reg 1 * clr $end
$var reg 1 + l_in $end
$var reg 1 , r_in $end
$var reg 1 - s0 $end
$var reg 1 . s1 $end
$var reg 4 / d[3:0] $end
$var reg 4 0 q[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
b0000 '
b0000 (
0)
0*
0+
0,
0-
0.
b0000 /
b0000 0
#15000000
1!
1"
1%
1&
b1111 '
b1111 (
1)
1*
1-
1.
b1111 /
b1111 0
#30000000
0!
0&
0)
0.
#45000000
1!
b1110 (
1)
b1110 0
#60000000
0!
0)
#75000000
1!
b1100 (
1)
b1100 0
#90000000
0!
1$
0)
1,
#105000000
1!
b1001 (
1)
b1001 0
#120000000
0!
0%
1&
0)
0-
1.
#135000000
1!
b0100 (
1)
b0100 0
#150000000
0!
1#
0)
1+
#165000000
1!
b1010 (
1)
b1010 0
#180000000
0"
b0000 (
0*
b0000 0
#195000000
0!
1"
0)
1*
#210000000
1!
b1000 (
1)
b1000 0
#225000000
