0.7
2020.2
May 22 2024
19:03:11
C:/Users/prana/Documents/Projects/FPGA-Soc/riscv/riscv.ip_user_files/ip/instr_mem/sim/instr_mem.v,1733655120,verilog,,C:/Users/prana/Documents/Projects/FPGA-Soc/riscv/riscv.srcs/sources_1/new/decoder.v,,instr_mem,,,,,,,,
C:/Users/prana/Documents/Projects/FPGA-Soc/riscv/riscv.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/Users/prana/Documents/Projects/FPGA-Soc/riscv/riscv.srcs/sim_1/new/tb_decoder.v,1733659124,verilog,,C:/Users/prana/Documents/Projects/FPGA-Soc/riscv/riscv.srcs/sim_1/new/tb_instr_mem.v,,tb_decoder,,,,,,,,
C:/Users/prana/Documents/Projects/FPGA-Soc/riscv/riscv.srcs/sim_1/new/tb_instr_mem.v,1733655981,verilog,,C:/Users/prana/Documents/Projects/FPGA-Soc/riscv/riscv.srcs/sim_1/new/tb_mux_32_1.v,,tb_instr_mem,,,,,,,,
C:/Users/prana/Documents/Projects/FPGA-Soc/riscv/riscv.srcs/sim_1/new/tb_instruction_mem.v,1733652175,verilog,,,,tb_instruction_mem,,,,,,,,
C:/Users/prana/Documents/Projects/FPGA-Soc/riscv/riscv.srcs/sim_1/new/tb_mux.v,1733657611,verilog,,,,tb_mux,,,,,,,,
C:/Users/prana/Documents/Projects/FPGA-Soc/riscv/riscv.srcs/sim_1/new/tb_mux_32_1.v,1733658683,verilog,,C:/Users/prana/Documents/Projects/FPGA-Soc/riscv/riscv.srcs/sim_1/new/tb_register.v,,tb_mux_32_1,,,,,,,,
C:/Users/prana/Documents/Projects/FPGA-Soc/riscv/riscv.srcs/sim_1/new/tb_register.v,1734100165,verilog,,C:/Users/prana/Documents/Projects/FPGA-Soc/riscv/riscv.srcs/sim_1/new/tb_register_file.v,,tb_register,,,,,,,,
C:/Users/prana/Documents/Projects/FPGA-Soc/riscv/riscv.srcs/sim_1/new/tb_register_file.v,1734100517,verilog,,,,tb_register_file,,,,,,,,
C:/Users/prana/Documents/Projects/FPGA-Soc/riscv/riscv.srcs/sources_1/new/decoder.v,1733659065,verilog,,C:/Users/prana/Documents/Projects/FPGA-Soc/riscv/riscv.srcs/sources_1/new/mux_32_1.v,,decoder,,,,,,,,
C:/Users/prana/Documents/Projects/FPGA-Soc/riscv/riscv.srcs/sources_1/new/instruction_mem.v,1733651981,verilog,,C:/Users/prana/Documents/Projects/FPGA-Soc/riscv/riscv.srcs/sim_1/new/tb_instruction_mem.v,,instruction_mem,,,,,,,,
C:/Users/prana/Documents/Projects/FPGA-Soc/riscv/riscv.srcs/sources_1/new/mux.v,1733657170,verilog,,C:/Users/prana/Documents/Projects/FPGA-Soc/riscv/riscv.srcs/sim_1/new/tb_mux.v,,mux,,,,,,,,
C:/Users/prana/Documents/Projects/FPGA-Soc/riscv/riscv.srcs/sources_1/new/mux_32_1.v,1734097567,verilog,,C:/Users/prana/Documents/Projects/FPGA-Soc/riscv/riscv.srcs/sources_1/new/register.v,,mux_32_1,,,,,,,,
C:/Users/prana/Documents/Projects/FPGA-Soc/riscv/riscv.srcs/sources_1/new/register.v,1734099631,verilog,,C:/Users/prana/Documents/Projects/FPGA-Soc/riscv/riscv.srcs/sources_1/new/register_file_32.v,,register,,,,,,,,
C:/Users/prana/Documents/Projects/FPGA-Soc/riscv/riscv.srcs/sources_1/new/register_file_32.v,1734097418,verilog,,C:/Users/prana/Documents/Projects/FPGA-Soc/riscv/riscv.srcs/sim_1/new/tb_register_file.v,,register_file_32,,,,,,,,
