\chapter{Basic Architecture}

\section{Instruction Set Characteristics}


\section{CPU Registers}

\begin{tabular}{ |p{3cm}|p{3cm}|p{4cm}|  }
    \hline
    \multicolumn{3}{|c|}{General Purpose Registers} \\
    \hline
    Name& Alternate name & Comment \\
    \hline
    r0  & zero & Hardwired zero\\
    r1  & v0   & Func arg 0 \\
    r2  & v1   & Func arg 1 \\
    r3  & v2   & Func arg 2 \\
    r4  & v3   & Func arg 3 \\
    r5  & v4   & Func arg 4 \\
    r6  & v5   & Func arg 5 \\
    r7  & v6   & Func arg 6 \\
    r8  & v7   & Func arg 7 \\
    r9  & a0   & Return value \\
    r10 & a1   & Return value \\
    r11 &      &  \\
    r12 &      &  \\
    r13 &      &  \\
    r14 &      &  \\
    r15 &      &  \\
    r16 &      &  \\
    r17 &      &  \\
    r18 &      &  \\
    r19 &      &  \\
    r20 &      &  \\
    r21 &      &  \\
    r22 &      &  \\
    r23 &      &  \\
    r24 &      &  \\
    r25 & k0   &  Reserved for kernel \\
    r26 & k1   &  Reserved for kernel \\
    r17 & at   &  Reserved for Assembler \\
    r28 & sp   &  Stack Pointer \\
    r29 & gp   &  Global Poiter \\
    r30 & fp   &  Frame Pointer \\
    r31 & ra   &  Return address \\

    \hline
   \end{tabular}