#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Mar 17 10:19:59 2021
# Process ID: 17076
# Current directory: D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18244 D:\Documents\workspace\CPP_Schoolworks\ECE4304L\ECE4304L_Lab5\ECE4304L_Lab5_VHDL\ECE4304L_Lab5_VHDL.xpr
# Log file: D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/vivado.log
# Journal file: D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.xpr
INFO: [Project 1-313] Project file moved from 'D:/Documents/workspace/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
add_files {D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sources_1/new/ctrl7seg.vhd D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sources_1/new/hex7seg.vhd D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sources_1/new/bcd_counter.vhd D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sources_1/new/upcounter.vhd D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sources_1/new/muxNbits8x1.vhd D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sources_1/new/ctrl7seg_general.vhd D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sources_1/new/top.vhd D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sources_1/new/decoder8bit.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sources_1/new/ctrl7seg_general.vhd] -no_script -reset -force -quiet
remove_files  D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sources_1/new/ctrl7seg_general.vhd
set_property top upcounter [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_arch Behavioral [current_fileset]
set_property top_file D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sources_1/new/upcounter.vhd [current_fileset]
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
WARNING: [filemgmt 20-736] The current top specification, "upcounter" (Architecture: Behavioral, Library: xil_defaultlib, File: D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sources_1/new/upcounter.vhd), does not uniquely identify a single design element. Using "upcounter" (Architecture: Behavioral, Library: xil_defaultlib, File: D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sources_1/new/upcounter.vhd).
[Wed Mar 17 10:22:28 2021] Launched synth_1...
Run output will be captured here: D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1200.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1383.977 ; gain = 333.438
set_property top muxNbits8x1 [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Mar 17 10:24:27 2021] Launched synth_1...
Run output will be captured here: D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.runs/synth_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: muxNbits8x1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1497.359 ; gain = 89.199
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'muxNbits8x1' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sources_1/new/muxNbits8x1.vhd:50]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sources_1/new/muxNbits8x1.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'muxNbits8x1' (1#1) [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sources_1/new/muxNbits8x1.vhd:50]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1535.711 ; gain = 127.551
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1553.629 ; gain = 145.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1553.629 ; gain = 145.469
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1585.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1629.066 ; gain = 220.906
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1629.066 ; gain = 220.906
set_property top hex7seg [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1677.879 ; gain = 28.508
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hex7seg' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sources_1/new/hex7seg.vhd:39]
INFO: [Synth 8-226] default block is never used [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sources_1/new/hex7seg.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'hex7seg' (1#1) [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sources_1/new/hex7seg.vhd:39]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1692.543 ; gain = 43.172
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1712.523 ; gain = 63.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1712.523 ; gain = 63.152
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1712.523 ; gain = 63.152
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Mar 17 10:26:21 2021] Launched synth_1...
Run output will be captured here: D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.runs/synth_1/runme.log
current_design synth_1
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1712.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

add_files -norecurse D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sources_1/new/DFlipflop.vhd
update_compile_order -fileset sources_1
set_property top ctrl7seg [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Mar 17 11:14:33 2021] Launched synth_1...
Run output will be captured here: D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.runs/synth_1/runme.log
WARNING: [filemgmt 20-1445] Cannot import file 'D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc' on top of itself. Importing a file from the imported source directory can cause this problem.
add_files -fileset constrs_1 -norecurse D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc
refresh_design
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc]
WARNING: [Vivado 12-584] No ports matched 'top_clk'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_clk'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports top_clk]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'top_ud'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_a_to_g[6]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_a_to_g[5]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_a_to_g[4]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_a_to_g[3]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_a_to_g[2]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_a_to_g[1]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_a_to_g[0]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_dp'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_an[0]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_an[1]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_an[2]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_an[3]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_an[4]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_an[5]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_an[6]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_an[7]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_c7s_rst_in'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_rst'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_bcd_rst_in'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Mar 17 11:16:05 2021] Launched synth_1...
Run output will be captured here: D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Mar 17 11:16:50 2021] Launched impl_1...
Run output will be captured here: D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.runs/impl_1/runme.log
set_property target_constrs_file D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc [current_fileset -constrset]
reset_run impl_1
close_design
close_design
launch_runs impl_1 -jobs 8
[Wed Mar 17 11:17:24 2021] Launched impl_1...
Run output will be captured here: D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.runs/impl_1/runme.log
close [ open D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sources_1/new/bcdAU.vhd w ]
add_files D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sources_1/new/bcdAU.vhd
update_compile_order -fileset sources_1
set_property target_language VHDL [current_project]
set_property top bcdAU [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Mar 17 11:31:45 2021] Launched synth_1...
Run output will be captured here: D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Mar 17 11:32:38 2021] Launched impl_1...
Run output will be captured here: D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc]
WARNING: [Vivado 12-584] No ports matched 'top_clk'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_clk'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports top_clk]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'top_ud'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_a_to_g[6]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_a_to_g[5]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_a_to_g[4]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_a_to_g[3]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_a_to_g[2]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_a_to_g[1]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_a_to_g[0]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_dp'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_an[0]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_an[1]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_an[2]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_an[3]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_an[4]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_an[5]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_an[6]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_an[7]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_c7s_rst_in'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_rst'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_bcd_rst_in'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1743.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_project D:/Documents/workspace/Vivado_Playground/BCD_AU/BCD_AU.xpr
INFO: [Project 1-313] Project file moved from 'D:/School/Spring 21/VHDL_ECE4304/Code/BCD_AU' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
set_property top AU [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Documents/workspace/Vivado_Playground/BCD_AU/BCD_AU.runs/synth_1

launch_runs synth_1 -jobs 8
[Wed Mar 17 11:35:08 2021] Launched synth_1...
Run output will be captured here: D:/Documents/workspace/Vivado_Playground/BCD_AU/BCD_AU.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'top_inp_A[0]'. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_inp_A[1]'. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_inp_A[2]'. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_inp_A[3]'. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_inp_B[0]'. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_inp_B[1]'. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_inp_B[2]'. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_inp_B[3]'. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_sel[0]'. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_sel[1]'. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_sel[2]'. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_sel[3]'. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_out_digit[6]'. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_out_digit[5]'. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_out_digit[4]'. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_out_digit[3]'. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_out_digit[2]'. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_out_digit[1]'. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_out_digit[0]'. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_7seg_en[1]'. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_7seg_en[4]'. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_7seg_en[0]'. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_7seg_en[5]'. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_7seg_en[2]'. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_7seg_en[3]'. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_7seg_en[6]'. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_7seg_en[7]'. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst'. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Documents/workspace/Vivado_Playground/BCD_AU/Nexys-A7-100T-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1837.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

current_project ECE4304L_Lab5_VHDL
close [ open D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sources_1/new/NbitReg.vhd w ]
add_files D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sources_1/new/NbitReg.vhd
update_compile_order -fileset sources_1
add_files -norecurse D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sources_1/new/BCDconv.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sources_1/new/bcd_counter.vhd] -no_script -reset -force -quiet
remove_files  D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sources_1/new/bcd_counter.vhd
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Mar 17 12:29:11 2021] Launched synth_1...
Run output will be captured here: D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc]
WARNING: [Vivado 12-584] No ports matched 'top_clk'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_clk'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports top_clk]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'top_ud'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_a_to_g[6]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_a_to_g[5]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_a_to_g[4]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_a_to_g[3]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_a_to_g[2]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_a_to_g[1]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_a_to_g[0]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_dp'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_an[0]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_an[1]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_an[2]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_an[3]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_an[4]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_an[5]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_an[6]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_an[7]'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_c7s_rst_in'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_rst'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'top_bcd_rst_in'. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1854.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

set_property top top [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Mar 17 12:36:10 2021] Launched synth_1...
Run output will be captured here: D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Mar 17 12:37:05 2021] Launched synth_1...
Run output will be captured here: D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Mar 17 12:39:13 2021] Launched synth_1...
Run output will be captured here: D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Mar 17 12:40:14 2021] Launched synth_1...
Run output will be captured here: D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Mar 17 12:42:10 2021] Launched synth_1...
Run output will be captured here: D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Mar 17 12:42:51 2021] Launched synth_1...
Run output will be captured here: D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Mar 17 12:44:05 2021] Launched synth_1...
Run output will be captured here: D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Mar 17 12:46:10 2021] Launched synth_1...
Run output will be captured here: D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Mar 17 12:47:59 2021] Launched synth_1...
Run output will be captured here: D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Mar 17 12:48:36 2021] Launched impl_1...
Run output will be captured here: D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Mar 17 12:49:49 2021] Launched impl_1...
Run output will be captured here: D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc]
Finished Parsing XDC File [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

Warning: Cannot create '3000:arm' GDB server: An attempt was made to access a socket in a way forbidden by its access permissions

connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1970.520 ; gain = 2.734
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE2414A
set_property PROGRAM.FILE {D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AE2414A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE2414A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
