# Reading C:/Program Files/modelsim_ase/tcl/vsim/pref.tcl 
# do my_and_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\Program Files\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\Program Files\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/Renan/Scripts/Altera/FPGA001_WR_Files/my_and.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_and
# -- Compiling architecture hardware of my_and
# 
vsim -voptargs=+acc work.my_and
# vsim -voptargs=+acc work.my_and 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.my_and(hardware)
add wave -position insertpoint  \
sim:/my_and/a
wave create -driver freeze -pattern clock -initialvalue U -period 10ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/my_and/a
add wave -position 1 -format Logic -height 17 -editable 2 Edit:/my_and/a
wave create -driver freeze -pattern clock -initialvalue U -period 20ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/my_and/b
add wave -position 2 -format Logic -height 17 -editable 2 Edit:/my_and/b
add wave -position insertpoint  \
sim:/my_and/o
run -all
wave editwrite -file C:/Users/Renan/Scripts/Altera/FPGA001_WR_Files/simulation/modelsim/my_and.do
