// Generated by CIRCT firtool-1.42.0
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
    `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
    `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
  `endif // not def RANDOM

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
    `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
    `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
    `else  // STOP_COND
    `define STOP_COND_ 1
    `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
  `endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
  `endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
      `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
      `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
    `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// VCS coverage exclude_file
module ram_combMem(	// src/main/scala/chisel3/util/Decoupled.scala:257:91
  input         R0_addr,
                R0_en,
                R0_clk,
                W0_addr,
                W0_en,
                W0_clk,
  input  [63:0] W0_data,
  output [63:0] R0_data
);

  reg [63:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:257:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:257:91
    if (W0_en)	// src/main/scala/chisel3/util/Decoupled.scala:257:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:257:91
  end // always @(posedge)
  `ifndef SYNTHESIS	// src/main/scala/chisel3/util/Decoupled.scala:257:91
    reg [63:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:257:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:257:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:257:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:257:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h40; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:257:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:257:91
          Memory[i[0]] = _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:257:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:257:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // not def SYNTHESIS
  assign R0_data = R0_en ? Memory[R0_addr] : 64'bx;	// src/main/scala/chisel3/util/Decoupled.scala:257:91
endmodule

// VCS coverage exclude_file
module ram_combMem_0(	// src/main/scala/chisel3/util/Decoupled.scala:257:91
  input          R0_addr,
                 R0_en,
                 R0_clk,
                 W0_addr,
                 W0_en,
                 W0_clk,
  input  [255:0] W0_data,
  output [255:0] R0_data
);

  reg [255:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:257:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:257:91
    if (W0_en)	// src/main/scala/chisel3/util/Decoupled.scala:257:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:257:91
  end // always @(posedge)
  `ifndef SYNTHESIS	// src/main/scala/chisel3/util/Decoupled.scala:257:91
    reg [255:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:257:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:257:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:257:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:257:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          for (logic [8:0] j = 9'h0; j < 9'h100; j += 9'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:257:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:257:91
          Memory[i[0]] = _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:257:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:257:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // not def SYNTHESIS
  assign R0_data = R0_en ? Memory[R0_addr] : 256'bx;	// src/main/scala/chisel3/util/Decoupled.scala:257:91
endmodule

module UnrollingAddrGenUint(	// <stdin>:3:10, :418:10, :1023:10
  input         io_valid_i,	// src/main/scala/streamer/UnrollingAddrGenUnit.scala:35:14
  input  [31:0] io_start_ptr_i,	// src/main/scala/streamer/UnrollingAddrGenUnit.scala:35:14
                io_unrollingStrides_i_0,	// src/main/scala/streamer/UnrollingAddrGenUnit.scala:35:14
  output [31:0] io_unrolling_addr_o_0,	// src/main/scala/streamer/UnrollingAddrGenUnit.scala:35:14
                io_unrolling_addr_o_1,	// src/main/scala/streamer/UnrollingAddrGenUnit.scala:35:14
                io_unrolling_addr_o_2,	// src/main/scala/streamer/UnrollingAddrGenUnit.scala:35:14
                io_unrolling_addr_o_3,	// src/main/scala/streamer/UnrollingAddrGenUnit.scala:35:14
                io_unrolling_addr_o_4,	// src/main/scala/streamer/UnrollingAddrGenUnit.scala:35:14
                io_unrolling_addr_o_5,	// src/main/scala/streamer/UnrollingAddrGenUnit.scala:35:14
                io_unrolling_addr_o_6,	// src/main/scala/streamer/UnrollingAddrGenUnit.scala:35:14
                io_unrolling_addr_o_7	// src/main/scala/streamer/UnrollingAddrGenUnit.scala:35:14
);

  assign io_unrolling_addr_o_0 = io_valid_i ? io_start_ptr_i : 32'h0;	// <stdin>:3:10, :418:10, :1023:10, src/main/scala/streamer/UnrollingAddrGenUnit.scala:72:34, :73:14, :76:17, :85:27
  assign io_unrolling_addr_o_1 =
    io_valid_i ? io_unrollingStrides_i_0 + io_start_ptr_i : 32'h0;	// <stdin>:3:10, :418:10, :1023:10, src/main/scala/streamer/UnrollingAddrGenUnit.scala:72:34, :73:14, :76:17, :85:27, :87:26
  assign io_unrolling_addr_o_2 =
    io_valid_i ? {io_unrollingStrides_i_0[30:0], 1'h0} + io_start_ptr_i : 32'h0;	// <stdin>:3:10, :418:10, :1023:10, src/main/scala/streamer/UnrollingAddrGenUnit.scala:72:34, :73:14, :76:17, :85:27, :86:34, :87:26
  assign io_unrolling_addr_o_3 =
    io_valid_i ? io_unrollingStrides_i_0 * 32'h3 + io_start_ptr_i : 32'h0;	// <stdin>:3:10, :418:10, :1023:10, src/main/scala/streamer/UnrollingAddrGenUnit.scala:72:34, :73:14, :76:17, :85:27, :86:34, :87:26
  assign io_unrolling_addr_o_4 =
    io_valid_i ? {io_unrollingStrides_i_0[29:0], 2'h0} + io_start_ptr_i : 32'h0;	// <stdin>:3:10, :418:10, :1023:10, src/main/scala/streamer/UnrollingAddrGenUnit.scala:72:34, :73:14, :76:17, :85:27, :86:34, :87:26
  assign io_unrolling_addr_o_5 =
    io_valid_i ? io_unrollingStrides_i_0 * 32'h5 + io_start_ptr_i : 32'h0;	// <stdin>:3:10, :418:10, :1023:10, src/main/scala/streamer/UnrollingAddrGenUnit.scala:72:34, :73:14, :76:17, :85:27, :86:34, :87:26
  assign io_unrolling_addr_o_6 =
    io_valid_i ? io_unrollingStrides_i_0 * 32'h6 + io_start_ptr_i : 32'h0;	// <stdin>:3:10, :418:10, :1023:10, src/main/scala/streamer/UnrollingAddrGenUnit.scala:72:34, :73:14, :76:17, :85:27, :86:34, :87:26
  assign io_unrolling_addr_o_7 =
    io_valid_i ? io_unrollingStrides_i_0 * 32'h7 + io_start_ptr_i : 32'h0;	// <stdin>:3:10, :418:10, :1023:10, src/main/scala/streamer/UnrollingAddrGenUnit.scala:72:34, :73:14, :76:17, :85:27, :86:34, :87:26
endmodule

module DataReader(	// <stdin>:46:10, :461:10
  input          clock,	// <stdin>:47:11, :462:11
                 reset,	// <stdin>:48:11, :463:11
                 io_ptr_agu_i_valid,	// src/main/scala/streamer/DataReader.scala:58:14
  input  [31:0]  io_ptr_agu_i_bits,	// src/main/scala/streamer/DataReader.scala:58:14
  input          io_unrollingStrides_csr_i_valid,	// src/main/scala/streamer/DataReader.scala:58:14
  input  [31:0]  io_unrollingStrides_csr_i_bits_0,	// src/main/scala/streamer/DataReader.scala:58:14
  input          io_tcdm_ready_i_0,	// src/main/scala/streamer/DataReader.scala:58:14
                 io_tcdm_ready_i_1,	// src/main/scala/streamer/DataReader.scala:58:14
                 io_tcdm_ready_i_2,	// src/main/scala/streamer/DataReader.scala:58:14
                 io_tcdm_ready_i_3,	// src/main/scala/streamer/DataReader.scala:58:14
                 io_data_tcdm_i_0_valid,	// src/main/scala/streamer/DataReader.scala:58:14
  input  [63:0]  io_data_tcdm_i_0_bits,	// src/main/scala/streamer/DataReader.scala:58:14
  input          io_data_tcdm_i_1_valid,	// src/main/scala/streamer/DataReader.scala:58:14
  input  [63:0]  io_data_tcdm_i_1_bits,	// src/main/scala/streamer/DataReader.scala:58:14
  input          io_data_tcdm_i_2_valid,	// src/main/scala/streamer/DataReader.scala:58:14
  input  [63:0]  io_data_tcdm_i_2_bits,	// src/main/scala/streamer/DataReader.scala:58:14
  input          io_data_tcdm_i_3_valid,	// src/main/scala/streamer/DataReader.scala:58:14
  input  [63:0]  io_data_tcdm_i_3_bits,	// src/main/scala/streamer/DataReader.scala:58:14
  input          io_data_fifo_o_ready,	// src/main/scala/streamer/DataReader.scala:58:14
                 io_data_move_done,	// src/main/scala/streamer/DataReader.scala:58:14
  output         io_ptr_agu_i_ready,	// src/main/scala/streamer/DataReader.scala:58:14
  output [31:0]  io_tcdm_req_addr_0,	// src/main/scala/streamer/DataReader.scala:58:14
                 io_tcdm_req_addr_1,	// src/main/scala/streamer/DataReader.scala:58:14
                 io_tcdm_req_addr_2,	// src/main/scala/streamer/DataReader.scala:58:14
                 io_tcdm_req_addr_3,	// src/main/scala/streamer/DataReader.scala:58:14
  output         io_read_tcmd_valid_o_0,	// src/main/scala/streamer/DataReader.scala:58:14
                 io_read_tcmd_valid_o_1,	// src/main/scala/streamer/DataReader.scala:58:14
                 io_read_tcmd_valid_o_2,	// src/main/scala/streamer/DataReader.scala:58:14
                 io_read_tcmd_valid_o_3,	// src/main/scala/streamer/DataReader.scala:58:14
                 io_data_fifo_o_valid,	// src/main/scala/streamer/DataReader.scala:58:14
  output [255:0] io_data_fifo_o_bits	// src/main/scala/streamer/DataReader.scala:58:14
);

  wire        _io_ptr_agu_i_ready_output;	// src/main/scala/streamer/DataReader.scala:279:42
  wire        fifo_input_valid;	// src/main/scala/streamer/DataReader.scala:275:51
  wire        tcdm_read_mem_all_ready;	// src/main/scala/streamer/DataReader.scala:233:58
  wire [31:0] _unrolling_addr_gen_unit_io_unrolling_addr_o_0;	// src/main/scala/streamer/DataReader.scala:166:39
  wire [31:0] _unrolling_addr_gen_unit_io_unrolling_addr_o_1;	// src/main/scala/streamer/DataReader.scala:166:39
  wire [31:0] _unrolling_addr_gen_unit_io_unrolling_addr_o_2;	// src/main/scala/streamer/DataReader.scala:166:39
  wire [31:0] _unrolling_addr_gen_unit_io_unrolling_addr_o_3;	// src/main/scala/streamer/DataReader.scala:166:39
  wire [31:0] _unrolling_addr_gen_unit_io_unrolling_addr_o_4;	// src/main/scala/streamer/DataReader.scala:166:39
  wire [31:0] _unrolling_addr_gen_unit_io_unrolling_addr_o_5;	// src/main/scala/streamer/DataReader.scala:166:39
  wire [31:0] _unrolling_addr_gen_unit_io_unrolling_addr_o_6;	// src/main/scala/streamer/DataReader.scala:166:39
  wire [31:0] _unrolling_addr_gen_unit_io_unrolling_addr_o_7;	// src/main/scala/streamer/DataReader.scala:166:39
  reg  [31:0] ptr_agu;	// src/main/scala/streamer/DataReader.scala:69:24
  reg  [31:0] unrollingStrides_0;	// src/main/scala/streamer/DataReader.scala:75:33
  reg         tcdm_rsp_i_p_valid_reg_0;	// src/main/scala/streamer/DataReader.scala:103:39
  reg         tcdm_rsp_i_p_valid_reg_1;	// src/main/scala/streamer/DataReader.scala:103:39
  reg         tcdm_rsp_i_p_valid_reg_2;	// src/main/scala/streamer/DataReader.scala:103:39
  reg         tcdm_rsp_i_p_valid_reg_3;	// src/main/scala/streamer/DataReader.scala:103:39
  reg         tcdm_rsp_i_q_ready_reg_0;	// src/main/scala/streamer/DataReader.scala:107:39
  reg         tcdm_rsp_i_q_ready_reg_1;	// src/main/scala/streamer/DataReader.scala:107:39
  reg         tcdm_rsp_i_q_ready_reg_2;	// src/main/scala/streamer/DataReader.scala:107:39
  reg         tcdm_rsp_i_q_ready_reg_3;	// src/main/scala/streamer/DataReader.scala:107:39
  reg  [63:0] data_reg_0;	// src/main/scala/streamer/DataReader.scala:114:25
  reg  [63:0] data_reg_1;	// src/main/scala/streamer/DataReader.scala:114:25
  reg  [63:0] data_reg_2;	// src/main/scala/streamer/DataReader.scala:114:25
  reg  [63:0] data_reg_3;	// src/main/scala/streamer/DataReader.scala:114:25
  reg         cstate;	// src/main/scala/streamer/DataReader.scala:123:23
  wire        _T_32 = _io_ptr_agu_i_ready_output & io_ptr_agu_i_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/streamer/DataReader.scala:279:42
  wire        can_send_tcdm_read_req = io_data_fifo_o_ready & cstate;	// src/main/scala/streamer/DataReader.scala:123:23, :189:50
  wire        wait_for_q_ready_read = can_send_tcdm_read_req & ~tcdm_read_mem_all_ready;	// src/main/scala/streamer/DataReader.scala:189:50, :212:{33,36}, :233:58
  assign tcdm_read_mem_all_ready =
    (io_tcdm_ready_i_0 | tcdm_rsp_i_q_ready_reg_0)
    & (io_tcdm_ready_i_1 | tcdm_rsp_i_q_ready_reg_1)
    & (io_tcdm_ready_i_2 | tcdm_rsp_i_q_ready_reg_2)
    & (io_tcdm_ready_i_3 | tcdm_rsp_i_q_ready_reg_3);	// src/main/scala/streamer/DataReader.scala:107:39, :230:49, :233:58
  assign fifo_input_valid =
    (io_data_tcdm_i_0_valid | tcdm_rsp_i_p_valid_reg_0)
    & (io_data_tcdm_i_1_valid | tcdm_rsp_i_p_valid_reg_1)
    & (io_data_tcdm_i_2_valid | tcdm_rsp_i_p_valid_reg_2)
    & (io_data_tcdm_i_3_valid | tcdm_rsp_i_p_valid_reg_3);	// src/main/scala/streamer/DataReader.scala:103:39, :271:54, :275:51
  assign _io_ptr_agu_i_ready_output =
    cstate & ~wait_for_q_ready_read & can_send_tcdm_read_req;	// src/main/scala/streamer/DataReader.scala:123:23, :189:50, :212:33, :234:30, :279:42
  always @(posedge clock or posedge reset) begin	// <stdin>:47:11, :462:11
    if (reset) begin	// <stdin>:47:11, :462:11
      ptr_agu <= 32'h0;	// src/main/scala/streamer/DataReader.scala:69:24
      unrollingStrides_0 <= 32'h0;	// src/main/scala/streamer/DataReader.scala:69:24, :75:33
      tcdm_rsp_i_p_valid_reg_0 <= 1'h0;	// src/main/scala/streamer/DataReader.scala:74:30, :103:39
      tcdm_rsp_i_p_valid_reg_1 <= 1'h0;	// src/main/scala/streamer/DataReader.scala:74:30, :103:39
      tcdm_rsp_i_p_valid_reg_2 <= 1'h0;	// src/main/scala/streamer/DataReader.scala:74:30, :103:39
      tcdm_rsp_i_p_valid_reg_3 <= 1'h0;	// src/main/scala/streamer/DataReader.scala:74:30, :103:39
      tcdm_rsp_i_q_ready_reg_0 <= 1'h0;	// src/main/scala/streamer/DataReader.scala:74:30, :107:39
      tcdm_rsp_i_q_ready_reg_1 <= 1'h0;	// src/main/scala/streamer/DataReader.scala:74:30, :107:39
      tcdm_rsp_i_q_ready_reg_2 <= 1'h0;	// src/main/scala/streamer/DataReader.scala:74:30, :107:39
      tcdm_rsp_i_q_ready_reg_3 <= 1'h0;	// src/main/scala/streamer/DataReader.scala:74:30, :107:39
      data_reg_0 <= 64'h0;	// src/main/scala/streamer/DataReader.scala:114:25, :115:12
      data_reg_1 <= 64'h0;	// src/main/scala/streamer/DataReader.scala:114:25, :115:12
      data_reg_2 <= 64'h0;	// src/main/scala/streamer/DataReader.scala:114:25, :115:12
      data_reg_3 <= 64'h0;	// src/main/scala/streamer/DataReader.scala:114:25, :115:12
      cstate <= 1'h0;	// src/main/scala/streamer/DataReader.scala:74:30, :123:23
    end
    else begin	// <stdin>:47:11, :462:11
      automatic logic config_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      automatic logic wait_for_p_valid_read = can_send_tcdm_read_req & ~fifo_input_valid;	// src/main/scala/streamer/DataReader.scala:189:50, :238:{33,36}, :275:51
      automatic logic _T_58 = wait_for_p_valid_read & ~fifo_input_valid;	// src/main/scala/streamer/DataReader.scala:238:{33,36}, :246:32, :275:51
      automatic logic _T_60 = wait_for_p_valid_read & ~fifo_input_valid;	// src/main/scala/streamer/DataReader.scala:238:{33,36}, :246:32, :275:51
      automatic logic _T_62 = wait_for_p_valid_read & ~fifo_input_valid;	// src/main/scala/streamer/DataReader.scala:238:{33,36}, :246:32, :275:51
      automatic logic _T_64 = wait_for_p_valid_read & ~fifo_input_valid;	// src/main/scala/streamer/DataReader.scala:238:{33,36}, :246:32, :275:51
      config_valid = ~cstate & io_unrollingStrides_csr_i_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/streamer/DataReader.scala:123:23, :130:18
      if (_T_32)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        ptr_agu <= io_ptr_agu_i_bits;	// src/main/scala/streamer/DataReader.scala:69:24
      if (config_valid)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        unrollingStrides_0 <= io_unrollingStrides_csr_i_bits_0;	// src/main/scala/streamer/DataReader.scala:75:33
      tcdm_rsp_i_p_valid_reg_0 <=
        _T_58
        & (io_data_tcdm_i_0_valid ? io_data_tcdm_i_0_valid : tcdm_rsp_i_p_valid_reg_0);	// src/main/scala/streamer/DataReader.scala:103:39, :246:{32,54}, :247:37, :248:35, :252:33
      tcdm_rsp_i_p_valid_reg_1 <=
        _T_60
        & (io_data_tcdm_i_1_valid ? io_data_tcdm_i_1_valid : tcdm_rsp_i_p_valid_reg_1);	// src/main/scala/streamer/DataReader.scala:103:39, :246:{32,54}, :247:37, :248:35, :252:33
      tcdm_rsp_i_p_valid_reg_2 <=
        _T_62
        & (io_data_tcdm_i_2_valid ? io_data_tcdm_i_2_valid : tcdm_rsp_i_p_valid_reg_2);	// src/main/scala/streamer/DataReader.scala:103:39, :246:{32,54}, :247:37, :248:35, :252:33
      tcdm_rsp_i_p_valid_reg_3 <=
        _T_64
        & (io_data_tcdm_i_3_valid ? io_data_tcdm_i_3_valid : tcdm_rsp_i_p_valid_reg_3);	// src/main/scala/streamer/DataReader.scala:103:39, :246:{32,54}, :247:37, :248:35, :252:33
      tcdm_rsp_i_q_ready_reg_0 <=
        wait_for_q_ready_read & ~tcdm_read_mem_all_ready
        & (io_tcdm_ready_i_0 ? io_tcdm_ready_i_0 : tcdm_rsp_i_q_ready_reg_0);	// src/main/scala/streamer/DataReader.scala:107:39, :212:{33,36}, :220:61, :221:32, :222:35, :225:33, :233:58
      tcdm_rsp_i_q_ready_reg_1 <=
        wait_for_q_ready_read & ~tcdm_read_mem_all_ready
        & (io_tcdm_ready_i_1 ? io_tcdm_ready_i_1 : tcdm_rsp_i_q_ready_reg_1);	// src/main/scala/streamer/DataReader.scala:107:39, :212:{33,36}, :220:61, :221:32, :222:35, :225:33, :233:58
      tcdm_rsp_i_q_ready_reg_2 <=
        wait_for_q_ready_read & ~tcdm_read_mem_all_ready
        & (io_tcdm_ready_i_2 ? io_tcdm_ready_i_2 : tcdm_rsp_i_q_ready_reg_2);	// src/main/scala/streamer/DataReader.scala:107:39, :212:{33,36}, :220:61, :221:32, :222:35, :225:33, :233:58
      tcdm_rsp_i_q_ready_reg_3 <=
        wait_for_q_ready_read & ~tcdm_read_mem_all_ready
        & (io_tcdm_ready_i_3 ? io_tcdm_ready_i_3 : tcdm_rsp_i_q_ready_reg_3);	// src/main/scala/streamer/DataReader.scala:107:39, :212:{33,36}, :220:61, :221:32, :222:35, :225:33, :233:58
      if (_T_58 & io_data_tcdm_i_0_valid)	// src/main/scala/streamer/DataReader.scala:114:25, :246:{32,54}, :247:37, :249:21
        data_reg_0 <= io_data_tcdm_i_0_bits;	// src/main/scala/streamer/DataReader.scala:114:25
      if (_T_60 & io_data_tcdm_i_1_valid)	// src/main/scala/streamer/DataReader.scala:114:25, :246:{32,54}, :247:37, :249:21
        data_reg_1 <= io_data_tcdm_i_1_bits;	// src/main/scala/streamer/DataReader.scala:114:25
      if (_T_62 & io_data_tcdm_i_2_valid)	// src/main/scala/streamer/DataReader.scala:114:25, :246:{32,54}, :247:37, :249:21
        data_reg_2 <= io_data_tcdm_i_2_bits;	// src/main/scala/streamer/DataReader.scala:114:25
      if (_T_64 & io_data_tcdm_i_3_valid)	// src/main/scala/streamer/DataReader.scala:114:25, :246:{32,54}, :247:37, :249:21
        data_reg_3 <= io_data_tcdm_i_3_bits;	// src/main/scala/streamer/DataReader.scala:114:25
      if (cstate)	// src/main/scala/streamer/DataReader.scala:123:23
        cstate <= cstate & ~io_data_move_done;	// src/main/scala/streamer/DataReader.scala:74:30, :123:23, :124:24, :130:18, :133:16, :140:31, :141:16, :143:16
      else	// src/main/scala/streamer/DataReader.scala:123:23
        cstate <= config_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/streamer/DataReader.scala:123:23
    end
  end // always @(posedge, posedge)
  `ifndef SYNTHESIS	// <stdin>:46:10, :461:10
    always @(posedge clock) begin	// src/main/scala/streamer/DataReader.scala:179:15
      if (cstate & ~reset
          & _unrolling_addr_gen_unit_io_unrolling_addr_o_1 != _unrolling_addr_gen_unit_io_unrolling_addr_o_0
          + 32'h1) begin	// src/main/scala/streamer/DataReader.scala:123:23, :166:39, :179:15, :180:55, :182:13
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/streamer/DataReader.scala:179:15
          $error("Assertion failed: read address in not consecutive in the same bank!\n    at DataReader.scala:179 assert(\n");	// src/main/scala/streamer/DataReader.scala:179:15
        if (`STOP_COND_)	// src/main/scala/streamer/DataReader.scala:179:15
          $fatal;	// src/main/scala/streamer/DataReader.scala:179:15
      end
      if (cstate & ~reset
          & _unrolling_addr_gen_unit_io_unrolling_addr_o_3 != _unrolling_addr_gen_unit_io_unrolling_addr_o_2
          + 32'h1) begin	// src/main/scala/streamer/DataReader.scala:123:23, :166:39, :179:15, :180:55, :182:13
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/streamer/DataReader.scala:179:15
          $error("Assertion failed: read address in not consecutive in the same bank!\n    at DataReader.scala:179 assert(\n");	// src/main/scala/streamer/DataReader.scala:179:15
        if (`STOP_COND_)	// src/main/scala/streamer/DataReader.scala:179:15
          $fatal;	// src/main/scala/streamer/DataReader.scala:179:15
      end
      if (cstate & ~reset
          & _unrolling_addr_gen_unit_io_unrolling_addr_o_5 != _unrolling_addr_gen_unit_io_unrolling_addr_o_4
          + 32'h1) begin	// src/main/scala/streamer/DataReader.scala:123:23, :166:39, :179:15, :180:55, :182:13
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/streamer/DataReader.scala:179:15
          $error("Assertion failed: read address in not consecutive in the same bank!\n    at DataReader.scala:179 assert(\n");	// src/main/scala/streamer/DataReader.scala:179:15
        if (`STOP_COND_)	// src/main/scala/streamer/DataReader.scala:179:15
          $fatal;	// src/main/scala/streamer/DataReader.scala:179:15
      end
      if (cstate & ~reset
          & _unrolling_addr_gen_unit_io_unrolling_addr_o_7 != _unrolling_addr_gen_unit_io_unrolling_addr_o_6
          + 32'h1) begin	// src/main/scala/streamer/DataReader.scala:123:23, :166:39, :179:15, :180:55, :182:13
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/streamer/DataReader.scala:179:15
          $error("Assertion failed: read address in not consecutive in the same bank!\n    at DataReader.scala:179 assert(\n");	// src/main/scala/streamer/DataReader.scala:179:15
        if (`STOP_COND_)	// src/main/scala/streamer/DataReader.scala:179:15
          $fatal;	// src/main/scala/streamer/DataReader.scala:179:15
      end
    end // always @(posedge)
    `ifdef FIRRTL_BEFORE_INITIAL	// <stdin>:46:10, :461:10
      `FIRRTL_BEFORE_INITIAL	// <stdin>:46:10, :461:10
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// <stdin>:46:10, :461:10
      automatic logic [31:0] _RANDOM[0:10];	// <stdin>:46:10, :461:10
      `ifdef INIT_RANDOM_PROLOG_	// <stdin>:46:10, :461:10
        `INIT_RANDOM_PROLOG_	// <stdin>:46:10, :461:10
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// <stdin>:46:10, :461:10
        for (logic [3:0] i = 4'h0; i < 4'hB; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// <stdin>:46:10, :461:10
        end	// <stdin>:46:10, :461:10
        ptr_agu = _RANDOM[4'h0];	// <stdin>:46:10, :461:10, src/main/scala/streamer/DataReader.scala:69:24
        unrollingStrides_0 = _RANDOM[4'h1];	// <stdin>:46:10, :461:10, src/main/scala/streamer/DataReader.scala:75:33
        tcdm_rsp_i_p_valid_reg_0 = _RANDOM[4'h2][0];	// <stdin>:46:10, :461:10, src/main/scala/streamer/DataReader.scala:103:39
        tcdm_rsp_i_p_valid_reg_1 = _RANDOM[4'h2][1];	// <stdin>:46:10, :461:10, src/main/scala/streamer/DataReader.scala:103:39
        tcdm_rsp_i_p_valid_reg_2 = _RANDOM[4'h2][2];	// <stdin>:46:10, :461:10, src/main/scala/streamer/DataReader.scala:103:39
        tcdm_rsp_i_p_valid_reg_3 = _RANDOM[4'h2][3];	// <stdin>:46:10, :461:10, src/main/scala/streamer/DataReader.scala:103:39
        tcdm_rsp_i_q_ready_reg_0 = _RANDOM[4'h2][4];	// <stdin>:46:10, :461:10, src/main/scala/streamer/DataReader.scala:103:39, :107:39
        tcdm_rsp_i_q_ready_reg_1 = _RANDOM[4'h2][5];	// <stdin>:46:10, :461:10, src/main/scala/streamer/DataReader.scala:103:39, :107:39
        tcdm_rsp_i_q_ready_reg_2 = _RANDOM[4'h2][6];	// <stdin>:46:10, :461:10, src/main/scala/streamer/DataReader.scala:103:39, :107:39
        tcdm_rsp_i_q_ready_reg_3 = _RANDOM[4'h2][7];	// <stdin>:46:10, :461:10, src/main/scala/streamer/DataReader.scala:103:39, :107:39
        data_reg_0 = {_RANDOM[4'h2][31:8], _RANDOM[4'h3], _RANDOM[4'h4][7:0]};	// <stdin>:46:10, :461:10, src/main/scala/streamer/DataReader.scala:103:39, :114:25
        data_reg_1 = {_RANDOM[4'h4][31:8], _RANDOM[4'h5], _RANDOM[4'h6][7:0]};	// <stdin>:46:10, :461:10, src/main/scala/streamer/DataReader.scala:114:25
        data_reg_2 = {_RANDOM[4'h6][31:8], _RANDOM[4'h7], _RANDOM[4'h8][7:0]};	// <stdin>:46:10, :461:10, src/main/scala/streamer/DataReader.scala:114:25
        data_reg_3 = {_RANDOM[4'h8][31:8], _RANDOM[4'h9], _RANDOM[4'hA][7:0]};	// <stdin>:46:10, :461:10, src/main/scala/streamer/DataReader.scala:114:25
        cstate = _RANDOM[4'hA][8];	// <stdin>:46:10, :461:10, src/main/scala/streamer/DataReader.scala:114:25, :123:23
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// <stdin>:46:10, :461:10
        ptr_agu = 32'h0;	// src/main/scala/streamer/DataReader.scala:69:24
        unrollingStrides_0 = 32'h0;	// src/main/scala/streamer/DataReader.scala:69:24, :75:33
        tcdm_rsp_i_p_valid_reg_0 = 1'h0;	// src/main/scala/streamer/DataReader.scala:74:30, :103:39
        tcdm_rsp_i_p_valid_reg_1 = 1'h0;	// src/main/scala/streamer/DataReader.scala:74:30, :103:39
        tcdm_rsp_i_p_valid_reg_2 = 1'h0;	// src/main/scala/streamer/DataReader.scala:74:30, :103:39
        tcdm_rsp_i_p_valid_reg_3 = 1'h0;	// src/main/scala/streamer/DataReader.scala:74:30, :103:39
        tcdm_rsp_i_q_ready_reg_0 = 1'h0;	// src/main/scala/streamer/DataReader.scala:74:30, :107:39
        tcdm_rsp_i_q_ready_reg_1 = 1'h0;	// src/main/scala/streamer/DataReader.scala:74:30, :107:39
        tcdm_rsp_i_q_ready_reg_2 = 1'h0;	// src/main/scala/streamer/DataReader.scala:74:30, :107:39
        tcdm_rsp_i_q_ready_reg_3 = 1'h0;	// src/main/scala/streamer/DataReader.scala:74:30, :107:39
        data_reg_0 = 64'h0;	// src/main/scala/streamer/DataReader.scala:114:25, :115:12
        data_reg_1 = 64'h0;	// src/main/scala/streamer/DataReader.scala:114:25, :115:12
        data_reg_2 = 64'h0;	// src/main/scala/streamer/DataReader.scala:114:25, :115:12
        data_reg_3 = 64'h0;	// src/main/scala/streamer/DataReader.scala:114:25, :115:12
        cstate = 1'h0;	// src/main/scala/streamer/DataReader.scala:74:30, :123:23
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// <stdin>:46:10, :461:10
      `FIRRTL_AFTER_INITIAL	// <stdin>:46:10, :461:10
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  UnrollingAddrGenUint unrolling_addr_gen_unit (	// src/main/scala/streamer/DataReader.scala:166:39
    .io_valid_i              (cstate),	// src/main/scala/streamer/DataReader.scala:123:23
    .io_start_ptr_i          (_T_32 ? io_ptr_agu_i_bits : ptr_agu),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/streamer/DataReader.scala:69:24, :155:27, :156:13
    .io_unrollingStrides_i_0 (unrollingStrides_0),	// src/main/scala/streamer/DataReader.scala:75:33
    .io_unrolling_addr_o_0   (_unrolling_addr_gen_unit_io_unrolling_addr_o_0),
    .io_unrolling_addr_o_1   (_unrolling_addr_gen_unit_io_unrolling_addr_o_1),
    .io_unrolling_addr_o_2   (_unrolling_addr_gen_unit_io_unrolling_addr_o_2),
    .io_unrolling_addr_o_3   (_unrolling_addr_gen_unit_io_unrolling_addr_o_3),
    .io_unrolling_addr_o_4   (_unrolling_addr_gen_unit_io_unrolling_addr_o_4),
    .io_unrolling_addr_o_5   (_unrolling_addr_gen_unit_io_unrolling_addr_o_5),
    .io_unrolling_addr_o_6   (_unrolling_addr_gen_unit_io_unrolling_addr_o_6),
    .io_unrolling_addr_o_7   (_unrolling_addr_gen_unit_io_unrolling_addr_o_7)
  );
  assign io_ptr_agu_i_ready = _io_ptr_agu_i_ready_output;	// <stdin>:46:10, :461:10, src/main/scala/streamer/DataReader.scala:279:42
  assign io_tcdm_req_addr_0 = _unrolling_addr_gen_unit_io_unrolling_addr_o_0;	// <stdin>:46:10, :461:10, src/main/scala/streamer/DataReader.scala:166:39
  assign io_tcdm_req_addr_1 = _unrolling_addr_gen_unit_io_unrolling_addr_o_2;	// <stdin>:46:10, :461:10, src/main/scala/streamer/DataReader.scala:166:39
  assign io_tcdm_req_addr_2 = _unrolling_addr_gen_unit_io_unrolling_addr_o_4;	// <stdin>:46:10, :461:10, src/main/scala/streamer/DataReader.scala:166:39
  assign io_tcdm_req_addr_3 = _unrolling_addr_gen_unit_io_unrolling_addr_o_6;	// <stdin>:46:10, :461:10, src/main/scala/streamer/DataReader.scala:166:39
  assign io_read_tcmd_valid_o_0 =
    can_send_tcdm_read_req & (_T_32 | ~tcdm_rsp_i_q_ready_reg_0);	// <stdin>:46:10, :461:10, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/streamer/DataReader.scala:107:39, :189:50, :200:34, :201:31, :202:33, :204:{33,36}, :207:31
  assign io_read_tcmd_valid_o_1 =
    can_send_tcdm_read_req & (_T_32 | ~tcdm_rsp_i_q_ready_reg_1);	// <stdin>:46:10, :461:10, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/streamer/DataReader.scala:107:39, :189:50, :200:34, :201:31, :202:33, :204:{33,36}, :207:31
  assign io_read_tcmd_valid_o_2 =
    can_send_tcdm_read_req & (_T_32 | ~tcdm_rsp_i_q_ready_reg_2);	// <stdin>:46:10, :461:10, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/streamer/DataReader.scala:107:39, :189:50, :200:34, :201:31, :202:33, :204:{33,36}, :207:31
  assign io_read_tcmd_valid_o_3 =
    can_send_tcdm_read_req & (_T_32 | ~tcdm_rsp_i_q_ready_reg_3);	// <stdin>:46:10, :461:10, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/streamer/DataReader.scala:107:39, :189:50, :200:34, :201:31, :202:33, :204:{33,36}, :207:31
  assign io_data_fifo_o_valid = fifo_input_valid;	// <stdin>:46:10, :461:10, src/main/scala/streamer/DataReader.scala:275:51
  assign io_data_fifo_o_bits =
    {fifo_input_valid
       ? (io_data_tcdm_i_0_valid ? io_data_tcdm_i_0_bits : data_reg_0)
       : 64'h0,
     fifo_input_valid
       ? (io_data_tcdm_i_1_valid ? io_data_tcdm_i_1_bits : data_reg_1)
       : 64'h0,
     fifo_input_valid
       ? (io_data_tcdm_i_2_valid ? io_data_tcdm_i_2_bits : data_reg_2)
       : 64'h0,
     fifo_input_valid
       ? (io_data_tcdm_i_3_valid ? io_data_tcdm_i_3_bits : data_reg_3)
       : 64'h0};	// <stdin>:46:10, :461:10, src/main/scala/streamer/DataReader.scala:114:25, :115:12, :117:33, :258:28, :259:37, :260:28, :262:28, :266:25, :275:51
endmodule

module UnrollingAddrGenUint_2(	// <stdin>:833:10
  input         io_valid_i,	// src/main/scala/streamer/UnrollingAddrGenUnit.scala:35:14
  input  [31:0] io_start_ptr_i,	// src/main/scala/streamer/UnrollingAddrGenUnit.scala:35:14
                io_unrollingStrides_i_0,	// src/main/scala/streamer/UnrollingAddrGenUnit.scala:35:14
  output [31:0] io_unrolling_addr_o_0,	// src/main/scala/streamer/UnrollingAddrGenUnit.scala:35:14
                io_unrolling_addr_o_1	// src/main/scala/streamer/UnrollingAddrGenUnit.scala:35:14
);

  assign io_unrolling_addr_o_0 = io_valid_i ? io_start_ptr_i : 32'h0;	// <stdin>:833:10, src/main/scala/streamer/UnrollingAddrGenUnit.scala:72:34, :73:14, :76:17, :85:27
  assign io_unrolling_addr_o_1 =
    io_valid_i ? io_unrollingStrides_i_0 + io_start_ptr_i : 32'h0;	// <stdin>:833:10, src/main/scala/streamer/UnrollingAddrGenUnit.scala:72:34, :73:14, :76:17, :85:27, :87:26
endmodule

module DataReader_2(	// <stdin>:852:10
  input         clock,	// <stdin>:853:11
                reset,	// <stdin>:854:11
                io_ptr_agu_i_valid,	// src/main/scala/streamer/DataReader.scala:58:14
  input  [31:0] io_ptr_agu_i_bits,	// src/main/scala/streamer/DataReader.scala:58:14
  input         io_unrollingStrides_csr_i_valid,	// src/main/scala/streamer/DataReader.scala:58:14
  input  [31:0] io_unrollingStrides_csr_i_bits_0,	// src/main/scala/streamer/DataReader.scala:58:14
  input         io_tcdm_ready_i_0,	// src/main/scala/streamer/DataReader.scala:58:14
                io_data_tcdm_i_0_valid,	// src/main/scala/streamer/DataReader.scala:58:14
  input  [63:0] io_data_tcdm_i_0_bits,	// src/main/scala/streamer/DataReader.scala:58:14
  input         io_data_fifo_o_ready,	// src/main/scala/streamer/DataReader.scala:58:14
                io_data_move_done,	// src/main/scala/streamer/DataReader.scala:58:14
  output        io_ptr_agu_i_ready,	// src/main/scala/streamer/DataReader.scala:58:14
  output [31:0] io_tcdm_req_addr_0,	// src/main/scala/streamer/DataReader.scala:58:14
  output        io_read_tcmd_valid_o_0,	// src/main/scala/streamer/DataReader.scala:58:14
                io_data_fifo_o_valid,	// src/main/scala/streamer/DataReader.scala:58:14
  output [63:0] io_data_fifo_o_bits	// src/main/scala/streamer/DataReader.scala:58:14
);

  wire        _io_ptr_agu_i_ready_output;	// src/main/scala/streamer/DataReader.scala:279:42
  wire        tcdm_rsp_i_p_valid_0;	// src/main/scala/streamer/DataReader.scala:271:54
  wire        tcdm_rsp_i_q_ready_0;	// src/main/scala/streamer/DataReader.scala:230:49
  wire [31:0] _unrolling_addr_gen_unit_io_unrolling_addr_o_0;	// src/main/scala/streamer/DataReader.scala:166:39
  wire [31:0] _unrolling_addr_gen_unit_io_unrolling_addr_o_1;	// src/main/scala/streamer/DataReader.scala:166:39
  reg  [31:0] ptr_agu;	// src/main/scala/streamer/DataReader.scala:69:24
  reg  [31:0] unrollingStrides_0;	// src/main/scala/streamer/DataReader.scala:75:33
  reg         tcdm_rsp_i_p_valid_reg_0;	// src/main/scala/streamer/DataReader.scala:103:39
  reg         tcdm_rsp_i_q_ready_reg_0;	// src/main/scala/streamer/DataReader.scala:107:39
  reg  [63:0] data_reg_0;	// src/main/scala/streamer/DataReader.scala:114:25
  reg         cstate;	// src/main/scala/streamer/DataReader.scala:123:23
  wire        _T_11 = _io_ptr_agu_i_ready_output & io_ptr_agu_i_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/streamer/DataReader.scala:279:42
  wire        can_send_tcdm_read_req = io_data_fifo_o_ready & cstate;	// src/main/scala/streamer/DataReader.scala:123:23, :189:50
  wire        wait_for_q_ready_read = can_send_tcdm_read_req & ~tcdm_rsp_i_q_ready_0;	// src/main/scala/streamer/DataReader.scala:189:50, :212:{33,36}, :230:49
  assign tcdm_rsp_i_q_ready_0 = io_tcdm_ready_i_0 | tcdm_rsp_i_q_ready_reg_0;	// src/main/scala/streamer/DataReader.scala:107:39, :230:49
  assign tcdm_rsp_i_p_valid_0 = io_data_tcdm_i_0_valid | tcdm_rsp_i_p_valid_reg_0;	// src/main/scala/streamer/DataReader.scala:103:39, :271:54
  assign _io_ptr_agu_i_ready_output =
    cstate & ~wait_for_q_ready_read & can_send_tcdm_read_req;	// src/main/scala/streamer/DataReader.scala:123:23, :189:50, :212:33, :234:30, :279:42
  always @(posedge clock or posedge reset) begin	// <stdin>:853:11
    if (reset) begin	// <stdin>:853:11
      ptr_agu <= 32'h0;	// src/main/scala/streamer/DataReader.scala:69:24
      unrollingStrides_0 <= 32'h0;	// src/main/scala/streamer/DataReader.scala:69:24, :75:33
      tcdm_rsp_i_p_valid_reg_0 <= 1'h0;	// src/main/scala/streamer/DataReader.scala:74:30, :103:39
      tcdm_rsp_i_q_ready_reg_0 <= 1'h0;	// src/main/scala/streamer/DataReader.scala:74:30, :107:39
      data_reg_0 <= 64'h0;	// src/main/scala/streamer/DataReader.scala:91:33, :114:25
      cstate <= 1'h0;	// src/main/scala/streamer/DataReader.scala:74:30, :123:23
    end
    else begin	// <stdin>:853:11
      automatic logic config_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      automatic logic _T_19 = can_send_tcdm_read_req & ~tcdm_rsp_i_p_valid_0;	// src/main/scala/streamer/DataReader.scala:189:50, :238:36, :246:32, :271:54
      config_valid = ~cstate & io_unrollingStrides_csr_i_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/streamer/DataReader.scala:123:23, :130:18
      if (_T_11)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        ptr_agu <= io_ptr_agu_i_bits;	// src/main/scala/streamer/DataReader.scala:69:24
      if (config_valid)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        unrollingStrides_0 <= io_unrollingStrides_csr_i_bits_0;	// src/main/scala/streamer/DataReader.scala:75:33
      tcdm_rsp_i_p_valid_reg_0 <=
        _T_19
        & (io_data_tcdm_i_0_valid ? io_data_tcdm_i_0_valid : tcdm_rsp_i_p_valid_reg_0);	// src/main/scala/streamer/DataReader.scala:103:39, :246:{32,54}, :247:37, :248:35, :252:33
      tcdm_rsp_i_q_ready_reg_0 <=
        wait_for_q_ready_read & ~tcdm_rsp_i_q_ready_0
        & (io_tcdm_ready_i_0 ? io_tcdm_ready_i_0 : tcdm_rsp_i_q_ready_reg_0);	// src/main/scala/streamer/DataReader.scala:107:39, :212:{33,36}, :220:61, :221:32, :222:35, :225:33, :230:49
      if (_T_19 & io_data_tcdm_i_0_valid)	// src/main/scala/streamer/DataReader.scala:114:25, :246:{32,54}, :247:37, :249:21
        data_reg_0 <= io_data_tcdm_i_0_bits;	// src/main/scala/streamer/DataReader.scala:114:25
      if (cstate)	// src/main/scala/streamer/DataReader.scala:123:23
        cstate <= cstate & ~io_data_move_done;	// src/main/scala/streamer/DataReader.scala:74:30, :123:23, :124:24, :130:18, :133:16, :140:31, :141:16, :143:16
      else	// src/main/scala/streamer/DataReader.scala:123:23
        cstate <= config_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/streamer/DataReader.scala:123:23
    end
  end // always @(posedge, posedge)
  `ifndef SYNTHESIS	// <stdin>:852:10
    always @(posedge clock) begin	// src/main/scala/streamer/DataReader.scala:179:15
      if (cstate & ~reset
          & _unrolling_addr_gen_unit_io_unrolling_addr_o_1 != _unrolling_addr_gen_unit_io_unrolling_addr_o_0
          + 32'h1) begin	// src/main/scala/streamer/DataReader.scala:123:23, :166:39, :179:15, :180:55, :182:13
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/streamer/DataReader.scala:179:15
          $error("Assertion failed: read address in not consecutive in the same bank!\n    at DataReader.scala:179 assert(\n");	// src/main/scala/streamer/DataReader.scala:179:15
        if (`STOP_COND_)	// src/main/scala/streamer/DataReader.scala:179:15
          $fatal;	// src/main/scala/streamer/DataReader.scala:179:15
      end
    end // always @(posedge)
    `ifdef FIRRTL_BEFORE_INITIAL	// <stdin>:852:10
      `FIRRTL_BEFORE_INITIAL	// <stdin>:852:10
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// <stdin>:852:10
      automatic logic [31:0] _RANDOM[0:4];	// <stdin>:852:10
      `ifdef INIT_RANDOM_PROLOG_	// <stdin>:852:10
        `INIT_RANDOM_PROLOG_	// <stdin>:852:10
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// <stdin>:852:10
        for (logic [2:0] i = 3'h0; i < 3'h5; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// <stdin>:852:10
        end	// <stdin>:852:10
        ptr_agu = _RANDOM[3'h0];	// <stdin>:852:10, src/main/scala/streamer/DataReader.scala:69:24
        unrollingStrides_0 = _RANDOM[3'h1];	// <stdin>:852:10, src/main/scala/streamer/DataReader.scala:75:33
        tcdm_rsp_i_p_valid_reg_0 = _RANDOM[3'h2][0];	// <stdin>:852:10, src/main/scala/streamer/DataReader.scala:103:39
        tcdm_rsp_i_q_ready_reg_0 = _RANDOM[3'h2][1];	// <stdin>:852:10, src/main/scala/streamer/DataReader.scala:103:39, :107:39
        data_reg_0 = {_RANDOM[3'h2][31:2], _RANDOM[3'h3], _RANDOM[3'h4][1:0]};	// <stdin>:852:10, src/main/scala/streamer/DataReader.scala:103:39, :114:25
        cstate = _RANDOM[3'h4][2];	// <stdin>:852:10, src/main/scala/streamer/DataReader.scala:114:25, :123:23
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// <stdin>:852:10
        ptr_agu = 32'h0;	// src/main/scala/streamer/DataReader.scala:69:24
        unrollingStrides_0 = 32'h0;	// src/main/scala/streamer/DataReader.scala:69:24, :75:33
        tcdm_rsp_i_p_valid_reg_0 = 1'h0;	// src/main/scala/streamer/DataReader.scala:74:30, :103:39
        tcdm_rsp_i_q_ready_reg_0 = 1'h0;	// src/main/scala/streamer/DataReader.scala:74:30, :107:39
        data_reg_0 = 64'h0;	// src/main/scala/streamer/DataReader.scala:91:33, :114:25
        cstate = 1'h0;	// src/main/scala/streamer/DataReader.scala:74:30, :123:23
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// <stdin>:852:10
      `FIRRTL_AFTER_INITIAL	// <stdin>:852:10
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  UnrollingAddrGenUint_2 unrolling_addr_gen_unit (	// src/main/scala/streamer/DataReader.scala:166:39
    .io_valid_i              (cstate),	// src/main/scala/streamer/DataReader.scala:123:23
    .io_start_ptr_i          (_T_11 ? io_ptr_agu_i_bits : ptr_agu),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/streamer/DataReader.scala:69:24, :155:27, :156:13
    .io_unrollingStrides_i_0 (unrollingStrides_0),	// src/main/scala/streamer/DataReader.scala:75:33
    .io_unrolling_addr_o_0   (_unrolling_addr_gen_unit_io_unrolling_addr_o_0),
    .io_unrolling_addr_o_1   (_unrolling_addr_gen_unit_io_unrolling_addr_o_1)
  );
  assign io_ptr_agu_i_ready = _io_ptr_agu_i_ready_output;	// <stdin>:852:10, src/main/scala/streamer/DataReader.scala:279:42
  assign io_tcdm_req_addr_0 = _unrolling_addr_gen_unit_io_unrolling_addr_o_0;	// <stdin>:852:10, src/main/scala/streamer/DataReader.scala:166:39
  assign io_read_tcmd_valid_o_0 =
    can_send_tcdm_read_req & (_T_11 | ~tcdm_rsp_i_q_ready_reg_0);	// <stdin>:852:10, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/streamer/DataReader.scala:107:39, :189:50, :200:34, :201:31, :202:33, :204:{33,36}, :207:31
  assign io_data_fifo_o_valid = tcdm_rsp_i_p_valid_0;	// <stdin>:852:10, src/main/scala/streamer/DataReader.scala:271:54
  assign io_data_fifo_o_bits =
    tcdm_rsp_i_p_valid_0
      ? (io_data_tcdm_i_0_valid ? io_data_tcdm_i_0_bits : data_reg_0)
      : 64'h0;	// <stdin>:852:10, src/main/scala/streamer/DataReader.scala:91:33, :114:25, :117:33, :258:28, :259:37, :260:28, :262:28, :271:54
endmodule

module DataWriter(	// <stdin>:1066:10
  input          clock,	// <stdin>:1067:11
                 reset,	// <stdin>:1068:11
                 io_ptr_agu_i_valid,	// src/main/scala/streamer/DataWriter.scala:54:14
  input  [31:0]  io_ptr_agu_i_bits,	// src/main/scala/streamer/DataWriter.scala:54:14
  input          io_unrollingStrides_csr_i_valid,	// src/main/scala/streamer/DataWriter.scala:54:14
  input  [31:0]  io_unrollingStrides_csr_i_bits_0,	// src/main/scala/streamer/DataWriter.scala:54:14
  input          io_data_fifo_i_valid,	// src/main/scala/streamer/DataWriter.scala:54:14
  input  [255:0] io_data_fifo_i_bits,	// src/main/scala/streamer/DataWriter.scala:54:14
  input          io_tcdm_ready_i_0,	// src/main/scala/streamer/DataWriter.scala:54:14
                 io_tcdm_ready_i_1,	// src/main/scala/streamer/DataWriter.scala:54:14
                 io_tcdm_ready_i_2,	// src/main/scala/streamer/DataWriter.scala:54:14
                 io_tcdm_ready_i_3,	// src/main/scala/streamer/DataWriter.scala:54:14
                 io_data_move_done,	// src/main/scala/streamer/DataWriter.scala:54:14
  output         io_ptr_agu_i_ready,	// src/main/scala/streamer/DataWriter.scala:54:14
                 io_data_fifo_i_ready,	// src/main/scala/streamer/DataWriter.scala:54:14
  output [31:0]  io_tcdm_req_addr_0,	// src/main/scala/streamer/DataWriter.scala:54:14
                 io_tcdm_req_addr_1,	// src/main/scala/streamer/DataWriter.scala:54:14
                 io_tcdm_req_addr_2,	// src/main/scala/streamer/DataWriter.scala:54:14
                 io_tcdm_req_addr_3,	// src/main/scala/streamer/DataWriter.scala:54:14
  output         io_write_tcmd_valid_o_0,	// src/main/scala/streamer/DataWriter.scala:54:14
                 io_write_tcmd_valid_o_1,	// src/main/scala/streamer/DataWriter.scala:54:14
                 io_write_tcmd_valid_o_2,	// src/main/scala/streamer/DataWriter.scala:54:14
                 io_write_tcmd_valid_o_3,	// src/main/scala/streamer/DataWriter.scala:54:14
  output [63:0]  io_tcdm_req_data_0,	// src/main/scala/streamer/DataWriter.scala:54:14
                 io_tcdm_req_data_1,	// src/main/scala/streamer/DataWriter.scala:54:14
                 io_tcdm_req_data_2,	// src/main/scala/streamer/DataWriter.scala:54:14
                 io_tcdm_req_data_3	// src/main/scala/streamer/DataWriter.scala:54:14
);

  wire        _io_ptr_agu_i_ready_output;	// src/main/scala/streamer/DataWriter.scala:217:42
  wire        tcdm_write_mem_all_ready;	// src/main/scala/streamer/DataWriter.scala:213:59
  wire [31:0] _unrolling_addr_gen_unit_io_unrolling_addr_o_0;	// src/main/scala/streamer/DataWriter.scala:141:39
  wire [31:0] _unrolling_addr_gen_unit_io_unrolling_addr_o_1;	// src/main/scala/streamer/DataWriter.scala:141:39
  wire [31:0] _unrolling_addr_gen_unit_io_unrolling_addr_o_2;	// src/main/scala/streamer/DataWriter.scala:141:39
  wire [31:0] _unrolling_addr_gen_unit_io_unrolling_addr_o_3;	// src/main/scala/streamer/DataWriter.scala:141:39
  wire [31:0] _unrolling_addr_gen_unit_io_unrolling_addr_o_4;	// src/main/scala/streamer/DataWriter.scala:141:39
  wire [31:0] _unrolling_addr_gen_unit_io_unrolling_addr_o_5;	// src/main/scala/streamer/DataWriter.scala:141:39
  wire [31:0] _unrolling_addr_gen_unit_io_unrolling_addr_o_6;	// src/main/scala/streamer/DataWriter.scala:141:39
  wire [31:0] _unrolling_addr_gen_unit_io_unrolling_addr_o_7;	// src/main/scala/streamer/DataWriter.scala:141:39
  reg  [31:0] ptr_agu;	// src/main/scala/streamer/DataWriter.scala:65:24
  reg  [31:0] unrollingStrides_0;	// src/main/scala/streamer/DataWriter.scala:71:33
  reg         tcdm_rsp_i_q_ready_reg_0;	// src/main/scala/streamer/DataWriter.scala:87:39
  reg         tcdm_rsp_i_q_ready_reg_1;	// src/main/scala/streamer/DataWriter.scala:87:39
  reg         tcdm_rsp_i_q_ready_reg_2;	// src/main/scala/streamer/DataWriter.scala:87:39
  reg         tcdm_rsp_i_q_ready_reg_3;	// src/main/scala/streamer/DataWriter.scala:87:39
  reg         cstate;	// src/main/scala/streamer/DataWriter.scala:98:23
  wire        _T_32 = _io_ptr_agu_i_ready_output & io_ptr_agu_i_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/streamer/DataWriter.scala:217:42
  wire        can_send_tcdm_write_req = io_data_fifo_i_valid & cstate;	// src/main/scala/streamer/DataWriter.scala:98:23, :164:51
  wire        wait_for_q_ready_write =
    can_send_tcdm_write_req & ~tcdm_write_mem_all_ready;	// src/main/scala/streamer/DataWriter.scala:164:51, :191:{34,37}, :213:59
  assign tcdm_write_mem_all_ready =
    (io_tcdm_ready_i_0 | tcdm_rsp_i_q_ready_reg_0)
    & (io_tcdm_ready_i_1 | tcdm_rsp_i_q_ready_reg_1)
    & (io_tcdm_ready_i_2 | tcdm_rsp_i_q_ready_reg_2)
    & (io_tcdm_ready_i_3 | tcdm_rsp_i_q_ready_reg_3);	// src/main/scala/streamer/DataWriter.scala:87:39, :210:49, :213:59
  assign _io_ptr_agu_i_ready_output =
    cstate & ~wait_for_q_ready_write & can_send_tcdm_write_req;	// src/main/scala/streamer/DataWriter.scala:98:23, :164:51, :191:34, :214:30, :217:42
  always @(posedge clock or posedge reset) begin	// <stdin>:1067:11
    if (reset) begin	// <stdin>:1067:11
      ptr_agu <= 32'h0;	// src/main/scala/streamer/DataWriter.scala:65:24
      unrollingStrides_0 <= 32'h0;	// src/main/scala/streamer/DataWriter.scala:65:24, :71:33
      tcdm_rsp_i_q_ready_reg_0 <= 1'h0;	// src/main/scala/streamer/DataWriter.scala:70:30, :87:39
      tcdm_rsp_i_q_ready_reg_1 <= 1'h0;	// src/main/scala/streamer/DataWriter.scala:70:30, :87:39
      tcdm_rsp_i_q_ready_reg_2 <= 1'h0;	// src/main/scala/streamer/DataWriter.scala:70:30, :87:39
      tcdm_rsp_i_q_ready_reg_3 <= 1'h0;	// src/main/scala/streamer/DataWriter.scala:70:30, :87:39
      cstate <= 1'h0;	// src/main/scala/streamer/DataWriter.scala:70:30, :98:23
    end
    else begin	// <stdin>:1067:11
      automatic logic config_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      config_valid = ~cstate & io_unrollingStrides_csr_i_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/streamer/DataWriter.scala:98:23, :105:18
      if (_T_32)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        ptr_agu <= io_ptr_agu_i_bits;	// src/main/scala/streamer/DataWriter.scala:65:24
      if (config_valid)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        unrollingStrides_0 <= io_unrollingStrides_csr_i_bits_0;	// src/main/scala/streamer/DataWriter.scala:71:33
      tcdm_rsp_i_q_ready_reg_0 <=
        wait_for_q_ready_write & ~tcdm_write_mem_all_ready
        & (io_tcdm_ready_i_0 ? io_tcdm_ready_i_0 : tcdm_rsp_i_q_ready_reg_0);	// src/main/scala/streamer/DataWriter.scala:87:39, :191:{34,37}, :200:63, :201:32, :202:35, :205:33, :213:59
      tcdm_rsp_i_q_ready_reg_1 <=
        wait_for_q_ready_write & ~tcdm_write_mem_all_ready
        & (io_tcdm_ready_i_1 ? io_tcdm_ready_i_1 : tcdm_rsp_i_q_ready_reg_1);	// src/main/scala/streamer/DataWriter.scala:87:39, :191:{34,37}, :200:63, :201:32, :202:35, :205:33, :213:59
      tcdm_rsp_i_q_ready_reg_2 <=
        wait_for_q_ready_write & ~tcdm_write_mem_all_ready
        & (io_tcdm_ready_i_2 ? io_tcdm_ready_i_2 : tcdm_rsp_i_q_ready_reg_2);	// src/main/scala/streamer/DataWriter.scala:87:39, :191:{34,37}, :200:63, :201:32, :202:35, :205:33, :213:59
      tcdm_rsp_i_q_ready_reg_3 <=
        wait_for_q_ready_write & ~tcdm_write_mem_all_ready
        & (io_tcdm_ready_i_3 ? io_tcdm_ready_i_3 : tcdm_rsp_i_q_ready_reg_3);	// src/main/scala/streamer/DataWriter.scala:87:39, :191:{34,37}, :200:63, :201:32, :202:35, :205:33, :213:59
      if (cstate)	// src/main/scala/streamer/DataWriter.scala:98:23
        cstate <= cstate & ~io_data_move_done;	// src/main/scala/streamer/DataWriter.scala:70:30, :98:23, :99:24, :105:18, :108:16, :115:31, :116:16, :118:16
      else	// src/main/scala/streamer/DataWriter.scala:98:23
        cstate <= config_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/streamer/DataWriter.scala:98:23
    end
  end // always @(posedge, posedge)
  `ifndef SYNTHESIS	// <stdin>:1066:10
    always @(posedge clock) begin	// src/main/scala/streamer/DataWriter.scala:154:15
      if (cstate & ~reset
          & _unrolling_addr_gen_unit_io_unrolling_addr_o_1 != _unrolling_addr_gen_unit_io_unrolling_addr_o_0
          + 32'h1) begin	// src/main/scala/streamer/DataWriter.scala:98:23, :141:39, :154:15, :155:55, :157:13
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/streamer/DataWriter.scala:154:15
          $error("Assertion failed: write address in not consecutive in the same bank!\n    at DataWriter.scala:154 assert(\n");	// src/main/scala/streamer/DataWriter.scala:154:15
        if (`STOP_COND_)	// src/main/scala/streamer/DataWriter.scala:154:15
          $fatal;	// src/main/scala/streamer/DataWriter.scala:154:15
      end
      if (cstate & ~reset
          & _unrolling_addr_gen_unit_io_unrolling_addr_o_3 != _unrolling_addr_gen_unit_io_unrolling_addr_o_2
          + 32'h1) begin	// src/main/scala/streamer/DataWriter.scala:98:23, :141:39, :154:15, :155:55, :157:13
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/streamer/DataWriter.scala:154:15
          $error("Assertion failed: write address in not consecutive in the same bank!\n    at DataWriter.scala:154 assert(\n");	// src/main/scala/streamer/DataWriter.scala:154:15
        if (`STOP_COND_)	// src/main/scala/streamer/DataWriter.scala:154:15
          $fatal;	// src/main/scala/streamer/DataWriter.scala:154:15
      end
      if (cstate & ~reset
          & _unrolling_addr_gen_unit_io_unrolling_addr_o_5 != _unrolling_addr_gen_unit_io_unrolling_addr_o_4
          + 32'h1) begin	// src/main/scala/streamer/DataWriter.scala:98:23, :141:39, :154:15, :155:55, :157:13
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/streamer/DataWriter.scala:154:15
          $error("Assertion failed: write address in not consecutive in the same bank!\n    at DataWriter.scala:154 assert(\n");	// src/main/scala/streamer/DataWriter.scala:154:15
        if (`STOP_COND_)	// src/main/scala/streamer/DataWriter.scala:154:15
          $fatal;	// src/main/scala/streamer/DataWriter.scala:154:15
      end
      if (cstate & ~reset
          & _unrolling_addr_gen_unit_io_unrolling_addr_o_7 != _unrolling_addr_gen_unit_io_unrolling_addr_o_6
          + 32'h1) begin	// src/main/scala/streamer/DataWriter.scala:98:23, :141:39, :154:15, :155:55, :157:13
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/streamer/DataWriter.scala:154:15
          $error("Assertion failed: write address in not consecutive in the same bank!\n    at DataWriter.scala:154 assert(\n");	// src/main/scala/streamer/DataWriter.scala:154:15
        if (`STOP_COND_)	// src/main/scala/streamer/DataWriter.scala:154:15
          $fatal;	// src/main/scala/streamer/DataWriter.scala:154:15
      end
    end // always @(posedge)
    `ifdef FIRRTL_BEFORE_INITIAL	// <stdin>:1066:10
      `FIRRTL_BEFORE_INITIAL	// <stdin>:1066:10
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// <stdin>:1066:10
      automatic logic [31:0] _RANDOM[0:2];	// <stdin>:1066:10
      `ifdef INIT_RANDOM_PROLOG_	// <stdin>:1066:10
        `INIT_RANDOM_PROLOG_	// <stdin>:1066:10
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// <stdin>:1066:10
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// <stdin>:1066:10
        end	// <stdin>:1066:10
        ptr_agu = _RANDOM[2'h0];	// <stdin>:1066:10, src/main/scala/streamer/DataWriter.scala:65:24
        unrollingStrides_0 = _RANDOM[2'h1];	// <stdin>:1066:10, src/main/scala/streamer/DataWriter.scala:71:33
        tcdm_rsp_i_q_ready_reg_0 = _RANDOM[2'h2][0];	// <stdin>:1066:10, src/main/scala/streamer/DataWriter.scala:87:39
        tcdm_rsp_i_q_ready_reg_1 = _RANDOM[2'h2][1];	// <stdin>:1066:10, src/main/scala/streamer/DataWriter.scala:87:39
        tcdm_rsp_i_q_ready_reg_2 = _RANDOM[2'h2][2];	// <stdin>:1066:10, src/main/scala/streamer/DataWriter.scala:87:39
        tcdm_rsp_i_q_ready_reg_3 = _RANDOM[2'h2][3];	// <stdin>:1066:10, src/main/scala/streamer/DataWriter.scala:87:39
        cstate = _RANDOM[2'h2][4];	// <stdin>:1066:10, src/main/scala/streamer/DataWriter.scala:87:39, :98:23
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// <stdin>:1066:10
        ptr_agu = 32'h0;	// src/main/scala/streamer/DataWriter.scala:65:24
        unrollingStrides_0 = 32'h0;	// src/main/scala/streamer/DataWriter.scala:65:24, :71:33
        tcdm_rsp_i_q_ready_reg_0 = 1'h0;	// src/main/scala/streamer/DataWriter.scala:70:30, :87:39
        tcdm_rsp_i_q_ready_reg_1 = 1'h0;	// src/main/scala/streamer/DataWriter.scala:70:30, :87:39
        tcdm_rsp_i_q_ready_reg_2 = 1'h0;	// src/main/scala/streamer/DataWriter.scala:70:30, :87:39
        tcdm_rsp_i_q_ready_reg_3 = 1'h0;	// src/main/scala/streamer/DataWriter.scala:70:30, :87:39
        cstate = 1'h0;	// src/main/scala/streamer/DataWriter.scala:70:30, :98:23
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// <stdin>:1066:10
      `FIRRTL_AFTER_INITIAL	// <stdin>:1066:10
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  UnrollingAddrGenUint unrolling_addr_gen_unit (	// src/main/scala/streamer/DataWriter.scala:141:39
    .io_valid_i              (cstate),	// src/main/scala/streamer/DataWriter.scala:98:23
    .io_start_ptr_i          (_T_32 ? io_ptr_agu_i_bits : ptr_agu),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/streamer/DataWriter.scala:65:24, :130:27, :131:13
    .io_unrollingStrides_i_0 (unrollingStrides_0),	// src/main/scala/streamer/DataWriter.scala:71:33
    .io_unrolling_addr_o_0   (_unrolling_addr_gen_unit_io_unrolling_addr_o_0),
    .io_unrolling_addr_o_1   (_unrolling_addr_gen_unit_io_unrolling_addr_o_1),
    .io_unrolling_addr_o_2   (_unrolling_addr_gen_unit_io_unrolling_addr_o_2),
    .io_unrolling_addr_o_3   (_unrolling_addr_gen_unit_io_unrolling_addr_o_3),
    .io_unrolling_addr_o_4   (_unrolling_addr_gen_unit_io_unrolling_addr_o_4),
    .io_unrolling_addr_o_5   (_unrolling_addr_gen_unit_io_unrolling_addr_o_5),
    .io_unrolling_addr_o_6   (_unrolling_addr_gen_unit_io_unrolling_addr_o_6),
    .io_unrolling_addr_o_7   (_unrolling_addr_gen_unit_io_unrolling_addr_o_7)
  );
  assign io_ptr_agu_i_ready = _io_ptr_agu_i_ready_output;	// <stdin>:1066:10, src/main/scala/streamer/DataWriter.scala:217:42
  assign io_data_fifo_i_ready = tcdm_write_mem_all_ready;	// <stdin>:1066:10, src/main/scala/streamer/DataWriter.scala:213:59
  assign io_tcdm_req_addr_0 = _unrolling_addr_gen_unit_io_unrolling_addr_o_0;	// <stdin>:1066:10, src/main/scala/streamer/DataWriter.scala:141:39
  assign io_tcdm_req_addr_1 = _unrolling_addr_gen_unit_io_unrolling_addr_o_2;	// <stdin>:1066:10, src/main/scala/streamer/DataWriter.scala:141:39
  assign io_tcdm_req_addr_2 = _unrolling_addr_gen_unit_io_unrolling_addr_o_4;	// <stdin>:1066:10, src/main/scala/streamer/DataWriter.scala:141:39
  assign io_tcdm_req_addr_3 = _unrolling_addr_gen_unit_io_unrolling_addr_o_6;	// <stdin>:1066:10, src/main/scala/streamer/DataWriter.scala:141:39
  assign io_write_tcmd_valid_o_0 =
    can_send_tcdm_write_req & (_T_32 | ~tcdm_rsp_i_q_ready_reg_0);	// <stdin>:1066:10, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/streamer/DataWriter.scala:87:39, :164:51, :174:35, :175:31, :176:34, :178:{34,37}, :185:32
  assign io_write_tcmd_valid_o_1 =
    can_send_tcdm_write_req & (_T_32 | ~tcdm_rsp_i_q_ready_reg_1);	// <stdin>:1066:10, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/streamer/DataWriter.scala:87:39, :164:51, :174:35, :175:31, :176:34, :178:{34,37}, :185:32
  assign io_write_tcmd_valid_o_2 =
    can_send_tcdm_write_req & (_T_32 | ~tcdm_rsp_i_q_ready_reg_2);	// <stdin>:1066:10, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/streamer/DataWriter.scala:87:39, :164:51, :174:35, :175:31, :176:34, :178:{34,37}, :185:32
  assign io_write_tcmd_valid_o_3 =
    can_send_tcdm_write_req & (_T_32 | ~tcdm_rsp_i_q_ready_reg_3);	// <stdin>:1066:10, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/streamer/DataWriter.scala:87:39, :164:51, :174:35, :175:31, :176:34, :178:{34,37}, :185:32
  assign io_tcdm_req_data_0 = can_send_tcdm_write_req ? io_data_fifo_i_bits[63:0] : 64'h0;	// <stdin>:1066:10, src/main/scala/streamer/DataWriter.scala:164:51, :174:35, :180:{27,49}, :186:27
  assign io_tcdm_req_data_1 =
    can_send_tcdm_write_req ? io_data_fifo_i_bits[127:64] : 64'h0;	// <stdin>:1066:10, src/main/scala/streamer/DataWriter.scala:164:51, :174:35, :180:{27,49}, :186:27
  assign io_tcdm_req_data_2 =
    can_send_tcdm_write_req ? io_data_fifo_i_bits[191:128] : 64'h0;	// <stdin>:1066:10, src/main/scala/streamer/DataWriter.scala:164:51, :174:35, :180:{27,49}, :186:27
  assign io_tcdm_req_data_3 =
    can_send_tcdm_write_req ? io_data_fifo_i_bits[255:192] : 64'h0;	// <stdin>:1066:10, src/main/scala/streamer/DataWriter.scala:164:51, :174:35, :180:{27,49}, :186:27
endmodule

module TemporalAdressGenUnit(	// <stdin>:1323:10, :1429:10, :1535:10, :1641:10
  input         clock,	// <stdin>:1324:11, :1430:11, :1536:11, :1642:11
                reset,	// <stdin>:1325:11, :1431:11, :1537:11, :1643:11
                io_temporalLoopBounds_i_valid,	// src/main/scala/streamer/AdressGenerationUnit.scala:42:14
  input  [7:0]  io_temporalLoopBounds_i_bits_0,	// src/main/scala/streamer/AdressGenerationUnit.scala:42:14
  input         io_temporalStrides_i_valid,	// src/main/scala/streamer/AdressGenerationUnit.scala:42:14
  input  [31:0] io_temporalStrides_i_bits_0,	// src/main/scala/streamer/AdressGenerationUnit.scala:42:14
  input         io_ptr_i_valid,	// src/main/scala/streamer/AdressGenerationUnit.scala:42:14
  input  [31:0] io_ptr_i_bits,	// src/main/scala/streamer/AdressGenerationUnit.scala:42:14
  input         io_ptr_o_ready,	// src/main/scala/streamer/AdressGenerationUnit.scala:42:14
  output        io_ptr_o_valid,	// src/main/scala/streamer/AdressGenerationUnit.scala:42:14
  output [31:0] io_ptr_o_bits,	// src/main/scala/streamer/AdressGenerationUnit.scala:42:14
  output        io_data_move_done	// src/main/scala/streamer/AdressGenerationUnit.scala:42:14
);

  wire        _io_ptr_o_valid_output;	// src/main/scala/streamer/AdressGenerationUnit.scala:184:38
  wire        addr_gen_finish;	// src/main/scala/streamer/AdressGenerationUnit.scala:128:5
  reg  [7:0]  temporalLoopBounds_0;	// src/main/scala/streamer/AdressGenerationUnit.scala:56:35
  reg  [31:0] temporalStrides_0;	// src/main/scala/streamer/AdressGenerationUnit.scala:59:32
  reg  [7:0]  ptr;	// src/main/scala/streamer/AdressGenerationUnit.scala:62:20
  reg  [7:0]  addr_gen_counter;	// src/main/scala/streamer/AdressGenerationUnit.scala:66:33
  reg         cstate;	// src/main/scala/streamer/AdressGenerationUnit.scala:80:23
  wire        addr_gen_counter_inc = io_ptr_o_ready & cstate & ~addr_gen_finish;	// src/main/scala/streamer/AdressGenerationUnit.scala:76:34, :80:23, :116:{70,73}, :128:5
  assign addr_gen_finish = addr_gen_counter == temporalLoopBounds_0 & cstate;	// src/main/scala/streamer/AdressGenerationUnit.scala:56:35, :66:33, :80:23, :126:39, :128:5
  assign _io_ptr_o_valid_output = cstate & ~addr_gen_finish;	// src/main/scala/streamer/AdressGenerationUnit.scala:80:23, :116:73, :128:5, :184:38
  always @(posedge clock or posedge reset) begin	// <stdin>:1324:11, :1430:11, :1536:11, :1642:11
    if (reset) begin	// <stdin>:1324:11, :1430:11, :1536:11, :1642:11
      temporalLoopBounds_0 <= 8'h0;	// src/main/scala/streamer/AdressGenerationUnit.scala:56:35, :57:12
      temporalStrides_0 <= 32'h0;	// src/main/scala/streamer/AdressGenerationUnit.scala:59:32, :60:12
      ptr <= 8'h0;	// src/main/scala/streamer/AdressGenerationUnit.scala:57:12, :62:20
      addr_gen_counter <= 8'h0;	// src/main/scala/streamer/AdressGenerationUnit.scala:57:12, :66:33
      cstate <= 1'h0;	// <stdin>:1323:10, :1429:10, :1535:10, :1641:10, src/main/scala/streamer/AdressGenerationUnit.scala:80:23
    end
    else begin	// <stdin>:1324:11, :1430:11, :1536:11, :1642:11
      automatic logic config_valid;	// src/main/scala/streamer/AdressGenerationUnit.scala:106:77
      config_valid =
        ~cstate & io_temporalLoopBounds_i_valid & io_temporalStrides_i_valid
        & io_ptr_i_valid;	// src/main/scala/streamer/AdressGenerationUnit.scala:80:23, :87:18, :106:77
      if (config_valid) begin	// src/main/scala/streamer/AdressGenerationUnit.scala:106:77
        temporalLoopBounds_0 <= io_temporalLoopBounds_i_bits_0;	// src/main/scala/streamer/AdressGenerationUnit.scala:56:35
        temporalStrides_0 <= io_temporalStrides_i_bits_0;	// src/main/scala/streamer/AdressGenerationUnit.scala:59:32
        ptr <= io_ptr_i_bits[7:0];	// src/main/scala/streamer/AdressGenerationUnit.scala:62:20, :111:9
      end
      if (addr_gen_counter_inc)	// src/main/scala/streamer/AdressGenerationUnit.scala:76:34
        addr_gen_counter <= addr_gen_counter + 8'h1;	// src/main/scala/streamer/AdressGenerationUnit.scala:66:33, :119:42
      else if (cstate) begin	// src/main/scala/streamer/AdressGenerationUnit.scala:80:23
      end
      else	// src/main/scala/streamer/AdressGenerationUnit.scala:80:23
        addr_gen_counter <= 8'h0;	// src/main/scala/streamer/AdressGenerationUnit.scala:57:12, :66:33
      if (cstate)	// src/main/scala/streamer/AdressGenerationUnit.scala:80:23
        cstate <= cstate & ~addr_gen_finish;	// src/main/scala/streamer/AdressGenerationUnit.scala:51:30, :80:23, :81:24, :87:18, :90:16, :97:29, :98:16, :100:16, :128:5
      else	// src/main/scala/streamer/AdressGenerationUnit.scala:80:23
        cstate <= config_valid;	// src/main/scala/streamer/AdressGenerationUnit.scala:80:23, :106:77
    end
  end // always @(posedge, posedge)
  `ifndef SYNTHESIS	// <stdin>:1323:10, :1429:10, :1535:10, :1641:10
    `ifdef FIRRTL_BEFORE_INITIAL	// <stdin>:1323:10, :1429:10, :1535:10, :1641:10
      `FIRRTL_BEFORE_INITIAL	// <stdin>:1323:10, :1429:10, :1535:10, :1641:10
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// <stdin>:1323:10, :1429:10, :1535:10, :1641:10
      automatic logic [31:0] _RANDOM[0:1];	// <stdin>:1323:10, :1429:10, :1535:10, :1641:10
      `ifdef INIT_RANDOM_PROLOG_	// <stdin>:1323:10, :1429:10, :1535:10, :1641:10
        `INIT_RANDOM_PROLOG_	// <stdin>:1323:10, :1429:10, :1535:10, :1641:10
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// <stdin>:1323:10, :1429:10, :1535:10, :1641:10
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// <stdin>:1323:10, :1429:10, :1535:10, :1641:10
        end	// <stdin>:1323:10, :1429:10, :1535:10, :1641:10
        temporalLoopBounds_0 = _RANDOM[1'h0][7:0];	// <stdin>:1323:10, :1429:10, :1535:10, :1641:10, src/main/scala/streamer/AdressGenerationUnit.scala:56:35
        temporalStrides_0 = {_RANDOM[1'h0][31:8], _RANDOM[1'h1][7:0]};	// <stdin>:1323:10, :1429:10, :1535:10, :1641:10, src/main/scala/streamer/AdressGenerationUnit.scala:56:35, :59:32
        ptr = _RANDOM[1'h1][15:8];	// <stdin>:1323:10, :1429:10, :1535:10, :1641:10, src/main/scala/streamer/AdressGenerationUnit.scala:59:32, :62:20
        addr_gen_counter = _RANDOM[1'h1][23:16];	// <stdin>:1323:10, :1429:10, :1535:10, :1641:10, src/main/scala/streamer/AdressGenerationUnit.scala:59:32, :66:33
        cstate = _RANDOM[1'h1][24];	// <stdin>:1323:10, :1429:10, :1535:10, :1641:10, src/main/scala/streamer/AdressGenerationUnit.scala:59:32, :80:23
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// <stdin>:1323:10, :1429:10, :1535:10, :1641:10
        temporalLoopBounds_0 = 8'h0;	// src/main/scala/streamer/AdressGenerationUnit.scala:56:35, :57:12
        temporalStrides_0 = 32'h0;	// src/main/scala/streamer/AdressGenerationUnit.scala:59:32, :60:12
        ptr = 8'h0;	// src/main/scala/streamer/AdressGenerationUnit.scala:57:12, :62:20
        addr_gen_counter = 8'h0;	// src/main/scala/streamer/AdressGenerationUnit.scala:57:12, :66:33
        cstate = 1'h0;	// <stdin>:1323:10, :1429:10, :1535:10, :1641:10, src/main/scala/streamer/AdressGenerationUnit.scala:80:23
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// <stdin>:1323:10, :1429:10, :1535:10, :1641:10
      `FIRRTL_AFTER_INITIAL	// <stdin>:1323:10, :1429:10, :1535:10, :1641:10
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  assign io_ptr_o_valid = _io_ptr_o_valid_output;	// <stdin>:1323:10, :1429:10, :1535:10, :1641:10, src/main/scala/streamer/AdressGenerationUnit.scala:184:38
  assign io_ptr_o_bits =
    {24'h0, _io_ptr_o_valid_output ? addr_gen_counter % temporalLoopBounds_0 : 8'h0}
    * temporalStrides_0 + {24'h0, ptr};	// <stdin>:1323:10, :1429:10, :1535:10, :1641:10, src/main/scala/streamer/AdressGenerationUnit.scala:56:35, :57:12, :59:32, :62:20, :66:33, :137:33, :154:17, :156:{26,59}, :180:29, :181:21, :184:38
  assign io_data_move_done = addr_gen_finish;	// <stdin>:1323:10, :1429:10, :1535:10, :1641:10, src/main/scala/streamer/AdressGenerationUnit.scala:128:5
endmodule

module Queue2_UInt256(	// <stdin>:1747:10, :1801:10, :1909:10
  input          clock,	// <stdin>:1748:11, :1802:11, :1910:11
                 reset,	// <stdin>:1749:11, :1803:11, :1911:11
                 io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:256:14
  input  [255:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:256:14
  input          io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:256:14
  output         io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:256:14
                 io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:256:14
  output [255:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:256:14
);

  reg  enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:260:27
  wire ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:261:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:260:27, :261:33, :262:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:260:27, :261:33, :263:24
  wire do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :263:24, :287:19
  always @(posedge clock or posedge reset) begin	// <stdin>:1748:11, :1802:11, :1910:11
    if (reset) begin	// <stdin>:1748:11, :1802:11, :1910:11
      enq_ptr_value <= 1'h0;	// <stdin>:1747:10, :1801:10, :1909:10, src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 1'h0;	// <stdin>:1747:10, :1801:10, :1909:10, src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// <stdin>:1747:10, :1801:10, :1909:10, src/main/scala/chisel3/util/Decoupled.scala:260:27
    end
    else begin	// <stdin>:1748:11, :1802:11, :1910:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :262:25, :286:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        enq_ptr_value <= enq_ptr_value - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        deq_ptr_value <= deq_ptr_value - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_enq != do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:15
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :260:27
    end
  end // always @(posedge, posedge)
  `ifndef SYNTHESIS	// <stdin>:1747:10, :1801:10, :1909:10
    `ifdef FIRRTL_BEFORE_INITIAL	// <stdin>:1747:10, :1801:10, :1909:10
      `FIRRTL_BEFORE_INITIAL	// <stdin>:1747:10, :1801:10, :1909:10
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// <stdin>:1747:10, :1801:10, :1909:10
      automatic logic [31:0] _RANDOM[0:0];	// <stdin>:1747:10, :1801:10, :1909:10
      `ifdef INIT_RANDOM_PROLOG_	// <stdin>:1747:10, :1801:10, :1909:10
        `INIT_RANDOM_PROLOG_	// <stdin>:1747:10, :1801:10, :1909:10
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// <stdin>:1747:10, :1801:10, :1909:10
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// <stdin>:1747:10, :1801:10, :1909:10
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][0];	// <stdin>:1747:10, :1801:10, :1909:10, src/main/scala/chisel3/util/Counter.scala:61:40
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][1];	// <stdin>:1747:10, :1801:10, :1909:10, src/main/scala/chisel3/util/Counter.scala:61:40
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// <stdin>:1747:10, :1801:10, :1909:10, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:27
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// <stdin>:1747:10, :1801:10, :1909:10
        enq_ptr_value = 1'h0;	// <stdin>:1747:10, :1801:10, :1909:10, src/main/scala/chisel3/util/Counter.scala:61:40
        deq_ptr_value = 1'h0;	// <stdin>:1747:10, :1801:10, :1909:10, src/main/scala/chisel3/util/Counter.scala:61:40
        maybe_full = 1'h0;	// <stdin>:1747:10, :1801:10, :1909:10, src/main/scala/chisel3/util/Decoupled.scala:260:27
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// <stdin>:1747:10, :1801:10, :1909:10
      `FIRRTL_AFTER_INITIAL	// <stdin>:1747:10, :1801:10, :1909:10
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  ram_combMem_0 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:257:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// <stdin>:1747:10, :1801:10, :1909:10
    .R0_clk  (clock),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits),
    .R0_data (io_deq_bits)
  );
  assign io_enq_ready = ~full;	// <stdin>:1747:10, :1801:10, :1909:10, src/main/scala/chisel3/util/Decoupled.scala:263:24, :287:19
  assign io_deq_valid = ~empty;	// <stdin>:1747:10, :1801:10, :1909:10, src/main/scala/chisel3/util/Decoupled.scala:262:25, :286:19
endmodule

module Queue2_UInt64(	// <stdin>:1855:10
  input         clock,	// <stdin>:1856:11
                reset,	// <stdin>:1857:11
                io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:256:14
  input  [63:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:256:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:256:14
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:256:14
                io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:256:14
  output [63:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:256:14
);

  reg  enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:260:27
  wire ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:261:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:260:27, :261:33, :262:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:260:27, :261:33, :263:24
  wire do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :263:24, :287:19
  always @(posedge clock or posedge reset) begin	// <stdin>:1856:11
    if (reset) begin	// <stdin>:1856:11
      enq_ptr_value <= 1'h0;	// <stdin>:1855:10, src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 1'h0;	// <stdin>:1855:10, src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// <stdin>:1855:10, src/main/scala/chisel3/util/Decoupled.scala:260:27
    end
    else begin	// <stdin>:1856:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :262:25, :286:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        enq_ptr_value <= enq_ptr_value - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        deq_ptr_value <= deq_ptr_value - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_enq != do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:15
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :260:27
    end
  end // always @(posedge, posedge)
  `ifndef SYNTHESIS	// <stdin>:1855:10
    `ifdef FIRRTL_BEFORE_INITIAL	// <stdin>:1855:10
      `FIRRTL_BEFORE_INITIAL	// <stdin>:1855:10
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// <stdin>:1855:10
      automatic logic [31:0] _RANDOM[0:0];	// <stdin>:1855:10
      `ifdef INIT_RANDOM_PROLOG_	// <stdin>:1855:10
        `INIT_RANDOM_PROLOG_	// <stdin>:1855:10
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// <stdin>:1855:10
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// <stdin>:1855:10
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][0];	// <stdin>:1855:10, src/main/scala/chisel3/util/Counter.scala:61:40
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][1];	// <stdin>:1855:10, src/main/scala/chisel3/util/Counter.scala:61:40
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// <stdin>:1855:10, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:27
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// <stdin>:1855:10
        enq_ptr_value = 1'h0;	// <stdin>:1855:10, src/main/scala/chisel3/util/Counter.scala:61:40
        deq_ptr_value = 1'h0;	// <stdin>:1855:10, src/main/scala/chisel3/util/Counter.scala:61:40
        maybe_full = 1'h0;	// <stdin>:1855:10, src/main/scala/chisel3/util/Decoupled.scala:260:27
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// <stdin>:1855:10
      `FIRRTL_AFTER_INITIAL	// <stdin>:1855:10
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  ram_combMem ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:257:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// <stdin>:1855:10
    .R0_clk  (clock),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits),
    .R0_data (io_deq_bits)
  );
  assign io_enq_ready = ~full;	// <stdin>:1855:10, src/main/scala/chisel3/util/Decoupled.scala:263:24, :287:19
  assign io_deq_valid = ~empty;	// <stdin>:1855:10, src/main/scala/chisel3/util/Decoupled.scala:262:25, :286:19
endmodule

module Streamer(	// <stdin>:1963:10
  input          clock,	// <stdin>:1964:11
                 reset,	// <stdin>:1965:11
                 io_temporalLoopBounds_i_valid,	// src/main/scala/streamer/Streamer.scala:104:14
  input  [7:0]   io_temporalLoopBounds_i_bits_0,	// src/main/scala/streamer/Streamer.scala:104:14
  input          io_temporalStrides_i_valid,	// src/main/scala/streamer/Streamer.scala:104:14
  input  [31:0]  io_temporalStrides_i_bits_0_0,	// src/main/scala/streamer/Streamer.scala:104:14
                 io_temporalStrides_i_bits_1_0,	// src/main/scala/streamer/Streamer.scala:104:14
                 io_temporalStrides_i_bits_2_0,	// src/main/scala/streamer/Streamer.scala:104:14
                 io_temporalStrides_i_bits_3_0,	// src/main/scala/streamer/Streamer.scala:104:14
  input          io_unrollingStrides_i_valid,	// src/main/scala/streamer/Streamer.scala:104:14
  input  [31:0]  io_unrollingStrides_i_bits_3_0,	// src/main/scala/streamer/Streamer.scala:104:14
                 io_unrollingStrides_i_bits_2_0,	// src/main/scala/streamer/Streamer.scala:104:14
                 io_unrollingStrides_i_bits_1_0,	// src/main/scala/streamer/Streamer.scala:104:14
                 io_unrollingStrides_i_bits_0_0,	// src/main/scala/streamer/Streamer.scala:104:14
  input          io_ptr_i_valid,	// src/main/scala/streamer/Streamer.scala:104:14
  input  [31:0]  io_ptr_i_bits_0,	// src/main/scala/streamer/Streamer.scala:104:14
                 io_ptr_i_bits_1,	// src/main/scala/streamer/Streamer.scala:104:14
                 io_ptr_i_bits_2,	// src/main/scala/streamer/Streamer.scala:104:14
                 io_ptr_i_bits_3,	// src/main/scala/streamer/Streamer.scala:104:14
  input          io_streamer2accelerator_data_2_ready,	// src/main/scala/streamer/Streamer.scala:104:14
                 io_streamer2accelerator_data_1_ready,	// src/main/scala/streamer/Streamer.scala:104:14
                 io_streamer2accelerator_data_0_ready,	// src/main/scala/streamer/Streamer.scala:104:14
                 io_accelerator2streamer_data_0_valid,	// src/main/scala/streamer/Streamer.scala:104:14
  input  [255:0] io_accelerator2streamer_data_0_bits,	// src/main/scala/streamer/Streamer.scala:104:14
  input          io_tcdm_req_0_ready,	// src/main/scala/streamer/Streamer.scala:104:14
                 io_tcdm_req_1_ready,	// src/main/scala/streamer/Streamer.scala:104:14
                 io_tcdm_req_2_ready,	// src/main/scala/streamer/Streamer.scala:104:14
                 io_tcdm_req_3_ready,	// src/main/scala/streamer/Streamer.scala:104:14
                 io_tcdm_req_4_ready,	// src/main/scala/streamer/Streamer.scala:104:14
                 io_tcdm_req_5_ready,	// src/main/scala/streamer/Streamer.scala:104:14
                 io_tcdm_req_6_ready,	// src/main/scala/streamer/Streamer.scala:104:14
                 io_tcdm_req_7_ready,	// src/main/scala/streamer/Streamer.scala:104:14
                 io_tcdm_req_8_ready,	// src/main/scala/streamer/Streamer.scala:104:14
                 io_tcdm_req_9_ready,	// src/main/scala/streamer/Streamer.scala:104:14
                 io_tcdm_req_10_ready,	// src/main/scala/streamer/Streamer.scala:104:14
                 io_tcdm_req_11_ready,	// src/main/scala/streamer/Streamer.scala:104:14
                 io_tcdm_req_12_ready,	// src/main/scala/streamer/Streamer.scala:104:14
                 io_tcdm_rsp_0_valid,	// src/main/scala/streamer/Streamer.scala:104:14
  input  [63:0]  io_tcdm_rsp_0_bits_data,	// src/main/scala/streamer/Streamer.scala:104:14
  input          io_tcdm_rsp_1_valid,	// src/main/scala/streamer/Streamer.scala:104:14
  input  [63:0]  io_tcdm_rsp_1_bits_data,	// src/main/scala/streamer/Streamer.scala:104:14
  input          io_tcdm_rsp_2_valid,	// src/main/scala/streamer/Streamer.scala:104:14
  input  [63:0]  io_tcdm_rsp_2_bits_data,	// src/main/scala/streamer/Streamer.scala:104:14
  input          io_tcdm_rsp_3_valid,	// src/main/scala/streamer/Streamer.scala:104:14
  input  [63:0]  io_tcdm_rsp_3_bits_data,	// src/main/scala/streamer/Streamer.scala:104:14
  input          io_tcdm_rsp_4_valid,	// src/main/scala/streamer/Streamer.scala:104:14
  input  [63:0]  io_tcdm_rsp_4_bits_data,	// src/main/scala/streamer/Streamer.scala:104:14
  input          io_tcdm_rsp_5_valid,	// src/main/scala/streamer/Streamer.scala:104:14
  input  [63:0]  io_tcdm_rsp_5_bits_data,	// src/main/scala/streamer/Streamer.scala:104:14
  input          io_tcdm_rsp_6_valid,	// src/main/scala/streamer/Streamer.scala:104:14
  input  [63:0]  io_tcdm_rsp_6_bits_data,	// src/main/scala/streamer/Streamer.scala:104:14
  input          io_tcdm_rsp_7_valid,	// src/main/scala/streamer/Streamer.scala:104:14
  input  [63:0]  io_tcdm_rsp_7_bits_data,	// src/main/scala/streamer/Streamer.scala:104:14
  input          io_tcdm_rsp_8_valid,	// src/main/scala/streamer/Streamer.scala:104:14
  input  [63:0]  io_tcdm_rsp_8_bits_data,	// src/main/scala/streamer/Streamer.scala:104:14
  input          io_tcdm_rsp_9_valid,	// src/main/scala/streamer/Streamer.scala:104:14
  input  [63:0]  io_tcdm_rsp_9_bits_data,	// src/main/scala/streamer/Streamer.scala:104:14
  input          io_tcdm_rsp_10_valid,	// src/main/scala/streamer/Streamer.scala:104:14
  input  [63:0]  io_tcdm_rsp_10_bits_data,	// src/main/scala/streamer/Streamer.scala:104:14
  input          io_tcdm_rsp_11_valid,	// src/main/scala/streamer/Streamer.scala:104:14
  input  [63:0]  io_tcdm_rsp_11_bits_data,	// src/main/scala/streamer/Streamer.scala:104:14
  input          io_tcdm_rsp_12_valid,	// src/main/scala/streamer/Streamer.scala:104:14
  input  [63:0]  io_tcdm_rsp_12_bits_data,	// src/main/scala/streamer/Streamer.scala:104:14
  output         io_temporalLoopBounds_i_ready,	// src/main/scala/streamer/Streamer.scala:104:14
                 io_temporalStrides_i_ready,	// src/main/scala/streamer/Streamer.scala:104:14
                 io_unrollingStrides_i_ready,	// src/main/scala/streamer/Streamer.scala:104:14
                 io_ptr_i_ready,	// src/main/scala/streamer/Streamer.scala:104:14
                 io_streamer2accelerator_data_2_valid,	// src/main/scala/streamer/Streamer.scala:104:14
  output [63:0]  io_streamer2accelerator_data_2_bits,	// src/main/scala/streamer/Streamer.scala:104:14
  output         io_streamer2accelerator_data_1_valid,	// src/main/scala/streamer/Streamer.scala:104:14
  output [255:0] io_streamer2accelerator_data_1_bits,	// src/main/scala/streamer/Streamer.scala:104:14
  output         io_streamer2accelerator_data_0_valid,	// src/main/scala/streamer/Streamer.scala:104:14
  output [255:0] io_streamer2accelerator_data_0_bits,	// src/main/scala/streamer/Streamer.scala:104:14
  output         io_accelerator2streamer_data_0_ready,	// src/main/scala/streamer/Streamer.scala:104:14
                 io_tcdm_req_0_valid,	// src/main/scala/streamer/Streamer.scala:104:14
  output [31:0]  io_tcdm_req_0_bits_addr,	// src/main/scala/streamer/Streamer.scala:104:14
  output         io_tcdm_req_0_bits_write,	// src/main/scala/streamer/Streamer.scala:104:14
  output [63:0]  io_tcdm_req_0_bits_data,	// src/main/scala/streamer/Streamer.scala:104:14
  output         io_tcdm_req_1_valid,	// src/main/scala/streamer/Streamer.scala:104:14
  output [31:0]  io_tcdm_req_1_bits_addr,	// src/main/scala/streamer/Streamer.scala:104:14
  output         io_tcdm_req_1_bits_write,	// src/main/scala/streamer/Streamer.scala:104:14
  output [63:0]  io_tcdm_req_1_bits_data,	// src/main/scala/streamer/Streamer.scala:104:14
  output         io_tcdm_req_2_valid,	// src/main/scala/streamer/Streamer.scala:104:14
  output [31:0]  io_tcdm_req_2_bits_addr,	// src/main/scala/streamer/Streamer.scala:104:14
  output         io_tcdm_req_2_bits_write,	// src/main/scala/streamer/Streamer.scala:104:14
  output [63:0]  io_tcdm_req_2_bits_data,	// src/main/scala/streamer/Streamer.scala:104:14
  output         io_tcdm_req_3_valid,	// src/main/scala/streamer/Streamer.scala:104:14
  output [31:0]  io_tcdm_req_3_bits_addr,	// src/main/scala/streamer/Streamer.scala:104:14
  output         io_tcdm_req_3_bits_write,	// src/main/scala/streamer/Streamer.scala:104:14
  output [63:0]  io_tcdm_req_3_bits_data,	// src/main/scala/streamer/Streamer.scala:104:14
  output         io_tcdm_req_4_valid,	// src/main/scala/streamer/Streamer.scala:104:14
  output [31:0]  io_tcdm_req_4_bits_addr,	// src/main/scala/streamer/Streamer.scala:104:14
  output         io_tcdm_req_4_bits_write,	// src/main/scala/streamer/Streamer.scala:104:14
  output [63:0]  io_tcdm_req_4_bits_data,	// src/main/scala/streamer/Streamer.scala:104:14
  output         io_tcdm_req_5_valid,	// src/main/scala/streamer/Streamer.scala:104:14
  output [31:0]  io_tcdm_req_5_bits_addr,	// src/main/scala/streamer/Streamer.scala:104:14
  output         io_tcdm_req_5_bits_write,	// src/main/scala/streamer/Streamer.scala:104:14
  output [63:0]  io_tcdm_req_5_bits_data,	// src/main/scala/streamer/Streamer.scala:104:14
  output         io_tcdm_req_6_valid,	// src/main/scala/streamer/Streamer.scala:104:14
  output [31:0]  io_tcdm_req_6_bits_addr,	// src/main/scala/streamer/Streamer.scala:104:14
  output         io_tcdm_req_6_bits_write,	// src/main/scala/streamer/Streamer.scala:104:14
  output [63:0]  io_tcdm_req_6_bits_data,	// src/main/scala/streamer/Streamer.scala:104:14
  output         io_tcdm_req_7_valid,	// src/main/scala/streamer/Streamer.scala:104:14
  output [31:0]  io_tcdm_req_7_bits_addr,	// src/main/scala/streamer/Streamer.scala:104:14
  output         io_tcdm_req_7_bits_write,	// src/main/scala/streamer/Streamer.scala:104:14
  output [63:0]  io_tcdm_req_7_bits_data,	// src/main/scala/streamer/Streamer.scala:104:14
  output         io_tcdm_req_8_valid,	// src/main/scala/streamer/Streamer.scala:104:14
  output [31:0]  io_tcdm_req_8_bits_addr,	// src/main/scala/streamer/Streamer.scala:104:14
  output         io_tcdm_req_8_bits_write,	// src/main/scala/streamer/Streamer.scala:104:14
  output [63:0]  io_tcdm_req_8_bits_data,	// src/main/scala/streamer/Streamer.scala:104:14
  output         io_tcdm_req_9_valid,	// src/main/scala/streamer/Streamer.scala:104:14
  output [31:0]  io_tcdm_req_9_bits_addr,	// src/main/scala/streamer/Streamer.scala:104:14
  output         io_tcdm_req_9_bits_write,	// src/main/scala/streamer/Streamer.scala:104:14
  output [63:0]  io_tcdm_req_9_bits_data,	// src/main/scala/streamer/Streamer.scala:104:14
  output         io_tcdm_req_10_valid,	// src/main/scala/streamer/Streamer.scala:104:14
  output [31:0]  io_tcdm_req_10_bits_addr,	// src/main/scala/streamer/Streamer.scala:104:14
  output         io_tcdm_req_10_bits_write,	// src/main/scala/streamer/Streamer.scala:104:14
  output [63:0]  io_tcdm_req_10_bits_data,	// src/main/scala/streamer/Streamer.scala:104:14
  output         io_tcdm_req_11_valid,	// src/main/scala/streamer/Streamer.scala:104:14
  output [31:0]  io_tcdm_req_11_bits_addr,	// src/main/scala/streamer/Streamer.scala:104:14
  output         io_tcdm_req_11_bits_write,	// src/main/scala/streamer/Streamer.scala:104:14
  output [63:0]  io_tcdm_req_11_bits_data,	// src/main/scala/streamer/Streamer.scala:104:14
  output         io_tcdm_req_12_valid,	// src/main/scala/streamer/Streamer.scala:104:14
  output [31:0]  io_tcdm_req_12_bits_addr,	// src/main/scala/streamer/Streamer.scala:104:14
  output         io_tcdm_req_12_bits_write,	// src/main/scala/streamer/Streamer.scala:104:14
  output [63:0]  io_tcdm_req_12_bits_data	// src/main/scala/streamer/Streamer.scala:104:14
);

  wire         _data_writer_0_io_data_fifo_i_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:364:21
  wire [255:0] _data_writer_0_io_data_fifo_i_q_io_deq_bits;	// src/main/scala/chisel3/util/Decoupled.scala:364:21
  wire         _io_streamer2accelerator_data_2_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:364:21
  wire         _io_streamer2accelerator_data_1_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:364:21
  wire         _io_streamer2accelerator_data_0_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:364:21
  wire         _address_gen_unit_3_io_ptr_o_valid;	// src/main/scala/streamer/Streamer.scala:156:11
  wire [31:0]  _address_gen_unit_3_io_ptr_o_bits;	// src/main/scala/streamer/Streamer.scala:156:11
  wire         _address_gen_unit_3_io_data_move_done;	// src/main/scala/streamer/Streamer.scala:156:11
  wire         _address_gen_unit_2_io_ptr_o_valid;	// src/main/scala/streamer/Streamer.scala:156:11
  wire [31:0]  _address_gen_unit_2_io_ptr_o_bits;	// src/main/scala/streamer/Streamer.scala:156:11
  wire         _address_gen_unit_2_io_data_move_done;	// src/main/scala/streamer/Streamer.scala:156:11
  wire         _address_gen_unit_1_io_ptr_o_valid;	// src/main/scala/streamer/Streamer.scala:156:11
  wire [31:0]  _address_gen_unit_1_io_ptr_o_bits;	// src/main/scala/streamer/Streamer.scala:156:11
  wire         _address_gen_unit_1_io_data_move_done;	// src/main/scala/streamer/Streamer.scala:156:11
  wire         _address_gen_unit_0_io_ptr_o_valid;	// src/main/scala/streamer/Streamer.scala:156:11
  wire [31:0]  _address_gen_unit_0_io_ptr_o_bits;	// src/main/scala/streamer/Streamer.scala:156:11
  wire         _address_gen_unit_0_io_data_move_done;	// src/main/scala/streamer/Streamer.scala:156:11
  wire         _data_writer_0_io_ptr_agu_i_ready;	// src/main/scala/streamer/Streamer.scala:140:11
  wire         _data_writer_0_io_data_fifo_i_ready;	// src/main/scala/streamer/Streamer.scala:140:11
  wire         _data_reader_2_io_ptr_agu_i_ready;	// src/main/scala/streamer/Streamer.scala:124:11
  wire         _data_reader_2_io_data_fifo_o_valid;	// src/main/scala/streamer/Streamer.scala:124:11
  wire [63:0]  _data_reader_2_io_data_fifo_o_bits;	// src/main/scala/streamer/Streamer.scala:124:11
  wire         _data_reader_1_io_ptr_agu_i_ready;	// src/main/scala/streamer/Streamer.scala:124:11
  wire         _data_reader_1_io_data_fifo_o_valid;	// src/main/scala/streamer/Streamer.scala:124:11
  wire [255:0] _data_reader_1_io_data_fifo_o_bits;	// src/main/scala/streamer/Streamer.scala:124:11
  wire         _data_reader_0_io_ptr_agu_i_ready;	// src/main/scala/streamer/Streamer.scala:124:11
  wire         _data_reader_0_io_data_fifo_o_valid;	// src/main/scala/streamer/Streamer.scala:124:11
  wire [255:0] _data_reader_0_io_data_fifo_o_bits;	// src/main/scala/streamer/Streamer.scala:124:11
  reg          datamover_states_0;	// src/main/scala/streamer/Streamer.scala:169:33
  reg          datamover_states_1;	// src/main/scala/streamer/Streamer.scala:169:33
  reg          datamover_states_2;	// src/main/scala/streamer/Streamer.scala:169:33
  reg          datamover_states_3;	// src/main/scala/streamer/Streamer.scala:169:33
  reg          cstate;	// src/main/scala/streamer/Streamer.scala:173:23
  always @(posedge clock or posedge reset) begin	// <stdin>:1964:11
    if (reset) begin	// <stdin>:1964:11
      datamover_states_0 <= 1'h0;	// <stdin>:1963:10, src/main/scala/streamer/Streamer.scala:169:33
      datamover_states_1 <= 1'h0;	// <stdin>:1963:10, src/main/scala/streamer/Streamer.scala:169:33
      datamover_states_2 <= 1'h0;	// <stdin>:1963:10, src/main/scala/streamer/Streamer.scala:169:33
      datamover_states_3 <= 1'h0;	// <stdin>:1963:10, src/main/scala/streamer/Streamer.scala:169:33
      cstate <= 1'h0;	// <stdin>:1963:10, src/main/scala/streamer/Streamer.scala:173:23
    end
    else begin	// <stdin>:1964:11
      automatic logic config_valid;	// src/main/scala/streamer/Streamer.scala:198:107
      config_valid =
        ~cstate & io_temporalLoopBounds_i_valid & io_temporalStrides_i_valid
        & io_unrollingStrides_i_valid & io_ptr_i_valid;	// src/main/scala/streamer/Streamer.scala:173:23, :180:18, :198:107
      datamover_states_0 <=
        config_valid | ~_address_gen_unit_0_io_data_move_done & datamover_states_0;	// src/main/scala/streamer/Streamer.scala:156:11, :169:33, :198:107, :201:24, :202:27, :203:55, :204:27
      datamover_states_1 <=
        config_valid | ~_address_gen_unit_1_io_data_move_done & datamover_states_1;	// src/main/scala/streamer/Streamer.scala:156:11, :169:33, :198:107, :201:24, :202:27, :203:55, :204:27
      datamover_states_2 <=
        config_valid | ~_address_gen_unit_2_io_data_move_done & datamover_states_2;	// src/main/scala/streamer/Streamer.scala:156:11, :169:33, :198:107, :201:24, :202:27, :203:55, :204:27
      datamover_states_3 <=
        config_valid | ~_address_gen_unit_3_io_data_move_done & datamover_states_3;	// src/main/scala/streamer/Streamer.scala:156:11, :169:33, :198:107, :201:24, :202:27, :203:55, :204:27
      if (cstate)	// src/main/scala/streamer/Streamer.scala:173:23
        cstate <=
          cstate
          & (datamover_states_0 | datamover_states_1 | datamover_states_2
             | datamover_states_3);	// src/main/scala/streamer/Streamer.scala:169:33, :173:23, :174:24, :180:18, :190:31, :209:51
      else	// src/main/scala/streamer/Streamer.scala:173:23
        cstate <= config_valid;	// src/main/scala/streamer/Streamer.scala:173:23, :198:107
    end
  end // always @(posedge, posedge)
  `ifndef SYNTHESIS	// <stdin>:1963:10
    `ifdef FIRRTL_BEFORE_INITIAL	// <stdin>:1963:10
      `FIRRTL_BEFORE_INITIAL	// <stdin>:1963:10
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// <stdin>:1963:10
      automatic logic [31:0] _RANDOM[0:0];	// <stdin>:1963:10
      `ifdef INIT_RANDOM_PROLOG_	// <stdin>:1963:10
        `INIT_RANDOM_PROLOG_	// <stdin>:1963:10
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// <stdin>:1963:10
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// <stdin>:1963:10
        datamover_states_0 = _RANDOM[/*Zero width*/ 1'b0][0];	// <stdin>:1963:10, src/main/scala/streamer/Streamer.scala:169:33
        datamover_states_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// <stdin>:1963:10, src/main/scala/streamer/Streamer.scala:169:33
        datamover_states_2 = _RANDOM[/*Zero width*/ 1'b0][2];	// <stdin>:1963:10, src/main/scala/streamer/Streamer.scala:169:33
        datamover_states_3 = _RANDOM[/*Zero width*/ 1'b0][3];	// <stdin>:1963:10, src/main/scala/streamer/Streamer.scala:169:33
        cstate = _RANDOM[/*Zero width*/ 1'b0][4];	// <stdin>:1963:10, src/main/scala/streamer/Streamer.scala:169:33, :173:23
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// <stdin>:1963:10
        datamover_states_0 = 1'h0;	// <stdin>:1963:10, src/main/scala/streamer/Streamer.scala:169:33
        datamover_states_1 = 1'h0;	// <stdin>:1963:10, src/main/scala/streamer/Streamer.scala:169:33
        datamover_states_2 = 1'h0;	// <stdin>:1963:10, src/main/scala/streamer/Streamer.scala:169:33
        datamover_states_3 = 1'h0;	// <stdin>:1963:10, src/main/scala/streamer/Streamer.scala:169:33
        cstate = 1'h0;	// <stdin>:1963:10, src/main/scala/streamer/Streamer.scala:173:23
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// <stdin>:1963:10
      `FIRRTL_AFTER_INITIAL	// <stdin>:1963:10
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  DataReader data_reader_0 (	// src/main/scala/streamer/Streamer.scala:124:11
    .clock                            (clock),
    .reset                            (reset),
    .io_ptr_agu_i_valid               (_address_gen_unit_0_io_ptr_o_valid),	// src/main/scala/streamer/Streamer.scala:156:11
    .io_ptr_agu_i_bits                (_address_gen_unit_0_io_ptr_o_bits),	// src/main/scala/streamer/Streamer.scala:156:11
    .io_unrollingStrides_csr_i_valid  (io_unrollingStrides_i_valid),
    .io_unrollingStrides_csr_i_bits_0 (io_unrollingStrides_i_bits_0_0),
    .io_tcdm_ready_i_0                (io_tcdm_req_0_ready),
    .io_tcdm_ready_i_1                (io_tcdm_req_1_ready),
    .io_tcdm_ready_i_2                (io_tcdm_req_2_ready),
    .io_tcdm_ready_i_3                (io_tcdm_req_3_ready),
    .io_data_tcdm_i_0_valid           (io_tcdm_rsp_0_valid),
    .io_data_tcdm_i_0_bits            (io_tcdm_rsp_0_bits_data),
    .io_data_tcdm_i_1_valid           (io_tcdm_rsp_1_valid),
    .io_data_tcdm_i_1_bits            (io_tcdm_rsp_1_bits_data),
    .io_data_tcdm_i_2_valid           (io_tcdm_rsp_2_valid),
    .io_data_tcdm_i_2_bits            (io_tcdm_rsp_2_bits_data),
    .io_data_tcdm_i_3_valid           (io_tcdm_rsp_3_valid),
    .io_data_tcdm_i_3_bits            (io_tcdm_rsp_3_bits_data),
    .io_data_fifo_o_ready             (_io_streamer2accelerator_data_0_q_io_enq_ready),	// src/main/scala/chisel3/util/Decoupled.scala:364:21
    .io_data_move_done                (_address_gen_unit_0_io_data_move_done),	// src/main/scala/streamer/Streamer.scala:156:11
    .io_ptr_agu_i_ready               (_data_reader_0_io_ptr_agu_i_ready),
    .io_tcdm_req_addr_0               (io_tcdm_req_0_bits_addr),
    .io_tcdm_req_addr_1               (io_tcdm_req_1_bits_addr),
    .io_tcdm_req_addr_2               (io_tcdm_req_2_bits_addr),
    .io_tcdm_req_addr_3               (io_tcdm_req_3_bits_addr),
    .io_read_tcmd_valid_o_0           (io_tcdm_req_0_valid),
    .io_read_tcmd_valid_o_1           (io_tcdm_req_1_valid),
    .io_read_tcmd_valid_o_2           (io_tcdm_req_2_valid),
    .io_read_tcmd_valid_o_3           (io_tcdm_req_3_valid),
    .io_data_fifo_o_valid             (_data_reader_0_io_data_fifo_o_valid),
    .io_data_fifo_o_bits              (_data_reader_0_io_data_fifo_o_bits)
  );
  DataReader data_reader_1 (	// src/main/scala/streamer/Streamer.scala:124:11
    .clock                            (clock),
    .reset                            (reset),
    .io_ptr_agu_i_valid               (_address_gen_unit_1_io_ptr_o_valid),	// src/main/scala/streamer/Streamer.scala:156:11
    .io_ptr_agu_i_bits                (_address_gen_unit_1_io_ptr_o_bits),	// src/main/scala/streamer/Streamer.scala:156:11
    .io_unrollingStrides_csr_i_valid  (io_unrollingStrides_i_valid),
    .io_unrollingStrides_csr_i_bits_0 (io_unrollingStrides_i_bits_1_0),
    .io_tcdm_ready_i_0                (io_tcdm_req_4_ready),
    .io_tcdm_ready_i_1                (io_tcdm_req_5_ready),
    .io_tcdm_ready_i_2                (io_tcdm_req_6_ready),
    .io_tcdm_ready_i_3                (io_tcdm_req_7_ready),
    .io_data_tcdm_i_0_valid           (io_tcdm_rsp_4_valid),
    .io_data_tcdm_i_0_bits            (io_tcdm_rsp_4_bits_data),
    .io_data_tcdm_i_1_valid           (io_tcdm_rsp_5_valid),
    .io_data_tcdm_i_1_bits            (io_tcdm_rsp_5_bits_data),
    .io_data_tcdm_i_2_valid           (io_tcdm_rsp_6_valid),
    .io_data_tcdm_i_2_bits            (io_tcdm_rsp_6_bits_data),
    .io_data_tcdm_i_3_valid           (io_tcdm_rsp_7_valid),
    .io_data_tcdm_i_3_bits            (io_tcdm_rsp_7_bits_data),
    .io_data_fifo_o_ready             (_io_streamer2accelerator_data_1_q_io_enq_ready),	// src/main/scala/chisel3/util/Decoupled.scala:364:21
    .io_data_move_done                (_address_gen_unit_1_io_data_move_done),	// src/main/scala/streamer/Streamer.scala:156:11
    .io_ptr_agu_i_ready               (_data_reader_1_io_ptr_agu_i_ready),
    .io_tcdm_req_addr_0               (io_tcdm_req_4_bits_addr),
    .io_tcdm_req_addr_1               (io_tcdm_req_5_bits_addr),
    .io_tcdm_req_addr_2               (io_tcdm_req_6_bits_addr),
    .io_tcdm_req_addr_3               (io_tcdm_req_7_bits_addr),
    .io_read_tcmd_valid_o_0           (io_tcdm_req_4_valid),
    .io_read_tcmd_valid_o_1           (io_tcdm_req_5_valid),
    .io_read_tcmd_valid_o_2           (io_tcdm_req_6_valid),
    .io_read_tcmd_valid_o_3           (io_tcdm_req_7_valid),
    .io_data_fifo_o_valid             (_data_reader_1_io_data_fifo_o_valid),
    .io_data_fifo_o_bits              (_data_reader_1_io_data_fifo_o_bits)
  );
  DataReader_2 data_reader_2 (	// src/main/scala/streamer/Streamer.scala:124:11
    .clock                            (clock),
    .reset                            (reset),
    .io_ptr_agu_i_valid               (_address_gen_unit_2_io_ptr_o_valid),	// src/main/scala/streamer/Streamer.scala:156:11
    .io_ptr_agu_i_bits                (_address_gen_unit_2_io_ptr_o_bits),	// src/main/scala/streamer/Streamer.scala:156:11
    .io_unrollingStrides_csr_i_valid  (io_unrollingStrides_i_valid),
    .io_unrollingStrides_csr_i_bits_0 (io_unrollingStrides_i_bits_2_0),
    .io_tcdm_ready_i_0                (io_tcdm_req_8_ready),
    .io_data_tcdm_i_0_valid           (io_tcdm_rsp_8_valid),
    .io_data_tcdm_i_0_bits            (io_tcdm_rsp_8_bits_data),
    .io_data_fifo_o_ready             (_io_streamer2accelerator_data_2_q_io_enq_ready),	// src/main/scala/chisel3/util/Decoupled.scala:364:21
    .io_data_move_done                (_address_gen_unit_2_io_data_move_done),	// src/main/scala/streamer/Streamer.scala:156:11
    .io_ptr_agu_i_ready               (_data_reader_2_io_ptr_agu_i_ready),
    .io_tcdm_req_addr_0               (io_tcdm_req_8_bits_addr),
    .io_read_tcmd_valid_o_0           (io_tcdm_req_8_valid),
    .io_data_fifo_o_valid             (_data_reader_2_io_data_fifo_o_valid),
    .io_data_fifo_o_bits              (_data_reader_2_io_data_fifo_o_bits)
  );
  DataWriter data_writer_0 (	// src/main/scala/streamer/Streamer.scala:140:11
    .clock                            (clock),
    .reset                            (reset),
    .io_ptr_agu_i_valid               (_address_gen_unit_3_io_ptr_o_valid),	// src/main/scala/streamer/Streamer.scala:156:11
    .io_ptr_agu_i_bits                (_address_gen_unit_3_io_ptr_o_bits),	// src/main/scala/streamer/Streamer.scala:156:11
    .io_unrollingStrides_csr_i_valid  (io_unrollingStrides_i_valid),
    .io_unrollingStrides_csr_i_bits_0 (io_unrollingStrides_i_bits_3_0),
    .io_data_fifo_i_valid             (_data_writer_0_io_data_fifo_i_q_io_deq_valid),	// src/main/scala/chisel3/util/Decoupled.scala:364:21
    .io_data_fifo_i_bits              (_data_writer_0_io_data_fifo_i_q_io_deq_bits),	// src/main/scala/chisel3/util/Decoupled.scala:364:21
    .io_tcdm_ready_i_0                (io_tcdm_req_9_ready),
    .io_tcdm_ready_i_1                (io_tcdm_req_10_ready),
    .io_tcdm_ready_i_2                (io_tcdm_req_11_ready),
    .io_tcdm_ready_i_3                (io_tcdm_req_12_ready),
    .io_data_move_done                (_address_gen_unit_3_io_data_move_done),	// src/main/scala/streamer/Streamer.scala:156:11
    .io_ptr_agu_i_ready               (_data_writer_0_io_ptr_agu_i_ready),
    .io_data_fifo_i_ready             (_data_writer_0_io_data_fifo_i_ready),
    .io_tcdm_req_addr_0               (io_tcdm_req_9_bits_addr),
    .io_tcdm_req_addr_1               (io_tcdm_req_10_bits_addr),
    .io_tcdm_req_addr_2               (io_tcdm_req_11_bits_addr),
    .io_tcdm_req_addr_3               (io_tcdm_req_12_bits_addr),
    .io_write_tcmd_valid_o_0          (io_tcdm_req_9_valid),
    .io_write_tcmd_valid_o_1          (io_tcdm_req_10_valid),
    .io_write_tcmd_valid_o_2          (io_tcdm_req_11_valid),
    .io_write_tcmd_valid_o_3          (io_tcdm_req_12_valid),
    .io_tcdm_req_data_0               (io_tcdm_req_9_bits_data),
    .io_tcdm_req_data_1               (io_tcdm_req_10_bits_data),
    .io_tcdm_req_data_2               (io_tcdm_req_11_bits_data),
    .io_tcdm_req_data_3               (io_tcdm_req_12_bits_data)
  );
  TemporalAdressGenUnit address_gen_unit_0 (	// src/main/scala/streamer/Streamer.scala:156:11
    .clock                          (clock),
    .reset                          (reset),
    .io_temporalLoopBounds_i_valid  (io_temporalLoopBounds_i_valid),
    .io_temporalLoopBounds_i_bits_0 (io_temporalLoopBounds_i_bits_0),
    .io_temporalStrides_i_valid     (io_temporalStrides_i_valid),
    .io_temporalStrides_i_bits_0    (io_temporalStrides_i_bits_0_0),
    .io_ptr_i_valid                 (io_ptr_i_valid),
    .io_ptr_i_bits                  (io_ptr_i_bits_0),
    .io_ptr_o_ready                 (_data_reader_0_io_ptr_agu_i_ready),	// src/main/scala/streamer/Streamer.scala:124:11
    .io_ptr_o_valid                 (_address_gen_unit_0_io_ptr_o_valid),
    .io_ptr_o_bits                  (_address_gen_unit_0_io_ptr_o_bits),
    .io_data_move_done              (_address_gen_unit_0_io_data_move_done)
  );
  TemporalAdressGenUnit address_gen_unit_1 (	// src/main/scala/streamer/Streamer.scala:156:11
    .clock                          (clock),
    .reset                          (reset),
    .io_temporalLoopBounds_i_valid  (io_temporalLoopBounds_i_valid),
    .io_temporalLoopBounds_i_bits_0 (io_temporalLoopBounds_i_bits_0),
    .io_temporalStrides_i_valid     (io_temporalStrides_i_valid),
    .io_temporalStrides_i_bits_0    (io_temporalStrides_i_bits_1_0),
    .io_ptr_i_valid                 (io_ptr_i_valid),
    .io_ptr_i_bits                  (io_ptr_i_bits_1),
    .io_ptr_o_ready                 (_data_reader_1_io_ptr_agu_i_ready),	// src/main/scala/streamer/Streamer.scala:124:11
    .io_ptr_o_valid                 (_address_gen_unit_1_io_ptr_o_valid),
    .io_ptr_o_bits                  (_address_gen_unit_1_io_ptr_o_bits),
    .io_data_move_done              (_address_gen_unit_1_io_data_move_done)
  );
  TemporalAdressGenUnit address_gen_unit_2 (	// src/main/scala/streamer/Streamer.scala:156:11
    .clock                          (clock),
    .reset                          (reset),
    .io_temporalLoopBounds_i_valid  (io_temporalLoopBounds_i_valid),
    .io_temporalLoopBounds_i_bits_0 (8'h1),	// src/main/scala/streamer/Streamer.scala:223:63
    .io_temporalStrides_i_valid     (io_temporalStrides_i_valid),
    .io_temporalStrides_i_bits_0    (io_temporalStrides_i_bits_2_0),
    .io_ptr_i_valid                 (io_ptr_i_valid),
    .io_ptr_i_bits                  (io_ptr_i_bits_2),
    .io_ptr_o_ready                 (_data_reader_2_io_ptr_agu_i_ready),	// src/main/scala/streamer/Streamer.scala:124:11
    .io_ptr_o_valid                 (_address_gen_unit_2_io_ptr_o_valid),
    .io_ptr_o_bits                  (_address_gen_unit_2_io_ptr_o_bits),
    .io_data_move_done              (_address_gen_unit_2_io_data_move_done)
  );
  TemporalAdressGenUnit address_gen_unit_3 (	// src/main/scala/streamer/Streamer.scala:156:11
    .clock                          (clock),
    .reset                          (reset),
    .io_temporalLoopBounds_i_valid  (io_temporalLoopBounds_i_valid),
    .io_temporalLoopBounds_i_bits_0 (8'h1),	// src/main/scala/streamer/Streamer.scala:223:63
    .io_temporalStrides_i_valid     (io_temporalStrides_i_valid),
    .io_temporalStrides_i_bits_0    (io_temporalStrides_i_bits_3_0),
    .io_ptr_i_valid                 (io_ptr_i_valid),
    .io_ptr_i_bits                  (io_ptr_i_bits_3),
    .io_ptr_o_ready                 (_data_writer_0_io_ptr_agu_i_ready),	// src/main/scala/streamer/Streamer.scala:140:11
    .io_ptr_o_valid                 (_address_gen_unit_3_io_ptr_o_valid),
    .io_ptr_o_bits                  (_address_gen_unit_3_io_ptr_o_bits),
    .io_data_move_done              (_address_gen_unit_3_io_data_move_done)
  );
  Queue2_UInt256 io_streamer2accelerator_data_0_q (	// src/main/scala/chisel3/util/Decoupled.scala:364:21
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (_data_reader_0_io_data_fifo_o_valid),	// src/main/scala/streamer/Streamer.scala:124:11
    .io_enq_bits  (_data_reader_0_io_data_fifo_o_bits),	// src/main/scala/streamer/Streamer.scala:124:11
    .io_deq_ready (io_streamer2accelerator_data_0_ready),
    .io_enq_ready (_io_streamer2accelerator_data_0_q_io_enq_ready),
    .io_deq_valid (io_streamer2accelerator_data_0_valid),
    .io_deq_bits  (io_streamer2accelerator_data_0_bits)
  );
  Queue2_UInt256 io_streamer2accelerator_data_1_q (	// src/main/scala/chisel3/util/Decoupled.scala:364:21
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (_data_reader_1_io_data_fifo_o_valid),	// src/main/scala/streamer/Streamer.scala:124:11
    .io_enq_bits  (_data_reader_1_io_data_fifo_o_bits),	// src/main/scala/streamer/Streamer.scala:124:11
    .io_deq_ready (io_streamer2accelerator_data_1_ready),
    .io_enq_ready (_io_streamer2accelerator_data_1_q_io_enq_ready),
    .io_deq_valid (io_streamer2accelerator_data_1_valid),
    .io_deq_bits  (io_streamer2accelerator_data_1_bits)
  );
  Queue2_UInt64 io_streamer2accelerator_data_2_q (	// src/main/scala/chisel3/util/Decoupled.scala:364:21
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (_data_reader_2_io_data_fifo_o_valid),	// src/main/scala/streamer/Streamer.scala:124:11
    .io_enq_bits  (_data_reader_2_io_data_fifo_o_bits),	// src/main/scala/streamer/Streamer.scala:124:11
    .io_deq_ready (io_streamer2accelerator_data_2_ready),
    .io_enq_ready (_io_streamer2accelerator_data_2_q_io_enq_ready),
    .io_deq_valid (io_streamer2accelerator_data_2_valid),
    .io_deq_bits  (io_streamer2accelerator_data_2_bits)
  );
  Queue2_UInt256 data_writer_0_io_data_fifo_i_q (	// src/main/scala/chisel3/util/Decoupled.scala:364:21
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_accelerator2streamer_data_0_valid),
    .io_enq_bits  (io_accelerator2streamer_data_0_bits),
    .io_deq_ready (_data_writer_0_io_data_fifo_i_ready),	// src/main/scala/streamer/Streamer.scala:140:11
    .io_enq_ready (io_accelerator2streamer_data_0_ready),
    .io_deq_valid (_data_writer_0_io_data_fifo_i_q_io_deq_valid),
    .io_deq_bits  (_data_writer_0_io_data_fifo_i_q_io_deq_bits)
  );
  assign io_temporalLoopBounds_i_ready = ~cstate;	// <stdin>:1963:10, src/main/scala/streamer/Streamer.scala:173:23, :180:18
  assign io_temporalStrides_i_ready = ~cstate;	// <stdin>:1963:10, src/main/scala/streamer/Streamer.scala:173:23, :180:18
  assign io_unrollingStrides_i_ready = ~cstate;	// <stdin>:1963:10, src/main/scala/streamer/Streamer.scala:173:23, :180:18
  assign io_ptr_i_ready = ~cstate;	// <stdin>:1963:10, src/main/scala/streamer/Streamer.scala:173:23, :180:18
  assign io_tcdm_req_0_bits_write = 1'h0;	// <stdin>:1963:10
  assign io_tcdm_req_0_bits_data = 64'h0;	// <stdin>:1963:10, src/main/scala/streamer/Streamer.scala:324:43
  assign io_tcdm_req_1_bits_write = 1'h0;	// <stdin>:1963:10
  assign io_tcdm_req_1_bits_data = 64'h0;	// <stdin>:1963:10, src/main/scala/streamer/Streamer.scala:324:43
  assign io_tcdm_req_2_bits_write = 1'h0;	// <stdin>:1963:10
  assign io_tcdm_req_2_bits_data = 64'h0;	// <stdin>:1963:10, src/main/scala/streamer/Streamer.scala:324:43
  assign io_tcdm_req_3_bits_write = 1'h0;	// <stdin>:1963:10
  assign io_tcdm_req_3_bits_data = 64'h0;	// <stdin>:1963:10, src/main/scala/streamer/Streamer.scala:324:43
  assign io_tcdm_req_4_bits_write = 1'h0;	// <stdin>:1963:10
  assign io_tcdm_req_4_bits_data = 64'h0;	// <stdin>:1963:10, src/main/scala/streamer/Streamer.scala:324:43
  assign io_tcdm_req_5_bits_write = 1'h0;	// <stdin>:1963:10
  assign io_tcdm_req_5_bits_data = 64'h0;	// <stdin>:1963:10, src/main/scala/streamer/Streamer.scala:324:43
  assign io_tcdm_req_6_bits_write = 1'h0;	// <stdin>:1963:10
  assign io_tcdm_req_6_bits_data = 64'h0;	// <stdin>:1963:10, src/main/scala/streamer/Streamer.scala:324:43
  assign io_tcdm_req_7_bits_write = 1'h0;	// <stdin>:1963:10
  assign io_tcdm_req_7_bits_data = 64'h0;	// <stdin>:1963:10, src/main/scala/streamer/Streamer.scala:324:43
  assign io_tcdm_req_8_bits_write = 1'h0;	// <stdin>:1963:10
  assign io_tcdm_req_8_bits_data = 64'h0;	// <stdin>:1963:10, src/main/scala/streamer/Streamer.scala:324:43
  assign io_tcdm_req_9_bits_write = 1'h1;	// <stdin>:1963:10
  assign io_tcdm_req_10_bits_write = 1'h1;	// <stdin>:1963:10
  assign io_tcdm_req_11_bits_write = 1'h1;	// <stdin>:1963:10
  assign io_tcdm_req_12_bits_write = 1'h1;	// <stdin>:1963:10
endmodule

