

================================================================
== Vitis HLS Report for 'Maximum_hls'
================================================================
* Date:           Fri Feb 27 20:22:12 2026

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        Maximum_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: aartix7
* Target device:  xa7a12t-cpg238-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.906 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    2|    2|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   -|      -|     -|    -|
|Expression       |        -|   -|      0|   213|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        0|   -|    220|   360|    -|
|Memory           |        -|   -|      -|     -|    -|
|Multiplexer      |        -|   -|      0|    13|    -|
|Register         |        -|   -|     66|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|   0|    286|   586|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|   0|      1|     7|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    +--------------+------------+---------+----+-----+-----+-----+
    |   Instance   |   Module   | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------+------------+---------+----+-----+-----+-----+
    |CTRL_s_axi_U  |CTRL_s_axi  |        0|   0|  220|  360|    0|
    +--------------+------------+---------+----+-----+-----+-----+
    |Total         |            |        0|   0|  220|  360|    0|
    +--------------+------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |icmp_ln11_1_fu_78_p2  |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln11_2_fu_92_p2  |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln11_fu_64_p2    |      icmp|   0|  0|  39|          32|          32|
    |ap_return             |    select|   0|  0|  32|           1|          32|
    |maxv_2_fu_70_p3       |    select|   0|  0|  32|           1|          32|
    |maxv_3_fu_84_p3       |    select|   0|  0|  32|           1|          32|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 213|          99|         192|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  13|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  13|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |   2|   0|    2|          0|
    |maxv_3_reg_102  |  32|   0|   32|          0|
    |v_4_reg_108     |  32|   0|   32|          0|
    +----------------+----+----+-----+-----------+
    |Total           |  66|   0|   66|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID  |   in|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_AWREADY  |  out|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_AWADDR   |   in|    6|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_WVALID   |   in|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_WREADY   |  out|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_WDATA    |   in|   32|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_WSTRB    |   in|    4|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_ARVALID  |   in|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_ARREADY  |  out|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_ARADDR   |   in|    6|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_RVALID   |  out|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_RREADY   |   in|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_RDATA    |  out|   32|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_RRESP    |  out|    2|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_BVALID   |  out|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_BREADY   |   in|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_BRESP    |  out|    2|       s_axi|          CTRL|       pointer|
|ap_clk              |   in|    1|  ap_ctrl_hs|   Maximum_hls|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|   Maximum_hls|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|   Maximum_hls|  return value|
+--------------------+-----+-----+------------+--------------+--------------+

