$date
	Fri Oct 30 22:26:00 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # enable $end
$var reg 1 $ j $end
$var reg 1 % k $end
$var reg 1 & reset $end
$scope module FF $end
$var wire 1 $ J $end
$var wire 1 % K $end
$var wire 1 " clk $end
$var wire 1 ' d $end
$var wire 1 # enable $end
$var wire 1 & reset $end
$var wire 1 ! q $end
$scope module FF $end
$var wire 1 " clk $end
$var wire 1 ' d $end
$var wire 1 # enable $end
$var wire 1 & reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
0&
0%
0$
0#
0"
x!
$end
#1
0'
0!
1&
1"
#2
0&
0"
#3
1#
1"
#4
0"
#5
1"
#6
0"
#7
1'
1"
1$
#8
0"
#9
1!
1"
#10
0"
#11
1"
0$
#12
0"
#13
1"
#14
0"
#15
1"
#16
0"
#17
1"
#18
0"
#19
0'
1"
1%
#20
0"
#21
0!
1"
#22
0"
#23
1"
#24
0"
#25
1"
#26
0"
#27
1"
0%
#28
0"
#29
1"
#30
0"
#31
1'
1"
1$
#32
0"
#33
1!
1"
#34
0"
#35
1"
#36
0"
#37
1"
#38
0"
#39
1"
#40
0"
#41
1"
#42
0"
#43
1"
#44
0"
#45
1"
0$
#46
0"
#47
1"
#48
0"
#49
1"
#50
0"
#51
1"
#52
0"
#53
1"
#54
0"
#55
1"
