# 4-bit Adder UVM Testbench
This project includes a Universal Verification Methodology (UVM) testbench for verifying a 4-bit Adder design. The testbench includes various components such as the Device Under Test (DUT), environment, agents, sequences, and scoreboards to ensure thorough verification of the 4-bit Adder's functionality.


