Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Dec 23 17:05:51 2024
| Host         : iNOMAL running 64-bit Fedora Linux 41 (KDE Plasma)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong3ds_timing_summary_routed.rpt -pb pong3ds_timing_summary_routed.pb -rpx pong3ds_timing_summary_routed.rpx -warn_on_violation
| Design       : pong3ds
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.841        0.000                      0                  132        0.203        0.000                      0                  132        4.500        0.000                       0                    62  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.841        0.000                      0                  132        0.203        0.000                      0                  132        4.500        0.000                       0                    62  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.841ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.841ns  (required time - arrival time)
  Source:                 game/ball_y_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/ball_y_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.600ns  (logic 2.348ns (30.895%)  route 5.252ns (69.105%))
  Logic Levels:           8  (CARRY4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.717     5.320    game/clk_IBUF_BUFG
    SLICE_X6Y65          FDSE                                         r  game/ball_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDSE (Prop_fdse_C_Q)         0.518     5.838 f  game/ball_y_reg[1]/Q
                         net (fo=33, routed)          1.081     6.918    game/Q[0]
    SLICE_X7Y62          LUT5 (Prop_lut5_I2_O)        0.152     7.070 r  game/red_ch_in1_carry_i_9/O
                         net (fo=11, routed)          0.768     7.839    game/ball_y_reg[5]_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.320     8.159 f  game/y_vel_ball[6]_i_5/O
                         net (fo=3, routed)           0.761     8.919    game/y_vel_ball[6]_i_5_n_0
    SLICE_X1Y65          LUT5 (Prop_lut5_I1_O)        0.326     9.245 r  game/i__carry__0_i_4/O
                         net (fo=1, routed)           0.465     9.710    game/i__carry__0_i_4_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.260 r  game/balls_to_the_wall1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.260    game/balls_to_the_wall1_inferred__0/i__carry__0_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.377 r  game/balls_to_the_wall1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.377    game/balls_to_the_wall1_inferred__0/i__carry__1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.494 r  game/balls_to_the_wall1_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           0.907    11.401    game/balls_to_the_wall1_inferred__0/i__carry__2_n_0
    SLICE_X4Y68          LUT5 (Prop_lut5_I3_O)        0.124    11.525 r  game/current_game_state[1]_i_2/O
                         net (fo=2, routed)           0.426    11.951    game/current_game_state[1]_i_2_n_0
    SLICE_X4Y69          LUT6 (Prop_lut6_I3_O)        0.124    12.075 r  game/ball_y[10]_i_1/O
                         net (fo=23, routed)          0.845    12.920    game/ball_y[10]_i_1_n_0
    SLICE_X6Y65          FDSE                                         r  game/ball_y_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.597    15.020    game/clk_IBUF_BUFG
    SLICE_X6Y65          FDSE                                         r  game/ball_y_reg[1]/C
                         clock pessimism              0.300    15.320    
                         clock uncertainty           -0.035    15.284    
    SLICE_X6Y65          FDSE (Setup_fdse_C_S)       -0.524    14.760    game/ball_y_reg[1]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                         -12.920    
  -------------------------------------------------------------------
                         slack                                  1.841    

Slack (MET) :             1.841ns  (required time - arrival time)
  Source:                 game/ball_y_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/ball_y_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.600ns  (logic 2.348ns (30.895%)  route 5.252ns (69.105%))
  Logic Levels:           8  (CARRY4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.717     5.320    game/clk_IBUF_BUFG
    SLICE_X6Y65          FDSE                                         r  game/ball_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDSE (Prop_fdse_C_Q)         0.518     5.838 f  game/ball_y_reg[1]/Q
                         net (fo=33, routed)          1.081     6.918    game/Q[0]
    SLICE_X7Y62          LUT5 (Prop_lut5_I2_O)        0.152     7.070 r  game/red_ch_in1_carry_i_9/O
                         net (fo=11, routed)          0.768     7.839    game/ball_y_reg[5]_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.320     8.159 f  game/y_vel_ball[6]_i_5/O
                         net (fo=3, routed)           0.761     8.919    game/y_vel_ball[6]_i_5_n_0
    SLICE_X1Y65          LUT5 (Prop_lut5_I1_O)        0.326     9.245 r  game/i__carry__0_i_4/O
                         net (fo=1, routed)           0.465     9.710    game/i__carry__0_i_4_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.260 r  game/balls_to_the_wall1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.260    game/balls_to_the_wall1_inferred__0/i__carry__0_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.377 r  game/balls_to_the_wall1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.377    game/balls_to_the_wall1_inferred__0/i__carry__1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.494 r  game/balls_to_the_wall1_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           0.907    11.401    game/balls_to_the_wall1_inferred__0/i__carry__2_n_0
    SLICE_X4Y68          LUT5 (Prop_lut5_I3_O)        0.124    11.525 r  game/current_game_state[1]_i_2/O
                         net (fo=2, routed)           0.426    11.951    game/current_game_state[1]_i_2_n_0
    SLICE_X4Y69          LUT6 (Prop_lut6_I3_O)        0.124    12.075 r  game/ball_y[10]_i_1/O
                         net (fo=23, routed)          0.845    12.920    game/ball_y[10]_i_1_n_0
    SLICE_X6Y65          FDSE                                         r  game/ball_y_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.597    15.020    game/clk_IBUF_BUFG
    SLICE_X6Y65          FDSE                                         r  game/ball_y_reg[2]/C
                         clock pessimism              0.300    15.320    
                         clock uncertainty           -0.035    15.284    
    SLICE_X6Y65          FDSE (Setup_fdse_C_S)       -0.524    14.760    game/ball_y_reg[2]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                         -12.920    
  -------------------------------------------------------------------
                         slack                                  1.841    

Slack (MET) :             1.841ns  (required time - arrival time)
  Source:                 game/ball_y_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/ball_y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.600ns  (logic 2.348ns (30.895%)  route 5.252ns (69.105%))
  Logic Levels:           8  (CARRY4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.717     5.320    game/clk_IBUF_BUFG
    SLICE_X6Y65          FDSE                                         r  game/ball_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDSE (Prop_fdse_C_Q)         0.518     5.838 f  game/ball_y_reg[1]/Q
                         net (fo=33, routed)          1.081     6.918    game/Q[0]
    SLICE_X7Y62          LUT5 (Prop_lut5_I2_O)        0.152     7.070 r  game/red_ch_in1_carry_i_9/O
                         net (fo=11, routed)          0.768     7.839    game/ball_y_reg[5]_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.320     8.159 f  game/y_vel_ball[6]_i_5/O
                         net (fo=3, routed)           0.761     8.919    game/y_vel_ball[6]_i_5_n_0
    SLICE_X1Y65          LUT5 (Prop_lut5_I1_O)        0.326     9.245 r  game/i__carry__0_i_4/O
                         net (fo=1, routed)           0.465     9.710    game/i__carry__0_i_4_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.260 r  game/balls_to_the_wall1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.260    game/balls_to_the_wall1_inferred__0/i__carry__0_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.377 r  game/balls_to_the_wall1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.377    game/balls_to_the_wall1_inferred__0/i__carry__1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.494 r  game/balls_to_the_wall1_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           0.907    11.401    game/balls_to_the_wall1_inferred__0/i__carry__2_n_0
    SLICE_X4Y68          LUT5 (Prop_lut5_I3_O)        0.124    11.525 r  game/current_game_state[1]_i_2/O
                         net (fo=2, routed)           0.426    11.951    game/current_game_state[1]_i_2_n_0
    SLICE_X4Y69          LUT6 (Prop_lut6_I3_O)        0.124    12.075 r  game/ball_y[10]_i_1/O
                         net (fo=23, routed)          0.845    12.920    game/ball_y[10]_i_1_n_0
    SLICE_X6Y65          FDRE                                         r  game/ball_y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.597    15.020    game/clk_IBUF_BUFG
    SLICE_X6Y65          FDRE                                         r  game/ball_y_reg[3]/C
                         clock pessimism              0.300    15.320    
                         clock uncertainty           -0.035    15.284    
    SLICE_X6Y65          FDRE (Setup_fdre_C_R)       -0.524    14.760    game/ball_y_reg[3]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                         -12.920    
  -------------------------------------------------------------------
                         slack                                  1.841    

Slack (MET) :             1.841ns  (required time - arrival time)
  Source:                 game/ball_y_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/ball_y_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.600ns  (logic 2.348ns (30.895%)  route 5.252ns (69.105%))
  Logic Levels:           8  (CARRY4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.717     5.320    game/clk_IBUF_BUFG
    SLICE_X6Y65          FDSE                                         r  game/ball_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDSE (Prop_fdse_C_Q)         0.518     5.838 f  game/ball_y_reg[1]/Q
                         net (fo=33, routed)          1.081     6.918    game/Q[0]
    SLICE_X7Y62          LUT5 (Prop_lut5_I2_O)        0.152     7.070 r  game/red_ch_in1_carry_i_9/O
                         net (fo=11, routed)          0.768     7.839    game/ball_y_reg[5]_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.320     8.159 f  game/y_vel_ball[6]_i_5/O
                         net (fo=3, routed)           0.761     8.919    game/y_vel_ball[6]_i_5_n_0
    SLICE_X1Y65          LUT5 (Prop_lut5_I1_O)        0.326     9.245 r  game/i__carry__0_i_4/O
                         net (fo=1, routed)           0.465     9.710    game/i__carry__0_i_4_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.260 r  game/balls_to_the_wall1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.260    game/balls_to_the_wall1_inferred__0/i__carry__0_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.377 r  game/balls_to_the_wall1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.377    game/balls_to_the_wall1_inferred__0/i__carry__1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.494 r  game/balls_to_the_wall1_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           0.907    11.401    game/balls_to_the_wall1_inferred__0/i__carry__2_n_0
    SLICE_X4Y68          LUT5 (Prop_lut5_I3_O)        0.124    11.525 r  game/current_game_state[1]_i_2/O
                         net (fo=2, routed)           0.426    11.951    game/current_game_state[1]_i_2_n_0
    SLICE_X4Y69          LUT6 (Prop_lut6_I3_O)        0.124    12.075 r  game/ball_y[10]_i_1/O
                         net (fo=23, routed)          0.845    12.920    game/ball_y[10]_i_1_n_0
    SLICE_X6Y65          FDSE                                         r  game/ball_y_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.597    15.020    game/clk_IBUF_BUFG
    SLICE_X6Y65          FDSE                                         r  game/ball_y_reg[4]/C
                         clock pessimism              0.300    15.320    
                         clock uncertainty           -0.035    15.284    
    SLICE_X6Y65          FDSE (Setup_fdse_C_S)       -0.524    14.760    game/ball_y_reg[4]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                         -12.920    
  -------------------------------------------------------------------
                         slack                                  1.841    

Slack (MET) :             1.892ns  (required time - arrival time)
  Source:                 game/ball_y_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/ball_x_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.592ns  (logic 2.348ns (30.928%)  route 5.244ns (69.072%))
  Logic Levels:           8  (CARRY4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.717     5.320    game/clk_IBUF_BUFG
    SLICE_X6Y65          FDSE                                         r  game/ball_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDSE (Prop_fdse_C_Q)         0.518     5.838 f  game/ball_y_reg[1]/Q
                         net (fo=33, routed)          1.081     6.918    game/Q[0]
    SLICE_X7Y62          LUT5 (Prop_lut5_I2_O)        0.152     7.070 r  game/red_ch_in1_carry_i_9/O
                         net (fo=11, routed)          0.768     7.839    game/ball_y_reg[5]_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.320     8.159 f  game/y_vel_ball[6]_i_5/O
                         net (fo=3, routed)           0.761     8.919    game/y_vel_ball[6]_i_5_n_0
    SLICE_X1Y65          LUT5 (Prop_lut5_I1_O)        0.326     9.245 r  game/i__carry__0_i_4/O
                         net (fo=1, routed)           0.465     9.710    game/i__carry__0_i_4_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.260 r  game/balls_to_the_wall1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.260    game/balls_to_the_wall1_inferred__0/i__carry__0_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.377 r  game/balls_to_the_wall1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.377    game/balls_to_the_wall1_inferred__0/i__carry__1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.494 r  game/balls_to_the_wall1_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           0.907    11.401    game/balls_to_the_wall1_inferred__0/i__carry__2_n_0
    SLICE_X4Y68          LUT5 (Prop_lut5_I3_O)        0.124    11.525 r  game/current_game_state[1]_i_2/O
                         net (fo=2, routed)           0.426    11.951    game/current_game_state[1]_i_2_n_0
    SLICE_X4Y69          LUT6 (Prop_lut6_I3_O)        0.124    12.075 r  game/ball_y[10]_i_1/O
                         net (fo=23, routed)          0.837    12.911    game/ball_y[10]_i_1_n_0
    SLICE_X5Y75          FDRE                                         r  game/ball_x_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.586    15.009    game/clk_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  game/ball_x_reg[10]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X5Y75          FDRE (Setup_fdre_C_R)       -0.429    14.803    game/ball_x_reg[10]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -12.911    
  -------------------------------------------------------------------
                         slack                                  1.892    

Slack (MET) :             1.892ns  (required time - arrival time)
  Source:                 game/ball_y_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/ball_x_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.592ns  (logic 2.348ns (30.928%)  route 5.244ns (69.072%))
  Logic Levels:           8  (CARRY4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.717     5.320    game/clk_IBUF_BUFG
    SLICE_X6Y65          FDSE                                         r  game/ball_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDSE (Prop_fdse_C_Q)         0.518     5.838 f  game/ball_y_reg[1]/Q
                         net (fo=33, routed)          1.081     6.918    game/Q[0]
    SLICE_X7Y62          LUT5 (Prop_lut5_I2_O)        0.152     7.070 r  game/red_ch_in1_carry_i_9/O
                         net (fo=11, routed)          0.768     7.839    game/ball_y_reg[5]_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.320     8.159 f  game/y_vel_ball[6]_i_5/O
                         net (fo=3, routed)           0.761     8.919    game/y_vel_ball[6]_i_5_n_0
    SLICE_X1Y65          LUT5 (Prop_lut5_I1_O)        0.326     9.245 r  game/i__carry__0_i_4/O
                         net (fo=1, routed)           0.465     9.710    game/i__carry__0_i_4_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.260 r  game/balls_to_the_wall1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.260    game/balls_to_the_wall1_inferred__0/i__carry__0_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.377 r  game/balls_to_the_wall1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.377    game/balls_to_the_wall1_inferred__0/i__carry__1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.494 r  game/balls_to_the_wall1_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           0.907    11.401    game/balls_to_the_wall1_inferred__0/i__carry__2_n_0
    SLICE_X4Y68          LUT5 (Prop_lut5_I3_O)        0.124    11.525 r  game/current_game_state[1]_i_2/O
                         net (fo=2, routed)           0.426    11.951    game/current_game_state[1]_i_2_n_0
    SLICE_X4Y69          LUT6 (Prop_lut6_I3_O)        0.124    12.075 r  game/ball_y[10]_i_1/O
                         net (fo=23, routed)          0.837    12.911    game/ball_y[10]_i_1_n_0
    SLICE_X5Y75          FDRE                                         r  game/ball_x_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.586    15.009    game/clk_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  game/ball_x_reg[11]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X5Y75          FDRE (Setup_fdre_C_R)       -0.429    14.803    game/ball_x_reg[11]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -12.911    
  -------------------------------------------------------------------
                         slack                                  1.892    

Slack (MET) :             1.892ns  (required time - arrival time)
  Source:                 game/ball_y_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/ball_x_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.592ns  (logic 2.348ns (30.928%)  route 5.244ns (69.072%))
  Logic Levels:           8  (CARRY4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.717     5.320    game/clk_IBUF_BUFG
    SLICE_X6Y65          FDSE                                         r  game/ball_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDSE (Prop_fdse_C_Q)         0.518     5.838 f  game/ball_y_reg[1]/Q
                         net (fo=33, routed)          1.081     6.918    game/Q[0]
    SLICE_X7Y62          LUT5 (Prop_lut5_I2_O)        0.152     7.070 r  game/red_ch_in1_carry_i_9/O
                         net (fo=11, routed)          0.768     7.839    game/ball_y_reg[5]_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.320     8.159 f  game/y_vel_ball[6]_i_5/O
                         net (fo=3, routed)           0.761     8.919    game/y_vel_ball[6]_i_5_n_0
    SLICE_X1Y65          LUT5 (Prop_lut5_I1_O)        0.326     9.245 r  game/i__carry__0_i_4/O
                         net (fo=1, routed)           0.465     9.710    game/i__carry__0_i_4_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.260 r  game/balls_to_the_wall1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.260    game/balls_to_the_wall1_inferred__0/i__carry__0_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.377 r  game/balls_to_the_wall1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.377    game/balls_to_the_wall1_inferred__0/i__carry__1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.494 r  game/balls_to_the_wall1_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           0.907    11.401    game/balls_to_the_wall1_inferred__0/i__carry__2_n_0
    SLICE_X4Y68          LUT5 (Prop_lut5_I3_O)        0.124    11.525 r  game/current_game_state[1]_i_2/O
                         net (fo=2, routed)           0.426    11.951    game/current_game_state[1]_i_2_n_0
    SLICE_X4Y69          LUT6 (Prop_lut6_I3_O)        0.124    12.075 r  game/ball_y[10]_i_1/O
                         net (fo=23, routed)          0.837    12.911    game/ball_y[10]_i_1_n_0
    SLICE_X5Y75          FDRE                                         r  game/ball_x_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.586    15.009    game/clk_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  game/ball_x_reg[9]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X5Y75          FDRE (Setup_fdre_C_R)       -0.429    14.803    game/ball_x_reg[9]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -12.911    
  -------------------------------------------------------------------
                         slack                                  1.892    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 game/ball_y_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/ball_x_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.570ns  (logic 2.348ns (31.018%)  route 5.222ns (68.982%))
  Logic Levels:           8  (CARRY4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.717     5.320    game/clk_IBUF_BUFG
    SLICE_X6Y65          FDSE                                         r  game/ball_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDSE (Prop_fdse_C_Q)         0.518     5.838 f  game/ball_y_reg[1]/Q
                         net (fo=33, routed)          1.081     6.918    game/Q[0]
    SLICE_X7Y62          LUT5 (Prop_lut5_I2_O)        0.152     7.070 r  game/red_ch_in1_carry_i_9/O
                         net (fo=11, routed)          0.768     7.839    game/ball_y_reg[5]_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.320     8.159 f  game/y_vel_ball[6]_i_5/O
                         net (fo=3, routed)           0.761     8.919    game/y_vel_ball[6]_i_5_n_0
    SLICE_X1Y65          LUT5 (Prop_lut5_I1_O)        0.326     9.245 r  game/i__carry__0_i_4/O
                         net (fo=1, routed)           0.465     9.710    game/i__carry__0_i_4_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.260 r  game/balls_to_the_wall1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.260    game/balls_to_the_wall1_inferred__0/i__carry__0_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.377 r  game/balls_to_the_wall1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.377    game/balls_to_the_wall1_inferred__0/i__carry__1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.494 r  game/balls_to_the_wall1_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           0.907    11.401    game/balls_to_the_wall1_inferred__0/i__carry__2_n_0
    SLICE_X4Y68          LUT5 (Prop_lut5_I3_O)        0.124    11.525 r  game/current_game_state[1]_i_2/O
                         net (fo=2, routed)           0.426    11.951    game/current_game_state[1]_i_2_n_0
    SLICE_X4Y69          LUT6 (Prop_lut6_I3_O)        0.124    12.075 r  game/ball_y[10]_i_1/O
                         net (fo=23, routed)          0.815    12.889    game/ball_y[10]_i_1_n_0
    SLICE_X5Y74          FDRE                                         r  game/ball_x_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.586    15.009    game/clk_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  game/ball_x_reg[5]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y74          FDRE (Setup_fdre_C_R)       -0.429    14.820    game/ball_x_reg[5]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -12.889    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 game/ball_y_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/ball_x_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.570ns  (logic 2.348ns (31.018%)  route 5.222ns (68.982%))
  Logic Levels:           8  (CARRY4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.717     5.320    game/clk_IBUF_BUFG
    SLICE_X6Y65          FDSE                                         r  game/ball_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDSE (Prop_fdse_C_Q)         0.518     5.838 f  game/ball_y_reg[1]/Q
                         net (fo=33, routed)          1.081     6.918    game/Q[0]
    SLICE_X7Y62          LUT5 (Prop_lut5_I2_O)        0.152     7.070 r  game/red_ch_in1_carry_i_9/O
                         net (fo=11, routed)          0.768     7.839    game/ball_y_reg[5]_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.320     8.159 f  game/y_vel_ball[6]_i_5/O
                         net (fo=3, routed)           0.761     8.919    game/y_vel_ball[6]_i_5_n_0
    SLICE_X1Y65          LUT5 (Prop_lut5_I1_O)        0.326     9.245 r  game/i__carry__0_i_4/O
                         net (fo=1, routed)           0.465     9.710    game/i__carry__0_i_4_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.260 r  game/balls_to_the_wall1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.260    game/balls_to_the_wall1_inferred__0/i__carry__0_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.377 r  game/balls_to_the_wall1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.377    game/balls_to_the_wall1_inferred__0/i__carry__1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.494 r  game/balls_to_the_wall1_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           0.907    11.401    game/balls_to_the_wall1_inferred__0/i__carry__2_n_0
    SLICE_X4Y68          LUT5 (Prop_lut5_I3_O)        0.124    11.525 r  game/current_game_state[1]_i_2/O
                         net (fo=2, routed)           0.426    11.951    game/current_game_state[1]_i_2_n_0
    SLICE_X4Y69          LUT6 (Prop_lut6_I3_O)        0.124    12.075 r  game/ball_y[10]_i_1/O
                         net (fo=23, routed)          0.815    12.889    game/ball_y[10]_i_1_n_0
    SLICE_X5Y74          FDSE                                         r  game/ball_x_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.586    15.009    game/clk_IBUF_BUFG
    SLICE_X5Y74          FDSE                                         r  game/ball_x_reg[6]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y74          FDSE (Setup_fdse_C_S)       -0.429    14.820    game/ball_x_reg[6]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -12.889    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 game/ball_y_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/ball_x_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.570ns  (logic 2.348ns (31.018%)  route 5.222ns (68.982%))
  Logic Levels:           8  (CARRY4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.717     5.320    game/clk_IBUF_BUFG
    SLICE_X6Y65          FDSE                                         r  game/ball_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDSE (Prop_fdse_C_Q)         0.518     5.838 f  game/ball_y_reg[1]/Q
                         net (fo=33, routed)          1.081     6.918    game/Q[0]
    SLICE_X7Y62          LUT5 (Prop_lut5_I2_O)        0.152     7.070 r  game/red_ch_in1_carry_i_9/O
                         net (fo=11, routed)          0.768     7.839    game/ball_y_reg[5]_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.320     8.159 f  game/y_vel_ball[6]_i_5/O
                         net (fo=3, routed)           0.761     8.919    game/y_vel_ball[6]_i_5_n_0
    SLICE_X1Y65          LUT5 (Prop_lut5_I1_O)        0.326     9.245 r  game/i__carry__0_i_4/O
                         net (fo=1, routed)           0.465     9.710    game/i__carry__0_i_4_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.260 r  game/balls_to_the_wall1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.260    game/balls_to_the_wall1_inferred__0/i__carry__0_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.377 r  game/balls_to_the_wall1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.377    game/balls_to_the_wall1_inferred__0/i__carry__1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.494 r  game/balls_to_the_wall1_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           0.907    11.401    game/balls_to_the_wall1_inferred__0/i__carry__2_n_0
    SLICE_X4Y68          LUT5 (Prop_lut5_I3_O)        0.124    11.525 r  game/current_game_state[1]_i_2/O
                         net (fo=2, routed)           0.426    11.951    game/current_game_state[1]_i_2_n_0
    SLICE_X4Y69          LUT6 (Prop_lut6_I3_O)        0.124    12.075 r  game/ball_y[10]_i_1/O
                         net (fo=23, routed)          0.815    12.889    game/ball_y[10]_i_1_n_0
    SLICE_X5Y74          FDRE                                         r  game/ball_x_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.586    15.009    game/clk_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  game/ball_x_reg[7]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y74          FDRE (Setup_fdre_C_R)       -0.429    14.820    game/ball_x_reg[7]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -12.889    
  -------------------------------------------------------------------
                         slack                                  1.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 clk_dev_mdl/clk_dev_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_dev_mdl/tim_25mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.568     1.487    clk_dev_mdl/clk_IBUF_BUFG
    SLICE_X13Y68         FDSE                                         r  clk_dev_mdl/clk_dev_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDSE (Prop_fdse_C_Q)         0.128     1.615 r  clk_dev_mdl/clk_dev_reg[1]/Q
                         net (fo=2, routed)           0.068     1.683    clk_dev_mdl/clk_dev_reg_n_0_[1]
    SLICE_X13Y68         LUT2 (Prop_lut2_I0_O)        0.099     1.782 r  clk_dev_mdl/tim_25mhz_i_1/O
                         net (fo=1, routed)           0.000     1.782    clk_dev_mdl/tim_25mhz_next
    SLICE_X13Y68         FDRE                                         r  clk_dev_mdl/tim_25mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.837     2.002    clk_dev_mdl/clk_IBUF_BUFG
    SLICE_X13Y68         FDRE                                         r  clk_dev_mdl/tim_25mhz_reg/C
                         clock pessimism             -0.514     1.487    
    SLICE_X13Y68         FDRE (Hold_fdre_C_D)         0.092     1.579    clk_dev_mdl/tim_25mhz_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 clk_dev_mdl/tim_25mhz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/h_pixel_ctr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.816%)  route 0.187ns (50.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.568     1.487    clk_dev_mdl/clk_IBUF_BUFG
    SLICE_X13Y68         FDRE                                         r  clk_dev_mdl/tim_25mhz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  clk_dev_mdl/tim_25mhz_reg/Q
                         net (fo=6, routed)           0.187     1.816    display_vga/tim_25mhz
    SLICE_X12Y69         LUT6 (Prop_lut6_I1_O)        0.045     1.861 r  display_vga/h_pixel_ctr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.861    display_vga/h_pixel_ctr[5]_i_1_n_0
    SLICE_X12Y69         FDRE                                         r  display_vga/h_pixel_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.836     2.001    display_vga/clk_IBUF_BUFG
    SLICE_X12Y69         FDRE                                         r  display_vga/h_pixel_ctr_reg[5]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X12Y69         FDRE (Hold_fdre_C_D)         0.121     1.621    display_vga/h_pixel_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 display_vga/h_pixel_ctr_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/h_pixel_ctr_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.347%)  route 0.115ns (33.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.566     1.485    display_vga/clk_IBUF_BUFG
    SLICE_X13Y70         FDSE                                         r  display_vga/h_pixel_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDSE (Prop_fdse_C_Q)         0.128     1.613 r  display_vga/h_pixel_ctr_reg[3]/Q
                         net (fo=14, routed)          0.115     1.728    display_vga/h_pixel_ctr_reg[9]_0[1]
    SLICE_X13Y70         LUT6 (Prop_lut6_I4_O)        0.099     1.827 r  display_vga/h_pixel_ctr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.827    display_vga/h_pixel_ctr[4]_i_1_n_0
    SLICE_X13Y70         FDSE                                         r  display_vga/h_pixel_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.835     2.000    display_vga/clk_IBUF_BUFG
    SLICE_X13Y70         FDSE                                         r  display_vga/h_pixel_ctr_reg[4]/C
                         clock pessimism             -0.514     1.485    
    SLICE_X13Y70         FDSE (Hold_fdse_C_D)         0.092     1.577    display_vga/h_pixel_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 game/current_game_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/current_game_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.541%)  route 0.168ns (47.459%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.595     1.514    game/clk_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  game/current_game_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  game/current_game_state_reg[2]/Q
                         net (fo=8, routed)           0.168     1.823    game/current_game_state_reg_n_0_[2]
    SLICE_X4Y69          LUT5 (Prop_lut5_I2_O)        0.045     1.868 r  game/current_game_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.868    game/next_game_state__0[1]
    SLICE_X4Y69          FDRE                                         r  game/current_game_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.864     2.029    game/clk_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  game/current_game_state_reg[1]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X4Y69          FDRE (Hold_fdre_C_D)         0.092     1.606    game/current_game_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 game/ball_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/ball_y_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.293ns (73.914%)  route 0.103ns (26.086%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.599     1.518    game/clk_IBUF_BUFG
    SLICE_X6Y65          FDRE                                         r  game/ball_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  game/ball_y_reg[3]/Q
                         net (fo=26, routed)          0.103     1.786    game/Q[2]
    SLICE_X6Y65          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.915 r  game/ball_y0_carry/O[3]
                         net (fo=1, routed)           0.000     1.915    game/p_0_in[4]
    SLICE_X6Y65          FDSE                                         r  game/ball_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.868     2.033    game/clk_IBUF_BUFG
    SLICE_X6Y65          FDSE                                         r  game/ball_y_reg[4]/C
                         clock pessimism             -0.514     1.518    
    SLICE_X6Y65          FDSE (Hold_fdse_C_D)         0.134     1.652    game/ball_y_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 game/ball_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/ball_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.293ns (73.890%)  route 0.104ns (26.110%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.598     1.517    game/clk_IBUF_BUFG
    SLICE_X6Y66          FDRE                                         r  game/ball_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  game/ball_y_reg[5]/Q
                         net (fo=19, routed)          0.104     1.785    game/Q[4]
    SLICE_X6Y66          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.914 r  game/ball_y0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.914    game/p_0_in[6]
    SLICE_X6Y66          FDRE                                         r  game/ball_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.867     2.032    game/clk_IBUF_BUFG
    SLICE_X6Y66          FDRE                                         r  game/ball_y_reg[6]/C
                         clock pessimism             -0.514     1.517    
    SLICE_X6Y66          FDRE (Hold_fdre_C_D)         0.134     1.651    game/ball_y_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 display_vga/v_line_ctr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/v_line_ctr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.571     1.490    display_vga/clk_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  display_vga/v_line_ctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.164     1.654 r  display_vga/v_line_ctr_reg[6]/Q
                         net (fo=13, routed)          0.187     1.842    display_vga/v_line_ctr_reg[8]_0[4]
    SLICE_X8Y63          LUT4 (Prop_lut4_I2_O)        0.043     1.885 r  display_vga/v_line_ctr[8]_i_3/O
                         net (fo=1, routed)           0.000     1.885    display_vga/p_1_in[8]
    SLICE_X8Y63          FDRE                                         r  display_vga/v_line_ctr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.841     2.006    display_vga/clk_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  display_vga/v_line_ctr_reg[8]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X8Y63          FDRE (Hold_fdre_C_D)         0.131     1.621    display_vga/v_line_ctr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 game/y_vel_ball_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/ball_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.256ns (61.229%)  route 0.162ns (38.772%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.598     1.517    game/clk_IBUF_BUFG
    SLICE_X7Y66          FDRE                                         r  game/y_vel_ball_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  game/y_vel_ball_reg[6]/Q
                         net (fo=8, routed)           0.162     1.820    game/y_vel_ball_reg_n_0_[6]
    SLICE_X6Y66          LUT2 (Prop_lut2_I1_O)        0.045     1.865 r  game/ball_y0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.865    game/ball_y0_carry__0_i_5_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.935 r  game/ball_y0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.935    game/p_0_in[5]
    SLICE_X6Y66          FDRE                                         r  game/ball_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.867     2.032    game/clk_IBUF_BUFG
    SLICE_X6Y66          FDRE                                         r  game/ball_y_reg[5]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X6Y66          FDRE (Hold_fdre_C_D)         0.134     1.664    game/ball_y_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 clk_dev_mdl/tim_25mhz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/h_pixel_ctr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.780%)  route 0.220ns (54.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.568     1.487    clk_dev_mdl/clk_IBUF_BUFG
    SLICE_X13Y68         FDRE                                         r  clk_dev_mdl/tim_25mhz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  clk_dev_mdl/tim_25mhz_reg/Q
                         net (fo=6, routed)           0.220     1.849    display_vga/tim_25mhz
    SLICE_X12Y70         LUT5 (Prop_lut5_I1_O)        0.045     1.894 r  display_vga/h_pixel_ctr[7]_i_1/O
                         net (fo=1, routed)           0.000     1.894    display_vga/h_pixel_ctr[7]_i_1_n_0
    SLICE_X12Y70         FDRE                                         r  display_vga/h_pixel_ctr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.835     2.000    display_vga/clk_IBUF_BUFG
    SLICE_X12Y70         FDRE                                         r  display_vga/h_pixel_ctr_reg[7]/C
                         clock pessimism             -0.500     1.499    
    SLICE_X12Y70         FDRE (Hold_fdre_C_D)         0.120     1.619    display_vga/h_pixel_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 display_vga/v_line_ctr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/v_line_ctr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.571     1.490    display_vga/clk_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  display_vga/v_line_ctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.164     1.654 r  display_vga/v_line_ctr_reg[6]/Q
                         net (fo=13, routed)          0.187     1.842    display_vga/v_line_ctr_reg[8]_0[4]
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.045     1.887 r  display_vga/v_line_ctr[7]_i_1/O
                         net (fo=1, routed)           0.000     1.887    display_vga/p_1_in[7]
    SLICE_X8Y63          FDRE                                         r  display_vga/v_line_ctr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.841     2.006    display_vga/clk_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  display_vga/v_line_ctr_reg[7]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X8Y63          FDRE (Hold_fdre_C_D)         0.121     1.611    display_vga/v_line_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X13Y68    clk_dev_mdl/clk_dev_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X13Y68    clk_dev_mdl/clk_dev_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y68    clk_dev_mdl/tim_25mhz_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X13Y70    display_vga/h_pixel_ctr_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X12Y71    display_vga/h_pixel_ctr_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X12Y71    display_vga/h_pixel_ctr_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X13Y70    display_vga/h_pixel_ctr_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X13Y70    display_vga/h_pixel_ctr_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y69    display_vga/h_pixel_ctr_reg[5]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X13Y68    clk_dev_mdl/clk_dev_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X13Y68    clk_dev_mdl/clk_dev_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X13Y68    clk_dev_mdl/clk_dev_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X13Y68    clk_dev_mdl/clk_dev_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y68    clk_dev_mdl/tim_25mhz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y68    clk_dev_mdl/tim_25mhz_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X13Y70    display_vga/h_pixel_ctr_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X13Y70    display_vga/h_pixel_ctr_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X12Y71    display_vga/h_pixel_ctr_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X12Y71    display_vga/h_pixel_ctr_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X13Y68    clk_dev_mdl/clk_dev_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X13Y68    clk_dev_mdl/clk_dev_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X13Y68    clk_dev_mdl/clk_dev_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X13Y68    clk_dev_mdl/clk_dev_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y68    clk_dev_mdl/tim_25mhz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y68    clk_dev_mdl/tim_25mhz_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X13Y70    display_vga/h_pixel_ctr_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X13Y70    display_vga/h_pixel_ctr_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X12Y71    display_vga/h_pixel_ctr_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X12Y71    display_vga/h_pixel_ctr_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_vga/v_line_ctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_ch[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.488ns  (logic 6.051ns (31.051%)  route 13.437ns (68.949%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.641     5.244    display_vga/clk_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  display_vga/v_line_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.478     5.722 f  display_vga/v_line_ctr_reg[8]/Q
                         net (fo=11, routed)          0.850     6.572    display_vga/v_line_ctr_reg[8]_0[6]
    SLICE_X9Y64          LUT5 (Prop_lut5_I1_O)        0.329     6.901 r  display_vga/v_sync_OBUF_inst_i_3/O
                         net (fo=2, routed)           1.092     7.993    display_vga/v_sync_OBUF_inst_i_3_n_0
    SLICE_X9Y69          LUT4 (Prop_lut4_I3_O)        0.326     8.319 r  display_vga/red_ch_OBUF[3]_inst_i_2/O
                         net (fo=78, routed)          1.608     9.927    display_vga/h_pixel_ctr_reg[7]_0
    SLICE_X8Y62          LUT2 (Prop_lut2_I0_O)        0.124    10.051 r  display_vga/red_ch_in1_carry_i_12/O
                         net (fo=1, routed)           0.286    10.337    game/red_ch_in1_carry_i_6_0
    SLICE_X8Y62          LUT6 (Prop_lut6_I0_O)        0.124    10.461 r  game/red_ch_in1_carry_i_10/O
                         net (fo=1, routed)           1.039    11.500    game/red_ch_in1_carry_i_10_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I0_O)        0.124    11.624 r  game/red_ch_in1_carry_i_6/O
                         net (fo=1, routed)           0.000    11.624    blitter/red_ch_in1_carry__0_1[2]
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.022 r  blitter/red_ch_in1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.022    blitter/red_ch_in1_carry_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.179 f  blitter/red_ch_in1_carry__0/CO[1]
                         net (fo=2, routed)           1.106    13.284    game/red_ch[0]_0[0]
    SLICE_X9Y70          LUT4 (Prop_lut4_I2_O)        0.329    13.613 f  game/green_ch_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.882    14.496    game/green_ch_OBUF[3]_inst_i_2_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124    14.620 r  game/green_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.574    21.193    green_ch_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    24.732 r  green_ch_OBUF[0]_inst/O
                         net (fo=0)                   0.000    24.732    green_ch[0]
    C6                                                                r  green_ch[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/v_line_ctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_ch[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.473ns  (logic 6.064ns (31.141%)  route 13.409ns (68.859%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.641     5.244    display_vga/clk_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  display_vga/v_line_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.478     5.722 f  display_vga/v_line_ctr_reg[8]/Q
                         net (fo=11, routed)          0.850     6.572    display_vga/v_line_ctr_reg[8]_0[6]
    SLICE_X9Y64          LUT5 (Prop_lut5_I1_O)        0.329     6.901 r  display_vga/v_sync_OBUF_inst_i_3/O
                         net (fo=2, routed)           1.092     7.993    display_vga/v_sync_OBUF_inst_i_3_n_0
    SLICE_X9Y69          LUT4 (Prop_lut4_I3_O)        0.326     8.319 r  display_vga/red_ch_OBUF[3]_inst_i_2/O
                         net (fo=78, routed)          1.608     9.927    display_vga/h_pixel_ctr_reg[7]_0
    SLICE_X8Y62          LUT2 (Prop_lut2_I0_O)        0.124    10.051 r  display_vga/red_ch_in1_carry_i_12/O
                         net (fo=1, routed)           0.286    10.337    game/red_ch_in1_carry_i_6_0
    SLICE_X8Y62          LUT6 (Prop_lut6_I0_O)        0.124    10.461 r  game/red_ch_in1_carry_i_10/O
                         net (fo=1, routed)           1.039    11.500    game/red_ch_in1_carry_i_10_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I0_O)        0.124    11.624 r  game/red_ch_in1_carry_i_6/O
                         net (fo=1, routed)           0.000    11.624    blitter/red_ch_in1_carry__0_1[2]
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.022 r  blitter/red_ch_in1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.022    blitter/red_ch_in1_carry_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.179 f  blitter/red_ch_in1_carry__0/CO[1]
                         net (fo=2, routed)           1.106    13.284    game/red_ch[0]_0[0]
    SLICE_X9Y70          LUT4 (Prop_lut4_I2_O)        0.329    13.613 f  game/green_ch_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.877    14.491    game/green_ch_OBUF[3]_inst_i_2_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124    14.615 r  game/blue_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.551    21.166    blue_ch_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    24.717 r  blue_ch_OBUF[1]_inst/O
                         net (fo=0)                   0.000    24.717    blue_ch[1]
    C7                                                                r  blue_ch[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/v_line_ctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_ch[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.464ns  (logic 6.060ns (31.134%)  route 13.404ns (68.866%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.641     5.244    display_vga/clk_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  display_vga/v_line_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.478     5.722 f  display_vga/v_line_ctr_reg[8]/Q
                         net (fo=11, routed)          0.850     6.572    display_vga/v_line_ctr_reg[8]_0[6]
    SLICE_X9Y64          LUT5 (Prop_lut5_I1_O)        0.329     6.901 r  display_vga/v_sync_OBUF_inst_i_3/O
                         net (fo=2, routed)           1.092     7.993    display_vga/v_sync_OBUF_inst_i_3_n_0
    SLICE_X9Y69          LUT4 (Prop_lut4_I3_O)        0.326     8.319 r  display_vga/red_ch_OBUF[3]_inst_i_2/O
                         net (fo=78, routed)          1.608     9.927    display_vga/h_pixel_ctr_reg[7]_0
    SLICE_X8Y62          LUT2 (Prop_lut2_I0_O)        0.124    10.051 r  display_vga/red_ch_in1_carry_i_12/O
                         net (fo=1, routed)           0.286    10.337    game/red_ch_in1_carry_i_6_0
    SLICE_X8Y62          LUT6 (Prop_lut6_I0_O)        0.124    10.461 r  game/red_ch_in1_carry_i_10/O
                         net (fo=1, routed)           1.039    11.500    game/red_ch_in1_carry_i_10_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I0_O)        0.124    11.624 r  game/red_ch_in1_carry_i_6/O
                         net (fo=1, routed)           0.000    11.624    blitter/red_ch_in1_carry__0_1[2]
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.022 r  blitter/red_ch_in1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.022    blitter/red_ch_in1_carry_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.179 f  blitter/red_ch_in1_carry__0/CO[1]
                         net (fo=2, routed)           1.106    13.284    game/red_ch[0]_0[0]
    SLICE_X9Y70          LUT4 (Prop_lut4_I2_O)        0.329    13.613 f  game/green_ch_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.877    14.491    game/green_ch_OBUF[3]_inst_i_2_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124    14.615 r  game/blue_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.546    21.161    blue_ch_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    24.708 r  blue_ch_OBUF[0]_inst/O
                         net (fo=0)                   0.000    24.708    blue_ch[0]
    B7                                                                r  blue_ch[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/v_line_ctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_ch[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.213ns  (logic 6.059ns (31.538%)  route 13.154ns (68.462%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.641     5.244    display_vga/clk_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  display_vga/v_line_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.478     5.722 f  display_vga/v_line_ctr_reg[8]/Q
                         net (fo=11, routed)          0.850     6.572    display_vga/v_line_ctr_reg[8]_0[6]
    SLICE_X9Y64          LUT5 (Prop_lut5_I1_O)        0.329     6.901 r  display_vga/v_sync_OBUF_inst_i_3/O
                         net (fo=2, routed)           1.092     7.993    display_vga/v_sync_OBUF_inst_i_3_n_0
    SLICE_X9Y69          LUT4 (Prop_lut4_I3_O)        0.326     8.319 r  display_vga/red_ch_OBUF[3]_inst_i_2/O
                         net (fo=78, routed)          1.608     9.927    display_vga/h_pixel_ctr_reg[7]_0
    SLICE_X8Y62          LUT2 (Prop_lut2_I0_O)        0.124    10.051 r  display_vga/red_ch_in1_carry_i_12/O
                         net (fo=1, routed)           0.286    10.337    game/red_ch_in1_carry_i_6_0
    SLICE_X8Y62          LUT6 (Prop_lut6_I0_O)        0.124    10.461 r  game/red_ch_in1_carry_i_10/O
                         net (fo=1, routed)           1.039    11.500    game/red_ch_in1_carry_i_10_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I0_O)        0.124    11.624 r  game/red_ch_in1_carry_i_6/O
                         net (fo=1, routed)           0.000    11.624    blitter/red_ch_in1_carry__0_1[2]
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.022 r  blitter/red_ch_in1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.022    blitter/red_ch_in1_carry_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.179 f  blitter/red_ch_in1_carry__0/CO[1]
                         net (fo=2, routed)           1.106    13.284    game/red_ch[0]_0[0]
    SLICE_X9Y70          LUT4 (Prop_lut4_I2_O)        0.329    13.613 f  game/green_ch_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.882    14.496    game/green_ch_OBUF[3]_inst_i_2_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124    14.620 r  game/green_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.290    20.910    green_ch_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    24.457 r  green_ch_OBUF[2]_inst/O
                         net (fo=0)                   0.000    24.457    green_ch[2]
    B6                                                                r  green_ch[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/v_line_ctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_ch[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.194ns  (logic 6.065ns (31.595%)  route 13.130ns (68.405%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.641     5.244    display_vga/clk_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  display_vga/v_line_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.478     5.722 f  display_vga/v_line_ctr_reg[8]/Q
                         net (fo=11, routed)          0.850     6.572    display_vga/v_line_ctr_reg[8]_0[6]
    SLICE_X9Y64          LUT5 (Prop_lut5_I1_O)        0.329     6.901 r  display_vga/v_sync_OBUF_inst_i_3/O
                         net (fo=2, routed)           1.092     7.993    display_vga/v_sync_OBUF_inst_i_3_n_0
    SLICE_X9Y69          LUT4 (Prop_lut4_I3_O)        0.326     8.319 r  display_vga/red_ch_OBUF[3]_inst_i_2/O
                         net (fo=78, routed)          1.608     9.927    display_vga/h_pixel_ctr_reg[7]_0
    SLICE_X8Y62          LUT2 (Prop_lut2_I0_O)        0.124    10.051 r  display_vga/red_ch_in1_carry_i_12/O
                         net (fo=1, routed)           0.286    10.337    game/red_ch_in1_carry_i_6_0
    SLICE_X8Y62          LUT6 (Prop_lut6_I0_O)        0.124    10.461 r  game/red_ch_in1_carry_i_10/O
                         net (fo=1, routed)           1.039    11.500    game/red_ch_in1_carry_i_10_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I0_O)        0.124    11.624 r  game/red_ch_in1_carry_i_6/O
                         net (fo=1, routed)           0.000    11.624    blitter/red_ch_in1_carry__0_1[2]
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.022 r  blitter/red_ch_in1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.022    blitter/red_ch_in1_carry_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.179 f  blitter/red_ch_in1_carry__0/CO[1]
                         net (fo=2, routed)           1.106    13.284    game/red_ch[0]_0[0]
    SLICE_X9Y70          LUT4 (Prop_lut4_I2_O)        0.329    13.613 f  game/green_ch_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.877    14.491    game/green_ch_OBUF[3]_inst_i_2_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124    14.615 r  game/blue_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.272    20.886    blue_ch_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    24.438 r  blue_ch_OBUF[3]_inst/O
                         net (fo=0)                   0.000    24.438    blue_ch[3]
    D8                                                                r  blue_ch[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/v_line_ctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_ch[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.062ns  (logic 6.059ns (31.788%)  route 13.003ns (68.212%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.641     5.244    display_vga/clk_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  display_vga/v_line_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.478     5.722 f  display_vga/v_line_ctr_reg[8]/Q
                         net (fo=11, routed)          0.850     6.572    display_vga/v_line_ctr_reg[8]_0[6]
    SLICE_X9Y64          LUT5 (Prop_lut5_I1_O)        0.329     6.901 r  display_vga/v_sync_OBUF_inst_i_3/O
                         net (fo=2, routed)           1.092     7.993    display_vga/v_sync_OBUF_inst_i_3_n_0
    SLICE_X9Y69          LUT4 (Prop_lut4_I3_O)        0.326     8.319 r  display_vga/red_ch_OBUF[3]_inst_i_2/O
                         net (fo=78, routed)          1.608     9.927    display_vga/h_pixel_ctr_reg[7]_0
    SLICE_X8Y62          LUT2 (Prop_lut2_I0_O)        0.124    10.051 r  display_vga/red_ch_in1_carry_i_12/O
                         net (fo=1, routed)           0.286    10.337    game/red_ch_in1_carry_i_6_0
    SLICE_X8Y62          LUT6 (Prop_lut6_I0_O)        0.124    10.461 r  game/red_ch_in1_carry_i_10/O
                         net (fo=1, routed)           1.039    11.500    game/red_ch_in1_carry_i_10_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I0_O)        0.124    11.624 r  game/red_ch_in1_carry_i_6/O
                         net (fo=1, routed)           0.000    11.624    blitter/red_ch_in1_carry__0_1[2]
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.022 r  blitter/red_ch_in1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.022    blitter/red_ch_in1_carry_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.179 f  blitter/red_ch_in1_carry__0/CO[1]
                         net (fo=2, routed)           1.106    13.284    game/red_ch[0]_0[0]
    SLICE_X9Y70          LUT4 (Prop_lut4_I2_O)        0.329    13.613 f  game/green_ch_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.882    14.496    game/green_ch_OBUF[3]_inst_i_2_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124    14.620 r  game/green_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.140    20.759    green_ch_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         3.546    24.306 r  green_ch_OBUF[3]_inst/O
                         net (fo=0)                   0.000    24.306    green_ch[3]
    A6                                                                r  green_ch[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/v_line_ctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_ch[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.947ns  (logic 6.036ns (31.860%)  route 12.910ns (68.140%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.641     5.244    display_vga/clk_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  display_vga/v_line_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.478     5.722 f  display_vga/v_line_ctr_reg[8]/Q
                         net (fo=11, routed)          0.850     6.572    display_vga/v_line_ctr_reg[8]_0[6]
    SLICE_X9Y64          LUT5 (Prop_lut5_I1_O)        0.329     6.901 r  display_vga/v_sync_OBUF_inst_i_3/O
                         net (fo=2, routed)           1.092     7.993    display_vga/v_sync_OBUF_inst_i_3_n_0
    SLICE_X9Y69          LUT4 (Prop_lut4_I3_O)        0.326     8.319 r  display_vga/red_ch_OBUF[3]_inst_i_2/O
                         net (fo=78, routed)          1.608     9.927    display_vga/h_pixel_ctr_reg[7]_0
    SLICE_X8Y62          LUT2 (Prop_lut2_I0_O)        0.124    10.051 r  display_vga/red_ch_in1_carry_i_12/O
                         net (fo=1, routed)           0.286    10.337    game/red_ch_in1_carry_i_6_0
    SLICE_X8Y62          LUT6 (Prop_lut6_I0_O)        0.124    10.461 r  game/red_ch_in1_carry_i_10/O
                         net (fo=1, routed)           1.039    11.500    game/red_ch_in1_carry_i_10_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I0_O)        0.124    11.624 r  game/red_ch_in1_carry_i_6/O
                         net (fo=1, routed)           0.000    11.624    blitter/red_ch_in1_carry__0_1[2]
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.022 r  blitter/red_ch_in1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.022    blitter/red_ch_in1_carry_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.179 f  blitter/red_ch_in1_carry__0/CO[1]
                         net (fo=2, routed)           1.106    13.284    game/red_ch[0]_0[0]
    SLICE_X9Y70          LUT4 (Prop_lut4_I2_O)        0.329    13.613 f  game/green_ch_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.877    14.491    game/green_ch_OBUF[3]_inst_i_2_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124    14.615 r  game/blue_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.052    20.667    blue_ch_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523    24.191 r  blue_ch_OBUF[2]_inst/O
                         net (fo=0)                   0.000    24.191    blue_ch[2]
    D7                                                                r  blue_ch[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/v_line_ctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_ch[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.946ns  (logic 6.154ns (32.483%)  route 12.792ns (67.517%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.641     5.244    display_vga/clk_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  display_vga/v_line_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.478     5.722 f  display_vga/v_line_ctr_reg[8]/Q
                         net (fo=11, routed)          0.850     6.572    display_vga/v_line_ctr_reg[8]_0[6]
    SLICE_X9Y64          LUT5 (Prop_lut5_I1_O)        0.329     6.901 r  display_vga/v_sync_OBUF_inst_i_3/O
                         net (fo=2, routed)           1.092     7.993    display_vga/v_sync_OBUF_inst_i_3_n_0
    SLICE_X9Y69          LUT4 (Prop_lut4_I3_O)        0.326     8.319 r  display_vga/red_ch_OBUF[3]_inst_i_2/O
                         net (fo=78, routed)          1.608     9.927    display_vga/h_pixel_ctr_reg[7]_0
    SLICE_X8Y62          LUT2 (Prop_lut2_I0_O)        0.124    10.051 r  display_vga/red_ch_in1_carry_i_12/O
                         net (fo=1, routed)           0.286    10.337    game/red_ch_in1_carry_i_6_0
    SLICE_X8Y62          LUT6 (Prop_lut6_I0_O)        0.124    10.461 r  game/red_ch_in1_carry_i_10/O
                         net (fo=1, routed)           1.039    11.500    game/red_ch_in1_carry_i_10_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I0_O)        0.124    11.624 r  game/red_ch_in1_carry_i_6/O
                         net (fo=1, routed)           0.000    11.624    blitter/red_ch_in1_carry__0_1[2]
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.022 r  blitter/red_ch_in1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.022    blitter/red_ch_in1_carry_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.179 r  blitter/red_ch_in1_carry__0/CO[1]
                         net (fo=2, routed)           1.106    13.284    game/red_ch[0]_0[0]
    SLICE_X9Y70          LUT5 (Prop_lut5_I1_O)        0.357    13.641 r  game/red_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.811    20.453    red_ch_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.737    24.190 r  red_ch_OBUF[2]_inst/O
                         net (fo=0)                   0.000    24.190    red_ch[2]
    C5                                                                r  red_ch[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/v_line_ctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_ch[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.909ns  (logic 6.058ns (32.035%)  route 12.852ns (67.965%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.641     5.244    display_vga/clk_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  display_vga/v_line_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.478     5.722 f  display_vga/v_line_ctr_reg[8]/Q
                         net (fo=11, routed)          0.850     6.572    display_vga/v_line_ctr_reg[8]_0[6]
    SLICE_X9Y64          LUT5 (Prop_lut5_I1_O)        0.329     6.901 r  display_vga/v_sync_OBUF_inst_i_3/O
                         net (fo=2, routed)           1.092     7.993    display_vga/v_sync_OBUF_inst_i_3_n_0
    SLICE_X9Y69          LUT4 (Prop_lut4_I3_O)        0.326     8.319 r  display_vga/red_ch_OBUF[3]_inst_i_2/O
                         net (fo=78, routed)          1.608     9.927    display_vga/h_pixel_ctr_reg[7]_0
    SLICE_X8Y62          LUT2 (Prop_lut2_I0_O)        0.124    10.051 r  display_vga/red_ch_in1_carry_i_12/O
                         net (fo=1, routed)           0.286    10.337    game/red_ch_in1_carry_i_6_0
    SLICE_X8Y62          LUT6 (Prop_lut6_I0_O)        0.124    10.461 r  game/red_ch_in1_carry_i_10/O
                         net (fo=1, routed)           1.039    11.500    game/red_ch_in1_carry_i_10_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I0_O)        0.124    11.624 r  game/red_ch_in1_carry_i_6/O
                         net (fo=1, routed)           0.000    11.624    blitter/red_ch_in1_carry__0_1[2]
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.022 r  blitter/red_ch_in1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.022    blitter/red_ch_in1_carry_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.179 f  blitter/red_ch_in1_carry__0/CO[1]
                         net (fo=2, routed)           1.106    13.284    game/red_ch[0]_0[0]
    SLICE_X9Y70          LUT4 (Prop_lut4_I2_O)        0.329    13.613 f  game/green_ch_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.882    14.496    game/green_ch_OBUF[3]_inst_i_2_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124    14.620 r  game/green_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.989    20.608    green_ch_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         3.545    24.153 r  green_ch_OBUF[1]_inst/O
                         net (fo=0)                   0.000    24.153    green_ch[1]
    A5                                                                r  green_ch[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/v_line_ctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_ch[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.138ns  (logic 6.167ns (34.003%)  route 11.970ns (65.997%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.641     5.244    display_vga/clk_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  display_vga/v_line_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.478     5.722 f  display_vga/v_line_ctr_reg[8]/Q
                         net (fo=11, routed)          0.850     6.572    display_vga/v_line_ctr_reg[8]_0[6]
    SLICE_X9Y64          LUT5 (Prop_lut5_I1_O)        0.329     6.901 r  display_vga/v_sync_OBUF_inst_i_3/O
                         net (fo=2, routed)           1.092     7.993    display_vga/v_sync_OBUF_inst_i_3_n_0
    SLICE_X9Y69          LUT4 (Prop_lut4_I3_O)        0.326     8.319 r  display_vga/red_ch_OBUF[3]_inst_i_2/O
                         net (fo=78, routed)          1.608     9.927    display_vga/h_pixel_ctr_reg[7]_0
    SLICE_X8Y62          LUT2 (Prop_lut2_I0_O)        0.124    10.051 r  display_vga/red_ch_in1_carry_i_12/O
                         net (fo=1, routed)           0.286    10.337    game/red_ch_in1_carry_i_6_0
    SLICE_X8Y62          LUT6 (Prop_lut6_I0_O)        0.124    10.461 r  game/red_ch_in1_carry_i_10/O
                         net (fo=1, routed)           1.039    11.500    game/red_ch_in1_carry_i_10_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I0_O)        0.124    11.624 r  game/red_ch_in1_carry_i_6/O
                         net (fo=1, routed)           0.000    11.624    blitter/red_ch_in1_carry__0_1[2]
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.022 r  blitter/red_ch_in1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.022    blitter/red_ch_in1_carry_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.179 r  blitter/red_ch_in1_carry__0/CO[1]
                         net (fo=2, routed)           1.106    13.284    game/red_ch[0]_0[0]
    SLICE_X9Y70          LUT5 (Prop_lut5_I1_O)        0.357    13.641 r  game/red_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.990    19.631    red_ch_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.750    23.381 r  red_ch_OBUF[1]_inst/O
                         net (fo=0)                   0.000    23.381    red_ch[1]
    B4                                                                r  red_ch[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_vga/h_pixel_ctr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.380ns  (logic 1.526ns (45.152%)  route 1.854ns (54.848%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.566     1.485    display_vga/clk_IBUF_BUFG
    SLICE_X13Y70         FDSE                                         r  display_vga/h_pixel_ctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDSE (Prop_fdse_C_Q)         0.141     1.626 f  display_vga/h_pixel_ctr_reg[4]/Q
                         net (fo=15, routed)          0.198     1.824    display_vga/h_pixel_ctr[4]
    SLICE_X12Y70         LUT5 (Prop_lut5_I4_O)        0.047     1.871 r  display_vga/h_sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.656     3.527    h_sync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.338     4.865 r  h_sync_OBUF_inst/O
                         net (fo=0)                   0.000     4.865    h_sync
    B11                                                               r  h_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/v_line_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.379ns  (logic 1.517ns (44.884%)  route 1.863ns (55.116%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.571     1.490    display_vga/clk_IBUF_BUFG
    SLICE_X9Y65          FDRE                                         r  display_vga/v_line_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141     1.631 f  display_vga/v_line_ctr_reg[1]/Q
                         net (fo=17, routed)          0.185     1.816    display_vga/v_line_ctr[1]
    SLICE_X9Y65          LUT4 (Prop_lut4_I3_O)        0.043     1.859 r  display_vga/v_sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.678     3.537    v_sync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.333     4.870 r  v_sync_OBUF_inst/O
                         net (fo=0)                   0.000     4.870    v_sync
    B12                                                               r  v_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/h_pixel_ctr_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_ch[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.404ns  (logic 1.548ns (35.159%)  route 2.856ns (64.841%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.567     1.486    display_vga/clk_IBUF_BUFG
    SLICE_X13Y69         FDSE                                         r  display_vga/h_pixel_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDSE (Prop_fdse_C_Q)         0.141     1.627 f  display_vga/h_pixel_ctr_reg[8]/Q
                         net (fo=13, routed)          0.259     1.887    display_vga/h_pixel_ctr_reg[9]_0[4]
    SLICE_X9Y69          LUT4 (Prop_lut4_I1_O)        0.045     1.932 r  display_vga/red_ch_OBUF[3]_inst_i_2/O
                         net (fo=78, routed)          0.281     2.212    game/blue_ch[0]
    SLICE_X9Y70          LUT5 (Prop_lut5_I4_O)        0.046     2.258 r  game/red_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.316     4.574    red_ch_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.316     5.890 r  red_ch_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.890    red_ch[0]
    A3                                                                r  red_ch[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/h_pixel_ctr_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_ch[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.467ns  (logic 1.546ns (34.615%)  route 2.921ns (65.385%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.567     1.486    display_vga/clk_IBUF_BUFG
    SLICE_X13Y69         FDSE                                         r  display_vga/h_pixel_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDSE (Prop_fdse_C_Q)         0.141     1.627 f  display_vga/h_pixel_ctr_reg[8]/Q
                         net (fo=13, routed)          0.259     1.887    display_vga/h_pixel_ctr_reg[9]_0[4]
    SLICE_X9Y69          LUT4 (Prop_lut4_I1_O)        0.045     1.932 r  display_vga/red_ch_OBUF[3]_inst_i_2/O
                         net (fo=78, routed)          0.281     2.212    game/blue_ch[0]
    SLICE_X9Y70          LUT5 (Prop_lut5_I4_O)        0.046     2.258 r  game/red_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.381     4.639    red_ch_OBUF[0]
    A4                   OBUF (Prop_obuf_I_O)         1.314     5.953 r  red_ch_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.953    red_ch[3]
    A4                                                                r  red_ch[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/h_pixel_ctr_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_ch[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.529ns  (logic 1.543ns (34.073%)  route 2.986ns (65.927%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.567     1.486    display_vga/clk_IBUF_BUFG
    SLICE_X13Y69         FDSE                                         r  display_vga/h_pixel_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDSE (Prop_fdse_C_Q)         0.141     1.627 f  display_vga/h_pixel_ctr_reg[8]/Q
                         net (fo=13, routed)          0.259     1.887    display_vga/h_pixel_ctr_reg[9]_0[4]
    SLICE_X9Y69          LUT4 (Prop_lut4_I1_O)        0.045     1.932 r  display_vga/red_ch_OBUF[3]_inst_i_2/O
                         net (fo=78, routed)          0.281     2.212    game/blue_ch[0]
    SLICE_X9Y70          LUT5 (Prop_lut5_I4_O)        0.046     2.258 r  game/red_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.446     4.704    red_ch_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         1.311     6.015 r  red_ch_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.015    red_ch[1]
    B4                                                                r  red_ch[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/h_pixel_ctr_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_ch[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.661ns  (logic 1.455ns (31.224%)  route 3.206ns (68.776%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.567     1.486    display_vga/clk_IBUF_BUFG
    SLICE_X13Y69         FDSE                                         r  display_vga/h_pixel_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDSE (Prop_fdse_C_Q)         0.141     1.627 f  display_vga/h_pixel_ctr_reg[8]/Q
                         net (fo=13, routed)          0.259     1.887    display_vga/h_pixel_ctr_reg[9]_0[4]
    SLICE_X9Y69          LUT4 (Prop_lut4_I1_O)        0.045     1.932 r  display_vga/red_ch_OBUF[3]_inst_i_2/O
                         net (fo=78, routed)          0.463     2.395    game/blue_ch[0]
    SLICE_X7Y71          LUT6 (Prop_lut6_I5_O)        0.045     2.440 r  game/blue_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.483     4.923    blue_ch_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         1.224     6.147 r  blue_ch_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.147    blue_ch[2]
    D7                                                                r  blue_ch[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/h_pixel_ctr_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_ch[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.674ns  (logic 1.476ns (31.584%)  route 3.198ns (68.416%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.567     1.486    display_vga/clk_IBUF_BUFG
    SLICE_X13Y69         FDSE                                         r  display_vga/h_pixel_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDSE (Prop_fdse_C_Q)         0.141     1.627 f  display_vga/h_pixel_ctr_reg[8]/Q
                         net (fo=13, routed)          0.259     1.887    display_vga/h_pixel_ctr_reg[9]_0[4]
    SLICE_X9Y69          LUT4 (Prop_lut4_I1_O)        0.045     1.932 r  display_vga/red_ch_OBUF[3]_inst_i_2/O
                         net (fo=78, routed)          0.463     2.395    game/blue_ch[0]
    SLICE_X7Y71          LUT6 (Prop_lut6_I5_O)        0.045     2.440 r  game/green_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.476     4.915    green_ch_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         1.245     6.161 r  green_ch_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.161    green_ch[1]
    A5                                                                r  green_ch[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/h_pixel_ctr_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_ch[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.741ns  (logic 1.478ns (31.178%)  route 3.263ns (68.822%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.567     1.486    display_vga/clk_IBUF_BUFG
    SLICE_X13Y69         FDSE                                         r  display_vga/h_pixel_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDSE (Prop_fdse_C_Q)         0.141     1.627 f  display_vga/h_pixel_ctr_reg[8]/Q
                         net (fo=13, routed)          0.259     1.887    display_vga/h_pixel_ctr_reg[9]_0[4]
    SLICE_X9Y69          LUT4 (Prop_lut4_I1_O)        0.045     1.932 r  display_vga/red_ch_OBUF[3]_inst_i_2/O
                         net (fo=78, routed)          0.463     2.395    game/blue_ch[0]
    SLICE_X7Y71          LUT6 (Prop_lut6_I5_O)        0.045     2.440 r  game/green_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.541     4.980    green_ch_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         1.247     6.227 r  green_ch_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.227    green_ch[3]
    A6                                                                r  green_ch[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/h_pixel_ctr_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_ch[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.797ns  (logic 1.483ns (30.918%)  route 3.314ns (69.082%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.567     1.486    display_vga/clk_IBUF_BUFG
    SLICE_X13Y69         FDSE                                         r  display_vga/h_pixel_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDSE (Prop_fdse_C_Q)         0.141     1.627 f  display_vga/h_pixel_ctr_reg[8]/Q
                         net (fo=13, routed)          0.259     1.887    display_vga/h_pixel_ctr_reg[9]_0[4]
    SLICE_X9Y69          LUT4 (Prop_lut4_I1_O)        0.045     1.932 r  display_vga/red_ch_OBUF[3]_inst_i_2/O
                         net (fo=78, routed)          0.463     2.395    game/blue_ch[0]
    SLICE_X7Y71          LUT6 (Prop_lut6_I5_O)        0.045     2.440 r  game/blue_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.592     5.031    blue_ch_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         1.252     6.284 r  blue_ch_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.284    blue_ch[3]
    D8                                                                r  blue_ch[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/h_pixel_ctr_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_ch[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.806ns  (logic 1.478ns (30.755%)  route 3.328ns (69.245%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.567     1.486    display_vga/clk_IBUF_BUFG
    SLICE_X13Y69         FDSE                                         r  display_vga/h_pixel_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDSE (Prop_fdse_C_Q)         0.141     1.627 f  display_vga/h_pixel_ctr_reg[8]/Q
                         net (fo=13, routed)          0.259     1.887    display_vga/h_pixel_ctr_reg[9]_0[4]
    SLICE_X9Y69          LUT4 (Prop_lut4_I1_O)        0.045     1.932 r  display_vga/red_ch_OBUF[3]_inst_i_2/O
                         net (fo=78, routed)          0.463     2.395    game/blue_ch[0]
    SLICE_X7Y71          LUT6 (Prop_lut6_I5_O)        0.045     2.440 r  game/green_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.605     5.045    green_ch_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         1.247     6.292 r  green_ch_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.292    green_ch[2]
    B6                                                                r  green_ch[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/y_vel_ball_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.645ns  (logic 1.850ns (32.767%)  route 3.795ns (67.233%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_IBUF_inst/O
                         net (fo=34, routed)          2.531     4.009    game/rst_IBUF
    SLICE_X4Y68          LUT4 (Prop_lut4_I0_O)        0.124     4.133 f  game/x_vel_ball[2]_i_2/O
                         net (fo=4, routed)           0.468     4.601    game/x_vel_ball[2]_i_2_n_0
    SLICE_X7Y65          LUT5 (Prop_lut5_I1_O)        0.124     4.725 r  game/y_vel_ball[6]_i_3/O
                         net (fo=1, routed)           0.796     5.521    game/y_vel_ball[6]
    SLICE_X7Y66          LUT6 (Prop_lut6_I1_O)        0.124     5.645 r  game/y_vel_ball[6]_i_1/O
                         net (fo=1, routed)           0.000     5.645    game/y_vel_ball[6]_i_1_n_0
    SLICE_X7Y66          FDRE                                         r  game/y_vel_ball_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.596     5.019    game/clk_IBUF_BUFG
    SLICE_X7Y66          FDRE                                         r  game/y_vel_ball_reg[6]/C

Slack:                    inf
  Source:                 btn_down
                            (input port)
  Destination:            game/paddle_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.502ns  (logic 2.642ns (48.022%)  route 2.860ns (51.978%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  btn_down (IN)
                         net (fo=0)                   0.000     0.000    btn_down
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  btn_down_IBUF_inst/O
                         net (fo=5, routed)           1.886     3.366    game/btn_down_IBUF
    SLICE_X1Y67          LUT2 (Prop_lut2_I0_O)        0.124     3.490 r  game/paddle_y_next0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.490    game/paddle_y_next0_carry_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.891 r  game/paddle_y_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.891    game/paddle_y_next0_carry_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.225 r  game/paddle_y_next0_carry__0/O[1]
                         net (fo=1, routed)           0.974     5.199    game/paddle_y_next0_carry__0_n_6
    SLICE_X0Y66          LUT6 (Prop_lut6_I3_O)        0.303     5.502 r  game/paddle_y[5]_i_1/O
                         net (fo=1, routed)           0.000     5.502    game/paddle_y[5]_i_1_n_0
    SLICE_X0Y66          FDRE                                         r  game/paddle_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.598     5.021    game/clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  game/paddle_y_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/ball_y_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.393ns  (logic 1.602ns (29.695%)  route 3.792ns (70.305%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=34, routed)          2.947     4.425    game/rst_IBUF
    SLICE_X4Y69          LUT6 (Prop_lut6_I5_O)        0.124     4.549 r  game/ball_y[10]_i_1/O
                         net (fo=23, routed)          0.845     5.393    game/ball_y[10]_i_1_n_0
    SLICE_X6Y65          FDSE                                         r  game/ball_y_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.597     5.020    game/clk_IBUF_BUFG
    SLICE_X6Y65          FDSE                                         r  game/ball_y_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/ball_y_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.393ns  (logic 1.602ns (29.695%)  route 3.792ns (70.305%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=34, routed)          2.947     4.425    game/rst_IBUF
    SLICE_X4Y69          LUT6 (Prop_lut6_I5_O)        0.124     4.549 r  game/ball_y[10]_i_1/O
                         net (fo=23, routed)          0.845     5.393    game/ball_y[10]_i_1_n_0
    SLICE_X6Y65          FDSE                                         r  game/ball_y_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.597     5.020    game/clk_IBUF_BUFG
    SLICE_X6Y65          FDSE                                         r  game/ball_y_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/ball_y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.393ns  (logic 1.602ns (29.695%)  route 3.792ns (70.305%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=34, routed)          2.947     4.425    game/rst_IBUF
    SLICE_X4Y69          LUT6 (Prop_lut6_I5_O)        0.124     4.549 r  game/ball_y[10]_i_1/O
                         net (fo=23, routed)          0.845     5.393    game/ball_y[10]_i_1_n_0
    SLICE_X6Y65          FDRE                                         r  game/ball_y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.597     5.020    game/clk_IBUF_BUFG
    SLICE_X6Y65          FDRE                                         r  game/ball_y_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/ball_y_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.393ns  (logic 1.602ns (29.695%)  route 3.792ns (70.305%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=34, routed)          2.947     4.425    game/rst_IBUF
    SLICE_X4Y69          LUT6 (Prop_lut6_I5_O)        0.124     4.549 r  game/ball_y[10]_i_1/O
                         net (fo=23, routed)          0.845     5.393    game/ball_y[10]_i_1_n_0
    SLICE_X6Y65          FDSE                                         r  game/ball_y_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.597     5.020    game/clk_IBUF_BUFG
    SLICE_X6Y65          FDSE                                         r  game/ball_y_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/ball_x_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.385ns  (logic 1.602ns (29.740%)  route 3.784ns (70.260%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=34, routed)          2.947     4.425    game/rst_IBUF
    SLICE_X4Y69          LUT6 (Prop_lut6_I5_O)        0.124     4.549 r  game/ball_y[10]_i_1/O
                         net (fo=23, routed)          0.837     5.385    game/ball_y[10]_i_1_n_0
    SLICE_X5Y75          FDRE                                         r  game/ball_x_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.586     5.009    game/clk_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  game/ball_x_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/ball_x_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.385ns  (logic 1.602ns (29.740%)  route 3.784ns (70.260%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=34, routed)          2.947     4.425    game/rst_IBUF
    SLICE_X4Y69          LUT6 (Prop_lut6_I5_O)        0.124     4.549 r  game/ball_y[10]_i_1/O
                         net (fo=23, routed)          0.837     5.385    game/ball_y[10]_i_1_n_0
    SLICE_X5Y75          FDRE                                         r  game/ball_x_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.586     5.009    game/clk_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  game/ball_x_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/ball_x_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.385ns  (logic 1.602ns (29.740%)  route 3.784ns (70.260%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=34, routed)          2.947     4.425    game/rst_IBUF
    SLICE_X4Y69          LUT6 (Prop_lut6_I5_O)        0.124     4.549 r  game/ball_y[10]_i_1/O
                         net (fo=23, routed)          0.837     5.385    game/ball_y[10]_i_1_n_0
    SLICE_X5Y75          FDRE                                         r  game/ball_x_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.586     5.009    game/clk_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  game/ball_x_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/ball_x_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.363ns  (logic 1.602ns (29.862%)  route 3.762ns (70.138%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=34, routed)          2.947     4.425    game/rst_IBUF
    SLICE_X4Y69          LUT6 (Prop_lut6_I5_O)        0.124     4.549 r  game/ball_y[10]_i_1/O
                         net (fo=23, routed)          0.815     5.363    game/ball_y[10]_i_1_n_0
    SLICE_X5Y74          FDRE                                         r  game/ball_x_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.586     5.009    game/clk_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  game/ball_x_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start_btn
                            (input port)
  Destination:            game/current_game_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.905ns  (logic 0.289ns (31.985%)  route 0.616ns (68.015%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  start_btn (IN)
                         net (fo=0)                   0.000     0.000    start_btn
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  start_btn_IBUF_inst/O
                         net (fo=4, routed)           0.616     0.860    game/start_btn_IBUF
    SLICE_X4Y69          LUT5 (Prop_lut5_I0_O)        0.045     0.905 r  game/current_game_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.905    game/next_game_state__0[2]
    SLICE_X4Y69          FDRE                                         r  game/current_game_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.864     2.029    game/clk_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  game/current_game_state_reg[2]/C

Slack:                    inf
  Source:                 start_btn
                            (input port)
  Destination:            game/current_game_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.906ns  (logic 0.289ns (31.950%)  route 0.617ns (68.050%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  start_btn (IN)
                         net (fo=0)                   0.000     0.000    start_btn
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  start_btn_IBUF_inst/O
                         net (fo=4, routed)           0.617     0.861    game/start_btn_IBUF
    SLICE_X4Y69          LUT4 (Prop_lut4_I1_O)        0.045     0.906 r  game/current_game_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.906    game/next_game_state__0[0]
    SLICE_X4Y69          FDSE                                         r  game/current_game_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.864     2.029    game/clk_IBUF_BUFG
    SLICE_X4Y69          FDSE                                         r  game/current_game_state_reg[0]/C

Slack:                    inf
  Source:                 start_btn
                            (input port)
  Destination:            game/current_game_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.034ns  (logic 0.289ns (27.996%)  route 0.744ns (72.004%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  start_btn (IN)
                         net (fo=0)                   0.000     0.000    start_btn
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  start_btn_IBUF_inst/O
                         net (fo=4, routed)           0.744     0.989    game/start_btn_IBUF
    SLICE_X4Y69          LUT5 (Prop_lut5_I4_O)        0.045     1.034 r  game/current_game_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.034    game/next_game_state__0[1]
    SLICE_X4Y69          FDRE                                         r  game/current_game_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.864     2.029    game/clk_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  game/current_game_state_reg[1]/C

Slack:                    inf
  Source:                 btn_down
                            (input port)
  Destination:            game/paddle_y_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.106ns  (logic 0.293ns (26.479%)  route 0.813ns (73.521%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  btn_down (IN)
                         net (fo=0)                   0.000     0.000    btn_down
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  btn_down_IBUF_inst/O
                         net (fo=5, routed)           0.732     0.980    game/btn_down_IBUF
    SLICE_X0Y68          LUT6 (Prop_lut6_I3_O)        0.045     1.025 r  game/paddle_y[9]_i_1/O
                         net (fo=10, routed)          0.081     1.106    game/paddle_y[9]_i_1_n_0
    SLICE_X0Y68          FDRE                                         r  game/paddle_y_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.868     2.033    game/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  game/paddle_y_reg[6]/C

Slack:                    inf
  Source:                 btn_down
                            (input port)
  Destination:            game/paddle_y_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.106ns  (logic 0.293ns (26.479%)  route 0.813ns (73.521%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  btn_down (IN)
                         net (fo=0)                   0.000     0.000    btn_down
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  btn_down_IBUF_inst/O
                         net (fo=5, routed)           0.732     0.980    game/btn_down_IBUF
    SLICE_X0Y68          LUT6 (Prop_lut6_I3_O)        0.045     1.025 r  game/paddle_y[9]_i_1/O
                         net (fo=10, routed)          0.081     1.106    game/paddle_y[9]_i_1_n_0
    SLICE_X0Y68          FDRE                                         r  game/paddle_y_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.868     2.033    game/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  game/paddle_y_reg[7]/C

Slack:                    inf
  Source:                 btn_down
                            (input port)
  Destination:            game/paddle_y_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.106ns  (logic 0.293ns (26.479%)  route 0.813ns (73.521%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  btn_down (IN)
                         net (fo=0)                   0.000     0.000    btn_down
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  btn_down_IBUF_inst/O
                         net (fo=5, routed)           0.732     0.980    game/btn_down_IBUF
    SLICE_X0Y68          LUT6 (Prop_lut6_I3_O)        0.045     1.025 r  game/paddle_y[9]_i_1/O
                         net (fo=10, routed)          0.081     1.106    game/paddle_y[9]_i_1_n_0
    SLICE_X0Y68          FDRE                                         r  game/paddle_y_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.868     2.033    game/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  game/paddle_y_reg[8]/C

Slack:                    inf
  Source:                 btn_down
                            (input port)
  Destination:            game/paddle_y_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.106ns  (logic 0.293ns (26.479%)  route 0.813ns (73.521%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  btn_down (IN)
                         net (fo=0)                   0.000     0.000    btn_down
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  btn_down_IBUF_inst/O
                         net (fo=5, routed)           0.732     0.980    game/btn_down_IBUF
    SLICE_X0Y68          LUT6 (Prop_lut6_I3_O)        0.045     1.025 r  game/paddle_y[9]_i_1/O
                         net (fo=10, routed)          0.081     1.106    game/paddle_y[9]_i_1_n_0
    SLICE_X0Y68          FDRE                                         r  game/paddle_y_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.868     2.033    game/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  game/paddle_y_reg[9]/C

Slack:                    inf
  Source:                 btn_down
                            (input port)
  Destination:            game/paddle_y_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.159ns  (logic 0.293ns (25.271%)  route 0.866ns (74.729%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  btn_down (IN)
                         net (fo=0)                   0.000     0.000    btn_down
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  btn_down_IBUF_inst/O
                         net (fo=5, routed)           0.732     0.980    game/btn_down_IBUF
    SLICE_X0Y68          LUT6 (Prop_lut6_I3_O)        0.045     1.025 r  game/paddle_y[9]_i_1/O
                         net (fo=10, routed)          0.134     1.159    game/paddle_y[9]_i_1_n_0
    SLICE_X0Y67          FDRE                                         r  game/paddle_y_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.869     2.034    game/clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  game/paddle_y_reg[1]/C

Slack:                    inf
  Source:                 btn_down
                            (input port)
  Destination:            game/paddle_y_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.159ns  (logic 0.293ns (25.271%)  route 0.866ns (74.729%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  btn_down (IN)
                         net (fo=0)                   0.000     0.000    btn_down
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  btn_down_IBUF_inst/O
                         net (fo=5, routed)           0.732     0.980    game/btn_down_IBUF
    SLICE_X0Y68          LUT6 (Prop_lut6_I3_O)        0.045     1.025 r  game/paddle_y[9]_i_1/O
                         net (fo=10, routed)          0.134     1.159    game/paddle_y[9]_i_1_n_0
    SLICE_X0Y67          FDRE                                         r  game/paddle_y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.869     2.034    game/clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  game/paddle_y_reg[2]/C

Slack:                    inf
  Source:                 btn_down
                            (input port)
  Destination:            game/paddle_y_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.159ns  (logic 0.293ns (25.271%)  route 0.866ns (74.729%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  btn_down (IN)
                         net (fo=0)                   0.000     0.000    btn_down
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  btn_down_IBUF_inst/O
                         net (fo=5, routed)           0.732     0.980    game/btn_down_IBUF
    SLICE_X0Y68          LUT6 (Prop_lut6_I3_O)        0.045     1.025 r  game/paddle_y[9]_i_1/O
                         net (fo=10, routed)          0.134     1.159    game/paddle_y[9]_i_1_n_0
    SLICE_X0Y67          FDRE                                         r  game/paddle_y_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.869     2.034    game/clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  game/paddle_y_reg[3]/C





