<profile>

<section name = "Vivado HLS Report for 'subconv_3x3_8_no_rel'" level="0">
<item name = "Date">Sat Dec 22 04:14:06 2018
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">acceleartor_hls_final_solution</item>
<item name = "Solution">final_solution</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.28, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">234337, 234337, 234337, 234337, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">234336, 234336, 4882, -, -, 48, no</column>
<column name=" + Loop 1.1">4880, 4880, 610, -, -, 8, no</column>
<column name="  ++ Loop 1.1.1">608, 608, 76, -, -, 8, no</column>
<column name="   +++ Loop 1.1.1.1">72, 72, 24, -, -, 3, no</column>
<column name="    ++++ Loop 1.1.1.1.1">21, 21, 7, -, -, 3, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, 0, 780, 532</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 150, 45</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 137</column>
<column name="Register">-, -, 259, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="ShuffleNetV2_mux_sc4_x_U483">ShuffleNetV2_mux_sc4, 0, 0, 150, 45</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="p_Val2_1_fu_1004_p2">*, 0, 0, 62, 8, 8</column>
<column name="co_2_fu_639_p2">+, 0, 23, 11, 6, 1</column>
<column name="h_2_fu_774_p2">+, 0, 17, 9, 4, 1</column>
<column name="m_2_fu_807_p2">+, 0, 11, 8, 1, 2</column>
<column name="n_2_fu_887_p2">+, 0, 11, 8, 2, 1</column>
<column name="next_mul_fu_566_p2">+, 0, 44, 18, 13, 7</column>
<column name="p_Val2_12_fu_1234_p2">+, 0, 32, 14, 9, 9</column>
<column name="p_Val2_15_fu_1030_p2">+, 0, 53, 21, 16, 16</column>
<column name="p_Val2_17_fu_1064_p2">+, 0, 29, 13, 8, 8</column>
<column name="result_V_fu_1248_p2">+, 0, 29, 13, 8, 8</column>
<column name="tmp2_fu_813_p2">+, 0, 11, 8, 2, 2</column>
<column name="tmp3_fu_893_p2">+, 0, 11, 8, 2, 2</column>
<column name="tmp_20_fu_823_p2">+, 0, 17, 9, 4, 4</column>
<column name="tmp_21_fu_903_p2">+, 0, 17, 9, 4, 4</column>
<column name="tmp_58_fu_627_p2">+, 0, 35, 15, 10, 10</column>
<column name="tmp_60_fu_651_p2">+, 0, 23, 11, 6, 6</column>
<column name="tmp_64_fu_703_p2">+, 0, 35, 15, 10, 10</column>
<column name="tmp_65_fu_713_p2">+, 0, 35, 15, 10, 10</column>
<column name="tmp_68_fu_742_p2">+, 0, 47, 19, 14, 14</column>
<column name="tmp_69_fu_758_p2">+, 0, 47, 19, 14, 14</column>
<column name="tmp_70_fu_784_p2">+, 0, 35, 15, 10, 10</column>
<column name="tmp_73_fu_832_p2">+, 0, 35, 15, 10, 10</column>
<column name="tmp_74_fu_861_p2">+, 0, 32, 14, 9, 9</column>
<column name="tmp_77_fu_871_p2">+, 0, 35, 15, 10, 10</column>
<column name="tmp_78_fu_913_p2">+, 0, 32, 14, 9, 9</column>
<column name="w_2_fu_1309_p2">+, 0, 17, 9, 4, 1</column>
<column name="tmp_55_fu_593_p2">-, 0, 32, 14, 9, 9</column>
<column name="tmp_72_fu_795_p2">-, 0, 35, 15, 10, 10</column>
<column name="brmerge40_demorgan_i_fu_1169_p2">and, 0, 0, 2, 1, 1</column>
<column name="carry_fu_1084_p2">and, 0, 0, 2, 1, 1</column>
<column name="overflow_fu_1163_p2">and, 0, 0, 2, 1, 1</column>
<column name="p_38_i_i_fu_1142_p2">and, 0, 0, 2, 1, 1</column>
<column name="p_41_i_i_fu_1130_p2">and, 0, 0, 2, 1, 1</column>
<column name="underflow_3_fu_1267_p2">and, 0, 0, 2, 1, 1</column>
<column name="underflow_fu_1186_p2">and, 0, 0, 2, 1, 1</column>
<column name="Range1_all_ones_fu_1107_p2">icmp, 0, 0, 1, 2, 2</column>
<column name="Range1_all_zeros_fu_1112_p2">icmp, 0, 0, 1, 2, 1</column>
<column name="exitcond5_fu_633_p2">icmp, 0, 0, 3, 6, 6</column>
<column name="exitcond6_fu_748_p2">icmp, 0, 0, 2, 4, 4</column>
<column name="exitcond7_fu_768_p2">icmp, 0, 0, 2, 4, 4</column>
<column name="exitcond8_fu_801_p2">icmp, 0, 0, 1, 2, 2</column>
<column name="exitcond_fu_881_p2">icmp, 0, 0, 1, 2, 2</column>
<column name="tmp_59_fu_645_p2">icmp, 0, 0, 3, 6, 5</column>
<column name="brmerge9_fu_1281_p2">or, 0, 0, 2, 1, 1</column>
<column name="brmerge_i_i2_fu_1153_p2">or, 0, 0, 2, 1, 1</column>
<column name="brmerge_i_i_i_fu_1191_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp4_demorgan_fu_1174_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp5_fu_1197_p2">or, 0, 0, 2, 1, 1</column>
<column name="underflow_not_fu_1201_p2">or, 0, 0, 2, 1, 1</column>
<column name="arrayNo_fu_657_p3">select, 0, 0, 6, 1, 6</column>
<column name="deleted_ones_fu_1135_p3">select, 0, 0, 2, 1, 1</column>
<column name="deleted_zeros_fu_1117_p3">select, 0, 0, 2, 1, 1</column>
<column name="output_V_d0">select, 0, 0, 8, 1, 8</column>
<column name="p_Val2_16_mux_fu_1206_p3">select, 0, 0, 8, 1, 7</column>
<column name="p_Val2_s_49_fu_1212_p3">select, 0, 0, 9, 1, 9</column>
<column name="p_result_V_fu_1293_p3">select, 0, 0, 9, 1, 9</column>
<column name="result_V_mux_fu_1286_p3">select, 0, 0, 8, 1, 7</column>
<column name="sum_V_fu_1218_p3">select, 0, 0, 8, 1, 8</column>
<column name="brmerge_i_i_fu_1272_p2">xor, 0, 0, 2, 1, 1</column>
<column name="isneg_not_fu_1276_p2">xor, 0, 0, 2, 1, 2</column>
<column name="p_not_i_i_fu_1147_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp4_fu_1180_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_19_fu_1262_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_24_fu_1078_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_26_fu_1124_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_27_fu_1158_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">65, 16, 1, 16</column>
<column name="co_reg_474">9, 2, 6, 12</column>
<column name="h_reg_496">9, 2, 4, 8</column>
<column name="m_reg_532">9, 2, 2, 4</column>
<column name="n_reg_555">9, 2, 2, 4</column>
<column name="p_Val2_14_reg_543">9, 2, 8, 16</column>
<column name="p_Val2_s_reg_520">9, 2, 8, 16</column>
<column name="phi_mul_reg_485">9, 2, 13, 26</column>
<column name="w_reg_508">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">15, 0, 15, 0</column>
<column name="arrayNo_cast_reg_1338">6, 0, 32, 26</column>
<column name="bias_V_addr_reg_1348">6, 0, 6, 0</column>
<column name="brmerge40_demorgan_i_reg_1602">1, 0, 1, 0</column>
<column name="brmerge_i_i_i_reg_1612">1, 0, 1, 0</column>
<column name="carry_reg_1579">1, 0, 1, 0</column>
<column name="co_2_reg_1333">6, 0, 6, 0</column>
<column name="co_reg_474">6, 0, 6, 0</column>
<column name="h_reg_496">4, 0, 4, 0</column>
<column name="isneg_reg_1622">1, 0, 1, 0</column>
<column name="m_2_reg_1382">2, 0, 2, 0</column>
<column name="m_reg_532">2, 0, 2, 0</column>
<column name="n_2_reg_1405">2, 0, 2, 0</column>
<column name="n_reg_555">2, 0, 2, 0</column>
<column name="newsignbit_3_reg_1635">1, 0, 1, 0</column>
<column name="newsignbit_reg_1573">1, 0, 1, 0</column>
<column name="next_mul_reg_1315">13, 0, 13, 0</column>
<column name="output_V_addr_reg_1361">13, 0, 13, 0</column>
<column name="p_38_i_i_reg_1592">1, 0, 1, 0</column>
<column name="p_Val2_14_reg_543">8, 0, 8, 0</column>
<column name="p_Val2_15_reg_1555">16, 0, 16, 0</column>
<column name="p_Val2_17_reg_1567">8, 0, 8, 0</column>
<column name="p_Val2_1_reg_1545">16, 0, 16, 0</column>
<column name="p_Val2_s_reg_520">8, 0, 8, 0</column>
<column name="phi_mul_reg_485">13, 0, 13, 0</column>
<column name="result_V_reg_1629">8, 0, 8, 0</column>
<column name="signbit_reg_1560">1, 0, 1, 0</column>
<column name="tmp_18_reg_1540">8, 0, 8, 0</column>
<column name="tmp_20_reg_1387">4, 0, 4, 0</column>
<column name="tmp_25_reg_1586">2, 0, 2, 0</column>
<column name="tmp_27_reg_1597">1, 0, 1, 0</column>
<column name="tmp_58_reg_1325">9, 0, 10, 1</column>
<column name="tmp_60_cast_reg_1320">10, 0, 10, 0</column>
<column name="tmp_64_reg_1343">9, 0, 10, 1</column>
<column name="tmp_68_reg_1353">13, 0, 14, 1</column>
<column name="tmp_72_reg_1374">10, 0, 10, 0</column>
<column name="tmp_74_reg_1392">8, 0, 9, 1</column>
<column name="tmp_78_reg_1410">9, 0, 9, 0</column>
<column name="tmp_80_reg_1550">1, 0, 1, 0</column>
<column name="underflow_reg_1607">1, 0, 1, 0</column>
<column name="w_reg_508">4, 0, 4, 0</column>
<column name="weight_V_load_reg_1535">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, subconv_3x3_8_no_rel, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, subconv_3x3_8_no_rel, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, subconv_3x3_8_no_rel, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, subconv_3x3_8_no_rel, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, subconv_3x3_8_no_rel, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, subconv_3x3_8_no_rel, return value</column>
<column name="weight_V_address0">out, 9, ap_memory, weight_V, array</column>
<column name="weight_V_ce0">out, 1, ap_memory, weight_V, array</column>
<column name="weight_V_q0">in, 8, ap_memory, weight_V, array</column>
<column name="bias_V_address0">out, 6, ap_memory, bias_V, array</column>
<column name="bias_V_ce0">out, 1, ap_memory, bias_V, array</column>
<column name="bias_V_q0">in, 8, ap_memory, bias_V, array</column>
<column name="output_V_address0">out, 13, ap_memory, output_V, array</column>
<column name="output_V_ce0">out, 1, ap_memory, output_V, array</column>
<column name="output_V_we0">out, 1, ap_memory, output_V, array</column>
<column name="output_V_d0">out, 8, ap_memory, output_V, array</column>
<column name="buffer1_1_48_8x8_p_V_24_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_24, array</column>
<column name="buffer1_1_48_8x8_p_V_24_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_24, array</column>
<column name="buffer1_1_48_8x8_p_V_24_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_24, array</column>
<column name="buffer1_1_48_8x8_p_V_1_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_1, array</column>
<column name="buffer1_1_48_8x8_p_V_1_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_1, array</column>
<column name="buffer1_1_48_8x8_p_V_1_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_1, array</column>
<column name="buffer1_1_48_8x8_p_V_2_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_2, array</column>
<column name="buffer1_1_48_8x8_p_V_2_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_2, array</column>
<column name="buffer1_1_48_8x8_p_V_2_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_2, array</column>
<column name="buffer1_1_48_8x8_p_V_3_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_3, array</column>
<column name="buffer1_1_48_8x8_p_V_3_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_3, array</column>
<column name="buffer1_1_48_8x8_p_V_3_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_3, array</column>
<column name="buffer1_1_48_8x8_p_V_4_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_4, array</column>
<column name="buffer1_1_48_8x8_p_V_4_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_4, array</column>
<column name="buffer1_1_48_8x8_p_V_4_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_4, array</column>
<column name="buffer1_1_48_8x8_p_V_5_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_5, array</column>
<column name="buffer1_1_48_8x8_p_V_5_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_5, array</column>
<column name="buffer1_1_48_8x8_p_V_5_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_5, array</column>
<column name="buffer1_1_48_8x8_p_V_6_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_6, array</column>
<column name="buffer1_1_48_8x8_p_V_6_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_6, array</column>
<column name="buffer1_1_48_8x8_p_V_6_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_6, array</column>
<column name="buffer1_1_48_8x8_p_V_7_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_7, array</column>
<column name="buffer1_1_48_8x8_p_V_7_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_7, array</column>
<column name="buffer1_1_48_8x8_p_V_7_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_7, array</column>
<column name="buffer1_1_48_8x8_p_V_8_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_8, array</column>
<column name="buffer1_1_48_8x8_p_V_8_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_8, array</column>
<column name="buffer1_1_48_8x8_p_V_8_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_8, array</column>
<column name="buffer1_1_48_8x8_p_V_9_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_9, array</column>
<column name="buffer1_1_48_8x8_p_V_9_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_9, array</column>
<column name="buffer1_1_48_8x8_p_V_9_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_9, array</column>
<column name="buffer1_1_48_8x8_p_V_10_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_10, array</column>
<column name="buffer1_1_48_8x8_p_V_10_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_10, array</column>
<column name="buffer1_1_48_8x8_p_V_10_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_10, array</column>
<column name="buffer1_1_48_8x8_p_V_11_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_11, array</column>
<column name="buffer1_1_48_8x8_p_V_11_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_11, array</column>
<column name="buffer1_1_48_8x8_p_V_11_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_11, array</column>
<column name="buffer1_1_48_8x8_p_V_12_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_12, array</column>
<column name="buffer1_1_48_8x8_p_V_12_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_12, array</column>
<column name="buffer1_1_48_8x8_p_V_12_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_12, array</column>
<column name="buffer1_1_48_8x8_p_V_13_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_13, array</column>
<column name="buffer1_1_48_8x8_p_V_13_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_13, array</column>
<column name="buffer1_1_48_8x8_p_V_13_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_13, array</column>
<column name="buffer1_1_48_8x8_p_V_14_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_14, array</column>
<column name="buffer1_1_48_8x8_p_V_14_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_14, array</column>
<column name="buffer1_1_48_8x8_p_V_14_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_14, array</column>
<column name="buffer1_1_48_8x8_p_V_15_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_15, array</column>
<column name="buffer1_1_48_8x8_p_V_15_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_15, array</column>
<column name="buffer1_1_48_8x8_p_V_15_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_15, array</column>
<column name="buffer1_1_48_8x8_p_V_16_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_16, array</column>
<column name="buffer1_1_48_8x8_p_V_16_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_16, array</column>
<column name="buffer1_1_48_8x8_p_V_16_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_16, array</column>
<column name="buffer1_1_48_8x8_p_V_17_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_17, array</column>
<column name="buffer1_1_48_8x8_p_V_17_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_17, array</column>
<column name="buffer1_1_48_8x8_p_V_17_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_17, array</column>
<column name="buffer1_1_48_8x8_p_V_18_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_18, array</column>
<column name="buffer1_1_48_8x8_p_V_18_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_18, array</column>
<column name="buffer1_1_48_8x8_p_V_18_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_18, array</column>
<column name="buffer1_1_48_8x8_p_V_19_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_19, array</column>
<column name="buffer1_1_48_8x8_p_V_19_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_19, array</column>
<column name="buffer1_1_48_8x8_p_V_19_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_19, array</column>
<column name="buffer1_1_48_8x8_p_V_20_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_20, array</column>
<column name="buffer1_1_48_8x8_p_V_20_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_20, array</column>
<column name="buffer1_1_48_8x8_p_V_20_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_20, array</column>
<column name="buffer1_1_48_8x8_p_V_21_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_21, array</column>
<column name="buffer1_1_48_8x8_p_V_21_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_21, array</column>
<column name="buffer1_1_48_8x8_p_V_21_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_21, array</column>
<column name="buffer1_1_48_8x8_p_V_22_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_22, array</column>
<column name="buffer1_1_48_8x8_p_V_22_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_22, array</column>
<column name="buffer1_1_48_8x8_p_V_22_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_22, array</column>
<column name="buffer1_1_48_8x8_p_V_23_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_23, array</column>
<column name="buffer1_1_48_8x8_p_V_23_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_23, array</column>
<column name="buffer1_1_48_8x8_p_V_23_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_23, array</column>
</table>
</item>
</section>
</profile>
