LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
# CONTEXT 0
CPU 1 1
CPU 2 1
CPU 3 1
BLOCK 4 1
# CONTEXT 4
UNBLOCK 5 1
CPU 5 4
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
# CONTEXT 0
CPU 1 1
CPU 2 1
CPU 3 1
CPU 4 1
CPU 5 1
CPU 6 1
CPU 7 1
CPU 8 1
CPU 9 1
BLOCK 10 1
# CONTEXT 10
UNBLOCK 11 1
CPU 11 2
CPU 12 2
BLOCK 13 2
# CONTEXT 13
UNBLOCK 14 2
CPU 14 1
CPU 15 1
CPU 16 1
CPU 17 1
CPU 18 1
CPU 19 1
CPU 20 1
CPU 21 1
CPU 22 1
CPU 23 1
CPU 24 1
EXIT 25 1
# CONTEXT 25
CPU 26 5
CPU 27 5
CPU 28 5
CPU 29 5
BLOCK 30 5
# CONTEXT 30
UNBLOCK 31 5
CPU 31 2
CPU 32 2
CPU 33 2
CPU 34 2
BLOCK 35 2
# CONTEXT 35
UNBLOCK 36 2
CPU 36 5
CPU 37 5
BLOCK 38 5
# CONTEXT 38
UNBLOCK 39 5
CPU 39 2
CPU 40 2
CPU 41 2
BLOCK 42 2
# CONTEXT 42
UNBLOCK 43 2
CPU 43 0
CPU 44 0
CPU 45 0
CPU 46 0
CPU 47 0
CPU 48 0
CPU 49 0
CPU 50 0
BLOCK 51 0
# CONTEXT 51
UNBLOCK 52 0
CPU 52 2
CPU 53 2
EXIT 54 2
# CONTEXT 54
CPU 55 5
CPU 56 5
CPU 57 5
CPU 58 5
EXIT 59 5
# CONTEXT 59
CPU 60 0
CPU 61 0
EXIT 62 0
# CONTEXT 62
CPU 63 4
CPU 64 4
CPU 65 4
CPU 66 4
CPU 67 4
CPU 68 4
CPU 69 4
CPU 70 4
CPU 71 4
CPU 72 4
CPU 73 4
CPU 74 4
CPU 75 4
CPU 76 4
CPU 77 4
CPU 78 4
CPU 79 4
CPU 80 4
CPU 81 4
CPU 82 4
BLOCK 83 4
# CONTEXT 83
UNBLOCK 84 4
CPU 84 3
CPU 85 3
CPU 86 3
CPU 87 3
CPU 88 3
CPU 89 3
CPU 90 3
CPU 91 3
BLOCK 92 3
# CONTEXT 92
UNBLOCK 93 3
CPU 93 4
CPU 94 4
CPU 95 4
CPU 96 4
CPU 97 4
CPU 98 4
CPU 99 4
EXIT 100 4
# CONTEXT 100
CPU 101 3
CPU 102 3
CPU 103 3
CPU 104 3
CPU 105 3
CPU 106 3
CPU 107 3
CPU 108 3
CPU 109 3
EXIT 110 3
# CONTEXT 110
CPU 111 -1
