// Seed: 2071017128
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input logic id_1,
    inout id_2,
    output id_3
);
  generate
    tri0 id_4;
    assign id_4[~1] = id_1;
  endgenerate
  logic id_5 = id_1;
endmodule
