    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; LCD_LCDPort
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

; SPIS_BSPIS
SPIS_BSPIS_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
SPIS_BSPIS_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
SPIS_BSPIS_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
SPIS_BSPIS_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
SPIS_BSPIS_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
SPIS_BSPIS_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
SPIS_BSPIS_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
SPIS_BSPIS_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
SPIS_BSPIS_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
SPIS_BSPIS_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
SPIS_BSPIS_BitCounter__CONTROL_REG EQU CYREG_B0_UDB10_CTL
SPIS_BSPIS_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
SPIS_BSPIS_BitCounter__COUNT_REG EQU CYREG_B0_UDB10_CTL
SPIS_BSPIS_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
SPIS_BSPIS_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
SPIS_BSPIS_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
SPIS_BSPIS_BitCounter__PERIOD_REG EQU CYREG_B0_UDB10_MSK
SPIS_BSPIS_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
SPIS_BSPIS_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
SPIS_BSPIS_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB10_MSK
SPIS_BSPIS_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
SPIS_BSPIS_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
SPIS_BSPIS_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
SPIS_BSPIS_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
SPIS_BSPIS_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
SPIS_BSPIS_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB10_ST
SPIS_BSPIS_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
SPIS_BSPIS_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
SPIS_BSPIS_RxStsReg__3__MASK EQU 0x08
SPIS_BSPIS_RxStsReg__3__POS EQU 3
SPIS_BSPIS_RxStsReg__4__MASK EQU 0x10
SPIS_BSPIS_RxStsReg__4__POS EQU 4
SPIS_BSPIS_RxStsReg__5__MASK EQU 0x20
SPIS_BSPIS_RxStsReg__5__POS EQU 5
SPIS_BSPIS_RxStsReg__6__MASK EQU 0x40
SPIS_BSPIS_RxStsReg__6__POS EQU 6
SPIS_BSPIS_RxStsReg__MASK EQU 0x78
SPIS_BSPIS_RxStsReg__MASK_REG EQU CYREG_B0_UDB11_MSK
SPIS_BSPIS_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
SPIS_BSPIS_RxStsReg__STATUS_REG EQU CYREG_B0_UDB11_ST
SPIS_BSPIS_sR16_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
SPIS_BSPIS_sR16_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
SPIS_BSPIS_sR16_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
SPIS_BSPIS_sR16_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
SPIS_BSPIS_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
SPIS_BSPIS_sR16_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
SPIS_BSPIS_sR16_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
SPIS_BSPIS_sR16_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
SPIS_BSPIS_sR16_Dp_u0__A0_REG EQU CYREG_B0_UDB10_A0
SPIS_BSPIS_sR16_Dp_u0__A1_REG EQU CYREG_B0_UDB10_A1
SPIS_BSPIS_sR16_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
SPIS_BSPIS_sR16_Dp_u0__D0_REG EQU CYREG_B0_UDB10_D0
SPIS_BSPIS_sR16_Dp_u0__D1_REG EQU CYREG_B0_UDB10_D1
SPIS_BSPIS_sR16_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
SPIS_BSPIS_sR16_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
SPIS_BSPIS_sR16_Dp_u0__F0_REG EQU CYREG_B0_UDB10_F0
SPIS_BSPIS_sR16_Dp_u0__F1_REG EQU CYREG_B0_UDB10_F1
SPIS_BSPIS_sR16_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
SPIS_BSPIS_sR16_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
SPIS_BSPIS_sR16_Dp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
SPIS_BSPIS_sR16_Dp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
SPIS_BSPIS_sR16_Dp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
SPIS_BSPIS_sR16_Dp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
SPIS_BSPIS_sR16_Dp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
SPIS_BSPIS_sR16_Dp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
SPIS_BSPIS_sR16_Dp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
SPIS_BSPIS_sR16_Dp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
SPIS_BSPIS_sR16_Dp_u1__A0_REG EQU CYREG_B0_UDB11_A0
SPIS_BSPIS_sR16_Dp_u1__A1_REG EQU CYREG_B0_UDB11_A1
SPIS_BSPIS_sR16_Dp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
SPIS_BSPIS_sR16_Dp_u1__D0_REG EQU CYREG_B0_UDB11_D0
SPIS_BSPIS_sR16_Dp_u1__D1_REG EQU CYREG_B0_UDB11_D1
SPIS_BSPIS_sR16_Dp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
SPIS_BSPIS_sR16_Dp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
SPIS_BSPIS_sR16_Dp_u1__F0_REG EQU CYREG_B0_UDB11_F0
SPIS_BSPIS_sR16_Dp_u1__F1_REG EQU CYREG_B0_UDB11_F1
SPIS_BSPIS_TxStsReg__0__MASK EQU 0x01
SPIS_BSPIS_TxStsReg__0__POS EQU 0
SPIS_BSPIS_TxStsReg__1__MASK EQU 0x02
SPIS_BSPIS_TxStsReg__1__POS EQU 1
SPIS_BSPIS_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
SPIS_BSPIS_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
SPIS_BSPIS_TxStsReg__2__MASK EQU 0x04
SPIS_BSPIS_TxStsReg__2__POS EQU 2
SPIS_BSPIS_TxStsReg__6__MASK EQU 0x40
SPIS_BSPIS_TxStsReg__6__POS EQU 6
SPIS_BSPIS_TxStsReg__MASK EQU 0x47
SPIS_BSPIS_TxStsReg__MASK_REG EQU CYREG_B0_UDB13_MSK
SPIS_BSPIS_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
SPIS_BSPIS_TxStsReg__STATUS_REG EQU CYREG_B0_UDB13_ST

; SPIS_CLK
SPIS_CLK__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
SPIS_CLK__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
SPIS_CLK__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
SPIS_CLK__CFG2_SRC_SEL_MASK EQU 0x07
SPIS_CLK__INDEX EQU 0x02
SPIS_CLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIS_CLK__PM_ACT_MSK EQU 0x04
SPIS_CLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIS_CLK__PM_STBY_MSK EQU 0x04

; SPIS_MISO
SPIS_MISO__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
SPIS_MISO__0__MASK EQU 0x01
SPIS_MISO__0__PC EQU CYREG_PRT12_PC0
SPIS_MISO__0__PORT EQU 12
SPIS_MISO__0__SHIFT EQU 0
SPIS_MISO__AG EQU CYREG_PRT12_AG
SPIS_MISO__BIE EQU CYREG_PRT12_BIE
SPIS_MISO__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SPIS_MISO__BYP EQU CYREG_PRT12_BYP
SPIS_MISO__DM0 EQU CYREG_PRT12_DM0
SPIS_MISO__DM1 EQU CYREG_PRT12_DM1
SPIS_MISO__DM2 EQU CYREG_PRT12_DM2
SPIS_MISO__DR EQU CYREG_PRT12_DR
SPIS_MISO__INP_DIS EQU CYREG_PRT12_INP_DIS
SPIS_MISO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SPIS_MISO__MASK EQU 0x01
SPIS_MISO__PORT EQU 12
SPIS_MISO__PRT EQU CYREG_PRT12_PRT
SPIS_MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SPIS_MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SPIS_MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SPIS_MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SPIS_MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SPIS_MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SPIS_MISO__PS EQU CYREG_PRT12_PS
SPIS_MISO__SHIFT EQU 0
SPIS_MISO__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SPIS_MISO__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SPIS_MISO__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SPIS_MISO__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SPIS_MISO__SLW EQU CYREG_PRT12_SLW

; SPIS_MOSI
SPIS_MOSI__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
SPIS_MOSI__0__MASK EQU 0x02
SPIS_MOSI__0__PC EQU CYREG_PRT12_PC1
SPIS_MOSI__0__PORT EQU 12
SPIS_MOSI__0__SHIFT EQU 1
SPIS_MOSI__AG EQU CYREG_PRT12_AG
SPIS_MOSI__BIE EQU CYREG_PRT12_BIE
SPIS_MOSI__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SPIS_MOSI__BYP EQU CYREG_PRT12_BYP
SPIS_MOSI__DM0 EQU CYREG_PRT12_DM0
SPIS_MOSI__DM1 EQU CYREG_PRT12_DM1
SPIS_MOSI__DM2 EQU CYREG_PRT12_DM2
SPIS_MOSI__DR EQU CYREG_PRT12_DR
SPIS_MOSI__INP_DIS EQU CYREG_PRT12_INP_DIS
SPIS_MOSI__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SPIS_MOSI__MASK EQU 0x02
SPIS_MOSI__PORT EQU 12
SPIS_MOSI__PRT EQU CYREG_PRT12_PRT
SPIS_MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SPIS_MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SPIS_MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SPIS_MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SPIS_MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SPIS_MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SPIS_MOSI__PS EQU CYREG_PRT12_PS
SPIS_MOSI__SHIFT EQU 1
SPIS_MOSI__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SPIS_MOSI__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SPIS_MOSI__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SPIS_MOSI__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SPIS_MOSI__SLW EQU CYREG_PRT12_SLW

; SPIS_SCLK
SPIS_SCLK__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
SPIS_SCLK__0__MASK EQU 0x04
SPIS_SCLK__0__PC EQU CYREG_PRT12_PC2
SPIS_SCLK__0__PORT EQU 12
SPIS_SCLK__0__SHIFT EQU 2
SPIS_SCLK__AG EQU CYREG_PRT12_AG
SPIS_SCLK__BIE EQU CYREG_PRT12_BIE
SPIS_SCLK__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SPIS_SCLK__BYP EQU CYREG_PRT12_BYP
SPIS_SCLK__DM0 EQU CYREG_PRT12_DM0
SPIS_SCLK__DM1 EQU CYREG_PRT12_DM1
SPIS_SCLK__DM2 EQU CYREG_PRT12_DM2
SPIS_SCLK__DR EQU CYREG_PRT12_DR
SPIS_SCLK__INP_DIS EQU CYREG_PRT12_INP_DIS
SPIS_SCLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SPIS_SCLK__MASK EQU 0x04
SPIS_SCLK__PORT EQU 12
SPIS_SCLK__PRT EQU CYREG_PRT12_PRT
SPIS_SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SPIS_SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SPIS_SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SPIS_SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SPIS_SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SPIS_SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SPIS_SCLK__PS EQU CYREG_PRT12_PS
SPIS_SCLK__SHIFT EQU 2
SPIS_SCLK__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SPIS_SCLK__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SPIS_SCLK__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SPIS_SCLK__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SPIS_SCLK__SLW EQU CYREG_PRT12_SLW

; SPIS_SS
SPIS_SS__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
SPIS_SS__0__MASK EQU 0x08
SPIS_SS__0__PC EQU CYREG_PRT12_PC3
SPIS_SS__0__PORT EQU 12
SPIS_SS__0__SHIFT EQU 3
SPIS_SS__AG EQU CYREG_PRT12_AG
SPIS_SS__BIE EQU CYREG_PRT12_BIE
SPIS_SS__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SPIS_SS__BYP EQU CYREG_PRT12_BYP
SPIS_SS__DM0 EQU CYREG_PRT12_DM0
SPIS_SS__DM1 EQU CYREG_PRT12_DM1
SPIS_SS__DM2 EQU CYREG_PRT12_DM2
SPIS_SS__DR EQU CYREG_PRT12_DR
SPIS_SS__INP_DIS EQU CYREG_PRT12_INP_DIS
SPIS_SS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SPIS_SS__MASK EQU 0x08
SPIS_SS__PORT EQU 12
SPIS_SS__PRT EQU CYREG_PRT12_PRT
SPIS_SS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SPIS_SS__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SPIS_SS__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SPIS_SS__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SPIS_SS__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SPIS_SS__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SPIS_SS__PS EQU CYREG_PRT12_PS
SPIS_SS__SHIFT EQU 3
SPIS_SS__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SPIS_SS__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SPIS_SS__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SPIS_SS__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SPIS_SS__SLW EQU CYREG_PRT12_SLW

; LED_0
LED_0__0__INTTYPE EQU CYREG_PICU6_INTTYPE3
LED_0__0__MASK EQU 0x08
LED_0__0__PC EQU CYREG_PRT6_PC3
LED_0__0__PORT EQU 6
LED_0__0__SHIFT EQU 3
LED_0__AG EQU CYREG_PRT6_AG
LED_0__AMUX EQU CYREG_PRT6_AMUX
LED_0__BIE EQU CYREG_PRT6_BIE
LED_0__BIT_MASK EQU CYREG_PRT6_BIT_MASK
LED_0__BYP EQU CYREG_PRT6_BYP
LED_0__CTL EQU CYREG_PRT6_CTL
LED_0__DM0 EQU CYREG_PRT6_DM0
LED_0__DM1 EQU CYREG_PRT6_DM1
LED_0__DM2 EQU CYREG_PRT6_DM2
LED_0__DR EQU CYREG_PRT6_DR
LED_0__INP_DIS EQU CYREG_PRT6_INP_DIS
LED_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
LED_0__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
LED_0__LCD_EN EQU CYREG_PRT6_LCD_EN
LED_0__MASK EQU 0x08
LED_0__PORT EQU 6
LED_0__PRT EQU CYREG_PRT6_PRT
LED_0__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
LED_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
LED_0__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
LED_0__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
LED_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
LED_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
LED_0__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
LED_0__PS EQU CYREG_PRT6_PS
LED_0__SHIFT EQU 3
LED_0__SLW EQU CYREG_PRT6_SLW

; LED_1
LED_1__0__INTTYPE EQU CYREG_PICU6_INTTYPE2
LED_1__0__MASK EQU 0x04
LED_1__0__PC EQU CYREG_PRT6_PC2
LED_1__0__PORT EQU 6
LED_1__0__SHIFT EQU 2
LED_1__AG EQU CYREG_PRT6_AG
LED_1__AMUX EQU CYREG_PRT6_AMUX
LED_1__BIE EQU CYREG_PRT6_BIE
LED_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
LED_1__BYP EQU CYREG_PRT6_BYP
LED_1__CTL EQU CYREG_PRT6_CTL
LED_1__DM0 EQU CYREG_PRT6_DM0
LED_1__DM1 EQU CYREG_PRT6_DM1
LED_1__DM2 EQU CYREG_PRT6_DM2
LED_1__DR EQU CYREG_PRT6_DR
LED_1__INP_DIS EQU CYREG_PRT6_INP_DIS
LED_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
LED_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
LED_1__LCD_EN EQU CYREG_PRT6_LCD_EN
LED_1__MASK EQU 0x04
LED_1__PORT EQU 6
LED_1__PRT EQU CYREG_PRT6_PRT
LED_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
LED_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
LED_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
LED_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
LED_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
LED_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
LED_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
LED_1__PS EQU CYREG_PRT6_PS
LED_1__SHIFT EQU 2
LED_1__SLW EQU CYREG_PRT6_SLW

; USBUART_arb_int
USBUART_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_arb_int__INTC_MASK EQU 0x400000
USBUART_arb_int__INTC_NUMBER EQU 22
USBUART_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_bus_reset
USBUART_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_bus_reset__INTC_MASK EQU 0x800000
USBUART_bus_reset__INTC_NUMBER EQU 23
USBUART_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_Dm
USBUART_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_Dm__0__MASK EQU 0x80
USBUART_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_Dm__0__PORT EQU 15
USBUART_Dm__0__SHIFT EQU 7
USBUART_Dm__AG EQU CYREG_PRT15_AG
USBUART_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_Dm__DR EQU CYREG_PRT15_DR
USBUART_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dm__MASK EQU 0x80
USBUART_Dm__PORT EQU 15
USBUART_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dm__PS EQU CYREG_PRT15_PS
USBUART_Dm__SHIFT EQU 7
USBUART_Dm__SLW EQU CYREG_PRT15_SLW

; USBUART_Dp
USBUART_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_Dp__0__MASK EQU 0x40
USBUART_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_Dp__0__PORT EQU 15
USBUART_Dp__0__SHIFT EQU 6
USBUART_Dp__AG EQU CYREG_PRT15_AG
USBUART_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_Dp__DR EQU CYREG_PRT15_DR
USBUART_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dp__MASK EQU 0x40
USBUART_Dp__PORT EQU 15
USBUART_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dp__PS EQU CYREG_PRT15_PS
USBUART_Dp__SHIFT EQU 6
USBUART_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

; USBUART_dp_int
USBUART_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_dp_int__INTC_MASK EQU 0x1000
USBUART_dp_int__INTC_NUMBER EQU 12
USBUART_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ep_0
USBUART_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_0__INTC_MASK EQU 0x1000000
USBUART_ep_0__INTC_NUMBER EQU 24
USBUART_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ep_1
USBUART_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_1__INTC_MASK EQU 0x01
USBUART_ep_1__INTC_NUMBER EQU 0
USBUART_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
USBUART_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ep_2
USBUART_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_2__INTC_MASK EQU 0x02
USBUART_ep_2__INTC_NUMBER EQU 1
USBUART_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
USBUART_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ep_3
USBUART_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_3__INTC_MASK EQU 0x04
USBUART_ep_3__INTC_NUMBER EQU 2
USBUART_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
USBUART_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_sof_int
USBUART_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_sof_int__INTC_MASK EQU 0x200000
USBUART_sof_int__INTC_NUMBER EQU 21
USBUART_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_USB
USBUART_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_USB__CR0 EQU CYREG_USB_CR0
USBUART_USB__CR1 EQU CYREG_USB_CR1
USBUART_USB__CWA EQU CYREG_USB_CWA
USBUART_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_USB__PM_ACT_MSK EQU 0x01
USBUART_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_USB__PM_STBY_MSK EQU 0x01
USBUART_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

; FNG_OUT_0
FNG_OUT_0__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
FNG_OUT_0__0__MASK EQU 0x01
FNG_OUT_0__0__PC EQU CYREG_PRT4_PC0
FNG_OUT_0__0__PORT EQU 4
FNG_OUT_0__0__SHIFT EQU 0
FNG_OUT_0__AG EQU CYREG_PRT4_AG
FNG_OUT_0__AMUX EQU CYREG_PRT4_AMUX
FNG_OUT_0__BIE EQU CYREG_PRT4_BIE
FNG_OUT_0__BIT_MASK EQU CYREG_PRT4_BIT_MASK
FNG_OUT_0__BYP EQU CYREG_PRT4_BYP
FNG_OUT_0__CTL EQU CYREG_PRT4_CTL
FNG_OUT_0__DM0 EQU CYREG_PRT4_DM0
FNG_OUT_0__DM1 EQU CYREG_PRT4_DM1
FNG_OUT_0__DM2 EQU CYREG_PRT4_DM2
FNG_OUT_0__DR EQU CYREG_PRT4_DR
FNG_OUT_0__INP_DIS EQU CYREG_PRT4_INP_DIS
FNG_OUT_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
FNG_OUT_0__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
FNG_OUT_0__LCD_EN EQU CYREG_PRT4_LCD_EN
FNG_OUT_0__MASK EQU 0x01
FNG_OUT_0__PORT EQU 4
FNG_OUT_0__PRT EQU CYREG_PRT4_PRT
FNG_OUT_0__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
FNG_OUT_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
FNG_OUT_0__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
FNG_OUT_0__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
FNG_OUT_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
FNG_OUT_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
FNG_OUT_0__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
FNG_OUT_0__PS EQU CYREG_PRT4_PS
FNG_OUT_0__SHIFT EQU 0
FNG_OUT_0__SLW EQU CYREG_PRT4_SLW

; FNG_OUT_1
FNG_OUT_1__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
FNG_OUT_1__0__MASK EQU 0x02
FNG_OUT_1__0__PC EQU CYREG_PRT4_PC1
FNG_OUT_1__0__PORT EQU 4
FNG_OUT_1__0__SHIFT EQU 1
FNG_OUT_1__AG EQU CYREG_PRT4_AG
FNG_OUT_1__AMUX EQU CYREG_PRT4_AMUX
FNG_OUT_1__BIE EQU CYREG_PRT4_BIE
FNG_OUT_1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
FNG_OUT_1__BYP EQU CYREG_PRT4_BYP
FNG_OUT_1__CTL EQU CYREG_PRT4_CTL
FNG_OUT_1__DM0 EQU CYREG_PRT4_DM0
FNG_OUT_1__DM1 EQU CYREG_PRT4_DM1
FNG_OUT_1__DM2 EQU CYREG_PRT4_DM2
FNG_OUT_1__DR EQU CYREG_PRT4_DR
FNG_OUT_1__INP_DIS EQU CYREG_PRT4_INP_DIS
FNG_OUT_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
FNG_OUT_1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
FNG_OUT_1__LCD_EN EQU CYREG_PRT4_LCD_EN
FNG_OUT_1__MASK EQU 0x02
FNG_OUT_1__PORT EQU 4
FNG_OUT_1__PRT EQU CYREG_PRT4_PRT
FNG_OUT_1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
FNG_OUT_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
FNG_OUT_1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
FNG_OUT_1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
FNG_OUT_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
FNG_OUT_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
FNG_OUT_1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
FNG_OUT_1__PS EQU CYREG_PRT4_PS
FNG_OUT_1__SHIFT EQU 1
FNG_OUT_1__SLW EQU CYREG_PRT4_SLW

; FNG_OUT_2
FNG_OUT_2__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
FNG_OUT_2__0__MASK EQU 0x04
FNG_OUT_2__0__PC EQU CYREG_PRT4_PC2
FNG_OUT_2__0__PORT EQU 4
FNG_OUT_2__0__SHIFT EQU 2
FNG_OUT_2__AG EQU CYREG_PRT4_AG
FNG_OUT_2__AMUX EQU CYREG_PRT4_AMUX
FNG_OUT_2__BIE EQU CYREG_PRT4_BIE
FNG_OUT_2__BIT_MASK EQU CYREG_PRT4_BIT_MASK
FNG_OUT_2__BYP EQU CYREG_PRT4_BYP
FNG_OUT_2__CTL EQU CYREG_PRT4_CTL
FNG_OUT_2__DM0 EQU CYREG_PRT4_DM0
FNG_OUT_2__DM1 EQU CYREG_PRT4_DM1
FNG_OUT_2__DM2 EQU CYREG_PRT4_DM2
FNG_OUT_2__DR EQU CYREG_PRT4_DR
FNG_OUT_2__INP_DIS EQU CYREG_PRT4_INP_DIS
FNG_OUT_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
FNG_OUT_2__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
FNG_OUT_2__LCD_EN EQU CYREG_PRT4_LCD_EN
FNG_OUT_2__MASK EQU 0x04
FNG_OUT_2__PORT EQU 4
FNG_OUT_2__PRT EQU CYREG_PRT4_PRT
FNG_OUT_2__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
FNG_OUT_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
FNG_OUT_2__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
FNG_OUT_2__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
FNG_OUT_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
FNG_OUT_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
FNG_OUT_2__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
FNG_OUT_2__PS EQU CYREG_PRT4_PS
FNG_OUT_2__SHIFT EQU 2
FNG_OUT_2__SLW EQU CYREG_PRT4_SLW

; FNG_OUT_3
FNG_OUT_3__0__INTTYPE EQU CYREG_PICU4_INTTYPE3
FNG_OUT_3__0__MASK EQU 0x08
FNG_OUT_3__0__PC EQU CYREG_PRT4_PC3
FNG_OUT_3__0__PORT EQU 4
FNG_OUT_3__0__SHIFT EQU 3
FNG_OUT_3__AG EQU CYREG_PRT4_AG
FNG_OUT_3__AMUX EQU CYREG_PRT4_AMUX
FNG_OUT_3__BIE EQU CYREG_PRT4_BIE
FNG_OUT_3__BIT_MASK EQU CYREG_PRT4_BIT_MASK
FNG_OUT_3__BYP EQU CYREG_PRT4_BYP
FNG_OUT_3__CTL EQU CYREG_PRT4_CTL
FNG_OUT_3__DM0 EQU CYREG_PRT4_DM0
FNG_OUT_3__DM1 EQU CYREG_PRT4_DM1
FNG_OUT_3__DM2 EQU CYREG_PRT4_DM2
FNG_OUT_3__DR EQU CYREG_PRT4_DR
FNG_OUT_3__INP_DIS EQU CYREG_PRT4_INP_DIS
FNG_OUT_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
FNG_OUT_3__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
FNG_OUT_3__LCD_EN EQU CYREG_PRT4_LCD_EN
FNG_OUT_3__MASK EQU 0x08
FNG_OUT_3__PORT EQU 4
FNG_OUT_3__PRT EQU CYREG_PRT4_PRT
FNG_OUT_3__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
FNG_OUT_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
FNG_OUT_3__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
FNG_OUT_3__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
FNG_OUT_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
FNG_OUT_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
FNG_OUT_3__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
FNG_OUT_3__PS EQU CYREG_PRT4_PS
FNG_OUT_3__SHIFT EQU 3
FNG_OUT_3__SLW EQU CYREG_PRT4_SLW

; FNG_OUT_4
FNG_OUT_4__0__INTTYPE EQU CYREG_PICU4_INTTYPE4
FNG_OUT_4__0__MASK EQU 0x10
FNG_OUT_4__0__PC EQU CYREG_PRT4_PC4
FNG_OUT_4__0__PORT EQU 4
FNG_OUT_4__0__SHIFT EQU 4
FNG_OUT_4__AG EQU CYREG_PRT4_AG
FNG_OUT_4__AMUX EQU CYREG_PRT4_AMUX
FNG_OUT_4__BIE EQU CYREG_PRT4_BIE
FNG_OUT_4__BIT_MASK EQU CYREG_PRT4_BIT_MASK
FNG_OUT_4__BYP EQU CYREG_PRT4_BYP
FNG_OUT_4__CTL EQU CYREG_PRT4_CTL
FNG_OUT_4__DM0 EQU CYREG_PRT4_DM0
FNG_OUT_4__DM1 EQU CYREG_PRT4_DM1
FNG_OUT_4__DM2 EQU CYREG_PRT4_DM2
FNG_OUT_4__DR EQU CYREG_PRT4_DR
FNG_OUT_4__INP_DIS EQU CYREG_PRT4_INP_DIS
FNG_OUT_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
FNG_OUT_4__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
FNG_OUT_4__LCD_EN EQU CYREG_PRT4_LCD_EN
FNG_OUT_4__MASK EQU 0x10
FNG_OUT_4__PORT EQU 4
FNG_OUT_4__PRT EQU CYREG_PRT4_PRT
FNG_OUT_4__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
FNG_OUT_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
FNG_OUT_4__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
FNG_OUT_4__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
FNG_OUT_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
FNG_OUT_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
FNG_OUT_4__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
FNG_OUT_4__PS EQU CYREG_PRT4_PS
FNG_OUT_4__SHIFT EQU 4
FNG_OUT_4__SLW EQU CYREG_PRT4_SLW

; FNG_OUT_5
FNG_OUT_5__0__INTTYPE EQU CYREG_PICU4_INTTYPE5
FNG_OUT_5__0__MASK EQU 0x20
FNG_OUT_5__0__PC EQU CYREG_PRT4_PC5
FNG_OUT_5__0__PORT EQU 4
FNG_OUT_5__0__SHIFT EQU 5
FNG_OUT_5__AG EQU CYREG_PRT4_AG
FNG_OUT_5__AMUX EQU CYREG_PRT4_AMUX
FNG_OUT_5__BIE EQU CYREG_PRT4_BIE
FNG_OUT_5__BIT_MASK EQU CYREG_PRT4_BIT_MASK
FNG_OUT_5__BYP EQU CYREG_PRT4_BYP
FNG_OUT_5__CTL EQU CYREG_PRT4_CTL
FNG_OUT_5__DM0 EQU CYREG_PRT4_DM0
FNG_OUT_5__DM1 EQU CYREG_PRT4_DM1
FNG_OUT_5__DM2 EQU CYREG_PRT4_DM2
FNG_OUT_5__DR EQU CYREG_PRT4_DR
FNG_OUT_5__INP_DIS EQU CYREG_PRT4_INP_DIS
FNG_OUT_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
FNG_OUT_5__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
FNG_OUT_5__LCD_EN EQU CYREG_PRT4_LCD_EN
FNG_OUT_5__MASK EQU 0x20
FNG_OUT_5__PORT EQU 4
FNG_OUT_5__PRT EQU CYREG_PRT4_PRT
FNG_OUT_5__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
FNG_OUT_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
FNG_OUT_5__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
FNG_OUT_5__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
FNG_OUT_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
FNG_OUT_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
FNG_OUT_5__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
FNG_OUT_5__PS EQU CYREG_PRT4_PS
FNG_OUT_5__SHIFT EQU 5
FNG_OUT_5__SLW EQU CYREG_PRT4_SLW

; FNG_OUT_6
FNG_OUT_6__0__INTTYPE EQU CYREG_PICU4_INTTYPE6
FNG_OUT_6__0__MASK EQU 0x40
FNG_OUT_6__0__PC EQU CYREG_PRT4_PC6
FNG_OUT_6__0__PORT EQU 4
FNG_OUT_6__0__SHIFT EQU 6
FNG_OUT_6__AG EQU CYREG_PRT4_AG
FNG_OUT_6__AMUX EQU CYREG_PRT4_AMUX
FNG_OUT_6__BIE EQU CYREG_PRT4_BIE
FNG_OUT_6__BIT_MASK EQU CYREG_PRT4_BIT_MASK
FNG_OUT_6__BYP EQU CYREG_PRT4_BYP
FNG_OUT_6__CTL EQU CYREG_PRT4_CTL
FNG_OUT_6__DM0 EQU CYREG_PRT4_DM0
FNG_OUT_6__DM1 EQU CYREG_PRT4_DM1
FNG_OUT_6__DM2 EQU CYREG_PRT4_DM2
FNG_OUT_6__DR EQU CYREG_PRT4_DR
FNG_OUT_6__INP_DIS EQU CYREG_PRT4_INP_DIS
FNG_OUT_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
FNG_OUT_6__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
FNG_OUT_6__LCD_EN EQU CYREG_PRT4_LCD_EN
FNG_OUT_6__MASK EQU 0x40
FNG_OUT_6__PORT EQU 4
FNG_OUT_6__PRT EQU CYREG_PRT4_PRT
FNG_OUT_6__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
FNG_OUT_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
FNG_OUT_6__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
FNG_OUT_6__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
FNG_OUT_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
FNG_OUT_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
FNG_OUT_6__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
FNG_OUT_6__PS EQU CYREG_PRT4_PS
FNG_OUT_6__SHIFT EQU 6
FNG_OUT_6__SLW EQU CYREG_PRT4_SLW

; FNG_OUT_7
FNG_OUT_7__0__INTTYPE EQU CYREG_PICU4_INTTYPE7
FNG_OUT_7__0__MASK EQU 0x80
FNG_OUT_7__0__PC EQU CYREG_PRT4_PC7
FNG_OUT_7__0__PORT EQU 4
FNG_OUT_7__0__SHIFT EQU 7
FNG_OUT_7__AG EQU CYREG_PRT4_AG
FNG_OUT_7__AMUX EQU CYREG_PRT4_AMUX
FNG_OUT_7__BIE EQU CYREG_PRT4_BIE
FNG_OUT_7__BIT_MASK EQU CYREG_PRT4_BIT_MASK
FNG_OUT_7__BYP EQU CYREG_PRT4_BYP
FNG_OUT_7__CTL EQU CYREG_PRT4_CTL
FNG_OUT_7__DM0 EQU CYREG_PRT4_DM0
FNG_OUT_7__DM1 EQU CYREG_PRT4_DM1
FNG_OUT_7__DM2 EQU CYREG_PRT4_DM2
FNG_OUT_7__DR EQU CYREG_PRT4_DR
FNG_OUT_7__INP_DIS EQU CYREG_PRT4_INP_DIS
FNG_OUT_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
FNG_OUT_7__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
FNG_OUT_7__LCD_EN EQU CYREG_PRT4_LCD_EN
FNG_OUT_7__MASK EQU 0x80
FNG_OUT_7__PORT EQU 4
FNG_OUT_7__PRT EQU CYREG_PRT4_PRT
FNG_OUT_7__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
FNG_OUT_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
FNG_OUT_7__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
FNG_OUT_7__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
FNG_OUT_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
FNG_OUT_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
FNG_OUT_7__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
FNG_OUT_7__PS EQU CYREG_PRT4_PS
FNG_OUT_7__SHIFT EQU 7
FNG_OUT_7__SLW EQU CYREG_PRT4_SLW

; FNG_OUT_8
FNG_OUT_8__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
FNG_OUT_8__0__MASK EQU 0x01
FNG_OUT_8__0__PC EQU CYREG_PRT0_PC0
FNG_OUT_8__0__PORT EQU 0
FNG_OUT_8__0__SHIFT EQU 0
FNG_OUT_8__AG EQU CYREG_PRT0_AG
FNG_OUT_8__AMUX EQU CYREG_PRT0_AMUX
FNG_OUT_8__BIE EQU CYREG_PRT0_BIE
FNG_OUT_8__BIT_MASK EQU CYREG_PRT0_BIT_MASK
FNG_OUT_8__BYP EQU CYREG_PRT0_BYP
FNG_OUT_8__CTL EQU CYREG_PRT0_CTL
FNG_OUT_8__DM0 EQU CYREG_PRT0_DM0
FNG_OUT_8__DM1 EQU CYREG_PRT0_DM1
FNG_OUT_8__DM2 EQU CYREG_PRT0_DM2
FNG_OUT_8__DR EQU CYREG_PRT0_DR
FNG_OUT_8__INP_DIS EQU CYREG_PRT0_INP_DIS
FNG_OUT_8__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
FNG_OUT_8__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
FNG_OUT_8__LCD_EN EQU CYREG_PRT0_LCD_EN
FNG_OUT_8__MASK EQU 0x01
FNG_OUT_8__PORT EQU 0
FNG_OUT_8__PRT EQU CYREG_PRT0_PRT
FNG_OUT_8__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
FNG_OUT_8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
FNG_OUT_8__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
FNG_OUT_8__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
FNG_OUT_8__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
FNG_OUT_8__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
FNG_OUT_8__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
FNG_OUT_8__PS EQU CYREG_PRT0_PS
FNG_OUT_8__SHIFT EQU 0
FNG_OUT_8__SLW EQU CYREG_PRT0_SLW

; FNG_OUT_9
FNG_OUT_9__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
FNG_OUT_9__0__MASK EQU 0x02
FNG_OUT_9__0__PC EQU CYREG_PRT0_PC1
FNG_OUT_9__0__PORT EQU 0
FNG_OUT_9__0__SHIFT EQU 1
FNG_OUT_9__AG EQU CYREG_PRT0_AG
FNG_OUT_9__AMUX EQU CYREG_PRT0_AMUX
FNG_OUT_9__BIE EQU CYREG_PRT0_BIE
FNG_OUT_9__BIT_MASK EQU CYREG_PRT0_BIT_MASK
FNG_OUT_9__BYP EQU CYREG_PRT0_BYP
FNG_OUT_9__CTL EQU CYREG_PRT0_CTL
FNG_OUT_9__DM0 EQU CYREG_PRT0_DM0
FNG_OUT_9__DM1 EQU CYREG_PRT0_DM1
FNG_OUT_9__DM2 EQU CYREG_PRT0_DM2
FNG_OUT_9__DR EQU CYREG_PRT0_DR
FNG_OUT_9__INP_DIS EQU CYREG_PRT0_INP_DIS
FNG_OUT_9__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
FNG_OUT_9__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
FNG_OUT_9__LCD_EN EQU CYREG_PRT0_LCD_EN
FNG_OUT_9__MASK EQU 0x02
FNG_OUT_9__PORT EQU 0
FNG_OUT_9__PRT EQU CYREG_PRT0_PRT
FNG_OUT_9__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
FNG_OUT_9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
FNG_OUT_9__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
FNG_OUT_9__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
FNG_OUT_9__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
FNG_OUT_9__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
FNG_OUT_9__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
FNG_OUT_9__PS EQU CYREG_PRT0_PS
FNG_OUT_9__SHIFT EQU 1
FNG_OUT_9__SLW EQU CYREG_PRT0_SLW

; WaveDAC_0_Clock
WaveDAC_0_Clock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
WaveDAC_0_Clock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
WaveDAC_0_Clock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
WaveDAC_0_Clock__CFG2_SRC_SEL_MASK EQU 0x07
WaveDAC_0_Clock__INDEX EQU 0x01
WaveDAC_0_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
WaveDAC_0_Clock__PM_ACT_MSK EQU 0x02
WaveDAC_0_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
WaveDAC_0_Clock__PM_STBY_MSK EQU 0x02

; WaveDAC_0_VDAC8_viDAC8
WaveDAC_0_VDAC8_viDAC8__CR0 EQU CYREG_DAC3_CR0
WaveDAC_0_VDAC8_viDAC8__CR1 EQU CYREG_DAC3_CR1
WaveDAC_0_VDAC8_viDAC8__D EQU CYREG_DAC3_D
WaveDAC_0_VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
WaveDAC_0_VDAC8_viDAC8__PM_ACT_MSK EQU 0x08
WaveDAC_0_VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
WaveDAC_0_VDAC8_viDAC8__PM_STBY_MSK EQU 0x08
WaveDAC_0_VDAC8_viDAC8__STROBE EQU CYREG_DAC3_STROBE
WaveDAC_0_VDAC8_viDAC8__SW0 EQU CYREG_DAC3_SW0
WaveDAC_0_VDAC8_viDAC8__SW2 EQU CYREG_DAC3_SW2
WaveDAC_0_VDAC8_viDAC8__SW3 EQU CYREG_DAC3_SW3
WaveDAC_0_VDAC8_viDAC8__SW4 EQU CYREG_DAC3_SW4
WaveDAC_0_VDAC8_viDAC8__TR EQU CYREG_DAC3_TR
WaveDAC_0_VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
WaveDAC_0_VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
WaveDAC_0_VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
WaveDAC_0_VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
WaveDAC_0_VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
WaveDAC_0_VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
WaveDAC_0_VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
WaveDAC_0_VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
WaveDAC_0_VDAC8_viDAC8__TST EQU CYREG_DAC3_TST

; WaveDAC_0_Wave1_DMA
WaveDAC_0_Wave1_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
WaveDAC_0_Wave1_DMA__DRQ_NUMBER EQU 0
WaveDAC_0_Wave1_DMA__NUMBEROF_TDS EQU 0
WaveDAC_0_Wave1_DMA__PRIORITY EQU 2
WaveDAC_0_Wave1_DMA__TERMIN_EN EQU 0
WaveDAC_0_Wave1_DMA__TERMIN_SEL EQU 0
WaveDAC_0_Wave1_DMA__TERMOUT0_EN EQU 0
WaveDAC_0_Wave1_DMA__TERMOUT0_SEL EQU 0
WaveDAC_0_Wave1_DMA__TERMOUT1_EN EQU 0
WaveDAC_0_Wave1_DMA__TERMOUT1_SEL EQU 0

; WaveDAC_0_Wave2_DMA
WaveDAC_0_Wave2_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
WaveDAC_0_Wave2_DMA__DRQ_NUMBER EQU 1
WaveDAC_0_Wave2_DMA__NUMBEROF_TDS EQU 0
WaveDAC_0_Wave2_DMA__PRIORITY EQU 2
WaveDAC_0_Wave2_DMA__TERMIN_EN EQU 0
WaveDAC_0_Wave2_DMA__TERMIN_SEL EQU 0
WaveDAC_0_Wave2_DMA__TERMOUT0_EN EQU 0
WaveDAC_0_Wave2_DMA__TERMOUT0_SEL EQU 0
WaveDAC_0_Wave2_DMA__TERMOUT1_EN EQU 0
WaveDAC_0_Wave2_DMA__TERMOUT1_SEL EQU 0

; WaveDAC_1_Clock
WaveDAC_1_Clock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
WaveDAC_1_Clock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
WaveDAC_1_Clock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
WaveDAC_1_Clock__CFG2_SRC_SEL_MASK EQU 0x07
WaveDAC_1_Clock__INDEX EQU 0x00
WaveDAC_1_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
WaveDAC_1_Clock__PM_ACT_MSK EQU 0x01
WaveDAC_1_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
WaveDAC_1_Clock__PM_STBY_MSK EQU 0x01

; WaveDAC_1_VDAC8_viDAC8
WaveDAC_1_VDAC8_viDAC8__CR0 EQU CYREG_DAC2_CR0
WaveDAC_1_VDAC8_viDAC8__CR1 EQU CYREG_DAC2_CR1
WaveDAC_1_VDAC8_viDAC8__D EQU CYREG_DAC2_D
WaveDAC_1_VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
WaveDAC_1_VDAC8_viDAC8__PM_ACT_MSK EQU 0x04
WaveDAC_1_VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
WaveDAC_1_VDAC8_viDAC8__PM_STBY_MSK EQU 0x04
WaveDAC_1_VDAC8_viDAC8__STROBE EQU CYREG_DAC2_STROBE
WaveDAC_1_VDAC8_viDAC8__SW0 EQU CYREG_DAC2_SW0
WaveDAC_1_VDAC8_viDAC8__SW2 EQU CYREG_DAC2_SW2
WaveDAC_1_VDAC8_viDAC8__SW3 EQU CYREG_DAC2_SW3
WaveDAC_1_VDAC8_viDAC8__SW4 EQU CYREG_DAC2_SW4
WaveDAC_1_VDAC8_viDAC8__TR EQU CYREG_DAC2_TR
WaveDAC_1_VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
WaveDAC_1_VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
WaveDAC_1_VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
WaveDAC_1_VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
WaveDAC_1_VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
WaveDAC_1_VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
WaveDAC_1_VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
WaveDAC_1_VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
WaveDAC_1_VDAC8_viDAC8__TST EQU CYREG_DAC2_TST

; WaveDAC_1_Wave1_DMA
WaveDAC_1_Wave1_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
WaveDAC_1_Wave1_DMA__DRQ_NUMBER EQU 2
WaveDAC_1_Wave1_DMA__NUMBEROF_TDS EQU 0
WaveDAC_1_Wave1_DMA__PRIORITY EQU 2
WaveDAC_1_Wave1_DMA__TERMIN_EN EQU 0
WaveDAC_1_Wave1_DMA__TERMIN_SEL EQU 0
WaveDAC_1_Wave1_DMA__TERMOUT0_EN EQU 0
WaveDAC_1_Wave1_DMA__TERMOUT0_SEL EQU 0
WaveDAC_1_Wave1_DMA__TERMOUT1_EN EQU 0
WaveDAC_1_Wave1_DMA__TERMOUT1_SEL EQU 0

; WaveDAC_1_Wave2_DMA
WaveDAC_1_Wave2_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
WaveDAC_1_Wave2_DMA__DRQ_NUMBER EQU 3
WaveDAC_1_Wave2_DMA__NUMBEROF_TDS EQU 0
WaveDAC_1_Wave2_DMA__PRIORITY EQU 2
WaveDAC_1_Wave2_DMA__TERMIN_EN EQU 0
WaveDAC_1_Wave2_DMA__TERMIN_SEL EQU 0
WaveDAC_1_Wave2_DMA__TERMOUT0_EN EQU 0
WaveDAC_1_Wave2_DMA__TERMOUT0_SEL EQU 0
WaveDAC_1_Wave2_DMA__TERMOUT1_EN EQU 0
WaveDAC_1_Wave2_DMA__TERMOUT1_SEL EQU 0

; FNG_OUT_10
FNG_OUT_10__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
FNG_OUT_10__0__MASK EQU 0x04
FNG_OUT_10__0__PC EQU CYREG_PRT0_PC2
FNG_OUT_10__0__PORT EQU 0
FNG_OUT_10__0__SHIFT EQU 2
FNG_OUT_10__AG EQU CYREG_PRT0_AG
FNG_OUT_10__AMUX EQU CYREG_PRT0_AMUX
FNG_OUT_10__BIE EQU CYREG_PRT0_BIE
FNG_OUT_10__BIT_MASK EQU CYREG_PRT0_BIT_MASK
FNG_OUT_10__BYP EQU CYREG_PRT0_BYP
FNG_OUT_10__CTL EQU CYREG_PRT0_CTL
FNG_OUT_10__DM0 EQU CYREG_PRT0_DM0
FNG_OUT_10__DM1 EQU CYREG_PRT0_DM1
FNG_OUT_10__DM2 EQU CYREG_PRT0_DM2
FNG_OUT_10__DR EQU CYREG_PRT0_DR
FNG_OUT_10__INP_DIS EQU CYREG_PRT0_INP_DIS
FNG_OUT_10__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
FNG_OUT_10__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
FNG_OUT_10__LCD_EN EQU CYREG_PRT0_LCD_EN
FNG_OUT_10__MASK EQU 0x04
FNG_OUT_10__PORT EQU 0
FNG_OUT_10__PRT EQU CYREG_PRT0_PRT
FNG_OUT_10__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
FNG_OUT_10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
FNG_OUT_10__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
FNG_OUT_10__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
FNG_OUT_10__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
FNG_OUT_10__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
FNG_OUT_10__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
FNG_OUT_10__PS EQU CYREG_PRT0_PS
FNG_OUT_10__SHIFT EQU 2
FNG_OUT_10__SLW EQU CYREG_PRT0_SLW

; FNG_OUT_11
FNG_OUT_11__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
FNG_OUT_11__0__MASK EQU 0x08
FNG_OUT_11__0__PC EQU CYREG_PRT0_PC3
FNG_OUT_11__0__PORT EQU 0
FNG_OUT_11__0__SHIFT EQU 3
FNG_OUT_11__AG EQU CYREG_PRT0_AG
FNG_OUT_11__AMUX EQU CYREG_PRT0_AMUX
FNG_OUT_11__BIE EQU CYREG_PRT0_BIE
FNG_OUT_11__BIT_MASK EQU CYREG_PRT0_BIT_MASK
FNG_OUT_11__BYP EQU CYREG_PRT0_BYP
FNG_OUT_11__CTL EQU CYREG_PRT0_CTL
FNG_OUT_11__DM0 EQU CYREG_PRT0_DM0
FNG_OUT_11__DM1 EQU CYREG_PRT0_DM1
FNG_OUT_11__DM2 EQU CYREG_PRT0_DM2
FNG_OUT_11__DR EQU CYREG_PRT0_DR
FNG_OUT_11__INP_DIS EQU CYREG_PRT0_INP_DIS
FNG_OUT_11__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
FNG_OUT_11__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
FNG_OUT_11__LCD_EN EQU CYREG_PRT0_LCD_EN
FNG_OUT_11__MASK EQU 0x08
FNG_OUT_11__PORT EQU 0
FNG_OUT_11__PRT EQU CYREG_PRT0_PRT
FNG_OUT_11__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
FNG_OUT_11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
FNG_OUT_11__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
FNG_OUT_11__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
FNG_OUT_11__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
FNG_OUT_11__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
FNG_OUT_11__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
FNG_OUT_11__PS EQU CYREG_PRT0_PS
FNG_OUT_11__SHIFT EQU 3
FNG_OUT_11__SLW EQU CYREG_PRT0_SLW

; FNG_OUT_12
FNG_OUT_12__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
FNG_OUT_12__0__MASK EQU 0x10
FNG_OUT_12__0__PC EQU CYREG_PRT0_PC4
FNG_OUT_12__0__PORT EQU 0
FNG_OUT_12__0__SHIFT EQU 4
FNG_OUT_12__AG EQU CYREG_PRT0_AG
FNG_OUT_12__AMUX EQU CYREG_PRT0_AMUX
FNG_OUT_12__BIE EQU CYREG_PRT0_BIE
FNG_OUT_12__BIT_MASK EQU CYREG_PRT0_BIT_MASK
FNG_OUT_12__BYP EQU CYREG_PRT0_BYP
FNG_OUT_12__CTL EQU CYREG_PRT0_CTL
FNG_OUT_12__DM0 EQU CYREG_PRT0_DM0
FNG_OUT_12__DM1 EQU CYREG_PRT0_DM1
FNG_OUT_12__DM2 EQU CYREG_PRT0_DM2
FNG_OUT_12__DR EQU CYREG_PRT0_DR
FNG_OUT_12__INP_DIS EQU CYREG_PRT0_INP_DIS
FNG_OUT_12__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
FNG_OUT_12__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
FNG_OUT_12__LCD_EN EQU CYREG_PRT0_LCD_EN
FNG_OUT_12__MASK EQU 0x10
FNG_OUT_12__PORT EQU 0
FNG_OUT_12__PRT EQU CYREG_PRT0_PRT
FNG_OUT_12__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
FNG_OUT_12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
FNG_OUT_12__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
FNG_OUT_12__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
FNG_OUT_12__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
FNG_OUT_12__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
FNG_OUT_12__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
FNG_OUT_12__PS EQU CYREG_PRT0_PS
FNG_OUT_12__SHIFT EQU 4
FNG_OUT_12__SLW EQU CYREG_PRT0_SLW

; FNG_OUT_13
FNG_OUT_13__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
FNG_OUT_13__0__MASK EQU 0x20
FNG_OUT_13__0__PC EQU CYREG_PRT0_PC5
FNG_OUT_13__0__PORT EQU 0
FNG_OUT_13__0__SHIFT EQU 5
FNG_OUT_13__AG EQU CYREG_PRT0_AG
FNG_OUT_13__AMUX EQU CYREG_PRT0_AMUX
FNG_OUT_13__BIE EQU CYREG_PRT0_BIE
FNG_OUT_13__BIT_MASK EQU CYREG_PRT0_BIT_MASK
FNG_OUT_13__BYP EQU CYREG_PRT0_BYP
FNG_OUT_13__CTL EQU CYREG_PRT0_CTL
FNG_OUT_13__DM0 EQU CYREG_PRT0_DM0
FNG_OUT_13__DM1 EQU CYREG_PRT0_DM1
FNG_OUT_13__DM2 EQU CYREG_PRT0_DM2
FNG_OUT_13__DR EQU CYREG_PRT0_DR
FNG_OUT_13__INP_DIS EQU CYREG_PRT0_INP_DIS
FNG_OUT_13__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
FNG_OUT_13__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
FNG_OUT_13__LCD_EN EQU CYREG_PRT0_LCD_EN
FNG_OUT_13__MASK EQU 0x20
FNG_OUT_13__PORT EQU 0
FNG_OUT_13__PRT EQU CYREG_PRT0_PRT
FNG_OUT_13__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
FNG_OUT_13__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
FNG_OUT_13__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
FNG_OUT_13__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
FNG_OUT_13__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
FNG_OUT_13__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
FNG_OUT_13__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
FNG_OUT_13__PS EQU CYREG_PRT0_PS
FNG_OUT_13__SHIFT EQU 5
FNG_OUT_13__SLW EQU CYREG_PRT0_SLW

; FNG_OUT_14
FNG_OUT_14__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
FNG_OUT_14__0__MASK EQU 0x40
FNG_OUT_14__0__PC EQU CYREG_PRT0_PC6
FNG_OUT_14__0__PORT EQU 0
FNG_OUT_14__0__SHIFT EQU 6
FNG_OUT_14__AG EQU CYREG_PRT0_AG
FNG_OUT_14__AMUX EQU CYREG_PRT0_AMUX
FNG_OUT_14__BIE EQU CYREG_PRT0_BIE
FNG_OUT_14__BIT_MASK EQU CYREG_PRT0_BIT_MASK
FNG_OUT_14__BYP EQU CYREG_PRT0_BYP
FNG_OUT_14__CTL EQU CYREG_PRT0_CTL
FNG_OUT_14__DM0 EQU CYREG_PRT0_DM0
FNG_OUT_14__DM1 EQU CYREG_PRT0_DM1
FNG_OUT_14__DM2 EQU CYREG_PRT0_DM2
FNG_OUT_14__DR EQU CYREG_PRT0_DR
FNG_OUT_14__INP_DIS EQU CYREG_PRT0_INP_DIS
FNG_OUT_14__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
FNG_OUT_14__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
FNG_OUT_14__LCD_EN EQU CYREG_PRT0_LCD_EN
FNG_OUT_14__MASK EQU 0x40
FNG_OUT_14__PORT EQU 0
FNG_OUT_14__PRT EQU CYREG_PRT0_PRT
FNG_OUT_14__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
FNG_OUT_14__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
FNG_OUT_14__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
FNG_OUT_14__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
FNG_OUT_14__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
FNG_OUT_14__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
FNG_OUT_14__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
FNG_OUT_14__PS EQU CYREG_PRT0_PS
FNG_OUT_14__SHIFT EQU 6
FNG_OUT_14__SLW EQU CYREG_PRT0_SLW

; FNG_OUT_15
FNG_OUT_15__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
FNG_OUT_15__0__MASK EQU 0x80
FNG_OUT_15__0__PC EQU CYREG_PRT0_PC7
FNG_OUT_15__0__PORT EQU 0
FNG_OUT_15__0__SHIFT EQU 7
FNG_OUT_15__AG EQU CYREG_PRT0_AG
FNG_OUT_15__AMUX EQU CYREG_PRT0_AMUX
FNG_OUT_15__BIE EQU CYREG_PRT0_BIE
FNG_OUT_15__BIT_MASK EQU CYREG_PRT0_BIT_MASK
FNG_OUT_15__BYP EQU CYREG_PRT0_BYP
FNG_OUT_15__CTL EQU CYREG_PRT0_CTL
FNG_OUT_15__DM0 EQU CYREG_PRT0_DM0
FNG_OUT_15__DM1 EQU CYREG_PRT0_DM1
FNG_OUT_15__DM2 EQU CYREG_PRT0_DM2
FNG_OUT_15__DR EQU CYREG_PRT0_DR
FNG_OUT_15__INP_DIS EQU CYREG_PRT0_INP_DIS
FNG_OUT_15__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
FNG_OUT_15__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
FNG_OUT_15__LCD_EN EQU CYREG_PRT0_LCD_EN
FNG_OUT_15__MASK EQU 0x80
FNG_OUT_15__PORT EQU 0
FNG_OUT_15__PRT EQU CYREG_PRT0_PRT
FNG_OUT_15__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
FNG_OUT_15__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
FNG_OUT_15__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
FNG_OUT_15__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
FNG_OUT_15__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
FNG_OUT_15__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
FNG_OUT_15__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
FNG_OUT_15__PS EQU CYREG_PRT0_PS
FNG_OUT_15__SHIFT EQU 7
FNG_OUT_15__SLW EQU CYREG_PRT0_SLW

; FNG_OUT_16
FNG_OUT_16__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
FNG_OUT_16__0__MASK EQU 0x01
FNG_OUT_16__0__PC EQU CYREG_PRT3_PC0
FNG_OUT_16__0__PORT EQU 3
FNG_OUT_16__0__SHIFT EQU 0
FNG_OUT_16__AG EQU CYREG_PRT3_AG
FNG_OUT_16__AMUX EQU CYREG_PRT3_AMUX
FNG_OUT_16__BIE EQU CYREG_PRT3_BIE
FNG_OUT_16__BIT_MASK EQU CYREG_PRT3_BIT_MASK
FNG_OUT_16__BYP EQU CYREG_PRT3_BYP
FNG_OUT_16__CTL EQU CYREG_PRT3_CTL
FNG_OUT_16__DM0 EQU CYREG_PRT3_DM0
FNG_OUT_16__DM1 EQU CYREG_PRT3_DM1
FNG_OUT_16__DM2 EQU CYREG_PRT3_DM2
FNG_OUT_16__DR EQU CYREG_PRT3_DR
FNG_OUT_16__INP_DIS EQU CYREG_PRT3_INP_DIS
FNG_OUT_16__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
FNG_OUT_16__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
FNG_OUT_16__LCD_EN EQU CYREG_PRT3_LCD_EN
FNG_OUT_16__MASK EQU 0x01
FNG_OUT_16__PORT EQU 3
FNG_OUT_16__PRT EQU CYREG_PRT3_PRT
FNG_OUT_16__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
FNG_OUT_16__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
FNG_OUT_16__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
FNG_OUT_16__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
FNG_OUT_16__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
FNG_OUT_16__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
FNG_OUT_16__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
FNG_OUT_16__PS EQU CYREG_PRT3_PS
FNG_OUT_16__SHIFT EQU 0
FNG_OUT_16__SLW EQU CYREG_PRT3_SLW

; FNG_OUT_17
FNG_OUT_17__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
FNG_OUT_17__0__MASK EQU 0x02
FNG_OUT_17__0__PC EQU CYREG_PRT3_PC1
FNG_OUT_17__0__PORT EQU 3
FNG_OUT_17__0__SHIFT EQU 1
FNG_OUT_17__AG EQU CYREG_PRT3_AG
FNG_OUT_17__AMUX EQU CYREG_PRT3_AMUX
FNG_OUT_17__BIE EQU CYREG_PRT3_BIE
FNG_OUT_17__BIT_MASK EQU CYREG_PRT3_BIT_MASK
FNG_OUT_17__BYP EQU CYREG_PRT3_BYP
FNG_OUT_17__CTL EQU CYREG_PRT3_CTL
FNG_OUT_17__DM0 EQU CYREG_PRT3_DM0
FNG_OUT_17__DM1 EQU CYREG_PRT3_DM1
FNG_OUT_17__DM2 EQU CYREG_PRT3_DM2
FNG_OUT_17__DR EQU CYREG_PRT3_DR
FNG_OUT_17__INP_DIS EQU CYREG_PRT3_INP_DIS
FNG_OUT_17__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
FNG_OUT_17__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
FNG_OUT_17__LCD_EN EQU CYREG_PRT3_LCD_EN
FNG_OUT_17__MASK EQU 0x02
FNG_OUT_17__PORT EQU 3
FNG_OUT_17__PRT EQU CYREG_PRT3_PRT
FNG_OUT_17__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
FNG_OUT_17__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
FNG_OUT_17__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
FNG_OUT_17__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
FNG_OUT_17__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
FNG_OUT_17__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
FNG_OUT_17__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
FNG_OUT_17__PS EQU CYREG_PRT3_PS
FNG_OUT_17__SHIFT EQU 1
FNG_OUT_17__SLW EQU CYREG_PRT3_SLW

; FNG_OUT_18
FNG_OUT_18__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
FNG_OUT_18__0__MASK EQU 0x04
FNG_OUT_18__0__PC EQU CYREG_PRT3_PC2
FNG_OUT_18__0__PORT EQU 3
FNG_OUT_18__0__SHIFT EQU 2
FNG_OUT_18__AG EQU CYREG_PRT3_AG
FNG_OUT_18__AMUX EQU CYREG_PRT3_AMUX
FNG_OUT_18__BIE EQU CYREG_PRT3_BIE
FNG_OUT_18__BIT_MASK EQU CYREG_PRT3_BIT_MASK
FNG_OUT_18__BYP EQU CYREG_PRT3_BYP
FNG_OUT_18__CTL EQU CYREG_PRT3_CTL
FNG_OUT_18__DM0 EQU CYREG_PRT3_DM0
FNG_OUT_18__DM1 EQU CYREG_PRT3_DM1
FNG_OUT_18__DM2 EQU CYREG_PRT3_DM2
FNG_OUT_18__DR EQU CYREG_PRT3_DR
FNG_OUT_18__INP_DIS EQU CYREG_PRT3_INP_DIS
FNG_OUT_18__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
FNG_OUT_18__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
FNG_OUT_18__LCD_EN EQU CYREG_PRT3_LCD_EN
FNG_OUT_18__MASK EQU 0x04
FNG_OUT_18__PORT EQU 3
FNG_OUT_18__PRT EQU CYREG_PRT3_PRT
FNG_OUT_18__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
FNG_OUT_18__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
FNG_OUT_18__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
FNG_OUT_18__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
FNG_OUT_18__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
FNG_OUT_18__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
FNG_OUT_18__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
FNG_OUT_18__PS EQU CYREG_PRT3_PS
FNG_OUT_18__SHIFT EQU 2
FNG_OUT_18__SLW EQU CYREG_PRT3_SLW

; FNG_OUT_19
FNG_OUT_19__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
FNG_OUT_19__0__MASK EQU 0x08
FNG_OUT_19__0__PC EQU CYREG_PRT3_PC3
FNG_OUT_19__0__PORT EQU 3
FNG_OUT_19__0__SHIFT EQU 3
FNG_OUT_19__AG EQU CYREG_PRT3_AG
FNG_OUT_19__AMUX EQU CYREG_PRT3_AMUX
FNG_OUT_19__BIE EQU CYREG_PRT3_BIE
FNG_OUT_19__BIT_MASK EQU CYREG_PRT3_BIT_MASK
FNG_OUT_19__BYP EQU CYREG_PRT3_BYP
FNG_OUT_19__CTL EQU CYREG_PRT3_CTL
FNG_OUT_19__DM0 EQU CYREG_PRT3_DM0
FNG_OUT_19__DM1 EQU CYREG_PRT3_DM1
FNG_OUT_19__DM2 EQU CYREG_PRT3_DM2
FNG_OUT_19__DR EQU CYREG_PRT3_DR
FNG_OUT_19__INP_DIS EQU CYREG_PRT3_INP_DIS
FNG_OUT_19__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
FNG_OUT_19__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
FNG_OUT_19__LCD_EN EQU CYREG_PRT3_LCD_EN
FNG_OUT_19__MASK EQU 0x08
FNG_OUT_19__PORT EQU 3
FNG_OUT_19__PRT EQU CYREG_PRT3_PRT
FNG_OUT_19__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
FNG_OUT_19__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
FNG_OUT_19__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
FNG_OUT_19__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
FNG_OUT_19__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
FNG_OUT_19__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
FNG_OUT_19__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
FNG_OUT_19__PS EQU CYREG_PRT3_PS
FNG_OUT_19__SHIFT EQU 3
FNG_OUT_19__SLW EQU CYREG_PRT3_SLW

; FNG_OUT_20
FNG_OUT_20__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
FNG_OUT_20__0__MASK EQU 0x10
FNG_OUT_20__0__PC EQU CYREG_PRT3_PC4
FNG_OUT_20__0__PORT EQU 3
FNG_OUT_20__0__SHIFT EQU 4
FNG_OUT_20__AG EQU CYREG_PRT3_AG
FNG_OUT_20__AMUX EQU CYREG_PRT3_AMUX
FNG_OUT_20__BIE EQU CYREG_PRT3_BIE
FNG_OUT_20__BIT_MASK EQU CYREG_PRT3_BIT_MASK
FNG_OUT_20__BYP EQU CYREG_PRT3_BYP
FNG_OUT_20__CTL EQU CYREG_PRT3_CTL
FNG_OUT_20__DM0 EQU CYREG_PRT3_DM0
FNG_OUT_20__DM1 EQU CYREG_PRT3_DM1
FNG_OUT_20__DM2 EQU CYREG_PRT3_DM2
FNG_OUT_20__DR EQU CYREG_PRT3_DR
FNG_OUT_20__INP_DIS EQU CYREG_PRT3_INP_DIS
FNG_OUT_20__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
FNG_OUT_20__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
FNG_OUT_20__LCD_EN EQU CYREG_PRT3_LCD_EN
FNG_OUT_20__MASK EQU 0x10
FNG_OUT_20__PORT EQU 3
FNG_OUT_20__PRT EQU CYREG_PRT3_PRT
FNG_OUT_20__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
FNG_OUT_20__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
FNG_OUT_20__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
FNG_OUT_20__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
FNG_OUT_20__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
FNG_OUT_20__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
FNG_OUT_20__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
FNG_OUT_20__PS EQU CYREG_PRT3_PS
FNG_OUT_20__SHIFT EQU 4
FNG_OUT_20__SLW EQU CYREG_PRT3_SLW

; FNG_OUT_21
FNG_OUT_21__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
FNG_OUT_21__0__MASK EQU 0x20
FNG_OUT_21__0__PC EQU CYREG_PRT3_PC5
FNG_OUT_21__0__PORT EQU 3
FNG_OUT_21__0__SHIFT EQU 5
FNG_OUT_21__AG EQU CYREG_PRT3_AG
FNG_OUT_21__AMUX EQU CYREG_PRT3_AMUX
FNG_OUT_21__BIE EQU CYREG_PRT3_BIE
FNG_OUT_21__BIT_MASK EQU CYREG_PRT3_BIT_MASK
FNG_OUT_21__BYP EQU CYREG_PRT3_BYP
FNG_OUT_21__CTL EQU CYREG_PRT3_CTL
FNG_OUT_21__DM0 EQU CYREG_PRT3_DM0
FNG_OUT_21__DM1 EQU CYREG_PRT3_DM1
FNG_OUT_21__DM2 EQU CYREG_PRT3_DM2
FNG_OUT_21__DR EQU CYREG_PRT3_DR
FNG_OUT_21__INP_DIS EQU CYREG_PRT3_INP_DIS
FNG_OUT_21__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
FNG_OUT_21__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
FNG_OUT_21__LCD_EN EQU CYREG_PRT3_LCD_EN
FNG_OUT_21__MASK EQU 0x20
FNG_OUT_21__PORT EQU 3
FNG_OUT_21__PRT EQU CYREG_PRT3_PRT
FNG_OUT_21__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
FNG_OUT_21__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
FNG_OUT_21__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
FNG_OUT_21__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
FNG_OUT_21__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
FNG_OUT_21__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
FNG_OUT_21__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
FNG_OUT_21__PS EQU CYREG_PRT3_PS
FNG_OUT_21__SHIFT EQU 5
FNG_OUT_21__SLW EQU CYREG_PRT3_SLW

; FNG_OUT_22
FNG_OUT_22__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
FNG_OUT_22__0__MASK EQU 0x40
FNG_OUT_22__0__PC EQU CYREG_PRT3_PC6
FNG_OUT_22__0__PORT EQU 3
FNG_OUT_22__0__SHIFT EQU 6
FNG_OUT_22__AG EQU CYREG_PRT3_AG
FNG_OUT_22__AMUX EQU CYREG_PRT3_AMUX
FNG_OUT_22__BIE EQU CYREG_PRT3_BIE
FNG_OUT_22__BIT_MASK EQU CYREG_PRT3_BIT_MASK
FNG_OUT_22__BYP EQU CYREG_PRT3_BYP
FNG_OUT_22__CTL EQU CYREG_PRT3_CTL
FNG_OUT_22__DM0 EQU CYREG_PRT3_DM0
FNG_OUT_22__DM1 EQU CYREG_PRT3_DM1
FNG_OUT_22__DM2 EQU CYREG_PRT3_DM2
FNG_OUT_22__DR EQU CYREG_PRT3_DR
FNG_OUT_22__INP_DIS EQU CYREG_PRT3_INP_DIS
FNG_OUT_22__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
FNG_OUT_22__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
FNG_OUT_22__LCD_EN EQU CYREG_PRT3_LCD_EN
FNG_OUT_22__MASK EQU 0x40
FNG_OUT_22__PORT EQU 3
FNG_OUT_22__PRT EQU CYREG_PRT3_PRT
FNG_OUT_22__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
FNG_OUT_22__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
FNG_OUT_22__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
FNG_OUT_22__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
FNG_OUT_22__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
FNG_OUT_22__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
FNG_OUT_22__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
FNG_OUT_22__PS EQU CYREG_PRT3_PS
FNG_OUT_22__SHIFT EQU 6
FNG_OUT_22__SLW EQU CYREG_PRT3_SLW

; FNG_OUT_23
FNG_OUT_23__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
FNG_OUT_23__0__MASK EQU 0x80
FNG_OUT_23__0__PC EQU CYREG_PRT3_PC7
FNG_OUT_23__0__PORT EQU 3
FNG_OUT_23__0__SHIFT EQU 7
FNG_OUT_23__AG EQU CYREG_PRT3_AG
FNG_OUT_23__AMUX EQU CYREG_PRT3_AMUX
FNG_OUT_23__BIE EQU CYREG_PRT3_BIE
FNG_OUT_23__BIT_MASK EQU CYREG_PRT3_BIT_MASK
FNG_OUT_23__BYP EQU CYREG_PRT3_BYP
FNG_OUT_23__CTL EQU CYREG_PRT3_CTL
FNG_OUT_23__DM0 EQU CYREG_PRT3_DM0
FNG_OUT_23__DM1 EQU CYREG_PRT3_DM1
FNG_OUT_23__DM2 EQU CYREG_PRT3_DM2
FNG_OUT_23__DR EQU CYREG_PRT3_DR
FNG_OUT_23__INP_DIS EQU CYREG_PRT3_INP_DIS
FNG_OUT_23__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
FNG_OUT_23__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
FNG_OUT_23__LCD_EN EQU CYREG_PRT3_LCD_EN
FNG_OUT_23__MASK EQU 0x80
FNG_OUT_23__PORT EQU 3
FNG_OUT_23__PRT EQU CYREG_PRT3_PRT
FNG_OUT_23__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
FNG_OUT_23__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
FNG_OUT_23__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
FNG_OUT_23__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
FNG_OUT_23__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
FNG_OUT_23__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
FNG_OUT_23__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
FNG_OUT_23__PS EQU CYREG_PRT3_PS
FNG_OUT_23__SHIFT EQU 7
FNG_OUT_23__SLW EQU CYREG_PRT3_SLW

; FNG_OUT_24
FNG_OUT_24__0__INTTYPE EQU CYREG_PICU5_INTTYPE0
FNG_OUT_24__0__MASK EQU 0x01
FNG_OUT_24__0__PC EQU CYREG_PRT5_PC0
FNG_OUT_24__0__PORT EQU 5
FNG_OUT_24__0__SHIFT EQU 0
FNG_OUT_24__AG EQU CYREG_PRT5_AG
FNG_OUT_24__AMUX EQU CYREG_PRT5_AMUX
FNG_OUT_24__BIE EQU CYREG_PRT5_BIE
FNG_OUT_24__BIT_MASK EQU CYREG_PRT5_BIT_MASK
FNG_OUT_24__BYP EQU CYREG_PRT5_BYP
FNG_OUT_24__CTL EQU CYREG_PRT5_CTL
FNG_OUT_24__DM0 EQU CYREG_PRT5_DM0
FNG_OUT_24__DM1 EQU CYREG_PRT5_DM1
FNG_OUT_24__DM2 EQU CYREG_PRT5_DM2
FNG_OUT_24__DR EQU CYREG_PRT5_DR
FNG_OUT_24__INP_DIS EQU CYREG_PRT5_INP_DIS
FNG_OUT_24__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
FNG_OUT_24__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
FNG_OUT_24__LCD_EN EQU CYREG_PRT5_LCD_EN
FNG_OUT_24__MASK EQU 0x01
FNG_OUT_24__PORT EQU 5
FNG_OUT_24__PRT EQU CYREG_PRT5_PRT
FNG_OUT_24__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
FNG_OUT_24__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
FNG_OUT_24__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
FNG_OUT_24__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
FNG_OUT_24__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
FNG_OUT_24__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
FNG_OUT_24__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
FNG_OUT_24__PS EQU CYREG_PRT5_PS
FNG_OUT_24__SHIFT EQU 0
FNG_OUT_24__SLW EQU CYREG_PRT5_SLW

; FNG_OUT_25
FNG_OUT_25__0__INTTYPE EQU CYREG_PICU5_INTTYPE1
FNG_OUT_25__0__MASK EQU 0x02
FNG_OUT_25__0__PC EQU CYREG_PRT5_PC1
FNG_OUT_25__0__PORT EQU 5
FNG_OUT_25__0__SHIFT EQU 1
FNG_OUT_25__AG EQU CYREG_PRT5_AG
FNG_OUT_25__AMUX EQU CYREG_PRT5_AMUX
FNG_OUT_25__BIE EQU CYREG_PRT5_BIE
FNG_OUT_25__BIT_MASK EQU CYREG_PRT5_BIT_MASK
FNG_OUT_25__BYP EQU CYREG_PRT5_BYP
FNG_OUT_25__CTL EQU CYREG_PRT5_CTL
FNG_OUT_25__DM0 EQU CYREG_PRT5_DM0
FNG_OUT_25__DM1 EQU CYREG_PRT5_DM1
FNG_OUT_25__DM2 EQU CYREG_PRT5_DM2
FNG_OUT_25__DR EQU CYREG_PRT5_DR
FNG_OUT_25__INP_DIS EQU CYREG_PRT5_INP_DIS
FNG_OUT_25__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
FNG_OUT_25__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
FNG_OUT_25__LCD_EN EQU CYREG_PRT5_LCD_EN
FNG_OUT_25__MASK EQU 0x02
FNG_OUT_25__PORT EQU 5
FNG_OUT_25__PRT EQU CYREG_PRT5_PRT
FNG_OUT_25__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
FNG_OUT_25__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
FNG_OUT_25__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
FNG_OUT_25__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
FNG_OUT_25__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
FNG_OUT_25__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
FNG_OUT_25__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
FNG_OUT_25__PS EQU CYREG_PRT5_PS
FNG_OUT_25__SHIFT EQU 1
FNG_OUT_25__SLW EQU CYREG_PRT5_SLW

; FNG_OUT_26
FNG_OUT_26__0__INTTYPE EQU CYREG_PICU5_INTTYPE2
FNG_OUT_26__0__MASK EQU 0x04
FNG_OUT_26__0__PC EQU CYREG_PRT5_PC2
FNG_OUT_26__0__PORT EQU 5
FNG_OUT_26__0__SHIFT EQU 2
FNG_OUT_26__AG EQU CYREG_PRT5_AG
FNG_OUT_26__AMUX EQU CYREG_PRT5_AMUX
FNG_OUT_26__BIE EQU CYREG_PRT5_BIE
FNG_OUT_26__BIT_MASK EQU CYREG_PRT5_BIT_MASK
FNG_OUT_26__BYP EQU CYREG_PRT5_BYP
FNG_OUT_26__CTL EQU CYREG_PRT5_CTL
FNG_OUT_26__DM0 EQU CYREG_PRT5_DM0
FNG_OUT_26__DM1 EQU CYREG_PRT5_DM1
FNG_OUT_26__DM2 EQU CYREG_PRT5_DM2
FNG_OUT_26__DR EQU CYREG_PRT5_DR
FNG_OUT_26__INP_DIS EQU CYREG_PRT5_INP_DIS
FNG_OUT_26__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
FNG_OUT_26__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
FNG_OUT_26__LCD_EN EQU CYREG_PRT5_LCD_EN
FNG_OUT_26__MASK EQU 0x04
FNG_OUT_26__PORT EQU 5
FNG_OUT_26__PRT EQU CYREG_PRT5_PRT
FNG_OUT_26__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
FNG_OUT_26__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
FNG_OUT_26__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
FNG_OUT_26__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
FNG_OUT_26__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
FNG_OUT_26__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
FNG_OUT_26__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
FNG_OUT_26__PS EQU CYREG_PRT5_PS
FNG_OUT_26__SHIFT EQU 2
FNG_OUT_26__SLW EQU CYREG_PRT5_SLW

; FNG_OUT_27
FNG_OUT_27__0__INTTYPE EQU CYREG_PICU5_INTTYPE3
FNG_OUT_27__0__MASK EQU 0x08
FNG_OUT_27__0__PC EQU CYREG_PRT5_PC3
FNG_OUT_27__0__PORT EQU 5
FNG_OUT_27__0__SHIFT EQU 3
FNG_OUT_27__AG EQU CYREG_PRT5_AG
FNG_OUT_27__AMUX EQU CYREG_PRT5_AMUX
FNG_OUT_27__BIE EQU CYREG_PRT5_BIE
FNG_OUT_27__BIT_MASK EQU CYREG_PRT5_BIT_MASK
FNG_OUT_27__BYP EQU CYREG_PRT5_BYP
FNG_OUT_27__CTL EQU CYREG_PRT5_CTL
FNG_OUT_27__DM0 EQU CYREG_PRT5_DM0
FNG_OUT_27__DM1 EQU CYREG_PRT5_DM1
FNG_OUT_27__DM2 EQU CYREG_PRT5_DM2
FNG_OUT_27__DR EQU CYREG_PRT5_DR
FNG_OUT_27__INP_DIS EQU CYREG_PRT5_INP_DIS
FNG_OUT_27__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
FNG_OUT_27__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
FNG_OUT_27__LCD_EN EQU CYREG_PRT5_LCD_EN
FNG_OUT_27__MASK EQU 0x08
FNG_OUT_27__PORT EQU 5
FNG_OUT_27__PRT EQU CYREG_PRT5_PRT
FNG_OUT_27__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
FNG_OUT_27__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
FNG_OUT_27__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
FNG_OUT_27__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
FNG_OUT_27__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
FNG_OUT_27__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
FNG_OUT_27__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
FNG_OUT_27__PS EQU CYREG_PRT5_PS
FNG_OUT_27__SHIFT EQU 3
FNG_OUT_27__SLW EQU CYREG_PRT5_SLW

; FNG_OUT_28
FNG_OUT_28__0__INTTYPE EQU CYREG_PICU5_INTTYPE4
FNG_OUT_28__0__MASK EQU 0x10
FNG_OUT_28__0__PC EQU CYREG_PRT5_PC4
FNG_OUT_28__0__PORT EQU 5
FNG_OUT_28__0__SHIFT EQU 4
FNG_OUT_28__AG EQU CYREG_PRT5_AG
FNG_OUT_28__AMUX EQU CYREG_PRT5_AMUX
FNG_OUT_28__BIE EQU CYREG_PRT5_BIE
FNG_OUT_28__BIT_MASK EQU CYREG_PRT5_BIT_MASK
FNG_OUT_28__BYP EQU CYREG_PRT5_BYP
FNG_OUT_28__CTL EQU CYREG_PRT5_CTL
FNG_OUT_28__DM0 EQU CYREG_PRT5_DM0
FNG_OUT_28__DM1 EQU CYREG_PRT5_DM1
FNG_OUT_28__DM2 EQU CYREG_PRT5_DM2
FNG_OUT_28__DR EQU CYREG_PRT5_DR
FNG_OUT_28__INP_DIS EQU CYREG_PRT5_INP_DIS
FNG_OUT_28__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
FNG_OUT_28__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
FNG_OUT_28__LCD_EN EQU CYREG_PRT5_LCD_EN
FNG_OUT_28__MASK EQU 0x10
FNG_OUT_28__PORT EQU 5
FNG_OUT_28__PRT EQU CYREG_PRT5_PRT
FNG_OUT_28__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
FNG_OUT_28__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
FNG_OUT_28__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
FNG_OUT_28__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
FNG_OUT_28__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
FNG_OUT_28__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
FNG_OUT_28__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
FNG_OUT_28__PS EQU CYREG_PRT5_PS
FNG_OUT_28__SHIFT EQU 4
FNG_OUT_28__SLW EQU CYREG_PRT5_SLW

; FNG_OUT_29
FNG_OUT_29__0__INTTYPE EQU CYREG_PICU5_INTTYPE5
FNG_OUT_29__0__MASK EQU 0x20
FNG_OUT_29__0__PC EQU CYREG_PRT5_PC5
FNG_OUT_29__0__PORT EQU 5
FNG_OUT_29__0__SHIFT EQU 5
FNG_OUT_29__AG EQU CYREG_PRT5_AG
FNG_OUT_29__AMUX EQU CYREG_PRT5_AMUX
FNG_OUT_29__BIE EQU CYREG_PRT5_BIE
FNG_OUT_29__BIT_MASK EQU CYREG_PRT5_BIT_MASK
FNG_OUT_29__BYP EQU CYREG_PRT5_BYP
FNG_OUT_29__CTL EQU CYREG_PRT5_CTL
FNG_OUT_29__DM0 EQU CYREG_PRT5_DM0
FNG_OUT_29__DM1 EQU CYREG_PRT5_DM1
FNG_OUT_29__DM2 EQU CYREG_PRT5_DM2
FNG_OUT_29__DR EQU CYREG_PRT5_DR
FNG_OUT_29__INP_DIS EQU CYREG_PRT5_INP_DIS
FNG_OUT_29__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
FNG_OUT_29__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
FNG_OUT_29__LCD_EN EQU CYREG_PRT5_LCD_EN
FNG_OUT_29__MASK EQU 0x20
FNG_OUT_29__PORT EQU 5
FNG_OUT_29__PRT EQU CYREG_PRT5_PRT
FNG_OUT_29__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
FNG_OUT_29__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
FNG_OUT_29__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
FNG_OUT_29__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
FNG_OUT_29__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
FNG_OUT_29__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
FNG_OUT_29__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
FNG_OUT_29__PS EQU CYREG_PRT5_PS
FNG_OUT_29__SHIFT EQU 5
FNG_OUT_29__SLW EQU CYREG_PRT5_SLW

; FNG_OUT_30
FNG_OUT_30__0__INTTYPE EQU CYREG_PICU5_INTTYPE6
FNG_OUT_30__0__MASK EQU 0x40
FNG_OUT_30__0__PC EQU CYREG_PRT5_PC6
FNG_OUT_30__0__PORT EQU 5
FNG_OUT_30__0__SHIFT EQU 6
FNG_OUT_30__AG EQU CYREG_PRT5_AG
FNG_OUT_30__AMUX EQU CYREG_PRT5_AMUX
FNG_OUT_30__BIE EQU CYREG_PRT5_BIE
FNG_OUT_30__BIT_MASK EQU CYREG_PRT5_BIT_MASK
FNG_OUT_30__BYP EQU CYREG_PRT5_BYP
FNG_OUT_30__CTL EQU CYREG_PRT5_CTL
FNG_OUT_30__DM0 EQU CYREG_PRT5_DM0
FNG_OUT_30__DM1 EQU CYREG_PRT5_DM1
FNG_OUT_30__DM2 EQU CYREG_PRT5_DM2
FNG_OUT_30__DR EQU CYREG_PRT5_DR
FNG_OUT_30__INP_DIS EQU CYREG_PRT5_INP_DIS
FNG_OUT_30__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
FNG_OUT_30__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
FNG_OUT_30__LCD_EN EQU CYREG_PRT5_LCD_EN
FNG_OUT_30__MASK EQU 0x40
FNG_OUT_30__PORT EQU 5
FNG_OUT_30__PRT EQU CYREG_PRT5_PRT
FNG_OUT_30__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
FNG_OUT_30__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
FNG_OUT_30__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
FNG_OUT_30__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
FNG_OUT_30__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
FNG_OUT_30__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
FNG_OUT_30__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
FNG_OUT_30__PS EQU CYREG_PRT5_PS
FNG_OUT_30__SHIFT EQU 6
FNG_OUT_30__SLW EQU CYREG_PRT5_SLW

; FNG_OUT_31
FNG_OUT_31__0__INTTYPE EQU CYREG_PICU5_INTTYPE7
FNG_OUT_31__0__MASK EQU 0x80
FNG_OUT_31__0__PC EQU CYREG_PRT5_PC7
FNG_OUT_31__0__PORT EQU 5
FNG_OUT_31__0__SHIFT EQU 7
FNG_OUT_31__AG EQU CYREG_PRT5_AG
FNG_OUT_31__AMUX EQU CYREG_PRT5_AMUX
FNG_OUT_31__BIE EQU CYREG_PRT5_BIE
FNG_OUT_31__BIT_MASK EQU CYREG_PRT5_BIT_MASK
FNG_OUT_31__BYP EQU CYREG_PRT5_BYP
FNG_OUT_31__CTL EQU CYREG_PRT5_CTL
FNG_OUT_31__DM0 EQU CYREG_PRT5_DM0
FNG_OUT_31__DM1 EQU CYREG_PRT5_DM1
FNG_OUT_31__DM2 EQU CYREG_PRT5_DM2
FNG_OUT_31__DR EQU CYREG_PRT5_DR
FNG_OUT_31__INP_DIS EQU CYREG_PRT5_INP_DIS
FNG_OUT_31__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
FNG_OUT_31__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
FNG_OUT_31__LCD_EN EQU CYREG_PRT5_LCD_EN
FNG_OUT_31__MASK EQU 0x80
FNG_OUT_31__PORT EQU 5
FNG_OUT_31__PRT EQU CYREG_PRT5_PRT
FNG_OUT_31__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
FNG_OUT_31__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
FNG_OUT_31__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
FNG_OUT_31__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
FNG_OUT_31__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
FNG_OUT_31__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
FNG_OUT_31__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
FNG_OUT_31__PS EQU CYREG_PRT5_PS
FNG_OUT_31__SHIFT EQU 7
FNG_OUT_31__SLW EQU CYREG_PRT5_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 53142857
BCLK__BUS_CLK__KHZ EQU 53142
BCLK__BUS_CLK__MHZ EQU 53
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 0
CYDEV_CONFIGURATION_DMA EQU 1
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_DMA
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x200
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x0000000F
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
