{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731524880800 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731524880800 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 13 16:08:00 2024 " "Processing started: Wed Nov 13 16:08:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731524880800 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524880800 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0-cv-neorv32 -c de0-cv-neorv32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0-cv-neorv32 -c de0-cv-neorv32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524880800 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731524881094 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731524881094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll/pll_sys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/pll/pll_sys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_sys-SYN " "Found design unit 1: pll_sys-SYN" {  } { { "src/pll/pll_sys.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/pll/pll_sys.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885939 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_sys " "Found entity 1: pll_sys" {  } { { "src/pll/pll_sys.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/pll/pll_sys.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524885939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-syn " "Found design unit 1: top-syn" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885943 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524885943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_application_image.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_application_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_application_image-body " "Found design unit 1: neorv32_application_image-body" {  } { { "../../submodules/neorv32/rtl/core/neorv32_application_image.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_application_image.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524885943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_bootloader_image.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_bootloader_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_bootloader_image-body " "Found design unit 1: neorv32_bootloader_image-body" {  } { { "../../submodules/neorv32/rtl/core/neorv32_bootloader_image.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_bootloader_image.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524885943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_boot_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_boot_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_boot_rom-neorv32_boot_rom_rtl " "Found design unit 1: neorv32_boot_rom-neorv32_boot_rom_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_boot_rom.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_boot_rom.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885947 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_boot_rom " "Found entity 1: neorv32_boot_rom" {  } { { "../../submodules/neorv32/rtl/core/neorv32_boot_rom.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_boot_rom.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524885947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cache.vhd 8 4 " "Found 8 design units, including 4 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cache-neorv32_cache_rtl " "Found design unit 1: neorv32_cache-neorv32_cache_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cache.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cache.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885947 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_cache_host-neorv32_cache_host_rtl " "Found design unit 2: neorv32_cache_host-neorv32_cache_host_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cache.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cache.vhd" 426 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885947 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 neorv32_cache_memory-neorv32_cache_memory_rtl " "Found design unit 3: neorv32_cache_memory-neorv32_cache_memory_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cache.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cache.vhd" 591 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885947 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 neorv32_cache_bus-neorv32_cache_bus_rtl " "Found design unit 4: neorv32_cache_bus-neorv32_cache_bus_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cache.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cache.vhd" 787 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885947 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cache " "Found entity 1: neorv32_cache" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cache.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cache.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885947 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_cache_host " "Found entity 2: neorv32_cache_host" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cache.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cache.vhd" 397 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885947 ""} { "Info" "ISGN_ENTITY_NAME" "3 neorv32_cache_memory " "Found entity 3: neorv32_cache_memory" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cache.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cache.vhd" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885947 ""} { "Info" "ISGN_ENTITY_NAME" "4 neorv32_cache_bus " "Found entity 4: neorv32_cache_bus" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cache.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cache.vhd" 753 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524885947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cfs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cfs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cfs-neorv32_cfs_rtl " "Found design unit 1: neorv32_cfs-neorv32_cfs_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cfs.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885951 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cfs " "Found entity 1: neorv32_cfs" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cfs.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524885951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_clockgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_clockgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_clockgate-neorv32_clockgate_rtl " "Found design unit 1: neorv32_clockgate-neorv32_clockgate_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_clockgate.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_clockgate.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885951 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_clockgate " "Found entity 1: neorv32_clockgate" {  } { { "../../submodules/neorv32/rtl/core/neorv32_clockgate.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_clockgate.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524885951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_alu-neorv32_cpu_cpu_rtl " "Found design unit 1: neorv32_cpu_alu-neorv32_cpu_cpu_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_alu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_alu.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885951 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_alu " "Found entity 1: neorv32_cpu_alu" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_alu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_alu.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524885951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_control-neorv32_cpu_control_rtl " "Found design unit 1: neorv32_cpu_control-neorv32_cpu_control_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_control.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885955 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_control " "Found entity 1: neorv32_cpu_control" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_control.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524885955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_bitmanip-neorv32_cpu_cp_bitmanip_rtl " "Found design unit 1: neorv32_cpu_cp_bitmanip-neorv32_cpu_cp_bitmanip_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885955 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_bitmanip " "Found entity 1: neorv32_cpu_cp_bitmanip" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524885955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_cfu-neorv32_cpu_cp_cfu_rtl " "Found design unit 1: neorv32_cpu_cp_cfu-neorv32_cpu_cp_cfu_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd" 137 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885959 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_cfu " "Found entity 1: neorv32_cpu_cp_cfu" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524885959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_cond.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_cond.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_cond-neorv32_cpu_cp_cond_rtl " "Found design unit 1: neorv32_cpu_cp_cond-neorv32_cpu_cp_cond_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_cp_cond.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_cond.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885959 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_cond " "Found entity 1: neorv32_cpu_cp_cond" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_cp_cond.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_cond.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524885959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_fpu-neorv32_cpu_cp_fpu_rtl " "Found design unit 1: neorv32_cpu_cp_fpu-neorv32_cpu_cp_fpu_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885963 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_cpu_cp_fpu_normalizer-neorv32_cpu_cp_fpu_normalizer_rtl " "Found design unit 2: neorv32_cpu_cp_fpu_normalizer-neorv32_cpu_cp_fpu_normalizer_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 1586 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885963 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 neorv32_cpu_cp_fpu_f2i-neorv32_cpu_cp_fpu_f2i_rtl " "Found design unit 3: neorv32_cpu_cp_fpu_f2i-neorv32_cpu_cp_fpu_f2i_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 2028 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885963 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_fpu " "Found entity 1: neorv32_cpu_cp_fpu" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885963 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_cpu_cp_fpu_normalizer " "Found entity 2: neorv32_cpu_cp_fpu_normalizer" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 1559 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885963 ""} { "Info" "ISGN_ENTITY_NAME" "3 neorv32_cpu_cp_fpu_f2i " "Found entity 3: neorv32_cpu_cp_fpu_f2i" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 2003 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524885963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_muldiv-neorv32_cpu_cp_muldiv_rtl " "Found design unit 1: neorv32_cpu_cp_muldiv-neorv32_cpu_cp_muldiv_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885963 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_muldiv " "Found entity 1: neorv32_cpu_cp_muldiv" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524885963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_shifter-neorv32_cpu_cp_shifter_rtl " "Found design unit 1: neorv32_cpu_cp_shifter-neorv32_cpu_cp_shifter_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885967 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_shifter " "Found entity 1: neorv32_cpu_cp_shifter" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524885967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_decompressor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_decompressor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_decompressor-neorv32_cpu_decompressor_rtl " "Found design unit 1: neorv32_cpu_decompressor-neorv32_cpu_decompressor_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_decompressor.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_decompressor.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885967 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_decompressor " "Found entity 1: neorv32_cpu_decompressor" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_decompressor.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_decompressor.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524885967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_lsu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_lsu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_lsu-neorv32_cpu_lsu_rtl " "Found design unit 1: neorv32_cpu_lsu-neorv32_cpu_lsu_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_lsu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_lsu.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885967 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_lsu " "Found entity 1: neorv32_cpu_lsu" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_lsu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_lsu.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524885967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_pmp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_pmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_pmp-neorv32_cpu_pmp_rtl " "Found design unit 1: neorv32_cpu_pmp-neorv32_cpu_pmp_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_pmp.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_pmp.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885971 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_pmp " "Found entity 1: neorv32_cpu_pmp" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_pmp.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_pmp.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524885971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_regfile-neorv32_cpu_regfile_rtl " "Found design unit 1: neorv32_cpu_regfile-neorv32_cpu_regfile_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_regfile.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_regfile.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885971 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_regfile " "Found entity 1: neorv32_cpu_regfile" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_regfile.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_regfile.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524885971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu-neorv32_cpu_rtl " "Found design unit 1: neorv32_cpu-neorv32_cpu_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885971 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu " "Found entity 1: neorv32_cpu" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524885971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_crc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_crc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_crc-neorv32_crc_rtl " "Found design unit 1: neorv32_crc-neorv32_crc_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_crc.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_crc.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885975 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_crc " "Found entity 1: neorv32_crc" {  } { { "../../submodules/neorv32/rtl/core/neorv32_crc.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_crc.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524885975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_debug_dm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_debug_dm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_debug_dm-neorv32_debug_dm_rtl " "Found design unit 1: neorv32_debug_dm-neorv32_debug_dm_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_debug_dm.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_debug_dm.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885975 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_debug_dm " "Found entity 1: neorv32_debug_dm" {  } { { "../../submodules/neorv32/rtl/core/neorv32_debug_dm.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_debug_dm.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524885975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_debug_dtm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_debug_dtm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_debug_dtm-neorv32_debug_dtm_rtl " "Found design unit 1: neorv32_debug_dtm-neorv32_debug_dtm_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_debug_dtm.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_debug_dtm.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885975 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_debug_dtm " "Found entity 1: neorv32_debug_dtm" {  } { { "../../submodules/neorv32/rtl/core/neorv32_debug_dtm.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_debug_dtm.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524885975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_dma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_dma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_dma-neorv32_dma_rtl " "Found design unit 1: neorv32_dma-neorv32_dma_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_dma.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_dma.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885979 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_dma " "Found entity 1: neorv32_dma" {  } { { "../../submodules/neorv32/rtl/core/neorv32_dma.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_dma.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524885979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_dmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_dmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_dmem-neorv32_dmem_rtl " "Found design unit 1: neorv32_dmem-neorv32_dmem_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_dmem.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_dmem.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885979 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_dmem " "Found entity 1: neorv32_dmem" {  } { { "../../submodules/neorv32/rtl/core/neorv32_dmem.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_dmem.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524885979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_fifo-neorv32_fifo_rtl " "Found design unit 1: neorv32_fifo-neorv32_fifo_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_fifo.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_fifo.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885979 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_fifo " "Found entity 1: neorv32_fifo" {  } { { "../../submodules/neorv32/rtl/core/neorv32_fifo.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_fifo.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524885979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_gpio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_gpio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_gpio-neorv32_gpio_rtl " "Found design unit 1: neorv32_gpio-neorv32_gpio_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_gpio.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_gpio.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885979 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_gpio " "Found entity 1: neorv32_gpio" {  } { { "../../submodules/neorv32/rtl/core/neorv32_gpio.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_gpio.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524885979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_gptmr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_gptmr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_gptmr-neorv32_gptmr_rtl " "Found design unit 1: neorv32_gptmr-neorv32_gptmr_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_gptmr.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_gptmr.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885983 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_gptmr " "Found entity 1: neorv32_gptmr" {  } { { "../../submodules/neorv32/rtl/core/neorv32_gptmr.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_gptmr.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524885983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_imem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_imem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_imem-neorv32_imem_rtl " "Found design unit 1: neorv32_imem-neorv32_imem_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_imem.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_imem.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885983 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_imem " "Found entity 1: neorv32_imem" {  } { { "../../submodules/neorv32/rtl/core/neorv32_imem.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_imem.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524885983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_intercon.vhd 8 4 " "Found 8 design units, including 4 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_intercon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_bus_switch-neorv32_bus_switch_rtl " "Found design unit 1: neorv32_bus_switch-neorv32_bus_switch_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_intercon.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_intercon.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885983 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_bus_gateway-neorv32_bus_gateway_rtl " "Found design unit 2: neorv32_bus_gateway-neorv32_bus_gateway_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_intercon.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_intercon.vhd" 234 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885983 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 neorv32_bus_io_switch-neorv32_bus_io_switch_rtl " "Found design unit 3: neorv32_bus_io_switch-neorv32_bus_io_switch_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_intercon.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_intercon.vhd" 463 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885983 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 neorv32_bus_reservation_set-neorv32_bus_reservation_set_rtl " "Found design unit 4: neorv32_bus_reservation_set-neorv32_bus_reservation_set_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_intercon.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_intercon.vhd" 650 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885983 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_bus_switch " "Found entity 1: neorv32_bus_switch" {  } { { "../../submodules/neorv32/rtl/core/neorv32_intercon.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_intercon.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885983 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_bus_gateway " "Found entity 2: neorv32_bus_gateway" {  } { { "../../submodules/neorv32/rtl/core/neorv32_intercon.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_intercon.vhd" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885983 ""} { "Info" "ISGN_ENTITY_NAME" "3 neorv32_bus_io_switch " "Found entity 3: neorv32_bus_io_switch" {  } { { "../../submodules/neorv32/rtl/core/neorv32_intercon.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_intercon.vhd" 383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885983 ""} { "Info" "ISGN_ENTITY_NAME" "4 neorv32_bus_reservation_set " "Found entity 4: neorv32_bus_reservation_set" {  } { { "../../submodules/neorv32/rtl/core/neorv32_intercon.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_intercon.vhd" 632 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524885983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_mtime.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_mtime.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_mtime-neorv32_mtime_rtl " "Found design unit 1: neorv32_mtime-neorv32_mtime_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_mtime.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_mtime.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885987 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_mtime " "Found entity 1: neorv32_mtime" {  } { { "../../submodules/neorv32/rtl/core/neorv32_mtime.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_mtime.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524885987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_neoled.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_neoled.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_neoled-neorv32_neoled_rtl " "Found design unit 1: neorv32_neoled-neorv32_neoled_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_neoled.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_neoled.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885987 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_neoled " "Found entity 1: neorv32_neoled" {  } { { "../../submodules/neorv32/rtl/core/neorv32_neoled.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_neoled.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524885987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_onewire.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_onewire.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_onewire-neorv32_onewire_rtl " "Found design unit 1: neorv32_onewire-neorv32_onewire_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_onewire.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_onewire.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885987 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_onewire " "Found entity 1: neorv32_onewire" {  } { { "../../submodules/neorv32/rtl/core/neorv32_onewire.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_onewire.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524885987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_package.vhd 4 0 " "Found 4 design units, including 0 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_package (neorv32) " "Found design unit 1: neorv32_package (neorv32)" {  } { { "../../submodules/neorv32/rtl/core/neorv32_package.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_package.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885991 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_package-body " "Found design unit 2: neorv32_package-body" {  } { { "../../submodules/neorv32/rtl/core/neorv32_package.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_package.vhd" 859 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885991 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 neorv32_bootloader_image (neorv32) " "Found design unit 3: neorv32_bootloader_image (neorv32)" {  } { { "../../submodules/neorv32/rtl/core/neorv32_package.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_package.vhd" 1131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885991 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 neorv32_application_image (neorv32) " "Found design unit 4: neorv32_application_image (neorv32)" {  } { { "../../submodules/neorv32/rtl/core/neorv32_package.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_package.vhd" 1148 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524885991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_pwm-neorv32_pwm_rtl " "Found design unit 1: neorv32_pwm-neorv32_pwm_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_pwm.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_pwm.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885991 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_pwm " "Found entity 1: neorv32_pwm" {  } { { "../../submodules/neorv32/rtl/core/neorv32_pwm.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_pwm.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524885991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_sdi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_sdi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_sdi-neorv32_sdi_rtl " "Found design unit 1: neorv32_sdi-neorv32_sdi_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_sdi.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_sdi.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885995 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_sdi " "Found entity 1: neorv32_sdi" {  } { { "../../submodules/neorv32/rtl/core/neorv32_sdi.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_sdi.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524885995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_slink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_slink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_slink-neorv32_slink_rtl " "Found design unit 1: neorv32_slink-neorv32_slink_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_slink.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_slink.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885995 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_slink " "Found entity 1: neorv32_slink" {  } { { "../../submodules/neorv32/rtl/core/neorv32_slink.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_slink.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524885995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_spi-neorv32_spi_rtl " "Found design unit 1: neorv32_spi-neorv32_spi_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_spi.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_spi.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885995 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_spi " "Found entity 1: neorv32_spi" {  } { { "../../submodules/neorv32/rtl/core/neorv32_spi.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_spi.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524885995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_sysinfo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_sysinfo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_sysinfo-neorv32_sysinfo_rtl " "Found design unit 1: neorv32_sysinfo-neorv32_sysinfo_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_sysinfo.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_sysinfo.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885999 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_sysinfo " "Found entity 1: neorv32_sysinfo" {  } { { "../../submodules/neorv32/rtl/core/neorv32_sysinfo.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_sysinfo.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524885999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_top-neorv32_top_rtl " "Found design unit 1: neorv32_top-neorv32_top_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 238 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885999 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_top " "Found entity 1: neorv32_top" {  } { { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524885999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524885999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_trng.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_trng.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_trng-neorv32_trng_rtl " "Found design unit 1: neorv32_trng-neorv32_trng_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_trng.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524886003 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neoTRNG-neoTRNG_rtl " "Found design unit 2: neoTRNG-neoTRNG_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_trng.vhd" 263 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524886003 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 neoTRNG_cell-neoTRNG_cell_rtl " "Found design unit 3: neoTRNG_cell-neoTRNG_cell_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_trng.vhd" 418 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524886003 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_trng " "Found entity 1: neorv32_trng" {  } { { "../../submodules/neorv32/rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_trng.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524886003 ""} { "Info" "ISGN_ENTITY_NAME" "2 neoTRNG " "Found entity 2: neoTRNG" {  } { { "../../submodules/neorv32/rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_trng.vhd" 248 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524886003 ""} { "Info" "ISGN_ENTITY_NAME" "3 neoTRNG_cell " "Found entity 3: neoTRNG_cell" {  } { { "../../submodules/neorv32/rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_trng.vhd" 404 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524886003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524886003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_twi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_twi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_twi-neorv32_twi_rtl " "Found design unit 1: neorv32_twi-neorv32_twi_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_twi.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_twi.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524886003 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_twi " "Found entity 1: neorv32_twi" {  } { { "../../submodules/neorv32/rtl/core/neorv32_twi.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_twi.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524886003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524886003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_uart-neorv32_uart_rtl " "Found design unit 1: neorv32_uart-neorv32_uart_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_uart.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_uart.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524886003 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_uart " "Found entity 1: neorv32_uart" {  } { { "../../submodules/neorv32/rtl/core/neorv32_uart.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_uart.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524886003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524886003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_wdt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_wdt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_wdt-neorv32_wdt_rtl " "Found design unit 1: neorv32_wdt-neorv32_wdt_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_wdt.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_wdt.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524886007 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_wdt " "Found entity 1: neorv32_wdt" {  } { { "../../submodules/neorv32/rtl/core/neorv32_wdt.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_wdt.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524886007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524886007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_xbus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_xbus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_xbus-neorv32_xbus_rtl " "Found design unit 1: neorv32_xbus-neorv32_xbus_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_xbus.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_xbus.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524886007 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_xbus " "Found entity 1: neorv32_xbus" {  } { { "../../submodules/neorv32/rtl/core/neorv32_xbus.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_xbus.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524886007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524886007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_xip.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_xip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_xip-neorv32_xip_rtl " "Found design unit 1: neorv32_xip-neorv32_xip_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_xip.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_xip.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524886007 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_xip_phy-neorv32_xip_phy_rtl " "Found design unit 2: neorv32_xip_phy-neorv32_xip_phy_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_xip.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_xip.vhd" 446 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524886007 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_xip " "Found entity 1: neorv32_xip" {  } { { "../../submodules/neorv32/rtl/core/neorv32_xip.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_xip.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524886007 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_xip_phy " "Found entity 2: neorv32_xip_phy" {  } { { "../../submodules/neorv32/rtl/core/neorv32_xip.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_xip.vhd" 420 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524886007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524886007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_xirq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_xirq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_xirq-neorv32_xirq_rtl " "Found design unit 1: neorv32_xirq-neorv32_xirq_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_xirq.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_xirq.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524886011 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_xirq " "Found entity 1: neorv32_xirq" {  } { { "../../submodules/neorv32/rtl/core/neorv32_xirq.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_xirq.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524886011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524886011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/counter/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-Behavioral " "Found design unit 1: counter-Behavioral" {  } { { "src/counter/counter.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/counter/counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524886011 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "src/counter/counter.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/counter/counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524886011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524886011 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731524886134 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "gpio_o 32 64 top.vhd(424) " "VHDL Incomplete Partial Association warning at top.vhd(424): port or argument \"gpio_o\" has 32/64 unassociated elements" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 424 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1731524886134 "|top"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "gpio_i 32 64 top.vhd(424) " "VHDL Incomplete Partial Association warning at top.vhd(424): port or argument \"gpio_i\" has 32/64 unassociated elements" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 424 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1731524886134 "|top"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "pwm_o 8 12 top.vhd(424) " "VHDL Incomplete Partial Association warning at top.vhd(424): port or argument \"pwm_o\" has 8/12 unassociated elements" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 424 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1731524886134 "|top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "gpio_i_signal\[31..16\] top.vhd(361) " "Using initial value X (don't care) for net \"gpio_i_signal\[31..16\]\" at top.vhd(361)" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 361 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524886134 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst_counter " "Elaborating entity \"counter\" for hierarchy \"counter:inst_counter\"" {  } { { "src/top.vhd" "inst_counter" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731524886138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_sys pll_sys:inst_pll_sys " "Elaborating entity \"pll_sys\" for hierarchy \"pll_sys:inst_pll_sys\"" {  } { { "src/top.vhd" "inst_pll_sys" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731524886150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_sys:inst_pll_sys\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_sys:inst_pll_sys\|altpll:altpll_component\"" {  } { { "src/pll/pll_sys.vhd" "altpll_component" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/pll/pll_sys.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731524886170 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_sys:inst_pll_sys\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_sys:inst_pll_sys\|altpll:altpll_component\"" {  } { { "src/pll/pll_sys.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/pll/pll_sys.vhd" 149 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731524886170 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_sys:inst_pll_sys\|altpll:altpll_component " "Instantiated megafunction \"pll_sys:inst_pll_sys\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -1500 " "Parameter \"clk1_phase_shift\" = \"-1500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_sys " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_sys\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886170 ""}  } { { "src/pll/pll_sys.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/pll/pll_sys.vhd" 149 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731524886170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_sys_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_sys_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_sys_altpll " "Found entity 1: pll_sys_altpll" {  } { { "db/pll_sys_altpll.v" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/db/pll_sys_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524886202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524886202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_sys_altpll pll_sys:inst_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated " "Elaborating entity \"pll_sys_altpll\" for hierarchy \"pll_sys:inst_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731524886202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_top neorv32_top:neorv32_top_inst " "Elaborating entity \"neorv32_top\" for hierarchy \"neorv32_top:neorv32_top_inst\"" {  } { { "src/top.vhd" "neorv32_top_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731524886202 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rst_cause neorv32_top.vhd(260) " "Verilog HDL or VHDL warning at neorv32_top.vhd(260): object \"rst_cause\" assigned a value but never read" {  } { { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 260 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731524886206 "|top|neorv32_top:neorv32_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_debug neorv32_top.vhd(275) " "Verilog HDL or VHDL warning at neorv32_top.vhd(275): object \"cpu_debug\" assigned a value but never read" {  } { { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 275 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731524886210 "|top|neorv32_top:neorv32_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_sleep neorv32_top.vhd(275) " "Verilog HDL or VHDL warning at neorv32_top.vhd(275): object \"cpu_sleep\" assigned a value but never read" {  } { { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 275 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731524886210 "|top|neorv32_top:neorv32_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xip_req neorv32_top.vhd(289) " "Verilog HDL or VHDL warning at neorv32_top.vhd(289): object \"xip_req\" assigned a value but never read" {  } { { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 289 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731524886210 "|top|neorv32_top:neorv32_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xbus_req neorv32_top.vhd(289) " "Verilog HDL or VHDL warning at neorv32_top.vhd(289): object \"xbus_req\" assigned a value but never read" {  } { { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 289 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731524886210 "|top|neorv32_top:neorv32_top_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"\[NEORV32\] The NEORV32 RISC-V Processor (v1.10.3.4), github.com/stnolting/neorv32\" neorv32_top.vhd(322) " "VHDL Assertion Statement at neorv32_top.vhd(322): assertion is false - report \"\[NEORV32\] The NEORV32 RISC-V Processor (v1.10.3.4), github.com/stnolting/neorv32\" (NOTE)" {  } { { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 322 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1731524886210 "|top|neorv32_top:neorv32_top_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"\[NEORV32\] Processor Configuration: IMEM DMEM BOOTROM GPIO MTIME UART0 PWM GPTMR SYSINFO \" neorv32_top.vhd(328) " "VHDL Assertion Statement at neorv32_top.vhd(328): assertion is false - report \"\[NEORV32\] Processor Configuration: IMEM DMEM BOOTROM GPIO MTIME UART0 PWM GPTMR SYSINFO \" (NOTE)" {  } { { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 328 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1731524886210 "|top|neorv32_top:neorv32_top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst " "Elaborating entity \"neorv32_cpu\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "\\core_complex:neorv32_cpu_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731524886214 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fetch_pc neorv32_cpu.vhd(112) " "Verilog HDL or VHDL warning at neorv32_cpu.vhd(112): object \"fetch_pc\" assigned a value but never read" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731524886214 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"\[NEORV32\] CPU ISA: rv32imcx_zicsr_zicntr_zifencei_zfinx\" neorv32_cpu.vhd(123) " "VHDL Assertion Statement at neorv32_cpu.vhd(123): assertion is false - report \"\[NEORV32\] CPU ISA: rv32imcx_zicsr_zicntr_zifencei_zfinx\" (NOTE)" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 123 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1731524886214 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"\[NEORV32\] CPU tuning options: \" neorv32_cpu.vhd(145) " "VHDL Assertion Statement at neorv32_cpu.vhd(145): assertion is false - report \"\[NEORV32\] CPU tuning options: \" (NOTE)" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 145 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1731524886214 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_control neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst " "Elaborating entity \"neorv32_cpu_control\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "neorv32_cpu_control_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731524886218 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hpmevent_we neorv32_cpu_control.vhd(263) " "Verilog HDL or VHDL warning at neorv32_cpu_control.vhd(263): object \"hpmevent_we\" assigned a value but never read" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_control.vhd" 263 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731524886222 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_fifo neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\|neorv32_fifo:\\prefetch_buffer:0:prefetch_buffer_inst " "Elaborating entity \"neorv32_fifo\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\|neorv32_fifo:\\prefetch_buffer:0:prefetch_buffer_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_control.vhd" "\\prefetch_buffer:0:prefetch_buffer_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_control.vhd" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731524886222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_decompressor neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\|neorv32_cpu_decompressor:\\issue_engine_enabled:neorv32_cpu_decompressor_inst " "Elaborating entity \"neorv32_cpu_decompressor\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\|neorv32_cpu_decompressor:\\issue_engine_enabled:neorv32_cpu_decompressor_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_control.vhd" "\\issue_engine_enabled:neorv32_cpu_decompressor_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_control.vhd" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731524886226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_regfile neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst " "Elaborating entity \"neorv32_cpu_regfile\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "neorv32_cpu_regfile_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731524886230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731524886254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__1 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731524886254 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__1 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524886254 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731524886254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u2n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u2n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u2n1 " "Found entity 1: altsyncram_u2n1" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/db/altsyncram_u2n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524886283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524886283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u2n1 neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated " "Elaborating entity \"altsyncram_u2n1\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731524886283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_alu neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst " "Elaborating entity \"neorv32_cpu_alu\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "neorv32_cpu_alu_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731524886299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_cp_shifter neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst " "Elaborating entity \"neorv32_cpu_cp_shifter\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_alu.vhd" "neorv32_cpu_cp_shifter_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_alu.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731524886299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_cp_muldiv neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_muldiv:\\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst " "Elaborating entity \"neorv32_cpu_cp_muldiv\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_muldiv:\\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_alu.vhd" "\\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_alu.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731524886303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_cp_fpu neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst " "Elaborating entity \"neorv32_cpu_cp_fpu\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_alu.vhd" "\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_alu.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731524886307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_cp_fpu_f2i neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst\|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst " "Elaborating entity \"neorv32_cpu_cp_fpu_f2i\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst\|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" "neorv32_cpu_cp_fpu_f2i_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731524886311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_cp_fpu_normalizer neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst\|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst " "Elaborating entity \"neorv32_cpu_cp_fpu_normalizer\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst\|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" "neorv32_cpu_cp_fpu_normalizer_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 1463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731524886311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_lsu neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_lsu:neorv32_cpu_lsu_inst " "Elaborating entity \"neorv32_cpu_lsu\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_lsu:neorv32_cpu_lsu_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "neorv32_cpu_lsu_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731524886317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_bus_switch neorv32_top:neorv32_top_inst\|neorv32_bus_switch:\\core_complex:neorv32_core_bus_switch_inst " "Elaborating entity \"neorv32_bus_switch\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_bus_switch:\\core_complex:neorv32_core_bus_switch_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "\\core_complex:neorv32_core_bus_switch_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731524886319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_bus_gateway neorv32_top:neorv32_top_inst\|neorv32_bus_gateway:neorv32_bus_gateway_inst " "Elaborating entity \"neorv32_bus_gateway\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_bus_gateway:neorv32_bus_gateway_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "neorv32_bus_gateway_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731524886323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_imem neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst " "Elaborating entity \"neorv32_imem\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731524886327 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_ff neorv32_imem.vhd(43) " "Verilog HDL or VHDL warning at neorv32_imem.vhd(43): object \"addr_ff\" assigned a value but never read" {  } { { "../../submodules/neorv32/rtl/core/neorv32_imem.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_imem.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731524886327 "|top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"\[NEORV32\] Implementing processor-internal IMEM as blank RAM.\" neorv32_imem.vhd(61) " "VHDL Assertion Statement at neorv32_imem.vhd(61): assertion is false - report \"\[NEORV32\] Implementing processor-internal IMEM as blank RAM.\" (NOTE)" {  } { { "../../submodules/neorv32/rtl/core/neorv32_imem.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_imem.vhd" 61 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1731524886327 "|top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_dmem neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst " "Elaborating entity \"neorv32_dmem\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731524886327 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_ff neorv32_dmem.vhd(41) " "Verilog HDL or VHDL warning at neorv32_dmem.vhd(41): object \"addr_ff\" assigned a value but never read" {  } { { "../../submodules/neorv32/rtl/core/neorv32_dmem.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_dmem.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731524886327 "|top|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_boot_rom neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst " "Elaborating entity \"neorv32_boot_rom\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "\\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731524886331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_bus_io_switch neorv32_top:neorv32_top_inst\|neorv32_bus_io_switch:\\io_system:neorv32_bus_io_switch_inst " "Elaborating entity \"neorv32_bus_io_switch\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_bus_io_switch:\\io_system:neorv32_bus_io_switch_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "\\io_system:neorv32_bus_io_switch_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 1001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731524886335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_gpio neorv32_top:neorv32_top_inst\|neorv32_gpio:\\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst " "Elaborating entity \"neorv32_gpio\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_gpio:\\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "\\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 1146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731524886343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_mtime neorv32_top:neorv32_top_inst\|neorv32_mtime:\\io_system:neorv32_mtime_inst_true:neorv32_mtime_inst " "Elaborating entity \"neorv32_mtime\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_mtime:\\io_system:neorv32_mtime_inst_true:neorv32_mtime_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "\\io_system:neorv32_mtime_inst_true:neorv32_mtime_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 1198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731524886343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_uart neorv32_top:neorv32_top_inst\|neorv32_uart:\\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst " "Elaborating entity \"neorv32_uart\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_uart:\\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "\\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 1221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731524886347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_fifo neorv32_top:neorv32_top_inst\|neorv32_uart:\\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst\|neorv32_fifo:tx_engine_fifo_inst " "Elaborating entity \"neorv32_fifo\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_uart:\\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst\|neorv32_fifo:tx_engine_fifo_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_uart.vhd" "tx_engine_fifo_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_uart.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731524886351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_pwm neorv32_top:neorv32_top_inst\|neorv32_pwm:\\io_system:neorv32_pwm_inst_true:neorv32_pwm_inst " "Elaborating entity \"neorv32_pwm\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_pwm:\\io_system:neorv32_pwm_inst_true:neorv32_pwm_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "\\io_system:neorv32_pwm_inst_true:neorv32_pwm_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 1362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731524886351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_gptmr neorv32_top:neorv32_top_inst\|neorv32_gptmr:\\io_system:neorv32_gptmr_inst_true:neorv32_gptmr_inst " "Elaborating entity \"neorv32_gptmr\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_gptmr:\\io_system:neorv32_gptmr_inst_true:neorv32_gptmr_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "\\io_system:neorv32_gptmr_inst_true:neorv32_gptmr_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 1467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731524886355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_sysinfo neorv32_top:neorv32_top_inst\|neorv32_sysinfo:\\io_system:neorv32_sysinfo_inst_true:neorv32_sysinfo_inst " "Elaborating entity \"neorv32_sysinfo\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_sysinfo:\\io_system:neorv32_sysinfo_inst_true:neorv32_sysinfo_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "\\io_system:neorv32_sysinfo_inst_true:neorv32_sysinfo_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 1579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731524886359 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[0\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/db/altsyncram_u2n1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 487 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731524886733 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_u2n1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[1\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/db/altsyncram_u2n1.tdf" 66 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 487 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731524886733 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_u2n1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[2\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/db/altsyncram_u2n1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 487 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731524886733 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_u2n1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[3\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/db/altsyncram_u2n1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 487 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731524886733 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_u2n1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[4\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/db/altsyncram_u2n1.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 487 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731524886733 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_u2n1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[5\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/db/altsyncram_u2n1.tdf" 178 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 487 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731524886733 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_u2n1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[6\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/db/altsyncram_u2n1.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 487 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731524886733 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_u2n1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[7\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/db/altsyncram_u2n1.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 487 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731524886733 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_u2n1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[8\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/db/altsyncram_u2n1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 487 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731524886733 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_u2n1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[9\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/db/altsyncram_u2n1.tdf" 290 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 487 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731524886733 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_u2n1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[10\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/db/altsyncram_u2n1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 487 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731524886733 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_u2n1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[11\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/db/altsyncram_u2n1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 487 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731524886733 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_u2n1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[12\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/db/altsyncram_u2n1.tdf" 374 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 487 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731524886733 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_u2n1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[13\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/db/altsyncram_u2n1.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 487 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731524886733 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_u2n1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[14\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/db/altsyncram_u2n1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 487 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731524886733 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_u2n1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[15\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/db/altsyncram_u2n1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 487 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731524886733 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_u2n1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[16\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/db/altsyncram_u2n1.tdf" 486 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 487 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731524886733 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_u2n1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[17\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/db/altsyncram_u2n1.tdf" 514 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 487 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731524886733 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_u2n1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[18\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/db/altsyncram_u2n1.tdf" 542 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 487 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731524886733 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_u2n1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[19\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/db/altsyncram_u2n1.tdf" 570 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 487 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731524886733 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_u2n1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[20\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/db/altsyncram_u2n1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 487 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731524886733 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_u2n1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[21\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/db/altsyncram_u2n1.tdf" 626 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 487 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731524886733 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_u2n1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[22\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/db/altsyncram_u2n1.tdf" 654 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 487 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731524886733 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_u2n1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[23\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/db/altsyncram_u2n1.tdf" 682 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 487 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731524886733 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_u2n1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[24\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/db/altsyncram_u2n1.tdf" 710 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 487 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731524886733 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_u2n1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[25\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/db/altsyncram_u2n1.tdf" 738 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 487 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731524886733 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_u2n1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[26\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/db/altsyncram_u2n1.tdf" 766 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 487 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731524886733 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_u2n1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[27\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/db/altsyncram_u2n1.tdf" 794 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 487 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731524886733 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_u2n1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[28\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/db/altsyncram_u2n1.tdf" 822 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 487 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731524886733 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_u2n1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[29\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/db/altsyncram_u2n1.tdf" 850 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 487 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731524886733 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_u2n1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[30\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/db/altsyncram_u2n1.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 487 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731524886733 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_u2n1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[31\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_u2n1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/db/altsyncram_u2n1.tdf" 906 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 487 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731524886733 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_u2n1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1731524886733 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_sys:inst_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_generic_pll2_outclk " "Synthesized away node \"pll_sys:inst_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_generic_pll2_outclk\"" {  } { { "db/pll_sys_altpll.v" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/db/pll_sys_altpll.v" 78 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "src/pll/pll_sys.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/pll/pll_sys.vhd" 149 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 384 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731524886733 "|top|pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|generic_pll2"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1731524886733 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1731524886733 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst\|Mux0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst\|Mux0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE de0-cv-neorv32.top0.rtl.mif " "Parameter INIT_FILE set to de0-cv-neorv32.top0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731524888547 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1731524888547 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1731524888547 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731524888566 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524888566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524888566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524888566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524888566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524888566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524888566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524888566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524888566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524888566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524888566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524888566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524888566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524888566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524888566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524888566 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731524888566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0an1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0an1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0an1 " "Found entity 1: altsyncram_0an1" {  } { { "db/altsyncram_0an1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/db/altsyncram_0an1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524888590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524888590 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b0_rtl_0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731524888611 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b0_rtl_0 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524888611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524888611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524888611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524888611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524888611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524888611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16384 " "Parameter \"NUMWORDS_B\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524888611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524888611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524888611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524888611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524888611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524888611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524888611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524888611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524888611 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731524888611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6dn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6dn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6dn1 " "Found entity 1: altsyncram_6dn1" {  } { { "db/altsyncram_6dn1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/db/altsyncram_6dn1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524888639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524888639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524888663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524888663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lfb " "Found entity 1: mux_lfb" {  } { { "db/mux_lfb.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/db/mux_lfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524888687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524888687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst\|altsyncram:Mux0_rtl_0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst\|altsyncram:Mux0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731524888707 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst\|altsyncram:Mux0_rtl_0 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst\|altsyncram:Mux0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524888707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524888707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524888707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524888707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524888707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524888707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE de0-cv-neorv32.top0.rtl.mif " "Parameter \"INIT_FILE\" = \"de0-cv-neorv32.top0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731524888707 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731524888707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lv51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lv51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lv51 " "Found entity 1: altsyncram_lv51" {  } { { "db/altsyncram_lv51.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/db/altsyncram_lv51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731524888736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524888736 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1731524888953 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1731524891045 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1731524892844 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731524893209 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731524893209 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll_sys:inst_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance pll_sys:inst_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1731524893316 ""}  } { { "db/pll_sys_altpll.v" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/db/pll_sys_altpll.v" 64 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1731524893316 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731524893466 "|top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731524893466 "|top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731524893466 "|top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731524893466 "|top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731524893466 "|top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-cv-neorv32/hw/src/top.vhd" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731524893466 "|top|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1731524893466 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4658 " "Implemented 4658 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731524893474 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731524893474 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4414 " "Implemented 4414 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731524893474 ""} { "Info" "ICUT_CUT_TM_RAMS" "192 " "Implemented 192 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1731524893474 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1731524893474 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1731524893474 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731524893474 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4994 " "Peak virtual memory: 4994 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731524893519 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 13 16:08:13 2024 " "Processing ended: Wed Nov 13 16:08:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731524893519 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731524893519 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731524893519 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731524893519 ""}
