$date
	Fri Mar 11 14:53:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Vrprime_tbc $end
$var wire 1 ! Prime $end
$var reg 4 " Num [3:0] $end
$var integer 32 # errors [31:0] $end
$var integer 32 $ i [31:0] $end
$scope module UUT $end
$var wire 4 % N [3:0] $end
$var reg 1 ! F $end
$upscope $end
$scope task Check $end
$var reg 1 & Xpect $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
b0 %
b0 $
b0 #
b0 "
0!
$end
#10
1!
b1 "
b1 %
b1 $
0&
#20
1!
b10 "
b10 %
b10 $
1&
#30
1!
b11 "
b11 %
b11 $
#40
0!
b100 "
b100 %
b100 $
#50
1!
b101 "
b101 %
b101 $
0&
#60
0!
b110 "
b110 %
b110 $
1&
#70
1!
b111 "
b111 %
b111 $
0&
#80
0!
b1000 "
b1000 %
b1000 $
1&
#90
0!
b1001 "
b1001 %
b1001 $
0&
#100
0!
b1010 "
b1010 %
b1010 $
#110
1!
b1011 "
b1011 %
b1011 $
#120
0!
b1100 "
b1100 %
b1100 $
1&
#130
1!
b1101 "
b1101 %
b1101 $
0&
#140
0!
b1110 "
b1110 %
b1110 $
1&
#150
