VPWR power 1.8
VGND power 0.0
#define std_input min@VGND max@VPWR
clk input std_input
mem_access_err input std_input
peripheral_req input std_input
peripheral_we input std_input
reset_n input std_input
io_in[23:0] input std_input
peripheral_addr[31:0] input std_input
peripheral_be[3:0] input std_input
peripheral_wdata[31:0] input std_input
