# Design a FSM for 2 by 1 MUX.
![CamScanner 02-20-2024 19 25_1](https://github.com/AmanKafle/VHDL-hw/assets/85100268/8d362ef6-22ec-41bf-9435-053a15852de3)

# Output Screenshot:
![mux2by1](https://github.com/AmanKafle/VHDL-hw/assets/85100268/a342ad46-cf37-49b2-a3b1-45de50ba159c)
