// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ViT_act_write_out_stream_direct (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        m_axi_inout2_AWVALID,
        m_axi_inout2_AWREADY,
        m_axi_inout2_AWADDR,
        m_axi_inout2_AWID,
        m_axi_inout2_AWLEN,
        m_axi_inout2_AWSIZE,
        m_axi_inout2_AWBURST,
        m_axi_inout2_AWLOCK,
        m_axi_inout2_AWCACHE,
        m_axi_inout2_AWPROT,
        m_axi_inout2_AWQOS,
        m_axi_inout2_AWREGION,
        m_axi_inout2_AWUSER,
        m_axi_inout2_WVALID,
        m_axi_inout2_WREADY,
        m_axi_inout2_WDATA,
        m_axi_inout2_WSTRB,
        m_axi_inout2_WLAST,
        m_axi_inout2_WID,
        m_axi_inout2_WUSER,
        m_axi_inout2_ARVALID,
        m_axi_inout2_ARREADY,
        m_axi_inout2_ARADDR,
        m_axi_inout2_ARID,
        m_axi_inout2_ARLEN,
        m_axi_inout2_ARSIZE,
        m_axi_inout2_ARBURST,
        m_axi_inout2_ARLOCK,
        m_axi_inout2_ARCACHE,
        m_axi_inout2_ARPROT,
        m_axi_inout2_ARQOS,
        m_axi_inout2_ARREGION,
        m_axi_inout2_ARUSER,
        m_axi_inout2_RVALID,
        m_axi_inout2_RREADY,
        m_axi_inout2_RDATA,
        m_axi_inout2_RLAST,
        m_axi_inout2_RID,
        m_axi_inout2_RFIFONUM,
        m_axi_inout2_RUSER,
        m_axi_inout2_RRESP,
        m_axi_inout2_BVALID,
        m_axi_inout2_BREADY,
        m_axi_inout2_BRESP,
        m_axi_inout2_BID,
        m_axi_inout2_BUSER,
        dst_dout,
        dst_num_data_valid,
        dst_fifo_cap,
        dst_empty_n,
        dst_read,
        out_stream_dout,
        out_stream_num_data_valid,
        out_stream_fifo_cap,
        out_stream_empty_n,
        out_stream_read,
        out_dim_offset_dout,
        out_dim_offset_num_data_valid,
        out_dim_offset_fifo_cap,
        out_dim_offset_empty_n,
        out_dim_offset_read
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_state3 = 9'd4;
parameter    ap_ST_fsm_state4 = 9'd8;
parameter    ap_ST_fsm_state5 = 9'd16;
parameter    ap_ST_fsm_state6 = 9'd32;
parameter    ap_ST_fsm_state7 = 9'd64;
parameter    ap_ST_fsm_state8 = 9'd128;
parameter    ap_ST_fsm_state9 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   m_axi_inout2_AWVALID;
input   m_axi_inout2_AWREADY;
output  [63:0] m_axi_inout2_AWADDR;
output  [0:0] m_axi_inout2_AWID;
output  [31:0] m_axi_inout2_AWLEN;
output  [2:0] m_axi_inout2_AWSIZE;
output  [1:0] m_axi_inout2_AWBURST;
output  [1:0] m_axi_inout2_AWLOCK;
output  [3:0] m_axi_inout2_AWCACHE;
output  [2:0] m_axi_inout2_AWPROT;
output  [3:0] m_axi_inout2_AWQOS;
output  [3:0] m_axi_inout2_AWREGION;
output  [0:0] m_axi_inout2_AWUSER;
output   m_axi_inout2_WVALID;
input   m_axi_inout2_WREADY;
output  [255:0] m_axi_inout2_WDATA;
output  [31:0] m_axi_inout2_WSTRB;
output   m_axi_inout2_WLAST;
output  [0:0] m_axi_inout2_WID;
output  [0:0] m_axi_inout2_WUSER;
output   m_axi_inout2_ARVALID;
input   m_axi_inout2_ARREADY;
output  [63:0] m_axi_inout2_ARADDR;
output  [0:0] m_axi_inout2_ARID;
output  [31:0] m_axi_inout2_ARLEN;
output  [2:0] m_axi_inout2_ARSIZE;
output  [1:0] m_axi_inout2_ARBURST;
output  [1:0] m_axi_inout2_ARLOCK;
output  [3:0] m_axi_inout2_ARCACHE;
output  [2:0] m_axi_inout2_ARPROT;
output  [3:0] m_axi_inout2_ARQOS;
output  [3:0] m_axi_inout2_ARREGION;
output  [0:0] m_axi_inout2_ARUSER;
input   m_axi_inout2_RVALID;
output   m_axi_inout2_RREADY;
input  [255:0] m_axi_inout2_RDATA;
input   m_axi_inout2_RLAST;
input  [0:0] m_axi_inout2_RID;
input  [8:0] m_axi_inout2_RFIFONUM;
input  [0:0] m_axi_inout2_RUSER;
input  [1:0] m_axi_inout2_RRESP;
input   m_axi_inout2_BVALID;
output   m_axi_inout2_BREADY;
input  [1:0] m_axi_inout2_BRESP;
input  [0:0] m_axi_inout2_BID;
input  [0:0] m_axi_inout2_BUSER;
input  [63:0] dst_dout;
input  [2:0] dst_num_data_valid;
input  [2:0] dst_fifo_cap;
input   dst_empty_n;
output   dst_read;
input  [511:0] out_stream_dout;
input  [1:0] out_stream_num_data_valid;
input  [1:0] out_stream_fifo_cap;
input   out_stream_empty_n;
output   out_stream_read;
input  [9:0] out_dim_offset_dout;
input  [1:0] out_dim_offset_num_data_valid;
input  [1:0] out_dim_offset_fifo_cap;
input   out_dim_offset_empty_n;
output   out_dim_offset_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_inout2_AWVALID;
reg[63:0] m_axi_inout2_AWADDR;
reg[0:0] m_axi_inout2_AWID;
reg[31:0] m_axi_inout2_AWLEN;
reg[2:0] m_axi_inout2_AWSIZE;
reg[1:0] m_axi_inout2_AWBURST;
reg[1:0] m_axi_inout2_AWLOCK;
reg[3:0] m_axi_inout2_AWCACHE;
reg[2:0] m_axi_inout2_AWPROT;
reg[3:0] m_axi_inout2_AWQOS;
reg[3:0] m_axi_inout2_AWREGION;
reg[0:0] m_axi_inout2_AWUSER;
reg m_axi_inout2_WVALID;
reg m_axi_inout2_BREADY;
reg dst_read;
reg out_stream_read;
reg out_dim_offset_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    inout2_blk_n_AW;
wire    ap_CS_fsm_state2;
reg    inout2_blk_n_B;
wire    ap_CS_fsm_state9;
reg    dst_blk_n;
reg    out_dim_offset_blk_n;
wire   [15:0] iters_fu_131_p2;
reg   [15:0] iters_reg_161;
reg   [58:0] trunc_ln_reg_167;
wire    grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_ap_start;
wire    grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_ap_done;
wire    grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_ap_idle;
wire    grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_ap_ready;
wire    grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_out_stream_read;
wire    grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWVALID;
wire   [63:0] grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWADDR;
wire   [0:0] grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWID;
wire   [31:0] grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWLEN;
wire   [2:0] grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWSIZE;
wire   [1:0] grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWBURST;
wire   [1:0] grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWLOCK;
wire   [3:0] grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWCACHE;
wire   [2:0] grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWPROT;
wire   [3:0] grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWQOS;
wire   [3:0] grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWREGION;
wire   [0:0] grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWUSER;
wire    grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_WVALID;
wire   [255:0] grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_WDATA;
wire   [31:0] grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_WSTRB;
wire    grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_WLAST;
wire   [0:0] grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_WID;
wire   [0:0] grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_WUSER;
wire    grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARVALID;
wire   [63:0] grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARADDR;
wire   [0:0] grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARID;
wire   [31:0] grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARLEN;
wire   [2:0] grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARSIZE;
wire   [1:0] grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARBURST;
wire   [1:0] grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARLOCK;
wire   [3:0] grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARCACHE;
wire   [2:0] grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARPROT;
wire   [3:0] grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARQOS;
wire   [3:0] grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARREGION;
wire   [0:0] grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARUSER;
wire    grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_RREADY;
wire    grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_BREADY;
reg    grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_ap_start_reg;
reg   [8:0] ap_NS_fsm;
wire    ap_NS_fsm_state3;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire  signed [63:0] sext_ln231_fu_151_p1;
wire   [31:0] zext_ln229_2_fu_147_p1;
reg    ap_block_state1;
wire   [10:0] out_dim_cast_i_fu_95_p1;
wire   [10:0] add_ln70_fu_99_p2;
wire   [7:0] lshr_ln_fu_105_p4;
wire   [14:0] and_ln_fu_119_p3;
wire   [15:0] zext_ln229_1_fu_127_p1;
wire   [15:0] zext_ln229_fu_115_p1;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 9'd1;
#0 grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_ap_start_reg = 1'b0;
end

ViT_act_write_out_stream_direct_Pipeline_ln231_for_each_i grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_ap_start),
    .ap_done(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_ap_done),
    .ap_idle(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_ap_idle),
    .ap_ready(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_ap_ready),
    .out_stream_dout(out_stream_dout),
    .out_stream_num_data_valid(2'd0),
    .out_stream_fifo_cap(2'd0),
    .out_stream_empty_n(out_stream_empty_n),
    .out_stream_read(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_out_stream_read),
    .m_axi_inout2_AWVALID(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWVALID),
    .m_axi_inout2_AWREADY(m_axi_inout2_AWREADY),
    .m_axi_inout2_AWADDR(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWADDR),
    .m_axi_inout2_AWID(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWID),
    .m_axi_inout2_AWLEN(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWLEN),
    .m_axi_inout2_AWSIZE(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWSIZE),
    .m_axi_inout2_AWBURST(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWBURST),
    .m_axi_inout2_AWLOCK(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWLOCK),
    .m_axi_inout2_AWCACHE(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWCACHE),
    .m_axi_inout2_AWPROT(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWPROT),
    .m_axi_inout2_AWQOS(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWQOS),
    .m_axi_inout2_AWREGION(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWREGION),
    .m_axi_inout2_AWUSER(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWUSER),
    .m_axi_inout2_WVALID(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_WVALID),
    .m_axi_inout2_WREADY(m_axi_inout2_WREADY),
    .m_axi_inout2_WDATA(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_WDATA),
    .m_axi_inout2_WSTRB(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_WSTRB),
    .m_axi_inout2_WLAST(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_WLAST),
    .m_axi_inout2_WID(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_WID),
    .m_axi_inout2_WUSER(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_WUSER),
    .m_axi_inout2_ARVALID(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARVALID),
    .m_axi_inout2_ARREADY(1'b0),
    .m_axi_inout2_ARADDR(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARADDR),
    .m_axi_inout2_ARID(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARID),
    .m_axi_inout2_ARLEN(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARLEN),
    .m_axi_inout2_ARSIZE(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARSIZE),
    .m_axi_inout2_ARBURST(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARBURST),
    .m_axi_inout2_ARLOCK(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARLOCK),
    .m_axi_inout2_ARCACHE(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARCACHE),
    .m_axi_inout2_ARPROT(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARPROT),
    .m_axi_inout2_ARQOS(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARQOS),
    .m_axi_inout2_ARREGION(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARREGION),
    .m_axi_inout2_ARUSER(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARUSER),
    .m_axi_inout2_RVALID(1'b0),
    .m_axi_inout2_RREADY(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_RREADY),
    .m_axi_inout2_RDATA(256'd0),
    .m_axi_inout2_RLAST(1'b0),
    .m_axi_inout2_RID(1'd0),
    .m_axi_inout2_RFIFONUM(9'd0),
    .m_axi_inout2_RUSER(1'd0),
    .m_axi_inout2_RRESP(2'd0),
    .m_axi_inout2_BVALID(m_axi_inout2_BVALID),
    .m_axi_inout2_BREADY(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_BREADY),
    .m_axi_inout2_BRESP(m_axi_inout2_BRESP),
    .m_axi_inout2_BID(m_axi_inout2_BID),
    .m_axi_inout2_BUSER(m_axi_inout2_BUSER),
    .sext_ln231(trunc_ln_reg_167),
    .iters(iters_reg_161)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((m_axi_inout2_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state3) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_ap_start_reg <= 1'b1;
        end else if ((grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_ap_ready == 1'b1)) begin
            grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        iters_reg_161 <= iters_fu_131_p2;
        trunc_ln_reg_167 <= {{dst_dout[63:5]}};
    end
end

always @ (*) begin
    if (((dst_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0) | (out_dim_offset_empty_n == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_inout2_AWREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((m_axi_inout2_BVALID == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_inout2_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_inout2_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        dst_blk_n = dst_empty_n;
    end else begin
        dst_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((dst_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0) | (out_dim_offset_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        dst_read = 1'b1;
    end else begin
        dst_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        inout2_blk_n_AW = m_axi_inout2_AWREADY;
    end else begin
        inout2_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        inout2_blk_n_B = m_axi_inout2_BVALID;
    end else begin
        inout2_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((m_axi_inout2_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_inout2_AWADDR = sext_ln231_fu_151_p1;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_inout2_AWADDR = grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWADDR;
    end else begin
        m_axi_inout2_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_inout2_AWBURST = grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWBURST;
    end else begin
        m_axi_inout2_AWBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_inout2_AWCACHE = grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWCACHE;
    end else begin
        m_axi_inout2_AWCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_inout2_AWID = grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWID;
    end else begin
        m_axi_inout2_AWID = 1'd0;
    end
end

always @ (*) begin
    if (((m_axi_inout2_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_inout2_AWLEN = zext_ln229_2_fu_147_p1;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_inout2_AWLEN = grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWLEN;
    end else begin
        m_axi_inout2_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_inout2_AWLOCK = grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWLOCK;
    end else begin
        m_axi_inout2_AWLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_inout2_AWPROT = grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWPROT;
    end else begin
        m_axi_inout2_AWPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_inout2_AWQOS = grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWQOS;
    end else begin
        m_axi_inout2_AWQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_inout2_AWREGION = grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWREGION;
    end else begin
        m_axi_inout2_AWREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_inout2_AWSIZE = grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWSIZE;
    end else begin
        m_axi_inout2_AWSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_inout2_AWUSER = grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWUSER;
    end else begin
        m_axi_inout2_AWUSER = 1'd0;
    end
end

always @ (*) begin
    if (((m_axi_inout2_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_inout2_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_inout2_AWVALID = grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWVALID;
    end else begin
        m_axi_inout2_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_inout2_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_inout2_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_inout2_BREADY = grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_BREADY;
    end else begin
        m_axi_inout2_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_inout2_WVALID = grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_WVALID;
    end else begin
        m_axi_inout2_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        out_dim_offset_blk_n = out_dim_offset_empty_n;
    end else begin
        out_dim_offset_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((dst_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0) | (out_dim_offset_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        out_dim_offset_read = 1'b1;
    end else begin
        out_dim_offset_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        out_stream_read = grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_out_stream_read;
    end else begin
        out_stream_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((dst_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0) | (out_dim_offset_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((m_axi_inout2_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((m_axi_inout2_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln70_fu_99_p2 = (out_dim_cast_i_fu_95_p1 + 11'd7);

assign and_ln_fu_119_p3 = {{lshr_ln_fu_105_p4}, {7'd0}};

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_NS_fsm_state3 = ap_NS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((dst_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0) | (out_dim_offset_empty_n == 1'b0));
end

assign grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_ap_start = grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_ap_start_reg;

assign iters_fu_131_p2 = (zext_ln229_1_fu_127_p1 + zext_ln229_fu_115_p1);

assign lshr_ln_fu_105_p4 = {{add_ln70_fu_99_p2[10:3]}};

assign m_axi_inout2_ARADDR = 64'd0;

assign m_axi_inout2_ARBURST = 2'd0;

assign m_axi_inout2_ARCACHE = 4'd0;

assign m_axi_inout2_ARID = 1'd0;

assign m_axi_inout2_ARLEN = 32'd0;

assign m_axi_inout2_ARLOCK = 2'd0;

assign m_axi_inout2_ARPROT = 3'd0;

assign m_axi_inout2_ARQOS = 4'd0;

assign m_axi_inout2_ARREGION = 4'd0;

assign m_axi_inout2_ARSIZE = 3'd0;

assign m_axi_inout2_ARUSER = 1'd0;

assign m_axi_inout2_ARVALID = 1'b0;

assign m_axi_inout2_RREADY = 1'b0;

assign m_axi_inout2_WDATA = grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_WDATA;

assign m_axi_inout2_WID = grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_WID;

assign m_axi_inout2_WLAST = grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_WLAST;

assign m_axi_inout2_WSTRB = grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_WSTRB;

assign m_axi_inout2_WUSER = grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_WUSER;

assign out_dim_cast_i_fu_95_p1 = out_dim_offset_dout;

assign sext_ln231_fu_151_p1 = $signed(trunc_ln_reg_167);

assign zext_ln229_1_fu_127_p1 = and_ln_fu_119_p3;

assign zext_ln229_2_fu_147_p1 = iters_reg_161;

assign zext_ln229_fu_115_p1 = lshr_ln_fu_105_p4;

endmodule //ViT_act_write_out_stream_direct
