Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mux16to1_behav xil_defaultlib.tb_mux16to1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/ryan/Documents/school/Fall2022/EE4363/belmo057_EE4363_lab1/belmo057_EE4363_lab1.srcs/sources_1/imports/EE4363/mux_16to1.v" Line 4. Module mux16to1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/ryan/Documents/school/Fall2022/EE4363/belmo057_EE4363_lab1/belmo057_EE4363_lab1.srcs/sources_1/imports/EE4363/mux_4to1.v" Line 3. Module mux4to1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/ryan/Documents/school/Fall2022/EE4363/belmo057_EE4363_lab1/belmo057_EE4363_lab1.srcs/sources_1/imports/EE4363/mux_4to1.v" Line 3. Module mux4to1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/ryan/Documents/school/Fall2022/EE4363/belmo057_EE4363_lab1/belmo057_EE4363_lab1.srcs/sources_1/imports/EE4363/mux_4to1.v" Line 3. Module mux4to1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/ryan/Documents/school/Fall2022/EE4363/belmo057_EE4363_lab1/belmo057_EE4363_lab1.srcs/sources_1/imports/EE4363/mux_4to1.v" Line 3. Module mux4to1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/ryan/Documents/school/Fall2022/EE4363/belmo057_EE4363_lab1/belmo057_EE4363_lab1.srcs/sources_1/imports/EE4363/mux_4to1.v" Line 3. Module mux4to1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/ryan/Documents/school/Fall2022/EE4363/belmo057_EE4363_lab1/belmo057_EE4363_lab1.srcs/sources_1/imports/EE4363/mux_16to1.v" Line 4. Module mux16to1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/ryan/Documents/school/Fall2022/EE4363/belmo057_EE4363_lab1/belmo057_EE4363_lab1.srcs/sources_1/imports/EE4363/mux_4to1.v" Line 3. Module mux4to1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/ryan/Documents/school/Fall2022/EE4363/belmo057_EE4363_lab1/belmo057_EE4363_lab1.srcs/sources_1/imports/EE4363/mux_4to1.v" Line 3. Module mux4to1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/ryan/Documents/school/Fall2022/EE4363/belmo057_EE4363_lab1/belmo057_EE4363_lab1.srcs/sources_1/imports/EE4363/mux_4to1.v" Line 3. Module mux4to1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/ryan/Documents/school/Fall2022/EE4363/belmo057_EE4363_lab1/belmo057_EE4363_lab1.srcs/sources_1/imports/EE4363/mux_4to1.v" Line 3. Module mux4to1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/ryan/Documents/school/Fall2022/EE4363/belmo057_EE4363_lab1/belmo057_EE4363_lab1.srcs/sources_1/imports/EE4363/mux_4to1.v" Line 3. Module mux4to1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/ryan/Documents/school/Fall2022/EE4363/belmo057_EE4363_lab1/belmo057_EE4363_lab1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/ryan/Documents/school/Fall2022/EE4363/belmo057_EE4363_lab1/belmo057_EE4363_lab1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux4to1
Compiling module xil_defaultlib.mux16to1
Compiling module xil_defaultlib.tb_mux16to1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mux16to1_behav
