// Seed: 4252284469
module module_0 (
    input tri0 id_0,
    input tri0 id_1
);
  always_ff id_3 = id_3;
  assign id_3 = 1 * (1) * id_0 - ~(1'b0);
  module_2();
endmodule
module module_1 (
    input wand id_0,
    input tri  id_1
);
  assign id_3 = 1'd0;
  module_0(
      id_0, id_1
  );
endmodule
module module_2;
  id_1(
      .id_0(), .id_1(id_2), .id_2(id_3)
  );
  reg  id_4;
  wire id_5;
  always_comb begin
    id_4 <= 1;
  end
endmodule
