#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Apr 10 11:42:17 2020
# Process ID: 21996
# Current directory: D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3068 D:\Lab_of_ZCYL\Lab2_Handouts_0406_2\Lab_BusControl_B\Lab_BusControl_B.xpr
# Log file: D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/vivado.log
# Journal file: D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.xpr
INFO: [Project 1-313] Project file moved from 'D:/labhandouts/Lab_BusControl_B' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 681.309 ; gain = 89.551
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/testbench_sim.v w ]
add_files -fileset sim_1 D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/testbench_sim.v
update_compile_order -fileset sim_1
set_property top testbench_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/controller_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/io_interface_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 077462f9e3c64b55b01dc39f86d9343e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:24]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:57]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.io_interface_counter
Compiling module xil_defaultlib.controller_counter
Compiling module xil_defaultlib.top_counter
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim/xsim.dir/testbench_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 10 15:49:56 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 730.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_sim_behav -key {Behavioral:sim_1:Functional:testbench_sim} -tclbatch {testbench_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 755.660 ; gain = 24.961
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/controller_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/io_interface_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 077462f9e3c64b55b01dc39f86d9343e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:24]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:57]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.io_interface_counter
Compiling module xil_defaultlib.controller_counter
Compiling module xil_defaultlib.top_counter
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 758.145 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/controller_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/io_interface_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 077462f9e3c64b55b01dc39f86d9343e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:24]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:57]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.io_interface_counter
Compiling module xil_defaultlib.controller_counter
Compiling module xil_defaultlib.top_counter
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/controller_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/io_interface_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 077462f9e3c64b55b01dc39f86d9343e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.io_interface_counter
Compiling module xil_defaultlib.controller_counter
Compiling module xil_defaultlib.top_counter
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/controller_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/io_interface_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 077462f9e3c64b55b01dc39f86d9343e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.io_interface_counter
Compiling module xil_defaultlib.controller_counter
Compiling module xil_defaultlib.top_counter
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/controller_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/io_interface_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 077462f9e3c64b55b01dc39f86d9343e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.io_interface_counter
Compiling module xil_defaultlib.controller_counter
Compiling module xil_defaultlib.top_counter
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 758.145 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 077462f9e3c64b55b01dc39f86d9343e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:61]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/controller_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/io_interface_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 077462f9e3c64b55b01dc39f86d9343e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.io_interface_counter
Compiling module xil_defaultlib.controller_counter
Compiling module xil_defaultlib.top_counter
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 779.738 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/controller_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/io_interface_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 077462f9e3c64b55b01dc39f86d9343e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.io_interface_counter
Compiling module xil_defaultlib.controller_counter
Compiling module xil_defaultlib.top_counter
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 784.789 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/controller_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/io_interface_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 077462f9e3c64b55b01dc39f86d9343e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.io_interface_counter
Compiling module xil_defaultlib.controller_counter
Compiling module xil_defaultlib.top_counter
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/controller_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/io_interface_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 077462f9e3c64b55b01dc39f86d9343e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.io_interface_counter
Compiling module xil_defaultlib.controller_counter
Compiling module xil_defaultlib.top_counter
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/controller_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/io_interface_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 077462f9e3c64b55b01dc39f86d9343e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.io_interface_counter
Compiling module xil_defaultlib.controller_counter
Compiling module xil_defaultlib.top_counter
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
set_property top topsim_counter [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_counter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/controller_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/io_interface_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim_counter
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 077462f9e3c64b55b01dc39f86d9343e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_counter_behav xil_defaultlib.topsim_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.io_interface_counter
Compiling module xil_defaultlib.controller_counter
Compiling module xil_defaultlib.top_counter
Compiling module xil_defaultlib.topsim_counter
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_counter_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim/xsim.dir/topsim_counter_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 10 16:47:45 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_counter_behav -key {Behavioral:sim_1:Functional:topsim_counter} -tclbatch {topsim_counter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topsim_counter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========0========
============
2
3(1);2(1);1(0);0(0)
2
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_counter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 837.680 ; gain = 0.000
set_property top testbench_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/controller_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/io_interface_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 077462f9e3c64b55b01dc39f86d9343e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.io_interface_counter
Compiling module xil_defaultlib.controller_counter
Compiling module xil_defaultlib.top_counter
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
set_property top topsim_counter [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
relaunch_sim
ERROR: [Vivado 12-1501] Simulator for snapshot 'Behavioral:sim_1:Functional:topsim_counter' is already running. To launch simulation, change the snapshot name in the simulation fileset settings or close the current simulation.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Vivado 12-1501] Simulator for snapshot 'Behavioral:sim_1:Functional:topsim_counter' is already running. To launch simulation, change the snapshot name in the simulation fileset settings or close the current simulation.

current_sim simulation_2
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_counter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/controller_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/io_interface_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim_counter
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 077462f9e3c64b55b01dc39f86d9343e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_counter_behav xil_defaultlib.topsim_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.io_interface_counter
Compiling module xil_defaultlib.controller_counter
Compiling module xil_defaultlib.top_counter
Compiling module xil_defaultlib.topsim_counter
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_counter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========0========
============
2
3(1);2(1);1(0);0(0)
2
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 916.398 ; gain = 0.000
run 10 us
                25132
                25362
3(1);2(0);1(0);0(0)
3
                48693
                48923
========3========
============
2
3(1);2(0);1(0);0(1)
3

3(1);2(0);1(0);0(1)
0

========2========
============
3
3(1);2(1);1(0);0(1)
2
current_sim simulation_1
set_property top testbench_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/controller_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/io_interface_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
ERROR: [VRFC 10-2989] 'BT_in_0' is not declared [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/testbench_sim.v:68]
ERROR: [VRFC 10-2865] module 'testbench_sim' ignored due to previous errors [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/testbench_sim.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/controller_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/io_interface_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
ERROR: [VRFC 10-2989] 'BT_in_0' is not declared [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/testbench_sim.v:68]
ERROR: [VRFC 10-2865] module 'testbench_sim' ignored due to previous errors [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/testbench_sim.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/controller_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/io_interface_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 077462f9e3c64b55b01dc39f86d9343e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.io_interface_counter
Compiling module xil_defaultlib.controller_counter
Compiling module xil_defaultlib.top_counter
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/controller_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/io_interface_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 077462f9e3c64b55b01dc39f86d9343e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.io_interface_counter
Compiling module xil_defaultlib.controller_counter
Compiling module xil_defaultlib.top_counter
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
current_sim simulation_2
relaunch_sim
ERROR: [Vivado 12-1501] Simulator for snapshot 'Behavioral:sim_1:Functional:testbench_sim' is already running. To launch simulation, change the snapshot name in the simulation fileset settings or close the current simulation.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Vivado 12-1501] Simulator for snapshot 'Behavioral:sim_1:Functional:testbench_sim' is already running. To launch simulation, change the snapshot name in the simulation fileset settings or close the current simulation.

set_property top topsim_counter [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_counter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/controller_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/io_interface_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim_counter
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 077462f9e3c64b55b01dc39f86d9343e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_counter_behav xil_defaultlib.topsim_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.io_interface_counter
Compiling module xil_defaultlib.controller_counter
Compiling module xil_defaultlib.top_counter
Compiling module xil_defaultlib.topsim_counter
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_counter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========0========
============
2
3(1);2(1);1(0);0(0)
2
run 10 us
                25132
                25362
3(1);2(0);1(0);0(0)
3
                48693
                48923
========3========
============
2
3(1);2(0);1(0);0(1)
3

3(1);2(0);1(0);0(1)
0

========2========
============
3
3(1);2(1);1(0);0(1)
2
run 10 us

3(1);2(1);1(0);0(1)
3

3(1);2(1);1(0);0(1)
0

========1========
============
2
3(1);2(0);1(0);0(1)
3

3(1);2(0);1(0);0(1)
0
run 10 us

========2========
============
4
3(1);2(1);1(1);0(1)
2

3(1);2(1);1(1);0(1)
3

3(1);2(1);1(1);0(1)
0

3(1);2(1);1(1);0(1)
1
run 10 us

  5  1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_counter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/controller_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/io_interface_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim_counter
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 077462f9e3c64b55b01dc39f86d9343e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_counter_behav xil_defaultlib.topsim_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.io_interface_counter
Compiling module xil_defaultlib.controller_counter
Compiling module xil_defaultlib.top_counter
Compiling module xil_defaultlib.topsim_counter
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_counter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========0========
============
2
3(1);2(1);1(0);0(0)
2
run 10 us
                25132
                25362
3(1);2(0);1(0);0(0)
3
                48693
                48923
========3========
============
2
3(1);2(0);1(0);0(1)
3
                73803
                74033
3(0);2(0);1(0);0(1)
0
                97360
                97590
========2========
============
3
3(1);2(1);1(0);0(1)
2
run 10 us
               122472
               122702
3(1);2(0);1(0);0(1)
3
               146033
               146263
3(0);2(0);1(0);0(1)
0
               169590
               169820
========1========
============
2
3(1);2(0);1(0);0(1)
3
               194703
               194933
3(0);2(0);1(0);0(1)
0
run 10 us
               218260
               218490
========2========
============
4
3(1);2(1);1(1);0(1)
2
               243372
               243602
3(1);2(0);1(1);0(1)
3
               266933
               267163
3(0);2(0);1(1);0(1)
0
               290490
               290720
3(0);2(0);1(1);0(0)
1
run 10 us
               314051
               314281
  5  5
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_counter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/controller_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/io_interface_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim_counter
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 077462f9e3c64b55b01dc39f86d9343e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_counter_behav xil_defaultlib.topsim_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.io_interface_counter
Compiling module xil_defaultlib.controller_counter
Compiling module xil_defaultlib.top_counter
Compiling module xil_defaultlib.topsim_counter
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_counter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========0========
============
2
3(1);2(1);1(0);0(0)
2
run 10 us
                25132
                25362
3(1);2(0);1(0);0(0)
3
                48693
                48923
========3========
============
2
3(1);2(0);1(0);0(1)
3
                73803
                74033
3(0);2(0);1(0);0(1)
0
                97360
                97590
========2========
============
3
3(1);2(1);1(0);0(1)
2
run 10 us
               122472
               122702
3(1);2(0);1(0);0(1)
3
               146033
               146263
3(0);2(0);1(0);0(1)
0
               169590
               169820
========1========
============
2
3(1);2(0);1(0);0(1)
3
               194703
               194933
3(0);2(0);1(0);0(1)
0
run 10 us
               218260
               218490
========2========
============
4
3(1);2(1);1(1);0(1)
2
               243372
               243602
3(1);2(0);1(1);0(1)
3
               266933
               267163
3(0);2(0);1(1);0(1)
0
               290490
               290720
3(0);2(0);1(1);0(0)
1
run 10 us
               314051
               314281
  5  5
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_counter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim_counter
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 077462f9e3c64b55b01dc39f86d9343e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_counter_behav xil_defaultlib.topsim_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'device_id' [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.io_interface_counter
Compiling module xil_defaultlib.controller_counter
Compiling module xil_defaultlib.top_counter
Compiling module xil_defaultlib.topsim_counter
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_counter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========2========
============
3
3(1);2(1);1(0);0(1)
2
run 10 us
                25132
                25362
3(1);2(0);1(0);0(1)
3
                48693
                48923
3(0);2(0);1(0);0(1)
0
                72250
                72480
========1========
============
3
3(1);2(0);1(1);0(1)
1
                97361
                97591
3(1);2(0);1(0);0(1)
3
run 10 us
               120923
               121153
3(0);2(0);1(0);0(1)
0
               144480
               144710
========2========
============
3
3(1);2(1);1(0);0(1)
2
               169592
               169822
3(1);2(0);1(0);0(1)
3
               193153
               193383
3(0);2(0);1(0);0(1)
0
run 10 us
               216710
               216940
========3========
============
3
3(1);2(1);1(0);0(1)
3
               241823
               242053
3(0);2(1);1(0);0(1)
0
               265380
               265610
3(0);2(1);1(0);0(0)
2
               288942
               289172
========2========
============
4
3(1);2(1);1(1);0(1)
2
run 10 us
               314052
               314282
3(1);2(0);1(1);0(1)
3
               337613
               337843
3(0);2(0);1(1);0(1)
0
               361170
               361400
3(0);2(0);1(1);0(0)
1
               384731
               384961
  5  5
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 10 17:26:40 2020...
