"use strict";(globalThis.webpackChunkcomputer_architecture=globalThis.webpackChunkcomputer_architecture||[]).push([[4222],{2032:(e,i,r)=>{r.r(i),r.d(i,{assets:()=>c,contentTitle:()=>l,default:()=>d,frontMatter:()=>n,metadata:()=>o,toc:()=>u});var a=r(8168),t=(r(6540),r(5680));const n={},l="Verificarea circuitelor digitale",o={unversionedId:"Laboratoare/8 Verilog Design \u0219i Verificare/Verificare/Teorie/README",id:"Laboratoare/8 Verilog Design \u0219i Verificare/Verificare/Teorie/README",title:"Verificarea circuitelor digitale",description:"\xcen urma procesului de `design descris anterior, circuitul este \u201eprintat\u201d pe o pl\u0103cu\u021b\u0103 sub\u021bire, realizat\u0103 din siliciu, un material semiconductor. Ulterior, acest wafer` rezultat va trece prin mai multe etape succesive de prelucrare, modelul final fiind decupat din material \u0219i integrat \xeen dispozitivul \u021bint\u0103.",source:"@site/docs/Laboratoare/8 Verilog Design \u0219i Verificare/Verificare/Teorie/README.md",sourceDirName:"Laboratoare/8 Verilog Design \u0219i Verificare/Verificare/Teorie",slug:"/Laboratoare/8 Verilog Design \u0219i Verificare/Verificare/Teorie/",permalink:"/computer-architecture/Laboratoare/8 Verilog Design \u0219i Verificare/Verificare/Teorie/",draft:!1,tags:[],version:"current",frontMatter:{},sidebar:"sidebar",previous:{title:"Verificare",permalink:"/computer-architecture/Laboratoare/8 Verilog Design \u0219i Verificare/Verificare/"},next:{title:"9 Calculator Didactic",permalink:"/computer-architecture/Laboratoare/9 Calculator Didactic/"}},c={},u=[{value:"Ce presupune verificarea?",id:"ce-presupune-verificarea",level:2},{value:"Teste",id:"teste",level:3},{value:"Coverage",id:"coverage",level:3},{value:"Aser\u021bii",id:"aser\u021bii",level:3}],p={toc:u},s="wrapper";function d({components:e,...i}){return(0,t.yg)(s,(0,a.A)({},p,i,{components:e,mdxType:"MDXLayout"}),(0,t.yg)("h1",{id:"verificarea-circuitelor-digitale"},"Verificarea circuitelor digitale"),(0,t.yg)("p",null,"\xcen urma procesului de ",(0,t.yg)("inlineCode",{parentName:"p"},"design")," descris anterior, circuitul este \u201eprintat\u201d pe o pl\u0103cu\u021b\u0103 sub\u021bire, realizat\u0103 din siliciu, un material semiconductor. Ulterior, acest ",(0,t.yg)("inlineCode",{parentName:"p"},"wafer")," rezultat va trece prin mai multe etape succesive de prelucrare, modelul final fiind decupat din material \u0219i integrat \xeen dispozitivul \u021bint\u0103."),(0,t.yg)("div",{align:"center"},(0,t.yg)("p",null,(0,t.yg)("img",{alt:"Structura testbench-ului",src:r(3518).A,width:"1446",height:"365"}),"\n",(0,t.yg)("em",{parentName:"p"},"Figure: Procesul fabric\u0103rii circuitelor integrate"))),(0,t.yg)("p",null,"Totu\u0219i, realizarea design-ului circuitului nu este suficient\u0103, deoarece orice eroare sau abatere de la specifica\u021biile ini\u021biale poate avea consecin\u021be majore asupra func\u021bion\u0103rii finale a dispozitivului. \xcen plus, fabricarea acestor ",(0,t.yg)("inlineCode",{parentName:"p"},"die"),"-uri (componentele utile ob\u021binute din wafer) este un proces ce implic\u0103 costuri  foarte ridicate, iar corectarea unei erori dup\u0103 etapa de fabricare ar conduce la o pierdere financiar\u0103 major\u0103."),(0,t.yg)("p",null,"Prin urmare, etapa de ",(0,t.yg)("inlineCode",{parentName:"p"},"verificare")," a devenit critic\u0103, av\xe2nd scopul de a valida ",(0,t.yg)("strong",{parentName:"p"},"func\u021bionalitatea")," \u0219i ",(0,t.yg)("strong",{parentName:"p"},"conformitatea circuitului cu specifica\u021biile de proiectare"),", contribuind la asigurarea performan\u021bei, fiabilit\u0103\u021bii \u0219i integrit\u0103\u021bii sistemului \xeenainte de implementarea sa fizic\u0103. "),(0,t.yg)("h2",{id:"ce-presupune-verificarea"},"Ce presupune verificarea?"),(0,t.yg)("p",null,"Verificarea sistemului se poate efectua la toate nivelurile ierarhice, de la blocuri individuale p\xe2n\u0103 la cipul integral \u0219i implic\u0103 testarea acestora \xeentr-un ",(0,t.yg)("inlineCode",{parentName:"p"},"mediu controlat"),", acoperind ",(0,t.yg)("inlineCode",{parentName:"p"},"toate scenariile opera\u021bionale posibile"),". Erorile identificate sunt raportate echipei de proiectare, iar procesul este repetat iterativ p\xe2n\u0103 la validarea deplin\u0103 a design-ului."),(0,t.yg)("p",null,"Inginerii de verificare utilizeaz\u0103 ",(0,t.yg)("inlineCode",{parentName:"p"},"SystemVerilog"),", un limbaj de descriere \u0219i verificare hardware, ce extinde standardul Verilog prin integrarea conceptelor de programare orientat\u0103 pe obiect. Prin intermediul acestuia se realizeaz\u0103 un mediu de verificare bazat pe framework-ul ",(0,t.yg)("a",{parentName:"p",href:"https://en.wikipedia.org/wiki/Universal_Verification_Methodology"},(0,t.yg)("inlineCode",{parentName:"a"},"UVM"))," (Universal Verification Methodology), format din componente ce au rolul de a stimula, monitoriza \u0219i verifica comportamentul design-ului."),(0,t.yg)("div",{align:"center"},(0,t.yg)("p",null,(0,t.yg)("img",{alt:"Structura unui mediu UVM",src:r(9416).A,width:"1904",height:"469"}),"\n",(0,t.yg)("em",{parentName:"p"},"Figure: Structura unui mediu UVM"))),(0,t.yg)("p",null,"Tabelul de mai jos prezint\u0103 principalele componente ale unui astfel de framework \u0219i rela\u021biile dintre acestea. Totul incepe de la un test, prin intermediul c\u0103ruia gener\u0103m stimuli \xeencapsula\u021bi sub form\u0103 de tranzac\u021bii."),(0,t.yg)("table",null,(0,t.yg)("thead",{parentName:"table"},(0,t.yg)("tr",{parentName:"thead"},(0,t.yg)("th",{parentName:"tr",align:null},"Component\u0103"),(0,t.yg)("th",{parentName:"tr",align:null},"Rol"))),(0,t.yg)("tbody",{parentName:"table"},(0,t.yg)("tr",{parentName:"tbody"},(0,t.yg)("td",{parentName:"tr",align:null},"Sequencer"),(0,t.yg)("td",{parentName:"tr",align:null},"Ruteaz\u0103 tranzac\u021biile c\u0103tre Driver pentru a fi executate.")),(0,t.yg)("tr",{parentName:"tbody"},(0,t.yg)("td",{parentName:"tr",align:null},"Driver"),(0,t.yg)("td",{parentName:"tr",align:null},"Preia tranzac\u021biile \u0219i le transmite c\u0103tre DUT (Design Under Test) prin intermediul interfe\u021bei, respect\xe2nd protocolul specific acesteia.")),(0,t.yg)("tr",{parentName:"tbody"},(0,t.yg)("td",{parentName:"tr",align:null},"Interfa\u021ba"),(0,t.yg)("td",{parentName:"tr",align:null},"Ac\u021bioneaz\u0103 ca un mediator care transform\u0103 tranzac\u021biile primite de la Driver (la un nivel de abstractizare mai ridicat) \xeen semnale concrete, pe care DUT-ul le poate \xeen\u021belege.")),(0,t.yg)("tr",{parentName:"tbody"},(0,t.yg)("td",{parentName:"tr",align:null},"Monitor"),(0,t.yg)("td",{parentName:"tr",align:null},"Capteaz\u0103 modific\u0103rile semnalelor de pe interfa\u021b\u0103 \u0219i le transmite c\u0103tre Scoreboard sub form\u0103 de informa\u021bie util\u0103.")),(0,t.yg)("tr",{parentName:"tbody"},(0,t.yg)("td",{parentName:"tr",align:null},"Scoreboard"),(0,t.yg)("td",{parentName:"tr",align:null},"Pe baza valorilor primite de la Monitor, se construie\u0219te un model de referin\u021b\u0103 care este ulterior comparat cu rezultatele ob\u021binute din DUT. \xcen acest mod se poate verifica dac\u0103 sistemul func\u021bioneaz\u0103 conform a\u0219tept\u0103rilor.")))),(0,t.yg)("h3",{id:"teste"},"Teste"),(0,t.yg)("p",null,"Fiec\u0103rei specifica\u021bii de sistem \xeei este asociat un ",(0,t.yg)("inlineCode",{parentName:"p"},"test"),", prin care ",(0,t.yg)("strong",{parentName:"p"},"design-ului \xeei sunt aplicate suite de stimuli"),", cu scopul de a observa \u0219i valida un comportament \u021bint\u0103 predeterminat."),(0,t.yg)("p",null,"Totu\u0219i, nu este suficient\u0103 simpla conturare a scenariului. Pentru a asigura robuste\u021bea acestuia, este esen\u021bial\u0103 aplicarea unei game largi de valori de intrare. Acest lucru se realizeaz\u0103 eficient prin tehnici de ",(0,t.yg)("inlineCode",{parentName:"p"},"randomizare"),", iar gradul de testare este cuantificat printr-o metric\u0103 de acoperire, denumit\u0103 ",(0,t.yg)("inlineCode",{parentName:"p"},"coverage"),"."),(0,t.yg)("p",null,"Exist\u0103 mai multe modalit\u0103\u021bi de a randomiza stimulii. Mai jos pute\u021bi observa c\xe2teva exemple:"),(0,t.yg)("pre",null,(0,t.yg)("code",{parentName:"pre",className:"language-systemverilog"},"// Randomizare simpl\u0103\nvar = $urandom();\n\n// Randomizare cu constr\xe2ngeri\nrandomize(obj) with {\n    var inside {[1:5]};\n}\n\n// Randomizare cu distribu\u021bie probabilistic\u0103\nvar = $dist_poisson(seed, 100);\n")),(0,t.yg)("h3",{id:"coverage"},"Coverage"),(0,t.yg)("p",null,"Dup\u0103 cum am men\u021bionat anterior, ",(0,t.yg)("inlineCode",{parentName:"p"},"coverage"),"-ul reprezint\u0103 o metod\u0103 prin care verific\u0103m ",(0,t.yg)("strong",{parentName:"p"},"\xeen ce m\u0103sur\u0103 un set de valori posibile a fost atribuit unei variabile"),". Scopul este s\u0103 ob\u021binem o acoperire c\xe2t mai ridicat\u0103, ideal complet\u0103, pentru variabilele relevante testului nostru."),(0,t.yg)("p",null,"Aceast\u0103 m\u0103surare se realizeaz\u0103 prin e\u0219antionarea unor obiecte de tip ",(0,t.yg)("inlineCode",{parentName:"p"},"covergroup")," \xeen momentul detect\u0103rii tranzac\u021biilor. \xcen cadrul acestora, fiecare variabil\u0103 cuantizat\u0103 este declarat\u0103 printr-un ",(0,t.yg)("inlineCode",{parentName:"p"},"coverpoint")," \u0219i analizat\u0103 pe baza unor intervale specificate de noi, numite ",(0,t.yg)("inlineCode",{parentName:"p"},"bins"),". Mai jos este prezentat un exemplu de astfel de structur\u0103:"),(0,t.yg)("pre",null,(0,t.yg)("code",{parentName:"pre",className:"language-systemverilog"},"covergroup cg;\n    cp: coverpoint var {\n        bins interval_1 = {1, 2};\n        bins interval_2 = {3, 4};\n    }\nendgroup\n")),(0,t.yg)("h3",{id:"aser\u021bii"},"Aser\u021bii"),(0,t.yg)("p",null,"Pe durata rul\u0103rii testelor, func\u021bionalitatea design-ului este monitorizat\u0103 continuu prin intermediul ",(0,t.yg)("inlineCode",{parentName:"p"},"aser\u021biilor"),"."),(0,t.yg)("p",null,"Aser\u021biile sunt construc\u021bii specializate care ",(0,t.yg)("strong",{parentName:"p"},"verific\u0103 automat respectarea unor propriet\u0103\u021bi \u0219i condi\u021bii predefinite"),". Acestea ofer\u0103 o alert\u0103 instantanee asupra comportamentelor defectuoase \u0219i permit identificarea precis\u0103 a problemelor."),(0,t.yg)("p",null,"Aser\u021bia de mai jos va e\u0219ua dac\u0103 la orice front cresc\u0103tor al semnalului de ceas ",(0,t.yg)("em",{parentName:"p"},"clk"),", detectarea variabilei ",(0,t.yg)("em",{parentName:"p"},"var_1")," ca av\xe2nd valoarea 1, nu va fi urmat\u0103 la 3 cicli de ceas distan\u021b\u0103 de detectarea variabilei ",(0,t.yg)("em",{parentName:"p"},"var_2")," ca av\xe2nd valoarea 1."),(0,t.yg)("pre",null,(0,t.yg)("code",{parentName:"pre",className:"language-systemverilog"},"assert property(@posdege (clk) disable iff (rst) \n    (var_1 == 1'b1) |-> ##3 var_2);\n")))}d.isMDXComponent=!0},3518:(e,i,r)=>{r.d(i,{A:()=>a});const a=r.p+"assets/images/ic_printing-8ac85ff2dffacd1a137c624ec162b22a.png"},5680:(e,i,r)=>{r.d(i,{xA:()=>p,yg:()=>g});var a=r(6540);function t(e,i,r){return i in e?Object.defineProperty(e,i,{value:r,enumerable:!0,configurable:!0,writable:!0}):e[i]=r,e}function n(e,i){var r=Object.keys(e);if(Object.getOwnPropertySymbols){var a=Object.getOwnPropertySymbols(e);i&&(a=a.filter(function(i){return Object.getOwnPropertyDescriptor(e,i).enumerable})),r.push.apply(r,a)}return r}function l(e){for(var i=1;i<arguments.length;i++){var r=null!=arguments[i]?arguments[i]:{};i%2?n(Object(r),!0).forEach(function(i){t(e,i,r[i])}):Object.getOwnPropertyDescriptors?Object.defineProperties(e,Object.getOwnPropertyDescriptors(r)):n(Object(r)).forEach(function(i){Object.defineProperty(e,i,Object.getOwnPropertyDescriptor(r,i))})}return e}function o(e,i){if(null==e)return{};var r,a,t=function(e,i){if(null==e)return{};var r,a,t={},n=Object.keys(e);for(a=0;a<n.length;a++)r=n[a],i.indexOf(r)>=0||(t[r]=e[r]);return t}(e,i);if(Object.getOwnPropertySymbols){var n=Object.getOwnPropertySymbols(e);for(a=0;a<n.length;a++)r=n[a],i.indexOf(r)>=0||Object.prototype.propertyIsEnumerable.call(e,r)&&(t[r]=e[r])}return t}var c=a.createContext({}),u=function(e){var i=a.useContext(c),r=i;return e&&(r="function"==typeof e?e(i):l(l({},i),e)),r},p=function(e){var i=u(e.components);return a.createElement(c.Provider,{value:i},e.children)},s="mdxType",d={inlineCode:"code",wrapper:function(e){var i=e.children;return a.createElement(a.Fragment,{},i)}},m=a.forwardRef(function(e,i){var r=e.components,t=e.mdxType,n=e.originalType,c=e.parentName,p=o(e,["components","mdxType","originalType","parentName"]),s=u(r),m=t,g=s["".concat(c,".").concat(m)]||s[m]||d[m]||n;return r?a.createElement(g,l(l({ref:i},p),{},{components:r})):a.createElement(g,l({ref:i},p))});function g(e,i){var r=arguments,t=i&&i.mdxType;if("string"==typeof e||t){var n=r.length,l=new Array(n);l[0]=m;var o={};for(var c in i)hasOwnProperty.call(i,c)&&(o[c]=i[c]);o.originalType=e,o[s]="string"==typeof e?e:t,l[1]=o;for(var u=2;u<n;u++)l[u]=r[u];return a.createElement.apply(null,l)}return a.createElement.apply(null,r)}m.displayName="MDXCreateElement"},9416:(e,i,r)=>{r.d(i,{A:()=>a});const a=r.p+"assets/images/uvm_env-b5f78ab229b8cdb6ff281283a84ff098.png"}}]);