============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Dec 05 2018  10:31:07 pm
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

path   1:

                   Pin                         Type       Fanout Load Slew Delay Arrival   
                                                                 (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------------
(clock clk_int)                              launch                                    0 R 
prg_b
  ctr4_out_reg[2]/CLK                                                    0             0 R 
  ctr4_out_reg[2]/Q                          DFFSR             1  1.5   10  +109     109 R 
  drc_bufs137/A                                                               +0     109   
  drc_bufs137/Y                              BUFX2             4 11.7   29   +47     156 R 
  g202/A                                                                      +0     156   
  g202/Y                                     INVX1             1  2.3   11   +21     177 F 
  g198/A                                                                      +0     177   
  g198/Y                                     OR2X1             2  4.5   19   +45     222 F 
  g196/B                                                                      +0     222   
  g196/Y                                     NAND3X1           1  1.5   34   +33     254 R 
  drc_bufs207/A                                                               +0     254   
  drc_bufs207/Y                              BUFX2             1  2.0    8   +34     289 R 
  g193/C                                                                      +0     289   
  g193/Y                                     OAI21X1           1  2.7    5   +14     302 F 
  g192/A                                                                      +0     302   
  g192/Y                                     AOI22X1           1  1.5   44   +43     346 R 
  drc_bufs208/A                                                               +0     346   
  drc_bufs208/Y                              BUFX2             2  3.6   14   +38     383 R 
  g190/C                                                                      +0     383   
  g190/Y                                     OAI21X1           2  3.6    8   +17     400 F 
prg_b/sn_out0 
g437/B                                                                        +0     400   
g437/Y                                       AND2X1            1  4.0   22   +47     447 F 
g427/A                                                                        +0     447   
g427/YS                                      HAX1              1  1.9   13   +60     507 F 
g424/A                                                                        +0     507   
g424/Y                                       AND2X1            1  2.3   17   +33     539 F 
g422/A                                                                        +0     539   
g422/Y                                       OR2X1             1  3.4   15   +43     582 F 
g421/B                                                                        +0     582   
g421/YS                                      HAX1              2  6.5   26   +64     646 F 
g419/B                                                                        +0     646   
g419/YC                                      HAX1              2  7.7   32   +60     707 F 
g413/B                                                                        +0     707   
g413/Y                                       OAI21X1           2  7.0   62   +60     766 R 
g411/B                                                                        +0     766   
g411/Y                                       NAND2X1           1  1.5   16   +26     792 F 
drc_bufs526/A                                                                 +0     792   
drc_bufs526/Y                                BUFX2             1  1.9    2   +34     826 F 
g408/A                                                                        +0     826   
g408/Y                                       AND2X1            1  3.4   20   +33     859 F 
g404/B                                                                        +0     859   
g404/YC                                      HAX1              1  3.4   20   +50     909 F 
g400/B                                                                        +0     909   
g400/YC                                      HAX1              1  3.4   20   +50     959 F 
g396/B                                                                        +0     959   
g396/YC                                      HAX1              1  3.4   20   +50    1010 F 
g392/B                                                                        +0    1010   
g392/YC                                      HAX1              1  4.6   23   +53    1062 F 
g390/A                                                                        +0    1062   
g390/Y                                       XNOR2X1           1  2.6   19   +29    1092 F 
g386/B                                                                        +0    1092   
g386/Y                                       OAI21X1           1  2.0   32   +41    1132 R 
stoch2bin_out_stoch2bin_out_out_reg[7]/D     DFFSR                            +0    1132   
stoch2bin_out_stoch2bin_out_out_reg[7]/CLK   setup                       0   +81    1213 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                  capture                                5000 R 
                                             uncertainty                     -50    4950 R 
-------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3737ps 
Start-point  : prg_b/ctr4_out_reg[2]/CLK
End-point    : stoch2bin_out_stoch2bin_out_out_reg[7]/D

path   2:

                   Pin                         Type       Fanout Load Slew Delay Arrival   
                                                                 (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------------
(clock clk_int)                              launch                                    0 R 
prg_b
  ctr4_out_reg[2]/CLK                                                    0             0 R 
  ctr4_out_reg[2]/Q                          DFFSR             1  1.5   10  +109     109 R 
  drc_bufs137/A                                                               +0     109   
  drc_bufs137/Y                              BUFX2             4 11.7   29   +47     156 R 
  g202/A                                                                      +0     156   
  g202/Y                                     INVX1             1  2.3   11   +21     177 F 
  g198/A                                                                      +0     177   
  g198/Y                                     OR2X1             2  4.5   19   +45     222 F 
  g196/B                                                                      +0     222   
  g196/Y                                     NAND3X1           1  1.5   34   +33     254 R 
  drc_bufs207/A                                                               +0     254   
  drc_bufs207/Y                              BUFX2             1  2.0    8   +34     289 R 
  g193/C                                                                      +0     289   
  g193/Y                                     OAI21X1           1  2.7    5   +14     302 F 
  g192/A                                                                      +0     302   
  g192/Y                                     AOI22X1           1  1.5   44   +43     346 R 
  drc_bufs208/A                                                               +0     346   
  drc_bufs208/Y                              BUFX2             2  3.6   14   +38     383 R 
  g190/C                                                                      +0     383   
  g190/Y                                     OAI21X1           2  3.6    8   +17     400 F 
prg_b/sn_out0 
g437/B                                                                        +0     400   
g437/Y                                       AND2X1            1  4.0   22   +47     447 F 
g427/A                                                                        +0     447   
g427/YS                                      HAX1              1  1.9   13   +60     507 F 
g424/A                                                                        +0     507   
g424/Y                                       AND2X1            1  2.3   17   +33     539 F 
g422/A                                                                        +0     539   
g422/Y                                       OR2X1             1  3.4   15   +43     582 F 
g421/B                                                                        +0     582   
g421/YS                                      HAX1              2  6.5   26   +64     646 F 
g419/B                                                                        +0     646   
g419/YC                                      HAX1              2  7.7   32   +60     707 F 
g413/B                                                                        +0     707   
g413/Y                                       OAI21X1           2  7.0   62   +60     766 R 
g411/B                                                                        +0     766   
g411/Y                                       NAND2X1           1  1.5   16   +26     792 F 
drc_bufs526/A                                                                 +0     792   
drc_bufs526/Y                                BUFX2             1  1.9    2   +34     826 F 
g408/A                                                                        +0     826   
g408/Y                                       AND2X1            1  3.4   20   +33     859 F 
g404/B                                                                        +0     859   
g404/YC                                      HAX1              1  3.4   20   +50     909 F 
g400/B                                                                        +0     909   
g400/YC                                      HAX1              1  3.4   20   +50     959 F 
g396/B                                                                        +0     959   
g396/YC                                      HAX1              1  3.4   20   +50    1010 F 
g392/B                                                                        +0    1010   
g392/YS                                      HAX1              1  2.7   18   +50    1060 R 
g389/B                                                                        +0    1060   
g389/Y                                       MUX2X1            1  1.5   18   +19    1079 F 
g388/A                                                                        +0    1079   
g388/Y                                       INVX1             1  2.0    0    +3    1082 R 
stoch2bin_out_stoch2bin_out_out_reg[6]/D     DFFSR                            +0    1082   
stoch2bin_out_stoch2bin_out_out_reg[6]/CLK   setup                       0   +70    1153 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                  capture                                5000 R 
                                             uncertainty                     -50    4950 R 
-------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3797ps 
Start-point  : prg_b/ctr4_out_reg[2]/CLK
End-point    : stoch2bin_out_stoch2bin_out_out_reg[6]/D

path   3:

                   Pin                         Type       Fanout Load Slew Delay Arrival   
                                                                 (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------------
(clock clk_int)                              launch                                    0 R 
prg_b
  ctr4_out_reg[2]/CLK                                                    0             0 R 
  ctr4_out_reg[2]/Q                          DFFSR             1  1.5   10  +109     109 R 
  drc_bufs137/A                                                               +0     109   
  drc_bufs137/Y                              BUFX2             4 11.7   29   +47     156 R 
  g202/A                                                                      +0     156   
  g202/Y                                     INVX1             1  2.3   11   +21     177 F 
  g198/A                                                                      +0     177   
  g198/Y                                     OR2X1             2  4.5   19   +45     222 F 
  g196/B                                                                      +0     222   
  g196/Y                                     NAND3X1           1  1.5   34   +33     254 R 
  drc_bufs207/A                                                               +0     254   
  drc_bufs207/Y                              BUFX2             1  2.0    8   +34     289 R 
  g193/C                                                                      +0     289   
  g193/Y                                     OAI21X1           1  2.7    5   +14     302 F 
  g192/A                                                                      +0     302   
  g192/Y                                     AOI22X1           1  1.5   44   +43     346 R 
  drc_bufs208/A                                                               +0     346   
  drc_bufs208/Y                              BUFX2             2  3.6   14   +38     383 R 
  g190/C                                                                      +0     383   
  g190/Y                                     OAI21X1           2  3.6    8   +17     400 F 
prg_b/sn_out0 
g437/B                                                                        +0     400   
g437/Y                                       AND2X1            1  4.0   22   +47     447 F 
g427/A                                                                        +0     447   
g427/YS                                      HAX1              1  1.9   13   +60     507 F 
g424/A                                                                        +0     507   
g424/Y                                       AND2X1            1  2.3   17   +33     539 F 
g422/A                                                                        +0     539   
g422/Y                                       OR2X1             1  3.4   15   +43     582 F 
g421/B                                                                        +0     582   
g421/YS                                      HAX1              2  6.5   26   +64     646 F 
g419/B                                                                        +0     646   
g419/YC                                      HAX1              2  7.7   32   +60     707 F 
g413/B                                                                        +0     707   
g413/Y                                       OAI21X1           2  7.0   62   +60     766 R 
g411/B                                                                        +0     766   
g411/Y                                       NAND2X1           1  1.5   16   +26     792 F 
drc_bufs526/A                                                                 +0     792   
drc_bufs526/Y                                BUFX2             1  1.9    2   +34     826 F 
g408/A                                                                        +0     826   
g408/Y                                       AND2X1            1  3.4   20   +33     859 F 
g404/B                                                                        +0     859   
g404/YC                                      HAX1              1  3.4   20   +50     909 F 
g400/B                                                                        +0     909   
g400/YC                                      HAX1              1  3.4   20   +50     959 F 
g396/B                                                                        +0     959   
g396/YS                                      HAX1              1  2.7   18   +50    1010 R 
g394/B                                                                        +0    1010   
g394/Y                                       MUX2X1            1  1.5   18   +19    1029 F 
g393/A                                                                        +0    1029   
g393/Y                                       INVX1             1  2.0    0    +3    1032 R 
stoch2bin_out_stoch2bin_out_out_reg[5]/D     DFFSR                            +0    1032   
stoch2bin_out_stoch2bin_out_out_reg[5]/CLK   setup                       0   +70    1102 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                  capture                                5000 R 
                                             uncertainty                     -50    4950 R 
-------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3848ps 
Start-point  : prg_b/ctr4_out_reg[2]/CLK
End-point    : stoch2bin_out_stoch2bin_out_out_reg[5]/D

path   4:

                   Pin                         Type       Fanout Load Slew Delay Arrival   
                                                                 (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------------
(clock clk_int)                              launch                                    0 R 
prg_b
  ctr4_out_reg[2]/CLK                                                    0             0 R 
  ctr4_out_reg[2]/Q                          DFFSR             1  1.5   10  +109     109 R 
  drc_bufs137/A                                                               +0     109   
  drc_bufs137/Y                              BUFX2             4 11.7   29   +47     156 R 
  g202/A                                                                      +0     156   
  g202/Y                                     INVX1             1  2.3   11   +21     177 F 
  g198/A                                                                      +0     177   
  g198/Y                                     OR2X1             2  4.5   19   +45     222 F 
  g196/B                                                                      +0     222   
  g196/Y                                     NAND3X1           1  1.5   34   +33     254 R 
  drc_bufs207/A                                                               +0     254   
  drc_bufs207/Y                              BUFX2             1  2.0    8   +34     289 R 
  g193/C                                                                      +0     289   
  g193/Y                                     OAI21X1           1  2.7    5   +14     302 F 
  g192/A                                                                      +0     302   
  g192/Y                                     AOI22X1           1  1.5   44   +43     346 R 
  drc_bufs208/A                                                               +0     346   
  drc_bufs208/Y                              BUFX2             2  3.6   14   +38     383 R 
  g190/C                                                                      +0     383   
  g190/Y                                     OAI21X1           2  3.6    8   +17     400 F 
prg_b/sn_out0 
g437/B                                                                        +0     400   
g437/Y                                       AND2X1            1  4.0   22   +47     447 F 
g427/A                                                                        +0     447   
g427/YS                                      HAX1              1  1.9   13   +60     507 F 
g424/A                                                                        +0     507   
g424/Y                                       AND2X1            1  2.3   17   +33     539 F 
g422/A                                                                        +0     539   
g422/Y                                       OR2X1             1  3.4   15   +43     582 F 
g421/B                                                                        +0     582   
g421/YS                                      HAX1              2  6.5   26   +64     646 F 
g419/B                                                                        +0     646   
g419/YC                                      HAX1              2  7.7   32   +60     707 F 
g413/B                                                                        +0     707   
g413/Y                                       OAI21X1           2  7.0   62   +60     766 R 
g411/B                                                                        +0     766   
g411/Y                                       NAND2X1           1  1.5   16   +26     792 F 
drc_bufs526/A                                                                 +0     792   
drc_bufs526/Y                                BUFX2             1  1.9    2   +34     826 F 
g408/A                                                                        +0     826   
g408/Y                                       AND2X1            1  3.4   20   +33     859 F 
g404/B                                                                        +0     859   
g404/YC                                      HAX1              1  3.4   20   +50     909 F 
g400/B                                                                        +0     909   
g400/YS                                      HAX1              1  2.7   18   +50     960 R 
g398/B                                                                        +0     960   
g398/Y                                       MUX2X1            1  1.5   18   +19     979 F 
g397/A                                                                        +0     979   
g397/Y                                       INVX1             1  2.0    0    +3     982 R 
stoch2bin_out_stoch2bin_out_out_reg[4]/D     DFFSR                            +0     982   
stoch2bin_out_stoch2bin_out_out_reg[4]/CLK   setup                       0   +70    1052 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                  capture                                5000 R 
                                             uncertainty                     -50    4950 R 
-------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3898ps 
Start-point  : prg_b/ctr4_out_reg[2]/CLK
End-point    : stoch2bin_out_stoch2bin_out_out_reg[4]/D

path   5:

                   Pin                         Type       Fanout Load Slew Delay Arrival   
                                                                 (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------------
(clock clk_int)                              launch                                    0 R 
prg_b
  ctr4_out_reg[2]/CLK                                                    0             0 R 
  ctr4_out_reg[2]/Q                          DFFSR             1  1.5   10  +109     109 R 
  drc_bufs137/A                                                               +0     109   
  drc_bufs137/Y                              BUFX2             4 11.7   29   +47     156 R 
  g202/A                                                                      +0     156   
  g202/Y                                     INVX1             1  2.3   11   +21     177 F 
  g198/A                                                                      +0     177   
  g198/Y                                     OR2X1             2  4.5   19   +45     222 F 
  g196/B                                                                      +0     222   
  g196/Y                                     NAND3X1           1  1.5   34   +33     254 R 
  drc_bufs207/A                                                               +0     254   
  drc_bufs207/Y                              BUFX2             1  2.0    8   +34     289 R 
  g193/C                                                                      +0     289   
  g193/Y                                     OAI21X1           1  2.7    5   +14     302 F 
  g192/A                                                                      +0     302   
  g192/Y                                     AOI22X1           1  1.5   44   +43     346 R 
  drc_bufs208/A                                                               +0     346   
  drc_bufs208/Y                              BUFX2             2  3.6   14   +38     383 R 
  g190/C                                                                      +0     383   
  g190/Y                                     OAI21X1           2  3.6    8   +17     400 F 
prg_b/sn_out0 
g437/B                                                                        +0     400   
g437/Y                                       AND2X1            1  4.0   22   +47     447 F 
g427/A                                                                        +0     447   
g427/YS                                      HAX1              1  1.9   13   +60     507 F 
g424/A                                                                        +0     507   
g424/Y                                       AND2X1            1  2.3   17   +33     539 F 
g422/A                                                                        +0     539   
g422/Y                                       OR2X1             1  3.4   15   +43     582 F 
g421/B                                                                        +0     582   
g421/YS                                      HAX1              2  6.5   26   +64     646 F 
g419/B                                                                        +0     646   
g419/YC                                      HAX1              2  7.7   32   +60     707 F 
g413/B                                                                        +0     707   
g413/Y                                       OAI21X1           2  7.0   62   +60     766 R 
g411/B                                                                        +0     766   
g411/Y                                       NAND2X1           1  1.5   16   +26     792 F 
drc_bufs526/A                                                                 +0     792   
drc_bufs526/Y                                BUFX2             1  1.9    2   +34     826 F 
g408/A                                                                        +0     826   
g408/Y                                       AND2X1            1  3.4   20   +33     859 F 
g404/B                                                                        +0     859   
g404/YS                                      HAX1              1  2.7   18   +51     909 R 
g402/B                                                                        +0     909   
g402/Y                                       MUX2X1            1  1.5   18   +19     928 F 
g401/A                                                                        +0     928   
g401/Y                                       INVX1             1  2.0    0    +3     932 R 
stoch2bin_out_stoch2bin_out_out_reg[3]/D     DFFSR                            +0     932   
stoch2bin_out_stoch2bin_out_out_reg[3]/CLK   setup                       0   +70    1002 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                  capture                                5000 R 
                                             uncertainty                     -50    4950 R 
-------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3948ps 
Start-point  : prg_b/ctr4_out_reg[2]/CLK
End-point    : stoch2bin_out_stoch2bin_out_out_reg[3]/D

path   6:

                   Pin                         Type       Fanout Load Slew Delay Arrival   
                                                                 (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------------
(clock clk_int)                              launch                                    0 R 
prg_b
  ctr4_out_reg[2]/CLK                                                    0             0 R 
  ctr4_out_reg[2]/Q                          DFFSR             1  1.5   10  +109     109 R 
  drc_bufs137/A                                                               +0     109   
  drc_bufs137/Y                              BUFX2             4 11.7   29   +47     156 R 
  g202/A                                                                      +0     156   
  g202/Y                                     INVX1             1  2.3   11   +21     177 F 
  g198/A                                                                      +0     177   
  g198/Y                                     OR2X1             2  4.5   19   +45     222 F 
  g196/B                                                                      +0     222   
  g196/Y                                     NAND3X1           1  1.5   34   +33     254 R 
  drc_bufs207/A                                                               +0     254   
  drc_bufs207/Y                              BUFX2             1  2.0    8   +34     289 R 
  g193/C                                                                      +0     289   
  g193/Y                                     OAI21X1           1  2.7    5   +14     302 F 
  g192/A                                                                      +0     302   
  g192/Y                                     AOI22X1           1  1.5   44   +43     346 R 
  drc_bufs208/A                                                               +0     346   
  drc_bufs208/Y                              BUFX2             2  3.6   14   +38     383 R 
  g190/C                                                                      +0     383   
  g190/Y                                     OAI21X1           2  3.6    8   +17     400 F 
prg_b/sn_out0 
g437/B                                                                        +0     400   
g437/Y                                       AND2X1            1  4.0   22   +47     447 F 
g427/A                                                                        +0     447   
g427/YS                                      HAX1              1  1.9   13   +60     507 F 
g424/A                                                                        +0     507   
g424/Y                                       AND2X1            1  2.3   17   +33     539 F 
g422/A                                                                        +0     539   
g422/Y                                       OR2X1             1  3.4   15   +43     582 F 
g421/B                                                                        +0     582   
g421/YC                                      HAX1              1  4.6   23   +52     634 F 
g420/A                                                                        +0     634   
g420/Y                                       XNOR2X1           3  9.7   36   +42     676 F 
g418/C                                                                        +0     676   
g418/Y                                       NOR3X1            9 33.4  201  +133     809 R 
g407/S                                                                        +0     809   
g407/Y                                       MUX2X1            1  2.0   40   +65     874 R 
stoch2bin_out_stoch2bin_out_out_reg[1]/D     DFFSR                            +0     874   
stoch2bin_out_stoch2bin_out_out_reg[1]/CLK   setup                       0   +84     957 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                  capture                                5000 R 
                                             uncertainty                     -50    4950 R 
-------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3993ps 
Start-point  : prg_b/ctr4_out_reg[2]/CLK
End-point    : stoch2bin_out_stoch2bin_out_out_reg[1]/D

path   7:

                   Pin                         Type       Fanout Load Slew Delay Arrival   
                                                                 (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------------
(clock clk_int)                              launch                                    0 R 
prg_b
  ctr4_out_reg[2]/CLK                                                    0             0 R 
  ctr4_out_reg[2]/Q                          DFFSR             1  1.5   10  +109     109 R 
  drc_bufs137/A                                                               +0     109   
  drc_bufs137/Y                              BUFX2             4 11.7   29   +47     156 R 
  g202/A                                                                      +0     156   
  g202/Y                                     INVX1             1  2.3   11   +21     177 F 
  g198/A                                                                      +0     177   
  g198/Y                                     OR2X1             2  4.5   19   +45     222 F 
  g196/B                                                                      +0     222   
  g196/Y                                     NAND3X1           1  1.5   34   +33     254 R 
  drc_bufs207/A                                                               +0     254   
  drc_bufs207/Y                              BUFX2             1  2.0    8   +34     289 R 
  g193/C                                                                      +0     289   
  g193/Y                                     OAI21X1           1  2.7    5   +14     302 F 
  g192/A                                                                      +0     302   
  g192/Y                                     AOI22X1           1  1.5   44   +43     346 R 
  drc_bufs208/A                                                               +0     346   
  drc_bufs208/Y                              BUFX2             2  3.6   14   +38     383 R 
  g190/C                                                                      +0     383   
  g190/Y                                     OAI21X1           2  3.6    8   +17     400 F 
prg_b/sn_out0 
g437/B                                                                        +0     400   
g437/Y                                       AND2X1            1  4.0   22   +47     447 F 
g427/A                                                                        +0     447   
g427/YS                                      HAX1              1  1.9   13   +60     507 F 
g424/A                                                                        +0     507   
g424/Y                                       AND2X1            1  2.3   17   +33     539 F 
g422/A                                                                        +0     539   
g422/Y                                       OR2X1             1  3.4   15   +43     582 F 
g421/B                                                                        +0     582   
g421/YC                                      HAX1              1  4.6   23   +52     634 F 
g420/A                                                                        +0     634   
g420/Y                                       XNOR2X1           3  9.7   36   +42     676 F 
g418/C                                                                        +0     676   
g418/Y                                       NOR3X1            9 33.4  201  +133     809 R 
g406/S                                                                        +0     809   
g406/Y                                       MUX2X1            1  2.0   40   +65     874 R 
stoch2bin_out_stoch2bin_out_out_reg[2]/D     DFFSR                            +0     874   
stoch2bin_out_stoch2bin_out_out_reg[2]/CLK   setup                       0   +84     957 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                  capture                                5000 R 
                                             uncertainty                     -50    4950 R 
-------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3993ps 
Start-point  : prg_b/ctr4_out_reg[2]/CLK
End-point    : stoch2bin_out_stoch2bin_out_out_reg[2]/D

path   8:

                   Pin                         Type       Fanout Load Slew Delay Arrival   
                                                                 (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------------
(clock clk_int)                              launch                                    0 R 
prg_b
  ctr4_out_reg[2]/CLK                                                    0             0 R 
  ctr4_out_reg[2]/Q                          DFFSR             1  1.5   10  +109     109 R 
  drc_bufs137/A                                                               +0     109   
  drc_bufs137/Y                              BUFX2             4 11.7   29   +47     156 R 
  g202/A                                                                      +0     156   
  g202/Y                                     INVX1             1  2.3   11   +21     177 F 
  g198/A                                                                      +0     177   
  g198/Y                                     OR2X1             2  4.5   19   +45     222 F 
  g196/B                                                                      +0     222   
  g196/Y                                     NAND3X1           1  1.5   34   +33     254 R 
  drc_bufs207/A                                                               +0     254   
  drc_bufs207/Y                              BUFX2             1  2.0    8   +34     289 R 
  g193/C                                                                      +0     289   
  g193/Y                                     OAI21X1           1  2.7    5   +14     302 F 
  g192/A                                                                      +0     302   
  g192/Y                                     AOI22X1           1  1.5   44   +43     346 R 
  drc_bufs208/A                                                               +0     346   
  drc_bufs208/Y                              BUFX2             2  3.6   14   +38     383 R 
  g190/C                                                                      +0     383   
  g190/Y                                     OAI21X1           2  3.6    8   +17     400 F 
prg_b/sn_out0 
g437/B                                                                        +0     400   
g437/Y                                       AND2X1            1  4.0   22   +47     447 F 
g427/A                                                                        +0     447   
g427/YS                                      HAX1              1  1.9   13   +60     507 F 
g424/A                                                                        +0     507   
g424/Y                                       AND2X1            1  2.3   17   +33     539 F 
g422/A                                                                        +0     539   
g422/Y                                       OR2X1             1  3.4   15   +43     582 F 
g421/B                                                                        +0     582   
g421/YC                                      HAX1              1  4.6   23   +52     634 F 
g420/A                                                                        +0     634   
g420/Y                                       XNOR2X1           3  9.7   36   +42     676 F 
g418/C                                                                        +0     676   
g418/Y                                       NOR3X1            9 33.4  201  +133     809 R 
g415/S                                                                        +0     809   
g415/Y                                       MUX2X1            1  1.5   18   +62     871 F 
g414/A                                                                        +0     871   
g414/Y                                       INVX1             1  2.0    0    +3     874 R 
stoch2bin_out_stoch2bin_out_out_reg[0]/D     DFFSR                            +0     874   
stoch2bin_out_stoch2bin_out_out_reg[0]/CLK   setup                       0   +70     944 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                  capture                                5000 R 
                                             uncertainty                     -50    4950 R 
-------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4006ps 
Start-point  : prg_b/ctr4_out_reg[2]/CLK
End-point    : stoch2bin_out_stoch2bin_out_out_reg[0]/D

path   9:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock clk)                 launch                                    0 R 
prg_a_ctr4_out_reg[2]/CLK                               0             0 R 
prg_a_ctr4_out_reg[2]/Q     DFFSR             1  1.5   10  +115     115 F 
drc_bufs535/A                                                +0     115   
drc_bufs535/Y               BUFX2             4 10.0   13   +41     156 F 
g451/A                                                       +0     156   
g451/YC                     HAX1              1  3.4   20   +52     207 F 
g441/B                                                       +0     207   
g441/YS                     HAX1              1  2.8   18   +51     258 R 
g431/A                                                       +0     258   
g431/Y                      MUX2X1            1  1.5   10   +22     280 F 
g430/A                                                       +0     280   
g430/Y                      INVX1             1  2.0    0    +0     281 R 
prg_a_ctr4_out_reg[3]/D     DFFSR                            +0     281   
prg_a_ctr4_out_reg[3]/CLK   setup                       0   +70     351 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                5000 R 
                            uncertainty                     -50    4950 R 
--------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4599ps 
Start-point  : prg_a_ctr4_out_reg[2]/CLK
End-point    : prg_a_ctr4_out_reg[3]/D

path  10:

           Pin                  Type       Fanout Load Slew Delay Arrival   
                                                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock clk)                   launch                                    0 R 
prg_a_ctr4_out_reg[1]/CLK                                 0             0 R 
prg_a_ctr4_out_reg[1]/Q       DFFSR             1  1.5   10  +109     109 R 
drc_bufs537/A                                                  +0     109   
drc_bufs537/Y                 BUFX2             3 12.5   30   +49     157 R 
g451/B                                                         +0     157   
g451/YC                       HAX1              1  3.8   27   +48     206 R 
g441/B                                                         +0     206   
g441/YC                       HAX1              1  2.8   23   +45     251 R 
g433/A                                                         +0     251   
g433/Y                        MUX2X1            1  1.5    9   +23     274 F 
g432/A                                                         +0     274   
g432/Y                        INVX1             1  2.0    0    -0     274 R 
prg_a_ctr4_overflow_reg/D     DFFSR                            +0     274   
prg_a_ctr4_overflow_reg/CLK   setup                       0   +70     344 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                   capture                                5000 R 
                              uncertainty                     -50    4950 R 
----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4606ps 
Start-point  : prg_a_ctr4_out_reg[1]/CLK
End-point    : prg_a_ctr4_overflow_reg/D
