INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
make[1]: Entering directory `/home/luoyanl2/ece527_taskpar/fpga_kernels/gau_hls/test.prj/solution1/sim/wrapc'
   Build using "/opt/xilinx/Vivado/2020.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_gau.cpp
   Compiling gau.cpp_pre.cpp.tb.cpp
   Compiling test.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
make[1]: Leaving directory `/home/luoyanl2/ece527_taskpar/fpga_kernels/gau_hls/test.prj/solution1/sim/wrapc'
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
[+] Gaussian filter passed!
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_gau_top glbl -prj gau.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --lib ieee_proposed=./ieee_proposed -s gau 
Multi-threading is on. Using 22 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luoyanl2/ece527_taskpar/fpga_kernels/gau_hls/test.prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luoyanl2/ece527_taskpar/fpga_kernels/gau_hls/test.prj/solution1/sim/verilog/gau.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_gau_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luoyanl2/ece527_taskpar/fpga_kernels/gau_hls/test.prj/solution1/sim/verilog/AESL_automem_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luoyanl2/ece527_taskpar/fpga_kernels/gau_hls/test.prj/solution1/sim/verilog/AESL_automem_out_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_out_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luoyanl2/ece527_taskpar/fpga_kernels/gau_hls/test.prj/solution1/sim/verilog/gau.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gau
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luoyanl2/ece527_taskpar/fpga_kernels/gau_hls/test.prj/solution1/sim/verilog/gau_line_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gau_line_buf_ram
INFO: [VRFC 10-311] analyzing module gau_line_buf
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gau_line_buf_ram_default
Compiling module xil_defaultlib.gau_line_buf(DataWidth=24,Addres...
Compiling module xil_defaultlib.gau
Compiling module xil_defaultlib.AESL_automem_data
Compiling module xil_defaultlib.AESL_automem_out_r
Compiling module xil_defaultlib.apatb_gau_top
Compiling module work.glbl
Built simulation snapshot gau

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/luoyanl2/ece527_taskpar/fpga_kernels/gau_hls/test.prj/solution1/sim/verilog/xsim.dir/gau/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Dec 10 20:56:22 2023...

****** xsim v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/gau/xsim_script.tcl
# xsim {gau} -autoloadwcfg -tclbatch {gau.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source gau.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "356000"
// RTL Simulation : 1 / 1 [100.00%] @ "170636000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 170646250 ps : File "/home/luoyanl2/ece527_taskpar/fpga_kernels/gau_hls/test.prj/solution1/sim/verilog/gau.autotb.v" Line 266
## quit
INFO: [Common 17-206] Exiting xsim at Sun Dec 10 20:56:35 2023...
[+] Gaussian filter passed!
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
