Running: /home/chittaranjan/opt/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/chittaranjan/opt/projects_dir/alu48/alu48_isim_beh.exe -prj /home/chittaranjan/opt/projects_dir/alu48/alu48_beh.prj work.alu48 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/chittaranjan/opt/projects_dir/alu48/alu48.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 84688 KB
Fuse CPU Usage: 840 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture alu48_arch of entity alu48
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable /home/chittaranjan/opt/projects_dir/alu48/alu48_isim_beh.exe
Fuse Memory Usage: 1181676 KB
Fuse CPU Usage: 900 ms
GCC CPU Usage: 1500 ms
