verilog xil_defaultlib --include "../../../../zynq_prj.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../zynq_prj.srcs/sources_1/bd/system/ipshared/02c8/hdl/verilog" --include "../../../../zynq_prj.srcs/sources_1/bd/system/ipshared/1313/hdl" --include "../../../../zynq_prj.srcs/sources_1/bd/system/ipshared/4868" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \

verilog fifo_generator_v13_2_1 --include "../../../../zynq_prj.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../zynq_prj.srcs/sources_1/bd/system/ipshared/02c8/hdl/verilog" --include "../../../../zynq_prj.srcs/sources_1/bd/system/ipshared/1313/hdl" --include "../../../../zynq_prj.srcs/sources_1/bd/system/ipshared/4868" \
"../../../../zynq_prj.srcs/sources_1/bd/system/ipshared/5c35/simulation/fifo_generator_vlog_beh.v" \
"../../../../zynq_prj.srcs/sources_1/bd/system/ipshared/5c35/hdl/fifo_generator_v13_2_rfs.v" \

verilog xil_defaultlib --include "../../../../zynq_prj.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../zynq_prj.srcs/sources_1/bd/system/ipshared/02c8/hdl/verilog" --include "../../../../zynq_prj.srcs/sources_1/bd/system/ipshared/1313/hdl" --include "../../../../zynq_prj.srcs/sources_1/bd/system/ipshared/4868" \
"../../../bd/system/ip/system_xlconcat_0_0/sim/system_xlconcat_0_0.v" \
"../../../bd/system/ip/system_v_vid_in_axi4s_0_0/sim/system_v_vid_in_axi4s_0_0.v" \
"../../../bd/system/ip/system_xlconstant_0_0/sim/system_xlconstant_0_0.v" \
"../../../bd/system/ip/system_v_axi4s_vid_out_0_0/sim/system_v_axi4s_vid_out_0_0.v" \
"../../../bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v" \
"../../../../zynq_prj.srcs/sources_1/bd/system/ipshared/3d58/IPSRC/cmos_decode_v1.v" \
"../../../../zynq_prj.srcs/sources_1/bd/system/ipshared/3d58/IPSRC/count_reset_v1.v" \
"../../../../zynq_prj.srcs/sources_1/bd/system/ipshared/3d58/IPSRC/OV_Sensor_ML.v" \
"../../../bd/system/ip/system_OV_Sensor_ML_0_2/sim/system_OV_Sensor_ML_0_2.v" \
"../../../bd/system/ip/system_image_process_0_0/src/fifo_block_av_gen/sim/fifo_block_av_gen.v" \
"../../../bd/system/ip/system_image_process_0_0/src/fifo_backframe/sim/fifo_backframe.v" \
"../../../bd/system/ip/system_image_process_0_0/src/fifo_1/sim/fifo.v" \
"../../../bd/system/ipshared/144d/src/gray_shift.v" \
"../../../bd/system/ipshared/144d/src/u_2_2_matrix.v" \
"../../../bd/system/ipshared/144d/src/u_average_value.v" \
"../../../bd/system/ipshared/144d/src/u_block_value_generator.v" \
"../../../bd/system/ipshared/144d/src/u_3_3_matrix.v" \
"../../../bd/system/ipshared/144d/src/u_media_value.v" \
"../../../bd/system/ipshared/144d/src/u_sort.v" \
"../../../bd/system/ipshared/144d/hdl/image_process_v1_0.v" \
"../../../bd/system/ip/system_image_process_0_0/sim/system_image_process_0_0.v" \
"../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../bd/system/ip/system_xbar_1/sim/system_xbar_1.v" \
"../../../bd/system/sim/system.v" \
"../../../bd/system/ip/system_auto_pc_1/sim/system_auto_pc_1.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../bd/system/ip/system_auto_us_1/sim/system_auto_us_1.v" \
"../../../bd/system/ip/system_auto_us_0/sim/system_auto_us_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
