#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue May 29 15:07:22 2018
# Process ID: 2704
# Current directory: C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8644 C:\Users\cheny\Desktop\ECOP\ECOP-16340041-02\ECOP-16340041-02\cscpu\cscpu.xpr
# Log file: C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/vivado.log
# Journal file: C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/cheny/Desktop/cscpu/cscpu' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 851.688 ; gain = 107.746
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPUSIM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPUSIM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/DataRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/InstructionRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionRegister
WARNING: [VRFC 10-1315] redeclaration of ansi port dataOut is not allowed [C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/InstructionRegister.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/PCSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSelect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/SelectALUDA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SelectALUDA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/SelectALUDB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SelectALUDB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/SelectDB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SelectDB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/SelectWriReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SelectWriReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-1315] redeclaration of ansi port ExtSel is not allowed [C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/top.v:44]
INFO: [VRFC 10-2458] undeclared symbol sign, assumed default net type wire [C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/top.v:63]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sim_1/new/CPUSIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUSIM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 0b847effcb6d485eb3653d9bc3f1b05a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPUSIM_behav xil_defaultlib.CPUSIM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionRegister
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.DataRegister
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.PCSelect
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SelectALUDB
Compiling module xil_defaultlib.SelectALUDA
Compiling module xil_defaultlib.SelectDB
Compiling module xil_defaultlib.SelectWriReg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.CPUSIM
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPUSIM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPUSIM_behav -key {Behavioral:sim_1:Functional:CPUSIM} -tclbatch {CPUSIM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source CPUSIM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File ./../../../../rom_data.txt referenced on C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/InstructionRegister.v at line 32 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPUSIM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 891.828 ; gain = 11.289
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPUSIM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPUSIM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/DataRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/InstructionRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionRegister
WARNING: [VRFC 10-1315] redeclaration of ansi port dataOut is not allowed [C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/InstructionRegister.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/PCSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSelect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/SelectALUDA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SelectALUDA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/SelectALUDB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SelectALUDB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/SelectDB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SelectDB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/SelectWriReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SelectWriReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-1315] redeclaration of ansi port ExtSel is not allowed [C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/top.v:44]
INFO: [VRFC 10-2458] undeclared symbol sign, assumed default net type wire [C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/top.v:63]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sim_1/new/CPUSIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUSIM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 0b847effcb6d485eb3653d9bc3f1b05a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPUSIM_behav xil_defaultlib.CPUSIM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionRegister
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.DataRegister
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.PCSelect
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SelectALUDB
Compiling module xil_defaultlib.SelectALUDA
Compiling module xil_defaultlib.SelectDB
Compiling module xil_defaultlib.SelectWriReg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.CPUSIM
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPUSIM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPUSIM_behav -key {Behavioral:sim_1:Functional:CPUSIM} -tclbatch {CPUSIM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source CPUSIM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File ../../../../rom_data.txt referenced on C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/InstructionRegister.v at line 32 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPUSIM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 902.504 ; gain = 1.180
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPUSIM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPUSIM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/DataRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/InstructionRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionRegister
WARNING: [VRFC 10-1315] redeclaration of ansi port dataOut is not allowed [C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/InstructionRegister.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/PCSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSelect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/SelectALUDA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SelectALUDA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/SelectALUDB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SelectALUDB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/SelectDB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SelectDB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/SelectWriReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SelectWriReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-1315] redeclaration of ansi port ExtSel is not allowed [C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/top.v:44]
INFO: [VRFC 10-2458] undeclared symbol sign, assumed default net type wire [C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/top.v:63]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sim_1/new/CPUSIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUSIM
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 0b847effcb6d485eb3653d9bc3f1b05a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPUSIM_behav xil_defaultlib.CPUSIM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionRegister
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.DataRegister
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.PCSelect
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SelectALUDB
Compiling module xil_defaultlib.SelectALUDA
Compiling module xil_defaultlib.SelectDB
Compiling module xil_defaultlib.SelectWriReg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.CPUSIM
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPUSIM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPUSIM_behav -key {Behavioral:sim_1:Functional:CPUSIM} -tclbatch {CPUSIM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source CPUSIM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File ../../../rom_data.txt referenced on C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/InstructionRegister.v at line 32 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPUSIM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 906.938 ; gain = 1.344
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPUSIM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPUSIM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/DataRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/InstructionRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionRegister
WARNING: [VRFC 10-1315] redeclaration of ansi port dataOut is not allowed [C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/InstructionRegister.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/PCSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSelect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/SelectALUDA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SelectALUDA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/SelectALUDB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SelectALUDB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/SelectDB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SelectDB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/SelectWriReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SelectWriReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-1315] redeclaration of ansi port ExtSel is not allowed [C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/top.v:44]
INFO: [VRFC 10-2458] undeclared symbol sign, assumed default net type wire [C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/top.v:63]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sim_1/new/CPUSIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUSIM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 0b847effcb6d485eb3653d9bc3f1b05a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPUSIM_behav xil_defaultlib.CPUSIM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionRegister
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.DataRegister
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.PCSelect
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SelectALUDB
Compiling module xil_defaultlib.SelectALUDA
Compiling module xil_defaultlib.SelectDB
Compiling module xil_defaultlib.SelectWriReg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.CPUSIM
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPUSIM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPUSIM_behav -key {Behavioral:sim_1:Functional:CPUSIM} -tclbatch {CPUSIM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source CPUSIM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File ../../../../rom_data.txt referenced on C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/InstructionRegister.v at line 32 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPUSIM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 910.137 ; gain = 3.008
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPUSIM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPUSIM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/DataRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/InstructionRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionRegister
WARNING: [VRFC 10-1315] redeclaration of ansi port dataOut is not allowed [C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/InstructionRegister.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/PCSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSelect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/SelectALUDA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SelectALUDA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/SelectALUDB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SelectALUDB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/SelectDB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SelectDB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/SelectWriReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SelectWriReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-1315] redeclaration of ansi port ExtSel is not allowed [C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/top.v:44]
INFO: [VRFC 10-2458] undeclared symbol sign, assumed default net type wire [C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/top.v:63]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sim_1/new/CPUSIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUSIM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 0b847effcb6d485eb3653d9bc3f1b05a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPUSIM_behav xil_defaultlib.CPUSIM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionRegister
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.DataRegister
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.PCSelect
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SelectALUDB
Compiling module xil_defaultlib.SelectALUDA
Compiling module xil_defaultlib.SelectDB
Compiling module xil_defaultlib.SelectWriReg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.CPUSIM
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPUSIM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPUSIM_behav -key {Behavioral:sim_1:Functional:CPUSIM} -tclbatch {CPUSIM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source CPUSIM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File D:CPU/rom_data.txt referenced on C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/InstructionRegister.v at line 32 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPUSIM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 911.590 ; gain = 0.145
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPUSIM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPUSIM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/DataRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/InstructionRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionRegister
WARNING: [VRFC 10-1315] redeclaration of ansi port dataOut is not allowed [C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/InstructionRegister.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/PCSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSelect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/SelectALUDA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SelectALUDA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/SelectALUDB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SelectALUDB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/SelectDB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SelectDB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/SelectWriReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SelectWriReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-1315] redeclaration of ansi port ExtSel is not allowed [C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/top.v:44]
INFO: [VRFC 10-2458] undeclared symbol sign, assumed default net type wire [C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/top.v:63]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sim_1/new/CPUSIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUSIM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 0b847effcb6d485eb3653d9bc3f1b05a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPUSIM_behav xil_defaultlib.CPUSIM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionRegister
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.DataRegister
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.PCSelect
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SelectALUDB
Compiling module xil_defaultlib.SelectALUDA
Compiling module xil_defaultlib.SelectDB
Compiling module xil_defaultlib.SelectWriReg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.CPUSIM
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPUSIM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheny/Desktop/ECOP/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPUSIM_behav -key {Behavioral:sim_1:Functional:CPUSIM} -tclbatch {CPUSIM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source CPUSIM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPUSIM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 915.766 ; gain = 2.660
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 29 15:17:31 2018...
