
I2C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004444  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000011c  08004504  08004504  00014504  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004620  08004620  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08004620  08004620  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004620  08004620  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004620  08004620  00014620  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004624  08004624  00014624  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004628  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000110  20000070  08004698  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000180  08004698  00020180  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000aa20  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000017d3  00000000  00000000  0002aab8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008e0  00000000  00000000  0002c290  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000838  00000000  00000000  0002cb70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00011e09  00000000  00000000  0002d3a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c662  00000000  00000000  0003f1b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006a064  00000000  00000000  0004b813  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000b5877  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002488  00000000  00000000  000b58c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080044ec 	.word	0x080044ec

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	080044ec 	.word	0x080044ec

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			; (mov r8, r8)

08000244 <__aeabi_f2uiz>:
 8000244:	219e      	movs	r1, #158	; 0x9e
 8000246:	b510      	push	{r4, lr}
 8000248:	05c9      	lsls	r1, r1, #23
 800024a:	1c04      	adds	r4, r0, #0
 800024c:	f000 fe5a 	bl	8000f04 <__aeabi_fcmpge>
 8000250:	2800      	cmp	r0, #0
 8000252:	d103      	bne.n	800025c <__aeabi_f2uiz+0x18>
 8000254:	1c20      	adds	r0, r4, #0
 8000256:	f000 fae1 	bl	800081c <__aeabi_f2iz>
 800025a:	bd10      	pop	{r4, pc}
 800025c:	219e      	movs	r1, #158	; 0x9e
 800025e:	1c20      	adds	r0, r4, #0
 8000260:	05c9      	lsls	r1, r1, #23
 8000262:	f000 f92d 	bl	80004c0 <__aeabi_fsub>
 8000266:	f000 fad9 	bl	800081c <__aeabi_f2iz>
 800026a:	2380      	movs	r3, #128	; 0x80
 800026c:	061b      	lsls	r3, r3, #24
 800026e:	469c      	mov	ip, r3
 8000270:	4460      	add	r0, ip
 8000272:	e7f2      	b.n	800025a <__aeabi_f2uiz+0x16>

08000274 <__aeabi_fmul>:
 8000274:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000276:	464f      	mov	r7, r9
 8000278:	4646      	mov	r6, r8
 800027a:	46d6      	mov	lr, sl
 800027c:	0244      	lsls	r4, r0, #9
 800027e:	0045      	lsls	r5, r0, #1
 8000280:	b5c0      	push	{r6, r7, lr}
 8000282:	0a64      	lsrs	r4, r4, #9
 8000284:	1c0f      	adds	r7, r1, #0
 8000286:	0e2d      	lsrs	r5, r5, #24
 8000288:	0fc6      	lsrs	r6, r0, #31
 800028a:	2d00      	cmp	r5, #0
 800028c:	d100      	bne.n	8000290 <__aeabi_fmul+0x1c>
 800028e:	e08d      	b.n	80003ac <__aeabi_fmul+0x138>
 8000290:	2dff      	cmp	r5, #255	; 0xff
 8000292:	d100      	bne.n	8000296 <__aeabi_fmul+0x22>
 8000294:	e092      	b.n	80003bc <__aeabi_fmul+0x148>
 8000296:	2300      	movs	r3, #0
 8000298:	2080      	movs	r0, #128	; 0x80
 800029a:	4699      	mov	r9, r3
 800029c:	469a      	mov	sl, r3
 800029e:	00e4      	lsls	r4, r4, #3
 80002a0:	04c0      	lsls	r0, r0, #19
 80002a2:	4304      	orrs	r4, r0
 80002a4:	3d7f      	subs	r5, #127	; 0x7f
 80002a6:	0278      	lsls	r0, r7, #9
 80002a8:	0a43      	lsrs	r3, r0, #9
 80002aa:	4698      	mov	r8, r3
 80002ac:	007b      	lsls	r3, r7, #1
 80002ae:	0e1b      	lsrs	r3, r3, #24
 80002b0:	0fff      	lsrs	r7, r7, #31
 80002b2:	2b00      	cmp	r3, #0
 80002b4:	d100      	bne.n	80002b8 <__aeabi_fmul+0x44>
 80002b6:	e070      	b.n	800039a <__aeabi_fmul+0x126>
 80002b8:	2bff      	cmp	r3, #255	; 0xff
 80002ba:	d100      	bne.n	80002be <__aeabi_fmul+0x4a>
 80002bc:	e086      	b.n	80003cc <__aeabi_fmul+0x158>
 80002be:	4642      	mov	r2, r8
 80002c0:	00d0      	lsls	r0, r2, #3
 80002c2:	2280      	movs	r2, #128	; 0x80
 80002c4:	3b7f      	subs	r3, #127	; 0x7f
 80002c6:	18ed      	adds	r5, r5, r3
 80002c8:	2300      	movs	r3, #0
 80002ca:	04d2      	lsls	r2, r2, #19
 80002cc:	4302      	orrs	r2, r0
 80002ce:	4690      	mov	r8, r2
 80002d0:	469c      	mov	ip, r3
 80002d2:	0031      	movs	r1, r6
 80002d4:	464b      	mov	r3, r9
 80002d6:	4079      	eors	r1, r7
 80002d8:	1c68      	adds	r0, r5, #1
 80002da:	2b0f      	cmp	r3, #15
 80002dc:	d81c      	bhi.n	8000318 <__aeabi_fmul+0xa4>
 80002de:	4a76      	ldr	r2, [pc, #472]	; (80004b8 <__aeabi_fmul+0x244>)
 80002e0:	009b      	lsls	r3, r3, #2
 80002e2:	58d3      	ldr	r3, [r2, r3]
 80002e4:	469f      	mov	pc, r3
 80002e6:	0039      	movs	r1, r7
 80002e8:	4644      	mov	r4, r8
 80002ea:	46e2      	mov	sl, ip
 80002ec:	4653      	mov	r3, sl
 80002ee:	2b02      	cmp	r3, #2
 80002f0:	d00f      	beq.n	8000312 <__aeabi_fmul+0x9e>
 80002f2:	2b03      	cmp	r3, #3
 80002f4:	d100      	bne.n	80002f8 <__aeabi_fmul+0x84>
 80002f6:	e0d7      	b.n	80004a8 <__aeabi_fmul+0x234>
 80002f8:	2b01      	cmp	r3, #1
 80002fa:	d137      	bne.n	800036c <__aeabi_fmul+0xf8>
 80002fc:	2000      	movs	r0, #0
 80002fe:	2400      	movs	r4, #0
 8000300:	05c0      	lsls	r0, r0, #23
 8000302:	4320      	orrs	r0, r4
 8000304:	07c9      	lsls	r1, r1, #31
 8000306:	4308      	orrs	r0, r1
 8000308:	bce0      	pop	{r5, r6, r7}
 800030a:	46ba      	mov	sl, r7
 800030c:	46b1      	mov	r9, r6
 800030e:	46a8      	mov	r8, r5
 8000310:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000312:	20ff      	movs	r0, #255	; 0xff
 8000314:	2400      	movs	r4, #0
 8000316:	e7f3      	b.n	8000300 <__aeabi_fmul+0x8c>
 8000318:	0c26      	lsrs	r6, r4, #16
 800031a:	0424      	lsls	r4, r4, #16
 800031c:	0c22      	lsrs	r2, r4, #16
 800031e:	4644      	mov	r4, r8
 8000320:	0424      	lsls	r4, r4, #16
 8000322:	0c24      	lsrs	r4, r4, #16
 8000324:	4643      	mov	r3, r8
 8000326:	0027      	movs	r7, r4
 8000328:	0c1b      	lsrs	r3, r3, #16
 800032a:	4357      	muls	r7, r2
 800032c:	4374      	muls	r4, r6
 800032e:	435a      	muls	r2, r3
 8000330:	435e      	muls	r6, r3
 8000332:	1912      	adds	r2, r2, r4
 8000334:	0c3b      	lsrs	r3, r7, #16
 8000336:	189b      	adds	r3, r3, r2
 8000338:	429c      	cmp	r4, r3
 800033a:	d903      	bls.n	8000344 <__aeabi_fmul+0xd0>
 800033c:	2280      	movs	r2, #128	; 0x80
 800033e:	0252      	lsls	r2, r2, #9
 8000340:	4694      	mov	ip, r2
 8000342:	4466      	add	r6, ip
 8000344:	043f      	lsls	r7, r7, #16
 8000346:	041a      	lsls	r2, r3, #16
 8000348:	0c3f      	lsrs	r7, r7, #16
 800034a:	19d2      	adds	r2, r2, r7
 800034c:	0194      	lsls	r4, r2, #6
 800034e:	1e67      	subs	r7, r4, #1
 8000350:	41bc      	sbcs	r4, r7
 8000352:	0c1b      	lsrs	r3, r3, #16
 8000354:	0e92      	lsrs	r2, r2, #26
 8000356:	199b      	adds	r3, r3, r6
 8000358:	4314      	orrs	r4, r2
 800035a:	019b      	lsls	r3, r3, #6
 800035c:	431c      	orrs	r4, r3
 800035e:	011b      	lsls	r3, r3, #4
 8000360:	d400      	bmi.n	8000364 <__aeabi_fmul+0xf0>
 8000362:	e09b      	b.n	800049c <__aeabi_fmul+0x228>
 8000364:	2301      	movs	r3, #1
 8000366:	0862      	lsrs	r2, r4, #1
 8000368:	401c      	ands	r4, r3
 800036a:	4314      	orrs	r4, r2
 800036c:	0002      	movs	r2, r0
 800036e:	327f      	adds	r2, #127	; 0x7f
 8000370:	2a00      	cmp	r2, #0
 8000372:	dd64      	ble.n	800043e <__aeabi_fmul+0x1ca>
 8000374:	0763      	lsls	r3, r4, #29
 8000376:	d004      	beq.n	8000382 <__aeabi_fmul+0x10e>
 8000378:	230f      	movs	r3, #15
 800037a:	4023      	ands	r3, r4
 800037c:	2b04      	cmp	r3, #4
 800037e:	d000      	beq.n	8000382 <__aeabi_fmul+0x10e>
 8000380:	3404      	adds	r4, #4
 8000382:	0123      	lsls	r3, r4, #4
 8000384:	d503      	bpl.n	800038e <__aeabi_fmul+0x11a>
 8000386:	0002      	movs	r2, r0
 8000388:	4b4c      	ldr	r3, [pc, #304]	; (80004bc <__aeabi_fmul+0x248>)
 800038a:	3280      	adds	r2, #128	; 0x80
 800038c:	401c      	ands	r4, r3
 800038e:	2afe      	cmp	r2, #254	; 0xfe
 8000390:	dcbf      	bgt.n	8000312 <__aeabi_fmul+0x9e>
 8000392:	01a4      	lsls	r4, r4, #6
 8000394:	0a64      	lsrs	r4, r4, #9
 8000396:	b2d0      	uxtb	r0, r2
 8000398:	e7b2      	b.n	8000300 <__aeabi_fmul+0x8c>
 800039a:	4643      	mov	r3, r8
 800039c:	2b00      	cmp	r3, #0
 800039e:	d13d      	bne.n	800041c <__aeabi_fmul+0x1a8>
 80003a0:	464a      	mov	r2, r9
 80003a2:	3301      	adds	r3, #1
 80003a4:	431a      	orrs	r2, r3
 80003a6:	4691      	mov	r9, r2
 80003a8:	469c      	mov	ip, r3
 80003aa:	e792      	b.n	80002d2 <__aeabi_fmul+0x5e>
 80003ac:	2c00      	cmp	r4, #0
 80003ae:	d129      	bne.n	8000404 <__aeabi_fmul+0x190>
 80003b0:	2304      	movs	r3, #4
 80003b2:	4699      	mov	r9, r3
 80003b4:	3b03      	subs	r3, #3
 80003b6:	2500      	movs	r5, #0
 80003b8:	469a      	mov	sl, r3
 80003ba:	e774      	b.n	80002a6 <__aeabi_fmul+0x32>
 80003bc:	2c00      	cmp	r4, #0
 80003be:	d11b      	bne.n	80003f8 <__aeabi_fmul+0x184>
 80003c0:	2308      	movs	r3, #8
 80003c2:	4699      	mov	r9, r3
 80003c4:	3b06      	subs	r3, #6
 80003c6:	25ff      	movs	r5, #255	; 0xff
 80003c8:	469a      	mov	sl, r3
 80003ca:	e76c      	b.n	80002a6 <__aeabi_fmul+0x32>
 80003cc:	4643      	mov	r3, r8
 80003ce:	35ff      	adds	r5, #255	; 0xff
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	d10b      	bne.n	80003ec <__aeabi_fmul+0x178>
 80003d4:	2302      	movs	r3, #2
 80003d6:	464a      	mov	r2, r9
 80003d8:	431a      	orrs	r2, r3
 80003da:	4691      	mov	r9, r2
 80003dc:	469c      	mov	ip, r3
 80003de:	e778      	b.n	80002d2 <__aeabi_fmul+0x5e>
 80003e0:	4653      	mov	r3, sl
 80003e2:	0031      	movs	r1, r6
 80003e4:	2b02      	cmp	r3, #2
 80003e6:	d000      	beq.n	80003ea <__aeabi_fmul+0x176>
 80003e8:	e783      	b.n	80002f2 <__aeabi_fmul+0x7e>
 80003ea:	e792      	b.n	8000312 <__aeabi_fmul+0x9e>
 80003ec:	2303      	movs	r3, #3
 80003ee:	464a      	mov	r2, r9
 80003f0:	431a      	orrs	r2, r3
 80003f2:	4691      	mov	r9, r2
 80003f4:	469c      	mov	ip, r3
 80003f6:	e76c      	b.n	80002d2 <__aeabi_fmul+0x5e>
 80003f8:	230c      	movs	r3, #12
 80003fa:	4699      	mov	r9, r3
 80003fc:	3b09      	subs	r3, #9
 80003fe:	25ff      	movs	r5, #255	; 0xff
 8000400:	469a      	mov	sl, r3
 8000402:	e750      	b.n	80002a6 <__aeabi_fmul+0x32>
 8000404:	0020      	movs	r0, r4
 8000406:	f000 fd87 	bl	8000f18 <__clzsi2>
 800040a:	2576      	movs	r5, #118	; 0x76
 800040c:	1f43      	subs	r3, r0, #5
 800040e:	409c      	lsls	r4, r3
 8000410:	2300      	movs	r3, #0
 8000412:	426d      	negs	r5, r5
 8000414:	4699      	mov	r9, r3
 8000416:	469a      	mov	sl, r3
 8000418:	1a2d      	subs	r5, r5, r0
 800041a:	e744      	b.n	80002a6 <__aeabi_fmul+0x32>
 800041c:	4640      	mov	r0, r8
 800041e:	f000 fd7b 	bl	8000f18 <__clzsi2>
 8000422:	4642      	mov	r2, r8
 8000424:	1f43      	subs	r3, r0, #5
 8000426:	409a      	lsls	r2, r3
 8000428:	2300      	movs	r3, #0
 800042a:	1a2d      	subs	r5, r5, r0
 800042c:	4690      	mov	r8, r2
 800042e:	469c      	mov	ip, r3
 8000430:	3d76      	subs	r5, #118	; 0x76
 8000432:	e74e      	b.n	80002d2 <__aeabi_fmul+0x5e>
 8000434:	2480      	movs	r4, #128	; 0x80
 8000436:	2100      	movs	r1, #0
 8000438:	20ff      	movs	r0, #255	; 0xff
 800043a:	03e4      	lsls	r4, r4, #15
 800043c:	e760      	b.n	8000300 <__aeabi_fmul+0x8c>
 800043e:	2301      	movs	r3, #1
 8000440:	1a9b      	subs	r3, r3, r2
 8000442:	2b1b      	cmp	r3, #27
 8000444:	dd00      	ble.n	8000448 <__aeabi_fmul+0x1d4>
 8000446:	e759      	b.n	80002fc <__aeabi_fmul+0x88>
 8000448:	0022      	movs	r2, r4
 800044a:	309e      	adds	r0, #158	; 0x9e
 800044c:	40da      	lsrs	r2, r3
 800044e:	4084      	lsls	r4, r0
 8000450:	0013      	movs	r3, r2
 8000452:	1e62      	subs	r2, r4, #1
 8000454:	4194      	sbcs	r4, r2
 8000456:	431c      	orrs	r4, r3
 8000458:	0763      	lsls	r3, r4, #29
 800045a:	d004      	beq.n	8000466 <__aeabi_fmul+0x1f2>
 800045c:	230f      	movs	r3, #15
 800045e:	4023      	ands	r3, r4
 8000460:	2b04      	cmp	r3, #4
 8000462:	d000      	beq.n	8000466 <__aeabi_fmul+0x1f2>
 8000464:	3404      	adds	r4, #4
 8000466:	0163      	lsls	r3, r4, #5
 8000468:	d51a      	bpl.n	80004a0 <__aeabi_fmul+0x22c>
 800046a:	2001      	movs	r0, #1
 800046c:	2400      	movs	r4, #0
 800046e:	e747      	b.n	8000300 <__aeabi_fmul+0x8c>
 8000470:	2080      	movs	r0, #128	; 0x80
 8000472:	03c0      	lsls	r0, r0, #15
 8000474:	4204      	tst	r4, r0
 8000476:	d009      	beq.n	800048c <__aeabi_fmul+0x218>
 8000478:	4643      	mov	r3, r8
 800047a:	4203      	tst	r3, r0
 800047c:	d106      	bne.n	800048c <__aeabi_fmul+0x218>
 800047e:	4644      	mov	r4, r8
 8000480:	4304      	orrs	r4, r0
 8000482:	0264      	lsls	r4, r4, #9
 8000484:	0039      	movs	r1, r7
 8000486:	20ff      	movs	r0, #255	; 0xff
 8000488:	0a64      	lsrs	r4, r4, #9
 800048a:	e739      	b.n	8000300 <__aeabi_fmul+0x8c>
 800048c:	2080      	movs	r0, #128	; 0x80
 800048e:	03c0      	lsls	r0, r0, #15
 8000490:	4304      	orrs	r4, r0
 8000492:	0264      	lsls	r4, r4, #9
 8000494:	0031      	movs	r1, r6
 8000496:	20ff      	movs	r0, #255	; 0xff
 8000498:	0a64      	lsrs	r4, r4, #9
 800049a:	e731      	b.n	8000300 <__aeabi_fmul+0x8c>
 800049c:	0028      	movs	r0, r5
 800049e:	e765      	b.n	800036c <__aeabi_fmul+0xf8>
 80004a0:	01a4      	lsls	r4, r4, #6
 80004a2:	2000      	movs	r0, #0
 80004a4:	0a64      	lsrs	r4, r4, #9
 80004a6:	e72b      	b.n	8000300 <__aeabi_fmul+0x8c>
 80004a8:	2080      	movs	r0, #128	; 0x80
 80004aa:	03c0      	lsls	r0, r0, #15
 80004ac:	4304      	orrs	r4, r0
 80004ae:	0264      	lsls	r4, r4, #9
 80004b0:	20ff      	movs	r0, #255	; 0xff
 80004b2:	0a64      	lsrs	r4, r4, #9
 80004b4:	e724      	b.n	8000300 <__aeabi_fmul+0x8c>
 80004b6:	46c0      	nop			; (mov r8, r8)
 80004b8:	08004534 	.word	0x08004534
 80004bc:	f7ffffff 	.word	0xf7ffffff

080004c0 <__aeabi_fsub>:
 80004c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004c2:	46ce      	mov	lr, r9
 80004c4:	4647      	mov	r7, r8
 80004c6:	0243      	lsls	r3, r0, #9
 80004c8:	0a5b      	lsrs	r3, r3, #9
 80004ca:	024e      	lsls	r6, r1, #9
 80004cc:	00da      	lsls	r2, r3, #3
 80004ce:	4694      	mov	ip, r2
 80004d0:	0a72      	lsrs	r2, r6, #9
 80004d2:	4691      	mov	r9, r2
 80004d4:	0045      	lsls	r5, r0, #1
 80004d6:	004a      	lsls	r2, r1, #1
 80004d8:	b580      	push	{r7, lr}
 80004da:	0e2d      	lsrs	r5, r5, #24
 80004dc:	001f      	movs	r7, r3
 80004de:	0fc4      	lsrs	r4, r0, #31
 80004e0:	0e12      	lsrs	r2, r2, #24
 80004e2:	0fc9      	lsrs	r1, r1, #31
 80004e4:	09b6      	lsrs	r6, r6, #6
 80004e6:	2aff      	cmp	r2, #255	; 0xff
 80004e8:	d05b      	beq.n	80005a2 <__aeabi_fsub+0xe2>
 80004ea:	2001      	movs	r0, #1
 80004ec:	4041      	eors	r1, r0
 80004ee:	428c      	cmp	r4, r1
 80004f0:	d039      	beq.n	8000566 <__aeabi_fsub+0xa6>
 80004f2:	1aa8      	subs	r0, r5, r2
 80004f4:	2800      	cmp	r0, #0
 80004f6:	dd5a      	ble.n	80005ae <__aeabi_fsub+0xee>
 80004f8:	2a00      	cmp	r2, #0
 80004fa:	d06a      	beq.n	80005d2 <__aeabi_fsub+0x112>
 80004fc:	2dff      	cmp	r5, #255	; 0xff
 80004fe:	d100      	bne.n	8000502 <__aeabi_fsub+0x42>
 8000500:	e0d9      	b.n	80006b6 <__aeabi_fsub+0x1f6>
 8000502:	2280      	movs	r2, #128	; 0x80
 8000504:	04d2      	lsls	r2, r2, #19
 8000506:	4316      	orrs	r6, r2
 8000508:	281b      	cmp	r0, #27
 800050a:	dc00      	bgt.n	800050e <__aeabi_fsub+0x4e>
 800050c:	e0e9      	b.n	80006e2 <__aeabi_fsub+0x222>
 800050e:	2001      	movs	r0, #1
 8000510:	4663      	mov	r3, ip
 8000512:	1a18      	subs	r0, r3, r0
 8000514:	0143      	lsls	r3, r0, #5
 8000516:	d400      	bmi.n	800051a <__aeabi_fsub+0x5a>
 8000518:	e0b4      	b.n	8000684 <__aeabi_fsub+0x1c4>
 800051a:	0180      	lsls	r0, r0, #6
 800051c:	0987      	lsrs	r7, r0, #6
 800051e:	0038      	movs	r0, r7
 8000520:	f000 fcfa 	bl	8000f18 <__clzsi2>
 8000524:	3805      	subs	r0, #5
 8000526:	4087      	lsls	r7, r0
 8000528:	4285      	cmp	r5, r0
 800052a:	dc00      	bgt.n	800052e <__aeabi_fsub+0x6e>
 800052c:	e0cc      	b.n	80006c8 <__aeabi_fsub+0x208>
 800052e:	1a2d      	subs	r5, r5, r0
 8000530:	48b5      	ldr	r0, [pc, #724]	; (8000808 <__aeabi_fsub+0x348>)
 8000532:	4038      	ands	r0, r7
 8000534:	0743      	lsls	r3, r0, #29
 8000536:	d004      	beq.n	8000542 <__aeabi_fsub+0x82>
 8000538:	230f      	movs	r3, #15
 800053a:	4003      	ands	r3, r0
 800053c:	2b04      	cmp	r3, #4
 800053e:	d000      	beq.n	8000542 <__aeabi_fsub+0x82>
 8000540:	3004      	adds	r0, #4
 8000542:	0143      	lsls	r3, r0, #5
 8000544:	d400      	bmi.n	8000548 <__aeabi_fsub+0x88>
 8000546:	e0a0      	b.n	800068a <__aeabi_fsub+0x1ca>
 8000548:	1c6a      	adds	r2, r5, #1
 800054a:	2dfe      	cmp	r5, #254	; 0xfe
 800054c:	d100      	bne.n	8000550 <__aeabi_fsub+0x90>
 800054e:	e08d      	b.n	800066c <__aeabi_fsub+0x1ac>
 8000550:	0180      	lsls	r0, r0, #6
 8000552:	0a47      	lsrs	r7, r0, #9
 8000554:	b2d2      	uxtb	r2, r2
 8000556:	05d0      	lsls	r0, r2, #23
 8000558:	4338      	orrs	r0, r7
 800055a:	07e4      	lsls	r4, r4, #31
 800055c:	4320      	orrs	r0, r4
 800055e:	bcc0      	pop	{r6, r7}
 8000560:	46b9      	mov	r9, r7
 8000562:	46b0      	mov	r8, r6
 8000564:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000566:	1aa8      	subs	r0, r5, r2
 8000568:	4680      	mov	r8, r0
 800056a:	2800      	cmp	r0, #0
 800056c:	dd45      	ble.n	80005fa <__aeabi_fsub+0x13a>
 800056e:	2a00      	cmp	r2, #0
 8000570:	d070      	beq.n	8000654 <__aeabi_fsub+0x194>
 8000572:	2dff      	cmp	r5, #255	; 0xff
 8000574:	d100      	bne.n	8000578 <__aeabi_fsub+0xb8>
 8000576:	e09e      	b.n	80006b6 <__aeabi_fsub+0x1f6>
 8000578:	2380      	movs	r3, #128	; 0x80
 800057a:	04db      	lsls	r3, r3, #19
 800057c:	431e      	orrs	r6, r3
 800057e:	4643      	mov	r3, r8
 8000580:	2b1b      	cmp	r3, #27
 8000582:	dc00      	bgt.n	8000586 <__aeabi_fsub+0xc6>
 8000584:	e0d2      	b.n	800072c <__aeabi_fsub+0x26c>
 8000586:	2001      	movs	r0, #1
 8000588:	4460      	add	r0, ip
 800058a:	0143      	lsls	r3, r0, #5
 800058c:	d57a      	bpl.n	8000684 <__aeabi_fsub+0x1c4>
 800058e:	3501      	adds	r5, #1
 8000590:	2dff      	cmp	r5, #255	; 0xff
 8000592:	d06b      	beq.n	800066c <__aeabi_fsub+0x1ac>
 8000594:	2301      	movs	r3, #1
 8000596:	4a9d      	ldr	r2, [pc, #628]	; (800080c <__aeabi_fsub+0x34c>)
 8000598:	4003      	ands	r3, r0
 800059a:	0840      	lsrs	r0, r0, #1
 800059c:	4010      	ands	r0, r2
 800059e:	4318      	orrs	r0, r3
 80005a0:	e7c8      	b.n	8000534 <__aeabi_fsub+0x74>
 80005a2:	2e00      	cmp	r6, #0
 80005a4:	d020      	beq.n	80005e8 <__aeabi_fsub+0x128>
 80005a6:	428c      	cmp	r4, r1
 80005a8:	d023      	beq.n	80005f2 <__aeabi_fsub+0x132>
 80005aa:	0028      	movs	r0, r5
 80005ac:	38ff      	subs	r0, #255	; 0xff
 80005ae:	2800      	cmp	r0, #0
 80005b0:	d039      	beq.n	8000626 <__aeabi_fsub+0x166>
 80005b2:	1b57      	subs	r7, r2, r5
 80005b4:	2d00      	cmp	r5, #0
 80005b6:	d000      	beq.n	80005ba <__aeabi_fsub+0xfa>
 80005b8:	e09d      	b.n	80006f6 <__aeabi_fsub+0x236>
 80005ba:	4663      	mov	r3, ip
 80005bc:	2b00      	cmp	r3, #0
 80005be:	d100      	bne.n	80005c2 <__aeabi_fsub+0x102>
 80005c0:	e0db      	b.n	800077a <__aeabi_fsub+0x2ba>
 80005c2:	1e7b      	subs	r3, r7, #1
 80005c4:	2f01      	cmp	r7, #1
 80005c6:	d100      	bne.n	80005ca <__aeabi_fsub+0x10a>
 80005c8:	e10d      	b.n	80007e6 <__aeabi_fsub+0x326>
 80005ca:	2fff      	cmp	r7, #255	; 0xff
 80005cc:	d071      	beq.n	80006b2 <__aeabi_fsub+0x1f2>
 80005ce:	001f      	movs	r7, r3
 80005d0:	e098      	b.n	8000704 <__aeabi_fsub+0x244>
 80005d2:	2e00      	cmp	r6, #0
 80005d4:	d100      	bne.n	80005d8 <__aeabi_fsub+0x118>
 80005d6:	e0a7      	b.n	8000728 <__aeabi_fsub+0x268>
 80005d8:	1e42      	subs	r2, r0, #1
 80005da:	2801      	cmp	r0, #1
 80005dc:	d100      	bne.n	80005e0 <__aeabi_fsub+0x120>
 80005de:	e0e6      	b.n	80007ae <__aeabi_fsub+0x2ee>
 80005e0:	28ff      	cmp	r0, #255	; 0xff
 80005e2:	d068      	beq.n	80006b6 <__aeabi_fsub+0x1f6>
 80005e4:	0010      	movs	r0, r2
 80005e6:	e78f      	b.n	8000508 <__aeabi_fsub+0x48>
 80005e8:	2001      	movs	r0, #1
 80005ea:	4041      	eors	r1, r0
 80005ec:	42a1      	cmp	r1, r4
 80005ee:	d000      	beq.n	80005f2 <__aeabi_fsub+0x132>
 80005f0:	e77f      	b.n	80004f2 <__aeabi_fsub+0x32>
 80005f2:	20ff      	movs	r0, #255	; 0xff
 80005f4:	4240      	negs	r0, r0
 80005f6:	4680      	mov	r8, r0
 80005f8:	44a8      	add	r8, r5
 80005fa:	4640      	mov	r0, r8
 80005fc:	2800      	cmp	r0, #0
 80005fe:	d038      	beq.n	8000672 <__aeabi_fsub+0x1b2>
 8000600:	1b51      	subs	r1, r2, r5
 8000602:	2d00      	cmp	r5, #0
 8000604:	d100      	bne.n	8000608 <__aeabi_fsub+0x148>
 8000606:	e0ae      	b.n	8000766 <__aeabi_fsub+0x2a6>
 8000608:	2aff      	cmp	r2, #255	; 0xff
 800060a:	d100      	bne.n	800060e <__aeabi_fsub+0x14e>
 800060c:	e0df      	b.n	80007ce <__aeabi_fsub+0x30e>
 800060e:	2380      	movs	r3, #128	; 0x80
 8000610:	4660      	mov	r0, ip
 8000612:	04db      	lsls	r3, r3, #19
 8000614:	4318      	orrs	r0, r3
 8000616:	4684      	mov	ip, r0
 8000618:	291b      	cmp	r1, #27
 800061a:	dc00      	bgt.n	800061e <__aeabi_fsub+0x15e>
 800061c:	e0d9      	b.n	80007d2 <__aeabi_fsub+0x312>
 800061e:	2001      	movs	r0, #1
 8000620:	0015      	movs	r5, r2
 8000622:	1980      	adds	r0, r0, r6
 8000624:	e7b1      	b.n	800058a <__aeabi_fsub+0xca>
 8000626:	20fe      	movs	r0, #254	; 0xfe
 8000628:	1c6a      	adds	r2, r5, #1
 800062a:	4210      	tst	r0, r2
 800062c:	d171      	bne.n	8000712 <__aeabi_fsub+0x252>
 800062e:	2d00      	cmp	r5, #0
 8000630:	d000      	beq.n	8000634 <__aeabi_fsub+0x174>
 8000632:	e0a6      	b.n	8000782 <__aeabi_fsub+0x2c2>
 8000634:	4663      	mov	r3, ip
 8000636:	2b00      	cmp	r3, #0
 8000638:	d100      	bne.n	800063c <__aeabi_fsub+0x17c>
 800063a:	e0d9      	b.n	80007f0 <__aeabi_fsub+0x330>
 800063c:	2200      	movs	r2, #0
 800063e:	2e00      	cmp	r6, #0
 8000640:	d100      	bne.n	8000644 <__aeabi_fsub+0x184>
 8000642:	e788      	b.n	8000556 <__aeabi_fsub+0x96>
 8000644:	1b98      	subs	r0, r3, r6
 8000646:	0143      	lsls	r3, r0, #5
 8000648:	d400      	bmi.n	800064c <__aeabi_fsub+0x18c>
 800064a:	e0e1      	b.n	8000810 <__aeabi_fsub+0x350>
 800064c:	4663      	mov	r3, ip
 800064e:	000c      	movs	r4, r1
 8000650:	1af0      	subs	r0, r6, r3
 8000652:	e76f      	b.n	8000534 <__aeabi_fsub+0x74>
 8000654:	2e00      	cmp	r6, #0
 8000656:	d100      	bne.n	800065a <__aeabi_fsub+0x19a>
 8000658:	e0b7      	b.n	80007ca <__aeabi_fsub+0x30a>
 800065a:	0002      	movs	r2, r0
 800065c:	3a01      	subs	r2, #1
 800065e:	2801      	cmp	r0, #1
 8000660:	d100      	bne.n	8000664 <__aeabi_fsub+0x1a4>
 8000662:	e09c      	b.n	800079e <__aeabi_fsub+0x2de>
 8000664:	28ff      	cmp	r0, #255	; 0xff
 8000666:	d026      	beq.n	80006b6 <__aeabi_fsub+0x1f6>
 8000668:	4690      	mov	r8, r2
 800066a:	e788      	b.n	800057e <__aeabi_fsub+0xbe>
 800066c:	22ff      	movs	r2, #255	; 0xff
 800066e:	2700      	movs	r7, #0
 8000670:	e771      	b.n	8000556 <__aeabi_fsub+0x96>
 8000672:	20fe      	movs	r0, #254	; 0xfe
 8000674:	1c6a      	adds	r2, r5, #1
 8000676:	4210      	tst	r0, r2
 8000678:	d064      	beq.n	8000744 <__aeabi_fsub+0x284>
 800067a:	2aff      	cmp	r2, #255	; 0xff
 800067c:	d0f6      	beq.n	800066c <__aeabi_fsub+0x1ac>
 800067e:	0015      	movs	r5, r2
 8000680:	4466      	add	r6, ip
 8000682:	0870      	lsrs	r0, r6, #1
 8000684:	0743      	lsls	r3, r0, #29
 8000686:	d000      	beq.n	800068a <__aeabi_fsub+0x1ca>
 8000688:	e756      	b.n	8000538 <__aeabi_fsub+0x78>
 800068a:	08c3      	lsrs	r3, r0, #3
 800068c:	2dff      	cmp	r5, #255	; 0xff
 800068e:	d012      	beq.n	80006b6 <__aeabi_fsub+0x1f6>
 8000690:	025b      	lsls	r3, r3, #9
 8000692:	0a5f      	lsrs	r7, r3, #9
 8000694:	b2ea      	uxtb	r2, r5
 8000696:	e75e      	b.n	8000556 <__aeabi_fsub+0x96>
 8000698:	4662      	mov	r2, ip
 800069a:	2a00      	cmp	r2, #0
 800069c:	d100      	bne.n	80006a0 <__aeabi_fsub+0x1e0>
 800069e:	e096      	b.n	80007ce <__aeabi_fsub+0x30e>
 80006a0:	2e00      	cmp	r6, #0
 80006a2:	d008      	beq.n	80006b6 <__aeabi_fsub+0x1f6>
 80006a4:	2280      	movs	r2, #128	; 0x80
 80006a6:	03d2      	lsls	r2, r2, #15
 80006a8:	4213      	tst	r3, r2
 80006aa:	d004      	beq.n	80006b6 <__aeabi_fsub+0x1f6>
 80006ac:	4648      	mov	r0, r9
 80006ae:	4210      	tst	r0, r2
 80006b0:	d101      	bne.n	80006b6 <__aeabi_fsub+0x1f6>
 80006b2:	000c      	movs	r4, r1
 80006b4:	464b      	mov	r3, r9
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d0d8      	beq.n	800066c <__aeabi_fsub+0x1ac>
 80006ba:	2780      	movs	r7, #128	; 0x80
 80006bc:	03ff      	lsls	r7, r7, #15
 80006be:	431f      	orrs	r7, r3
 80006c0:	027f      	lsls	r7, r7, #9
 80006c2:	22ff      	movs	r2, #255	; 0xff
 80006c4:	0a7f      	lsrs	r7, r7, #9
 80006c6:	e746      	b.n	8000556 <__aeabi_fsub+0x96>
 80006c8:	2320      	movs	r3, #32
 80006ca:	003a      	movs	r2, r7
 80006cc:	1b45      	subs	r5, r0, r5
 80006ce:	0038      	movs	r0, r7
 80006d0:	3501      	adds	r5, #1
 80006d2:	40ea      	lsrs	r2, r5
 80006d4:	1b5d      	subs	r5, r3, r5
 80006d6:	40a8      	lsls	r0, r5
 80006d8:	1e43      	subs	r3, r0, #1
 80006da:	4198      	sbcs	r0, r3
 80006dc:	2500      	movs	r5, #0
 80006de:	4310      	orrs	r0, r2
 80006e0:	e728      	b.n	8000534 <__aeabi_fsub+0x74>
 80006e2:	2320      	movs	r3, #32
 80006e4:	1a1b      	subs	r3, r3, r0
 80006e6:	0032      	movs	r2, r6
 80006e8:	409e      	lsls	r6, r3
 80006ea:	40c2      	lsrs	r2, r0
 80006ec:	0030      	movs	r0, r6
 80006ee:	1e43      	subs	r3, r0, #1
 80006f0:	4198      	sbcs	r0, r3
 80006f2:	4310      	orrs	r0, r2
 80006f4:	e70c      	b.n	8000510 <__aeabi_fsub+0x50>
 80006f6:	2aff      	cmp	r2, #255	; 0xff
 80006f8:	d0db      	beq.n	80006b2 <__aeabi_fsub+0x1f2>
 80006fa:	2380      	movs	r3, #128	; 0x80
 80006fc:	4660      	mov	r0, ip
 80006fe:	04db      	lsls	r3, r3, #19
 8000700:	4318      	orrs	r0, r3
 8000702:	4684      	mov	ip, r0
 8000704:	2f1b      	cmp	r7, #27
 8000706:	dd56      	ble.n	80007b6 <__aeabi_fsub+0x2f6>
 8000708:	2001      	movs	r0, #1
 800070a:	000c      	movs	r4, r1
 800070c:	0015      	movs	r5, r2
 800070e:	1a30      	subs	r0, r6, r0
 8000710:	e700      	b.n	8000514 <__aeabi_fsub+0x54>
 8000712:	4663      	mov	r3, ip
 8000714:	1b9f      	subs	r7, r3, r6
 8000716:	017b      	lsls	r3, r7, #5
 8000718:	d43d      	bmi.n	8000796 <__aeabi_fsub+0x2d6>
 800071a:	2f00      	cmp	r7, #0
 800071c:	d000      	beq.n	8000720 <__aeabi_fsub+0x260>
 800071e:	e6fe      	b.n	800051e <__aeabi_fsub+0x5e>
 8000720:	2400      	movs	r4, #0
 8000722:	2200      	movs	r2, #0
 8000724:	2700      	movs	r7, #0
 8000726:	e716      	b.n	8000556 <__aeabi_fsub+0x96>
 8000728:	0005      	movs	r5, r0
 800072a:	e7af      	b.n	800068c <__aeabi_fsub+0x1cc>
 800072c:	0032      	movs	r2, r6
 800072e:	4643      	mov	r3, r8
 8000730:	4641      	mov	r1, r8
 8000732:	40da      	lsrs	r2, r3
 8000734:	2320      	movs	r3, #32
 8000736:	1a5b      	subs	r3, r3, r1
 8000738:	409e      	lsls	r6, r3
 800073a:	0030      	movs	r0, r6
 800073c:	1e43      	subs	r3, r0, #1
 800073e:	4198      	sbcs	r0, r3
 8000740:	4310      	orrs	r0, r2
 8000742:	e721      	b.n	8000588 <__aeabi_fsub+0xc8>
 8000744:	2d00      	cmp	r5, #0
 8000746:	d1a7      	bne.n	8000698 <__aeabi_fsub+0x1d8>
 8000748:	4663      	mov	r3, ip
 800074a:	2b00      	cmp	r3, #0
 800074c:	d059      	beq.n	8000802 <__aeabi_fsub+0x342>
 800074e:	2200      	movs	r2, #0
 8000750:	2e00      	cmp	r6, #0
 8000752:	d100      	bne.n	8000756 <__aeabi_fsub+0x296>
 8000754:	e6ff      	b.n	8000556 <__aeabi_fsub+0x96>
 8000756:	0030      	movs	r0, r6
 8000758:	4460      	add	r0, ip
 800075a:	0143      	lsls	r3, r0, #5
 800075c:	d592      	bpl.n	8000684 <__aeabi_fsub+0x1c4>
 800075e:	4b2a      	ldr	r3, [pc, #168]	; (8000808 <__aeabi_fsub+0x348>)
 8000760:	3501      	adds	r5, #1
 8000762:	4018      	ands	r0, r3
 8000764:	e78e      	b.n	8000684 <__aeabi_fsub+0x1c4>
 8000766:	4663      	mov	r3, ip
 8000768:	2b00      	cmp	r3, #0
 800076a:	d047      	beq.n	80007fc <__aeabi_fsub+0x33c>
 800076c:	1e4b      	subs	r3, r1, #1
 800076e:	2901      	cmp	r1, #1
 8000770:	d015      	beq.n	800079e <__aeabi_fsub+0x2de>
 8000772:	29ff      	cmp	r1, #255	; 0xff
 8000774:	d02b      	beq.n	80007ce <__aeabi_fsub+0x30e>
 8000776:	0019      	movs	r1, r3
 8000778:	e74e      	b.n	8000618 <__aeabi_fsub+0x158>
 800077a:	000c      	movs	r4, r1
 800077c:	464b      	mov	r3, r9
 800077e:	003d      	movs	r5, r7
 8000780:	e784      	b.n	800068c <__aeabi_fsub+0x1cc>
 8000782:	4662      	mov	r2, ip
 8000784:	2a00      	cmp	r2, #0
 8000786:	d18b      	bne.n	80006a0 <__aeabi_fsub+0x1e0>
 8000788:	2e00      	cmp	r6, #0
 800078a:	d192      	bne.n	80006b2 <__aeabi_fsub+0x1f2>
 800078c:	2780      	movs	r7, #128	; 0x80
 800078e:	2400      	movs	r4, #0
 8000790:	22ff      	movs	r2, #255	; 0xff
 8000792:	03ff      	lsls	r7, r7, #15
 8000794:	e6df      	b.n	8000556 <__aeabi_fsub+0x96>
 8000796:	4663      	mov	r3, ip
 8000798:	000c      	movs	r4, r1
 800079a:	1af7      	subs	r7, r6, r3
 800079c:	e6bf      	b.n	800051e <__aeabi_fsub+0x5e>
 800079e:	0030      	movs	r0, r6
 80007a0:	4460      	add	r0, ip
 80007a2:	2501      	movs	r5, #1
 80007a4:	0143      	lsls	r3, r0, #5
 80007a6:	d400      	bmi.n	80007aa <__aeabi_fsub+0x2ea>
 80007a8:	e76c      	b.n	8000684 <__aeabi_fsub+0x1c4>
 80007aa:	2502      	movs	r5, #2
 80007ac:	e6f2      	b.n	8000594 <__aeabi_fsub+0xd4>
 80007ae:	4663      	mov	r3, ip
 80007b0:	2501      	movs	r5, #1
 80007b2:	1b98      	subs	r0, r3, r6
 80007b4:	e6ae      	b.n	8000514 <__aeabi_fsub+0x54>
 80007b6:	2320      	movs	r3, #32
 80007b8:	4664      	mov	r4, ip
 80007ba:	4660      	mov	r0, ip
 80007bc:	40fc      	lsrs	r4, r7
 80007be:	1bdf      	subs	r7, r3, r7
 80007c0:	40b8      	lsls	r0, r7
 80007c2:	1e43      	subs	r3, r0, #1
 80007c4:	4198      	sbcs	r0, r3
 80007c6:	4320      	orrs	r0, r4
 80007c8:	e79f      	b.n	800070a <__aeabi_fsub+0x24a>
 80007ca:	0005      	movs	r5, r0
 80007cc:	e75e      	b.n	800068c <__aeabi_fsub+0x1cc>
 80007ce:	464b      	mov	r3, r9
 80007d0:	e771      	b.n	80006b6 <__aeabi_fsub+0x1f6>
 80007d2:	2320      	movs	r3, #32
 80007d4:	4665      	mov	r5, ip
 80007d6:	4660      	mov	r0, ip
 80007d8:	40cd      	lsrs	r5, r1
 80007da:	1a59      	subs	r1, r3, r1
 80007dc:	4088      	lsls	r0, r1
 80007de:	1e43      	subs	r3, r0, #1
 80007e0:	4198      	sbcs	r0, r3
 80007e2:	4328      	orrs	r0, r5
 80007e4:	e71c      	b.n	8000620 <__aeabi_fsub+0x160>
 80007e6:	4663      	mov	r3, ip
 80007e8:	000c      	movs	r4, r1
 80007ea:	2501      	movs	r5, #1
 80007ec:	1af0      	subs	r0, r6, r3
 80007ee:	e691      	b.n	8000514 <__aeabi_fsub+0x54>
 80007f0:	2e00      	cmp	r6, #0
 80007f2:	d095      	beq.n	8000720 <__aeabi_fsub+0x260>
 80007f4:	000c      	movs	r4, r1
 80007f6:	464f      	mov	r7, r9
 80007f8:	2200      	movs	r2, #0
 80007fa:	e6ac      	b.n	8000556 <__aeabi_fsub+0x96>
 80007fc:	464b      	mov	r3, r9
 80007fe:	000d      	movs	r5, r1
 8000800:	e744      	b.n	800068c <__aeabi_fsub+0x1cc>
 8000802:	464f      	mov	r7, r9
 8000804:	2200      	movs	r2, #0
 8000806:	e6a6      	b.n	8000556 <__aeabi_fsub+0x96>
 8000808:	fbffffff 	.word	0xfbffffff
 800080c:	7dffffff 	.word	0x7dffffff
 8000810:	2800      	cmp	r0, #0
 8000812:	d000      	beq.n	8000816 <__aeabi_fsub+0x356>
 8000814:	e736      	b.n	8000684 <__aeabi_fsub+0x1c4>
 8000816:	2400      	movs	r4, #0
 8000818:	2700      	movs	r7, #0
 800081a:	e69c      	b.n	8000556 <__aeabi_fsub+0x96>

0800081c <__aeabi_f2iz>:
 800081c:	0241      	lsls	r1, r0, #9
 800081e:	0042      	lsls	r2, r0, #1
 8000820:	0fc3      	lsrs	r3, r0, #31
 8000822:	0a49      	lsrs	r1, r1, #9
 8000824:	2000      	movs	r0, #0
 8000826:	0e12      	lsrs	r2, r2, #24
 8000828:	2a7e      	cmp	r2, #126	; 0x7e
 800082a:	dd03      	ble.n	8000834 <__aeabi_f2iz+0x18>
 800082c:	2a9d      	cmp	r2, #157	; 0x9d
 800082e:	dd02      	ble.n	8000836 <__aeabi_f2iz+0x1a>
 8000830:	4a09      	ldr	r2, [pc, #36]	; (8000858 <__aeabi_f2iz+0x3c>)
 8000832:	1898      	adds	r0, r3, r2
 8000834:	4770      	bx	lr
 8000836:	2080      	movs	r0, #128	; 0x80
 8000838:	0400      	lsls	r0, r0, #16
 800083a:	4301      	orrs	r1, r0
 800083c:	2a95      	cmp	r2, #149	; 0x95
 800083e:	dc07      	bgt.n	8000850 <__aeabi_f2iz+0x34>
 8000840:	2096      	movs	r0, #150	; 0x96
 8000842:	1a82      	subs	r2, r0, r2
 8000844:	40d1      	lsrs	r1, r2
 8000846:	4248      	negs	r0, r1
 8000848:	2b00      	cmp	r3, #0
 800084a:	d1f3      	bne.n	8000834 <__aeabi_f2iz+0x18>
 800084c:	0008      	movs	r0, r1
 800084e:	e7f1      	b.n	8000834 <__aeabi_f2iz+0x18>
 8000850:	3a96      	subs	r2, #150	; 0x96
 8000852:	4091      	lsls	r1, r2
 8000854:	e7f7      	b.n	8000846 <__aeabi_f2iz+0x2a>
 8000856:	46c0      	nop			; (mov r8, r8)
 8000858:	7fffffff 	.word	0x7fffffff

0800085c <__aeabi_dmul>:
 800085c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800085e:	4657      	mov	r7, sl
 8000860:	464e      	mov	r6, r9
 8000862:	4645      	mov	r5, r8
 8000864:	46de      	mov	lr, fp
 8000866:	b5e0      	push	{r5, r6, r7, lr}
 8000868:	4698      	mov	r8, r3
 800086a:	030c      	lsls	r4, r1, #12
 800086c:	004b      	lsls	r3, r1, #1
 800086e:	0006      	movs	r6, r0
 8000870:	4692      	mov	sl, r2
 8000872:	b087      	sub	sp, #28
 8000874:	0b24      	lsrs	r4, r4, #12
 8000876:	0d5b      	lsrs	r3, r3, #21
 8000878:	0fcf      	lsrs	r7, r1, #31
 800087a:	2b00      	cmp	r3, #0
 800087c:	d100      	bne.n	8000880 <__aeabi_dmul+0x24>
 800087e:	e15c      	b.n	8000b3a <__aeabi_dmul+0x2de>
 8000880:	4ad9      	ldr	r2, [pc, #868]	; (8000be8 <__aeabi_dmul+0x38c>)
 8000882:	4293      	cmp	r3, r2
 8000884:	d100      	bne.n	8000888 <__aeabi_dmul+0x2c>
 8000886:	e175      	b.n	8000b74 <__aeabi_dmul+0x318>
 8000888:	0f42      	lsrs	r2, r0, #29
 800088a:	00e4      	lsls	r4, r4, #3
 800088c:	4314      	orrs	r4, r2
 800088e:	2280      	movs	r2, #128	; 0x80
 8000890:	0412      	lsls	r2, r2, #16
 8000892:	4314      	orrs	r4, r2
 8000894:	4ad5      	ldr	r2, [pc, #852]	; (8000bec <__aeabi_dmul+0x390>)
 8000896:	00c5      	lsls	r5, r0, #3
 8000898:	4694      	mov	ip, r2
 800089a:	4463      	add	r3, ip
 800089c:	9300      	str	r3, [sp, #0]
 800089e:	2300      	movs	r3, #0
 80008a0:	4699      	mov	r9, r3
 80008a2:	469b      	mov	fp, r3
 80008a4:	4643      	mov	r3, r8
 80008a6:	4642      	mov	r2, r8
 80008a8:	031e      	lsls	r6, r3, #12
 80008aa:	0fd2      	lsrs	r2, r2, #31
 80008ac:	005b      	lsls	r3, r3, #1
 80008ae:	4650      	mov	r0, sl
 80008b0:	4690      	mov	r8, r2
 80008b2:	0b36      	lsrs	r6, r6, #12
 80008b4:	0d5b      	lsrs	r3, r3, #21
 80008b6:	d100      	bne.n	80008ba <__aeabi_dmul+0x5e>
 80008b8:	e120      	b.n	8000afc <__aeabi_dmul+0x2a0>
 80008ba:	4acb      	ldr	r2, [pc, #812]	; (8000be8 <__aeabi_dmul+0x38c>)
 80008bc:	4293      	cmp	r3, r2
 80008be:	d100      	bne.n	80008c2 <__aeabi_dmul+0x66>
 80008c0:	e162      	b.n	8000b88 <__aeabi_dmul+0x32c>
 80008c2:	49ca      	ldr	r1, [pc, #808]	; (8000bec <__aeabi_dmul+0x390>)
 80008c4:	0f42      	lsrs	r2, r0, #29
 80008c6:	468c      	mov	ip, r1
 80008c8:	9900      	ldr	r1, [sp, #0]
 80008ca:	4463      	add	r3, ip
 80008cc:	00f6      	lsls	r6, r6, #3
 80008ce:	468c      	mov	ip, r1
 80008d0:	4316      	orrs	r6, r2
 80008d2:	2280      	movs	r2, #128	; 0x80
 80008d4:	449c      	add	ip, r3
 80008d6:	0412      	lsls	r2, r2, #16
 80008d8:	4663      	mov	r3, ip
 80008da:	4316      	orrs	r6, r2
 80008dc:	00c2      	lsls	r2, r0, #3
 80008de:	2000      	movs	r0, #0
 80008e0:	9300      	str	r3, [sp, #0]
 80008e2:	9900      	ldr	r1, [sp, #0]
 80008e4:	4643      	mov	r3, r8
 80008e6:	3101      	adds	r1, #1
 80008e8:	468c      	mov	ip, r1
 80008ea:	4649      	mov	r1, r9
 80008ec:	407b      	eors	r3, r7
 80008ee:	9301      	str	r3, [sp, #4]
 80008f0:	290f      	cmp	r1, #15
 80008f2:	d826      	bhi.n	8000942 <__aeabi_dmul+0xe6>
 80008f4:	4bbe      	ldr	r3, [pc, #760]	; (8000bf0 <__aeabi_dmul+0x394>)
 80008f6:	0089      	lsls	r1, r1, #2
 80008f8:	5859      	ldr	r1, [r3, r1]
 80008fa:	468f      	mov	pc, r1
 80008fc:	4643      	mov	r3, r8
 80008fe:	9301      	str	r3, [sp, #4]
 8000900:	0034      	movs	r4, r6
 8000902:	0015      	movs	r5, r2
 8000904:	4683      	mov	fp, r0
 8000906:	465b      	mov	r3, fp
 8000908:	2b02      	cmp	r3, #2
 800090a:	d016      	beq.n	800093a <__aeabi_dmul+0xde>
 800090c:	2b03      	cmp	r3, #3
 800090e:	d100      	bne.n	8000912 <__aeabi_dmul+0xb6>
 8000910:	e203      	b.n	8000d1a <__aeabi_dmul+0x4be>
 8000912:	2b01      	cmp	r3, #1
 8000914:	d000      	beq.n	8000918 <__aeabi_dmul+0xbc>
 8000916:	e0cd      	b.n	8000ab4 <__aeabi_dmul+0x258>
 8000918:	2200      	movs	r2, #0
 800091a:	2400      	movs	r4, #0
 800091c:	2500      	movs	r5, #0
 800091e:	9b01      	ldr	r3, [sp, #4]
 8000920:	0512      	lsls	r2, r2, #20
 8000922:	4322      	orrs	r2, r4
 8000924:	07db      	lsls	r3, r3, #31
 8000926:	431a      	orrs	r2, r3
 8000928:	0028      	movs	r0, r5
 800092a:	0011      	movs	r1, r2
 800092c:	b007      	add	sp, #28
 800092e:	bcf0      	pop	{r4, r5, r6, r7}
 8000930:	46bb      	mov	fp, r7
 8000932:	46b2      	mov	sl, r6
 8000934:	46a9      	mov	r9, r5
 8000936:	46a0      	mov	r8, r4
 8000938:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800093a:	2400      	movs	r4, #0
 800093c:	2500      	movs	r5, #0
 800093e:	4aaa      	ldr	r2, [pc, #680]	; (8000be8 <__aeabi_dmul+0x38c>)
 8000940:	e7ed      	b.n	800091e <__aeabi_dmul+0xc2>
 8000942:	0c28      	lsrs	r0, r5, #16
 8000944:	042d      	lsls	r5, r5, #16
 8000946:	0c2d      	lsrs	r5, r5, #16
 8000948:	002b      	movs	r3, r5
 800094a:	0c11      	lsrs	r1, r2, #16
 800094c:	0412      	lsls	r2, r2, #16
 800094e:	0c12      	lsrs	r2, r2, #16
 8000950:	4353      	muls	r3, r2
 8000952:	4698      	mov	r8, r3
 8000954:	0013      	movs	r3, r2
 8000956:	002f      	movs	r7, r5
 8000958:	4343      	muls	r3, r0
 800095a:	4699      	mov	r9, r3
 800095c:	434f      	muls	r7, r1
 800095e:	444f      	add	r7, r9
 8000960:	46bb      	mov	fp, r7
 8000962:	4647      	mov	r7, r8
 8000964:	000b      	movs	r3, r1
 8000966:	0c3f      	lsrs	r7, r7, #16
 8000968:	46ba      	mov	sl, r7
 800096a:	4343      	muls	r3, r0
 800096c:	44da      	add	sl, fp
 800096e:	9302      	str	r3, [sp, #8]
 8000970:	45d1      	cmp	r9, sl
 8000972:	d904      	bls.n	800097e <__aeabi_dmul+0x122>
 8000974:	2780      	movs	r7, #128	; 0x80
 8000976:	027f      	lsls	r7, r7, #9
 8000978:	46b9      	mov	r9, r7
 800097a:	444b      	add	r3, r9
 800097c:	9302      	str	r3, [sp, #8]
 800097e:	4653      	mov	r3, sl
 8000980:	0c1b      	lsrs	r3, r3, #16
 8000982:	469b      	mov	fp, r3
 8000984:	4653      	mov	r3, sl
 8000986:	041f      	lsls	r7, r3, #16
 8000988:	4643      	mov	r3, r8
 800098a:	041b      	lsls	r3, r3, #16
 800098c:	0c1b      	lsrs	r3, r3, #16
 800098e:	4698      	mov	r8, r3
 8000990:	003b      	movs	r3, r7
 8000992:	4443      	add	r3, r8
 8000994:	9304      	str	r3, [sp, #16]
 8000996:	0c33      	lsrs	r3, r6, #16
 8000998:	0436      	lsls	r6, r6, #16
 800099a:	0c36      	lsrs	r6, r6, #16
 800099c:	4698      	mov	r8, r3
 800099e:	0033      	movs	r3, r6
 80009a0:	4343      	muls	r3, r0
 80009a2:	4699      	mov	r9, r3
 80009a4:	4643      	mov	r3, r8
 80009a6:	4343      	muls	r3, r0
 80009a8:	002f      	movs	r7, r5
 80009aa:	469a      	mov	sl, r3
 80009ac:	4643      	mov	r3, r8
 80009ae:	4377      	muls	r7, r6
 80009b0:	435d      	muls	r5, r3
 80009b2:	0c38      	lsrs	r0, r7, #16
 80009b4:	444d      	add	r5, r9
 80009b6:	1945      	adds	r5, r0, r5
 80009b8:	45a9      	cmp	r9, r5
 80009ba:	d903      	bls.n	80009c4 <__aeabi_dmul+0x168>
 80009bc:	2380      	movs	r3, #128	; 0x80
 80009be:	025b      	lsls	r3, r3, #9
 80009c0:	4699      	mov	r9, r3
 80009c2:	44ca      	add	sl, r9
 80009c4:	043f      	lsls	r7, r7, #16
 80009c6:	0c28      	lsrs	r0, r5, #16
 80009c8:	0c3f      	lsrs	r7, r7, #16
 80009ca:	042d      	lsls	r5, r5, #16
 80009cc:	19ed      	adds	r5, r5, r7
 80009ce:	0c27      	lsrs	r7, r4, #16
 80009d0:	0424      	lsls	r4, r4, #16
 80009d2:	0c24      	lsrs	r4, r4, #16
 80009d4:	0003      	movs	r3, r0
 80009d6:	0020      	movs	r0, r4
 80009d8:	4350      	muls	r0, r2
 80009da:	437a      	muls	r2, r7
 80009dc:	4691      	mov	r9, r2
 80009de:	003a      	movs	r2, r7
 80009e0:	4453      	add	r3, sl
 80009e2:	9305      	str	r3, [sp, #20]
 80009e4:	0c03      	lsrs	r3, r0, #16
 80009e6:	469a      	mov	sl, r3
 80009e8:	434a      	muls	r2, r1
 80009ea:	4361      	muls	r1, r4
 80009ec:	4449      	add	r1, r9
 80009ee:	4451      	add	r1, sl
 80009f0:	44ab      	add	fp, r5
 80009f2:	4589      	cmp	r9, r1
 80009f4:	d903      	bls.n	80009fe <__aeabi_dmul+0x1a2>
 80009f6:	2380      	movs	r3, #128	; 0x80
 80009f8:	025b      	lsls	r3, r3, #9
 80009fa:	4699      	mov	r9, r3
 80009fc:	444a      	add	r2, r9
 80009fe:	0400      	lsls	r0, r0, #16
 8000a00:	0c0b      	lsrs	r3, r1, #16
 8000a02:	0c00      	lsrs	r0, r0, #16
 8000a04:	0409      	lsls	r1, r1, #16
 8000a06:	1809      	adds	r1, r1, r0
 8000a08:	0020      	movs	r0, r4
 8000a0a:	4699      	mov	r9, r3
 8000a0c:	4643      	mov	r3, r8
 8000a0e:	4370      	muls	r0, r6
 8000a10:	435c      	muls	r4, r3
 8000a12:	437e      	muls	r6, r7
 8000a14:	435f      	muls	r7, r3
 8000a16:	0c03      	lsrs	r3, r0, #16
 8000a18:	4698      	mov	r8, r3
 8000a1a:	19a4      	adds	r4, r4, r6
 8000a1c:	4444      	add	r4, r8
 8000a1e:	444a      	add	r2, r9
 8000a20:	9703      	str	r7, [sp, #12]
 8000a22:	42a6      	cmp	r6, r4
 8000a24:	d904      	bls.n	8000a30 <__aeabi_dmul+0x1d4>
 8000a26:	2380      	movs	r3, #128	; 0x80
 8000a28:	025b      	lsls	r3, r3, #9
 8000a2a:	4698      	mov	r8, r3
 8000a2c:	4447      	add	r7, r8
 8000a2e:	9703      	str	r7, [sp, #12]
 8000a30:	0423      	lsls	r3, r4, #16
 8000a32:	9e02      	ldr	r6, [sp, #8]
 8000a34:	469a      	mov	sl, r3
 8000a36:	9b05      	ldr	r3, [sp, #20]
 8000a38:	445e      	add	r6, fp
 8000a3a:	4698      	mov	r8, r3
 8000a3c:	42ae      	cmp	r6, r5
 8000a3e:	41ad      	sbcs	r5, r5
 8000a40:	1876      	adds	r6, r6, r1
 8000a42:	428e      	cmp	r6, r1
 8000a44:	4189      	sbcs	r1, r1
 8000a46:	0400      	lsls	r0, r0, #16
 8000a48:	0c00      	lsrs	r0, r0, #16
 8000a4a:	4450      	add	r0, sl
 8000a4c:	4440      	add	r0, r8
 8000a4e:	426d      	negs	r5, r5
 8000a50:	1947      	adds	r7, r0, r5
 8000a52:	46b8      	mov	r8, r7
 8000a54:	4693      	mov	fp, r2
 8000a56:	4249      	negs	r1, r1
 8000a58:	4689      	mov	r9, r1
 8000a5a:	44c3      	add	fp, r8
 8000a5c:	44d9      	add	r9, fp
 8000a5e:	4298      	cmp	r0, r3
 8000a60:	4180      	sbcs	r0, r0
 8000a62:	45a8      	cmp	r8, r5
 8000a64:	41ad      	sbcs	r5, r5
 8000a66:	4593      	cmp	fp, r2
 8000a68:	4192      	sbcs	r2, r2
 8000a6a:	4589      	cmp	r9, r1
 8000a6c:	4189      	sbcs	r1, r1
 8000a6e:	426d      	negs	r5, r5
 8000a70:	4240      	negs	r0, r0
 8000a72:	4328      	orrs	r0, r5
 8000a74:	0c24      	lsrs	r4, r4, #16
 8000a76:	4252      	negs	r2, r2
 8000a78:	4249      	negs	r1, r1
 8000a7a:	430a      	orrs	r2, r1
 8000a7c:	9b03      	ldr	r3, [sp, #12]
 8000a7e:	1900      	adds	r0, r0, r4
 8000a80:	1880      	adds	r0, r0, r2
 8000a82:	18c7      	adds	r7, r0, r3
 8000a84:	464b      	mov	r3, r9
 8000a86:	0ddc      	lsrs	r4, r3, #23
 8000a88:	9b04      	ldr	r3, [sp, #16]
 8000a8a:	0275      	lsls	r5, r6, #9
 8000a8c:	431d      	orrs	r5, r3
 8000a8e:	1e6a      	subs	r2, r5, #1
 8000a90:	4195      	sbcs	r5, r2
 8000a92:	464b      	mov	r3, r9
 8000a94:	0df6      	lsrs	r6, r6, #23
 8000a96:	027f      	lsls	r7, r7, #9
 8000a98:	4335      	orrs	r5, r6
 8000a9a:	025a      	lsls	r2, r3, #9
 8000a9c:	433c      	orrs	r4, r7
 8000a9e:	4315      	orrs	r5, r2
 8000aa0:	01fb      	lsls	r3, r7, #7
 8000aa2:	d400      	bmi.n	8000aa6 <__aeabi_dmul+0x24a>
 8000aa4:	e11c      	b.n	8000ce0 <__aeabi_dmul+0x484>
 8000aa6:	2101      	movs	r1, #1
 8000aa8:	086a      	lsrs	r2, r5, #1
 8000aaa:	400d      	ands	r5, r1
 8000aac:	4315      	orrs	r5, r2
 8000aae:	07e2      	lsls	r2, r4, #31
 8000ab0:	4315      	orrs	r5, r2
 8000ab2:	0864      	lsrs	r4, r4, #1
 8000ab4:	494f      	ldr	r1, [pc, #316]	; (8000bf4 <__aeabi_dmul+0x398>)
 8000ab6:	4461      	add	r1, ip
 8000ab8:	2900      	cmp	r1, #0
 8000aba:	dc00      	bgt.n	8000abe <__aeabi_dmul+0x262>
 8000abc:	e0b0      	b.n	8000c20 <__aeabi_dmul+0x3c4>
 8000abe:	076b      	lsls	r3, r5, #29
 8000ac0:	d009      	beq.n	8000ad6 <__aeabi_dmul+0x27a>
 8000ac2:	220f      	movs	r2, #15
 8000ac4:	402a      	ands	r2, r5
 8000ac6:	2a04      	cmp	r2, #4
 8000ac8:	d005      	beq.n	8000ad6 <__aeabi_dmul+0x27a>
 8000aca:	1d2a      	adds	r2, r5, #4
 8000acc:	42aa      	cmp	r2, r5
 8000ace:	41ad      	sbcs	r5, r5
 8000ad0:	426d      	negs	r5, r5
 8000ad2:	1964      	adds	r4, r4, r5
 8000ad4:	0015      	movs	r5, r2
 8000ad6:	01e3      	lsls	r3, r4, #7
 8000ad8:	d504      	bpl.n	8000ae4 <__aeabi_dmul+0x288>
 8000ada:	2180      	movs	r1, #128	; 0x80
 8000adc:	4a46      	ldr	r2, [pc, #280]	; (8000bf8 <__aeabi_dmul+0x39c>)
 8000ade:	00c9      	lsls	r1, r1, #3
 8000ae0:	4014      	ands	r4, r2
 8000ae2:	4461      	add	r1, ip
 8000ae4:	4a45      	ldr	r2, [pc, #276]	; (8000bfc <__aeabi_dmul+0x3a0>)
 8000ae6:	4291      	cmp	r1, r2
 8000ae8:	dd00      	ble.n	8000aec <__aeabi_dmul+0x290>
 8000aea:	e726      	b.n	800093a <__aeabi_dmul+0xde>
 8000aec:	0762      	lsls	r2, r4, #29
 8000aee:	08ed      	lsrs	r5, r5, #3
 8000af0:	0264      	lsls	r4, r4, #9
 8000af2:	0549      	lsls	r1, r1, #21
 8000af4:	4315      	orrs	r5, r2
 8000af6:	0b24      	lsrs	r4, r4, #12
 8000af8:	0d4a      	lsrs	r2, r1, #21
 8000afa:	e710      	b.n	800091e <__aeabi_dmul+0xc2>
 8000afc:	4652      	mov	r2, sl
 8000afe:	4332      	orrs	r2, r6
 8000b00:	d100      	bne.n	8000b04 <__aeabi_dmul+0x2a8>
 8000b02:	e07f      	b.n	8000c04 <__aeabi_dmul+0x3a8>
 8000b04:	2e00      	cmp	r6, #0
 8000b06:	d100      	bne.n	8000b0a <__aeabi_dmul+0x2ae>
 8000b08:	e0dc      	b.n	8000cc4 <__aeabi_dmul+0x468>
 8000b0a:	0030      	movs	r0, r6
 8000b0c:	f000 fa04 	bl	8000f18 <__clzsi2>
 8000b10:	0002      	movs	r2, r0
 8000b12:	3a0b      	subs	r2, #11
 8000b14:	231d      	movs	r3, #29
 8000b16:	0001      	movs	r1, r0
 8000b18:	1a9b      	subs	r3, r3, r2
 8000b1a:	4652      	mov	r2, sl
 8000b1c:	3908      	subs	r1, #8
 8000b1e:	40da      	lsrs	r2, r3
 8000b20:	408e      	lsls	r6, r1
 8000b22:	4316      	orrs	r6, r2
 8000b24:	4652      	mov	r2, sl
 8000b26:	408a      	lsls	r2, r1
 8000b28:	9b00      	ldr	r3, [sp, #0]
 8000b2a:	4935      	ldr	r1, [pc, #212]	; (8000c00 <__aeabi_dmul+0x3a4>)
 8000b2c:	1a18      	subs	r0, r3, r0
 8000b2e:	0003      	movs	r3, r0
 8000b30:	468c      	mov	ip, r1
 8000b32:	4463      	add	r3, ip
 8000b34:	2000      	movs	r0, #0
 8000b36:	9300      	str	r3, [sp, #0]
 8000b38:	e6d3      	b.n	80008e2 <__aeabi_dmul+0x86>
 8000b3a:	0025      	movs	r5, r4
 8000b3c:	4305      	orrs	r5, r0
 8000b3e:	d04a      	beq.n	8000bd6 <__aeabi_dmul+0x37a>
 8000b40:	2c00      	cmp	r4, #0
 8000b42:	d100      	bne.n	8000b46 <__aeabi_dmul+0x2ea>
 8000b44:	e0b0      	b.n	8000ca8 <__aeabi_dmul+0x44c>
 8000b46:	0020      	movs	r0, r4
 8000b48:	f000 f9e6 	bl	8000f18 <__clzsi2>
 8000b4c:	0001      	movs	r1, r0
 8000b4e:	0002      	movs	r2, r0
 8000b50:	390b      	subs	r1, #11
 8000b52:	231d      	movs	r3, #29
 8000b54:	0010      	movs	r0, r2
 8000b56:	1a5b      	subs	r3, r3, r1
 8000b58:	0031      	movs	r1, r6
 8000b5a:	0035      	movs	r5, r6
 8000b5c:	3808      	subs	r0, #8
 8000b5e:	4084      	lsls	r4, r0
 8000b60:	40d9      	lsrs	r1, r3
 8000b62:	4085      	lsls	r5, r0
 8000b64:	430c      	orrs	r4, r1
 8000b66:	4826      	ldr	r0, [pc, #152]	; (8000c00 <__aeabi_dmul+0x3a4>)
 8000b68:	1a83      	subs	r3, r0, r2
 8000b6a:	9300      	str	r3, [sp, #0]
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	4699      	mov	r9, r3
 8000b70:	469b      	mov	fp, r3
 8000b72:	e697      	b.n	80008a4 <__aeabi_dmul+0x48>
 8000b74:	0005      	movs	r5, r0
 8000b76:	4325      	orrs	r5, r4
 8000b78:	d126      	bne.n	8000bc8 <__aeabi_dmul+0x36c>
 8000b7a:	2208      	movs	r2, #8
 8000b7c:	9300      	str	r3, [sp, #0]
 8000b7e:	2302      	movs	r3, #2
 8000b80:	2400      	movs	r4, #0
 8000b82:	4691      	mov	r9, r2
 8000b84:	469b      	mov	fp, r3
 8000b86:	e68d      	b.n	80008a4 <__aeabi_dmul+0x48>
 8000b88:	4652      	mov	r2, sl
 8000b8a:	9b00      	ldr	r3, [sp, #0]
 8000b8c:	4332      	orrs	r2, r6
 8000b8e:	d110      	bne.n	8000bb2 <__aeabi_dmul+0x356>
 8000b90:	4915      	ldr	r1, [pc, #84]	; (8000be8 <__aeabi_dmul+0x38c>)
 8000b92:	2600      	movs	r6, #0
 8000b94:	468c      	mov	ip, r1
 8000b96:	4463      	add	r3, ip
 8000b98:	4649      	mov	r1, r9
 8000b9a:	9300      	str	r3, [sp, #0]
 8000b9c:	2302      	movs	r3, #2
 8000b9e:	4319      	orrs	r1, r3
 8000ba0:	4689      	mov	r9, r1
 8000ba2:	2002      	movs	r0, #2
 8000ba4:	e69d      	b.n	80008e2 <__aeabi_dmul+0x86>
 8000ba6:	465b      	mov	r3, fp
 8000ba8:	9701      	str	r7, [sp, #4]
 8000baa:	2b02      	cmp	r3, #2
 8000bac:	d000      	beq.n	8000bb0 <__aeabi_dmul+0x354>
 8000bae:	e6ad      	b.n	800090c <__aeabi_dmul+0xb0>
 8000bb0:	e6c3      	b.n	800093a <__aeabi_dmul+0xde>
 8000bb2:	4a0d      	ldr	r2, [pc, #52]	; (8000be8 <__aeabi_dmul+0x38c>)
 8000bb4:	2003      	movs	r0, #3
 8000bb6:	4694      	mov	ip, r2
 8000bb8:	4463      	add	r3, ip
 8000bba:	464a      	mov	r2, r9
 8000bbc:	9300      	str	r3, [sp, #0]
 8000bbe:	2303      	movs	r3, #3
 8000bc0:	431a      	orrs	r2, r3
 8000bc2:	4691      	mov	r9, r2
 8000bc4:	4652      	mov	r2, sl
 8000bc6:	e68c      	b.n	80008e2 <__aeabi_dmul+0x86>
 8000bc8:	220c      	movs	r2, #12
 8000bca:	9300      	str	r3, [sp, #0]
 8000bcc:	2303      	movs	r3, #3
 8000bce:	0005      	movs	r5, r0
 8000bd0:	4691      	mov	r9, r2
 8000bd2:	469b      	mov	fp, r3
 8000bd4:	e666      	b.n	80008a4 <__aeabi_dmul+0x48>
 8000bd6:	2304      	movs	r3, #4
 8000bd8:	4699      	mov	r9, r3
 8000bda:	2300      	movs	r3, #0
 8000bdc:	9300      	str	r3, [sp, #0]
 8000bde:	3301      	adds	r3, #1
 8000be0:	2400      	movs	r4, #0
 8000be2:	469b      	mov	fp, r3
 8000be4:	e65e      	b.n	80008a4 <__aeabi_dmul+0x48>
 8000be6:	46c0      	nop			; (mov r8, r8)
 8000be8:	000007ff 	.word	0x000007ff
 8000bec:	fffffc01 	.word	0xfffffc01
 8000bf0:	08004574 	.word	0x08004574
 8000bf4:	000003ff 	.word	0x000003ff
 8000bf8:	feffffff 	.word	0xfeffffff
 8000bfc:	000007fe 	.word	0x000007fe
 8000c00:	fffffc0d 	.word	0xfffffc0d
 8000c04:	4649      	mov	r1, r9
 8000c06:	2301      	movs	r3, #1
 8000c08:	4319      	orrs	r1, r3
 8000c0a:	4689      	mov	r9, r1
 8000c0c:	2600      	movs	r6, #0
 8000c0e:	2001      	movs	r0, #1
 8000c10:	e667      	b.n	80008e2 <__aeabi_dmul+0x86>
 8000c12:	2300      	movs	r3, #0
 8000c14:	2480      	movs	r4, #128	; 0x80
 8000c16:	2500      	movs	r5, #0
 8000c18:	4a43      	ldr	r2, [pc, #268]	; (8000d28 <__aeabi_dmul+0x4cc>)
 8000c1a:	9301      	str	r3, [sp, #4]
 8000c1c:	0324      	lsls	r4, r4, #12
 8000c1e:	e67e      	b.n	800091e <__aeabi_dmul+0xc2>
 8000c20:	2001      	movs	r0, #1
 8000c22:	1a40      	subs	r0, r0, r1
 8000c24:	2838      	cmp	r0, #56	; 0x38
 8000c26:	dd00      	ble.n	8000c2a <__aeabi_dmul+0x3ce>
 8000c28:	e676      	b.n	8000918 <__aeabi_dmul+0xbc>
 8000c2a:	281f      	cmp	r0, #31
 8000c2c:	dd5b      	ble.n	8000ce6 <__aeabi_dmul+0x48a>
 8000c2e:	221f      	movs	r2, #31
 8000c30:	0023      	movs	r3, r4
 8000c32:	4252      	negs	r2, r2
 8000c34:	1a51      	subs	r1, r2, r1
 8000c36:	40cb      	lsrs	r3, r1
 8000c38:	0019      	movs	r1, r3
 8000c3a:	2820      	cmp	r0, #32
 8000c3c:	d003      	beq.n	8000c46 <__aeabi_dmul+0x3ea>
 8000c3e:	4a3b      	ldr	r2, [pc, #236]	; (8000d2c <__aeabi_dmul+0x4d0>)
 8000c40:	4462      	add	r2, ip
 8000c42:	4094      	lsls	r4, r2
 8000c44:	4325      	orrs	r5, r4
 8000c46:	1e6a      	subs	r2, r5, #1
 8000c48:	4195      	sbcs	r5, r2
 8000c4a:	002a      	movs	r2, r5
 8000c4c:	430a      	orrs	r2, r1
 8000c4e:	2107      	movs	r1, #7
 8000c50:	000d      	movs	r5, r1
 8000c52:	2400      	movs	r4, #0
 8000c54:	4015      	ands	r5, r2
 8000c56:	4211      	tst	r1, r2
 8000c58:	d05b      	beq.n	8000d12 <__aeabi_dmul+0x4b6>
 8000c5a:	210f      	movs	r1, #15
 8000c5c:	2400      	movs	r4, #0
 8000c5e:	4011      	ands	r1, r2
 8000c60:	2904      	cmp	r1, #4
 8000c62:	d053      	beq.n	8000d0c <__aeabi_dmul+0x4b0>
 8000c64:	1d11      	adds	r1, r2, #4
 8000c66:	4291      	cmp	r1, r2
 8000c68:	4192      	sbcs	r2, r2
 8000c6a:	4252      	negs	r2, r2
 8000c6c:	18a4      	adds	r4, r4, r2
 8000c6e:	000a      	movs	r2, r1
 8000c70:	0223      	lsls	r3, r4, #8
 8000c72:	d54b      	bpl.n	8000d0c <__aeabi_dmul+0x4b0>
 8000c74:	2201      	movs	r2, #1
 8000c76:	2400      	movs	r4, #0
 8000c78:	2500      	movs	r5, #0
 8000c7a:	e650      	b.n	800091e <__aeabi_dmul+0xc2>
 8000c7c:	2380      	movs	r3, #128	; 0x80
 8000c7e:	031b      	lsls	r3, r3, #12
 8000c80:	421c      	tst	r4, r3
 8000c82:	d009      	beq.n	8000c98 <__aeabi_dmul+0x43c>
 8000c84:	421e      	tst	r6, r3
 8000c86:	d107      	bne.n	8000c98 <__aeabi_dmul+0x43c>
 8000c88:	4333      	orrs	r3, r6
 8000c8a:	031c      	lsls	r4, r3, #12
 8000c8c:	4643      	mov	r3, r8
 8000c8e:	0015      	movs	r5, r2
 8000c90:	0b24      	lsrs	r4, r4, #12
 8000c92:	4a25      	ldr	r2, [pc, #148]	; (8000d28 <__aeabi_dmul+0x4cc>)
 8000c94:	9301      	str	r3, [sp, #4]
 8000c96:	e642      	b.n	800091e <__aeabi_dmul+0xc2>
 8000c98:	2280      	movs	r2, #128	; 0x80
 8000c9a:	0312      	lsls	r2, r2, #12
 8000c9c:	4314      	orrs	r4, r2
 8000c9e:	0324      	lsls	r4, r4, #12
 8000ca0:	4a21      	ldr	r2, [pc, #132]	; (8000d28 <__aeabi_dmul+0x4cc>)
 8000ca2:	0b24      	lsrs	r4, r4, #12
 8000ca4:	9701      	str	r7, [sp, #4]
 8000ca6:	e63a      	b.n	800091e <__aeabi_dmul+0xc2>
 8000ca8:	f000 f936 	bl	8000f18 <__clzsi2>
 8000cac:	0001      	movs	r1, r0
 8000cae:	0002      	movs	r2, r0
 8000cb0:	3115      	adds	r1, #21
 8000cb2:	3220      	adds	r2, #32
 8000cb4:	291c      	cmp	r1, #28
 8000cb6:	dc00      	bgt.n	8000cba <__aeabi_dmul+0x45e>
 8000cb8:	e74b      	b.n	8000b52 <__aeabi_dmul+0x2f6>
 8000cba:	0034      	movs	r4, r6
 8000cbc:	3808      	subs	r0, #8
 8000cbe:	2500      	movs	r5, #0
 8000cc0:	4084      	lsls	r4, r0
 8000cc2:	e750      	b.n	8000b66 <__aeabi_dmul+0x30a>
 8000cc4:	f000 f928 	bl	8000f18 <__clzsi2>
 8000cc8:	0003      	movs	r3, r0
 8000cca:	001a      	movs	r2, r3
 8000ccc:	3215      	adds	r2, #21
 8000cce:	3020      	adds	r0, #32
 8000cd0:	2a1c      	cmp	r2, #28
 8000cd2:	dc00      	bgt.n	8000cd6 <__aeabi_dmul+0x47a>
 8000cd4:	e71e      	b.n	8000b14 <__aeabi_dmul+0x2b8>
 8000cd6:	4656      	mov	r6, sl
 8000cd8:	3b08      	subs	r3, #8
 8000cda:	2200      	movs	r2, #0
 8000cdc:	409e      	lsls	r6, r3
 8000cde:	e723      	b.n	8000b28 <__aeabi_dmul+0x2cc>
 8000ce0:	9b00      	ldr	r3, [sp, #0]
 8000ce2:	469c      	mov	ip, r3
 8000ce4:	e6e6      	b.n	8000ab4 <__aeabi_dmul+0x258>
 8000ce6:	4912      	ldr	r1, [pc, #72]	; (8000d30 <__aeabi_dmul+0x4d4>)
 8000ce8:	0022      	movs	r2, r4
 8000cea:	4461      	add	r1, ip
 8000cec:	002e      	movs	r6, r5
 8000cee:	408d      	lsls	r5, r1
 8000cf0:	408a      	lsls	r2, r1
 8000cf2:	40c6      	lsrs	r6, r0
 8000cf4:	1e69      	subs	r1, r5, #1
 8000cf6:	418d      	sbcs	r5, r1
 8000cf8:	4332      	orrs	r2, r6
 8000cfa:	432a      	orrs	r2, r5
 8000cfc:	40c4      	lsrs	r4, r0
 8000cfe:	0753      	lsls	r3, r2, #29
 8000d00:	d0b6      	beq.n	8000c70 <__aeabi_dmul+0x414>
 8000d02:	210f      	movs	r1, #15
 8000d04:	4011      	ands	r1, r2
 8000d06:	2904      	cmp	r1, #4
 8000d08:	d1ac      	bne.n	8000c64 <__aeabi_dmul+0x408>
 8000d0a:	e7b1      	b.n	8000c70 <__aeabi_dmul+0x414>
 8000d0c:	0765      	lsls	r5, r4, #29
 8000d0e:	0264      	lsls	r4, r4, #9
 8000d10:	0b24      	lsrs	r4, r4, #12
 8000d12:	08d2      	lsrs	r2, r2, #3
 8000d14:	4315      	orrs	r5, r2
 8000d16:	2200      	movs	r2, #0
 8000d18:	e601      	b.n	800091e <__aeabi_dmul+0xc2>
 8000d1a:	2280      	movs	r2, #128	; 0x80
 8000d1c:	0312      	lsls	r2, r2, #12
 8000d1e:	4314      	orrs	r4, r2
 8000d20:	0324      	lsls	r4, r4, #12
 8000d22:	4a01      	ldr	r2, [pc, #4]	; (8000d28 <__aeabi_dmul+0x4cc>)
 8000d24:	0b24      	lsrs	r4, r4, #12
 8000d26:	e5fa      	b.n	800091e <__aeabi_dmul+0xc2>
 8000d28:	000007ff 	.word	0x000007ff
 8000d2c:	0000043e 	.word	0x0000043e
 8000d30:	0000041e 	.word	0x0000041e

08000d34 <__aeabi_i2d>:
 8000d34:	b570      	push	{r4, r5, r6, lr}
 8000d36:	2800      	cmp	r0, #0
 8000d38:	d016      	beq.n	8000d68 <__aeabi_i2d+0x34>
 8000d3a:	17c3      	asrs	r3, r0, #31
 8000d3c:	18c5      	adds	r5, r0, r3
 8000d3e:	405d      	eors	r5, r3
 8000d40:	0fc4      	lsrs	r4, r0, #31
 8000d42:	0028      	movs	r0, r5
 8000d44:	f000 f8e8 	bl	8000f18 <__clzsi2>
 8000d48:	4a11      	ldr	r2, [pc, #68]	; (8000d90 <__aeabi_i2d+0x5c>)
 8000d4a:	1a12      	subs	r2, r2, r0
 8000d4c:	280a      	cmp	r0, #10
 8000d4e:	dc16      	bgt.n	8000d7e <__aeabi_i2d+0x4a>
 8000d50:	0003      	movs	r3, r0
 8000d52:	002e      	movs	r6, r5
 8000d54:	3315      	adds	r3, #21
 8000d56:	409e      	lsls	r6, r3
 8000d58:	230b      	movs	r3, #11
 8000d5a:	1a18      	subs	r0, r3, r0
 8000d5c:	40c5      	lsrs	r5, r0
 8000d5e:	0552      	lsls	r2, r2, #21
 8000d60:	032d      	lsls	r5, r5, #12
 8000d62:	0b2d      	lsrs	r5, r5, #12
 8000d64:	0d53      	lsrs	r3, r2, #21
 8000d66:	e003      	b.n	8000d70 <__aeabi_i2d+0x3c>
 8000d68:	2400      	movs	r4, #0
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	2500      	movs	r5, #0
 8000d6e:	2600      	movs	r6, #0
 8000d70:	051b      	lsls	r3, r3, #20
 8000d72:	432b      	orrs	r3, r5
 8000d74:	07e4      	lsls	r4, r4, #31
 8000d76:	4323      	orrs	r3, r4
 8000d78:	0030      	movs	r0, r6
 8000d7a:	0019      	movs	r1, r3
 8000d7c:	bd70      	pop	{r4, r5, r6, pc}
 8000d7e:	380b      	subs	r0, #11
 8000d80:	4085      	lsls	r5, r0
 8000d82:	0552      	lsls	r2, r2, #21
 8000d84:	032d      	lsls	r5, r5, #12
 8000d86:	2600      	movs	r6, #0
 8000d88:	0b2d      	lsrs	r5, r5, #12
 8000d8a:	0d53      	lsrs	r3, r2, #21
 8000d8c:	e7f0      	b.n	8000d70 <__aeabi_i2d+0x3c>
 8000d8e:	46c0      	nop			; (mov r8, r8)
 8000d90:	0000041e 	.word	0x0000041e

08000d94 <__aeabi_d2f>:
 8000d94:	0002      	movs	r2, r0
 8000d96:	004b      	lsls	r3, r1, #1
 8000d98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d9a:	0d5b      	lsrs	r3, r3, #21
 8000d9c:	030c      	lsls	r4, r1, #12
 8000d9e:	4e3d      	ldr	r6, [pc, #244]	; (8000e94 <__aeabi_d2f+0x100>)
 8000da0:	0a64      	lsrs	r4, r4, #9
 8000da2:	0f40      	lsrs	r0, r0, #29
 8000da4:	1c5f      	adds	r7, r3, #1
 8000da6:	0fc9      	lsrs	r1, r1, #31
 8000da8:	4304      	orrs	r4, r0
 8000daa:	00d5      	lsls	r5, r2, #3
 8000dac:	4237      	tst	r7, r6
 8000dae:	d00a      	beq.n	8000dc6 <__aeabi_d2f+0x32>
 8000db0:	4839      	ldr	r0, [pc, #228]	; (8000e98 <__aeabi_d2f+0x104>)
 8000db2:	181e      	adds	r6, r3, r0
 8000db4:	2efe      	cmp	r6, #254	; 0xfe
 8000db6:	dd16      	ble.n	8000de6 <__aeabi_d2f+0x52>
 8000db8:	20ff      	movs	r0, #255	; 0xff
 8000dba:	2400      	movs	r4, #0
 8000dbc:	05c0      	lsls	r0, r0, #23
 8000dbe:	4320      	orrs	r0, r4
 8000dc0:	07c9      	lsls	r1, r1, #31
 8000dc2:	4308      	orrs	r0, r1
 8000dc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d106      	bne.n	8000dd8 <__aeabi_d2f+0x44>
 8000dca:	432c      	orrs	r4, r5
 8000dcc:	d026      	beq.n	8000e1c <__aeabi_d2f+0x88>
 8000dce:	2205      	movs	r2, #5
 8000dd0:	0192      	lsls	r2, r2, #6
 8000dd2:	0a54      	lsrs	r4, r2, #9
 8000dd4:	b2d8      	uxtb	r0, r3
 8000dd6:	e7f1      	b.n	8000dbc <__aeabi_d2f+0x28>
 8000dd8:	4325      	orrs	r5, r4
 8000dda:	d0ed      	beq.n	8000db8 <__aeabi_d2f+0x24>
 8000ddc:	2080      	movs	r0, #128	; 0x80
 8000dde:	03c0      	lsls	r0, r0, #15
 8000de0:	4304      	orrs	r4, r0
 8000de2:	20ff      	movs	r0, #255	; 0xff
 8000de4:	e7ea      	b.n	8000dbc <__aeabi_d2f+0x28>
 8000de6:	2e00      	cmp	r6, #0
 8000de8:	dd1b      	ble.n	8000e22 <__aeabi_d2f+0x8e>
 8000dea:	0192      	lsls	r2, r2, #6
 8000dec:	1e53      	subs	r3, r2, #1
 8000dee:	419a      	sbcs	r2, r3
 8000df0:	00e4      	lsls	r4, r4, #3
 8000df2:	0f6d      	lsrs	r5, r5, #29
 8000df4:	4322      	orrs	r2, r4
 8000df6:	432a      	orrs	r2, r5
 8000df8:	0753      	lsls	r3, r2, #29
 8000dfa:	d048      	beq.n	8000e8e <__aeabi_d2f+0xfa>
 8000dfc:	230f      	movs	r3, #15
 8000dfe:	4013      	ands	r3, r2
 8000e00:	2b04      	cmp	r3, #4
 8000e02:	d000      	beq.n	8000e06 <__aeabi_d2f+0x72>
 8000e04:	3204      	adds	r2, #4
 8000e06:	2380      	movs	r3, #128	; 0x80
 8000e08:	04db      	lsls	r3, r3, #19
 8000e0a:	4013      	ands	r3, r2
 8000e0c:	d03f      	beq.n	8000e8e <__aeabi_d2f+0xfa>
 8000e0e:	1c70      	adds	r0, r6, #1
 8000e10:	2efe      	cmp	r6, #254	; 0xfe
 8000e12:	d0d1      	beq.n	8000db8 <__aeabi_d2f+0x24>
 8000e14:	0192      	lsls	r2, r2, #6
 8000e16:	0a54      	lsrs	r4, r2, #9
 8000e18:	b2c0      	uxtb	r0, r0
 8000e1a:	e7cf      	b.n	8000dbc <__aeabi_d2f+0x28>
 8000e1c:	2000      	movs	r0, #0
 8000e1e:	2400      	movs	r4, #0
 8000e20:	e7cc      	b.n	8000dbc <__aeabi_d2f+0x28>
 8000e22:	0032      	movs	r2, r6
 8000e24:	3217      	adds	r2, #23
 8000e26:	db22      	blt.n	8000e6e <__aeabi_d2f+0xda>
 8000e28:	2080      	movs	r0, #128	; 0x80
 8000e2a:	0400      	lsls	r0, r0, #16
 8000e2c:	4320      	orrs	r0, r4
 8000e2e:	241e      	movs	r4, #30
 8000e30:	1ba4      	subs	r4, r4, r6
 8000e32:	2c1f      	cmp	r4, #31
 8000e34:	dd1d      	ble.n	8000e72 <__aeabi_d2f+0xde>
 8000e36:	2202      	movs	r2, #2
 8000e38:	4252      	negs	r2, r2
 8000e3a:	1b96      	subs	r6, r2, r6
 8000e3c:	0002      	movs	r2, r0
 8000e3e:	40f2      	lsrs	r2, r6
 8000e40:	0016      	movs	r6, r2
 8000e42:	2c20      	cmp	r4, #32
 8000e44:	d004      	beq.n	8000e50 <__aeabi_d2f+0xbc>
 8000e46:	4a15      	ldr	r2, [pc, #84]	; (8000e9c <__aeabi_d2f+0x108>)
 8000e48:	4694      	mov	ip, r2
 8000e4a:	4463      	add	r3, ip
 8000e4c:	4098      	lsls	r0, r3
 8000e4e:	4305      	orrs	r5, r0
 8000e50:	002a      	movs	r2, r5
 8000e52:	1e53      	subs	r3, r2, #1
 8000e54:	419a      	sbcs	r2, r3
 8000e56:	4332      	orrs	r2, r6
 8000e58:	2600      	movs	r6, #0
 8000e5a:	0753      	lsls	r3, r2, #29
 8000e5c:	d1ce      	bne.n	8000dfc <__aeabi_d2f+0x68>
 8000e5e:	2480      	movs	r4, #128	; 0x80
 8000e60:	0013      	movs	r3, r2
 8000e62:	04e4      	lsls	r4, r4, #19
 8000e64:	2001      	movs	r0, #1
 8000e66:	4023      	ands	r3, r4
 8000e68:	4222      	tst	r2, r4
 8000e6a:	d1d3      	bne.n	8000e14 <__aeabi_d2f+0x80>
 8000e6c:	e7b0      	b.n	8000dd0 <__aeabi_d2f+0x3c>
 8000e6e:	2300      	movs	r3, #0
 8000e70:	e7ad      	b.n	8000dce <__aeabi_d2f+0x3a>
 8000e72:	4a0b      	ldr	r2, [pc, #44]	; (8000ea0 <__aeabi_d2f+0x10c>)
 8000e74:	4694      	mov	ip, r2
 8000e76:	002a      	movs	r2, r5
 8000e78:	40e2      	lsrs	r2, r4
 8000e7a:	0014      	movs	r4, r2
 8000e7c:	002a      	movs	r2, r5
 8000e7e:	4463      	add	r3, ip
 8000e80:	409a      	lsls	r2, r3
 8000e82:	4098      	lsls	r0, r3
 8000e84:	1e55      	subs	r5, r2, #1
 8000e86:	41aa      	sbcs	r2, r5
 8000e88:	4302      	orrs	r2, r0
 8000e8a:	4322      	orrs	r2, r4
 8000e8c:	e7e4      	b.n	8000e58 <__aeabi_d2f+0xc4>
 8000e8e:	0033      	movs	r3, r6
 8000e90:	e79e      	b.n	8000dd0 <__aeabi_d2f+0x3c>
 8000e92:	46c0      	nop			; (mov r8, r8)
 8000e94:	000007fe 	.word	0x000007fe
 8000e98:	fffffc80 	.word	0xfffffc80
 8000e9c:	fffffca2 	.word	0xfffffca2
 8000ea0:	fffffc82 	.word	0xfffffc82

08000ea4 <__aeabi_cfrcmple>:
 8000ea4:	4684      	mov	ip, r0
 8000ea6:	0008      	movs	r0, r1
 8000ea8:	4661      	mov	r1, ip
 8000eaa:	e7ff      	b.n	8000eac <__aeabi_cfcmpeq>

08000eac <__aeabi_cfcmpeq>:
 8000eac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000eae:	f000 f8bd 	bl	800102c <__lesf2>
 8000eb2:	2800      	cmp	r0, #0
 8000eb4:	d401      	bmi.n	8000eba <__aeabi_cfcmpeq+0xe>
 8000eb6:	2100      	movs	r1, #0
 8000eb8:	42c8      	cmn	r0, r1
 8000eba:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000ebc <__aeabi_fcmpeq>:
 8000ebc:	b510      	push	{r4, lr}
 8000ebe:	f000 f849 	bl	8000f54 <__eqsf2>
 8000ec2:	4240      	negs	r0, r0
 8000ec4:	3001      	adds	r0, #1
 8000ec6:	bd10      	pop	{r4, pc}

08000ec8 <__aeabi_fcmplt>:
 8000ec8:	b510      	push	{r4, lr}
 8000eca:	f000 f8af 	bl	800102c <__lesf2>
 8000ece:	2800      	cmp	r0, #0
 8000ed0:	db01      	blt.n	8000ed6 <__aeabi_fcmplt+0xe>
 8000ed2:	2000      	movs	r0, #0
 8000ed4:	bd10      	pop	{r4, pc}
 8000ed6:	2001      	movs	r0, #1
 8000ed8:	bd10      	pop	{r4, pc}
 8000eda:	46c0      	nop			; (mov r8, r8)

08000edc <__aeabi_fcmple>:
 8000edc:	b510      	push	{r4, lr}
 8000ede:	f000 f8a5 	bl	800102c <__lesf2>
 8000ee2:	2800      	cmp	r0, #0
 8000ee4:	dd01      	ble.n	8000eea <__aeabi_fcmple+0xe>
 8000ee6:	2000      	movs	r0, #0
 8000ee8:	bd10      	pop	{r4, pc}
 8000eea:	2001      	movs	r0, #1
 8000eec:	bd10      	pop	{r4, pc}
 8000eee:	46c0      	nop			; (mov r8, r8)

08000ef0 <__aeabi_fcmpgt>:
 8000ef0:	b510      	push	{r4, lr}
 8000ef2:	f000 f855 	bl	8000fa0 <__gesf2>
 8000ef6:	2800      	cmp	r0, #0
 8000ef8:	dc01      	bgt.n	8000efe <__aeabi_fcmpgt+0xe>
 8000efa:	2000      	movs	r0, #0
 8000efc:	bd10      	pop	{r4, pc}
 8000efe:	2001      	movs	r0, #1
 8000f00:	bd10      	pop	{r4, pc}
 8000f02:	46c0      	nop			; (mov r8, r8)

08000f04 <__aeabi_fcmpge>:
 8000f04:	b510      	push	{r4, lr}
 8000f06:	f000 f84b 	bl	8000fa0 <__gesf2>
 8000f0a:	2800      	cmp	r0, #0
 8000f0c:	da01      	bge.n	8000f12 <__aeabi_fcmpge+0xe>
 8000f0e:	2000      	movs	r0, #0
 8000f10:	bd10      	pop	{r4, pc}
 8000f12:	2001      	movs	r0, #1
 8000f14:	bd10      	pop	{r4, pc}
 8000f16:	46c0      	nop			; (mov r8, r8)

08000f18 <__clzsi2>:
 8000f18:	211c      	movs	r1, #28
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	041b      	lsls	r3, r3, #16
 8000f1e:	4298      	cmp	r0, r3
 8000f20:	d301      	bcc.n	8000f26 <__clzsi2+0xe>
 8000f22:	0c00      	lsrs	r0, r0, #16
 8000f24:	3910      	subs	r1, #16
 8000f26:	0a1b      	lsrs	r3, r3, #8
 8000f28:	4298      	cmp	r0, r3
 8000f2a:	d301      	bcc.n	8000f30 <__clzsi2+0x18>
 8000f2c:	0a00      	lsrs	r0, r0, #8
 8000f2e:	3908      	subs	r1, #8
 8000f30:	091b      	lsrs	r3, r3, #4
 8000f32:	4298      	cmp	r0, r3
 8000f34:	d301      	bcc.n	8000f3a <__clzsi2+0x22>
 8000f36:	0900      	lsrs	r0, r0, #4
 8000f38:	3904      	subs	r1, #4
 8000f3a:	a202      	add	r2, pc, #8	; (adr r2, 8000f44 <__clzsi2+0x2c>)
 8000f3c:	5c10      	ldrb	r0, [r2, r0]
 8000f3e:	1840      	adds	r0, r0, r1
 8000f40:	4770      	bx	lr
 8000f42:	46c0      	nop			; (mov r8, r8)
 8000f44:	02020304 	.word	0x02020304
 8000f48:	01010101 	.word	0x01010101
	...

08000f54 <__eqsf2>:
 8000f54:	b570      	push	{r4, r5, r6, lr}
 8000f56:	0042      	lsls	r2, r0, #1
 8000f58:	0245      	lsls	r5, r0, #9
 8000f5a:	024e      	lsls	r6, r1, #9
 8000f5c:	004c      	lsls	r4, r1, #1
 8000f5e:	0fc3      	lsrs	r3, r0, #31
 8000f60:	0a6d      	lsrs	r5, r5, #9
 8000f62:	2001      	movs	r0, #1
 8000f64:	0e12      	lsrs	r2, r2, #24
 8000f66:	0a76      	lsrs	r6, r6, #9
 8000f68:	0e24      	lsrs	r4, r4, #24
 8000f6a:	0fc9      	lsrs	r1, r1, #31
 8000f6c:	2aff      	cmp	r2, #255	; 0xff
 8000f6e:	d006      	beq.n	8000f7e <__eqsf2+0x2a>
 8000f70:	2cff      	cmp	r4, #255	; 0xff
 8000f72:	d003      	beq.n	8000f7c <__eqsf2+0x28>
 8000f74:	42a2      	cmp	r2, r4
 8000f76:	d101      	bne.n	8000f7c <__eqsf2+0x28>
 8000f78:	42b5      	cmp	r5, r6
 8000f7a:	d006      	beq.n	8000f8a <__eqsf2+0x36>
 8000f7c:	bd70      	pop	{r4, r5, r6, pc}
 8000f7e:	2d00      	cmp	r5, #0
 8000f80:	d1fc      	bne.n	8000f7c <__eqsf2+0x28>
 8000f82:	2cff      	cmp	r4, #255	; 0xff
 8000f84:	d1fa      	bne.n	8000f7c <__eqsf2+0x28>
 8000f86:	2e00      	cmp	r6, #0
 8000f88:	d1f8      	bne.n	8000f7c <__eqsf2+0x28>
 8000f8a:	428b      	cmp	r3, r1
 8000f8c:	d006      	beq.n	8000f9c <__eqsf2+0x48>
 8000f8e:	2001      	movs	r0, #1
 8000f90:	2a00      	cmp	r2, #0
 8000f92:	d1f3      	bne.n	8000f7c <__eqsf2+0x28>
 8000f94:	0028      	movs	r0, r5
 8000f96:	1e43      	subs	r3, r0, #1
 8000f98:	4198      	sbcs	r0, r3
 8000f9a:	e7ef      	b.n	8000f7c <__eqsf2+0x28>
 8000f9c:	2000      	movs	r0, #0
 8000f9e:	e7ed      	b.n	8000f7c <__eqsf2+0x28>

08000fa0 <__gesf2>:
 8000fa0:	b570      	push	{r4, r5, r6, lr}
 8000fa2:	0042      	lsls	r2, r0, #1
 8000fa4:	0245      	lsls	r5, r0, #9
 8000fa6:	024e      	lsls	r6, r1, #9
 8000fa8:	004c      	lsls	r4, r1, #1
 8000faa:	0fc3      	lsrs	r3, r0, #31
 8000fac:	0a6d      	lsrs	r5, r5, #9
 8000fae:	0e12      	lsrs	r2, r2, #24
 8000fb0:	0a76      	lsrs	r6, r6, #9
 8000fb2:	0e24      	lsrs	r4, r4, #24
 8000fb4:	0fc8      	lsrs	r0, r1, #31
 8000fb6:	2aff      	cmp	r2, #255	; 0xff
 8000fb8:	d01b      	beq.n	8000ff2 <__gesf2+0x52>
 8000fba:	2cff      	cmp	r4, #255	; 0xff
 8000fbc:	d00e      	beq.n	8000fdc <__gesf2+0x3c>
 8000fbe:	2a00      	cmp	r2, #0
 8000fc0:	d11b      	bne.n	8000ffa <__gesf2+0x5a>
 8000fc2:	2c00      	cmp	r4, #0
 8000fc4:	d101      	bne.n	8000fca <__gesf2+0x2a>
 8000fc6:	2e00      	cmp	r6, #0
 8000fc8:	d01c      	beq.n	8001004 <__gesf2+0x64>
 8000fca:	2d00      	cmp	r5, #0
 8000fcc:	d00c      	beq.n	8000fe8 <__gesf2+0x48>
 8000fce:	4283      	cmp	r3, r0
 8000fd0:	d01c      	beq.n	800100c <__gesf2+0x6c>
 8000fd2:	2102      	movs	r1, #2
 8000fd4:	1e58      	subs	r0, r3, #1
 8000fd6:	4008      	ands	r0, r1
 8000fd8:	3801      	subs	r0, #1
 8000fda:	bd70      	pop	{r4, r5, r6, pc}
 8000fdc:	2e00      	cmp	r6, #0
 8000fde:	d122      	bne.n	8001026 <__gesf2+0x86>
 8000fe0:	2a00      	cmp	r2, #0
 8000fe2:	d1f4      	bne.n	8000fce <__gesf2+0x2e>
 8000fe4:	2d00      	cmp	r5, #0
 8000fe6:	d1f2      	bne.n	8000fce <__gesf2+0x2e>
 8000fe8:	2800      	cmp	r0, #0
 8000fea:	d1f6      	bne.n	8000fda <__gesf2+0x3a>
 8000fec:	2001      	movs	r0, #1
 8000fee:	4240      	negs	r0, r0
 8000ff0:	e7f3      	b.n	8000fda <__gesf2+0x3a>
 8000ff2:	2d00      	cmp	r5, #0
 8000ff4:	d117      	bne.n	8001026 <__gesf2+0x86>
 8000ff6:	2cff      	cmp	r4, #255	; 0xff
 8000ff8:	d0f0      	beq.n	8000fdc <__gesf2+0x3c>
 8000ffa:	2c00      	cmp	r4, #0
 8000ffc:	d1e7      	bne.n	8000fce <__gesf2+0x2e>
 8000ffe:	2e00      	cmp	r6, #0
 8001000:	d1e5      	bne.n	8000fce <__gesf2+0x2e>
 8001002:	e7e6      	b.n	8000fd2 <__gesf2+0x32>
 8001004:	2000      	movs	r0, #0
 8001006:	2d00      	cmp	r5, #0
 8001008:	d0e7      	beq.n	8000fda <__gesf2+0x3a>
 800100a:	e7e2      	b.n	8000fd2 <__gesf2+0x32>
 800100c:	42a2      	cmp	r2, r4
 800100e:	dc05      	bgt.n	800101c <__gesf2+0x7c>
 8001010:	dbea      	blt.n	8000fe8 <__gesf2+0x48>
 8001012:	42b5      	cmp	r5, r6
 8001014:	d802      	bhi.n	800101c <__gesf2+0x7c>
 8001016:	d3e7      	bcc.n	8000fe8 <__gesf2+0x48>
 8001018:	2000      	movs	r0, #0
 800101a:	e7de      	b.n	8000fda <__gesf2+0x3a>
 800101c:	4243      	negs	r3, r0
 800101e:	4158      	adcs	r0, r3
 8001020:	0040      	lsls	r0, r0, #1
 8001022:	3801      	subs	r0, #1
 8001024:	e7d9      	b.n	8000fda <__gesf2+0x3a>
 8001026:	2002      	movs	r0, #2
 8001028:	4240      	negs	r0, r0
 800102a:	e7d6      	b.n	8000fda <__gesf2+0x3a>

0800102c <__lesf2>:
 800102c:	b570      	push	{r4, r5, r6, lr}
 800102e:	0042      	lsls	r2, r0, #1
 8001030:	0245      	lsls	r5, r0, #9
 8001032:	024e      	lsls	r6, r1, #9
 8001034:	004c      	lsls	r4, r1, #1
 8001036:	0fc3      	lsrs	r3, r0, #31
 8001038:	0a6d      	lsrs	r5, r5, #9
 800103a:	0e12      	lsrs	r2, r2, #24
 800103c:	0a76      	lsrs	r6, r6, #9
 800103e:	0e24      	lsrs	r4, r4, #24
 8001040:	0fc8      	lsrs	r0, r1, #31
 8001042:	2aff      	cmp	r2, #255	; 0xff
 8001044:	d00b      	beq.n	800105e <__lesf2+0x32>
 8001046:	2cff      	cmp	r4, #255	; 0xff
 8001048:	d00d      	beq.n	8001066 <__lesf2+0x3a>
 800104a:	2a00      	cmp	r2, #0
 800104c:	d11f      	bne.n	800108e <__lesf2+0x62>
 800104e:	2c00      	cmp	r4, #0
 8001050:	d116      	bne.n	8001080 <__lesf2+0x54>
 8001052:	2e00      	cmp	r6, #0
 8001054:	d114      	bne.n	8001080 <__lesf2+0x54>
 8001056:	2000      	movs	r0, #0
 8001058:	2d00      	cmp	r5, #0
 800105a:	d010      	beq.n	800107e <__lesf2+0x52>
 800105c:	e009      	b.n	8001072 <__lesf2+0x46>
 800105e:	2d00      	cmp	r5, #0
 8001060:	d10c      	bne.n	800107c <__lesf2+0x50>
 8001062:	2cff      	cmp	r4, #255	; 0xff
 8001064:	d113      	bne.n	800108e <__lesf2+0x62>
 8001066:	2e00      	cmp	r6, #0
 8001068:	d108      	bne.n	800107c <__lesf2+0x50>
 800106a:	2a00      	cmp	r2, #0
 800106c:	d008      	beq.n	8001080 <__lesf2+0x54>
 800106e:	4283      	cmp	r3, r0
 8001070:	d012      	beq.n	8001098 <__lesf2+0x6c>
 8001072:	2102      	movs	r1, #2
 8001074:	1e58      	subs	r0, r3, #1
 8001076:	4008      	ands	r0, r1
 8001078:	3801      	subs	r0, #1
 800107a:	e000      	b.n	800107e <__lesf2+0x52>
 800107c:	2002      	movs	r0, #2
 800107e:	bd70      	pop	{r4, r5, r6, pc}
 8001080:	2d00      	cmp	r5, #0
 8001082:	d1f4      	bne.n	800106e <__lesf2+0x42>
 8001084:	2800      	cmp	r0, #0
 8001086:	d1fa      	bne.n	800107e <__lesf2+0x52>
 8001088:	2001      	movs	r0, #1
 800108a:	4240      	negs	r0, r0
 800108c:	e7f7      	b.n	800107e <__lesf2+0x52>
 800108e:	2c00      	cmp	r4, #0
 8001090:	d1ed      	bne.n	800106e <__lesf2+0x42>
 8001092:	2e00      	cmp	r6, #0
 8001094:	d1eb      	bne.n	800106e <__lesf2+0x42>
 8001096:	e7ec      	b.n	8001072 <__lesf2+0x46>
 8001098:	42a2      	cmp	r2, r4
 800109a:	dc05      	bgt.n	80010a8 <__lesf2+0x7c>
 800109c:	dbf2      	blt.n	8001084 <__lesf2+0x58>
 800109e:	42b5      	cmp	r5, r6
 80010a0:	d802      	bhi.n	80010a8 <__lesf2+0x7c>
 80010a2:	d3ef      	bcc.n	8001084 <__lesf2+0x58>
 80010a4:	2000      	movs	r0, #0
 80010a6:	e7ea      	b.n	800107e <__lesf2+0x52>
 80010a8:	4243      	negs	r3, r0
 80010aa:	4158      	adcs	r0, r3
 80010ac:	0040      	lsls	r0, r0, #1
 80010ae:	3801      	subs	r0, #1
 80010b0:	e7e5      	b.n	800107e <__lesf2+0x52>
 80010b2:	46c0      	nop			; (mov r8, r8)

080010b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010b4:	b5b0      	push	{r4, r5, r7, lr}
 80010b6:	b088      	sub	sp, #32
 80010b8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010ba:	f000 fae3 	bl	8001684 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010be:	f000 f8ad 	bl	800121c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010c2:	f000 f975 	bl	80013b0 <MX_GPIO_Init>
  MX_I2C1_Init();
 80010c6:	f000 f903 	bl	80012d0 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80010ca:	f000 f941 	bl	8001350 <MX_USART1_UART_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  buf[0] = REG_TEMP;
 80010ce:	2200      	movs	r2, #0
 80010d0:	1d3b      	adds	r3, r7, #4
 80010d2:	701a      	strb	r2, [r3, #0]
	  ret = HAL_I2C_Master_Transmit(&hi2c1, ADT_ADDR, buf, 1, HAL_MAX_DELAY);
 80010d4:	2390      	movs	r3, #144	; 0x90
 80010d6:	b299      	uxth	r1, r3
 80010d8:	2515      	movs	r5, #21
 80010da:	197c      	adds	r4, r7, r5
 80010dc:	1d3a      	adds	r2, r7, #4
 80010de:	4847      	ldr	r0, [pc, #284]	; (80011fc <main+0x148>)
 80010e0:	2301      	movs	r3, #1
 80010e2:	425b      	negs	r3, r3
 80010e4:	9300      	str	r3, [sp, #0]
 80010e6:	2301      	movs	r3, #1
 80010e8:	f000 fe1e 	bl	8001d28 <HAL_I2C_Master_Transmit>
 80010ec:	0003      	movs	r3, r0
 80010ee:	7023      	strb	r3, [r4, #0]
	  if (ret != HAL_OK) {
 80010f0:	197b      	adds	r3, r7, r5
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d008      	beq.n	800110a <main+0x56>
		  strcpy((char*)buf, "Error Tx\r\n");
 80010f8:	1d3b      	adds	r3, r7, #4
 80010fa:	4a41      	ldr	r2, [pc, #260]	; (8001200 <main+0x14c>)
 80010fc:	ca03      	ldmia	r2!, {r0, r1}
 80010fe:	c303      	stmia	r3!, {r0, r1}
 8001100:	8811      	ldrh	r1, [r2, #0]
 8001102:	8019      	strh	r1, [r3, #0]
 8001104:	7892      	ldrb	r2, [r2, #2]
 8001106:	709a      	strb	r2, [r3, #2]
 8001108:	e066      	b.n	80011d8 <main+0x124>
	  } else {
		  ret = HAL_I2C_Master_Receive(&hi2c1, ADT_ADDR, buf, 2, HAL_MAX_DELAY);
 800110a:	2390      	movs	r3, #144	; 0x90
 800110c:	b299      	uxth	r1, r3
 800110e:	2515      	movs	r5, #21
 8001110:	197c      	adds	r4, r7, r5
 8001112:	1d3a      	adds	r2, r7, #4
 8001114:	4839      	ldr	r0, [pc, #228]	; (80011fc <main+0x148>)
 8001116:	2301      	movs	r3, #1
 8001118:	425b      	negs	r3, r3
 800111a:	9300      	str	r3, [sp, #0]
 800111c:	2302      	movs	r3, #2
 800111e:	f000 ff2d 	bl	8001f7c <HAL_I2C_Master_Receive>
 8001122:	0003      	movs	r3, r0
 8001124:	7023      	strb	r3, [r4, #0]
		  if (ret != HAL_OK) {
 8001126:	197b      	adds	r3, r7, r5
 8001128:	781b      	ldrb	r3, [r3, #0]
 800112a:	2b00      	cmp	r3, #0
 800112c:	d008      	beq.n	8001140 <main+0x8c>
		  		  strcpy((char*)buf, "Error Rx\r\n");
 800112e:	1d3b      	adds	r3, r7, #4
 8001130:	4a34      	ldr	r2, [pc, #208]	; (8001204 <main+0x150>)
 8001132:	ca03      	ldmia	r2!, {r0, r1}
 8001134:	c303      	stmia	r3!, {r0, r1}
 8001136:	8811      	ldrh	r1, [r2, #0]
 8001138:	8019      	strh	r1, [r3, #0]
 800113a:	7892      	ldrb	r2, [r2, #2]
 800113c:	709a      	strb	r2, [r3, #2]
 800113e:	e04b      	b.n	80011d8 <main+0x124>
		  } else {
			  val = ((int16_t)buf[0] << 4 | buf[1] >> 4);
 8001140:	1d3b      	adds	r3, r7, #4
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	011b      	lsls	r3, r3, #4
 8001146:	b219      	sxth	r1, r3
 8001148:	1d3b      	adds	r3, r7, #4
 800114a:	785b      	ldrb	r3, [r3, #1]
 800114c:	091b      	lsrs	r3, r3, #4
 800114e:	b2db      	uxtb	r3, r3
 8001150:	b21a      	sxth	r2, r3
 8001152:	2016      	movs	r0, #22
 8001154:	183b      	adds	r3, r7, r0
 8001156:	430a      	orrs	r2, r1
 8001158:	801a      	strh	r2, [r3, #0]

			  if (val > 0x7FF) {
 800115a:	0001      	movs	r1, r0
 800115c:	187b      	adds	r3, r7, r1
 800115e:	2200      	movs	r2, #0
 8001160:	5e9a      	ldrsh	r2, [r3, r2]
 8001162:	2380      	movs	r3, #128	; 0x80
 8001164:	011b      	lsls	r3, r3, #4
 8001166:	429a      	cmp	r2, r3
 8001168:	db05      	blt.n	8001176 <main+0xc2>
				  val |= 0xF000;
 800116a:	187b      	adds	r3, r7, r1
 800116c:	187a      	adds	r2, r7, r1
 800116e:	8812      	ldrh	r2, [r2, #0]
 8001170:	4925      	ldr	r1, [pc, #148]	; (8001208 <main+0x154>)
 8001172:	430a      	orrs	r2, r1
 8001174:	801a      	strh	r2, [r3, #0]
			  }

			  temp_c = val * 0.0625;
 8001176:	2316      	movs	r3, #22
 8001178:	18fb      	adds	r3, r7, r3
 800117a:	2200      	movs	r2, #0
 800117c:	5e9b      	ldrsh	r3, [r3, r2]
 800117e:	0018      	movs	r0, r3
 8001180:	f7ff fdd8 	bl	8000d34 <__aeabi_i2d>
 8001184:	2200      	movs	r2, #0
 8001186:	4b21      	ldr	r3, [pc, #132]	; (800120c <main+0x158>)
 8001188:	f7ff fb68 	bl	800085c <__aeabi_dmul>
 800118c:	0002      	movs	r2, r0
 800118e:	000b      	movs	r3, r1
 8001190:	0010      	movs	r0, r2
 8001192:	0019      	movs	r1, r3
 8001194:	f7ff fdfe 	bl	8000d94 <__aeabi_d2f>
 8001198:	1c03      	adds	r3, r0, #0
 800119a:	613b      	str	r3, [r7, #16]

			  temp_c *= 100;
 800119c:	491c      	ldr	r1, [pc, #112]	; (8001210 <main+0x15c>)
 800119e:	6938      	ldr	r0, [r7, #16]
 80011a0:	f7ff f868 	bl	8000274 <__aeabi_fmul>
 80011a4:	1c03      	adds	r3, r0, #0
 80011a6:	613b      	str	r3, [r7, #16]
			  sprintf((char*)buf, "Sensor 1: %u.%02u C\r\n",
					  ((unsigned int)temp_c / 100),
 80011a8:	6938      	ldr	r0, [r7, #16]
 80011aa:	f7ff f84b 	bl	8000244 <__aeabi_f2uiz>
 80011ae:	0003      	movs	r3, r0
			  sprintf((char*)buf, "Sensor 1: %u.%02u C\r\n",
 80011b0:	2164      	movs	r1, #100	; 0x64
 80011b2:	0018      	movs	r0, r3
 80011b4:	f7fe ffba 	bl	800012c <__udivsi3>
 80011b8:	0003      	movs	r3, r0
 80011ba:	001c      	movs	r4, r3
					  ((unsigned int)temp_c %100));
 80011bc:	6938      	ldr	r0, [r7, #16]
 80011be:	f7ff f841 	bl	8000244 <__aeabi_f2uiz>
 80011c2:	0003      	movs	r3, r0
			  sprintf((char*)buf, "Sensor 1: %u.%02u C\r\n",
 80011c4:	2164      	movs	r1, #100	; 0x64
 80011c6:	0018      	movs	r0, r3
 80011c8:	f7ff f836 	bl	8000238 <__aeabi_uidivmod>
 80011cc:	000b      	movs	r3, r1
 80011ce:	4911      	ldr	r1, [pc, #68]	; (8001214 <main+0x160>)
 80011d0:	1d38      	adds	r0, r7, #4
 80011d2:	0022      	movs	r2, r4
 80011d4:	f002 fd20 	bl	8003c18 <siprintf>
	  }

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_UART_Transmit(&huart1, buf, strlen((char*)buf), HAL_MAX_DELAY);
 80011d8:	1d3b      	adds	r3, r7, #4
 80011da:	0018      	movs	r0, r3
 80011dc:	f7fe ff94 	bl	8000108 <strlen>
 80011e0:	0003      	movs	r3, r0
 80011e2:	b29a      	uxth	r2, r3
 80011e4:	2301      	movs	r3, #1
 80011e6:	425b      	negs	r3, r3
 80011e8:	1d39      	adds	r1, r7, #4
 80011ea:	480b      	ldr	r0, [pc, #44]	; (8001218 <main+0x164>)
 80011ec:	f002 f8d2 	bl	8003394 <HAL_UART_Transmit>
	  HAL_Delay(500);
 80011f0:	23fa      	movs	r3, #250	; 0xfa
 80011f2:	005b      	lsls	r3, r3, #1
 80011f4:	0018      	movs	r0, r3
 80011f6:	f000 faa9 	bl	800174c <HAL_Delay>
	  buf[0] = REG_TEMP;
 80011fa:	e768      	b.n	80010ce <main+0x1a>
 80011fc:	2000008c 	.word	0x2000008c
 8001200:	08004504 	.word	0x08004504
 8001204:	08004510 	.word	0x08004510
 8001208:	fffff000 	.word	0xfffff000
 800120c:	3fb00000 	.word	0x3fb00000
 8001210:	42c80000 	.word	0x42c80000
 8001214:	0800451c 	.word	0x0800451c
 8001218:	200000e0 	.word	0x200000e0

0800121c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800121c:	b590      	push	{r4, r7, lr}
 800121e:	b097      	sub	sp, #92	; 0x5c
 8001220:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001222:	2428      	movs	r4, #40	; 0x28
 8001224:	193b      	adds	r3, r7, r4
 8001226:	0018      	movs	r0, r3
 8001228:	2330      	movs	r3, #48	; 0x30
 800122a:	001a      	movs	r2, r3
 800122c:	2100      	movs	r1, #0
 800122e:	f002 fceb 	bl	8003c08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001232:	2318      	movs	r3, #24
 8001234:	18fb      	adds	r3, r7, r3
 8001236:	0018      	movs	r0, r3
 8001238:	2310      	movs	r3, #16
 800123a:	001a      	movs	r2, r3
 800123c:	2100      	movs	r1, #0
 800123e:	f002 fce3 	bl	8003c08 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001242:	1d3b      	adds	r3, r7, #4
 8001244:	0018      	movs	r0, r3
 8001246:	2314      	movs	r3, #20
 8001248:	001a      	movs	r2, r3
 800124a:	2100      	movs	r1, #0
 800124c:	f002 fcdc 	bl	8003c08 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001250:	0021      	movs	r1, r4
 8001252:	187b      	adds	r3, r7, r1
 8001254:	2202      	movs	r2, #2
 8001256:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001258:	187b      	adds	r3, r7, r1
 800125a:	2201      	movs	r2, #1
 800125c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800125e:	187b      	adds	r3, r7, r1
 8001260:	2210      	movs	r2, #16
 8001262:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001264:	187b      	adds	r3, r7, r1
 8001266:	2200      	movs	r2, #0
 8001268:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800126a:	187b      	adds	r3, r7, r1
 800126c:	0018      	movs	r0, r3
 800126e:	f001 fb01 	bl	8002874 <HAL_RCC_OscConfig>
 8001272:	1e03      	subs	r3, r0, #0
 8001274:	d001      	beq.n	800127a <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8001276:	f000 f8c1 	bl	80013fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800127a:	2118      	movs	r1, #24
 800127c:	187b      	adds	r3, r7, r1
 800127e:	2207      	movs	r2, #7
 8001280:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001282:	187b      	adds	r3, r7, r1
 8001284:	2200      	movs	r2, #0
 8001286:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001288:	187b      	adds	r3, r7, r1
 800128a:	2200      	movs	r2, #0
 800128c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800128e:	187b      	adds	r3, r7, r1
 8001290:	2200      	movs	r2, #0
 8001292:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001294:	187b      	adds	r3, r7, r1
 8001296:	2100      	movs	r1, #0
 8001298:	0018      	movs	r0, r3
 800129a:	f001 fe05 	bl	8002ea8 <HAL_RCC_ClockConfig>
 800129e:	1e03      	subs	r3, r0, #0
 80012a0:	d001      	beq.n	80012a6 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80012a2:	f000 f8ab 	bl	80013fc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 80012a6:	1d3b      	adds	r3, r7, #4
 80012a8:	2221      	movs	r2, #33	; 0x21
 80012aa:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80012ac:	1d3b      	adds	r3, r7, #4
 80012ae:	2200      	movs	r2, #0
 80012b0:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80012b2:	1d3b      	adds	r3, r7, #4
 80012b4:	2200      	movs	r2, #0
 80012b6:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012b8:	1d3b      	adds	r3, r7, #4
 80012ba:	0018      	movs	r0, r3
 80012bc:	f001 ff38 	bl	8003130 <HAL_RCCEx_PeriphCLKConfig>
 80012c0:	1e03      	subs	r3, r0, #0
 80012c2:	d001      	beq.n	80012c8 <SystemClock_Config+0xac>
  {
    Error_Handler();
 80012c4:	f000 f89a 	bl	80013fc <Error_Handler>
  }
}
 80012c8:	46c0      	nop			; (mov r8, r8)
 80012ca:	46bd      	mov	sp, r7
 80012cc:	b017      	add	sp, #92	; 0x5c
 80012ce:	bd90      	pop	{r4, r7, pc}

080012d0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80012d4:	4b1b      	ldr	r3, [pc, #108]	; (8001344 <MX_I2C1_Init+0x74>)
 80012d6:	4a1c      	ldr	r2, [pc, #112]	; (8001348 <MX_I2C1_Init+0x78>)
 80012d8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 80012da:	4b1a      	ldr	r3, [pc, #104]	; (8001344 <MX_I2C1_Init+0x74>)
 80012dc:	4a1b      	ldr	r2, [pc, #108]	; (800134c <MX_I2C1_Init+0x7c>)
 80012de:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80012e0:	4b18      	ldr	r3, [pc, #96]	; (8001344 <MX_I2C1_Init+0x74>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012e6:	4b17      	ldr	r3, [pc, #92]	; (8001344 <MX_I2C1_Init+0x74>)
 80012e8:	2201      	movs	r2, #1
 80012ea:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012ec:	4b15      	ldr	r3, [pc, #84]	; (8001344 <MX_I2C1_Init+0x74>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80012f2:	4b14      	ldr	r3, [pc, #80]	; (8001344 <MX_I2C1_Init+0x74>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80012f8:	4b12      	ldr	r3, [pc, #72]	; (8001344 <MX_I2C1_Init+0x74>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012fe:	4b11      	ldr	r3, [pc, #68]	; (8001344 <MX_I2C1_Init+0x74>)
 8001300:	2200      	movs	r2, #0
 8001302:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001304:	4b0f      	ldr	r3, [pc, #60]	; (8001344 <MX_I2C1_Init+0x74>)
 8001306:	2200      	movs	r2, #0
 8001308:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800130a:	4b0e      	ldr	r3, [pc, #56]	; (8001344 <MX_I2C1_Init+0x74>)
 800130c:	0018      	movs	r0, r3
 800130e:	f000 fc65 	bl	8001bdc <HAL_I2C_Init>
 8001312:	1e03      	subs	r3, r0, #0
 8001314:	d001      	beq.n	800131a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001316:	f000 f871 	bl	80013fc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800131a:	4b0a      	ldr	r3, [pc, #40]	; (8001344 <MX_I2C1_Init+0x74>)
 800131c:	2100      	movs	r1, #0
 800131e:	0018      	movs	r0, r3
 8001320:	f001 fa10 	bl	8002744 <HAL_I2CEx_ConfigAnalogFilter>
 8001324:	1e03      	subs	r3, r0, #0
 8001326:	d001      	beq.n	800132c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001328:	f000 f868 	bl	80013fc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800132c:	4b05      	ldr	r3, [pc, #20]	; (8001344 <MX_I2C1_Init+0x74>)
 800132e:	2100      	movs	r1, #0
 8001330:	0018      	movs	r0, r3
 8001332:	f001 fa53 	bl	80027dc <HAL_I2CEx_ConfigDigitalFilter>
 8001336:	1e03      	subs	r3, r0, #0
 8001338:	d001      	beq.n	800133e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800133a:	f000 f85f 	bl	80013fc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800133e:	46c0      	nop			; (mov r8, r8)
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	2000008c 	.word	0x2000008c
 8001348:	40005400 	.word	0x40005400
 800134c:	2000090e 	.word	0x2000090e

08001350 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001354:	4b14      	ldr	r3, [pc, #80]	; (80013a8 <MX_USART1_UART_Init+0x58>)
 8001356:	4a15      	ldr	r2, [pc, #84]	; (80013ac <MX_USART1_UART_Init+0x5c>)
 8001358:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800135a:	4b13      	ldr	r3, [pc, #76]	; (80013a8 <MX_USART1_UART_Init+0x58>)
 800135c:	22e1      	movs	r2, #225	; 0xe1
 800135e:	0252      	lsls	r2, r2, #9
 8001360:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001362:	4b11      	ldr	r3, [pc, #68]	; (80013a8 <MX_USART1_UART_Init+0x58>)
 8001364:	2200      	movs	r2, #0
 8001366:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001368:	4b0f      	ldr	r3, [pc, #60]	; (80013a8 <MX_USART1_UART_Init+0x58>)
 800136a:	2200      	movs	r2, #0
 800136c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800136e:	4b0e      	ldr	r3, [pc, #56]	; (80013a8 <MX_USART1_UART_Init+0x58>)
 8001370:	2200      	movs	r2, #0
 8001372:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001374:	4b0c      	ldr	r3, [pc, #48]	; (80013a8 <MX_USART1_UART_Init+0x58>)
 8001376:	220c      	movs	r2, #12
 8001378:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800137a:	4b0b      	ldr	r3, [pc, #44]	; (80013a8 <MX_USART1_UART_Init+0x58>)
 800137c:	2200      	movs	r2, #0
 800137e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001380:	4b09      	ldr	r3, [pc, #36]	; (80013a8 <MX_USART1_UART_Init+0x58>)
 8001382:	2200      	movs	r2, #0
 8001384:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001386:	4b08      	ldr	r3, [pc, #32]	; (80013a8 <MX_USART1_UART_Init+0x58>)
 8001388:	2200      	movs	r2, #0
 800138a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800138c:	4b06      	ldr	r3, [pc, #24]	; (80013a8 <MX_USART1_UART_Init+0x58>)
 800138e:	2200      	movs	r2, #0
 8001390:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001392:	4b05      	ldr	r3, [pc, #20]	; (80013a8 <MX_USART1_UART_Init+0x58>)
 8001394:	0018      	movs	r0, r3
 8001396:	f001 ffa9 	bl	80032ec <HAL_UART_Init>
 800139a:	1e03      	subs	r3, r0, #0
 800139c:	d001      	beq.n	80013a2 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800139e:	f000 f82d 	bl	80013fc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80013a2:	46c0      	nop			; (mov r8, r8)
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	200000e0 	.word	0x200000e0
 80013ac:	40013800 	.word	0x40013800

080013b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b082      	sub	sp, #8
 80013b4:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013b6:	4b10      	ldr	r3, [pc, #64]	; (80013f8 <MX_GPIO_Init+0x48>)
 80013b8:	695a      	ldr	r2, [r3, #20]
 80013ba:	4b0f      	ldr	r3, [pc, #60]	; (80013f8 <MX_GPIO_Init+0x48>)
 80013bc:	2180      	movs	r1, #128	; 0x80
 80013be:	0289      	lsls	r1, r1, #10
 80013c0:	430a      	orrs	r2, r1
 80013c2:	615a      	str	r2, [r3, #20]
 80013c4:	4b0c      	ldr	r3, [pc, #48]	; (80013f8 <MX_GPIO_Init+0x48>)
 80013c6:	695a      	ldr	r2, [r3, #20]
 80013c8:	2380      	movs	r3, #128	; 0x80
 80013ca:	029b      	lsls	r3, r3, #10
 80013cc:	4013      	ands	r3, r2
 80013ce:	607b      	str	r3, [r7, #4]
 80013d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013d2:	4b09      	ldr	r3, [pc, #36]	; (80013f8 <MX_GPIO_Init+0x48>)
 80013d4:	695a      	ldr	r2, [r3, #20]
 80013d6:	4b08      	ldr	r3, [pc, #32]	; (80013f8 <MX_GPIO_Init+0x48>)
 80013d8:	2180      	movs	r1, #128	; 0x80
 80013da:	02c9      	lsls	r1, r1, #11
 80013dc:	430a      	orrs	r2, r1
 80013de:	615a      	str	r2, [r3, #20]
 80013e0:	4b05      	ldr	r3, [pc, #20]	; (80013f8 <MX_GPIO_Init+0x48>)
 80013e2:	695a      	ldr	r2, [r3, #20]
 80013e4:	2380      	movs	r3, #128	; 0x80
 80013e6:	02db      	lsls	r3, r3, #11
 80013e8:	4013      	ands	r3, r2
 80013ea:	603b      	str	r3, [r7, #0]
 80013ec:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80013ee:	46c0      	nop			; (mov r8, r8)
 80013f0:	46bd      	mov	sp, r7
 80013f2:	b002      	add	sp, #8
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	46c0      	nop			; (mov r8, r8)
 80013f8:	40021000 	.word	0x40021000

080013fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001400:	b672      	cpsid	i
}
 8001402:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001404:	e7fe      	b.n	8001404 <Error_Handler+0x8>
	...

08001408 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b082      	sub	sp, #8
 800140c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800140e:	4b0f      	ldr	r3, [pc, #60]	; (800144c <HAL_MspInit+0x44>)
 8001410:	699a      	ldr	r2, [r3, #24]
 8001412:	4b0e      	ldr	r3, [pc, #56]	; (800144c <HAL_MspInit+0x44>)
 8001414:	2101      	movs	r1, #1
 8001416:	430a      	orrs	r2, r1
 8001418:	619a      	str	r2, [r3, #24]
 800141a:	4b0c      	ldr	r3, [pc, #48]	; (800144c <HAL_MspInit+0x44>)
 800141c:	699b      	ldr	r3, [r3, #24]
 800141e:	2201      	movs	r2, #1
 8001420:	4013      	ands	r3, r2
 8001422:	607b      	str	r3, [r7, #4]
 8001424:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001426:	4b09      	ldr	r3, [pc, #36]	; (800144c <HAL_MspInit+0x44>)
 8001428:	69da      	ldr	r2, [r3, #28]
 800142a:	4b08      	ldr	r3, [pc, #32]	; (800144c <HAL_MspInit+0x44>)
 800142c:	2180      	movs	r1, #128	; 0x80
 800142e:	0549      	lsls	r1, r1, #21
 8001430:	430a      	orrs	r2, r1
 8001432:	61da      	str	r2, [r3, #28]
 8001434:	4b05      	ldr	r3, [pc, #20]	; (800144c <HAL_MspInit+0x44>)
 8001436:	69da      	ldr	r2, [r3, #28]
 8001438:	2380      	movs	r3, #128	; 0x80
 800143a:	055b      	lsls	r3, r3, #21
 800143c:	4013      	ands	r3, r2
 800143e:	603b      	str	r3, [r7, #0]
 8001440:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001442:	46c0      	nop			; (mov r8, r8)
 8001444:	46bd      	mov	sp, r7
 8001446:	b002      	add	sp, #8
 8001448:	bd80      	pop	{r7, pc}
 800144a:	46c0      	nop			; (mov r8, r8)
 800144c:	40021000 	.word	0x40021000

08001450 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001450:	b590      	push	{r4, r7, lr}
 8001452:	b08b      	sub	sp, #44	; 0x2c
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001458:	2414      	movs	r4, #20
 800145a:	193b      	adds	r3, r7, r4
 800145c:	0018      	movs	r0, r3
 800145e:	2314      	movs	r3, #20
 8001460:	001a      	movs	r2, r3
 8001462:	2100      	movs	r1, #0
 8001464:	f002 fbd0 	bl	8003c08 <memset>
  if(hi2c->Instance==I2C1)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4a1c      	ldr	r2, [pc, #112]	; (80014e0 <HAL_I2C_MspInit+0x90>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d131      	bne.n	80014d6 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001472:	4b1c      	ldr	r3, [pc, #112]	; (80014e4 <HAL_I2C_MspInit+0x94>)
 8001474:	695a      	ldr	r2, [r3, #20]
 8001476:	4b1b      	ldr	r3, [pc, #108]	; (80014e4 <HAL_I2C_MspInit+0x94>)
 8001478:	2180      	movs	r1, #128	; 0x80
 800147a:	02c9      	lsls	r1, r1, #11
 800147c:	430a      	orrs	r2, r1
 800147e:	615a      	str	r2, [r3, #20]
 8001480:	4b18      	ldr	r3, [pc, #96]	; (80014e4 <HAL_I2C_MspInit+0x94>)
 8001482:	695a      	ldr	r2, [r3, #20]
 8001484:	2380      	movs	r3, #128	; 0x80
 8001486:	02db      	lsls	r3, r3, #11
 8001488:	4013      	ands	r3, r2
 800148a:	613b      	str	r3, [r7, #16]
 800148c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800148e:	0021      	movs	r1, r4
 8001490:	187b      	adds	r3, r7, r1
 8001492:	22c0      	movs	r2, #192	; 0xc0
 8001494:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001496:	187b      	adds	r3, r7, r1
 8001498:	2212      	movs	r2, #18
 800149a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149c:	187b      	adds	r3, r7, r1
 800149e:	2200      	movs	r2, #0
 80014a0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014a2:	187b      	adds	r3, r7, r1
 80014a4:	2203      	movs	r2, #3
 80014a6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 80014a8:	187b      	adds	r3, r7, r1
 80014aa:	2201      	movs	r2, #1
 80014ac:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014ae:	187b      	adds	r3, r7, r1
 80014b0:	4a0d      	ldr	r2, [pc, #52]	; (80014e8 <HAL_I2C_MspInit+0x98>)
 80014b2:	0019      	movs	r1, r3
 80014b4:	0010      	movs	r0, r2
 80014b6:	f000 fa21 	bl	80018fc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80014ba:	4b0a      	ldr	r3, [pc, #40]	; (80014e4 <HAL_I2C_MspInit+0x94>)
 80014bc:	69da      	ldr	r2, [r3, #28]
 80014be:	4b09      	ldr	r3, [pc, #36]	; (80014e4 <HAL_I2C_MspInit+0x94>)
 80014c0:	2180      	movs	r1, #128	; 0x80
 80014c2:	0389      	lsls	r1, r1, #14
 80014c4:	430a      	orrs	r2, r1
 80014c6:	61da      	str	r2, [r3, #28]
 80014c8:	4b06      	ldr	r3, [pc, #24]	; (80014e4 <HAL_I2C_MspInit+0x94>)
 80014ca:	69da      	ldr	r2, [r3, #28]
 80014cc:	2380      	movs	r3, #128	; 0x80
 80014ce:	039b      	lsls	r3, r3, #14
 80014d0:	4013      	ands	r3, r2
 80014d2:	60fb      	str	r3, [r7, #12]
 80014d4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80014d6:	46c0      	nop			; (mov r8, r8)
 80014d8:	46bd      	mov	sp, r7
 80014da:	b00b      	add	sp, #44	; 0x2c
 80014dc:	bd90      	pop	{r4, r7, pc}
 80014de:	46c0      	nop			; (mov r8, r8)
 80014e0:	40005400 	.word	0x40005400
 80014e4:	40021000 	.word	0x40021000
 80014e8:	48000400 	.word	0x48000400

080014ec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014ec:	b590      	push	{r4, r7, lr}
 80014ee:	b08b      	sub	sp, #44	; 0x2c
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014f4:	2414      	movs	r4, #20
 80014f6:	193b      	adds	r3, r7, r4
 80014f8:	0018      	movs	r0, r3
 80014fa:	2314      	movs	r3, #20
 80014fc:	001a      	movs	r2, r3
 80014fe:	2100      	movs	r1, #0
 8001500:	f002 fb82 	bl	8003c08 <memset>
  if(huart->Instance==USART1)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	4a1d      	ldr	r2, [pc, #116]	; (8001580 <HAL_UART_MspInit+0x94>)
 800150a:	4293      	cmp	r3, r2
 800150c:	d133      	bne.n	8001576 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800150e:	4b1d      	ldr	r3, [pc, #116]	; (8001584 <HAL_UART_MspInit+0x98>)
 8001510:	699a      	ldr	r2, [r3, #24]
 8001512:	4b1c      	ldr	r3, [pc, #112]	; (8001584 <HAL_UART_MspInit+0x98>)
 8001514:	2180      	movs	r1, #128	; 0x80
 8001516:	01c9      	lsls	r1, r1, #7
 8001518:	430a      	orrs	r2, r1
 800151a:	619a      	str	r2, [r3, #24]
 800151c:	4b19      	ldr	r3, [pc, #100]	; (8001584 <HAL_UART_MspInit+0x98>)
 800151e:	699a      	ldr	r2, [r3, #24]
 8001520:	2380      	movs	r3, #128	; 0x80
 8001522:	01db      	lsls	r3, r3, #7
 8001524:	4013      	ands	r3, r2
 8001526:	613b      	str	r3, [r7, #16]
 8001528:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800152a:	4b16      	ldr	r3, [pc, #88]	; (8001584 <HAL_UART_MspInit+0x98>)
 800152c:	695a      	ldr	r2, [r3, #20]
 800152e:	4b15      	ldr	r3, [pc, #84]	; (8001584 <HAL_UART_MspInit+0x98>)
 8001530:	2180      	movs	r1, #128	; 0x80
 8001532:	0289      	lsls	r1, r1, #10
 8001534:	430a      	orrs	r2, r1
 8001536:	615a      	str	r2, [r3, #20]
 8001538:	4b12      	ldr	r3, [pc, #72]	; (8001584 <HAL_UART_MspInit+0x98>)
 800153a:	695a      	ldr	r2, [r3, #20]
 800153c:	2380      	movs	r3, #128	; 0x80
 800153e:	029b      	lsls	r3, r3, #10
 8001540:	4013      	ands	r3, r2
 8001542:	60fb      	str	r3, [r7, #12]
 8001544:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001546:	193b      	adds	r3, r7, r4
 8001548:	22c0      	movs	r2, #192	; 0xc0
 800154a:	00d2      	lsls	r2, r2, #3
 800154c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800154e:	0021      	movs	r1, r4
 8001550:	187b      	adds	r3, r7, r1
 8001552:	2202      	movs	r2, #2
 8001554:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001556:	187b      	adds	r3, r7, r1
 8001558:	2200      	movs	r2, #0
 800155a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800155c:	187b      	adds	r3, r7, r1
 800155e:	2203      	movs	r2, #3
 8001560:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8001562:	187b      	adds	r3, r7, r1
 8001564:	2201      	movs	r2, #1
 8001566:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001568:	187a      	adds	r2, r7, r1
 800156a:	2390      	movs	r3, #144	; 0x90
 800156c:	05db      	lsls	r3, r3, #23
 800156e:	0011      	movs	r1, r2
 8001570:	0018      	movs	r0, r3
 8001572:	f000 f9c3 	bl	80018fc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001576:	46c0      	nop			; (mov r8, r8)
 8001578:	46bd      	mov	sp, r7
 800157a:	b00b      	add	sp, #44	; 0x2c
 800157c:	bd90      	pop	{r4, r7, pc}
 800157e:	46c0      	nop			; (mov r8, r8)
 8001580:	40013800 	.word	0x40013800
 8001584:	40021000 	.word	0x40021000

08001588 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800158c:	e7fe      	b.n	800158c <NMI_Handler+0x4>

0800158e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800158e:	b580      	push	{r7, lr}
 8001590:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001592:	e7fe      	b.n	8001592 <HardFault_Handler+0x4>

08001594 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001598:	46c0      	nop			; (mov r8, r8)
 800159a:	46bd      	mov	sp, r7
 800159c:	bd80      	pop	{r7, pc}

0800159e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800159e:	b580      	push	{r7, lr}
 80015a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015a2:	46c0      	nop			; (mov r8, r8)
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}

080015a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015ac:	f000 f8b2 	bl	8001714 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015b0:	46c0      	nop			; (mov r8, r8)
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}
	...

080015b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b086      	sub	sp, #24
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015c0:	4a14      	ldr	r2, [pc, #80]	; (8001614 <_sbrk+0x5c>)
 80015c2:	4b15      	ldr	r3, [pc, #84]	; (8001618 <_sbrk+0x60>)
 80015c4:	1ad3      	subs	r3, r2, r3
 80015c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015c8:	697b      	ldr	r3, [r7, #20]
 80015ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015cc:	4b13      	ldr	r3, [pc, #76]	; (800161c <_sbrk+0x64>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d102      	bne.n	80015da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015d4:	4b11      	ldr	r3, [pc, #68]	; (800161c <_sbrk+0x64>)
 80015d6:	4a12      	ldr	r2, [pc, #72]	; (8001620 <_sbrk+0x68>)
 80015d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015da:	4b10      	ldr	r3, [pc, #64]	; (800161c <_sbrk+0x64>)
 80015dc:	681a      	ldr	r2, [r3, #0]
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	18d3      	adds	r3, r2, r3
 80015e2:	693a      	ldr	r2, [r7, #16]
 80015e4:	429a      	cmp	r2, r3
 80015e6:	d207      	bcs.n	80015f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015e8:	f002 fae4 	bl	8003bb4 <__errno>
 80015ec:	0003      	movs	r3, r0
 80015ee:	220c      	movs	r2, #12
 80015f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015f2:	2301      	movs	r3, #1
 80015f4:	425b      	negs	r3, r3
 80015f6:	e009      	b.n	800160c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015f8:	4b08      	ldr	r3, [pc, #32]	; (800161c <_sbrk+0x64>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015fe:	4b07      	ldr	r3, [pc, #28]	; (800161c <_sbrk+0x64>)
 8001600:	681a      	ldr	r2, [r3, #0]
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	18d2      	adds	r2, r2, r3
 8001606:	4b05      	ldr	r3, [pc, #20]	; (800161c <_sbrk+0x64>)
 8001608:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800160a:	68fb      	ldr	r3, [r7, #12]
}
 800160c:	0018      	movs	r0, r3
 800160e:	46bd      	mov	sp, r7
 8001610:	b006      	add	sp, #24
 8001612:	bd80      	pop	{r7, pc}
 8001614:	20002000 	.word	0x20002000
 8001618:	00000400 	.word	0x00000400
 800161c:	20000168 	.word	0x20000168
 8001620:	20000180 	.word	0x20000180

08001624 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001628:	46c0      	nop			; (mov r8, r8)
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}
	...

08001630 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001630:	480d      	ldr	r0, [pc, #52]	; (8001668 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001632:	4685      	mov	sp, r0
  
  /* Call the clock system initialization function.*/
  bl  SystemInit
 8001634:	f7ff fff6 	bl	8001624 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001638:	480c      	ldr	r0, [pc, #48]	; (800166c <LoopForever+0x6>)
  ldr r1, =_edata
 800163a:	490d      	ldr	r1, [pc, #52]	; (8001670 <LoopForever+0xa>)
  ldr r2, =_sidata
 800163c:	4a0d      	ldr	r2, [pc, #52]	; (8001674 <LoopForever+0xe>)
  movs r3, #0
 800163e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001640:	e002      	b.n	8001648 <LoopCopyDataInit>

08001642 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001642:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001644:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001646:	3304      	adds	r3, #4

08001648 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001648:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800164a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800164c:	d3f9      	bcc.n	8001642 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800164e:	4a0a      	ldr	r2, [pc, #40]	; (8001678 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001650:	4c0a      	ldr	r4, [pc, #40]	; (800167c <LoopForever+0x16>)
  movs r3, #0
 8001652:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001654:	e001      	b.n	800165a <LoopFillZerobss>

08001656 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001656:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001658:	3204      	adds	r2, #4

0800165a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800165a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800165c:	d3fb      	bcc.n	8001656 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800165e:	f002 faaf 	bl	8003bc0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001662:	f7ff fd27 	bl	80010b4 <main>

08001666 <LoopForever>:

LoopForever:
    b LoopForever
 8001666:	e7fe      	b.n	8001666 <LoopForever>
  ldr   r0, =_estack
 8001668:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800166c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001670:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001674:	08004628 	.word	0x08004628
  ldr r2, =_sbss
 8001678:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 800167c:	20000180 	.word	0x20000180

08001680 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001680:	e7fe      	b.n	8001680 <ADC1_COMP_IRQHandler>
	...

08001684 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001688:	4b07      	ldr	r3, [pc, #28]	; (80016a8 <HAL_Init+0x24>)
 800168a:	681a      	ldr	r2, [r3, #0]
 800168c:	4b06      	ldr	r3, [pc, #24]	; (80016a8 <HAL_Init+0x24>)
 800168e:	2110      	movs	r1, #16
 8001690:	430a      	orrs	r2, r1
 8001692:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001694:	2003      	movs	r0, #3
 8001696:	f000 f809 	bl	80016ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800169a:	f7ff feb5 	bl	8001408 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800169e:	2300      	movs	r3, #0
}
 80016a0:	0018      	movs	r0, r3
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	46c0      	nop			; (mov r8, r8)
 80016a8:	40022000 	.word	0x40022000

080016ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016ac:	b590      	push	{r4, r7, lr}
 80016ae:	b083      	sub	sp, #12
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016b4:	4b14      	ldr	r3, [pc, #80]	; (8001708 <HAL_InitTick+0x5c>)
 80016b6:	681c      	ldr	r4, [r3, #0]
 80016b8:	4b14      	ldr	r3, [pc, #80]	; (800170c <HAL_InitTick+0x60>)
 80016ba:	781b      	ldrb	r3, [r3, #0]
 80016bc:	0019      	movs	r1, r3
 80016be:	23fa      	movs	r3, #250	; 0xfa
 80016c0:	0098      	lsls	r0, r3, #2
 80016c2:	f7fe fd33 	bl	800012c <__udivsi3>
 80016c6:	0003      	movs	r3, r0
 80016c8:	0019      	movs	r1, r3
 80016ca:	0020      	movs	r0, r4
 80016cc:	f7fe fd2e 	bl	800012c <__udivsi3>
 80016d0:	0003      	movs	r3, r0
 80016d2:	0018      	movs	r0, r3
 80016d4:	f000 f905 	bl	80018e2 <HAL_SYSTICK_Config>
 80016d8:	1e03      	subs	r3, r0, #0
 80016da:	d001      	beq.n	80016e0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80016dc:	2301      	movs	r3, #1
 80016de:	e00f      	b.n	8001700 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2b03      	cmp	r3, #3
 80016e4:	d80b      	bhi.n	80016fe <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016e6:	6879      	ldr	r1, [r7, #4]
 80016e8:	2301      	movs	r3, #1
 80016ea:	425b      	negs	r3, r3
 80016ec:	2200      	movs	r2, #0
 80016ee:	0018      	movs	r0, r3
 80016f0:	f000 f8e2 	bl	80018b8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80016f4:	4b06      	ldr	r3, [pc, #24]	; (8001710 <HAL_InitTick+0x64>)
 80016f6:	687a      	ldr	r2, [r7, #4]
 80016f8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80016fa:	2300      	movs	r3, #0
 80016fc:	e000      	b.n	8001700 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80016fe:	2301      	movs	r3, #1
}
 8001700:	0018      	movs	r0, r3
 8001702:	46bd      	mov	sp, r7
 8001704:	b003      	add	sp, #12
 8001706:	bd90      	pop	{r4, r7, pc}
 8001708:	20000000 	.word	0x20000000
 800170c:	20000008 	.word	0x20000008
 8001710:	20000004 	.word	0x20000004

08001714 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001718:	4b05      	ldr	r3, [pc, #20]	; (8001730 <HAL_IncTick+0x1c>)
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	001a      	movs	r2, r3
 800171e:	4b05      	ldr	r3, [pc, #20]	; (8001734 <HAL_IncTick+0x20>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	18d2      	adds	r2, r2, r3
 8001724:	4b03      	ldr	r3, [pc, #12]	; (8001734 <HAL_IncTick+0x20>)
 8001726:	601a      	str	r2, [r3, #0]
}
 8001728:	46c0      	nop			; (mov r8, r8)
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
 800172e:	46c0      	nop			; (mov r8, r8)
 8001730:	20000008 	.word	0x20000008
 8001734:	2000016c 	.word	0x2000016c

08001738 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
  return uwTick;
 800173c:	4b02      	ldr	r3, [pc, #8]	; (8001748 <HAL_GetTick+0x10>)
 800173e:	681b      	ldr	r3, [r3, #0]
}
 8001740:	0018      	movs	r0, r3
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
 8001746:	46c0      	nop			; (mov r8, r8)
 8001748:	2000016c 	.word	0x2000016c

0800174c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b084      	sub	sp, #16
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001754:	f7ff fff0 	bl	8001738 <HAL_GetTick>
 8001758:	0003      	movs	r3, r0
 800175a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	3301      	adds	r3, #1
 8001764:	d005      	beq.n	8001772 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001766:	4b0a      	ldr	r3, [pc, #40]	; (8001790 <HAL_Delay+0x44>)
 8001768:	781b      	ldrb	r3, [r3, #0]
 800176a:	001a      	movs	r2, r3
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	189b      	adds	r3, r3, r2
 8001770:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001772:	46c0      	nop			; (mov r8, r8)
 8001774:	f7ff ffe0 	bl	8001738 <HAL_GetTick>
 8001778:	0002      	movs	r2, r0
 800177a:	68bb      	ldr	r3, [r7, #8]
 800177c:	1ad3      	subs	r3, r2, r3
 800177e:	68fa      	ldr	r2, [r7, #12]
 8001780:	429a      	cmp	r2, r3
 8001782:	d8f7      	bhi.n	8001774 <HAL_Delay+0x28>
  {
  }
}
 8001784:	46c0      	nop			; (mov r8, r8)
 8001786:	46c0      	nop			; (mov r8, r8)
 8001788:	46bd      	mov	sp, r7
 800178a:	b004      	add	sp, #16
 800178c:	bd80      	pop	{r7, pc}
 800178e:	46c0      	nop			; (mov r8, r8)
 8001790:	20000008 	.word	0x20000008

08001794 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001794:	b590      	push	{r4, r7, lr}
 8001796:	b083      	sub	sp, #12
 8001798:	af00      	add	r7, sp, #0
 800179a:	0002      	movs	r2, r0
 800179c:	6039      	str	r1, [r7, #0]
 800179e:	1dfb      	adds	r3, r7, #7
 80017a0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80017a2:	1dfb      	adds	r3, r7, #7
 80017a4:	781b      	ldrb	r3, [r3, #0]
 80017a6:	2b7f      	cmp	r3, #127	; 0x7f
 80017a8:	d828      	bhi.n	80017fc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80017aa:	4a2f      	ldr	r2, [pc, #188]	; (8001868 <__NVIC_SetPriority+0xd4>)
 80017ac:	1dfb      	adds	r3, r7, #7
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	b25b      	sxtb	r3, r3
 80017b2:	089b      	lsrs	r3, r3, #2
 80017b4:	33c0      	adds	r3, #192	; 0xc0
 80017b6:	009b      	lsls	r3, r3, #2
 80017b8:	589b      	ldr	r3, [r3, r2]
 80017ba:	1dfa      	adds	r2, r7, #7
 80017bc:	7812      	ldrb	r2, [r2, #0]
 80017be:	0011      	movs	r1, r2
 80017c0:	2203      	movs	r2, #3
 80017c2:	400a      	ands	r2, r1
 80017c4:	00d2      	lsls	r2, r2, #3
 80017c6:	21ff      	movs	r1, #255	; 0xff
 80017c8:	4091      	lsls	r1, r2
 80017ca:	000a      	movs	r2, r1
 80017cc:	43d2      	mvns	r2, r2
 80017ce:	401a      	ands	r2, r3
 80017d0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	019b      	lsls	r3, r3, #6
 80017d6:	22ff      	movs	r2, #255	; 0xff
 80017d8:	401a      	ands	r2, r3
 80017da:	1dfb      	adds	r3, r7, #7
 80017dc:	781b      	ldrb	r3, [r3, #0]
 80017de:	0018      	movs	r0, r3
 80017e0:	2303      	movs	r3, #3
 80017e2:	4003      	ands	r3, r0
 80017e4:	00db      	lsls	r3, r3, #3
 80017e6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80017e8:	481f      	ldr	r0, [pc, #124]	; (8001868 <__NVIC_SetPriority+0xd4>)
 80017ea:	1dfb      	adds	r3, r7, #7
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	b25b      	sxtb	r3, r3
 80017f0:	089b      	lsrs	r3, r3, #2
 80017f2:	430a      	orrs	r2, r1
 80017f4:	33c0      	adds	r3, #192	; 0xc0
 80017f6:	009b      	lsls	r3, r3, #2
 80017f8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80017fa:	e031      	b.n	8001860 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80017fc:	4a1b      	ldr	r2, [pc, #108]	; (800186c <__NVIC_SetPriority+0xd8>)
 80017fe:	1dfb      	adds	r3, r7, #7
 8001800:	781b      	ldrb	r3, [r3, #0]
 8001802:	0019      	movs	r1, r3
 8001804:	230f      	movs	r3, #15
 8001806:	400b      	ands	r3, r1
 8001808:	3b08      	subs	r3, #8
 800180a:	089b      	lsrs	r3, r3, #2
 800180c:	3306      	adds	r3, #6
 800180e:	009b      	lsls	r3, r3, #2
 8001810:	18d3      	adds	r3, r2, r3
 8001812:	3304      	adds	r3, #4
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	1dfa      	adds	r2, r7, #7
 8001818:	7812      	ldrb	r2, [r2, #0]
 800181a:	0011      	movs	r1, r2
 800181c:	2203      	movs	r2, #3
 800181e:	400a      	ands	r2, r1
 8001820:	00d2      	lsls	r2, r2, #3
 8001822:	21ff      	movs	r1, #255	; 0xff
 8001824:	4091      	lsls	r1, r2
 8001826:	000a      	movs	r2, r1
 8001828:	43d2      	mvns	r2, r2
 800182a:	401a      	ands	r2, r3
 800182c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	019b      	lsls	r3, r3, #6
 8001832:	22ff      	movs	r2, #255	; 0xff
 8001834:	401a      	ands	r2, r3
 8001836:	1dfb      	adds	r3, r7, #7
 8001838:	781b      	ldrb	r3, [r3, #0]
 800183a:	0018      	movs	r0, r3
 800183c:	2303      	movs	r3, #3
 800183e:	4003      	ands	r3, r0
 8001840:	00db      	lsls	r3, r3, #3
 8001842:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001844:	4809      	ldr	r0, [pc, #36]	; (800186c <__NVIC_SetPriority+0xd8>)
 8001846:	1dfb      	adds	r3, r7, #7
 8001848:	781b      	ldrb	r3, [r3, #0]
 800184a:	001c      	movs	r4, r3
 800184c:	230f      	movs	r3, #15
 800184e:	4023      	ands	r3, r4
 8001850:	3b08      	subs	r3, #8
 8001852:	089b      	lsrs	r3, r3, #2
 8001854:	430a      	orrs	r2, r1
 8001856:	3306      	adds	r3, #6
 8001858:	009b      	lsls	r3, r3, #2
 800185a:	18c3      	adds	r3, r0, r3
 800185c:	3304      	adds	r3, #4
 800185e:	601a      	str	r2, [r3, #0]
}
 8001860:	46c0      	nop			; (mov r8, r8)
 8001862:	46bd      	mov	sp, r7
 8001864:	b003      	add	sp, #12
 8001866:	bd90      	pop	{r4, r7, pc}
 8001868:	e000e100 	.word	0xe000e100
 800186c:	e000ed00 	.word	0xe000ed00

08001870 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b082      	sub	sp, #8
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	1e5a      	subs	r2, r3, #1
 800187c:	2380      	movs	r3, #128	; 0x80
 800187e:	045b      	lsls	r3, r3, #17
 8001880:	429a      	cmp	r2, r3
 8001882:	d301      	bcc.n	8001888 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001884:	2301      	movs	r3, #1
 8001886:	e010      	b.n	80018aa <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001888:	4b0a      	ldr	r3, [pc, #40]	; (80018b4 <SysTick_Config+0x44>)
 800188a:	687a      	ldr	r2, [r7, #4]
 800188c:	3a01      	subs	r2, #1
 800188e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001890:	2301      	movs	r3, #1
 8001892:	425b      	negs	r3, r3
 8001894:	2103      	movs	r1, #3
 8001896:	0018      	movs	r0, r3
 8001898:	f7ff ff7c 	bl	8001794 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800189c:	4b05      	ldr	r3, [pc, #20]	; (80018b4 <SysTick_Config+0x44>)
 800189e:	2200      	movs	r2, #0
 80018a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018a2:	4b04      	ldr	r3, [pc, #16]	; (80018b4 <SysTick_Config+0x44>)
 80018a4:	2207      	movs	r2, #7
 80018a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018a8:	2300      	movs	r3, #0
}
 80018aa:	0018      	movs	r0, r3
 80018ac:	46bd      	mov	sp, r7
 80018ae:	b002      	add	sp, #8
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	46c0      	nop			; (mov r8, r8)
 80018b4:	e000e010 	.word	0xe000e010

080018b8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b084      	sub	sp, #16
 80018bc:	af00      	add	r7, sp, #0
 80018be:	60b9      	str	r1, [r7, #8]
 80018c0:	607a      	str	r2, [r7, #4]
 80018c2:	210f      	movs	r1, #15
 80018c4:	187b      	adds	r3, r7, r1
 80018c6:	1c02      	adds	r2, r0, #0
 80018c8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80018ca:	68ba      	ldr	r2, [r7, #8]
 80018cc:	187b      	adds	r3, r7, r1
 80018ce:	781b      	ldrb	r3, [r3, #0]
 80018d0:	b25b      	sxtb	r3, r3
 80018d2:	0011      	movs	r1, r2
 80018d4:	0018      	movs	r0, r3
 80018d6:	f7ff ff5d 	bl	8001794 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 80018da:	46c0      	nop			; (mov r8, r8)
 80018dc:	46bd      	mov	sp, r7
 80018de:	b004      	add	sp, #16
 80018e0:	bd80      	pop	{r7, pc}

080018e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018e2:	b580      	push	{r7, lr}
 80018e4:	b082      	sub	sp, #8
 80018e6:	af00      	add	r7, sp, #0
 80018e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	0018      	movs	r0, r3
 80018ee:	f7ff ffbf 	bl	8001870 <SysTick_Config>
 80018f2:	0003      	movs	r3, r0
}
 80018f4:	0018      	movs	r0, r3
 80018f6:	46bd      	mov	sp, r7
 80018f8:	b002      	add	sp, #8
 80018fa:	bd80      	pop	{r7, pc}

080018fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b086      	sub	sp, #24
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
 8001904:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001906:	2300      	movs	r3, #0
 8001908:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800190a:	e14f      	b.n	8001bac <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	2101      	movs	r1, #1
 8001912:	697a      	ldr	r2, [r7, #20]
 8001914:	4091      	lsls	r1, r2
 8001916:	000a      	movs	r2, r1
 8001918:	4013      	ands	r3, r2
 800191a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d100      	bne.n	8001924 <HAL_GPIO_Init+0x28>
 8001922:	e140      	b.n	8001ba6 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	2203      	movs	r2, #3
 800192a:	4013      	ands	r3, r2
 800192c:	2b01      	cmp	r3, #1
 800192e:	d005      	beq.n	800193c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	2203      	movs	r2, #3
 8001936:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001938:	2b02      	cmp	r3, #2
 800193a:	d130      	bne.n	800199e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	689b      	ldr	r3, [r3, #8]
 8001940:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001942:	697b      	ldr	r3, [r7, #20]
 8001944:	005b      	lsls	r3, r3, #1
 8001946:	2203      	movs	r2, #3
 8001948:	409a      	lsls	r2, r3
 800194a:	0013      	movs	r3, r2
 800194c:	43da      	mvns	r2, r3
 800194e:	693b      	ldr	r3, [r7, #16]
 8001950:	4013      	ands	r3, r2
 8001952:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	68da      	ldr	r2, [r3, #12]
 8001958:	697b      	ldr	r3, [r7, #20]
 800195a:	005b      	lsls	r3, r3, #1
 800195c:	409a      	lsls	r2, r3
 800195e:	0013      	movs	r3, r2
 8001960:	693a      	ldr	r2, [r7, #16]
 8001962:	4313      	orrs	r3, r2
 8001964:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	693a      	ldr	r2, [r7, #16]
 800196a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001972:	2201      	movs	r2, #1
 8001974:	697b      	ldr	r3, [r7, #20]
 8001976:	409a      	lsls	r2, r3
 8001978:	0013      	movs	r3, r2
 800197a:	43da      	mvns	r2, r3
 800197c:	693b      	ldr	r3, [r7, #16]
 800197e:	4013      	ands	r3, r2
 8001980:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	091b      	lsrs	r3, r3, #4
 8001988:	2201      	movs	r2, #1
 800198a:	401a      	ands	r2, r3
 800198c:	697b      	ldr	r3, [r7, #20]
 800198e:	409a      	lsls	r2, r3
 8001990:	0013      	movs	r3, r2
 8001992:	693a      	ldr	r2, [r7, #16]
 8001994:	4313      	orrs	r3, r2
 8001996:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	693a      	ldr	r2, [r7, #16]
 800199c:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	2203      	movs	r2, #3
 80019a4:	4013      	ands	r3, r2
 80019a6:	2b03      	cmp	r3, #3
 80019a8:	d017      	beq.n	80019da <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	68db      	ldr	r3, [r3, #12]
 80019ae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	005b      	lsls	r3, r3, #1
 80019b4:	2203      	movs	r2, #3
 80019b6:	409a      	lsls	r2, r3
 80019b8:	0013      	movs	r3, r2
 80019ba:	43da      	mvns	r2, r3
 80019bc:	693b      	ldr	r3, [r7, #16]
 80019be:	4013      	ands	r3, r2
 80019c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	689a      	ldr	r2, [r3, #8]
 80019c6:	697b      	ldr	r3, [r7, #20]
 80019c8:	005b      	lsls	r3, r3, #1
 80019ca:	409a      	lsls	r2, r3
 80019cc:	0013      	movs	r3, r2
 80019ce:	693a      	ldr	r2, [r7, #16]
 80019d0:	4313      	orrs	r3, r2
 80019d2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	693a      	ldr	r2, [r7, #16]
 80019d8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	685b      	ldr	r3, [r3, #4]
 80019de:	2203      	movs	r2, #3
 80019e0:	4013      	ands	r3, r2
 80019e2:	2b02      	cmp	r3, #2
 80019e4:	d123      	bne.n	8001a2e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80019e6:	697b      	ldr	r3, [r7, #20]
 80019e8:	08da      	lsrs	r2, r3, #3
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	3208      	adds	r2, #8
 80019ee:	0092      	lsls	r2, r2, #2
 80019f0:	58d3      	ldr	r3, [r2, r3]
 80019f2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80019f4:	697b      	ldr	r3, [r7, #20]
 80019f6:	2207      	movs	r2, #7
 80019f8:	4013      	ands	r3, r2
 80019fa:	009b      	lsls	r3, r3, #2
 80019fc:	220f      	movs	r2, #15
 80019fe:	409a      	lsls	r2, r3
 8001a00:	0013      	movs	r3, r2
 8001a02:	43da      	mvns	r2, r3
 8001a04:	693b      	ldr	r3, [r7, #16]
 8001a06:	4013      	ands	r3, r2
 8001a08:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	691a      	ldr	r2, [r3, #16]
 8001a0e:	697b      	ldr	r3, [r7, #20]
 8001a10:	2107      	movs	r1, #7
 8001a12:	400b      	ands	r3, r1
 8001a14:	009b      	lsls	r3, r3, #2
 8001a16:	409a      	lsls	r2, r3
 8001a18:	0013      	movs	r3, r2
 8001a1a:	693a      	ldr	r2, [r7, #16]
 8001a1c:	4313      	orrs	r3, r2
 8001a1e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001a20:	697b      	ldr	r3, [r7, #20]
 8001a22:	08da      	lsrs	r2, r3, #3
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	3208      	adds	r2, #8
 8001a28:	0092      	lsls	r2, r2, #2
 8001a2a:	6939      	ldr	r1, [r7, #16]
 8001a2c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001a34:	697b      	ldr	r3, [r7, #20]
 8001a36:	005b      	lsls	r3, r3, #1
 8001a38:	2203      	movs	r2, #3
 8001a3a:	409a      	lsls	r2, r3
 8001a3c:	0013      	movs	r3, r2
 8001a3e:	43da      	mvns	r2, r3
 8001a40:	693b      	ldr	r3, [r7, #16]
 8001a42:	4013      	ands	r3, r2
 8001a44:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	2203      	movs	r2, #3
 8001a4c:	401a      	ands	r2, r3
 8001a4e:	697b      	ldr	r3, [r7, #20]
 8001a50:	005b      	lsls	r3, r3, #1
 8001a52:	409a      	lsls	r2, r3
 8001a54:	0013      	movs	r3, r2
 8001a56:	693a      	ldr	r2, [r7, #16]
 8001a58:	4313      	orrs	r3, r2
 8001a5a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	693a      	ldr	r2, [r7, #16]
 8001a60:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	685a      	ldr	r2, [r3, #4]
 8001a66:	23c0      	movs	r3, #192	; 0xc0
 8001a68:	029b      	lsls	r3, r3, #10
 8001a6a:	4013      	ands	r3, r2
 8001a6c:	d100      	bne.n	8001a70 <HAL_GPIO_Init+0x174>
 8001a6e:	e09a      	b.n	8001ba6 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a70:	4b54      	ldr	r3, [pc, #336]	; (8001bc4 <HAL_GPIO_Init+0x2c8>)
 8001a72:	699a      	ldr	r2, [r3, #24]
 8001a74:	4b53      	ldr	r3, [pc, #332]	; (8001bc4 <HAL_GPIO_Init+0x2c8>)
 8001a76:	2101      	movs	r1, #1
 8001a78:	430a      	orrs	r2, r1
 8001a7a:	619a      	str	r2, [r3, #24]
 8001a7c:	4b51      	ldr	r3, [pc, #324]	; (8001bc4 <HAL_GPIO_Init+0x2c8>)
 8001a7e:	699b      	ldr	r3, [r3, #24]
 8001a80:	2201      	movs	r2, #1
 8001a82:	4013      	ands	r3, r2
 8001a84:	60bb      	str	r3, [r7, #8]
 8001a86:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001a88:	4a4f      	ldr	r2, [pc, #316]	; (8001bc8 <HAL_GPIO_Init+0x2cc>)
 8001a8a:	697b      	ldr	r3, [r7, #20]
 8001a8c:	089b      	lsrs	r3, r3, #2
 8001a8e:	3302      	adds	r3, #2
 8001a90:	009b      	lsls	r3, r3, #2
 8001a92:	589b      	ldr	r3, [r3, r2]
 8001a94:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001a96:	697b      	ldr	r3, [r7, #20]
 8001a98:	2203      	movs	r2, #3
 8001a9a:	4013      	ands	r3, r2
 8001a9c:	009b      	lsls	r3, r3, #2
 8001a9e:	220f      	movs	r2, #15
 8001aa0:	409a      	lsls	r2, r3
 8001aa2:	0013      	movs	r3, r2
 8001aa4:	43da      	mvns	r2, r3
 8001aa6:	693b      	ldr	r3, [r7, #16]
 8001aa8:	4013      	ands	r3, r2
 8001aaa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001aac:	687a      	ldr	r2, [r7, #4]
 8001aae:	2390      	movs	r3, #144	; 0x90
 8001ab0:	05db      	lsls	r3, r3, #23
 8001ab2:	429a      	cmp	r2, r3
 8001ab4:	d013      	beq.n	8001ade <HAL_GPIO_Init+0x1e2>
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	4a44      	ldr	r2, [pc, #272]	; (8001bcc <HAL_GPIO_Init+0x2d0>)
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d00d      	beq.n	8001ada <HAL_GPIO_Init+0x1de>
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	4a43      	ldr	r2, [pc, #268]	; (8001bd0 <HAL_GPIO_Init+0x2d4>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d007      	beq.n	8001ad6 <HAL_GPIO_Init+0x1da>
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	4a42      	ldr	r2, [pc, #264]	; (8001bd4 <HAL_GPIO_Init+0x2d8>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d101      	bne.n	8001ad2 <HAL_GPIO_Init+0x1d6>
 8001ace:	2303      	movs	r3, #3
 8001ad0:	e006      	b.n	8001ae0 <HAL_GPIO_Init+0x1e4>
 8001ad2:	2305      	movs	r3, #5
 8001ad4:	e004      	b.n	8001ae0 <HAL_GPIO_Init+0x1e4>
 8001ad6:	2302      	movs	r3, #2
 8001ad8:	e002      	b.n	8001ae0 <HAL_GPIO_Init+0x1e4>
 8001ada:	2301      	movs	r3, #1
 8001adc:	e000      	b.n	8001ae0 <HAL_GPIO_Init+0x1e4>
 8001ade:	2300      	movs	r3, #0
 8001ae0:	697a      	ldr	r2, [r7, #20]
 8001ae2:	2103      	movs	r1, #3
 8001ae4:	400a      	ands	r2, r1
 8001ae6:	0092      	lsls	r2, r2, #2
 8001ae8:	4093      	lsls	r3, r2
 8001aea:	693a      	ldr	r2, [r7, #16]
 8001aec:	4313      	orrs	r3, r2
 8001aee:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001af0:	4935      	ldr	r1, [pc, #212]	; (8001bc8 <HAL_GPIO_Init+0x2cc>)
 8001af2:	697b      	ldr	r3, [r7, #20]
 8001af4:	089b      	lsrs	r3, r3, #2
 8001af6:	3302      	adds	r3, #2
 8001af8:	009b      	lsls	r3, r3, #2
 8001afa:	693a      	ldr	r2, [r7, #16]
 8001afc:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001afe:	4b36      	ldr	r3, [pc, #216]	; (8001bd8 <HAL_GPIO_Init+0x2dc>)
 8001b00:	689b      	ldr	r3, [r3, #8]
 8001b02:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	43da      	mvns	r2, r3
 8001b08:	693b      	ldr	r3, [r7, #16]
 8001b0a:	4013      	ands	r3, r2
 8001b0c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	685a      	ldr	r2, [r3, #4]
 8001b12:	2380      	movs	r3, #128	; 0x80
 8001b14:	035b      	lsls	r3, r3, #13
 8001b16:	4013      	ands	r3, r2
 8001b18:	d003      	beq.n	8001b22 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8001b1a:	693a      	ldr	r2, [r7, #16]
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	4313      	orrs	r3, r2
 8001b20:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001b22:	4b2d      	ldr	r3, [pc, #180]	; (8001bd8 <HAL_GPIO_Init+0x2dc>)
 8001b24:	693a      	ldr	r2, [r7, #16]
 8001b26:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001b28:	4b2b      	ldr	r3, [pc, #172]	; (8001bd8 <HAL_GPIO_Init+0x2dc>)
 8001b2a:	68db      	ldr	r3, [r3, #12]
 8001b2c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	43da      	mvns	r2, r3
 8001b32:	693b      	ldr	r3, [r7, #16]
 8001b34:	4013      	ands	r3, r2
 8001b36:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	685a      	ldr	r2, [r3, #4]
 8001b3c:	2380      	movs	r3, #128	; 0x80
 8001b3e:	039b      	lsls	r3, r3, #14
 8001b40:	4013      	ands	r3, r2
 8001b42:	d003      	beq.n	8001b4c <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001b44:	693a      	ldr	r2, [r7, #16]
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	4313      	orrs	r3, r2
 8001b4a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001b4c:	4b22      	ldr	r3, [pc, #136]	; (8001bd8 <HAL_GPIO_Init+0x2dc>)
 8001b4e:	693a      	ldr	r2, [r7, #16]
 8001b50:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8001b52:	4b21      	ldr	r3, [pc, #132]	; (8001bd8 <HAL_GPIO_Init+0x2dc>)
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	43da      	mvns	r2, r3
 8001b5c:	693b      	ldr	r3, [r7, #16]
 8001b5e:	4013      	ands	r3, r2
 8001b60:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	685a      	ldr	r2, [r3, #4]
 8001b66:	2380      	movs	r3, #128	; 0x80
 8001b68:	029b      	lsls	r3, r3, #10
 8001b6a:	4013      	ands	r3, r2
 8001b6c:	d003      	beq.n	8001b76 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8001b6e:	693a      	ldr	r2, [r7, #16]
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	4313      	orrs	r3, r2
 8001b74:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001b76:	4b18      	ldr	r3, [pc, #96]	; (8001bd8 <HAL_GPIO_Init+0x2dc>)
 8001b78:	693a      	ldr	r2, [r7, #16]
 8001b7a:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8001b7c:	4b16      	ldr	r3, [pc, #88]	; (8001bd8 <HAL_GPIO_Init+0x2dc>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	43da      	mvns	r2, r3
 8001b86:	693b      	ldr	r3, [r7, #16]
 8001b88:	4013      	ands	r3, r2
 8001b8a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	685a      	ldr	r2, [r3, #4]
 8001b90:	2380      	movs	r3, #128	; 0x80
 8001b92:	025b      	lsls	r3, r3, #9
 8001b94:	4013      	ands	r3, r2
 8001b96:	d003      	beq.n	8001ba0 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8001b98:	693a      	ldr	r2, [r7, #16]
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	4313      	orrs	r3, r2
 8001b9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001ba0:	4b0d      	ldr	r3, [pc, #52]	; (8001bd8 <HAL_GPIO_Init+0x2dc>)
 8001ba2:	693a      	ldr	r2, [r7, #16]
 8001ba4:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001ba6:	697b      	ldr	r3, [r7, #20]
 8001ba8:	3301      	adds	r3, #1
 8001baa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	681a      	ldr	r2, [r3, #0]
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	40da      	lsrs	r2, r3
 8001bb4:	1e13      	subs	r3, r2, #0
 8001bb6:	d000      	beq.n	8001bba <HAL_GPIO_Init+0x2be>
 8001bb8:	e6a8      	b.n	800190c <HAL_GPIO_Init+0x10>
  } 
}
 8001bba:	46c0      	nop			; (mov r8, r8)
 8001bbc:	46c0      	nop			; (mov r8, r8)
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	b006      	add	sp, #24
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	40021000 	.word	0x40021000
 8001bc8:	40010000 	.word	0x40010000
 8001bcc:	48000400 	.word	0x48000400
 8001bd0:	48000800 	.word	0x48000800
 8001bd4:	48000c00 	.word	0x48000c00
 8001bd8:	40010400 	.word	0x40010400

08001bdc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b082      	sub	sp, #8
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d101      	bne.n	8001bee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001bea:	2301      	movs	r3, #1
 8001bec:	e08f      	b.n	8001d0e <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2241      	movs	r2, #65	; 0x41
 8001bf2:	5c9b      	ldrb	r3, [r3, r2]
 8001bf4:	b2db      	uxtb	r3, r3
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d107      	bne.n	8001c0a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2240      	movs	r2, #64	; 0x40
 8001bfe:	2100      	movs	r1, #0
 8001c00:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	0018      	movs	r0, r3
 8001c06:	f7ff fc23 	bl	8001450 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	2241      	movs	r2, #65	; 0x41
 8001c0e:	2124      	movs	r1, #36	; 0x24
 8001c10:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	681a      	ldr	r2, [r3, #0]
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	2101      	movs	r1, #1
 8001c1e:	438a      	bics	r2, r1
 8001c20:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	685a      	ldr	r2, [r3, #4]
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	493b      	ldr	r1, [pc, #236]	; (8001d18 <HAL_I2C_Init+0x13c>)
 8001c2c:	400a      	ands	r2, r1
 8001c2e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	689a      	ldr	r2, [r3, #8]
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4938      	ldr	r1, [pc, #224]	; (8001d1c <HAL_I2C_Init+0x140>)
 8001c3c:	400a      	ands	r2, r1
 8001c3e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	68db      	ldr	r3, [r3, #12]
 8001c44:	2b01      	cmp	r3, #1
 8001c46:	d108      	bne.n	8001c5a <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	689a      	ldr	r2, [r3, #8]
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	2180      	movs	r1, #128	; 0x80
 8001c52:	0209      	lsls	r1, r1, #8
 8001c54:	430a      	orrs	r2, r1
 8001c56:	609a      	str	r2, [r3, #8]
 8001c58:	e007      	b.n	8001c6a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	689a      	ldr	r2, [r3, #8]
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	2184      	movs	r1, #132	; 0x84
 8001c64:	0209      	lsls	r1, r1, #8
 8001c66:	430a      	orrs	r2, r1
 8001c68:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	68db      	ldr	r3, [r3, #12]
 8001c6e:	2b02      	cmp	r3, #2
 8001c70:	d109      	bne.n	8001c86 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	685a      	ldr	r2, [r3, #4]
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	2180      	movs	r1, #128	; 0x80
 8001c7e:	0109      	lsls	r1, r1, #4
 8001c80:	430a      	orrs	r2, r1
 8001c82:	605a      	str	r2, [r3, #4]
 8001c84:	e007      	b.n	8001c96 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	685a      	ldr	r2, [r3, #4]
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4923      	ldr	r1, [pc, #140]	; (8001d20 <HAL_I2C_Init+0x144>)
 8001c92:	400a      	ands	r2, r1
 8001c94:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	685a      	ldr	r2, [r3, #4]
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	4920      	ldr	r1, [pc, #128]	; (8001d24 <HAL_I2C_Init+0x148>)
 8001ca2:	430a      	orrs	r2, r1
 8001ca4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	68da      	ldr	r2, [r3, #12]
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	491a      	ldr	r1, [pc, #104]	; (8001d1c <HAL_I2C_Init+0x140>)
 8001cb2:	400a      	ands	r2, r1
 8001cb4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	691a      	ldr	r2, [r3, #16]
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	695b      	ldr	r3, [r3, #20]
 8001cbe:	431a      	orrs	r2, r3
 8001cc0:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	699b      	ldr	r3, [r3, #24]
 8001cc6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	430a      	orrs	r2, r1
 8001cce:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	69d9      	ldr	r1, [r3, #28]
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6a1a      	ldr	r2, [r3, #32]
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	430a      	orrs	r2, r1
 8001cde:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	681a      	ldr	r2, [r3, #0]
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	2101      	movs	r1, #1
 8001cec:	430a      	orrs	r2, r1
 8001cee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2241      	movs	r2, #65	; 0x41
 8001cfa:	2120      	movs	r1, #32
 8001cfc:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	2200      	movs	r2, #0
 8001d02:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2242      	movs	r2, #66	; 0x42
 8001d08:	2100      	movs	r1, #0
 8001d0a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001d0c:	2300      	movs	r3, #0
}
 8001d0e:	0018      	movs	r0, r3
 8001d10:	46bd      	mov	sp, r7
 8001d12:	b002      	add	sp, #8
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	46c0      	nop			; (mov r8, r8)
 8001d18:	f0ffffff 	.word	0xf0ffffff
 8001d1c:	ffff7fff 	.word	0xffff7fff
 8001d20:	fffff7ff 	.word	0xfffff7ff
 8001d24:	02008000 	.word	0x02008000

08001d28 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001d28:	b590      	push	{r4, r7, lr}
 8001d2a:	b089      	sub	sp, #36	; 0x24
 8001d2c:	af02      	add	r7, sp, #8
 8001d2e:	60f8      	str	r0, [r7, #12]
 8001d30:	0008      	movs	r0, r1
 8001d32:	607a      	str	r2, [r7, #4]
 8001d34:	0019      	movs	r1, r3
 8001d36:	230a      	movs	r3, #10
 8001d38:	18fb      	adds	r3, r7, r3
 8001d3a:	1c02      	adds	r2, r0, #0
 8001d3c:	801a      	strh	r2, [r3, #0]
 8001d3e:	2308      	movs	r3, #8
 8001d40:	18fb      	adds	r3, r7, r3
 8001d42:	1c0a      	adds	r2, r1, #0
 8001d44:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	2241      	movs	r2, #65	; 0x41
 8001d4a:	5c9b      	ldrb	r3, [r3, r2]
 8001d4c:	b2db      	uxtb	r3, r3
 8001d4e:	2b20      	cmp	r3, #32
 8001d50:	d000      	beq.n	8001d54 <HAL_I2C_Master_Transmit+0x2c>
 8001d52:	e10a      	b.n	8001f6a <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	2240      	movs	r2, #64	; 0x40
 8001d58:	5c9b      	ldrb	r3, [r3, r2]
 8001d5a:	2b01      	cmp	r3, #1
 8001d5c:	d101      	bne.n	8001d62 <HAL_I2C_Master_Transmit+0x3a>
 8001d5e:	2302      	movs	r3, #2
 8001d60:	e104      	b.n	8001f6c <HAL_I2C_Master_Transmit+0x244>
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	2240      	movs	r2, #64	; 0x40
 8001d66:	2101      	movs	r1, #1
 8001d68:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001d6a:	f7ff fce5 	bl	8001738 <HAL_GetTick>
 8001d6e:	0003      	movs	r3, r0
 8001d70:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001d72:	2380      	movs	r3, #128	; 0x80
 8001d74:	0219      	lsls	r1, r3, #8
 8001d76:	68f8      	ldr	r0, [r7, #12]
 8001d78:	693b      	ldr	r3, [r7, #16]
 8001d7a:	9300      	str	r3, [sp, #0]
 8001d7c:	2319      	movs	r3, #25
 8001d7e:	2201      	movs	r2, #1
 8001d80:	f000 fa26 	bl	80021d0 <I2C_WaitOnFlagUntilTimeout>
 8001d84:	1e03      	subs	r3, r0, #0
 8001d86:	d001      	beq.n	8001d8c <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8001d88:	2301      	movs	r3, #1
 8001d8a:	e0ef      	b.n	8001f6c <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	2241      	movs	r2, #65	; 0x41
 8001d90:	2121      	movs	r1, #33	; 0x21
 8001d92:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	2242      	movs	r2, #66	; 0x42
 8001d98:	2110      	movs	r1, #16
 8001d9a:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	2200      	movs	r2, #0
 8001da0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	687a      	ldr	r2, [r7, #4]
 8001da6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	2208      	movs	r2, #8
 8001dac:	18ba      	adds	r2, r7, r2
 8001dae:	8812      	ldrh	r2, [r2, #0]
 8001db0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	2200      	movs	r2, #0
 8001db6:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001dbc:	b29b      	uxth	r3, r3
 8001dbe:	2bff      	cmp	r3, #255	; 0xff
 8001dc0:	d906      	bls.n	8001dd0 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	22ff      	movs	r2, #255	; 0xff
 8001dc6:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8001dc8:	2380      	movs	r3, #128	; 0x80
 8001dca:	045b      	lsls	r3, r3, #17
 8001dcc:	617b      	str	r3, [r7, #20]
 8001dce:	e007      	b.n	8001de0 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001dd4:	b29a      	uxth	r2, r3
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8001dda:	2380      	movs	r3, #128	; 0x80
 8001ddc:	049b      	lsls	r3, r3, #18
 8001dde:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d027      	beq.n	8001e38 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dec:	781a      	ldrb	r2, [r3, #0]
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001df8:	1c5a      	adds	r2, r3, #1
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e02:	b29b      	uxth	r3, r3
 8001e04:	3b01      	subs	r3, #1
 8001e06:	b29a      	uxth	r2, r3
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e10:	3b01      	subs	r3, #1
 8001e12:	b29a      	uxth	r2, r3
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e1c:	b2db      	uxtb	r3, r3
 8001e1e:	3301      	adds	r3, #1
 8001e20:	b2da      	uxtb	r2, r3
 8001e22:	697c      	ldr	r4, [r7, #20]
 8001e24:	230a      	movs	r3, #10
 8001e26:	18fb      	adds	r3, r7, r3
 8001e28:	8819      	ldrh	r1, [r3, #0]
 8001e2a:	68f8      	ldr	r0, [r7, #12]
 8001e2c:	4b51      	ldr	r3, [pc, #324]	; (8001f74 <HAL_I2C_Master_Transmit+0x24c>)
 8001e2e:	9300      	str	r3, [sp, #0]
 8001e30:	0023      	movs	r3, r4
 8001e32:	f000 fc4d 	bl	80026d0 <I2C_TransferConfig>
 8001e36:	e06f      	b.n	8001f18 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e3c:	b2da      	uxtb	r2, r3
 8001e3e:	697c      	ldr	r4, [r7, #20]
 8001e40:	230a      	movs	r3, #10
 8001e42:	18fb      	adds	r3, r7, r3
 8001e44:	8819      	ldrh	r1, [r3, #0]
 8001e46:	68f8      	ldr	r0, [r7, #12]
 8001e48:	4b4a      	ldr	r3, [pc, #296]	; (8001f74 <HAL_I2C_Master_Transmit+0x24c>)
 8001e4a:	9300      	str	r3, [sp, #0]
 8001e4c:	0023      	movs	r3, r4
 8001e4e:	f000 fc3f 	bl	80026d0 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001e52:	e061      	b.n	8001f18 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e54:	693a      	ldr	r2, [r7, #16]
 8001e56:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	0018      	movs	r0, r3
 8001e5c:	f000 fa10 	bl	8002280 <I2C_WaitOnTXISFlagUntilTimeout>
 8001e60:	1e03      	subs	r3, r0, #0
 8001e62:	d001      	beq.n	8001e68 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 8001e64:	2301      	movs	r3, #1
 8001e66:	e081      	b.n	8001f6c <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e6c:	781a      	ldrb	r2, [r3, #0]
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e78:	1c5a      	adds	r2, r3, #1
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e82:	b29b      	uxth	r3, r3
 8001e84:	3b01      	subs	r3, #1
 8001e86:	b29a      	uxth	r2, r3
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e90:	3b01      	subs	r3, #1
 8001e92:	b29a      	uxth	r2, r3
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e9c:	b29b      	uxth	r3, r3
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d03a      	beq.n	8001f18 <HAL_I2C_Master_Transmit+0x1f0>
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d136      	bne.n	8001f18 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001eaa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001eac:	68f8      	ldr	r0, [r7, #12]
 8001eae:	693b      	ldr	r3, [r7, #16]
 8001eb0:	9300      	str	r3, [sp, #0]
 8001eb2:	0013      	movs	r3, r2
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	2180      	movs	r1, #128	; 0x80
 8001eb8:	f000 f98a 	bl	80021d0 <I2C_WaitOnFlagUntilTimeout>
 8001ebc:	1e03      	subs	r3, r0, #0
 8001ebe:	d001      	beq.n	8001ec4 <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	e053      	b.n	8001f6c <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ec8:	b29b      	uxth	r3, r3
 8001eca:	2bff      	cmp	r3, #255	; 0xff
 8001ecc:	d911      	bls.n	8001ef2 <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	22ff      	movs	r2, #255	; 0xff
 8001ed2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ed8:	b2da      	uxtb	r2, r3
 8001eda:	2380      	movs	r3, #128	; 0x80
 8001edc:	045c      	lsls	r4, r3, #17
 8001ede:	230a      	movs	r3, #10
 8001ee0:	18fb      	adds	r3, r7, r3
 8001ee2:	8819      	ldrh	r1, [r3, #0]
 8001ee4:	68f8      	ldr	r0, [r7, #12]
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	9300      	str	r3, [sp, #0]
 8001eea:	0023      	movs	r3, r4
 8001eec:	f000 fbf0 	bl	80026d0 <I2C_TransferConfig>
 8001ef0:	e012      	b.n	8001f18 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ef6:	b29a      	uxth	r2, r3
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f00:	b2da      	uxtb	r2, r3
 8001f02:	2380      	movs	r3, #128	; 0x80
 8001f04:	049c      	lsls	r4, r3, #18
 8001f06:	230a      	movs	r3, #10
 8001f08:	18fb      	adds	r3, r7, r3
 8001f0a:	8819      	ldrh	r1, [r3, #0]
 8001f0c:	68f8      	ldr	r0, [r7, #12]
 8001f0e:	2300      	movs	r3, #0
 8001f10:	9300      	str	r3, [sp, #0]
 8001f12:	0023      	movs	r3, r4
 8001f14:	f000 fbdc 	bl	80026d0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f1c:	b29b      	uxth	r3, r3
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d198      	bne.n	8001e54 <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f22:	693a      	ldr	r2, [r7, #16]
 8001f24:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	0018      	movs	r0, r3
 8001f2a:	f000 f9ef 	bl	800230c <I2C_WaitOnSTOPFlagUntilTimeout>
 8001f2e:	1e03      	subs	r3, r0, #0
 8001f30:	d001      	beq.n	8001f36 <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 8001f32:	2301      	movs	r3, #1
 8001f34:	e01a      	b.n	8001f6c <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	2220      	movs	r2, #32
 8001f3c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	685a      	ldr	r2, [r3, #4]
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	490b      	ldr	r1, [pc, #44]	; (8001f78 <HAL_I2C_Master_Transmit+0x250>)
 8001f4a:	400a      	ands	r2, r1
 8001f4c:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	2241      	movs	r2, #65	; 0x41
 8001f52:	2120      	movs	r1, #32
 8001f54:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	2242      	movs	r2, #66	; 0x42
 8001f5a:	2100      	movs	r1, #0
 8001f5c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	2240      	movs	r2, #64	; 0x40
 8001f62:	2100      	movs	r1, #0
 8001f64:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001f66:	2300      	movs	r3, #0
 8001f68:	e000      	b.n	8001f6c <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 8001f6a:	2302      	movs	r3, #2
  }
}
 8001f6c:	0018      	movs	r0, r3
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	b007      	add	sp, #28
 8001f72:	bd90      	pop	{r4, r7, pc}
 8001f74:	80002000 	.word	0x80002000
 8001f78:	fe00e800 	.word	0xfe00e800

08001f7c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8001f7c:	b590      	push	{r4, r7, lr}
 8001f7e:	b089      	sub	sp, #36	; 0x24
 8001f80:	af02      	add	r7, sp, #8
 8001f82:	60f8      	str	r0, [r7, #12]
 8001f84:	0008      	movs	r0, r1
 8001f86:	607a      	str	r2, [r7, #4]
 8001f88:	0019      	movs	r1, r3
 8001f8a:	230a      	movs	r3, #10
 8001f8c:	18fb      	adds	r3, r7, r3
 8001f8e:	1c02      	adds	r2, r0, #0
 8001f90:	801a      	strh	r2, [r3, #0]
 8001f92:	2308      	movs	r3, #8
 8001f94:	18fb      	adds	r3, r7, r3
 8001f96:	1c0a      	adds	r2, r1, #0
 8001f98:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	2241      	movs	r2, #65	; 0x41
 8001f9e:	5c9b      	ldrb	r3, [r3, r2]
 8001fa0:	b2db      	uxtb	r3, r3
 8001fa2:	2b20      	cmp	r3, #32
 8001fa4:	d000      	beq.n	8001fa8 <HAL_I2C_Master_Receive+0x2c>
 8001fa6:	e0e8      	b.n	800217a <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	2240      	movs	r2, #64	; 0x40
 8001fac:	5c9b      	ldrb	r3, [r3, r2]
 8001fae:	2b01      	cmp	r3, #1
 8001fb0:	d101      	bne.n	8001fb6 <HAL_I2C_Master_Receive+0x3a>
 8001fb2:	2302      	movs	r3, #2
 8001fb4:	e0e2      	b.n	800217c <HAL_I2C_Master_Receive+0x200>
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	2240      	movs	r2, #64	; 0x40
 8001fba:	2101      	movs	r1, #1
 8001fbc:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001fbe:	f7ff fbbb 	bl	8001738 <HAL_GetTick>
 8001fc2:	0003      	movs	r3, r0
 8001fc4:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001fc6:	2380      	movs	r3, #128	; 0x80
 8001fc8:	0219      	lsls	r1, r3, #8
 8001fca:	68f8      	ldr	r0, [r7, #12]
 8001fcc:	697b      	ldr	r3, [r7, #20]
 8001fce:	9300      	str	r3, [sp, #0]
 8001fd0:	2319      	movs	r3, #25
 8001fd2:	2201      	movs	r2, #1
 8001fd4:	f000 f8fc 	bl	80021d0 <I2C_WaitOnFlagUntilTimeout>
 8001fd8:	1e03      	subs	r3, r0, #0
 8001fda:	d001      	beq.n	8001fe0 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8001fdc:	2301      	movs	r3, #1
 8001fde:	e0cd      	b.n	800217c <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	2241      	movs	r2, #65	; 0x41
 8001fe4:	2122      	movs	r1, #34	; 0x22
 8001fe6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	2242      	movs	r2, #66	; 0x42
 8001fec:	2110      	movs	r1, #16
 8001fee:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	687a      	ldr	r2, [r7, #4]
 8001ffa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	2208      	movs	r2, #8
 8002000:	18ba      	adds	r2, r7, r2
 8002002:	8812      	ldrh	r2, [r2, #0]
 8002004:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	2200      	movs	r2, #0
 800200a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002010:	b29b      	uxth	r3, r3
 8002012:	2bff      	cmp	r3, #255	; 0xff
 8002014:	d911      	bls.n	800203a <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = 1U;
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	2201      	movs	r2, #1
 800201a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002020:	b2da      	uxtb	r2, r3
 8002022:	2380      	movs	r3, #128	; 0x80
 8002024:	045c      	lsls	r4, r3, #17
 8002026:	230a      	movs	r3, #10
 8002028:	18fb      	adds	r3, r7, r3
 800202a:	8819      	ldrh	r1, [r3, #0]
 800202c:	68f8      	ldr	r0, [r7, #12]
 800202e:	4b55      	ldr	r3, [pc, #340]	; (8002184 <HAL_I2C_Master_Receive+0x208>)
 8002030:	9300      	str	r3, [sp, #0]
 8002032:	0023      	movs	r3, r4
 8002034:	f000 fb4c 	bl	80026d0 <I2C_TransferConfig>
 8002038:	e076      	b.n	8002128 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800203e:	b29a      	uxth	r2, r3
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002048:	b2da      	uxtb	r2, r3
 800204a:	2380      	movs	r3, #128	; 0x80
 800204c:	049c      	lsls	r4, r3, #18
 800204e:	230a      	movs	r3, #10
 8002050:	18fb      	adds	r3, r7, r3
 8002052:	8819      	ldrh	r1, [r3, #0]
 8002054:	68f8      	ldr	r0, [r7, #12]
 8002056:	4b4b      	ldr	r3, [pc, #300]	; (8002184 <HAL_I2C_Master_Receive+0x208>)
 8002058:	9300      	str	r3, [sp, #0]
 800205a:	0023      	movs	r3, r4
 800205c:	f000 fb38 	bl	80026d0 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8002060:	e062      	b.n	8002128 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002062:	697a      	ldr	r2, [r7, #20]
 8002064:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	0018      	movs	r0, r3
 800206a:	f000 f993 	bl	8002394 <I2C_WaitOnRXNEFlagUntilTimeout>
 800206e:	1e03      	subs	r3, r0, #0
 8002070:	d001      	beq.n	8002076 <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	e082      	b.n	800217c <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002080:	b2d2      	uxtb	r2, r2
 8002082:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002088:	1c5a      	adds	r2, r3, #1
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002092:	3b01      	subs	r3, #1
 8002094:	b29a      	uxth	r2, r3
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800209e:	b29b      	uxth	r3, r3
 80020a0:	3b01      	subs	r3, #1
 80020a2:	b29a      	uxth	r2, r3
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020ac:	b29b      	uxth	r3, r3
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d03a      	beq.n	8002128 <HAL_I2C_Master_Receive+0x1ac>
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d136      	bne.n	8002128 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80020ba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80020bc:	68f8      	ldr	r0, [r7, #12]
 80020be:	697b      	ldr	r3, [r7, #20]
 80020c0:	9300      	str	r3, [sp, #0]
 80020c2:	0013      	movs	r3, r2
 80020c4:	2200      	movs	r2, #0
 80020c6:	2180      	movs	r1, #128	; 0x80
 80020c8:	f000 f882 	bl	80021d0 <I2C_WaitOnFlagUntilTimeout>
 80020cc:	1e03      	subs	r3, r0, #0
 80020ce:	d001      	beq.n	80020d4 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 80020d0:	2301      	movs	r3, #1
 80020d2:	e053      	b.n	800217c <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020d8:	b29b      	uxth	r3, r3
 80020da:	2bff      	cmp	r3, #255	; 0xff
 80020dc:	d911      	bls.n	8002102 <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	22ff      	movs	r2, #255	; 0xff
 80020e2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020e8:	b2da      	uxtb	r2, r3
 80020ea:	2380      	movs	r3, #128	; 0x80
 80020ec:	045c      	lsls	r4, r3, #17
 80020ee:	230a      	movs	r3, #10
 80020f0:	18fb      	adds	r3, r7, r3
 80020f2:	8819      	ldrh	r1, [r3, #0]
 80020f4:	68f8      	ldr	r0, [r7, #12]
 80020f6:	2300      	movs	r3, #0
 80020f8:	9300      	str	r3, [sp, #0]
 80020fa:	0023      	movs	r3, r4
 80020fc:	f000 fae8 	bl	80026d0 <I2C_TransferConfig>
 8002100:	e012      	b.n	8002128 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002106:	b29a      	uxth	r2, r3
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002110:	b2da      	uxtb	r2, r3
 8002112:	2380      	movs	r3, #128	; 0x80
 8002114:	049c      	lsls	r4, r3, #18
 8002116:	230a      	movs	r3, #10
 8002118:	18fb      	adds	r3, r7, r3
 800211a:	8819      	ldrh	r1, [r3, #0]
 800211c:	68f8      	ldr	r0, [r7, #12]
 800211e:	2300      	movs	r3, #0
 8002120:	9300      	str	r3, [sp, #0]
 8002122:	0023      	movs	r3, r4
 8002124:	f000 fad4 	bl	80026d0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800212c:	b29b      	uxth	r3, r3
 800212e:	2b00      	cmp	r3, #0
 8002130:	d197      	bne.n	8002062 <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002132:	697a      	ldr	r2, [r7, #20]
 8002134:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	0018      	movs	r0, r3
 800213a:	f000 f8e7 	bl	800230c <I2C_WaitOnSTOPFlagUntilTimeout>
 800213e:	1e03      	subs	r3, r0, #0
 8002140:	d001      	beq.n	8002146 <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8002142:	2301      	movs	r3, #1
 8002144:	e01a      	b.n	800217c <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	2220      	movs	r2, #32
 800214c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	685a      	ldr	r2, [r3, #4]
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	490b      	ldr	r1, [pc, #44]	; (8002188 <HAL_I2C_Master_Receive+0x20c>)
 800215a:	400a      	ands	r2, r1
 800215c:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	2241      	movs	r2, #65	; 0x41
 8002162:	2120      	movs	r1, #32
 8002164:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	2242      	movs	r2, #66	; 0x42
 800216a:	2100      	movs	r1, #0
 800216c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	2240      	movs	r2, #64	; 0x40
 8002172:	2100      	movs	r1, #0
 8002174:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002176:	2300      	movs	r3, #0
 8002178:	e000      	b.n	800217c <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 800217a:	2302      	movs	r3, #2
  }
}
 800217c:	0018      	movs	r0, r3
 800217e:	46bd      	mov	sp, r7
 8002180:	b007      	add	sp, #28
 8002182:	bd90      	pop	{r4, r7, pc}
 8002184:	80002400 	.word	0x80002400
 8002188:	fe00e800 	.word	0xfe00e800

0800218c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b082      	sub	sp, #8
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	699b      	ldr	r3, [r3, #24]
 800219a:	2202      	movs	r2, #2
 800219c:	4013      	ands	r3, r2
 800219e:	2b02      	cmp	r3, #2
 80021a0:	d103      	bne.n	80021aa <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	2200      	movs	r2, #0
 80021a8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	699b      	ldr	r3, [r3, #24]
 80021b0:	2201      	movs	r2, #1
 80021b2:	4013      	ands	r3, r2
 80021b4:	2b01      	cmp	r3, #1
 80021b6:	d007      	beq.n	80021c8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	699a      	ldr	r2, [r3, #24]
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	2101      	movs	r1, #1
 80021c4:	430a      	orrs	r2, r1
 80021c6:	619a      	str	r2, [r3, #24]
  }
}
 80021c8:	46c0      	nop			; (mov r8, r8)
 80021ca:	46bd      	mov	sp, r7
 80021cc:	b002      	add	sp, #8
 80021ce:	bd80      	pop	{r7, pc}

080021d0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b084      	sub	sp, #16
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	60f8      	str	r0, [r7, #12]
 80021d8:	60b9      	str	r1, [r7, #8]
 80021da:	603b      	str	r3, [r7, #0]
 80021dc:	1dfb      	adds	r3, r7, #7
 80021de:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80021e0:	e03a      	b.n	8002258 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80021e2:	69ba      	ldr	r2, [r7, #24]
 80021e4:	6839      	ldr	r1, [r7, #0]
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	0018      	movs	r0, r3
 80021ea:	f000 f971 	bl	80024d0 <I2C_IsErrorOccurred>
 80021ee:	1e03      	subs	r3, r0, #0
 80021f0:	d001      	beq.n	80021f6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80021f2:	2301      	movs	r3, #1
 80021f4:	e040      	b.n	8002278 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	3301      	adds	r3, #1
 80021fa:	d02d      	beq.n	8002258 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80021fc:	f7ff fa9c 	bl	8001738 <HAL_GetTick>
 8002200:	0002      	movs	r2, r0
 8002202:	69bb      	ldr	r3, [r7, #24]
 8002204:	1ad3      	subs	r3, r2, r3
 8002206:	683a      	ldr	r2, [r7, #0]
 8002208:	429a      	cmp	r2, r3
 800220a:	d302      	bcc.n	8002212 <I2C_WaitOnFlagUntilTimeout+0x42>
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d122      	bne.n	8002258 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	699b      	ldr	r3, [r3, #24]
 8002218:	68ba      	ldr	r2, [r7, #8]
 800221a:	4013      	ands	r3, r2
 800221c:	68ba      	ldr	r2, [r7, #8]
 800221e:	1ad3      	subs	r3, r2, r3
 8002220:	425a      	negs	r2, r3
 8002222:	4153      	adcs	r3, r2
 8002224:	b2db      	uxtb	r3, r3
 8002226:	001a      	movs	r2, r3
 8002228:	1dfb      	adds	r3, r7, #7
 800222a:	781b      	ldrb	r3, [r3, #0]
 800222c:	429a      	cmp	r2, r3
 800222e:	d113      	bne.n	8002258 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002234:	2220      	movs	r2, #32
 8002236:	431a      	orrs	r2, r3
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	2241      	movs	r2, #65	; 0x41
 8002240:	2120      	movs	r1, #32
 8002242:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	2242      	movs	r2, #66	; 0x42
 8002248:	2100      	movs	r1, #0
 800224a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	2240      	movs	r2, #64	; 0x40
 8002250:	2100      	movs	r1, #0
 8002252:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8002254:	2301      	movs	r3, #1
 8002256:	e00f      	b.n	8002278 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	699b      	ldr	r3, [r3, #24]
 800225e:	68ba      	ldr	r2, [r7, #8]
 8002260:	4013      	ands	r3, r2
 8002262:	68ba      	ldr	r2, [r7, #8]
 8002264:	1ad3      	subs	r3, r2, r3
 8002266:	425a      	negs	r2, r3
 8002268:	4153      	adcs	r3, r2
 800226a:	b2db      	uxtb	r3, r3
 800226c:	001a      	movs	r2, r3
 800226e:	1dfb      	adds	r3, r7, #7
 8002270:	781b      	ldrb	r3, [r3, #0]
 8002272:	429a      	cmp	r2, r3
 8002274:	d0b5      	beq.n	80021e2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002276:	2300      	movs	r3, #0
}
 8002278:	0018      	movs	r0, r3
 800227a:	46bd      	mov	sp, r7
 800227c:	b004      	add	sp, #16
 800227e:	bd80      	pop	{r7, pc}

08002280 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b084      	sub	sp, #16
 8002284:	af00      	add	r7, sp, #0
 8002286:	60f8      	str	r0, [r7, #12]
 8002288:	60b9      	str	r1, [r7, #8]
 800228a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800228c:	e032      	b.n	80022f4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800228e:	687a      	ldr	r2, [r7, #4]
 8002290:	68b9      	ldr	r1, [r7, #8]
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	0018      	movs	r0, r3
 8002296:	f000 f91b 	bl	80024d0 <I2C_IsErrorOccurred>
 800229a:	1e03      	subs	r3, r0, #0
 800229c:	d001      	beq.n	80022a2 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800229e:	2301      	movs	r3, #1
 80022a0:	e030      	b.n	8002304 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80022a2:	68bb      	ldr	r3, [r7, #8]
 80022a4:	3301      	adds	r3, #1
 80022a6:	d025      	beq.n	80022f4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022a8:	f7ff fa46 	bl	8001738 <HAL_GetTick>
 80022ac:	0002      	movs	r2, r0
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	1ad3      	subs	r3, r2, r3
 80022b2:	68ba      	ldr	r2, [r7, #8]
 80022b4:	429a      	cmp	r2, r3
 80022b6:	d302      	bcc.n	80022be <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80022b8:	68bb      	ldr	r3, [r7, #8]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d11a      	bne.n	80022f4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	699b      	ldr	r3, [r3, #24]
 80022c4:	2202      	movs	r2, #2
 80022c6:	4013      	ands	r3, r2
 80022c8:	2b02      	cmp	r3, #2
 80022ca:	d013      	beq.n	80022f4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022d0:	2220      	movs	r2, #32
 80022d2:	431a      	orrs	r2, r3
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	2241      	movs	r2, #65	; 0x41
 80022dc:	2120      	movs	r1, #32
 80022de:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	2242      	movs	r2, #66	; 0x42
 80022e4:	2100      	movs	r1, #0
 80022e6:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	2240      	movs	r2, #64	; 0x40
 80022ec:	2100      	movs	r1, #0
 80022ee:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80022f0:	2301      	movs	r3, #1
 80022f2:	e007      	b.n	8002304 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	699b      	ldr	r3, [r3, #24]
 80022fa:	2202      	movs	r2, #2
 80022fc:	4013      	ands	r3, r2
 80022fe:	2b02      	cmp	r3, #2
 8002300:	d1c5      	bne.n	800228e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002302:	2300      	movs	r3, #0
}
 8002304:	0018      	movs	r0, r3
 8002306:	46bd      	mov	sp, r7
 8002308:	b004      	add	sp, #16
 800230a:	bd80      	pop	{r7, pc}

0800230c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b084      	sub	sp, #16
 8002310:	af00      	add	r7, sp, #0
 8002312:	60f8      	str	r0, [r7, #12]
 8002314:	60b9      	str	r1, [r7, #8]
 8002316:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002318:	e02f      	b.n	800237a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800231a:	687a      	ldr	r2, [r7, #4]
 800231c:	68b9      	ldr	r1, [r7, #8]
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	0018      	movs	r0, r3
 8002322:	f000 f8d5 	bl	80024d0 <I2C_IsErrorOccurred>
 8002326:	1e03      	subs	r3, r0, #0
 8002328:	d001      	beq.n	800232e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800232a:	2301      	movs	r3, #1
 800232c:	e02d      	b.n	800238a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800232e:	f7ff fa03 	bl	8001738 <HAL_GetTick>
 8002332:	0002      	movs	r2, r0
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	1ad3      	subs	r3, r2, r3
 8002338:	68ba      	ldr	r2, [r7, #8]
 800233a:	429a      	cmp	r2, r3
 800233c:	d302      	bcc.n	8002344 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800233e:	68bb      	ldr	r3, [r7, #8]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d11a      	bne.n	800237a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	699b      	ldr	r3, [r3, #24]
 800234a:	2220      	movs	r2, #32
 800234c:	4013      	ands	r3, r2
 800234e:	2b20      	cmp	r3, #32
 8002350:	d013      	beq.n	800237a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002356:	2220      	movs	r2, #32
 8002358:	431a      	orrs	r2, r3
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	2241      	movs	r2, #65	; 0x41
 8002362:	2120      	movs	r1, #32
 8002364:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	2242      	movs	r2, #66	; 0x42
 800236a:	2100      	movs	r1, #0
 800236c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	2240      	movs	r2, #64	; 0x40
 8002372:	2100      	movs	r1, #0
 8002374:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8002376:	2301      	movs	r3, #1
 8002378:	e007      	b.n	800238a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	699b      	ldr	r3, [r3, #24]
 8002380:	2220      	movs	r2, #32
 8002382:	4013      	ands	r3, r2
 8002384:	2b20      	cmp	r3, #32
 8002386:	d1c8      	bne.n	800231a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002388:	2300      	movs	r3, #0
}
 800238a:	0018      	movs	r0, r3
 800238c:	46bd      	mov	sp, r7
 800238e:	b004      	add	sp, #16
 8002390:	bd80      	pop	{r7, pc}
	...

08002394 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b086      	sub	sp, #24
 8002398:	af00      	add	r7, sp, #0
 800239a:	60f8      	str	r0, [r7, #12]
 800239c:	60b9      	str	r1, [r7, #8]
 800239e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023a0:	2317      	movs	r3, #23
 80023a2:	18fb      	adds	r3, r7, r3
 80023a4:	2200      	movs	r2, #0
 80023a6:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80023a8:	e07b      	b.n	80024a2 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80023aa:	687a      	ldr	r2, [r7, #4]
 80023ac:	68b9      	ldr	r1, [r7, #8]
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	0018      	movs	r0, r3
 80023b2:	f000 f88d 	bl	80024d0 <I2C_IsErrorOccurred>
 80023b6:	1e03      	subs	r3, r0, #0
 80023b8:	d003      	beq.n	80023c2 <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 80023ba:	2317      	movs	r3, #23
 80023bc:	18fb      	adds	r3, r7, r3
 80023be:	2201      	movs	r2, #1
 80023c0:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	699b      	ldr	r3, [r3, #24]
 80023c8:	2220      	movs	r2, #32
 80023ca:	4013      	ands	r3, r2
 80023cc:	2b20      	cmp	r3, #32
 80023ce:	d140      	bne.n	8002452 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 80023d0:	2117      	movs	r1, #23
 80023d2:	187b      	adds	r3, r7, r1
 80023d4:	781b      	ldrb	r3, [r3, #0]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d13b      	bne.n	8002452 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	699b      	ldr	r3, [r3, #24]
 80023e0:	2204      	movs	r2, #4
 80023e2:	4013      	ands	r3, r2
 80023e4:	2b04      	cmp	r3, #4
 80023e6:	d106      	bne.n	80023f6 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d002      	beq.n	80023f6 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 80023f0:	187b      	adds	r3, r7, r1
 80023f2:	2200      	movs	r2, #0
 80023f4:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	699b      	ldr	r3, [r3, #24]
 80023fc:	2210      	movs	r2, #16
 80023fe:	4013      	ands	r3, r2
 8002400:	2b10      	cmp	r3, #16
 8002402:	d123      	bne.n	800244c <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	2210      	movs	r2, #16
 800240a:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	2204      	movs	r2, #4
 8002410:	645a      	str	r2, [r3, #68]	; 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	2220      	movs	r2, #32
 8002418:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	685a      	ldr	r2, [r3, #4]
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	4929      	ldr	r1, [pc, #164]	; (80024cc <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 8002426:	400a      	ands	r2, r1
 8002428:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	2241      	movs	r2, #65	; 0x41
 800242e:	2120      	movs	r1, #32
 8002430:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	2242      	movs	r2, #66	; 0x42
 8002436:	2100      	movs	r1, #0
 8002438:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	2240      	movs	r2, #64	; 0x40
 800243e:	2100      	movs	r1, #0
 8002440:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8002442:	2317      	movs	r3, #23
 8002444:	18fb      	adds	r3, r7, r3
 8002446:	2201      	movs	r2, #1
 8002448:	701a      	strb	r2, [r3, #0]
 800244a:	e002      	b.n	8002452 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	2200      	movs	r2, #0
 8002450:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8002452:	f7ff f971 	bl	8001738 <HAL_GetTick>
 8002456:	0002      	movs	r2, r0
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	1ad3      	subs	r3, r2, r3
 800245c:	68ba      	ldr	r2, [r7, #8]
 800245e:	429a      	cmp	r2, r3
 8002460:	d302      	bcc.n	8002468 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 8002462:	68bb      	ldr	r3, [r7, #8]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d11c      	bne.n	80024a2 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 8002468:	2017      	movs	r0, #23
 800246a:	183b      	adds	r3, r7, r0
 800246c:	781b      	ldrb	r3, [r3, #0]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d117      	bne.n	80024a2 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	699b      	ldr	r3, [r3, #24]
 8002478:	2204      	movs	r2, #4
 800247a:	4013      	ands	r3, r2
 800247c:	2b04      	cmp	r3, #4
 800247e:	d010      	beq.n	80024a2 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002484:	2220      	movs	r2, #32
 8002486:	431a      	orrs	r2, r3
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	2241      	movs	r2, #65	; 0x41
 8002490:	2120      	movs	r1, #32
 8002492:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	2240      	movs	r2, #64	; 0x40
 8002498:	2100      	movs	r1, #0
 800249a:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 800249c:	183b      	adds	r3, r7, r0
 800249e:	2201      	movs	r2, #1
 80024a0:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	699b      	ldr	r3, [r3, #24]
 80024a8:	2204      	movs	r2, #4
 80024aa:	4013      	ands	r3, r2
 80024ac:	2b04      	cmp	r3, #4
 80024ae:	d005      	beq.n	80024bc <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 80024b0:	2317      	movs	r3, #23
 80024b2:	18fb      	adds	r3, r7, r3
 80024b4:	781b      	ldrb	r3, [r3, #0]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d100      	bne.n	80024bc <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 80024ba:	e776      	b.n	80023aa <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 80024bc:	2317      	movs	r3, #23
 80024be:	18fb      	adds	r3, r7, r3
 80024c0:	781b      	ldrb	r3, [r3, #0]
}
 80024c2:	0018      	movs	r0, r3
 80024c4:	46bd      	mov	sp, r7
 80024c6:	b006      	add	sp, #24
 80024c8:	bd80      	pop	{r7, pc}
 80024ca:	46c0      	nop			; (mov r8, r8)
 80024cc:	fe00e800 	.word	0xfe00e800

080024d0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80024d0:	b590      	push	{r4, r7, lr}
 80024d2:	b08b      	sub	sp, #44	; 0x2c
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	60f8      	str	r0, [r7, #12]
 80024d8:	60b9      	str	r1, [r7, #8]
 80024da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80024dc:	2327      	movs	r3, #39	; 0x27
 80024de:	18fb      	adds	r3, r7, r3
 80024e0:	2200      	movs	r2, #0
 80024e2:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	699b      	ldr	r3, [r3, #24]
 80024ea:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80024ec:	2300      	movs	r3, #0
 80024ee:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80024f4:	69bb      	ldr	r3, [r7, #24]
 80024f6:	2210      	movs	r2, #16
 80024f8:	4013      	ands	r3, r2
 80024fa:	d100      	bne.n	80024fe <I2C_IsErrorOccurred+0x2e>
 80024fc:	e082      	b.n	8002604 <I2C_IsErrorOccurred+0x134>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	2210      	movs	r2, #16
 8002504:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002506:	e060      	b.n	80025ca <I2C_IsErrorOccurred+0xfa>
 8002508:	2427      	movs	r4, #39	; 0x27
 800250a:	193b      	adds	r3, r7, r4
 800250c:	193a      	adds	r2, r7, r4
 800250e:	7812      	ldrb	r2, [r2, #0]
 8002510:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	3301      	adds	r3, #1
 8002516:	d058      	beq.n	80025ca <I2C_IsErrorOccurred+0xfa>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002518:	f7ff f90e 	bl	8001738 <HAL_GetTick>
 800251c:	0002      	movs	r2, r0
 800251e:	69fb      	ldr	r3, [r7, #28]
 8002520:	1ad3      	subs	r3, r2, r3
 8002522:	68ba      	ldr	r2, [r7, #8]
 8002524:	429a      	cmp	r2, r3
 8002526:	d306      	bcc.n	8002536 <I2C_IsErrorOccurred+0x66>
 8002528:	193b      	adds	r3, r7, r4
 800252a:	193a      	adds	r2, r7, r4
 800252c:	7812      	ldrb	r2, [r2, #0]
 800252e:	701a      	strb	r2, [r3, #0]
 8002530:	68bb      	ldr	r3, [r7, #8]
 8002532:	2b00      	cmp	r3, #0
 8002534:	d149      	bne.n	80025ca <I2C_IsErrorOccurred+0xfa>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	685a      	ldr	r2, [r3, #4]
 800253c:	2380      	movs	r3, #128	; 0x80
 800253e:	01db      	lsls	r3, r3, #7
 8002540:	4013      	ands	r3, r2
 8002542:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002544:	2013      	movs	r0, #19
 8002546:	183b      	adds	r3, r7, r0
 8002548:	68fa      	ldr	r2, [r7, #12]
 800254a:	2142      	movs	r1, #66	; 0x42
 800254c:	5c52      	ldrb	r2, [r2, r1]
 800254e:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	699a      	ldr	r2, [r3, #24]
 8002556:	2380      	movs	r3, #128	; 0x80
 8002558:	021b      	lsls	r3, r3, #8
 800255a:	401a      	ands	r2, r3
 800255c:	2380      	movs	r3, #128	; 0x80
 800255e:	021b      	lsls	r3, r3, #8
 8002560:	429a      	cmp	r2, r3
 8002562:	d126      	bne.n	80025b2 <I2C_IsErrorOccurred+0xe2>
 8002564:	697a      	ldr	r2, [r7, #20]
 8002566:	2380      	movs	r3, #128	; 0x80
 8002568:	01db      	lsls	r3, r3, #7
 800256a:	429a      	cmp	r2, r3
 800256c:	d021      	beq.n	80025b2 <I2C_IsErrorOccurred+0xe2>
              (tmp1 != I2C_CR2_STOP) && \
 800256e:	183b      	adds	r3, r7, r0
 8002570:	781b      	ldrb	r3, [r3, #0]
 8002572:	2b20      	cmp	r3, #32
 8002574:	d01d      	beq.n	80025b2 <I2C_IsErrorOccurred+0xe2>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	685a      	ldr	r2, [r3, #4]
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	2180      	movs	r1, #128	; 0x80
 8002582:	01c9      	lsls	r1, r1, #7
 8002584:	430a      	orrs	r2, r1
 8002586:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002588:	f7ff f8d6 	bl	8001738 <HAL_GetTick>
 800258c:	0003      	movs	r3, r0
 800258e:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002590:	e00f      	b.n	80025b2 <I2C_IsErrorOccurred+0xe2>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002592:	f7ff f8d1 	bl	8001738 <HAL_GetTick>
 8002596:	0002      	movs	r2, r0
 8002598:	69fb      	ldr	r3, [r7, #28]
 800259a:	1ad3      	subs	r3, r2, r3
 800259c:	2b19      	cmp	r3, #25
 800259e:	d908      	bls.n	80025b2 <I2C_IsErrorOccurred+0xe2>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80025a0:	6a3b      	ldr	r3, [r7, #32]
 80025a2:	2220      	movs	r2, #32
 80025a4:	4313      	orrs	r3, r2
 80025a6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80025a8:	2327      	movs	r3, #39	; 0x27
 80025aa:	18fb      	adds	r3, r7, r3
 80025ac:	2201      	movs	r2, #1
 80025ae:	701a      	strb	r2, [r3, #0]

              break;
 80025b0:	e00b      	b.n	80025ca <I2C_IsErrorOccurred+0xfa>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	699b      	ldr	r3, [r3, #24]
 80025b8:	2220      	movs	r2, #32
 80025ba:	4013      	ands	r3, r2
 80025bc:	2127      	movs	r1, #39	; 0x27
 80025be:	187a      	adds	r2, r7, r1
 80025c0:	1879      	adds	r1, r7, r1
 80025c2:	7809      	ldrb	r1, [r1, #0]
 80025c4:	7011      	strb	r1, [r2, #0]
 80025c6:	2b20      	cmp	r3, #32
 80025c8:	d1e3      	bne.n	8002592 <I2C_IsErrorOccurred+0xc2>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	699b      	ldr	r3, [r3, #24]
 80025d0:	2220      	movs	r2, #32
 80025d2:	4013      	ands	r3, r2
 80025d4:	2b20      	cmp	r3, #32
 80025d6:	d004      	beq.n	80025e2 <I2C_IsErrorOccurred+0x112>
 80025d8:	2327      	movs	r3, #39	; 0x27
 80025da:	18fb      	adds	r3, r7, r3
 80025dc:	781b      	ldrb	r3, [r3, #0]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d092      	beq.n	8002508 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80025e2:	2327      	movs	r3, #39	; 0x27
 80025e4:	18fb      	adds	r3, r7, r3
 80025e6:	781b      	ldrb	r3, [r3, #0]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d103      	bne.n	80025f4 <I2C_IsErrorOccurred+0x124>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	2220      	movs	r2, #32
 80025f2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80025f4:	6a3b      	ldr	r3, [r7, #32]
 80025f6:	2204      	movs	r2, #4
 80025f8:	4313      	orrs	r3, r2
 80025fa:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80025fc:	2327      	movs	r3, #39	; 0x27
 80025fe:	18fb      	adds	r3, r7, r3
 8002600:	2201      	movs	r2, #1
 8002602:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	699b      	ldr	r3, [r3, #24]
 800260a:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800260c:	69ba      	ldr	r2, [r7, #24]
 800260e:	2380      	movs	r3, #128	; 0x80
 8002610:	005b      	lsls	r3, r3, #1
 8002612:	4013      	ands	r3, r2
 8002614:	d00c      	beq.n	8002630 <I2C_IsErrorOccurred+0x160>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002616:	6a3b      	ldr	r3, [r7, #32]
 8002618:	2201      	movs	r2, #1
 800261a:	4313      	orrs	r3, r2
 800261c:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	2280      	movs	r2, #128	; 0x80
 8002624:	0052      	lsls	r2, r2, #1
 8002626:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002628:	2327      	movs	r3, #39	; 0x27
 800262a:	18fb      	adds	r3, r7, r3
 800262c:	2201      	movs	r2, #1
 800262e:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002630:	69ba      	ldr	r2, [r7, #24]
 8002632:	2380      	movs	r3, #128	; 0x80
 8002634:	00db      	lsls	r3, r3, #3
 8002636:	4013      	ands	r3, r2
 8002638:	d00c      	beq.n	8002654 <I2C_IsErrorOccurred+0x184>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800263a:	6a3b      	ldr	r3, [r7, #32]
 800263c:	2208      	movs	r2, #8
 800263e:	4313      	orrs	r3, r2
 8002640:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	2280      	movs	r2, #128	; 0x80
 8002648:	00d2      	lsls	r2, r2, #3
 800264a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800264c:	2327      	movs	r3, #39	; 0x27
 800264e:	18fb      	adds	r3, r7, r3
 8002650:	2201      	movs	r2, #1
 8002652:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002654:	69ba      	ldr	r2, [r7, #24]
 8002656:	2380      	movs	r3, #128	; 0x80
 8002658:	009b      	lsls	r3, r3, #2
 800265a:	4013      	ands	r3, r2
 800265c:	d00c      	beq.n	8002678 <I2C_IsErrorOccurred+0x1a8>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800265e:	6a3b      	ldr	r3, [r7, #32]
 8002660:	2202      	movs	r2, #2
 8002662:	4313      	orrs	r3, r2
 8002664:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	2280      	movs	r2, #128	; 0x80
 800266c:	0092      	lsls	r2, r2, #2
 800266e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002670:	2327      	movs	r3, #39	; 0x27
 8002672:	18fb      	adds	r3, r7, r3
 8002674:	2201      	movs	r2, #1
 8002676:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8002678:	2327      	movs	r3, #39	; 0x27
 800267a:	18fb      	adds	r3, r7, r3
 800267c:	781b      	ldrb	r3, [r3, #0]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d01d      	beq.n	80026be <I2C_IsErrorOccurred+0x1ee>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	0018      	movs	r0, r3
 8002686:	f7ff fd81 	bl	800218c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	685a      	ldr	r2, [r3, #4]
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	490d      	ldr	r1, [pc, #52]	; (80026cc <I2C_IsErrorOccurred+0x1fc>)
 8002696:	400a      	ands	r2, r1
 8002698:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800269e:	6a3b      	ldr	r3, [r7, #32]
 80026a0:	431a      	orrs	r2, r3
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	2241      	movs	r2, #65	; 0x41
 80026aa:	2120      	movs	r1, #32
 80026ac:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	2242      	movs	r2, #66	; 0x42
 80026b2:	2100      	movs	r1, #0
 80026b4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	2240      	movs	r2, #64	; 0x40
 80026ba:	2100      	movs	r1, #0
 80026bc:	5499      	strb	r1, [r3, r2]
  }

  return status;
 80026be:	2327      	movs	r3, #39	; 0x27
 80026c0:	18fb      	adds	r3, r7, r3
 80026c2:	781b      	ldrb	r3, [r3, #0]
}
 80026c4:	0018      	movs	r0, r3
 80026c6:	46bd      	mov	sp, r7
 80026c8:	b00b      	add	sp, #44	; 0x2c
 80026ca:	bd90      	pop	{r4, r7, pc}
 80026cc:	fe00e800 	.word	0xfe00e800

080026d0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80026d0:	b590      	push	{r4, r7, lr}
 80026d2:	b087      	sub	sp, #28
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	60f8      	str	r0, [r7, #12]
 80026d8:	0008      	movs	r0, r1
 80026da:	0011      	movs	r1, r2
 80026dc:	607b      	str	r3, [r7, #4]
 80026de:	240a      	movs	r4, #10
 80026e0:	193b      	adds	r3, r7, r4
 80026e2:	1c02      	adds	r2, r0, #0
 80026e4:	801a      	strh	r2, [r3, #0]
 80026e6:	2009      	movs	r0, #9
 80026e8:	183b      	adds	r3, r7, r0
 80026ea:	1c0a      	adds	r2, r1, #0
 80026ec:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80026ee:	193b      	adds	r3, r7, r4
 80026f0:	881b      	ldrh	r3, [r3, #0]
 80026f2:	059b      	lsls	r3, r3, #22
 80026f4:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80026f6:	183b      	adds	r3, r7, r0
 80026f8:	781b      	ldrb	r3, [r3, #0]
 80026fa:	0419      	lsls	r1, r3, #16
 80026fc:	23ff      	movs	r3, #255	; 0xff
 80026fe:	041b      	lsls	r3, r3, #16
 8002700:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002702:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002708:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800270a:	4313      	orrs	r3, r2
 800270c:	005b      	lsls	r3, r3, #1
 800270e:	085b      	lsrs	r3, r3, #1
 8002710:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	685b      	ldr	r3, [r3, #4]
 8002718:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800271a:	0d51      	lsrs	r1, r2, #21
 800271c:	2280      	movs	r2, #128	; 0x80
 800271e:	00d2      	lsls	r2, r2, #3
 8002720:	400a      	ands	r2, r1
 8002722:	4907      	ldr	r1, [pc, #28]	; (8002740 <I2C_TransferConfig+0x70>)
 8002724:	430a      	orrs	r2, r1
 8002726:	43d2      	mvns	r2, r2
 8002728:	401a      	ands	r2, r3
 800272a:	0011      	movs	r1, r2
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	697a      	ldr	r2, [r7, #20]
 8002732:	430a      	orrs	r2, r1
 8002734:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002736:	46c0      	nop			; (mov r8, r8)
 8002738:	46bd      	mov	sp, r7
 800273a:	b007      	add	sp, #28
 800273c:	bd90      	pop	{r4, r7, pc}
 800273e:	46c0      	nop			; (mov r8, r8)
 8002740:	03ff63ff 	.word	0x03ff63ff

08002744 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b082      	sub	sp, #8
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
 800274c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	2241      	movs	r2, #65	; 0x41
 8002752:	5c9b      	ldrb	r3, [r3, r2]
 8002754:	b2db      	uxtb	r3, r3
 8002756:	2b20      	cmp	r3, #32
 8002758:	d138      	bne.n	80027cc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2240      	movs	r2, #64	; 0x40
 800275e:	5c9b      	ldrb	r3, [r3, r2]
 8002760:	2b01      	cmp	r3, #1
 8002762:	d101      	bne.n	8002768 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002764:	2302      	movs	r3, #2
 8002766:	e032      	b.n	80027ce <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2240      	movs	r2, #64	; 0x40
 800276c:	2101      	movs	r1, #1
 800276e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2241      	movs	r2, #65	; 0x41
 8002774:	2124      	movs	r1, #36	; 0x24
 8002776:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	681a      	ldr	r2, [r3, #0]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	2101      	movs	r1, #1
 8002784:	438a      	bics	r2, r1
 8002786:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	681a      	ldr	r2, [r3, #0]
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4911      	ldr	r1, [pc, #68]	; (80027d8 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8002794:	400a      	ands	r2, r1
 8002796:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	6819      	ldr	r1, [r3, #0]
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	683a      	ldr	r2, [r7, #0]
 80027a4:	430a      	orrs	r2, r1
 80027a6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	681a      	ldr	r2, [r3, #0]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	2101      	movs	r1, #1
 80027b4:	430a      	orrs	r2, r1
 80027b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2241      	movs	r2, #65	; 0x41
 80027bc:	2120      	movs	r1, #32
 80027be:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2240      	movs	r2, #64	; 0x40
 80027c4:	2100      	movs	r1, #0
 80027c6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80027c8:	2300      	movs	r3, #0
 80027ca:	e000      	b.n	80027ce <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80027cc:	2302      	movs	r3, #2
  }
}
 80027ce:	0018      	movs	r0, r3
 80027d0:	46bd      	mov	sp, r7
 80027d2:	b002      	add	sp, #8
 80027d4:	bd80      	pop	{r7, pc}
 80027d6:	46c0      	nop			; (mov r8, r8)
 80027d8:	ffffefff 	.word	0xffffefff

080027dc <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b084      	sub	sp, #16
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
 80027e4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2241      	movs	r2, #65	; 0x41
 80027ea:	5c9b      	ldrb	r3, [r3, r2]
 80027ec:	b2db      	uxtb	r3, r3
 80027ee:	2b20      	cmp	r3, #32
 80027f0:	d139      	bne.n	8002866 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2240      	movs	r2, #64	; 0x40
 80027f6:	5c9b      	ldrb	r3, [r3, r2]
 80027f8:	2b01      	cmp	r3, #1
 80027fa:	d101      	bne.n	8002800 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80027fc:	2302      	movs	r3, #2
 80027fe:	e033      	b.n	8002868 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2240      	movs	r2, #64	; 0x40
 8002804:	2101      	movs	r1, #1
 8002806:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2241      	movs	r2, #65	; 0x41
 800280c:	2124      	movs	r1, #36	; 0x24
 800280e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	681a      	ldr	r2, [r3, #0]
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	2101      	movs	r1, #1
 800281c:	438a      	bics	r2, r1
 800281e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	4a11      	ldr	r2, [pc, #68]	; (8002870 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 800282c:	4013      	ands	r3, r2
 800282e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	021b      	lsls	r3, r3, #8
 8002834:	68fa      	ldr	r2, [r7, #12]
 8002836:	4313      	orrs	r3, r2
 8002838:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	68fa      	ldr	r2, [r7, #12]
 8002840:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	681a      	ldr	r2, [r3, #0]
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	2101      	movs	r1, #1
 800284e:	430a      	orrs	r2, r1
 8002850:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2241      	movs	r2, #65	; 0x41
 8002856:	2120      	movs	r1, #32
 8002858:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2240      	movs	r2, #64	; 0x40
 800285e:	2100      	movs	r1, #0
 8002860:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002862:	2300      	movs	r3, #0
 8002864:	e000      	b.n	8002868 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002866:	2302      	movs	r3, #2
  }
}
 8002868:	0018      	movs	r0, r3
 800286a:	46bd      	mov	sp, r7
 800286c:	b004      	add	sp, #16
 800286e:	bd80      	pop	{r7, pc}
 8002870:	fffff0ff 	.word	0xfffff0ff

08002874 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b088      	sub	sp, #32
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d101      	bne.n	8002886 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002882:	2301      	movs	r3, #1
 8002884:	e301      	b.n	8002e8a <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	2201      	movs	r2, #1
 800288c:	4013      	ands	r3, r2
 800288e:	d100      	bne.n	8002892 <HAL_RCC_OscConfig+0x1e>
 8002890:	e08d      	b.n	80029ae <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002892:	4bc3      	ldr	r3, [pc, #780]	; (8002ba0 <HAL_RCC_OscConfig+0x32c>)
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	220c      	movs	r2, #12
 8002898:	4013      	ands	r3, r2
 800289a:	2b04      	cmp	r3, #4
 800289c:	d00e      	beq.n	80028bc <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800289e:	4bc0      	ldr	r3, [pc, #768]	; (8002ba0 <HAL_RCC_OscConfig+0x32c>)
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	220c      	movs	r2, #12
 80028a4:	4013      	ands	r3, r2
 80028a6:	2b08      	cmp	r3, #8
 80028a8:	d116      	bne.n	80028d8 <HAL_RCC_OscConfig+0x64>
 80028aa:	4bbd      	ldr	r3, [pc, #756]	; (8002ba0 <HAL_RCC_OscConfig+0x32c>)
 80028ac:	685a      	ldr	r2, [r3, #4]
 80028ae:	2380      	movs	r3, #128	; 0x80
 80028b0:	025b      	lsls	r3, r3, #9
 80028b2:	401a      	ands	r2, r3
 80028b4:	2380      	movs	r3, #128	; 0x80
 80028b6:	025b      	lsls	r3, r3, #9
 80028b8:	429a      	cmp	r2, r3
 80028ba:	d10d      	bne.n	80028d8 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028bc:	4bb8      	ldr	r3, [pc, #736]	; (8002ba0 <HAL_RCC_OscConfig+0x32c>)
 80028be:	681a      	ldr	r2, [r3, #0]
 80028c0:	2380      	movs	r3, #128	; 0x80
 80028c2:	029b      	lsls	r3, r3, #10
 80028c4:	4013      	ands	r3, r2
 80028c6:	d100      	bne.n	80028ca <HAL_RCC_OscConfig+0x56>
 80028c8:	e070      	b.n	80029ac <HAL_RCC_OscConfig+0x138>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d000      	beq.n	80028d4 <HAL_RCC_OscConfig+0x60>
 80028d2:	e06b      	b.n	80029ac <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 80028d4:	2301      	movs	r3, #1
 80028d6:	e2d8      	b.n	8002e8a <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	2b01      	cmp	r3, #1
 80028de:	d107      	bne.n	80028f0 <HAL_RCC_OscConfig+0x7c>
 80028e0:	4baf      	ldr	r3, [pc, #700]	; (8002ba0 <HAL_RCC_OscConfig+0x32c>)
 80028e2:	681a      	ldr	r2, [r3, #0]
 80028e4:	4bae      	ldr	r3, [pc, #696]	; (8002ba0 <HAL_RCC_OscConfig+0x32c>)
 80028e6:	2180      	movs	r1, #128	; 0x80
 80028e8:	0249      	lsls	r1, r1, #9
 80028ea:	430a      	orrs	r2, r1
 80028ec:	601a      	str	r2, [r3, #0]
 80028ee:	e02f      	b.n	8002950 <HAL_RCC_OscConfig+0xdc>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d10c      	bne.n	8002912 <HAL_RCC_OscConfig+0x9e>
 80028f8:	4ba9      	ldr	r3, [pc, #676]	; (8002ba0 <HAL_RCC_OscConfig+0x32c>)
 80028fa:	681a      	ldr	r2, [r3, #0]
 80028fc:	4ba8      	ldr	r3, [pc, #672]	; (8002ba0 <HAL_RCC_OscConfig+0x32c>)
 80028fe:	49a9      	ldr	r1, [pc, #676]	; (8002ba4 <HAL_RCC_OscConfig+0x330>)
 8002900:	400a      	ands	r2, r1
 8002902:	601a      	str	r2, [r3, #0]
 8002904:	4ba6      	ldr	r3, [pc, #664]	; (8002ba0 <HAL_RCC_OscConfig+0x32c>)
 8002906:	681a      	ldr	r2, [r3, #0]
 8002908:	4ba5      	ldr	r3, [pc, #660]	; (8002ba0 <HAL_RCC_OscConfig+0x32c>)
 800290a:	49a7      	ldr	r1, [pc, #668]	; (8002ba8 <HAL_RCC_OscConfig+0x334>)
 800290c:	400a      	ands	r2, r1
 800290e:	601a      	str	r2, [r3, #0]
 8002910:	e01e      	b.n	8002950 <HAL_RCC_OscConfig+0xdc>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	2b05      	cmp	r3, #5
 8002918:	d10e      	bne.n	8002938 <HAL_RCC_OscConfig+0xc4>
 800291a:	4ba1      	ldr	r3, [pc, #644]	; (8002ba0 <HAL_RCC_OscConfig+0x32c>)
 800291c:	681a      	ldr	r2, [r3, #0]
 800291e:	4ba0      	ldr	r3, [pc, #640]	; (8002ba0 <HAL_RCC_OscConfig+0x32c>)
 8002920:	2180      	movs	r1, #128	; 0x80
 8002922:	02c9      	lsls	r1, r1, #11
 8002924:	430a      	orrs	r2, r1
 8002926:	601a      	str	r2, [r3, #0]
 8002928:	4b9d      	ldr	r3, [pc, #628]	; (8002ba0 <HAL_RCC_OscConfig+0x32c>)
 800292a:	681a      	ldr	r2, [r3, #0]
 800292c:	4b9c      	ldr	r3, [pc, #624]	; (8002ba0 <HAL_RCC_OscConfig+0x32c>)
 800292e:	2180      	movs	r1, #128	; 0x80
 8002930:	0249      	lsls	r1, r1, #9
 8002932:	430a      	orrs	r2, r1
 8002934:	601a      	str	r2, [r3, #0]
 8002936:	e00b      	b.n	8002950 <HAL_RCC_OscConfig+0xdc>
 8002938:	4b99      	ldr	r3, [pc, #612]	; (8002ba0 <HAL_RCC_OscConfig+0x32c>)
 800293a:	681a      	ldr	r2, [r3, #0]
 800293c:	4b98      	ldr	r3, [pc, #608]	; (8002ba0 <HAL_RCC_OscConfig+0x32c>)
 800293e:	4999      	ldr	r1, [pc, #612]	; (8002ba4 <HAL_RCC_OscConfig+0x330>)
 8002940:	400a      	ands	r2, r1
 8002942:	601a      	str	r2, [r3, #0]
 8002944:	4b96      	ldr	r3, [pc, #600]	; (8002ba0 <HAL_RCC_OscConfig+0x32c>)
 8002946:	681a      	ldr	r2, [r3, #0]
 8002948:	4b95      	ldr	r3, [pc, #596]	; (8002ba0 <HAL_RCC_OscConfig+0x32c>)
 800294a:	4997      	ldr	r1, [pc, #604]	; (8002ba8 <HAL_RCC_OscConfig+0x334>)
 800294c:	400a      	ands	r2, r1
 800294e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d014      	beq.n	8002982 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002958:	f7fe feee 	bl	8001738 <HAL_GetTick>
 800295c:	0003      	movs	r3, r0
 800295e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002960:	e008      	b.n	8002974 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002962:	f7fe fee9 	bl	8001738 <HAL_GetTick>
 8002966:	0002      	movs	r2, r0
 8002968:	69bb      	ldr	r3, [r7, #24]
 800296a:	1ad3      	subs	r3, r2, r3
 800296c:	2b64      	cmp	r3, #100	; 0x64
 800296e:	d901      	bls.n	8002974 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8002970:	2303      	movs	r3, #3
 8002972:	e28a      	b.n	8002e8a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002974:	4b8a      	ldr	r3, [pc, #552]	; (8002ba0 <HAL_RCC_OscConfig+0x32c>)
 8002976:	681a      	ldr	r2, [r3, #0]
 8002978:	2380      	movs	r3, #128	; 0x80
 800297a:	029b      	lsls	r3, r3, #10
 800297c:	4013      	ands	r3, r2
 800297e:	d0f0      	beq.n	8002962 <HAL_RCC_OscConfig+0xee>
 8002980:	e015      	b.n	80029ae <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002982:	f7fe fed9 	bl	8001738 <HAL_GetTick>
 8002986:	0003      	movs	r3, r0
 8002988:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800298a:	e008      	b.n	800299e <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800298c:	f7fe fed4 	bl	8001738 <HAL_GetTick>
 8002990:	0002      	movs	r2, r0
 8002992:	69bb      	ldr	r3, [r7, #24]
 8002994:	1ad3      	subs	r3, r2, r3
 8002996:	2b64      	cmp	r3, #100	; 0x64
 8002998:	d901      	bls.n	800299e <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800299a:	2303      	movs	r3, #3
 800299c:	e275      	b.n	8002e8a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800299e:	4b80      	ldr	r3, [pc, #512]	; (8002ba0 <HAL_RCC_OscConfig+0x32c>)
 80029a0:	681a      	ldr	r2, [r3, #0]
 80029a2:	2380      	movs	r3, #128	; 0x80
 80029a4:	029b      	lsls	r3, r3, #10
 80029a6:	4013      	ands	r3, r2
 80029a8:	d1f0      	bne.n	800298c <HAL_RCC_OscConfig+0x118>
 80029aa:	e000      	b.n	80029ae <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029ac:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	2202      	movs	r2, #2
 80029b4:	4013      	ands	r3, r2
 80029b6:	d100      	bne.n	80029ba <HAL_RCC_OscConfig+0x146>
 80029b8:	e069      	b.n	8002a8e <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80029ba:	4b79      	ldr	r3, [pc, #484]	; (8002ba0 <HAL_RCC_OscConfig+0x32c>)
 80029bc:	685b      	ldr	r3, [r3, #4]
 80029be:	220c      	movs	r2, #12
 80029c0:	4013      	ands	r3, r2
 80029c2:	d00b      	beq.n	80029dc <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80029c4:	4b76      	ldr	r3, [pc, #472]	; (8002ba0 <HAL_RCC_OscConfig+0x32c>)
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	220c      	movs	r2, #12
 80029ca:	4013      	ands	r3, r2
 80029cc:	2b08      	cmp	r3, #8
 80029ce:	d11c      	bne.n	8002a0a <HAL_RCC_OscConfig+0x196>
 80029d0:	4b73      	ldr	r3, [pc, #460]	; (8002ba0 <HAL_RCC_OscConfig+0x32c>)
 80029d2:	685a      	ldr	r2, [r3, #4]
 80029d4:	2380      	movs	r3, #128	; 0x80
 80029d6:	025b      	lsls	r3, r3, #9
 80029d8:	4013      	ands	r3, r2
 80029da:	d116      	bne.n	8002a0a <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029dc:	4b70      	ldr	r3, [pc, #448]	; (8002ba0 <HAL_RCC_OscConfig+0x32c>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	2202      	movs	r2, #2
 80029e2:	4013      	ands	r3, r2
 80029e4:	d005      	beq.n	80029f2 <HAL_RCC_OscConfig+0x17e>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	68db      	ldr	r3, [r3, #12]
 80029ea:	2b01      	cmp	r3, #1
 80029ec:	d001      	beq.n	80029f2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80029ee:	2301      	movs	r3, #1
 80029f0:	e24b      	b.n	8002e8a <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029f2:	4b6b      	ldr	r3, [pc, #428]	; (8002ba0 <HAL_RCC_OscConfig+0x32c>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	22f8      	movs	r2, #248	; 0xf8
 80029f8:	4393      	bics	r3, r2
 80029fa:	0019      	movs	r1, r3
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	691b      	ldr	r3, [r3, #16]
 8002a00:	00da      	lsls	r2, r3, #3
 8002a02:	4b67      	ldr	r3, [pc, #412]	; (8002ba0 <HAL_RCC_OscConfig+0x32c>)
 8002a04:	430a      	orrs	r2, r1
 8002a06:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a08:	e041      	b.n	8002a8e <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	68db      	ldr	r3, [r3, #12]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d024      	beq.n	8002a5c <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a12:	4b63      	ldr	r3, [pc, #396]	; (8002ba0 <HAL_RCC_OscConfig+0x32c>)
 8002a14:	681a      	ldr	r2, [r3, #0]
 8002a16:	4b62      	ldr	r3, [pc, #392]	; (8002ba0 <HAL_RCC_OscConfig+0x32c>)
 8002a18:	2101      	movs	r1, #1
 8002a1a:	430a      	orrs	r2, r1
 8002a1c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a1e:	f7fe fe8b 	bl	8001738 <HAL_GetTick>
 8002a22:	0003      	movs	r3, r0
 8002a24:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a26:	e008      	b.n	8002a3a <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a28:	f7fe fe86 	bl	8001738 <HAL_GetTick>
 8002a2c:	0002      	movs	r2, r0
 8002a2e:	69bb      	ldr	r3, [r7, #24]
 8002a30:	1ad3      	subs	r3, r2, r3
 8002a32:	2b02      	cmp	r3, #2
 8002a34:	d901      	bls.n	8002a3a <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8002a36:	2303      	movs	r3, #3
 8002a38:	e227      	b.n	8002e8a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a3a:	4b59      	ldr	r3, [pc, #356]	; (8002ba0 <HAL_RCC_OscConfig+0x32c>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	2202      	movs	r2, #2
 8002a40:	4013      	ands	r3, r2
 8002a42:	d0f1      	beq.n	8002a28 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a44:	4b56      	ldr	r3, [pc, #344]	; (8002ba0 <HAL_RCC_OscConfig+0x32c>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	22f8      	movs	r2, #248	; 0xf8
 8002a4a:	4393      	bics	r3, r2
 8002a4c:	0019      	movs	r1, r3
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	691b      	ldr	r3, [r3, #16]
 8002a52:	00da      	lsls	r2, r3, #3
 8002a54:	4b52      	ldr	r3, [pc, #328]	; (8002ba0 <HAL_RCC_OscConfig+0x32c>)
 8002a56:	430a      	orrs	r2, r1
 8002a58:	601a      	str	r2, [r3, #0]
 8002a5a:	e018      	b.n	8002a8e <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a5c:	4b50      	ldr	r3, [pc, #320]	; (8002ba0 <HAL_RCC_OscConfig+0x32c>)
 8002a5e:	681a      	ldr	r2, [r3, #0]
 8002a60:	4b4f      	ldr	r3, [pc, #316]	; (8002ba0 <HAL_RCC_OscConfig+0x32c>)
 8002a62:	2101      	movs	r1, #1
 8002a64:	438a      	bics	r2, r1
 8002a66:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a68:	f7fe fe66 	bl	8001738 <HAL_GetTick>
 8002a6c:	0003      	movs	r3, r0
 8002a6e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a70:	e008      	b.n	8002a84 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a72:	f7fe fe61 	bl	8001738 <HAL_GetTick>
 8002a76:	0002      	movs	r2, r0
 8002a78:	69bb      	ldr	r3, [r7, #24]
 8002a7a:	1ad3      	subs	r3, r2, r3
 8002a7c:	2b02      	cmp	r3, #2
 8002a7e:	d901      	bls.n	8002a84 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8002a80:	2303      	movs	r3, #3
 8002a82:	e202      	b.n	8002e8a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a84:	4b46      	ldr	r3, [pc, #280]	; (8002ba0 <HAL_RCC_OscConfig+0x32c>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	2202      	movs	r2, #2
 8002a8a:	4013      	ands	r3, r2
 8002a8c:	d1f1      	bne.n	8002a72 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	2208      	movs	r2, #8
 8002a94:	4013      	ands	r3, r2
 8002a96:	d036      	beq.n	8002b06 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	69db      	ldr	r3, [r3, #28]
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d019      	beq.n	8002ad4 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002aa0:	4b3f      	ldr	r3, [pc, #252]	; (8002ba0 <HAL_RCC_OscConfig+0x32c>)
 8002aa2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002aa4:	4b3e      	ldr	r3, [pc, #248]	; (8002ba0 <HAL_RCC_OscConfig+0x32c>)
 8002aa6:	2101      	movs	r1, #1
 8002aa8:	430a      	orrs	r2, r1
 8002aaa:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002aac:	f7fe fe44 	bl	8001738 <HAL_GetTick>
 8002ab0:	0003      	movs	r3, r0
 8002ab2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ab4:	e008      	b.n	8002ac8 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ab6:	f7fe fe3f 	bl	8001738 <HAL_GetTick>
 8002aba:	0002      	movs	r2, r0
 8002abc:	69bb      	ldr	r3, [r7, #24]
 8002abe:	1ad3      	subs	r3, r2, r3
 8002ac0:	2b02      	cmp	r3, #2
 8002ac2:	d901      	bls.n	8002ac8 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8002ac4:	2303      	movs	r3, #3
 8002ac6:	e1e0      	b.n	8002e8a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ac8:	4b35      	ldr	r3, [pc, #212]	; (8002ba0 <HAL_RCC_OscConfig+0x32c>)
 8002aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002acc:	2202      	movs	r2, #2
 8002ace:	4013      	ands	r3, r2
 8002ad0:	d0f1      	beq.n	8002ab6 <HAL_RCC_OscConfig+0x242>
 8002ad2:	e018      	b.n	8002b06 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ad4:	4b32      	ldr	r3, [pc, #200]	; (8002ba0 <HAL_RCC_OscConfig+0x32c>)
 8002ad6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002ad8:	4b31      	ldr	r3, [pc, #196]	; (8002ba0 <HAL_RCC_OscConfig+0x32c>)
 8002ada:	2101      	movs	r1, #1
 8002adc:	438a      	bics	r2, r1
 8002ade:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ae0:	f7fe fe2a 	bl	8001738 <HAL_GetTick>
 8002ae4:	0003      	movs	r3, r0
 8002ae6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ae8:	e008      	b.n	8002afc <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002aea:	f7fe fe25 	bl	8001738 <HAL_GetTick>
 8002aee:	0002      	movs	r2, r0
 8002af0:	69bb      	ldr	r3, [r7, #24]
 8002af2:	1ad3      	subs	r3, r2, r3
 8002af4:	2b02      	cmp	r3, #2
 8002af6:	d901      	bls.n	8002afc <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8002af8:	2303      	movs	r3, #3
 8002afa:	e1c6      	b.n	8002e8a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002afc:	4b28      	ldr	r3, [pc, #160]	; (8002ba0 <HAL_RCC_OscConfig+0x32c>)
 8002afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b00:	2202      	movs	r2, #2
 8002b02:	4013      	ands	r3, r2
 8002b04:	d1f1      	bne.n	8002aea <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	2204      	movs	r2, #4
 8002b0c:	4013      	ands	r3, r2
 8002b0e:	d100      	bne.n	8002b12 <HAL_RCC_OscConfig+0x29e>
 8002b10:	e0b4      	b.n	8002c7c <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b12:	201f      	movs	r0, #31
 8002b14:	183b      	adds	r3, r7, r0
 8002b16:	2200      	movs	r2, #0
 8002b18:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b1a:	4b21      	ldr	r3, [pc, #132]	; (8002ba0 <HAL_RCC_OscConfig+0x32c>)
 8002b1c:	69da      	ldr	r2, [r3, #28]
 8002b1e:	2380      	movs	r3, #128	; 0x80
 8002b20:	055b      	lsls	r3, r3, #21
 8002b22:	4013      	ands	r3, r2
 8002b24:	d110      	bne.n	8002b48 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b26:	4b1e      	ldr	r3, [pc, #120]	; (8002ba0 <HAL_RCC_OscConfig+0x32c>)
 8002b28:	69da      	ldr	r2, [r3, #28]
 8002b2a:	4b1d      	ldr	r3, [pc, #116]	; (8002ba0 <HAL_RCC_OscConfig+0x32c>)
 8002b2c:	2180      	movs	r1, #128	; 0x80
 8002b2e:	0549      	lsls	r1, r1, #21
 8002b30:	430a      	orrs	r2, r1
 8002b32:	61da      	str	r2, [r3, #28]
 8002b34:	4b1a      	ldr	r3, [pc, #104]	; (8002ba0 <HAL_RCC_OscConfig+0x32c>)
 8002b36:	69da      	ldr	r2, [r3, #28]
 8002b38:	2380      	movs	r3, #128	; 0x80
 8002b3a:	055b      	lsls	r3, r3, #21
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	60fb      	str	r3, [r7, #12]
 8002b40:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002b42:	183b      	adds	r3, r7, r0
 8002b44:	2201      	movs	r2, #1
 8002b46:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b48:	4b18      	ldr	r3, [pc, #96]	; (8002bac <HAL_RCC_OscConfig+0x338>)
 8002b4a:	681a      	ldr	r2, [r3, #0]
 8002b4c:	2380      	movs	r3, #128	; 0x80
 8002b4e:	005b      	lsls	r3, r3, #1
 8002b50:	4013      	ands	r3, r2
 8002b52:	d11a      	bne.n	8002b8a <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b54:	4b15      	ldr	r3, [pc, #84]	; (8002bac <HAL_RCC_OscConfig+0x338>)
 8002b56:	681a      	ldr	r2, [r3, #0]
 8002b58:	4b14      	ldr	r3, [pc, #80]	; (8002bac <HAL_RCC_OscConfig+0x338>)
 8002b5a:	2180      	movs	r1, #128	; 0x80
 8002b5c:	0049      	lsls	r1, r1, #1
 8002b5e:	430a      	orrs	r2, r1
 8002b60:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b62:	f7fe fde9 	bl	8001738 <HAL_GetTick>
 8002b66:	0003      	movs	r3, r0
 8002b68:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b6a:	e008      	b.n	8002b7e <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b6c:	f7fe fde4 	bl	8001738 <HAL_GetTick>
 8002b70:	0002      	movs	r2, r0
 8002b72:	69bb      	ldr	r3, [r7, #24]
 8002b74:	1ad3      	subs	r3, r2, r3
 8002b76:	2b64      	cmp	r3, #100	; 0x64
 8002b78:	d901      	bls.n	8002b7e <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8002b7a:	2303      	movs	r3, #3
 8002b7c:	e185      	b.n	8002e8a <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b7e:	4b0b      	ldr	r3, [pc, #44]	; (8002bac <HAL_RCC_OscConfig+0x338>)
 8002b80:	681a      	ldr	r2, [r3, #0]
 8002b82:	2380      	movs	r3, #128	; 0x80
 8002b84:	005b      	lsls	r3, r3, #1
 8002b86:	4013      	ands	r3, r2
 8002b88:	d0f0      	beq.n	8002b6c <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	689b      	ldr	r3, [r3, #8]
 8002b8e:	2b01      	cmp	r3, #1
 8002b90:	d10e      	bne.n	8002bb0 <HAL_RCC_OscConfig+0x33c>
 8002b92:	4b03      	ldr	r3, [pc, #12]	; (8002ba0 <HAL_RCC_OscConfig+0x32c>)
 8002b94:	6a1a      	ldr	r2, [r3, #32]
 8002b96:	4b02      	ldr	r3, [pc, #8]	; (8002ba0 <HAL_RCC_OscConfig+0x32c>)
 8002b98:	2101      	movs	r1, #1
 8002b9a:	430a      	orrs	r2, r1
 8002b9c:	621a      	str	r2, [r3, #32]
 8002b9e:	e035      	b.n	8002c0c <HAL_RCC_OscConfig+0x398>
 8002ba0:	40021000 	.word	0x40021000
 8002ba4:	fffeffff 	.word	0xfffeffff
 8002ba8:	fffbffff 	.word	0xfffbffff
 8002bac:	40007000 	.word	0x40007000
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	689b      	ldr	r3, [r3, #8]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d10c      	bne.n	8002bd2 <HAL_RCC_OscConfig+0x35e>
 8002bb8:	4bb6      	ldr	r3, [pc, #728]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002bba:	6a1a      	ldr	r2, [r3, #32]
 8002bbc:	4bb5      	ldr	r3, [pc, #724]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002bbe:	2101      	movs	r1, #1
 8002bc0:	438a      	bics	r2, r1
 8002bc2:	621a      	str	r2, [r3, #32]
 8002bc4:	4bb3      	ldr	r3, [pc, #716]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002bc6:	6a1a      	ldr	r2, [r3, #32]
 8002bc8:	4bb2      	ldr	r3, [pc, #712]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002bca:	2104      	movs	r1, #4
 8002bcc:	438a      	bics	r2, r1
 8002bce:	621a      	str	r2, [r3, #32]
 8002bd0:	e01c      	b.n	8002c0c <HAL_RCC_OscConfig+0x398>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	689b      	ldr	r3, [r3, #8]
 8002bd6:	2b05      	cmp	r3, #5
 8002bd8:	d10c      	bne.n	8002bf4 <HAL_RCC_OscConfig+0x380>
 8002bda:	4bae      	ldr	r3, [pc, #696]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002bdc:	6a1a      	ldr	r2, [r3, #32]
 8002bde:	4bad      	ldr	r3, [pc, #692]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002be0:	2104      	movs	r1, #4
 8002be2:	430a      	orrs	r2, r1
 8002be4:	621a      	str	r2, [r3, #32]
 8002be6:	4bab      	ldr	r3, [pc, #684]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002be8:	6a1a      	ldr	r2, [r3, #32]
 8002bea:	4baa      	ldr	r3, [pc, #680]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002bec:	2101      	movs	r1, #1
 8002bee:	430a      	orrs	r2, r1
 8002bf0:	621a      	str	r2, [r3, #32]
 8002bf2:	e00b      	b.n	8002c0c <HAL_RCC_OscConfig+0x398>
 8002bf4:	4ba7      	ldr	r3, [pc, #668]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002bf6:	6a1a      	ldr	r2, [r3, #32]
 8002bf8:	4ba6      	ldr	r3, [pc, #664]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002bfa:	2101      	movs	r1, #1
 8002bfc:	438a      	bics	r2, r1
 8002bfe:	621a      	str	r2, [r3, #32]
 8002c00:	4ba4      	ldr	r3, [pc, #656]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002c02:	6a1a      	ldr	r2, [r3, #32]
 8002c04:	4ba3      	ldr	r3, [pc, #652]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002c06:	2104      	movs	r1, #4
 8002c08:	438a      	bics	r2, r1
 8002c0a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	689b      	ldr	r3, [r3, #8]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d014      	beq.n	8002c3e <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c14:	f7fe fd90 	bl	8001738 <HAL_GetTick>
 8002c18:	0003      	movs	r3, r0
 8002c1a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c1c:	e009      	b.n	8002c32 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c1e:	f7fe fd8b 	bl	8001738 <HAL_GetTick>
 8002c22:	0002      	movs	r2, r0
 8002c24:	69bb      	ldr	r3, [r7, #24]
 8002c26:	1ad3      	subs	r3, r2, r3
 8002c28:	4a9b      	ldr	r2, [pc, #620]	; (8002e98 <HAL_RCC_OscConfig+0x624>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d901      	bls.n	8002c32 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8002c2e:	2303      	movs	r3, #3
 8002c30:	e12b      	b.n	8002e8a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c32:	4b98      	ldr	r3, [pc, #608]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002c34:	6a1b      	ldr	r3, [r3, #32]
 8002c36:	2202      	movs	r2, #2
 8002c38:	4013      	ands	r3, r2
 8002c3a:	d0f0      	beq.n	8002c1e <HAL_RCC_OscConfig+0x3aa>
 8002c3c:	e013      	b.n	8002c66 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c3e:	f7fe fd7b 	bl	8001738 <HAL_GetTick>
 8002c42:	0003      	movs	r3, r0
 8002c44:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c46:	e009      	b.n	8002c5c <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c48:	f7fe fd76 	bl	8001738 <HAL_GetTick>
 8002c4c:	0002      	movs	r2, r0
 8002c4e:	69bb      	ldr	r3, [r7, #24]
 8002c50:	1ad3      	subs	r3, r2, r3
 8002c52:	4a91      	ldr	r2, [pc, #580]	; (8002e98 <HAL_RCC_OscConfig+0x624>)
 8002c54:	4293      	cmp	r3, r2
 8002c56:	d901      	bls.n	8002c5c <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8002c58:	2303      	movs	r3, #3
 8002c5a:	e116      	b.n	8002e8a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c5c:	4b8d      	ldr	r3, [pc, #564]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002c5e:	6a1b      	ldr	r3, [r3, #32]
 8002c60:	2202      	movs	r2, #2
 8002c62:	4013      	ands	r3, r2
 8002c64:	d1f0      	bne.n	8002c48 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002c66:	231f      	movs	r3, #31
 8002c68:	18fb      	adds	r3, r7, r3
 8002c6a:	781b      	ldrb	r3, [r3, #0]
 8002c6c:	2b01      	cmp	r3, #1
 8002c6e:	d105      	bne.n	8002c7c <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c70:	4b88      	ldr	r3, [pc, #544]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002c72:	69da      	ldr	r2, [r3, #28]
 8002c74:	4b87      	ldr	r3, [pc, #540]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002c76:	4989      	ldr	r1, [pc, #548]	; (8002e9c <HAL_RCC_OscConfig+0x628>)
 8002c78:	400a      	ands	r2, r1
 8002c7a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	2210      	movs	r2, #16
 8002c82:	4013      	ands	r3, r2
 8002c84:	d063      	beq.n	8002d4e <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	695b      	ldr	r3, [r3, #20]
 8002c8a:	2b01      	cmp	r3, #1
 8002c8c:	d12a      	bne.n	8002ce4 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002c8e:	4b81      	ldr	r3, [pc, #516]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002c90:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002c92:	4b80      	ldr	r3, [pc, #512]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002c94:	2104      	movs	r1, #4
 8002c96:	430a      	orrs	r2, r1
 8002c98:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8002c9a:	4b7e      	ldr	r3, [pc, #504]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002c9c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002c9e:	4b7d      	ldr	r3, [pc, #500]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002ca0:	2101      	movs	r1, #1
 8002ca2:	430a      	orrs	r2, r1
 8002ca4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ca6:	f7fe fd47 	bl	8001738 <HAL_GetTick>
 8002caa:	0003      	movs	r3, r0
 8002cac:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002cae:	e008      	b.n	8002cc2 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002cb0:	f7fe fd42 	bl	8001738 <HAL_GetTick>
 8002cb4:	0002      	movs	r2, r0
 8002cb6:	69bb      	ldr	r3, [r7, #24]
 8002cb8:	1ad3      	subs	r3, r2, r3
 8002cba:	2b02      	cmp	r3, #2
 8002cbc:	d901      	bls.n	8002cc2 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8002cbe:	2303      	movs	r3, #3
 8002cc0:	e0e3      	b.n	8002e8a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002cc2:	4b74      	ldr	r3, [pc, #464]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002cc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cc6:	2202      	movs	r2, #2
 8002cc8:	4013      	ands	r3, r2
 8002cca:	d0f1      	beq.n	8002cb0 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002ccc:	4b71      	ldr	r3, [pc, #452]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002cce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cd0:	22f8      	movs	r2, #248	; 0xf8
 8002cd2:	4393      	bics	r3, r2
 8002cd4:	0019      	movs	r1, r3
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	699b      	ldr	r3, [r3, #24]
 8002cda:	00da      	lsls	r2, r3, #3
 8002cdc:	4b6d      	ldr	r3, [pc, #436]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002cde:	430a      	orrs	r2, r1
 8002ce0:	635a      	str	r2, [r3, #52]	; 0x34
 8002ce2:	e034      	b.n	8002d4e <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	695b      	ldr	r3, [r3, #20]
 8002ce8:	3305      	adds	r3, #5
 8002cea:	d111      	bne.n	8002d10 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002cec:	4b69      	ldr	r3, [pc, #420]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002cee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002cf0:	4b68      	ldr	r3, [pc, #416]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002cf2:	2104      	movs	r1, #4
 8002cf4:	438a      	bics	r2, r1
 8002cf6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002cf8:	4b66      	ldr	r3, [pc, #408]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002cfa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cfc:	22f8      	movs	r2, #248	; 0xf8
 8002cfe:	4393      	bics	r3, r2
 8002d00:	0019      	movs	r1, r3
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	699b      	ldr	r3, [r3, #24]
 8002d06:	00da      	lsls	r2, r3, #3
 8002d08:	4b62      	ldr	r3, [pc, #392]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002d0a:	430a      	orrs	r2, r1
 8002d0c:	635a      	str	r2, [r3, #52]	; 0x34
 8002d0e:	e01e      	b.n	8002d4e <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002d10:	4b60      	ldr	r3, [pc, #384]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002d12:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002d14:	4b5f      	ldr	r3, [pc, #380]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002d16:	2104      	movs	r1, #4
 8002d18:	430a      	orrs	r2, r1
 8002d1a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002d1c:	4b5d      	ldr	r3, [pc, #372]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002d1e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002d20:	4b5c      	ldr	r3, [pc, #368]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002d22:	2101      	movs	r1, #1
 8002d24:	438a      	bics	r2, r1
 8002d26:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d28:	f7fe fd06 	bl	8001738 <HAL_GetTick>
 8002d2c:	0003      	movs	r3, r0
 8002d2e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002d30:	e008      	b.n	8002d44 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002d32:	f7fe fd01 	bl	8001738 <HAL_GetTick>
 8002d36:	0002      	movs	r2, r0
 8002d38:	69bb      	ldr	r3, [r7, #24]
 8002d3a:	1ad3      	subs	r3, r2, r3
 8002d3c:	2b02      	cmp	r3, #2
 8002d3e:	d901      	bls.n	8002d44 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8002d40:	2303      	movs	r3, #3
 8002d42:	e0a2      	b.n	8002e8a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002d44:	4b53      	ldr	r3, [pc, #332]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002d46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d48:	2202      	movs	r2, #2
 8002d4a:	4013      	ands	r3, r2
 8002d4c:	d1f1      	bne.n	8002d32 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6a1b      	ldr	r3, [r3, #32]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d100      	bne.n	8002d58 <HAL_RCC_OscConfig+0x4e4>
 8002d56:	e097      	b.n	8002e88 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d58:	4b4e      	ldr	r3, [pc, #312]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	220c      	movs	r2, #12
 8002d5e:	4013      	ands	r3, r2
 8002d60:	2b08      	cmp	r3, #8
 8002d62:	d100      	bne.n	8002d66 <HAL_RCC_OscConfig+0x4f2>
 8002d64:	e06b      	b.n	8002e3e <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6a1b      	ldr	r3, [r3, #32]
 8002d6a:	2b02      	cmp	r3, #2
 8002d6c:	d14c      	bne.n	8002e08 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d6e:	4b49      	ldr	r3, [pc, #292]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002d70:	681a      	ldr	r2, [r3, #0]
 8002d72:	4b48      	ldr	r3, [pc, #288]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002d74:	494a      	ldr	r1, [pc, #296]	; (8002ea0 <HAL_RCC_OscConfig+0x62c>)
 8002d76:	400a      	ands	r2, r1
 8002d78:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d7a:	f7fe fcdd 	bl	8001738 <HAL_GetTick>
 8002d7e:	0003      	movs	r3, r0
 8002d80:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d82:	e008      	b.n	8002d96 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d84:	f7fe fcd8 	bl	8001738 <HAL_GetTick>
 8002d88:	0002      	movs	r2, r0
 8002d8a:	69bb      	ldr	r3, [r7, #24]
 8002d8c:	1ad3      	subs	r3, r2, r3
 8002d8e:	2b02      	cmp	r3, #2
 8002d90:	d901      	bls.n	8002d96 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8002d92:	2303      	movs	r3, #3
 8002d94:	e079      	b.n	8002e8a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d96:	4b3f      	ldr	r3, [pc, #252]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002d98:	681a      	ldr	r2, [r3, #0]
 8002d9a:	2380      	movs	r3, #128	; 0x80
 8002d9c:	049b      	lsls	r3, r3, #18
 8002d9e:	4013      	ands	r3, r2
 8002da0:	d1f0      	bne.n	8002d84 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002da2:	4b3c      	ldr	r3, [pc, #240]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002da4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002da6:	220f      	movs	r2, #15
 8002da8:	4393      	bics	r3, r2
 8002daa:	0019      	movs	r1, r3
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002db0:	4b38      	ldr	r3, [pc, #224]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002db2:	430a      	orrs	r2, r1
 8002db4:	62da      	str	r2, [r3, #44]	; 0x2c
 8002db6:	4b37      	ldr	r3, [pc, #220]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	4a3a      	ldr	r2, [pc, #232]	; (8002ea4 <HAL_RCC_OscConfig+0x630>)
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	0019      	movs	r1, r3
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dc8:	431a      	orrs	r2, r3
 8002dca:	4b32      	ldr	r3, [pc, #200]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002dcc:	430a      	orrs	r2, r1
 8002dce:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002dd0:	4b30      	ldr	r3, [pc, #192]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002dd2:	681a      	ldr	r2, [r3, #0]
 8002dd4:	4b2f      	ldr	r3, [pc, #188]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002dd6:	2180      	movs	r1, #128	; 0x80
 8002dd8:	0449      	lsls	r1, r1, #17
 8002dda:	430a      	orrs	r2, r1
 8002ddc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dde:	f7fe fcab 	bl	8001738 <HAL_GetTick>
 8002de2:	0003      	movs	r3, r0
 8002de4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002de6:	e008      	b.n	8002dfa <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002de8:	f7fe fca6 	bl	8001738 <HAL_GetTick>
 8002dec:	0002      	movs	r2, r0
 8002dee:	69bb      	ldr	r3, [r7, #24]
 8002df0:	1ad3      	subs	r3, r2, r3
 8002df2:	2b02      	cmp	r3, #2
 8002df4:	d901      	bls.n	8002dfa <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8002df6:	2303      	movs	r3, #3
 8002df8:	e047      	b.n	8002e8a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002dfa:	4b26      	ldr	r3, [pc, #152]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002dfc:	681a      	ldr	r2, [r3, #0]
 8002dfe:	2380      	movs	r3, #128	; 0x80
 8002e00:	049b      	lsls	r3, r3, #18
 8002e02:	4013      	ands	r3, r2
 8002e04:	d0f0      	beq.n	8002de8 <HAL_RCC_OscConfig+0x574>
 8002e06:	e03f      	b.n	8002e88 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e08:	4b22      	ldr	r3, [pc, #136]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002e0a:	681a      	ldr	r2, [r3, #0]
 8002e0c:	4b21      	ldr	r3, [pc, #132]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002e0e:	4924      	ldr	r1, [pc, #144]	; (8002ea0 <HAL_RCC_OscConfig+0x62c>)
 8002e10:	400a      	ands	r2, r1
 8002e12:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e14:	f7fe fc90 	bl	8001738 <HAL_GetTick>
 8002e18:	0003      	movs	r3, r0
 8002e1a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e1c:	e008      	b.n	8002e30 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e1e:	f7fe fc8b 	bl	8001738 <HAL_GetTick>
 8002e22:	0002      	movs	r2, r0
 8002e24:	69bb      	ldr	r3, [r7, #24]
 8002e26:	1ad3      	subs	r3, r2, r3
 8002e28:	2b02      	cmp	r3, #2
 8002e2a:	d901      	bls.n	8002e30 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8002e2c:	2303      	movs	r3, #3
 8002e2e:	e02c      	b.n	8002e8a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e30:	4b18      	ldr	r3, [pc, #96]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002e32:	681a      	ldr	r2, [r3, #0]
 8002e34:	2380      	movs	r3, #128	; 0x80
 8002e36:	049b      	lsls	r3, r3, #18
 8002e38:	4013      	ands	r3, r2
 8002e3a:	d1f0      	bne.n	8002e1e <HAL_RCC_OscConfig+0x5aa>
 8002e3c:	e024      	b.n	8002e88 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6a1b      	ldr	r3, [r3, #32]
 8002e42:	2b01      	cmp	r3, #1
 8002e44:	d101      	bne.n	8002e4a <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	e01f      	b.n	8002e8a <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002e4a:	4b12      	ldr	r3, [pc, #72]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8002e50:	4b10      	ldr	r3, [pc, #64]	; (8002e94 <HAL_RCC_OscConfig+0x620>)
 8002e52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e54:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e56:	697a      	ldr	r2, [r7, #20]
 8002e58:	2380      	movs	r3, #128	; 0x80
 8002e5a:	025b      	lsls	r3, r3, #9
 8002e5c:	401a      	ands	r2, r3
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e62:	429a      	cmp	r2, r3
 8002e64:	d10e      	bne.n	8002e84 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002e66:	693b      	ldr	r3, [r7, #16]
 8002e68:	220f      	movs	r2, #15
 8002e6a:	401a      	ands	r2, r3
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e70:	429a      	cmp	r2, r3
 8002e72:	d107      	bne.n	8002e84 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002e74:	697a      	ldr	r2, [r7, #20]
 8002e76:	23f0      	movs	r3, #240	; 0xf0
 8002e78:	039b      	lsls	r3, r3, #14
 8002e7a:	401a      	ands	r2, r3
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002e80:	429a      	cmp	r2, r3
 8002e82:	d001      	beq.n	8002e88 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8002e84:	2301      	movs	r3, #1
 8002e86:	e000      	b.n	8002e8a <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8002e88:	2300      	movs	r3, #0
}
 8002e8a:	0018      	movs	r0, r3
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	b008      	add	sp, #32
 8002e90:	bd80      	pop	{r7, pc}
 8002e92:	46c0      	nop			; (mov r8, r8)
 8002e94:	40021000 	.word	0x40021000
 8002e98:	00001388 	.word	0x00001388
 8002e9c:	efffffff 	.word	0xefffffff
 8002ea0:	feffffff 	.word	0xfeffffff
 8002ea4:	ffc2ffff 	.word	0xffc2ffff

08002ea8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b084      	sub	sp, #16
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
 8002eb0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d101      	bne.n	8002ebc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002eb8:	2301      	movs	r3, #1
 8002eba:	e0b3      	b.n	8003024 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ebc:	4b5b      	ldr	r3, [pc, #364]	; (800302c <HAL_RCC_ClockConfig+0x184>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	2201      	movs	r2, #1
 8002ec2:	4013      	ands	r3, r2
 8002ec4:	683a      	ldr	r2, [r7, #0]
 8002ec6:	429a      	cmp	r2, r3
 8002ec8:	d911      	bls.n	8002eee <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002eca:	4b58      	ldr	r3, [pc, #352]	; (800302c <HAL_RCC_ClockConfig+0x184>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	2201      	movs	r2, #1
 8002ed0:	4393      	bics	r3, r2
 8002ed2:	0019      	movs	r1, r3
 8002ed4:	4b55      	ldr	r3, [pc, #340]	; (800302c <HAL_RCC_ClockConfig+0x184>)
 8002ed6:	683a      	ldr	r2, [r7, #0]
 8002ed8:	430a      	orrs	r2, r1
 8002eda:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002edc:	4b53      	ldr	r3, [pc, #332]	; (800302c <HAL_RCC_ClockConfig+0x184>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	4013      	ands	r3, r2
 8002ee4:	683a      	ldr	r2, [r7, #0]
 8002ee6:	429a      	cmp	r2, r3
 8002ee8:	d001      	beq.n	8002eee <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002eea:	2301      	movs	r3, #1
 8002eec:	e09a      	b.n	8003024 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	2202      	movs	r2, #2
 8002ef4:	4013      	ands	r3, r2
 8002ef6:	d015      	beq.n	8002f24 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	2204      	movs	r2, #4
 8002efe:	4013      	ands	r3, r2
 8002f00:	d006      	beq.n	8002f10 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002f02:	4b4b      	ldr	r3, [pc, #300]	; (8003030 <HAL_RCC_ClockConfig+0x188>)
 8002f04:	685a      	ldr	r2, [r3, #4]
 8002f06:	4b4a      	ldr	r3, [pc, #296]	; (8003030 <HAL_RCC_ClockConfig+0x188>)
 8002f08:	21e0      	movs	r1, #224	; 0xe0
 8002f0a:	00c9      	lsls	r1, r1, #3
 8002f0c:	430a      	orrs	r2, r1
 8002f0e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f10:	4b47      	ldr	r3, [pc, #284]	; (8003030 <HAL_RCC_ClockConfig+0x188>)
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	22f0      	movs	r2, #240	; 0xf0
 8002f16:	4393      	bics	r3, r2
 8002f18:	0019      	movs	r1, r3
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	689a      	ldr	r2, [r3, #8]
 8002f1e:	4b44      	ldr	r3, [pc, #272]	; (8003030 <HAL_RCC_ClockConfig+0x188>)
 8002f20:	430a      	orrs	r2, r1
 8002f22:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	2201      	movs	r2, #1
 8002f2a:	4013      	ands	r3, r2
 8002f2c:	d040      	beq.n	8002fb0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	2b01      	cmp	r3, #1
 8002f34:	d107      	bne.n	8002f46 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f36:	4b3e      	ldr	r3, [pc, #248]	; (8003030 <HAL_RCC_ClockConfig+0x188>)
 8002f38:	681a      	ldr	r2, [r3, #0]
 8002f3a:	2380      	movs	r3, #128	; 0x80
 8002f3c:	029b      	lsls	r3, r3, #10
 8002f3e:	4013      	ands	r3, r2
 8002f40:	d114      	bne.n	8002f6c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002f42:	2301      	movs	r3, #1
 8002f44:	e06e      	b.n	8003024 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	2b02      	cmp	r3, #2
 8002f4c:	d107      	bne.n	8002f5e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f4e:	4b38      	ldr	r3, [pc, #224]	; (8003030 <HAL_RCC_ClockConfig+0x188>)
 8002f50:	681a      	ldr	r2, [r3, #0]
 8002f52:	2380      	movs	r3, #128	; 0x80
 8002f54:	049b      	lsls	r3, r3, #18
 8002f56:	4013      	ands	r3, r2
 8002f58:	d108      	bne.n	8002f6c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	e062      	b.n	8003024 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f5e:	4b34      	ldr	r3, [pc, #208]	; (8003030 <HAL_RCC_ClockConfig+0x188>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	2202      	movs	r2, #2
 8002f64:	4013      	ands	r3, r2
 8002f66:	d101      	bne.n	8002f6c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002f68:	2301      	movs	r3, #1
 8002f6a:	e05b      	b.n	8003024 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f6c:	4b30      	ldr	r3, [pc, #192]	; (8003030 <HAL_RCC_ClockConfig+0x188>)
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	2203      	movs	r2, #3
 8002f72:	4393      	bics	r3, r2
 8002f74:	0019      	movs	r1, r3
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	685a      	ldr	r2, [r3, #4]
 8002f7a:	4b2d      	ldr	r3, [pc, #180]	; (8003030 <HAL_RCC_ClockConfig+0x188>)
 8002f7c:	430a      	orrs	r2, r1
 8002f7e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f80:	f7fe fbda 	bl	8001738 <HAL_GetTick>
 8002f84:	0003      	movs	r3, r0
 8002f86:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f88:	e009      	b.n	8002f9e <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f8a:	f7fe fbd5 	bl	8001738 <HAL_GetTick>
 8002f8e:	0002      	movs	r2, r0
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	1ad3      	subs	r3, r2, r3
 8002f94:	4a27      	ldr	r2, [pc, #156]	; (8003034 <HAL_RCC_ClockConfig+0x18c>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d901      	bls.n	8002f9e <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8002f9a:	2303      	movs	r3, #3
 8002f9c:	e042      	b.n	8003024 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f9e:	4b24      	ldr	r3, [pc, #144]	; (8003030 <HAL_RCC_ClockConfig+0x188>)
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	220c      	movs	r2, #12
 8002fa4:	401a      	ands	r2, r3
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	009b      	lsls	r3, r3, #2
 8002fac:	429a      	cmp	r2, r3
 8002fae:	d1ec      	bne.n	8002f8a <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002fb0:	4b1e      	ldr	r3, [pc, #120]	; (800302c <HAL_RCC_ClockConfig+0x184>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	2201      	movs	r2, #1
 8002fb6:	4013      	ands	r3, r2
 8002fb8:	683a      	ldr	r2, [r7, #0]
 8002fba:	429a      	cmp	r2, r3
 8002fbc:	d211      	bcs.n	8002fe2 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fbe:	4b1b      	ldr	r3, [pc, #108]	; (800302c <HAL_RCC_ClockConfig+0x184>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	2201      	movs	r2, #1
 8002fc4:	4393      	bics	r3, r2
 8002fc6:	0019      	movs	r1, r3
 8002fc8:	4b18      	ldr	r3, [pc, #96]	; (800302c <HAL_RCC_ClockConfig+0x184>)
 8002fca:	683a      	ldr	r2, [r7, #0]
 8002fcc:	430a      	orrs	r2, r1
 8002fce:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fd0:	4b16      	ldr	r3, [pc, #88]	; (800302c <HAL_RCC_ClockConfig+0x184>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	2201      	movs	r2, #1
 8002fd6:	4013      	ands	r3, r2
 8002fd8:	683a      	ldr	r2, [r7, #0]
 8002fda:	429a      	cmp	r2, r3
 8002fdc:	d001      	beq.n	8002fe2 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8002fde:	2301      	movs	r3, #1
 8002fe0:	e020      	b.n	8003024 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	2204      	movs	r2, #4
 8002fe8:	4013      	ands	r3, r2
 8002fea:	d009      	beq.n	8003000 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002fec:	4b10      	ldr	r3, [pc, #64]	; (8003030 <HAL_RCC_ClockConfig+0x188>)
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	4a11      	ldr	r2, [pc, #68]	; (8003038 <HAL_RCC_ClockConfig+0x190>)
 8002ff2:	4013      	ands	r3, r2
 8002ff4:	0019      	movs	r1, r3
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	68da      	ldr	r2, [r3, #12]
 8002ffa:	4b0d      	ldr	r3, [pc, #52]	; (8003030 <HAL_RCC_ClockConfig+0x188>)
 8002ffc:	430a      	orrs	r2, r1
 8002ffe:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003000:	f000 f820 	bl	8003044 <HAL_RCC_GetSysClockFreq>
 8003004:	0001      	movs	r1, r0
 8003006:	4b0a      	ldr	r3, [pc, #40]	; (8003030 <HAL_RCC_ClockConfig+0x188>)
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	091b      	lsrs	r3, r3, #4
 800300c:	220f      	movs	r2, #15
 800300e:	4013      	ands	r3, r2
 8003010:	4a0a      	ldr	r2, [pc, #40]	; (800303c <HAL_RCC_ClockConfig+0x194>)
 8003012:	5cd3      	ldrb	r3, [r2, r3]
 8003014:	000a      	movs	r2, r1
 8003016:	40da      	lsrs	r2, r3
 8003018:	4b09      	ldr	r3, [pc, #36]	; (8003040 <HAL_RCC_ClockConfig+0x198>)
 800301a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800301c:	2003      	movs	r0, #3
 800301e:	f7fe fb45 	bl	80016ac <HAL_InitTick>
  
  return HAL_OK;
 8003022:	2300      	movs	r3, #0
}
 8003024:	0018      	movs	r0, r3
 8003026:	46bd      	mov	sp, r7
 8003028:	b004      	add	sp, #16
 800302a:	bd80      	pop	{r7, pc}
 800302c:	40022000 	.word	0x40022000
 8003030:	40021000 	.word	0x40021000
 8003034:	00001388 	.word	0x00001388
 8003038:	fffff8ff 	.word	0xfffff8ff
 800303c:	080045b4 	.word	0x080045b4
 8003040:	20000000 	.word	0x20000000

08003044 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b086      	sub	sp, #24
 8003048:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800304a:	2300      	movs	r3, #0
 800304c:	60fb      	str	r3, [r7, #12]
 800304e:	2300      	movs	r3, #0
 8003050:	60bb      	str	r3, [r7, #8]
 8003052:	2300      	movs	r3, #0
 8003054:	617b      	str	r3, [r7, #20]
 8003056:	2300      	movs	r3, #0
 8003058:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800305a:	2300      	movs	r3, #0
 800305c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800305e:	4b20      	ldr	r3, [pc, #128]	; (80030e0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	220c      	movs	r2, #12
 8003068:	4013      	ands	r3, r2
 800306a:	2b04      	cmp	r3, #4
 800306c:	d002      	beq.n	8003074 <HAL_RCC_GetSysClockFreq+0x30>
 800306e:	2b08      	cmp	r3, #8
 8003070:	d003      	beq.n	800307a <HAL_RCC_GetSysClockFreq+0x36>
 8003072:	e02c      	b.n	80030ce <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003074:	4b1b      	ldr	r3, [pc, #108]	; (80030e4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003076:	613b      	str	r3, [r7, #16]
      break;
 8003078:	e02c      	b.n	80030d4 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	0c9b      	lsrs	r3, r3, #18
 800307e:	220f      	movs	r2, #15
 8003080:	4013      	ands	r3, r2
 8003082:	4a19      	ldr	r2, [pc, #100]	; (80030e8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003084:	5cd3      	ldrb	r3, [r2, r3]
 8003086:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8003088:	4b15      	ldr	r3, [pc, #84]	; (80030e0 <HAL_RCC_GetSysClockFreq+0x9c>)
 800308a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800308c:	220f      	movs	r2, #15
 800308e:	4013      	ands	r3, r2
 8003090:	4a16      	ldr	r2, [pc, #88]	; (80030ec <HAL_RCC_GetSysClockFreq+0xa8>)
 8003092:	5cd3      	ldrb	r3, [r2, r3]
 8003094:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003096:	68fa      	ldr	r2, [r7, #12]
 8003098:	2380      	movs	r3, #128	; 0x80
 800309a:	025b      	lsls	r3, r3, #9
 800309c:	4013      	ands	r3, r2
 800309e:	d009      	beq.n	80030b4 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80030a0:	68b9      	ldr	r1, [r7, #8]
 80030a2:	4810      	ldr	r0, [pc, #64]	; (80030e4 <HAL_RCC_GetSysClockFreq+0xa0>)
 80030a4:	f7fd f842 	bl	800012c <__udivsi3>
 80030a8:	0003      	movs	r3, r0
 80030aa:	001a      	movs	r2, r3
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	4353      	muls	r3, r2
 80030b0:	617b      	str	r3, [r7, #20]
 80030b2:	e009      	b.n	80030c8 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80030b4:	6879      	ldr	r1, [r7, #4]
 80030b6:	000a      	movs	r2, r1
 80030b8:	0152      	lsls	r2, r2, #5
 80030ba:	1a52      	subs	r2, r2, r1
 80030bc:	0193      	lsls	r3, r2, #6
 80030be:	1a9b      	subs	r3, r3, r2
 80030c0:	00db      	lsls	r3, r3, #3
 80030c2:	185b      	adds	r3, r3, r1
 80030c4:	021b      	lsls	r3, r3, #8
 80030c6:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 80030c8:	697b      	ldr	r3, [r7, #20]
 80030ca:	613b      	str	r3, [r7, #16]
      break;
 80030cc:	e002      	b.n	80030d4 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80030ce:	4b05      	ldr	r3, [pc, #20]	; (80030e4 <HAL_RCC_GetSysClockFreq+0xa0>)
 80030d0:	613b      	str	r3, [r7, #16]
      break;
 80030d2:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80030d4:	693b      	ldr	r3, [r7, #16]
}
 80030d6:	0018      	movs	r0, r3
 80030d8:	46bd      	mov	sp, r7
 80030da:	b006      	add	sp, #24
 80030dc:	bd80      	pop	{r7, pc}
 80030de:	46c0      	nop			; (mov r8, r8)
 80030e0:	40021000 	.word	0x40021000
 80030e4:	007a1200 	.word	0x007a1200
 80030e8:	080045cc 	.word	0x080045cc
 80030ec:	080045dc 	.word	0x080045dc

080030f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030f4:	4b02      	ldr	r3, [pc, #8]	; (8003100 <HAL_RCC_GetHCLKFreq+0x10>)
 80030f6:	681b      	ldr	r3, [r3, #0]
}
 80030f8:	0018      	movs	r0, r3
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}
 80030fe:	46c0      	nop			; (mov r8, r8)
 8003100:	20000000 	.word	0x20000000

08003104 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8003108:	f7ff fff2 	bl	80030f0 <HAL_RCC_GetHCLKFreq>
 800310c:	0001      	movs	r1, r0
 800310e:	4b06      	ldr	r3, [pc, #24]	; (8003128 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	0a1b      	lsrs	r3, r3, #8
 8003114:	2207      	movs	r2, #7
 8003116:	4013      	ands	r3, r2
 8003118:	4a04      	ldr	r2, [pc, #16]	; (800312c <HAL_RCC_GetPCLK1Freq+0x28>)
 800311a:	5cd3      	ldrb	r3, [r2, r3]
 800311c:	40d9      	lsrs	r1, r3
 800311e:	000b      	movs	r3, r1
}    
 8003120:	0018      	movs	r0, r3
 8003122:	46bd      	mov	sp, r7
 8003124:	bd80      	pop	{r7, pc}
 8003126:	46c0      	nop			; (mov r8, r8)
 8003128:	40021000 	.word	0x40021000
 800312c:	080045c4 	.word	0x080045c4

08003130 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b086      	sub	sp, #24
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003138:	2300      	movs	r3, #0
 800313a:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 800313c:	2300      	movs	r3, #0
 800313e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681a      	ldr	r2, [r3, #0]
 8003144:	2380      	movs	r3, #128	; 0x80
 8003146:	025b      	lsls	r3, r3, #9
 8003148:	4013      	ands	r3, r2
 800314a:	d100      	bne.n	800314e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 800314c:	e08e      	b.n	800326c <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800314e:	2017      	movs	r0, #23
 8003150:	183b      	adds	r3, r7, r0
 8003152:	2200      	movs	r2, #0
 8003154:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003156:	4b5f      	ldr	r3, [pc, #380]	; (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003158:	69da      	ldr	r2, [r3, #28]
 800315a:	2380      	movs	r3, #128	; 0x80
 800315c:	055b      	lsls	r3, r3, #21
 800315e:	4013      	ands	r3, r2
 8003160:	d110      	bne.n	8003184 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003162:	4b5c      	ldr	r3, [pc, #368]	; (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003164:	69da      	ldr	r2, [r3, #28]
 8003166:	4b5b      	ldr	r3, [pc, #364]	; (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003168:	2180      	movs	r1, #128	; 0x80
 800316a:	0549      	lsls	r1, r1, #21
 800316c:	430a      	orrs	r2, r1
 800316e:	61da      	str	r2, [r3, #28]
 8003170:	4b58      	ldr	r3, [pc, #352]	; (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003172:	69da      	ldr	r2, [r3, #28]
 8003174:	2380      	movs	r3, #128	; 0x80
 8003176:	055b      	lsls	r3, r3, #21
 8003178:	4013      	ands	r3, r2
 800317a:	60bb      	str	r3, [r7, #8]
 800317c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800317e:	183b      	adds	r3, r7, r0
 8003180:	2201      	movs	r2, #1
 8003182:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003184:	4b54      	ldr	r3, [pc, #336]	; (80032d8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003186:	681a      	ldr	r2, [r3, #0]
 8003188:	2380      	movs	r3, #128	; 0x80
 800318a:	005b      	lsls	r3, r3, #1
 800318c:	4013      	ands	r3, r2
 800318e:	d11a      	bne.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003190:	4b51      	ldr	r3, [pc, #324]	; (80032d8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003192:	681a      	ldr	r2, [r3, #0]
 8003194:	4b50      	ldr	r3, [pc, #320]	; (80032d8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003196:	2180      	movs	r1, #128	; 0x80
 8003198:	0049      	lsls	r1, r1, #1
 800319a:	430a      	orrs	r2, r1
 800319c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800319e:	f7fe facb 	bl	8001738 <HAL_GetTick>
 80031a2:	0003      	movs	r3, r0
 80031a4:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031a6:	e008      	b.n	80031ba <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031a8:	f7fe fac6 	bl	8001738 <HAL_GetTick>
 80031ac:	0002      	movs	r2, r0
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	1ad3      	subs	r3, r2, r3
 80031b2:	2b64      	cmp	r3, #100	; 0x64
 80031b4:	d901      	bls.n	80031ba <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 80031b6:	2303      	movs	r3, #3
 80031b8:	e087      	b.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031ba:	4b47      	ldr	r3, [pc, #284]	; (80032d8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80031bc:	681a      	ldr	r2, [r3, #0]
 80031be:	2380      	movs	r3, #128	; 0x80
 80031c0:	005b      	lsls	r3, r3, #1
 80031c2:	4013      	ands	r3, r2
 80031c4:	d0f0      	beq.n	80031a8 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80031c6:	4b43      	ldr	r3, [pc, #268]	; (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80031c8:	6a1a      	ldr	r2, [r3, #32]
 80031ca:	23c0      	movs	r3, #192	; 0xc0
 80031cc:	009b      	lsls	r3, r3, #2
 80031ce:	4013      	ands	r3, r2
 80031d0:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d034      	beq.n	8003242 <HAL_RCCEx_PeriphCLKConfig+0x112>
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	685a      	ldr	r2, [r3, #4]
 80031dc:	23c0      	movs	r3, #192	; 0xc0
 80031de:	009b      	lsls	r3, r3, #2
 80031e0:	4013      	ands	r3, r2
 80031e2:	68fa      	ldr	r2, [r7, #12]
 80031e4:	429a      	cmp	r2, r3
 80031e6:	d02c      	beq.n	8003242 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80031e8:	4b3a      	ldr	r3, [pc, #232]	; (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80031ea:	6a1b      	ldr	r3, [r3, #32]
 80031ec:	4a3b      	ldr	r2, [pc, #236]	; (80032dc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80031ee:	4013      	ands	r3, r2
 80031f0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80031f2:	4b38      	ldr	r3, [pc, #224]	; (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80031f4:	6a1a      	ldr	r2, [r3, #32]
 80031f6:	4b37      	ldr	r3, [pc, #220]	; (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80031f8:	2180      	movs	r1, #128	; 0x80
 80031fa:	0249      	lsls	r1, r1, #9
 80031fc:	430a      	orrs	r2, r1
 80031fe:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003200:	4b34      	ldr	r3, [pc, #208]	; (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003202:	6a1a      	ldr	r2, [r3, #32]
 8003204:	4b33      	ldr	r3, [pc, #204]	; (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003206:	4936      	ldr	r1, [pc, #216]	; (80032e0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003208:	400a      	ands	r2, r1
 800320a:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800320c:	4b31      	ldr	r3, [pc, #196]	; (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800320e:	68fa      	ldr	r2, [r7, #12]
 8003210:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	2201      	movs	r2, #1
 8003216:	4013      	ands	r3, r2
 8003218:	d013      	beq.n	8003242 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800321a:	f7fe fa8d 	bl	8001738 <HAL_GetTick>
 800321e:	0003      	movs	r3, r0
 8003220:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003222:	e009      	b.n	8003238 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003224:	f7fe fa88 	bl	8001738 <HAL_GetTick>
 8003228:	0002      	movs	r2, r0
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	1ad3      	subs	r3, r2, r3
 800322e:	4a2d      	ldr	r2, [pc, #180]	; (80032e4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d901      	bls.n	8003238 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8003234:	2303      	movs	r3, #3
 8003236:	e048      	b.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003238:	4b26      	ldr	r3, [pc, #152]	; (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800323a:	6a1b      	ldr	r3, [r3, #32]
 800323c:	2202      	movs	r2, #2
 800323e:	4013      	ands	r3, r2
 8003240:	d0f0      	beq.n	8003224 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003242:	4b24      	ldr	r3, [pc, #144]	; (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003244:	6a1b      	ldr	r3, [r3, #32]
 8003246:	4a25      	ldr	r2, [pc, #148]	; (80032dc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003248:	4013      	ands	r3, r2
 800324a:	0019      	movs	r1, r3
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	685a      	ldr	r2, [r3, #4]
 8003250:	4b20      	ldr	r3, [pc, #128]	; (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003252:	430a      	orrs	r2, r1
 8003254:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003256:	2317      	movs	r3, #23
 8003258:	18fb      	adds	r3, r7, r3
 800325a:	781b      	ldrb	r3, [r3, #0]
 800325c:	2b01      	cmp	r3, #1
 800325e:	d105      	bne.n	800326c <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003260:	4b1c      	ldr	r3, [pc, #112]	; (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003262:	69da      	ldr	r2, [r3, #28]
 8003264:	4b1b      	ldr	r3, [pc, #108]	; (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003266:	4920      	ldr	r1, [pc, #128]	; (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003268:	400a      	ands	r2, r1
 800326a:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	2201      	movs	r2, #1
 8003272:	4013      	ands	r3, r2
 8003274:	d009      	beq.n	800328a <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003276:	4b17      	ldr	r3, [pc, #92]	; (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800327a:	2203      	movs	r2, #3
 800327c:	4393      	bics	r3, r2
 800327e:	0019      	movs	r1, r3
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	689a      	ldr	r2, [r3, #8]
 8003284:	4b13      	ldr	r3, [pc, #76]	; (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003286:	430a      	orrs	r2, r1
 8003288:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	2220      	movs	r2, #32
 8003290:	4013      	ands	r3, r2
 8003292:	d009      	beq.n	80032a8 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003294:	4b0f      	ldr	r3, [pc, #60]	; (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003296:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003298:	2210      	movs	r2, #16
 800329a:	4393      	bics	r3, r2
 800329c:	0019      	movs	r1, r3
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	68da      	ldr	r2, [r3, #12]
 80032a2:	4b0c      	ldr	r3, [pc, #48]	; (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80032a4:	430a      	orrs	r2, r1
 80032a6:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681a      	ldr	r2, [r3, #0]
 80032ac:	2380      	movs	r3, #128	; 0x80
 80032ae:	00db      	lsls	r3, r3, #3
 80032b0:	4013      	ands	r3, r2
 80032b2:	d009      	beq.n	80032c8 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80032b4:	4b07      	ldr	r3, [pc, #28]	; (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80032b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032b8:	2240      	movs	r2, #64	; 0x40
 80032ba:	4393      	bics	r3, r2
 80032bc:	0019      	movs	r1, r3
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	691a      	ldr	r2, [r3, #16]
 80032c2:	4b04      	ldr	r3, [pc, #16]	; (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80032c4:	430a      	orrs	r2, r1
 80032c6:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80032c8:	2300      	movs	r3, #0
}
 80032ca:	0018      	movs	r0, r3
 80032cc:	46bd      	mov	sp, r7
 80032ce:	b006      	add	sp, #24
 80032d0:	bd80      	pop	{r7, pc}
 80032d2:	46c0      	nop			; (mov r8, r8)
 80032d4:	40021000 	.word	0x40021000
 80032d8:	40007000 	.word	0x40007000
 80032dc:	fffffcff 	.word	0xfffffcff
 80032e0:	fffeffff 	.word	0xfffeffff
 80032e4:	00001388 	.word	0x00001388
 80032e8:	efffffff 	.word	0xefffffff

080032ec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b082      	sub	sp, #8
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d101      	bne.n	80032fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80032fa:	2301      	movs	r3, #1
 80032fc:	e044      	b.n	8003388 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003302:	2b00      	cmp	r3, #0
 8003304:	d107      	bne.n	8003316 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2278      	movs	r2, #120	; 0x78
 800330a:	2100      	movs	r1, #0
 800330c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	0018      	movs	r0, r3
 8003312:	f7fe f8eb 	bl	80014ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	2224      	movs	r2, #36	; 0x24
 800331a:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	681a      	ldr	r2, [r3, #0]
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	2101      	movs	r1, #1
 8003328:	438a      	bics	r2, r1
 800332a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003330:	2b00      	cmp	r3, #0
 8003332:	d003      	beq.n	800333c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	0018      	movs	r0, r3
 8003338:	f000 fa0c 	bl	8003754 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	0018      	movs	r0, r3
 8003340:	f000 f8c8 	bl	80034d4 <UART_SetConfig>
 8003344:	0003      	movs	r3, r0
 8003346:	2b01      	cmp	r3, #1
 8003348:	d101      	bne.n	800334e <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 800334a:	2301      	movs	r3, #1
 800334c:	e01c      	b.n	8003388 <HAL_UART_Init+0x9c>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	685a      	ldr	r2, [r3, #4]
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	490d      	ldr	r1, [pc, #52]	; (8003390 <HAL_UART_Init+0xa4>)
 800335a:	400a      	ands	r2, r1
 800335c:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	689a      	ldr	r2, [r3, #8]
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	212a      	movs	r1, #42	; 0x2a
 800336a:	438a      	bics	r2, r1
 800336c:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	681a      	ldr	r2, [r3, #0]
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	2101      	movs	r1, #1
 800337a:	430a      	orrs	r2, r1
 800337c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	0018      	movs	r0, r3
 8003382:	f000 fa9b 	bl	80038bc <UART_CheckIdleState>
 8003386:	0003      	movs	r3, r0
}
 8003388:	0018      	movs	r0, r3
 800338a:	46bd      	mov	sp, r7
 800338c:	b002      	add	sp, #8
 800338e:	bd80      	pop	{r7, pc}
 8003390:	ffffb7ff 	.word	0xffffb7ff

08003394 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b08a      	sub	sp, #40	; 0x28
 8003398:	af02      	add	r7, sp, #8
 800339a:	60f8      	str	r0, [r7, #12]
 800339c:	60b9      	str	r1, [r7, #8]
 800339e:	603b      	str	r3, [r7, #0]
 80033a0:	1dbb      	adds	r3, r7, #6
 80033a2:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80033a8:	2b20      	cmp	r3, #32
 80033aa:	d000      	beq.n	80033ae <HAL_UART_Transmit+0x1a>
 80033ac:	e08d      	b.n	80034ca <HAL_UART_Transmit+0x136>
  {
    if ((pData == NULL) || (Size == 0U))
 80033ae:	68bb      	ldr	r3, [r7, #8]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d003      	beq.n	80033bc <HAL_UART_Transmit+0x28>
 80033b4:	1dbb      	adds	r3, r7, #6
 80033b6:	881b      	ldrh	r3, [r3, #0]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d101      	bne.n	80033c0 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80033bc:	2301      	movs	r3, #1
 80033be:	e085      	b.n	80034cc <HAL_UART_Transmit+0x138>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	689a      	ldr	r2, [r3, #8]
 80033c4:	2380      	movs	r3, #128	; 0x80
 80033c6:	015b      	lsls	r3, r3, #5
 80033c8:	429a      	cmp	r2, r3
 80033ca:	d109      	bne.n	80033e0 <HAL_UART_Transmit+0x4c>
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	691b      	ldr	r3, [r3, #16]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d105      	bne.n	80033e0 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80033d4:	68bb      	ldr	r3, [r7, #8]
 80033d6:	2201      	movs	r2, #1
 80033d8:	4013      	ands	r3, r2
 80033da:	d001      	beq.n	80033e0 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80033dc:	2301      	movs	r3, #1
 80033de:	e075      	b.n	80034cc <HAL_UART_Transmit+0x138>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	2284      	movs	r2, #132	; 0x84
 80033e4:	2100      	movs	r1, #0
 80033e6:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	2221      	movs	r2, #33	; 0x21
 80033ec:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80033ee:	f7fe f9a3 	bl	8001738 <HAL_GetTick>
 80033f2:	0003      	movs	r3, r0
 80033f4:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	1dba      	adds	r2, r7, #6
 80033fa:	2150      	movs	r1, #80	; 0x50
 80033fc:	8812      	ldrh	r2, [r2, #0]
 80033fe:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	1dba      	adds	r2, r7, #6
 8003404:	2152      	movs	r1, #82	; 0x52
 8003406:	8812      	ldrh	r2, [r2, #0]
 8003408:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	689a      	ldr	r2, [r3, #8]
 800340e:	2380      	movs	r3, #128	; 0x80
 8003410:	015b      	lsls	r3, r3, #5
 8003412:	429a      	cmp	r2, r3
 8003414:	d108      	bne.n	8003428 <HAL_UART_Transmit+0x94>
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	691b      	ldr	r3, [r3, #16]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d104      	bne.n	8003428 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 800341e:	2300      	movs	r3, #0
 8003420:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003422:	68bb      	ldr	r3, [r7, #8]
 8003424:	61bb      	str	r3, [r7, #24]
 8003426:	e003      	b.n	8003430 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8003428:	68bb      	ldr	r3, [r7, #8]
 800342a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800342c:	2300      	movs	r3, #0
 800342e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003430:	e030      	b.n	8003494 <HAL_UART_Transmit+0x100>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003432:	697a      	ldr	r2, [r7, #20]
 8003434:	68f8      	ldr	r0, [r7, #12]
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	9300      	str	r3, [sp, #0]
 800343a:	0013      	movs	r3, r2
 800343c:	2200      	movs	r2, #0
 800343e:	2180      	movs	r1, #128	; 0x80
 8003440:	f000 fae4 	bl	8003a0c <UART_WaitOnFlagUntilTimeout>
 8003444:	1e03      	subs	r3, r0, #0
 8003446:	d004      	beq.n	8003452 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	2220      	movs	r2, #32
 800344c:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800344e:	2303      	movs	r3, #3
 8003450:	e03c      	b.n	80034cc <HAL_UART_Transmit+0x138>
      }
      if (pdata8bits == NULL)
 8003452:	69fb      	ldr	r3, [r7, #28]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d10b      	bne.n	8003470 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003458:	69bb      	ldr	r3, [r7, #24]
 800345a:	881a      	ldrh	r2, [r3, #0]
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	05d2      	lsls	r2, r2, #23
 8003462:	0dd2      	lsrs	r2, r2, #23
 8003464:	b292      	uxth	r2, r2
 8003466:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003468:	69bb      	ldr	r3, [r7, #24]
 800346a:	3302      	adds	r3, #2
 800346c:	61bb      	str	r3, [r7, #24]
 800346e:	e008      	b.n	8003482 <HAL_UART_Transmit+0xee>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003470:	69fb      	ldr	r3, [r7, #28]
 8003472:	781a      	ldrb	r2, [r3, #0]
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	b292      	uxth	r2, r2
 800347a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800347c:	69fb      	ldr	r3, [r7, #28]
 800347e:	3301      	adds	r3, #1
 8003480:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	2252      	movs	r2, #82	; 0x52
 8003486:	5a9b      	ldrh	r3, [r3, r2]
 8003488:	b29b      	uxth	r3, r3
 800348a:	3b01      	subs	r3, #1
 800348c:	b299      	uxth	r1, r3
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	2252      	movs	r2, #82	; 0x52
 8003492:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	2252      	movs	r2, #82	; 0x52
 8003498:	5a9b      	ldrh	r3, [r3, r2]
 800349a:	b29b      	uxth	r3, r3
 800349c:	2b00      	cmp	r3, #0
 800349e:	d1c8      	bne.n	8003432 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80034a0:	697a      	ldr	r2, [r7, #20]
 80034a2:	68f8      	ldr	r0, [r7, #12]
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	9300      	str	r3, [sp, #0]
 80034a8:	0013      	movs	r3, r2
 80034aa:	2200      	movs	r2, #0
 80034ac:	2140      	movs	r1, #64	; 0x40
 80034ae:	f000 faad 	bl	8003a0c <UART_WaitOnFlagUntilTimeout>
 80034b2:	1e03      	subs	r3, r0, #0
 80034b4:	d004      	beq.n	80034c0 <HAL_UART_Transmit+0x12c>
    {
      huart->gState = HAL_UART_STATE_READY;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	2220      	movs	r2, #32
 80034ba:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80034bc:	2303      	movs	r3, #3
 80034be:	e005      	b.n	80034cc <HAL_UART_Transmit+0x138>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	2220      	movs	r2, #32
 80034c4:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80034c6:	2300      	movs	r3, #0
 80034c8:	e000      	b.n	80034cc <HAL_UART_Transmit+0x138>
  }
  else
  {
    return HAL_BUSY;
 80034ca:	2302      	movs	r3, #2
  }
}
 80034cc:	0018      	movs	r0, r3
 80034ce:	46bd      	mov	sp, r7
 80034d0:	b008      	add	sp, #32
 80034d2:	bd80      	pop	{r7, pc}

080034d4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b088      	sub	sp, #32
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80034dc:	231e      	movs	r3, #30
 80034de:	18fb      	adds	r3, r7, r3
 80034e0:	2200      	movs	r2, #0
 80034e2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	689a      	ldr	r2, [r3, #8]
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	691b      	ldr	r3, [r3, #16]
 80034ec:	431a      	orrs	r2, r3
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	695b      	ldr	r3, [r3, #20]
 80034f2:	431a      	orrs	r2, r3
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	69db      	ldr	r3, [r3, #28]
 80034f8:	4313      	orrs	r3, r2
 80034fa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4a8d      	ldr	r2, [pc, #564]	; (8003738 <UART_SetConfig+0x264>)
 8003504:	4013      	ands	r3, r2
 8003506:	0019      	movs	r1, r3
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	697a      	ldr	r2, [r7, #20]
 800350e:	430a      	orrs	r2, r1
 8003510:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	4a88      	ldr	r2, [pc, #544]	; (800373c <UART_SetConfig+0x268>)
 800351a:	4013      	ands	r3, r2
 800351c:	0019      	movs	r1, r3
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	68da      	ldr	r2, [r3, #12]
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	430a      	orrs	r2, r1
 8003528:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	699b      	ldr	r3, [r3, #24]
 800352e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6a1b      	ldr	r3, [r3, #32]
 8003534:	697a      	ldr	r2, [r7, #20]
 8003536:	4313      	orrs	r3, r2
 8003538:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	689b      	ldr	r3, [r3, #8]
 8003540:	4a7f      	ldr	r2, [pc, #508]	; (8003740 <UART_SetConfig+0x26c>)
 8003542:	4013      	ands	r3, r2
 8003544:	0019      	movs	r1, r3
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	697a      	ldr	r2, [r7, #20]
 800354c:	430a      	orrs	r2, r1
 800354e:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4a7b      	ldr	r2, [pc, #492]	; (8003744 <UART_SetConfig+0x270>)
 8003556:	4293      	cmp	r3, r2
 8003558:	d127      	bne.n	80035aa <UART_SetConfig+0xd6>
 800355a:	4b7b      	ldr	r3, [pc, #492]	; (8003748 <UART_SetConfig+0x274>)
 800355c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800355e:	2203      	movs	r2, #3
 8003560:	4013      	ands	r3, r2
 8003562:	2b03      	cmp	r3, #3
 8003564:	d00d      	beq.n	8003582 <UART_SetConfig+0xae>
 8003566:	d81b      	bhi.n	80035a0 <UART_SetConfig+0xcc>
 8003568:	2b02      	cmp	r3, #2
 800356a:	d014      	beq.n	8003596 <UART_SetConfig+0xc2>
 800356c:	d818      	bhi.n	80035a0 <UART_SetConfig+0xcc>
 800356e:	2b00      	cmp	r3, #0
 8003570:	d002      	beq.n	8003578 <UART_SetConfig+0xa4>
 8003572:	2b01      	cmp	r3, #1
 8003574:	d00a      	beq.n	800358c <UART_SetConfig+0xb8>
 8003576:	e013      	b.n	80035a0 <UART_SetConfig+0xcc>
 8003578:	231f      	movs	r3, #31
 800357a:	18fb      	adds	r3, r7, r3
 800357c:	2200      	movs	r2, #0
 800357e:	701a      	strb	r2, [r3, #0]
 8003580:	e021      	b.n	80035c6 <UART_SetConfig+0xf2>
 8003582:	231f      	movs	r3, #31
 8003584:	18fb      	adds	r3, r7, r3
 8003586:	2202      	movs	r2, #2
 8003588:	701a      	strb	r2, [r3, #0]
 800358a:	e01c      	b.n	80035c6 <UART_SetConfig+0xf2>
 800358c:	231f      	movs	r3, #31
 800358e:	18fb      	adds	r3, r7, r3
 8003590:	2204      	movs	r2, #4
 8003592:	701a      	strb	r2, [r3, #0]
 8003594:	e017      	b.n	80035c6 <UART_SetConfig+0xf2>
 8003596:	231f      	movs	r3, #31
 8003598:	18fb      	adds	r3, r7, r3
 800359a:	2208      	movs	r2, #8
 800359c:	701a      	strb	r2, [r3, #0]
 800359e:	e012      	b.n	80035c6 <UART_SetConfig+0xf2>
 80035a0:	231f      	movs	r3, #31
 80035a2:	18fb      	adds	r3, r7, r3
 80035a4:	2210      	movs	r2, #16
 80035a6:	701a      	strb	r2, [r3, #0]
 80035a8:	e00d      	b.n	80035c6 <UART_SetConfig+0xf2>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4a67      	ldr	r2, [pc, #412]	; (800374c <UART_SetConfig+0x278>)
 80035b0:	4293      	cmp	r3, r2
 80035b2:	d104      	bne.n	80035be <UART_SetConfig+0xea>
 80035b4:	231f      	movs	r3, #31
 80035b6:	18fb      	adds	r3, r7, r3
 80035b8:	2200      	movs	r2, #0
 80035ba:	701a      	strb	r2, [r3, #0]
 80035bc:	e003      	b.n	80035c6 <UART_SetConfig+0xf2>
 80035be:	231f      	movs	r3, #31
 80035c0:	18fb      	adds	r3, r7, r3
 80035c2:	2210      	movs	r2, #16
 80035c4:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	69da      	ldr	r2, [r3, #28]
 80035ca:	2380      	movs	r3, #128	; 0x80
 80035cc:	021b      	lsls	r3, r3, #8
 80035ce:	429a      	cmp	r2, r3
 80035d0:	d15c      	bne.n	800368c <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 80035d2:	231f      	movs	r3, #31
 80035d4:	18fb      	adds	r3, r7, r3
 80035d6:	781b      	ldrb	r3, [r3, #0]
 80035d8:	2b08      	cmp	r3, #8
 80035da:	d015      	beq.n	8003608 <UART_SetConfig+0x134>
 80035dc:	dc18      	bgt.n	8003610 <UART_SetConfig+0x13c>
 80035de:	2b04      	cmp	r3, #4
 80035e0:	d00d      	beq.n	80035fe <UART_SetConfig+0x12a>
 80035e2:	dc15      	bgt.n	8003610 <UART_SetConfig+0x13c>
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d002      	beq.n	80035ee <UART_SetConfig+0x11a>
 80035e8:	2b02      	cmp	r3, #2
 80035ea:	d005      	beq.n	80035f8 <UART_SetConfig+0x124>
 80035ec:	e010      	b.n	8003610 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80035ee:	f7ff fd89 	bl	8003104 <HAL_RCC_GetPCLK1Freq>
 80035f2:	0003      	movs	r3, r0
 80035f4:	61bb      	str	r3, [r7, #24]
        break;
 80035f6:	e012      	b.n	800361e <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80035f8:	4b55      	ldr	r3, [pc, #340]	; (8003750 <UART_SetConfig+0x27c>)
 80035fa:	61bb      	str	r3, [r7, #24]
        break;
 80035fc:	e00f      	b.n	800361e <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80035fe:	f7ff fd21 	bl	8003044 <HAL_RCC_GetSysClockFreq>
 8003602:	0003      	movs	r3, r0
 8003604:	61bb      	str	r3, [r7, #24]
        break;
 8003606:	e00a      	b.n	800361e <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003608:	2380      	movs	r3, #128	; 0x80
 800360a:	021b      	lsls	r3, r3, #8
 800360c:	61bb      	str	r3, [r7, #24]
        break;
 800360e:	e006      	b.n	800361e <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8003610:	2300      	movs	r3, #0
 8003612:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003614:	231e      	movs	r3, #30
 8003616:	18fb      	adds	r3, r7, r3
 8003618:	2201      	movs	r2, #1
 800361a:	701a      	strb	r2, [r3, #0]
        break;
 800361c:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800361e:	69bb      	ldr	r3, [r7, #24]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d100      	bne.n	8003626 <UART_SetConfig+0x152>
 8003624:	e07a      	b.n	800371c <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003626:	69bb      	ldr	r3, [r7, #24]
 8003628:	005a      	lsls	r2, r3, #1
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	085b      	lsrs	r3, r3, #1
 8003630:	18d2      	adds	r2, r2, r3
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	685b      	ldr	r3, [r3, #4]
 8003636:	0019      	movs	r1, r3
 8003638:	0010      	movs	r0, r2
 800363a:	f7fc fd77 	bl	800012c <__udivsi3>
 800363e:	0003      	movs	r3, r0
 8003640:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003642:	693b      	ldr	r3, [r7, #16]
 8003644:	2b0f      	cmp	r3, #15
 8003646:	d91c      	bls.n	8003682 <UART_SetConfig+0x1ae>
 8003648:	693a      	ldr	r2, [r7, #16]
 800364a:	2380      	movs	r3, #128	; 0x80
 800364c:	025b      	lsls	r3, r3, #9
 800364e:	429a      	cmp	r2, r3
 8003650:	d217      	bcs.n	8003682 <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003652:	693b      	ldr	r3, [r7, #16]
 8003654:	b29a      	uxth	r2, r3
 8003656:	200e      	movs	r0, #14
 8003658:	183b      	adds	r3, r7, r0
 800365a:	210f      	movs	r1, #15
 800365c:	438a      	bics	r2, r1
 800365e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003660:	693b      	ldr	r3, [r7, #16]
 8003662:	085b      	lsrs	r3, r3, #1
 8003664:	b29b      	uxth	r3, r3
 8003666:	2207      	movs	r2, #7
 8003668:	4013      	ands	r3, r2
 800366a:	b299      	uxth	r1, r3
 800366c:	183b      	adds	r3, r7, r0
 800366e:	183a      	adds	r2, r7, r0
 8003670:	8812      	ldrh	r2, [r2, #0]
 8003672:	430a      	orrs	r2, r1
 8003674:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	183a      	adds	r2, r7, r0
 800367c:	8812      	ldrh	r2, [r2, #0]
 800367e:	60da      	str	r2, [r3, #12]
 8003680:	e04c      	b.n	800371c <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8003682:	231e      	movs	r3, #30
 8003684:	18fb      	adds	r3, r7, r3
 8003686:	2201      	movs	r2, #1
 8003688:	701a      	strb	r2, [r3, #0]
 800368a:	e047      	b.n	800371c <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 800368c:	231f      	movs	r3, #31
 800368e:	18fb      	adds	r3, r7, r3
 8003690:	781b      	ldrb	r3, [r3, #0]
 8003692:	2b08      	cmp	r3, #8
 8003694:	d015      	beq.n	80036c2 <UART_SetConfig+0x1ee>
 8003696:	dc18      	bgt.n	80036ca <UART_SetConfig+0x1f6>
 8003698:	2b04      	cmp	r3, #4
 800369a:	d00d      	beq.n	80036b8 <UART_SetConfig+0x1e4>
 800369c:	dc15      	bgt.n	80036ca <UART_SetConfig+0x1f6>
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d002      	beq.n	80036a8 <UART_SetConfig+0x1d4>
 80036a2:	2b02      	cmp	r3, #2
 80036a4:	d005      	beq.n	80036b2 <UART_SetConfig+0x1de>
 80036a6:	e010      	b.n	80036ca <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80036a8:	f7ff fd2c 	bl	8003104 <HAL_RCC_GetPCLK1Freq>
 80036ac:	0003      	movs	r3, r0
 80036ae:	61bb      	str	r3, [r7, #24]
        break;
 80036b0:	e012      	b.n	80036d8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80036b2:	4b27      	ldr	r3, [pc, #156]	; (8003750 <UART_SetConfig+0x27c>)
 80036b4:	61bb      	str	r3, [r7, #24]
        break;
 80036b6:	e00f      	b.n	80036d8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80036b8:	f7ff fcc4 	bl	8003044 <HAL_RCC_GetSysClockFreq>
 80036bc:	0003      	movs	r3, r0
 80036be:	61bb      	str	r3, [r7, #24]
        break;
 80036c0:	e00a      	b.n	80036d8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80036c2:	2380      	movs	r3, #128	; 0x80
 80036c4:	021b      	lsls	r3, r3, #8
 80036c6:	61bb      	str	r3, [r7, #24]
        break;
 80036c8:	e006      	b.n	80036d8 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80036ca:	2300      	movs	r3, #0
 80036cc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80036ce:	231e      	movs	r3, #30
 80036d0:	18fb      	adds	r3, r7, r3
 80036d2:	2201      	movs	r2, #1
 80036d4:	701a      	strb	r2, [r3, #0]
        break;
 80036d6:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80036d8:	69bb      	ldr	r3, [r7, #24]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d01e      	beq.n	800371c <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	085a      	lsrs	r2, r3, #1
 80036e4:	69bb      	ldr	r3, [r7, #24]
 80036e6:	18d2      	adds	r2, r2, r3
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	0019      	movs	r1, r3
 80036ee:	0010      	movs	r0, r2
 80036f0:	f7fc fd1c 	bl	800012c <__udivsi3>
 80036f4:	0003      	movs	r3, r0
 80036f6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80036f8:	693b      	ldr	r3, [r7, #16]
 80036fa:	2b0f      	cmp	r3, #15
 80036fc:	d90a      	bls.n	8003714 <UART_SetConfig+0x240>
 80036fe:	693a      	ldr	r2, [r7, #16]
 8003700:	2380      	movs	r3, #128	; 0x80
 8003702:	025b      	lsls	r3, r3, #9
 8003704:	429a      	cmp	r2, r3
 8003706:	d205      	bcs.n	8003714 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003708:	693b      	ldr	r3, [r7, #16]
 800370a:	b29a      	uxth	r2, r3
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	60da      	str	r2, [r3, #12]
 8003712:	e003      	b.n	800371c <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8003714:	231e      	movs	r3, #30
 8003716:	18fb      	adds	r3, r7, r3
 8003718:	2201      	movs	r2, #1
 800371a:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2200      	movs	r2, #0
 8003720:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2200      	movs	r2, #0
 8003726:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8003728:	231e      	movs	r3, #30
 800372a:	18fb      	adds	r3, r7, r3
 800372c:	781b      	ldrb	r3, [r3, #0]
}
 800372e:	0018      	movs	r0, r3
 8003730:	46bd      	mov	sp, r7
 8003732:	b008      	add	sp, #32
 8003734:	bd80      	pop	{r7, pc}
 8003736:	46c0      	nop			; (mov r8, r8)
 8003738:	ffff69f3 	.word	0xffff69f3
 800373c:	ffffcfff 	.word	0xffffcfff
 8003740:	fffff4ff 	.word	0xfffff4ff
 8003744:	40013800 	.word	0x40013800
 8003748:	40021000 	.word	0x40021000
 800374c:	40004400 	.word	0x40004400
 8003750:	007a1200 	.word	0x007a1200

08003754 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b082      	sub	sp, #8
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003760:	2208      	movs	r2, #8
 8003762:	4013      	ands	r3, r2
 8003764:	d00b      	beq.n	800377e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	4a4a      	ldr	r2, [pc, #296]	; (8003898 <UART_AdvFeatureConfig+0x144>)
 800376e:	4013      	ands	r3, r2
 8003770:	0019      	movs	r1, r3
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	430a      	orrs	r2, r1
 800377c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003782:	2201      	movs	r2, #1
 8003784:	4013      	ands	r3, r2
 8003786:	d00b      	beq.n	80037a0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	4a43      	ldr	r2, [pc, #268]	; (800389c <UART_AdvFeatureConfig+0x148>)
 8003790:	4013      	ands	r3, r2
 8003792:	0019      	movs	r1, r3
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	430a      	orrs	r2, r1
 800379e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037a4:	2202      	movs	r2, #2
 80037a6:	4013      	ands	r3, r2
 80037a8:	d00b      	beq.n	80037c2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	685b      	ldr	r3, [r3, #4]
 80037b0:	4a3b      	ldr	r2, [pc, #236]	; (80038a0 <UART_AdvFeatureConfig+0x14c>)
 80037b2:	4013      	ands	r3, r2
 80037b4:	0019      	movs	r1, r3
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	430a      	orrs	r2, r1
 80037c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037c6:	2204      	movs	r2, #4
 80037c8:	4013      	ands	r3, r2
 80037ca:	d00b      	beq.n	80037e4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	4a34      	ldr	r2, [pc, #208]	; (80038a4 <UART_AdvFeatureConfig+0x150>)
 80037d4:	4013      	ands	r3, r2
 80037d6:	0019      	movs	r1, r3
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	430a      	orrs	r2, r1
 80037e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037e8:	2210      	movs	r2, #16
 80037ea:	4013      	ands	r3, r2
 80037ec:	d00b      	beq.n	8003806 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	689b      	ldr	r3, [r3, #8]
 80037f4:	4a2c      	ldr	r2, [pc, #176]	; (80038a8 <UART_AdvFeatureConfig+0x154>)
 80037f6:	4013      	ands	r3, r2
 80037f8:	0019      	movs	r1, r3
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	430a      	orrs	r2, r1
 8003804:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800380a:	2220      	movs	r2, #32
 800380c:	4013      	ands	r3, r2
 800380e:	d00b      	beq.n	8003828 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	689b      	ldr	r3, [r3, #8]
 8003816:	4a25      	ldr	r2, [pc, #148]	; (80038ac <UART_AdvFeatureConfig+0x158>)
 8003818:	4013      	ands	r3, r2
 800381a:	0019      	movs	r1, r3
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	430a      	orrs	r2, r1
 8003826:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800382c:	2240      	movs	r2, #64	; 0x40
 800382e:	4013      	ands	r3, r2
 8003830:	d01d      	beq.n	800386e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	4a1d      	ldr	r2, [pc, #116]	; (80038b0 <UART_AdvFeatureConfig+0x15c>)
 800383a:	4013      	ands	r3, r2
 800383c:	0019      	movs	r1, r3
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	430a      	orrs	r2, r1
 8003848:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800384e:	2380      	movs	r3, #128	; 0x80
 8003850:	035b      	lsls	r3, r3, #13
 8003852:	429a      	cmp	r2, r3
 8003854:	d10b      	bne.n	800386e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	4a15      	ldr	r2, [pc, #84]	; (80038b4 <UART_AdvFeatureConfig+0x160>)
 800385e:	4013      	ands	r3, r2
 8003860:	0019      	movs	r1, r3
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	430a      	orrs	r2, r1
 800386c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003872:	2280      	movs	r2, #128	; 0x80
 8003874:	4013      	ands	r3, r2
 8003876:	d00b      	beq.n	8003890 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	4a0e      	ldr	r2, [pc, #56]	; (80038b8 <UART_AdvFeatureConfig+0x164>)
 8003880:	4013      	ands	r3, r2
 8003882:	0019      	movs	r1, r3
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	430a      	orrs	r2, r1
 800388e:	605a      	str	r2, [r3, #4]
  }
}
 8003890:	46c0      	nop			; (mov r8, r8)
 8003892:	46bd      	mov	sp, r7
 8003894:	b002      	add	sp, #8
 8003896:	bd80      	pop	{r7, pc}
 8003898:	ffff7fff 	.word	0xffff7fff
 800389c:	fffdffff 	.word	0xfffdffff
 80038a0:	fffeffff 	.word	0xfffeffff
 80038a4:	fffbffff 	.word	0xfffbffff
 80038a8:	ffffefff 	.word	0xffffefff
 80038ac:	ffffdfff 	.word	0xffffdfff
 80038b0:	ffefffff 	.word	0xffefffff
 80038b4:	ff9fffff 	.word	0xff9fffff
 80038b8:	fff7ffff 	.word	0xfff7ffff

080038bc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b092      	sub	sp, #72	; 0x48
 80038c0:	af02      	add	r7, sp, #8
 80038c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2284      	movs	r2, #132	; 0x84
 80038c8:	2100      	movs	r1, #0
 80038ca:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80038cc:	f7fd ff34 	bl	8001738 <HAL_GetTick>
 80038d0:	0003      	movs	r3, r0
 80038d2:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	2208      	movs	r2, #8
 80038dc:	4013      	ands	r3, r2
 80038de:	2b08      	cmp	r3, #8
 80038e0:	d12c      	bne.n	800393c <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80038e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80038e4:	2280      	movs	r2, #128	; 0x80
 80038e6:	0391      	lsls	r1, r2, #14
 80038e8:	6878      	ldr	r0, [r7, #4]
 80038ea:	4a46      	ldr	r2, [pc, #280]	; (8003a04 <UART_CheckIdleState+0x148>)
 80038ec:	9200      	str	r2, [sp, #0]
 80038ee:	2200      	movs	r2, #0
 80038f0:	f000 f88c 	bl	8003a0c <UART_WaitOnFlagUntilTimeout>
 80038f4:	1e03      	subs	r3, r0, #0
 80038f6:	d021      	beq.n	800393c <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038f8:	f3ef 8310 	mrs	r3, PRIMASK
 80038fc:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80038fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003900:	63bb      	str	r3, [r7, #56]	; 0x38
 8003902:	2301      	movs	r3, #1
 8003904:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003906:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003908:	f383 8810 	msr	PRIMASK, r3
}
 800390c:	46c0      	nop			; (mov r8, r8)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	681a      	ldr	r2, [r3, #0]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	2180      	movs	r1, #128	; 0x80
 800391a:	438a      	bics	r2, r1
 800391c:	601a      	str	r2, [r3, #0]
 800391e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003920:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003922:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003924:	f383 8810 	msr	PRIMASK, r3
}
 8003928:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2220      	movs	r2, #32
 800392e:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2278      	movs	r2, #120	; 0x78
 8003934:	2100      	movs	r1, #0
 8003936:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003938:	2303      	movs	r3, #3
 800393a:	e05f      	b.n	80039fc <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	2204      	movs	r2, #4
 8003944:	4013      	ands	r3, r2
 8003946:	2b04      	cmp	r3, #4
 8003948:	d146      	bne.n	80039d8 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800394a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800394c:	2280      	movs	r2, #128	; 0x80
 800394e:	03d1      	lsls	r1, r2, #15
 8003950:	6878      	ldr	r0, [r7, #4]
 8003952:	4a2c      	ldr	r2, [pc, #176]	; (8003a04 <UART_CheckIdleState+0x148>)
 8003954:	9200      	str	r2, [sp, #0]
 8003956:	2200      	movs	r2, #0
 8003958:	f000 f858 	bl	8003a0c <UART_WaitOnFlagUntilTimeout>
 800395c:	1e03      	subs	r3, r0, #0
 800395e:	d03b      	beq.n	80039d8 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003960:	f3ef 8310 	mrs	r3, PRIMASK
 8003964:	60fb      	str	r3, [r7, #12]
  return(result);
 8003966:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003968:	637b      	str	r3, [r7, #52]	; 0x34
 800396a:	2301      	movs	r3, #1
 800396c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800396e:	693b      	ldr	r3, [r7, #16]
 8003970:	f383 8810 	msr	PRIMASK, r3
}
 8003974:	46c0      	nop			; (mov r8, r8)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	681a      	ldr	r2, [r3, #0]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4921      	ldr	r1, [pc, #132]	; (8003a08 <UART_CheckIdleState+0x14c>)
 8003982:	400a      	ands	r2, r1
 8003984:	601a      	str	r2, [r3, #0]
 8003986:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003988:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800398a:	697b      	ldr	r3, [r7, #20]
 800398c:	f383 8810 	msr	PRIMASK, r3
}
 8003990:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003992:	f3ef 8310 	mrs	r3, PRIMASK
 8003996:	61bb      	str	r3, [r7, #24]
  return(result);
 8003998:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800399a:	633b      	str	r3, [r7, #48]	; 0x30
 800399c:	2301      	movs	r3, #1
 800399e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039a0:	69fb      	ldr	r3, [r7, #28]
 80039a2:	f383 8810 	msr	PRIMASK, r3
}
 80039a6:	46c0      	nop			; (mov r8, r8)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	689a      	ldr	r2, [r3, #8]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	2101      	movs	r1, #1
 80039b4:	438a      	bics	r2, r1
 80039b6:	609a      	str	r2, [r3, #8]
 80039b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039ba:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039bc:	6a3b      	ldr	r3, [r7, #32]
 80039be:	f383 8810 	msr	PRIMASK, r3
}
 80039c2:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2280      	movs	r2, #128	; 0x80
 80039c8:	2120      	movs	r1, #32
 80039ca:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2278      	movs	r2, #120	; 0x78
 80039d0:	2100      	movs	r1, #0
 80039d2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80039d4:	2303      	movs	r3, #3
 80039d6:	e011      	b.n	80039fc <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2220      	movs	r2, #32
 80039dc:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2280      	movs	r2, #128	; 0x80
 80039e2:	2120      	movs	r1, #32
 80039e4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2200      	movs	r2, #0
 80039ea:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2200      	movs	r2, #0
 80039f0:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2278      	movs	r2, #120	; 0x78
 80039f6:	2100      	movs	r1, #0
 80039f8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80039fa:	2300      	movs	r3, #0
}
 80039fc:	0018      	movs	r0, r3
 80039fe:	46bd      	mov	sp, r7
 8003a00:	b010      	add	sp, #64	; 0x40
 8003a02:	bd80      	pop	{r7, pc}
 8003a04:	01ffffff 	.word	0x01ffffff
 8003a08:	fffffedf 	.word	0xfffffedf

08003a0c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b084      	sub	sp, #16
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	60f8      	str	r0, [r7, #12]
 8003a14:	60b9      	str	r1, [r7, #8]
 8003a16:	603b      	str	r3, [r7, #0]
 8003a18:	1dfb      	adds	r3, r7, #7
 8003a1a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a1c:	e051      	b.n	8003ac2 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a1e:	69bb      	ldr	r3, [r7, #24]
 8003a20:	3301      	adds	r3, #1
 8003a22:	d04e      	beq.n	8003ac2 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a24:	f7fd fe88 	bl	8001738 <HAL_GetTick>
 8003a28:	0002      	movs	r2, r0
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	1ad3      	subs	r3, r2, r3
 8003a2e:	69ba      	ldr	r2, [r7, #24]
 8003a30:	429a      	cmp	r2, r3
 8003a32:	d302      	bcc.n	8003a3a <UART_WaitOnFlagUntilTimeout+0x2e>
 8003a34:	69bb      	ldr	r3, [r7, #24]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d101      	bne.n	8003a3e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8003a3a:	2303      	movs	r3, #3
 8003a3c:	e051      	b.n	8003ae2 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	2204      	movs	r2, #4
 8003a46:	4013      	ands	r3, r2
 8003a48:	d03b      	beq.n	8003ac2 <UART_WaitOnFlagUntilTimeout+0xb6>
 8003a4a:	68bb      	ldr	r3, [r7, #8]
 8003a4c:	2b80      	cmp	r3, #128	; 0x80
 8003a4e:	d038      	beq.n	8003ac2 <UART_WaitOnFlagUntilTimeout+0xb6>
 8003a50:	68bb      	ldr	r3, [r7, #8]
 8003a52:	2b40      	cmp	r3, #64	; 0x40
 8003a54:	d035      	beq.n	8003ac2 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	69db      	ldr	r3, [r3, #28]
 8003a5c:	2208      	movs	r2, #8
 8003a5e:	4013      	ands	r3, r2
 8003a60:	2b08      	cmp	r3, #8
 8003a62:	d111      	bne.n	8003a88 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	2208      	movs	r2, #8
 8003a6a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	0018      	movs	r0, r3
 8003a70:	f000 f83c 	bl	8003aec <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	2284      	movs	r2, #132	; 0x84
 8003a78:	2108      	movs	r1, #8
 8003a7a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2278      	movs	r2, #120	; 0x78
 8003a80:	2100      	movs	r1, #0
 8003a82:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003a84:	2301      	movs	r3, #1
 8003a86:	e02c      	b.n	8003ae2 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	69da      	ldr	r2, [r3, #28]
 8003a8e:	2380      	movs	r3, #128	; 0x80
 8003a90:	011b      	lsls	r3, r3, #4
 8003a92:	401a      	ands	r2, r3
 8003a94:	2380      	movs	r3, #128	; 0x80
 8003a96:	011b      	lsls	r3, r3, #4
 8003a98:	429a      	cmp	r2, r3
 8003a9a:	d112      	bne.n	8003ac2 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	2280      	movs	r2, #128	; 0x80
 8003aa2:	0112      	lsls	r2, r2, #4
 8003aa4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	0018      	movs	r0, r3
 8003aaa:	f000 f81f 	bl	8003aec <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	2284      	movs	r2, #132	; 0x84
 8003ab2:	2120      	movs	r1, #32
 8003ab4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	2278      	movs	r2, #120	; 0x78
 8003aba:	2100      	movs	r1, #0
 8003abc:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003abe:	2303      	movs	r3, #3
 8003ac0:	e00f      	b.n	8003ae2 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	69db      	ldr	r3, [r3, #28]
 8003ac8:	68ba      	ldr	r2, [r7, #8]
 8003aca:	4013      	ands	r3, r2
 8003acc:	68ba      	ldr	r2, [r7, #8]
 8003ace:	1ad3      	subs	r3, r2, r3
 8003ad0:	425a      	negs	r2, r3
 8003ad2:	4153      	adcs	r3, r2
 8003ad4:	b2db      	uxtb	r3, r3
 8003ad6:	001a      	movs	r2, r3
 8003ad8:	1dfb      	adds	r3, r7, #7
 8003ada:	781b      	ldrb	r3, [r3, #0]
 8003adc:	429a      	cmp	r2, r3
 8003ade:	d09e      	beq.n	8003a1e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003ae0:	2300      	movs	r3, #0
}
 8003ae2:	0018      	movs	r0, r3
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	b004      	add	sp, #16
 8003ae8:	bd80      	pop	{r7, pc}
	...

08003aec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b08e      	sub	sp, #56	; 0x38
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003af4:	f3ef 8310 	mrs	r3, PRIMASK
 8003af8:	617b      	str	r3, [r7, #20]
  return(result);
 8003afa:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003afc:	637b      	str	r3, [r7, #52]	; 0x34
 8003afe:	2301      	movs	r3, #1
 8003b00:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b02:	69bb      	ldr	r3, [r7, #24]
 8003b04:	f383 8810 	msr	PRIMASK, r3
}
 8003b08:	46c0      	nop			; (mov r8, r8)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	681a      	ldr	r2, [r3, #0]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	4926      	ldr	r1, [pc, #152]	; (8003bb0 <UART_EndRxTransfer+0xc4>)
 8003b16:	400a      	ands	r2, r1
 8003b18:	601a      	str	r2, [r3, #0]
 8003b1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b1c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b1e:	69fb      	ldr	r3, [r7, #28]
 8003b20:	f383 8810 	msr	PRIMASK, r3
}
 8003b24:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b26:	f3ef 8310 	mrs	r3, PRIMASK
 8003b2a:	623b      	str	r3, [r7, #32]
  return(result);
 8003b2c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b2e:	633b      	str	r3, [r7, #48]	; 0x30
 8003b30:	2301      	movs	r3, #1
 8003b32:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b36:	f383 8810 	msr	PRIMASK, r3
}
 8003b3a:	46c0      	nop			; (mov r8, r8)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	689a      	ldr	r2, [r3, #8]
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	2101      	movs	r1, #1
 8003b48:	438a      	bics	r2, r1
 8003b4a:	609a      	str	r2, [r3, #8]
 8003b4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b4e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b52:	f383 8810 	msr	PRIMASK, r3
}
 8003b56:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b5c:	2b01      	cmp	r3, #1
 8003b5e:	d118      	bne.n	8003b92 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b60:	f3ef 8310 	mrs	r3, PRIMASK
 8003b64:	60bb      	str	r3, [r7, #8]
  return(result);
 8003b66:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b68:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	f383 8810 	msr	PRIMASK, r3
}
 8003b74:	46c0      	nop			; (mov r8, r8)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	681a      	ldr	r2, [r3, #0]
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	2110      	movs	r1, #16
 8003b82:	438a      	bics	r2, r1
 8003b84:	601a      	str	r2, [r3, #0]
 8003b86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b88:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b8a:	693b      	ldr	r3, [r7, #16]
 8003b8c:	f383 8810 	msr	PRIMASK, r3
}
 8003b90:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2280      	movs	r2, #128	; 0x80
 8003b96:	2120      	movs	r1, #32
 8003b98:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	669a      	str	r2, [r3, #104]	; 0x68
}
 8003ba6:	46c0      	nop			; (mov r8, r8)
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	b00e      	add	sp, #56	; 0x38
 8003bac:	bd80      	pop	{r7, pc}
 8003bae:	46c0      	nop			; (mov r8, r8)
 8003bb0:	fffffedf 	.word	0xfffffedf

08003bb4 <__errno>:
 8003bb4:	4b01      	ldr	r3, [pc, #4]	; (8003bbc <__errno+0x8>)
 8003bb6:	6818      	ldr	r0, [r3, #0]
 8003bb8:	4770      	bx	lr
 8003bba:	46c0      	nop			; (mov r8, r8)
 8003bbc:	2000000c 	.word	0x2000000c

08003bc0 <__libc_init_array>:
 8003bc0:	b570      	push	{r4, r5, r6, lr}
 8003bc2:	2600      	movs	r6, #0
 8003bc4:	4d0c      	ldr	r5, [pc, #48]	; (8003bf8 <__libc_init_array+0x38>)
 8003bc6:	4c0d      	ldr	r4, [pc, #52]	; (8003bfc <__libc_init_array+0x3c>)
 8003bc8:	1b64      	subs	r4, r4, r5
 8003bca:	10a4      	asrs	r4, r4, #2
 8003bcc:	42a6      	cmp	r6, r4
 8003bce:	d109      	bne.n	8003be4 <__libc_init_array+0x24>
 8003bd0:	2600      	movs	r6, #0
 8003bd2:	f000 fc8b 	bl	80044ec <_init>
 8003bd6:	4d0a      	ldr	r5, [pc, #40]	; (8003c00 <__libc_init_array+0x40>)
 8003bd8:	4c0a      	ldr	r4, [pc, #40]	; (8003c04 <__libc_init_array+0x44>)
 8003bda:	1b64      	subs	r4, r4, r5
 8003bdc:	10a4      	asrs	r4, r4, #2
 8003bde:	42a6      	cmp	r6, r4
 8003be0:	d105      	bne.n	8003bee <__libc_init_array+0x2e>
 8003be2:	bd70      	pop	{r4, r5, r6, pc}
 8003be4:	00b3      	lsls	r3, r6, #2
 8003be6:	58eb      	ldr	r3, [r5, r3]
 8003be8:	4798      	blx	r3
 8003bea:	3601      	adds	r6, #1
 8003bec:	e7ee      	b.n	8003bcc <__libc_init_array+0xc>
 8003bee:	00b3      	lsls	r3, r6, #2
 8003bf0:	58eb      	ldr	r3, [r5, r3]
 8003bf2:	4798      	blx	r3
 8003bf4:	3601      	adds	r6, #1
 8003bf6:	e7f2      	b.n	8003bde <__libc_init_array+0x1e>
 8003bf8:	08004620 	.word	0x08004620
 8003bfc:	08004620 	.word	0x08004620
 8003c00:	08004620 	.word	0x08004620
 8003c04:	08004624 	.word	0x08004624

08003c08 <memset>:
 8003c08:	0003      	movs	r3, r0
 8003c0a:	1882      	adds	r2, r0, r2
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d100      	bne.n	8003c12 <memset+0xa>
 8003c10:	4770      	bx	lr
 8003c12:	7019      	strb	r1, [r3, #0]
 8003c14:	3301      	adds	r3, #1
 8003c16:	e7f9      	b.n	8003c0c <memset+0x4>

08003c18 <siprintf>:
 8003c18:	b40e      	push	{r1, r2, r3}
 8003c1a:	b500      	push	{lr}
 8003c1c:	490b      	ldr	r1, [pc, #44]	; (8003c4c <siprintf+0x34>)
 8003c1e:	b09c      	sub	sp, #112	; 0x70
 8003c20:	ab1d      	add	r3, sp, #116	; 0x74
 8003c22:	9002      	str	r0, [sp, #8]
 8003c24:	9006      	str	r0, [sp, #24]
 8003c26:	9107      	str	r1, [sp, #28]
 8003c28:	9104      	str	r1, [sp, #16]
 8003c2a:	4809      	ldr	r0, [pc, #36]	; (8003c50 <siprintf+0x38>)
 8003c2c:	4909      	ldr	r1, [pc, #36]	; (8003c54 <siprintf+0x3c>)
 8003c2e:	cb04      	ldmia	r3!, {r2}
 8003c30:	9105      	str	r1, [sp, #20]
 8003c32:	6800      	ldr	r0, [r0, #0]
 8003c34:	a902      	add	r1, sp, #8
 8003c36:	9301      	str	r3, [sp, #4]
 8003c38:	f000 f870 	bl	8003d1c <_svfiprintf_r>
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	9a02      	ldr	r2, [sp, #8]
 8003c40:	7013      	strb	r3, [r2, #0]
 8003c42:	b01c      	add	sp, #112	; 0x70
 8003c44:	bc08      	pop	{r3}
 8003c46:	b003      	add	sp, #12
 8003c48:	4718      	bx	r3
 8003c4a:	46c0      	nop			; (mov r8, r8)
 8003c4c:	7fffffff 	.word	0x7fffffff
 8003c50:	2000000c 	.word	0x2000000c
 8003c54:	ffff0208 	.word	0xffff0208

08003c58 <__ssputs_r>:
 8003c58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c5a:	688e      	ldr	r6, [r1, #8]
 8003c5c:	b085      	sub	sp, #20
 8003c5e:	0007      	movs	r7, r0
 8003c60:	000c      	movs	r4, r1
 8003c62:	9203      	str	r2, [sp, #12]
 8003c64:	9301      	str	r3, [sp, #4]
 8003c66:	429e      	cmp	r6, r3
 8003c68:	d83c      	bhi.n	8003ce4 <__ssputs_r+0x8c>
 8003c6a:	2390      	movs	r3, #144	; 0x90
 8003c6c:	898a      	ldrh	r2, [r1, #12]
 8003c6e:	00db      	lsls	r3, r3, #3
 8003c70:	421a      	tst	r2, r3
 8003c72:	d034      	beq.n	8003cde <__ssputs_r+0x86>
 8003c74:	6909      	ldr	r1, [r1, #16]
 8003c76:	6823      	ldr	r3, [r4, #0]
 8003c78:	6960      	ldr	r0, [r4, #20]
 8003c7a:	1a5b      	subs	r3, r3, r1
 8003c7c:	9302      	str	r3, [sp, #8]
 8003c7e:	2303      	movs	r3, #3
 8003c80:	4343      	muls	r3, r0
 8003c82:	0fdd      	lsrs	r5, r3, #31
 8003c84:	18ed      	adds	r5, r5, r3
 8003c86:	9b01      	ldr	r3, [sp, #4]
 8003c88:	9802      	ldr	r0, [sp, #8]
 8003c8a:	3301      	adds	r3, #1
 8003c8c:	181b      	adds	r3, r3, r0
 8003c8e:	106d      	asrs	r5, r5, #1
 8003c90:	42ab      	cmp	r3, r5
 8003c92:	d900      	bls.n	8003c96 <__ssputs_r+0x3e>
 8003c94:	001d      	movs	r5, r3
 8003c96:	0553      	lsls	r3, r2, #21
 8003c98:	d532      	bpl.n	8003d00 <__ssputs_r+0xa8>
 8003c9a:	0029      	movs	r1, r5
 8003c9c:	0038      	movs	r0, r7
 8003c9e:	f000 fb53 	bl	8004348 <_malloc_r>
 8003ca2:	1e06      	subs	r6, r0, #0
 8003ca4:	d109      	bne.n	8003cba <__ssputs_r+0x62>
 8003ca6:	230c      	movs	r3, #12
 8003ca8:	603b      	str	r3, [r7, #0]
 8003caa:	2340      	movs	r3, #64	; 0x40
 8003cac:	2001      	movs	r0, #1
 8003cae:	89a2      	ldrh	r2, [r4, #12]
 8003cb0:	4240      	negs	r0, r0
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	81a3      	strh	r3, [r4, #12]
 8003cb6:	b005      	add	sp, #20
 8003cb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003cba:	9a02      	ldr	r2, [sp, #8]
 8003cbc:	6921      	ldr	r1, [r4, #16]
 8003cbe:	f000 faba 	bl	8004236 <memcpy>
 8003cc2:	89a3      	ldrh	r3, [r4, #12]
 8003cc4:	4a14      	ldr	r2, [pc, #80]	; (8003d18 <__ssputs_r+0xc0>)
 8003cc6:	401a      	ands	r2, r3
 8003cc8:	2380      	movs	r3, #128	; 0x80
 8003cca:	4313      	orrs	r3, r2
 8003ccc:	81a3      	strh	r3, [r4, #12]
 8003cce:	9b02      	ldr	r3, [sp, #8]
 8003cd0:	6126      	str	r6, [r4, #16]
 8003cd2:	18f6      	adds	r6, r6, r3
 8003cd4:	6026      	str	r6, [r4, #0]
 8003cd6:	6165      	str	r5, [r4, #20]
 8003cd8:	9e01      	ldr	r6, [sp, #4]
 8003cda:	1aed      	subs	r5, r5, r3
 8003cdc:	60a5      	str	r5, [r4, #8]
 8003cde:	9b01      	ldr	r3, [sp, #4]
 8003ce0:	429e      	cmp	r6, r3
 8003ce2:	d900      	bls.n	8003ce6 <__ssputs_r+0x8e>
 8003ce4:	9e01      	ldr	r6, [sp, #4]
 8003ce6:	0032      	movs	r2, r6
 8003ce8:	9903      	ldr	r1, [sp, #12]
 8003cea:	6820      	ldr	r0, [r4, #0]
 8003cec:	f000 faac 	bl	8004248 <memmove>
 8003cf0:	68a3      	ldr	r3, [r4, #8]
 8003cf2:	2000      	movs	r0, #0
 8003cf4:	1b9b      	subs	r3, r3, r6
 8003cf6:	60a3      	str	r3, [r4, #8]
 8003cf8:	6823      	ldr	r3, [r4, #0]
 8003cfa:	199e      	adds	r6, r3, r6
 8003cfc:	6026      	str	r6, [r4, #0]
 8003cfe:	e7da      	b.n	8003cb6 <__ssputs_r+0x5e>
 8003d00:	002a      	movs	r2, r5
 8003d02:	0038      	movs	r0, r7
 8003d04:	f000 fb96 	bl	8004434 <_realloc_r>
 8003d08:	1e06      	subs	r6, r0, #0
 8003d0a:	d1e0      	bne.n	8003cce <__ssputs_r+0x76>
 8003d0c:	0038      	movs	r0, r7
 8003d0e:	6921      	ldr	r1, [r4, #16]
 8003d10:	f000 faae 	bl	8004270 <_free_r>
 8003d14:	e7c7      	b.n	8003ca6 <__ssputs_r+0x4e>
 8003d16:	46c0      	nop			; (mov r8, r8)
 8003d18:	fffffb7f 	.word	0xfffffb7f

08003d1c <_svfiprintf_r>:
 8003d1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d1e:	b0a1      	sub	sp, #132	; 0x84
 8003d20:	9003      	str	r0, [sp, #12]
 8003d22:	001d      	movs	r5, r3
 8003d24:	898b      	ldrh	r3, [r1, #12]
 8003d26:	000f      	movs	r7, r1
 8003d28:	0016      	movs	r6, r2
 8003d2a:	061b      	lsls	r3, r3, #24
 8003d2c:	d511      	bpl.n	8003d52 <_svfiprintf_r+0x36>
 8003d2e:	690b      	ldr	r3, [r1, #16]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d10e      	bne.n	8003d52 <_svfiprintf_r+0x36>
 8003d34:	2140      	movs	r1, #64	; 0x40
 8003d36:	f000 fb07 	bl	8004348 <_malloc_r>
 8003d3a:	6038      	str	r0, [r7, #0]
 8003d3c:	6138      	str	r0, [r7, #16]
 8003d3e:	2800      	cmp	r0, #0
 8003d40:	d105      	bne.n	8003d4e <_svfiprintf_r+0x32>
 8003d42:	230c      	movs	r3, #12
 8003d44:	9a03      	ldr	r2, [sp, #12]
 8003d46:	3801      	subs	r0, #1
 8003d48:	6013      	str	r3, [r2, #0]
 8003d4a:	b021      	add	sp, #132	; 0x84
 8003d4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d4e:	2340      	movs	r3, #64	; 0x40
 8003d50:	617b      	str	r3, [r7, #20]
 8003d52:	2300      	movs	r3, #0
 8003d54:	ac08      	add	r4, sp, #32
 8003d56:	6163      	str	r3, [r4, #20]
 8003d58:	3320      	adds	r3, #32
 8003d5a:	7663      	strb	r3, [r4, #25]
 8003d5c:	3310      	adds	r3, #16
 8003d5e:	76a3      	strb	r3, [r4, #26]
 8003d60:	9507      	str	r5, [sp, #28]
 8003d62:	0035      	movs	r5, r6
 8003d64:	782b      	ldrb	r3, [r5, #0]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d001      	beq.n	8003d6e <_svfiprintf_r+0x52>
 8003d6a:	2b25      	cmp	r3, #37	; 0x25
 8003d6c:	d147      	bne.n	8003dfe <_svfiprintf_r+0xe2>
 8003d6e:	1bab      	subs	r3, r5, r6
 8003d70:	9305      	str	r3, [sp, #20]
 8003d72:	42b5      	cmp	r5, r6
 8003d74:	d00c      	beq.n	8003d90 <_svfiprintf_r+0x74>
 8003d76:	0032      	movs	r2, r6
 8003d78:	0039      	movs	r1, r7
 8003d7a:	9803      	ldr	r0, [sp, #12]
 8003d7c:	f7ff ff6c 	bl	8003c58 <__ssputs_r>
 8003d80:	1c43      	adds	r3, r0, #1
 8003d82:	d100      	bne.n	8003d86 <_svfiprintf_r+0x6a>
 8003d84:	e0ae      	b.n	8003ee4 <_svfiprintf_r+0x1c8>
 8003d86:	6962      	ldr	r2, [r4, #20]
 8003d88:	9b05      	ldr	r3, [sp, #20]
 8003d8a:	4694      	mov	ip, r2
 8003d8c:	4463      	add	r3, ip
 8003d8e:	6163      	str	r3, [r4, #20]
 8003d90:	782b      	ldrb	r3, [r5, #0]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d100      	bne.n	8003d98 <_svfiprintf_r+0x7c>
 8003d96:	e0a5      	b.n	8003ee4 <_svfiprintf_r+0x1c8>
 8003d98:	2201      	movs	r2, #1
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	4252      	negs	r2, r2
 8003d9e:	6062      	str	r2, [r4, #4]
 8003da0:	a904      	add	r1, sp, #16
 8003da2:	3254      	adds	r2, #84	; 0x54
 8003da4:	1852      	adds	r2, r2, r1
 8003da6:	1c6e      	adds	r6, r5, #1
 8003da8:	6023      	str	r3, [r4, #0]
 8003daa:	60e3      	str	r3, [r4, #12]
 8003dac:	60a3      	str	r3, [r4, #8]
 8003dae:	7013      	strb	r3, [r2, #0]
 8003db0:	65a3      	str	r3, [r4, #88]	; 0x58
 8003db2:	2205      	movs	r2, #5
 8003db4:	7831      	ldrb	r1, [r6, #0]
 8003db6:	4854      	ldr	r0, [pc, #336]	; (8003f08 <_svfiprintf_r+0x1ec>)
 8003db8:	f000 fa32 	bl	8004220 <memchr>
 8003dbc:	1c75      	adds	r5, r6, #1
 8003dbe:	2800      	cmp	r0, #0
 8003dc0:	d11f      	bne.n	8003e02 <_svfiprintf_r+0xe6>
 8003dc2:	6822      	ldr	r2, [r4, #0]
 8003dc4:	06d3      	lsls	r3, r2, #27
 8003dc6:	d504      	bpl.n	8003dd2 <_svfiprintf_r+0xb6>
 8003dc8:	2353      	movs	r3, #83	; 0x53
 8003dca:	a904      	add	r1, sp, #16
 8003dcc:	185b      	adds	r3, r3, r1
 8003dce:	2120      	movs	r1, #32
 8003dd0:	7019      	strb	r1, [r3, #0]
 8003dd2:	0713      	lsls	r3, r2, #28
 8003dd4:	d504      	bpl.n	8003de0 <_svfiprintf_r+0xc4>
 8003dd6:	2353      	movs	r3, #83	; 0x53
 8003dd8:	a904      	add	r1, sp, #16
 8003dda:	185b      	adds	r3, r3, r1
 8003ddc:	212b      	movs	r1, #43	; 0x2b
 8003dde:	7019      	strb	r1, [r3, #0]
 8003de0:	7833      	ldrb	r3, [r6, #0]
 8003de2:	2b2a      	cmp	r3, #42	; 0x2a
 8003de4:	d016      	beq.n	8003e14 <_svfiprintf_r+0xf8>
 8003de6:	0035      	movs	r5, r6
 8003de8:	2100      	movs	r1, #0
 8003dea:	200a      	movs	r0, #10
 8003dec:	68e3      	ldr	r3, [r4, #12]
 8003dee:	782a      	ldrb	r2, [r5, #0]
 8003df0:	1c6e      	adds	r6, r5, #1
 8003df2:	3a30      	subs	r2, #48	; 0x30
 8003df4:	2a09      	cmp	r2, #9
 8003df6:	d94e      	bls.n	8003e96 <_svfiprintf_r+0x17a>
 8003df8:	2900      	cmp	r1, #0
 8003dfa:	d111      	bne.n	8003e20 <_svfiprintf_r+0x104>
 8003dfc:	e017      	b.n	8003e2e <_svfiprintf_r+0x112>
 8003dfe:	3501      	adds	r5, #1
 8003e00:	e7b0      	b.n	8003d64 <_svfiprintf_r+0x48>
 8003e02:	4b41      	ldr	r3, [pc, #260]	; (8003f08 <_svfiprintf_r+0x1ec>)
 8003e04:	6822      	ldr	r2, [r4, #0]
 8003e06:	1ac0      	subs	r0, r0, r3
 8003e08:	2301      	movs	r3, #1
 8003e0a:	4083      	lsls	r3, r0
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	002e      	movs	r6, r5
 8003e10:	6023      	str	r3, [r4, #0]
 8003e12:	e7ce      	b.n	8003db2 <_svfiprintf_r+0x96>
 8003e14:	9b07      	ldr	r3, [sp, #28]
 8003e16:	1d19      	adds	r1, r3, #4
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	9107      	str	r1, [sp, #28]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	db01      	blt.n	8003e24 <_svfiprintf_r+0x108>
 8003e20:	930b      	str	r3, [sp, #44]	; 0x2c
 8003e22:	e004      	b.n	8003e2e <_svfiprintf_r+0x112>
 8003e24:	425b      	negs	r3, r3
 8003e26:	60e3      	str	r3, [r4, #12]
 8003e28:	2302      	movs	r3, #2
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	6023      	str	r3, [r4, #0]
 8003e2e:	782b      	ldrb	r3, [r5, #0]
 8003e30:	2b2e      	cmp	r3, #46	; 0x2e
 8003e32:	d10a      	bne.n	8003e4a <_svfiprintf_r+0x12e>
 8003e34:	786b      	ldrb	r3, [r5, #1]
 8003e36:	2b2a      	cmp	r3, #42	; 0x2a
 8003e38:	d135      	bne.n	8003ea6 <_svfiprintf_r+0x18a>
 8003e3a:	9b07      	ldr	r3, [sp, #28]
 8003e3c:	3502      	adds	r5, #2
 8003e3e:	1d1a      	adds	r2, r3, #4
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	9207      	str	r2, [sp, #28]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	db2b      	blt.n	8003ea0 <_svfiprintf_r+0x184>
 8003e48:	9309      	str	r3, [sp, #36]	; 0x24
 8003e4a:	4e30      	ldr	r6, [pc, #192]	; (8003f0c <_svfiprintf_r+0x1f0>)
 8003e4c:	2203      	movs	r2, #3
 8003e4e:	0030      	movs	r0, r6
 8003e50:	7829      	ldrb	r1, [r5, #0]
 8003e52:	f000 f9e5 	bl	8004220 <memchr>
 8003e56:	2800      	cmp	r0, #0
 8003e58:	d006      	beq.n	8003e68 <_svfiprintf_r+0x14c>
 8003e5a:	2340      	movs	r3, #64	; 0x40
 8003e5c:	1b80      	subs	r0, r0, r6
 8003e5e:	4083      	lsls	r3, r0
 8003e60:	6822      	ldr	r2, [r4, #0]
 8003e62:	3501      	adds	r5, #1
 8003e64:	4313      	orrs	r3, r2
 8003e66:	6023      	str	r3, [r4, #0]
 8003e68:	7829      	ldrb	r1, [r5, #0]
 8003e6a:	2206      	movs	r2, #6
 8003e6c:	4828      	ldr	r0, [pc, #160]	; (8003f10 <_svfiprintf_r+0x1f4>)
 8003e6e:	1c6e      	adds	r6, r5, #1
 8003e70:	7621      	strb	r1, [r4, #24]
 8003e72:	f000 f9d5 	bl	8004220 <memchr>
 8003e76:	2800      	cmp	r0, #0
 8003e78:	d03c      	beq.n	8003ef4 <_svfiprintf_r+0x1d8>
 8003e7a:	4b26      	ldr	r3, [pc, #152]	; (8003f14 <_svfiprintf_r+0x1f8>)
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d125      	bne.n	8003ecc <_svfiprintf_r+0x1b0>
 8003e80:	2207      	movs	r2, #7
 8003e82:	9b07      	ldr	r3, [sp, #28]
 8003e84:	3307      	adds	r3, #7
 8003e86:	4393      	bics	r3, r2
 8003e88:	3308      	adds	r3, #8
 8003e8a:	9307      	str	r3, [sp, #28]
 8003e8c:	6963      	ldr	r3, [r4, #20]
 8003e8e:	9a04      	ldr	r2, [sp, #16]
 8003e90:	189b      	adds	r3, r3, r2
 8003e92:	6163      	str	r3, [r4, #20]
 8003e94:	e765      	b.n	8003d62 <_svfiprintf_r+0x46>
 8003e96:	4343      	muls	r3, r0
 8003e98:	0035      	movs	r5, r6
 8003e9a:	2101      	movs	r1, #1
 8003e9c:	189b      	adds	r3, r3, r2
 8003e9e:	e7a6      	b.n	8003dee <_svfiprintf_r+0xd2>
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	425b      	negs	r3, r3
 8003ea4:	e7d0      	b.n	8003e48 <_svfiprintf_r+0x12c>
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	200a      	movs	r0, #10
 8003eaa:	001a      	movs	r2, r3
 8003eac:	3501      	adds	r5, #1
 8003eae:	6063      	str	r3, [r4, #4]
 8003eb0:	7829      	ldrb	r1, [r5, #0]
 8003eb2:	1c6e      	adds	r6, r5, #1
 8003eb4:	3930      	subs	r1, #48	; 0x30
 8003eb6:	2909      	cmp	r1, #9
 8003eb8:	d903      	bls.n	8003ec2 <_svfiprintf_r+0x1a6>
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d0c5      	beq.n	8003e4a <_svfiprintf_r+0x12e>
 8003ebe:	9209      	str	r2, [sp, #36]	; 0x24
 8003ec0:	e7c3      	b.n	8003e4a <_svfiprintf_r+0x12e>
 8003ec2:	4342      	muls	r2, r0
 8003ec4:	0035      	movs	r5, r6
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	1852      	adds	r2, r2, r1
 8003eca:	e7f1      	b.n	8003eb0 <_svfiprintf_r+0x194>
 8003ecc:	ab07      	add	r3, sp, #28
 8003ece:	9300      	str	r3, [sp, #0]
 8003ed0:	003a      	movs	r2, r7
 8003ed2:	0021      	movs	r1, r4
 8003ed4:	4b10      	ldr	r3, [pc, #64]	; (8003f18 <_svfiprintf_r+0x1fc>)
 8003ed6:	9803      	ldr	r0, [sp, #12]
 8003ed8:	e000      	b.n	8003edc <_svfiprintf_r+0x1c0>
 8003eda:	bf00      	nop
 8003edc:	9004      	str	r0, [sp, #16]
 8003ede:	9b04      	ldr	r3, [sp, #16]
 8003ee0:	3301      	adds	r3, #1
 8003ee2:	d1d3      	bne.n	8003e8c <_svfiprintf_r+0x170>
 8003ee4:	89bb      	ldrh	r3, [r7, #12]
 8003ee6:	980d      	ldr	r0, [sp, #52]	; 0x34
 8003ee8:	065b      	lsls	r3, r3, #25
 8003eea:	d400      	bmi.n	8003eee <_svfiprintf_r+0x1d2>
 8003eec:	e72d      	b.n	8003d4a <_svfiprintf_r+0x2e>
 8003eee:	2001      	movs	r0, #1
 8003ef0:	4240      	negs	r0, r0
 8003ef2:	e72a      	b.n	8003d4a <_svfiprintf_r+0x2e>
 8003ef4:	ab07      	add	r3, sp, #28
 8003ef6:	9300      	str	r3, [sp, #0]
 8003ef8:	003a      	movs	r2, r7
 8003efa:	0021      	movs	r1, r4
 8003efc:	4b06      	ldr	r3, [pc, #24]	; (8003f18 <_svfiprintf_r+0x1fc>)
 8003efe:	9803      	ldr	r0, [sp, #12]
 8003f00:	f000 f87c 	bl	8003ffc <_printf_i>
 8003f04:	e7ea      	b.n	8003edc <_svfiprintf_r+0x1c0>
 8003f06:	46c0      	nop			; (mov r8, r8)
 8003f08:	080045ec 	.word	0x080045ec
 8003f0c:	080045f2 	.word	0x080045f2
 8003f10:	080045f6 	.word	0x080045f6
 8003f14:	00000000 	.word	0x00000000
 8003f18:	08003c59 	.word	0x08003c59

08003f1c <_printf_common>:
 8003f1c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003f1e:	0015      	movs	r5, r2
 8003f20:	9301      	str	r3, [sp, #4]
 8003f22:	688a      	ldr	r2, [r1, #8]
 8003f24:	690b      	ldr	r3, [r1, #16]
 8003f26:	000c      	movs	r4, r1
 8003f28:	9000      	str	r0, [sp, #0]
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	da00      	bge.n	8003f30 <_printf_common+0x14>
 8003f2e:	0013      	movs	r3, r2
 8003f30:	0022      	movs	r2, r4
 8003f32:	602b      	str	r3, [r5, #0]
 8003f34:	3243      	adds	r2, #67	; 0x43
 8003f36:	7812      	ldrb	r2, [r2, #0]
 8003f38:	2a00      	cmp	r2, #0
 8003f3a:	d001      	beq.n	8003f40 <_printf_common+0x24>
 8003f3c:	3301      	adds	r3, #1
 8003f3e:	602b      	str	r3, [r5, #0]
 8003f40:	6823      	ldr	r3, [r4, #0]
 8003f42:	069b      	lsls	r3, r3, #26
 8003f44:	d502      	bpl.n	8003f4c <_printf_common+0x30>
 8003f46:	682b      	ldr	r3, [r5, #0]
 8003f48:	3302      	adds	r3, #2
 8003f4a:	602b      	str	r3, [r5, #0]
 8003f4c:	6822      	ldr	r2, [r4, #0]
 8003f4e:	2306      	movs	r3, #6
 8003f50:	0017      	movs	r7, r2
 8003f52:	401f      	ands	r7, r3
 8003f54:	421a      	tst	r2, r3
 8003f56:	d027      	beq.n	8003fa8 <_printf_common+0x8c>
 8003f58:	0023      	movs	r3, r4
 8003f5a:	3343      	adds	r3, #67	; 0x43
 8003f5c:	781b      	ldrb	r3, [r3, #0]
 8003f5e:	1e5a      	subs	r2, r3, #1
 8003f60:	4193      	sbcs	r3, r2
 8003f62:	6822      	ldr	r2, [r4, #0]
 8003f64:	0692      	lsls	r2, r2, #26
 8003f66:	d430      	bmi.n	8003fca <_printf_common+0xae>
 8003f68:	0022      	movs	r2, r4
 8003f6a:	9901      	ldr	r1, [sp, #4]
 8003f6c:	9800      	ldr	r0, [sp, #0]
 8003f6e:	9e08      	ldr	r6, [sp, #32]
 8003f70:	3243      	adds	r2, #67	; 0x43
 8003f72:	47b0      	blx	r6
 8003f74:	1c43      	adds	r3, r0, #1
 8003f76:	d025      	beq.n	8003fc4 <_printf_common+0xa8>
 8003f78:	2306      	movs	r3, #6
 8003f7a:	6820      	ldr	r0, [r4, #0]
 8003f7c:	682a      	ldr	r2, [r5, #0]
 8003f7e:	68e1      	ldr	r1, [r4, #12]
 8003f80:	2500      	movs	r5, #0
 8003f82:	4003      	ands	r3, r0
 8003f84:	2b04      	cmp	r3, #4
 8003f86:	d103      	bne.n	8003f90 <_printf_common+0x74>
 8003f88:	1a8d      	subs	r5, r1, r2
 8003f8a:	43eb      	mvns	r3, r5
 8003f8c:	17db      	asrs	r3, r3, #31
 8003f8e:	401d      	ands	r5, r3
 8003f90:	68a3      	ldr	r3, [r4, #8]
 8003f92:	6922      	ldr	r2, [r4, #16]
 8003f94:	4293      	cmp	r3, r2
 8003f96:	dd01      	ble.n	8003f9c <_printf_common+0x80>
 8003f98:	1a9b      	subs	r3, r3, r2
 8003f9a:	18ed      	adds	r5, r5, r3
 8003f9c:	2700      	movs	r7, #0
 8003f9e:	42bd      	cmp	r5, r7
 8003fa0:	d120      	bne.n	8003fe4 <_printf_common+0xc8>
 8003fa2:	2000      	movs	r0, #0
 8003fa4:	e010      	b.n	8003fc8 <_printf_common+0xac>
 8003fa6:	3701      	adds	r7, #1
 8003fa8:	68e3      	ldr	r3, [r4, #12]
 8003faa:	682a      	ldr	r2, [r5, #0]
 8003fac:	1a9b      	subs	r3, r3, r2
 8003fae:	42bb      	cmp	r3, r7
 8003fb0:	ddd2      	ble.n	8003f58 <_printf_common+0x3c>
 8003fb2:	0022      	movs	r2, r4
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	9901      	ldr	r1, [sp, #4]
 8003fb8:	9800      	ldr	r0, [sp, #0]
 8003fba:	9e08      	ldr	r6, [sp, #32]
 8003fbc:	3219      	adds	r2, #25
 8003fbe:	47b0      	blx	r6
 8003fc0:	1c43      	adds	r3, r0, #1
 8003fc2:	d1f0      	bne.n	8003fa6 <_printf_common+0x8a>
 8003fc4:	2001      	movs	r0, #1
 8003fc6:	4240      	negs	r0, r0
 8003fc8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003fca:	2030      	movs	r0, #48	; 0x30
 8003fcc:	18e1      	adds	r1, r4, r3
 8003fce:	3143      	adds	r1, #67	; 0x43
 8003fd0:	7008      	strb	r0, [r1, #0]
 8003fd2:	0021      	movs	r1, r4
 8003fd4:	1c5a      	adds	r2, r3, #1
 8003fd6:	3145      	adds	r1, #69	; 0x45
 8003fd8:	7809      	ldrb	r1, [r1, #0]
 8003fda:	18a2      	adds	r2, r4, r2
 8003fdc:	3243      	adds	r2, #67	; 0x43
 8003fde:	3302      	adds	r3, #2
 8003fe0:	7011      	strb	r1, [r2, #0]
 8003fe2:	e7c1      	b.n	8003f68 <_printf_common+0x4c>
 8003fe4:	0022      	movs	r2, r4
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	9901      	ldr	r1, [sp, #4]
 8003fea:	9800      	ldr	r0, [sp, #0]
 8003fec:	9e08      	ldr	r6, [sp, #32]
 8003fee:	321a      	adds	r2, #26
 8003ff0:	47b0      	blx	r6
 8003ff2:	1c43      	adds	r3, r0, #1
 8003ff4:	d0e6      	beq.n	8003fc4 <_printf_common+0xa8>
 8003ff6:	3701      	adds	r7, #1
 8003ff8:	e7d1      	b.n	8003f9e <_printf_common+0x82>
	...

08003ffc <_printf_i>:
 8003ffc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ffe:	b08b      	sub	sp, #44	; 0x2c
 8004000:	9206      	str	r2, [sp, #24]
 8004002:	000a      	movs	r2, r1
 8004004:	3243      	adds	r2, #67	; 0x43
 8004006:	9307      	str	r3, [sp, #28]
 8004008:	9005      	str	r0, [sp, #20]
 800400a:	9204      	str	r2, [sp, #16]
 800400c:	7e0a      	ldrb	r2, [r1, #24]
 800400e:	000c      	movs	r4, r1
 8004010:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004012:	2a78      	cmp	r2, #120	; 0x78
 8004014:	d807      	bhi.n	8004026 <_printf_i+0x2a>
 8004016:	2a62      	cmp	r2, #98	; 0x62
 8004018:	d809      	bhi.n	800402e <_printf_i+0x32>
 800401a:	2a00      	cmp	r2, #0
 800401c:	d100      	bne.n	8004020 <_printf_i+0x24>
 800401e:	e0c1      	b.n	80041a4 <_printf_i+0x1a8>
 8004020:	2a58      	cmp	r2, #88	; 0x58
 8004022:	d100      	bne.n	8004026 <_printf_i+0x2a>
 8004024:	e08c      	b.n	8004140 <_printf_i+0x144>
 8004026:	0026      	movs	r6, r4
 8004028:	3642      	adds	r6, #66	; 0x42
 800402a:	7032      	strb	r2, [r6, #0]
 800402c:	e022      	b.n	8004074 <_printf_i+0x78>
 800402e:	0010      	movs	r0, r2
 8004030:	3863      	subs	r0, #99	; 0x63
 8004032:	2815      	cmp	r0, #21
 8004034:	d8f7      	bhi.n	8004026 <_printf_i+0x2a>
 8004036:	f7fc f86f 	bl	8000118 <__gnu_thumb1_case_shi>
 800403a:	0016      	.short	0x0016
 800403c:	fff6001f 	.word	0xfff6001f
 8004040:	fff6fff6 	.word	0xfff6fff6
 8004044:	001ffff6 	.word	0x001ffff6
 8004048:	fff6fff6 	.word	0xfff6fff6
 800404c:	fff6fff6 	.word	0xfff6fff6
 8004050:	003600a8 	.word	0x003600a8
 8004054:	fff6009a 	.word	0xfff6009a
 8004058:	00b9fff6 	.word	0x00b9fff6
 800405c:	0036fff6 	.word	0x0036fff6
 8004060:	fff6fff6 	.word	0xfff6fff6
 8004064:	009e      	.short	0x009e
 8004066:	0026      	movs	r6, r4
 8004068:	681a      	ldr	r2, [r3, #0]
 800406a:	3642      	adds	r6, #66	; 0x42
 800406c:	1d11      	adds	r1, r2, #4
 800406e:	6019      	str	r1, [r3, #0]
 8004070:	6813      	ldr	r3, [r2, #0]
 8004072:	7033      	strb	r3, [r6, #0]
 8004074:	2301      	movs	r3, #1
 8004076:	e0a7      	b.n	80041c8 <_printf_i+0x1cc>
 8004078:	6808      	ldr	r0, [r1, #0]
 800407a:	6819      	ldr	r1, [r3, #0]
 800407c:	1d0a      	adds	r2, r1, #4
 800407e:	0605      	lsls	r5, r0, #24
 8004080:	d50b      	bpl.n	800409a <_printf_i+0x9e>
 8004082:	680d      	ldr	r5, [r1, #0]
 8004084:	601a      	str	r2, [r3, #0]
 8004086:	2d00      	cmp	r5, #0
 8004088:	da03      	bge.n	8004092 <_printf_i+0x96>
 800408a:	232d      	movs	r3, #45	; 0x2d
 800408c:	9a04      	ldr	r2, [sp, #16]
 800408e:	426d      	negs	r5, r5
 8004090:	7013      	strb	r3, [r2, #0]
 8004092:	4b61      	ldr	r3, [pc, #388]	; (8004218 <_printf_i+0x21c>)
 8004094:	270a      	movs	r7, #10
 8004096:	9303      	str	r3, [sp, #12]
 8004098:	e01b      	b.n	80040d2 <_printf_i+0xd6>
 800409a:	680d      	ldr	r5, [r1, #0]
 800409c:	601a      	str	r2, [r3, #0]
 800409e:	0641      	lsls	r1, r0, #25
 80040a0:	d5f1      	bpl.n	8004086 <_printf_i+0x8a>
 80040a2:	b22d      	sxth	r5, r5
 80040a4:	e7ef      	b.n	8004086 <_printf_i+0x8a>
 80040a6:	680d      	ldr	r5, [r1, #0]
 80040a8:	6819      	ldr	r1, [r3, #0]
 80040aa:	1d08      	adds	r0, r1, #4
 80040ac:	6018      	str	r0, [r3, #0]
 80040ae:	062e      	lsls	r6, r5, #24
 80040b0:	d501      	bpl.n	80040b6 <_printf_i+0xba>
 80040b2:	680d      	ldr	r5, [r1, #0]
 80040b4:	e003      	b.n	80040be <_printf_i+0xc2>
 80040b6:	066d      	lsls	r5, r5, #25
 80040b8:	d5fb      	bpl.n	80040b2 <_printf_i+0xb6>
 80040ba:	680d      	ldr	r5, [r1, #0]
 80040bc:	b2ad      	uxth	r5, r5
 80040be:	4b56      	ldr	r3, [pc, #344]	; (8004218 <_printf_i+0x21c>)
 80040c0:	2708      	movs	r7, #8
 80040c2:	9303      	str	r3, [sp, #12]
 80040c4:	2a6f      	cmp	r2, #111	; 0x6f
 80040c6:	d000      	beq.n	80040ca <_printf_i+0xce>
 80040c8:	3702      	adds	r7, #2
 80040ca:	0023      	movs	r3, r4
 80040cc:	2200      	movs	r2, #0
 80040ce:	3343      	adds	r3, #67	; 0x43
 80040d0:	701a      	strb	r2, [r3, #0]
 80040d2:	6863      	ldr	r3, [r4, #4]
 80040d4:	60a3      	str	r3, [r4, #8]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	db03      	blt.n	80040e2 <_printf_i+0xe6>
 80040da:	2204      	movs	r2, #4
 80040dc:	6821      	ldr	r1, [r4, #0]
 80040de:	4391      	bics	r1, r2
 80040e0:	6021      	str	r1, [r4, #0]
 80040e2:	2d00      	cmp	r5, #0
 80040e4:	d102      	bne.n	80040ec <_printf_i+0xf0>
 80040e6:	9e04      	ldr	r6, [sp, #16]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d00c      	beq.n	8004106 <_printf_i+0x10a>
 80040ec:	9e04      	ldr	r6, [sp, #16]
 80040ee:	0028      	movs	r0, r5
 80040f0:	0039      	movs	r1, r7
 80040f2:	f7fc f8a1 	bl	8000238 <__aeabi_uidivmod>
 80040f6:	9b03      	ldr	r3, [sp, #12]
 80040f8:	3e01      	subs	r6, #1
 80040fa:	5c5b      	ldrb	r3, [r3, r1]
 80040fc:	7033      	strb	r3, [r6, #0]
 80040fe:	002b      	movs	r3, r5
 8004100:	0005      	movs	r5, r0
 8004102:	429f      	cmp	r7, r3
 8004104:	d9f3      	bls.n	80040ee <_printf_i+0xf2>
 8004106:	2f08      	cmp	r7, #8
 8004108:	d109      	bne.n	800411e <_printf_i+0x122>
 800410a:	6823      	ldr	r3, [r4, #0]
 800410c:	07db      	lsls	r3, r3, #31
 800410e:	d506      	bpl.n	800411e <_printf_i+0x122>
 8004110:	6863      	ldr	r3, [r4, #4]
 8004112:	6922      	ldr	r2, [r4, #16]
 8004114:	4293      	cmp	r3, r2
 8004116:	dc02      	bgt.n	800411e <_printf_i+0x122>
 8004118:	2330      	movs	r3, #48	; 0x30
 800411a:	3e01      	subs	r6, #1
 800411c:	7033      	strb	r3, [r6, #0]
 800411e:	9b04      	ldr	r3, [sp, #16]
 8004120:	1b9b      	subs	r3, r3, r6
 8004122:	6123      	str	r3, [r4, #16]
 8004124:	9b07      	ldr	r3, [sp, #28]
 8004126:	0021      	movs	r1, r4
 8004128:	9300      	str	r3, [sp, #0]
 800412a:	9805      	ldr	r0, [sp, #20]
 800412c:	9b06      	ldr	r3, [sp, #24]
 800412e:	aa09      	add	r2, sp, #36	; 0x24
 8004130:	f7ff fef4 	bl	8003f1c <_printf_common>
 8004134:	1c43      	adds	r3, r0, #1
 8004136:	d14c      	bne.n	80041d2 <_printf_i+0x1d6>
 8004138:	2001      	movs	r0, #1
 800413a:	4240      	negs	r0, r0
 800413c:	b00b      	add	sp, #44	; 0x2c
 800413e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004140:	3145      	adds	r1, #69	; 0x45
 8004142:	700a      	strb	r2, [r1, #0]
 8004144:	4a34      	ldr	r2, [pc, #208]	; (8004218 <_printf_i+0x21c>)
 8004146:	9203      	str	r2, [sp, #12]
 8004148:	681a      	ldr	r2, [r3, #0]
 800414a:	6821      	ldr	r1, [r4, #0]
 800414c:	ca20      	ldmia	r2!, {r5}
 800414e:	601a      	str	r2, [r3, #0]
 8004150:	0608      	lsls	r0, r1, #24
 8004152:	d516      	bpl.n	8004182 <_printf_i+0x186>
 8004154:	07cb      	lsls	r3, r1, #31
 8004156:	d502      	bpl.n	800415e <_printf_i+0x162>
 8004158:	2320      	movs	r3, #32
 800415a:	4319      	orrs	r1, r3
 800415c:	6021      	str	r1, [r4, #0]
 800415e:	2710      	movs	r7, #16
 8004160:	2d00      	cmp	r5, #0
 8004162:	d1b2      	bne.n	80040ca <_printf_i+0xce>
 8004164:	2320      	movs	r3, #32
 8004166:	6822      	ldr	r2, [r4, #0]
 8004168:	439a      	bics	r2, r3
 800416a:	6022      	str	r2, [r4, #0]
 800416c:	e7ad      	b.n	80040ca <_printf_i+0xce>
 800416e:	2220      	movs	r2, #32
 8004170:	6809      	ldr	r1, [r1, #0]
 8004172:	430a      	orrs	r2, r1
 8004174:	6022      	str	r2, [r4, #0]
 8004176:	0022      	movs	r2, r4
 8004178:	2178      	movs	r1, #120	; 0x78
 800417a:	3245      	adds	r2, #69	; 0x45
 800417c:	7011      	strb	r1, [r2, #0]
 800417e:	4a27      	ldr	r2, [pc, #156]	; (800421c <_printf_i+0x220>)
 8004180:	e7e1      	b.n	8004146 <_printf_i+0x14a>
 8004182:	0648      	lsls	r0, r1, #25
 8004184:	d5e6      	bpl.n	8004154 <_printf_i+0x158>
 8004186:	b2ad      	uxth	r5, r5
 8004188:	e7e4      	b.n	8004154 <_printf_i+0x158>
 800418a:	681a      	ldr	r2, [r3, #0]
 800418c:	680d      	ldr	r5, [r1, #0]
 800418e:	1d10      	adds	r0, r2, #4
 8004190:	6949      	ldr	r1, [r1, #20]
 8004192:	6018      	str	r0, [r3, #0]
 8004194:	6813      	ldr	r3, [r2, #0]
 8004196:	062e      	lsls	r6, r5, #24
 8004198:	d501      	bpl.n	800419e <_printf_i+0x1a2>
 800419a:	6019      	str	r1, [r3, #0]
 800419c:	e002      	b.n	80041a4 <_printf_i+0x1a8>
 800419e:	066d      	lsls	r5, r5, #25
 80041a0:	d5fb      	bpl.n	800419a <_printf_i+0x19e>
 80041a2:	8019      	strh	r1, [r3, #0]
 80041a4:	2300      	movs	r3, #0
 80041a6:	9e04      	ldr	r6, [sp, #16]
 80041a8:	6123      	str	r3, [r4, #16]
 80041aa:	e7bb      	b.n	8004124 <_printf_i+0x128>
 80041ac:	681a      	ldr	r2, [r3, #0]
 80041ae:	1d11      	adds	r1, r2, #4
 80041b0:	6019      	str	r1, [r3, #0]
 80041b2:	6816      	ldr	r6, [r2, #0]
 80041b4:	2100      	movs	r1, #0
 80041b6:	0030      	movs	r0, r6
 80041b8:	6862      	ldr	r2, [r4, #4]
 80041ba:	f000 f831 	bl	8004220 <memchr>
 80041be:	2800      	cmp	r0, #0
 80041c0:	d001      	beq.n	80041c6 <_printf_i+0x1ca>
 80041c2:	1b80      	subs	r0, r0, r6
 80041c4:	6060      	str	r0, [r4, #4]
 80041c6:	6863      	ldr	r3, [r4, #4]
 80041c8:	6123      	str	r3, [r4, #16]
 80041ca:	2300      	movs	r3, #0
 80041cc:	9a04      	ldr	r2, [sp, #16]
 80041ce:	7013      	strb	r3, [r2, #0]
 80041d0:	e7a8      	b.n	8004124 <_printf_i+0x128>
 80041d2:	6923      	ldr	r3, [r4, #16]
 80041d4:	0032      	movs	r2, r6
 80041d6:	9906      	ldr	r1, [sp, #24]
 80041d8:	9805      	ldr	r0, [sp, #20]
 80041da:	9d07      	ldr	r5, [sp, #28]
 80041dc:	47a8      	blx	r5
 80041de:	1c43      	adds	r3, r0, #1
 80041e0:	d0aa      	beq.n	8004138 <_printf_i+0x13c>
 80041e2:	6823      	ldr	r3, [r4, #0]
 80041e4:	079b      	lsls	r3, r3, #30
 80041e6:	d415      	bmi.n	8004214 <_printf_i+0x218>
 80041e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80041ea:	68e0      	ldr	r0, [r4, #12]
 80041ec:	4298      	cmp	r0, r3
 80041ee:	daa5      	bge.n	800413c <_printf_i+0x140>
 80041f0:	0018      	movs	r0, r3
 80041f2:	e7a3      	b.n	800413c <_printf_i+0x140>
 80041f4:	0022      	movs	r2, r4
 80041f6:	2301      	movs	r3, #1
 80041f8:	9906      	ldr	r1, [sp, #24]
 80041fa:	9805      	ldr	r0, [sp, #20]
 80041fc:	9e07      	ldr	r6, [sp, #28]
 80041fe:	3219      	adds	r2, #25
 8004200:	47b0      	blx	r6
 8004202:	1c43      	adds	r3, r0, #1
 8004204:	d098      	beq.n	8004138 <_printf_i+0x13c>
 8004206:	3501      	adds	r5, #1
 8004208:	68e3      	ldr	r3, [r4, #12]
 800420a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800420c:	1a9b      	subs	r3, r3, r2
 800420e:	42ab      	cmp	r3, r5
 8004210:	dcf0      	bgt.n	80041f4 <_printf_i+0x1f8>
 8004212:	e7e9      	b.n	80041e8 <_printf_i+0x1ec>
 8004214:	2500      	movs	r5, #0
 8004216:	e7f7      	b.n	8004208 <_printf_i+0x20c>
 8004218:	080045fd 	.word	0x080045fd
 800421c:	0800460e 	.word	0x0800460e

08004220 <memchr>:
 8004220:	b2c9      	uxtb	r1, r1
 8004222:	1882      	adds	r2, r0, r2
 8004224:	4290      	cmp	r0, r2
 8004226:	d101      	bne.n	800422c <memchr+0xc>
 8004228:	2000      	movs	r0, #0
 800422a:	4770      	bx	lr
 800422c:	7803      	ldrb	r3, [r0, #0]
 800422e:	428b      	cmp	r3, r1
 8004230:	d0fb      	beq.n	800422a <memchr+0xa>
 8004232:	3001      	adds	r0, #1
 8004234:	e7f6      	b.n	8004224 <memchr+0x4>

08004236 <memcpy>:
 8004236:	2300      	movs	r3, #0
 8004238:	b510      	push	{r4, lr}
 800423a:	429a      	cmp	r2, r3
 800423c:	d100      	bne.n	8004240 <memcpy+0xa>
 800423e:	bd10      	pop	{r4, pc}
 8004240:	5ccc      	ldrb	r4, [r1, r3]
 8004242:	54c4      	strb	r4, [r0, r3]
 8004244:	3301      	adds	r3, #1
 8004246:	e7f8      	b.n	800423a <memcpy+0x4>

08004248 <memmove>:
 8004248:	b510      	push	{r4, lr}
 800424a:	4288      	cmp	r0, r1
 800424c:	d902      	bls.n	8004254 <memmove+0xc>
 800424e:	188b      	adds	r3, r1, r2
 8004250:	4298      	cmp	r0, r3
 8004252:	d303      	bcc.n	800425c <memmove+0x14>
 8004254:	2300      	movs	r3, #0
 8004256:	e007      	b.n	8004268 <memmove+0x20>
 8004258:	5c8b      	ldrb	r3, [r1, r2]
 800425a:	5483      	strb	r3, [r0, r2]
 800425c:	3a01      	subs	r2, #1
 800425e:	d2fb      	bcs.n	8004258 <memmove+0x10>
 8004260:	bd10      	pop	{r4, pc}
 8004262:	5ccc      	ldrb	r4, [r1, r3]
 8004264:	54c4      	strb	r4, [r0, r3]
 8004266:	3301      	adds	r3, #1
 8004268:	429a      	cmp	r2, r3
 800426a:	d1fa      	bne.n	8004262 <memmove+0x1a>
 800426c:	e7f8      	b.n	8004260 <memmove+0x18>
	...

08004270 <_free_r>:
 8004270:	b570      	push	{r4, r5, r6, lr}
 8004272:	0005      	movs	r5, r0
 8004274:	2900      	cmp	r1, #0
 8004276:	d010      	beq.n	800429a <_free_r+0x2a>
 8004278:	1f0c      	subs	r4, r1, #4
 800427a:	6823      	ldr	r3, [r4, #0]
 800427c:	2b00      	cmp	r3, #0
 800427e:	da00      	bge.n	8004282 <_free_r+0x12>
 8004280:	18e4      	adds	r4, r4, r3
 8004282:	0028      	movs	r0, r5
 8004284:	f000 f918 	bl	80044b8 <__malloc_lock>
 8004288:	4a1d      	ldr	r2, [pc, #116]	; (8004300 <_free_r+0x90>)
 800428a:	6813      	ldr	r3, [r2, #0]
 800428c:	2b00      	cmp	r3, #0
 800428e:	d105      	bne.n	800429c <_free_r+0x2c>
 8004290:	6063      	str	r3, [r4, #4]
 8004292:	6014      	str	r4, [r2, #0]
 8004294:	0028      	movs	r0, r5
 8004296:	f000 f917 	bl	80044c8 <__malloc_unlock>
 800429a:	bd70      	pop	{r4, r5, r6, pc}
 800429c:	42a3      	cmp	r3, r4
 800429e:	d908      	bls.n	80042b2 <_free_r+0x42>
 80042a0:	6821      	ldr	r1, [r4, #0]
 80042a2:	1860      	adds	r0, r4, r1
 80042a4:	4283      	cmp	r3, r0
 80042a6:	d1f3      	bne.n	8004290 <_free_r+0x20>
 80042a8:	6818      	ldr	r0, [r3, #0]
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	1841      	adds	r1, r0, r1
 80042ae:	6021      	str	r1, [r4, #0]
 80042b0:	e7ee      	b.n	8004290 <_free_r+0x20>
 80042b2:	001a      	movs	r2, r3
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d001      	beq.n	80042be <_free_r+0x4e>
 80042ba:	42a3      	cmp	r3, r4
 80042bc:	d9f9      	bls.n	80042b2 <_free_r+0x42>
 80042be:	6811      	ldr	r1, [r2, #0]
 80042c0:	1850      	adds	r0, r2, r1
 80042c2:	42a0      	cmp	r0, r4
 80042c4:	d10b      	bne.n	80042de <_free_r+0x6e>
 80042c6:	6820      	ldr	r0, [r4, #0]
 80042c8:	1809      	adds	r1, r1, r0
 80042ca:	1850      	adds	r0, r2, r1
 80042cc:	6011      	str	r1, [r2, #0]
 80042ce:	4283      	cmp	r3, r0
 80042d0:	d1e0      	bne.n	8004294 <_free_r+0x24>
 80042d2:	6818      	ldr	r0, [r3, #0]
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	1841      	adds	r1, r0, r1
 80042d8:	6011      	str	r1, [r2, #0]
 80042da:	6053      	str	r3, [r2, #4]
 80042dc:	e7da      	b.n	8004294 <_free_r+0x24>
 80042de:	42a0      	cmp	r0, r4
 80042e0:	d902      	bls.n	80042e8 <_free_r+0x78>
 80042e2:	230c      	movs	r3, #12
 80042e4:	602b      	str	r3, [r5, #0]
 80042e6:	e7d5      	b.n	8004294 <_free_r+0x24>
 80042e8:	6821      	ldr	r1, [r4, #0]
 80042ea:	1860      	adds	r0, r4, r1
 80042ec:	4283      	cmp	r3, r0
 80042ee:	d103      	bne.n	80042f8 <_free_r+0x88>
 80042f0:	6818      	ldr	r0, [r3, #0]
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	1841      	adds	r1, r0, r1
 80042f6:	6021      	str	r1, [r4, #0]
 80042f8:	6063      	str	r3, [r4, #4]
 80042fa:	6054      	str	r4, [r2, #4]
 80042fc:	e7ca      	b.n	8004294 <_free_r+0x24>
 80042fe:	46c0      	nop			; (mov r8, r8)
 8004300:	20000170 	.word	0x20000170

08004304 <sbrk_aligned>:
 8004304:	b570      	push	{r4, r5, r6, lr}
 8004306:	4e0f      	ldr	r6, [pc, #60]	; (8004344 <sbrk_aligned+0x40>)
 8004308:	000d      	movs	r5, r1
 800430a:	6831      	ldr	r1, [r6, #0]
 800430c:	0004      	movs	r4, r0
 800430e:	2900      	cmp	r1, #0
 8004310:	d102      	bne.n	8004318 <sbrk_aligned+0x14>
 8004312:	f000 f8bf 	bl	8004494 <_sbrk_r>
 8004316:	6030      	str	r0, [r6, #0]
 8004318:	0029      	movs	r1, r5
 800431a:	0020      	movs	r0, r4
 800431c:	f000 f8ba 	bl	8004494 <_sbrk_r>
 8004320:	1c43      	adds	r3, r0, #1
 8004322:	d00a      	beq.n	800433a <sbrk_aligned+0x36>
 8004324:	2303      	movs	r3, #3
 8004326:	1cc5      	adds	r5, r0, #3
 8004328:	439d      	bics	r5, r3
 800432a:	42a8      	cmp	r0, r5
 800432c:	d007      	beq.n	800433e <sbrk_aligned+0x3a>
 800432e:	1a29      	subs	r1, r5, r0
 8004330:	0020      	movs	r0, r4
 8004332:	f000 f8af 	bl	8004494 <_sbrk_r>
 8004336:	1c43      	adds	r3, r0, #1
 8004338:	d101      	bne.n	800433e <sbrk_aligned+0x3a>
 800433a:	2501      	movs	r5, #1
 800433c:	426d      	negs	r5, r5
 800433e:	0028      	movs	r0, r5
 8004340:	bd70      	pop	{r4, r5, r6, pc}
 8004342:	46c0      	nop			; (mov r8, r8)
 8004344:	20000174 	.word	0x20000174

08004348 <_malloc_r>:
 8004348:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800434a:	2203      	movs	r2, #3
 800434c:	1ccb      	adds	r3, r1, #3
 800434e:	4393      	bics	r3, r2
 8004350:	3308      	adds	r3, #8
 8004352:	0006      	movs	r6, r0
 8004354:	001f      	movs	r7, r3
 8004356:	2b0c      	cmp	r3, #12
 8004358:	d232      	bcs.n	80043c0 <_malloc_r+0x78>
 800435a:	270c      	movs	r7, #12
 800435c:	42b9      	cmp	r1, r7
 800435e:	d831      	bhi.n	80043c4 <_malloc_r+0x7c>
 8004360:	0030      	movs	r0, r6
 8004362:	f000 f8a9 	bl	80044b8 <__malloc_lock>
 8004366:	4d32      	ldr	r5, [pc, #200]	; (8004430 <_malloc_r+0xe8>)
 8004368:	682b      	ldr	r3, [r5, #0]
 800436a:	001c      	movs	r4, r3
 800436c:	2c00      	cmp	r4, #0
 800436e:	d12e      	bne.n	80043ce <_malloc_r+0x86>
 8004370:	0039      	movs	r1, r7
 8004372:	0030      	movs	r0, r6
 8004374:	f7ff ffc6 	bl	8004304 <sbrk_aligned>
 8004378:	0004      	movs	r4, r0
 800437a:	1c43      	adds	r3, r0, #1
 800437c:	d11e      	bne.n	80043bc <_malloc_r+0x74>
 800437e:	682c      	ldr	r4, [r5, #0]
 8004380:	0025      	movs	r5, r4
 8004382:	2d00      	cmp	r5, #0
 8004384:	d14a      	bne.n	800441c <_malloc_r+0xd4>
 8004386:	6823      	ldr	r3, [r4, #0]
 8004388:	0029      	movs	r1, r5
 800438a:	18e3      	adds	r3, r4, r3
 800438c:	0030      	movs	r0, r6
 800438e:	9301      	str	r3, [sp, #4]
 8004390:	f000 f880 	bl	8004494 <_sbrk_r>
 8004394:	9b01      	ldr	r3, [sp, #4]
 8004396:	4283      	cmp	r3, r0
 8004398:	d143      	bne.n	8004422 <_malloc_r+0xda>
 800439a:	6823      	ldr	r3, [r4, #0]
 800439c:	3703      	adds	r7, #3
 800439e:	1aff      	subs	r7, r7, r3
 80043a0:	2303      	movs	r3, #3
 80043a2:	439f      	bics	r7, r3
 80043a4:	3708      	adds	r7, #8
 80043a6:	2f0c      	cmp	r7, #12
 80043a8:	d200      	bcs.n	80043ac <_malloc_r+0x64>
 80043aa:	270c      	movs	r7, #12
 80043ac:	0039      	movs	r1, r7
 80043ae:	0030      	movs	r0, r6
 80043b0:	f7ff ffa8 	bl	8004304 <sbrk_aligned>
 80043b4:	1c43      	adds	r3, r0, #1
 80043b6:	d034      	beq.n	8004422 <_malloc_r+0xda>
 80043b8:	6823      	ldr	r3, [r4, #0]
 80043ba:	19df      	adds	r7, r3, r7
 80043bc:	6027      	str	r7, [r4, #0]
 80043be:	e013      	b.n	80043e8 <_malloc_r+0xa0>
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	dacb      	bge.n	800435c <_malloc_r+0x14>
 80043c4:	230c      	movs	r3, #12
 80043c6:	2500      	movs	r5, #0
 80043c8:	6033      	str	r3, [r6, #0]
 80043ca:	0028      	movs	r0, r5
 80043cc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80043ce:	6822      	ldr	r2, [r4, #0]
 80043d0:	1bd1      	subs	r1, r2, r7
 80043d2:	d420      	bmi.n	8004416 <_malloc_r+0xce>
 80043d4:	290b      	cmp	r1, #11
 80043d6:	d917      	bls.n	8004408 <_malloc_r+0xc0>
 80043d8:	19e2      	adds	r2, r4, r7
 80043da:	6027      	str	r7, [r4, #0]
 80043dc:	42a3      	cmp	r3, r4
 80043de:	d111      	bne.n	8004404 <_malloc_r+0xbc>
 80043e0:	602a      	str	r2, [r5, #0]
 80043e2:	6863      	ldr	r3, [r4, #4]
 80043e4:	6011      	str	r1, [r2, #0]
 80043e6:	6053      	str	r3, [r2, #4]
 80043e8:	0030      	movs	r0, r6
 80043ea:	0025      	movs	r5, r4
 80043ec:	f000 f86c 	bl	80044c8 <__malloc_unlock>
 80043f0:	2207      	movs	r2, #7
 80043f2:	350b      	adds	r5, #11
 80043f4:	1d23      	adds	r3, r4, #4
 80043f6:	4395      	bics	r5, r2
 80043f8:	1aea      	subs	r2, r5, r3
 80043fa:	429d      	cmp	r5, r3
 80043fc:	d0e5      	beq.n	80043ca <_malloc_r+0x82>
 80043fe:	1b5b      	subs	r3, r3, r5
 8004400:	50a3      	str	r3, [r4, r2]
 8004402:	e7e2      	b.n	80043ca <_malloc_r+0x82>
 8004404:	605a      	str	r2, [r3, #4]
 8004406:	e7ec      	b.n	80043e2 <_malloc_r+0x9a>
 8004408:	6862      	ldr	r2, [r4, #4]
 800440a:	42a3      	cmp	r3, r4
 800440c:	d101      	bne.n	8004412 <_malloc_r+0xca>
 800440e:	602a      	str	r2, [r5, #0]
 8004410:	e7ea      	b.n	80043e8 <_malloc_r+0xa0>
 8004412:	605a      	str	r2, [r3, #4]
 8004414:	e7e8      	b.n	80043e8 <_malloc_r+0xa0>
 8004416:	0023      	movs	r3, r4
 8004418:	6864      	ldr	r4, [r4, #4]
 800441a:	e7a7      	b.n	800436c <_malloc_r+0x24>
 800441c:	002c      	movs	r4, r5
 800441e:	686d      	ldr	r5, [r5, #4]
 8004420:	e7af      	b.n	8004382 <_malloc_r+0x3a>
 8004422:	230c      	movs	r3, #12
 8004424:	0030      	movs	r0, r6
 8004426:	6033      	str	r3, [r6, #0]
 8004428:	f000 f84e 	bl	80044c8 <__malloc_unlock>
 800442c:	e7cd      	b.n	80043ca <_malloc_r+0x82>
 800442e:	46c0      	nop			; (mov r8, r8)
 8004430:	20000170 	.word	0x20000170

08004434 <_realloc_r>:
 8004434:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004436:	0007      	movs	r7, r0
 8004438:	000e      	movs	r6, r1
 800443a:	0014      	movs	r4, r2
 800443c:	2900      	cmp	r1, #0
 800443e:	d105      	bne.n	800444c <_realloc_r+0x18>
 8004440:	0011      	movs	r1, r2
 8004442:	f7ff ff81 	bl	8004348 <_malloc_r>
 8004446:	0005      	movs	r5, r0
 8004448:	0028      	movs	r0, r5
 800444a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800444c:	2a00      	cmp	r2, #0
 800444e:	d103      	bne.n	8004458 <_realloc_r+0x24>
 8004450:	f7ff ff0e 	bl	8004270 <_free_r>
 8004454:	0025      	movs	r5, r4
 8004456:	e7f7      	b.n	8004448 <_realloc_r+0x14>
 8004458:	f000 f83e 	bl	80044d8 <_malloc_usable_size_r>
 800445c:	9001      	str	r0, [sp, #4]
 800445e:	4284      	cmp	r4, r0
 8004460:	d803      	bhi.n	800446a <_realloc_r+0x36>
 8004462:	0035      	movs	r5, r6
 8004464:	0843      	lsrs	r3, r0, #1
 8004466:	42a3      	cmp	r3, r4
 8004468:	d3ee      	bcc.n	8004448 <_realloc_r+0x14>
 800446a:	0021      	movs	r1, r4
 800446c:	0038      	movs	r0, r7
 800446e:	f7ff ff6b 	bl	8004348 <_malloc_r>
 8004472:	1e05      	subs	r5, r0, #0
 8004474:	d0e8      	beq.n	8004448 <_realloc_r+0x14>
 8004476:	9b01      	ldr	r3, [sp, #4]
 8004478:	0022      	movs	r2, r4
 800447a:	429c      	cmp	r4, r3
 800447c:	d900      	bls.n	8004480 <_realloc_r+0x4c>
 800447e:	001a      	movs	r2, r3
 8004480:	0031      	movs	r1, r6
 8004482:	0028      	movs	r0, r5
 8004484:	f7ff fed7 	bl	8004236 <memcpy>
 8004488:	0031      	movs	r1, r6
 800448a:	0038      	movs	r0, r7
 800448c:	f7ff fef0 	bl	8004270 <_free_r>
 8004490:	e7da      	b.n	8004448 <_realloc_r+0x14>
	...

08004494 <_sbrk_r>:
 8004494:	2300      	movs	r3, #0
 8004496:	b570      	push	{r4, r5, r6, lr}
 8004498:	4d06      	ldr	r5, [pc, #24]	; (80044b4 <_sbrk_r+0x20>)
 800449a:	0004      	movs	r4, r0
 800449c:	0008      	movs	r0, r1
 800449e:	602b      	str	r3, [r5, #0]
 80044a0:	f7fd f88a 	bl	80015b8 <_sbrk>
 80044a4:	1c43      	adds	r3, r0, #1
 80044a6:	d103      	bne.n	80044b0 <_sbrk_r+0x1c>
 80044a8:	682b      	ldr	r3, [r5, #0]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d000      	beq.n	80044b0 <_sbrk_r+0x1c>
 80044ae:	6023      	str	r3, [r4, #0]
 80044b0:	bd70      	pop	{r4, r5, r6, pc}
 80044b2:	46c0      	nop			; (mov r8, r8)
 80044b4:	20000178 	.word	0x20000178

080044b8 <__malloc_lock>:
 80044b8:	b510      	push	{r4, lr}
 80044ba:	4802      	ldr	r0, [pc, #8]	; (80044c4 <__malloc_lock+0xc>)
 80044bc:	f000 f814 	bl	80044e8 <__retarget_lock_acquire_recursive>
 80044c0:	bd10      	pop	{r4, pc}
 80044c2:	46c0      	nop			; (mov r8, r8)
 80044c4:	2000017c 	.word	0x2000017c

080044c8 <__malloc_unlock>:
 80044c8:	b510      	push	{r4, lr}
 80044ca:	4802      	ldr	r0, [pc, #8]	; (80044d4 <__malloc_unlock+0xc>)
 80044cc:	f000 f80d 	bl	80044ea <__retarget_lock_release_recursive>
 80044d0:	bd10      	pop	{r4, pc}
 80044d2:	46c0      	nop			; (mov r8, r8)
 80044d4:	2000017c 	.word	0x2000017c

080044d8 <_malloc_usable_size_r>:
 80044d8:	1f0b      	subs	r3, r1, #4
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	1f18      	subs	r0, r3, #4
 80044de:	2b00      	cmp	r3, #0
 80044e0:	da01      	bge.n	80044e6 <_malloc_usable_size_r+0xe>
 80044e2:	580b      	ldr	r3, [r1, r0]
 80044e4:	18c0      	adds	r0, r0, r3
 80044e6:	4770      	bx	lr

080044e8 <__retarget_lock_acquire_recursive>:
 80044e8:	4770      	bx	lr

080044ea <__retarget_lock_release_recursive>:
 80044ea:	4770      	bx	lr

080044ec <_init>:
 80044ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044ee:	46c0      	nop			; (mov r8, r8)
 80044f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80044f2:	bc08      	pop	{r3}
 80044f4:	469e      	mov	lr, r3
 80044f6:	4770      	bx	lr

080044f8 <_fini>:
 80044f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044fa:	46c0      	nop			; (mov r8, r8)
 80044fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80044fe:	bc08      	pop	{r3}
 8004500:	469e      	mov	lr, r3
 8004502:	4770      	bx	lr
