Vivado Simulator 2015.1
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Softwares-Installed/Xilinx/Vivado/2015.1/bin/unwrapped/win64.o/xelab.exe -wto 64b164e1c19f4b8183e33c14fe059926 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnt_tb_behav xil_defaultlib.cnt_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port j [I:/VLSIDigital/jksynmod16/jksynmod16.srcs/sources_1/new/jksinmod16.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.jkff
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.cnt_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot cnt_tb_behav
