[
 {
  "InstFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/top.v",
  "InstLine" : 3,
  "InstName" : "top",
  "ModuleFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/top.v",
  "ModuleLine" : 3,
  "ModuleName" : "top",
  "SubInsts" : [
   {
    "InstFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/top.v",
    "InstLine" : 30,
    "InstName" : "led",
    "ModuleFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/led.v",
    "ModuleLine" : 3,
    "ModuleName" : "led"
   },
   {
    "InstFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/top.v",
    "InstLine" : 38,
    "InstName" : "test_clk",
    "ModuleFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/test_clk.v",
    "ModuleLine" : 3,
    "ModuleName" : "test_clk"
   },
   {
    "InstFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/top.v",
    "InstLine" : 44,
    "InstName" : "clk_gen",
    "ModuleFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/clk_gen.v",
    "ModuleLine" : 3,
    "ModuleName" : "clk_gen"
   },
   {
    "InstFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/top.v",
    "InstLine" : 55,
    "InstName" : "pc",
    "ModuleFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/pc.v",
    "ModuleLine" : 3,
    "ModuleName" : "pc"
   },
   {
    "InstFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/top.v",
    "InstLine" : 63,
    "InstName" : "opram_control",
    "ModuleFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/opram_control.v",
    "ModuleLine" : 4,
    "ModuleName" : "opram_control",
    "SubInsts" : [
     {
      "InstFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/opram_control.v",
      "InstLine" : 13,
      "InstName" : "opram",
      "ModuleFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/test/test.v",
      "ModuleLine" : 9,
      "ModuleName" : "opram"
     }
    ]
   },
   {
    "InstFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/top.v",
    "InstLine" : 72,
    "InstName" : "control",
    "ModuleFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/control.v",
    "ModuleLine" : 3,
    "ModuleName" : "control"
   },
   {
    "InstFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/top.v",
    "InstLine" : 83,
    "InstName" : "mem_control",
    "ModuleFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/mem_control.v",
    "ModuleLine" : 4,
    "ModuleName" : "mem_control",
    "SubInsts" : [
     {
      "InstFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/mem_control.v",
      "InstLine" : 14,
      "InstName" : "mem",
      "ModuleFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/mem/mem.v",
      "ModuleLine" : 9,
      "ModuleName" : "mem"
     }
    ]
   },
   {
    "InstFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/top.v",
    "InstLine" : 93,
    "InstName" : "mux",
    "ModuleFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/mux.v",
    "ModuleLine" : 3,
    "ModuleName" : "mux"
   },
   {
    "InstFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/top.v",
    "InstLine" : 102,
    "InstName" : "accum",
    "ModuleFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/accum.v",
    "ModuleLine" : 3,
    "ModuleName" : "accum"
   },
   {
    "InstFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/top.v",
    "InstLine" : 110,
    "InstName" : "alu",
    "ModuleFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/alu.v",
    "ModuleLine" : 2,
    "ModuleName" : "alu"
   }
  ]
 }
]