VPR FPGA Placement and Routing.
Version: 8.1.0-dev+v8.0.0-10995-gf13f87b5a
Revision: v8.0.0-10995-gf13f87b5a
Compiled: 2024-08-16T10:51:08
Compiler: GNU 11.4.0 on Linux-5.10.16.3-microsoft-standard-WSL2 x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/moises-leiva/vtr-verilog-to-routing/vpr/vpr /home/moises-leiva/vtr-verilog-to-routing/vtr_flow/arch/timing/EArch.xml log2_32b_syn.pre-vpr.blif --route_chan_width 200 --tech_properties /home/moises-leiva/vtr-verilog-to-routing/vtr_flow/tech/PTM_45nm/45nm.xml --power


Architecture file: /home/moises-leiva/vtr-verilog-to-routing/vtr_flow/arch/timing/EArch.xml
Circuit name: log2_32b_syn.pre-vpr

# Loading Architecture Description
# Loading Architecture Description took 0.02 seconds (max_rss 17.1 MiB, delta_rss +2.5 MiB)

Timing analysis: ON
Circuit netlist file: log2_32b_syn.pre-vpr.net
Circuit placement file: log2_32b_syn.pre-vpr.place
Circuit routing file: log2_32b_syn.pre-vpr.route
Circuit SDC file: log2_32b_syn.pre-vpr.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.absorb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 200
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: SIMPLE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 200
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_pres_fac: 1000.000000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.astar_offset: 0.000000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: FOUR_ARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 1: io[0].clock[0] unconnected pin in architecture.
# Building complex block graph took 0.07 seconds (max_rss 25.1 MiB, delta_rss +8.1 MiB)
Circuit file: log2_32b_syn.pre-vpr.blif
# Load circuit
# Load circuit took 0.12 seconds (max_rss 42.4 MiB, delta_rss +17.3 MiB)
# Clean circuit
Absorbed 5 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 2
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.01 seconds (max_rss 42.4 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.02 seconds (max_rss 42.4 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 42.4 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 8284
    .input :      32
    .output:      32
    6-LUT  :    8220
  Nets  : 8252
    Avg Fanout:     4.5
    Max Fanout:   297.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Load Activity File
Warning 2: Net clk found in activity file, but it does not exist in the .blif file.
Warning 3: Net rst found in activity file, but it does not exist in the .blif file.
Warning 4: Net result~0 found in activity file, but it does not exist in the .blif file.
Warning 5: Net result~1 found in activity file, but it does not exist in the .blif file.
Warning 6: Net result~2 found in activity file, but it does not exist in the .blif file.
Warning 7: Net result~3 found in activity file, but it does not exist in the .blif file.
Warning 8: Net result~4 found in activity file, but it does not exist in the .blif file.
# Load Activity File took 0.01 seconds (max_rss 43.0 MiB, delta_rss +0.0 MiB)
# Build Timing Graph
  Timing Graph Nodes: 45307
  Timing Graph Edges: 74078
  Timing Graph Levels: 134
# Build Timing Graph took 0.10 seconds (max_rss 51.0 MiB, delta_rss +8.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'log2_32b_syn.pre-vpr.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 51.0 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing 'log2_32b_syn.pre-vpr.blif'.

After removing unused inputs...
	total blocks: 8284, total nets: 8252, total inputs: 32, total outputs: 32
Begin prepacking.

There is one chain in this architecture called "chain" with the following starting points:
	clb[0]/fle[0]/lut5inter[0]/ble5[0]/arithmetic[0]/adder[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1 mult_36:1,1 memory:1,1
Packing with high fanout thresholds: io:128 clb:32 mult_36:128 memory:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
   331/8284      3%                           21     8 x 8     
Failed route at end, repack cluster trying detailed routing at each stage.
   662/8284      7%                           43    10 x 10    
   993/8284     11%                           65    12 x 12    
  1324/8284     15%                           86    13 x 13    
  1655/8284     19%                          109    15 x 15    
  1986/8284     23%                          131    16 x 16    
  2317/8284     27%                          154    17 x 17    
  2648/8284     31%                          176    18 x 18    
  2979/8284     35%                          198    19 x 19    
  3310/8284     39%                          220    19 x 19    
  3641/8284     43%                          242    21 x 21    
  3972/8284     47%                          263    21 x 21    
  4303/8284     51%                          285    22 x 22    
  4634/8284     55%                          307    23 x 23    
  4965/8284     59%                          328    23 x 23    
  5296/8284     63%                          350    24 x 24    
  5627/8284     67%                          372    25 x 25    
  5958/8284     71%                          395    26 x 26    
  6289/8284     75%                          420    26 x 26    
  6620/8284     79%                          445    27 x 27    
  6951/8284     83%                          470    27 x 27    
  7282/8284     87%                          495    29 x 29    
  7613/8284     91%                          525    29 x 29    
  7944/8284     95%                          558    30 x 30    
  8275/8284     99%                          663    31 x 31    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 5689
  LEs used for logic and registers    : 0
  LEs used for logic only             : 5689
  LEs used for registers only         : 0

Incr Slack updates 1 in 0.0011055 sec
Full Max Req/Worst Slack updates 1 in 6e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.0031608 sec
FPGA sized to 31 x 31 (auto)
Device Utilization: 0.66 (target 1.00)
	Block Utilization: 0.07 Type: io
	Block Utilization: 0.98 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         64                                    0.5                          0.5   
       clb        624                                35.0337                      7.85256   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 3320 out of 8252 nets, 4932 nets not absorbed.

Netlist conversion complete.

# Packing took 9.14 seconds (max_rss 113.8 MiB, delta_rss +62.9 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'log2_32b_syn.pre-vpr.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 1.08926 seconds).
Warning 9: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 1.14 seconds (max_rss 147.2 MiB, delta_rss +33.4 MiB)
Warning 10: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io              : 64
   inpad          : 32
   outpad         : 32
  clb             : 624
   fle            : 5689
    lut5inter     : 2763
     ble5         : 5294
      flut5       : 5294
       lut5       : 5294
        lut       : 5294
    ble6          : 2926
     lut6         : 2926
      lut         : 2926

# Create Device
## Build Device Grid
FPGA sized to 31 x 31: 961 grid tiles (auto)

Resource usage...
	Netlist
		64	blocks of type: io
	Architecture
		928	blocks of type: io
	Netlist
		624	blocks of type: clb
	Architecture
		638	blocks of type: clb
	Netlist
		0	blocks of type: mult_36
	Architecture
		21	blocks of type: mult_36
	Netlist
		0	blocks of type: memory
	Architecture
		16	blocks of type: memory

Device Utilization: 0.66 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.07 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.98 Logical Block: clb
	Physical Tile mult_36:
	Block Utilization: 0.00 Logical Block: mult_36
	Physical Tile memory:
	Block Utilization: 0.00 Logical Block: memory

FPGA size limited by block type(s): clb

## Build Device Grid took 0.01 seconds (max_rss 147.2 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:56234
OPIN->CHANX/CHANY edge count before creating direct connections: 324480
OPIN->CHANX/CHANY edge count after creating direct connections: 325096
CHAN->CHAN type edge count:1791784
## Build routing resource graph took 2.01 seconds (max_rss 179.0 MiB, delta_rss +31.7 MiB)
  RR Graph Nodes: 177844
  RR Graph Edges: 2173114
# Create Device took 2.14 seconds (max_rss 179.0 MiB, delta_rss +31.7 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 4.54 seconds (max_rss 179.0 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 11: Found no more ample locations for SOURCE in io
Warning 12: Found no more ample locations for OPIN in io
Warning 13: Found no more ample locations for SOURCE in clb
Warning 14: Found no more ample locations for OPIN in clb
Warning 15: Found no more ample locations for SOURCE in mult_36
Warning 16: Found no more ample locations for OPIN in mult_36
Warning 17: Found no more ample locations for SOURCE in memory
Warning 18: Found no more ample locations for OPIN in memory
## Computing src/opin lookahead took 0.04 seconds (max_rss 179.0 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 4.58 seconds (max_rss 179.0 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
# Computing placement delta delay look-up took 0.00 seconds (max_rss 179.0 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.01 seconds (max_rss 179.0 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move and block types

There are 21893 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 180946

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 904.729 td_cost: 1.46877e-05
Initial placement estimated Critical Path Delay (CPD): 92.9833 ns
Initial placement estimated setup Total Negative Slack (sTNS): -2426.4 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -92.9833 ns

Initial placement estimated setup slack histogram:
[ -9.3e-08: -8.4e-08) 25 ( 78.1%) |************************************************
[ -8.4e-08: -7.4e-08)  2 (  6.2%) |****
[ -7.4e-08: -6.5e-08)  0 (  0.0%) |
[ -6.5e-08: -5.6e-08)  0 (  0.0%) |
[ -5.6e-08: -4.7e-08)  0 (  0.0%) |
[ -4.7e-08: -3.7e-08)  0 (  0.0%) |
[ -3.7e-08: -2.8e-08)  0 (  0.0%) |
[ -2.8e-08: -1.9e-08)  0 (  0.0%) |
[ -1.9e-08: -9.6e-09)  0 (  0.0%) |
[ -9.6e-09: -3.3e-10)  5 ( 15.6%) |**********
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 3036
Warning 19: Starting t: 259 of 688 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.1 3.5e-04   0.953     792.13 1.3086e-05  90.821  -2.36e+03  -90.821   0.550  0.0229   30.0     1.00      3036  0.200
   2    0.1 3.3e-04   0.953     723.67 1.1855e-05  82.699  -2.14e+03  -82.699   0.510  0.0272   30.0     1.00      6072  0.950
   3    0.1 3.1e-04   0.958     656.71 1.1265e-05  69.763  -1.82e+03  -69.763   0.480  0.0220   30.0     1.00      9108  0.950
   4    0.1 3.0e-04   0.970     608.48 1.0611e-05  67.558  -1.73e+03  -67.558   0.447  0.0136   30.0     1.00     12144  0.950
   5    0.1 2.8e-04   0.978     569.08 1.0461e-05  66.670   -1.7e+03  -66.670   0.409  0.0117   30.0     1.00     15180  0.950
   6    0.1 2.7e-04   0.978     546.68 9.4091e-06  62.389  -1.62e+03  -62.389   0.396  0.0097   29.1     1.23     18216  0.950
   7    0.1 2.6e-04   0.990     528.56 8.7594e-06  59.965  -1.52e+03  -59.965   0.369  0.0066   27.8     1.54     21252  0.950
   8    0.1 2.4e-04   0.992     516.11 7.9404e-06  57.038  -1.47e+03  -57.038   0.352  0.0046   25.8     2.01     24288  0.950
   9    0.1 2.3e-04   0.988     502.43 7.1691e-06  58.495  -1.52e+03  -58.495   0.333  0.0034   23.5     2.56     27324  0.950
  10    0.1 2.2e-04   0.991     494.84 6.6204e-06  57.772  -1.49e+03  -57.772   0.325  0.0037   21.0     3.17     30360  0.950
  11    0.1 2.1e-04   0.997     488.14 6.0972e-06  55.994  -1.45e+03  -55.994   0.312  0.0028   18.6     3.75     33396  0.950
  12    0.1 2.0e-04   0.994     482.33 5.5379e-06  56.289  -1.45e+03  -56.289   0.293  0.0028   16.2     4.33     36432  0.950
  13    0.1 1.9e-04   0.990     474.68 5.1778e-06  54.223  -1.41e+03  -54.223   0.288  0.0065   13.8     4.90     39468  0.950
  14    0.1 1.8e-04   0.997     470.69 5.1366e-06  53.006  -1.37e+03  -53.006   0.276  0.0027   11.7     5.41     42504  0.950
  15    0.1 1.7e-04   0.995     466.54 4.9475e-06  53.181  -1.36e+03  -53.181   0.261  0.0036    9.8     5.87     45540  0.950
  16    0.1 1.6e-04   0.993     460.71 4.6616e-06  52.806  -1.36e+03  -52.806   0.263  0.0034    8.1     6.30     48576  0.950
  17    0.1 1.5e-04   0.997     458.31 4.4962e-06  53.396  -1.37e+03  -53.396   0.258  0.0021    6.6     6.64     51612  0.950
  18    0.1 1.5e-04   0.991     455.10 4.344e-06   52.874  -1.36e+03  -52.874   0.262  0.0050    5.4     6.93     54648  0.950
  19    0.1 1.4e-04   0.995     447.92 4.2084e-06  51.450  -1.34e+03  -51.450   0.371  0.0036    4.5     7.17     57684  0.950
  20    0.1 1.3e-04   0.990     441.98 3.9693e-06  52.272  -1.36e+03  -52.272   0.375  0.0038    4.1     7.24     60720  0.950
  21    0.1 1.2e-04   0.996     439.46 4.1794e-06  50.967  -1.32e+03  -50.967   0.346  0.0019    3.9     7.31     63756  0.950
  22    0.1 1.2e-04   0.994     438.01 3.9841e-06  52.364  -1.36e+03  -52.364   0.339  0.0027    3.5     7.39     66792  0.950
  23    0.1 1.1e-04   0.996     435.18 4.0614e-06  51.136  -1.32e+03  -51.136   0.312  0.0011    3.2     7.48     69828  0.950
  24    0.1 1.1e-04   0.994     433.40 4.0234e-06  51.710  -1.34e+03  -51.710   0.427  0.0031    2.8     7.58     72864  0.950
  25    0.1 1.0e-04   1.002     432.19 3.7851e-06  51.707  -1.34e+03  -51.707   0.414  0.0018    2.7     7.59     75900  0.950
  26    0.1 9.7e-05   0.994     430.31 3.8667e-06  51.124  -1.32e+03  -51.124   0.388  0.0021    2.6     7.60     78936  0.950
  27    0.1 9.2e-05   0.997     427.44 3.8602e-06  50.514  -1.31e+03  -50.514   0.371  0.0013    2.5     7.64     81972  0.950
  28    0.1 8.7e-05   0.994     426.53 4.0266e-06  49.983  -1.29e+03  -49.983   0.356  0.0030    2.3     7.68     85008  0.950
  29    0.1 8.3e-05   0.999     424.71 4.0582e-06  50.130  -1.29e+03  -50.130   0.347  0.0007    2.1     7.72     88044  0.950
  30    0.1 7.9e-05   0.997     423.12 3.7821e-06  51.372  -1.33e+03  -51.372   0.470  0.0013    1.9     7.77     91080  0.950
  31    0.1 7.5e-05   0.996     422.17 4.0315e-06  49.415  -1.28e+03  -49.415   0.460  0.0019    2.0     7.76     94116  0.950
  32    0.1 7.1e-05   1.001     420.96 3.9174e-06  49.920  -1.29e+03  -49.920   0.321  0.0007    2.0     7.75     97152  0.950
  33    0.1 6.7e-05   0.998     420.62 3.9879e-06  49.633  -1.28e+03  -49.633   0.426  0.0008    1.8     7.81    100188  0.950
  34    0.1 6.4e-05   0.998     419.58 3.9094e-06  49.611  -1.28e+03  -49.611   0.398  0.0013    1.8     7.81    103224  0.950
  35    0.1 6.1e-05   0.999     419.06 3.7805e-06  50.167   -1.3e+03  -50.167   0.393  0.0012    1.7     7.83    106260  0.950
  36    0.1 5.8e-05   0.997     416.97 3.8085e-06  50.290   -1.3e+03  -50.290   0.356  0.0012    1.6     7.85    109296  0.950
  37    0.1 5.5e-05   1.000     417.00 3.7328e-06  50.072  -1.29e+03  -50.072   0.362  0.0007    1.5     7.88    112332  0.950
  38    0.1 5.2e-05   0.999     415.45 3.8323e-06  49.557  -1.28e+03  -49.557   0.324  0.0008    1.4     7.91    115368  0.950
  39    0.1 5.0e-05   0.997     414.42 3.8594e-06  49.106  -1.26e+03  -49.106   0.346  0.0012    1.2     7.95    118404  0.950
  40    0.1 4.7e-05   0.998     413.98 3.8349e-06  49.458  -1.26e+03  -49.458   0.310  0.0006    1.1     7.98    121440  0.950
  41    0.1 4.5e-05   0.999     414.18 3.8239e-06  49.591  -1.27e+03  -49.591   0.307  0.0010    1.0     8.00    124476  0.950
  42    0.1 4.2e-05   0.999     412.28 3.7946e-06  49.434  -1.26e+03  -49.434   0.283  0.0006    1.0     8.00    127512  0.950
  43    0.1 4.0e-05   1.000     411.84 3.7901e-06  48.842  -1.26e+03  -48.842   0.277  0.0004    1.0     8.00    130548  0.950
  44    0.1 3.8e-05   0.999     410.94 3.8407e-06  48.677  -1.26e+03  -48.677   0.263  0.0007    1.0     8.00    133584  0.950
  45    0.1 3.6e-05   1.000     410.44 3.7331e-06  49.177  -1.27e+03  -49.177   0.244  0.0005    1.0     8.00    136620  0.950
  46    0.1 3.5e-05   0.999     409.40 3.8089e-06  48.825  -1.26e+03  -48.825   0.241  0.0006    1.0     8.00    139656  0.950
  47    0.1 3.3e-05   0.999     409.06 3.8245e-06  48.838  -1.26e+03  -48.838   0.208  0.0004    1.0     8.00    142692  0.950
  48    0.1 3.1e-05   0.999     409.71 3.7778e-06  49.038  -1.27e+03  -49.038   0.202  0.0004    1.0     8.00    145728  0.950
  49    0.1 3.0e-05   0.999     409.81 3.7687e-06  49.251  -1.27e+03  -49.251   0.209  0.0005    1.0     8.00    148764  0.950
  50    0.1 2.8e-05   0.999     409.83 3.7899e-06  48.663  -1.26e+03  -48.663   0.205  0.0004    1.0     8.00    151800  0.950
  51    0.1 2.7e-05   0.999     408.97 3.8472e-06  48.335  -1.25e+03  -48.335   0.197  0.0006    1.0     8.00    154836  0.950
  52    0.1 2.5e-05   0.999     408.71 3.7846e-06  48.683  -1.26e+03  -48.683   0.168  0.0003    1.0     8.00    157872  0.950
  53    0.1 2.4e-05   0.999     408.75 3.816e-06   48.559  -1.26e+03  -48.559   0.154  0.0002    1.0     8.00    160908  0.950
  54    0.1 2.3e-05   0.999     408.95 3.7529e-06  48.531  -1.25e+03  -48.531   0.145  0.0004    1.0     8.00    163944  0.950
  55    0.1 1.8e-05   0.999     408.39 3.8113e-06  48.493  -1.25e+03  -48.493   0.125  0.0004    1.0     8.00    166980  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=408.133, TD costs=3.76443e-06, CPD= 48.687 (ns) 
  56    0.1 1.5e-05   0.999     407.87 3.7619e-06  48.687  -1.26e+03  -48.687   0.087  0.0003    1.0     8.00    170016  0.800
Checkpoint saved: bb_costs=407.536, TD costs=3.78726e-06, CPD= 48.541 (ns) 
  57    0.1 1.2e-05   0.999     407.44 3.7842e-06  48.541  -1.25e+03  -48.541   0.078  0.0003    1.0     8.00    173052  0.800
  58    0.1 9.4e-06   1.000     407.19 3.7758e-06  48.664  -1.26e+03  -48.664   0.058  0.0002    1.0     8.00    176088  0.800
  59    0.1 7.5e-06   1.000     407.14 3.7499e-06  48.577  -1.26e+03  -48.577   0.052  0.0001    1.0     8.00    179124  0.800
  60    0.1 6.0e-06   1.000     407.05 3.6824e-06  48.712  -1.26e+03  -48.712   0.035  0.0001    1.0     8.00    182160  0.800
  61    0.1 4.8e-06   1.000     406.99 3.6855e-06  48.750  -1.26e+03  -48.750   0.029  0.0001    1.0     8.00    185196  0.800
  62    0.1 3.9e-06   1.000     407.01 3.6748e-06  48.907  -1.26e+03  -48.907   0.016  0.0000    1.0     8.00    188232  0.800
  63    0.1 3.1e-06   1.000     406.89 3.6895e-06  48.682  -1.26e+03  -48.682   0.015  0.0001    1.0     8.00    191268  0.800
  64    0.1 2.5e-06   1.000     406.82 3.6729e-06  48.804  -1.26e+03  -48.804   0.018  0.0001    1.0     8.00    194304  0.800
  65    0.1 2.0e-06   1.000     406.72 3.6867e-06  48.713  -1.26e+03  -48.713   0.013  0.0001    1.0     8.00    197340  0.800
  66    0.1 1.6e-06   1.000     406.65 3.6822e-06  48.713  -1.26e+03  -48.713   0.010  0.0000    1.0     8.00    200376  0.800
  67    0.1 1.3e-06   1.000     406.60 3.6801e-06  48.589  -1.26e+03  -48.589   0.008  0.0000    1.0     8.00    203412  0.800
  68    0.1 0.0e+00   1.000     406.62 3.6783e-06  48.617  -1.26e+03  -48.617   0.004  0.0000    1.0     8.00    206448  0.800
## Placement Quench took 0.10 seconds (max_rss 179.0 MiB)
post-quench CPD = 48.5958 (ns) 

Checkpoint restored

BB estimate of min-dist (placement) wire length: 81507

Completed placement consistency check successfully.

Swaps called: 207136

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 48.541 ns, Fmax: 20.6011 MHz
Placement estimated setup Worst Negative Slack (sWNS): -48.541 ns
Placement estimated setup Total Negative Slack (sTNS): -1252.3 ns

Placement estimated setup slack histogram:
[ -4.9e-08: -4.4e-08) 24 ( 75.0%) |************************************************
[ -4.4e-08: -3.9e-08)  3 (  9.4%) |******
[ -3.9e-08: -3.4e-08)  0 (  0.0%) |
[ -3.4e-08: -2.9e-08)  0 (  0.0%) |
[ -2.9e-08: -2.4e-08)  0 (  0.0%) |
[ -2.4e-08:   -2e-08)  0 (  0.0%) |
[   -2e-08: -1.5e-08)  0 (  0.0%) |
[ -1.5e-08: -9.9e-09)  0 (  0.0%) |
[ -9.9e-09:   -5e-09)  0 (  0.0%) |
[   -5e-09: -1.9e-10)  5 ( 15.6%) |**********

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 1, bb_cost: 407.536, td_cost: 3.78726e-06, 

Placement resource usage:
  io  implemented as io : 64
  clb implemented as clb: 624

Placement number of temperatures: 68
Placement total # of swap attempts: 207136
	Swaps accepted:  55664 (26.9 %)
	Swaps rejected: 146393 (70.7 %)
	Swaps aborted:   5079 ( 2.5 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                2.13             67.10           32.90          0.00         
                   Median                 2.11             43.87           9.66           46.48        
                   Centroid               2.12             55.34           24.62          20.05        
                   W. Centroid            2.14             55.95           23.93          20.12        
                   W. Median              0.24             15.27           23.22          61.51        
                   Crit. Uniform          0.02             8.33            91.67          0.00         
                   Feasible Region        0.02             6.12            93.88          0.00         

clb                Uniform                20.94            18.29           81.71          0.00         
                   Median                 20.81            31.68           66.34          1.97         
                   Centroid               20.73            26.32           73.68          0.00         
                   W. Centroid            20.90            29.26           70.74          0.00         
                   W. Median              2.48             2.55            95.19          2.26         
                   Crit. Uniform          2.65             1.09            98.91          0.00         
                   Feasible Region        2.69             0.63            99.28          0.09         


Placement Quench timing analysis took 0.0203848 seconds (0.0171235 STA, 0.0032613 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 1.66526 seconds (1.39185 STA, 0.273411 slack) (71 full updates: 71 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 7.09 seconds (max_rss 179.0 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)   32 (  0.1%) |
[      0.1:      0.2)  415 (  1.9%) |**
[      0.2:      0.3)  828 (  3.8%) |****
[      0.3:      0.4) 1127 (  5.1%) |*****
[      0.4:      0.5) 1085 (  5.0%) |*****
[      0.5:      0.6) 1003 (  4.6%) |*****
[      0.6:      0.7) 1419 (  6.5%) |*******
[      0.7:      0.8) 1639 (  7.5%) |********
[      0.8:      0.9) 4378 ( 20.0%) |********************
[      0.9:        1) 9967 ( 45.5%) |**********************************************
## Initializing router criticalities took 0.37 seconds (max_rss 179.0 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.3     0.0    0 1283421    4932   21893   11171 ( 6.281%)  126166 (36.3%)   49.790     -1288.    -49.790      0.000      0.000      N/A
Incr Slack updates 71 in 0.0801043 sec
Full Max Req/Worst Slack updates 47 in 0.0002805 sec
Incr Max Req/Worst Slack updates 24 in 0.0003879 sec
Incr Criticality updates 1 in 0.0013321 sec
Full Criticality updates 70 in 0.182581 sec
   2    0.3     0.5   17 1158414    4127   19946    8652 ( 4.865%)  125697 (36.1%)   49.941     -1292.    -49.941      0.000      0.000      N/A
   3    0.3     0.6    9 1143519    3803   18393    8167 ( 4.592%)  126167 (36.3%)   49.824     -1288.    -49.824      0.000      0.000      N/A
   4    0.3     0.8    8 1214145    3632   17936    7664 ( 4.309%)  127538 (36.6%)   49.849     -1289.    -49.849      0.000      0.000      N/A
   5    0.3     1.1    7 1309520    3477   17490    6956 ( 3.911%)  129014 (37.1%)   49.763     -1288.    -49.763      0.000      0.000      N/A
   6    0.3     1.4   10 1379270    3279   16518    6175 ( 3.472%)  130712 (37.6%)   49.754     -1287.    -49.754      0.000      0.000      N/A
   7    0.3     1.9   13 1401983    3076   15411    5409 ( 3.041%)  132201 (38.0%)   49.757     -1287.    -49.757      0.000      0.000      N/A
   8    0.4     2.4   11 1463704    2798   14405    4646 ( 2.612%)  134247 (38.6%)   49.773     -1288.    -49.773      0.000      0.000      N/A
   9    0.4     3.1   16 1494362    2500   13115    3880 ( 2.182%)  136475 (39.2%)   49.811     -1289.    -49.811      0.000      0.000      N/A
  10    0.3     4.1   22 1465580    2181   11686    3100 ( 1.743%)  139677 (40.1%)   50.022     -1294.    -50.022      0.000      0.000       66
  11    0.4     5.3   26 1438679    2082   11171    2342 ( 1.317%)  142136 (40.8%)   49.763     -1287.    -49.763      0.000      0.000       57
  12    0.3     6.9   13 1253877    1497    8709    1679 ( 0.944%)  145082 (41.7%)   49.763     -1287.    -49.763      0.000      0.000       52
  13    0.3     9.0   14 1245457    1195    7175    1138 ( 0.640%)  147675 (42.4%)   49.764     -1287.    -49.764      0.000      0.000       44
  14    0.2    11.6   11  922333     948    5644     765 ( 0.430%)  149988 (43.1%)   49.765     -1287.    -49.765      0.000      0.000       41
  15    0.2    15.1   22  772727     752    4468     465 ( 0.261%)  151258 (43.5%)   49.765     -1287.    -49.765      0.000      0.000       36
  16    0.2    19.7    8  618124     579    3479     271 ( 0.152%)  152603 (43.9%)   49.764     -1287.    -49.764      0.000      0.000       34
  17    0.2    25.6   10  499837     464    2738     165 ( 0.093%)  153226 (44.0%)   49.764     -1287.    -49.764      0.000      0.000       31
  18    0.1    33.3   10  365622     384    2251      83 ( 0.047%)  153660 (44.2%)   49.810     -1289.    -49.810      0.000      0.000       30
  19    0.1    43.3    4  318938     342    1856      45 ( 0.025%)  153949 (44.2%)   49.810     -1289.    -49.810      0.000      0.000       28
  20    0.1    56.2    1  238952     316    1664      25 ( 0.014%)  154039 (44.3%)   49.810     -1289.    -49.810      0.000      0.000       28
  21    0.1    73.1    1  217374     298    1487      12 ( 0.007%)  154198 (44.3%)   49.810     -1289.    -49.810      0.000      0.000       27
  22    0.1    95.0    1  187078     290    1372       2 ( 0.001%)  154250 (44.3%)   49.810     -1289.    -49.810      0.000      0.000       26
  23    0.1   123.5    2  164203     286    1328       1 ( 0.001%)  154255 (44.3%)   49.810     -1289.    -49.810      0.000      0.000       25
  24    0.1   160.6    0  177393     286    1326       1 ( 0.001%)  154244 (44.3%)   49.810     -1289.    -49.810      0.000      0.000       24
  25    0.1   208.8    0  176483     286    1326       0 ( 0.000%)  154270 (44.3%)   49.810     -1289.    -49.810      0.000      0.000       24
Restoring best routing
Critical path: 49.8098 ns
Successfully routed after 25 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)    23 (  0.1%) |
[      0.1:      0.2)   364 (  1.7%) |**
[      0.2:      0.3)   794 (  3.6%) |***
[      0.3:      0.4)  1127 (  5.1%) |*****
[      0.4:      0.5)  1092 (  5.0%) |*****
[      0.5:      0.6)  1013 (  4.6%) |****
[      0.6:      0.7)  1411 (  6.4%) |******
[      0.7:      0.8)  1631 (  7.4%) |*******
[      0.8:      0.9)  4158 ( 19.0%) |******************
[      0.9:        1) 10280 ( 47.0%) |*********************************************
Router Stats: total_nets_routed: 43810 total_connections_routed: 222787 total_heap_pushes: 21910995 total_heap_pops: 3751761 
# Routing took 6.62 seconds (max_rss 179.0 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.09 seconds (max_rss 179.0 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -177210955
Circuit successfully routed with a channel width factor of 200.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.01 seconds (max_rss 179.0 MiB, delta_rss +0.0 MiB)
Found 25213 mismatches between routing and packing results.
Fixed 20188 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.29 seconds (max_rss 179.0 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         64                                    0.5                          0.5   
       clb        624                                35.0337                      7.85256   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 3320 out of 8252 nets, 4932 nets not absorbed.


Average number of bends per net: 3.52170  Maximum # of bends: 117

Number of global nets: 0
Number of routed nets (nonglobal): 4932
Wire length results (in units of 1 clb segments)...
	Total wirelength: 154270, average net length: 31.2794
	Maximum net length: 911

Wire length results in terms of physical segments...
	Total wiring segments used: 39881, average wire segments per net: 8.08617
	Maximum segments used by a net: 243
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)  26 (  1.4%) |***
[      0.7:      0.8) 324 ( 18.0%) |*********************************
[      0.5:      0.6) 240 ( 13.3%) |************************
[      0.4:      0.5) 466 ( 25.9%) |***********************************************
[      0.3:      0.4) 338 ( 18.8%) |**********************************
[      0.2:      0.3) 156 (  8.7%) |****************
[      0.1:      0.2) 112 (  6.2%) |***********
[        0:      0.1) 138 (  7.7%) |**************
Maximum routing channel utilization:      0.83 at (24,8)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      73  41.161      200
                         1      90  54.484      200
                         2      91  55.290      200
                         3      96  63.935      200
                         4     102  75.419      200
                         5     109  82.161      200
                         6     123  88.935      200
                         7     140  94.968      200
                         8     166  97.484      200
                         9     150  95.323      200
                        10     158  97.677      200
                        11     156  98.677      200
                        12     164 106.258      200
                        13     154 104.000      200
                        14     162 100.839      200
                        15     166 105.000      200
                        16     166 103.774      200
                        17     163 100.000      200
                        18     161 100.000      200
                        19     159 100.516      200
                        20     155 101.161      200
                        21     152  95.065      200
                        22     151  89.419      200
                        23     154  96.226      200
                        24     145  87.161      200
                        25     114  69.258      200
                        26     102  62.613      200
                        27      84  55.613      200
                        28      72  43.032      200
                        29      62  27.323      200
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      40  21.194      200
                         1      43  29.452      200
                         2      56  38.258      200
                         3      94  72.258      200
                         4     102  78.613      200
                         5      78  59.032      200
                         6      74  52.677      200
                         7     110  82.581      200
                         8     102  79.968      200
                         9     100  65.903      200
                        10      79  58.806      200
                        11     120  87.677      200
                        12     124  90.194      200
                        13      99  71.613      200
                        14      95  65.484      200
                        15     131  96.484      200
                        16     149 104.968      200
                        17     137  90.968      200
                        18     154  95.000      200
                        19     168 118.097      200
                        20     165 117.097      200
                        21     160 104.839      200
                        22     158 100.903      200
                        23     166 116.290      200
                        24     172 110.065      200
                        25     165  96.645      200
                        26     161  94.161      200
                        27     162 102.613      200
                        28     162  98.226      200
                        29     151  83.613      200

Total tracks in x-direction: 6000, in y-direction: 6000

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 5.14688e+07
	Total used logic block area: 3.36299e+07

Routing area (in minimum width transistor areas)...
	Total routing area: 1.19838e+07, per logic tile: 12470.1

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4  48000
                                                      Y      4  48000

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4       0.419

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4       0.412

Segment occupancy by length: Length utilization
                             ------ -----------
                             L4           0.415

Segment occupancy by type:              name type utilization
                           ----------------- ---- -----------
                           unnamed_segment_0    0       0.415

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  2.2e-10:  5.3e-10)  3 (  9.4%) |*************
[  5.3e-10:  8.5e-10)  0 (  0.0%) |
[  8.5e-10:  1.2e-09)  0 (  0.0%) |
[  1.2e-09:  1.5e-09)  0 (  0.0%) |
[  1.5e-09:  1.8e-09)  0 (  0.0%) |
[  1.8e-09:  2.1e-09)  2 (  6.2%) |*********
[  2.1e-09:  2.4e-09)  4 ( 12.5%) |*****************
[  2.4e-09:  2.7e-09)  4 ( 12.5%) |*****************
[  2.7e-09:  3.1e-09)  8 ( 25.0%) |***********************************
[  3.1e-09:  3.4e-09) 11 ( 34.4%) |************************************************

Final critical path delay (least slack): 49.8098 ns, Fmax: 20.0764 MHz
Final setup Worst Negative Slack (sWNS): -49.8098 ns
Final setup Total Negative Slack (sTNS): -1288.65 ns

Final setup slack histogram:
[   -5e-08: -4.5e-08) 25 ( 78.1%) |************************************************
[ -4.5e-08:   -4e-08)  2 (  6.2%) |****
[   -4e-08: -3.5e-08)  0 (  0.0%) |
[ -3.5e-08:   -3e-08)  0 (  0.0%) |
[   -3e-08: -2.5e-08)  0 (  0.0%) |
[ -2.5e-08:   -2e-08)  0 (  0.0%) |
[   -2e-08: -1.5e-08)  0 (  0.0%) |
[ -1.5e-08:   -1e-08)  0 (  0.0%) |
[   -1e-08: -5.2e-09)  0 (  0.0%) |
[ -5.2e-09: -2.7e-10)  5 ( 15.6%) |**********

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)



Power Estimation:
-----------------
Initializing power module
Running power estimation
Warning 20: Power estimation completed with warnings. See power output for more details.
Power estimation took 1.3841 seconds
Uninitializing power module

Incr Slack updates 1 in 0.0012123 sec
Full Max Req/Worst Slack updates 1 in 7.4e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.0022221 sec
Flow timing analysis took 3.27069 seconds (2.81863 STA, 0.45206 slack) (99 full updates: 72 setup, 0 hold, 27 combined).
VPR succeeded
The entire flow of VPR took 34.50 seconds (max_rss 202.5 MiB)
Incr Slack updates 26 in 0.0271841 sec
Full Max Req/Worst Slack updates 6 in 3.79e-05 sec
Incr Max Req/Worst Slack updates 20 in 0.0002544 sec
Incr Criticality updates 10 in 0.0140051 sec
Full Criticality updates 16 in 0.0361357 sec
