[INFO :CM0023] Creating log file ../../../../build/tests/YosysBigSimPong/slpp_unit/surelog.log.

[INFO :CM0020] Separate compilation-unit mode is on.

[WARNI:PP0103] sim/bench.v:5: Undefining an unknown macro "WRITE_FRAMES_PPM".

[WARNI:PA0205] sim/bench.v:7: No timescale set for "testbench".

[WARNI:PA0205] rtl/data.v:1: No timescale set for "font_rom".

[WARNI:PA0205] rtl/vga_sync.v:1: No timescale set for "vga_sync".

[WARNI:PA0205] rtl/text_graph.v:1: No timescale set for "text_graph".

[INFO :CP0300] Compilation...

[INFO :CP0303] rtl/debounce.v:3: Compile module "work@debounce".

[INFO :CP0303] rtl/data.v:1: Compile module "work@font_rom".

[INFO :CP0303] rtl/pong_graph.v:3: Compile module "work@pong_graph".

[INFO :CP0303] sim/bench.v:7: Compile module "work@testbench".

[INFO :CP0303] rtl/text_graph.v:1: Compile module "work@text_graph".

[INFO :CP0303] rtl/top.v:3: Compile module "work@top".

[INFO :CP0303] rtl/vga_sync.v:1: Compile module "work@vga_sync".

[NOTE :CP0309] rtl/pong_graph.v:9: Implicit port type (wire) for "hit_left",
there are 2 more instances of this message.

[NOTE :CP0309] rtl/top.v:7: Implicit port type (wire) for "vsync".

[NOTE :CP0309] rtl/vga_sync.v:4: Implicit port type (wire) for "vsync",
there are 3 more instances of this message.

[INFO :EL0526] Design Elaboration...

[NOTE :EL0503] sim/bench.v:7: Top level module "work@testbench".

[WARNI:EL0505] rtl/front_rom.v:1: Multiply defined module "work@font_rom",
               rtl/data.v:1: previous definition.

[NOTE :EL0508] Nb Top level modules: 1.

[NOTE :EL0509] Max instance depth: 4.

[NOTE :EL0510] Nb instances: 10.

[NOTE :EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 8

