module wideexpr_00552(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[0]?(+(-($signed({3{({(u5)-(6'b101011),u2,2'sb01})>>>((s6)>((1'b0)&(2'sb10)))}}))))>>(u7):((ctrl[1]?$signed(({({s4})<<((ctrl[3]?4'sb0100:-(2'sb11)))})^~(~(((ctrl[5]?-(s3):$signed(s3)))|(2'sb00)))):$signed(5'sb00110)))>>(((ctrl[6]?$signed($unsigned((ctrl[6]?s5:(ctrl[7]?-(s0):3'sb100)))):s0))&(6'sb101111)));
  assign y1 = ({4{3'sb000}})>({4{(((s4)>=(2'sb00))^~((($unsigned(-(s6)))<((ctrl[7]?(ctrl[3]?s0:s4):{3{5'sb10101}})))^(5'b11011)))<<<(s1)}});
  assign y2 = $unsigned($signed((-({4{s7}}))>>((($signed(+(5'sb00111)))|(+($signed(2'sb10))))|($signed($signed((3'sb011)<<(6'sb111011)))))));
  assign y3 = {(-($signed(2'sb10)))>>(u2),|(((5'sb11100)>=($signed(^(2'sb11))))-({^({{4{2'sb10}},(3'b101)<<(1'sb1),(ctrl[4]?5'sb11001:3'b011)})}))};
  assign y4 = +((ctrl[0]?-(+(6'b111011)):s7));
  assign y5 = ($signed(2'b10))>>((ctrl[0]?s5:~^($unsigned(4'sb0010))));
  assign y6 = $signed(3'sb010);
  assign y7 = 3'sb101;
endmodule
