# Reading C:/Users/vcm/Downloads/modelsim_ase/tcl/vsim/pref.tcl
# do ALU_full_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/Users/vcm/Downloads/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/vcm/Documents/ECE_550/ALU_full {C:/Users/vcm/Documents/ECE_550/ALU_full/fa.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:07 on Sep 30,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/vcm/Documents/ECE_550/ALU_full" C:/Users/vcm/Documents/ECE_550/ALU_full/fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 15:06:07 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/vcm/Documents/ECE_550/ALU_full {C:/Users/vcm/Documents/ECE_550/ALU_full/RCA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:07 on Sep 30,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/vcm/Documents/ECE_550/ALU_full" C:/Users/vcm/Documents/ECE_550/ALU_full/RCA.v 
# -- Compiling module RCA
# 
# Top level modules:
# 	RCA
# End time: 15:06:07 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/vcm/Documents/ECE_550/ALU_full {C:/Users/vcm/Documents/ECE_550/ALU_full/CSA_8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:07 on Sep 30,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/vcm/Documents/ECE_550/ALU_full" C:/Users/vcm/Documents/ECE_550/ALU_full/CSA_8.v 
# -- Compiling module CSA_8
# 
# Top level modules:
# 	CSA_8
# End time: 15:06:07 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/vcm/Documents/ECE_550/ALU_full {C:/Users/vcm/Documents/ECE_550/ALU_full/CSA_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:07 on Sep 30,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/vcm/Documents/ECE_550/ALU_full" C:/Users/vcm/Documents/ECE_550/ALU_full/CSA_16.v 
# -- Compiling module CSA_16
# 
# Top level modules:
# 	CSA_16
# End time: 15:06:07 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/vcm/Documents/ECE_550/ALU_full {C:/Users/vcm/Documents/ECE_550/ALU_full/CSA_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:07 on Sep 30,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/vcm/Documents/ECE_550/ALU_full" C:/Users/vcm/Documents/ECE_550/ALU_full/CSA_32.v 
# -- Compiling module CSA_32
# 
# Top level modules:
# 	CSA_32
# End time: 15:06:07 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/vcm/Documents/ECE_550/ALU_full {C:/Users/vcm/Documents/ECE_550/ALU_full/mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:08 on Sep 30,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/vcm/Documents/ECE_550/ALU_full" C:/Users/vcm/Documents/ECE_550/ALU_full/mux.v 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 15:06:08 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/vcm/Documents/ECE_550/ALU_full {C:/Users/vcm/Documents/ECE_550/ALU_full/MUX_4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:08 on Sep 30,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/vcm/Documents/ECE_550/ALU_full" C:/Users/vcm/Documents/ECE_550/ALU_full/MUX_4.v 
# -- Compiling module MUX4
# 
# Top level modules:
# 	MUX4
# End time: 15:06:08 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/vcm/Documents/ECE_550/ALU_full {C:/Users/vcm/Documents/ECE_550/ALU_full/MUX_8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:08 on Sep 30,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/vcm/Documents/ECE_550/ALU_full" C:/Users/vcm/Documents/ECE_550/ALU_full/MUX_8.v 
# -- Compiling module MUX8
# 
# Top level modules:
# 	MUX8
# End time: 15:06:08 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/vcm/Documents/ECE_550/ALU_full {C:/Users/vcm/Documents/ECE_550/ALU_full/MUX_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:08 on Sep 30,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/vcm/Documents/ECE_550/ALU_full" C:/Users/vcm/Documents/ECE_550/ALU_full/MUX_16.v 
# -- Compiling module MUX16
# 
# Top level modules:
# 	MUX16
# End time: 15:06:08 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/vcm/Documents/ECE_550/ALU_full {C:/Users/vcm/Documents/ECE_550/ALU_full/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:08 on Sep 30,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/vcm/Documents/ECE_550/ALU_full" C:/Users/vcm/Documents/ECE_550/ALU_full/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:06:08 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/vcm/Documents/ECE_550/ALU_full {C:/Users/vcm/Documents/ECE_550/ALU_full/bitwise_and.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:08 on Sep 30,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/vcm/Documents/ECE_550/ALU_full" C:/Users/vcm/Documents/ECE_550/ALU_full/bitwise_and.v 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 15:06:08 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/vcm/Documents/ECE_550/ALU_full {C:/Users/vcm/Documents/ECE_550/ALU_full/bitwise_or.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:08 on Sep 30,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/vcm/Documents/ECE_550/ALU_full" C:/Users/vcm/Documents/ECE_550/ALU_full/bitwise_or.v 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 15:06:08 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/vcm/Documents/ECE_550/ALU_full {C:/Users/vcm/Documents/ECE_550/ALU_full/isLessThan.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:08 on Sep 30,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/vcm/Documents/ECE_550/ALU_full" C:/Users/vcm/Documents/ECE_550/ALU_full/isLessThan.v 
# -- Compiling module isLessThan
# 
# Top level modules:
# 	isLessThan
# End time: 15:06:08 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/vcm/Documents/ECE_550/ALU_full {C:/Users/vcm/Documents/ECE_550/ALU_full/isNotEqual.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:08 on Sep 30,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/vcm/Documents/ECE_550/ALU_full" C:/Users/vcm/Documents/ECE_550/ALU_full/isNotEqual.v 
# -- Compiling module isNotEqual
# 
# Top level modules:
# 	isNotEqual
# End time: 15:06:08 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/vcm/Documents/ECE_550/ALU_full {C:/Users/vcm/Documents/ECE_550/ALU_full/SLL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:08 on Sep 30,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/vcm/Documents/ECE_550/ALU_full" C:/Users/vcm/Documents/ECE_550/ALU_full/SLL.v 
# -- Compiling module SLL
# 
# Top level modules:
# 	SLL
# End time: 15:06:09 on Sep 30,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/vcm/Documents/ECE_550/ALU_full {C:/Users/vcm/Documents/ECE_550/ALU_full/SRA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:09 on Sep 30,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/vcm/Documents/ECE_550/ALU_full" C:/Users/vcm/Documents/ECE_550/ALU_full/SRA.v 
# -- Compiling module SRA
# 
# Top level modules:
# 	SRA
# End time: 15:06:09 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/vcm/Documents/ECE_550/ALU_full {C:/Users/vcm/Documents/ECE_550/ALU_full/alu_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:09 on Sep 30,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/vcm/Documents/ECE_550/ALU_full" C:/Users/vcm/Documents/ECE_550/ALU_full/alu_tb.v 
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 15:06:09 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  alu_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" alu_tb 
# Start time: 15:06:09 on Sep 30,2022
# Loading work.alu_tb
# Loading work.alu
# Loading work.CSA_32
# Loading work.CSA_16
# Loading work.CSA_8
# Loading work.RCA
# Loading work.fa
# Loading work.MUX4
# Loading work.mux
# Loading work.MUX8
# Loading work.MUX16
# Loading work.isNotEqual
# Loading work.isLessThan
# Loading work.bitwise_and
# Loading work.bitwise_or
# Loading work.SLL
# Loading work.SRA
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 << Starting the Simulation >>
# The simulation completed without errors
# ** Note: $stop    : C:/Users/vcm/Documents/ECE_550/ALU_full/alu_tb.v(51)
#    Time: 2480 ns  Iteration: 1  Instance: /alu_tb
# Break in Module alu_tb at C:/Users/vcm/Documents/ECE_550/ALU_full/alu_tb.v line 51
# End time: 15:15:30 on Sep 30,2022, Elapsed time: 0:09:21
# Errors: 0, Warnings: 0
