# JZJCoreF

A fast RV32IZifencei soft core implementation with a 2-stage pipeline, written in SystemVerilog!