set_property SRC_FILE_INFO {cfile:C:/Users/AlaiC/Desktop/Acceleration_core/solution1/impl/verilog/mult_accel_core_call.xdc rfile:../../../mult_accel_core_call.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:1 export:INPUT save:INPUT read:READ} [current_design]
create_clock -name ap_clk -period 10.000 -waveform {0.000 5.000} [get_ports ap_clk]
