

================================================================
== Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_36_1'
================================================================
* Date:           Thu May  9 21:55:18 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D5
* Solution:       comb_12 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.296 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_36_1  |        5|        5|         3|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    4169|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|   272|       0|    1493|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     117|    -|
|Register         |        -|     -|    3063|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|   272|    3063|    5779|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    10|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |mul_64ns_64ns_128_1_1_U23  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U24  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U25  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U26  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U27  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U28  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U29  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U30  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U31  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U32  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U33  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U34  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U35  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U36  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U37  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U38  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U39  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mux_7_3_64_1_1_U41         |mux_7_3_64_1_1         |        0|   0|  0|  37|    0|
    |mux_7_3_64_1_1_U44         |mux_7_3_64_1_1         |        0|   0|  0|  37|    0|
    |mux_9_4_63_1_1_U42         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U45         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U46         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U47         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U48         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U49         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U50         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U51         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U52         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U53         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U54         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U40         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U43         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |Total                      |                       |        0| 272|  0|1493|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln36_fu_1010_p2        |         +|   0|  0|   12|           4|           3|
    |add_ln43_1_fu_809_p2       |         +|   0|  0|  128|         128|         128|
    |add_ln43_2_fu_815_p2       |         +|   0|  0|  128|         128|         128|
    |add_ln43_fu_755_p2         |         +|   0|  0|   12|           4|           2|
    |add_ln50_10_fu_1547_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln50_12_fu_1473_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln50_2_fu_1217_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln50_4_fu_1517_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln50_6_fu_1527_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln50_8_fu_1537_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln50_fu_1207_p2        |         +|   0|  0|  128|         128|         128|
    |arr_16_fu_1211_p2          |         +|   0|  0|  128|         128|         128|
    |arr_17_fu_1221_p2          |         +|   0|  0|  128|         128|         128|
    |arr_18_fu_1521_p2          |         +|   0|  0|  128|         128|         128|
    |arr_19_fu_1531_p2          |         +|   0|  0|  128|         128|         128|
    |arr_20_fu_1541_p2          |         +|   0|  0|  128|         128|         128|
    |arr_21_fu_1551_p2          |         +|   0|  0|  128|         128|         128|
    |arr_22_fu_1479_p2          |         +|   0|  0|  128|         128|         128|
    |arr_fu_1050_p2             |         +|   0|  0|  135|         128|         128|
    |sub_ln34_1_fu_733_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln34_2_fu_749_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln34_3_fu_962_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln34_4_fu_978_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln34_5_fu_1004_p2      |         -|   0|  0|   12|           4|           4|
    |sub_ln34_6_fu_641_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln34_7_fu_691_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln34_8_fu_920_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln34_9_fu_936_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln34_fu_707_p2         |         -|   0|  0|   12|           4|           4|
    |sub_ln39_fu_533_p2         |         -|   0|  0|   10|           1|           3|
    |and_ln50_10_fu_1395_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln50_11_fu_1438_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln50_1_fu_835_p2       |       and|   0|  0|  128|         128|         128|
    |and_ln50_2_fu_849_p2       |       and|   0|  0|  128|         128|         128|
    |and_ln50_3_fu_896_p2       |       and|   0|  0|  128|         128|         128|
    |and_ln50_4_fu_910_p2       |       and|   0|  0|  128|         128|         128|
    |and_ln50_5_fu_1267_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln50_6_fu_1280_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln50_7_fu_1325_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln50_8_fu_1338_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln50_9_fu_1382_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln50_fu_1045_p2        |       and|   0|  0|  128|         128|         128|
    |icmp_ln36_fu_520_p2        |      icmp|   0|  0|   12|           4|           1|
    |icmp_ln50_10_fu_994_p2     |      icmp|   0|  0|   10|           3|           1|
    |icmp_ln50_1_fu_681_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln50_2_fu_697_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln50_3_fu_723_p2      |      icmp|   0|  0|    9|           2|           1|
    |icmp_ln50_4_fu_739_p2      |      icmp|   0|  0|   12|           4|           2|
    |icmp_ln50_5_fu_821_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln50_6_fu_882_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln50_7_fu_926_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln50_8_fu_952_p2      |      icmp|   0|  0|    9|           2|           1|
    |icmp_ln50_9_fu_968_p2      |      icmp|   0|  0|   12|           4|           2|
    |icmp_ln50_fu_631_p2        |      icmp|   0|  0|   12|           4|           3|
    |select_ln34_1_fu_855_p3    |    select|   0|  0|    5|           1|           3|
    |select_ln34_fu_604_p3      |    select|   0|  0|    5|           1|           3|
    |select_ln50_10_fu_1331_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln50_11_fu_1375_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln50_12_fu_1388_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln50_13_fu_1431_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln50_1_fu_863_p3    |    select|   0|  0|   62|           1|          63|
    |select_ln50_2_fu_1038_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln50_3_fu_827_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln50_4_fu_841_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln50_5_fu_888_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln50_6_fu_902_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln50_7_fu_1260_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln50_8_fu_1273_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln50_9_fu_1318_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln50_fu_612_p3      |    select|   0|  0|   62|           1|          63|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 4169|        3821|        3944|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add30_180_fu_142         |   9|          2|  128|        256|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |arr_10_fu_154            |   9|          2|  128|        256|
    |arr_11_fu_158            |   9|          2|  128|        256|
    |arr_12_fu_162            |   9|          2|  128|        256|
    |arr_13_fu_166            |   9|          2|  128|        256|
    |arr_14_fu_170            |   9|          2|  128|        256|
    |arr_15_fu_174            |   9|          2|  128|        256|
    |arr_8_fu_146             |   9|          2|  128|        256|
    |arr_9_fu_150             |   9|          2|  128|        256|
    |i_fu_178                 |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 117|         26| 1159|       2318|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |add30_180_fu_142                  |  128|   0|  128|          0|
    |and_ln50_10_reg_2029              |  128|   0|  128|          0|
    |and_ln50_11_reg_2039              |  128|   0|  128|          0|
    |and_ln50_1_reg_1939               |  128|   0|  128|          0|
    |and_ln50_2_reg_1944               |  128|   0|  128|          0|
    |and_ln50_3_reg_1949               |  128|   0|  128|          0|
    |and_ln50_4_reg_1954               |  128|   0|  128|          0|
    |and_ln50_5_reg_2004               |  128|   0|  128|          0|
    |and_ln50_6_reg_2009               |  128|   0|  128|          0|
    |and_ln50_7_reg_2014               |  128|   0|  128|          0|
    |and_ln50_8_reg_2019               |  128|   0|  128|          0|
    |and_ln50_9_reg_2024               |  128|   0|  128|          0|
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |    1|   0|    1|          0|
    |arr_10_fu_154                     |  128|   0|  128|          0|
    |arr_11_fu_158                     |  128|   0|  128|          0|
    |arr_12_fu_162                     |  128|   0|  128|          0|
    |arr_13_fu_166                     |  128|   0|  128|          0|
    |arr_14_fu_170                     |  128|   0|  128|          0|
    |arr_15_fu_174                     |  128|   0|  128|          0|
    |arr_8_fu_146                      |  128|   0|  128|          0|
    |arr_9_fu_150                      |  128|   0|  128|          0|
    |conv45_cast_reg_1865              |   64|   0|  128|         64|
    |i_fu_178                          |    4|   0|    4|          0|
    |icmp_ln36_reg_1871                |    1|   0|    1|          0|
    |icmp_ln50_10_reg_1994             |    1|   0|    1|          0|
    |icmp_ln50_2_reg_1899              |    1|   0|    1|          0|
    |icmp_ln50_3_reg_1909              |    1|   0|    1|          0|
    |icmp_ln50_4_reg_1919              |    1|   0|    1|          0|
    |icmp_ln50_7_reg_1964              |    1|   0|    1|          0|
    |icmp_ln50_8_reg_1974              |    1|   0|    1|          0|
    |icmp_ln50_9_reg_1984              |    1|   0|    1|          0|
    |mul_ln50_11_reg_2034              |  128|   0|  128|          0|
    |mul_ln50_reg_1884                 |  128|   0|  128|          0|
    |sub_ln34_1_reg_1914               |    4|   0|    4|          0|
    |sub_ln34_2_reg_1924               |    4|   0|    4|          0|
    |sub_ln34_3_reg_1979               |    4|   0|    4|          0|
    |sub_ln34_4_reg_1989               |    4|   0|    4|          0|
    |sub_ln34_5_reg_1999               |    4|   0|    4|          0|
    |sub_ln34_7_reg_1894               |    4|   0|    4|          0|
    |sub_ln34_8_reg_1959               |    4|   0|    4|          0|
    |sub_ln34_9_reg_1969               |    4|   0|    4|          0|
    |sub_ln34_reg_1904                 |    4|   0|    4|          0|
    |tmp_27_reg_1889                   |    1|   0|    1|          0|
    |zext_ln43_2_reg_1930              |   64|   0|  128|         64|
    |zext_ln43_reg_1875                |   64|   0|  128|         64|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 3063|   0| 3255|        192|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|arg1_r_2_reload         |   in|   64|     ap_none|                arg1_r_2_reload|        scalar|
|arg1_r_4_reload         |   in|   64|     ap_none|                arg1_r_4_reload|        scalar|
|arg1_r_6_reload         |   in|   64|     ap_none|                arg1_r_6_reload|        scalar|
|arg1_r_8_reload         |   in|   64|     ap_none|                arg1_r_8_reload|        scalar|
|arg2_r_reload           |   in|   64|     ap_none|                  arg2_r_reload|        scalar|
|arg2_r_2_reload         |   in|   64|     ap_none|                arg2_r_2_reload|        scalar|
|arg2_r_4_reload         |   in|   64|     ap_none|                arg2_r_4_reload|        scalar|
|arg2_r_6_reload         |   in|   64|     ap_none|                arg2_r_6_reload|        scalar|
|conv45                  |   in|   64|     ap_none|                         conv45|        scalar|
|arg2_r_7_cast           |   in|   63|     ap_none|                  arg2_r_7_cast|        scalar|
|arg2_r_8_cast           |   in|   63|     ap_none|                  arg2_r_8_cast|        scalar|
|arg2_r_6_cast           |   in|   63|     ap_none|                  arg2_r_6_cast|        scalar|
|arg2_r_5_cast           |   in|   63|     ap_none|                  arg2_r_5_cast|        scalar|
|arg2_r_4_cast           |   in|   63|     ap_none|                  arg2_r_4_cast|        scalar|
|arg2_r_3_cast           |   in|   63|     ap_none|                  arg2_r_3_cast|        scalar|
|arg2_r_2_cast           |   in|   63|     ap_none|                  arg2_r_2_cast|        scalar|
|arg2_r_1_cast           |   in|   63|     ap_none|                  arg2_r_1_cast|        scalar|
|arg1_r_1_reload         |   in|   64|     ap_none|                arg1_r_1_reload|        scalar|
|arg1_r_3_reload         |   in|   64|     ap_none|                arg1_r_3_reload|        scalar|
|arg1_r_5_reload         |   in|   64|     ap_none|                arg1_r_5_reload|        scalar|
|arg1_r_7_reload         |   in|   64|     ap_none|                arg1_r_7_reload|        scalar|
|arg2_r_1_reload         |   in|   64|     ap_none|                arg2_r_1_reload|        scalar|
|arg2_r_3_reload         |   in|   64|     ap_none|                arg2_r_3_reload|        scalar|
|arg2_r_5_reload         |   in|   64|     ap_none|                arg2_r_5_reload|        scalar|
|arg2_r_7_reload         |   in|   64|     ap_none|                arg2_r_7_reload|        scalar|
|add55_788_out           |  out|  128|      ap_vld|                  add55_788_out|       pointer|
|add55_788_out_ap_vld    |  out|    1|      ap_vld|                  add55_788_out|       pointer|
|add55_687_out           |  out|  128|      ap_vld|                  add55_687_out|       pointer|
|add55_687_out_ap_vld    |  out|    1|      ap_vld|                  add55_687_out|       pointer|
|add55_586_out           |  out|  128|      ap_vld|                  add55_586_out|       pointer|
|add55_586_out_ap_vld    |  out|    1|      ap_vld|                  add55_586_out|       pointer|
|add55_485_out           |  out|  128|      ap_vld|                  add55_485_out|       pointer|
|add55_485_out_ap_vld    |  out|    1|      ap_vld|                  add55_485_out|       pointer|
|add55_384_out           |  out|  128|      ap_vld|                  add55_384_out|       pointer|
|add55_384_out_ap_vld    |  out|    1|      ap_vld|                  add55_384_out|       pointer|
|add55_283_out           |  out|  128|      ap_vld|                  add55_283_out|       pointer|
|add55_283_out_ap_vld    |  out|    1|      ap_vld|                  add55_283_out|       pointer|
|add55_16782_out         |  out|  128|      ap_vld|                add55_16782_out|       pointer|
|add55_16782_out_ap_vld  |  out|    1|      ap_vld|                add55_16782_out|       pointer|
|add5581_out             |  out|  128|      ap_vld|                    add5581_out|       pointer|
|add5581_out_ap_vld      |  out|    1|      ap_vld|                    add5581_out|       pointer|
|add30_180_out           |  out|  128|      ap_vld|                  add30_180_out|       pointer|
|add30_180_out_ap_vld    |  out|    1|      ap_vld|                  add30_180_out|       pointer|
+------------------------+-----+-----+------------+-------------------------------+--------------+

