project:
  title:        "Tiny RISC-V"
  author:       "CIT"
  discord:      ""
  description:  "Minimal RV32I-like core for TinyTapeout"
  language:     "Verilog"
  clock_hz:     50000000

  # Updated tile size
  tiles: "2x2"

  top_module:  "tt_um_riscv_core"

  source_files:
    - "tt_um_riscv_core.v"
    - "tiny_core.v"
    - "regfile8.v"
    - "control8.v"
    - "imm8.v"
    - "rom16.v"

pinout:
  ui[0]: "gpio_in_0"
  ui[1]: "gpio_in_1"
  ui[2]: "gpio_in_2"
  ui[3]: "gpio_in_3"
  ui[4]: "gpio_in_4"
  ui[5]: "gpio_in_5"
  ui[6]: "gpio_in_6"
  ui[7]: "gpio_in_7"

  uo[0]: "gpio_out_0"
  uo[1]: "gpio_out_1"
  uo[2]: "gpio_out_2"
  uo[3]: "gpio_out_3"
  uo[4]: "gpio_out_4"
  uo[5]: "gpio_out_5"
  uo[6]: "gpio_out_6"
  uo[7]: "gpio_out_7"

  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

yaml_version: 6
