#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d51b1145c0 .scope module, "i2c_tb" "i2c_tb" 2 3;
 .timescale -9 -12;
v000001d51b18f190_0 .var "addr_top", 6 0;
v000001d51b18f230_0 .var "clk", 0 0;
v000001d51b18f2d0_0 .var "data_in_top", 7 0;
v000001d51b190740_0 .net "data_out", 7 0, v000001d51b0e24d0_0;  1 drivers
v000001d51b191820_0 .var "enable", 0 0;
v000001d51b190d80_0 .var "rd_wr", 0 0;
v000001d51b1909c0_0 .net "ready", 0 0, v000001d51b18f730_0;  1 drivers
v000001d51b1901a0_0 .var "rst", 0 0;
v000001d51b18ff20_0 .net "scl", 0 0, L_000001d51b12ed80;  1 drivers
RS_000001d51b13d4c8 .resolv tri, L_000001d51b1918c0, L_000001d51b190060;
v000001d51b191140_0 .net8 "sda", 0 0, RS_000001d51b13d4c8;  2 drivers
E_000001d51b13ad20 .event anyedge, v000001d51b18f730_0;
S_000001d51b114750 .scope module, "master_inst" "i2c_master" 2 15, 3 1 0, S_000001d51b1145c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 7 "addr_top";
    .port_info 3 /INPUT 8 "data_in_top";
    .port_info 4 /INPUT 1 "enable";
    .port_info 5 /INPUT 1 "rd_wr";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 1 "ready";
    .port_info 8 /INOUT 1 "sda";
    .port_info 9 /INOUT 1 "scl";
P_000001d51b131b80 .param/l "ACK1" 1 3 38, +C4<00000000000000000000000000000011>;
P_000001d51b131bb8 .param/l "ACK2" 1 3 38, +C4<00000000000000000000000000000101>;
P_000001d51b131bf0 .param/l "ADDR" 1 3 38, +C4<00000000000000000000000000000010>;
P_000001d51b131c28 .param/l "DATA" 1 3 38, +C4<00000000000000000000000000000100>;
P_000001d51b131c60 .param/l "IDLE" 1 3 38, +C4<00000000000000000000000000000000>;
P_000001d51b131c98 .param/l "START" 1 3 38, +C4<00000000000000000000000000000001>;
P_000001d51b131cd0 .param/l "STOP" 1 3 38, +C4<00000000000000000000000000000110>;
L_000001d51b12ed80 .functor BUFZ 1, v000001d51b18efb0_0, C4<0>, C4<0>, C4<0>;
o000001d51b13d1f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001d51b110920_0 name=_ivl_0
v000001d51b0e2b50_0 .net "addr_top", 6 0, v000001d51b18f190_0;  1 drivers
v000001d51b0e2d70_0 .var "bit_count", 3 0;
v000001d51b131d10_0 .net "clk", 0 0, v000001d51b18f230_0;  1 drivers
v000001d51b131db0_0 .var "clk_div", 7 0;
v000001d51b131e50_0 .var "clk_en", 0 0;
v000001d51b131ef0_0 .net "data_in_top", 7 0, v000001d51b18f2d0_0;  1 drivers
v000001d51b0e24d0_0 .var "data_out", 7 0;
v000001d51b18f4b0_0 .var "drive_sda", 0 0;
v000001d51b18f690_0 .net "enable", 0 0, v000001d51b191820_0;  1 drivers
v000001d51b18ec90_0 .net "rd_wr", 0 0, v000001d51b190d80_0;  1 drivers
v000001d51b18f730_0 .var "ready", 0 0;
v000001d51b18f550_0 .net "rst", 0 0, v000001d51b1901a0_0;  1 drivers
v000001d51b18f410_0 .net "scl", 0 0, L_000001d51b12ed80;  alias, 1 drivers
v000001d51b18efb0_0 .var "scl_out", 0 0;
v000001d51b18edd0_0 .net8 "sda", 0 0, RS_000001d51b13d4c8;  alias, 2 drivers
v000001d51b18f7d0_0 .var "sda_out", 0 0;
v000001d51b18f370_0 .var "shift_reg", 7 0;
v000001d51b18ebf0_0 .var "state", 3 0;
E_000001d51b13a7a0 .event posedge, v000001d51b18f550_0, v000001d51b131d10_0;
L_000001d51b1918c0 .functor MUXZ 1, o000001d51b13d1f8, v000001d51b18f7d0_0, v000001d51b18f4b0_0, C4<>;
S_000001d51b0e2680 .scope module, "slave_inst" "i2c_slave" 2 28, 4 1 0, S_000001d51b1145c0;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "sda";
    .port_info 1 /INOUT 1 "scl";
P_000001d51b0e2810 .param/l "ADDRESS_SLAVE" 0 4 6, C4<0000001>;
P_000001d51b0e2848 .param/l "READ_ADDR" 1 4 7, +C4<00000000000000000000000000000000>;
P_000001d51b0e2880 .param/l "READ_DATA" 1 4 7, +C4<00000000000000000000000000000010>;
P_000001d51b0e28b8 .param/l "SEND_ACK1" 1 4 7, +C4<00000000000000000000000000000001>;
P_000001d51b0e28f0 .param/l "SEND_ACK2" 1 4 7, +C4<00000000000000000000000000000100>;
P_000001d51b0e2928 .param/l "WRITE_DATA" 1 4 7, +C4<00000000000000000000000000000011>;
o000001d51b13d768 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001d51b18f0f0_0 name=_ivl_0
v000001d51b18f870_0 .var "addr", 7 0;
v000001d51b18f5f0_0 .var "counter", 3 0;
v000001d51b18fa50_0 .var "data_in", 7 0;
v000001d51b18f910_0 .var "data_out", 7 0;
v000001d51b18f9b0_0 .net "scl", 0 0, L_000001d51b12ed80;  alias, 1 drivers
v000001d51b18ee70_0 .net8 "sda", 0 0, RS_000001d51b13d4c8;  alias, 2 drivers
v000001d51b18eb50_0 .var "sda_out", 0 0;
v000001d51b18ed30_0 .var "start", 0 0;
v000001d51b18ef10_0 .var "state", 2 0;
v000001d51b18f050_0 .var "wr_enb", 0 0;
E_000001d51b13a160 .event negedge, v000001d51b18f410_0;
E_000001d51b13a8a0 .event posedge, v000001d51b18f410_0;
E_000001d51b13a2e0 .event posedge, v000001d51b18edd0_0;
E_000001d51b13a4a0 .event negedge, v000001d51b18edd0_0;
L_000001d51b190060 .functor MUXZ 1, o000001d51b13d768, v000001d51b18eb50_0, v000001d51b18f050_0, C4<>;
    .scope S_000001d51b114750;
T_0 ;
    %wait E_000001d51b13a7a0;
    %load/vec4 v000001d51b18f550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d51b131db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d51b131e50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d51b131db0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001d51b131db0_0, 0;
    %load/vec4 v000001d51b131db0_0;
    %pad/u 32;
    %pushi/vec4 249, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001d51b131e50_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d51b114750;
T_1 ;
    %wait E_000001d51b13a7a0;
    %load/vec4 v000001d51b18f550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d51b18ebf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d51b18f730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d51b18f4b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d51b18f7d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d51b18efb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d51b0e2d70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d51b18f370_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d51b0e24d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001d51b131e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001d51b18ebf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %jmp T_1.11;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d51b18f730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d51b18efb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d51b18f7d0_0, 0;
    %load/vec4 v000001d51b18f690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d51b18f4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d51b18f7d0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d51b18ebf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d51b18f730_0, 0;
    %load/vec4 v000001d51b0e2b50_0;
    %load/vec4 v000001d51b18ec90_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001d51b18f370_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001d51b0e2d70_0, 0;
T_1.12 ;
    %jmp T_1.11;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d51b18efb0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d51b18ebf0_0, 0;
    %jmp T_1.11;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d51b18efb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d51b18f4b0_0, 0;
    %load/vec4 v000001d51b18f370_0;
    %load/vec4 v000001d51b0e2d70_0;
    %part/u 1;
    %assign/vec4 v000001d51b18f7d0_0, 0;
    %load/vec4 v000001d51b0e2d70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d51b18ebf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d51b18f4b0_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %load/vec4 v000001d51b0e2d70_0;
    %subi 1, 0, 4;
    %assign/vec4 v000001d51b0e2d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d51b18efb0_0, 0;
T_1.15 ;
    %jmp T_1.11;
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d51b18efb0_0, 0;
    %load/vec4 v000001d51b18edd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.16, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d51b18ebf0_0, 0;
    %load/vec4 v000001d51b131ef0_0;
    %assign/vec4 v000001d51b18f370_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001d51b0e2d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d51b18f4b0_0, 0;
    %jmp T_1.17;
T_1.16 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001d51b18ebf0_0, 0;
T_1.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d51b18efb0_0, 0;
    %jmp T_1.11;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d51b18efb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d51b18f4b0_0, 0;
    %load/vec4 v000001d51b18f370_0;
    %load/vec4 v000001d51b0e2d70_0;
    %part/u 1;
    %assign/vec4 v000001d51b18f7d0_0, 0;
    %load/vec4 v000001d51b0e2d70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.18, 4;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001d51b18ebf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d51b18f4b0_0, 0;
    %jmp T_1.19;
T_1.18 ;
    %load/vec4 v000001d51b0e2d70_0;
    %subi 1, 0, 4;
    %assign/vec4 v000001d51b0e2d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d51b18efb0_0, 0;
T_1.19 ;
    %jmp T_1.11;
T_1.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d51b18efb0_0, 0;
    %load/vec4 v000001d51b18edd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.20, 4;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001d51b18ebf0_0, 0;
    %jmp T_1.21;
T_1.20 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001d51b18ebf0_0, 0;
T_1.21 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d51b18f4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d51b18f7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d51b18efb0_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d51b18efb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d51b18f7d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d51b18ebf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d51b18f730_0, 0;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d51b0e2680;
T_2 ;
    %wait E_000001d51b13a4a0;
    %load/vec4 v000001d51b18ed30_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v000001d51b18f9b0_0;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d51b18ed30_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001d51b18f5f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d51b18ef10_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d51b0e2680;
T_3 ;
    %wait E_000001d51b13a2e0;
    %load/vec4 v000001d51b18ed30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v000001d51b18f9b0_0;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d51b18ed30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d51b18f050_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d51b18ef10_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d51b0e2680;
T_4 ;
    %wait E_000001d51b13a8a0;
    %load/vec4 v000001d51b18ed30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001d51b18ef10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v000001d51b18ee70_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000001d51b18f5f0_0;
    %assign/vec4/off/d v000001d51b18f870_0, 4, 5;
    %load/vec4 v000001d51b18f5f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.8, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001d51b18ef10_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v000001d51b18f5f0_0;
    %subi 1, 0, 4;
    %assign/vec4 v000001d51b18f5f0_0, 0;
T_4.9 ;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v000001d51b18f870_0;
    %parti/s 7, 1, 2;
    %cmpi/e 1, 0, 7;
    %jmp/0xz  T_4.10, 4;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001d51b18f5f0_0, 0;
    %load/vec4 v000001d51b18f870_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.12, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001d51b18ef10_0, 0;
    %jmp T_4.13;
T_4.12 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001d51b18ef10_0, 0;
    %pushi/vec4 90, 0, 8;
    %assign/vec4 v000001d51b18f910_0, 0;
T_4.13 ;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d51b18ef10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d51b18ed30_0, 0;
T_4.11 ;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v000001d51b18ee70_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000001d51b18f5f0_0;
    %assign/vec4/off/d v000001d51b18fa50_0, 4, 5;
    %load/vec4 v000001d51b18f5f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.14, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001d51b18ef10_0, 0;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v000001d51b18f5f0_0;
    %subi 1, 0, 4;
    %assign/vec4 v000001d51b18f5f0_0, 0;
T_4.15 ;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v000001d51b18f5f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.16, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001d51b18ef10_0, 0;
    %jmp T_4.17;
T_4.16 ;
    %load/vec4 v000001d51b18f5f0_0;
    %subi 1, 0, 4;
    %assign/vec4 v000001d51b18f5f0_0, 0;
T_4.17 ;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d51b18ef10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d51b18ed30_0, 0;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001d51b0e2680;
T_5 ;
    %wait E_000001d51b13a160;
    %load/vec4 v000001d51b18ed30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001d51b18ef10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %jmp T_5.7;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d51b18f050_0, 0;
    %jmp T_5.7;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d51b18eb50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d51b18f050_0, 0;
    %jmp T_5.7;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d51b18f050_0, 0;
    %jmp T_5.7;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d51b18eb50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d51b18f050_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v000001d51b18f910_0;
    %load/vec4 v000001d51b18f5f0_0;
    %part/u 1;
    %assign/vec4 v000001d51b18eb50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d51b18f050_0, 0;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d51b18f050_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001d51b1145c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d51b18f230_0, 0, 1;
T_6.0 ;
    %delay 5000, 0;
    %load/vec4 v000001d51b18f230_0;
    %inv;
    %store/vec4 v000001d51b18f230_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_000001d51b1145c0;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d51b1901a0_0, 0, 1;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v000001d51b18f190_0, 0, 7;
    %pushi/vec4 155, 0, 8;
    %store/vec4 v000001d51b18f2d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d51b191820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d51b190d80_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d51b1901a0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d51b191820_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d51b191820_0, 0, 1;
T_7.0 ;
    %load/vec4 v000001d51b1909c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_7.1, 6;
    %wait E_000001d51b13ad20;
    %jmp T_7.0;
T_7.1 ;
    %delay 20000000, 0;
    %vpi_call 2 60 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_000001d51b1145c0;
T_8 ;
    %vpi_call 2 65 "$dumpfile", "i2c_simulation.vcd" {0 0 0};
    %vpi_call 2 66 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d51b1145c0 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "i2c_tb.v";
    "i2c_master.v";
    "i2c_slave.v";
