// Seed: 3732397133
module module_0 (
    output uwire id_0,
    output wand id_1,
    output supply1 id_2,
    output supply0 id_3,
    input uwire id_4
);
  wire id_6;
  wire id_7;
endmodule
module module_1 #(
    parameter id_0 = 32'd20,
    parameter id_1 = 32'd63
) (
    input uwire _id_0,
    output uwire _id_1,
    output wand id_2,
    input supply0 id_3,
    input wire id_4,
    output wor id_5,
    input tri0 id_6,
    output logic id_7,
    output supply0 id_8,
    input supply1 id_9,
    input tri id_10,
    input tri id_11,
    input supply0 id_12
);
  initial id_7 = id_4;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_9
  );
  assign modCall_1.id_4 = 0;
  wire id_14;
  wire id_15 [id_0  ==  -1 : id_1];
endmodule
