
(rules PCB EREBUS_MX3
  (snap_angle 
    fortyfive_degree
  )
  (autoroute_settings
    (fanout off)
    (autoroute on)
    (postroute on)
    (vias on)
    (via_costs 50)
    (plane_via_costs 5)
    (start_ripup_costs 100)
    (start_pass_no 3656)
    (layer_rule F.Cu
      (active on)
      (preferred_direction horizontal)
      (preferred_direction_trace_costs 1.0)
      (against_preferred_direction_trace_costs 2.5)
    )
    (layer_rule B.Cu
      (active on)
      (preferred_direction vertical)
      (preferred_direction_trace_costs 1.0)
      (against_preferred_direction_trace_costs 1.7)
    )
  )
  (rule
    (width 350.0)
    (clear 200.2)
    (clear 175.0 (type smd_to_turn_gap))
    (clear 50.0 (type smd_smd))
  )
  (padstack "Via[0-1]_1000:600_um"
    (shape
      (circle F.Cu 1000.0 0.0 0.0)
    )
    (shape
      (circle B.Cu 1000.0 0.0 0.0)
    )
    (attach off)
  )
  (via 
    "Via[0-1]_1000:600_um" "Via[0-1]_1000:600_um" default
  )
  (via 
    "Via[0-1]_1000:600_um-kicad_default" "Via[0-1]_1000:600_um" "kicad_default"
  )
  (via_rule
    default "Via[0-1]_1000:600_um"
  )
  (via_rule
    "kicad_default" "Via[0-1]_1000:600_um-kicad_default"
  )
  (class default
    (clearance_class default)
    (via_rule default)
    (rule
      (width 350.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
  (class "kicad_default"
    GND VCC /~RESET /D0 /D1 /D2 /D3 /D4
    /D5 /D6 /D7 /A0 /A1 /A2 /A3 /A4
    /A5 /A6 /A7 /A8 /A9 /A10 /A11 /A12
    /A13 /A14 /A15 /~IOCTRL /~IRQ /~ROMDIS "/R_~W" /~IO
    /PHI2 /~MAP "Net-(U1-Pad38)" "Net-(U2-Pad17)" "Net-(U2-Pad12)" "Net-(J2-Pad9)" "Net-(J2-Pad8)" "Net-(J2-Pad7)"
    "Net-(J2-Pad5)" "Net-(J2-Pad2)" "Net-(J2-Pad11)" "Net-(J2-Pad10)" "Net-(U1-Pad32)" /MISO /CS /A15M
    "/ROM_CE" /MOSI /SCK /A14M "/ROM_OE" "Net-(U1-Pad13)" "Net-(U1-Pad7)" "Net-(U1-Pad43)"
    "Net-(U2-Pad26)" "Net-(U2-Pad1)" +3V3 "Net-(J2-Pad1)" "Net-(J2-Pad3)" "Net-(R4-Pad2)" "Net-(R2-Pad1)" "Net-(R3-Pad1)"
    "Net-(R1-Pad1)"
    (clearance_class "kicad_default")
    (via_rule kicad_default)
    (rule
      (width 350.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
)