-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity resize_accel_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_mat_420_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    in_mat_420_empty_n : IN STD_LOGIC;
    in_mat_420_read : OUT STD_LOGIC;
    p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
    out_mat_421_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_mat_421_full_n : IN STD_LOGIC;
    out_mat_421_write : OUT STD_LOGIC;
    ap_ext_blocking_n : OUT STD_LOGIC;
    ap_str_blocking_n : OUT STD_LOGIC;
    ap_int_blocking_n : OUT STD_LOGIC );
end;


architecture behav of resize_accel_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (13 downto 0) := "00000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (13 downto 0) := "00000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (13 downto 0) := "00000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (13 downto 0) := "00000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (13 downto 0) := "00000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (13 downto 0) := "00000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (13 downto 0) := "00001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (13 downto 0) := "00010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (13 downto 0) := "00100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (13 downto 0) := "01000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv42_0 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000000000000";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv32_FFFFFFFE : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111110";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal trunc_ln300_fu_256_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln300_reg_890 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln301_fu_260_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln301_reg_895 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_294_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_reg_900 : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal xnew_fu_302_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal xnew_reg_905 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln712_fu_310_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal trunc_ln712_reg_910 : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ynew_fu_314_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal ynew_reg_915 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln712_1_fu_322_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal trunc_ln712_1_reg_920 : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal loop_row_count_fu_330_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal loop_row_count_reg_925 : STD_LOGIC_VECTOR (31 downto 0);
    signal loop_col_count_fu_340_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal loop_col_count_reg_930 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub272_fu_346_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub272_reg_935 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_fu_351_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_reg_940 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv_i_i10_i309_i2_cast_fu_376_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal conv_i_i10_i309_i2_cast_reg_945 : STD_LOGIC_VECTOR (42 downto 0);
    signal shl_i_i_i_i233_i_fu_385_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal shl_i_i_i_i233_i_reg_950 : STD_LOGIC_VECTOR (53 downto 0);
    signal shl_i_i_i_i_i_fu_393_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal shl_i_i_i_i_i_reg_955 : STD_LOGIC_VECTOR (53 downto 0);
    signal indexx_pre_V_1_fu_405_p3 : STD_LOGIC_VECTOR (41 downto 0);
    signal indexx_pre_V_1_reg_960 : STD_LOGIC_VECTOR (41 downto 0);
    signal shl_i_i_i216_i_fu_417_p3 : STD_LOGIC_VECTOR (41 downto 0);
    signal shl_i_i_i216_i_reg_965 : STD_LOGIC_VECTOR (41 downto 0);
    signal sub_ln902_fu_425_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal sub_ln902_reg_970 : STD_LOGIC_VECTOR (21 downto 0);
    signal slt_fu_454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal slt_reg_981 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_scaleCompute_17_42_20_48_16_1_s_fu_195_ap_return : STD_LOGIC_VECTOR (41 downto 0);
    signal indexy_pre_comp_V_reg_986 : STD_LOGIC_VECTOR (41 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal empty_59_fu_495_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal empty_59_reg_991 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_3_cast_reg_996 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_7_reg_1002 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_60_fu_517_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal empty_60_reg_1007 : STD_LOGIC_VECTOR (23 downto 0);
    signal icmp_ln902_fu_521_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln902_reg_1012 : STD_LOGIC_VECTOR (0 downto 0);
    signal op2_assign_fu_529_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_reg_1020 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ret_V_17_fu_574_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ret_V_17_reg_1027 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1061_1_fu_586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1061_1_reg_1032 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp89_fu_608_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp89_reg_1049 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal rev125_fu_613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev125_reg_1057 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp277_fu_619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp277_reg_1063 : STD_LOGIC_VECTOR (0 downto 0);
    signal op2_assign_2_fu_624_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_2_reg_1069 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_i_i_i_i_i199_i_fu_630_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_i_i_i_i_i199_i_reg_1075 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln1061_fu_636_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1061_reg_1080 : STD_LOGIC_VECTOR (0 downto 0);
    signal line_buffer_V_0_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal line_buffer_V_0_0_ce0 : STD_LOGIC;
    signal line_buffer_V_0_0_we0 : STD_LOGIC;
    signal line_buffer_V_0_0_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_V_0_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_V_0_0_ce1 : STD_LOGIC;
    signal line_buffer_V_0_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_V_1_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal line_buffer_V_1_0_ce0 : STD_LOGIC;
    signal line_buffer_V_1_0_we0 : STD_LOGIC;
    signal line_buffer_V_1_0_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_V_1_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_V_1_0_ce1 : STD_LOGIC;
    signal line_buffer_V_1_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xfUDivResize_fu_178_ap_start : STD_LOGIC;
    signal grp_xfUDivResize_fu_178_ap_done : STD_LOGIC;
    signal grp_xfUDivResize_fu_178_ap_idle : STD_LOGIC;
    signal grp_xfUDivResize_fu_178_ap_ready : STD_LOGIC;
    signal grp_xfUDivResize_fu_178_in_n : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_xfUDivResize_fu_178_in_d : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_xfUDivResize_fu_178_ap_return : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_xfUDivResize_fu_178_ap_ext_blocking_n : STD_LOGIC;
    signal grp_xfUDivResize_fu_178_ap_str_blocking_n : STD_LOGIC;
    signal grp_xfUDivResize_fu_178_ap_int_blocking_n : STD_LOGIC;
    signal grp_scaleCompute_17_42_20_48_16_1_s_fu_195_currindex : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_scaleCompute_17_42_20_48_16_1_s_fu_195_inscale : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_scaleCompute_17_42_20_48_16_1_s_fu_195_ap_ce : STD_LOGIC;
    signal grp_scaleCompute_17_42_20_48_16_1_s_fu_195_ap_ext_blocking_n : STD_LOGIC;
    signal grp_scaleCompute_17_42_20_48_16_1_s_fu_195_ap_str_blocking_n : STD_LOGIC;
    signal grp_scaleCompute_17_42_20_48_16_1_s_fu_195_ap_int_blocking_n : STD_LOGIC;
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_ap_start : STD_LOGIC;
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_ap_done : STD_LOGIC;
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_ap_idle : STD_LOGIC;
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_ap_ready : STD_LOGIC;
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_in_mat_420_read : STD_LOGIC;
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_line_buffer_V_0_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_line_buffer_V_0_0_ce0 : STD_LOGIC;
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_line_buffer_V_0_0_we0 : STD_LOGIC;
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_line_buffer_V_0_0_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_line_buffer_V_1_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_line_buffer_V_1_0_ce0 : STD_LOGIC;
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_line_buffer_V_1_0_we0 : STD_LOGIC;
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_line_buffer_V_1_0_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_ap_ext_blocking_n : STD_LOGIC;
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_ap_str_blocking_n : STD_LOGIC;
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_ap_int_blocking_n : STD_LOGIC;
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_ap_start : STD_LOGIC;
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_ap_done : STD_LOGIC;
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_ap_idle : STD_LOGIC;
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_ap_ready : STD_LOGIC;
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_in_mat_420_read : STD_LOGIC;
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_out_mat_421_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_out_mat_421_write : STD_LOGIC;
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_line_buffer_V_0_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_line_buffer_V_0_0_ce0 : STD_LOGIC;
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_line_buffer_V_0_0_we0 : STD_LOGIC;
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_line_buffer_V_0_0_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_line_buffer_V_0_0_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_line_buffer_V_0_0_ce1 : STD_LOGIC;
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_line_buffer_V_1_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_line_buffer_V_1_0_ce0 : STD_LOGIC;
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_line_buffer_V_1_0_we0 : STD_LOGIC;
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_line_buffer_V_1_0_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_line_buffer_V_1_0_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_line_buffer_V_1_0_ce1 : STD_LOGIC;
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_p_Result_s : STD_LOGIC;
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_read_pixel_1_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_read_pixel_1_out_ap_vld : STD_LOGIC;
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_indexy_V_1_out : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_indexy_V_1_out_ap_vld : STD_LOGIC;
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_nextYScale_V_1_out : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_nextYScale_V_1_out_ap_vld : STD_LOGIC;
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_ap_ext_blocking_n : STD_LOGIC;
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_ap_str_blocking_n : STD_LOGIC;
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_ap_int_blocking_n : STD_LOGIC;
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_grp_scaleCompute_17_42_20_48_16_1_s_fu_195_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_grp_scaleCompute_17_42_20_48_16_1_s_fu_195_p_din2 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_grp_scaleCompute_17_42_20_48_16_1_s_fu_195_p_ce : STD_LOGIC;
    signal grp_xfUDivResize_fu_178_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state3_on_subcall_done : BOOLEAN;
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_ap_start_reg : STD_LOGIC := '0';
    signal grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal read_pixel_fu_106 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal read_rows_count_fu_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal read_rows_count_2_fu_738_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_rows_count_fu_114 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_rows_count_1_fu_688_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal first_row_index_1_fu_118 : STD_LOGIC_VECTOR (31 downto 0);
    signal first_row_index_4_fu_751_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_fu_122 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_2_fu_439_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal icmp_ln382_fu_434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal nextYScale_V_fu_126 : STD_LOGIC_VECTOR (16 downto 0);
    signal indexy_V_fu_130 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln354_fu_326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln356_fu_336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_i_i10_i309_i2_fu_366_p4 : STD_LOGIC_VECTOR (37 downto 0);
    signal i_op_assign_fu_380_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_57_fu_401_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal empty_58_fu_413_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal conv_i_i_i322_i_cast_fu_356_p4 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln387_fu_459_p0 : STD_LOGIC_VECTOR (41 downto 0);
    signal conv_i_i255_i_fu_463_p0 : STD_LOGIC_VECTOR (41 downto 0);
    signal tmp_6_fu_467_p1 : STD_LOGIC_VECTOR (41 downto 0);
    signal conv_i_i255_i_fu_463_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal cmp_i_i235_i_fu_475_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select151_fu_480_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal tmp_6_fu_467_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select151_fu_480_p3 : STD_LOGIC_VECTOR (41 downto 0);
    signal indexy_pre_V_fu_487_p3 : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln387_fu_459_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal conv_i_i_i300_i_fu_535_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_s_fu_538_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal ret_V_cast_fu_543_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_i_i_i_i_i286_i_fu_561_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_5_fu_553_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln901_fu_567_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1061_1_fu_582_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln1049_fu_651_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1049_fu_655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln509_fu_660_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1049_1_fu_665_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln509_fu_670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln511_fu_676_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln509_fu_681_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln1061_fu_694_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal first_row_index_fu_703_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln522_fu_708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal read_rows_count_1_fu_722_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1061_fu_698_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1061_fu_733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_fu_727_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal first_row_index_2_fu_714_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal first_row_index_3_fu_745_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ext_blocking_sub_n : STD_LOGIC;
    signal ap_wait_0 : STD_LOGIC;
    signal ap_sub_ext_blocking_0 : STD_LOGIC;
    signal ap_wait_1 : STD_LOGIC;
    signal ap_sub_ext_blocking_1 : STD_LOGIC;
    signal ap_wait_2 : STD_LOGIC;
    signal ap_sub_ext_blocking_2 : STD_LOGIC;
    signal ap_wait_3 : STD_LOGIC;
    signal ap_sub_ext_blocking_3 : STD_LOGIC;
    signal ap_str_blocking_sub_n : STD_LOGIC;
    signal ap_sub_str_blocking_0 : STD_LOGIC;
    signal ap_sub_str_blocking_1 : STD_LOGIC;
    signal ap_sub_str_blocking_2 : STD_LOGIC;
    signal ap_sub_str_blocking_3 : STD_LOGIC;
    signal ap_int_blocking_sub_n : STD_LOGIC;
    signal ap_sub_int_blocking_0 : STD_LOGIC;
    signal ap_sub_int_blocking_1 : STD_LOGIC;
    signal ap_sub_int_blocking_2 : STD_LOGIC;
    signal ap_sub_int_blocking_3 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component resize_accel_xfUDivResize IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_n : IN STD_LOGIC_VECTOR (63 downto 0);
        in_d : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC );
    end component;


    component resize_accel_scaleCompute_17_42_20_48_16_1_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        currindex : IN STD_LOGIC_VECTOR (31 downto 0);
        inscale : IN STD_LOGIC_VECTOR (47 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (41 downto 0);
        ap_ce : IN STD_LOGIC;
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC );
    end component;


    component resize_accel_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_mat_420_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        in_mat_420_empty_n : IN STD_LOGIC;
        in_mat_420_read : OUT STD_LOGIC;
        bound : IN STD_LOGIC_VECTOR (32 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
        line_buffer_V_0_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        line_buffer_V_0_0_ce0 : OUT STD_LOGIC;
        line_buffer_V_0_0_we0 : OUT STD_LOGIC;
        line_buffer_V_0_0_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_V_1_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        line_buffer_V_1_0_ce0 : OUT STD_LOGIC;
        line_buffer_V_1_0_we0 : OUT STD_LOGIC;
        line_buffer_V_1_0_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC );
    end component;


    component resize_accel_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_mat_420_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        in_mat_420_empty_n : IN STD_LOGIC;
        in_mat_420_read : OUT STD_LOGIC;
        out_mat_421_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_mat_421_full_n : IN STD_LOGIC;
        out_mat_421_write : OUT STD_LOGIC;
        read_pixel : IN STD_LOGIC_VECTOR (7 downto 0);
        indexy_V : IN STD_LOGIC_VECTOR (16 downto 0);
        nextYScale_V : IN STD_LOGIC_VECTOR (16 downto 0);
        ret_V_17 : IN STD_LOGIC_VECTOR (16 downto 0);
        loop_col_count : IN STD_LOGIC_VECTOR (31 downto 0);
        cmp273 : IN STD_LOGIC_VECTOR (0 downto 0);
        line_buffer_V_0_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        line_buffer_V_0_0_ce0 : OUT STD_LOGIC;
        line_buffer_V_0_0_we0 : OUT STD_LOGIC;
        line_buffer_V_0_0_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_V_0_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_V_0_0_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        line_buffer_V_0_0_ce1 : OUT STD_LOGIC;
        line_buffer_V_0_0_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_V_1_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        line_buffer_V_1_0_ce0 : OUT STD_LOGIC;
        line_buffer_V_1_0_we0 : OUT STD_LOGIC;
        line_buffer_V_1_0_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_V_1_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_V_1_0_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        line_buffer_V_1_0_ce1 : OUT STD_LOGIC;
        line_buffer_V_1_0_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        tmp_V : IN STD_LOGIC_VECTOR (31 downto 0);
        first_row_index_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        trunc_ln3 : IN STD_LOGIC_VECTOR (47 downto 0);
        indexy_pre_V : IN STD_LOGIC_VECTOR (21 downto 0);
        add_i_i_i_i_i199_i : IN STD_LOGIC_VECTOR (16 downto 0);
        ret_V_3_cast : IN STD_LOGIC_VECTOR (16 downto 0);
        p_Result_s : IN STD_LOGIC;
        indexy_pre_V_cast : IN STD_LOGIC_VECTOR (23 downto 0);
        shl_i_i_i_i_i : IN STD_LOGIC_VECTOR (53 downto 0);
        indexx_pre_V_1 : IN STD_LOGIC_VECTOR (41 downto 0);
        cmp89 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
        icmp_ln1061_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        op2_assign_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        op2_assign : IN STD_LOGIC_VECTOR (31 downto 0);
        cmp277 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
        read_pixel_1_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        read_pixel_1_out_ap_vld : OUT STD_LOGIC;
        indexy_V_1_out : OUT STD_LOGIC_VECTOR (16 downto 0);
        indexy_V_1_out_ap_vld : OUT STD_LOGIC;
        nextYScale_V_1_out : OUT STD_LOGIC_VECTOR (16 downto 0);
        nextYScale_V_1_out_ap_vld : OUT STD_LOGIC;
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC;
        grp_scaleCompute_17_42_20_48_16_1_s_fu_195_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_scaleCompute_17_42_20_48_16_1_s_fu_195_p_din2 : OUT STD_LOGIC_VECTOR (47 downto 0);
        grp_scaleCompute_17_42_20_48_16_1_s_fu_195_p_dout0 : IN STD_LOGIC_VECTOR (41 downto 0);
        grp_scaleCompute_17_42_20_48_16_1_s_fu_195_p_ce : OUT STD_LOGIC );
    end component;


    component resize_accel_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_line_bbkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    line_buffer_V_0_0_U : component resize_accel_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_line_bbkb
    generic map (
        DataWidth => 8,
        AddressRange => 3840,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => line_buffer_V_0_0_address0,
        ce0 => line_buffer_V_0_0_ce0,
        we0 => line_buffer_V_0_0_we0,
        d0 => line_buffer_V_0_0_d0,
        q0 => line_buffer_V_0_0_q0,
        address1 => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_line_buffer_V_0_0_address1,
        ce1 => line_buffer_V_0_0_ce1,
        q1 => line_buffer_V_0_0_q1);

    line_buffer_V_1_0_U : component resize_accel_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_line_bbkb
    generic map (
        DataWidth => 8,
        AddressRange => 3840,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => line_buffer_V_1_0_address0,
        ce0 => line_buffer_V_1_0_ce0,
        we0 => line_buffer_V_1_0_we0,
        d0 => line_buffer_V_1_0_d0,
        q0 => line_buffer_V_1_0_q0,
        address1 => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_line_buffer_V_1_0_address1,
        ce1 => line_buffer_V_1_0_ce1,
        q1 => line_buffer_V_1_0_q1);

    grp_xfUDivResize_fu_178 : component resize_accel_xfUDivResize
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xfUDivResize_fu_178_ap_start,
        ap_done => grp_xfUDivResize_fu_178_ap_done,
        ap_idle => grp_xfUDivResize_fu_178_ap_idle,
        ap_ready => grp_xfUDivResize_fu_178_ap_ready,
        in_n => grp_xfUDivResize_fu_178_in_n,
        in_d => grp_xfUDivResize_fu_178_in_d,
        ap_return => grp_xfUDivResize_fu_178_ap_return,
        ap_ext_blocking_n => grp_xfUDivResize_fu_178_ap_ext_blocking_n,
        ap_str_blocking_n => grp_xfUDivResize_fu_178_ap_str_blocking_n,
        ap_int_blocking_n => grp_xfUDivResize_fu_178_ap_int_blocking_n);

    grp_scaleCompute_17_42_20_48_16_1_s_fu_195 : component resize_accel_scaleCompute_17_42_20_48_16_1_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        currindex => grp_scaleCompute_17_42_20_48_16_1_s_fu_195_currindex,
        inscale => grp_scaleCompute_17_42_20_48_16_1_s_fu_195_inscale,
        ap_return => grp_scaleCompute_17_42_20_48_16_1_s_fu_195_ap_return,
        ap_ce => grp_scaleCompute_17_42_20_48_16_1_s_fu_195_ap_ce,
        ap_ext_blocking_n => grp_scaleCompute_17_42_20_48_16_1_s_fu_195_ap_ext_blocking_n,
        ap_str_blocking_n => grp_scaleCompute_17_42_20_48_16_1_s_fu_195_ap_str_blocking_n,
        ap_int_blocking_n => grp_scaleCompute_17_42_20_48_16_1_s_fu_195_ap_int_blocking_n);

    grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210 : component resize_accel_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_ap_start,
        ap_done => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_ap_done,
        ap_idle => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_ap_idle,
        ap_ready => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_ap_ready,
        in_mat_420_dout => in_mat_420_dout,
        in_mat_420_empty_n => in_mat_420_empty_n,
        in_mat_420_read => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_in_mat_420_read,
        bound => tmp_reg_900,
        p_read1 => p_read1,
        line_buffer_V_0_0_address0 => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_line_buffer_V_0_0_address0,
        line_buffer_V_0_0_ce0 => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_line_buffer_V_0_0_ce0,
        line_buffer_V_0_0_we0 => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_line_buffer_V_0_0_we0,
        line_buffer_V_0_0_d0 => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_line_buffer_V_0_0_d0,
        line_buffer_V_1_0_address0 => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_line_buffer_V_1_0_address0,
        line_buffer_V_1_0_ce0 => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_line_buffer_V_1_0_ce0,
        line_buffer_V_1_0_we0 => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_line_buffer_V_1_0_we0,
        line_buffer_V_1_0_d0 => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_line_buffer_V_1_0_d0,
        ap_ext_blocking_n => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_ap_ext_blocking_n,
        ap_str_blocking_n => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_ap_str_blocking_n,
        ap_int_blocking_n => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_ap_int_blocking_n);

    grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220 : component resize_accel_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_ap_start,
        ap_done => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_ap_done,
        ap_idle => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_ap_idle,
        ap_ready => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_ap_ready,
        in_mat_420_dout => in_mat_420_dout,
        in_mat_420_empty_n => in_mat_420_empty_n,
        in_mat_420_read => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_in_mat_420_read,
        out_mat_421_din => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_out_mat_421_din,
        out_mat_421_full_n => out_mat_421_full_n,
        out_mat_421_write => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_out_mat_421_write,
        read_pixel => read_pixel_fu_106,
        indexy_V => indexy_V_fu_130,
        nextYScale_V => nextYScale_V_fu_126,
        ret_V_17 => ret_V_17_reg_1027,
        loop_col_count => loop_col_count_reg_930,
        cmp273 => rev125_reg_1057,
        line_buffer_V_0_0_address0 => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_line_buffer_V_0_0_address0,
        line_buffer_V_0_0_ce0 => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_line_buffer_V_0_0_ce0,
        line_buffer_V_0_0_we0 => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_line_buffer_V_0_0_we0,
        line_buffer_V_0_0_d0 => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_line_buffer_V_0_0_d0,
        line_buffer_V_0_0_q0 => line_buffer_V_0_0_q0,
        line_buffer_V_0_0_address1 => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_line_buffer_V_0_0_address1,
        line_buffer_V_0_0_ce1 => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_line_buffer_V_0_0_ce1,
        line_buffer_V_0_0_q1 => line_buffer_V_0_0_q1,
        line_buffer_V_1_0_address0 => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_line_buffer_V_1_0_address0,
        line_buffer_V_1_0_ce0 => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_line_buffer_V_1_0_ce0,
        line_buffer_V_1_0_we0 => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_line_buffer_V_1_0_we0,
        line_buffer_V_1_0_d0 => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_line_buffer_V_1_0_d0,
        line_buffer_V_1_0_q0 => line_buffer_V_1_0_q0,
        line_buffer_V_1_0_address1 => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_line_buffer_V_1_0_address1,
        line_buffer_V_1_0_ce1 => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_line_buffer_V_1_0_ce1,
        line_buffer_V_1_0_q1 => line_buffer_V_1_0_q1,
        tmp_V => tmp_V_reg_940,
        first_row_index_5 => first_row_index_1_fu_118,
        trunc_ln3 => trunc_ln712_reg_910,
        indexy_pre_V => empty_59_reg_991,
        add_i_i_i_i_i199_i => add_i_i_i_i_i199_i_reg_1075,
        ret_V_3_cast => ret_V_3_cast_reg_996,
        p_Result_s => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_p_Result_s,
        indexy_pre_V_cast => empty_60_reg_1007,
        shl_i_i_i_i_i => shl_i_i_i_i_i_reg_955,
        indexx_pre_V_1 => indexx_pre_V_1_reg_960,
        cmp89 => cmp89_reg_1049,
        p_read1 => p_read1,
        icmp_ln1061_1 => xor_ln1061_reg_1080,
        op2_assign_2 => op2_assign_2_reg_1069,
        op2_assign => op2_assign_reg_1020,
        cmp277 => cmp277_reg_1063,
        p_read3 => p_read3,
        read_pixel_1_out => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_read_pixel_1_out,
        read_pixel_1_out_ap_vld => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_read_pixel_1_out_ap_vld,
        indexy_V_1_out => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_indexy_V_1_out,
        indexy_V_1_out_ap_vld => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_indexy_V_1_out_ap_vld,
        nextYScale_V_1_out => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_nextYScale_V_1_out,
        nextYScale_V_1_out_ap_vld => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_nextYScale_V_1_out_ap_vld,
        ap_ext_blocking_n => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_ap_ext_blocking_n,
        ap_str_blocking_n => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_ap_str_blocking_n,
        ap_int_blocking_n => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_ap_int_blocking_n,
        grp_scaleCompute_17_42_20_48_16_1_s_fu_195_p_din1 => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_grp_scaleCompute_17_42_20_48_16_1_s_fu_195_p_din1,
        grp_scaleCompute_17_42_20_48_16_1_s_fu_195_p_din2 => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_grp_scaleCompute_17_42_20_48_16_1_s_fu_195_p_din2,
        grp_scaleCompute_17_42_20_48_16_1_s_fu_195_p_dout0 => grp_scaleCompute_17_42_20_48_16_1_s_fu_195_ap_return,
        grp_scaleCompute_17_42_20_48_16_1_s_fu_195_p_ce => grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_grp_scaleCompute_17_42_20_48_16_1_s_fu_195_p_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_ap_ready = ap_const_logic_1)) then 
                    grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_ap_ready = ap_const_logic_1)) then 
                    grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_xfUDivResize_fu_178_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xfUDivResize_fu_178_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
                    grp_xfUDivResize_fu_178_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xfUDivResize_fu_178_ap_ready = ap_const_logic_1)) then 
                    grp_xfUDivResize_fu_178_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    first_row_index_1_fu_118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                first_row_index_1_fu_118 <= ap_const_lv32_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                first_row_index_1_fu_118 <= first_row_index_4_fu_751_p3;
            end if; 
        end if;
    end process;

    i_fu_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_fu_122 <= ap_const_lv32_0;
            elsif (((icmp_ln382_fu_434_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                i_fu_122 <= i_2_fu_439_p2;
            end if; 
        end if;
    end process;

    indexy_V_fu_130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                indexy_V_fu_130 <= ap_const_lv17_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                indexy_V_fu_130 <= grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_indexy_V_1_out;
            end if; 
        end if;
    end process;

    nextYScale_V_fu_126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                nextYScale_V_fu_126 <= ap_const_lv17_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                nextYScale_V_fu_126 <= grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_nextYScale_V_1_out;
            end if; 
        end if;
    end process;

    output_rows_count_fu_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                output_rows_count_fu_114 <= ap_const_lv32_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                output_rows_count_fu_114 <= output_rows_count_1_fu_688_p3;
            end if; 
        end if;
    end process;

    read_rows_count_fu_110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                read_rows_count_fu_110 <= ap_const_lv32_2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                read_rows_count_fu_110 <= read_rows_count_2_fu_738_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                add_i_i_i_i_i199_i_reg_1075 <= add_i_i_i_i_i199_i_fu_630_p2;
                cmp277_reg_1063 <= cmp277_fu_619_p2;
                cmp89_reg_1049 <= cmp89_fu_608_p2;
                op2_assign_2_reg_1069 <= op2_assign_2_fu_624_p2;
                rev125_reg_1057 <= rev125_fu_613_p2;
                xor_ln1061_reg_1080 <= xor_ln1061_fu_636_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                    conv_i_i10_i309_i2_cast_reg_945(37 downto 0) <= conv_i_i10_i309_i2_cast_fu_376_p1(37 downto 0);
                    indexx_pre_V_1_reg_960(41 downto 22) <= indexx_pre_V_1_fu_405_p3(41 downto 22);
                loop_col_count_reg_930 <= loop_col_count_fu_340_p3;
                loop_row_count_reg_925 <= loop_row_count_fu_330_p3;
                    shl_i_i_i216_i_reg_965(41 downto 22) <= shl_i_i_i216_i_fu_417_p3(41 downto 22);
                    shl_i_i_i_i233_i_reg_950(53 downto 22) <= shl_i_i_i_i233_i_fu_385_p3(53 downto 22);
                    shl_i_i_i_i_i_reg_955(53 downto 22) <= shl_i_i_i_i_i_fu_393_p3(53 downto 22);
                sub272_reg_935 <= sub272_fu_346_p2;
                sub_ln902_reg_970 <= sub_ln902_fu_425_p2;
                tmp_V_reg_940 <= tmp_V_fu_351_p2;
                trunc_ln712_1_reg_920 <= trunc_ln712_1_fu_322_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                empty_59_reg_991 <= empty_59_fu_495_p1;
                empty_60_reg_1007 <= empty_60_fu_517_p1;
                icmp_ln902_reg_1012 <= icmp_ln902_fu_521_p2;
                indexy_pre_comp_V_reg_986 <= grp_scaleCompute_17_42_20_48_16_1_s_fu_195_ap_return;
                ret_V_3_cast_reg_996 <= indexy_pre_V_fu_487_p3(38 downto 22);
                tmp_7_reg_1002 <= indexy_pre_V_fu_487_p3(41 downto 41);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                icmp_ln1061_1_reg_1032 <= icmp_ln1061_1_fu_586_p2;
                op2_assign_reg_1020 <= op2_assign_fu_529_p2;
                ret_V_17_reg_1027 <= ret_V_17_fu_574_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                read_pixel_fu_106 <= grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_read_pixel_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                slt_reg_981 <= slt_fu_454_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                    tmp_reg_900(32 downto 1) <= tmp_fu_294_p3(32 downto 1);
                    xnew_reg_905(63 downto 32) <= xnew_fu_302_p3(63 downto 32);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                trunc_ln300_reg_890 <= trunc_ln300_fu_256_p1;
                trunc_ln301_reg_895 <= trunc_ln301_fu_260_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                trunc_ln712_reg_910 <= trunc_ln712_fu_310_p1;
                    ynew_reg_915(63 downto 32) <= ynew_fu_314_p3(63 downto 32);
            end if;
        end if;
    end process;
    tmp_reg_900(0) <= '0';
    xnew_reg_905(31 downto 0) <= "00000000000000000000000000000000";
    ynew_reg_915(31 downto 0) <= "00000000000000000000000000000000";
    conv_i_i10_i309_i2_cast_reg_945(42 downto 38) <= "00000";
    shl_i_i_i_i233_i_reg_950(21 downto 0) <= "0000000000000000000000";
    shl_i_i_i_i_i_reg_955(21 downto 0) <= "0000000000000000000000";
    indexx_pre_V_1_reg_960(21 downto 0) <= "0000000000000000000000";
    shl_i_i_i216_i_reg_965(21 downto 0) <= "0000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state3, ap_CS_fsm_state4, grp_xfUDivResize_fu_178_ap_done, grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_ap_done, ap_block_state3_on_subcall_done, ap_CS_fsm_state13, ap_CS_fsm_state5, icmp_ln382_fu_434_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((grp_xfUDivResize_fu_178_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln382_fu_434_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXX";
        end case;
    end process;
    add_i_i_i_i_i199_i_fu_630_p2 <= std_logic_vector(unsigned(ret_V_3_cast_reg_996) + unsigned(ap_const_lv17_1));
    add_i_i_i_i_i286_i_fu_561_p2 <= std_logic_vector(unsigned(ret_V_cast_fu_543_p4) + unsigned(ap_const_lv17_1));
    add_ln511_fu_676_p2 <= std_logic_vector(unsigned(output_rows_count_fu_114) + unsigned(ap_const_lv32_1));
    and_ln1061_fu_733_p2 <= (icmp_ln1061_fu_698_p2 and cmp89_reg_1049);
    and_ln509_fu_660_p2 <= (icmp_ln1049_fu_655_p2 and cmp277_reg_1063);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_ap_done)
    begin
        if ((grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(ap_block_state3_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state3_on_subcall_done)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state4_blk_assign_proc : process(grp_xfUDivResize_fu_178_ap_done)
    begin
        if ((grp_xfUDivResize_fu_178_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state3_on_subcall_done_assign_proc : process(grp_xfUDivResize_fu_178_ap_done, grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_ap_done)
    begin
                ap_block_state3_on_subcall_done <= ((grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_ap_done = ap_const_logic_0) or (grp_xfUDivResize_fu_178_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state5, icmp_ln382_fu_434_p2)
    begin
        if ((((icmp_ln382_fu_434_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_ext_blocking_n <= (ap_ext_blocking_sub_n and ap_const_logic_1);

    ap_ext_blocking_sub_n_assign_proc : process(ap_wait_0, ap_sub_ext_blocking_0, ap_wait_1, ap_sub_ext_blocking_1, ap_wait_2, ap_sub_ext_blocking_2, ap_wait_3, ap_sub_ext_blocking_3)
    begin
        if ((((ap_wait_3 and ap_sub_ext_blocking_3) = ap_const_logic_1) and ((ap_wait_2 and ap_sub_ext_blocking_2) = ap_const_logic_1) and ((ap_wait_1 and ap_sub_ext_blocking_1) = ap_const_logic_1) and ((ap_wait_0 and ap_sub_ext_blocking_0) = ap_const_logic_1))) then 
            ap_ext_blocking_sub_n <= ap_const_logic_0;
        else 
            ap_ext_blocking_sub_n <= ap_const_logic_1;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_int_blocking_n <= (ap_int_blocking_sub_n and ap_const_logic_1);

    ap_int_blocking_sub_n_assign_proc : process(ap_wait_0, ap_wait_1, ap_wait_2, ap_wait_3, ap_sub_int_blocking_0, ap_sub_int_blocking_1, ap_sub_int_blocking_2, ap_sub_int_blocking_3)
    begin
        if ((((ap_wait_3 and ap_sub_int_blocking_3) = ap_const_logic_1) and ((ap_wait_2 and ap_sub_int_blocking_2) = ap_const_logic_1) and ((ap_wait_1 and ap_sub_int_blocking_1) = ap_const_logic_1) and ((ap_wait_0 and ap_sub_int_blocking_0) = ap_const_logic_1))) then 
            ap_int_blocking_sub_n <= ap_const_logic_0;
        else 
            ap_int_blocking_sub_n <= ap_const_logic_1;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state5, icmp_ln382_fu_434_p2)
    begin
        if (((icmp_ln382_fu_434_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_str_blocking_n <= (ap_str_blocking_sub_n and ap_const_logic_1);

    ap_str_blocking_sub_n_assign_proc : process(ap_wait_0, ap_wait_1, ap_wait_2, ap_wait_3, ap_sub_str_blocking_0, ap_sub_str_blocking_1, ap_sub_str_blocking_2, ap_sub_str_blocking_3)
    begin
        if ((((ap_wait_3 and ap_sub_str_blocking_3) = ap_const_logic_1) and ((ap_wait_2 and ap_sub_str_blocking_2) = ap_const_logic_1) and ((ap_wait_1 and ap_sub_str_blocking_1) = ap_const_logic_1) and ((ap_wait_0 and ap_sub_str_blocking_0) = ap_const_logic_1))) then 
            ap_str_blocking_sub_n <= ap_const_logic_0;
        else 
            ap_str_blocking_sub_n <= ap_const_logic_1;
        end if; 
    end process;


    ap_sub_ext_blocking_0_assign_proc : process(grp_xfUDivResize_fu_178_ap_ext_blocking_n)
    begin
        if ((grp_xfUDivResize_fu_178_ap_ext_blocking_n = ap_const_logic_0)) then 
            ap_sub_ext_blocking_0 <= ap_const_logic_1;
        else 
            ap_sub_ext_blocking_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_ext_blocking_1_assign_proc : process(grp_scaleCompute_17_42_20_48_16_1_s_fu_195_ap_ext_blocking_n)
    begin
        if ((grp_scaleCompute_17_42_20_48_16_1_s_fu_195_ap_ext_blocking_n = ap_const_logic_0)) then 
            ap_sub_ext_blocking_1 <= ap_const_logic_1;
        else 
            ap_sub_ext_blocking_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_ext_blocking_2_assign_proc : process(grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_ap_ext_blocking_n)
    begin
        if ((grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_ap_ext_blocking_n = ap_const_logic_0)) then 
            ap_sub_ext_blocking_2 <= ap_const_logic_1;
        else 
            ap_sub_ext_blocking_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_ext_blocking_3_assign_proc : process(grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_ap_ext_blocking_n)
    begin
        if ((grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_ap_ext_blocking_n = ap_const_logic_0)) then 
            ap_sub_ext_blocking_3 <= ap_const_logic_1;
        else 
            ap_sub_ext_blocking_3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_int_blocking_0_assign_proc : process(grp_xfUDivResize_fu_178_ap_int_blocking_n)
    begin
        if ((grp_xfUDivResize_fu_178_ap_int_blocking_n = ap_const_logic_0)) then 
            ap_sub_int_blocking_0 <= ap_const_logic_1;
        else 
            ap_sub_int_blocking_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_int_blocking_1_assign_proc : process(grp_scaleCompute_17_42_20_48_16_1_s_fu_195_ap_int_blocking_n)
    begin
        if ((grp_scaleCompute_17_42_20_48_16_1_s_fu_195_ap_int_blocking_n = ap_const_logic_0)) then 
            ap_sub_int_blocking_1 <= ap_const_logic_1;
        else 
            ap_sub_int_blocking_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_int_blocking_2_assign_proc : process(grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_ap_int_blocking_n)
    begin
        if ((grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_ap_int_blocking_n = ap_const_logic_0)) then 
            ap_sub_int_blocking_2 <= ap_const_logic_1;
        else 
            ap_sub_int_blocking_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_int_blocking_3_assign_proc : process(grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_ap_int_blocking_n)
    begin
        if ((grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_ap_int_blocking_n = ap_const_logic_0)) then 
            ap_sub_int_blocking_3 <= ap_const_logic_1;
        else 
            ap_sub_int_blocking_3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_str_blocking_0_assign_proc : process(grp_xfUDivResize_fu_178_ap_str_blocking_n)
    begin
        if ((grp_xfUDivResize_fu_178_ap_str_blocking_n = ap_const_logic_0)) then 
            ap_sub_str_blocking_0 <= ap_const_logic_1;
        else 
            ap_sub_str_blocking_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_str_blocking_1_assign_proc : process(grp_scaleCompute_17_42_20_48_16_1_s_fu_195_ap_str_blocking_n)
    begin
        if ((grp_scaleCompute_17_42_20_48_16_1_s_fu_195_ap_str_blocking_n = ap_const_logic_0)) then 
            ap_sub_str_blocking_1 <= ap_const_logic_1;
        else 
            ap_sub_str_blocking_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_str_blocking_2_assign_proc : process(grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_ap_str_blocking_n)
    begin
        if ((grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_ap_str_blocking_n = ap_const_logic_0)) then 
            ap_sub_str_blocking_2 <= ap_const_logic_1;
        else 
            ap_sub_str_blocking_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_str_blocking_3_assign_proc : process(grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_ap_str_blocking_n)
    begin
        if ((grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_ap_str_blocking_n = ap_const_logic_0)) then 
            ap_sub_str_blocking_3 <= ap_const_logic_1;
        else 
            ap_sub_str_blocking_3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_wait_0_assign_proc : process(ap_CS_fsm)
    begin
        if ((ap_ST_fsm_state3 = ap_CS_fsm)) then 
            ap_wait_0 <= ap_const_logic_1;
        else 
            ap_wait_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_wait_1_assign_proc : process(ap_CS_fsm)
    begin
        if ((ap_ST_fsm_state10 = ap_CS_fsm)) then 
            ap_wait_1 <= ap_const_logic_1;
        else 
            ap_wait_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_wait_2_assign_proc : process(ap_CS_fsm)
    begin
        if ((ap_ST_fsm_state3 = ap_CS_fsm)) then 
            ap_wait_2 <= ap_const_logic_1;
        else 
            ap_wait_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_wait_3_assign_proc : process(ap_CS_fsm)
    begin
        if ((ap_ST_fsm_state13 = ap_CS_fsm)) then 
            ap_wait_3 <= ap_const_logic_1;
        else 
            ap_wait_3 <= ap_const_logic_0;
        end if; 
    end process;

    cmp277_fu_619_p2 <= "1" when (read_rows_count_fu_110 = p_read) else "0";
    cmp89_fu_608_p2 <= "0" when (read_rows_count_fu_110 = p_read) else "1";
    cmp_i_i235_i_fu_475_p2 <= "1" when (signed(conv_i_i255_i_fu_463_p1) > signed(shl_i_i_i_i233_i_reg_950)) else "0";
    conv_i_i10_i309_i2_cast_fu_376_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(conv_i_i10_i309_i2_fu_366_p4),43));
    conv_i_i10_i309_i2_fu_366_p4 <= grp_xfUDivResize_fu_178_ap_return(47 downto 10);
    conv_i_i255_i_fu_463_p0 <= grp_scaleCompute_17_42_20_48_16_1_s_fu_195_ap_return;
        conv_i_i255_i_fu_463_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv_i_i255_i_fu_463_p0),54));

        conv_i_i_i300_i_fu_535_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(indexy_pre_comp_V_reg_986),43));

    conv_i_i_i322_i_cast_fu_356_p4 <= grp_xfUDivResize_fu_178_ap_return(31 downto 10);
    empty_57_fu_401_p1 <= tmp_V_fu_351_p2(20 - 1 downto 0);
    empty_58_fu_413_p1 <= i_op_assign_fu_380_p2(20 - 1 downto 0);
    empty_59_fu_495_p1 <= indexy_pre_V_fu_487_p3(22 - 1 downto 0);
    empty_60_fu_517_p1 <= indexy_pre_V_fu_487_p3(24 - 1 downto 0);
    first_row_index_2_fu_714_p3 <= 
        ap_const_lv32_0 when (icmp_ln522_fu_708_p2(0) = '1') else 
        first_row_index_fu_703_p2;
    first_row_index_3_fu_745_p3 <= 
        first_row_index_2_fu_714_p3 when (cmp89_reg_1049(0) = '1') else 
        first_row_index_1_fu_118;
    first_row_index_4_fu_751_p3 <= 
        first_row_index_1_fu_118 when (and_ln1061_fu_733_p2(0) = '1') else 
        first_row_index_3_fu_745_p3;
    first_row_index_fu_703_p2 <= std_logic_vector(unsigned(first_row_index_1_fu_118) + unsigned(ap_const_lv32_1));
    grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_ap_start <= grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_ap_start_reg;
    grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_ap_start <= grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_ap_start_reg;
    grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_p_Result_s <= tmp_7_reg_1002(0);

    grp_scaleCompute_17_42_20_48_16_1_s_fu_195_ap_ce_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_grp_scaleCompute_17_42_20_48_16_1_s_fu_195_p_ce, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            grp_scaleCompute_17_42_20_48_16_1_s_fu_195_ap_ce <= grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_grp_scaleCompute_17_42_20_48_16_1_s_fu_195_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_scaleCompute_17_42_20_48_16_1_s_fu_195_ap_ce <= ap_const_logic_1;
        else 
            grp_scaleCompute_17_42_20_48_16_1_s_fu_195_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_scaleCompute_17_42_20_48_16_1_s_fu_195_currindex_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state12, grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_grp_scaleCompute_17_42_20_48_16_1_s_fu_195_p_din1, ap_CS_fsm_state13, output_rows_count_fu_114)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            grp_scaleCompute_17_42_20_48_16_1_s_fu_195_currindex <= grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_grp_scaleCompute_17_42_20_48_16_1_s_fu_195_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_scaleCompute_17_42_20_48_16_1_s_fu_195_currindex <= output_rows_count_fu_114;
        else 
            grp_scaleCompute_17_42_20_48_16_1_s_fu_195_currindex <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_scaleCompute_17_42_20_48_16_1_s_fu_195_inscale_assign_proc : process(trunc_ln712_1_reg_920, ap_CS_fsm_state6, ap_CS_fsm_state12, grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_grp_scaleCompute_17_42_20_48_16_1_s_fu_195_p_din2, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            grp_scaleCompute_17_42_20_48_16_1_s_fu_195_inscale <= grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_grp_scaleCompute_17_42_20_48_16_1_s_fu_195_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_scaleCompute_17_42_20_48_16_1_s_fu_195_inscale <= trunc_ln712_1_reg_920;
        else 
            grp_scaleCompute_17_42_20_48_16_1_s_fu_195_inscale <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_xfUDivResize_fu_178_ap_start <= grp_xfUDivResize_fu_178_ap_start_reg;

    grp_xfUDivResize_fu_178_in_d_assign_proc : process(trunc_ln300_reg_890, trunc_ln301_reg_895, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_xfUDivResize_fu_178_in_d <= trunc_ln301_reg_895;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_xfUDivResize_fu_178_in_d <= trunc_ln300_reg_890;
        else 
            grp_xfUDivResize_fu_178_in_d <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_xfUDivResize_fu_178_in_n_assign_proc : process(xnew_reg_905, ap_CS_fsm_state3, ynew_reg_915, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_xfUDivResize_fu_178_in_n <= ynew_reg_915;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_xfUDivResize_fu_178_in_n <= xnew_reg_905;
        else 
            grp_xfUDivResize_fu_178_in_n <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    i_2_fu_439_p2 <= std_logic_vector(unsigned(i_fu_122) + unsigned(ap_const_lv32_1));
    i_op_assign_fu_380_p2 <= std_logic_vector(unsigned(p_read) + unsigned(ap_const_lv32_FFFFFFFF));
    icmp_ln1049_1_fu_665_p2 <= "1" when (zext_ln1049_fu_651_p1 = op2_assign_2_reg_1069) else "0";
    icmp_ln1049_fu_655_p2 <= "1" when (zext_ln1049_fu_651_p1 = op2_assign_reg_1020) else "0";
    icmp_ln1061_1_fu_586_p2 <= "1" when (signed(zext_ln1061_1_fu_582_p1) < signed(op2_assign_fu_529_p2)) else "0";
    icmp_ln1061_fu_698_p2 <= "1" when (signed(zext_ln1061_fu_694_p1) < signed(op2_assign_reg_1020)) else "0";
    icmp_ln354_fu_326_p2 <= "1" when (signed(p_read2) > signed(p_read)) else "0";
    icmp_ln356_fu_336_p2 <= "1" when (signed(p_read3) > signed(p_read1)) else "0";
    icmp_ln382_fu_434_p2 <= "1" when (signed(i_fu_122) < signed(loop_row_count_reg_925)) else "0";
    icmp_ln522_fu_708_p2 <= "1" when (first_row_index_fu_703_p2 = ap_const_lv32_3) else "0";
    icmp_ln902_fu_521_p2 <= "0" when (trunc_ln387_fu_459_p1 = sub_ln902_reg_970) else "1";

    in_mat_420_read_assign_proc : process(ap_CS_fsm_state3, grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_in_mat_420_read, grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_in_mat_420_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            in_mat_420_read <= grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_in_mat_420_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_mat_420_read <= grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_in_mat_420_read;
        else 
            in_mat_420_read <= ap_const_logic_0;
        end if; 
    end process;

    indexx_pre_V_1_fu_405_p3 <= (empty_57_fu_401_p1 & ap_const_lv22_0);
    indexy_pre_V_fu_487_p3 <= 
        ap_const_lv42_0 when (tmp_6_fu_467_p3(0) = '1') else 
        spec_select151_fu_480_p3;

    line_buffer_V_0_0_address0_assign_proc : process(ap_CS_fsm_state3, grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_line_buffer_V_0_0_address0, grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_line_buffer_V_0_0_address0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            line_buffer_V_0_0_address0 <= grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_line_buffer_V_0_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            line_buffer_V_0_0_address0 <= grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_line_buffer_V_0_0_address0;
        else 
            line_buffer_V_0_0_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    line_buffer_V_0_0_ce0_assign_proc : process(ap_CS_fsm_state3, grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_line_buffer_V_0_0_ce0, grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_line_buffer_V_0_0_ce0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            line_buffer_V_0_0_ce0 <= grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_line_buffer_V_0_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            line_buffer_V_0_0_ce0 <= grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_line_buffer_V_0_0_ce0;
        else 
            line_buffer_V_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_V_0_0_ce1_assign_proc : process(grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_line_buffer_V_0_0_ce1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            line_buffer_V_0_0_ce1 <= grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_line_buffer_V_0_0_ce1;
        else 
            line_buffer_V_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_V_0_0_d0_assign_proc : process(ap_CS_fsm_state3, grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_line_buffer_V_0_0_d0, grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_line_buffer_V_0_0_d0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            line_buffer_V_0_0_d0 <= grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_line_buffer_V_0_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            line_buffer_V_0_0_d0 <= grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_line_buffer_V_0_0_d0;
        else 
            line_buffer_V_0_0_d0 <= "XXXXXXXX";
        end if; 
    end process;


    line_buffer_V_0_0_we0_assign_proc : process(ap_CS_fsm_state3, grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_line_buffer_V_0_0_we0, grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_line_buffer_V_0_0_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            line_buffer_V_0_0_we0 <= grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_line_buffer_V_0_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            line_buffer_V_0_0_we0 <= grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_line_buffer_V_0_0_we0;
        else 
            line_buffer_V_0_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_V_1_0_address0_assign_proc : process(ap_CS_fsm_state3, grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_line_buffer_V_1_0_address0, grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_line_buffer_V_1_0_address0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            line_buffer_V_1_0_address0 <= grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_line_buffer_V_1_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            line_buffer_V_1_0_address0 <= grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_line_buffer_V_1_0_address0;
        else 
            line_buffer_V_1_0_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    line_buffer_V_1_0_ce0_assign_proc : process(ap_CS_fsm_state3, grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_line_buffer_V_1_0_ce0, grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_line_buffer_V_1_0_ce0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            line_buffer_V_1_0_ce0 <= grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_line_buffer_V_1_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            line_buffer_V_1_0_ce0 <= grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_line_buffer_V_1_0_ce0;
        else 
            line_buffer_V_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_V_1_0_ce1_assign_proc : process(grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_line_buffer_V_1_0_ce1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            line_buffer_V_1_0_ce1 <= grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_line_buffer_V_1_0_ce1;
        else 
            line_buffer_V_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_V_1_0_d0_assign_proc : process(ap_CS_fsm_state3, grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_line_buffer_V_1_0_d0, grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_line_buffer_V_1_0_d0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            line_buffer_V_1_0_d0 <= grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_line_buffer_V_1_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            line_buffer_V_1_0_d0 <= grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_line_buffer_V_1_0_d0;
        else 
            line_buffer_V_1_0_d0 <= "XXXXXXXX";
        end if; 
    end process;


    line_buffer_V_1_0_we0_assign_proc : process(ap_CS_fsm_state3, grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_line_buffer_V_1_0_we0, grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_line_buffer_V_1_0_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            line_buffer_V_1_0_we0 <= grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_line_buffer_V_1_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            line_buffer_V_1_0_we0 <= grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210_line_buffer_V_1_0_we0;
        else 
            line_buffer_V_1_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    loop_col_count_fu_340_p3 <= 
        p_read3 when (icmp_ln356_fu_336_p2(0) = '1') else 
        p_read1;
    loop_row_count_fu_330_p3 <= 
        p_read2 when (icmp_ln354_fu_326_p2(0) = '1') else 
        p_read;
    op2_assign_2_fu_624_p2 <= std_logic_vector(unsigned(read_rows_count_fu_110) + unsigned(ap_const_lv32_FFFFFFFE));
    op2_assign_fu_529_p2 <= std_logic_vector(unsigned(read_rows_count_fu_110) + unsigned(ap_const_lv32_FFFFFFFF));
    or_ln509_fu_670_p2 <= (icmp_ln1049_1_fu_665_p2 or and_ln509_fu_660_p2);
    out_mat_421_din <= grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_out_mat_421_din;

    out_mat_421_write_assign_proc : process(grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_out_mat_421_write, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            out_mat_421_write <= grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_out_mat_421_write;
        else 
            out_mat_421_write <= ap_const_logic_0;
        end if; 
    end process;

    output_rows_count_1_fu_688_p3 <= 
        select_ln509_fu_681_p3 when (rev125_reg_1057(0) = '1') else 
        output_rows_count_fu_114;
    p_Val2_s_fu_538_p2 <= std_logic_vector(signed(conv_i_i_i300_i_fu_535_p1) + signed(conv_i_i10_i309_i2_cast_reg_945));
    read_rows_count_1_fu_722_p2 <= std_logic_vector(unsigned(read_rows_count_fu_110) + unsigned(ap_const_lv32_1));
    read_rows_count_2_fu_738_p3 <= 
        read_rows_count_fu_110 when (and_ln1061_fu_733_p2(0) = '1') else 
        sel_tmp1_fu_727_p3;
    ret_V_17_fu_574_p3 <= 
        select_ln901_fu_567_p3 when (tmp_5_fu_553_p3(0) = '1') else 
        ret_V_cast_fu_543_p4;
    ret_V_cast_fu_543_p4 <= p_Val2_s_fu_538_p2(38 downto 22);
    rev125_fu_613_p2 <= (slt_reg_981 xor ap_const_lv1_1);
    sel_tmp1_fu_727_p3 <= 
        read_rows_count_1_fu_722_p2 when (cmp89_reg_1049(0) = '1') else 
        p_read;
    select_ln509_fu_681_p3 <= 
        add_ln511_fu_676_p2 when (or_ln509_fu_670_p2(0) = '1') else 
        output_rows_count_fu_114;
    select_ln901_fu_567_p3 <= 
        add_i_i_i_i_i286_i_fu_561_p2 when (icmp_ln902_reg_1012(0) = '1') else 
        ret_V_cast_fu_543_p4;
    shl_i_i_i216_i_fu_417_p3 <= (empty_58_fu_413_p1 & ap_const_lv22_0);
    shl_i_i_i_i233_i_fu_385_p3 <= (i_op_assign_fu_380_p2 & ap_const_lv22_0);
    shl_i_i_i_i_i_fu_393_p3 <= (tmp_V_fu_351_p2 & ap_const_lv22_0);
    slt_fu_454_p2 <= "1" when (signed(sub272_reg_935) < signed(output_rows_count_fu_114)) else "0";
    spec_select151_fu_480_p2 <= grp_scaleCompute_17_42_20_48_16_1_s_fu_195_ap_return;
    spec_select151_fu_480_p3 <= 
        shl_i_i_i216_i_reg_965 when (cmp_i_i235_i_fu_475_p2(0) = '1') else 
        spec_select151_fu_480_p2;
    sub272_fu_346_p2 <= std_logic_vector(unsigned(p_read2) + unsigned(ap_const_lv32_FFFFFFFF));
    sub_ln902_fu_425_p2 <= std_logic_vector(unsigned(ap_const_lv22_0) - unsigned(conv_i_i_i322_i_cast_fu_356_p4));
    tmp_5_fu_553_p3 <= p_Val2_s_fu_538_p2(42 downto 42);
    tmp_6_fu_467_p1 <= grp_scaleCompute_17_42_20_48_16_1_s_fu_195_ap_return;
    tmp_6_fu_467_p3 <= tmp_6_fu_467_p1(41 downto 41);
    tmp_V_fu_351_p2 <= std_logic_vector(unsigned(p_read1) + unsigned(ap_const_lv32_FFFFFFFF));
    tmp_fu_294_p3 <= (p_read1 & ap_const_lv1_0);
    trunc_ln300_fu_256_p1 <= p_read3(16 - 1 downto 0);
    trunc_ln301_fu_260_p1 <= p_read2(16 - 1 downto 0);
    trunc_ln387_fu_459_p0 <= grp_scaleCompute_17_42_20_48_16_1_s_fu_195_ap_return;
    trunc_ln387_fu_459_p1 <= trunc_ln387_fu_459_p0(22 - 1 downto 0);
    trunc_ln712_1_fu_322_p1 <= grp_xfUDivResize_fu_178_ap_return(48 - 1 downto 0);
    trunc_ln712_fu_310_p1 <= grp_xfUDivResize_fu_178_ap_return(48 - 1 downto 0);
    xnew_fu_302_p3 <= (p_read1 & ap_const_lv32_0);
    xor_ln1061_fu_636_p2 <= (icmp_ln1061_1_reg_1032 xor ap_const_lv1_1);
    ynew_fu_314_p3 <= (p_read & ap_const_lv32_0);
    zext_ln1049_fu_651_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_indexy_V_1_out),32));
    zext_ln1061_1_fu_582_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_17_fu_574_p3),32));
    zext_ln1061_fu_694_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220_nextYScale_V_1_out),32));
end behav;
