Classic Timing Analyzer report for ALU
Fri Mar 22 21:16:57 2019
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 17.833 ns   ; A3   ; F3 ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 17.833 ns       ; A3   ; F3 ;
; N/A   ; None              ; 17.412 ns       ; S0   ; F3 ;
; N/A   ; None              ; 17.006 ns       ; S0   ; F1 ;
; N/A   ; None              ; 16.937 ns       ; S0   ; F4 ;
; N/A   ; None              ; 16.793 ns       ; S1   ; F4 ;
; N/A   ; None              ; 16.764 ns       ; B1   ; F1 ;
; N/A   ; None              ; 16.714 ns       ; S1   ; F3 ;
; N/A   ; None              ; 16.601 ns       ; S0   ; F2 ;
; N/A   ; None              ; 16.559 ns       ; S1   ; F1 ;
; N/A   ; None              ; 16.449 ns       ; S0   ; F6 ;
; N/A   ; None              ; 16.353 ns       ; A2   ; F2 ;
; N/A   ; None              ; 16.301 ns       ; S0   ; F0 ;
; N/A   ; None              ; 16.155 ns       ; S1   ; F2 ;
; N/A   ; None              ; 16.154 ns       ; S0   ; F5 ;
; N/A   ; None              ; 16.130 ns       ; B2   ; F2 ;
; N/A   ; None              ; 16.002 ns       ; S1   ; F6 ;
; N/A   ; None              ; 15.964 ns       ; A1   ; F1 ;
; N/A   ; None              ; 15.858 ns       ; S1   ; F0 ;
; N/A   ; None              ; 15.792 ns       ; A6   ; F6 ;
; N/A   ; None              ; 15.710 ns       ; S1   ; F5 ;
; N/A   ; None              ; 15.420 ns       ; B0   ; F0 ;
; N/A   ; None              ; 15.416 ns       ; S3   ; F3 ;
; N/A   ; None              ; 15.326 ns       ; S2   ; F3 ;
; N/A   ; None              ; 15.203 ns       ; A0   ; F0 ;
; N/A   ; None              ; 15.178 ns       ; B6   ; F6 ;
; N/A   ; None              ; 15.011 ns       ; S3   ; F1 ;
; N/A   ; None              ; 15.001 ns       ; B5   ; F5 ;
; N/A   ; None              ; 15.000 ns       ; S3   ; F6 ;
; N/A   ; None              ; 14.927 ns       ; S3   ; F4 ;
; N/A   ; None              ; 14.899 ns       ; S3   ; F2 ;
; N/A   ; None              ; 14.853 ns       ; S3   ; F0 ;
; N/A   ; None              ; 14.711 ns       ; S3   ; F5 ;
; N/A   ; None              ; 14.439 ns       ; S2   ; F1 ;
; N/A   ; None              ; 14.354 ns       ; S2   ; F4 ;
; N/A   ; None              ; 14.131 ns       ; S2   ; F6 ;
; N/A   ; None              ; 14.022 ns       ; S2   ; F2 ;
; N/A   ; None              ; 13.969 ns       ; S2   ; F0 ;
; N/A   ; None              ; 13.834 ns       ; S2   ; F5 ;
; N/A   ; None              ; 13.422 ns       ; S0   ; F7 ;
; N/A   ; None              ; 13.280 ns       ; S1   ; F7 ;
; N/A   ; None              ; 12.946 ns       ; B7   ; F7 ;
; N/A   ; None              ; 12.465 ns       ; A7   ; F7 ;
; N/A   ; None              ; 12.362 ns       ; B4   ; F4 ;
; N/A   ; None              ; 12.158 ns       ; B3   ; F3 ;
; N/A   ; None              ; 11.946 ns       ; A4   ; F4 ;
; N/A   ; None              ; 11.679 ns       ; S3   ; F7 ;
; N/A   ; None              ; 11.100 ns       ; S2   ; F7 ;
; N/A   ; None              ; 10.931 ns       ; A5   ; F5 ;
+-------+-------------------+-----------------+------+----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Fri Mar 22 21:16:57 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only
Info: Longest tpd from source pin "A3" to destination pin "F3" is 17.833 ns
    Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_35; Fanout = 2; PIN Node = 'A3'
    Info: 2: + IC(7.336 ns) + CELL(0.589 ns) = 8.910 ns; Loc. = LCCOMB_X30_Y15_N28; Fanout = 1; COMB Node = '74181:inst|56~128'
    Info: 3: + IC(0.357 ns) + CELL(0.624 ns) = 9.891 ns; Loc. = LCCOMB_X30_Y15_N22; Fanout = 1; COMB Node = '74181:inst|56~129'
    Info: 4: + IC(4.866 ns) + CELL(3.076 ns) = 17.833 ns; Loc. = PIN_37; Fanout = 0; PIN Node = 'F3'
    Info: Total cell delay = 5.274 ns ( 29.57 % )
    Info: Total interconnect delay = 12.559 ns ( 70.43 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 200 megabytes
    Info: Processing ended: Fri Mar 22 21:16:57 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


