top: vga
top_architecture: dataflow

include_all_vhdl_files: True
clocks:
  - name: CLK_I
    period:  3.582
