
TP-autoradio.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000099b4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000320  08009b44  08009b44  0000ab44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009e64  08009e64  0000b078  2**0
                  CONTENTS
  4 .ARM          00000008  08009e64  08009e64  0000ae64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009e6c  08009e6c  0000b078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009e6c  08009e6c  0000ae6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009e70  08009e70  0000ae70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000078  20000000  08009e74  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000017b8  20000078  08009eec  0000b078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001830  08009eec  0000b830  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022499  00000000  00000000  0000b0a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004f5d  00000000  00000000  0002d541  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d08  00000000  00000000  000324a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000168a  00000000  00000000  000341a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c5db  00000000  00000000  00035832  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000261de  00000000  00000000  00061e0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010512d  00000000  00000000  00087feb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018d118  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000810c  00000000  00000000  0018d15c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000a3  00000000  00000000  00195268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009b2c 	.word	0x08009b2c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	08009b2c 	.word	0x08009b2c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96a 	b.w	800055c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	460c      	mov	r4, r1
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d14e      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ac:	4694      	mov	ip, r2
 80002ae:	458c      	cmp	ip, r1
 80002b0:	4686      	mov	lr, r0
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	d962      	bls.n	800037e <__udivmoddi4+0xde>
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0320 	rsb	r3, r2, #32
 80002be:	4091      	lsls	r1, r2
 80002c0:	fa20 f303 	lsr.w	r3, r0, r3
 80002c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002c8:	4319      	orrs	r1, r3
 80002ca:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ce:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002d2:	fa1f f68c 	uxth.w	r6, ip
 80002d6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002da:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002de:	fb07 1114 	mls	r1, r7, r4, r1
 80002e2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e6:	fb04 f106 	mul.w	r1, r4, r6
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f104 30ff 	add.w	r0, r4, #4294967295
 80002f6:	f080 8112 	bcs.w	800051e <__udivmoddi4+0x27e>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 810f 	bls.w	800051e <__udivmoddi4+0x27e>
 8000300:	3c02      	subs	r4, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a59      	subs	r1, r3, r1
 8000306:	fa1f f38e 	uxth.w	r3, lr
 800030a:	fbb1 f0f7 	udiv	r0, r1, r7
 800030e:	fb07 1110 	mls	r1, r7, r0, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb00 f606 	mul.w	r6, r0, r6
 800031a:	429e      	cmp	r6, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x94>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f100 31ff 	add.w	r1, r0, #4294967295
 8000326:	f080 80fc 	bcs.w	8000522 <__udivmoddi4+0x282>
 800032a:	429e      	cmp	r6, r3
 800032c:	f240 80f9 	bls.w	8000522 <__udivmoddi4+0x282>
 8000330:	4463      	add	r3, ip
 8000332:	3802      	subs	r0, #2
 8000334:	1b9b      	subs	r3, r3, r6
 8000336:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800033a:	2100      	movs	r1, #0
 800033c:	b11d      	cbz	r5, 8000346 <__udivmoddi4+0xa6>
 800033e:	40d3      	lsrs	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	e9c5 3200 	strd	r3, r2, [r5]
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d905      	bls.n	800035a <__udivmoddi4+0xba>
 800034e:	b10d      	cbz	r5, 8000354 <__udivmoddi4+0xb4>
 8000350:	e9c5 0100 	strd	r0, r1, [r5]
 8000354:	2100      	movs	r1, #0
 8000356:	4608      	mov	r0, r1
 8000358:	e7f5      	b.n	8000346 <__udivmoddi4+0xa6>
 800035a:	fab3 f183 	clz	r1, r3
 800035e:	2900      	cmp	r1, #0
 8000360:	d146      	bne.n	80003f0 <__udivmoddi4+0x150>
 8000362:	42a3      	cmp	r3, r4
 8000364:	d302      	bcc.n	800036c <__udivmoddi4+0xcc>
 8000366:	4290      	cmp	r0, r2
 8000368:	f0c0 80f0 	bcc.w	800054c <__udivmoddi4+0x2ac>
 800036c:	1a86      	subs	r6, r0, r2
 800036e:	eb64 0303 	sbc.w	r3, r4, r3
 8000372:	2001      	movs	r0, #1
 8000374:	2d00      	cmp	r5, #0
 8000376:	d0e6      	beq.n	8000346 <__udivmoddi4+0xa6>
 8000378:	e9c5 6300 	strd	r6, r3, [r5]
 800037c:	e7e3      	b.n	8000346 <__udivmoddi4+0xa6>
 800037e:	2a00      	cmp	r2, #0
 8000380:	f040 8090 	bne.w	80004a4 <__udivmoddi4+0x204>
 8000384:	eba1 040c 	sub.w	r4, r1, ip
 8000388:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800038c:	fa1f f78c 	uxth.w	r7, ip
 8000390:	2101      	movs	r1, #1
 8000392:	fbb4 f6f8 	udiv	r6, r4, r8
 8000396:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800039a:	fb08 4416 	mls	r4, r8, r6, r4
 800039e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003a2:	fb07 f006 	mul.w	r0, r7, r6
 80003a6:	4298      	cmp	r0, r3
 80003a8:	d908      	bls.n	80003bc <__udivmoddi4+0x11c>
 80003aa:	eb1c 0303 	adds.w	r3, ip, r3
 80003ae:	f106 34ff 	add.w	r4, r6, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x11a>
 80003b4:	4298      	cmp	r0, r3
 80003b6:	f200 80cd 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 80003ba:	4626      	mov	r6, r4
 80003bc:	1a1c      	subs	r4, r3, r0
 80003be:	fa1f f38e 	uxth.w	r3, lr
 80003c2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003c6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ce:	fb00 f707 	mul.w	r7, r0, r7
 80003d2:	429f      	cmp	r7, r3
 80003d4:	d908      	bls.n	80003e8 <__udivmoddi4+0x148>
 80003d6:	eb1c 0303 	adds.w	r3, ip, r3
 80003da:	f100 34ff 	add.w	r4, r0, #4294967295
 80003de:	d202      	bcs.n	80003e6 <__udivmoddi4+0x146>
 80003e0:	429f      	cmp	r7, r3
 80003e2:	f200 80b0 	bhi.w	8000546 <__udivmoddi4+0x2a6>
 80003e6:	4620      	mov	r0, r4
 80003e8:	1bdb      	subs	r3, r3, r7
 80003ea:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003ee:	e7a5      	b.n	800033c <__udivmoddi4+0x9c>
 80003f0:	f1c1 0620 	rsb	r6, r1, #32
 80003f4:	408b      	lsls	r3, r1
 80003f6:	fa22 f706 	lsr.w	r7, r2, r6
 80003fa:	431f      	orrs	r7, r3
 80003fc:	fa20 fc06 	lsr.w	ip, r0, r6
 8000400:	fa04 f301 	lsl.w	r3, r4, r1
 8000404:	ea43 030c 	orr.w	r3, r3, ip
 8000408:	40f4      	lsrs	r4, r6
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	0c38      	lsrs	r0, r7, #16
 8000410:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000414:	fbb4 fef0 	udiv	lr, r4, r0
 8000418:	fa1f fc87 	uxth.w	ip, r7
 800041c:	fb00 441e 	mls	r4, r0, lr, r4
 8000420:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000424:	fb0e f90c 	mul.w	r9, lr, ip
 8000428:	45a1      	cmp	r9, r4
 800042a:	fa02 f201 	lsl.w	r2, r2, r1
 800042e:	d90a      	bls.n	8000446 <__udivmoddi4+0x1a6>
 8000430:	193c      	adds	r4, r7, r4
 8000432:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000436:	f080 8084 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800043a:	45a1      	cmp	r9, r4
 800043c:	f240 8081 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000440:	f1ae 0e02 	sub.w	lr, lr, #2
 8000444:	443c      	add	r4, r7
 8000446:	eba4 0409 	sub.w	r4, r4, r9
 800044a:	fa1f f983 	uxth.w	r9, r3
 800044e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000452:	fb00 4413 	mls	r4, r0, r3, r4
 8000456:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800045a:	fb03 fc0c 	mul.w	ip, r3, ip
 800045e:	45a4      	cmp	ip, r4
 8000460:	d907      	bls.n	8000472 <__udivmoddi4+0x1d2>
 8000462:	193c      	adds	r4, r7, r4
 8000464:	f103 30ff 	add.w	r0, r3, #4294967295
 8000468:	d267      	bcs.n	800053a <__udivmoddi4+0x29a>
 800046a:	45a4      	cmp	ip, r4
 800046c:	d965      	bls.n	800053a <__udivmoddi4+0x29a>
 800046e:	3b02      	subs	r3, #2
 8000470:	443c      	add	r4, r7
 8000472:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000476:	fba0 9302 	umull	r9, r3, r0, r2
 800047a:	eba4 040c 	sub.w	r4, r4, ip
 800047e:	429c      	cmp	r4, r3
 8000480:	46ce      	mov	lr, r9
 8000482:	469c      	mov	ip, r3
 8000484:	d351      	bcc.n	800052a <__udivmoddi4+0x28a>
 8000486:	d04e      	beq.n	8000526 <__udivmoddi4+0x286>
 8000488:	b155      	cbz	r5, 80004a0 <__udivmoddi4+0x200>
 800048a:	ebb8 030e 	subs.w	r3, r8, lr
 800048e:	eb64 040c 	sbc.w	r4, r4, ip
 8000492:	fa04 f606 	lsl.w	r6, r4, r6
 8000496:	40cb      	lsrs	r3, r1
 8000498:	431e      	orrs	r6, r3
 800049a:	40cc      	lsrs	r4, r1
 800049c:	e9c5 6400 	strd	r6, r4, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	e750      	b.n	8000346 <__udivmoddi4+0xa6>
 80004a4:	f1c2 0320 	rsb	r3, r2, #32
 80004a8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ac:	fa0c fc02 	lsl.w	ip, ip, r2
 80004b0:	fa24 f303 	lsr.w	r3, r4, r3
 80004b4:	4094      	lsls	r4, r2
 80004b6:	430c      	orrs	r4, r1
 80004b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004bc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004c0:	fa1f f78c 	uxth.w	r7, ip
 80004c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c8:	fb08 3110 	mls	r1, r8, r0, r3
 80004cc:	0c23      	lsrs	r3, r4, #16
 80004ce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004d2:	fb00 f107 	mul.w	r1, r0, r7
 80004d6:	4299      	cmp	r1, r3
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x24c>
 80004da:	eb1c 0303 	adds.w	r3, ip, r3
 80004de:	f100 36ff 	add.w	r6, r0, #4294967295
 80004e2:	d22c      	bcs.n	800053e <__udivmoddi4+0x29e>
 80004e4:	4299      	cmp	r1, r3
 80004e6:	d92a      	bls.n	800053e <__udivmoddi4+0x29e>
 80004e8:	3802      	subs	r0, #2
 80004ea:	4463      	add	r3, ip
 80004ec:	1a5b      	subs	r3, r3, r1
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004f4:	fb08 3311 	mls	r3, r8, r1, r3
 80004f8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004fc:	fb01 f307 	mul.w	r3, r1, r7
 8000500:	42a3      	cmp	r3, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x276>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f101 36ff 	add.w	r6, r1, #4294967295
 800050c:	d213      	bcs.n	8000536 <__udivmoddi4+0x296>
 800050e:	42a3      	cmp	r3, r4
 8000510:	d911      	bls.n	8000536 <__udivmoddi4+0x296>
 8000512:	3902      	subs	r1, #2
 8000514:	4464      	add	r4, ip
 8000516:	1ae4      	subs	r4, r4, r3
 8000518:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800051c:	e739      	b.n	8000392 <__udivmoddi4+0xf2>
 800051e:	4604      	mov	r4, r0
 8000520:	e6f0      	b.n	8000304 <__udivmoddi4+0x64>
 8000522:	4608      	mov	r0, r1
 8000524:	e706      	b.n	8000334 <__udivmoddi4+0x94>
 8000526:	45c8      	cmp	r8, r9
 8000528:	d2ae      	bcs.n	8000488 <__udivmoddi4+0x1e8>
 800052a:	ebb9 0e02 	subs.w	lr, r9, r2
 800052e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000532:	3801      	subs	r0, #1
 8000534:	e7a8      	b.n	8000488 <__udivmoddi4+0x1e8>
 8000536:	4631      	mov	r1, r6
 8000538:	e7ed      	b.n	8000516 <__udivmoddi4+0x276>
 800053a:	4603      	mov	r3, r0
 800053c:	e799      	b.n	8000472 <__udivmoddi4+0x1d2>
 800053e:	4630      	mov	r0, r6
 8000540:	e7d4      	b.n	80004ec <__udivmoddi4+0x24c>
 8000542:	46d6      	mov	lr, sl
 8000544:	e77f      	b.n	8000446 <__udivmoddi4+0x1a6>
 8000546:	4463      	add	r3, ip
 8000548:	3802      	subs	r0, #2
 800054a:	e74d      	b.n	80003e8 <__udivmoddi4+0x148>
 800054c:	4606      	mov	r6, r0
 800054e:	4623      	mov	r3, r4
 8000550:	4608      	mov	r0, r1
 8000552:	e70f      	b.n	8000374 <__udivmoddi4+0xd4>
 8000554:	3e02      	subs	r6, #2
 8000556:	4463      	add	r3, ip
 8000558:	e730      	b.n	80003bc <__udivmoddi4+0x11c>
 800055a:	bf00      	nop

0800055c <__aeabi_idiv0>:
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop

08000560 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b082      	sub	sp, #8
 8000564:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000566:	4b10      	ldr	r3, [pc, #64]	@ (80005a8 <MX_DMA_Init+0x48>)
 8000568:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800056a:	4a0f      	ldr	r2, [pc, #60]	@ (80005a8 <MX_DMA_Init+0x48>)
 800056c:	f043 0301 	orr.w	r3, r3, #1
 8000570:	6493      	str	r3, [r2, #72]	@ 0x48
 8000572:	4b0d      	ldr	r3, [pc, #52]	@ (80005a8 <MX_DMA_Init+0x48>)
 8000574:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000576:	f003 0301 	and.w	r3, r3, #1
 800057a:	607b      	str	r3, [r7, #4]
 800057c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 800057e:	2200      	movs	r2, #0
 8000580:	2105      	movs	r1, #5
 8000582:	2010      	movs	r0, #16
 8000584:	f001 f8bc 	bl	8001700 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000588:	2010      	movs	r0, #16
 800058a:	f001 f8d5 	bl	8001738 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 800058e:	2200      	movs	r2, #0
 8000590:	2105      	movs	r1, #5
 8000592:	2011      	movs	r0, #17
 8000594:	f001 f8b4 	bl	8001700 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8000598:	2011      	movs	r0, #17
 800059a:	f001 f8cd 	bl	8001738 <HAL_NVIC_EnableIRQ>

}
 800059e:	bf00      	nop
 80005a0:	3708      	adds	r7, #8
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bd80      	pop	{r7, pc}
 80005a6:	bf00      	nop
 80005a8:	40021000 	.word	0x40021000

080005ac <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005ac:	b480      	push	{r7}
 80005ae:	b085      	sub	sp, #20
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	60f8      	str	r0, [r7, #12]
 80005b4:	60b9      	str	r1, [r7, #8]
 80005b6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005b8:	68fb      	ldr	r3, [r7, #12]
 80005ba:	4a07      	ldr	r2, [pc, #28]	@ (80005d8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005bc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005be:	68bb      	ldr	r3, [r7, #8]
 80005c0:	4a06      	ldr	r2, [pc, #24]	@ (80005dc <vApplicationGetIdleTaskMemory+0x30>)
 80005c2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	2280      	movs	r2, #128	@ 0x80
 80005c8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005ca:	bf00      	nop
 80005cc:	3714      	adds	r7, #20
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop
 80005d8:	20000098 	.word	0x20000098
 80005dc:	20000138 	.word	0x20000138

080005e0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80005e0:	b5b0      	push	{r4, r5, r7, lr}
 80005e2:	b088      	sub	sp, #32
 80005e4:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80005e6:	4b0a      	ldr	r3, [pc, #40]	@ (8000610 <MX_FREERTOS_Init+0x30>)
 80005e8:	1d3c      	adds	r4, r7, #4
 80005ea:	461d      	mov	r5, r3
 80005ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005f0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005f4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80005f8:	1d3b      	adds	r3, r7, #4
 80005fa:	2100      	movs	r1, #0
 80005fc:	4618      	mov	r0, r3
 80005fe:	f006 fcd5 	bl	8006fac <osThreadCreate>
 8000602:	4603      	mov	r3, r0
 8000604:	4a03      	ldr	r2, [pc, #12]	@ (8000614 <MX_FREERTOS_Init+0x34>)
 8000606:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000608:	bf00      	nop
 800060a:	3720      	adds	r7, #32
 800060c:	46bd      	mov	sp, r7
 800060e:	bdb0      	pop	{r4, r5, r7, pc}
 8000610:	08009b50 	.word	0x08009b50
 8000614:	20000094 	.word	0x20000094

08000618 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b082      	sub	sp, #8
 800061c:	af00      	add	r7, sp, #0
 800061e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000620:	2001      	movs	r0, #1
 8000622:	f006 fd0f 	bl	8007044 <osDelay>
 8000626:	e7fb      	b.n	8000620 <StartDefaultTask+0x8>

08000628 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b08a      	sub	sp, #40	@ 0x28
 800062c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800062e:	f107 0314 	add.w	r3, r7, #20
 8000632:	2200      	movs	r2, #0
 8000634:	601a      	str	r2, [r3, #0]
 8000636:	605a      	str	r2, [r3, #4]
 8000638:	609a      	str	r2, [r3, #8]
 800063a:	60da      	str	r2, [r3, #12]
 800063c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800063e:	4b35      	ldr	r3, [pc, #212]	@ (8000714 <MX_GPIO_Init+0xec>)
 8000640:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000642:	4a34      	ldr	r2, [pc, #208]	@ (8000714 <MX_GPIO_Init+0xec>)
 8000644:	f043 0304 	orr.w	r3, r3, #4
 8000648:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800064a:	4b32      	ldr	r3, [pc, #200]	@ (8000714 <MX_GPIO_Init+0xec>)
 800064c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800064e:	f003 0304 	and.w	r3, r3, #4
 8000652:	613b      	str	r3, [r7, #16]
 8000654:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000656:	4b2f      	ldr	r3, [pc, #188]	@ (8000714 <MX_GPIO_Init+0xec>)
 8000658:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800065a:	4a2e      	ldr	r2, [pc, #184]	@ (8000714 <MX_GPIO_Init+0xec>)
 800065c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000660:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000662:	4b2c      	ldr	r3, [pc, #176]	@ (8000714 <MX_GPIO_Init+0xec>)
 8000664:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000666:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800066a:	60fb      	str	r3, [r7, #12]
 800066c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800066e:	4b29      	ldr	r3, [pc, #164]	@ (8000714 <MX_GPIO_Init+0xec>)
 8000670:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000672:	4a28      	ldr	r2, [pc, #160]	@ (8000714 <MX_GPIO_Init+0xec>)
 8000674:	f043 0301 	orr.w	r3, r3, #1
 8000678:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800067a:	4b26      	ldr	r3, [pc, #152]	@ (8000714 <MX_GPIO_Init+0xec>)
 800067c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800067e:	f003 0301 	and.w	r3, r3, #1
 8000682:	60bb      	str	r3, [r7, #8]
 8000684:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000686:	4b23      	ldr	r3, [pc, #140]	@ (8000714 <MX_GPIO_Init+0xec>)
 8000688:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800068a:	4a22      	ldr	r2, [pc, #136]	@ (8000714 <MX_GPIO_Init+0xec>)
 800068c:	f043 0302 	orr.w	r3, r3, #2
 8000690:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000692:	4b20      	ldr	r3, [pc, #128]	@ (8000714 <MX_GPIO_Init+0xec>)
 8000694:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000696:	f003 0302 	and.w	r3, r3, #2
 800069a:	607b      	str	r3, [r7, #4]
 800069c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|LD2_Pin, GPIO_PIN_RESET);
 800069e:	2200      	movs	r2, #0
 80006a0:	2121      	movs	r1, #33	@ 0x21
 80006a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006a6:	f001 fbe5 	bl	8001e74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 80006aa:	2200      	movs	r2, #0
 80006ac:	2180      	movs	r1, #128	@ 0x80
 80006ae:	481a      	ldr	r0, [pc, #104]	@ (8000718 <MX_GPIO_Init+0xf0>)
 80006b0:	f001 fbe0 	bl	8001e74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80006b4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80006b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006ba:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80006be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006c0:	2300      	movs	r3, #0
 80006c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80006c4:	f107 0314 	add.w	r3, r7, #20
 80006c8:	4619      	mov	r1, r3
 80006ca:	4814      	ldr	r0, [pc, #80]	@ (800071c <MX_GPIO_Init+0xf4>)
 80006cc:	f001 fa28 	bl	8001b20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PAPin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|LD2_Pin;
 80006d0:	2321      	movs	r3, #33	@ 0x21
 80006d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006d4:	2301      	movs	r3, #1
 80006d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d8:	2300      	movs	r3, #0
 80006da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006dc:	2300      	movs	r3, #0
 80006de:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006e0:	f107 0314 	add.w	r3, r7, #20
 80006e4:	4619      	mov	r1, r3
 80006e6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006ea:	f001 fa19 	bl	8001b20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80006ee:	2380      	movs	r3, #128	@ 0x80
 80006f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006f2:	2301      	movs	r3, #1
 80006f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f6:	2300      	movs	r3, #0
 80006f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006fa:	2300      	movs	r3, #0
 80006fc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006fe:	f107 0314 	add.w	r3, r7, #20
 8000702:	4619      	mov	r1, r3
 8000704:	4804      	ldr	r0, [pc, #16]	@ (8000718 <MX_GPIO_Init+0xf0>)
 8000706:	f001 fa0b 	bl	8001b20 <HAL_GPIO_Init>

}
 800070a:	bf00      	nop
 800070c:	3728      	adds	r7, #40	@ 0x28
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop
 8000714:	40021000 	.word	0x40021000
 8000718:	48000400 	.word	0x48000400
 800071c:	48000800 	.word	0x48000800

08000720 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000724:	4b1b      	ldr	r3, [pc, #108]	@ (8000794 <MX_I2C2_Init+0x74>)
 8000726:	4a1c      	ldr	r2, [pc, #112]	@ (8000798 <MX_I2C2_Init+0x78>)
 8000728:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10D19CE4;
 800072a:	4b1a      	ldr	r3, [pc, #104]	@ (8000794 <MX_I2C2_Init+0x74>)
 800072c:	4a1b      	ldr	r2, [pc, #108]	@ (800079c <MX_I2C2_Init+0x7c>)
 800072e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000730:	4b18      	ldr	r3, [pc, #96]	@ (8000794 <MX_I2C2_Init+0x74>)
 8000732:	2200      	movs	r2, #0
 8000734:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000736:	4b17      	ldr	r3, [pc, #92]	@ (8000794 <MX_I2C2_Init+0x74>)
 8000738:	2201      	movs	r2, #1
 800073a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800073c:	4b15      	ldr	r3, [pc, #84]	@ (8000794 <MX_I2C2_Init+0x74>)
 800073e:	2200      	movs	r2, #0
 8000740:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000742:	4b14      	ldr	r3, [pc, #80]	@ (8000794 <MX_I2C2_Init+0x74>)
 8000744:	2200      	movs	r2, #0
 8000746:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000748:	4b12      	ldr	r3, [pc, #72]	@ (8000794 <MX_I2C2_Init+0x74>)
 800074a:	2200      	movs	r2, #0
 800074c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800074e:	4b11      	ldr	r3, [pc, #68]	@ (8000794 <MX_I2C2_Init+0x74>)
 8000750:	2200      	movs	r2, #0
 8000752:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000754:	4b0f      	ldr	r3, [pc, #60]	@ (8000794 <MX_I2C2_Init+0x74>)
 8000756:	2200      	movs	r2, #0
 8000758:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800075a:	480e      	ldr	r0, [pc, #56]	@ (8000794 <MX_I2C2_Init+0x74>)
 800075c:	f001 fba2 	bl	8001ea4 <HAL_I2C_Init>
 8000760:	4603      	mov	r3, r0
 8000762:	2b00      	cmp	r3, #0
 8000764:	d001      	beq.n	800076a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000766:	f000 fa8d 	bl	8000c84 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800076a:	2100      	movs	r1, #0
 800076c:	4809      	ldr	r0, [pc, #36]	@ (8000794 <MX_I2C2_Init+0x74>)
 800076e:	f001 fc34 	bl	8001fda <HAL_I2CEx_ConfigAnalogFilter>
 8000772:	4603      	mov	r3, r0
 8000774:	2b00      	cmp	r3, #0
 8000776:	d001      	beq.n	800077c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000778:	f000 fa84 	bl	8000c84 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800077c:	2100      	movs	r1, #0
 800077e:	4805      	ldr	r0, [pc, #20]	@ (8000794 <MX_I2C2_Init+0x74>)
 8000780:	f001 fc76 	bl	8002070 <HAL_I2CEx_ConfigDigitalFilter>
 8000784:	4603      	mov	r3, r0
 8000786:	2b00      	cmp	r3, #0
 8000788:	d001      	beq.n	800078e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800078a:	f000 fa7b 	bl	8000c84 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800078e:	bf00      	nop
 8000790:	bd80      	pop	{r7, pc}
 8000792:	bf00      	nop
 8000794:	20000338 	.word	0x20000338
 8000798:	40005800 	.word	0x40005800
 800079c:	10d19ce4 	.word	0x10d19ce4

080007a0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b0ac      	sub	sp, #176	@ 0xb0
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007a8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80007ac:	2200      	movs	r2, #0
 80007ae:	601a      	str	r2, [r3, #0]
 80007b0:	605a      	str	r2, [r3, #4]
 80007b2:	609a      	str	r2, [r3, #8]
 80007b4:	60da      	str	r2, [r3, #12]
 80007b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007b8:	f107 0314 	add.w	r3, r7, #20
 80007bc:	2288      	movs	r2, #136	@ 0x88
 80007be:	2100      	movs	r1, #0
 80007c0:	4618      	mov	r0, r3
 80007c2:	f008 fb65 	bl	8008e90 <memset>
  if(i2cHandle->Instance==I2C2)
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	4a21      	ldr	r2, [pc, #132]	@ (8000850 <HAL_I2C_MspInit+0xb0>)
 80007cc:	4293      	cmp	r3, r2
 80007ce:	d13b      	bne.n	8000848 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80007d0:	2380      	movs	r3, #128	@ 0x80
 80007d2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80007d4:	2300      	movs	r3, #0
 80007d6:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80007d8:	f107 0314 	add.w	r3, r7, #20
 80007dc:	4618      	mov	r0, r3
 80007de:	f002 fb29 	bl	8002e34 <HAL_RCCEx_PeriphCLKConfig>
 80007e2:	4603      	mov	r3, r0
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d001      	beq.n	80007ec <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80007e8:	f000 fa4c 	bl	8000c84 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007ec:	4b19      	ldr	r3, [pc, #100]	@ (8000854 <HAL_I2C_MspInit+0xb4>)
 80007ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007f0:	4a18      	ldr	r2, [pc, #96]	@ (8000854 <HAL_I2C_MspInit+0xb4>)
 80007f2:	f043 0302 	orr.w	r3, r3, #2
 80007f6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007f8:	4b16      	ldr	r3, [pc, #88]	@ (8000854 <HAL_I2C_MspInit+0xb4>)
 80007fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007fc:	f003 0302 	and.w	r3, r3, #2
 8000800:	613b      	str	r3, [r7, #16]
 8000802:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000804:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000808:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800080c:	2312      	movs	r3, #18
 800080e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000812:	2300      	movs	r3, #0
 8000814:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000818:	2303      	movs	r3, #3
 800081a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800081e:	2304      	movs	r3, #4
 8000820:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000824:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000828:	4619      	mov	r1, r3
 800082a:	480b      	ldr	r0, [pc, #44]	@ (8000858 <HAL_I2C_MspInit+0xb8>)
 800082c:	f001 f978 	bl	8001b20 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000830:	4b08      	ldr	r3, [pc, #32]	@ (8000854 <HAL_I2C_MspInit+0xb4>)
 8000832:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000834:	4a07      	ldr	r2, [pc, #28]	@ (8000854 <HAL_I2C_MspInit+0xb4>)
 8000836:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800083a:	6593      	str	r3, [r2, #88]	@ 0x58
 800083c:	4b05      	ldr	r3, [pc, #20]	@ (8000854 <HAL_I2C_MspInit+0xb4>)
 800083e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000840:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000844:	60fb      	str	r3, [r7, #12]
 8000846:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000848:	bf00      	nop
 800084a:	37b0      	adds	r7, #176	@ 0xb0
 800084c:	46bd      	mov	sp, r7
 800084e:	bd80      	pop	{r7, pc}
 8000850:	40005800 	.word	0x40005800
 8000854:	40021000 	.word	0x40021000
 8000858:	48000400 	.word	0x48000400

0800085c <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b082      	sub	sp, #8
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8000864:	1d39      	adds	r1, r7, #4
 8000866:	f04f 33ff 	mov.w	r3, #4294967295
 800086a:	2201      	movs	r2, #1
 800086c:	4803      	ldr	r0, [pc, #12]	@ (800087c <__io_putchar+0x20>)
 800086e:	f005 f9e9 	bl	8005c44 <HAL_UART_Transmit>

	return ch;
 8000872:	687b      	ldr	r3, [r7, #4]
}
 8000874:	4618      	mov	r0, r3
 8000876:	3708      	adds	r7, #8
 8000878:	46bd      	mov	sp, r7
 800087a:	bd80      	pop	{r7, pc}
 800087c:	2000094c 	.word	0x2000094c

08000880 <fonction>:
		shell_uart_receive_irq_cb();	// C'est la fonction qui donne le sémaphore!
	}
}

int fonction(h_shell_t * h_shell, int argc, char ** argv)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b086      	sub	sp, #24
 8000884:	af00      	add	r7, sp, #0
 8000886:	60f8      	str	r0, [r7, #12]
 8000888:	60b9      	str	r1, [r7, #8]
 800088a:	607a      	str	r2, [r7, #4]
	int size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "Je suis une fonction bidon\r\n");
 800088c:	68fb      	ldr	r3, [r7, #12]
 800088e:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000892:	4a0a      	ldr	r2, [pc, #40]	@ (80008bc <fonction+0x3c>)
 8000894:	2128      	movs	r1, #40	@ 0x28
 8000896:	4618      	mov	r0, r3
 8000898:	f008 f9ee 	bl	8008c78 <sniprintf>
 800089c:	6178      	str	r0, [r7, #20]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 800089e:	68fb      	ldr	r3, [r7, #12]
 80008a0:	f8d3 3358 	ldr.w	r3, [r3, #856]	@ 0x358
 80008a4:	68fa      	ldr	r2, [r7, #12]
 80008a6:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80008aa:	6979      	ldr	r1, [r7, #20]
 80008ac:	b289      	uxth	r1, r1
 80008ae:	4610      	mov	r0, r2
 80008b0:	4798      	blx	r3

	return 0;
 80008b2:	2300      	movs	r3, #0
}
 80008b4:	4618      	mov	r0, r3
 80008b6:	3718      	adds	r7, #24
 80008b8:	46bd      	mov	sp, r7
 80008ba:	bd80      	pop	{r7, pc}
 80008bc:	08009b6c 	.word	0x08009b6c

080008c0 <addition>:

int addition(h_shell_t * h_shell, int argc, char ** argv)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b08a      	sub	sp, #40	@ 0x28
 80008c4:	af02      	add	r7, sp, #8
 80008c6:	60f8      	str	r0, [r7, #12]
 80008c8:	60b9      	str	r1, [r7, #8]
 80008ca:	607a      	str	r2, [r7, #4]
	if (argc == 3)
 80008cc:	68bb      	ldr	r3, [r7, #8]
 80008ce:	2b03      	cmp	r3, #3
 80008d0:	d128      	bne.n	8000924 <addition+0x64>
	{
		int a, b;
		a = atoi(argv[1]);
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	3304      	adds	r3, #4
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	4618      	mov	r0, r3
 80008da:	f008 f825 	bl	8008928 <atoi>
 80008de:	61b8      	str	r0, [r7, #24]
		b = atoi(argv[2]);
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	3308      	adds	r3, #8
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	4618      	mov	r0, r3
 80008e8:	f008 f81e 	bl	8008928 <atoi>
 80008ec:	6178      	str	r0, [r7, #20]
		int size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%d + %d = %d\r\n", a, b, a+b);
 80008ee:	68fb      	ldr	r3, [r7, #12]
 80008f0:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 80008f4:	69ba      	ldr	r2, [r7, #24]
 80008f6:	697b      	ldr	r3, [r7, #20]
 80008f8:	4413      	add	r3, r2
 80008fa:	9301      	str	r3, [sp, #4]
 80008fc:	697b      	ldr	r3, [r7, #20]
 80008fe:	9300      	str	r3, [sp, #0]
 8000900:	69bb      	ldr	r3, [r7, #24]
 8000902:	4a15      	ldr	r2, [pc, #84]	@ (8000958 <addition+0x98>)
 8000904:	2128      	movs	r1, #40	@ 0x28
 8000906:	f008 f9b7 	bl	8008c78 <sniprintf>
 800090a:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 800090c:	68fb      	ldr	r3, [r7, #12]
 800090e:	f8d3 3358 	ldr.w	r3, [r3, #856]	@ 0x358
 8000912:	68fa      	ldr	r2, [r7, #12]
 8000914:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000918:	6939      	ldr	r1, [r7, #16]
 800091a:	b289      	uxth	r1, r1
 800091c:	4610      	mov	r0, r2
 800091e:	4798      	blx	r3

		return 0;
 8000920:	2300      	movs	r3, #0
 8000922:	e014      	b.n	800094e <addition+0x8e>
	}
	else
	{
		int size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "Erreur, pas le bon nombre d'arguments\r\n");
 8000924:	68fb      	ldr	r3, [r7, #12]
 8000926:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 800092a:	4a0c      	ldr	r2, [pc, #48]	@ (800095c <addition+0x9c>)
 800092c:	2128      	movs	r1, #40	@ 0x28
 800092e:	4618      	mov	r0, r3
 8000930:	f008 f9a2 	bl	8008c78 <sniprintf>
 8000934:	61f8      	str	r0, [r7, #28]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8000936:	68fb      	ldr	r3, [r7, #12]
 8000938:	f8d3 3358 	ldr.w	r3, [r3, #856]	@ 0x358
 800093c:	68fa      	ldr	r2, [r7, #12]
 800093e:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000942:	69f9      	ldr	r1, [r7, #28]
 8000944:	b289      	uxth	r1, r1
 8000946:	4610      	mov	r0, r2
 8000948:	4798      	blx	r3
		return -1;
 800094a:	f04f 33ff 	mov.w	r3, #4294967295
	}
}
 800094e:	4618      	mov	r0, r3
 8000950:	3720      	adds	r7, #32
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}
 8000956:	bf00      	nop
 8000958:	08009b8c 	.word	0x08009b8c
 800095c:	08009b9c 	.word	0x08009b9c

08000960 <ledToggle>:



int ledToggle(h_shell_t * h_shell, int argc, char ** argv)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b088      	sub	sp, #32
 8000964:	af00      	add	r7, sp, #0
 8000966:	60f8      	str	r0, [r7, #12]
 8000968:	60b9      	str	r1, [r7, #8]
 800096a:	607a      	str	r2, [r7, #4]
	if (argc == 3)
 800096c:	68bb      	ldr	r3, [r7, #8]
 800096e:	2b03      	cmp	r3, #3
 8000970:	d153      	bne.n	8000a1a <ledToggle+0xba>
	{

		int a = atoi(argv[1]);
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	3304      	adds	r3, #4
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	4618      	mov	r0, r3
 800097a:	f007 ffd5 	bl	8008928 <atoi>
 800097e:	61b8      	str	r0, [r7, #24]
		int b = atoi(argv[2]);
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	3308      	adds	r3, #8
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	4618      	mov	r0, r3
 8000988:	f007 ffce 	bl	8008928 <atoi>
 800098c:	6178      	str	r0, [r7, #20]
		if((a>=0 && a<=7)!=0){
 800098e:	69bb      	ldr	r3, [r7, #24]
 8000990:	2b00      	cmp	r3, #0
 8000992:	db04      	blt.n	800099e <ledToggle+0x3e>
 8000994:	69bb      	ldr	r3, [r7, #24]
 8000996:	2b07      	cmp	r3, #7
 8000998:	dc01      	bgt.n	800099e <ledToggle+0x3e>
 800099a:	2301      	movs	r3, #1
 800099c:	e000      	b.n	80009a0 <ledToggle+0x40>
 800099e:	2300      	movs	r3, #0
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d038      	beq.n	8000a16 <ledToggle+0xb6>
			if(b==0){
 80009a4:	697b      	ldr	r3, [r7, #20]
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d10d      	bne.n	80009c6 <ledToggle+0x66>

				h_shell->drv.led(h_shell->led_num = a,0x12);
 80009aa:	68fb      	ldr	r3, [r7, #12]
 80009ac:	f8d3 3368 	ldr.w	r3, [r3, #872]	@ 0x368
 80009b0:	69ba      	ldr	r2, [r7, #24]
 80009b2:	b2d1      	uxtb	r1, r2
 80009b4:	68fa      	ldr	r2, [r7, #12]
 80009b6:	f882 1354 	strb.w	r1, [r2, #852]	@ 0x354
 80009ba:	68fa      	ldr	r2, [r7, #12]
 80009bc:	f892 2354 	ldrb.w	r2, [r2, #852]	@ 0x354
 80009c0:	2112      	movs	r1, #18
 80009c2:	4610      	mov	r0, r2
 80009c4:	4798      	blx	r3
			}
			if(b==1){
 80009c6:	697b      	ldr	r3, [r7, #20]
 80009c8:	2b01      	cmp	r3, #1
 80009ca:	d10e      	bne.n	80009ea <ledToggle+0x8a>

				h_shell->drv.led(h_shell->led_num = a,0x13);
 80009cc:	68fb      	ldr	r3, [r7, #12]
 80009ce:	f8d3 3368 	ldr.w	r3, [r3, #872]	@ 0x368
 80009d2:	69ba      	ldr	r2, [r7, #24]
 80009d4:	b2d1      	uxtb	r1, r2
 80009d6:	68fa      	ldr	r2, [r7, #12]
 80009d8:	f882 1354 	strb.w	r1, [r2, #852]	@ 0x354
 80009dc:	68fa      	ldr	r2, [r7, #12]
 80009de:	f892 2354 	ldrb.w	r2, [r2, #852]	@ 0x354
 80009e2:	2113      	movs	r1, #19
 80009e4:	4610      	mov	r0, r2
 80009e6:	4798      	blx	r3
 80009e8:	e015      	b.n	8000a16 <ledToggle+0xb6>
			}
			else{
				int size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "Erreur, verifier la led ou le gpio\r\n");
 80009ea:	68fb      	ldr	r3, [r7, #12]
 80009ec:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80009f0:	4a16      	ldr	r2, [pc, #88]	@ (8000a4c <ledToggle+0xec>)
 80009f2:	2128      	movs	r1, #40	@ 0x28
 80009f4:	4618      	mov	r0, r3
 80009f6:	f008 f93f 	bl	8008c78 <sniprintf>
 80009fa:	6138      	str	r0, [r7, #16]
				h_shell->drv.transmit(h_shell->print_buffer, size);
 80009fc:	68fb      	ldr	r3, [r7, #12]
 80009fe:	f8d3 3358 	ldr.w	r3, [r3, #856]	@ 0x358
 8000a02:	68fa      	ldr	r2, [r7, #12]
 8000a04:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000a08:	6939      	ldr	r1, [r7, #16]
 8000a0a:	b289      	uxth	r1, r1
 8000a0c:	4610      	mov	r0, r2
 8000a0e:	4798      	blx	r3
				return -2;
 8000a10:	f06f 0301 	mvn.w	r3, #1
 8000a14:	e016      	b.n	8000a44 <ledToggle+0xe4>
			}
		}

		return 0;
 8000a16:	2300      	movs	r3, #0
 8000a18:	e014      	b.n	8000a44 <ledToggle+0xe4>
	}
	else
	{
		int size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "Erreur, pas le bon nombre d'arguments\r\n");
 8000a1a:	68fb      	ldr	r3, [r7, #12]
 8000a1c:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000a20:	4a0b      	ldr	r2, [pc, #44]	@ (8000a50 <ledToggle+0xf0>)
 8000a22:	2128      	movs	r1, #40	@ 0x28
 8000a24:	4618      	mov	r0, r3
 8000a26:	f008 f927 	bl	8008c78 <sniprintf>
 8000a2a:	61f8      	str	r0, [r7, #28]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8000a2c:	68fb      	ldr	r3, [r7, #12]
 8000a2e:	f8d3 3358 	ldr.w	r3, [r3, #856]	@ 0x358
 8000a32:	68fa      	ldr	r2, [r7, #12]
 8000a34:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000a38:	69f9      	ldr	r1, [r7, #28]
 8000a3a:	b289      	uxth	r1, r1
 8000a3c:	4610      	mov	r0, r2
 8000a3e:	4798      	blx	r3
		return -1;
 8000a40:	f04f 33ff 	mov.w	r3, #4294967295
	}
}
 8000a44:	4618      	mov	r0, r3
 8000a46:	3720      	adds	r7, #32
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bd80      	pop	{r7, pc}
 8000a4c:	08009bc4 	.word	0x08009bc4
 8000a50:	08009b9c 	.word	0x08009b9c

08000a54 <task_shell>:
	return 0;
}


void task_shell(void * unused)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b082      	sub	sp, #8
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
	shell_init(&h_shell);
 8000a5c:	480d      	ldr	r0, [pc, #52]	@ (8000a94 <task_shell+0x40>)
 8000a5e:	f007 fdeb 	bl	8008638 <shell_init>
	shell_add(&h_shell, 'f', fonction, "Une fonction inutile");
 8000a62:	4b0d      	ldr	r3, [pc, #52]	@ (8000a98 <task_shell+0x44>)
 8000a64:	4a0d      	ldr	r2, [pc, #52]	@ (8000a9c <task_shell+0x48>)
 8000a66:	2166      	movs	r1, #102	@ 0x66
 8000a68:	480a      	ldr	r0, [pc, #40]	@ (8000a94 <task_shell+0x40>)
 8000a6a:	f007 fe27 	bl	80086bc <shell_add>
	shell_add(&h_shell, 'a', addition, "Effectue une somme");
 8000a6e:	4b0c      	ldr	r3, [pc, #48]	@ (8000aa0 <task_shell+0x4c>)
 8000a70:	4a0c      	ldr	r2, [pc, #48]	@ (8000aa4 <task_shell+0x50>)
 8000a72:	2161      	movs	r1, #97	@ 0x61
 8000a74:	4807      	ldr	r0, [pc, #28]	@ (8000a94 <task_shell+0x40>)
 8000a76:	f007 fe21 	bl	80086bc <shell_add>
	shell_add(&h_shell, 'b', ledToggle, "Allumer une led");
 8000a7a:	4b0b      	ldr	r3, [pc, #44]	@ (8000aa8 <task_shell+0x54>)
 8000a7c:	4a0b      	ldr	r2, [pc, #44]	@ (8000aac <task_shell+0x58>)
 8000a7e:	2162      	movs	r1, #98	@ 0x62
 8000a80:	4804      	ldr	r0, [pc, #16]	@ (8000a94 <task_shell+0x40>)
 8000a82:	f007 fe1b 	bl	80086bc <shell_add>
	//shell_add(&h_shell, 'c',startChenillard, "Lancer chenillard");
	//shell_add(&h_shell, 'd',stopChenillard, "Arreter chenillard");
	shell_run(&h_shell);	// boucle infinie
 8000a86:	4803      	ldr	r0, [pc, #12]	@ (8000a94 <task_shell+0x40>)
 8000a88:	f007 fec4 	bl	8008814 <shell_run>
}
 8000a8c:	bf00      	nop
 8000a8e:	3708      	adds	r7, #8
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bd80      	pop	{r7, pc}
 8000a94:	20000390 	.word	0x20000390
 8000a98:	08009bfc 	.word	0x08009bfc
 8000a9c:	08000881 	.word	0x08000881
 8000aa0:	08009c14 	.word	0x08009c14
 8000aa4:	080008c1 	.word	0x080008c1
 8000aa8:	08009c28 	.word	0x08009c28
 8000aac:	08000961 	.word	0x08000961

08000ab0 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b082      	sub	sp, #8
 8000ab4:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000ab6:	f000 fd2b 	bl	8001510 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000aba:	f000 f855 	bl	8000b68 <SystemClock_Config>

	/* Configure the peripherals common clocks */
	PeriphCommonClock_Config();
 8000abe:	f000 f8a4 	bl	8000c0a <PeriphCommonClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000ac2:	f7ff fdb1 	bl	8000628 <MX_GPIO_Init>
	MX_DMA_Init();
 8000ac6:	f7ff fd4b 	bl	8000560 <MX_DMA_Init>
	MX_USART2_UART_Init();
 8000aca:	f000 fc63 	bl	8001394 <MX_USART2_UART_Init>
	MX_SPI3_Init();
 8000ace:	f000 fa23 	bl	8000f18 <MX_SPI3_Init>
	MX_I2C2_Init();
 8000ad2:	f7ff fe25 	bl	8000720 <MX_I2C2_Init>
	MX_SAI2_Init();
 8000ad6:	f000 f8db 	bl	8000c90 <MX_SAI2_Init>
	/* USER CODE BEGIN 2 */

	__HAL_SAI_ENABLE(&hsai_BlockA2);
 8000ada:	4b19      	ldr	r3, [pc, #100]	@ (8000b40 <main+0x90>)
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	681a      	ldr	r2, [r3, #0]
 8000ae0:	4b17      	ldr	r3, [pc, #92]	@ (8000b40 <main+0x90>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000ae8:	601a      	str	r2, [r3, #0]

	h_shell.drv.receive = drv_uart2_receive;
 8000aea:	4b16      	ldr	r3, [pc, #88]	@ (8000b44 <main+0x94>)
 8000aec:	4a16      	ldr	r2, [pc, #88]	@ (8000b48 <main+0x98>)
 8000aee:	f8c3 235c 	str.w	r2, [r3, #860]	@ 0x35c
	h_shell.drv.transmit = drv_uart2_transmit;
 8000af2:	4b14      	ldr	r3, [pc, #80]	@ (8000b44 <main+0x94>)
 8000af4:	4a15      	ldr	r2, [pc, #84]	@ (8000b4c <main+0x9c>)
 8000af6:	f8c3 2358 	str.w	r2, [r3, #856]	@ 0x358
	h_shell.drv.init = MCP23S17_Init;
 8000afa:	4b12      	ldr	r3, [pc, #72]	@ (8000b44 <main+0x94>)
 8000afc:	4a14      	ldr	r2, [pc, #80]	@ (8000b50 <main+0xa0>)
 8000afe:	f8c3 2364 	str.w	r2, [r3, #868]	@ 0x364
	h_shell.drv.led = drv_led;
 8000b02:	4b10      	ldr	r3, [pc, #64]	@ (8000b44 <main+0x94>)
 8000b04:	4a13      	ldr	r2, [pc, #76]	@ (8000b54 <main+0xa4>)
 8000b06:	f8c3 2368 	str.w	r2, [r3, #872]	@ 0x368


	if (xTaskCreate(task_shell, "Shell", TASK_SHELL_STACK_DEPTH, NULL, TASK_SHELL_PRIORITY, &h_task_shell) != pdPASS)
 8000b0a:	4b13      	ldr	r3, [pc, #76]	@ (8000b58 <main+0xa8>)
 8000b0c:	9301      	str	r3, [sp, #4]
 8000b0e:	2301      	movs	r3, #1
 8000b10:	9300      	str	r3, [sp, #0]
 8000b12:	2300      	movs	r3, #0
 8000b14:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000b18:	4910      	ldr	r1, [pc, #64]	@ (8000b5c <main+0xac>)
 8000b1a:	4811      	ldr	r0, [pc, #68]	@ (8000b60 <main+0xb0>)
 8000b1c:	f006 fbba 	bl	8007294 <xTaskCreate>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b01      	cmp	r3, #1
 8000b24:	d004      	beq.n	8000b30 <main+0x80>
	{
		printf("Error creating task shell\r\n");
 8000b26:	480f      	ldr	r0, [pc, #60]	@ (8000b64 <main+0xb4>)
 8000b28:	f008 f89e 	bl	8008c68 <puts>
		Error_Handler();
 8000b2c:	f000 f8aa 	bl	8000c84 <Error_Handler>
	}

	vTaskStartScheduler();
 8000b30:	f006 fd36 	bl	80075a0 <vTaskStartScheduler>
	/* USER CODE END 2 */

	/* Call init function for freertos objects (in cmsis_os2.c) */
	MX_FREERTOS_Init();
 8000b34:	f7ff fd54 	bl	80005e0 <MX_FREERTOS_Init>

	/* Start scheduler */
	osKernelStart();
 8000b38:	f006 fa31 	bl	8006f9e <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 8000b3c:	bf00      	nop
 8000b3e:	e7fd      	b.n	8000b3c <main+0x8c>
 8000b40:	200006fc 	.word	0x200006fc
 8000b44:	20000390 	.word	0x20000390
 8000b48:	08008569 	.word	0x08008569
 8000b4c:	08008591 	.word	0x08008591
 8000b50:	08008485 	.word	0x08008485
 8000b54:	08008519 	.word	0x08008519
 8000b58:	2000038c 	.word	0x2000038c
 8000b5c:	08009c38 	.word	0x08009c38
 8000b60:	08000a55 	.word	0x08000a55
 8000b64:	08009c40 	.word	0x08009c40

08000b68 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b096      	sub	sp, #88	@ 0x58
 8000b6c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b6e:	f107 0314 	add.w	r3, r7, #20
 8000b72:	2244      	movs	r2, #68	@ 0x44
 8000b74:	2100      	movs	r1, #0
 8000b76:	4618      	mov	r0, r3
 8000b78:	f008 f98a 	bl	8008e90 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b7c:	463b      	mov	r3, r7
 8000b7e:	2200      	movs	r2, #0
 8000b80:	601a      	str	r2, [r3, #0]
 8000b82:	605a      	str	r2, [r3, #4]
 8000b84:	609a      	str	r2, [r3, #8]
 8000b86:	60da      	str	r2, [r3, #12]
 8000b88:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000b8a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000b8e:	f001 fac9 	bl	8002124 <HAL_PWREx_ControlVoltageScaling>
 8000b92:	4603      	mov	r3, r0
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d001      	beq.n	8000b9c <SystemClock_Config+0x34>
	{
		Error_Handler();
 8000b98:	f000 f874 	bl	8000c84 <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b9c:	2302      	movs	r3, #2
 8000b9e:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ba0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ba4:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ba6:	2310      	movs	r3, #16
 8000ba8:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000baa:	2302      	movs	r3, #2
 8000bac:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000bae:	2302      	movs	r3, #2
 8000bb0:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 8000bb2:	2301      	movs	r3, #1
 8000bb4:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLN = 10;
 8000bb6:	230a      	movs	r3, #10
 8000bb8:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000bba:	2307      	movs	r3, #7
 8000bbc:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000bbe:	2302      	movs	r3, #2
 8000bc0:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000bc2:	2302      	movs	r3, #2
 8000bc4:	657b      	str	r3, [r7, #84]	@ 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bc6:	f107 0314 	add.w	r3, r7, #20
 8000bca:	4618      	mov	r0, r3
 8000bcc:	f001 fb00 	bl	80021d0 <HAL_RCC_OscConfig>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d001      	beq.n	8000bda <SystemClock_Config+0x72>
	{
		Error_Handler();
 8000bd6:	f000 f855 	bl	8000c84 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bda:	230f      	movs	r3, #15
 8000bdc:	603b      	str	r3, [r7, #0]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bde:	2303      	movs	r3, #3
 8000be0:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000be2:	2300      	movs	r3, #0
 8000be4:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000be6:	2300      	movs	r3, #0
 8000be8:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000bea:	2300      	movs	r3, #0
 8000bec:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000bee:	463b      	mov	r3, r7
 8000bf0:	2104      	movs	r1, #4
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	f001 fec8 	bl	8002988 <HAL_RCC_ClockConfig>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d001      	beq.n	8000c02 <SystemClock_Config+0x9a>
	{
		Error_Handler();
 8000bfe:	f000 f841 	bl	8000c84 <Error_Handler>
	}
}
 8000c02:	bf00      	nop
 8000c04:	3758      	adds	r7, #88	@ 0x58
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bd80      	pop	{r7, pc}

08000c0a <PeriphCommonClock_Config>:
/**
 * @brief Peripherals Common Clock Configuration
 * @retval None
 */
void PeriphCommonClock_Config(void)
{
 8000c0a:	b580      	push	{r7, lr}
 8000c0c:	b0a2      	sub	sp, #136	@ 0x88
 8000c0e:	af00      	add	r7, sp, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c10:	463b      	mov	r3, r7
 8000c12:	2288      	movs	r2, #136	@ 0x88
 8000c14:	2100      	movs	r1, #0
 8000c16:	4618      	mov	r0, r3
 8000c18:	f008 f93a 	bl	8008e90 <memset>

	/** Initializes the peripherals clock
	 */
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8000c1c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c20:	603b      	str	r3, [r7, #0]
	PeriphClkInit.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI1;
 8000c22:	2300      	movs	r3, #0
 8000c24:	66bb      	str	r3, [r7, #104]	@ 0x68
	PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8000c26:	2302      	movs	r3, #2
 8000c28:	607b      	str	r3, [r7, #4]
	PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000c2a:	2301      	movs	r3, #1
 8000c2c:	60bb      	str	r3, [r7, #8]
	PeriphClkInit.PLLSAI1.PLLSAI1N = 13;
 8000c2e:	230d      	movs	r3, #13
 8000c30:	60fb      	str	r3, [r7, #12]
	PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV17;
 8000c32:	2311      	movs	r3, #17
 8000c34:	613b      	str	r3, [r7, #16]
	PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000c36:	2302      	movs	r3, #2
 8000c38:	617b      	str	r3, [r7, #20]
	PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000c3a:	2302      	movs	r3, #2
 8000c3c:	61bb      	str	r3, [r7, #24]
	PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 8000c3e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000c42:	61fb      	str	r3, [r7, #28]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c44:	463b      	mov	r3, r7
 8000c46:	4618      	mov	r0, r3
 8000c48:	f002 f8f4 	bl	8002e34 <HAL_RCCEx_PeriphCLKConfig>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d001      	beq.n	8000c56 <PeriphCommonClock_Config+0x4c>
	{
		Error_Handler();
 8000c52:	f000 f817 	bl	8000c84 <Error_Handler>
	}
}
 8000c56:	bf00      	nop
 8000c58:	3788      	adds	r7, #136	@ 0x88
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}
	...

08000c60 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b082      	sub	sp, #8
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM1) {
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4a04      	ldr	r2, [pc, #16]	@ (8000c80 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000c6e:	4293      	cmp	r3, r2
 8000c70:	d101      	bne.n	8000c76 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8000c72:	f000 fc6d 	bl	8001550 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8000c76:	bf00      	nop
 8000c78:	3708      	adds	r7, #8
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	bf00      	nop
 8000c80:	40012c00 	.word	0x40012c00

08000c84 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c88:	b672      	cpsid	i
}
 8000c8a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000c8c:	bf00      	nop
 8000c8e:	e7fd      	b.n	8000c8c <Error_Handler+0x8>

08000c90 <MX_SAI2_Init>:
DMA_HandleTypeDef hdma_sai2_a;
DMA_HandleTypeDef hdma_sai2_b;

/* SAI2 init function */
void MX_SAI2_Init(void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */

  hsai_BlockA2.Instance = SAI2_Block_A;
 8000c94:	4b2a      	ldr	r3, [pc, #168]	@ (8000d40 <MX_SAI2_Init+0xb0>)
 8000c96:	4a2b      	ldr	r2, [pc, #172]	@ (8000d44 <MX_SAI2_Init+0xb4>)
 8000c98:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8000c9a:	4b29      	ldr	r3, [pc, #164]	@ (8000d40 <MX_SAI2_Init+0xb0>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8000ca0:	4b27      	ldr	r3, [pc, #156]	@ (8000d40 <MX_SAI2_Init+0xb0>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000ca6:	4b26      	ldr	r3, [pc, #152]	@ (8000d40 <MX_SAI2_Init+0xb0>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000cac:	4b24      	ldr	r3, [pc, #144]	@ (8000d40 <MX_SAI2_Init+0xb0>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000cb2:	4b23      	ldr	r3, [pc, #140]	@ (8000d40 <MX_SAI2_Init+0xb0>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 8000cb8:	4b21      	ldr	r3, [pc, #132]	@ (8000d40 <MX_SAI2_Init+0xb0>)
 8000cba:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8000cbe:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000cc0:	4b1f      	ldr	r3, [pc, #124]	@ (8000d40 <MX_SAI2_Init+0xb0>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000cc6:	4b1e      	ldr	r3, [pc, #120]	@ (8000d40 <MX_SAI2_Init+0xb0>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000ccc:	4b1c      	ldr	r3, [pc, #112]	@ (8000d40 <MX_SAI2_Init+0xb0>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000cd2:	4b1b      	ldr	r3, [pc, #108]	@ (8000d40 <MX_SAI2_Init+0xb0>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000cd8:	2302      	movs	r3, #2
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2100      	movs	r1, #0
 8000cde:	4818      	ldr	r0, [pc, #96]	@ (8000d40 <MX_SAI2_Init+0xb0>)
 8000ce0:	f003 fbc2 	bl	8004468 <HAL_SAI_InitProtocol>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d001      	beq.n	8000cee <MX_SAI2_Init+0x5e>
  {
    Error_Handler();
 8000cea:	f7ff ffcb 	bl	8000c84 <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 8000cee:	4b16      	ldr	r3, [pc, #88]	@ (8000d48 <MX_SAI2_Init+0xb8>)
 8000cf0:	4a16      	ldr	r2, [pc, #88]	@ (8000d4c <MX_SAI2_Init+0xbc>)
 8000cf2:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 8000cf4:	4b14      	ldr	r3, [pc, #80]	@ (8000d48 <MX_SAI2_Init+0xb8>)
 8000cf6:	2203      	movs	r2, #3
 8000cf8:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 8000cfa:	4b13      	ldr	r3, [pc, #76]	@ (8000d48 <MX_SAI2_Init+0xb8>)
 8000cfc:	2201      	movs	r2, #1
 8000cfe:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000d00:	4b11      	ldr	r3, [pc, #68]	@ (8000d48 <MX_SAI2_Init+0xb8>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000d06:	4b10      	ldr	r3, [pc, #64]	@ (8000d48 <MX_SAI2_Init+0xb8>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000d0c:	4b0e      	ldr	r3, [pc, #56]	@ (8000d48 <MX_SAI2_Init+0xb8>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000d12:	4b0d      	ldr	r3, [pc, #52]	@ (8000d48 <MX_SAI2_Init+0xb8>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000d18:	4b0b      	ldr	r3, [pc, #44]	@ (8000d48 <MX_SAI2_Init+0xb8>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000d1e:	4b0a      	ldr	r3, [pc, #40]	@ (8000d48 <MX_SAI2_Init+0xb8>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockB2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000d24:	2302      	movs	r3, #2
 8000d26:	2200      	movs	r2, #0
 8000d28:	2100      	movs	r1, #0
 8000d2a:	4807      	ldr	r0, [pc, #28]	@ (8000d48 <MX_SAI2_Init+0xb8>)
 8000d2c:	f003 fb9c 	bl	8004468 <HAL_SAI_InitProtocol>
 8000d30:	4603      	mov	r3, r0
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d001      	beq.n	8000d3a <MX_SAI2_Init+0xaa>
  {
    Error_Handler();
 8000d36:	f7ff ffa5 	bl	8000c84 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8000d3a:	bf00      	nop
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	bf00      	nop
 8000d40:	200006fc 	.word	0x200006fc
 8000d44:	40015804 	.word	0x40015804
 8000d48:	20000780 	.word	0x20000780
 8000d4c:	40015824 	.word	0x40015824

08000d50 <HAL_SAI_MspInit>:
static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b08a      	sub	sp, #40	@ 0x28
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(saiHandle->Instance==SAI2_Block_A)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	4a64      	ldr	r2, [pc, #400]	@ (8000ef0 <HAL_SAI_MspInit+0x1a0>)
 8000d5e:	4293      	cmp	r3, r2
 8000d60:	d15e      	bne.n	8000e20 <HAL_SAI_MspInit+0xd0>
    {
    /* SAI2 clock enable */
    if (SAI2_client == 0)
 8000d62:	4b64      	ldr	r3, [pc, #400]	@ (8000ef4 <HAL_SAI_MspInit+0x1a4>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d113      	bne.n	8000d92 <HAL_SAI_MspInit+0x42>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8000d6a:	4b63      	ldr	r3, [pc, #396]	@ (8000ef8 <HAL_SAI_MspInit+0x1a8>)
 8000d6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d6e:	4a62      	ldr	r2, [pc, #392]	@ (8000ef8 <HAL_SAI_MspInit+0x1a8>)
 8000d70:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000d74:	6613      	str	r3, [r2, #96]	@ 0x60
 8000d76:	4b60      	ldr	r3, [pc, #384]	@ (8000ef8 <HAL_SAI_MspInit+0x1a8>)
 8000d78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d7a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000d7e:	613b      	str	r3, [r7, #16]
 8000d80:	693b      	ldr	r3, [r7, #16]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI2_IRQn, 5, 0);
 8000d82:	2200      	movs	r2, #0
 8000d84:	2105      	movs	r1, #5
 8000d86:	204b      	movs	r0, #75	@ 0x4b
 8000d88:	f000 fcba 	bl	8001700 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI2_IRQn);
 8000d8c:	204b      	movs	r0, #75	@ 0x4b
 8000d8e:	f000 fcd3 	bl	8001738 <HAL_NVIC_EnableIRQ>
    }
    SAI2_client ++;
 8000d92:	4b58      	ldr	r3, [pc, #352]	@ (8000ef4 <HAL_SAI_MspInit+0x1a4>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	3301      	adds	r3, #1
 8000d98:	4a56      	ldr	r2, [pc, #344]	@ (8000ef4 <HAL_SAI_MspInit+0x1a4>)
 8000d9a:	6013      	str	r3, [r2, #0]
    PB12     ------> SAI2_FS_A
    PB13     ------> SAI2_SCK_A
    PB14     ------> SAI2_MCLK_A
    PB15     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000d9c:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8000da0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000da2:	2302      	movs	r3, #2
 8000da4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da6:	2300      	movs	r3, #0
 8000da8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000daa:	2300      	movs	r3, #0
 8000dac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8000dae:	230d      	movs	r3, #13
 8000db0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000db2:	f107 0314 	add.w	r3, r7, #20
 8000db6:	4619      	mov	r1, r3
 8000db8:	4850      	ldr	r0, [pc, #320]	@ (8000efc <HAL_SAI_MspInit+0x1ac>)
 8000dba:	f000 feb1 	bl	8001b20 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_a.Instance = DMA1_Channel6;
 8000dbe:	4b50      	ldr	r3, [pc, #320]	@ (8000f00 <HAL_SAI_MspInit+0x1b0>)
 8000dc0:	4a50      	ldr	r2, [pc, #320]	@ (8000f04 <HAL_SAI_MspInit+0x1b4>)
 8000dc2:	601a      	str	r2, [r3, #0]
    hdma_sai2_a.Init.Request = DMA_REQUEST_1;
 8000dc4:	4b4e      	ldr	r3, [pc, #312]	@ (8000f00 <HAL_SAI_MspInit+0x1b0>)
 8000dc6:	2201      	movs	r2, #1
 8000dc8:	605a      	str	r2, [r3, #4]
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000dca:	4b4d      	ldr	r3, [pc, #308]	@ (8000f00 <HAL_SAI_MspInit+0x1b0>)
 8000dcc:	2210      	movs	r2, #16
 8000dce:	609a      	str	r2, [r3, #8]
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8000dd0:	4b4b      	ldr	r3, [pc, #300]	@ (8000f00 <HAL_SAI_MspInit+0x1b0>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	60da      	str	r2, [r3, #12]
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
 8000dd6:	4b4a      	ldr	r3, [pc, #296]	@ (8000f00 <HAL_SAI_MspInit+0x1b0>)
 8000dd8:	2280      	movs	r2, #128	@ 0x80
 8000dda:	611a      	str	r2, [r3, #16]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000ddc:	4b48      	ldr	r3, [pc, #288]	@ (8000f00 <HAL_SAI_MspInit+0x1b0>)
 8000dde:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000de2:	615a      	str	r2, [r3, #20]
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000de4:	4b46      	ldr	r3, [pc, #280]	@ (8000f00 <HAL_SAI_MspInit+0x1b0>)
 8000de6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000dea:	619a      	str	r2, [r3, #24]
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 8000dec:	4b44      	ldr	r3, [pc, #272]	@ (8000f00 <HAL_SAI_MspInit+0x1b0>)
 8000dee:	2220      	movs	r2, #32
 8000df0:	61da      	str	r2, [r3, #28]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_LOW;
 8000df2:	4b43      	ldr	r3, [pc, #268]	@ (8000f00 <HAL_SAI_MspInit+0x1b0>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 8000df8:	4841      	ldr	r0, [pc, #260]	@ (8000f00 <HAL_SAI_MspInit+0x1b0>)
 8000dfa:	f000 fcab 	bl	8001754 <HAL_DMA_Init>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d001      	beq.n	8000e08 <HAL_SAI_MspInit+0xb8>
    {
      Error_Handler();
 8000e04:	f7ff ff3e 	bl	8000c84 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_a);
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	4a3d      	ldr	r2, [pc, #244]	@ (8000f00 <HAL_SAI_MspInit+0x1b0>)
 8000e0c:	671a      	str	r2, [r3, #112]	@ 0x70
 8000e0e:	4a3c      	ldr	r2, [pc, #240]	@ (8000f00 <HAL_SAI_MspInit+0x1b0>)
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_a);
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	4a3a      	ldr	r2, [pc, #232]	@ (8000f00 <HAL_SAI_MspInit+0x1b0>)
 8000e18:	66da      	str	r2, [r3, #108]	@ 0x6c
 8000e1a:	4a39      	ldr	r2, [pc, #228]	@ (8000f00 <HAL_SAI_MspInit+0x1b0>)
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if(saiHandle->Instance==SAI2_Block_B)
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	4a38      	ldr	r2, [pc, #224]	@ (8000f08 <HAL_SAI_MspInit+0x1b8>)
 8000e26:	4293      	cmp	r3, r2
 8000e28:	d15e      	bne.n	8000ee8 <HAL_SAI_MspInit+0x198>
    {
      /* SAI2 clock enable */
      if (SAI2_client == 0)
 8000e2a:	4b32      	ldr	r3, [pc, #200]	@ (8000ef4 <HAL_SAI_MspInit+0x1a4>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d113      	bne.n	8000e5a <HAL_SAI_MspInit+0x10a>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8000e32:	4b31      	ldr	r3, [pc, #196]	@ (8000ef8 <HAL_SAI_MspInit+0x1a8>)
 8000e34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e36:	4a30      	ldr	r2, [pc, #192]	@ (8000ef8 <HAL_SAI_MspInit+0x1a8>)
 8000e38:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000e3c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000e3e:	4b2e      	ldr	r3, [pc, #184]	@ (8000ef8 <HAL_SAI_MspInit+0x1a8>)
 8000e40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000e46:	60fb      	str	r3, [r7, #12]
 8000e48:	68fb      	ldr	r3, [r7, #12]

      /* Peripheral interrupt init*/
      HAL_NVIC_SetPriority(SAI2_IRQn, 5, 0);
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	2105      	movs	r1, #5
 8000e4e:	204b      	movs	r0, #75	@ 0x4b
 8000e50:	f000 fc56 	bl	8001700 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(SAI2_IRQn);
 8000e54:	204b      	movs	r0, #75	@ 0x4b
 8000e56:	f000 fc6f 	bl	8001738 <HAL_NVIC_EnableIRQ>
      }
    SAI2_client ++;
 8000e5a:	4b26      	ldr	r3, [pc, #152]	@ (8000ef4 <HAL_SAI_MspInit+0x1a4>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	3301      	adds	r3, #1
 8000e60:	4a24      	ldr	r2, [pc, #144]	@ (8000ef4 <HAL_SAI_MspInit+0x1a4>)
 8000e62:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PC12     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000e64:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e6a:	2302      	movs	r3, #2
 8000e6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e72:	2300      	movs	r3, #0
 8000e74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8000e76:	230d      	movs	r3, #13
 8000e78:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e7a:	f107 0314 	add.w	r3, r7, #20
 8000e7e:	4619      	mov	r1, r3
 8000e80:	4822      	ldr	r0, [pc, #136]	@ (8000f0c <HAL_SAI_MspInit+0x1bc>)
 8000e82:	f000 fe4d 	bl	8001b20 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_b.Instance = DMA1_Channel7;
 8000e86:	4b22      	ldr	r3, [pc, #136]	@ (8000f10 <HAL_SAI_MspInit+0x1c0>)
 8000e88:	4a22      	ldr	r2, [pc, #136]	@ (8000f14 <HAL_SAI_MspInit+0x1c4>)
 8000e8a:	601a      	str	r2, [r3, #0]
    hdma_sai2_b.Init.Request = DMA_REQUEST_1;
 8000e8c:	4b20      	ldr	r3, [pc, #128]	@ (8000f10 <HAL_SAI_MspInit+0x1c0>)
 8000e8e:	2201      	movs	r2, #1
 8000e90:	605a      	str	r2, [r3, #4]
    hdma_sai2_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e92:	4b1f      	ldr	r3, [pc, #124]	@ (8000f10 <HAL_SAI_MspInit+0x1c0>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	609a      	str	r2, [r3, #8]
    hdma_sai2_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e98:	4b1d      	ldr	r3, [pc, #116]	@ (8000f10 <HAL_SAI_MspInit+0x1c0>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	60da      	str	r2, [r3, #12]
    hdma_sai2_b.Init.MemInc = DMA_MINC_ENABLE;
 8000e9e:	4b1c      	ldr	r3, [pc, #112]	@ (8000f10 <HAL_SAI_MspInit+0x1c0>)
 8000ea0:	2280      	movs	r2, #128	@ 0x80
 8000ea2:	611a      	str	r2, [r3, #16]
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000ea4:	4b1a      	ldr	r3, [pc, #104]	@ (8000f10 <HAL_SAI_MspInit+0x1c0>)
 8000ea6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000eaa:	615a      	str	r2, [r3, #20]
    hdma_sai2_b.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000eac:	4b18      	ldr	r3, [pc, #96]	@ (8000f10 <HAL_SAI_MspInit+0x1c0>)
 8000eae:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000eb2:	619a      	str	r2, [r3, #24]
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 8000eb4:	4b16      	ldr	r3, [pc, #88]	@ (8000f10 <HAL_SAI_MspInit+0x1c0>)
 8000eb6:	2220      	movs	r2, #32
 8000eb8:	61da      	str	r2, [r3, #28]
    hdma_sai2_b.Init.Priority = DMA_PRIORITY_LOW;
 8000eba:	4b15      	ldr	r3, [pc, #84]	@ (8000f10 <HAL_SAI_MspInit+0x1c0>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_b) != HAL_OK)
 8000ec0:	4813      	ldr	r0, [pc, #76]	@ (8000f10 <HAL_SAI_MspInit+0x1c0>)
 8000ec2:	f000 fc47 	bl	8001754 <HAL_DMA_Init>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d001      	beq.n	8000ed0 <HAL_SAI_MspInit+0x180>
    {
      Error_Handler();
 8000ecc:	f7ff feda 	bl	8000c84 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_b);
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	4a0f      	ldr	r2, [pc, #60]	@ (8000f10 <HAL_SAI_MspInit+0x1c0>)
 8000ed4:	671a      	str	r2, [r3, #112]	@ 0x70
 8000ed6:	4a0e      	ldr	r2, [pc, #56]	@ (8000f10 <HAL_SAI_MspInit+0x1c0>)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_b);
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	4a0c      	ldr	r2, [pc, #48]	@ (8000f10 <HAL_SAI_MspInit+0x1c0>)
 8000ee0:	66da      	str	r2, [r3, #108]	@ 0x6c
 8000ee2:	4a0b      	ldr	r2, [pc, #44]	@ (8000f10 <HAL_SAI_MspInit+0x1c0>)
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	6293      	str	r3, [r2, #40]	@ 0x28
    }
}
 8000ee8:	bf00      	nop
 8000eea:	3728      	adds	r7, #40	@ 0x28
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bd80      	pop	{r7, pc}
 8000ef0:	40015804 	.word	0x40015804
 8000ef4:	20000894 	.word	0x20000894
 8000ef8:	40021000 	.word	0x40021000
 8000efc:	48000400 	.word	0x48000400
 8000f00:	20000804 	.word	0x20000804
 8000f04:	4002006c 	.word	0x4002006c
 8000f08:	40015824 	.word	0x40015824
 8000f0c:	48000800 	.word	0x48000800
 8000f10:	2000084c 	.word	0x2000084c
 8000f14:	40020080 	.word	0x40020080

08000f18 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8000f1c:	4b1b      	ldr	r3, [pc, #108]	@ (8000f8c <MX_SPI3_Init+0x74>)
 8000f1e:	4a1c      	ldr	r2, [pc, #112]	@ (8000f90 <MX_SPI3_Init+0x78>)
 8000f20:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000f22:	4b1a      	ldr	r3, [pc, #104]	@ (8000f8c <MX_SPI3_Init+0x74>)
 8000f24:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000f28:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000f2a:	4b18      	ldr	r3, [pc, #96]	@ (8000f8c <MX_SPI3_Init+0x74>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f30:	4b16      	ldr	r3, [pc, #88]	@ (8000f8c <MX_SPI3_Init+0x74>)
 8000f32:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000f36:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f38:	4b14      	ldr	r3, [pc, #80]	@ (8000f8c <MX_SPI3_Init+0x74>)
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f3e:	4b13      	ldr	r3, [pc, #76]	@ (8000f8c <MX_SPI3_Init+0x74>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000f44:	4b11      	ldr	r3, [pc, #68]	@ (8000f8c <MX_SPI3_Init+0x74>)
 8000f46:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f4a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000f4c:	4b0f      	ldr	r3, [pc, #60]	@ (8000f8c <MX_SPI3_Init+0x74>)
 8000f4e:	2210      	movs	r2, #16
 8000f50:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f52:	4b0e      	ldr	r3, [pc, #56]	@ (8000f8c <MX_SPI3_Init+0x74>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f58:	4b0c      	ldr	r3, [pc, #48]	@ (8000f8c <MX_SPI3_Init+0x74>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f5e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f8c <MX_SPI3_Init+0x74>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000f64:	4b09      	ldr	r3, [pc, #36]	@ (8000f8c <MX_SPI3_Init+0x74>)
 8000f66:	2207      	movs	r2, #7
 8000f68:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000f6a:	4b08      	ldr	r3, [pc, #32]	@ (8000f8c <MX_SPI3_Init+0x74>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000f70:	4b06      	ldr	r3, [pc, #24]	@ (8000f8c <MX_SPI3_Init+0x74>)
 8000f72:	2208      	movs	r2, #8
 8000f74:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000f76:	4805      	ldr	r0, [pc, #20]	@ (8000f8c <MX_SPI3_Init+0x74>)
 8000f78:	f003 ffd3 	bl	8004f22 <HAL_SPI_Init>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d001      	beq.n	8000f86 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000f82:	f7ff fe7f 	bl	8000c84 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000f86:	bf00      	nop
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	20000898 	.word	0x20000898
 8000f90:	40003c00 	.word	0x40003c00

08000f94 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b08a      	sub	sp, #40	@ 0x28
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f9c:	f107 0314 	add.w	r3, r7, #20
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	601a      	str	r2, [r3, #0]
 8000fa4:	605a      	str	r2, [r3, #4]
 8000fa6:	609a      	str	r2, [r3, #8]
 8000fa8:	60da      	str	r2, [r3, #12]
 8000faa:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	4a25      	ldr	r2, [pc, #148]	@ (8001048 <HAL_SPI_MspInit+0xb4>)
 8000fb2:	4293      	cmp	r3, r2
 8000fb4:	d144      	bne.n	8001040 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000fb6:	4b25      	ldr	r3, [pc, #148]	@ (800104c <HAL_SPI_MspInit+0xb8>)
 8000fb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fba:	4a24      	ldr	r2, [pc, #144]	@ (800104c <HAL_SPI_MspInit+0xb8>)
 8000fbc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000fc0:	6593      	str	r3, [r2, #88]	@ 0x58
 8000fc2:	4b22      	ldr	r3, [pc, #136]	@ (800104c <HAL_SPI_MspInit+0xb8>)
 8000fc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fc6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000fca:	613b      	str	r3, [r7, #16]
 8000fcc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fce:	4b1f      	ldr	r3, [pc, #124]	@ (800104c <HAL_SPI_MspInit+0xb8>)
 8000fd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fd2:	4a1e      	ldr	r2, [pc, #120]	@ (800104c <HAL_SPI_MspInit+0xb8>)
 8000fd4:	f043 0304 	orr.w	r3, r3, #4
 8000fd8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fda:	4b1c      	ldr	r3, [pc, #112]	@ (800104c <HAL_SPI_MspInit+0xb8>)
 8000fdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fde:	f003 0304 	and.w	r3, r3, #4
 8000fe2:	60fb      	str	r3, [r7, #12]
 8000fe4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fe6:	4b19      	ldr	r3, [pc, #100]	@ (800104c <HAL_SPI_MspInit+0xb8>)
 8000fe8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fea:	4a18      	ldr	r2, [pc, #96]	@ (800104c <HAL_SPI_MspInit+0xb8>)
 8000fec:	f043 0302 	orr.w	r3, r3, #2
 8000ff0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ff2:	4b16      	ldr	r3, [pc, #88]	@ (800104c <HAL_SPI_MspInit+0xb8>)
 8000ff4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ff6:	f003 0302 	and.w	r3, r3, #2
 8000ffa:	60bb      	str	r3, [r7, #8]
 8000ffc:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000ffe:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001002:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001004:	2302      	movs	r3, #2
 8001006:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001008:	2300      	movs	r3, #0
 800100a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800100c:	2303      	movs	r3, #3
 800100e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001010:	2306      	movs	r3, #6
 8001012:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001014:	f107 0314 	add.w	r3, r7, #20
 8001018:	4619      	mov	r1, r3
 800101a:	480d      	ldr	r0, [pc, #52]	@ (8001050 <HAL_SPI_MspInit+0xbc>)
 800101c:	f000 fd80 	bl	8001b20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001020:	2320      	movs	r3, #32
 8001022:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001024:	2302      	movs	r3, #2
 8001026:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001028:	2300      	movs	r3, #0
 800102a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800102c:	2303      	movs	r3, #3
 800102e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001030:	2306      	movs	r3, #6
 8001032:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001034:	f107 0314 	add.w	r3, r7, #20
 8001038:	4619      	mov	r1, r3
 800103a:	4806      	ldr	r0, [pc, #24]	@ (8001054 <HAL_SPI_MspInit+0xc0>)
 800103c:	f000 fd70 	bl	8001b20 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001040:	bf00      	nop
 8001042:	3728      	adds	r7, #40	@ 0x28
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}
 8001048:	40003c00 	.word	0x40003c00
 800104c:	40021000 	.word	0x40021000
 8001050:	48000800 	.word	0x48000800
 8001054:	48000400 	.word	0x48000400

08001058 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b082      	sub	sp, #8
 800105c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800105e:	4b11      	ldr	r3, [pc, #68]	@ (80010a4 <HAL_MspInit+0x4c>)
 8001060:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001062:	4a10      	ldr	r2, [pc, #64]	@ (80010a4 <HAL_MspInit+0x4c>)
 8001064:	f043 0301 	orr.w	r3, r3, #1
 8001068:	6613      	str	r3, [r2, #96]	@ 0x60
 800106a:	4b0e      	ldr	r3, [pc, #56]	@ (80010a4 <HAL_MspInit+0x4c>)
 800106c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800106e:	f003 0301 	and.w	r3, r3, #1
 8001072:	607b      	str	r3, [r7, #4]
 8001074:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001076:	4b0b      	ldr	r3, [pc, #44]	@ (80010a4 <HAL_MspInit+0x4c>)
 8001078:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800107a:	4a0a      	ldr	r2, [pc, #40]	@ (80010a4 <HAL_MspInit+0x4c>)
 800107c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001080:	6593      	str	r3, [r2, #88]	@ 0x58
 8001082:	4b08      	ldr	r3, [pc, #32]	@ (80010a4 <HAL_MspInit+0x4c>)
 8001084:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001086:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800108a:	603b      	str	r3, [r7, #0]
 800108c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800108e:	2200      	movs	r2, #0
 8001090:	210f      	movs	r1, #15
 8001092:	f06f 0001 	mvn.w	r0, #1
 8001096:	f000 fb33 	bl	8001700 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800109a:	bf00      	nop
 800109c:	3708      	adds	r7, #8
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	40021000 	.word	0x40021000

080010a8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b08c      	sub	sp, #48	@ 0x30
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 80010b0:	2300      	movs	r3, #0
 80010b2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80010b6:	4b2e      	ldr	r3, [pc, #184]	@ (8001170 <HAL_InitTick+0xc8>)
 80010b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010ba:	4a2d      	ldr	r2, [pc, #180]	@ (8001170 <HAL_InitTick+0xc8>)
 80010bc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80010c0:	6613      	str	r3, [r2, #96]	@ 0x60
 80010c2:	4b2b      	ldr	r3, [pc, #172]	@ (8001170 <HAL_InitTick+0xc8>)
 80010c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010c6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80010ca:	60bb      	str	r3, [r7, #8]
 80010cc:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80010ce:	f107 020c 	add.w	r2, r7, #12
 80010d2:	f107 0310 	add.w	r3, r7, #16
 80010d6:	4611      	mov	r1, r2
 80010d8:	4618      	mov	r0, r3
 80010da:	f001 fe19 	bl	8002d10 <HAL_RCC_GetClockConfig>
  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80010de:	f001 fe01 	bl	8002ce4 <HAL_RCC_GetPCLK2Freq>
 80010e2:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80010e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010e6:	4a23      	ldr	r2, [pc, #140]	@ (8001174 <HAL_InitTick+0xcc>)
 80010e8:	fba2 2303 	umull	r2, r3, r2, r3
 80010ec:	0c9b      	lsrs	r3, r3, #18
 80010ee:	3b01      	subs	r3, #1
 80010f0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80010f2:	4b21      	ldr	r3, [pc, #132]	@ (8001178 <HAL_InitTick+0xd0>)
 80010f4:	4a21      	ldr	r2, [pc, #132]	@ (800117c <HAL_InitTick+0xd4>)
 80010f6:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80010f8:	4b1f      	ldr	r3, [pc, #124]	@ (8001178 <HAL_InitTick+0xd0>)
 80010fa:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80010fe:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001100:	4a1d      	ldr	r2, [pc, #116]	@ (8001178 <HAL_InitTick+0xd0>)
 8001102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001104:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001106:	4b1c      	ldr	r3, [pc, #112]	@ (8001178 <HAL_InitTick+0xd0>)
 8001108:	2200      	movs	r2, #0
 800110a:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800110c:	4b1a      	ldr	r3, [pc, #104]	@ (8001178 <HAL_InitTick+0xd0>)
 800110e:	2200      	movs	r2, #0
 8001110:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001112:	4b19      	ldr	r3, [pc, #100]	@ (8001178 <HAL_InitTick+0xd0>)
 8001114:	2200      	movs	r2, #0
 8001116:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001118:	4817      	ldr	r0, [pc, #92]	@ (8001178 <HAL_InitTick+0xd0>)
 800111a:	f004 fa7f 	bl	800561c <HAL_TIM_Base_Init>
 800111e:	4603      	mov	r3, r0
 8001120:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001124:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001128:	2b00      	cmp	r3, #0
 800112a:	d11b      	bne.n	8001164 <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 800112c:	4812      	ldr	r0, [pc, #72]	@ (8001178 <HAL_InitTick+0xd0>)
 800112e:	f004 fad7 	bl	80056e0 <HAL_TIM_Base_Start_IT>
 8001132:	4603      	mov	r3, r0
 8001134:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001138:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800113c:	2b00      	cmp	r3, #0
 800113e:	d111      	bne.n	8001164 <HAL_InitTick+0xbc>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001140:	2019      	movs	r0, #25
 8001142:	f000 faf9 	bl	8001738 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	2b0f      	cmp	r3, #15
 800114a:	d808      	bhi.n	800115e <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 800114c:	2200      	movs	r2, #0
 800114e:	6879      	ldr	r1, [r7, #4]
 8001150:	2019      	movs	r0, #25
 8001152:	f000 fad5 	bl	8001700 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001156:	4a0a      	ldr	r2, [pc, #40]	@ (8001180 <HAL_InitTick+0xd8>)
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	6013      	str	r3, [r2, #0]
 800115c:	e002      	b.n	8001164 <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 800115e:	2301      	movs	r3, #1
 8001160:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001164:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001168:	4618      	mov	r0, r3
 800116a:	3730      	adds	r7, #48	@ 0x30
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}
 8001170:	40021000 	.word	0x40021000
 8001174:	431bde83 	.word	0x431bde83
 8001178:	200008fc 	.word	0x200008fc
 800117c:	40012c00 	.word	0x40012c00
 8001180:	20000004 	.word	0x20000004

08001184 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001188:	bf00      	nop
 800118a:	e7fd      	b.n	8001188 <NMI_Handler+0x4>

0800118c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800118c:	b480      	push	{r7}
 800118e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001190:	bf00      	nop
 8001192:	e7fd      	b.n	8001190 <HardFault_Handler+0x4>

08001194 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001198:	bf00      	nop
 800119a:	e7fd      	b.n	8001198 <MemManage_Handler+0x4>

0800119c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800119c:	b480      	push	{r7}
 800119e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011a0:	bf00      	nop
 80011a2:	e7fd      	b.n	80011a0 <BusFault_Handler+0x4>

080011a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011a8:	bf00      	nop
 80011aa:	e7fd      	b.n	80011a8 <UsageFault_Handler+0x4>

080011ac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011ac:	b480      	push	{r7}
 80011ae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011b0:	bf00      	nop
 80011b2:	46bd      	mov	sp, r7
 80011b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b8:	4770      	bx	lr
	...

080011bc <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_a);
 80011c0:	4802      	ldr	r0, [pc, #8]	@ (80011cc <DMA1_Channel6_IRQHandler+0x10>)
 80011c2:	f000 fbfe 	bl	80019c2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80011c6:	bf00      	nop
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	20000804 	.word	0x20000804

080011d0 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_b);
 80011d4:	4802      	ldr	r0, [pc, #8]	@ (80011e0 <DMA1_Channel7_IRQHandler+0x10>)
 80011d6:	f000 fbf4 	bl	80019c2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 80011da:	bf00      	nop
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	2000084c 	.word	0x2000084c

080011e4 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80011e8:	4802      	ldr	r0, [pc, #8]	@ (80011f4 <TIM1_UP_TIM16_IRQHandler+0x10>)
 80011ea:	f004 fae9 	bl	80057c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80011ee:	bf00      	nop
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	200008fc 	.word	0x200008fc

080011f8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80011fc:	4802      	ldr	r0, [pc, #8]	@ (8001208 <USART2_IRQHandler+0x10>)
 80011fe:	f004 fe73 	bl	8005ee8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001202:	bf00      	nop
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	2000094c 	.word	0x2000094c

0800120c <SAI2_IRQHandler>:

/**
  * @brief This function handles SAI2 global interrupt.
  */
void SAI2_IRQHandler(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SAI2_IRQn 0 */

  /* USER CODE END SAI2_IRQn 0 */
  HAL_SAI_IRQHandler(&hsai_BlockA2);
 8001210:	4803      	ldr	r0, [pc, #12]	@ (8001220 <SAI2_IRQHandler+0x14>)
 8001212:	f003 fb33 	bl	800487c <HAL_SAI_IRQHandler>
  HAL_SAI_IRQHandler(&hsai_BlockB2);
 8001216:	4803      	ldr	r0, [pc, #12]	@ (8001224 <SAI2_IRQHandler+0x18>)
 8001218:	f003 fb30 	bl	800487c <HAL_SAI_IRQHandler>
  /* USER CODE BEGIN SAI2_IRQn 1 */

  /* USER CODE END SAI2_IRQn 1 */
}
 800121c:	bf00      	nop
 800121e:	bd80      	pop	{r7, pc}
 8001220:	200006fc 	.word	0x200006fc
 8001224:	20000780 	.word	0x20000780

08001228 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b086      	sub	sp, #24
 800122c:	af00      	add	r7, sp, #0
 800122e:	60f8      	str	r0, [r7, #12]
 8001230:	60b9      	str	r1, [r7, #8]
 8001232:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001234:	2300      	movs	r3, #0
 8001236:	617b      	str	r3, [r7, #20]
 8001238:	e00a      	b.n	8001250 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800123a:	f3af 8000 	nop.w
 800123e:	4601      	mov	r1, r0
 8001240:	68bb      	ldr	r3, [r7, #8]
 8001242:	1c5a      	adds	r2, r3, #1
 8001244:	60ba      	str	r2, [r7, #8]
 8001246:	b2ca      	uxtb	r2, r1
 8001248:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800124a:	697b      	ldr	r3, [r7, #20]
 800124c:	3301      	adds	r3, #1
 800124e:	617b      	str	r3, [r7, #20]
 8001250:	697a      	ldr	r2, [r7, #20]
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	429a      	cmp	r2, r3
 8001256:	dbf0      	blt.n	800123a <_read+0x12>
  }

  return len;
 8001258:	687b      	ldr	r3, [r7, #4]
}
 800125a:	4618      	mov	r0, r3
 800125c:	3718      	adds	r7, #24
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}

08001262 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001262:	b580      	push	{r7, lr}
 8001264:	b086      	sub	sp, #24
 8001266:	af00      	add	r7, sp, #0
 8001268:	60f8      	str	r0, [r7, #12]
 800126a:	60b9      	str	r1, [r7, #8]
 800126c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800126e:	2300      	movs	r3, #0
 8001270:	617b      	str	r3, [r7, #20]
 8001272:	e009      	b.n	8001288 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001274:	68bb      	ldr	r3, [r7, #8]
 8001276:	1c5a      	adds	r2, r3, #1
 8001278:	60ba      	str	r2, [r7, #8]
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	4618      	mov	r0, r3
 800127e:	f7ff faed 	bl	800085c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001282:	697b      	ldr	r3, [r7, #20]
 8001284:	3301      	adds	r3, #1
 8001286:	617b      	str	r3, [r7, #20]
 8001288:	697a      	ldr	r2, [r7, #20]
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	429a      	cmp	r2, r3
 800128e:	dbf1      	blt.n	8001274 <_write+0x12>
  }
  return len;
 8001290:	687b      	ldr	r3, [r7, #4]
}
 8001292:	4618      	mov	r0, r3
 8001294:	3718      	adds	r7, #24
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}

0800129a <_close>:

int _close(int file)
{
 800129a:	b480      	push	{r7}
 800129c:	b083      	sub	sp, #12
 800129e:	af00      	add	r7, sp, #0
 80012a0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80012a2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012a6:	4618      	mov	r0, r3
 80012a8:	370c      	adds	r7, #12
 80012aa:	46bd      	mov	sp, r7
 80012ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b0:	4770      	bx	lr

080012b2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80012b2:	b480      	push	{r7}
 80012b4:	b083      	sub	sp, #12
 80012b6:	af00      	add	r7, sp, #0
 80012b8:	6078      	str	r0, [r7, #4]
 80012ba:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80012c2:	605a      	str	r2, [r3, #4]
  return 0;
 80012c4:	2300      	movs	r3, #0
}
 80012c6:	4618      	mov	r0, r3
 80012c8:	370c      	adds	r7, #12
 80012ca:	46bd      	mov	sp, r7
 80012cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d0:	4770      	bx	lr

080012d2 <_isatty>:

int _isatty(int file)
{
 80012d2:	b480      	push	{r7}
 80012d4:	b083      	sub	sp, #12
 80012d6:	af00      	add	r7, sp, #0
 80012d8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80012da:	2301      	movs	r3, #1
}
 80012dc:	4618      	mov	r0, r3
 80012de:	370c      	adds	r7, #12
 80012e0:	46bd      	mov	sp, r7
 80012e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e6:	4770      	bx	lr

080012e8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80012e8:	b480      	push	{r7}
 80012ea:	b085      	sub	sp, #20
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	60f8      	str	r0, [r7, #12]
 80012f0:	60b9      	str	r1, [r7, #8]
 80012f2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80012f4:	2300      	movs	r3, #0
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	3714      	adds	r7, #20
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr
	...

08001304 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b086      	sub	sp, #24
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800130c:	4a14      	ldr	r2, [pc, #80]	@ (8001360 <_sbrk+0x5c>)
 800130e:	4b15      	ldr	r3, [pc, #84]	@ (8001364 <_sbrk+0x60>)
 8001310:	1ad3      	subs	r3, r2, r3
 8001312:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001314:	697b      	ldr	r3, [r7, #20]
 8001316:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001318:	4b13      	ldr	r3, [pc, #76]	@ (8001368 <_sbrk+0x64>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d102      	bne.n	8001326 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001320:	4b11      	ldr	r3, [pc, #68]	@ (8001368 <_sbrk+0x64>)
 8001322:	4a12      	ldr	r2, [pc, #72]	@ (800136c <_sbrk+0x68>)
 8001324:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001326:	4b10      	ldr	r3, [pc, #64]	@ (8001368 <_sbrk+0x64>)
 8001328:	681a      	ldr	r2, [r3, #0]
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	4413      	add	r3, r2
 800132e:	693a      	ldr	r2, [r7, #16]
 8001330:	429a      	cmp	r2, r3
 8001332:	d207      	bcs.n	8001344 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001334:	f007 fe50 	bl	8008fd8 <__errno>
 8001338:	4603      	mov	r3, r0
 800133a:	220c      	movs	r2, #12
 800133c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800133e:	f04f 33ff 	mov.w	r3, #4294967295
 8001342:	e009      	b.n	8001358 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001344:	4b08      	ldr	r3, [pc, #32]	@ (8001368 <_sbrk+0x64>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800134a:	4b07      	ldr	r3, [pc, #28]	@ (8001368 <_sbrk+0x64>)
 800134c:	681a      	ldr	r2, [r3, #0]
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	4413      	add	r3, r2
 8001352:	4a05      	ldr	r2, [pc, #20]	@ (8001368 <_sbrk+0x64>)
 8001354:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001356:	68fb      	ldr	r3, [r7, #12]
}
 8001358:	4618      	mov	r0, r3
 800135a:	3718      	adds	r7, #24
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}
 8001360:	20018000 	.word	0x20018000
 8001364:	00000400 	.word	0x00000400
 8001368:	20000948 	.word	0x20000948
 800136c:	20001830 	.word	0x20001830

08001370 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001374:	4b06      	ldr	r3, [pc, #24]	@ (8001390 <SystemInit+0x20>)
 8001376:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800137a:	4a05      	ldr	r2, [pc, #20]	@ (8001390 <SystemInit+0x20>)
 800137c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001380:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001384:	bf00      	nop
 8001386:	46bd      	mov	sp, r7
 8001388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138c:	4770      	bx	lr
 800138e:	bf00      	nop
 8001390:	e000ed00 	.word	0xe000ed00

08001394 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001398:	4b14      	ldr	r3, [pc, #80]	@ (80013ec <MX_USART2_UART_Init+0x58>)
 800139a:	4a15      	ldr	r2, [pc, #84]	@ (80013f0 <MX_USART2_UART_Init+0x5c>)
 800139c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800139e:	4b13      	ldr	r3, [pc, #76]	@ (80013ec <MX_USART2_UART_Init+0x58>)
 80013a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80013a4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80013a6:	4b11      	ldr	r3, [pc, #68]	@ (80013ec <MX_USART2_UART_Init+0x58>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80013ac:	4b0f      	ldr	r3, [pc, #60]	@ (80013ec <MX_USART2_UART_Init+0x58>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80013b2:	4b0e      	ldr	r3, [pc, #56]	@ (80013ec <MX_USART2_UART_Init+0x58>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80013b8:	4b0c      	ldr	r3, [pc, #48]	@ (80013ec <MX_USART2_UART_Init+0x58>)
 80013ba:	220c      	movs	r2, #12
 80013bc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013be:	4b0b      	ldr	r3, [pc, #44]	@ (80013ec <MX_USART2_UART_Init+0x58>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80013c4:	4b09      	ldr	r3, [pc, #36]	@ (80013ec <MX_USART2_UART_Init+0x58>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013ca:	4b08      	ldr	r3, [pc, #32]	@ (80013ec <MX_USART2_UART_Init+0x58>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013d0:	4b06      	ldr	r3, [pc, #24]	@ (80013ec <MX_USART2_UART_Init+0x58>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80013d6:	4805      	ldr	r0, [pc, #20]	@ (80013ec <MX_USART2_UART_Init+0x58>)
 80013d8:	f004 fbe6 	bl	8005ba8 <HAL_UART_Init>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80013e2:	f7ff fc4f 	bl	8000c84 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80013e6:	bf00      	nop
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	2000094c 	.word	0x2000094c
 80013f0:	40004400 	.word	0x40004400

080013f4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b0ac      	sub	sp, #176	@ 0xb0
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013fc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001400:	2200      	movs	r2, #0
 8001402:	601a      	str	r2, [r3, #0]
 8001404:	605a      	str	r2, [r3, #4]
 8001406:	609a      	str	r2, [r3, #8]
 8001408:	60da      	str	r2, [r3, #12]
 800140a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800140c:	f107 0314 	add.w	r3, r7, #20
 8001410:	2288      	movs	r2, #136	@ 0x88
 8001412:	2100      	movs	r1, #0
 8001414:	4618      	mov	r0, r3
 8001416:	f007 fd3b 	bl	8008e90 <memset>
  if(uartHandle->Instance==USART2)
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	4a25      	ldr	r2, [pc, #148]	@ (80014b4 <HAL_UART_MspInit+0xc0>)
 8001420:	4293      	cmp	r3, r2
 8001422:	d143      	bne.n	80014ac <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001424:	2302      	movs	r3, #2
 8001426:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001428:	2300      	movs	r3, #0
 800142a:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800142c:	f107 0314 	add.w	r3, r7, #20
 8001430:	4618      	mov	r0, r3
 8001432:	f001 fcff 	bl	8002e34 <HAL_RCCEx_PeriphCLKConfig>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d001      	beq.n	8001440 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800143c:	f7ff fc22 	bl	8000c84 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001440:	4b1d      	ldr	r3, [pc, #116]	@ (80014b8 <HAL_UART_MspInit+0xc4>)
 8001442:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001444:	4a1c      	ldr	r2, [pc, #112]	@ (80014b8 <HAL_UART_MspInit+0xc4>)
 8001446:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800144a:	6593      	str	r3, [r2, #88]	@ 0x58
 800144c:	4b1a      	ldr	r3, [pc, #104]	@ (80014b8 <HAL_UART_MspInit+0xc4>)
 800144e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001450:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001454:	613b      	str	r3, [r7, #16]
 8001456:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001458:	4b17      	ldr	r3, [pc, #92]	@ (80014b8 <HAL_UART_MspInit+0xc4>)
 800145a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800145c:	4a16      	ldr	r2, [pc, #88]	@ (80014b8 <HAL_UART_MspInit+0xc4>)
 800145e:	f043 0301 	orr.w	r3, r3, #1
 8001462:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001464:	4b14      	ldr	r3, [pc, #80]	@ (80014b8 <HAL_UART_MspInit+0xc4>)
 8001466:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001468:	f003 0301 	and.w	r3, r3, #1
 800146c:	60fb      	str	r3, [r7, #12]
 800146e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001470:	230c      	movs	r3, #12
 8001472:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001476:	2302      	movs	r3, #2
 8001478:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147c:	2300      	movs	r3, #0
 800147e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001482:	2303      	movs	r3, #3
 8001484:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001488:	2307      	movs	r3, #7
 800148a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800148e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001492:	4619      	mov	r1, r3
 8001494:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001498:	f000 fb42 	bl	8001b20 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 800149c:	2200      	movs	r2, #0
 800149e:	2105      	movs	r1, #5
 80014a0:	2026      	movs	r0, #38	@ 0x26
 80014a2:	f000 f92d 	bl	8001700 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80014a6:	2026      	movs	r0, #38	@ 0x26
 80014a8:	f000 f946 	bl	8001738 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80014ac:	bf00      	nop
 80014ae:	37b0      	adds	r7, #176	@ 0xb0
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}
 80014b4:	40004400 	.word	0x40004400
 80014b8:	40021000 	.word	0x40021000

080014bc <Reset_Handler>:
 80014bc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80014f4 <LoopForever+0x2>
 80014c0:	f7ff ff56 	bl	8001370 <SystemInit>
 80014c4:	480c      	ldr	r0, [pc, #48]	@ (80014f8 <LoopForever+0x6>)
 80014c6:	490d      	ldr	r1, [pc, #52]	@ (80014fc <LoopForever+0xa>)
 80014c8:	4a0d      	ldr	r2, [pc, #52]	@ (8001500 <LoopForever+0xe>)
 80014ca:	2300      	movs	r3, #0
 80014cc:	e002      	b.n	80014d4 <LoopCopyDataInit>

080014ce <CopyDataInit>:
 80014ce:	58d4      	ldr	r4, [r2, r3]
 80014d0:	50c4      	str	r4, [r0, r3]
 80014d2:	3304      	adds	r3, #4

080014d4 <LoopCopyDataInit>:
 80014d4:	18c4      	adds	r4, r0, r3
 80014d6:	428c      	cmp	r4, r1
 80014d8:	d3f9      	bcc.n	80014ce <CopyDataInit>
 80014da:	4a0a      	ldr	r2, [pc, #40]	@ (8001504 <LoopForever+0x12>)
 80014dc:	4c0a      	ldr	r4, [pc, #40]	@ (8001508 <LoopForever+0x16>)
 80014de:	2300      	movs	r3, #0
 80014e0:	e001      	b.n	80014e6 <LoopFillZerobss>

080014e2 <FillZerobss>:
 80014e2:	6013      	str	r3, [r2, #0]
 80014e4:	3204      	adds	r2, #4

080014e6 <LoopFillZerobss>:
 80014e6:	42a2      	cmp	r2, r4
 80014e8:	d3fb      	bcc.n	80014e2 <FillZerobss>
 80014ea:	f007 fd7b 	bl	8008fe4 <__libc_init_array>
 80014ee:	f7ff fadf 	bl	8000ab0 <main>

080014f2 <LoopForever>:
 80014f2:	e7fe      	b.n	80014f2 <LoopForever>
 80014f4:	20018000 	.word	0x20018000
 80014f8:	20000000 	.word	0x20000000
 80014fc:	20000078 	.word	0x20000078
 8001500:	08009e74 	.word	0x08009e74
 8001504:	20000078 	.word	0x20000078
 8001508:	20001830 	.word	0x20001830

0800150c <ADC1_2_IRQHandler>:
 800150c:	e7fe      	b.n	800150c <ADC1_2_IRQHandler>
	...

08001510 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b082      	sub	sp, #8
 8001514:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001516:	2300      	movs	r3, #0
 8001518:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800151a:	4b0c      	ldr	r3, [pc, #48]	@ (800154c <HAL_Init+0x3c>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	4a0b      	ldr	r2, [pc, #44]	@ (800154c <HAL_Init+0x3c>)
 8001520:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001524:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001526:	2003      	movs	r0, #3
 8001528:	f000 f8df 	bl	80016ea <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800152c:	200f      	movs	r0, #15
 800152e:	f7ff fdbb 	bl	80010a8 <HAL_InitTick>
 8001532:	4603      	mov	r3, r0
 8001534:	2b00      	cmp	r3, #0
 8001536:	d002      	beq.n	800153e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001538:	2301      	movs	r3, #1
 800153a:	71fb      	strb	r3, [r7, #7]
 800153c:	e001      	b.n	8001542 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800153e:	f7ff fd8b 	bl	8001058 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001542:	79fb      	ldrb	r3, [r7, #7]
}
 8001544:	4618      	mov	r0, r3
 8001546:	3708      	adds	r7, #8
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}
 800154c:	40022000 	.word	0x40022000

08001550 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001550:	b480      	push	{r7}
 8001552:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001554:	4b06      	ldr	r3, [pc, #24]	@ (8001570 <HAL_IncTick+0x20>)
 8001556:	781b      	ldrb	r3, [r3, #0]
 8001558:	461a      	mov	r2, r3
 800155a:	4b06      	ldr	r3, [pc, #24]	@ (8001574 <HAL_IncTick+0x24>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	4413      	add	r3, r2
 8001560:	4a04      	ldr	r2, [pc, #16]	@ (8001574 <HAL_IncTick+0x24>)
 8001562:	6013      	str	r3, [r2, #0]
}
 8001564:	bf00      	nop
 8001566:	46bd      	mov	sp, r7
 8001568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156c:	4770      	bx	lr
 800156e:	bf00      	nop
 8001570:	20000008 	.word	0x20000008
 8001574:	200009d4 	.word	0x200009d4

08001578 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001578:	b480      	push	{r7}
 800157a:	af00      	add	r7, sp, #0
  return uwTick;
 800157c:	4b03      	ldr	r3, [pc, #12]	@ (800158c <HAL_GetTick+0x14>)
 800157e:	681b      	ldr	r3, [r3, #0]
}
 8001580:	4618      	mov	r0, r3
 8001582:	46bd      	mov	sp, r7
 8001584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001588:	4770      	bx	lr
 800158a:	bf00      	nop
 800158c:	200009d4 	.word	0x200009d4

08001590 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001590:	b480      	push	{r7}
 8001592:	b085      	sub	sp, #20
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	f003 0307 	and.w	r3, r3, #7
 800159e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015a0:	4b0c      	ldr	r3, [pc, #48]	@ (80015d4 <__NVIC_SetPriorityGrouping+0x44>)
 80015a2:	68db      	ldr	r3, [r3, #12]
 80015a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015a6:	68ba      	ldr	r2, [r7, #8]
 80015a8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80015ac:	4013      	ands	r3, r2
 80015ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015b4:	68bb      	ldr	r3, [r7, #8]
 80015b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015b8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80015bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015c2:	4a04      	ldr	r2, [pc, #16]	@ (80015d4 <__NVIC_SetPriorityGrouping+0x44>)
 80015c4:	68bb      	ldr	r3, [r7, #8]
 80015c6:	60d3      	str	r3, [r2, #12]
}
 80015c8:	bf00      	nop
 80015ca:	3714      	adds	r7, #20
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr
 80015d4:	e000ed00 	.word	0xe000ed00

080015d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015d8:	b480      	push	{r7}
 80015da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015dc:	4b04      	ldr	r3, [pc, #16]	@ (80015f0 <__NVIC_GetPriorityGrouping+0x18>)
 80015de:	68db      	ldr	r3, [r3, #12]
 80015e0:	0a1b      	lsrs	r3, r3, #8
 80015e2:	f003 0307 	and.w	r3, r3, #7
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	46bd      	mov	sp, r7
 80015ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ee:	4770      	bx	lr
 80015f0:	e000ed00 	.word	0xe000ed00

080015f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015f4:	b480      	push	{r7}
 80015f6:	b083      	sub	sp, #12
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	4603      	mov	r3, r0
 80015fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001602:	2b00      	cmp	r3, #0
 8001604:	db0b      	blt.n	800161e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001606:	79fb      	ldrb	r3, [r7, #7]
 8001608:	f003 021f 	and.w	r2, r3, #31
 800160c:	4907      	ldr	r1, [pc, #28]	@ (800162c <__NVIC_EnableIRQ+0x38>)
 800160e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001612:	095b      	lsrs	r3, r3, #5
 8001614:	2001      	movs	r0, #1
 8001616:	fa00 f202 	lsl.w	r2, r0, r2
 800161a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800161e:	bf00      	nop
 8001620:	370c      	adds	r7, #12
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr
 800162a:	bf00      	nop
 800162c:	e000e100 	.word	0xe000e100

08001630 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001630:	b480      	push	{r7}
 8001632:	b083      	sub	sp, #12
 8001634:	af00      	add	r7, sp, #0
 8001636:	4603      	mov	r3, r0
 8001638:	6039      	str	r1, [r7, #0]
 800163a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800163c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001640:	2b00      	cmp	r3, #0
 8001642:	db0a      	blt.n	800165a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	b2da      	uxtb	r2, r3
 8001648:	490c      	ldr	r1, [pc, #48]	@ (800167c <__NVIC_SetPriority+0x4c>)
 800164a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800164e:	0112      	lsls	r2, r2, #4
 8001650:	b2d2      	uxtb	r2, r2
 8001652:	440b      	add	r3, r1
 8001654:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001658:	e00a      	b.n	8001670 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	b2da      	uxtb	r2, r3
 800165e:	4908      	ldr	r1, [pc, #32]	@ (8001680 <__NVIC_SetPriority+0x50>)
 8001660:	79fb      	ldrb	r3, [r7, #7]
 8001662:	f003 030f 	and.w	r3, r3, #15
 8001666:	3b04      	subs	r3, #4
 8001668:	0112      	lsls	r2, r2, #4
 800166a:	b2d2      	uxtb	r2, r2
 800166c:	440b      	add	r3, r1
 800166e:	761a      	strb	r2, [r3, #24]
}
 8001670:	bf00      	nop
 8001672:	370c      	adds	r7, #12
 8001674:	46bd      	mov	sp, r7
 8001676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167a:	4770      	bx	lr
 800167c:	e000e100 	.word	0xe000e100
 8001680:	e000ed00 	.word	0xe000ed00

08001684 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001684:	b480      	push	{r7}
 8001686:	b089      	sub	sp, #36	@ 0x24
 8001688:	af00      	add	r7, sp, #0
 800168a:	60f8      	str	r0, [r7, #12]
 800168c:	60b9      	str	r1, [r7, #8]
 800168e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	f003 0307 	and.w	r3, r3, #7
 8001696:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001698:	69fb      	ldr	r3, [r7, #28]
 800169a:	f1c3 0307 	rsb	r3, r3, #7
 800169e:	2b04      	cmp	r3, #4
 80016a0:	bf28      	it	cs
 80016a2:	2304      	movcs	r3, #4
 80016a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016a6:	69fb      	ldr	r3, [r7, #28]
 80016a8:	3304      	adds	r3, #4
 80016aa:	2b06      	cmp	r3, #6
 80016ac:	d902      	bls.n	80016b4 <NVIC_EncodePriority+0x30>
 80016ae:	69fb      	ldr	r3, [r7, #28]
 80016b0:	3b03      	subs	r3, #3
 80016b2:	e000      	b.n	80016b6 <NVIC_EncodePriority+0x32>
 80016b4:	2300      	movs	r3, #0
 80016b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016b8:	f04f 32ff 	mov.w	r2, #4294967295
 80016bc:	69bb      	ldr	r3, [r7, #24]
 80016be:	fa02 f303 	lsl.w	r3, r2, r3
 80016c2:	43da      	mvns	r2, r3
 80016c4:	68bb      	ldr	r3, [r7, #8]
 80016c6:	401a      	ands	r2, r3
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016cc:	f04f 31ff 	mov.w	r1, #4294967295
 80016d0:	697b      	ldr	r3, [r7, #20]
 80016d2:	fa01 f303 	lsl.w	r3, r1, r3
 80016d6:	43d9      	mvns	r1, r3
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016dc:	4313      	orrs	r3, r2
         );
}
 80016de:	4618      	mov	r0, r3
 80016e0:	3724      	adds	r7, #36	@ 0x24
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr

080016ea <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016ea:	b580      	push	{r7, lr}
 80016ec:	b082      	sub	sp, #8
 80016ee:	af00      	add	r7, sp, #0
 80016f0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016f2:	6878      	ldr	r0, [r7, #4]
 80016f4:	f7ff ff4c 	bl	8001590 <__NVIC_SetPriorityGrouping>
}
 80016f8:	bf00      	nop
 80016fa:	3708      	adds	r7, #8
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bd80      	pop	{r7, pc}

08001700 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b086      	sub	sp, #24
 8001704:	af00      	add	r7, sp, #0
 8001706:	4603      	mov	r3, r0
 8001708:	60b9      	str	r1, [r7, #8]
 800170a:	607a      	str	r2, [r7, #4]
 800170c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800170e:	2300      	movs	r3, #0
 8001710:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001712:	f7ff ff61 	bl	80015d8 <__NVIC_GetPriorityGrouping>
 8001716:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001718:	687a      	ldr	r2, [r7, #4]
 800171a:	68b9      	ldr	r1, [r7, #8]
 800171c:	6978      	ldr	r0, [r7, #20]
 800171e:	f7ff ffb1 	bl	8001684 <NVIC_EncodePriority>
 8001722:	4602      	mov	r2, r0
 8001724:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001728:	4611      	mov	r1, r2
 800172a:	4618      	mov	r0, r3
 800172c:	f7ff ff80 	bl	8001630 <__NVIC_SetPriority>
}
 8001730:	bf00      	nop
 8001732:	3718      	adds	r7, #24
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}

08001738 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b082      	sub	sp, #8
 800173c:	af00      	add	r7, sp, #0
 800173e:	4603      	mov	r3, r0
 8001740:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001742:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001746:	4618      	mov	r0, r3
 8001748:	f7ff ff54 	bl	80015f4 <__NVIC_EnableIRQ>
}
 800174c:	bf00      	nop
 800174e:	3708      	adds	r7, #8
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}

08001754 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001754:	b480      	push	{r7}
 8001756:	b085      	sub	sp, #20
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d101      	bne.n	8001766 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001762:	2301      	movs	r3, #1
 8001764:	e098      	b.n	8001898 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	461a      	mov	r2, r3
 800176c:	4b4d      	ldr	r3, [pc, #308]	@ (80018a4 <HAL_DMA_Init+0x150>)
 800176e:	429a      	cmp	r2, r3
 8001770:	d80f      	bhi.n	8001792 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	461a      	mov	r2, r3
 8001778:	4b4b      	ldr	r3, [pc, #300]	@ (80018a8 <HAL_DMA_Init+0x154>)
 800177a:	4413      	add	r3, r2
 800177c:	4a4b      	ldr	r2, [pc, #300]	@ (80018ac <HAL_DMA_Init+0x158>)
 800177e:	fba2 2303 	umull	r2, r3, r2, r3
 8001782:	091b      	lsrs	r3, r3, #4
 8001784:	009a      	lsls	r2, r3, #2
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	4a48      	ldr	r2, [pc, #288]	@ (80018b0 <HAL_DMA_Init+0x15c>)
 800178e:	641a      	str	r2, [r3, #64]	@ 0x40
 8001790:	e00e      	b.n	80017b0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	461a      	mov	r2, r3
 8001798:	4b46      	ldr	r3, [pc, #280]	@ (80018b4 <HAL_DMA_Init+0x160>)
 800179a:	4413      	add	r3, r2
 800179c:	4a43      	ldr	r2, [pc, #268]	@ (80018ac <HAL_DMA_Init+0x158>)
 800179e:	fba2 2303 	umull	r2, r3, r2, r3
 80017a2:	091b      	lsrs	r3, r3, #4
 80017a4:	009a      	lsls	r2, r3, #2
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	4a42      	ldr	r2, [pc, #264]	@ (80018b8 <HAL_DMA_Init+0x164>)
 80017ae:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	2202      	movs	r2, #2
 80017b4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80017c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80017ca:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80017d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	691b      	ldr	r3, [r3, #16]
 80017da:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	699b      	ldr	r3, [r3, #24]
 80017e6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017ec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	6a1b      	ldr	r3, [r3, #32]
 80017f2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80017f4:	68fa      	ldr	r2, [r7, #12]
 80017f6:	4313      	orrs	r3, r2
 80017f8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	68fa      	ldr	r2, [r7, #12]
 8001800:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	689b      	ldr	r3, [r3, #8]
 8001806:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800180a:	d039      	beq.n	8001880 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001810:	4a27      	ldr	r2, [pc, #156]	@ (80018b0 <HAL_DMA_Init+0x15c>)
 8001812:	4293      	cmp	r3, r2
 8001814:	d11a      	bne.n	800184c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001816:	4b29      	ldr	r3, [pc, #164]	@ (80018bc <HAL_DMA_Init+0x168>)
 8001818:	681a      	ldr	r2, [r3, #0]
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800181e:	f003 031c 	and.w	r3, r3, #28
 8001822:	210f      	movs	r1, #15
 8001824:	fa01 f303 	lsl.w	r3, r1, r3
 8001828:	43db      	mvns	r3, r3
 800182a:	4924      	ldr	r1, [pc, #144]	@ (80018bc <HAL_DMA_Init+0x168>)
 800182c:	4013      	ands	r3, r2
 800182e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001830:	4b22      	ldr	r3, [pc, #136]	@ (80018bc <HAL_DMA_Init+0x168>)
 8001832:	681a      	ldr	r2, [r3, #0]
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	6859      	ldr	r1, [r3, #4]
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800183c:	f003 031c 	and.w	r3, r3, #28
 8001840:	fa01 f303 	lsl.w	r3, r1, r3
 8001844:	491d      	ldr	r1, [pc, #116]	@ (80018bc <HAL_DMA_Init+0x168>)
 8001846:	4313      	orrs	r3, r2
 8001848:	600b      	str	r3, [r1, #0]
 800184a:	e019      	b.n	8001880 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800184c:	4b1c      	ldr	r3, [pc, #112]	@ (80018c0 <HAL_DMA_Init+0x16c>)
 800184e:	681a      	ldr	r2, [r3, #0]
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001854:	f003 031c 	and.w	r3, r3, #28
 8001858:	210f      	movs	r1, #15
 800185a:	fa01 f303 	lsl.w	r3, r1, r3
 800185e:	43db      	mvns	r3, r3
 8001860:	4917      	ldr	r1, [pc, #92]	@ (80018c0 <HAL_DMA_Init+0x16c>)
 8001862:	4013      	ands	r3, r2
 8001864:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001866:	4b16      	ldr	r3, [pc, #88]	@ (80018c0 <HAL_DMA_Init+0x16c>)
 8001868:	681a      	ldr	r2, [r3, #0]
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6859      	ldr	r1, [r3, #4]
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001872:	f003 031c 	and.w	r3, r3, #28
 8001876:	fa01 f303 	lsl.w	r3, r1, r3
 800187a:	4911      	ldr	r1, [pc, #68]	@ (80018c0 <HAL_DMA_Init+0x16c>)
 800187c:	4313      	orrs	r3, r2
 800187e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2200      	movs	r2, #0
 8001884:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	2201      	movs	r2, #1
 800188a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	2200      	movs	r2, #0
 8001892:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001896:	2300      	movs	r3, #0
}
 8001898:	4618      	mov	r0, r3
 800189a:	3714      	adds	r7, #20
 800189c:	46bd      	mov	sp, r7
 800189e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a2:	4770      	bx	lr
 80018a4:	40020407 	.word	0x40020407
 80018a8:	bffdfff8 	.word	0xbffdfff8
 80018ac:	cccccccd 	.word	0xcccccccd
 80018b0:	40020000 	.word	0x40020000
 80018b4:	bffdfbf8 	.word	0xbffdfbf8
 80018b8:	40020400 	.word	0x40020400
 80018bc:	400200a8 	.word	0x400200a8
 80018c0:	400204a8 	.word	0x400204a8

080018c4 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b085      	sub	sp, #20
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80018cc:	2300      	movs	r3, #0
 80018ce:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80018d6:	b2db      	uxtb	r3, r3
 80018d8:	2b02      	cmp	r3, #2
 80018da:	d008      	beq.n	80018ee <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	2204      	movs	r2, #4
 80018e0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	2200      	movs	r2, #0
 80018e6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80018ea:	2301      	movs	r3, #1
 80018ec:	e022      	b.n	8001934 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	681a      	ldr	r2, [r3, #0]
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f022 020e 	bic.w	r2, r2, #14
 80018fc:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	681a      	ldr	r2, [r3, #0]
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	f022 0201 	bic.w	r2, r2, #1
 800190c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001912:	f003 021c 	and.w	r2, r3, #28
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800191a:	2101      	movs	r1, #1
 800191c:	fa01 f202 	lsl.w	r2, r1, r2
 8001920:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	2201      	movs	r2, #1
 8001926:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	2200      	movs	r2, #0
 800192e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8001932:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001934:	4618      	mov	r0, r3
 8001936:	3714      	adds	r7, #20
 8001938:	46bd      	mov	sp, r7
 800193a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193e:	4770      	bx	lr

08001940 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b084      	sub	sp, #16
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001948:	2300      	movs	r3, #0
 800194a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001952:	b2db      	uxtb	r3, r3
 8001954:	2b02      	cmp	r3, #2
 8001956:	d005      	beq.n	8001964 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	2204      	movs	r2, #4
 800195c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800195e:	2301      	movs	r3, #1
 8001960:	73fb      	strb	r3, [r7, #15]
 8001962:	e029      	b.n	80019b8 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	681a      	ldr	r2, [r3, #0]
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f022 020e 	bic.w	r2, r2, #14
 8001972:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	681a      	ldr	r2, [r3, #0]
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	f022 0201 	bic.w	r2, r2, #1
 8001982:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001988:	f003 021c 	and.w	r2, r3, #28
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001990:	2101      	movs	r1, #1
 8001992:	fa01 f202 	lsl.w	r2, r1, r2
 8001996:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	2201      	movs	r2, #1
 800199c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	2200      	movs	r2, #0
 80019a4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d003      	beq.n	80019b8 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019b4:	6878      	ldr	r0, [r7, #4]
 80019b6:	4798      	blx	r3
    }
  }
  return status;
 80019b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80019ba:	4618      	mov	r0, r3
 80019bc:	3710      	adds	r7, #16
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}

080019c2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80019c2:	b580      	push	{r7, lr}
 80019c4:	b084      	sub	sp, #16
 80019c6:	af00      	add	r7, sp, #0
 80019c8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019de:	f003 031c 	and.w	r3, r3, #28
 80019e2:	2204      	movs	r2, #4
 80019e4:	409a      	lsls	r2, r3
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	4013      	ands	r3, r2
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d026      	beq.n	8001a3c <HAL_DMA_IRQHandler+0x7a>
 80019ee:	68bb      	ldr	r3, [r7, #8]
 80019f0:	f003 0304 	and.w	r3, r3, #4
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d021      	beq.n	8001a3c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f003 0320 	and.w	r3, r3, #32
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d107      	bne.n	8001a16 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	681a      	ldr	r2, [r3, #0]
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f022 0204 	bic.w	r2, r2, #4
 8001a14:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a1a:	f003 021c 	and.w	r2, r3, #28
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a22:	2104      	movs	r1, #4
 8001a24:	fa01 f202 	lsl.w	r2, r1, r2
 8001a28:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d071      	beq.n	8001b16 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a36:	6878      	ldr	r0, [r7, #4]
 8001a38:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001a3a:	e06c      	b.n	8001b16 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a40:	f003 031c 	and.w	r3, r3, #28
 8001a44:	2202      	movs	r2, #2
 8001a46:	409a      	lsls	r2, r3
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	4013      	ands	r3, r2
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d02e      	beq.n	8001aae <HAL_DMA_IRQHandler+0xec>
 8001a50:	68bb      	ldr	r3, [r7, #8]
 8001a52:	f003 0302 	and.w	r3, r3, #2
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d029      	beq.n	8001aae <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f003 0320 	and.w	r3, r3, #32
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d10b      	bne.n	8001a80 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	681a      	ldr	r2, [r3, #0]
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f022 020a 	bic.w	r2, r2, #10
 8001a76:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	2201      	movs	r2, #1
 8001a7c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a84:	f003 021c 	and.w	r2, r3, #28
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a8c:	2102      	movs	r1, #2
 8001a8e:	fa01 f202 	lsl.w	r2, r1, r2
 8001a92:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	2200      	movs	r2, #0
 8001a98:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d038      	beq.n	8001b16 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001aa8:	6878      	ldr	r0, [r7, #4]
 8001aaa:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001aac:	e033      	b.n	8001b16 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ab2:	f003 031c 	and.w	r3, r3, #28
 8001ab6:	2208      	movs	r2, #8
 8001ab8:	409a      	lsls	r2, r3
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	4013      	ands	r3, r2
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d02a      	beq.n	8001b18 <HAL_DMA_IRQHandler+0x156>
 8001ac2:	68bb      	ldr	r3, [r7, #8]
 8001ac4:	f003 0308 	and.w	r3, r3, #8
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d025      	beq.n	8001b18 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	681a      	ldr	r2, [r3, #0]
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f022 020e 	bic.w	r2, r2, #14
 8001ada:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ae0:	f003 021c 	and.w	r2, r3, #28
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ae8:	2101      	movs	r1, #1
 8001aea:	fa01 f202 	lsl.w	r2, r1, r2
 8001aee:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2201      	movs	r2, #1
 8001af4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	2201      	movs	r2, #1
 8001afa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	2200      	movs	r2, #0
 8001b02:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d004      	beq.n	8001b18 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b12:	6878      	ldr	r0, [r7, #4]
 8001b14:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001b16:	bf00      	nop
 8001b18:	bf00      	nop
}
 8001b1a:	3710      	adds	r7, #16
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}

08001b20 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b20:	b480      	push	{r7}
 8001b22:	b087      	sub	sp, #28
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
 8001b28:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b2e:	e17f      	b.n	8001e30 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	681a      	ldr	r2, [r3, #0]
 8001b34:	2101      	movs	r1, #1
 8001b36:	697b      	ldr	r3, [r7, #20]
 8001b38:	fa01 f303 	lsl.w	r3, r1, r3
 8001b3c:	4013      	ands	r3, r2
 8001b3e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	f000 8171 	beq.w	8001e2a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	f003 0303 	and.w	r3, r3, #3
 8001b50:	2b01      	cmp	r3, #1
 8001b52:	d005      	beq.n	8001b60 <HAL_GPIO_Init+0x40>
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	f003 0303 	and.w	r3, r3, #3
 8001b5c:	2b02      	cmp	r3, #2
 8001b5e:	d130      	bne.n	8001bc2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	689b      	ldr	r3, [r3, #8]
 8001b64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001b66:	697b      	ldr	r3, [r7, #20]
 8001b68:	005b      	lsls	r3, r3, #1
 8001b6a:	2203      	movs	r2, #3
 8001b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b70:	43db      	mvns	r3, r3
 8001b72:	693a      	ldr	r2, [r7, #16]
 8001b74:	4013      	ands	r3, r2
 8001b76:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	68da      	ldr	r2, [r3, #12]
 8001b7c:	697b      	ldr	r3, [r7, #20]
 8001b7e:	005b      	lsls	r3, r3, #1
 8001b80:	fa02 f303 	lsl.w	r3, r2, r3
 8001b84:	693a      	ldr	r2, [r7, #16]
 8001b86:	4313      	orrs	r3, r2
 8001b88:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	693a      	ldr	r2, [r7, #16]
 8001b8e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	685b      	ldr	r3, [r3, #4]
 8001b94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001b96:	2201      	movs	r2, #1
 8001b98:	697b      	ldr	r3, [r7, #20]
 8001b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b9e:	43db      	mvns	r3, r3
 8001ba0:	693a      	ldr	r2, [r7, #16]
 8001ba2:	4013      	ands	r3, r2
 8001ba4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	091b      	lsrs	r3, r3, #4
 8001bac:	f003 0201 	and.w	r2, r3, #1
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb6:	693a      	ldr	r2, [r7, #16]
 8001bb8:	4313      	orrs	r3, r2
 8001bba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	693a      	ldr	r2, [r7, #16]
 8001bc0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	685b      	ldr	r3, [r3, #4]
 8001bc6:	f003 0303 	and.w	r3, r3, #3
 8001bca:	2b03      	cmp	r3, #3
 8001bcc:	d118      	bne.n	8001c00 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bd2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001bd4:	2201      	movs	r2, #1
 8001bd6:	697b      	ldr	r3, [r7, #20]
 8001bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bdc:	43db      	mvns	r3, r3
 8001bde:	693a      	ldr	r2, [r7, #16]
 8001be0:	4013      	ands	r3, r2
 8001be2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	08db      	lsrs	r3, r3, #3
 8001bea:	f003 0201 	and.w	r2, r3, #1
 8001bee:	697b      	ldr	r3, [r7, #20]
 8001bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf4:	693a      	ldr	r2, [r7, #16]
 8001bf6:	4313      	orrs	r3, r2
 8001bf8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	693a      	ldr	r2, [r7, #16]
 8001bfe:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	f003 0303 	and.w	r3, r3, #3
 8001c08:	2b03      	cmp	r3, #3
 8001c0a:	d017      	beq.n	8001c3c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	68db      	ldr	r3, [r3, #12]
 8001c10:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001c12:	697b      	ldr	r3, [r7, #20]
 8001c14:	005b      	lsls	r3, r3, #1
 8001c16:	2203      	movs	r2, #3
 8001c18:	fa02 f303 	lsl.w	r3, r2, r3
 8001c1c:	43db      	mvns	r3, r3
 8001c1e:	693a      	ldr	r2, [r7, #16]
 8001c20:	4013      	ands	r3, r2
 8001c22:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	689a      	ldr	r2, [r3, #8]
 8001c28:	697b      	ldr	r3, [r7, #20]
 8001c2a:	005b      	lsls	r3, r3, #1
 8001c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c30:	693a      	ldr	r2, [r7, #16]
 8001c32:	4313      	orrs	r3, r2
 8001c34:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	693a      	ldr	r2, [r7, #16]
 8001c3a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	f003 0303 	and.w	r3, r3, #3
 8001c44:	2b02      	cmp	r3, #2
 8001c46:	d123      	bne.n	8001c90 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001c48:	697b      	ldr	r3, [r7, #20]
 8001c4a:	08da      	lsrs	r2, r3, #3
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	3208      	adds	r2, #8
 8001c50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c54:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001c56:	697b      	ldr	r3, [r7, #20]
 8001c58:	f003 0307 	and.w	r3, r3, #7
 8001c5c:	009b      	lsls	r3, r3, #2
 8001c5e:	220f      	movs	r2, #15
 8001c60:	fa02 f303 	lsl.w	r3, r2, r3
 8001c64:	43db      	mvns	r3, r3
 8001c66:	693a      	ldr	r2, [r7, #16]
 8001c68:	4013      	ands	r3, r2
 8001c6a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	691a      	ldr	r2, [r3, #16]
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	f003 0307 	and.w	r3, r3, #7
 8001c76:	009b      	lsls	r3, r3, #2
 8001c78:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7c:	693a      	ldr	r2, [r7, #16]
 8001c7e:	4313      	orrs	r3, r2
 8001c80:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001c82:	697b      	ldr	r3, [r7, #20]
 8001c84:	08da      	lsrs	r2, r3, #3
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	3208      	adds	r2, #8
 8001c8a:	6939      	ldr	r1, [r7, #16]
 8001c8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001c96:	697b      	ldr	r3, [r7, #20]
 8001c98:	005b      	lsls	r3, r3, #1
 8001c9a:	2203      	movs	r2, #3
 8001c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca0:	43db      	mvns	r3, r3
 8001ca2:	693a      	ldr	r2, [r7, #16]
 8001ca4:	4013      	ands	r3, r2
 8001ca6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	685b      	ldr	r3, [r3, #4]
 8001cac:	f003 0203 	and.w	r2, r3, #3
 8001cb0:	697b      	ldr	r3, [r7, #20]
 8001cb2:	005b      	lsls	r3, r3, #1
 8001cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb8:	693a      	ldr	r2, [r7, #16]
 8001cba:	4313      	orrs	r3, r2
 8001cbc:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	693a      	ldr	r2, [r7, #16]
 8001cc2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	f000 80ac 	beq.w	8001e2a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cd2:	4b5f      	ldr	r3, [pc, #380]	@ (8001e50 <HAL_GPIO_Init+0x330>)
 8001cd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cd6:	4a5e      	ldr	r2, [pc, #376]	@ (8001e50 <HAL_GPIO_Init+0x330>)
 8001cd8:	f043 0301 	orr.w	r3, r3, #1
 8001cdc:	6613      	str	r3, [r2, #96]	@ 0x60
 8001cde:	4b5c      	ldr	r3, [pc, #368]	@ (8001e50 <HAL_GPIO_Init+0x330>)
 8001ce0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ce2:	f003 0301 	and.w	r3, r3, #1
 8001ce6:	60bb      	str	r3, [r7, #8]
 8001ce8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001cea:	4a5a      	ldr	r2, [pc, #360]	@ (8001e54 <HAL_GPIO_Init+0x334>)
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	089b      	lsrs	r3, r3, #2
 8001cf0:	3302      	adds	r3, #2
 8001cf2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cf6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001cf8:	697b      	ldr	r3, [r7, #20]
 8001cfa:	f003 0303 	and.w	r3, r3, #3
 8001cfe:	009b      	lsls	r3, r3, #2
 8001d00:	220f      	movs	r2, #15
 8001d02:	fa02 f303 	lsl.w	r3, r2, r3
 8001d06:	43db      	mvns	r3, r3
 8001d08:	693a      	ldr	r2, [r7, #16]
 8001d0a:	4013      	ands	r3, r2
 8001d0c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001d14:	d025      	beq.n	8001d62 <HAL_GPIO_Init+0x242>
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	4a4f      	ldr	r2, [pc, #316]	@ (8001e58 <HAL_GPIO_Init+0x338>)
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d01f      	beq.n	8001d5e <HAL_GPIO_Init+0x23e>
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	4a4e      	ldr	r2, [pc, #312]	@ (8001e5c <HAL_GPIO_Init+0x33c>)
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d019      	beq.n	8001d5a <HAL_GPIO_Init+0x23a>
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	4a4d      	ldr	r2, [pc, #308]	@ (8001e60 <HAL_GPIO_Init+0x340>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d013      	beq.n	8001d56 <HAL_GPIO_Init+0x236>
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	4a4c      	ldr	r2, [pc, #304]	@ (8001e64 <HAL_GPIO_Init+0x344>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d00d      	beq.n	8001d52 <HAL_GPIO_Init+0x232>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	4a4b      	ldr	r2, [pc, #300]	@ (8001e68 <HAL_GPIO_Init+0x348>)
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d007      	beq.n	8001d4e <HAL_GPIO_Init+0x22e>
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	4a4a      	ldr	r2, [pc, #296]	@ (8001e6c <HAL_GPIO_Init+0x34c>)
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d101      	bne.n	8001d4a <HAL_GPIO_Init+0x22a>
 8001d46:	2306      	movs	r3, #6
 8001d48:	e00c      	b.n	8001d64 <HAL_GPIO_Init+0x244>
 8001d4a:	2307      	movs	r3, #7
 8001d4c:	e00a      	b.n	8001d64 <HAL_GPIO_Init+0x244>
 8001d4e:	2305      	movs	r3, #5
 8001d50:	e008      	b.n	8001d64 <HAL_GPIO_Init+0x244>
 8001d52:	2304      	movs	r3, #4
 8001d54:	e006      	b.n	8001d64 <HAL_GPIO_Init+0x244>
 8001d56:	2303      	movs	r3, #3
 8001d58:	e004      	b.n	8001d64 <HAL_GPIO_Init+0x244>
 8001d5a:	2302      	movs	r3, #2
 8001d5c:	e002      	b.n	8001d64 <HAL_GPIO_Init+0x244>
 8001d5e:	2301      	movs	r3, #1
 8001d60:	e000      	b.n	8001d64 <HAL_GPIO_Init+0x244>
 8001d62:	2300      	movs	r3, #0
 8001d64:	697a      	ldr	r2, [r7, #20]
 8001d66:	f002 0203 	and.w	r2, r2, #3
 8001d6a:	0092      	lsls	r2, r2, #2
 8001d6c:	4093      	lsls	r3, r2
 8001d6e:	693a      	ldr	r2, [r7, #16]
 8001d70:	4313      	orrs	r3, r2
 8001d72:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001d74:	4937      	ldr	r1, [pc, #220]	@ (8001e54 <HAL_GPIO_Init+0x334>)
 8001d76:	697b      	ldr	r3, [r7, #20]
 8001d78:	089b      	lsrs	r3, r3, #2
 8001d7a:	3302      	adds	r3, #2
 8001d7c:	693a      	ldr	r2, [r7, #16]
 8001d7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001d82:	4b3b      	ldr	r3, [pc, #236]	@ (8001e70 <HAL_GPIO_Init+0x350>)
 8001d84:	689b      	ldr	r3, [r3, #8]
 8001d86:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	43db      	mvns	r3, r3
 8001d8c:	693a      	ldr	r2, [r7, #16]
 8001d8e:	4013      	ands	r3, r2
 8001d90:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d003      	beq.n	8001da6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001d9e:	693a      	ldr	r2, [r7, #16]
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	4313      	orrs	r3, r2
 8001da4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001da6:	4a32      	ldr	r2, [pc, #200]	@ (8001e70 <HAL_GPIO_Init+0x350>)
 8001da8:	693b      	ldr	r3, [r7, #16]
 8001daa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001dac:	4b30      	ldr	r3, [pc, #192]	@ (8001e70 <HAL_GPIO_Init+0x350>)
 8001dae:	68db      	ldr	r3, [r3, #12]
 8001db0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	43db      	mvns	r3, r3
 8001db6:	693a      	ldr	r2, [r7, #16]
 8001db8:	4013      	ands	r3, r2
 8001dba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d003      	beq.n	8001dd0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001dc8:	693a      	ldr	r2, [r7, #16]
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	4313      	orrs	r3, r2
 8001dce:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001dd0:	4a27      	ldr	r2, [pc, #156]	@ (8001e70 <HAL_GPIO_Init+0x350>)
 8001dd2:	693b      	ldr	r3, [r7, #16]
 8001dd4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001dd6:	4b26      	ldr	r3, [pc, #152]	@ (8001e70 <HAL_GPIO_Init+0x350>)
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	43db      	mvns	r3, r3
 8001de0:	693a      	ldr	r2, [r7, #16]
 8001de2:	4013      	ands	r3, r2
 8001de4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d003      	beq.n	8001dfa <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001df2:	693a      	ldr	r2, [r7, #16]
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	4313      	orrs	r3, r2
 8001df8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001dfa:	4a1d      	ldr	r2, [pc, #116]	@ (8001e70 <HAL_GPIO_Init+0x350>)
 8001dfc:	693b      	ldr	r3, [r7, #16]
 8001dfe:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001e00:	4b1b      	ldr	r3, [pc, #108]	@ (8001e70 <HAL_GPIO_Init+0x350>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	43db      	mvns	r3, r3
 8001e0a:	693a      	ldr	r2, [r7, #16]
 8001e0c:	4013      	ands	r3, r2
 8001e0e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d003      	beq.n	8001e24 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001e1c:	693a      	ldr	r2, [r7, #16]
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	4313      	orrs	r3, r2
 8001e22:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001e24:	4a12      	ldr	r2, [pc, #72]	@ (8001e70 <HAL_GPIO_Init+0x350>)
 8001e26:	693b      	ldr	r3, [r7, #16]
 8001e28:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001e2a:	697b      	ldr	r3, [r7, #20]
 8001e2c:	3301      	adds	r3, #1
 8001e2e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	681a      	ldr	r2, [r3, #0]
 8001e34:	697b      	ldr	r3, [r7, #20]
 8001e36:	fa22 f303 	lsr.w	r3, r2, r3
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	f47f ae78 	bne.w	8001b30 <HAL_GPIO_Init+0x10>
  }
}
 8001e40:	bf00      	nop
 8001e42:	bf00      	nop
 8001e44:	371c      	adds	r7, #28
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr
 8001e4e:	bf00      	nop
 8001e50:	40021000 	.word	0x40021000
 8001e54:	40010000 	.word	0x40010000
 8001e58:	48000400 	.word	0x48000400
 8001e5c:	48000800 	.word	0x48000800
 8001e60:	48000c00 	.word	0x48000c00
 8001e64:	48001000 	.word	0x48001000
 8001e68:	48001400 	.word	0x48001400
 8001e6c:	48001800 	.word	0x48001800
 8001e70:	40010400 	.word	0x40010400

08001e74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e74:	b480      	push	{r7}
 8001e76:	b083      	sub	sp, #12
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
 8001e7c:	460b      	mov	r3, r1
 8001e7e:	807b      	strh	r3, [r7, #2]
 8001e80:	4613      	mov	r3, r2
 8001e82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e84:	787b      	ldrb	r3, [r7, #1]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d003      	beq.n	8001e92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001e8a:	887a      	ldrh	r2, [r7, #2]
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001e90:	e002      	b.n	8001e98 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001e92:	887a      	ldrh	r2, [r7, #2]
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001e98:	bf00      	nop
 8001e9a:	370c      	adds	r7, #12
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea2:	4770      	bx	lr

08001ea4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b082      	sub	sp, #8
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d101      	bne.n	8001eb6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	e08d      	b.n	8001fd2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001ebc:	b2db      	uxtb	r3, r3
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d106      	bne.n	8001ed0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001eca:	6878      	ldr	r0, [r7, #4]
 8001ecc:	f7fe fc68 	bl	80007a0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2224      	movs	r2, #36	@ 0x24
 8001ed4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	681a      	ldr	r2, [r3, #0]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f022 0201 	bic.w	r2, r2, #1
 8001ee6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	685a      	ldr	r2, [r3, #4]
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001ef4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	689a      	ldr	r2, [r3, #8]
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001f04:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	68db      	ldr	r3, [r3, #12]
 8001f0a:	2b01      	cmp	r3, #1
 8001f0c:	d107      	bne.n	8001f1e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	689a      	ldr	r2, [r3, #8]
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001f1a:	609a      	str	r2, [r3, #8]
 8001f1c:	e006      	b.n	8001f2c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	689a      	ldr	r2, [r3, #8]
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001f2a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	68db      	ldr	r3, [r3, #12]
 8001f30:	2b02      	cmp	r3, #2
 8001f32:	d108      	bne.n	8001f46 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	685a      	ldr	r2, [r3, #4]
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001f42:	605a      	str	r2, [r3, #4]
 8001f44:	e007      	b.n	8001f56 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	685a      	ldr	r2, [r3, #4]
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001f54:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	687a      	ldr	r2, [r7, #4]
 8001f5e:	6812      	ldr	r2, [r2, #0]
 8001f60:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001f64:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001f68:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	68da      	ldr	r2, [r3, #12]
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001f78:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	691a      	ldr	r2, [r3, #16]
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	695b      	ldr	r3, [r3, #20]
 8001f82:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	699b      	ldr	r3, [r3, #24]
 8001f8a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	430a      	orrs	r2, r1
 8001f92:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	69d9      	ldr	r1, [r3, #28]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6a1a      	ldr	r2, [r3, #32]
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	430a      	orrs	r2, r1
 8001fa2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	681a      	ldr	r2, [r3, #0]
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f042 0201 	orr.w	r2, r2, #1
 8001fb2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	2220      	movs	r2, #32
 8001fbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2200      	movs	r2, #0
 8001fcc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001fd0:	2300      	movs	r3, #0
}
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	3708      	adds	r7, #8
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}

08001fda <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001fda:	b480      	push	{r7}
 8001fdc:	b083      	sub	sp, #12
 8001fde:	af00      	add	r7, sp, #0
 8001fe0:	6078      	str	r0, [r7, #4]
 8001fe2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001fea:	b2db      	uxtb	r3, r3
 8001fec:	2b20      	cmp	r3, #32
 8001fee:	d138      	bne.n	8002062 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001ff6:	2b01      	cmp	r3, #1
 8001ff8:	d101      	bne.n	8001ffe <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001ffa:	2302      	movs	r3, #2
 8001ffc:	e032      	b.n	8002064 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2201      	movs	r2, #1
 8002002:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2224      	movs	r2, #36	@ 0x24
 800200a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	681a      	ldr	r2, [r3, #0]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f022 0201 	bic.w	r2, r2, #1
 800201c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	681a      	ldr	r2, [r3, #0]
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800202c:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	6819      	ldr	r1, [r3, #0]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	683a      	ldr	r2, [r7, #0]
 800203a:	430a      	orrs	r2, r1
 800203c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	681a      	ldr	r2, [r3, #0]
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f042 0201 	orr.w	r2, r2, #1
 800204c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2220      	movs	r2, #32
 8002052:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	2200      	movs	r2, #0
 800205a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800205e:	2300      	movs	r3, #0
 8002060:	e000      	b.n	8002064 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002062:	2302      	movs	r3, #2
  }
}
 8002064:	4618      	mov	r0, r3
 8002066:	370c      	adds	r7, #12
 8002068:	46bd      	mov	sp, r7
 800206a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206e:	4770      	bx	lr

08002070 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002070:	b480      	push	{r7}
 8002072:	b085      	sub	sp, #20
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
 8002078:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002080:	b2db      	uxtb	r3, r3
 8002082:	2b20      	cmp	r3, #32
 8002084:	d139      	bne.n	80020fa <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800208c:	2b01      	cmp	r3, #1
 800208e:	d101      	bne.n	8002094 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002090:	2302      	movs	r3, #2
 8002092:	e033      	b.n	80020fc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2201      	movs	r2, #1
 8002098:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2224      	movs	r2, #36	@ 0x24
 80020a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	681a      	ldr	r2, [r3, #0]
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f022 0201 	bic.w	r2, r2, #1
 80020b2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80020c2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	021b      	lsls	r3, r3, #8
 80020c8:	68fa      	ldr	r2, [r7, #12]
 80020ca:	4313      	orrs	r3, r2
 80020cc:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	68fa      	ldr	r2, [r7, #12]
 80020d4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	681a      	ldr	r2, [r3, #0]
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f042 0201 	orr.w	r2, r2, #1
 80020e4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2220      	movs	r2, #32
 80020ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2200      	movs	r2, #0
 80020f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80020f6:	2300      	movs	r3, #0
 80020f8:	e000      	b.n	80020fc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80020fa:	2302      	movs	r3, #2
  }
}
 80020fc:	4618      	mov	r0, r3
 80020fe:	3714      	adds	r7, #20
 8002100:	46bd      	mov	sp, r7
 8002102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002106:	4770      	bx	lr

08002108 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002108:	b480      	push	{r7}
 800210a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800210c:	4b04      	ldr	r3, [pc, #16]	@ (8002120 <HAL_PWREx_GetVoltageRange+0x18>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002114:	4618      	mov	r0, r3
 8002116:	46bd      	mov	sp, r7
 8002118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211c:	4770      	bx	lr
 800211e:	bf00      	nop
 8002120:	40007000 	.word	0x40007000

08002124 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002124:	b480      	push	{r7}
 8002126:	b085      	sub	sp, #20
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002132:	d130      	bne.n	8002196 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002134:	4b23      	ldr	r3, [pc, #140]	@ (80021c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800213c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002140:	d038      	beq.n	80021b4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002142:	4b20      	ldr	r3, [pc, #128]	@ (80021c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800214a:	4a1e      	ldr	r2, [pc, #120]	@ (80021c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800214c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002150:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002152:	4b1d      	ldr	r3, [pc, #116]	@ (80021c8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	2232      	movs	r2, #50	@ 0x32
 8002158:	fb02 f303 	mul.w	r3, r2, r3
 800215c:	4a1b      	ldr	r2, [pc, #108]	@ (80021cc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800215e:	fba2 2303 	umull	r2, r3, r2, r3
 8002162:	0c9b      	lsrs	r3, r3, #18
 8002164:	3301      	adds	r3, #1
 8002166:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002168:	e002      	b.n	8002170 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	3b01      	subs	r3, #1
 800216e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002170:	4b14      	ldr	r3, [pc, #80]	@ (80021c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002172:	695b      	ldr	r3, [r3, #20]
 8002174:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002178:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800217c:	d102      	bne.n	8002184 <HAL_PWREx_ControlVoltageScaling+0x60>
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	2b00      	cmp	r3, #0
 8002182:	d1f2      	bne.n	800216a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002184:	4b0f      	ldr	r3, [pc, #60]	@ (80021c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002186:	695b      	ldr	r3, [r3, #20]
 8002188:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800218c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002190:	d110      	bne.n	80021b4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002192:	2303      	movs	r3, #3
 8002194:	e00f      	b.n	80021b6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002196:	4b0b      	ldr	r3, [pc, #44]	@ (80021c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800219e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80021a2:	d007      	beq.n	80021b4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80021a4:	4b07      	ldr	r3, [pc, #28]	@ (80021c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80021ac:	4a05      	ldr	r2, [pc, #20]	@ (80021c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021ae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80021b2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80021b4:	2300      	movs	r3, #0
}
 80021b6:	4618      	mov	r0, r3
 80021b8:	3714      	adds	r7, #20
 80021ba:	46bd      	mov	sp, r7
 80021bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c0:	4770      	bx	lr
 80021c2:	bf00      	nop
 80021c4:	40007000 	.word	0x40007000
 80021c8:	20000000 	.word	0x20000000
 80021cc:	431bde83 	.word	0x431bde83

080021d0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b088      	sub	sp, #32
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d101      	bne.n	80021e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80021de:	2301      	movs	r3, #1
 80021e0:	e3ca      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80021e2:	4b97      	ldr	r3, [pc, #604]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 80021e4:	689b      	ldr	r3, [r3, #8]
 80021e6:	f003 030c 	and.w	r3, r3, #12
 80021ea:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80021ec:	4b94      	ldr	r3, [pc, #592]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 80021ee:	68db      	ldr	r3, [r3, #12]
 80021f0:	f003 0303 	and.w	r3, r3, #3
 80021f4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f003 0310 	and.w	r3, r3, #16
 80021fe:	2b00      	cmp	r3, #0
 8002200:	f000 80e4 	beq.w	80023cc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002204:	69bb      	ldr	r3, [r7, #24]
 8002206:	2b00      	cmp	r3, #0
 8002208:	d007      	beq.n	800221a <HAL_RCC_OscConfig+0x4a>
 800220a:	69bb      	ldr	r3, [r7, #24]
 800220c:	2b0c      	cmp	r3, #12
 800220e:	f040 808b 	bne.w	8002328 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002212:	697b      	ldr	r3, [r7, #20]
 8002214:	2b01      	cmp	r3, #1
 8002216:	f040 8087 	bne.w	8002328 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800221a:	4b89      	ldr	r3, [pc, #548]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f003 0302 	and.w	r3, r3, #2
 8002222:	2b00      	cmp	r3, #0
 8002224:	d005      	beq.n	8002232 <HAL_RCC_OscConfig+0x62>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	699b      	ldr	r3, [r3, #24]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d101      	bne.n	8002232 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800222e:	2301      	movs	r3, #1
 8002230:	e3a2      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6a1a      	ldr	r2, [r3, #32]
 8002236:	4b82      	ldr	r3, [pc, #520]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f003 0308 	and.w	r3, r3, #8
 800223e:	2b00      	cmp	r3, #0
 8002240:	d004      	beq.n	800224c <HAL_RCC_OscConfig+0x7c>
 8002242:	4b7f      	ldr	r3, [pc, #508]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800224a:	e005      	b.n	8002258 <HAL_RCC_OscConfig+0x88>
 800224c:	4b7c      	ldr	r3, [pc, #496]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 800224e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002252:	091b      	lsrs	r3, r3, #4
 8002254:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002258:	4293      	cmp	r3, r2
 800225a:	d223      	bcs.n	80022a4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6a1b      	ldr	r3, [r3, #32]
 8002260:	4618      	mov	r0, r3
 8002262:	f000 fd87 	bl	8002d74 <RCC_SetFlashLatencyFromMSIRange>
 8002266:	4603      	mov	r3, r0
 8002268:	2b00      	cmp	r3, #0
 800226a:	d001      	beq.n	8002270 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800226c:	2301      	movs	r3, #1
 800226e:	e383      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002270:	4b73      	ldr	r3, [pc, #460]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a72      	ldr	r2, [pc, #456]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 8002276:	f043 0308 	orr.w	r3, r3, #8
 800227a:	6013      	str	r3, [r2, #0]
 800227c:	4b70      	ldr	r3, [pc, #448]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6a1b      	ldr	r3, [r3, #32]
 8002288:	496d      	ldr	r1, [pc, #436]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 800228a:	4313      	orrs	r3, r2
 800228c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800228e:	4b6c      	ldr	r3, [pc, #432]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	69db      	ldr	r3, [r3, #28]
 800229a:	021b      	lsls	r3, r3, #8
 800229c:	4968      	ldr	r1, [pc, #416]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 800229e:	4313      	orrs	r3, r2
 80022a0:	604b      	str	r3, [r1, #4]
 80022a2:	e025      	b.n	80022f0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80022a4:	4b66      	ldr	r3, [pc, #408]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a65      	ldr	r2, [pc, #404]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 80022aa:	f043 0308 	orr.w	r3, r3, #8
 80022ae:	6013      	str	r3, [r2, #0]
 80022b0:	4b63      	ldr	r3, [pc, #396]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6a1b      	ldr	r3, [r3, #32]
 80022bc:	4960      	ldr	r1, [pc, #384]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 80022be:	4313      	orrs	r3, r2
 80022c0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80022c2:	4b5f      	ldr	r3, [pc, #380]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	69db      	ldr	r3, [r3, #28]
 80022ce:	021b      	lsls	r3, r3, #8
 80022d0:	495b      	ldr	r1, [pc, #364]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 80022d2:	4313      	orrs	r3, r2
 80022d4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80022d6:	69bb      	ldr	r3, [r7, #24]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d109      	bne.n	80022f0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6a1b      	ldr	r3, [r3, #32]
 80022e0:	4618      	mov	r0, r3
 80022e2:	f000 fd47 	bl	8002d74 <RCC_SetFlashLatencyFromMSIRange>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d001      	beq.n	80022f0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80022ec:	2301      	movs	r3, #1
 80022ee:	e343      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80022f0:	f000 fc4a 	bl	8002b88 <HAL_RCC_GetSysClockFreq>
 80022f4:	4602      	mov	r2, r0
 80022f6:	4b52      	ldr	r3, [pc, #328]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 80022f8:	689b      	ldr	r3, [r3, #8]
 80022fa:	091b      	lsrs	r3, r3, #4
 80022fc:	f003 030f 	and.w	r3, r3, #15
 8002300:	4950      	ldr	r1, [pc, #320]	@ (8002444 <HAL_RCC_OscConfig+0x274>)
 8002302:	5ccb      	ldrb	r3, [r1, r3]
 8002304:	f003 031f 	and.w	r3, r3, #31
 8002308:	fa22 f303 	lsr.w	r3, r2, r3
 800230c:	4a4e      	ldr	r2, [pc, #312]	@ (8002448 <HAL_RCC_OscConfig+0x278>)
 800230e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002310:	4b4e      	ldr	r3, [pc, #312]	@ (800244c <HAL_RCC_OscConfig+0x27c>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4618      	mov	r0, r3
 8002316:	f7fe fec7 	bl	80010a8 <HAL_InitTick>
 800231a:	4603      	mov	r3, r0
 800231c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800231e:	7bfb      	ldrb	r3, [r7, #15]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d052      	beq.n	80023ca <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002324:	7bfb      	ldrb	r3, [r7, #15]
 8002326:	e327      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	699b      	ldr	r3, [r3, #24]
 800232c:	2b00      	cmp	r3, #0
 800232e:	d032      	beq.n	8002396 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002330:	4b43      	ldr	r3, [pc, #268]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4a42      	ldr	r2, [pc, #264]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 8002336:	f043 0301 	orr.w	r3, r3, #1
 800233a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800233c:	f7ff f91c 	bl	8001578 <HAL_GetTick>
 8002340:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002342:	e008      	b.n	8002356 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002344:	f7ff f918 	bl	8001578 <HAL_GetTick>
 8002348:	4602      	mov	r2, r0
 800234a:	693b      	ldr	r3, [r7, #16]
 800234c:	1ad3      	subs	r3, r2, r3
 800234e:	2b02      	cmp	r3, #2
 8002350:	d901      	bls.n	8002356 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002352:	2303      	movs	r3, #3
 8002354:	e310      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002356:	4b3a      	ldr	r3, [pc, #232]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f003 0302 	and.w	r3, r3, #2
 800235e:	2b00      	cmp	r3, #0
 8002360:	d0f0      	beq.n	8002344 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002362:	4b37      	ldr	r3, [pc, #220]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	4a36      	ldr	r2, [pc, #216]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 8002368:	f043 0308 	orr.w	r3, r3, #8
 800236c:	6013      	str	r3, [r2, #0]
 800236e:	4b34      	ldr	r3, [pc, #208]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6a1b      	ldr	r3, [r3, #32]
 800237a:	4931      	ldr	r1, [pc, #196]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 800237c:	4313      	orrs	r3, r2
 800237e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002380:	4b2f      	ldr	r3, [pc, #188]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	69db      	ldr	r3, [r3, #28]
 800238c:	021b      	lsls	r3, r3, #8
 800238e:	492c      	ldr	r1, [pc, #176]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 8002390:	4313      	orrs	r3, r2
 8002392:	604b      	str	r3, [r1, #4]
 8002394:	e01a      	b.n	80023cc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002396:	4b2a      	ldr	r3, [pc, #168]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	4a29      	ldr	r2, [pc, #164]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 800239c:	f023 0301 	bic.w	r3, r3, #1
 80023a0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80023a2:	f7ff f8e9 	bl	8001578 <HAL_GetTick>
 80023a6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80023a8:	e008      	b.n	80023bc <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80023aa:	f7ff f8e5 	bl	8001578 <HAL_GetTick>
 80023ae:	4602      	mov	r2, r0
 80023b0:	693b      	ldr	r3, [r7, #16]
 80023b2:	1ad3      	subs	r3, r2, r3
 80023b4:	2b02      	cmp	r3, #2
 80023b6:	d901      	bls.n	80023bc <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80023b8:	2303      	movs	r3, #3
 80023ba:	e2dd      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80023bc:	4b20      	ldr	r3, [pc, #128]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f003 0302 	and.w	r3, r3, #2
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d1f0      	bne.n	80023aa <HAL_RCC_OscConfig+0x1da>
 80023c8:	e000      	b.n	80023cc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80023ca:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f003 0301 	and.w	r3, r3, #1
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d074      	beq.n	80024c2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80023d8:	69bb      	ldr	r3, [r7, #24]
 80023da:	2b08      	cmp	r3, #8
 80023dc:	d005      	beq.n	80023ea <HAL_RCC_OscConfig+0x21a>
 80023de:	69bb      	ldr	r3, [r7, #24]
 80023e0:	2b0c      	cmp	r3, #12
 80023e2:	d10e      	bne.n	8002402 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80023e4:	697b      	ldr	r3, [r7, #20]
 80023e6:	2b03      	cmp	r3, #3
 80023e8:	d10b      	bne.n	8002402 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023ea:	4b15      	ldr	r3, [pc, #84]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d064      	beq.n	80024c0 <HAL_RCC_OscConfig+0x2f0>
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d160      	bne.n	80024c0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80023fe:	2301      	movs	r3, #1
 8002400:	e2ba      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800240a:	d106      	bne.n	800241a <HAL_RCC_OscConfig+0x24a>
 800240c:	4b0c      	ldr	r3, [pc, #48]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a0b      	ldr	r2, [pc, #44]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 8002412:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002416:	6013      	str	r3, [r2, #0]
 8002418:	e026      	b.n	8002468 <HAL_RCC_OscConfig+0x298>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002422:	d115      	bne.n	8002450 <HAL_RCC_OscConfig+0x280>
 8002424:	4b06      	ldr	r3, [pc, #24]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a05      	ldr	r2, [pc, #20]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 800242a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800242e:	6013      	str	r3, [r2, #0]
 8002430:	4b03      	ldr	r3, [pc, #12]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4a02      	ldr	r2, [pc, #8]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 8002436:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800243a:	6013      	str	r3, [r2, #0]
 800243c:	e014      	b.n	8002468 <HAL_RCC_OscConfig+0x298>
 800243e:	bf00      	nop
 8002440:	40021000 	.word	0x40021000
 8002444:	08009ce8 	.word	0x08009ce8
 8002448:	20000000 	.word	0x20000000
 800244c:	20000004 	.word	0x20000004
 8002450:	4ba0      	ldr	r3, [pc, #640]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4a9f      	ldr	r2, [pc, #636]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 8002456:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800245a:	6013      	str	r3, [r2, #0]
 800245c:	4b9d      	ldr	r3, [pc, #628]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a9c      	ldr	r2, [pc, #624]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 8002462:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002466:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d013      	beq.n	8002498 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002470:	f7ff f882 	bl	8001578 <HAL_GetTick>
 8002474:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002476:	e008      	b.n	800248a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002478:	f7ff f87e 	bl	8001578 <HAL_GetTick>
 800247c:	4602      	mov	r2, r0
 800247e:	693b      	ldr	r3, [r7, #16]
 8002480:	1ad3      	subs	r3, r2, r3
 8002482:	2b64      	cmp	r3, #100	@ 0x64
 8002484:	d901      	bls.n	800248a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002486:	2303      	movs	r3, #3
 8002488:	e276      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800248a:	4b92      	ldr	r3, [pc, #584]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002492:	2b00      	cmp	r3, #0
 8002494:	d0f0      	beq.n	8002478 <HAL_RCC_OscConfig+0x2a8>
 8002496:	e014      	b.n	80024c2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002498:	f7ff f86e 	bl	8001578 <HAL_GetTick>
 800249c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800249e:	e008      	b.n	80024b2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024a0:	f7ff f86a 	bl	8001578 <HAL_GetTick>
 80024a4:	4602      	mov	r2, r0
 80024a6:	693b      	ldr	r3, [r7, #16]
 80024a8:	1ad3      	subs	r3, r2, r3
 80024aa:	2b64      	cmp	r3, #100	@ 0x64
 80024ac:	d901      	bls.n	80024b2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80024ae:	2303      	movs	r3, #3
 80024b0:	e262      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80024b2:	4b88      	ldr	r3, [pc, #544]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d1f0      	bne.n	80024a0 <HAL_RCC_OscConfig+0x2d0>
 80024be:	e000      	b.n	80024c2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f003 0302 	and.w	r3, r3, #2
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d060      	beq.n	8002590 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80024ce:	69bb      	ldr	r3, [r7, #24]
 80024d0:	2b04      	cmp	r3, #4
 80024d2:	d005      	beq.n	80024e0 <HAL_RCC_OscConfig+0x310>
 80024d4:	69bb      	ldr	r3, [r7, #24]
 80024d6:	2b0c      	cmp	r3, #12
 80024d8:	d119      	bne.n	800250e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80024da:	697b      	ldr	r3, [r7, #20]
 80024dc:	2b02      	cmp	r3, #2
 80024de:	d116      	bne.n	800250e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80024e0:	4b7c      	ldr	r3, [pc, #496]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d005      	beq.n	80024f8 <HAL_RCC_OscConfig+0x328>
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	68db      	ldr	r3, [r3, #12]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d101      	bne.n	80024f8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80024f4:	2301      	movs	r3, #1
 80024f6:	e23f      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024f8:	4b76      	ldr	r3, [pc, #472]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	691b      	ldr	r3, [r3, #16]
 8002504:	061b      	lsls	r3, r3, #24
 8002506:	4973      	ldr	r1, [pc, #460]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 8002508:	4313      	orrs	r3, r2
 800250a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800250c:	e040      	b.n	8002590 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	68db      	ldr	r3, [r3, #12]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d023      	beq.n	800255e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002516:	4b6f      	ldr	r3, [pc, #444]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4a6e      	ldr	r2, [pc, #440]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 800251c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002520:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002522:	f7ff f829 	bl	8001578 <HAL_GetTick>
 8002526:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002528:	e008      	b.n	800253c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800252a:	f7ff f825 	bl	8001578 <HAL_GetTick>
 800252e:	4602      	mov	r2, r0
 8002530:	693b      	ldr	r3, [r7, #16]
 8002532:	1ad3      	subs	r3, r2, r3
 8002534:	2b02      	cmp	r3, #2
 8002536:	d901      	bls.n	800253c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002538:	2303      	movs	r3, #3
 800253a:	e21d      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800253c:	4b65      	ldr	r3, [pc, #404]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002544:	2b00      	cmp	r3, #0
 8002546:	d0f0      	beq.n	800252a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002548:	4b62      	ldr	r3, [pc, #392]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	691b      	ldr	r3, [r3, #16]
 8002554:	061b      	lsls	r3, r3, #24
 8002556:	495f      	ldr	r1, [pc, #380]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 8002558:	4313      	orrs	r3, r2
 800255a:	604b      	str	r3, [r1, #4]
 800255c:	e018      	b.n	8002590 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800255e:	4b5d      	ldr	r3, [pc, #372]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4a5c      	ldr	r2, [pc, #368]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 8002564:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002568:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800256a:	f7ff f805 	bl	8001578 <HAL_GetTick>
 800256e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002570:	e008      	b.n	8002584 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002572:	f7ff f801 	bl	8001578 <HAL_GetTick>
 8002576:	4602      	mov	r2, r0
 8002578:	693b      	ldr	r3, [r7, #16]
 800257a:	1ad3      	subs	r3, r2, r3
 800257c:	2b02      	cmp	r3, #2
 800257e:	d901      	bls.n	8002584 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002580:	2303      	movs	r3, #3
 8002582:	e1f9      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002584:	4b53      	ldr	r3, [pc, #332]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800258c:	2b00      	cmp	r3, #0
 800258e:	d1f0      	bne.n	8002572 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f003 0308 	and.w	r3, r3, #8
 8002598:	2b00      	cmp	r3, #0
 800259a:	d03c      	beq.n	8002616 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	695b      	ldr	r3, [r3, #20]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d01c      	beq.n	80025de <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80025a4:	4b4b      	ldr	r3, [pc, #300]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 80025a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025aa:	4a4a      	ldr	r2, [pc, #296]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 80025ac:	f043 0301 	orr.w	r3, r3, #1
 80025b0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025b4:	f7fe ffe0 	bl	8001578 <HAL_GetTick>
 80025b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80025ba:	e008      	b.n	80025ce <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025bc:	f7fe ffdc 	bl	8001578 <HAL_GetTick>
 80025c0:	4602      	mov	r2, r0
 80025c2:	693b      	ldr	r3, [r7, #16]
 80025c4:	1ad3      	subs	r3, r2, r3
 80025c6:	2b02      	cmp	r3, #2
 80025c8:	d901      	bls.n	80025ce <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80025ca:	2303      	movs	r3, #3
 80025cc:	e1d4      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80025ce:	4b41      	ldr	r3, [pc, #260]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 80025d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025d4:	f003 0302 	and.w	r3, r3, #2
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d0ef      	beq.n	80025bc <HAL_RCC_OscConfig+0x3ec>
 80025dc:	e01b      	b.n	8002616 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025de:	4b3d      	ldr	r3, [pc, #244]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 80025e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025e4:	4a3b      	ldr	r2, [pc, #236]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 80025e6:	f023 0301 	bic.w	r3, r3, #1
 80025ea:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025ee:	f7fe ffc3 	bl	8001578 <HAL_GetTick>
 80025f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80025f4:	e008      	b.n	8002608 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025f6:	f7fe ffbf 	bl	8001578 <HAL_GetTick>
 80025fa:	4602      	mov	r2, r0
 80025fc:	693b      	ldr	r3, [r7, #16]
 80025fe:	1ad3      	subs	r3, r2, r3
 8002600:	2b02      	cmp	r3, #2
 8002602:	d901      	bls.n	8002608 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002604:	2303      	movs	r3, #3
 8002606:	e1b7      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002608:	4b32      	ldr	r3, [pc, #200]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 800260a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800260e:	f003 0302 	and.w	r3, r3, #2
 8002612:	2b00      	cmp	r3, #0
 8002614:	d1ef      	bne.n	80025f6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f003 0304 	and.w	r3, r3, #4
 800261e:	2b00      	cmp	r3, #0
 8002620:	f000 80a6 	beq.w	8002770 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002624:	2300      	movs	r3, #0
 8002626:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002628:	4b2a      	ldr	r3, [pc, #168]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 800262a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800262c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002630:	2b00      	cmp	r3, #0
 8002632:	d10d      	bne.n	8002650 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002634:	4b27      	ldr	r3, [pc, #156]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 8002636:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002638:	4a26      	ldr	r2, [pc, #152]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 800263a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800263e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002640:	4b24      	ldr	r3, [pc, #144]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 8002642:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002644:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002648:	60bb      	str	r3, [r7, #8]
 800264a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800264c:	2301      	movs	r3, #1
 800264e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002650:	4b21      	ldr	r3, [pc, #132]	@ (80026d8 <HAL_RCC_OscConfig+0x508>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002658:	2b00      	cmp	r3, #0
 800265a:	d118      	bne.n	800268e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800265c:	4b1e      	ldr	r3, [pc, #120]	@ (80026d8 <HAL_RCC_OscConfig+0x508>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a1d      	ldr	r2, [pc, #116]	@ (80026d8 <HAL_RCC_OscConfig+0x508>)
 8002662:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002666:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002668:	f7fe ff86 	bl	8001578 <HAL_GetTick>
 800266c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800266e:	e008      	b.n	8002682 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002670:	f7fe ff82 	bl	8001578 <HAL_GetTick>
 8002674:	4602      	mov	r2, r0
 8002676:	693b      	ldr	r3, [r7, #16]
 8002678:	1ad3      	subs	r3, r2, r3
 800267a:	2b02      	cmp	r3, #2
 800267c:	d901      	bls.n	8002682 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800267e:	2303      	movs	r3, #3
 8002680:	e17a      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002682:	4b15      	ldr	r3, [pc, #84]	@ (80026d8 <HAL_RCC_OscConfig+0x508>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800268a:	2b00      	cmp	r3, #0
 800268c:	d0f0      	beq.n	8002670 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	689b      	ldr	r3, [r3, #8]
 8002692:	2b01      	cmp	r3, #1
 8002694:	d108      	bne.n	80026a8 <HAL_RCC_OscConfig+0x4d8>
 8002696:	4b0f      	ldr	r3, [pc, #60]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 8002698:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800269c:	4a0d      	ldr	r2, [pc, #52]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 800269e:	f043 0301 	orr.w	r3, r3, #1
 80026a2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80026a6:	e029      	b.n	80026fc <HAL_RCC_OscConfig+0x52c>
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	689b      	ldr	r3, [r3, #8]
 80026ac:	2b05      	cmp	r3, #5
 80026ae:	d115      	bne.n	80026dc <HAL_RCC_OscConfig+0x50c>
 80026b0:	4b08      	ldr	r3, [pc, #32]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 80026b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026b6:	4a07      	ldr	r2, [pc, #28]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 80026b8:	f043 0304 	orr.w	r3, r3, #4
 80026bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80026c0:	4b04      	ldr	r3, [pc, #16]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 80026c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026c6:	4a03      	ldr	r2, [pc, #12]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 80026c8:	f043 0301 	orr.w	r3, r3, #1
 80026cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80026d0:	e014      	b.n	80026fc <HAL_RCC_OscConfig+0x52c>
 80026d2:	bf00      	nop
 80026d4:	40021000 	.word	0x40021000
 80026d8:	40007000 	.word	0x40007000
 80026dc:	4b9c      	ldr	r3, [pc, #624]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 80026de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026e2:	4a9b      	ldr	r2, [pc, #620]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 80026e4:	f023 0301 	bic.w	r3, r3, #1
 80026e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80026ec:	4b98      	ldr	r3, [pc, #608]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 80026ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026f2:	4a97      	ldr	r2, [pc, #604]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 80026f4:	f023 0304 	bic.w	r3, r3, #4
 80026f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	689b      	ldr	r3, [r3, #8]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d016      	beq.n	8002732 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002704:	f7fe ff38 	bl	8001578 <HAL_GetTick>
 8002708:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800270a:	e00a      	b.n	8002722 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800270c:	f7fe ff34 	bl	8001578 <HAL_GetTick>
 8002710:	4602      	mov	r2, r0
 8002712:	693b      	ldr	r3, [r7, #16]
 8002714:	1ad3      	subs	r3, r2, r3
 8002716:	f241 3288 	movw	r2, #5000	@ 0x1388
 800271a:	4293      	cmp	r3, r2
 800271c:	d901      	bls.n	8002722 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800271e:	2303      	movs	r3, #3
 8002720:	e12a      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002722:	4b8b      	ldr	r3, [pc, #556]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 8002724:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002728:	f003 0302 	and.w	r3, r3, #2
 800272c:	2b00      	cmp	r3, #0
 800272e:	d0ed      	beq.n	800270c <HAL_RCC_OscConfig+0x53c>
 8002730:	e015      	b.n	800275e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002732:	f7fe ff21 	bl	8001578 <HAL_GetTick>
 8002736:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002738:	e00a      	b.n	8002750 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800273a:	f7fe ff1d 	bl	8001578 <HAL_GetTick>
 800273e:	4602      	mov	r2, r0
 8002740:	693b      	ldr	r3, [r7, #16]
 8002742:	1ad3      	subs	r3, r2, r3
 8002744:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002748:	4293      	cmp	r3, r2
 800274a:	d901      	bls.n	8002750 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800274c:	2303      	movs	r3, #3
 800274e:	e113      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002750:	4b7f      	ldr	r3, [pc, #508]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 8002752:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002756:	f003 0302 	and.w	r3, r3, #2
 800275a:	2b00      	cmp	r3, #0
 800275c:	d1ed      	bne.n	800273a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800275e:	7ffb      	ldrb	r3, [r7, #31]
 8002760:	2b01      	cmp	r3, #1
 8002762:	d105      	bne.n	8002770 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002764:	4b7a      	ldr	r3, [pc, #488]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 8002766:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002768:	4a79      	ldr	r2, [pc, #484]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 800276a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800276e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002774:	2b00      	cmp	r3, #0
 8002776:	f000 80fe 	beq.w	8002976 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800277e:	2b02      	cmp	r3, #2
 8002780:	f040 80d0 	bne.w	8002924 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002784:	4b72      	ldr	r3, [pc, #456]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 8002786:	68db      	ldr	r3, [r3, #12]
 8002788:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800278a:	697b      	ldr	r3, [r7, #20]
 800278c:	f003 0203 	and.w	r2, r3, #3
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002794:	429a      	cmp	r2, r3
 8002796:	d130      	bne.n	80027fa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027a2:	3b01      	subs	r3, #1
 80027a4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80027a6:	429a      	cmp	r2, r3
 80027a8:	d127      	bne.n	80027fa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80027aa:	697b      	ldr	r3, [r7, #20]
 80027ac:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027b4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80027b6:	429a      	cmp	r2, r3
 80027b8:	d11f      	bne.n	80027fa <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80027ba:	697b      	ldr	r3, [r7, #20]
 80027bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027c0:	687a      	ldr	r2, [r7, #4]
 80027c2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80027c4:	2a07      	cmp	r2, #7
 80027c6:	bf14      	ite	ne
 80027c8:	2201      	movne	r2, #1
 80027ca:	2200      	moveq	r2, #0
 80027cc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d113      	bne.n	80027fa <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80027d2:	697b      	ldr	r3, [r7, #20]
 80027d4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027dc:	085b      	lsrs	r3, r3, #1
 80027de:	3b01      	subs	r3, #1
 80027e0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80027e2:	429a      	cmp	r2, r3
 80027e4:	d109      	bne.n	80027fa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80027e6:	697b      	ldr	r3, [r7, #20]
 80027e8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027f0:	085b      	lsrs	r3, r3, #1
 80027f2:	3b01      	subs	r3, #1
 80027f4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80027f6:	429a      	cmp	r2, r3
 80027f8:	d06e      	beq.n	80028d8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80027fa:	69bb      	ldr	r3, [r7, #24]
 80027fc:	2b0c      	cmp	r3, #12
 80027fe:	d069      	beq.n	80028d4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002800:	4b53      	ldr	r3, [pc, #332]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002808:	2b00      	cmp	r3, #0
 800280a:	d105      	bne.n	8002818 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800280c:	4b50      	ldr	r3, [pc, #320]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002814:	2b00      	cmp	r3, #0
 8002816:	d001      	beq.n	800281c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002818:	2301      	movs	r3, #1
 800281a:	e0ad      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800281c:	4b4c      	ldr	r3, [pc, #304]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a4b      	ldr	r2, [pc, #300]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 8002822:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002826:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002828:	f7fe fea6 	bl	8001578 <HAL_GetTick>
 800282c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800282e:	e008      	b.n	8002842 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002830:	f7fe fea2 	bl	8001578 <HAL_GetTick>
 8002834:	4602      	mov	r2, r0
 8002836:	693b      	ldr	r3, [r7, #16]
 8002838:	1ad3      	subs	r3, r2, r3
 800283a:	2b02      	cmp	r3, #2
 800283c:	d901      	bls.n	8002842 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800283e:	2303      	movs	r3, #3
 8002840:	e09a      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002842:	4b43      	ldr	r3, [pc, #268]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800284a:	2b00      	cmp	r3, #0
 800284c:	d1f0      	bne.n	8002830 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800284e:	4b40      	ldr	r3, [pc, #256]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 8002850:	68da      	ldr	r2, [r3, #12]
 8002852:	4b40      	ldr	r3, [pc, #256]	@ (8002954 <HAL_RCC_OscConfig+0x784>)
 8002854:	4013      	ands	r3, r2
 8002856:	687a      	ldr	r2, [r7, #4]
 8002858:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800285a:	687a      	ldr	r2, [r7, #4]
 800285c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800285e:	3a01      	subs	r2, #1
 8002860:	0112      	lsls	r2, r2, #4
 8002862:	4311      	orrs	r1, r2
 8002864:	687a      	ldr	r2, [r7, #4]
 8002866:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002868:	0212      	lsls	r2, r2, #8
 800286a:	4311      	orrs	r1, r2
 800286c:	687a      	ldr	r2, [r7, #4]
 800286e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002870:	0852      	lsrs	r2, r2, #1
 8002872:	3a01      	subs	r2, #1
 8002874:	0552      	lsls	r2, r2, #21
 8002876:	4311      	orrs	r1, r2
 8002878:	687a      	ldr	r2, [r7, #4]
 800287a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800287c:	0852      	lsrs	r2, r2, #1
 800287e:	3a01      	subs	r2, #1
 8002880:	0652      	lsls	r2, r2, #25
 8002882:	4311      	orrs	r1, r2
 8002884:	687a      	ldr	r2, [r7, #4]
 8002886:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002888:	0912      	lsrs	r2, r2, #4
 800288a:	0452      	lsls	r2, r2, #17
 800288c:	430a      	orrs	r2, r1
 800288e:	4930      	ldr	r1, [pc, #192]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 8002890:	4313      	orrs	r3, r2
 8002892:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002894:	4b2e      	ldr	r3, [pc, #184]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a2d      	ldr	r2, [pc, #180]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 800289a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800289e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80028a0:	4b2b      	ldr	r3, [pc, #172]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 80028a2:	68db      	ldr	r3, [r3, #12]
 80028a4:	4a2a      	ldr	r2, [pc, #168]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 80028a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80028aa:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80028ac:	f7fe fe64 	bl	8001578 <HAL_GetTick>
 80028b0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028b2:	e008      	b.n	80028c6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028b4:	f7fe fe60 	bl	8001578 <HAL_GetTick>
 80028b8:	4602      	mov	r2, r0
 80028ba:	693b      	ldr	r3, [r7, #16]
 80028bc:	1ad3      	subs	r3, r2, r3
 80028be:	2b02      	cmp	r3, #2
 80028c0:	d901      	bls.n	80028c6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80028c2:	2303      	movs	r3, #3
 80028c4:	e058      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028c6:	4b22      	ldr	r3, [pc, #136]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d0f0      	beq.n	80028b4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80028d2:	e050      	b.n	8002976 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80028d4:	2301      	movs	r3, #1
 80028d6:	e04f      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028d8:	4b1d      	ldr	r3, [pc, #116]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d148      	bne.n	8002976 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80028e4:	4b1a      	ldr	r3, [pc, #104]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a19      	ldr	r2, [pc, #100]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 80028ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80028ee:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80028f0:	4b17      	ldr	r3, [pc, #92]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 80028f2:	68db      	ldr	r3, [r3, #12]
 80028f4:	4a16      	ldr	r2, [pc, #88]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 80028f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80028fa:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80028fc:	f7fe fe3c 	bl	8001578 <HAL_GetTick>
 8002900:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002902:	e008      	b.n	8002916 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002904:	f7fe fe38 	bl	8001578 <HAL_GetTick>
 8002908:	4602      	mov	r2, r0
 800290a:	693b      	ldr	r3, [r7, #16]
 800290c:	1ad3      	subs	r3, r2, r3
 800290e:	2b02      	cmp	r3, #2
 8002910:	d901      	bls.n	8002916 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002912:	2303      	movs	r3, #3
 8002914:	e030      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002916:	4b0e      	ldr	r3, [pc, #56]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800291e:	2b00      	cmp	r3, #0
 8002920:	d0f0      	beq.n	8002904 <HAL_RCC_OscConfig+0x734>
 8002922:	e028      	b.n	8002976 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002924:	69bb      	ldr	r3, [r7, #24]
 8002926:	2b0c      	cmp	r3, #12
 8002928:	d023      	beq.n	8002972 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800292a:	4b09      	ldr	r3, [pc, #36]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	4a08      	ldr	r2, [pc, #32]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 8002930:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002934:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002936:	f7fe fe1f 	bl	8001578 <HAL_GetTick>
 800293a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800293c:	e00c      	b.n	8002958 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800293e:	f7fe fe1b 	bl	8001578 <HAL_GetTick>
 8002942:	4602      	mov	r2, r0
 8002944:	693b      	ldr	r3, [r7, #16]
 8002946:	1ad3      	subs	r3, r2, r3
 8002948:	2b02      	cmp	r3, #2
 800294a:	d905      	bls.n	8002958 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800294c:	2303      	movs	r3, #3
 800294e:	e013      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
 8002950:	40021000 	.word	0x40021000
 8002954:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002958:	4b09      	ldr	r3, [pc, #36]	@ (8002980 <HAL_RCC_OscConfig+0x7b0>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002960:	2b00      	cmp	r3, #0
 8002962:	d1ec      	bne.n	800293e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002964:	4b06      	ldr	r3, [pc, #24]	@ (8002980 <HAL_RCC_OscConfig+0x7b0>)
 8002966:	68da      	ldr	r2, [r3, #12]
 8002968:	4905      	ldr	r1, [pc, #20]	@ (8002980 <HAL_RCC_OscConfig+0x7b0>)
 800296a:	4b06      	ldr	r3, [pc, #24]	@ (8002984 <HAL_RCC_OscConfig+0x7b4>)
 800296c:	4013      	ands	r3, r2
 800296e:	60cb      	str	r3, [r1, #12]
 8002970:	e001      	b.n	8002976 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002972:	2301      	movs	r3, #1
 8002974:	e000      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002976:	2300      	movs	r3, #0
}
 8002978:	4618      	mov	r0, r3
 800297a:	3720      	adds	r7, #32
 800297c:	46bd      	mov	sp, r7
 800297e:	bd80      	pop	{r7, pc}
 8002980:	40021000 	.word	0x40021000
 8002984:	feeefffc 	.word	0xfeeefffc

08002988 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b084      	sub	sp, #16
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
 8002990:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d101      	bne.n	800299c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002998:	2301      	movs	r3, #1
 800299a:	e0e7      	b.n	8002b6c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800299c:	4b75      	ldr	r3, [pc, #468]	@ (8002b74 <HAL_RCC_ClockConfig+0x1ec>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f003 0307 	and.w	r3, r3, #7
 80029a4:	683a      	ldr	r2, [r7, #0]
 80029a6:	429a      	cmp	r2, r3
 80029a8:	d910      	bls.n	80029cc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029aa:	4b72      	ldr	r3, [pc, #456]	@ (8002b74 <HAL_RCC_ClockConfig+0x1ec>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f023 0207 	bic.w	r2, r3, #7
 80029b2:	4970      	ldr	r1, [pc, #448]	@ (8002b74 <HAL_RCC_ClockConfig+0x1ec>)
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	4313      	orrs	r3, r2
 80029b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80029ba:	4b6e      	ldr	r3, [pc, #440]	@ (8002b74 <HAL_RCC_ClockConfig+0x1ec>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f003 0307 	and.w	r3, r3, #7
 80029c2:	683a      	ldr	r2, [r7, #0]
 80029c4:	429a      	cmp	r2, r3
 80029c6:	d001      	beq.n	80029cc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80029c8:	2301      	movs	r3, #1
 80029ca:	e0cf      	b.n	8002b6c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f003 0302 	and.w	r3, r3, #2
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d010      	beq.n	80029fa <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	689a      	ldr	r2, [r3, #8]
 80029dc:	4b66      	ldr	r3, [pc, #408]	@ (8002b78 <HAL_RCC_ClockConfig+0x1f0>)
 80029de:	689b      	ldr	r3, [r3, #8]
 80029e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80029e4:	429a      	cmp	r2, r3
 80029e6:	d908      	bls.n	80029fa <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029e8:	4b63      	ldr	r3, [pc, #396]	@ (8002b78 <HAL_RCC_ClockConfig+0x1f0>)
 80029ea:	689b      	ldr	r3, [r3, #8]
 80029ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	689b      	ldr	r3, [r3, #8]
 80029f4:	4960      	ldr	r1, [pc, #384]	@ (8002b78 <HAL_RCC_ClockConfig+0x1f0>)
 80029f6:	4313      	orrs	r3, r2
 80029f8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f003 0301 	and.w	r3, r3, #1
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d04c      	beq.n	8002aa0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	2b03      	cmp	r3, #3
 8002a0c:	d107      	bne.n	8002a1e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a0e:	4b5a      	ldr	r3, [pc, #360]	@ (8002b78 <HAL_RCC_ClockConfig+0x1f0>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d121      	bne.n	8002a5e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	e0a6      	b.n	8002b6c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	2b02      	cmp	r3, #2
 8002a24:	d107      	bne.n	8002a36 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a26:	4b54      	ldr	r3, [pc, #336]	@ (8002b78 <HAL_RCC_ClockConfig+0x1f0>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d115      	bne.n	8002a5e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002a32:	2301      	movs	r3, #1
 8002a34:	e09a      	b.n	8002b6c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d107      	bne.n	8002a4e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002a3e:	4b4e      	ldr	r3, [pc, #312]	@ (8002b78 <HAL_RCC_ClockConfig+0x1f0>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f003 0302 	and.w	r3, r3, #2
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d109      	bne.n	8002a5e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	e08e      	b.n	8002b6c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a4e:	4b4a      	ldr	r3, [pc, #296]	@ (8002b78 <HAL_RCC_ClockConfig+0x1f0>)
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d101      	bne.n	8002a5e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e086      	b.n	8002b6c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002a5e:	4b46      	ldr	r3, [pc, #280]	@ (8002b78 <HAL_RCC_ClockConfig+0x1f0>)
 8002a60:	689b      	ldr	r3, [r3, #8]
 8002a62:	f023 0203 	bic.w	r2, r3, #3
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	4943      	ldr	r1, [pc, #268]	@ (8002b78 <HAL_RCC_ClockConfig+0x1f0>)
 8002a6c:	4313      	orrs	r3, r2
 8002a6e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a70:	f7fe fd82 	bl	8001578 <HAL_GetTick>
 8002a74:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a76:	e00a      	b.n	8002a8e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a78:	f7fe fd7e 	bl	8001578 <HAL_GetTick>
 8002a7c:	4602      	mov	r2, r0
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	1ad3      	subs	r3, r2, r3
 8002a82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d901      	bls.n	8002a8e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002a8a:	2303      	movs	r3, #3
 8002a8c:	e06e      	b.n	8002b6c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a8e:	4b3a      	ldr	r3, [pc, #232]	@ (8002b78 <HAL_RCC_ClockConfig+0x1f0>)
 8002a90:	689b      	ldr	r3, [r3, #8]
 8002a92:	f003 020c 	and.w	r2, r3, #12
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	685b      	ldr	r3, [r3, #4]
 8002a9a:	009b      	lsls	r3, r3, #2
 8002a9c:	429a      	cmp	r2, r3
 8002a9e:	d1eb      	bne.n	8002a78 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f003 0302 	and.w	r3, r3, #2
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d010      	beq.n	8002ace <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	689a      	ldr	r2, [r3, #8]
 8002ab0:	4b31      	ldr	r3, [pc, #196]	@ (8002b78 <HAL_RCC_ClockConfig+0x1f0>)
 8002ab2:	689b      	ldr	r3, [r3, #8]
 8002ab4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002ab8:	429a      	cmp	r2, r3
 8002aba:	d208      	bcs.n	8002ace <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002abc:	4b2e      	ldr	r3, [pc, #184]	@ (8002b78 <HAL_RCC_ClockConfig+0x1f0>)
 8002abe:	689b      	ldr	r3, [r3, #8]
 8002ac0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	689b      	ldr	r3, [r3, #8]
 8002ac8:	492b      	ldr	r1, [pc, #172]	@ (8002b78 <HAL_RCC_ClockConfig+0x1f0>)
 8002aca:	4313      	orrs	r3, r2
 8002acc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002ace:	4b29      	ldr	r3, [pc, #164]	@ (8002b74 <HAL_RCC_ClockConfig+0x1ec>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 0307 	and.w	r3, r3, #7
 8002ad6:	683a      	ldr	r2, [r7, #0]
 8002ad8:	429a      	cmp	r2, r3
 8002ada:	d210      	bcs.n	8002afe <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002adc:	4b25      	ldr	r3, [pc, #148]	@ (8002b74 <HAL_RCC_ClockConfig+0x1ec>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f023 0207 	bic.w	r2, r3, #7
 8002ae4:	4923      	ldr	r1, [pc, #140]	@ (8002b74 <HAL_RCC_ClockConfig+0x1ec>)
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002aec:	4b21      	ldr	r3, [pc, #132]	@ (8002b74 <HAL_RCC_ClockConfig+0x1ec>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f003 0307 	and.w	r3, r3, #7
 8002af4:	683a      	ldr	r2, [r7, #0]
 8002af6:	429a      	cmp	r2, r3
 8002af8:	d001      	beq.n	8002afe <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002afa:	2301      	movs	r3, #1
 8002afc:	e036      	b.n	8002b6c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f003 0304 	and.w	r3, r3, #4
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d008      	beq.n	8002b1c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b0a:	4b1b      	ldr	r3, [pc, #108]	@ (8002b78 <HAL_RCC_ClockConfig+0x1f0>)
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	68db      	ldr	r3, [r3, #12]
 8002b16:	4918      	ldr	r1, [pc, #96]	@ (8002b78 <HAL_RCC_ClockConfig+0x1f0>)
 8002b18:	4313      	orrs	r3, r2
 8002b1a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f003 0308 	and.w	r3, r3, #8
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d009      	beq.n	8002b3c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b28:	4b13      	ldr	r3, [pc, #76]	@ (8002b78 <HAL_RCC_ClockConfig+0x1f0>)
 8002b2a:	689b      	ldr	r3, [r3, #8]
 8002b2c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	691b      	ldr	r3, [r3, #16]
 8002b34:	00db      	lsls	r3, r3, #3
 8002b36:	4910      	ldr	r1, [pc, #64]	@ (8002b78 <HAL_RCC_ClockConfig+0x1f0>)
 8002b38:	4313      	orrs	r3, r2
 8002b3a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002b3c:	f000 f824 	bl	8002b88 <HAL_RCC_GetSysClockFreq>
 8002b40:	4602      	mov	r2, r0
 8002b42:	4b0d      	ldr	r3, [pc, #52]	@ (8002b78 <HAL_RCC_ClockConfig+0x1f0>)
 8002b44:	689b      	ldr	r3, [r3, #8]
 8002b46:	091b      	lsrs	r3, r3, #4
 8002b48:	f003 030f 	and.w	r3, r3, #15
 8002b4c:	490b      	ldr	r1, [pc, #44]	@ (8002b7c <HAL_RCC_ClockConfig+0x1f4>)
 8002b4e:	5ccb      	ldrb	r3, [r1, r3]
 8002b50:	f003 031f 	and.w	r3, r3, #31
 8002b54:	fa22 f303 	lsr.w	r3, r2, r3
 8002b58:	4a09      	ldr	r2, [pc, #36]	@ (8002b80 <HAL_RCC_ClockConfig+0x1f8>)
 8002b5a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002b5c:	4b09      	ldr	r3, [pc, #36]	@ (8002b84 <HAL_RCC_ClockConfig+0x1fc>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4618      	mov	r0, r3
 8002b62:	f7fe faa1 	bl	80010a8 <HAL_InitTick>
 8002b66:	4603      	mov	r3, r0
 8002b68:	72fb      	strb	r3, [r7, #11]

  return status;
 8002b6a:	7afb      	ldrb	r3, [r7, #11]
}
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	3710      	adds	r7, #16
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bd80      	pop	{r7, pc}
 8002b74:	40022000 	.word	0x40022000
 8002b78:	40021000 	.word	0x40021000
 8002b7c:	08009ce8 	.word	0x08009ce8
 8002b80:	20000000 	.word	0x20000000
 8002b84:	20000004 	.word	0x20000004

08002b88 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	b089      	sub	sp, #36	@ 0x24
 8002b8c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	61fb      	str	r3, [r7, #28]
 8002b92:	2300      	movs	r3, #0
 8002b94:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b96:	4b3e      	ldr	r3, [pc, #248]	@ (8002c90 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b98:	689b      	ldr	r3, [r3, #8]
 8002b9a:	f003 030c 	and.w	r3, r3, #12
 8002b9e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002ba0:	4b3b      	ldr	r3, [pc, #236]	@ (8002c90 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ba2:	68db      	ldr	r3, [r3, #12]
 8002ba4:	f003 0303 	and.w	r3, r3, #3
 8002ba8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002baa:	693b      	ldr	r3, [r7, #16]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d005      	beq.n	8002bbc <HAL_RCC_GetSysClockFreq+0x34>
 8002bb0:	693b      	ldr	r3, [r7, #16]
 8002bb2:	2b0c      	cmp	r3, #12
 8002bb4:	d121      	bne.n	8002bfa <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	2b01      	cmp	r3, #1
 8002bba:	d11e      	bne.n	8002bfa <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002bbc:	4b34      	ldr	r3, [pc, #208]	@ (8002c90 <HAL_RCC_GetSysClockFreq+0x108>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f003 0308 	and.w	r3, r3, #8
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d107      	bne.n	8002bd8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002bc8:	4b31      	ldr	r3, [pc, #196]	@ (8002c90 <HAL_RCC_GetSysClockFreq+0x108>)
 8002bca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002bce:	0a1b      	lsrs	r3, r3, #8
 8002bd0:	f003 030f 	and.w	r3, r3, #15
 8002bd4:	61fb      	str	r3, [r7, #28]
 8002bd6:	e005      	b.n	8002be4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002bd8:	4b2d      	ldr	r3, [pc, #180]	@ (8002c90 <HAL_RCC_GetSysClockFreq+0x108>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	091b      	lsrs	r3, r3, #4
 8002bde:	f003 030f 	and.w	r3, r3, #15
 8002be2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002be4:	4a2b      	ldr	r2, [pc, #172]	@ (8002c94 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002be6:	69fb      	ldr	r3, [r7, #28]
 8002be8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bec:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002bee:	693b      	ldr	r3, [r7, #16]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d10d      	bne.n	8002c10 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002bf4:	69fb      	ldr	r3, [r7, #28]
 8002bf6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002bf8:	e00a      	b.n	8002c10 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002bfa:	693b      	ldr	r3, [r7, #16]
 8002bfc:	2b04      	cmp	r3, #4
 8002bfe:	d102      	bne.n	8002c06 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002c00:	4b25      	ldr	r3, [pc, #148]	@ (8002c98 <HAL_RCC_GetSysClockFreq+0x110>)
 8002c02:	61bb      	str	r3, [r7, #24]
 8002c04:	e004      	b.n	8002c10 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	2b08      	cmp	r3, #8
 8002c0a:	d101      	bne.n	8002c10 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002c0c:	4b23      	ldr	r3, [pc, #140]	@ (8002c9c <HAL_RCC_GetSysClockFreq+0x114>)
 8002c0e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002c10:	693b      	ldr	r3, [r7, #16]
 8002c12:	2b0c      	cmp	r3, #12
 8002c14:	d134      	bne.n	8002c80 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002c16:	4b1e      	ldr	r3, [pc, #120]	@ (8002c90 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c18:	68db      	ldr	r3, [r3, #12]
 8002c1a:	f003 0303 	and.w	r3, r3, #3
 8002c1e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002c20:	68bb      	ldr	r3, [r7, #8]
 8002c22:	2b02      	cmp	r3, #2
 8002c24:	d003      	beq.n	8002c2e <HAL_RCC_GetSysClockFreq+0xa6>
 8002c26:	68bb      	ldr	r3, [r7, #8]
 8002c28:	2b03      	cmp	r3, #3
 8002c2a:	d003      	beq.n	8002c34 <HAL_RCC_GetSysClockFreq+0xac>
 8002c2c:	e005      	b.n	8002c3a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002c2e:	4b1a      	ldr	r3, [pc, #104]	@ (8002c98 <HAL_RCC_GetSysClockFreq+0x110>)
 8002c30:	617b      	str	r3, [r7, #20]
      break;
 8002c32:	e005      	b.n	8002c40 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002c34:	4b19      	ldr	r3, [pc, #100]	@ (8002c9c <HAL_RCC_GetSysClockFreq+0x114>)
 8002c36:	617b      	str	r3, [r7, #20]
      break;
 8002c38:	e002      	b.n	8002c40 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002c3a:	69fb      	ldr	r3, [r7, #28]
 8002c3c:	617b      	str	r3, [r7, #20]
      break;
 8002c3e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002c40:	4b13      	ldr	r3, [pc, #76]	@ (8002c90 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c42:	68db      	ldr	r3, [r3, #12]
 8002c44:	091b      	lsrs	r3, r3, #4
 8002c46:	f003 0307 	and.w	r3, r3, #7
 8002c4a:	3301      	adds	r3, #1
 8002c4c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002c4e:	4b10      	ldr	r3, [pc, #64]	@ (8002c90 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c50:	68db      	ldr	r3, [r3, #12]
 8002c52:	0a1b      	lsrs	r3, r3, #8
 8002c54:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002c58:	697a      	ldr	r2, [r7, #20]
 8002c5a:	fb03 f202 	mul.w	r2, r3, r2
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c64:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002c66:	4b0a      	ldr	r3, [pc, #40]	@ (8002c90 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c68:	68db      	ldr	r3, [r3, #12]
 8002c6a:	0e5b      	lsrs	r3, r3, #25
 8002c6c:	f003 0303 	and.w	r3, r3, #3
 8002c70:	3301      	adds	r3, #1
 8002c72:	005b      	lsls	r3, r3, #1
 8002c74:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002c76:	697a      	ldr	r2, [r7, #20]
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c7e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002c80:	69bb      	ldr	r3, [r7, #24]
}
 8002c82:	4618      	mov	r0, r3
 8002c84:	3724      	adds	r7, #36	@ 0x24
 8002c86:	46bd      	mov	sp, r7
 8002c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8c:	4770      	bx	lr
 8002c8e:	bf00      	nop
 8002c90:	40021000 	.word	0x40021000
 8002c94:	08009d00 	.word	0x08009d00
 8002c98:	00f42400 	.word	0x00f42400
 8002c9c:	007a1200 	.word	0x007a1200

08002ca0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ca4:	4b03      	ldr	r3, [pc, #12]	@ (8002cb4 <HAL_RCC_GetHCLKFreq+0x14>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	46bd      	mov	sp, r7
 8002cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb0:	4770      	bx	lr
 8002cb2:	bf00      	nop
 8002cb4:	20000000 	.word	0x20000000

08002cb8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002cbc:	f7ff fff0 	bl	8002ca0 <HAL_RCC_GetHCLKFreq>
 8002cc0:	4602      	mov	r2, r0
 8002cc2:	4b06      	ldr	r3, [pc, #24]	@ (8002cdc <HAL_RCC_GetPCLK1Freq+0x24>)
 8002cc4:	689b      	ldr	r3, [r3, #8]
 8002cc6:	0a1b      	lsrs	r3, r3, #8
 8002cc8:	f003 0307 	and.w	r3, r3, #7
 8002ccc:	4904      	ldr	r1, [pc, #16]	@ (8002ce0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002cce:	5ccb      	ldrb	r3, [r1, r3]
 8002cd0:	f003 031f 	and.w	r3, r3, #31
 8002cd4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002cd8:	4618      	mov	r0, r3
 8002cda:	bd80      	pop	{r7, pc}
 8002cdc:	40021000 	.word	0x40021000
 8002ce0:	08009cf8 	.word	0x08009cf8

08002ce4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002ce8:	f7ff ffda 	bl	8002ca0 <HAL_RCC_GetHCLKFreq>
 8002cec:	4602      	mov	r2, r0
 8002cee:	4b06      	ldr	r3, [pc, #24]	@ (8002d08 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002cf0:	689b      	ldr	r3, [r3, #8]
 8002cf2:	0adb      	lsrs	r3, r3, #11
 8002cf4:	f003 0307 	and.w	r3, r3, #7
 8002cf8:	4904      	ldr	r1, [pc, #16]	@ (8002d0c <HAL_RCC_GetPCLK2Freq+0x28>)
 8002cfa:	5ccb      	ldrb	r3, [r1, r3]
 8002cfc:	f003 031f 	and.w	r3, r3, #31
 8002d00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d04:	4618      	mov	r0, r3
 8002d06:	bd80      	pop	{r7, pc}
 8002d08:	40021000 	.word	0x40021000
 8002d0c:	08009cf8 	.word	0x08009cf8

08002d10 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002d10:	b480      	push	{r7}
 8002d12:	b083      	sub	sp, #12
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
 8002d18:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	220f      	movs	r2, #15
 8002d1e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8002d20:	4b12      	ldr	r3, [pc, #72]	@ (8002d6c <HAL_RCC_GetClockConfig+0x5c>)
 8002d22:	689b      	ldr	r3, [r3, #8]
 8002d24:	f003 0203 	and.w	r2, r3, #3
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8002d2c:	4b0f      	ldr	r3, [pc, #60]	@ (8002d6c <HAL_RCC_GetClockConfig+0x5c>)
 8002d2e:	689b      	ldr	r3, [r3, #8]
 8002d30:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8002d38:	4b0c      	ldr	r3, [pc, #48]	@ (8002d6c <HAL_RCC_GetClockConfig+0x5c>)
 8002d3a:	689b      	ldr	r3, [r3, #8]
 8002d3c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8002d44:	4b09      	ldr	r3, [pc, #36]	@ (8002d6c <HAL_RCC_GetClockConfig+0x5c>)
 8002d46:	689b      	ldr	r3, [r3, #8]
 8002d48:	08db      	lsrs	r3, r3, #3
 8002d4a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002d52:	4b07      	ldr	r3, [pc, #28]	@ (8002d70 <HAL_RCC_GetClockConfig+0x60>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f003 0207 	and.w	r2, r3, #7
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	601a      	str	r2, [r3, #0]
}
 8002d5e:	bf00      	nop
 8002d60:	370c      	adds	r7, #12
 8002d62:	46bd      	mov	sp, r7
 8002d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d68:	4770      	bx	lr
 8002d6a:	bf00      	nop
 8002d6c:	40021000 	.word	0x40021000
 8002d70:	40022000 	.word	0x40022000

08002d74 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b086      	sub	sp, #24
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002d80:	4b2a      	ldr	r3, [pc, #168]	@ (8002e2c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d84:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d003      	beq.n	8002d94 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002d8c:	f7ff f9bc 	bl	8002108 <HAL_PWREx_GetVoltageRange>
 8002d90:	6178      	str	r0, [r7, #20]
 8002d92:	e014      	b.n	8002dbe <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002d94:	4b25      	ldr	r3, [pc, #148]	@ (8002e2c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d98:	4a24      	ldr	r2, [pc, #144]	@ (8002e2c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d9a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d9e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002da0:	4b22      	ldr	r3, [pc, #136]	@ (8002e2c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002da2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002da4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002da8:	60fb      	str	r3, [r7, #12]
 8002daa:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002dac:	f7ff f9ac 	bl	8002108 <HAL_PWREx_GetVoltageRange>
 8002db0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002db2:	4b1e      	ldr	r3, [pc, #120]	@ (8002e2c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002db4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002db6:	4a1d      	ldr	r2, [pc, #116]	@ (8002e2c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002db8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002dbc:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002dbe:	697b      	ldr	r3, [r7, #20]
 8002dc0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002dc4:	d10b      	bne.n	8002dde <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2b80      	cmp	r3, #128	@ 0x80
 8002dca:	d919      	bls.n	8002e00 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2ba0      	cmp	r3, #160	@ 0xa0
 8002dd0:	d902      	bls.n	8002dd8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002dd2:	2302      	movs	r3, #2
 8002dd4:	613b      	str	r3, [r7, #16]
 8002dd6:	e013      	b.n	8002e00 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002dd8:	2301      	movs	r3, #1
 8002dda:	613b      	str	r3, [r7, #16]
 8002ddc:	e010      	b.n	8002e00 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2b80      	cmp	r3, #128	@ 0x80
 8002de2:	d902      	bls.n	8002dea <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002de4:	2303      	movs	r3, #3
 8002de6:	613b      	str	r3, [r7, #16]
 8002de8:	e00a      	b.n	8002e00 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2b80      	cmp	r3, #128	@ 0x80
 8002dee:	d102      	bne.n	8002df6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002df0:	2302      	movs	r3, #2
 8002df2:	613b      	str	r3, [r7, #16]
 8002df4:	e004      	b.n	8002e00 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	2b70      	cmp	r3, #112	@ 0x70
 8002dfa:	d101      	bne.n	8002e00 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002dfc:	2301      	movs	r3, #1
 8002dfe:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002e00:	4b0b      	ldr	r3, [pc, #44]	@ (8002e30 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f023 0207 	bic.w	r2, r3, #7
 8002e08:	4909      	ldr	r1, [pc, #36]	@ (8002e30 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002e0a:	693b      	ldr	r3, [r7, #16]
 8002e0c:	4313      	orrs	r3, r2
 8002e0e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002e10:	4b07      	ldr	r3, [pc, #28]	@ (8002e30 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f003 0307 	and.w	r3, r3, #7
 8002e18:	693a      	ldr	r2, [r7, #16]
 8002e1a:	429a      	cmp	r2, r3
 8002e1c:	d001      	beq.n	8002e22 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e000      	b.n	8002e24 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002e22:	2300      	movs	r3, #0
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	3718      	adds	r7, #24
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}
 8002e2c:	40021000 	.word	0x40021000
 8002e30:	40022000 	.word	0x40022000

08002e34 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b086      	sub	sp, #24
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002e40:	2300      	movs	r3, #0
 8002e42:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d041      	beq.n	8002ed4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002e54:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002e58:	d02a      	beq.n	8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002e5a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002e5e:	d824      	bhi.n	8002eaa <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002e60:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002e64:	d008      	beq.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002e66:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002e6a:	d81e      	bhi.n	8002eaa <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d00a      	beq.n	8002e86 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002e70:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002e74:	d010      	beq.n	8002e98 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002e76:	e018      	b.n	8002eaa <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002e78:	4b86      	ldr	r3, [pc, #536]	@ (8003094 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e7a:	68db      	ldr	r3, [r3, #12]
 8002e7c:	4a85      	ldr	r2, [pc, #532]	@ (8003094 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e7e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e82:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002e84:	e015      	b.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	3304      	adds	r3, #4
 8002e8a:	2100      	movs	r1, #0
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	f001 f829 	bl	8003ee4 <RCCEx_PLLSAI1_Config>
 8002e92:	4603      	mov	r3, r0
 8002e94:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002e96:	e00c      	b.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	3320      	adds	r3, #32
 8002e9c:	2100      	movs	r1, #0
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	f001 f914 	bl	80040cc <RCCEx_PLLSAI2_Config>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002ea8:	e003      	b.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	74fb      	strb	r3, [r7, #19]
      break;
 8002eae:	e000      	b.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002eb0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002eb2:	7cfb      	ldrb	r3, [r7, #19]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d10b      	bne.n	8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002eb8:	4b76      	ldr	r3, [pc, #472]	@ (8003094 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002eba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ebe:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002ec6:	4973      	ldr	r1, [pc, #460]	@ (8003094 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002ece:	e001      	b.n	8002ed4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ed0:	7cfb      	ldrb	r3, [r7, #19]
 8002ed2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d041      	beq.n	8002f64 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002ee4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002ee8:	d02a      	beq.n	8002f40 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002eea:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002eee:	d824      	bhi.n	8002f3a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002ef0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002ef4:	d008      	beq.n	8002f08 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002ef6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002efa:	d81e      	bhi.n	8002f3a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d00a      	beq.n	8002f16 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002f00:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f04:	d010      	beq.n	8002f28 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002f06:	e018      	b.n	8002f3a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002f08:	4b62      	ldr	r3, [pc, #392]	@ (8003094 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f0a:	68db      	ldr	r3, [r3, #12]
 8002f0c:	4a61      	ldr	r2, [pc, #388]	@ (8003094 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f0e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f12:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002f14:	e015      	b.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	3304      	adds	r3, #4
 8002f1a:	2100      	movs	r1, #0
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	f000 ffe1 	bl	8003ee4 <RCCEx_PLLSAI1_Config>
 8002f22:	4603      	mov	r3, r0
 8002f24:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002f26:	e00c      	b.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	3320      	adds	r3, #32
 8002f2c:	2100      	movs	r1, #0
 8002f2e:	4618      	mov	r0, r3
 8002f30:	f001 f8cc 	bl	80040cc <RCCEx_PLLSAI2_Config>
 8002f34:	4603      	mov	r3, r0
 8002f36:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002f38:	e003      	b.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	74fb      	strb	r3, [r7, #19]
      break;
 8002f3e:	e000      	b.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002f40:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002f42:	7cfb      	ldrb	r3, [r7, #19]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d10b      	bne.n	8002f60 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002f48:	4b52      	ldr	r3, [pc, #328]	@ (8003094 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f4e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002f56:	494f      	ldr	r1, [pc, #316]	@ (8003094 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002f5e:	e001      	b.n	8002f64 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f60:	7cfb      	ldrb	r3, [r7, #19]
 8002f62:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	f000 80a0 	beq.w	80030b2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f72:	2300      	movs	r3, #0
 8002f74:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002f76:	4b47      	ldr	r3, [pc, #284]	@ (8003094 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d101      	bne.n	8002f86 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002f82:	2301      	movs	r3, #1
 8002f84:	e000      	b.n	8002f88 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002f86:	2300      	movs	r3, #0
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d00d      	beq.n	8002fa8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f8c:	4b41      	ldr	r3, [pc, #260]	@ (8003094 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f90:	4a40      	ldr	r2, [pc, #256]	@ (8003094 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f92:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f96:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f98:	4b3e      	ldr	r3, [pc, #248]	@ (8003094 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fa0:	60bb      	str	r3, [r7, #8]
 8002fa2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002fa4:	2301      	movs	r3, #1
 8002fa6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002fa8:	4b3b      	ldr	r3, [pc, #236]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	4a3a      	ldr	r2, [pc, #232]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002fae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002fb2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002fb4:	f7fe fae0 	bl	8001578 <HAL_GetTick>
 8002fb8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002fba:	e009      	b.n	8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fbc:	f7fe fadc 	bl	8001578 <HAL_GetTick>
 8002fc0:	4602      	mov	r2, r0
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	1ad3      	subs	r3, r2, r3
 8002fc6:	2b02      	cmp	r3, #2
 8002fc8:	d902      	bls.n	8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002fca:	2303      	movs	r3, #3
 8002fcc:	74fb      	strb	r3, [r7, #19]
        break;
 8002fce:	e005      	b.n	8002fdc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002fd0:	4b31      	ldr	r3, [pc, #196]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d0ef      	beq.n	8002fbc <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002fdc:	7cfb      	ldrb	r3, [r7, #19]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d15c      	bne.n	800309c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002fe2:	4b2c      	ldr	r3, [pc, #176]	@ (8003094 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fe4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fe8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002fec:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002fee:	697b      	ldr	r3, [r7, #20]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d01f      	beq.n	8003034 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002ffa:	697a      	ldr	r2, [r7, #20]
 8002ffc:	429a      	cmp	r2, r3
 8002ffe:	d019      	beq.n	8003034 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003000:	4b24      	ldr	r3, [pc, #144]	@ (8003094 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003002:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003006:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800300a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800300c:	4b21      	ldr	r3, [pc, #132]	@ (8003094 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800300e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003012:	4a20      	ldr	r2, [pc, #128]	@ (8003094 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003014:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003018:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800301c:	4b1d      	ldr	r3, [pc, #116]	@ (8003094 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800301e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003022:	4a1c      	ldr	r2, [pc, #112]	@ (8003094 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003024:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003028:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800302c:	4a19      	ldr	r2, [pc, #100]	@ (8003094 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800302e:	697b      	ldr	r3, [r7, #20]
 8003030:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003034:	697b      	ldr	r3, [r7, #20]
 8003036:	f003 0301 	and.w	r3, r3, #1
 800303a:	2b00      	cmp	r3, #0
 800303c:	d016      	beq.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800303e:	f7fe fa9b 	bl	8001578 <HAL_GetTick>
 8003042:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003044:	e00b      	b.n	800305e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003046:	f7fe fa97 	bl	8001578 <HAL_GetTick>
 800304a:	4602      	mov	r2, r0
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	1ad3      	subs	r3, r2, r3
 8003050:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003054:	4293      	cmp	r3, r2
 8003056:	d902      	bls.n	800305e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003058:	2303      	movs	r3, #3
 800305a:	74fb      	strb	r3, [r7, #19]
            break;
 800305c:	e006      	b.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800305e:	4b0d      	ldr	r3, [pc, #52]	@ (8003094 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003060:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003064:	f003 0302 	and.w	r3, r3, #2
 8003068:	2b00      	cmp	r3, #0
 800306a:	d0ec      	beq.n	8003046 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800306c:	7cfb      	ldrb	r3, [r7, #19]
 800306e:	2b00      	cmp	r3, #0
 8003070:	d10c      	bne.n	800308c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003072:	4b08      	ldr	r3, [pc, #32]	@ (8003094 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003074:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003078:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003082:	4904      	ldr	r1, [pc, #16]	@ (8003094 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003084:	4313      	orrs	r3, r2
 8003086:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800308a:	e009      	b.n	80030a0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800308c:	7cfb      	ldrb	r3, [r7, #19]
 800308e:	74bb      	strb	r3, [r7, #18]
 8003090:	e006      	b.n	80030a0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003092:	bf00      	nop
 8003094:	40021000 	.word	0x40021000
 8003098:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800309c:	7cfb      	ldrb	r3, [r7, #19]
 800309e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80030a0:	7c7b      	ldrb	r3, [r7, #17]
 80030a2:	2b01      	cmp	r3, #1
 80030a4:	d105      	bne.n	80030b2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030a6:	4b9e      	ldr	r3, [pc, #632]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030aa:	4a9d      	ldr	r2, [pc, #628]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030ac:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80030b0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f003 0301 	and.w	r3, r3, #1
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d00a      	beq.n	80030d4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80030be:	4b98      	ldr	r3, [pc, #608]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030c4:	f023 0203 	bic.w	r2, r3, #3
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030cc:	4994      	ldr	r1, [pc, #592]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030ce:	4313      	orrs	r3, r2
 80030d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f003 0302 	and.w	r3, r3, #2
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d00a      	beq.n	80030f6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80030e0:	4b8f      	ldr	r3, [pc, #572]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030e6:	f023 020c 	bic.w	r2, r3, #12
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030ee:	498c      	ldr	r1, [pc, #560]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030f0:	4313      	orrs	r3, r2
 80030f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f003 0304 	and.w	r3, r3, #4
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d00a      	beq.n	8003118 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003102:	4b87      	ldr	r3, [pc, #540]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003104:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003108:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003110:	4983      	ldr	r1, [pc, #524]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003112:	4313      	orrs	r3, r2
 8003114:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f003 0308 	and.w	r3, r3, #8
 8003120:	2b00      	cmp	r3, #0
 8003122:	d00a      	beq.n	800313a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003124:	4b7e      	ldr	r3, [pc, #504]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003126:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800312a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003132:	497b      	ldr	r1, [pc, #492]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003134:	4313      	orrs	r3, r2
 8003136:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f003 0310 	and.w	r3, r3, #16
 8003142:	2b00      	cmp	r3, #0
 8003144:	d00a      	beq.n	800315c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003146:	4b76      	ldr	r3, [pc, #472]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003148:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800314c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003154:	4972      	ldr	r1, [pc, #456]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003156:	4313      	orrs	r3, r2
 8003158:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f003 0320 	and.w	r3, r3, #32
 8003164:	2b00      	cmp	r3, #0
 8003166:	d00a      	beq.n	800317e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003168:	4b6d      	ldr	r3, [pc, #436]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800316a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800316e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003176:	496a      	ldr	r1, [pc, #424]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003178:	4313      	orrs	r3, r2
 800317a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003186:	2b00      	cmp	r3, #0
 8003188:	d00a      	beq.n	80031a0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800318a:	4b65      	ldr	r3, [pc, #404]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800318c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003190:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003198:	4961      	ldr	r1, [pc, #388]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800319a:	4313      	orrs	r3, r2
 800319c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d00a      	beq.n	80031c2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80031ac:	4b5c      	ldr	r3, [pc, #368]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031b2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031ba:	4959      	ldr	r1, [pc, #356]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031bc:	4313      	orrs	r3, r2
 80031be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d00a      	beq.n	80031e4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80031ce:	4b54      	ldr	r3, [pc, #336]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031d4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80031dc:	4950      	ldr	r1, [pc, #320]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031de:	4313      	orrs	r3, r2
 80031e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d00a      	beq.n	8003206 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80031f0:	4b4b      	ldr	r3, [pc, #300]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031f6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031fe:	4948      	ldr	r1, [pc, #288]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003200:	4313      	orrs	r3, r2
 8003202:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800320e:	2b00      	cmp	r3, #0
 8003210:	d00a      	beq.n	8003228 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003212:	4b43      	ldr	r3, [pc, #268]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003214:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003218:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003220:	493f      	ldr	r1, [pc, #252]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003222:	4313      	orrs	r3, r2
 8003224:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003230:	2b00      	cmp	r3, #0
 8003232:	d028      	beq.n	8003286 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003234:	4b3a      	ldr	r3, [pc, #232]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003236:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800323a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003242:	4937      	ldr	r1, [pc, #220]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003244:	4313      	orrs	r3, r2
 8003246:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800324e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003252:	d106      	bne.n	8003262 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003254:	4b32      	ldr	r3, [pc, #200]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003256:	68db      	ldr	r3, [r3, #12]
 8003258:	4a31      	ldr	r2, [pc, #196]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800325a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800325e:	60d3      	str	r3, [r2, #12]
 8003260:	e011      	b.n	8003286 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003266:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800326a:	d10c      	bne.n	8003286 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	3304      	adds	r3, #4
 8003270:	2101      	movs	r1, #1
 8003272:	4618      	mov	r0, r3
 8003274:	f000 fe36 	bl	8003ee4 <RCCEx_PLLSAI1_Config>
 8003278:	4603      	mov	r3, r0
 800327a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800327c:	7cfb      	ldrb	r3, [r7, #19]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d001      	beq.n	8003286 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003282:	7cfb      	ldrb	r3, [r7, #19]
 8003284:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800328e:	2b00      	cmp	r3, #0
 8003290:	d028      	beq.n	80032e4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003292:	4b23      	ldr	r3, [pc, #140]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003294:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003298:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032a0:	491f      	ldr	r1, [pc, #124]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032a2:	4313      	orrs	r3, r2
 80032a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032ac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80032b0:	d106      	bne.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80032b2:	4b1b      	ldr	r3, [pc, #108]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032b4:	68db      	ldr	r3, [r3, #12]
 80032b6:	4a1a      	ldr	r2, [pc, #104]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032b8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80032bc:	60d3      	str	r3, [r2, #12]
 80032be:	e011      	b.n	80032e4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032c4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80032c8:	d10c      	bne.n	80032e4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	3304      	adds	r3, #4
 80032ce:	2101      	movs	r1, #1
 80032d0:	4618      	mov	r0, r3
 80032d2:	f000 fe07 	bl	8003ee4 <RCCEx_PLLSAI1_Config>
 80032d6:	4603      	mov	r3, r0
 80032d8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80032da:	7cfb      	ldrb	r3, [r7, #19]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d001      	beq.n	80032e4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80032e0:	7cfb      	ldrb	r3, [r7, #19]
 80032e2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d02b      	beq.n	8003348 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80032f0:	4b0b      	ldr	r3, [pc, #44]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032f6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032fe:	4908      	ldr	r1, [pc, #32]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003300:	4313      	orrs	r3, r2
 8003302:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800330a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800330e:	d109      	bne.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003310:	4b03      	ldr	r3, [pc, #12]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003312:	68db      	ldr	r3, [r3, #12]
 8003314:	4a02      	ldr	r2, [pc, #8]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003316:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800331a:	60d3      	str	r3, [r2, #12]
 800331c:	e014      	b.n	8003348 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800331e:	bf00      	nop
 8003320:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003328:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800332c:	d10c      	bne.n	8003348 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	3304      	adds	r3, #4
 8003332:	2101      	movs	r1, #1
 8003334:	4618      	mov	r0, r3
 8003336:	f000 fdd5 	bl	8003ee4 <RCCEx_PLLSAI1_Config>
 800333a:	4603      	mov	r3, r0
 800333c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800333e:	7cfb      	ldrb	r3, [r7, #19]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d001      	beq.n	8003348 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003344:	7cfb      	ldrb	r3, [r7, #19]
 8003346:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003350:	2b00      	cmp	r3, #0
 8003352:	d02f      	beq.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003354:	4b2b      	ldr	r3, [pc, #172]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003356:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800335a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003362:	4928      	ldr	r1, [pc, #160]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003364:	4313      	orrs	r3, r2
 8003366:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800336e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003372:	d10d      	bne.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	3304      	adds	r3, #4
 8003378:	2102      	movs	r1, #2
 800337a:	4618      	mov	r0, r3
 800337c:	f000 fdb2 	bl	8003ee4 <RCCEx_PLLSAI1_Config>
 8003380:	4603      	mov	r3, r0
 8003382:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003384:	7cfb      	ldrb	r3, [r7, #19]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d014      	beq.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800338a:	7cfb      	ldrb	r3, [r7, #19]
 800338c:	74bb      	strb	r3, [r7, #18]
 800338e:	e011      	b.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003394:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003398:	d10c      	bne.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	3320      	adds	r3, #32
 800339e:	2102      	movs	r1, #2
 80033a0:	4618      	mov	r0, r3
 80033a2:	f000 fe93 	bl	80040cc <RCCEx_PLLSAI2_Config>
 80033a6:	4603      	mov	r3, r0
 80033a8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80033aa:	7cfb      	ldrb	r3, [r7, #19]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d001      	beq.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80033b0:	7cfb      	ldrb	r3, [r7, #19]
 80033b2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d00a      	beq.n	80033d6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80033c0:	4b10      	ldr	r3, [pc, #64]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80033c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033c6:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80033ce:	490d      	ldr	r1, [pc, #52]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80033d0:	4313      	orrs	r3, r2
 80033d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d00b      	beq.n	80033fa <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80033e2:	4b08      	ldr	r3, [pc, #32]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80033e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033e8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80033f2:	4904      	ldr	r1, [pc, #16]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80033f4:	4313      	orrs	r3, r2
 80033f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80033fa:	7cbb      	ldrb	r3, [r7, #18]
}
 80033fc:	4618      	mov	r0, r3
 80033fe:	3718      	adds	r7, #24
 8003400:	46bd      	mov	sp, r7
 8003402:	bd80      	pop	{r7, pc}
 8003404:	40021000 	.word	0x40021000

08003408 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b088      	sub	sp, #32
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8003410:	2300      	movs	r3, #0
 8003412:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800341a:	d13e      	bne.n	800349a <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800341c:	4bb2      	ldr	r3, [pc, #712]	@ (80036e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800341e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003422:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003426:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 8003428:	693b      	ldr	r3, [r7, #16]
 800342a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800342e:	d028      	beq.n	8003482 <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 8003430:	693b      	ldr	r3, [r7, #16]
 8003432:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003436:	f200 8542 	bhi.w	8003ebe <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
 800343a:	693b      	ldr	r3, [r7, #16]
 800343c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003440:	d005      	beq.n	800344e <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 8003442:	693b      	ldr	r3, [r7, #16]
 8003444:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003448:	d00e      	beq.n	8003468 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 800344a:	f000 bd38 	b.w	8003ebe <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800344e:	4ba6      	ldr	r3, [pc, #664]	@ (80036e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003450:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003454:	f003 0302 	and.w	r3, r3, #2
 8003458:	2b02      	cmp	r3, #2
 800345a:	f040 8532 	bne.w	8003ec2 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        frequency = LSE_VALUE;
 800345e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003462:	61fb      	str	r3, [r7, #28]
      break;
 8003464:	f000 bd2d 	b.w	8003ec2 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8003468:	4b9f      	ldr	r3, [pc, #636]	@ (80036e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800346a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800346e:	f003 0302 	and.w	r3, r3, #2
 8003472:	2b02      	cmp	r3, #2
 8003474:	f040 8527 	bne.w	8003ec6 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
          frequency = LSI_VALUE;
 8003478:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800347c:	61fb      	str	r3, [r7, #28]
      break;
 800347e:	f000 bd22 	b.w	8003ec6 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003482:	4b99      	ldr	r3, [pc, #612]	@ (80036e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800348a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800348e:	f040 851c 	bne.w	8003eca <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
        frequency = HSE_VALUE / 32U;
 8003492:	4b96      	ldr	r3, [pc, #600]	@ (80036ec <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 8003494:	61fb      	str	r3, [r7, #28]
      break;
 8003496:	f000 bd18 	b.w	8003eca <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800349a:	4b93      	ldr	r3, [pc, #588]	@ (80036e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800349c:	68db      	ldr	r3, [r3, #12]
 800349e:	f003 0303 	and.w	r3, r3, #3
 80034a2:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 80034a4:	697b      	ldr	r3, [r7, #20]
 80034a6:	2b03      	cmp	r3, #3
 80034a8:	d036      	beq.n	8003518 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	2b03      	cmp	r3, #3
 80034ae:	d840      	bhi.n	8003532 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 80034b0:	697b      	ldr	r3, [r7, #20]
 80034b2:	2b01      	cmp	r3, #1
 80034b4:	d003      	beq.n	80034be <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 80034b6:	697b      	ldr	r3, [r7, #20]
 80034b8:	2b02      	cmp	r3, #2
 80034ba:	d020      	beq.n	80034fe <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 80034bc:	e039      	b.n	8003532 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80034be:	4b8a      	ldr	r3, [pc, #552]	@ (80036e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f003 0302 	and.w	r3, r3, #2
 80034c6:	2b02      	cmp	r3, #2
 80034c8:	d116      	bne.n	80034f8 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80034ca:	4b87      	ldr	r3, [pc, #540]	@ (80036e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f003 0308 	and.w	r3, r3, #8
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d005      	beq.n	80034e2 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 80034d6:	4b84      	ldr	r3, [pc, #528]	@ (80036e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	091b      	lsrs	r3, r3, #4
 80034dc:	f003 030f 	and.w	r3, r3, #15
 80034e0:	e005      	b.n	80034ee <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 80034e2:	4b81      	ldr	r3, [pc, #516]	@ (80036e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80034e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034e8:	0a1b      	lsrs	r3, r3, #8
 80034ea:	f003 030f 	and.w	r3, r3, #15
 80034ee:	4a80      	ldr	r2, [pc, #512]	@ (80036f0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 80034f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034f4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80034f6:	e01f      	b.n	8003538 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80034f8:	2300      	movs	r3, #0
 80034fa:	61bb      	str	r3, [r7, #24]
      break;
 80034fc:	e01c      	b.n	8003538 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80034fe:	4b7a      	ldr	r3, [pc, #488]	@ (80036e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003506:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800350a:	d102      	bne.n	8003512 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 800350c:	4b79      	ldr	r3, [pc, #484]	@ (80036f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 800350e:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8003510:	e012      	b.n	8003538 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8003512:	2300      	movs	r3, #0
 8003514:	61bb      	str	r3, [r7, #24]
      break;
 8003516:	e00f      	b.n	8003538 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003518:	4b73      	ldr	r3, [pc, #460]	@ (80036e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003520:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003524:	d102      	bne.n	800352c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 8003526:	4b74      	ldr	r3, [pc, #464]	@ (80036f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003528:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800352a:	e005      	b.n	8003538 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800352c:	2300      	movs	r3, #0
 800352e:	61bb      	str	r3, [r7, #24]
      break;
 8003530:	e002      	b.n	8003538 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 8003532:	2300      	movs	r3, #0
 8003534:	61bb      	str	r3, [r7, #24]
      break;
 8003536:	bf00      	nop
    }

    switch(PeriphClk)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800353e:	f000 80dd 	beq.w	80036fc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003548:	f200 84c1 	bhi.w	8003ece <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003552:	f000 80d3 	beq.w	80036fc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800355c:	f200 84b7 	bhi.w	8003ece <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003566:	f000 835f 	beq.w	8003c28 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003570:	f200 84ad 	bhi.w	8003ece <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800357a:	f000 847e 	beq.w	8003e7a <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003584:	f200 84a3 	bhi.w	8003ece <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800358e:	f000 82cd 	beq.w	8003b2c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003598:	f200 8499 	bhi.w	8003ece <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80035a2:	f000 80ab 	beq.w	80036fc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80035ac:	f200 848f 	bhi.w	8003ece <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80035b6:	f000 8090 	beq.w	80036da <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80035c0:	f200 8485 	bhi.w	8003ece <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80035ca:	d07f      	beq.n	80036cc <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80035d2:	f200 847c 	bhi.w	8003ece <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035dc:	f000 8403 	beq.w	8003de6 <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035e6:	f200 8472 	bhi.w	8003ece <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80035f0:	f000 83af 	beq.w	8003d52 <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80035fa:	f200 8468 	bhi.w	8003ece <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003604:	f000 8379 	beq.w	8003cfa <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800360e:	f200 845e 	bhi.w	8003ece <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2b80      	cmp	r3, #128	@ 0x80
 8003616:	f000 8344 	beq.w	8003ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2b80      	cmp	r3, #128	@ 0x80
 800361e:	f200 8456 	bhi.w	8003ece <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2b20      	cmp	r3, #32
 8003626:	d84b      	bhi.n	80036c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2b00      	cmp	r3, #0
 800362c:	f000 844f 	beq.w	8003ece <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	3b01      	subs	r3, #1
 8003634:	2b1f      	cmp	r3, #31
 8003636:	f200 844a 	bhi.w	8003ece <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800363a:	a201      	add	r2, pc, #4	@ (adr r2, 8003640 <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 800363c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003640:	08003829 	.word	0x08003829
 8003644:	08003897 	.word	0x08003897
 8003648:	08003ecf 	.word	0x08003ecf
 800364c:	0800392b 	.word	0x0800392b
 8003650:	08003ecf 	.word	0x08003ecf
 8003654:	08003ecf 	.word	0x08003ecf
 8003658:	08003ecf 	.word	0x08003ecf
 800365c:	080039b1 	.word	0x080039b1
 8003660:	08003ecf 	.word	0x08003ecf
 8003664:	08003ecf 	.word	0x08003ecf
 8003668:	08003ecf 	.word	0x08003ecf
 800366c:	08003ecf 	.word	0x08003ecf
 8003670:	08003ecf 	.word	0x08003ecf
 8003674:	08003ecf 	.word	0x08003ecf
 8003678:	08003ecf 	.word	0x08003ecf
 800367c:	08003a29 	.word	0x08003a29
 8003680:	08003ecf 	.word	0x08003ecf
 8003684:	08003ecf 	.word	0x08003ecf
 8003688:	08003ecf 	.word	0x08003ecf
 800368c:	08003ecf 	.word	0x08003ecf
 8003690:	08003ecf 	.word	0x08003ecf
 8003694:	08003ecf 	.word	0x08003ecf
 8003698:	08003ecf 	.word	0x08003ecf
 800369c:	08003ecf 	.word	0x08003ecf
 80036a0:	08003ecf 	.word	0x08003ecf
 80036a4:	08003ecf 	.word	0x08003ecf
 80036a8:	08003ecf 	.word	0x08003ecf
 80036ac:	08003ecf 	.word	0x08003ecf
 80036b0:	08003ecf 	.word	0x08003ecf
 80036b4:	08003ecf 	.word	0x08003ecf
 80036b8:	08003ecf 	.word	0x08003ecf
 80036bc:	08003aab 	.word	0x08003aab
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2b40      	cmp	r3, #64	@ 0x40
 80036c4:	f000 82c1 	beq.w	8003c4a <HAL_RCCEx_GetPeriphCLKFreq+0x842>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 80036c8:	f000 bc01 	b.w	8003ece <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 80036cc:	69b9      	ldr	r1, [r7, #24]
 80036ce:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80036d2:	f000 fdd9 	bl	8004288 <RCCEx_GetSAIxPeriphCLKFreq>
 80036d6:	61f8      	str	r0, [r7, #28]
      break;
 80036d8:	e3fa      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 80036da:	69b9      	ldr	r1, [r7, #24]
 80036dc:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80036e0:	f000 fdd2 	bl	8004288 <RCCEx_GetSAIxPeriphCLKFreq>
 80036e4:	61f8      	str	r0, [r7, #28]
      break;
 80036e6:	e3f3      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 80036e8:	40021000 	.word	0x40021000
 80036ec:	0003d090 	.word	0x0003d090
 80036f0:	08009d00 	.word	0x08009d00
 80036f4:	00f42400 	.word	0x00f42400
 80036f8:	007a1200 	.word	0x007a1200
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 80036fc:	4ba9      	ldr	r3, [pc, #676]	@ (80039a4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80036fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003702:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8003706:	613b      	str	r3, [r7, #16]
 8003708:	693b      	ldr	r3, [r7, #16]
 800370a:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800370e:	d00c      	beq.n	800372a <HAL_RCCEx_GetPeriphCLKFreq+0x322>
 8003710:	693b      	ldr	r3, [r7, #16]
 8003712:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8003716:	d87f      	bhi.n	8003818 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
 8003718:	693b      	ldr	r3, [r7, #16]
 800371a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800371e:	d04e      	beq.n	80037be <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
 8003720:	693b      	ldr	r3, [r7, #16]
 8003722:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003726:	d01d      	beq.n	8003764 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          break;
 8003728:	e076      	b.n	8003818 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800372a:	4b9e      	ldr	r3, [pc, #632]	@ (80039a4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f003 0302 	and.w	r3, r3, #2
 8003732:	2b02      	cmp	r3, #2
 8003734:	d172      	bne.n	800381c <HAL_RCCEx_GetPeriphCLKFreq+0x414>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8003736:	4b9b      	ldr	r3, [pc, #620]	@ (80039a4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f003 0308 	and.w	r3, r3, #8
 800373e:	2b00      	cmp	r3, #0
 8003740:	d005      	beq.n	800374e <HAL_RCCEx_GetPeriphCLKFreq+0x346>
 8003742:	4b98      	ldr	r3, [pc, #608]	@ (80039a4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	091b      	lsrs	r3, r3, #4
 8003748:	f003 030f 	and.w	r3, r3, #15
 800374c:	e005      	b.n	800375a <HAL_RCCEx_GetPeriphCLKFreq+0x352>
 800374e:	4b95      	ldr	r3, [pc, #596]	@ (80039a4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003750:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003754:	0a1b      	lsrs	r3, r3, #8
 8003756:	f003 030f 	and.w	r3, r3, #15
 800375a:	4a93      	ldr	r2, [pc, #588]	@ (80039a8 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 800375c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003760:	61fb      	str	r3, [r7, #28]
          break;
 8003762:	e05b      	b.n	800381c <HAL_RCCEx_GetPeriphCLKFreq+0x414>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8003764:	4b8f      	ldr	r3, [pc, #572]	@ (80039a4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800376c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003770:	d156      	bne.n	8003820 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8003772:	4b8c      	ldr	r3, [pc, #560]	@ (80039a4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003774:	68db      	ldr	r3, [r3, #12]
 8003776:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800377a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800377e:	d14f      	bne.n	8003820 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003780:	4b88      	ldr	r3, [pc, #544]	@ (80039a4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003782:	68db      	ldr	r3, [r3, #12]
 8003784:	0a1b      	lsrs	r3, r3, #8
 8003786:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800378a:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800378c:	69bb      	ldr	r3, [r7, #24]
 800378e:	68fa      	ldr	r2, [r7, #12]
 8003790:	fb03 f202 	mul.w	r2, r3, r2
 8003794:	4b83      	ldr	r3, [pc, #524]	@ (80039a4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003796:	68db      	ldr	r3, [r3, #12]
 8003798:	091b      	lsrs	r3, r3, #4
 800379a:	f003 0307 	and.w	r3, r3, #7
 800379e:	3301      	adds	r3, #1
 80037a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80037a4:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 80037a6:	4b7f      	ldr	r3, [pc, #508]	@ (80039a4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80037a8:	68db      	ldr	r3, [r3, #12]
 80037aa:	0d5b      	lsrs	r3, r3, #21
 80037ac:	f003 0303 	and.w	r3, r3, #3
 80037b0:	3301      	adds	r3, #1
 80037b2:	005b      	lsls	r3, r3, #1
 80037b4:	69ba      	ldr	r2, [r7, #24]
 80037b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80037ba:	61fb      	str	r3, [r7, #28]
          break;
 80037bc:	e030      	b.n	8003820 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 80037be:	4b79      	ldr	r3, [pc, #484]	@ (80039a4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80037c6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80037ca:	d12b      	bne.n	8003824 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 80037cc:	4b75      	ldr	r3, [pc, #468]	@ (80039a4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80037ce:	691b      	ldr	r3, [r3, #16]
 80037d0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80037d4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80037d8:	d124      	bne.n	8003824 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80037da:	4b72      	ldr	r3, [pc, #456]	@ (80039a4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80037dc:	691b      	ldr	r3, [r3, #16]
 80037de:	0a1b      	lsrs	r3, r3, #8
 80037e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80037e4:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80037e6:	69bb      	ldr	r3, [r7, #24]
 80037e8:	68fa      	ldr	r2, [r7, #12]
 80037ea:	fb03 f202 	mul.w	r2, r3, r2
 80037ee:	4b6d      	ldr	r3, [pc, #436]	@ (80039a4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80037f0:	68db      	ldr	r3, [r3, #12]
 80037f2:	091b      	lsrs	r3, r3, #4
 80037f4:	f003 0307 	and.w	r3, r3, #7
 80037f8:	3301      	adds	r3, #1
 80037fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80037fe:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8003800:	4b68      	ldr	r3, [pc, #416]	@ (80039a4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003802:	691b      	ldr	r3, [r3, #16]
 8003804:	0d5b      	lsrs	r3, r3, #21
 8003806:	f003 0303 	and.w	r3, r3, #3
 800380a:	3301      	adds	r3, #1
 800380c:	005b      	lsls	r3, r3, #1
 800380e:	69ba      	ldr	r2, [r7, #24]
 8003810:	fbb2 f3f3 	udiv	r3, r2, r3
 8003814:	61fb      	str	r3, [r7, #28]
          break;
 8003816:	e005      	b.n	8003824 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
          break;
 8003818:	bf00      	nop
 800381a:	e359      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800381c:	bf00      	nop
 800381e:	e357      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003820:	bf00      	nop
 8003822:	e355      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003824:	bf00      	nop
        break;
 8003826:	e353      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8003828:	4b5e      	ldr	r3, [pc, #376]	@ (80039a4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800382a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800382e:	f003 0303 	and.w	r3, r3, #3
 8003832:	613b      	str	r3, [r7, #16]
 8003834:	693b      	ldr	r3, [r7, #16]
 8003836:	2b03      	cmp	r3, #3
 8003838:	d827      	bhi.n	800388a <HAL_RCCEx_GetPeriphCLKFreq+0x482>
 800383a:	a201      	add	r2, pc, #4	@ (adr r2, 8003840 <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 800383c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003840:	08003851 	.word	0x08003851
 8003844:	08003859 	.word	0x08003859
 8003848:	08003861 	.word	0x08003861
 800384c:	08003875 	.word	0x08003875
          frequency = HAL_RCC_GetPCLK2Freq();
 8003850:	f7ff fa48 	bl	8002ce4 <HAL_RCC_GetPCLK2Freq>
 8003854:	61f8      	str	r0, [r7, #28]
          break;
 8003856:	e01d      	b.n	8003894 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          frequency = HAL_RCC_GetSysClockFreq();
 8003858:	f7ff f996 	bl	8002b88 <HAL_RCC_GetSysClockFreq>
 800385c:	61f8      	str	r0, [r7, #28]
          break;
 800385e:	e019      	b.n	8003894 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003860:	4b50      	ldr	r3, [pc, #320]	@ (80039a4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003868:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800386c:	d10f      	bne.n	800388e <HAL_RCCEx_GetPeriphCLKFreq+0x486>
            frequency = HSI_VALUE;
 800386e:	4b4f      	ldr	r3, [pc, #316]	@ (80039ac <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8003870:	61fb      	str	r3, [r7, #28]
          break;
 8003872:	e00c      	b.n	800388e <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003874:	4b4b      	ldr	r3, [pc, #300]	@ (80039a4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003876:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800387a:	f003 0302 	and.w	r3, r3, #2
 800387e:	2b02      	cmp	r3, #2
 8003880:	d107      	bne.n	8003892 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
            frequency = LSE_VALUE;
 8003882:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003886:	61fb      	str	r3, [r7, #28]
          break;
 8003888:	e003      	b.n	8003892 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          break;
 800388a:	bf00      	nop
 800388c:	e320      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800388e:	bf00      	nop
 8003890:	e31e      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003892:	bf00      	nop
        break;
 8003894:	e31c      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8003896:	4b43      	ldr	r3, [pc, #268]	@ (80039a4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003898:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800389c:	f003 030c 	and.w	r3, r3, #12
 80038a0:	613b      	str	r3, [r7, #16]
 80038a2:	693b      	ldr	r3, [r7, #16]
 80038a4:	2b0c      	cmp	r3, #12
 80038a6:	d83a      	bhi.n	800391e <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 80038a8:	a201      	add	r2, pc, #4	@ (adr r2, 80038b0 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>)
 80038aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038ae:	bf00      	nop
 80038b0:	080038e5 	.word	0x080038e5
 80038b4:	0800391f 	.word	0x0800391f
 80038b8:	0800391f 	.word	0x0800391f
 80038bc:	0800391f 	.word	0x0800391f
 80038c0:	080038ed 	.word	0x080038ed
 80038c4:	0800391f 	.word	0x0800391f
 80038c8:	0800391f 	.word	0x0800391f
 80038cc:	0800391f 	.word	0x0800391f
 80038d0:	080038f5 	.word	0x080038f5
 80038d4:	0800391f 	.word	0x0800391f
 80038d8:	0800391f 	.word	0x0800391f
 80038dc:	0800391f 	.word	0x0800391f
 80038e0:	08003909 	.word	0x08003909
          frequency = HAL_RCC_GetPCLK1Freq();
 80038e4:	f7ff f9e8 	bl	8002cb8 <HAL_RCC_GetPCLK1Freq>
 80038e8:	61f8      	str	r0, [r7, #28]
          break;
 80038ea:	e01d      	b.n	8003928 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          frequency = HAL_RCC_GetSysClockFreq();
 80038ec:	f7ff f94c 	bl	8002b88 <HAL_RCC_GetSysClockFreq>
 80038f0:	61f8      	str	r0, [r7, #28]
          break;
 80038f2:	e019      	b.n	8003928 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80038f4:	4b2b      	ldr	r3, [pc, #172]	@ (80039a4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003900:	d10f      	bne.n	8003922 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
            frequency = HSI_VALUE;
 8003902:	4b2a      	ldr	r3, [pc, #168]	@ (80039ac <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8003904:	61fb      	str	r3, [r7, #28]
          break;
 8003906:	e00c      	b.n	8003922 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003908:	4b26      	ldr	r3, [pc, #152]	@ (80039a4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800390a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800390e:	f003 0302 	and.w	r3, r3, #2
 8003912:	2b02      	cmp	r3, #2
 8003914:	d107      	bne.n	8003926 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
            frequency = LSE_VALUE;
 8003916:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800391a:	61fb      	str	r3, [r7, #28]
          break;
 800391c:	e003      	b.n	8003926 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
          break;
 800391e:	bf00      	nop
 8003920:	e2d6      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003922:	bf00      	nop
 8003924:	e2d4      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003926:	bf00      	nop
        break;
 8003928:	e2d2      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800392a:	4b1e      	ldr	r3, [pc, #120]	@ (80039a4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800392c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003930:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003934:	613b      	str	r3, [r7, #16]
 8003936:	693b      	ldr	r3, [r7, #16]
 8003938:	2b30      	cmp	r3, #48	@ 0x30
 800393a:	d021      	beq.n	8003980 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 800393c:	693b      	ldr	r3, [r7, #16]
 800393e:	2b30      	cmp	r3, #48	@ 0x30
 8003940:	d829      	bhi.n	8003996 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 8003942:	693b      	ldr	r3, [r7, #16]
 8003944:	2b20      	cmp	r3, #32
 8003946:	d011      	beq.n	800396c <HAL_RCCEx_GetPeriphCLKFreq+0x564>
 8003948:	693b      	ldr	r3, [r7, #16]
 800394a:	2b20      	cmp	r3, #32
 800394c:	d823      	bhi.n	8003996 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 800394e:	693b      	ldr	r3, [r7, #16]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d003      	beq.n	800395c <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 8003954:	693b      	ldr	r3, [r7, #16]
 8003956:	2b10      	cmp	r3, #16
 8003958:	d004      	beq.n	8003964 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
          break;
 800395a:	e01c      	b.n	8003996 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
          frequency = HAL_RCC_GetPCLK1Freq();
 800395c:	f7ff f9ac 	bl	8002cb8 <HAL_RCC_GetPCLK1Freq>
 8003960:	61f8      	str	r0, [r7, #28]
          break;
 8003962:	e01d      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          frequency = HAL_RCC_GetSysClockFreq();
 8003964:	f7ff f910 	bl	8002b88 <HAL_RCC_GetSysClockFreq>
 8003968:	61f8      	str	r0, [r7, #28]
          break;
 800396a:	e019      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800396c:	4b0d      	ldr	r3, [pc, #52]	@ (80039a4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003974:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003978:	d10f      	bne.n	800399a <HAL_RCCEx_GetPeriphCLKFreq+0x592>
            frequency = HSI_VALUE;
 800397a:	4b0c      	ldr	r3, [pc, #48]	@ (80039ac <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 800397c:	61fb      	str	r3, [r7, #28]
          break;
 800397e:	e00c      	b.n	800399a <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003980:	4b08      	ldr	r3, [pc, #32]	@ (80039a4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003982:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003986:	f003 0302 	and.w	r3, r3, #2
 800398a:	2b02      	cmp	r3, #2
 800398c:	d107      	bne.n	800399e <HAL_RCCEx_GetPeriphCLKFreq+0x596>
            frequency = LSE_VALUE;
 800398e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003992:	61fb      	str	r3, [r7, #28]
          break;
 8003994:	e003      	b.n	800399e <HAL_RCCEx_GetPeriphCLKFreq+0x596>
          break;
 8003996:	bf00      	nop
 8003998:	e29a      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800399a:	bf00      	nop
 800399c:	e298      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800399e:	bf00      	nop
        break;
 80039a0:	e296      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 80039a2:	bf00      	nop
 80039a4:	40021000 	.word	0x40021000
 80039a8:	08009d00 	.word	0x08009d00
 80039ac:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 80039b0:	4b9b      	ldr	r3, [pc, #620]	@ (8003c20 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80039b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039b6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80039ba:	613b      	str	r3, [r7, #16]
 80039bc:	693b      	ldr	r3, [r7, #16]
 80039be:	2bc0      	cmp	r3, #192	@ 0xc0
 80039c0:	d021      	beq.n	8003a06 <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 80039c2:	693b      	ldr	r3, [r7, #16]
 80039c4:	2bc0      	cmp	r3, #192	@ 0xc0
 80039c6:	d829      	bhi.n	8003a1c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 80039c8:	693b      	ldr	r3, [r7, #16]
 80039ca:	2b80      	cmp	r3, #128	@ 0x80
 80039cc:	d011      	beq.n	80039f2 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
 80039ce:	693b      	ldr	r3, [r7, #16]
 80039d0:	2b80      	cmp	r3, #128	@ 0x80
 80039d2:	d823      	bhi.n	8003a1c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 80039d4:	693b      	ldr	r3, [r7, #16]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d003      	beq.n	80039e2 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 80039da:	693b      	ldr	r3, [r7, #16]
 80039dc:	2b40      	cmp	r3, #64	@ 0x40
 80039de:	d004      	beq.n	80039ea <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
          break;
 80039e0:	e01c      	b.n	8003a1c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          frequency = HAL_RCC_GetPCLK1Freq();
 80039e2:	f7ff f969 	bl	8002cb8 <HAL_RCC_GetPCLK1Freq>
 80039e6:	61f8      	str	r0, [r7, #28]
          break;
 80039e8:	e01d      	b.n	8003a26 <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          frequency = HAL_RCC_GetSysClockFreq();
 80039ea:	f7ff f8cd 	bl	8002b88 <HAL_RCC_GetSysClockFreq>
 80039ee:	61f8      	str	r0, [r7, #28]
          break;
 80039f0:	e019      	b.n	8003a26 <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80039f2:	4b8b      	ldr	r3, [pc, #556]	@ (8003c20 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039fe:	d10f      	bne.n	8003a20 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            frequency = HSI_VALUE;
 8003a00:	4b88      	ldr	r3, [pc, #544]	@ (8003c24 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8003a02:	61fb      	str	r3, [r7, #28]
          break;
 8003a04:	e00c      	b.n	8003a20 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003a06:	4b86      	ldr	r3, [pc, #536]	@ (8003c20 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003a08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a0c:	f003 0302 	and.w	r3, r3, #2
 8003a10:	2b02      	cmp	r3, #2
 8003a12:	d107      	bne.n	8003a24 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
            frequency = LSE_VALUE;
 8003a14:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003a18:	61fb      	str	r3, [r7, #28]
          break;
 8003a1a:	e003      	b.n	8003a24 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
          break;
 8003a1c:	bf00      	nop
 8003a1e:	e257      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003a20:	bf00      	nop
 8003a22:	e255      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003a24:	bf00      	nop
        break;
 8003a26:	e253      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8003a28:	4b7d      	ldr	r3, [pc, #500]	@ (8003c20 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003a2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a32:	613b      	str	r3, [r7, #16]
 8003a34:	693b      	ldr	r3, [r7, #16]
 8003a36:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003a3a:	d025      	beq.n	8003a88 <HAL_RCCEx_GetPeriphCLKFreq+0x680>
 8003a3c:	693b      	ldr	r3, [r7, #16]
 8003a3e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003a42:	d82c      	bhi.n	8003a9e <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8003a44:	693b      	ldr	r3, [r7, #16]
 8003a46:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a4a:	d013      	beq.n	8003a74 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 8003a4c:	693b      	ldr	r3, [r7, #16]
 8003a4e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a52:	d824      	bhi.n	8003a9e <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8003a54:	693b      	ldr	r3, [r7, #16]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d004      	beq.n	8003a64 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 8003a5a:	693b      	ldr	r3, [r7, #16]
 8003a5c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a60:	d004      	beq.n	8003a6c <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          break;
 8003a62:	e01c      	b.n	8003a9e <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003a64:	f7ff f928 	bl	8002cb8 <HAL_RCC_GetPCLK1Freq>
 8003a68:	61f8      	str	r0, [r7, #28]
          break;
 8003a6a:	e01d      	b.n	8003aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          frequency = HAL_RCC_GetSysClockFreq();
 8003a6c:	f7ff f88c 	bl	8002b88 <HAL_RCC_GetSysClockFreq>
 8003a70:	61f8      	str	r0, [r7, #28]
          break;
 8003a72:	e019      	b.n	8003aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003a74:	4b6a      	ldr	r3, [pc, #424]	@ (8003c20 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a80:	d10f      	bne.n	8003aa2 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
            frequency = HSI_VALUE;
 8003a82:	4b68      	ldr	r3, [pc, #416]	@ (8003c24 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8003a84:	61fb      	str	r3, [r7, #28]
          break;
 8003a86:	e00c      	b.n	8003aa2 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003a88:	4b65      	ldr	r3, [pc, #404]	@ (8003c20 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003a8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a8e:	f003 0302 	and.w	r3, r3, #2
 8003a92:	2b02      	cmp	r3, #2
 8003a94:	d107      	bne.n	8003aa6 <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
            frequency = LSE_VALUE;
 8003a96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003a9a:	61fb      	str	r3, [r7, #28]
          break;
 8003a9c:	e003      	b.n	8003aa6 <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
          break;
 8003a9e:	bf00      	nop
 8003aa0:	e216      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003aa2:	bf00      	nop
 8003aa4:	e214      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003aa6:	bf00      	nop
        break;
 8003aa8:	e212      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8003aaa:	4b5d      	ldr	r3, [pc, #372]	@ (8003c20 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003aac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ab0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003ab4:	613b      	str	r3, [r7, #16]
 8003ab6:	693b      	ldr	r3, [r7, #16]
 8003ab8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003abc:	d025      	beq.n	8003b0a <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003ac4:	d82c      	bhi.n	8003b20 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003acc:	d013      	beq.n	8003af6 <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 8003ace:	693b      	ldr	r3, [r7, #16]
 8003ad0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ad4:	d824      	bhi.n	8003b20 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8003ad6:	693b      	ldr	r3, [r7, #16]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d004      	beq.n	8003ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 8003adc:	693b      	ldr	r3, [r7, #16]
 8003ade:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ae2:	d004      	beq.n	8003aee <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          break;
 8003ae4:	e01c      	b.n	8003b20 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003ae6:	f7ff f8e7 	bl	8002cb8 <HAL_RCC_GetPCLK1Freq>
 8003aea:	61f8      	str	r0, [r7, #28]
          break;
 8003aec:	e01d      	b.n	8003b2a <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          frequency = HAL_RCC_GetSysClockFreq();
 8003aee:	f7ff f84b 	bl	8002b88 <HAL_RCC_GetSysClockFreq>
 8003af2:	61f8      	str	r0, [r7, #28]
          break;
 8003af4:	e019      	b.n	8003b2a <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003af6:	4b4a      	ldr	r3, [pc, #296]	@ (8003c20 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003afe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b02:	d10f      	bne.n	8003b24 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
            frequency = HSI_VALUE;
 8003b04:	4b47      	ldr	r3, [pc, #284]	@ (8003c24 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8003b06:	61fb      	str	r3, [r7, #28]
          break;
 8003b08:	e00c      	b.n	8003b24 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003b0a:	4b45      	ldr	r3, [pc, #276]	@ (8003c20 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003b0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b10:	f003 0302 	and.w	r3, r3, #2
 8003b14:	2b02      	cmp	r3, #2
 8003b16:	d107      	bne.n	8003b28 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
            frequency = LSE_VALUE;
 8003b18:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003b1c:	61fb      	str	r3, [r7, #28]
          break;
 8003b1e:	e003      	b.n	8003b28 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
          break;
 8003b20:	bf00      	nop
 8003b22:	e1d5      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003b24:	bf00      	nop
 8003b26:	e1d3      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003b28:	bf00      	nop
        break;
 8003b2a:	e1d1      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8003b2c:	4b3c      	ldr	r3, [pc, #240]	@ (8003c20 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003b2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b32:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003b36:	613b      	str	r3, [r7, #16]
 8003b38:	693b      	ldr	r3, [r7, #16]
 8003b3a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003b3e:	d00c      	beq.n	8003b5a <HAL_RCCEx_GetPeriphCLKFreq+0x752>
 8003b40:	693b      	ldr	r3, [r7, #16]
 8003b42:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003b46:	d864      	bhi.n	8003c12 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
 8003b48:	693b      	ldr	r3, [r7, #16]
 8003b4a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003b4e:	d008      	beq.n	8003b62 <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
 8003b50:	693b      	ldr	r3, [r7, #16]
 8003b52:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003b56:	d030      	beq.n	8003bba <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 8003b58:	e05b      	b.n	8003c12 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
          frequency = HAL_RCC_GetSysClockFreq();
 8003b5a:	f7ff f815 	bl	8002b88 <HAL_RCC_GetSysClockFreq>
 8003b5e:	61f8      	str	r0, [r7, #28]
          break;
 8003b60:	e05c      	b.n	8003c1c <HAL_RCCEx_GetPeriphCLKFreq+0x814>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8003b62:	4b2f      	ldr	r3, [pc, #188]	@ (8003c20 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003b6a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003b6e:	d152      	bne.n	8003c16 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
 8003b70:	4b2b      	ldr	r3, [pc, #172]	@ (8003c20 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003b72:	691b      	ldr	r3, [r3, #16]
 8003b74:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d04c      	beq.n	8003c16 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8003b7c:	4b28      	ldr	r3, [pc, #160]	@ (8003c20 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003b7e:	691b      	ldr	r3, [r3, #16]
 8003b80:	0a1b      	lsrs	r3, r3, #8
 8003b82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003b86:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003b88:	69bb      	ldr	r3, [r7, #24]
 8003b8a:	68fa      	ldr	r2, [r7, #12]
 8003b8c:	fb03 f202 	mul.w	r2, r3, r2
 8003b90:	4b23      	ldr	r3, [pc, #140]	@ (8003c20 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003b92:	68db      	ldr	r3, [r3, #12]
 8003b94:	091b      	lsrs	r3, r3, #4
 8003b96:	f003 0307 	and.w	r3, r3, #7
 8003b9a:	3301      	adds	r3, #1
 8003b9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ba0:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8003ba2:	4b1f      	ldr	r3, [pc, #124]	@ (8003c20 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003ba4:	691b      	ldr	r3, [r3, #16]
 8003ba6:	0e5b      	lsrs	r3, r3, #25
 8003ba8:	f003 0303 	and.w	r3, r3, #3
 8003bac:	3301      	adds	r3, #1
 8003bae:	005b      	lsls	r3, r3, #1
 8003bb0:	69ba      	ldr	r2, [r7, #24]
 8003bb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bb6:	61fb      	str	r3, [r7, #28]
          break;
 8003bb8:	e02d      	b.n	8003c16 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 8003bba:	4b19      	ldr	r3, [pc, #100]	@ (8003c20 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003bc2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003bc6:	d128      	bne.n	8003c1a <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 8003bc8:	4b15      	ldr	r3, [pc, #84]	@ (8003c20 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003bca:	695b      	ldr	r3, [r3, #20]
 8003bcc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d022      	beq.n	8003c1a <HAL_RCCEx_GetPeriphCLKFreq+0x812>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8003bd4:	4b12      	ldr	r3, [pc, #72]	@ (8003c20 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003bd6:	695b      	ldr	r3, [r3, #20]
 8003bd8:	0a1b      	lsrs	r3, r3, #8
 8003bda:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003bde:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003be0:	69bb      	ldr	r3, [r7, #24]
 8003be2:	68fa      	ldr	r2, [r7, #12]
 8003be4:	fb03 f202 	mul.w	r2, r3, r2
 8003be8:	4b0d      	ldr	r3, [pc, #52]	@ (8003c20 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003bea:	68db      	ldr	r3, [r3, #12]
 8003bec:	091b      	lsrs	r3, r3, #4
 8003bee:	f003 0307 	and.w	r3, r3, #7
 8003bf2:	3301      	adds	r3, #1
 8003bf4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bf8:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 8003bfa:	4b09      	ldr	r3, [pc, #36]	@ (8003c20 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003bfc:	695b      	ldr	r3, [r3, #20]
 8003bfe:	0e5b      	lsrs	r3, r3, #25
 8003c00:	f003 0303 	and.w	r3, r3, #3
 8003c04:	3301      	adds	r3, #1
 8003c06:	005b      	lsls	r3, r3, #1
 8003c08:	69ba      	ldr	r2, [r7, #24]
 8003c0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c0e:	61fb      	str	r3, [r7, #28]
          break;
 8003c10:	e003      	b.n	8003c1a <HAL_RCCEx_GetPeriphCLKFreq+0x812>
          break;
 8003c12:	bf00      	nop
 8003c14:	e15c      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003c16:	bf00      	nop
 8003c18:	e15a      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003c1a:	bf00      	nop
        break;
 8003c1c:	e158      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8003c1e:	bf00      	nop
 8003c20:	40021000 	.word	0x40021000
 8003c24:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8003c28:	4b9d      	ldr	r3, [pc, #628]	@ (8003ea0 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003c2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c2e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003c32:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8003c34:	693b      	ldr	r3, [r7, #16]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d103      	bne.n	8003c42 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = HAL_RCC_GetPCLK2Freq();
 8003c3a:	f7ff f853 	bl	8002ce4 <HAL_RCC_GetPCLK2Freq>
 8003c3e:	61f8      	str	r0, [r7, #28]
        break;
 8003c40:	e146      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          frequency = HAL_RCC_GetSysClockFreq();
 8003c42:	f7fe ffa1 	bl	8002b88 <HAL_RCC_GetSysClockFreq>
 8003c46:	61f8      	str	r0, [r7, #28]
        break;
 8003c48:	e142      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8003c4a:	4b95      	ldr	r3, [pc, #596]	@ (8003ea0 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003c4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c50:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8003c54:	613b      	str	r3, [r7, #16]
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c5c:	d013      	beq.n	8003c86 <HAL_RCCEx_GetPeriphCLKFreq+0x87e>
 8003c5e:	693b      	ldr	r3, [r7, #16]
 8003c60:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c64:	d819      	bhi.n	8003c9a <HAL_RCCEx_GetPeriphCLKFreq+0x892>
 8003c66:	693b      	ldr	r3, [r7, #16]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d004      	beq.n	8003c76 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
 8003c6c:	693b      	ldr	r3, [r7, #16]
 8003c6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c72:	d004      	beq.n	8003c7e <HAL_RCCEx_GetPeriphCLKFreq+0x876>
          break;
 8003c74:	e011      	b.n	8003c9a <HAL_RCCEx_GetPeriphCLKFreq+0x892>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003c76:	f7ff f81f 	bl	8002cb8 <HAL_RCC_GetPCLK1Freq>
 8003c7a:	61f8      	str	r0, [r7, #28]
          break;
 8003c7c:	e010      	b.n	8003ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          frequency = HAL_RCC_GetSysClockFreq();
 8003c7e:	f7fe ff83 	bl	8002b88 <HAL_RCC_GetSysClockFreq>
 8003c82:	61f8      	str	r0, [r7, #28]
          break;
 8003c84:	e00c      	b.n	8003ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003c86:	4b86      	ldr	r3, [pc, #536]	@ (8003ea0 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c92:	d104      	bne.n	8003c9e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
            frequency = HSI_VALUE;
 8003c94:	4b83      	ldr	r3, [pc, #524]	@ (8003ea4 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8003c96:	61fb      	str	r3, [r7, #28]
          break;
 8003c98:	e001      	b.n	8003c9e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
          break;
 8003c9a:	bf00      	nop
 8003c9c:	e118      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003c9e:	bf00      	nop
        break;
 8003ca0:	e116      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8003ca2:	4b7f      	ldr	r3, [pc, #508]	@ (8003ea0 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003ca4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ca8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003cac:	613b      	str	r3, [r7, #16]
 8003cae:	693b      	ldr	r3, [r7, #16]
 8003cb0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003cb4:	d013      	beq.n	8003cde <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8003cb6:	693b      	ldr	r3, [r7, #16]
 8003cb8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003cbc:	d819      	bhi.n	8003cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d004      	beq.n	8003cce <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 8003cc4:	693b      	ldr	r3, [r7, #16]
 8003cc6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003cca:	d004      	beq.n	8003cd6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
          break;
 8003ccc:	e011      	b.n	8003cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003cce:	f7fe fff3 	bl	8002cb8 <HAL_RCC_GetPCLK1Freq>
 8003cd2:	61f8      	str	r0, [r7, #28]
          break;
 8003cd4:	e010      	b.n	8003cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          frequency = HAL_RCC_GetSysClockFreq();
 8003cd6:	f7fe ff57 	bl	8002b88 <HAL_RCC_GetSysClockFreq>
 8003cda:	61f8      	str	r0, [r7, #28]
          break;
 8003cdc:	e00c      	b.n	8003cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003cde:	4b70      	ldr	r3, [pc, #448]	@ (8003ea0 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ce6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003cea:	d104      	bne.n	8003cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
            frequency = HSI_VALUE;
 8003cec:	4b6d      	ldr	r3, [pc, #436]	@ (8003ea4 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8003cee:	61fb      	str	r3, [r7, #28]
          break;
 8003cf0:	e001      	b.n	8003cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
          break;
 8003cf2:	bf00      	nop
 8003cf4:	e0ec      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003cf6:	bf00      	nop
        break;
 8003cf8:	e0ea      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8003cfa:	4b69      	ldr	r3, [pc, #420]	@ (8003ea0 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003cfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d00:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003d04:	613b      	str	r3, [r7, #16]
 8003d06:	693b      	ldr	r3, [r7, #16]
 8003d08:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003d0c:	d013      	beq.n	8003d36 <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 8003d0e:	693b      	ldr	r3, [r7, #16]
 8003d10:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003d14:	d819      	bhi.n	8003d4a <HAL_RCCEx_GetPeriphCLKFreq+0x942>
 8003d16:	693b      	ldr	r3, [r7, #16]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d004      	beq.n	8003d26 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8003d1c:	693b      	ldr	r3, [r7, #16]
 8003d1e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d22:	d004      	beq.n	8003d2e <HAL_RCCEx_GetPeriphCLKFreq+0x926>
          break;
 8003d24:	e011      	b.n	8003d4a <HAL_RCCEx_GetPeriphCLKFreq+0x942>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003d26:	f7fe ffc7 	bl	8002cb8 <HAL_RCC_GetPCLK1Freq>
 8003d2a:	61f8      	str	r0, [r7, #28]
          break;
 8003d2c:	e010      	b.n	8003d50 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          frequency = HAL_RCC_GetSysClockFreq();
 8003d2e:	f7fe ff2b 	bl	8002b88 <HAL_RCC_GetSysClockFreq>
 8003d32:	61f8      	str	r0, [r7, #28]
          break;
 8003d34:	e00c      	b.n	8003d50 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003d36:	4b5a      	ldr	r3, [pc, #360]	@ (8003ea0 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d42:	d104      	bne.n	8003d4e <HAL_RCCEx_GetPeriphCLKFreq+0x946>
            frequency = HSI_VALUE;
 8003d44:	4b57      	ldr	r3, [pc, #348]	@ (8003ea4 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8003d46:	61fb      	str	r3, [r7, #28]
          break;
 8003d48:	e001      	b.n	8003d4e <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 8003d4a:	bf00      	nop
 8003d4c:	e0c0      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003d4e:	bf00      	nop
        break;
 8003d50:	e0be      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8003d52:	4b53      	ldr	r3, [pc, #332]	@ (8003ea0 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003d54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d58:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8003d5c:	613b      	str	r3, [r7, #16]
 8003d5e:	693b      	ldr	r3, [r7, #16]
 8003d60:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003d64:	d02c      	beq.n	8003dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8003d66:	693b      	ldr	r3, [r7, #16]
 8003d68:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003d6c:	d833      	bhi.n	8003dd6 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8003d6e:	693b      	ldr	r3, [r7, #16]
 8003d70:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003d74:	d01a      	beq.n	8003dac <HAL_RCCEx_GetPeriphCLKFreq+0x9a4>
 8003d76:	693b      	ldr	r3, [r7, #16]
 8003d78:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003d7c:	d82b      	bhi.n	8003dd6 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8003d7e:	693b      	ldr	r3, [r7, #16]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d004      	beq.n	8003d8e <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 8003d84:	693b      	ldr	r3, [r7, #16]
 8003d86:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003d8a:	d004      	beq.n	8003d96 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
          break;
 8003d8c:	e023      	b.n	8003dd6 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003d8e:	f7fe ff93 	bl	8002cb8 <HAL_RCC_GetPCLK1Freq>
 8003d92:	61f8      	str	r0, [r7, #28]
          break;
 8003d94:	e026      	b.n	8003de4 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8003d96:	4b42      	ldr	r3, [pc, #264]	@ (8003ea0 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003d98:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d9c:	f003 0302 	and.w	r3, r3, #2
 8003da0:	2b02      	cmp	r3, #2
 8003da2:	d11a      	bne.n	8003dda <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
              frequency = LSI_VALUE;
 8003da4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8003da8:	61fb      	str	r3, [r7, #28]
          break;
 8003daa:	e016      	b.n	8003dda <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003dac:	4b3c      	ldr	r3, [pc, #240]	@ (8003ea0 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003db4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003db8:	d111      	bne.n	8003dde <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
            frequency = HSI_VALUE;
 8003dba:	4b3a      	ldr	r3, [pc, #232]	@ (8003ea4 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8003dbc:	61fb      	str	r3, [r7, #28]
          break;
 8003dbe:	e00e      	b.n	8003dde <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003dc0:	4b37      	ldr	r3, [pc, #220]	@ (8003ea0 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003dc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dc6:	f003 0302 	and.w	r3, r3, #2
 8003dca:	2b02      	cmp	r3, #2
 8003dcc:	d109      	bne.n	8003de2 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            frequency = LSE_VALUE;
 8003dce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003dd2:	61fb      	str	r3, [r7, #28]
          break;
 8003dd4:	e005      	b.n	8003de2 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
          break;
 8003dd6:	bf00      	nop
 8003dd8:	e07a      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003dda:	bf00      	nop
 8003ddc:	e078      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003dde:	bf00      	nop
 8003de0:	e076      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003de2:	bf00      	nop
        break;
 8003de4:	e074      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8003de6:	4b2e      	ldr	r3, [pc, #184]	@ (8003ea0 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003de8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dec:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8003df0:	613b      	str	r3, [r7, #16]
 8003df2:	693b      	ldr	r3, [r7, #16]
 8003df4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003df8:	d02c      	beq.n	8003e54 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 8003dfa:	693b      	ldr	r3, [r7, #16]
 8003dfc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003e00:	d833      	bhi.n	8003e6a <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8003e02:	693b      	ldr	r3, [r7, #16]
 8003e04:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003e08:	d01a      	beq.n	8003e40 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 8003e0a:	693b      	ldr	r3, [r7, #16]
 8003e0c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003e10:	d82b      	bhi.n	8003e6a <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8003e12:	693b      	ldr	r3, [r7, #16]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d004      	beq.n	8003e22 <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 8003e18:	693b      	ldr	r3, [r7, #16]
 8003e1a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003e1e:	d004      	beq.n	8003e2a <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
          break;
 8003e20:	e023      	b.n	8003e6a <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003e22:	f7fe ff49 	bl	8002cb8 <HAL_RCC_GetPCLK1Freq>
 8003e26:	61f8      	str	r0, [r7, #28]
          break;
 8003e28:	e026      	b.n	8003e78 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8003e2a:	4b1d      	ldr	r3, [pc, #116]	@ (8003ea0 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003e2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e30:	f003 0302 	and.w	r3, r3, #2
 8003e34:	2b02      	cmp	r3, #2
 8003e36:	d11a      	bne.n	8003e6e <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
              frequency = LSI_VALUE;
 8003e38:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8003e3c:	61fb      	str	r3, [r7, #28]
          break;
 8003e3e:	e016      	b.n	8003e6e <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003e40:	4b17      	ldr	r3, [pc, #92]	@ (8003ea0 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e48:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e4c:	d111      	bne.n	8003e72 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
            frequency = HSI_VALUE;
 8003e4e:	4b15      	ldr	r3, [pc, #84]	@ (8003ea4 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8003e50:	61fb      	str	r3, [r7, #28]
          break;
 8003e52:	e00e      	b.n	8003e72 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003e54:	4b12      	ldr	r3, [pc, #72]	@ (8003ea0 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003e56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e5a:	f003 0302 	and.w	r3, r3, #2
 8003e5e:	2b02      	cmp	r3, #2
 8003e60:	d109      	bne.n	8003e76 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = LSE_VALUE;
 8003e62:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003e66:	61fb      	str	r3, [r7, #28]
          break;
 8003e68:	e005      	b.n	8003e76 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
          break;
 8003e6a:	bf00      	nop
 8003e6c:	e030      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003e6e:	bf00      	nop
 8003e70:	e02e      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003e72:	bf00      	nop
 8003e74:	e02c      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003e76:	bf00      	nop
        break;
 8003e78:	e02a      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 8003e7a:	4b09      	ldr	r3, [pc, #36]	@ (8003ea0 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003e7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e80:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003e84:	613b      	str	r3, [r7, #16]
 8003e86:	693b      	ldr	r3, [r7, #16]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d004      	beq.n	8003e96 <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
 8003e8c:	693b      	ldr	r3, [r7, #16]
 8003e8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e92:	d009      	beq.n	8003ea8 <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
          break;
 8003e94:	e012      	b.n	8003ebc <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003e96:	f7fe ff0f 	bl	8002cb8 <HAL_RCC_GetPCLK1Freq>
 8003e9a:	61f8      	str	r0, [r7, #28]
          break;
 8003e9c:	e00e      	b.n	8003ebc <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 8003e9e:	bf00      	nop
 8003ea0:	40021000 	.word	0x40021000
 8003ea4:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003ea8:	4b0c      	ldr	r3, [pc, #48]	@ (8003edc <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003eb0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003eb4:	d101      	bne.n	8003eba <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
            frequency = HSI_VALUE;
 8003eb6:	4b0a      	ldr	r3, [pc, #40]	@ (8003ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>)
 8003eb8:	61fb      	str	r3, [r7, #28]
          break;
 8003eba:	bf00      	nop
        break;
 8003ebc:	e008      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8003ebe:	bf00      	nop
 8003ec0:	e006      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8003ec2:	bf00      	nop
 8003ec4:	e004      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8003ec6:	bf00      	nop
 8003ec8:	e002      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8003eca:	bf00      	nop
 8003ecc:	e000      	b.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8003ece:	bf00      	nop
    }
  }

  return(frequency);
 8003ed0:	69fb      	ldr	r3, [r7, #28]
}
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	3720      	adds	r7, #32
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	bd80      	pop	{r7, pc}
 8003eda:	bf00      	nop
 8003edc:	40021000 	.word	0x40021000
 8003ee0:	00f42400 	.word	0x00f42400

08003ee4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b084      	sub	sp, #16
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
 8003eec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003eee:	2300      	movs	r3, #0
 8003ef0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003ef2:	4b75      	ldr	r3, [pc, #468]	@ (80040c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ef4:	68db      	ldr	r3, [r3, #12]
 8003ef6:	f003 0303 	and.w	r3, r3, #3
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d018      	beq.n	8003f30 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003efe:	4b72      	ldr	r3, [pc, #456]	@ (80040c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f00:	68db      	ldr	r3, [r3, #12]
 8003f02:	f003 0203 	and.w	r2, r3, #3
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	429a      	cmp	r2, r3
 8003f0c:	d10d      	bne.n	8003f2a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
       ||
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d009      	beq.n	8003f2a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003f16:	4b6c      	ldr	r3, [pc, #432]	@ (80040c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f18:	68db      	ldr	r3, [r3, #12]
 8003f1a:	091b      	lsrs	r3, r3, #4
 8003f1c:	f003 0307 	and.w	r3, r3, #7
 8003f20:	1c5a      	adds	r2, r3, #1
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	685b      	ldr	r3, [r3, #4]
       ||
 8003f26:	429a      	cmp	r2, r3
 8003f28:	d047      	beq.n	8003fba <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	73fb      	strb	r3, [r7, #15]
 8003f2e:	e044      	b.n	8003fba <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	2b03      	cmp	r3, #3
 8003f36:	d018      	beq.n	8003f6a <RCCEx_PLLSAI1_Config+0x86>
 8003f38:	2b03      	cmp	r3, #3
 8003f3a:	d825      	bhi.n	8003f88 <RCCEx_PLLSAI1_Config+0xa4>
 8003f3c:	2b01      	cmp	r3, #1
 8003f3e:	d002      	beq.n	8003f46 <RCCEx_PLLSAI1_Config+0x62>
 8003f40:	2b02      	cmp	r3, #2
 8003f42:	d009      	beq.n	8003f58 <RCCEx_PLLSAI1_Config+0x74>
 8003f44:	e020      	b.n	8003f88 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003f46:	4b60      	ldr	r3, [pc, #384]	@ (80040c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f003 0302 	and.w	r3, r3, #2
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d11d      	bne.n	8003f8e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003f52:	2301      	movs	r3, #1
 8003f54:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f56:	e01a      	b.n	8003f8e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003f58:	4b5b      	ldr	r3, [pc, #364]	@ (80040c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d116      	bne.n	8003f92 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003f64:	2301      	movs	r3, #1
 8003f66:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f68:	e013      	b.n	8003f92 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003f6a:	4b57      	ldr	r3, [pc, #348]	@ (80040c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d10f      	bne.n	8003f96 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003f76:	4b54      	ldr	r3, [pc, #336]	@ (80040c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d109      	bne.n	8003f96 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003f82:	2301      	movs	r3, #1
 8003f84:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003f86:	e006      	b.n	8003f96 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003f88:	2301      	movs	r3, #1
 8003f8a:	73fb      	strb	r3, [r7, #15]
      break;
 8003f8c:	e004      	b.n	8003f98 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003f8e:	bf00      	nop
 8003f90:	e002      	b.n	8003f98 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003f92:	bf00      	nop
 8003f94:	e000      	b.n	8003f98 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003f96:	bf00      	nop
    }

    if(status == HAL_OK)
 8003f98:	7bfb      	ldrb	r3, [r7, #15]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d10d      	bne.n	8003fba <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003f9e:	4b4a      	ldr	r3, [pc, #296]	@ (80040c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fa0:	68db      	ldr	r3, [r3, #12]
 8003fa2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6819      	ldr	r1, [r3, #0]
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	685b      	ldr	r3, [r3, #4]
 8003fae:	3b01      	subs	r3, #1
 8003fb0:	011b      	lsls	r3, r3, #4
 8003fb2:	430b      	orrs	r3, r1
 8003fb4:	4944      	ldr	r1, [pc, #272]	@ (80040c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003fba:	7bfb      	ldrb	r3, [r7, #15]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d17d      	bne.n	80040bc <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003fc0:	4b41      	ldr	r3, [pc, #260]	@ (80040c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4a40      	ldr	r2, [pc, #256]	@ (80040c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fc6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003fca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003fcc:	f7fd fad4 	bl	8001578 <HAL_GetTick>
 8003fd0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003fd2:	e009      	b.n	8003fe8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003fd4:	f7fd fad0 	bl	8001578 <HAL_GetTick>
 8003fd8:	4602      	mov	r2, r0
 8003fda:	68bb      	ldr	r3, [r7, #8]
 8003fdc:	1ad3      	subs	r3, r2, r3
 8003fde:	2b02      	cmp	r3, #2
 8003fe0:	d902      	bls.n	8003fe8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003fe2:	2303      	movs	r3, #3
 8003fe4:	73fb      	strb	r3, [r7, #15]
        break;
 8003fe6:	e005      	b.n	8003ff4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003fe8:	4b37      	ldr	r3, [pc, #220]	@ (80040c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d1ef      	bne.n	8003fd4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003ff4:	7bfb      	ldrb	r3, [r7, #15]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d160      	bne.n	80040bc <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d111      	bne.n	8004024 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004000:	4b31      	ldr	r3, [pc, #196]	@ (80040c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004002:	691b      	ldr	r3, [r3, #16]
 8004004:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004008:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800400c:	687a      	ldr	r2, [r7, #4]
 800400e:	6892      	ldr	r2, [r2, #8]
 8004010:	0211      	lsls	r1, r2, #8
 8004012:	687a      	ldr	r2, [r7, #4]
 8004014:	68d2      	ldr	r2, [r2, #12]
 8004016:	0912      	lsrs	r2, r2, #4
 8004018:	0452      	lsls	r2, r2, #17
 800401a:	430a      	orrs	r2, r1
 800401c:	492a      	ldr	r1, [pc, #168]	@ (80040c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800401e:	4313      	orrs	r3, r2
 8004020:	610b      	str	r3, [r1, #16]
 8004022:	e027      	b.n	8004074 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	2b01      	cmp	r3, #1
 8004028:	d112      	bne.n	8004050 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800402a:	4b27      	ldr	r3, [pc, #156]	@ (80040c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800402c:	691b      	ldr	r3, [r3, #16]
 800402e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004032:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004036:	687a      	ldr	r2, [r7, #4]
 8004038:	6892      	ldr	r2, [r2, #8]
 800403a:	0211      	lsls	r1, r2, #8
 800403c:	687a      	ldr	r2, [r7, #4]
 800403e:	6912      	ldr	r2, [r2, #16]
 8004040:	0852      	lsrs	r2, r2, #1
 8004042:	3a01      	subs	r2, #1
 8004044:	0552      	lsls	r2, r2, #21
 8004046:	430a      	orrs	r2, r1
 8004048:	491f      	ldr	r1, [pc, #124]	@ (80040c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800404a:	4313      	orrs	r3, r2
 800404c:	610b      	str	r3, [r1, #16]
 800404e:	e011      	b.n	8004074 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004050:	4b1d      	ldr	r3, [pc, #116]	@ (80040c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004052:	691b      	ldr	r3, [r3, #16]
 8004054:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004058:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800405c:	687a      	ldr	r2, [r7, #4]
 800405e:	6892      	ldr	r2, [r2, #8]
 8004060:	0211      	lsls	r1, r2, #8
 8004062:	687a      	ldr	r2, [r7, #4]
 8004064:	6952      	ldr	r2, [r2, #20]
 8004066:	0852      	lsrs	r2, r2, #1
 8004068:	3a01      	subs	r2, #1
 800406a:	0652      	lsls	r2, r2, #25
 800406c:	430a      	orrs	r2, r1
 800406e:	4916      	ldr	r1, [pc, #88]	@ (80040c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004070:	4313      	orrs	r3, r2
 8004072:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004074:	4b14      	ldr	r3, [pc, #80]	@ (80040c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a13      	ldr	r2, [pc, #76]	@ (80040c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800407a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800407e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004080:	f7fd fa7a 	bl	8001578 <HAL_GetTick>
 8004084:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004086:	e009      	b.n	800409c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004088:	f7fd fa76 	bl	8001578 <HAL_GetTick>
 800408c:	4602      	mov	r2, r0
 800408e:	68bb      	ldr	r3, [r7, #8]
 8004090:	1ad3      	subs	r3, r2, r3
 8004092:	2b02      	cmp	r3, #2
 8004094:	d902      	bls.n	800409c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004096:	2303      	movs	r3, #3
 8004098:	73fb      	strb	r3, [r7, #15]
          break;
 800409a:	e005      	b.n	80040a8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800409c:	4b0a      	ldr	r3, [pc, #40]	@ (80040c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d0ef      	beq.n	8004088 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80040a8:	7bfb      	ldrb	r3, [r7, #15]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d106      	bne.n	80040bc <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80040ae:	4b06      	ldr	r3, [pc, #24]	@ (80040c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040b0:	691a      	ldr	r2, [r3, #16]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	699b      	ldr	r3, [r3, #24]
 80040b6:	4904      	ldr	r1, [pc, #16]	@ (80040c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040b8:	4313      	orrs	r3, r2
 80040ba:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80040bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80040be:	4618      	mov	r0, r3
 80040c0:	3710      	adds	r7, #16
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bd80      	pop	{r7, pc}
 80040c6:	bf00      	nop
 80040c8:	40021000 	.word	0x40021000

080040cc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b084      	sub	sp, #16
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
 80040d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80040d6:	2300      	movs	r3, #0
 80040d8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80040da:	4b6a      	ldr	r3, [pc, #424]	@ (8004284 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040dc:	68db      	ldr	r3, [r3, #12]
 80040de:	f003 0303 	and.w	r3, r3, #3
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d018      	beq.n	8004118 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80040e6:	4b67      	ldr	r3, [pc, #412]	@ (8004284 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040e8:	68db      	ldr	r3, [r3, #12]
 80040ea:	f003 0203 	and.w	r2, r3, #3
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	429a      	cmp	r2, r3
 80040f4:	d10d      	bne.n	8004112 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
       ||
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d009      	beq.n	8004112 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80040fe:	4b61      	ldr	r3, [pc, #388]	@ (8004284 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004100:	68db      	ldr	r3, [r3, #12]
 8004102:	091b      	lsrs	r3, r3, #4
 8004104:	f003 0307 	and.w	r3, r3, #7
 8004108:	1c5a      	adds	r2, r3, #1
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	685b      	ldr	r3, [r3, #4]
       ||
 800410e:	429a      	cmp	r2, r3
 8004110:	d047      	beq.n	80041a2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004112:	2301      	movs	r3, #1
 8004114:	73fb      	strb	r3, [r7, #15]
 8004116:	e044      	b.n	80041a2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	2b03      	cmp	r3, #3
 800411e:	d018      	beq.n	8004152 <RCCEx_PLLSAI2_Config+0x86>
 8004120:	2b03      	cmp	r3, #3
 8004122:	d825      	bhi.n	8004170 <RCCEx_PLLSAI2_Config+0xa4>
 8004124:	2b01      	cmp	r3, #1
 8004126:	d002      	beq.n	800412e <RCCEx_PLLSAI2_Config+0x62>
 8004128:	2b02      	cmp	r3, #2
 800412a:	d009      	beq.n	8004140 <RCCEx_PLLSAI2_Config+0x74>
 800412c:	e020      	b.n	8004170 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800412e:	4b55      	ldr	r3, [pc, #340]	@ (8004284 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f003 0302 	and.w	r3, r3, #2
 8004136:	2b00      	cmp	r3, #0
 8004138:	d11d      	bne.n	8004176 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800413a:	2301      	movs	r3, #1
 800413c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800413e:	e01a      	b.n	8004176 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004140:	4b50      	ldr	r3, [pc, #320]	@ (8004284 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004148:	2b00      	cmp	r3, #0
 800414a:	d116      	bne.n	800417a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800414c:	2301      	movs	r3, #1
 800414e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004150:	e013      	b.n	800417a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004152:	4b4c      	ldr	r3, [pc, #304]	@ (8004284 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800415a:	2b00      	cmp	r3, #0
 800415c:	d10f      	bne.n	800417e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800415e:	4b49      	ldr	r3, [pc, #292]	@ (8004284 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004166:	2b00      	cmp	r3, #0
 8004168:	d109      	bne.n	800417e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800416a:	2301      	movs	r3, #1
 800416c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800416e:	e006      	b.n	800417e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004170:	2301      	movs	r3, #1
 8004172:	73fb      	strb	r3, [r7, #15]
      break;
 8004174:	e004      	b.n	8004180 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004176:	bf00      	nop
 8004178:	e002      	b.n	8004180 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800417a:	bf00      	nop
 800417c:	e000      	b.n	8004180 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800417e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004180:	7bfb      	ldrb	r3, [r7, #15]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d10d      	bne.n	80041a2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004186:	4b3f      	ldr	r3, [pc, #252]	@ (8004284 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004188:	68db      	ldr	r3, [r3, #12]
 800418a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6819      	ldr	r1, [r3, #0]
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	685b      	ldr	r3, [r3, #4]
 8004196:	3b01      	subs	r3, #1
 8004198:	011b      	lsls	r3, r3, #4
 800419a:	430b      	orrs	r3, r1
 800419c:	4939      	ldr	r1, [pc, #228]	@ (8004284 <RCCEx_PLLSAI2_Config+0x1b8>)
 800419e:	4313      	orrs	r3, r2
 80041a0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80041a2:	7bfb      	ldrb	r3, [r7, #15]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d167      	bne.n	8004278 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80041a8:	4b36      	ldr	r3, [pc, #216]	@ (8004284 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	4a35      	ldr	r2, [pc, #212]	@ (8004284 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041ae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80041b2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80041b4:	f7fd f9e0 	bl	8001578 <HAL_GetTick>
 80041b8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80041ba:	e009      	b.n	80041d0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80041bc:	f7fd f9dc 	bl	8001578 <HAL_GetTick>
 80041c0:	4602      	mov	r2, r0
 80041c2:	68bb      	ldr	r3, [r7, #8]
 80041c4:	1ad3      	subs	r3, r2, r3
 80041c6:	2b02      	cmp	r3, #2
 80041c8:	d902      	bls.n	80041d0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80041ca:	2303      	movs	r3, #3
 80041cc:	73fb      	strb	r3, [r7, #15]
        break;
 80041ce:	e005      	b.n	80041dc <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80041d0:	4b2c      	ldr	r3, [pc, #176]	@ (8004284 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d1ef      	bne.n	80041bc <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80041dc:	7bfb      	ldrb	r3, [r7, #15]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d14a      	bne.n	8004278 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d111      	bne.n	800420c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80041e8:	4b26      	ldr	r3, [pc, #152]	@ (8004284 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041ea:	695b      	ldr	r3, [r3, #20]
 80041ec:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80041f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041f4:	687a      	ldr	r2, [r7, #4]
 80041f6:	6892      	ldr	r2, [r2, #8]
 80041f8:	0211      	lsls	r1, r2, #8
 80041fa:	687a      	ldr	r2, [r7, #4]
 80041fc:	68d2      	ldr	r2, [r2, #12]
 80041fe:	0912      	lsrs	r2, r2, #4
 8004200:	0452      	lsls	r2, r2, #17
 8004202:	430a      	orrs	r2, r1
 8004204:	491f      	ldr	r1, [pc, #124]	@ (8004284 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004206:	4313      	orrs	r3, r2
 8004208:	614b      	str	r3, [r1, #20]
 800420a:	e011      	b.n	8004230 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800420c:	4b1d      	ldr	r3, [pc, #116]	@ (8004284 <RCCEx_PLLSAI2_Config+0x1b8>)
 800420e:	695b      	ldr	r3, [r3, #20]
 8004210:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004214:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004218:	687a      	ldr	r2, [r7, #4]
 800421a:	6892      	ldr	r2, [r2, #8]
 800421c:	0211      	lsls	r1, r2, #8
 800421e:	687a      	ldr	r2, [r7, #4]
 8004220:	6912      	ldr	r2, [r2, #16]
 8004222:	0852      	lsrs	r2, r2, #1
 8004224:	3a01      	subs	r2, #1
 8004226:	0652      	lsls	r2, r2, #25
 8004228:	430a      	orrs	r2, r1
 800422a:	4916      	ldr	r1, [pc, #88]	@ (8004284 <RCCEx_PLLSAI2_Config+0x1b8>)
 800422c:	4313      	orrs	r3, r2
 800422e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004230:	4b14      	ldr	r3, [pc, #80]	@ (8004284 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4a13      	ldr	r2, [pc, #76]	@ (8004284 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004236:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800423a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800423c:	f7fd f99c 	bl	8001578 <HAL_GetTick>
 8004240:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004242:	e009      	b.n	8004258 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004244:	f7fd f998 	bl	8001578 <HAL_GetTick>
 8004248:	4602      	mov	r2, r0
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	1ad3      	subs	r3, r2, r3
 800424e:	2b02      	cmp	r3, #2
 8004250:	d902      	bls.n	8004258 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004252:	2303      	movs	r3, #3
 8004254:	73fb      	strb	r3, [r7, #15]
          break;
 8004256:	e005      	b.n	8004264 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004258:	4b0a      	ldr	r3, [pc, #40]	@ (8004284 <RCCEx_PLLSAI2_Config+0x1b8>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004260:	2b00      	cmp	r3, #0
 8004262:	d0ef      	beq.n	8004244 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004264:	7bfb      	ldrb	r3, [r7, #15]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d106      	bne.n	8004278 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800426a:	4b06      	ldr	r3, [pc, #24]	@ (8004284 <RCCEx_PLLSAI2_Config+0x1b8>)
 800426c:	695a      	ldr	r2, [r3, #20]
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	695b      	ldr	r3, [r3, #20]
 8004272:	4904      	ldr	r1, [pc, #16]	@ (8004284 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004274:	4313      	orrs	r3, r2
 8004276:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004278:	7bfb      	ldrb	r3, [r7, #15]
}
 800427a:	4618      	mov	r0, r3
 800427c:	3710      	adds	r7, #16
 800427e:	46bd      	mov	sp, r7
 8004280:	bd80      	pop	{r7, pc}
 8004282:	bf00      	nop
 8004284:	40021000 	.word	0x40021000

08004288 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8004288:	b480      	push	{r7}
 800428a:	b089      	sub	sp, #36	@ 0x24
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
 8004290:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 8004292:	2300      	movs	r3, #0
 8004294:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8004296:	2300      	movs	r3, #0
 8004298:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 800429a:	2300      	movs	r3, #0
 800429c:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80042a4:	d10c      	bne.n	80042c0 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 80042a6:	4b6e      	ldr	r3, [pc, #440]	@ (8004460 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80042a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042ac:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80042b0:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 80042b2:	69bb      	ldr	r3, [r7, #24]
 80042b4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80042b8:	d112      	bne.n	80042e0 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80042ba:	4b6a      	ldr	r3, [pc, #424]	@ (8004464 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 80042bc:	61fb      	str	r3, [r7, #28]
 80042be:	e00f      	b.n	80042e0 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80042c6:	d10b      	bne.n	80042e0 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 80042c8:	4b65      	ldr	r3, [pc, #404]	@ (8004460 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80042ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042ce:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 80042d2:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 80042d4:	69bb      	ldr	r3, [r7, #24]
 80042d6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80042da:	d101      	bne.n	80042e0 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 80042dc:	4b61      	ldr	r3, [pc, #388]	@ (8004464 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 80042de:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 80042e0:	69fb      	ldr	r3, [r7, #28]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	f040 80b4 	bne.w	8004450 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 80042ec:	69bb      	ldr	r3, [r7, #24]
 80042ee:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80042f2:	d003      	beq.n	80042fc <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 80042f4:	69bb      	ldr	r3, [r7, #24]
 80042f6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80042fa:	d135      	bne.n	8004368 <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80042fc:	4b58      	ldr	r3, [pc, #352]	@ (8004460 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004304:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004308:	f040 80a1 	bne.w	800444e <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 800430c:	4b54      	ldr	r3, [pc, #336]	@ (8004460 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800430e:	68db      	ldr	r3, [r3, #12]
 8004310:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004314:	2b00      	cmp	r3, #0
 8004316:	f000 809a 	beq.w	800444e <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800431a:	4b51      	ldr	r3, [pc, #324]	@ (8004460 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800431c:	68db      	ldr	r3, [r3, #12]
 800431e:	091b      	lsrs	r3, r3, #4
 8004320:	f003 0307 	and.w	r3, r3, #7
 8004324:	3301      	adds	r3, #1
 8004326:	693a      	ldr	r2, [r7, #16]
 8004328:	fbb2 f3f3 	udiv	r3, r2, r3
 800432c:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800432e:	4b4c      	ldr	r3, [pc, #304]	@ (8004460 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004330:	68db      	ldr	r3, [r3, #12]
 8004332:	0a1b      	lsrs	r3, r3, #8
 8004334:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004338:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 800433a:	697b      	ldr	r3, [r7, #20]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d10a      	bne.n	8004356 <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8004340:	4b47      	ldr	r3, [pc, #284]	@ (8004460 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004342:	68db      	ldr	r3, [r3, #12]
 8004344:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004348:	2b00      	cmp	r3, #0
 800434a:	d002      	beq.n	8004352 <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 800434c:	2311      	movs	r3, #17
 800434e:	617b      	str	r3, [r7, #20]
 8004350:	e001      	b.n	8004356 <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 8004352:	2307      	movs	r3, #7
 8004354:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8004356:	693b      	ldr	r3, [r7, #16]
 8004358:	68fa      	ldr	r2, [r7, #12]
 800435a:	fb03 f202 	mul.w	r2, r3, r2
 800435e:	697b      	ldr	r3, [r7, #20]
 8004360:	fbb2 f3f3 	udiv	r3, r2, r3
 8004364:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8004366:	e072      	b.n	800444e <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8004368:	69bb      	ldr	r3, [r7, #24]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d133      	bne.n	80043d6 <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 800436e:	4b3c      	ldr	r3, [pc, #240]	@ (8004460 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004376:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800437a:	d169      	bne.n	8004450 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 800437c:	4b38      	ldr	r3, [pc, #224]	@ (8004460 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800437e:	691b      	ldr	r3, [r3, #16]
 8004380:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004384:	2b00      	cmp	r3, #0
 8004386:	d063      	beq.n	8004450 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004388:	4b35      	ldr	r3, [pc, #212]	@ (8004460 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800438a:	68db      	ldr	r3, [r3, #12]
 800438c:	091b      	lsrs	r3, r3, #4
 800438e:	f003 0307 	and.w	r3, r3, #7
 8004392:	3301      	adds	r3, #1
 8004394:	693a      	ldr	r2, [r7, #16]
 8004396:	fbb2 f3f3 	udiv	r3, r2, r3
 800439a:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800439c:	4b30      	ldr	r3, [pc, #192]	@ (8004460 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800439e:	691b      	ldr	r3, [r3, #16]
 80043a0:	0a1b      	lsrs	r3, r3, #8
 80043a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80043a6:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 80043a8:	697b      	ldr	r3, [r7, #20]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d10a      	bne.n	80043c4 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 80043ae:	4b2c      	ldr	r3, [pc, #176]	@ (8004460 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80043b0:	691b      	ldr	r3, [r3, #16]
 80043b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d002      	beq.n	80043c0 <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 80043ba:	2311      	movs	r3, #17
 80043bc:	617b      	str	r3, [r7, #20]
 80043be:	e001      	b.n	80043c4 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 80043c0:	2307      	movs	r3, #7
 80043c2:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80043c4:	693b      	ldr	r3, [r7, #16]
 80043c6:	68fa      	ldr	r2, [r7, #12]
 80043c8:	fb03 f202 	mul.w	r2, r3, r2
 80043cc:	697b      	ldr	r3, [r7, #20]
 80043ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80043d2:	61fb      	str	r3, [r7, #28]
 80043d4:	e03c      	b.n	8004450 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 80043d6:	69bb      	ldr	r3, [r7, #24]
 80043d8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80043dc:	d003      	beq.n	80043e6 <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 80043de:	69bb      	ldr	r3, [r7, #24]
 80043e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80043e4:	d134      	bne.n	8004450 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 80043e6:	4b1e      	ldr	r3, [pc, #120]	@ (8004460 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80043ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80043f2:	d12d      	bne.n	8004450 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 80043f4:	4b1a      	ldr	r3, [pc, #104]	@ (8004460 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80043f6:	695b      	ldr	r3, [r3, #20]
 80043f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d027      	beq.n	8004450 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004400:	4b17      	ldr	r3, [pc, #92]	@ (8004460 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004402:	68db      	ldr	r3, [r3, #12]
 8004404:	091b      	lsrs	r3, r3, #4
 8004406:	f003 0307 	and.w	r3, r3, #7
 800440a:	3301      	adds	r3, #1
 800440c:	693a      	ldr	r2, [r7, #16]
 800440e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004412:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8004414:	4b12      	ldr	r3, [pc, #72]	@ (8004460 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004416:	695b      	ldr	r3, [r3, #20]
 8004418:	0a1b      	lsrs	r3, r3, #8
 800441a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800441e:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 8004420:	697b      	ldr	r3, [r7, #20]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d10a      	bne.n	800443c <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8004426:	4b0e      	ldr	r3, [pc, #56]	@ (8004460 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004428:	695b      	ldr	r3, [r3, #20]
 800442a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800442e:	2b00      	cmp	r3, #0
 8004430:	d002      	beq.n	8004438 <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 8004432:	2311      	movs	r3, #17
 8004434:	617b      	str	r3, [r7, #20]
 8004436:	e001      	b.n	800443c <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 8004438:	2307      	movs	r3, #7
 800443a:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800443c:	693b      	ldr	r3, [r7, #16]
 800443e:	68fa      	ldr	r2, [r7, #12]
 8004440:	fb03 f202 	mul.w	r2, r3, r2
 8004444:	697b      	ldr	r3, [r7, #20]
 8004446:	fbb2 f3f3 	udiv	r3, r2, r3
 800444a:	61fb      	str	r3, [r7, #28]
 800444c:	e000      	b.n	8004450 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800444e:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8004450:	69fb      	ldr	r3, [r7, #28]
}
 8004452:	4618      	mov	r0, r3
 8004454:	3724      	adds	r7, #36	@ 0x24
 8004456:	46bd      	mov	sp, r7
 8004458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445c:	4770      	bx	lr
 800445e:	bf00      	nop
 8004460:	40021000 	.word	0x40021000
 8004464:	001fff68 	.word	0x001fff68

08004468 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b086      	sub	sp, #24
 800446c:	af00      	add	r7, sp, #0
 800446e:	60f8      	str	r0, [r7, #12]
 8004470:	60b9      	str	r1, [r7, #8]
 8004472:	607a      	str	r2, [r7, #4]
 8004474:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 8004476:	68bb      	ldr	r3, [r7, #8]
 8004478:	2b02      	cmp	r3, #2
 800447a:	d904      	bls.n	8004486 <HAL_SAI_InitProtocol+0x1e>
 800447c:	68bb      	ldr	r3, [r7, #8]
 800447e:	3b03      	subs	r3, #3
 8004480:	2b01      	cmp	r3, #1
 8004482:	d812      	bhi.n	80044aa <HAL_SAI_InitProtocol+0x42>
 8004484:	e008      	b.n	8004498 <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	687a      	ldr	r2, [r7, #4]
 800448a:	68b9      	ldr	r1, [r7, #8]
 800448c:	68f8      	ldr	r0, [r7, #12]
 800448e:	f000 fba3 	bl	8004bd8 <SAI_InitI2S>
 8004492:	4603      	mov	r3, r0
 8004494:	75fb      	strb	r3, [r7, #23]
      break;
 8004496:	e00b      	b.n	80044b0 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	687a      	ldr	r2, [r7, #4]
 800449c:	68b9      	ldr	r1, [r7, #8]
 800449e:	68f8      	ldr	r0, [r7, #12]
 80044a0:	f000 fc4c 	bl	8004d3c <SAI_InitPCM>
 80044a4:	4603      	mov	r3, r0
 80044a6:	75fb      	strb	r3, [r7, #23]
      break;
 80044a8:	e002      	b.n	80044b0 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 80044aa:	2301      	movs	r3, #1
 80044ac:	75fb      	strb	r3, [r7, #23]
      break;
 80044ae:	bf00      	nop
  }

  if (status == HAL_OK)
 80044b0:	7dfb      	ldrb	r3, [r7, #23]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d104      	bne.n	80044c0 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 80044b6:	68f8      	ldr	r0, [r7, #12]
 80044b8:	f000 f808 	bl	80044cc <HAL_SAI_Init>
 80044bc:	4603      	mov	r3, r0
 80044be:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80044c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80044c2:	4618      	mov	r0, r3
 80044c4:	3718      	adds	r7, #24
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bd80      	pop	{r7, pc}
	...

080044cc <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b088      	sub	sp, #32
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d101      	bne.n	80044de <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 80044da:	2301      	movs	r3, #1
 80044dc:	e155      	b.n	800478a <HAL_SAI_Init+0x2be>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80044e4:	b2db      	uxtb	r3, r3
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d106      	bne.n	80044f8 <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2200      	movs	r2, #0
 80044ee:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 80044f2:	6878      	ldr	r0, [r7, #4]
 80044f4:	f7fc fc2c 	bl	8000d50 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 80044f8:	6878      	ldr	r0, [r7, #4]
 80044fa:	f000 fca1 	bl	8004e40 <SAI_Disable>
 80044fe:	4603      	mov	r3, r0
 8004500:	2b00      	cmp	r3, #0
 8004502:	d001      	beq.n	8004508 <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 8004504:	2301      	movs	r3, #1
 8004506:	e140      	b.n	800478a <HAL_SAI_Init+0x2be>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2202      	movs	r2, #2
 800450c:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	68db      	ldr	r3, [r3, #12]
 8004514:	2b02      	cmp	r3, #2
 8004516:	d00c      	beq.n	8004532 <HAL_SAI_Init+0x66>
 8004518:	2b02      	cmp	r3, #2
 800451a:	d80d      	bhi.n	8004538 <HAL_SAI_Init+0x6c>
 800451c:	2b00      	cmp	r3, #0
 800451e:	d002      	beq.n	8004526 <HAL_SAI_Init+0x5a>
 8004520:	2b01      	cmp	r3, #1
 8004522:	d003      	beq.n	800452c <HAL_SAI_Init+0x60>
 8004524:	e008      	b.n	8004538 <HAL_SAI_Init+0x6c>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8004526:	2300      	movs	r3, #0
 8004528:	61fb      	str	r3, [r7, #28]
      break;
 800452a:	e008      	b.n	800453e <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800452c:	2310      	movs	r3, #16
 800452e:	61fb      	str	r3, [r7, #28]
      break;
 8004530:	e005      	b.n	800453e <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8004532:	2320      	movs	r3, #32
 8004534:	61fb      	str	r3, [r7, #28]
      break;
 8004536:	e002      	b.n	800453e <HAL_SAI_Init+0x72>
    default :
      tmpregisterGCR = 0;
 8004538:	2300      	movs	r3, #0
 800453a:	61fb      	str	r3, [r7, #28]
      break;
 800453c:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	689b      	ldr	r3, [r3, #8]
 8004542:	2b03      	cmp	r3, #3
 8004544:	d81d      	bhi.n	8004582 <HAL_SAI_Init+0xb6>
 8004546:	a201      	add	r2, pc, #4	@ (adr r2, 800454c <HAL_SAI_Init+0x80>)
 8004548:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800454c:	0800455d 	.word	0x0800455d
 8004550:	08004563 	.word	0x08004563
 8004554:	0800456b 	.word	0x0800456b
 8004558:	08004573 	.word	0x08004573
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 800455c:	2300      	movs	r3, #0
 800455e:	617b      	str	r3, [r7, #20]
      break;
 8004560:	e012      	b.n	8004588 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8004562:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004566:	617b      	str	r3, [r7, #20]
      break;
 8004568:	e00e      	b.n	8004588 <HAL_SAI_Init+0xbc>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800456a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800456e:	617b      	str	r3, [r7, #20]
      break;
 8004570:	e00a      	b.n	8004588 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8004572:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004576:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8004578:	69fb      	ldr	r3, [r7, #28]
 800457a:	f043 0301 	orr.w	r3, r3, #1
 800457e:	61fb      	str	r3, [r7, #28]
      break;
 8004580:	e002      	b.n	8004588 <HAL_SAI_Init+0xbc>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 8004582:	2300      	movs	r3, #0
 8004584:	617b      	str	r3, [r7, #20]
      break;
 8004586:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	4a81      	ldr	r2, [pc, #516]	@ (8004794 <HAL_SAI_Init+0x2c8>)
 800458e:	4293      	cmp	r3, r2
 8004590:	d004      	beq.n	800459c <HAL_SAI_Init+0xd0>
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	4a80      	ldr	r2, [pc, #512]	@ (8004798 <HAL_SAI_Init+0x2cc>)
 8004598:	4293      	cmp	r3, r2
 800459a:	d103      	bne.n	80045a4 <HAL_SAI_Init+0xd8>
  {
    SAI1->GCR = tmpregisterGCR;
 800459c:	4a7f      	ldr	r2, [pc, #508]	@ (800479c <HAL_SAI_Init+0x2d0>)
 800459e:	69fb      	ldr	r3, [r7, #28]
 80045a0:	6013      	str	r3, [r2, #0]
 80045a2:	e002      	b.n	80045aa <HAL_SAI_Init+0xde>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 80045a4:	4a7e      	ldr	r2, [pc, #504]	@ (80047a0 <HAL_SAI_Init+0x2d4>)
 80045a6:	69fb      	ldr	r3, [r7, #28]
 80045a8:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	69db      	ldr	r3, [r3, #28]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d041      	beq.n	8004636 <HAL_SAI_Init+0x16a>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4a77      	ldr	r2, [pc, #476]	@ (8004794 <HAL_SAI_Init+0x2c8>)
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d004      	beq.n	80045c6 <HAL_SAI_Init+0xfa>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	4a75      	ldr	r2, [pc, #468]	@ (8004798 <HAL_SAI_Init+0x2cc>)
 80045c2:	4293      	cmp	r3, r2
 80045c4:	d105      	bne.n	80045d2 <HAL_SAI_Init+0x106>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 80045c6:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80045ca:	f7fe ff1d 	bl	8003408 <HAL_RCCEx_GetPeriphCLKFreq>
 80045ce:	6138      	str	r0, [r7, #16]
 80045d0:	e004      	b.n	80045dc <HAL_SAI_Init+0x110>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 80045d2:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80045d6:	f7fe ff17 	bl	8003408 <HAL_RCCEx_GetPeriphCLKFreq>
 80045da:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 80045dc:	693a      	ldr	r2, [r7, #16]
 80045de:	4613      	mov	r3, r2
 80045e0:	009b      	lsls	r3, r3, #2
 80045e2:	4413      	add	r3, r2
 80045e4:	005b      	lsls	r3, r3, #1
 80045e6:	461a      	mov	r2, r3
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	69db      	ldr	r3, [r3, #28]
 80045ec:	025b      	lsls	r3, r3, #9
 80045ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80045f2:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	4a6b      	ldr	r2, [pc, #428]	@ (80047a4 <HAL_SAI_Init+0x2d8>)
 80045f8:	fba2 2303 	umull	r2, r3, r2, r3
 80045fc:	08da      	lsrs	r2, r3, #3
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8004602:	68f9      	ldr	r1, [r7, #12]
 8004604:	4b67      	ldr	r3, [pc, #412]	@ (80047a4 <HAL_SAI_Init+0x2d8>)
 8004606:	fba3 2301 	umull	r2, r3, r3, r1
 800460a:	08da      	lsrs	r2, r3, #3
 800460c:	4613      	mov	r3, r2
 800460e:	009b      	lsls	r3, r3, #2
 8004610:	4413      	add	r3, r2
 8004612:	005b      	lsls	r3, r3, #1
 8004614:	1aca      	subs	r2, r1, r3
 8004616:	2a08      	cmp	r2, #8
 8004618:	d904      	bls.n	8004624 <HAL_SAI_Init+0x158>
    {
      hsai->Init.Mckdiv += 1U;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6a1b      	ldr	r3, [r3, #32]
 800461e:	1c5a      	adds	r2, r3, #1
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004628:	2b04      	cmp	r3, #4
 800462a:	d104      	bne.n	8004636 <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6a1b      	ldr	r3, [r3, #32]
 8004630:	085a      	lsrs	r2, r3, #1
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	685b      	ldr	r3, [r3, #4]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d003      	beq.n	8004646 <HAL_SAI_Init+0x17a>
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	685b      	ldr	r3, [r3, #4]
 8004642:	2b02      	cmp	r3, #2
 8004644:	d109      	bne.n	800465a <HAL_SAI_Init+0x18e>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800464a:	2b01      	cmp	r3, #1
 800464c:	d101      	bne.n	8004652 <HAL_SAI_Init+0x186>
 800464e:	2300      	movs	r3, #0
 8004650:	e001      	b.n	8004656 <HAL_SAI_Init+0x18a>
 8004652:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004656:	61bb      	str	r3, [r7, #24]
 8004658:	e008      	b.n	800466c <HAL_SAI_Init+0x1a0>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800465e:	2b01      	cmp	r3, #1
 8004660:	d102      	bne.n	8004668 <HAL_SAI_Init+0x19c>
 8004662:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004666:	e000      	b.n	800466a <HAL_SAI_Init+0x19e>
 8004668:	2300      	movs	r3, #0
 800466a:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	6819      	ldr	r1, [r3, #0]
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681a      	ldr	r2, [r3, #0]
 8004676:	4b4c      	ldr	r3, [pc, #304]	@ (80047a8 <HAL_SAI_Init+0x2dc>)
 8004678:	400b      	ands	r3, r1
 800467a:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	6819      	ldr	r1, [r3, #0]
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	685a      	ldr	r2, [r3, #4]
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800468a:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004690:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004696:	431a      	orrs	r2, r3
 8004698:	69bb      	ldr	r3, [r7, #24]
 800469a:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 800469c:	697b      	ldr	r3, [r7, #20]
 800469e:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                             \
 80046a4:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	691b      	ldr	r3, [r3, #16]
 80046aa:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80046b0:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6a1b      	ldr	r3, [r3, #32]
 80046b6:	051b      	lsls	r3, r3, #20
 80046b8:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	430a      	orrs	r2, r1
 80046c0:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	687a      	ldr	r2, [r7, #4]
 80046ca:	6812      	ldr	r2, [r2, #0]
 80046cc:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 80046d0:	f023 030f 	bic.w	r3, r3, #15
 80046d4:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	6859      	ldr	r1, [r3, #4]
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	699a      	ldr	r2, [r3, #24]
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046e4:	431a      	orrs	r2, r3
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046ea:	431a      	orrs	r2, r3
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	430a      	orrs	r2, r1
 80046f2:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	6899      	ldr	r1, [r3, #8]
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681a      	ldr	r2, [r3, #0]
 80046fe:	4b2b      	ldr	r3, [pc, #172]	@ (80047ac <HAL_SAI_Init+0x2e0>)
 8004700:	400b      	ands	r3, r1
 8004702:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	6899      	ldr	r1, [r3, #8]
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800470e:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8004714:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 800471a:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 8004720:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004726:	3b01      	subs	r3, #1
 8004728:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800472a:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	430a      	orrs	r2, r1
 8004732:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	68d9      	ldr	r1, [r3, #12]
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681a      	ldr	r2, [r3, #0]
 800473e:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8004742:	400b      	ands	r3, r1
 8004744:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	68d9      	ldr	r1, [r3, #12]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004754:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800475a:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800475c:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004762:	3b01      	subs	r3, #1
 8004764:	021b      	lsls	r3, r3, #8
 8004766:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	430a      	orrs	r2, r1
 800476e:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2200      	movs	r2, #0
 8004774:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2201      	movs	r2, #1
 800477c:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2200      	movs	r2, #0
 8004784:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 8004788:	2300      	movs	r3, #0
}
 800478a:	4618      	mov	r0, r3
 800478c:	3720      	adds	r7, #32
 800478e:	46bd      	mov	sp, r7
 8004790:	bd80      	pop	{r7, pc}
 8004792:	bf00      	nop
 8004794:	40015404 	.word	0x40015404
 8004798:	40015424 	.word	0x40015424
 800479c:	40015400 	.word	0x40015400
 80047a0:	40015800 	.word	0x40015800
 80047a4:	cccccccd 	.word	0xcccccccd
 80047a8:	ff05c010 	.word	0xff05c010
 80047ac:	fff88000 	.word	0xfff88000

080047b0 <HAL_SAI_Abort>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b084      	sub	sp, #16
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80047b8:	2300      	movs	r3, #0
 80047ba:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80047c2:	2b01      	cmp	r3, #1
 80047c4:	d101      	bne.n	80047ca <HAL_SAI_Abort+0x1a>
 80047c6:	2302      	movs	r3, #2
 80047c8:	e053      	b.n	8004872 <HAL_SAI_Abort+0xc2>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2201      	movs	r2, #1
 80047ce:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  /* Disable SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 80047d2:	6878      	ldr	r0, [r7, #4]
 80047d4:	f000 fb34 	bl	8004e40 <SAI_Disable>
 80047d8:	4603      	mov	r3, r0
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d001      	beq.n	80047e2 <HAL_SAI_Abort+0x32>
  {
    status = HAL_ERROR;
 80047de:	2301      	movs	r3, #1
 80047e0:	73fb      	strb	r3, [r7, #15]
  }

  /* Check SAI DMA is enabled or not */
  if ((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047ec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80047f0:	d125      	bne.n	800483e <HAL_SAI_Abort+0x8e>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	681a      	ldr	r2, [r3, #0]
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8004800:	601a      	str	r2, [r3, #0]

    /* Abort the SAI Tx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_TX) && (hsai->hdmatx != NULL))
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8004808:	b2db      	uxtb	r3, r3
 800480a:	2b12      	cmp	r3, #18
 800480c:	d108      	bne.n	8004820 <HAL_SAI_Abort+0x70>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004812:	2b00      	cmp	r3, #0
 8004814:	d004      	beq.n	8004820 <HAL_SAI_Abort+0x70>
    {
      /* No need to check the returned value of HAL_DMA_Abort. */
      /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */
      (void) HAL_DMA_Abort(hsai->hdmatx);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800481a:	4618      	mov	r0, r3
 800481c:	f7fd f852 	bl	80018c4 <HAL_DMA_Abort>
    }

    /* Abort the SAI Rx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL))
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8004826:	b2db      	uxtb	r3, r3
 8004828:	2b22      	cmp	r3, #34	@ 0x22
 800482a:	d108      	bne.n	800483e <HAL_SAI_Abort+0x8e>
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004830:	2b00      	cmp	r3, #0
 8004832:	d004      	beq.n	800483e <HAL_SAI_Abort+0x8e>
    {
      /* No need to check the returned value of HAL_DMA_Abort. */
      /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */
      (void) HAL_DMA_Abort(hsai->hdmarx);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004838:	4618      	mov	r0, r3
 800483a:	f7fd f843 	bl	80018c4 <HAL_DMA_Abort>
    }
  }

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	2200      	movs	r2, #0
 8004844:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f04f 32ff 	mov.w	r2, #4294967295
 800484e:	619a      	str	r2, [r3, #24]

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	685a      	ldr	r2, [r3, #4]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f042 0208 	orr.w	r2, r2, #8
 800485e:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2201      	movs	r2, #1
 8004864:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2200      	movs	r2, #0
 800486c:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return status;
 8004870:	7bfb      	ldrb	r3, [r7, #15]
}
 8004872:	4618      	mov	r0, r3
 8004874:	3710      	adds	r7, #16
 8004876:	46bd      	mov	sp, r7
 8004878:	bd80      	pop	{r7, pc}
	...

0800487c <HAL_SAI_IRQHandler>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b086      	sub	sp, #24
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
  if (hsai->State != HAL_SAI_STATE_RESET)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800488a:	b2db      	uxtb	r3, r3
 800488c:	2b00      	cmp	r3, #0
 800488e:	f000 8192 	beq.w	8004bb6 <HAL_SAI_IRQHandler+0x33a>
  {
    uint32_t itflags = hsai->Instance->SR;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	695b      	ldr	r3, [r3, #20]
 8004898:	617b      	str	r3, [r7, #20]
    uint32_t itsources = hsai->Instance->IMR;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	691b      	ldr	r3, [r3, #16]
 80048a0:	613b      	str	r3, [r7, #16]
    uint32_t cr1config = hsai->Instance->CR1;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	60fb      	str	r3, [r7, #12]
    uint32_t tmperror;

    /* SAI Fifo request interrupt occurred -----------------------------------*/
    if (((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ))
 80048aa:	697b      	ldr	r3, [r7, #20]
 80048ac:	f003 0308 	and.w	r3, r3, #8
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d009      	beq.n	80048c8 <HAL_SAI_IRQHandler+0x4c>
 80048b4:	693b      	ldr	r3, [r7, #16]
 80048b6:	f003 0308 	and.w	r3, r3, #8
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d004      	beq.n	80048c8 <HAL_SAI_IRQHandler+0x4c>
    {
      hsai->InterruptServiceRoutine(hsai);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80048c2:	6878      	ldr	r0, [r7, #4]
 80048c4:	4798      	blx	r3
 80048c6:	e176      	b.n	8004bb6 <HAL_SAI_IRQHandler+0x33a>
    }
    /* SAI Overrun error interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR))
 80048c8:	697b      	ldr	r3, [r7, #20]
 80048ca:	f003 0301 	and.w	r3, r3, #1
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d01e      	beq.n	8004910 <HAL_SAI_IRQHandler+0x94>
 80048d2:	693b      	ldr	r3, [r7, #16]
 80048d4:	f003 0301 	and.w	r3, r3, #1
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d019      	beq.n	8004910 <HAL_SAI_IRQHandler+0x94>
    {
      /* Clear the SAI Overrun flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	2201      	movs	r2, #1
 80048e2:	619a      	str	r2, [r3, #24]
      /* Get the SAI error code */
      tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80048ea:	b2db      	uxtb	r3, r3
 80048ec:	2b22      	cmp	r3, #34	@ 0x22
 80048ee:	d101      	bne.n	80048f4 <HAL_SAI_IRQHandler+0x78>
 80048f0:	2301      	movs	r3, #1
 80048f2:	e000      	b.n	80048f6 <HAL_SAI_IRQHandler+0x7a>
 80048f4:	2302      	movs	r3, #2
 80048f6:	60bb      	str	r3, [r7, #8]
      /* Change the SAI error code */
      hsai->ErrorCode |= tmperror;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80048fe:	68bb      	ldr	r3, [r7, #8]
 8004900:	431a      	orrs	r2, r3
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 8004908:	6878      	ldr	r0, [r7, #4]
 800490a:	f000 f95b 	bl	8004bc4 <HAL_SAI_ErrorCallback>
 800490e:	e152      	b.n	8004bb6 <HAL_SAI_IRQHandler+0x33a>
#endif
    }
    /* SAI mutedet interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET))
 8004910:	697b      	ldr	r3, [r7, #20]
 8004912:	f003 0302 	and.w	r3, r3, #2
 8004916:	2b00      	cmp	r3, #0
 8004918:	d011      	beq.n	800493e <HAL_SAI_IRQHandler+0xc2>
 800491a:	693b      	ldr	r3, [r7, #16]
 800491c:	f003 0302 	and.w	r3, r3, #2
 8004920:	2b00      	cmp	r3, #0
 8004922:	d00c      	beq.n	800493e <HAL_SAI_IRQHandler+0xc2>
    {
      /* Clear the SAI mutedet flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	2202      	movs	r2, #2
 800492a:	619a      	str	r2, [r3, #24]
      /* call the call back function */
      if (hsai->mutecallback != NULL)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004930:	2b00      	cmp	r3, #0
 8004932:	f000 8140 	beq.w	8004bb6 <HAL_SAI_IRQHandler+0x33a>
      {
        /* inform the user that an RX mute event has been detected */
        hsai->mutecallback();
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800493a:	4798      	blx	r3
      if (hsai->mutecallback != NULL)
 800493c:	e13b      	b.n	8004bb6 <HAL_SAI_IRQHandler+0x33a>
      }
    }
    /* SAI AFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET))
 800493e:	697b      	ldr	r3, [r7, #20]
 8004940:	f003 0320 	and.w	r3, r3, #32
 8004944:	2b00      	cmp	r3, #0
 8004946:	d055      	beq.n	80049f4 <HAL_SAI_IRQHandler+0x178>
 8004948:	693b      	ldr	r3, [r7, #16]
 800494a:	f003 0320 	and.w	r3, r3, #32
 800494e:	2b00      	cmp	r3, #0
 8004950:	d050      	beq.n	80049f4 <HAL_SAI_IRQHandler+0x178>
    {
      /* Clear the SAI AFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_AFSDET);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	2220      	movs	r2, #32
 8004958:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004960:	f043 0204 	orr.w	r2, r3, #4
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004970:	2b00      	cmp	r3, #0
 8004972:	d038      	beq.n	80049e6 <HAL_SAI_IRQHandler+0x16a>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004978:	2b00      	cmp	r3, #0
 800497a:	d016      	beq.n	80049aa <HAL_SAI_IRQHandler+0x12e>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004980:	4a8f      	ldr	r2, [pc, #572]	@ (8004bc0 <HAL_SAI_IRQHandler+0x344>)
 8004982:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004988:	4618      	mov	r0, r3
 800498a:	f7fc ffd9 	bl	8001940 <HAL_DMA_Abort_IT>
 800498e:	4603      	mov	r3, r0
 8004990:	2b00      	cmp	r3, #0
 8004992:	d00a      	beq.n	80049aa <HAL_SAI_IRQHandler+0x12e>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800499a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 80049a4:	6878      	ldr	r0, [r7, #4]
 80049a6:	f000 f90d 	bl	8004bc4 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	f000 80fc 	beq.w	8004bac <HAL_SAI_IRQHandler+0x330>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049b8:	4a81      	ldr	r2, [pc, #516]	@ (8004bc0 <HAL_SAI_IRQHandler+0x344>)
 80049ba:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049c0:	4618      	mov	r0, r3
 80049c2:	f7fc ffbd 	bl	8001940 <HAL_DMA_Abort_IT>
 80049c6:	4603      	mov	r3, r0
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	f000 80ef 	beq.w	8004bac <HAL_SAI_IRQHandler+0x330>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80049d4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 80049de:	6878      	ldr	r0, [r7, #4]
 80049e0:	f000 f8f0 	bl	8004bc4 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80049e4:	e0e2      	b.n	8004bac <HAL_SAI_IRQHandler+0x330>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 80049e6:	6878      	ldr	r0, [r7, #4]
 80049e8:	f7ff fee2 	bl	80047b0 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 80049ec:	6878      	ldr	r0, [r7, #4]
 80049ee:	f000 f8e9 	bl	8004bc4 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80049f2:	e0db      	b.n	8004bac <HAL_SAI_IRQHandler+0x330>
#endif
      }
    }
    /* SAI LFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET))
 80049f4:	697b      	ldr	r3, [r7, #20]
 80049f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d055      	beq.n	8004aaa <HAL_SAI_IRQHandler+0x22e>
 80049fe:	693b      	ldr	r3, [r7, #16]
 8004a00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d050      	beq.n	8004aaa <HAL_SAI_IRQHandler+0x22e>
    {
      /* Clear the SAI LFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_LFSDET);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	2240      	movs	r2, #64	@ 0x40
 8004a0e:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a16:	f043 0208 	orr.w	r2, r3, #8
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d038      	beq.n	8004a9c <HAL_SAI_IRQHandler+0x220>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d016      	beq.n	8004a60 <HAL_SAI_IRQHandler+0x1e4>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a36:	4a62      	ldr	r2, [pc, #392]	@ (8004bc0 <HAL_SAI_IRQHandler+0x344>)
 8004a38:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a3e:	4618      	mov	r0, r3
 8004a40:	f7fc ff7e 	bl	8001940 <HAL_DMA_Abort_IT>
 8004a44:	4603      	mov	r3, r0
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d00a      	beq.n	8004a60 <HAL_SAI_IRQHandler+0x1e4>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a50:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8004a5a:	6878      	ldr	r0, [r7, #4]
 8004a5c:	f000 f8b2 	bl	8004bc4 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	f000 80a3 	beq.w	8004bb0 <HAL_SAI_IRQHandler+0x334>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a6e:	4a54      	ldr	r2, [pc, #336]	@ (8004bc0 <HAL_SAI_IRQHandler+0x344>)
 8004a70:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a76:	4618      	mov	r0, r3
 8004a78:	f7fc ff62 	bl	8001940 <HAL_DMA_Abort_IT>
 8004a7c:	4603      	mov	r3, r0
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	f000 8096 	beq.w	8004bb0 <HAL_SAI_IRQHandler+0x334>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a8a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8004a94:	6878      	ldr	r0, [r7, #4]
 8004a96:	f000 f895 	bl	8004bc4 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8004a9a:	e089      	b.n	8004bb0 <HAL_SAI_IRQHandler+0x334>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 8004a9c:	6878      	ldr	r0, [r7, #4]
 8004a9e:	f7ff fe87 	bl	80047b0 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8004aa2:	6878      	ldr	r0, [r7, #4]
 8004aa4:	f000 f88e 	bl	8004bc4 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8004aa8:	e082      	b.n	8004bb0 <HAL_SAI_IRQHandler+0x334>
#endif
      }
    }
    /* SAI WCKCFG interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG))
 8004aaa:	697b      	ldr	r3, [r7, #20]
 8004aac:	f003 0304 	and.w	r3, r3, #4
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d061      	beq.n	8004b78 <HAL_SAI_IRQHandler+0x2fc>
 8004ab4:	693b      	ldr	r3, [r7, #16]
 8004ab6:	f003 0304 	and.w	r3, r3, #4
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d05c      	beq.n	8004b78 <HAL_SAI_IRQHandler+0x2fc>
    {
      /* Clear the SAI WCKCFG flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_WCKCFG);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	2204      	movs	r2, #4
 8004ac4:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004acc:	f043 0220 	orr.w	r2, r3, #32
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d036      	beq.n	8004b4e <HAL_SAI_IRQHandler+0x2d2>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d016      	beq.n	8004b16 <HAL_SAI_IRQHandler+0x29a>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004aec:	4a34      	ldr	r2, [pc, #208]	@ (8004bc0 <HAL_SAI_IRQHandler+0x344>)
 8004aee:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004af4:	4618      	mov	r0, r3
 8004af6:	f7fc ff23 	bl	8001940 <HAL_DMA_Abort_IT>
 8004afa:	4603      	mov	r3, r0
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d00a      	beq.n	8004b16 <HAL_SAI_IRQHandler+0x29a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004b06:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8004b10:	6878      	ldr	r0, [r7, #4]
 8004b12:	f000 f857 	bl	8004bc4 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d04a      	beq.n	8004bb4 <HAL_SAI_IRQHandler+0x338>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b22:	4a27      	ldr	r2, [pc, #156]	@ (8004bc0 <HAL_SAI_IRQHandler+0x344>)
 8004b24:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	f7fc ff08 	bl	8001940 <HAL_DMA_Abort_IT>
 8004b30:	4603      	mov	r3, r0
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d03e      	beq.n	8004bb4 <HAL_SAI_IRQHandler+0x338>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004b3c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8004b46:	6878      	ldr	r0, [r7, #4]
 8004b48:	f000 f83c 	bl	8004bc4 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8004b4c:	e032      	b.n	8004bb4 <HAL_SAI_IRQHandler+0x338>
      }
      else
      {
        /* If WCKCFG occurs, SAI audio block is automatically disabled */
        /* Disable all interrupts and clear all flags */
        hsai->Instance->IMR = 0U;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	2200      	movs	r2, #0
 8004b54:	611a      	str	r2, [r3, #16]
        hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f04f 32ff 	mov.w	r2, #4294967295
 8004b5e:	619a      	str	r2, [r3, #24]
        /* Set the SAI state to ready to be able to start again the process */
        hsai->State = HAL_SAI_STATE_READY;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2201      	movs	r2, #1
 8004b64:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

        /* Initialize XferCount */
        hsai->XferCount = 0U;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

        /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8004b70:	6878      	ldr	r0, [r7, #4]
 8004b72:	f000 f827 	bl	8004bc4 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8004b76:	e01d      	b.n	8004bb4 <HAL_SAI_IRQHandler+0x338>
#endif
      }
    }
    /* SAI CNRDY interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY))
 8004b78:	697b      	ldr	r3, [r7, #20]
 8004b7a:	f003 0310 	and.w	r3, r3, #16
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d019      	beq.n	8004bb6 <HAL_SAI_IRQHandler+0x33a>
 8004b82:	693b      	ldr	r3, [r7, #16]
 8004b84:	f003 0310 	and.w	r3, r3, #16
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d014      	beq.n	8004bb6 <HAL_SAI_IRQHandler+0x33a>
    {
      /* Clear the SAI CNRDY flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	2210      	movs	r2, #16
 8004b92:	619a      	str	r2, [r3, #24]
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004b9a:	f043 0210 	orr.w	r2, r3, #16
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 8004ba4:	6878      	ldr	r0, [r7, #4]
 8004ba6:	f000 f80d 	bl	8004bc4 <HAL_SAI_ErrorCallback>
    else
    {
      /* Nothing to do */
    }
  }
}
 8004baa:	e004      	b.n	8004bb6 <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8004bac:	bf00      	nop
 8004bae:	e002      	b.n	8004bb6 <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8004bb0:	bf00      	nop
 8004bb2:	e000      	b.n	8004bb6 <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8004bb4:	bf00      	nop
}
 8004bb6:	bf00      	nop
 8004bb8:	3718      	adds	r7, #24
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd80      	pop	{r7, pc}
 8004bbe:	bf00      	nop
 8004bc0:	08004eb5 	.word	0x08004eb5

08004bc4 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	b083      	sub	sp, #12
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 8004bcc:	bf00      	nop
 8004bce:	370c      	adds	r7, #12
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd6:	4770      	bx	lr

08004bd8 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8004bd8:	b480      	push	{r7}
 8004bda:	b087      	sub	sp, #28
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	60f8      	str	r0, [r7, #12]
 8004be0:	60b9      	str	r1, [r7, #8]
 8004be2:	607a      	str	r2, [r7, #4]
 8004be4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004be6:	2300      	movs	r3, #0
 8004be8:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	2200      	movs	r2, #0
 8004bee:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d003      	beq.n	8004c06 <SAI_InitI2S+0x2e>
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	685b      	ldr	r3, [r3, #4]
 8004c02:	2b02      	cmp	r3, #2
 8004c04:	d103      	bne.n	8004c0e <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	2200      	movs	r2, #0
 8004c0a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004c0c:	e002      	b.n	8004c14 <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	2201      	movs	r2, #1
 8004c12:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8004c1a:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004c22:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	2200      	movs	r2, #0
 8004c28:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	683a      	ldr	r2, [r7, #0]
 8004c2e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	f003 0301 	and.w	r3, r3, #1
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d001      	beq.n	8004c3e <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	e077      	b.n	8004d2e <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 8004c3e:	68bb      	ldr	r3, [r7, #8]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d107      	bne.n	8004c54 <SAI_InitI2S+0x7c>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	2200      	movs	r2, #0
 8004c48:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8004c50:	651a      	str	r2, [r3, #80]	@ 0x50
 8004c52:	e006      	b.n	8004c62 <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004c5a:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	2200      	movs	r2, #0
 8004c60:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Frame definition */
  switch (datasize)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2b03      	cmp	r3, #3
 8004c66:	d84f      	bhi.n	8004d08 <SAI_InitI2S+0x130>
 8004c68:	a201      	add	r2, pc, #4	@ (adr r2, 8004c70 <SAI_InitI2S+0x98>)
 8004c6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c6e:	bf00      	nop
 8004c70:	08004c81 	.word	0x08004c81
 8004c74:	08004ca3 	.word	0x08004ca3
 8004c78:	08004cc5 	.word	0x08004cc5
 8004c7c:	08004ce7 	.word	0x08004ce7
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	2280      	movs	r2, #128	@ 0x80
 8004c84:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	085b      	lsrs	r3, r3, #1
 8004c8a:	015a      	lsls	r2, r3, #5
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	085b      	lsrs	r3, r3, #1
 8004c94:	011a      	lsls	r2, r3, #4
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	2240      	movs	r2, #64	@ 0x40
 8004c9e:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8004ca0:	e035      	b.n	8004d0e <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	2280      	movs	r2, #128	@ 0x80
 8004ca6:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	085b      	lsrs	r3, r3, #1
 8004cac:	019a      	lsls	r2, r3, #6
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	085b      	lsrs	r3, r3, #1
 8004cb6:	015a      	lsls	r2, r3, #5
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	2280      	movs	r2, #128	@ 0x80
 8004cc0:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8004cc2:	e024      	b.n	8004d0e <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	22c0      	movs	r2, #192	@ 0xc0
 8004cc8:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	085b      	lsrs	r3, r3, #1
 8004cce:	019a      	lsls	r2, r3, #6
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	085b      	lsrs	r3, r3, #1
 8004cd8:	015a      	lsls	r2, r3, #5
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	2280      	movs	r2, #128	@ 0x80
 8004ce2:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8004ce4:	e013      	b.n	8004d0e <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	22e0      	movs	r2, #224	@ 0xe0
 8004cea:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	085b      	lsrs	r3, r3, #1
 8004cf0:	019a      	lsls	r2, r3, #6
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	085b      	lsrs	r3, r3, #1
 8004cfa:	015a      	lsls	r2, r3, #5
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	2280      	movs	r2, #128	@ 0x80
 8004d04:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8004d06:	e002      	b.n	8004d0e <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 8004d08:	2301      	movs	r3, #1
 8004d0a:	75fb      	strb	r3, [r7, #23]
      break;
 8004d0c:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 8004d0e:	68bb      	ldr	r3, [r7, #8]
 8004d10:	2b02      	cmp	r3, #2
 8004d12:	d10b      	bne.n	8004d2c <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2b01      	cmp	r3, #1
 8004d18:	d102      	bne.n	8004d20 <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	2210      	movs	r2, #16
 8004d1e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2b02      	cmp	r3, #2
 8004d24:	d102      	bne.n	8004d2c <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	2208      	movs	r2, #8
 8004d2a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  return status;
 8004d2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d2e:	4618      	mov	r0, r3
 8004d30:	371c      	adds	r7, #28
 8004d32:	46bd      	mov	sp, r7
 8004d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d38:	4770      	bx	lr
 8004d3a:	bf00      	nop

08004d3c <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	b087      	sub	sp, #28
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	60f8      	str	r0, [r7, #12]
 8004d44:	60b9      	str	r1, [r7, #8]
 8004d46:	607a      	str	r2, [r7, #4]
 8004d48:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	2200      	movs	r2, #0
 8004d52:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	2200      	movs	r2, #0
 8004d58:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	685b      	ldr	r3, [r3, #4]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d003      	beq.n	8004d6a <SAI_InitPCM+0x2e>
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	685b      	ldr	r3, [r3, #4]
 8004d66:	2b02      	cmp	r3, #2
 8004d68:	d103      	bne.n	8004d72 <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	2201      	movs	r2, #1
 8004d6e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004d70:	e002      	b.n	8004d78 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	2200      	movs	r2, #0
 8004d76:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004d84:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8004d8c:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai->SlotInit.FirstBitOffset  = 0;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	2200      	movs	r2, #0
 8004d92:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	683a      	ldr	r2, [r7, #0]
 8004d98:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004da0:	661a      	str	r2, [r3, #96]	@ 0x60

  if (protocol == SAI_PCM_SHORT)
 8004da2:	68bb      	ldr	r3, [r7, #8]
 8004da4:	2b04      	cmp	r3, #4
 8004da6:	d103      	bne.n	8004db0 <SAI_InitPCM+0x74>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	2201      	movs	r2, #1
 8004dac:	645a      	str	r2, [r3, #68]	@ 0x44
 8004dae:	e002      	b.n	8004db6 <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	220d      	movs	r2, #13
 8004db4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  switch (datasize)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2b03      	cmp	r3, #3
 8004dba:	d837      	bhi.n	8004e2c <SAI_InitPCM+0xf0>
 8004dbc:	a201      	add	r2, pc, #4	@ (adr r2, 8004dc4 <SAI_InitPCM+0x88>)
 8004dbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dc2:	bf00      	nop
 8004dc4:	08004dd5 	.word	0x08004dd5
 8004dc8:	08004deb 	.word	0x08004deb
 8004dcc:	08004e01 	.word	0x08004e01
 8004dd0:	08004e17 	.word	0x08004e17
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	2280      	movs	r2, #128	@ 0x80
 8004dd8:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 16U * nbslot;
 8004dda:	683b      	ldr	r3, [r7, #0]
 8004ddc:	011a      	lsls	r2, r3, #4
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	2240      	movs	r2, #64	@ 0x40
 8004de6:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8004de8:	e023      	b.n	8004e32 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	2280      	movs	r2, #128	@ 0x80
 8004dee:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	015a      	lsls	r2, r3, #5
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	2280      	movs	r2, #128	@ 0x80
 8004dfc:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8004dfe:	e018      	b.n	8004e32 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	22c0      	movs	r2, #192	@ 0xc0
 8004e04:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	015a      	lsls	r2, r3, #5
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	2280      	movs	r2, #128	@ 0x80
 8004e12:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8004e14:	e00d      	b.n	8004e32 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	22e0      	movs	r2, #224	@ 0xe0
 8004e1a:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8004e1c:	683b      	ldr	r3, [r7, #0]
 8004e1e:	015a      	lsls	r2, r3, #5
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	2280      	movs	r2, #128	@ 0x80
 8004e28:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8004e2a:	e002      	b.n	8004e32 <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	75fb      	strb	r3, [r7, #23]
      break;
 8004e30:	bf00      	nop
  }

  return status;
 8004e32:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e34:	4618      	mov	r0, r3
 8004e36:	371c      	adds	r7, #28
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3e:	4770      	bx	lr

08004e40 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8004e40:	b480      	push	{r7}
 8004e42:	b085      	sub	sp, #20
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8004e48:	4b18      	ldr	r3, [pc, #96]	@ (8004eac <SAI_Disable+0x6c>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	4a18      	ldr	r2, [pc, #96]	@ (8004eb0 <SAI_Disable+0x70>)
 8004e4e:	fba2 2303 	umull	r2, r3, r2, r3
 8004e52:	0b1b      	lsrs	r3, r3, #12
 8004e54:	009b      	lsls	r3, r3, #2
 8004e56:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8004e58:	2300      	movs	r3, #0
 8004e5a:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	681a      	ldr	r2, [r3, #0]
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004e6a:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d10a      	bne.n	8004e88 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e78:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 8004e82:	2303      	movs	r3, #3
 8004e84:	72fb      	strb	r3, [r7, #11]
      break;
 8004e86:	e009      	b.n	8004e9c <SAI_Disable+0x5c>
    }
    count--;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	3b01      	subs	r3, #1
 8004e8c:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d1e7      	bne.n	8004e6c <SAI_Disable+0x2c>

  return status;
 8004e9c:	7afb      	ldrb	r3, [r7, #11]
}
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	3714      	adds	r7, #20
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea8:	4770      	bx	lr
 8004eaa:	bf00      	nop
 8004eac:	20000000 	.word	0x20000000
 8004eb0:	95cbec1b 	.word	0x95cbec1b

08004eb4 <SAI_DMAAbort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	b084      	sub	sp, #16
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ec0:	60fb      	str	r3, [r7, #12]

  /* Disable DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	681a      	ldr	r2, [r3, #0]
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8004ed0:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear all flags */
  hsai->Instance->IMR = 0U;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f04f 32ff 	mov.w	r2, #4294967295
 8004ee2:	619a      	str	r2, [r3, #24]

  if (hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG)
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004eea:	2b20      	cmp	r3, #32
 8004eec:	d00a      	beq.n	8004f04 <SAI_DMAAbort+0x50>
  {
    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 8004eee:	68f8      	ldr	r0, [r7, #12]
 8004ef0:	f7ff ffa6 	bl	8004e40 <SAI_Disable>

    /* Flush the fifo */
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	685a      	ldr	r2, [r3, #4]
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f042 0208 	orr.w	r2, r2, #8
 8004f02:	605a      	str	r2, [r3, #4]
  }
  /* Set the SAI state to ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	2201      	movs	r2, #1
 8004f08:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	2200      	movs	r2, #0
 8004f10:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 8004f14:	68f8      	ldr	r0, [r7, #12]
 8004f16:	f7ff fe55 	bl	8004bc4 <HAL_SAI_ErrorCallback>
#endif
}
 8004f1a:	bf00      	nop
 8004f1c:	3710      	adds	r7, #16
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	bd80      	pop	{r7, pc}

08004f22 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004f22:	b580      	push	{r7, lr}
 8004f24:	b084      	sub	sp, #16
 8004f26:	af00      	add	r7, sp, #0
 8004f28:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d101      	bne.n	8004f34 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004f30:	2301      	movs	r3, #1
 8004f32:	e095      	b.n	8005060 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d108      	bne.n	8004f4e <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	685b      	ldr	r3, [r3, #4]
 8004f40:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004f44:	d009      	beq.n	8004f5a <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2200      	movs	r2, #0
 8004f4a:	61da      	str	r2, [r3, #28]
 8004f4c:	e005      	b.n	8004f5a <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	2200      	movs	r2, #0
 8004f52:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2200      	movs	r2, #0
 8004f58:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004f66:	b2db      	uxtb	r3, r3
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d106      	bne.n	8004f7a <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2200      	movs	r2, #0
 8004f70:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004f74:	6878      	ldr	r0, [r7, #4]
 8004f76:	f7fc f80d 	bl	8000f94 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2202      	movs	r2, #2
 8004f7e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	681a      	ldr	r2, [r3, #0]
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f90:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	68db      	ldr	r3, [r3, #12]
 8004f96:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004f9a:	d902      	bls.n	8004fa2 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	60fb      	str	r3, [r7, #12]
 8004fa0:	e002      	b.n	8004fa8 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004fa2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004fa6:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	68db      	ldr	r3, [r3, #12]
 8004fac:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004fb0:	d007      	beq.n	8004fc2 <HAL_SPI_Init+0xa0>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	68db      	ldr	r3, [r3, #12]
 8004fb6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004fba:	d002      	beq.n	8004fc2 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	689b      	ldr	r3, [r3, #8]
 8004fce:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004fd2:	431a      	orrs	r2, r3
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	691b      	ldr	r3, [r3, #16]
 8004fd8:	f003 0302 	and.w	r3, r3, #2
 8004fdc:	431a      	orrs	r2, r3
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	695b      	ldr	r3, [r3, #20]
 8004fe2:	f003 0301 	and.w	r3, r3, #1
 8004fe6:	431a      	orrs	r2, r3
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	699b      	ldr	r3, [r3, #24]
 8004fec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004ff0:	431a      	orrs	r2, r3
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	69db      	ldr	r3, [r3, #28]
 8004ff6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004ffa:	431a      	orrs	r2, r3
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6a1b      	ldr	r3, [r3, #32]
 8005000:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005004:	ea42 0103 	orr.w	r1, r2, r3
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800500c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	430a      	orrs	r2, r1
 8005016:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	699b      	ldr	r3, [r3, #24]
 800501c:	0c1b      	lsrs	r3, r3, #16
 800501e:	f003 0204 	and.w	r2, r3, #4
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005026:	f003 0310 	and.w	r3, r3, #16
 800502a:	431a      	orrs	r2, r3
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005030:	f003 0308 	and.w	r3, r3, #8
 8005034:	431a      	orrs	r2, r3
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	68db      	ldr	r3, [r3, #12]
 800503a:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800503e:	ea42 0103 	orr.w	r1, r2, r3
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	430a      	orrs	r2, r1
 800504e:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2200      	movs	r2, #0
 8005054:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2201      	movs	r2, #1
 800505a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800505e:	2300      	movs	r3, #0
}
 8005060:	4618      	mov	r0, r3
 8005062:	3710      	adds	r7, #16
 8005064:	46bd      	mov	sp, r7
 8005066:	bd80      	pop	{r7, pc}

08005068 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b088      	sub	sp, #32
 800506c:	af00      	add	r7, sp, #0
 800506e:	60f8      	str	r0, [r7, #12]
 8005070:	60b9      	str	r1, [r7, #8]
 8005072:	603b      	str	r3, [r7, #0]
 8005074:	4613      	mov	r3, r2
 8005076:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005078:	f7fc fa7e 	bl	8001578 <HAL_GetTick>
 800507c:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800507e:	88fb      	ldrh	r3, [r7, #6]
 8005080:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005088:	b2db      	uxtb	r3, r3
 800508a:	2b01      	cmp	r3, #1
 800508c:	d001      	beq.n	8005092 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800508e:	2302      	movs	r3, #2
 8005090:	e15c      	b.n	800534c <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8005092:	68bb      	ldr	r3, [r7, #8]
 8005094:	2b00      	cmp	r3, #0
 8005096:	d002      	beq.n	800509e <HAL_SPI_Transmit+0x36>
 8005098:	88fb      	ldrh	r3, [r7, #6]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d101      	bne.n	80050a2 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800509e:	2301      	movs	r3, #1
 80050a0:	e154      	b.n	800534c <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80050a8:	2b01      	cmp	r3, #1
 80050aa:	d101      	bne.n	80050b0 <HAL_SPI_Transmit+0x48>
 80050ac:	2302      	movs	r3, #2
 80050ae:	e14d      	b.n	800534c <HAL_SPI_Transmit+0x2e4>
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	2201      	movs	r2, #1
 80050b4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	2203      	movs	r2, #3
 80050bc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	2200      	movs	r2, #0
 80050c4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	68ba      	ldr	r2, [r7, #8]
 80050ca:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	88fa      	ldrh	r2, [r7, #6]
 80050d0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	88fa      	ldrh	r2, [r7, #6]
 80050d6:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	2200      	movs	r2, #0
 80050dc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	2200      	movs	r2, #0
 80050e2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	2200      	movs	r2, #0
 80050ea:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	2200      	movs	r2, #0
 80050f2:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	2200      	movs	r2, #0
 80050f8:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	689b      	ldr	r3, [r3, #8]
 80050fe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005102:	d10f      	bne.n	8005124 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	681a      	ldr	r2, [r3, #0]
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005112:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	681a      	ldr	r2, [r3, #0]
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005122:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800512e:	2b40      	cmp	r3, #64	@ 0x40
 8005130:	d007      	beq.n	8005142 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	681a      	ldr	r2, [r3, #0]
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005140:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	68db      	ldr	r3, [r3, #12]
 8005146:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800514a:	d952      	bls.n	80051f2 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	685b      	ldr	r3, [r3, #4]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d002      	beq.n	800515a <HAL_SPI_Transmit+0xf2>
 8005154:	8b7b      	ldrh	r3, [r7, #26]
 8005156:	2b01      	cmp	r3, #1
 8005158:	d145      	bne.n	80051e6 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800515e:	881a      	ldrh	r2, [r3, #0]
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800516a:	1c9a      	adds	r2, r3, #2
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005174:	b29b      	uxth	r3, r3
 8005176:	3b01      	subs	r3, #1
 8005178:	b29a      	uxth	r2, r3
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800517e:	e032      	b.n	80051e6 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	689b      	ldr	r3, [r3, #8]
 8005186:	f003 0302 	and.w	r3, r3, #2
 800518a:	2b02      	cmp	r3, #2
 800518c:	d112      	bne.n	80051b4 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005192:	881a      	ldrh	r2, [r3, #0]
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800519e:	1c9a      	adds	r2, r3, #2
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80051a8:	b29b      	uxth	r3, r3
 80051aa:	3b01      	subs	r3, #1
 80051ac:	b29a      	uxth	r2, r3
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80051b2:	e018      	b.n	80051e6 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80051b4:	f7fc f9e0 	bl	8001578 <HAL_GetTick>
 80051b8:	4602      	mov	r2, r0
 80051ba:	69fb      	ldr	r3, [r7, #28]
 80051bc:	1ad3      	subs	r3, r2, r3
 80051be:	683a      	ldr	r2, [r7, #0]
 80051c0:	429a      	cmp	r2, r3
 80051c2:	d803      	bhi.n	80051cc <HAL_SPI_Transmit+0x164>
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051ca:	d102      	bne.n	80051d2 <HAL_SPI_Transmit+0x16a>
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d109      	bne.n	80051e6 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	2201      	movs	r2, #1
 80051d6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	2200      	movs	r2, #0
 80051de:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80051e2:	2303      	movs	r3, #3
 80051e4:	e0b2      	b.n	800534c <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80051ea:	b29b      	uxth	r3, r3
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d1c7      	bne.n	8005180 <HAL_SPI_Transmit+0x118>
 80051f0:	e083      	b.n	80052fa <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	685b      	ldr	r3, [r3, #4]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d002      	beq.n	8005200 <HAL_SPI_Transmit+0x198>
 80051fa:	8b7b      	ldrh	r3, [r7, #26]
 80051fc:	2b01      	cmp	r3, #1
 80051fe:	d177      	bne.n	80052f0 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005204:	b29b      	uxth	r3, r3
 8005206:	2b01      	cmp	r3, #1
 8005208:	d912      	bls.n	8005230 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800520e:	881a      	ldrh	r2, [r3, #0]
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800521a:	1c9a      	adds	r2, r3, #2
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005224:	b29b      	uxth	r3, r3
 8005226:	3b02      	subs	r3, #2
 8005228:	b29a      	uxth	r2, r3
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800522e:	e05f      	b.n	80052f0 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	330c      	adds	r3, #12
 800523a:	7812      	ldrb	r2, [r2, #0]
 800523c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005242:	1c5a      	adds	r2, r3, #1
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800524c:	b29b      	uxth	r3, r3
 800524e:	3b01      	subs	r3, #1
 8005250:	b29a      	uxth	r2, r3
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005256:	e04b      	b.n	80052f0 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	689b      	ldr	r3, [r3, #8]
 800525e:	f003 0302 	and.w	r3, r3, #2
 8005262:	2b02      	cmp	r3, #2
 8005264:	d12b      	bne.n	80052be <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800526a:	b29b      	uxth	r3, r3
 800526c:	2b01      	cmp	r3, #1
 800526e:	d912      	bls.n	8005296 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005274:	881a      	ldrh	r2, [r3, #0]
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005280:	1c9a      	adds	r2, r3, #2
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800528a:	b29b      	uxth	r3, r3
 800528c:	3b02      	subs	r3, #2
 800528e:	b29a      	uxth	r2, r3
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005294:	e02c      	b.n	80052f0 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	330c      	adds	r3, #12
 80052a0:	7812      	ldrb	r2, [r2, #0]
 80052a2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052a8:	1c5a      	adds	r2, r3, #1
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80052b2:	b29b      	uxth	r3, r3
 80052b4:	3b01      	subs	r3, #1
 80052b6:	b29a      	uxth	r2, r3
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80052bc:	e018      	b.n	80052f0 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80052be:	f7fc f95b 	bl	8001578 <HAL_GetTick>
 80052c2:	4602      	mov	r2, r0
 80052c4:	69fb      	ldr	r3, [r7, #28]
 80052c6:	1ad3      	subs	r3, r2, r3
 80052c8:	683a      	ldr	r2, [r7, #0]
 80052ca:	429a      	cmp	r2, r3
 80052cc:	d803      	bhi.n	80052d6 <HAL_SPI_Transmit+0x26e>
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052d4:	d102      	bne.n	80052dc <HAL_SPI_Transmit+0x274>
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d109      	bne.n	80052f0 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	2201      	movs	r2, #1
 80052e0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	2200      	movs	r2, #0
 80052e8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80052ec:	2303      	movs	r3, #3
 80052ee:	e02d      	b.n	800534c <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80052f4:	b29b      	uxth	r3, r3
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d1ae      	bne.n	8005258 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80052fa:	69fa      	ldr	r2, [r7, #28]
 80052fc:	6839      	ldr	r1, [r7, #0]
 80052fe:	68f8      	ldr	r0, [r7, #12]
 8005300:	f000 f946 	bl	8005590 <SPI_EndRxTxTransaction>
 8005304:	4603      	mov	r3, r0
 8005306:	2b00      	cmp	r3, #0
 8005308:	d002      	beq.n	8005310 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	2220      	movs	r2, #32
 800530e:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	689b      	ldr	r3, [r3, #8]
 8005314:	2b00      	cmp	r3, #0
 8005316:	d10a      	bne.n	800532e <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005318:	2300      	movs	r3, #0
 800531a:	617b      	str	r3, [r7, #20]
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	68db      	ldr	r3, [r3, #12]
 8005322:	617b      	str	r3, [r7, #20]
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	689b      	ldr	r3, [r3, #8]
 800532a:	617b      	str	r3, [r7, #20]
 800532c:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	2201      	movs	r2, #1
 8005332:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	2200      	movs	r2, #0
 800533a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005342:	2b00      	cmp	r3, #0
 8005344:	d001      	beq.n	800534a <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8005346:	2301      	movs	r3, #1
 8005348:	e000      	b.n	800534c <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800534a:	2300      	movs	r3, #0
  }
}
 800534c:	4618      	mov	r0, r3
 800534e:	3720      	adds	r7, #32
 8005350:	46bd      	mov	sp, r7
 8005352:	bd80      	pop	{r7, pc}

08005354 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005354:	b580      	push	{r7, lr}
 8005356:	b088      	sub	sp, #32
 8005358:	af00      	add	r7, sp, #0
 800535a:	60f8      	str	r0, [r7, #12]
 800535c:	60b9      	str	r1, [r7, #8]
 800535e:	603b      	str	r3, [r7, #0]
 8005360:	4613      	mov	r3, r2
 8005362:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005364:	f7fc f908 	bl	8001578 <HAL_GetTick>
 8005368:	4602      	mov	r2, r0
 800536a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800536c:	1a9b      	subs	r3, r3, r2
 800536e:	683a      	ldr	r2, [r7, #0]
 8005370:	4413      	add	r3, r2
 8005372:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005374:	f7fc f900 	bl	8001578 <HAL_GetTick>
 8005378:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800537a:	4b39      	ldr	r3, [pc, #228]	@ (8005460 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	015b      	lsls	r3, r3, #5
 8005380:	0d1b      	lsrs	r3, r3, #20
 8005382:	69fa      	ldr	r2, [r7, #28]
 8005384:	fb02 f303 	mul.w	r3, r2, r3
 8005388:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800538a:	e054      	b.n	8005436 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005392:	d050      	beq.n	8005436 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005394:	f7fc f8f0 	bl	8001578 <HAL_GetTick>
 8005398:	4602      	mov	r2, r0
 800539a:	69bb      	ldr	r3, [r7, #24]
 800539c:	1ad3      	subs	r3, r2, r3
 800539e:	69fa      	ldr	r2, [r7, #28]
 80053a0:	429a      	cmp	r2, r3
 80053a2:	d902      	bls.n	80053aa <SPI_WaitFlagStateUntilTimeout+0x56>
 80053a4:	69fb      	ldr	r3, [r7, #28]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d13d      	bne.n	8005426 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	685a      	ldr	r2, [r3, #4]
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80053b8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	685b      	ldr	r3, [r3, #4]
 80053be:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80053c2:	d111      	bne.n	80053e8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	689b      	ldr	r3, [r3, #8]
 80053c8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80053cc:	d004      	beq.n	80053d8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	689b      	ldr	r3, [r3, #8]
 80053d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053d6:	d107      	bne.n	80053e8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	681a      	ldr	r2, [r3, #0]
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80053e6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80053f0:	d10f      	bne.n	8005412 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	681a      	ldr	r2, [r3, #0]
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005400:	601a      	str	r2, [r3, #0]
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	681a      	ldr	r2, [r3, #0]
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005410:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	2201      	movs	r2, #1
 8005416:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	2200      	movs	r2, #0
 800541e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005422:	2303      	movs	r3, #3
 8005424:	e017      	b.n	8005456 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005426:	697b      	ldr	r3, [r7, #20]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d101      	bne.n	8005430 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800542c:	2300      	movs	r3, #0
 800542e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005430:	697b      	ldr	r3, [r7, #20]
 8005432:	3b01      	subs	r3, #1
 8005434:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	689a      	ldr	r2, [r3, #8]
 800543c:	68bb      	ldr	r3, [r7, #8]
 800543e:	4013      	ands	r3, r2
 8005440:	68ba      	ldr	r2, [r7, #8]
 8005442:	429a      	cmp	r2, r3
 8005444:	bf0c      	ite	eq
 8005446:	2301      	moveq	r3, #1
 8005448:	2300      	movne	r3, #0
 800544a:	b2db      	uxtb	r3, r3
 800544c:	461a      	mov	r2, r3
 800544e:	79fb      	ldrb	r3, [r7, #7]
 8005450:	429a      	cmp	r2, r3
 8005452:	d19b      	bne.n	800538c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005454:	2300      	movs	r3, #0
}
 8005456:	4618      	mov	r0, r3
 8005458:	3720      	adds	r7, #32
 800545a:	46bd      	mov	sp, r7
 800545c:	bd80      	pop	{r7, pc}
 800545e:	bf00      	nop
 8005460:	20000000 	.word	0x20000000

08005464 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005464:	b580      	push	{r7, lr}
 8005466:	b08a      	sub	sp, #40	@ 0x28
 8005468:	af00      	add	r7, sp, #0
 800546a:	60f8      	str	r0, [r7, #12]
 800546c:	60b9      	str	r1, [r7, #8]
 800546e:	607a      	str	r2, [r7, #4]
 8005470:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005472:	2300      	movs	r3, #0
 8005474:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005476:	f7fc f87f 	bl	8001578 <HAL_GetTick>
 800547a:	4602      	mov	r2, r0
 800547c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800547e:	1a9b      	subs	r3, r3, r2
 8005480:	683a      	ldr	r2, [r7, #0]
 8005482:	4413      	add	r3, r2
 8005484:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8005486:	f7fc f877 	bl	8001578 <HAL_GetTick>
 800548a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	330c      	adds	r3, #12
 8005492:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005494:	4b3d      	ldr	r3, [pc, #244]	@ (800558c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005496:	681a      	ldr	r2, [r3, #0]
 8005498:	4613      	mov	r3, r2
 800549a:	009b      	lsls	r3, r3, #2
 800549c:	4413      	add	r3, r2
 800549e:	00da      	lsls	r2, r3, #3
 80054a0:	1ad3      	subs	r3, r2, r3
 80054a2:	0d1b      	lsrs	r3, r3, #20
 80054a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054a6:	fb02 f303 	mul.w	r3, r2, r3
 80054aa:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80054ac:	e060      	b.n	8005570 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80054ae:	68bb      	ldr	r3, [r7, #8]
 80054b0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80054b4:	d107      	bne.n	80054c6 <SPI_WaitFifoStateUntilTimeout+0x62>
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d104      	bne.n	80054c6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80054bc:	69fb      	ldr	r3, [r7, #28]
 80054be:	781b      	ldrb	r3, [r3, #0]
 80054c0:	b2db      	uxtb	r3, r3
 80054c2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80054c4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054cc:	d050      	beq.n	8005570 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80054ce:	f7fc f853 	bl	8001578 <HAL_GetTick>
 80054d2:	4602      	mov	r2, r0
 80054d4:	6a3b      	ldr	r3, [r7, #32]
 80054d6:	1ad3      	subs	r3, r2, r3
 80054d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054da:	429a      	cmp	r2, r3
 80054dc:	d902      	bls.n	80054e4 <SPI_WaitFifoStateUntilTimeout+0x80>
 80054de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d13d      	bne.n	8005560 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	685a      	ldr	r2, [r3, #4]
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80054f2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	685b      	ldr	r3, [r3, #4]
 80054f8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80054fc:	d111      	bne.n	8005522 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	689b      	ldr	r3, [r3, #8]
 8005502:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005506:	d004      	beq.n	8005512 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	689b      	ldr	r3, [r3, #8]
 800550c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005510:	d107      	bne.n	8005522 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	681a      	ldr	r2, [r3, #0]
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005520:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005526:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800552a:	d10f      	bne.n	800554c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	681a      	ldr	r2, [r3, #0]
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800553a:	601a      	str	r2, [r3, #0]
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	681a      	ldr	r2, [r3, #0]
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800554a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	2201      	movs	r2, #1
 8005550:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	2200      	movs	r2, #0
 8005558:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800555c:	2303      	movs	r3, #3
 800555e:	e010      	b.n	8005582 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005560:	69bb      	ldr	r3, [r7, #24]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d101      	bne.n	800556a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8005566:	2300      	movs	r3, #0
 8005568:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800556a:	69bb      	ldr	r3, [r7, #24]
 800556c:	3b01      	subs	r3, #1
 800556e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	689a      	ldr	r2, [r3, #8]
 8005576:	68bb      	ldr	r3, [r7, #8]
 8005578:	4013      	ands	r3, r2
 800557a:	687a      	ldr	r2, [r7, #4]
 800557c:	429a      	cmp	r2, r3
 800557e:	d196      	bne.n	80054ae <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005580:	2300      	movs	r3, #0
}
 8005582:	4618      	mov	r0, r3
 8005584:	3728      	adds	r7, #40	@ 0x28
 8005586:	46bd      	mov	sp, r7
 8005588:	bd80      	pop	{r7, pc}
 800558a:	bf00      	nop
 800558c:	20000000 	.word	0x20000000

08005590 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005590:	b580      	push	{r7, lr}
 8005592:	b086      	sub	sp, #24
 8005594:	af02      	add	r7, sp, #8
 8005596:	60f8      	str	r0, [r7, #12]
 8005598:	60b9      	str	r1, [r7, #8]
 800559a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	9300      	str	r3, [sp, #0]
 80055a0:	68bb      	ldr	r3, [r7, #8]
 80055a2:	2200      	movs	r2, #0
 80055a4:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80055a8:	68f8      	ldr	r0, [r7, #12]
 80055aa:	f7ff ff5b 	bl	8005464 <SPI_WaitFifoStateUntilTimeout>
 80055ae:	4603      	mov	r3, r0
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d007      	beq.n	80055c4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80055b8:	f043 0220 	orr.w	r2, r3, #32
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80055c0:	2303      	movs	r3, #3
 80055c2:	e027      	b.n	8005614 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	9300      	str	r3, [sp, #0]
 80055c8:	68bb      	ldr	r3, [r7, #8]
 80055ca:	2200      	movs	r2, #0
 80055cc:	2180      	movs	r1, #128	@ 0x80
 80055ce:	68f8      	ldr	r0, [r7, #12]
 80055d0:	f7ff fec0 	bl	8005354 <SPI_WaitFlagStateUntilTimeout>
 80055d4:	4603      	mov	r3, r0
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d007      	beq.n	80055ea <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80055de:	f043 0220 	orr.w	r2, r3, #32
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80055e6:	2303      	movs	r3, #3
 80055e8:	e014      	b.n	8005614 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	9300      	str	r3, [sp, #0]
 80055ee:	68bb      	ldr	r3, [r7, #8]
 80055f0:	2200      	movs	r2, #0
 80055f2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80055f6:	68f8      	ldr	r0, [r7, #12]
 80055f8:	f7ff ff34 	bl	8005464 <SPI_WaitFifoStateUntilTimeout>
 80055fc:	4603      	mov	r3, r0
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d007      	beq.n	8005612 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005606:	f043 0220 	orr.w	r2, r3, #32
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800560e:	2303      	movs	r3, #3
 8005610:	e000      	b.n	8005614 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005612:	2300      	movs	r3, #0
}
 8005614:	4618      	mov	r0, r3
 8005616:	3710      	adds	r7, #16
 8005618:	46bd      	mov	sp, r7
 800561a:	bd80      	pop	{r7, pc}

0800561c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800561c:	b580      	push	{r7, lr}
 800561e:	b082      	sub	sp, #8
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2b00      	cmp	r3, #0
 8005628:	d101      	bne.n	800562e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800562a:	2301      	movs	r3, #1
 800562c:	e049      	b.n	80056c2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005634:	b2db      	uxtb	r3, r3
 8005636:	2b00      	cmp	r3, #0
 8005638:	d106      	bne.n	8005648 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	2200      	movs	r2, #0
 800563e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005642:	6878      	ldr	r0, [r7, #4]
 8005644:	f000 f841 	bl	80056ca <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2202      	movs	r2, #2
 800564c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681a      	ldr	r2, [r3, #0]
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	3304      	adds	r3, #4
 8005658:	4619      	mov	r1, r3
 800565a:	4610      	mov	r0, r2
 800565c:	f000 f9e0 	bl	8005a20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2201      	movs	r2, #1
 8005664:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2201      	movs	r2, #1
 800566c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2201      	movs	r2, #1
 8005674:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2201      	movs	r2, #1
 800567c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2201      	movs	r2, #1
 8005684:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2201      	movs	r2, #1
 800568c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2201      	movs	r2, #1
 8005694:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2201      	movs	r2, #1
 800569c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2201      	movs	r2, #1
 80056a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2201      	movs	r2, #1
 80056ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2201      	movs	r2, #1
 80056b4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2201      	movs	r2, #1
 80056bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80056c0:	2300      	movs	r3, #0
}
 80056c2:	4618      	mov	r0, r3
 80056c4:	3708      	adds	r7, #8
 80056c6:	46bd      	mov	sp, r7
 80056c8:	bd80      	pop	{r7, pc}

080056ca <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80056ca:	b480      	push	{r7}
 80056cc:	b083      	sub	sp, #12
 80056ce:	af00      	add	r7, sp, #0
 80056d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80056d2:	bf00      	nop
 80056d4:	370c      	adds	r7, #12
 80056d6:	46bd      	mov	sp, r7
 80056d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056dc:	4770      	bx	lr
	...

080056e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80056e0:	b480      	push	{r7}
 80056e2:	b085      	sub	sp, #20
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056ee:	b2db      	uxtb	r3, r3
 80056f0:	2b01      	cmp	r3, #1
 80056f2:	d001      	beq.n	80056f8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80056f4:	2301      	movs	r3, #1
 80056f6:	e04f      	b.n	8005798 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2202      	movs	r2, #2
 80056fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	68da      	ldr	r2, [r3, #12]
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f042 0201 	orr.w	r2, r2, #1
 800570e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	4a23      	ldr	r2, [pc, #140]	@ (80057a4 <HAL_TIM_Base_Start_IT+0xc4>)
 8005716:	4293      	cmp	r3, r2
 8005718:	d01d      	beq.n	8005756 <HAL_TIM_Base_Start_IT+0x76>
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005722:	d018      	beq.n	8005756 <HAL_TIM_Base_Start_IT+0x76>
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	4a1f      	ldr	r2, [pc, #124]	@ (80057a8 <HAL_TIM_Base_Start_IT+0xc8>)
 800572a:	4293      	cmp	r3, r2
 800572c:	d013      	beq.n	8005756 <HAL_TIM_Base_Start_IT+0x76>
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	4a1e      	ldr	r2, [pc, #120]	@ (80057ac <HAL_TIM_Base_Start_IT+0xcc>)
 8005734:	4293      	cmp	r3, r2
 8005736:	d00e      	beq.n	8005756 <HAL_TIM_Base_Start_IT+0x76>
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	4a1c      	ldr	r2, [pc, #112]	@ (80057b0 <HAL_TIM_Base_Start_IT+0xd0>)
 800573e:	4293      	cmp	r3, r2
 8005740:	d009      	beq.n	8005756 <HAL_TIM_Base_Start_IT+0x76>
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	4a1b      	ldr	r2, [pc, #108]	@ (80057b4 <HAL_TIM_Base_Start_IT+0xd4>)
 8005748:	4293      	cmp	r3, r2
 800574a:	d004      	beq.n	8005756 <HAL_TIM_Base_Start_IT+0x76>
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	4a19      	ldr	r2, [pc, #100]	@ (80057b8 <HAL_TIM_Base_Start_IT+0xd8>)
 8005752:	4293      	cmp	r3, r2
 8005754:	d115      	bne.n	8005782 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	689a      	ldr	r2, [r3, #8]
 800575c:	4b17      	ldr	r3, [pc, #92]	@ (80057bc <HAL_TIM_Base_Start_IT+0xdc>)
 800575e:	4013      	ands	r3, r2
 8005760:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	2b06      	cmp	r3, #6
 8005766:	d015      	beq.n	8005794 <HAL_TIM_Base_Start_IT+0xb4>
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800576e:	d011      	beq.n	8005794 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	681a      	ldr	r2, [r3, #0]
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f042 0201 	orr.w	r2, r2, #1
 800577e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005780:	e008      	b.n	8005794 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	681a      	ldr	r2, [r3, #0]
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f042 0201 	orr.w	r2, r2, #1
 8005790:	601a      	str	r2, [r3, #0]
 8005792:	e000      	b.n	8005796 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005794:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005796:	2300      	movs	r3, #0
}
 8005798:	4618      	mov	r0, r3
 800579a:	3714      	adds	r7, #20
 800579c:	46bd      	mov	sp, r7
 800579e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a2:	4770      	bx	lr
 80057a4:	40012c00 	.word	0x40012c00
 80057a8:	40000400 	.word	0x40000400
 80057ac:	40000800 	.word	0x40000800
 80057b0:	40000c00 	.word	0x40000c00
 80057b4:	40013400 	.word	0x40013400
 80057b8:	40014000 	.word	0x40014000
 80057bc:	00010007 	.word	0x00010007

080057c0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	b084      	sub	sp, #16
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	68db      	ldr	r3, [r3, #12]
 80057ce:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	691b      	ldr	r3, [r3, #16]
 80057d6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80057d8:	68bb      	ldr	r3, [r7, #8]
 80057da:	f003 0302 	and.w	r3, r3, #2
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d020      	beq.n	8005824 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	f003 0302 	and.w	r3, r3, #2
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d01b      	beq.n	8005824 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f06f 0202 	mvn.w	r2, #2
 80057f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2201      	movs	r2, #1
 80057fa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	699b      	ldr	r3, [r3, #24]
 8005802:	f003 0303 	and.w	r3, r3, #3
 8005806:	2b00      	cmp	r3, #0
 8005808:	d003      	beq.n	8005812 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800580a:	6878      	ldr	r0, [r7, #4]
 800580c:	f000 f8e9 	bl	80059e2 <HAL_TIM_IC_CaptureCallback>
 8005810:	e005      	b.n	800581e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005812:	6878      	ldr	r0, [r7, #4]
 8005814:	f000 f8db 	bl	80059ce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005818:	6878      	ldr	r0, [r7, #4]
 800581a:	f000 f8ec 	bl	80059f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2200      	movs	r2, #0
 8005822:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005824:	68bb      	ldr	r3, [r7, #8]
 8005826:	f003 0304 	and.w	r3, r3, #4
 800582a:	2b00      	cmp	r3, #0
 800582c:	d020      	beq.n	8005870 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	f003 0304 	and.w	r3, r3, #4
 8005834:	2b00      	cmp	r3, #0
 8005836:	d01b      	beq.n	8005870 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f06f 0204 	mvn.w	r2, #4
 8005840:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	2202      	movs	r2, #2
 8005846:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	699b      	ldr	r3, [r3, #24]
 800584e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005852:	2b00      	cmp	r3, #0
 8005854:	d003      	beq.n	800585e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005856:	6878      	ldr	r0, [r7, #4]
 8005858:	f000 f8c3 	bl	80059e2 <HAL_TIM_IC_CaptureCallback>
 800585c:	e005      	b.n	800586a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800585e:	6878      	ldr	r0, [r7, #4]
 8005860:	f000 f8b5 	bl	80059ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005864:	6878      	ldr	r0, [r7, #4]
 8005866:	f000 f8c6 	bl	80059f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2200      	movs	r2, #0
 800586e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005870:	68bb      	ldr	r3, [r7, #8]
 8005872:	f003 0308 	and.w	r3, r3, #8
 8005876:	2b00      	cmp	r3, #0
 8005878:	d020      	beq.n	80058bc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	f003 0308 	and.w	r3, r3, #8
 8005880:	2b00      	cmp	r3, #0
 8005882:	d01b      	beq.n	80058bc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f06f 0208 	mvn.w	r2, #8
 800588c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	2204      	movs	r2, #4
 8005892:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	69db      	ldr	r3, [r3, #28]
 800589a:	f003 0303 	and.w	r3, r3, #3
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d003      	beq.n	80058aa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80058a2:	6878      	ldr	r0, [r7, #4]
 80058a4:	f000 f89d 	bl	80059e2 <HAL_TIM_IC_CaptureCallback>
 80058a8:	e005      	b.n	80058b6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058aa:	6878      	ldr	r0, [r7, #4]
 80058ac:	f000 f88f 	bl	80059ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058b0:	6878      	ldr	r0, [r7, #4]
 80058b2:	f000 f8a0 	bl	80059f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	2200      	movs	r2, #0
 80058ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	f003 0310 	and.w	r3, r3, #16
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d020      	beq.n	8005908 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	f003 0310 	and.w	r3, r3, #16
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d01b      	beq.n	8005908 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f06f 0210 	mvn.w	r2, #16
 80058d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2208      	movs	r2, #8
 80058de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	69db      	ldr	r3, [r3, #28]
 80058e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d003      	beq.n	80058f6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80058ee:	6878      	ldr	r0, [r7, #4]
 80058f0:	f000 f877 	bl	80059e2 <HAL_TIM_IC_CaptureCallback>
 80058f4:	e005      	b.n	8005902 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058f6:	6878      	ldr	r0, [r7, #4]
 80058f8:	f000 f869 	bl	80059ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058fc:	6878      	ldr	r0, [r7, #4]
 80058fe:	f000 f87a 	bl	80059f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	2200      	movs	r2, #0
 8005906:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005908:	68bb      	ldr	r3, [r7, #8]
 800590a:	f003 0301 	and.w	r3, r3, #1
 800590e:	2b00      	cmp	r3, #0
 8005910:	d00c      	beq.n	800592c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	f003 0301 	and.w	r3, r3, #1
 8005918:	2b00      	cmp	r3, #0
 800591a:	d007      	beq.n	800592c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f06f 0201 	mvn.w	r2, #1
 8005924:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005926:	6878      	ldr	r0, [r7, #4]
 8005928:	f7fb f99a 	bl	8000c60 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800592c:	68bb      	ldr	r3, [r7, #8]
 800592e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005932:	2b00      	cmp	r3, #0
 8005934:	d104      	bne.n	8005940 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005936:	68bb      	ldr	r3, [r7, #8]
 8005938:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800593c:	2b00      	cmp	r3, #0
 800593e:	d00c      	beq.n	800595a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005946:	2b00      	cmp	r3, #0
 8005948:	d007      	beq.n	800595a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005952:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005954:	6878      	ldr	r0, [r7, #4]
 8005956:	f000 f913 	bl	8005b80 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800595a:	68bb      	ldr	r3, [r7, #8]
 800595c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005960:	2b00      	cmp	r3, #0
 8005962:	d00c      	beq.n	800597e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800596a:	2b00      	cmp	r3, #0
 800596c:	d007      	beq.n	800597e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005976:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005978:	6878      	ldr	r0, [r7, #4]
 800597a:	f000 f90b 	bl	8005b94 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800597e:	68bb      	ldr	r3, [r7, #8]
 8005980:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005984:	2b00      	cmp	r3, #0
 8005986:	d00c      	beq.n	80059a2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800598e:	2b00      	cmp	r3, #0
 8005990:	d007      	beq.n	80059a2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800599a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800599c:	6878      	ldr	r0, [r7, #4]
 800599e:	f000 f834 	bl	8005a0a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80059a2:	68bb      	ldr	r3, [r7, #8]
 80059a4:	f003 0320 	and.w	r3, r3, #32
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d00c      	beq.n	80059c6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	f003 0320 	and.w	r3, r3, #32
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d007      	beq.n	80059c6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f06f 0220 	mvn.w	r2, #32
 80059be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80059c0:	6878      	ldr	r0, [r7, #4]
 80059c2:	f000 f8d3 	bl	8005b6c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80059c6:	bf00      	nop
 80059c8:	3710      	adds	r7, #16
 80059ca:	46bd      	mov	sp, r7
 80059cc:	bd80      	pop	{r7, pc}

080059ce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80059ce:	b480      	push	{r7}
 80059d0:	b083      	sub	sp, #12
 80059d2:	af00      	add	r7, sp, #0
 80059d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80059d6:	bf00      	nop
 80059d8:	370c      	adds	r7, #12
 80059da:	46bd      	mov	sp, r7
 80059dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e0:	4770      	bx	lr

080059e2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80059e2:	b480      	push	{r7}
 80059e4:	b083      	sub	sp, #12
 80059e6:	af00      	add	r7, sp, #0
 80059e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80059ea:	bf00      	nop
 80059ec:	370c      	adds	r7, #12
 80059ee:	46bd      	mov	sp, r7
 80059f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f4:	4770      	bx	lr

080059f6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80059f6:	b480      	push	{r7}
 80059f8:	b083      	sub	sp, #12
 80059fa:	af00      	add	r7, sp, #0
 80059fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80059fe:	bf00      	nop
 8005a00:	370c      	adds	r7, #12
 8005a02:	46bd      	mov	sp, r7
 8005a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a08:	4770      	bx	lr

08005a0a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005a0a:	b480      	push	{r7}
 8005a0c:	b083      	sub	sp, #12
 8005a0e:	af00      	add	r7, sp, #0
 8005a10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005a12:	bf00      	nop
 8005a14:	370c      	adds	r7, #12
 8005a16:	46bd      	mov	sp, r7
 8005a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1c:	4770      	bx	lr
	...

08005a20 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005a20:	b480      	push	{r7}
 8005a22:	b085      	sub	sp, #20
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]
 8005a28:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	4a46      	ldr	r2, [pc, #280]	@ (8005b4c <TIM_Base_SetConfig+0x12c>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d013      	beq.n	8005a60 <TIM_Base_SetConfig+0x40>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a3e:	d00f      	beq.n	8005a60 <TIM_Base_SetConfig+0x40>
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	4a43      	ldr	r2, [pc, #268]	@ (8005b50 <TIM_Base_SetConfig+0x130>)
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d00b      	beq.n	8005a60 <TIM_Base_SetConfig+0x40>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	4a42      	ldr	r2, [pc, #264]	@ (8005b54 <TIM_Base_SetConfig+0x134>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d007      	beq.n	8005a60 <TIM_Base_SetConfig+0x40>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	4a41      	ldr	r2, [pc, #260]	@ (8005b58 <TIM_Base_SetConfig+0x138>)
 8005a54:	4293      	cmp	r3, r2
 8005a56:	d003      	beq.n	8005a60 <TIM_Base_SetConfig+0x40>
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	4a40      	ldr	r2, [pc, #256]	@ (8005b5c <TIM_Base_SetConfig+0x13c>)
 8005a5c:	4293      	cmp	r3, r2
 8005a5e:	d108      	bne.n	8005a72 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a66:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	685b      	ldr	r3, [r3, #4]
 8005a6c:	68fa      	ldr	r2, [r7, #12]
 8005a6e:	4313      	orrs	r3, r2
 8005a70:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	4a35      	ldr	r2, [pc, #212]	@ (8005b4c <TIM_Base_SetConfig+0x12c>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d01f      	beq.n	8005aba <TIM_Base_SetConfig+0x9a>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a80:	d01b      	beq.n	8005aba <TIM_Base_SetConfig+0x9a>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	4a32      	ldr	r2, [pc, #200]	@ (8005b50 <TIM_Base_SetConfig+0x130>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d017      	beq.n	8005aba <TIM_Base_SetConfig+0x9a>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	4a31      	ldr	r2, [pc, #196]	@ (8005b54 <TIM_Base_SetConfig+0x134>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d013      	beq.n	8005aba <TIM_Base_SetConfig+0x9a>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	4a30      	ldr	r2, [pc, #192]	@ (8005b58 <TIM_Base_SetConfig+0x138>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d00f      	beq.n	8005aba <TIM_Base_SetConfig+0x9a>
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	4a2f      	ldr	r2, [pc, #188]	@ (8005b5c <TIM_Base_SetConfig+0x13c>)
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d00b      	beq.n	8005aba <TIM_Base_SetConfig+0x9a>
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	4a2e      	ldr	r2, [pc, #184]	@ (8005b60 <TIM_Base_SetConfig+0x140>)
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	d007      	beq.n	8005aba <TIM_Base_SetConfig+0x9a>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	4a2d      	ldr	r2, [pc, #180]	@ (8005b64 <TIM_Base_SetConfig+0x144>)
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d003      	beq.n	8005aba <TIM_Base_SetConfig+0x9a>
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	4a2c      	ldr	r2, [pc, #176]	@ (8005b68 <TIM_Base_SetConfig+0x148>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d108      	bne.n	8005acc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ac0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	68db      	ldr	r3, [r3, #12]
 8005ac6:	68fa      	ldr	r2, [r7, #12]
 8005ac8:	4313      	orrs	r3, r2
 8005aca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	695b      	ldr	r3, [r3, #20]
 8005ad6:	4313      	orrs	r3, r2
 8005ad8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	68fa      	ldr	r2, [r7, #12]
 8005ade:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	689a      	ldr	r2, [r3, #8]
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	681a      	ldr	r2, [r3, #0]
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	4a16      	ldr	r2, [pc, #88]	@ (8005b4c <TIM_Base_SetConfig+0x12c>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d00f      	beq.n	8005b18 <TIM_Base_SetConfig+0xf8>
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	4a18      	ldr	r2, [pc, #96]	@ (8005b5c <TIM_Base_SetConfig+0x13c>)
 8005afc:	4293      	cmp	r3, r2
 8005afe:	d00b      	beq.n	8005b18 <TIM_Base_SetConfig+0xf8>
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	4a17      	ldr	r2, [pc, #92]	@ (8005b60 <TIM_Base_SetConfig+0x140>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d007      	beq.n	8005b18 <TIM_Base_SetConfig+0xf8>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	4a16      	ldr	r2, [pc, #88]	@ (8005b64 <TIM_Base_SetConfig+0x144>)
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	d003      	beq.n	8005b18 <TIM_Base_SetConfig+0xf8>
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	4a15      	ldr	r2, [pc, #84]	@ (8005b68 <TIM_Base_SetConfig+0x148>)
 8005b14:	4293      	cmp	r3, r2
 8005b16:	d103      	bne.n	8005b20 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	691a      	ldr	r2, [r3, #16]
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2201      	movs	r2, #1
 8005b24:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	691b      	ldr	r3, [r3, #16]
 8005b2a:	f003 0301 	and.w	r3, r3, #1
 8005b2e:	2b01      	cmp	r3, #1
 8005b30:	d105      	bne.n	8005b3e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	691b      	ldr	r3, [r3, #16]
 8005b36:	f023 0201 	bic.w	r2, r3, #1
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	611a      	str	r2, [r3, #16]
  }
}
 8005b3e:	bf00      	nop
 8005b40:	3714      	adds	r7, #20
 8005b42:	46bd      	mov	sp, r7
 8005b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b48:	4770      	bx	lr
 8005b4a:	bf00      	nop
 8005b4c:	40012c00 	.word	0x40012c00
 8005b50:	40000400 	.word	0x40000400
 8005b54:	40000800 	.word	0x40000800
 8005b58:	40000c00 	.word	0x40000c00
 8005b5c:	40013400 	.word	0x40013400
 8005b60:	40014000 	.word	0x40014000
 8005b64:	40014400 	.word	0x40014400
 8005b68:	40014800 	.word	0x40014800

08005b6c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005b6c:	b480      	push	{r7}
 8005b6e:	b083      	sub	sp, #12
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005b74:	bf00      	nop
 8005b76:	370c      	adds	r7, #12
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7e:	4770      	bx	lr

08005b80 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005b80:	b480      	push	{r7}
 8005b82:	b083      	sub	sp, #12
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005b88:	bf00      	nop
 8005b8a:	370c      	adds	r7, #12
 8005b8c:	46bd      	mov	sp, r7
 8005b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b92:	4770      	bx	lr

08005b94 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005b94:	b480      	push	{r7}
 8005b96:	b083      	sub	sp, #12
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005b9c:	bf00      	nop
 8005b9e:	370c      	adds	r7, #12
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba6:	4770      	bx	lr

08005ba8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b082      	sub	sp, #8
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d101      	bne.n	8005bba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	e040      	b.n	8005c3c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d106      	bne.n	8005bd0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005bca:	6878      	ldr	r0, [r7, #4]
 8005bcc:	f7fb fc12 	bl	80013f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2224      	movs	r2, #36	@ 0x24
 8005bd4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	681a      	ldr	r2, [r3, #0]
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f022 0201 	bic.w	r2, r2, #1
 8005be4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d002      	beq.n	8005bf4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005bee:	6878      	ldr	r0, [r7, #4]
 8005bf0:	f000 ff58 	bl	8006aa4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005bf4:	6878      	ldr	r0, [r7, #4]
 8005bf6:	f000 fc9d 	bl	8006534 <UART_SetConfig>
 8005bfa:	4603      	mov	r3, r0
 8005bfc:	2b01      	cmp	r3, #1
 8005bfe:	d101      	bne.n	8005c04 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005c00:	2301      	movs	r3, #1
 8005c02:	e01b      	b.n	8005c3c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	685a      	ldr	r2, [r3, #4]
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005c12:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	689a      	ldr	r2, [r3, #8]
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005c22:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	681a      	ldr	r2, [r3, #0]
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f042 0201 	orr.w	r2, r2, #1
 8005c32:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005c34:	6878      	ldr	r0, [r7, #4]
 8005c36:	f000 ffd7 	bl	8006be8 <UART_CheckIdleState>
 8005c3a:	4603      	mov	r3, r0
}
 8005c3c:	4618      	mov	r0, r3
 8005c3e:	3708      	adds	r7, #8
 8005c40:	46bd      	mov	sp, r7
 8005c42:	bd80      	pop	{r7, pc}

08005c44 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c44:	b580      	push	{r7, lr}
 8005c46:	b08a      	sub	sp, #40	@ 0x28
 8005c48:	af02      	add	r7, sp, #8
 8005c4a:	60f8      	str	r0, [r7, #12]
 8005c4c:	60b9      	str	r1, [r7, #8]
 8005c4e:	603b      	str	r3, [r7, #0]
 8005c50:	4613      	mov	r3, r2
 8005c52:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005c58:	2b20      	cmp	r3, #32
 8005c5a:	d177      	bne.n	8005d4c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c5c:	68bb      	ldr	r3, [r7, #8]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d002      	beq.n	8005c68 <HAL_UART_Transmit+0x24>
 8005c62:	88fb      	ldrh	r3, [r7, #6]
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d101      	bne.n	8005c6c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005c68:	2301      	movs	r3, #1
 8005c6a:	e070      	b.n	8005d4e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	2200      	movs	r2, #0
 8005c70:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	2221      	movs	r2, #33	@ 0x21
 8005c78:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005c7a:	f7fb fc7d 	bl	8001578 <HAL_GetTick>
 8005c7e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	88fa      	ldrh	r2, [r7, #6]
 8005c84:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	88fa      	ldrh	r2, [r7, #6]
 8005c8c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	689b      	ldr	r3, [r3, #8]
 8005c94:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c98:	d108      	bne.n	8005cac <HAL_UART_Transmit+0x68>
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	691b      	ldr	r3, [r3, #16]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d104      	bne.n	8005cac <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005ca6:	68bb      	ldr	r3, [r7, #8]
 8005ca8:	61bb      	str	r3, [r7, #24]
 8005caa:	e003      	b.n	8005cb4 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005cac:	68bb      	ldr	r3, [r7, #8]
 8005cae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005cb0:	2300      	movs	r3, #0
 8005cb2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005cb4:	e02f      	b.n	8005d16 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	9300      	str	r3, [sp, #0]
 8005cba:	697b      	ldr	r3, [r7, #20]
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	2180      	movs	r1, #128	@ 0x80
 8005cc0:	68f8      	ldr	r0, [r7, #12]
 8005cc2:	f001 f839 	bl	8006d38 <UART_WaitOnFlagUntilTimeout>
 8005cc6:	4603      	mov	r3, r0
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d004      	beq.n	8005cd6 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	2220      	movs	r2, #32
 8005cd0:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005cd2:	2303      	movs	r3, #3
 8005cd4:	e03b      	b.n	8005d4e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8005cd6:	69fb      	ldr	r3, [r7, #28]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d10b      	bne.n	8005cf4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005cdc:	69bb      	ldr	r3, [r7, #24]
 8005cde:	881a      	ldrh	r2, [r3, #0]
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005ce8:	b292      	uxth	r2, r2
 8005cea:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005cec:	69bb      	ldr	r3, [r7, #24]
 8005cee:	3302      	adds	r3, #2
 8005cf0:	61bb      	str	r3, [r7, #24]
 8005cf2:	e007      	b.n	8005d04 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005cf4:	69fb      	ldr	r3, [r7, #28]
 8005cf6:	781a      	ldrb	r2, [r3, #0]
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005cfe:	69fb      	ldr	r3, [r7, #28]
 8005d00:	3301      	adds	r3, #1
 8005d02:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005d0a:	b29b      	uxth	r3, r3
 8005d0c:	3b01      	subs	r3, #1
 8005d0e:	b29a      	uxth	r2, r3
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005d1c:	b29b      	uxth	r3, r3
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d1c9      	bne.n	8005cb6 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	9300      	str	r3, [sp, #0]
 8005d26:	697b      	ldr	r3, [r7, #20]
 8005d28:	2200      	movs	r2, #0
 8005d2a:	2140      	movs	r1, #64	@ 0x40
 8005d2c:	68f8      	ldr	r0, [r7, #12]
 8005d2e:	f001 f803 	bl	8006d38 <UART_WaitOnFlagUntilTimeout>
 8005d32:	4603      	mov	r3, r0
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d004      	beq.n	8005d42 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	2220      	movs	r2, #32
 8005d3c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8005d3e:	2303      	movs	r3, #3
 8005d40:	e005      	b.n	8005d4e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	2220      	movs	r2, #32
 8005d46:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005d48:	2300      	movs	r3, #0
 8005d4a:	e000      	b.n	8005d4e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8005d4c:	2302      	movs	r3, #2
  }
}
 8005d4e:	4618      	mov	r0, r3
 8005d50:	3720      	adds	r7, #32
 8005d52:	46bd      	mov	sp, r7
 8005d54:	bd80      	pop	{r7, pc}

08005d56 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d56:	b580      	push	{r7, lr}
 8005d58:	b08a      	sub	sp, #40	@ 0x28
 8005d5a:	af02      	add	r7, sp, #8
 8005d5c:	60f8      	str	r0, [r7, #12]
 8005d5e:	60b9      	str	r1, [r7, #8]
 8005d60:	603b      	str	r3, [r7, #0]
 8005d62:	4613      	mov	r3, r2
 8005d64:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d6c:	2b20      	cmp	r3, #32
 8005d6e:	f040 80b6 	bne.w	8005ede <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d72:	68bb      	ldr	r3, [r7, #8]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d002      	beq.n	8005d7e <HAL_UART_Receive+0x28>
 8005d78:	88fb      	ldrh	r3, [r7, #6]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d101      	bne.n	8005d82 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8005d7e:	2301      	movs	r3, #1
 8005d80:	e0ae      	b.n	8005ee0 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	2200      	movs	r2, #0
 8005d86:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	2222      	movs	r2, #34	@ 0x22
 8005d8e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	2200      	movs	r2, #0
 8005d96:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005d98:	f7fb fbee 	bl	8001578 <HAL_GetTick>
 8005d9c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	88fa      	ldrh	r2, [r7, #6]
 8005da2:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	88fa      	ldrh	r2, [r7, #6]
 8005daa:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	689b      	ldr	r3, [r3, #8]
 8005db2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005db6:	d10e      	bne.n	8005dd6 <HAL_UART_Receive+0x80>
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	691b      	ldr	r3, [r3, #16]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d105      	bne.n	8005dcc <HAL_UART_Receive+0x76>
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8005dc6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005dca:	e02d      	b.n	8005e28 <HAL_UART_Receive+0xd2>
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	22ff      	movs	r2, #255	@ 0xff
 8005dd0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005dd4:	e028      	b.n	8005e28 <HAL_UART_Receive+0xd2>
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	689b      	ldr	r3, [r3, #8]
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d10d      	bne.n	8005dfa <HAL_UART_Receive+0xa4>
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	691b      	ldr	r3, [r3, #16]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d104      	bne.n	8005df0 <HAL_UART_Receive+0x9a>
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	22ff      	movs	r2, #255	@ 0xff
 8005dea:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005dee:	e01b      	b.n	8005e28 <HAL_UART_Receive+0xd2>
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	227f      	movs	r2, #127	@ 0x7f
 8005df4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005df8:	e016      	b.n	8005e28 <HAL_UART_Receive+0xd2>
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	689b      	ldr	r3, [r3, #8]
 8005dfe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005e02:	d10d      	bne.n	8005e20 <HAL_UART_Receive+0xca>
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	691b      	ldr	r3, [r3, #16]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d104      	bne.n	8005e16 <HAL_UART_Receive+0xc0>
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	227f      	movs	r2, #127	@ 0x7f
 8005e10:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005e14:	e008      	b.n	8005e28 <HAL_UART_Receive+0xd2>
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	223f      	movs	r2, #63	@ 0x3f
 8005e1a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005e1e:	e003      	b.n	8005e28 <HAL_UART_Receive+0xd2>
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	2200      	movs	r2, #0
 8005e24:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005e2e:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	689b      	ldr	r3, [r3, #8]
 8005e34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e38:	d108      	bne.n	8005e4c <HAL_UART_Receive+0xf6>
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	691b      	ldr	r3, [r3, #16]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d104      	bne.n	8005e4c <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8005e42:	2300      	movs	r3, #0
 8005e44:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005e46:	68bb      	ldr	r3, [r7, #8]
 8005e48:	61bb      	str	r3, [r7, #24]
 8005e4a:	e003      	b.n	8005e54 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8005e4c:	68bb      	ldr	r3, [r7, #8]
 8005e4e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005e50:	2300      	movs	r3, #0
 8005e52:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8005e54:	e037      	b.n	8005ec6 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	9300      	str	r3, [sp, #0]
 8005e5a:	697b      	ldr	r3, [r7, #20]
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	2120      	movs	r1, #32
 8005e60:	68f8      	ldr	r0, [r7, #12]
 8005e62:	f000 ff69 	bl	8006d38 <UART_WaitOnFlagUntilTimeout>
 8005e66:	4603      	mov	r3, r0
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d005      	beq.n	8005e78 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	2220      	movs	r2, #32
 8005e70:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8005e74:	2303      	movs	r3, #3
 8005e76:	e033      	b.n	8005ee0 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8005e78:	69fb      	ldr	r3, [r7, #28]
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d10c      	bne.n	8005e98 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005e84:	b29a      	uxth	r2, r3
 8005e86:	8a7b      	ldrh	r3, [r7, #18]
 8005e88:	4013      	ands	r3, r2
 8005e8a:	b29a      	uxth	r2, r3
 8005e8c:	69bb      	ldr	r3, [r7, #24]
 8005e8e:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005e90:	69bb      	ldr	r3, [r7, #24]
 8005e92:	3302      	adds	r3, #2
 8005e94:	61bb      	str	r3, [r7, #24]
 8005e96:	e00d      	b.n	8005eb4 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005e9e:	b29b      	uxth	r3, r3
 8005ea0:	b2da      	uxtb	r2, r3
 8005ea2:	8a7b      	ldrh	r3, [r7, #18]
 8005ea4:	b2db      	uxtb	r3, r3
 8005ea6:	4013      	ands	r3, r2
 8005ea8:	b2da      	uxtb	r2, r3
 8005eaa:	69fb      	ldr	r3, [r7, #28]
 8005eac:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8005eae:	69fb      	ldr	r3, [r7, #28]
 8005eb0:	3301      	adds	r3, #1
 8005eb2:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005eba:	b29b      	uxth	r3, r3
 8005ebc:	3b01      	subs	r3, #1
 8005ebe:	b29a      	uxth	r2, r3
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005ecc:	b29b      	uxth	r3, r3
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d1c1      	bne.n	8005e56 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	2220      	movs	r2, #32
 8005ed6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8005eda:	2300      	movs	r3, #0
 8005edc:	e000      	b.n	8005ee0 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 8005ede:	2302      	movs	r3, #2
  }
}
 8005ee0:	4618      	mov	r0, r3
 8005ee2:	3720      	adds	r7, #32
 8005ee4:	46bd      	mov	sp, r7
 8005ee6:	bd80      	pop	{r7, pc}

08005ee8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b0ba      	sub	sp, #232	@ 0xe8
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	69db      	ldr	r3, [r3, #28]
 8005ef6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	689b      	ldr	r3, [r3, #8]
 8005f0a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005f0e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8005f12:	f640 030f 	movw	r3, #2063	@ 0x80f
 8005f16:	4013      	ands	r3, r2
 8005f18:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8005f1c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d115      	bne.n	8005f50 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005f24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f28:	f003 0320 	and.w	r3, r3, #32
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d00f      	beq.n	8005f50 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005f30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f34:	f003 0320 	and.w	r3, r3, #32
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d009      	beq.n	8005f50 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	f000 82ca 	beq.w	80064da <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005f4a:	6878      	ldr	r0, [r7, #4]
 8005f4c:	4798      	blx	r3
      }
      return;
 8005f4e:	e2c4      	b.n	80064da <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8005f50:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	f000 8117 	beq.w	8006188 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005f5a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005f5e:	f003 0301 	and.w	r3, r3, #1
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d106      	bne.n	8005f74 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005f66:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8005f6a:	4b85      	ldr	r3, [pc, #532]	@ (8006180 <HAL_UART_IRQHandler+0x298>)
 8005f6c:	4013      	ands	r3, r2
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	f000 810a 	beq.w	8006188 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005f74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f78:	f003 0301 	and.w	r3, r3, #1
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d011      	beq.n	8005fa4 <HAL_UART_IRQHandler+0xbc>
 8005f80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d00b      	beq.n	8005fa4 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	2201      	movs	r2, #1
 8005f92:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005f9a:	f043 0201 	orr.w	r2, r3, #1
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005fa4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005fa8:	f003 0302 	and.w	r3, r3, #2
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d011      	beq.n	8005fd4 <HAL_UART_IRQHandler+0xec>
 8005fb0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005fb4:	f003 0301 	and.w	r3, r3, #1
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d00b      	beq.n	8005fd4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	2202      	movs	r2, #2
 8005fc2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005fca:	f043 0204 	orr.w	r2, r3, #4
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005fd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005fd8:	f003 0304 	and.w	r3, r3, #4
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d011      	beq.n	8006004 <HAL_UART_IRQHandler+0x11c>
 8005fe0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005fe4:	f003 0301 	and.w	r3, r3, #1
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d00b      	beq.n	8006004 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	2204      	movs	r2, #4
 8005ff2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005ffa:	f043 0202 	orr.w	r2, r3, #2
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006004:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006008:	f003 0308 	and.w	r3, r3, #8
 800600c:	2b00      	cmp	r3, #0
 800600e:	d017      	beq.n	8006040 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006010:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006014:	f003 0320 	and.w	r3, r3, #32
 8006018:	2b00      	cmp	r3, #0
 800601a:	d105      	bne.n	8006028 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800601c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006020:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006024:	2b00      	cmp	r3, #0
 8006026:	d00b      	beq.n	8006040 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	2208      	movs	r2, #8
 800602e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006036:	f043 0208 	orr.w	r2, r3, #8
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006040:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006044:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006048:	2b00      	cmp	r3, #0
 800604a:	d012      	beq.n	8006072 <HAL_UART_IRQHandler+0x18a>
 800604c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006050:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006054:	2b00      	cmp	r3, #0
 8006056:	d00c      	beq.n	8006072 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006060:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006068:	f043 0220 	orr.w	r2, r3, #32
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006078:	2b00      	cmp	r3, #0
 800607a:	f000 8230 	beq.w	80064de <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800607e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006082:	f003 0320 	and.w	r3, r3, #32
 8006086:	2b00      	cmp	r3, #0
 8006088:	d00d      	beq.n	80060a6 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800608a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800608e:	f003 0320 	and.w	r3, r3, #32
 8006092:	2b00      	cmp	r3, #0
 8006094:	d007      	beq.n	80060a6 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800609a:	2b00      	cmp	r3, #0
 800609c:	d003      	beq.n	80060a6 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80060a2:	6878      	ldr	r0, [r7, #4]
 80060a4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80060ac:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	689b      	ldr	r3, [r3, #8]
 80060b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060ba:	2b40      	cmp	r3, #64	@ 0x40
 80060bc:	d005      	beq.n	80060ca <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80060be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80060c2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d04f      	beq.n	800616a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80060ca:	6878      	ldr	r0, [r7, #4]
 80060cc:	f000 fea1 	bl	8006e12 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	689b      	ldr	r3, [r3, #8]
 80060d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060da:	2b40      	cmp	r3, #64	@ 0x40
 80060dc:	d141      	bne.n	8006162 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	3308      	adds	r3, #8
 80060e4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80060ec:	e853 3f00 	ldrex	r3, [r3]
 80060f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80060f4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80060f8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80060fc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	3308      	adds	r3, #8
 8006106:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800610a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800610e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006112:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006116:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800611a:	e841 2300 	strex	r3, r2, [r1]
 800611e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006122:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006126:	2b00      	cmp	r3, #0
 8006128:	d1d9      	bne.n	80060de <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800612e:	2b00      	cmp	r3, #0
 8006130:	d013      	beq.n	800615a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006136:	4a13      	ldr	r2, [pc, #76]	@ (8006184 <HAL_UART_IRQHandler+0x29c>)
 8006138:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800613e:	4618      	mov	r0, r3
 8006140:	f7fb fbfe 	bl	8001940 <HAL_DMA_Abort_IT>
 8006144:	4603      	mov	r3, r0
 8006146:	2b00      	cmp	r3, #0
 8006148:	d017      	beq.n	800617a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800614e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006150:	687a      	ldr	r2, [r7, #4]
 8006152:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006154:	4610      	mov	r0, r2
 8006156:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006158:	e00f      	b.n	800617a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800615a:	6878      	ldr	r0, [r7, #4]
 800615c:	f000 f9d4 	bl	8006508 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006160:	e00b      	b.n	800617a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006162:	6878      	ldr	r0, [r7, #4]
 8006164:	f000 f9d0 	bl	8006508 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006168:	e007      	b.n	800617a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800616a:	6878      	ldr	r0, [r7, #4]
 800616c:	f000 f9cc 	bl	8006508 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2200      	movs	r2, #0
 8006174:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8006178:	e1b1      	b.n	80064de <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800617a:	bf00      	nop
    return;
 800617c:	e1af      	b.n	80064de <HAL_UART_IRQHandler+0x5f6>
 800617e:	bf00      	nop
 8006180:	04000120 	.word	0x04000120
 8006184:	08006edb 	.word	0x08006edb

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800618c:	2b01      	cmp	r3, #1
 800618e:	f040 816a 	bne.w	8006466 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006192:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006196:	f003 0310 	and.w	r3, r3, #16
 800619a:	2b00      	cmp	r3, #0
 800619c:	f000 8163 	beq.w	8006466 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80061a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80061a4:	f003 0310 	and.w	r3, r3, #16
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	f000 815c 	beq.w	8006466 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	2210      	movs	r2, #16
 80061b4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	689b      	ldr	r3, [r3, #8]
 80061bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061c0:	2b40      	cmp	r3, #64	@ 0x40
 80061c2:	f040 80d4 	bne.w	800636e <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	685b      	ldr	r3, [r3, #4]
 80061ce:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80061d2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	f000 80ad 	beq.w	8006336 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80061e2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80061e6:	429a      	cmp	r2, r3
 80061e8:	f080 80a5 	bcs.w	8006336 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80061f2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f003 0320 	and.w	r3, r3, #32
 8006202:	2b00      	cmp	r3, #0
 8006204:	f040 8086 	bne.w	8006314 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006210:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006214:	e853 3f00 	ldrex	r3, [r3]
 8006218:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800621c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006220:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006224:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	461a      	mov	r2, r3
 800622e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006232:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006236:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800623a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800623e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006242:	e841 2300 	strex	r3, r2, [r1]
 8006246:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800624a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800624e:	2b00      	cmp	r3, #0
 8006250:	d1da      	bne.n	8006208 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	3308      	adds	r3, #8
 8006258:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800625a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800625c:	e853 3f00 	ldrex	r3, [r3]
 8006260:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006262:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006264:	f023 0301 	bic.w	r3, r3, #1
 8006268:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	3308      	adds	r3, #8
 8006272:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006276:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800627a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800627c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800627e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006282:	e841 2300 	strex	r3, r2, [r1]
 8006286:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006288:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800628a:	2b00      	cmp	r3, #0
 800628c:	d1e1      	bne.n	8006252 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	3308      	adds	r3, #8
 8006294:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006296:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006298:	e853 3f00 	ldrex	r3, [r3]
 800629c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800629e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80062a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80062a4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	3308      	adds	r3, #8
 80062ae:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80062b2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80062b4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062b6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80062b8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80062ba:	e841 2300 	strex	r3, r2, [r1]
 80062be:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80062c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d1e3      	bne.n	800628e <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	2220      	movs	r2, #32
 80062ca:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	2200      	movs	r2, #0
 80062d2:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80062dc:	e853 3f00 	ldrex	r3, [r3]
 80062e0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80062e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80062e4:	f023 0310 	bic.w	r3, r3, #16
 80062e8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	461a      	mov	r2, r3
 80062f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80062f6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80062f8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062fa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80062fc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80062fe:	e841 2300 	strex	r3, r2, [r1]
 8006302:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006304:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006306:	2b00      	cmp	r3, #0
 8006308:	d1e4      	bne.n	80062d4 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800630e:	4618      	mov	r0, r3
 8006310:	f7fb fad8 	bl	80018c4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2202      	movs	r2, #2
 8006318:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006326:	b29b      	uxth	r3, r3
 8006328:	1ad3      	subs	r3, r2, r3
 800632a:	b29b      	uxth	r3, r3
 800632c:	4619      	mov	r1, r3
 800632e:	6878      	ldr	r0, [r7, #4]
 8006330:	f000 f8f4 	bl	800651c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006334:	e0d5      	b.n	80064e2 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800633c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006340:	429a      	cmp	r2, r3
 8006342:	f040 80ce 	bne.w	80064e2 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f003 0320 	and.w	r3, r3, #32
 8006352:	2b20      	cmp	r3, #32
 8006354:	f040 80c5 	bne.w	80064e2 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2202      	movs	r2, #2
 800635c:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006364:	4619      	mov	r1, r3
 8006366:	6878      	ldr	r0, [r7, #4]
 8006368:	f000 f8d8 	bl	800651c <HAL_UARTEx_RxEventCallback>
      return;
 800636c:	e0b9      	b.n	80064e2 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800637a:	b29b      	uxth	r3, r3
 800637c:	1ad3      	subs	r3, r2, r3
 800637e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006388:	b29b      	uxth	r3, r3
 800638a:	2b00      	cmp	r3, #0
 800638c:	f000 80ab 	beq.w	80064e6 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8006390:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006394:	2b00      	cmp	r3, #0
 8006396:	f000 80a6 	beq.w	80064e6 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063a2:	e853 3f00 	ldrex	r3, [r3]
 80063a6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80063a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063aa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80063ae:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	461a      	mov	r2, r3
 80063b8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80063bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80063be:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063c0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80063c2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80063c4:	e841 2300 	strex	r3, r2, [r1]
 80063c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80063ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d1e4      	bne.n	800639a <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	3308      	adds	r3, #8
 80063d6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063da:	e853 3f00 	ldrex	r3, [r3]
 80063de:	623b      	str	r3, [r7, #32]
   return(result);
 80063e0:	6a3b      	ldr	r3, [r7, #32]
 80063e2:	f023 0301 	bic.w	r3, r3, #1
 80063e6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	3308      	adds	r3, #8
 80063f0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80063f4:	633a      	str	r2, [r7, #48]	@ 0x30
 80063f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063f8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80063fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80063fc:	e841 2300 	strex	r3, r2, [r1]
 8006400:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006402:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006404:	2b00      	cmp	r3, #0
 8006406:	d1e3      	bne.n	80063d0 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2220      	movs	r2, #32
 800640c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2200      	movs	r2, #0
 8006414:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2200      	movs	r2, #0
 800641a:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006422:	693b      	ldr	r3, [r7, #16]
 8006424:	e853 3f00 	ldrex	r3, [r3]
 8006428:	60fb      	str	r3, [r7, #12]
   return(result);
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	f023 0310 	bic.w	r3, r3, #16
 8006430:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	461a      	mov	r2, r3
 800643a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800643e:	61fb      	str	r3, [r7, #28]
 8006440:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006442:	69b9      	ldr	r1, [r7, #24]
 8006444:	69fa      	ldr	r2, [r7, #28]
 8006446:	e841 2300 	strex	r3, r2, [r1]
 800644a:	617b      	str	r3, [r7, #20]
   return(result);
 800644c:	697b      	ldr	r3, [r7, #20]
 800644e:	2b00      	cmp	r3, #0
 8006450:	d1e4      	bne.n	800641c <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2202      	movs	r2, #2
 8006456:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006458:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800645c:	4619      	mov	r1, r3
 800645e:	6878      	ldr	r0, [r7, #4]
 8006460:	f000 f85c 	bl	800651c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006464:	e03f      	b.n	80064e6 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006466:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800646a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800646e:	2b00      	cmp	r3, #0
 8006470:	d00e      	beq.n	8006490 <HAL_UART_IRQHandler+0x5a8>
 8006472:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006476:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800647a:	2b00      	cmp	r3, #0
 800647c:	d008      	beq.n	8006490 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006486:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006488:	6878      	ldr	r0, [r7, #4]
 800648a:	f000 fd66 	bl	8006f5a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800648e:	e02d      	b.n	80064ec <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006490:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006494:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006498:	2b00      	cmp	r3, #0
 800649a:	d00e      	beq.n	80064ba <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800649c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80064a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d008      	beq.n	80064ba <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d01c      	beq.n	80064ea <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80064b4:	6878      	ldr	r0, [r7, #4]
 80064b6:	4798      	blx	r3
    }
    return;
 80064b8:	e017      	b.n	80064ea <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80064ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80064be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d012      	beq.n	80064ec <HAL_UART_IRQHandler+0x604>
 80064c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80064ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d00c      	beq.n	80064ec <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 80064d2:	6878      	ldr	r0, [r7, #4]
 80064d4:	f000 fd17 	bl	8006f06 <UART_EndTransmit_IT>
    return;
 80064d8:	e008      	b.n	80064ec <HAL_UART_IRQHandler+0x604>
      return;
 80064da:	bf00      	nop
 80064dc:	e006      	b.n	80064ec <HAL_UART_IRQHandler+0x604>
    return;
 80064de:	bf00      	nop
 80064e0:	e004      	b.n	80064ec <HAL_UART_IRQHandler+0x604>
      return;
 80064e2:	bf00      	nop
 80064e4:	e002      	b.n	80064ec <HAL_UART_IRQHandler+0x604>
      return;
 80064e6:	bf00      	nop
 80064e8:	e000      	b.n	80064ec <HAL_UART_IRQHandler+0x604>
    return;
 80064ea:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80064ec:	37e8      	adds	r7, #232	@ 0xe8
 80064ee:	46bd      	mov	sp, r7
 80064f0:	bd80      	pop	{r7, pc}
 80064f2:	bf00      	nop

080064f4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80064f4:	b480      	push	{r7}
 80064f6:	b083      	sub	sp, #12
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80064fc:	bf00      	nop
 80064fe:	370c      	adds	r7, #12
 8006500:	46bd      	mov	sp, r7
 8006502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006506:	4770      	bx	lr

08006508 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006508:	b480      	push	{r7}
 800650a:	b083      	sub	sp, #12
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006510:	bf00      	nop
 8006512:	370c      	adds	r7, #12
 8006514:	46bd      	mov	sp, r7
 8006516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651a:	4770      	bx	lr

0800651c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800651c:	b480      	push	{r7}
 800651e:	b083      	sub	sp, #12
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
 8006524:	460b      	mov	r3, r1
 8006526:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006528:	bf00      	nop
 800652a:	370c      	adds	r7, #12
 800652c:	46bd      	mov	sp, r7
 800652e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006532:	4770      	bx	lr

08006534 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006534:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006538:	b08a      	sub	sp, #40	@ 0x28
 800653a:	af00      	add	r7, sp, #0
 800653c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800653e:	2300      	movs	r3, #0
 8006540:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	689a      	ldr	r2, [r3, #8]
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	691b      	ldr	r3, [r3, #16]
 800654c:	431a      	orrs	r2, r3
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	695b      	ldr	r3, [r3, #20]
 8006552:	431a      	orrs	r2, r3
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	69db      	ldr	r3, [r3, #28]
 8006558:	4313      	orrs	r3, r2
 800655a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	681a      	ldr	r2, [r3, #0]
 8006562:	4ba4      	ldr	r3, [pc, #656]	@ (80067f4 <UART_SetConfig+0x2c0>)
 8006564:	4013      	ands	r3, r2
 8006566:	68fa      	ldr	r2, [r7, #12]
 8006568:	6812      	ldr	r2, [r2, #0]
 800656a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800656c:	430b      	orrs	r3, r1
 800656e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	685b      	ldr	r3, [r3, #4]
 8006576:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	68da      	ldr	r2, [r3, #12]
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	430a      	orrs	r2, r1
 8006584:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	699b      	ldr	r3, [r3, #24]
 800658a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	4a99      	ldr	r2, [pc, #612]	@ (80067f8 <UART_SetConfig+0x2c4>)
 8006592:	4293      	cmp	r3, r2
 8006594:	d004      	beq.n	80065a0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	6a1b      	ldr	r3, [r3, #32]
 800659a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800659c:	4313      	orrs	r3, r2
 800659e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	689b      	ldr	r3, [r3, #8]
 80065a6:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80065b0:	430a      	orrs	r2, r1
 80065b2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	4a90      	ldr	r2, [pc, #576]	@ (80067fc <UART_SetConfig+0x2c8>)
 80065ba:	4293      	cmp	r3, r2
 80065bc:	d126      	bne.n	800660c <UART_SetConfig+0xd8>
 80065be:	4b90      	ldr	r3, [pc, #576]	@ (8006800 <UART_SetConfig+0x2cc>)
 80065c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065c4:	f003 0303 	and.w	r3, r3, #3
 80065c8:	2b03      	cmp	r3, #3
 80065ca:	d81b      	bhi.n	8006604 <UART_SetConfig+0xd0>
 80065cc:	a201      	add	r2, pc, #4	@ (adr r2, 80065d4 <UART_SetConfig+0xa0>)
 80065ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065d2:	bf00      	nop
 80065d4:	080065e5 	.word	0x080065e5
 80065d8:	080065f5 	.word	0x080065f5
 80065dc:	080065ed 	.word	0x080065ed
 80065e0:	080065fd 	.word	0x080065fd
 80065e4:	2301      	movs	r3, #1
 80065e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80065ea:	e116      	b.n	800681a <UART_SetConfig+0x2e6>
 80065ec:	2302      	movs	r3, #2
 80065ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80065f2:	e112      	b.n	800681a <UART_SetConfig+0x2e6>
 80065f4:	2304      	movs	r3, #4
 80065f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80065fa:	e10e      	b.n	800681a <UART_SetConfig+0x2e6>
 80065fc:	2308      	movs	r3, #8
 80065fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006602:	e10a      	b.n	800681a <UART_SetConfig+0x2e6>
 8006604:	2310      	movs	r3, #16
 8006606:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800660a:	e106      	b.n	800681a <UART_SetConfig+0x2e6>
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	4a7c      	ldr	r2, [pc, #496]	@ (8006804 <UART_SetConfig+0x2d0>)
 8006612:	4293      	cmp	r3, r2
 8006614:	d138      	bne.n	8006688 <UART_SetConfig+0x154>
 8006616:	4b7a      	ldr	r3, [pc, #488]	@ (8006800 <UART_SetConfig+0x2cc>)
 8006618:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800661c:	f003 030c 	and.w	r3, r3, #12
 8006620:	2b0c      	cmp	r3, #12
 8006622:	d82d      	bhi.n	8006680 <UART_SetConfig+0x14c>
 8006624:	a201      	add	r2, pc, #4	@ (adr r2, 800662c <UART_SetConfig+0xf8>)
 8006626:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800662a:	bf00      	nop
 800662c:	08006661 	.word	0x08006661
 8006630:	08006681 	.word	0x08006681
 8006634:	08006681 	.word	0x08006681
 8006638:	08006681 	.word	0x08006681
 800663c:	08006671 	.word	0x08006671
 8006640:	08006681 	.word	0x08006681
 8006644:	08006681 	.word	0x08006681
 8006648:	08006681 	.word	0x08006681
 800664c:	08006669 	.word	0x08006669
 8006650:	08006681 	.word	0x08006681
 8006654:	08006681 	.word	0x08006681
 8006658:	08006681 	.word	0x08006681
 800665c:	08006679 	.word	0x08006679
 8006660:	2300      	movs	r3, #0
 8006662:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006666:	e0d8      	b.n	800681a <UART_SetConfig+0x2e6>
 8006668:	2302      	movs	r3, #2
 800666a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800666e:	e0d4      	b.n	800681a <UART_SetConfig+0x2e6>
 8006670:	2304      	movs	r3, #4
 8006672:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006676:	e0d0      	b.n	800681a <UART_SetConfig+0x2e6>
 8006678:	2308      	movs	r3, #8
 800667a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800667e:	e0cc      	b.n	800681a <UART_SetConfig+0x2e6>
 8006680:	2310      	movs	r3, #16
 8006682:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006686:	e0c8      	b.n	800681a <UART_SetConfig+0x2e6>
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	4a5e      	ldr	r2, [pc, #376]	@ (8006808 <UART_SetConfig+0x2d4>)
 800668e:	4293      	cmp	r3, r2
 8006690:	d125      	bne.n	80066de <UART_SetConfig+0x1aa>
 8006692:	4b5b      	ldr	r3, [pc, #364]	@ (8006800 <UART_SetConfig+0x2cc>)
 8006694:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006698:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800669c:	2b30      	cmp	r3, #48	@ 0x30
 800669e:	d016      	beq.n	80066ce <UART_SetConfig+0x19a>
 80066a0:	2b30      	cmp	r3, #48	@ 0x30
 80066a2:	d818      	bhi.n	80066d6 <UART_SetConfig+0x1a2>
 80066a4:	2b20      	cmp	r3, #32
 80066a6:	d00a      	beq.n	80066be <UART_SetConfig+0x18a>
 80066a8:	2b20      	cmp	r3, #32
 80066aa:	d814      	bhi.n	80066d6 <UART_SetConfig+0x1a2>
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d002      	beq.n	80066b6 <UART_SetConfig+0x182>
 80066b0:	2b10      	cmp	r3, #16
 80066b2:	d008      	beq.n	80066c6 <UART_SetConfig+0x192>
 80066b4:	e00f      	b.n	80066d6 <UART_SetConfig+0x1a2>
 80066b6:	2300      	movs	r3, #0
 80066b8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80066bc:	e0ad      	b.n	800681a <UART_SetConfig+0x2e6>
 80066be:	2302      	movs	r3, #2
 80066c0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80066c4:	e0a9      	b.n	800681a <UART_SetConfig+0x2e6>
 80066c6:	2304      	movs	r3, #4
 80066c8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80066cc:	e0a5      	b.n	800681a <UART_SetConfig+0x2e6>
 80066ce:	2308      	movs	r3, #8
 80066d0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80066d4:	e0a1      	b.n	800681a <UART_SetConfig+0x2e6>
 80066d6:	2310      	movs	r3, #16
 80066d8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80066dc:	e09d      	b.n	800681a <UART_SetConfig+0x2e6>
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	4a4a      	ldr	r2, [pc, #296]	@ (800680c <UART_SetConfig+0x2d8>)
 80066e4:	4293      	cmp	r3, r2
 80066e6:	d125      	bne.n	8006734 <UART_SetConfig+0x200>
 80066e8:	4b45      	ldr	r3, [pc, #276]	@ (8006800 <UART_SetConfig+0x2cc>)
 80066ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066ee:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80066f2:	2bc0      	cmp	r3, #192	@ 0xc0
 80066f4:	d016      	beq.n	8006724 <UART_SetConfig+0x1f0>
 80066f6:	2bc0      	cmp	r3, #192	@ 0xc0
 80066f8:	d818      	bhi.n	800672c <UART_SetConfig+0x1f8>
 80066fa:	2b80      	cmp	r3, #128	@ 0x80
 80066fc:	d00a      	beq.n	8006714 <UART_SetConfig+0x1e0>
 80066fe:	2b80      	cmp	r3, #128	@ 0x80
 8006700:	d814      	bhi.n	800672c <UART_SetConfig+0x1f8>
 8006702:	2b00      	cmp	r3, #0
 8006704:	d002      	beq.n	800670c <UART_SetConfig+0x1d8>
 8006706:	2b40      	cmp	r3, #64	@ 0x40
 8006708:	d008      	beq.n	800671c <UART_SetConfig+0x1e8>
 800670a:	e00f      	b.n	800672c <UART_SetConfig+0x1f8>
 800670c:	2300      	movs	r3, #0
 800670e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006712:	e082      	b.n	800681a <UART_SetConfig+0x2e6>
 8006714:	2302      	movs	r3, #2
 8006716:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800671a:	e07e      	b.n	800681a <UART_SetConfig+0x2e6>
 800671c:	2304      	movs	r3, #4
 800671e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006722:	e07a      	b.n	800681a <UART_SetConfig+0x2e6>
 8006724:	2308      	movs	r3, #8
 8006726:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800672a:	e076      	b.n	800681a <UART_SetConfig+0x2e6>
 800672c:	2310      	movs	r3, #16
 800672e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006732:	e072      	b.n	800681a <UART_SetConfig+0x2e6>
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	4a35      	ldr	r2, [pc, #212]	@ (8006810 <UART_SetConfig+0x2dc>)
 800673a:	4293      	cmp	r3, r2
 800673c:	d12a      	bne.n	8006794 <UART_SetConfig+0x260>
 800673e:	4b30      	ldr	r3, [pc, #192]	@ (8006800 <UART_SetConfig+0x2cc>)
 8006740:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006744:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006748:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800674c:	d01a      	beq.n	8006784 <UART_SetConfig+0x250>
 800674e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006752:	d81b      	bhi.n	800678c <UART_SetConfig+0x258>
 8006754:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006758:	d00c      	beq.n	8006774 <UART_SetConfig+0x240>
 800675a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800675e:	d815      	bhi.n	800678c <UART_SetConfig+0x258>
 8006760:	2b00      	cmp	r3, #0
 8006762:	d003      	beq.n	800676c <UART_SetConfig+0x238>
 8006764:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006768:	d008      	beq.n	800677c <UART_SetConfig+0x248>
 800676a:	e00f      	b.n	800678c <UART_SetConfig+0x258>
 800676c:	2300      	movs	r3, #0
 800676e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006772:	e052      	b.n	800681a <UART_SetConfig+0x2e6>
 8006774:	2302      	movs	r3, #2
 8006776:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800677a:	e04e      	b.n	800681a <UART_SetConfig+0x2e6>
 800677c:	2304      	movs	r3, #4
 800677e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006782:	e04a      	b.n	800681a <UART_SetConfig+0x2e6>
 8006784:	2308      	movs	r3, #8
 8006786:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800678a:	e046      	b.n	800681a <UART_SetConfig+0x2e6>
 800678c:	2310      	movs	r3, #16
 800678e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006792:	e042      	b.n	800681a <UART_SetConfig+0x2e6>
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	4a17      	ldr	r2, [pc, #92]	@ (80067f8 <UART_SetConfig+0x2c4>)
 800679a:	4293      	cmp	r3, r2
 800679c:	d13a      	bne.n	8006814 <UART_SetConfig+0x2e0>
 800679e:	4b18      	ldr	r3, [pc, #96]	@ (8006800 <UART_SetConfig+0x2cc>)
 80067a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067a4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80067a8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80067ac:	d01a      	beq.n	80067e4 <UART_SetConfig+0x2b0>
 80067ae:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80067b2:	d81b      	bhi.n	80067ec <UART_SetConfig+0x2b8>
 80067b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80067b8:	d00c      	beq.n	80067d4 <UART_SetConfig+0x2a0>
 80067ba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80067be:	d815      	bhi.n	80067ec <UART_SetConfig+0x2b8>
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d003      	beq.n	80067cc <UART_SetConfig+0x298>
 80067c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80067c8:	d008      	beq.n	80067dc <UART_SetConfig+0x2a8>
 80067ca:	e00f      	b.n	80067ec <UART_SetConfig+0x2b8>
 80067cc:	2300      	movs	r3, #0
 80067ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80067d2:	e022      	b.n	800681a <UART_SetConfig+0x2e6>
 80067d4:	2302      	movs	r3, #2
 80067d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80067da:	e01e      	b.n	800681a <UART_SetConfig+0x2e6>
 80067dc:	2304      	movs	r3, #4
 80067de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80067e2:	e01a      	b.n	800681a <UART_SetConfig+0x2e6>
 80067e4:	2308      	movs	r3, #8
 80067e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80067ea:	e016      	b.n	800681a <UART_SetConfig+0x2e6>
 80067ec:	2310      	movs	r3, #16
 80067ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80067f2:	e012      	b.n	800681a <UART_SetConfig+0x2e6>
 80067f4:	efff69f3 	.word	0xefff69f3
 80067f8:	40008000 	.word	0x40008000
 80067fc:	40013800 	.word	0x40013800
 8006800:	40021000 	.word	0x40021000
 8006804:	40004400 	.word	0x40004400
 8006808:	40004800 	.word	0x40004800
 800680c:	40004c00 	.word	0x40004c00
 8006810:	40005000 	.word	0x40005000
 8006814:	2310      	movs	r3, #16
 8006816:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	4a9f      	ldr	r2, [pc, #636]	@ (8006a9c <UART_SetConfig+0x568>)
 8006820:	4293      	cmp	r3, r2
 8006822:	d17a      	bne.n	800691a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006824:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006828:	2b08      	cmp	r3, #8
 800682a:	d824      	bhi.n	8006876 <UART_SetConfig+0x342>
 800682c:	a201      	add	r2, pc, #4	@ (adr r2, 8006834 <UART_SetConfig+0x300>)
 800682e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006832:	bf00      	nop
 8006834:	08006859 	.word	0x08006859
 8006838:	08006877 	.word	0x08006877
 800683c:	08006861 	.word	0x08006861
 8006840:	08006877 	.word	0x08006877
 8006844:	08006867 	.word	0x08006867
 8006848:	08006877 	.word	0x08006877
 800684c:	08006877 	.word	0x08006877
 8006850:	08006877 	.word	0x08006877
 8006854:	0800686f 	.word	0x0800686f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006858:	f7fc fa2e 	bl	8002cb8 <HAL_RCC_GetPCLK1Freq>
 800685c:	61f8      	str	r0, [r7, #28]
        break;
 800685e:	e010      	b.n	8006882 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006860:	4b8f      	ldr	r3, [pc, #572]	@ (8006aa0 <UART_SetConfig+0x56c>)
 8006862:	61fb      	str	r3, [r7, #28]
        break;
 8006864:	e00d      	b.n	8006882 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006866:	f7fc f98f 	bl	8002b88 <HAL_RCC_GetSysClockFreq>
 800686a:	61f8      	str	r0, [r7, #28]
        break;
 800686c:	e009      	b.n	8006882 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800686e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006872:	61fb      	str	r3, [r7, #28]
        break;
 8006874:	e005      	b.n	8006882 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8006876:	2300      	movs	r3, #0
 8006878:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800687a:	2301      	movs	r3, #1
 800687c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006880:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006882:	69fb      	ldr	r3, [r7, #28]
 8006884:	2b00      	cmp	r3, #0
 8006886:	f000 80fb 	beq.w	8006a80 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	685a      	ldr	r2, [r3, #4]
 800688e:	4613      	mov	r3, r2
 8006890:	005b      	lsls	r3, r3, #1
 8006892:	4413      	add	r3, r2
 8006894:	69fa      	ldr	r2, [r7, #28]
 8006896:	429a      	cmp	r2, r3
 8006898:	d305      	bcc.n	80068a6 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	685b      	ldr	r3, [r3, #4]
 800689e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80068a0:	69fa      	ldr	r2, [r7, #28]
 80068a2:	429a      	cmp	r2, r3
 80068a4:	d903      	bls.n	80068ae <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80068a6:	2301      	movs	r3, #1
 80068a8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80068ac:	e0e8      	b.n	8006a80 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80068ae:	69fb      	ldr	r3, [r7, #28]
 80068b0:	2200      	movs	r2, #0
 80068b2:	461c      	mov	r4, r3
 80068b4:	4615      	mov	r5, r2
 80068b6:	f04f 0200 	mov.w	r2, #0
 80068ba:	f04f 0300 	mov.w	r3, #0
 80068be:	022b      	lsls	r3, r5, #8
 80068c0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80068c4:	0222      	lsls	r2, r4, #8
 80068c6:	68f9      	ldr	r1, [r7, #12]
 80068c8:	6849      	ldr	r1, [r1, #4]
 80068ca:	0849      	lsrs	r1, r1, #1
 80068cc:	2000      	movs	r0, #0
 80068ce:	4688      	mov	r8, r1
 80068d0:	4681      	mov	r9, r0
 80068d2:	eb12 0a08 	adds.w	sl, r2, r8
 80068d6:	eb43 0b09 	adc.w	fp, r3, r9
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	685b      	ldr	r3, [r3, #4]
 80068de:	2200      	movs	r2, #0
 80068e0:	603b      	str	r3, [r7, #0]
 80068e2:	607a      	str	r2, [r7, #4]
 80068e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80068e8:	4650      	mov	r0, sl
 80068ea:	4659      	mov	r1, fp
 80068ec:	f7f9 fcc0 	bl	8000270 <__aeabi_uldivmod>
 80068f0:	4602      	mov	r2, r0
 80068f2:	460b      	mov	r3, r1
 80068f4:	4613      	mov	r3, r2
 80068f6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80068f8:	69bb      	ldr	r3, [r7, #24]
 80068fa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80068fe:	d308      	bcc.n	8006912 <UART_SetConfig+0x3de>
 8006900:	69bb      	ldr	r3, [r7, #24]
 8006902:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006906:	d204      	bcs.n	8006912 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	69ba      	ldr	r2, [r7, #24]
 800690e:	60da      	str	r2, [r3, #12]
 8006910:	e0b6      	b.n	8006a80 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8006912:	2301      	movs	r3, #1
 8006914:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006918:	e0b2      	b.n	8006a80 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	69db      	ldr	r3, [r3, #28]
 800691e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006922:	d15e      	bne.n	80069e2 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8006924:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006928:	2b08      	cmp	r3, #8
 800692a:	d828      	bhi.n	800697e <UART_SetConfig+0x44a>
 800692c:	a201      	add	r2, pc, #4	@ (adr r2, 8006934 <UART_SetConfig+0x400>)
 800692e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006932:	bf00      	nop
 8006934:	08006959 	.word	0x08006959
 8006938:	08006961 	.word	0x08006961
 800693c:	08006969 	.word	0x08006969
 8006940:	0800697f 	.word	0x0800697f
 8006944:	0800696f 	.word	0x0800696f
 8006948:	0800697f 	.word	0x0800697f
 800694c:	0800697f 	.word	0x0800697f
 8006950:	0800697f 	.word	0x0800697f
 8006954:	08006977 	.word	0x08006977
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006958:	f7fc f9ae 	bl	8002cb8 <HAL_RCC_GetPCLK1Freq>
 800695c:	61f8      	str	r0, [r7, #28]
        break;
 800695e:	e014      	b.n	800698a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006960:	f7fc f9c0 	bl	8002ce4 <HAL_RCC_GetPCLK2Freq>
 8006964:	61f8      	str	r0, [r7, #28]
        break;
 8006966:	e010      	b.n	800698a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006968:	4b4d      	ldr	r3, [pc, #308]	@ (8006aa0 <UART_SetConfig+0x56c>)
 800696a:	61fb      	str	r3, [r7, #28]
        break;
 800696c:	e00d      	b.n	800698a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800696e:	f7fc f90b 	bl	8002b88 <HAL_RCC_GetSysClockFreq>
 8006972:	61f8      	str	r0, [r7, #28]
        break;
 8006974:	e009      	b.n	800698a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006976:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800697a:	61fb      	str	r3, [r7, #28]
        break;
 800697c:	e005      	b.n	800698a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800697e:	2300      	movs	r3, #0
 8006980:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006982:	2301      	movs	r3, #1
 8006984:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006988:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800698a:	69fb      	ldr	r3, [r7, #28]
 800698c:	2b00      	cmp	r3, #0
 800698e:	d077      	beq.n	8006a80 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006990:	69fb      	ldr	r3, [r7, #28]
 8006992:	005a      	lsls	r2, r3, #1
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	685b      	ldr	r3, [r3, #4]
 8006998:	085b      	lsrs	r3, r3, #1
 800699a:	441a      	add	r2, r3
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	685b      	ldr	r3, [r3, #4]
 80069a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80069a4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80069a6:	69bb      	ldr	r3, [r7, #24]
 80069a8:	2b0f      	cmp	r3, #15
 80069aa:	d916      	bls.n	80069da <UART_SetConfig+0x4a6>
 80069ac:	69bb      	ldr	r3, [r7, #24]
 80069ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80069b2:	d212      	bcs.n	80069da <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80069b4:	69bb      	ldr	r3, [r7, #24]
 80069b6:	b29b      	uxth	r3, r3
 80069b8:	f023 030f 	bic.w	r3, r3, #15
 80069bc:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80069be:	69bb      	ldr	r3, [r7, #24]
 80069c0:	085b      	lsrs	r3, r3, #1
 80069c2:	b29b      	uxth	r3, r3
 80069c4:	f003 0307 	and.w	r3, r3, #7
 80069c8:	b29a      	uxth	r2, r3
 80069ca:	8afb      	ldrh	r3, [r7, #22]
 80069cc:	4313      	orrs	r3, r2
 80069ce:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	8afa      	ldrh	r2, [r7, #22]
 80069d6:	60da      	str	r2, [r3, #12]
 80069d8:	e052      	b.n	8006a80 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80069da:	2301      	movs	r3, #1
 80069dc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80069e0:	e04e      	b.n	8006a80 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80069e2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80069e6:	2b08      	cmp	r3, #8
 80069e8:	d827      	bhi.n	8006a3a <UART_SetConfig+0x506>
 80069ea:	a201      	add	r2, pc, #4	@ (adr r2, 80069f0 <UART_SetConfig+0x4bc>)
 80069ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069f0:	08006a15 	.word	0x08006a15
 80069f4:	08006a1d 	.word	0x08006a1d
 80069f8:	08006a25 	.word	0x08006a25
 80069fc:	08006a3b 	.word	0x08006a3b
 8006a00:	08006a2b 	.word	0x08006a2b
 8006a04:	08006a3b 	.word	0x08006a3b
 8006a08:	08006a3b 	.word	0x08006a3b
 8006a0c:	08006a3b 	.word	0x08006a3b
 8006a10:	08006a33 	.word	0x08006a33
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a14:	f7fc f950 	bl	8002cb8 <HAL_RCC_GetPCLK1Freq>
 8006a18:	61f8      	str	r0, [r7, #28]
        break;
 8006a1a:	e014      	b.n	8006a46 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006a1c:	f7fc f962 	bl	8002ce4 <HAL_RCC_GetPCLK2Freq>
 8006a20:	61f8      	str	r0, [r7, #28]
        break;
 8006a22:	e010      	b.n	8006a46 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006a24:	4b1e      	ldr	r3, [pc, #120]	@ (8006aa0 <UART_SetConfig+0x56c>)
 8006a26:	61fb      	str	r3, [r7, #28]
        break;
 8006a28:	e00d      	b.n	8006a46 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006a2a:	f7fc f8ad 	bl	8002b88 <HAL_RCC_GetSysClockFreq>
 8006a2e:	61f8      	str	r0, [r7, #28]
        break;
 8006a30:	e009      	b.n	8006a46 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006a32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a36:	61fb      	str	r3, [r7, #28]
        break;
 8006a38:	e005      	b.n	8006a46 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006a3e:	2301      	movs	r3, #1
 8006a40:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006a44:	bf00      	nop
    }

    if (pclk != 0U)
 8006a46:	69fb      	ldr	r3, [r7, #28]
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d019      	beq.n	8006a80 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	685b      	ldr	r3, [r3, #4]
 8006a50:	085a      	lsrs	r2, r3, #1
 8006a52:	69fb      	ldr	r3, [r7, #28]
 8006a54:	441a      	add	r2, r3
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	685b      	ldr	r3, [r3, #4]
 8006a5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a5e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006a60:	69bb      	ldr	r3, [r7, #24]
 8006a62:	2b0f      	cmp	r3, #15
 8006a64:	d909      	bls.n	8006a7a <UART_SetConfig+0x546>
 8006a66:	69bb      	ldr	r3, [r7, #24]
 8006a68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a6c:	d205      	bcs.n	8006a7a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006a6e:	69bb      	ldr	r3, [r7, #24]
 8006a70:	b29a      	uxth	r2, r3
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	60da      	str	r2, [r3, #12]
 8006a78:	e002      	b.n	8006a80 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006a7a:	2301      	movs	r3, #1
 8006a7c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	2200      	movs	r2, #0
 8006a84:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	2200      	movs	r2, #0
 8006a8a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006a8c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8006a90:	4618      	mov	r0, r3
 8006a92:	3728      	adds	r7, #40	@ 0x28
 8006a94:	46bd      	mov	sp, r7
 8006a96:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006a9a:	bf00      	nop
 8006a9c:	40008000 	.word	0x40008000
 8006aa0:	00f42400 	.word	0x00f42400

08006aa4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006aa4:	b480      	push	{r7}
 8006aa6:	b083      	sub	sp, #12
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ab0:	f003 0308 	and.w	r3, r3, #8
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d00a      	beq.n	8006ace <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	685b      	ldr	r3, [r3, #4]
 8006abe:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	430a      	orrs	r2, r1
 8006acc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ad2:	f003 0301 	and.w	r3, r3, #1
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d00a      	beq.n	8006af0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	685b      	ldr	r3, [r3, #4]
 8006ae0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	430a      	orrs	r2, r1
 8006aee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006af4:	f003 0302 	and.w	r3, r3, #2
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d00a      	beq.n	8006b12 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	685b      	ldr	r3, [r3, #4]
 8006b02:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	430a      	orrs	r2, r1
 8006b10:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b16:	f003 0304 	and.w	r3, r3, #4
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d00a      	beq.n	8006b34 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	685b      	ldr	r3, [r3, #4]
 8006b24:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	430a      	orrs	r2, r1
 8006b32:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b38:	f003 0310 	and.w	r3, r3, #16
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d00a      	beq.n	8006b56 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	689b      	ldr	r3, [r3, #8]
 8006b46:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	430a      	orrs	r2, r1
 8006b54:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b5a:	f003 0320 	and.w	r3, r3, #32
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d00a      	beq.n	8006b78 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	689b      	ldr	r3, [r3, #8]
 8006b68:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	430a      	orrs	r2, r1
 8006b76:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d01a      	beq.n	8006bba <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	685b      	ldr	r3, [r3, #4]
 8006b8a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	430a      	orrs	r2, r1
 8006b98:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b9e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006ba2:	d10a      	bne.n	8006bba <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	685b      	ldr	r3, [r3, #4]
 8006baa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	430a      	orrs	r2, r1
 8006bb8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d00a      	beq.n	8006bdc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	685b      	ldr	r3, [r3, #4]
 8006bcc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	430a      	orrs	r2, r1
 8006bda:	605a      	str	r2, [r3, #4]
  }
}
 8006bdc:	bf00      	nop
 8006bde:	370c      	adds	r7, #12
 8006be0:	46bd      	mov	sp, r7
 8006be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be6:	4770      	bx	lr

08006be8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006be8:	b580      	push	{r7, lr}
 8006bea:	b098      	sub	sp, #96	@ 0x60
 8006bec:	af02      	add	r7, sp, #8
 8006bee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006bf8:	f7fa fcbe 	bl	8001578 <HAL_GetTick>
 8006bfc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f003 0308 	and.w	r3, r3, #8
 8006c08:	2b08      	cmp	r3, #8
 8006c0a:	d12e      	bne.n	8006c6a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006c0c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006c10:	9300      	str	r3, [sp, #0]
 8006c12:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006c14:	2200      	movs	r2, #0
 8006c16:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006c1a:	6878      	ldr	r0, [r7, #4]
 8006c1c:	f000 f88c 	bl	8006d38 <UART_WaitOnFlagUntilTimeout>
 8006c20:	4603      	mov	r3, r0
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d021      	beq.n	8006c6a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c2e:	e853 3f00 	ldrex	r3, [r3]
 8006c32:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006c34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c36:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006c3a:	653b      	str	r3, [r7, #80]	@ 0x50
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	461a      	mov	r2, r3
 8006c42:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006c44:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c46:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c48:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006c4a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006c4c:	e841 2300 	strex	r3, r2, [r1]
 8006c50:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006c52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d1e6      	bne.n	8006c26 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2220      	movs	r2, #32
 8006c5c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2200      	movs	r2, #0
 8006c62:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006c66:	2303      	movs	r3, #3
 8006c68:	e062      	b.n	8006d30 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	f003 0304 	and.w	r3, r3, #4
 8006c74:	2b04      	cmp	r3, #4
 8006c76:	d149      	bne.n	8006d0c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006c78:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006c7c:	9300      	str	r3, [sp, #0]
 8006c7e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006c80:	2200      	movs	r2, #0
 8006c82:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006c86:	6878      	ldr	r0, [r7, #4]
 8006c88:	f000 f856 	bl	8006d38 <UART_WaitOnFlagUntilTimeout>
 8006c8c:	4603      	mov	r3, r0
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d03c      	beq.n	8006d0c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c9a:	e853 3f00 	ldrex	r3, [r3]
 8006c9e:	623b      	str	r3, [r7, #32]
   return(result);
 8006ca0:	6a3b      	ldr	r3, [r7, #32]
 8006ca2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006ca6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	461a      	mov	r2, r3
 8006cae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006cb0:	633b      	str	r3, [r7, #48]	@ 0x30
 8006cb2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cb4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006cb6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006cb8:	e841 2300 	strex	r3, r2, [r1]
 8006cbc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006cbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d1e6      	bne.n	8006c92 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	3308      	adds	r3, #8
 8006cca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ccc:	693b      	ldr	r3, [r7, #16]
 8006cce:	e853 3f00 	ldrex	r3, [r3]
 8006cd2:	60fb      	str	r3, [r7, #12]
   return(result);
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	f023 0301 	bic.w	r3, r3, #1
 8006cda:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	3308      	adds	r3, #8
 8006ce2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006ce4:	61fa      	str	r2, [r7, #28]
 8006ce6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ce8:	69b9      	ldr	r1, [r7, #24]
 8006cea:	69fa      	ldr	r2, [r7, #28]
 8006cec:	e841 2300 	strex	r3, r2, [r1]
 8006cf0:	617b      	str	r3, [r7, #20]
   return(result);
 8006cf2:	697b      	ldr	r3, [r7, #20]
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d1e5      	bne.n	8006cc4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	2220      	movs	r2, #32
 8006cfc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	2200      	movs	r2, #0
 8006d04:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006d08:	2303      	movs	r3, #3
 8006d0a:	e011      	b.n	8006d30 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2220      	movs	r2, #32
 8006d10:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	2220      	movs	r2, #32
 8006d16:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2200      	movs	r2, #0
 8006d24:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	2200      	movs	r2, #0
 8006d2a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006d2e:	2300      	movs	r3, #0
}
 8006d30:	4618      	mov	r0, r3
 8006d32:	3758      	adds	r7, #88	@ 0x58
 8006d34:	46bd      	mov	sp, r7
 8006d36:	bd80      	pop	{r7, pc}

08006d38 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006d38:	b580      	push	{r7, lr}
 8006d3a:	b084      	sub	sp, #16
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	60f8      	str	r0, [r7, #12]
 8006d40:	60b9      	str	r1, [r7, #8]
 8006d42:	603b      	str	r3, [r7, #0]
 8006d44:	4613      	mov	r3, r2
 8006d46:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d48:	e04f      	b.n	8006dea <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006d4a:	69bb      	ldr	r3, [r7, #24]
 8006d4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d50:	d04b      	beq.n	8006dea <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006d52:	f7fa fc11 	bl	8001578 <HAL_GetTick>
 8006d56:	4602      	mov	r2, r0
 8006d58:	683b      	ldr	r3, [r7, #0]
 8006d5a:	1ad3      	subs	r3, r2, r3
 8006d5c:	69ba      	ldr	r2, [r7, #24]
 8006d5e:	429a      	cmp	r2, r3
 8006d60:	d302      	bcc.n	8006d68 <UART_WaitOnFlagUntilTimeout+0x30>
 8006d62:	69bb      	ldr	r3, [r7, #24]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d101      	bne.n	8006d6c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006d68:	2303      	movs	r3, #3
 8006d6a:	e04e      	b.n	8006e0a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f003 0304 	and.w	r3, r3, #4
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d037      	beq.n	8006dea <UART_WaitOnFlagUntilTimeout+0xb2>
 8006d7a:	68bb      	ldr	r3, [r7, #8]
 8006d7c:	2b80      	cmp	r3, #128	@ 0x80
 8006d7e:	d034      	beq.n	8006dea <UART_WaitOnFlagUntilTimeout+0xb2>
 8006d80:	68bb      	ldr	r3, [r7, #8]
 8006d82:	2b40      	cmp	r3, #64	@ 0x40
 8006d84:	d031      	beq.n	8006dea <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	69db      	ldr	r3, [r3, #28]
 8006d8c:	f003 0308 	and.w	r3, r3, #8
 8006d90:	2b08      	cmp	r3, #8
 8006d92:	d110      	bne.n	8006db6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	2208      	movs	r2, #8
 8006d9a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006d9c:	68f8      	ldr	r0, [r7, #12]
 8006d9e:	f000 f838 	bl	8006e12 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	2208      	movs	r2, #8
 8006da6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	2200      	movs	r2, #0
 8006dae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006db2:	2301      	movs	r3, #1
 8006db4:	e029      	b.n	8006e0a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	69db      	ldr	r3, [r3, #28]
 8006dbc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006dc0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006dc4:	d111      	bne.n	8006dea <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006dce:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006dd0:	68f8      	ldr	r0, [r7, #12]
 8006dd2:	f000 f81e 	bl	8006e12 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	2220      	movs	r2, #32
 8006dda:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	2200      	movs	r2, #0
 8006de2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006de6:	2303      	movs	r3, #3
 8006de8:	e00f      	b.n	8006e0a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	69da      	ldr	r2, [r3, #28]
 8006df0:	68bb      	ldr	r3, [r7, #8]
 8006df2:	4013      	ands	r3, r2
 8006df4:	68ba      	ldr	r2, [r7, #8]
 8006df6:	429a      	cmp	r2, r3
 8006df8:	bf0c      	ite	eq
 8006dfa:	2301      	moveq	r3, #1
 8006dfc:	2300      	movne	r3, #0
 8006dfe:	b2db      	uxtb	r3, r3
 8006e00:	461a      	mov	r2, r3
 8006e02:	79fb      	ldrb	r3, [r7, #7]
 8006e04:	429a      	cmp	r2, r3
 8006e06:	d0a0      	beq.n	8006d4a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006e08:	2300      	movs	r3, #0
}
 8006e0a:	4618      	mov	r0, r3
 8006e0c:	3710      	adds	r7, #16
 8006e0e:	46bd      	mov	sp, r7
 8006e10:	bd80      	pop	{r7, pc}

08006e12 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006e12:	b480      	push	{r7}
 8006e14:	b095      	sub	sp, #84	@ 0x54
 8006e16:	af00      	add	r7, sp, #0
 8006e18:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e22:	e853 3f00 	ldrex	r3, [r3]
 8006e26:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006e28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e2a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006e2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	461a      	mov	r2, r3
 8006e36:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e38:	643b      	str	r3, [r7, #64]	@ 0x40
 8006e3a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e3c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006e3e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006e40:	e841 2300 	strex	r3, r2, [r1]
 8006e44:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006e46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d1e6      	bne.n	8006e1a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	3308      	adds	r3, #8
 8006e52:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e54:	6a3b      	ldr	r3, [r7, #32]
 8006e56:	e853 3f00 	ldrex	r3, [r3]
 8006e5a:	61fb      	str	r3, [r7, #28]
   return(result);
 8006e5c:	69fb      	ldr	r3, [r7, #28]
 8006e5e:	f023 0301 	bic.w	r3, r3, #1
 8006e62:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	3308      	adds	r3, #8
 8006e6a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006e6c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006e6e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e70:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006e72:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006e74:	e841 2300 	strex	r3, r2, [r1]
 8006e78:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d1e5      	bne.n	8006e4c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e84:	2b01      	cmp	r3, #1
 8006e86:	d118      	bne.n	8006eba <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	e853 3f00 	ldrex	r3, [r3]
 8006e94:	60bb      	str	r3, [r7, #8]
   return(result);
 8006e96:	68bb      	ldr	r3, [r7, #8]
 8006e98:	f023 0310 	bic.w	r3, r3, #16
 8006e9c:	647b      	str	r3, [r7, #68]	@ 0x44
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	461a      	mov	r2, r3
 8006ea4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006ea6:	61bb      	str	r3, [r7, #24]
 8006ea8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eaa:	6979      	ldr	r1, [r7, #20]
 8006eac:	69ba      	ldr	r2, [r7, #24]
 8006eae:	e841 2300 	strex	r3, r2, [r1]
 8006eb2:	613b      	str	r3, [r7, #16]
   return(result);
 8006eb4:	693b      	ldr	r3, [r7, #16]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d1e6      	bne.n	8006e88 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	2220      	movs	r2, #32
 8006ebe:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	2200      	movs	r2, #0
 8006ecc:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006ece:	bf00      	nop
 8006ed0:	3754      	adds	r7, #84	@ 0x54
 8006ed2:	46bd      	mov	sp, r7
 8006ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed8:	4770      	bx	lr

08006eda <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006eda:	b580      	push	{r7, lr}
 8006edc:	b084      	sub	sp, #16
 8006ede:	af00      	add	r7, sp, #0
 8006ee0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ee6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	2200      	movs	r2, #0
 8006eec:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006ef8:	68f8      	ldr	r0, [r7, #12]
 8006efa:	f7ff fb05 	bl	8006508 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006efe:	bf00      	nop
 8006f00:	3710      	adds	r7, #16
 8006f02:	46bd      	mov	sp, r7
 8006f04:	bd80      	pop	{r7, pc}

08006f06 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006f06:	b580      	push	{r7, lr}
 8006f08:	b088      	sub	sp, #32
 8006f0a:	af00      	add	r7, sp, #0
 8006f0c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	e853 3f00 	ldrex	r3, [r3]
 8006f1a:	60bb      	str	r3, [r7, #8]
   return(result);
 8006f1c:	68bb      	ldr	r3, [r7, #8]
 8006f1e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006f22:	61fb      	str	r3, [r7, #28]
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	461a      	mov	r2, r3
 8006f2a:	69fb      	ldr	r3, [r7, #28]
 8006f2c:	61bb      	str	r3, [r7, #24]
 8006f2e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f30:	6979      	ldr	r1, [r7, #20]
 8006f32:	69ba      	ldr	r2, [r7, #24]
 8006f34:	e841 2300 	strex	r3, r2, [r1]
 8006f38:	613b      	str	r3, [r7, #16]
   return(result);
 8006f3a:	693b      	ldr	r3, [r7, #16]
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d1e6      	bne.n	8006f0e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2220      	movs	r2, #32
 8006f44:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	2200      	movs	r2, #0
 8006f4a:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006f4c:	6878      	ldr	r0, [r7, #4]
 8006f4e:	f7ff fad1 	bl	80064f4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006f52:	bf00      	nop
 8006f54:	3720      	adds	r7, #32
 8006f56:	46bd      	mov	sp, r7
 8006f58:	bd80      	pop	{r7, pc}

08006f5a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006f5a:	b480      	push	{r7}
 8006f5c:	b083      	sub	sp, #12
 8006f5e:	af00      	add	r7, sp, #0
 8006f60:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006f62:	bf00      	nop
 8006f64:	370c      	adds	r7, #12
 8006f66:	46bd      	mov	sp, r7
 8006f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f6c:	4770      	bx	lr

08006f6e <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8006f6e:	b480      	push	{r7}
 8006f70:	b085      	sub	sp, #20
 8006f72:	af00      	add	r7, sp, #0
 8006f74:	4603      	mov	r3, r0
 8006f76:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8006f78:	2300      	movs	r3, #0
 8006f7a:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8006f7c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006f80:	2b84      	cmp	r3, #132	@ 0x84
 8006f82:	d005      	beq.n	8006f90 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8006f84:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	4413      	add	r3, r2
 8006f8c:	3303      	adds	r3, #3
 8006f8e:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8006f90:	68fb      	ldr	r3, [r7, #12]
}
 8006f92:	4618      	mov	r0, r3
 8006f94:	3714      	adds	r7, #20
 8006f96:	46bd      	mov	sp, r7
 8006f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9c:	4770      	bx	lr

08006f9e <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8006f9e:	b580      	push	{r7, lr}
 8006fa0:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8006fa2:	f000 fafd 	bl	80075a0 <vTaskStartScheduler>
  
  return osOK;
 8006fa6:	2300      	movs	r3, #0
}
 8006fa8:	4618      	mov	r0, r3
 8006faa:	bd80      	pop	{r7, pc}

08006fac <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8006fac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006fae:	b089      	sub	sp, #36	@ 0x24
 8006fb0:	af04      	add	r7, sp, #16
 8006fb2:	6078      	str	r0, [r7, #4]
 8006fb4:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	695b      	ldr	r3, [r3, #20]
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d020      	beq.n	8007000 <osThreadCreate+0x54>
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	699b      	ldr	r3, [r3, #24]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d01c      	beq.n	8007000 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	685c      	ldr	r4, [r3, #4]
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	691e      	ldr	r6, [r3, #16]
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006fd8:	4618      	mov	r0, r3
 8006fda:	f7ff ffc8 	bl	8006f6e <makeFreeRtosPriority>
 8006fde:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	695b      	ldr	r3, [r3, #20]
 8006fe4:	687a      	ldr	r2, [r7, #4]
 8006fe6:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006fe8:	9202      	str	r2, [sp, #8]
 8006fea:	9301      	str	r3, [sp, #4]
 8006fec:	9100      	str	r1, [sp, #0]
 8006fee:	683b      	ldr	r3, [r7, #0]
 8006ff0:	4632      	mov	r2, r6
 8006ff2:	4629      	mov	r1, r5
 8006ff4:	4620      	mov	r0, r4
 8006ff6:	f000 f8ed 	bl	80071d4 <xTaskCreateStatic>
 8006ffa:	4603      	mov	r3, r0
 8006ffc:	60fb      	str	r3, [r7, #12]
 8006ffe:	e01c      	b.n	800703a <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	685c      	ldr	r4, [r3, #4]
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800700c:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007014:	4618      	mov	r0, r3
 8007016:	f7ff ffaa 	bl	8006f6e <makeFreeRtosPriority>
 800701a:	4602      	mov	r2, r0
 800701c:	f107 030c 	add.w	r3, r7, #12
 8007020:	9301      	str	r3, [sp, #4]
 8007022:	9200      	str	r2, [sp, #0]
 8007024:	683b      	ldr	r3, [r7, #0]
 8007026:	4632      	mov	r2, r6
 8007028:	4629      	mov	r1, r5
 800702a:	4620      	mov	r0, r4
 800702c:	f000 f932 	bl	8007294 <xTaskCreate>
 8007030:	4603      	mov	r3, r0
 8007032:	2b01      	cmp	r3, #1
 8007034:	d001      	beq.n	800703a <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8007036:	2300      	movs	r3, #0
 8007038:	e000      	b.n	800703c <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800703a:	68fb      	ldr	r3, [r7, #12]
}
 800703c:	4618      	mov	r0, r3
 800703e:	3714      	adds	r7, #20
 8007040:	46bd      	mov	sp, r7
 8007042:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007044 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8007044:	b580      	push	{r7, lr}
 8007046:	b084      	sub	sp, #16
 8007048:	af00      	add	r7, sp, #0
 800704a:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	2b00      	cmp	r3, #0
 8007054:	d001      	beq.n	800705a <osDelay+0x16>
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	e000      	b.n	800705c <osDelay+0x18>
 800705a:	2301      	movs	r3, #1
 800705c:	4618      	mov	r0, r3
 800705e:	f000 fa69 	bl	8007534 <vTaskDelay>
  
  return osOK;
 8007062:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8007064:	4618      	mov	r0, r3
 8007066:	3710      	adds	r7, #16
 8007068:	46bd      	mov	sp, r7
 800706a:	bd80      	pop	{r7, pc}

0800706c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800706c:	b480      	push	{r7}
 800706e:	b083      	sub	sp, #12
 8007070:	af00      	add	r7, sp, #0
 8007072:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	f103 0208 	add.w	r2, r3, #8
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	f04f 32ff 	mov.w	r2, #4294967295
 8007084:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	f103 0208 	add.w	r2, r3, #8
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	f103 0208 	add.w	r2, r3, #8
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	2200      	movs	r2, #0
 800709e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80070a0:	bf00      	nop
 80070a2:	370c      	adds	r7, #12
 80070a4:	46bd      	mov	sp, r7
 80070a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070aa:	4770      	bx	lr

080070ac <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80070ac:	b480      	push	{r7}
 80070ae:	b083      	sub	sp, #12
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2200      	movs	r2, #0
 80070b8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80070ba:	bf00      	nop
 80070bc:	370c      	adds	r7, #12
 80070be:	46bd      	mov	sp, r7
 80070c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c4:	4770      	bx	lr

080070c6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80070c6:	b480      	push	{r7}
 80070c8:	b085      	sub	sp, #20
 80070ca:	af00      	add	r7, sp, #0
 80070cc:	6078      	str	r0, [r7, #4]
 80070ce:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	685b      	ldr	r3, [r3, #4]
 80070d4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80070d6:	683b      	ldr	r3, [r7, #0]
 80070d8:	68fa      	ldr	r2, [r7, #12]
 80070da:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	689a      	ldr	r2, [r3, #8]
 80070e0:	683b      	ldr	r3, [r7, #0]
 80070e2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	689b      	ldr	r3, [r3, #8]
 80070e8:	683a      	ldr	r2, [r7, #0]
 80070ea:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	683a      	ldr	r2, [r7, #0]
 80070f0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80070f2:	683b      	ldr	r3, [r7, #0]
 80070f4:	687a      	ldr	r2, [r7, #4]
 80070f6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	1c5a      	adds	r2, r3, #1
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	601a      	str	r2, [r3, #0]
}
 8007102:	bf00      	nop
 8007104:	3714      	adds	r7, #20
 8007106:	46bd      	mov	sp, r7
 8007108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710c:	4770      	bx	lr

0800710e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800710e:	b480      	push	{r7}
 8007110:	b085      	sub	sp, #20
 8007112:	af00      	add	r7, sp, #0
 8007114:	6078      	str	r0, [r7, #4]
 8007116:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800711e:	68bb      	ldr	r3, [r7, #8]
 8007120:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007124:	d103      	bne.n	800712e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	691b      	ldr	r3, [r3, #16]
 800712a:	60fb      	str	r3, [r7, #12]
 800712c:	e00c      	b.n	8007148 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	3308      	adds	r3, #8
 8007132:	60fb      	str	r3, [r7, #12]
 8007134:	e002      	b.n	800713c <vListInsert+0x2e>
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	685b      	ldr	r3, [r3, #4]
 800713a:	60fb      	str	r3, [r7, #12]
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	685b      	ldr	r3, [r3, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	68ba      	ldr	r2, [r7, #8]
 8007144:	429a      	cmp	r2, r3
 8007146:	d2f6      	bcs.n	8007136 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	685a      	ldr	r2, [r3, #4]
 800714c:	683b      	ldr	r3, [r7, #0]
 800714e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007150:	683b      	ldr	r3, [r7, #0]
 8007152:	685b      	ldr	r3, [r3, #4]
 8007154:	683a      	ldr	r2, [r7, #0]
 8007156:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007158:	683b      	ldr	r3, [r7, #0]
 800715a:	68fa      	ldr	r2, [r7, #12]
 800715c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	683a      	ldr	r2, [r7, #0]
 8007162:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007164:	683b      	ldr	r3, [r7, #0]
 8007166:	687a      	ldr	r2, [r7, #4]
 8007168:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	1c5a      	adds	r2, r3, #1
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	601a      	str	r2, [r3, #0]
}
 8007174:	bf00      	nop
 8007176:	3714      	adds	r7, #20
 8007178:	46bd      	mov	sp, r7
 800717a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717e:	4770      	bx	lr

08007180 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007180:	b480      	push	{r7}
 8007182:	b085      	sub	sp, #20
 8007184:	af00      	add	r7, sp, #0
 8007186:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	691b      	ldr	r3, [r3, #16]
 800718c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	685b      	ldr	r3, [r3, #4]
 8007192:	687a      	ldr	r2, [r7, #4]
 8007194:	6892      	ldr	r2, [r2, #8]
 8007196:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	689b      	ldr	r3, [r3, #8]
 800719c:	687a      	ldr	r2, [r7, #4]
 800719e:	6852      	ldr	r2, [r2, #4]
 80071a0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	685b      	ldr	r3, [r3, #4]
 80071a6:	687a      	ldr	r2, [r7, #4]
 80071a8:	429a      	cmp	r2, r3
 80071aa:	d103      	bne.n	80071b4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	689a      	ldr	r2, [r3, #8]
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2200      	movs	r2, #0
 80071b8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	1e5a      	subs	r2, r3, #1
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	681b      	ldr	r3, [r3, #0]
}
 80071c8:	4618      	mov	r0, r3
 80071ca:	3714      	adds	r7, #20
 80071cc:	46bd      	mov	sp, r7
 80071ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d2:	4770      	bx	lr

080071d4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80071d4:	b580      	push	{r7, lr}
 80071d6:	b08e      	sub	sp, #56	@ 0x38
 80071d8:	af04      	add	r7, sp, #16
 80071da:	60f8      	str	r0, [r7, #12]
 80071dc:	60b9      	str	r1, [r7, #8]
 80071de:	607a      	str	r2, [r7, #4]
 80071e0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80071e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d10b      	bne.n	8007200 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80071e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071ec:	f383 8811 	msr	BASEPRI, r3
 80071f0:	f3bf 8f6f 	isb	sy
 80071f4:	f3bf 8f4f 	dsb	sy
 80071f8:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80071fa:	bf00      	nop
 80071fc:	bf00      	nop
 80071fe:	e7fd      	b.n	80071fc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007200:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007202:	2b00      	cmp	r3, #0
 8007204:	d10b      	bne.n	800721e <xTaskCreateStatic+0x4a>
	__asm volatile
 8007206:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800720a:	f383 8811 	msr	BASEPRI, r3
 800720e:	f3bf 8f6f 	isb	sy
 8007212:	f3bf 8f4f 	dsb	sy
 8007216:	61fb      	str	r3, [r7, #28]
}
 8007218:	bf00      	nop
 800721a:	bf00      	nop
 800721c:	e7fd      	b.n	800721a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800721e:	23a0      	movs	r3, #160	@ 0xa0
 8007220:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007222:	693b      	ldr	r3, [r7, #16]
 8007224:	2ba0      	cmp	r3, #160	@ 0xa0
 8007226:	d00b      	beq.n	8007240 <xTaskCreateStatic+0x6c>
	__asm volatile
 8007228:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800722c:	f383 8811 	msr	BASEPRI, r3
 8007230:	f3bf 8f6f 	isb	sy
 8007234:	f3bf 8f4f 	dsb	sy
 8007238:	61bb      	str	r3, [r7, #24]
}
 800723a:	bf00      	nop
 800723c:	bf00      	nop
 800723e:	e7fd      	b.n	800723c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007240:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007242:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007244:	2b00      	cmp	r3, #0
 8007246:	d01e      	beq.n	8007286 <xTaskCreateStatic+0xb2>
 8007248:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800724a:	2b00      	cmp	r3, #0
 800724c:	d01b      	beq.n	8007286 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800724e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007250:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007254:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007256:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800725a:	2202      	movs	r2, #2
 800725c:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007260:	2300      	movs	r3, #0
 8007262:	9303      	str	r3, [sp, #12]
 8007264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007266:	9302      	str	r3, [sp, #8]
 8007268:	f107 0314 	add.w	r3, r7, #20
 800726c:	9301      	str	r3, [sp, #4]
 800726e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007270:	9300      	str	r3, [sp, #0]
 8007272:	683b      	ldr	r3, [r7, #0]
 8007274:	687a      	ldr	r2, [r7, #4]
 8007276:	68b9      	ldr	r1, [r7, #8]
 8007278:	68f8      	ldr	r0, [r7, #12]
 800727a:	f000 f851 	bl	8007320 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800727e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007280:	f000 f8ee 	bl	8007460 <prvAddNewTaskToReadyList>
 8007284:	e001      	b.n	800728a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8007286:	2300      	movs	r3, #0
 8007288:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800728a:	697b      	ldr	r3, [r7, #20]
	}
 800728c:	4618      	mov	r0, r3
 800728e:	3728      	adds	r7, #40	@ 0x28
 8007290:	46bd      	mov	sp, r7
 8007292:	bd80      	pop	{r7, pc}

08007294 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007294:	b580      	push	{r7, lr}
 8007296:	b08c      	sub	sp, #48	@ 0x30
 8007298:	af04      	add	r7, sp, #16
 800729a:	60f8      	str	r0, [r7, #12]
 800729c:	60b9      	str	r1, [r7, #8]
 800729e:	603b      	str	r3, [r7, #0]
 80072a0:	4613      	mov	r3, r2
 80072a2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80072a4:	88fb      	ldrh	r3, [r7, #6]
 80072a6:	009b      	lsls	r3, r3, #2
 80072a8:	4618      	mov	r0, r3
 80072aa:	f000 fefd 	bl	80080a8 <pvPortMalloc>
 80072ae:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80072b0:	697b      	ldr	r3, [r7, #20]
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d00e      	beq.n	80072d4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80072b6:	20a0      	movs	r0, #160	@ 0xa0
 80072b8:	f000 fef6 	bl	80080a8 <pvPortMalloc>
 80072bc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80072be:	69fb      	ldr	r3, [r7, #28]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d003      	beq.n	80072cc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80072c4:	69fb      	ldr	r3, [r7, #28]
 80072c6:	697a      	ldr	r2, [r7, #20]
 80072c8:	631a      	str	r2, [r3, #48]	@ 0x30
 80072ca:	e005      	b.n	80072d8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80072cc:	6978      	ldr	r0, [r7, #20]
 80072ce:	f000 ffb9 	bl	8008244 <vPortFree>
 80072d2:	e001      	b.n	80072d8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80072d4:	2300      	movs	r3, #0
 80072d6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80072d8:	69fb      	ldr	r3, [r7, #28]
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d017      	beq.n	800730e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80072de:	69fb      	ldr	r3, [r7, #28]
 80072e0:	2200      	movs	r2, #0
 80072e2:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80072e6:	88fa      	ldrh	r2, [r7, #6]
 80072e8:	2300      	movs	r3, #0
 80072ea:	9303      	str	r3, [sp, #12]
 80072ec:	69fb      	ldr	r3, [r7, #28]
 80072ee:	9302      	str	r3, [sp, #8]
 80072f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072f2:	9301      	str	r3, [sp, #4]
 80072f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072f6:	9300      	str	r3, [sp, #0]
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	68b9      	ldr	r1, [r7, #8]
 80072fc:	68f8      	ldr	r0, [r7, #12]
 80072fe:	f000 f80f 	bl	8007320 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007302:	69f8      	ldr	r0, [r7, #28]
 8007304:	f000 f8ac 	bl	8007460 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007308:	2301      	movs	r3, #1
 800730a:	61bb      	str	r3, [r7, #24]
 800730c:	e002      	b.n	8007314 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800730e:	f04f 33ff 	mov.w	r3, #4294967295
 8007312:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007314:	69bb      	ldr	r3, [r7, #24]
	}
 8007316:	4618      	mov	r0, r3
 8007318:	3720      	adds	r7, #32
 800731a:	46bd      	mov	sp, r7
 800731c:	bd80      	pop	{r7, pc}
	...

08007320 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007320:	b580      	push	{r7, lr}
 8007322:	b088      	sub	sp, #32
 8007324:	af00      	add	r7, sp, #0
 8007326:	60f8      	str	r0, [r7, #12]
 8007328:	60b9      	str	r1, [r7, #8]
 800732a:	607a      	str	r2, [r7, #4]
 800732c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800732e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007330:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007338:	3b01      	subs	r3, #1
 800733a:	009b      	lsls	r3, r3, #2
 800733c:	4413      	add	r3, r2
 800733e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007340:	69bb      	ldr	r3, [r7, #24]
 8007342:	f023 0307 	bic.w	r3, r3, #7
 8007346:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007348:	69bb      	ldr	r3, [r7, #24]
 800734a:	f003 0307 	and.w	r3, r3, #7
 800734e:	2b00      	cmp	r3, #0
 8007350:	d00b      	beq.n	800736a <prvInitialiseNewTask+0x4a>
	__asm volatile
 8007352:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007356:	f383 8811 	msr	BASEPRI, r3
 800735a:	f3bf 8f6f 	isb	sy
 800735e:	f3bf 8f4f 	dsb	sy
 8007362:	617b      	str	r3, [r7, #20]
}
 8007364:	bf00      	nop
 8007366:	bf00      	nop
 8007368:	e7fd      	b.n	8007366 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800736a:	68bb      	ldr	r3, [r7, #8]
 800736c:	2b00      	cmp	r3, #0
 800736e:	d01f      	beq.n	80073b0 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007370:	2300      	movs	r3, #0
 8007372:	61fb      	str	r3, [r7, #28]
 8007374:	e012      	b.n	800739c <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007376:	68ba      	ldr	r2, [r7, #8]
 8007378:	69fb      	ldr	r3, [r7, #28]
 800737a:	4413      	add	r3, r2
 800737c:	7819      	ldrb	r1, [r3, #0]
 800737e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007380:	69fb      	ldr	r3, [r7, #28]
 8007382:	4413      	add	r3, r2
 8007384:	3334      	adds	r3, #52	@ 0x34
 8007386:	460a      	mov	r2, r1
 8007388:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800738a:	68ba      	ldr	r2, [r7, #8]
 800738c:	69fb      	ldr	r3, [r7, #28]
 800738e:	4413      	add	r3, r2
 8007390:	781b      	ldrb	r3, [r3, #0]
 8007392:	2b00      	cmp	r3, #0
 8007394:	d006      	beq.n	80073a4 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007396:	69fb      	ldr	r3, [r7, #28]
 8007398:	3301      	adds	r3, #1
 800739a:	61fb      	str	r3, [r7, #28]
 800739c:	69fb      	ldr	r3, [r7, #28]
 800739e:	2b0f      	cmp	r3, #15
 80073a0:	d9e9      	bls.n	8007376 <prvInitialiseNewTask+0x56>
 80073a2:	e000      	b.n	80073a6 <prvInitialiseNewTask+0x86>
			{
				break;
 80073a4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80073a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073a8:	2200      	movs	r2, #0
 80073aa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80073ae:	e003      	b.n	80073b8 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80073b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073b2:	2200      	movs	r2, #0
 80073b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80073b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073ba:	2b06      	cmp	r3, #6
 80073bc:	d901      	bls.n	80073c2 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80073be:	2306      	movs	r3, #6
 80073c0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80073c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073c4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80073c6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80073c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073ca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80073cc:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80073ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073d0:	2200      	movs	r2, #0
 80073d2:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80073d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073d6:	3304      	adds	r3, #4
 80073d8:	4618      	mov	r0, r3
 80073da:	f7ff fe67 	bl	80070ac <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80073de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073e0:	3318      	adds	r3, #24
 80073e2:	4618      	mov	r0, r3
 80073e4:	f7ff fe62 	bl	80070ac <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80073e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80073ec:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80073ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073f0:	f1c3 0207 	rsb	r2, r3, #7
 80073f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073f6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80073f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80073fc:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80073fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007400:	2200      	movs	r2, #0
 8007402:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007406:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007408:	2200      	movs	r2, #0
 800740a:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800740e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007410:	334c      	adds	r3, #76	@ 0x4c
 8007412:	224c      	movs	r2, #76	@ 0x4c
 8007414:	2100      	movs	r1, #0
 8007416:	4618      	mov	r0, r3
 8007418:	f001 fd3a 	bl	8008e90 <memset>
 800741c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800741e:	4a0d      	ldr	r2, [pc, #52]	@ (8007454 <prvInitialiseNewTask+0x134>)
 8007420:	651a      	str	r2, [r3, #80]	@ 0x50
 8007422:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007424:	4a0c      	ldr	r2, [pc, #48]	@ (8007458 <prvInitialiseNewTask+0x138>)
 8007426:	655a      	str	r2, [r3, #84]	@ 0x54
 8007428:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800742a:	4a0c      	ldr	r2, [pc, #48]	@ (800745c <prvInitialiseNewTask+0x13c>)
 800742c:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800742e:	683a      	ldr	r2, [r7, #0]
 8007430:	68f9      	ldr	r1, [r7, #12]
 8007432:	69b8      	ldr	r0, [r7, #24]
 8007434:	f000 fc2a 	bl	8007c8c <pxPortInitialiseStack>
 8007438:	4602      	mov	r2, r0
 800743a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800743c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800743e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007440:	2b00      	cmp	r3, #0
 8007442:	d002      	beq.n	800744a <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007444:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007446:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007448:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800744a:	bf00      	nop
 800744c:	3720      	adds	r7, #32
 800744e:	46bd      	mov	sp, r7
 8007450:	bd80      	pop	{r7, pc}
 8007452:	bf00      	nop
 8007454:	200016e4 	.word	0x200016e4
 8007458:	2000174c 	.word	0x2000174c
 800745c:	200017b4 	.word	0x200017b4

08007460 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007460:	b580      	push	{r7, lr}
 8007462:	b082      	sub	sp, #8
 8007464:	af00      	add	r7, sp, #0
 8007466:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007468:	f000 fd3e 	bl	8007ee8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800746c:	4b2a      	ldr	r3, [pc, #168]	@ (8007518 <prvAddNewTaskToReadyList+0xb8>)
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	3301      	adds	r3, #1
 8007472:	4a29      	ldr	r2, [pc, #164]	@ (8007518 <prvAddNewTaskToReadyList+0xb8>)
 8007474:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007476:	4b29      	ldr	r3, [pc, #164]	@ (800751c <prvAddNewTaskToReadyList+0xbc>)
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	2b00      	cmp	r3, #0
 800747c:	d109      	bne.n	8007492 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800747e:	4a27      	ldr	r2, [pc, #156]	@ (800751c <prvAddNewTaskToReadyList+0xbc>)
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007484:	4b24      	ldr	r3, [pc, #144]	@ (8007518 <prvAddNewTaskToReadyList+0xb8>)
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	2b01      	cmp	r3, #1
 800748a:	d110      	bne.n	80074ae <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800748c:	f000 fad4 	bl	8007a38 <prvInitialiseTaskLists>
 8007490:	e00d      	b.n	80074ae <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007492:	4b23      	ldr	r3, [pc, #140]	@ (8007520 <prvAddNewTaskToReadyList+0xc0>)
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	2b00      	cmp	r3, #0
 8007498:	d109      	bne.n	80074ae <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800749a:	4b20      	ldr	r3, [pc, #128]	@ (800751c <prvAddNewTaskToReadyList+0xbc>)
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074a4:	429a      	cmp	r2, r3
 80074a6:	d802      	bhi.n	80074ae <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80074a8:	4a1c      	ldr	r2, [pc, #112]	@ (800751c <prvAddNewTaskToReadyList+0xbc>)
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80074ae:	4b1d      	ldr	r3, [pc, #116]	@ (8007524 <prvAddNewTaskToReadyList+0xc4>)
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	3301      	adds	r3, #1
 80074b4:	4a1b      	ldr	r2, [pc, #108]	@ (8007524 <prvAddNewTaskToReadyList+0xc4>)
 80074b6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074bc:	2201      	movs	r2, #1
 80074be:	409a      	lsls	r2, r3
 80074c0:	4b19      	ldr	r3, [pc, #100]	@ (8007528 <prvAddNewTaskToReadyList+0xc8>)
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	4313      	orrs	r3, r2
 80074c6:	4a18      	ldr	r2, [pc, #96]	@ (8007528 <prvAddNewTaskToReadyList+0xc8>)
 80074c8:	6013      	str	r3, [r2, #0]
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074ce:	4613      	mov	r3, r2
 80074d0:	009b      	lsls	r3, r3, #2
 80074d2:	4413      	add	r3, r2
 80074d4:	009b      	lsls	r3, r3, #2
 80074d6:	4a15      	ldr	r2, [pc, #84]	@ (800752c <prvAddNewTaskToReadyList+0xcc>)
 80074d8:	441a      	add	r2, r3
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	3304      	adds	r3, #4
 80074de:	4619      	mov	r1, r3
 80074e0:	4610      	mov	r0, r2
 80074e2:	f7ff fdf0 	bl	80070c6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80074e6:	f000 fd31 	bl	8007f4c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80074ea:	4b0d      	ldr	r3, [pc, #52]	@ (8007520 <prvAddNewTaskToReadyList+0xc0>)
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d00e      	beq.n	8007510 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80074f2:	4b0a      	ldr	r3, [pc, #40]	@ (800751c <prvAddNewTaskToReadyList+0xbc>)
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074fc:	429a      	cmp	r2, r3
 80074fe:	d207      	bcs.n	8007510 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007500:	4b0b      	ldr	r3, [pc, #44]	@ (8007530 <prvAddNewTaskToReadyList+0xd0>)
 8007502:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007506:	601a      	str	r2, [r3, #0]
 8007508:	f3bf 8f4f 	dsb	sy
 800750c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007510:	bf00      	nop
 8007512:	3708      	adds	r7, #8
 8007514:	46bd      	mov	sp, r7
 8007516:	bd80      	pop	{r7, pc}
 8007518:	20000ad8 	.word	0x20000ad8
 800751c:	200009d8 	.word	0x200009d8
 8007520:	20000ae4 	.word	0x20000ae4
 8007524:	20000af4 	.word	0x20000af4
 8007528:	20000ae0 	.word	0x20000ae0
 800752c:	200009dc 	.word	0x200009dc
 8007530:	e000ed04 	.word	0xe000ed04

08007534 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007534:	b580      	push	{r7, lr}
 8007536:	b084      	sub	sp, #16
 8007538:	af00      	add	r7, sp, #0
 800753a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800753c:	2300      	movs	r3, #0
 800753e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2b00      	cmp	r3, #0
 8007544:	d018      	beq.n	8007578 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007546:	4b14      	ldr	r3, [pc, #80]	@ (8007598 <vTaskDelay+0x64>)
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	2b00      	cmp	r3, #0
 800754c:	d00b      	beq.n	8007566 <vTaskDelay+0x32>
	__asm volatile
 800754e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007552:	f383 8811 	msr	BASEPRI, r3
 8007556:	f3bf 8f6f 	isb	sy
 800755a:	f3bf 8f4f 	dsb	sy
 800755e:	60bb      	str	r3, [r7, #8]
}
 8007560:	bf00      	nop
 8007562:	bf00      	nop
 8007564:	e7fd      	b.n	8007562 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007566:	f000 f885 	bl	8007674 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800756a:	2100      	movs	r1, #0
 800756c:	6878      	ldr	r0, [r7, #4]
 800756e:	f000 fb27 	bl	8007bc0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007572:	f000 f88d 	bl	8007690 <xTaskResumeAll>
 8007576:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	2b00      	cmp	r3, #0
 800757c:	d107      	bne.n	800758e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800757e:	4b07      	ldr	r3, [pc, #28]	@ (800759c <vTaskDelay+0x68>)
 8007580:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007584:	601a      	str	r2, [r3, #0]
 8007586:	f3bf 8f4f 	dsb	sy
 800758a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800758e:	bf00      	nop
 8007590:	3710      	adds	r7, #16
 8007592:	46bd      	mov	sp, r7
 8007594:	bd80      	pop	{r7, pc}
 8007596:	bf00      	nop
 8007598:	20000b00 	.word	0x20000b00
 800759c:	e000ed04 	.word	0xe000ed04

080075a0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80075a0:	b580      	push	{r7, lr}
 80075a2:	b08a      	sub	sp, #40	@ 0x28
 80075a4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80075a6:	2300      	movs	r3, #0
 80075a8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80075aa:	2300      	movs	r3, #0
 80075ac:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80075ae:	463a      	mov	r2, r7
 80075b0:	1d39      	adds	r1, r7, #4
 80075b2:	f107 0308 	add.w	r3, r7, #8
 80075b6:	4618      	mov	r0, r3
 80075b8:	f7f8 fff8 	bl	80005ac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80075bc:	6839      	ldr	r1, [r7, #0]
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	68ba      	ldr	r2, [r7, #8]
 80075c2:	9202      	str	r2, [sp, #8]
 80075c4:	9301      	str	r3, [sp, #4]
 80075c6:	2300      	movs	r3, #0
 80075c8:	9300      	str	r3, [sp, #0]
 80075ca:	2300      	movs	r3, #0
 80075cc:	460a      	mov	r2, r1
 80075ce:	4921      	ldr	r1, [pc, #132]	@ (8007654 <vTaskStartScheduler+0xb4>)
 80075d0:	4821      	ldr	r0, [pc, #132]	@ (8007658 <vTaskStartScheduler+0xb8>)
 80075d2:	f7ff fdff 	bl	80071d4 <xTaskCreateStatic>
 80075d6:	4603      	mov	r3, r0
 80075d8:	4a20      	ldr	r2, [pc, #128]	@ (800765c <vTaskStartScheduler+0xbc>)
 80075da:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80075dc:	4b1f      	ldr	r3, [pc, #124]	@ (800765c <vTaskStartScheduler+0xbc>)
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d002      	beq.n	80075ea <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80075e4:	2301      	movs	r3, #1
 80075e6:	617b      	str	r3, [r7, #20]
 80075e8:	e001      	b.n	80075ee <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80075ea:	2300      	movs	r3, #0
 80075ec:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80075ee:	697b      	ldr	r3, [r7, #20]
 80075f0:	2b01      	cmp	r3, #1
 80075f2:	d11b      	bne.n	800762c <vTaskStartScheduler+0x8c>
	__asm volatile
 80075f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075f8:	f383 8811 	msr	BASEPRI, r3
 80075fc:	f3bf 8f6f 	isb	sy
 8007600:	f3bf 8f4f 	dsb	sy
 8007604:	613b      	str	r3, [r7, #16]
}
 8007606:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007608:	4b15      	ldr	r3, [pc, #84]	@ (8007660 <vTaskStartScheduler+0xc0>)
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	334c      	adds	r3, #76	@ 0x4c
 800760e:	4a15      	ldr	r2, [pc, #84]	@ (8007664 <vTaskStartScheduler+0xc4>)
 8007610:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007612:	4b15      	ldr	r3, [pc, #84]	@ (8007668 <vTaskStartScheduler+0xc8>)
 8007614:	f04f 32ff 	mov.w	r2, #4294967295
 8007618:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800761a:	4b14      	ldr	r3, [pc, #80]	@ (800766c <vTaskStartScheduler+0xcc>)
 800761c:	2201      	movs	r2, #1
 800761e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007620:	4b13      	ldr	r3, [pc, #76]	@ (8007670 <vTaskStartScheduler+0xd0>)
 8007622:	2200      	movs	r2, #0
 8007624:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007626:	f000 fbbb 	bl	8007da0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800762a:	e00f      	b.n	800764c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800762c:	697b      	ldr	r3, [r7, #20]
 800762e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007632:	d10b      	bne.n	800764c <vTaskStartScheduler+0xac>
	__asm volatile
 8007634:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007638:	f383 8811 	msr	BASEPRI, r3
 800763c:	f3bf 8f6f 	isb	sy
 8007640:	f3bf 8f4f 	dsb	sy
 8007644:	60fb      	str	r3, [r7, #12]
}
 8007646:	bf00      	nop
 8007648:	bf00      	nop
 800764a:	e7fd      	b.n	8007648 <vTaskStartScheduler+0xa8>
}
 800764c:	bf00      	nop
 800764e:	3718      	adds	r7, #24
 8007650:	46bd      	mov	sp, r7
 8007652:	bd80      	pop	{r7, pc}
 8007654:	08009c5c 	.word	0x08009c5c
 8007658:	08007a09 	.word	0x08007a09
 800765c:	20000afc 	.word	0x20000afc
 8007660:	200009d8 	.word	0x200009d8
 8007664:	20000028 	.word	0x20000028
 8007668:	20000af8 	.word	0x20000af8
 800766c:	20000ae4 	.word	0x20000ae4
 8007670:	20000adc 	.word	0x20000adc

08007674 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007674:	b480      	push	{r7}
 8007676:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007678:	4b04      	ldr	r3, [pc, #16]	@ (800768c <vTaskSuspendAll+0x18>)
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	3301      	adds	r3, #1
 800767e:	4a03      	ldr	r2, [pc, #12]	@ (800768c <vTaskSuspendAll+0x18>)
 8007680:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007682:	bf00      	nop
 8007684:	46bd      	mov	sp, r7
 8007686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768a:	4770      	bx	lr
 800768c:	20000b00 	.word	0x20000b00

08007690 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007690:	b580      	push	{r7, lr}
 8007692:	b084      	sub	sp, #16
 8007694:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007696:	2300      	movs	r3, #0
 8007698:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800769a:	2300      	movs	r3, #0
 800769c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800769e:	4b42      	ldr	r3, [pc, #264]	@ (80077a8 <xTaskResumeAll+0x118>)
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d10b      	bne.n	80076be <xTaskResumeAll+0x2e>
	__asm volatile
 80076a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076aa:	f383 8811 	msr	BASEPRI, r3
 80076ae:	f3bf 8f6f 	isb	sy
 80076b2:	f3bf 8f4f 	dsb	sy
 80076b6:	603b      	str	r3, [r7, #0]
}
 80076b8:	bf00      	nop
 80076ba:	bf00      	nop
 80076bc:	e7fd      	b.n	80076ba <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80076be:	f000 fc13 	bl	8007ee8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80076c2:	4b39      	ldr	r3, [pc, #228]	@ (80077a8 <xTaskResumeAll+0x118>)
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	3b01      	subs	r3, #1
 80076c8:	4a37      	ldr	r2, [pc, #220]	@ (80077a8 <xTaskResumeAll+0x118>)
 80076ca:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80076cc:	4b36      	ldr	r3, [pc, #216]	@ (80077a8 <xTaskResumeAll+0x118>)
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d161      	bne.n	8007798 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80076d4:	4b35      	ldr	r3, [pc, #212]	@ (80077ac <xTaskResumeAll+0x11c>)
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d05d      	beq.n	8007798 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80076dc:	e02e      	b.n	800773c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80076de:	4b34      	ldr	r3, [pc, #208]	@ (80077b0 <xTaskResumeAll+0x120>)
 80076e0:	68db      	ldr	r3, [r3, #12]
 80076e2:	68db      	ldr	r3, [r3, #12]
 80076e4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	3318      	adds	r3, #24
 80076ea:	4618      	mov	r0, r3
 80076ec:	f7ff fd48 	bl	8007180 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	3304      	adds	r3, #4
 80076f4:	4618      	mov	r0, r3
 80076f6:	f7ff fd43 	bl	8007180 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076fe:	2201      	movs	r2, #1
 8007700:	409a      	lsls	r2, r3
 8007702:	4b2c      	ldr	r3, [pc, #176]	@ (80077b4 <xTaskResumeAll+0x124>)
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	4313      	orrs	r3, r2
 8007708:	4a2a      	ldr	r2, [pc, #168]	@ (80077b4 <xTaskResumeAll+0x124>)
 800770a:	6013      	str	r3, [r2, #0]
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007710:	4613      	mov	r3, r2
 8007712:	009b      	lsls	r3, r3, #2
 8007714:	4413      	add	r3, r2
 8007716:	009b      	lsls	r3, r3, #2
 8007718:	4a27      	ldr	r2, [pc, #156]	@ (80077b8 <xTaskResumeAll+0x128>)
 800771a:	441a      	add	r2, r3
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	3304      	adds	r3, #4
 8007720:	4619      	mov	r1, r3
 8007722:	4610      	mov	r0, r2
 8007724:	f7ff fccf 	bl	80070c6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800772c:	4b23      	ldr	r3, [pc, #140]	@ (80077bc <xTaskResumeAll+0x12c>)
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007732:	429a      	cmp	r2, r3
 8007734:	d302      	bcc.n	800773c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8007736:	4b22      	ldr	r3, [pc, #136]	@ (80077c0 <xTaskResumeAll+0x130>)
 8007738:	2201      	movs	r2, #1
 800773a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800773c:	4b1c      	ldr	r3, [pc, #112]	@ (80077b0 <xTaskResumeAll+0x120>)
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	2b00      	cmp	r3, #0
 8007742:	d1cc      	bne.n	80076de <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	2b00      	cmp	r3, #0
 8007748:	d001      	beq.n	800774e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800774a:	f000 fa19 	bl	8007b80 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800774e:	4b1d      	ldr	r3, [pc, #116]	@ (80077c4 <xTaskResumeAll+0x134>)
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2b00      	cmp	r3, #0
 8007758:	d010      	beq.n	800777c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800775a:	f000 f837 	bl	80077cc <xTaskIncrementTick>
 800775e:	4603      	mov	r3, r0
 8007760:	2b00      	cmp	r3, #0
 8007762:	d002      	beq.n	800776a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8007764:	4b16      	ldr	r3, [pc, #88]	@ (80077c0 <xTaskResumeAll+0x130>)
 8007766:	2201      	movs	r2, #1
 8007768:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	3b01      	subs	r3, #1
 800776e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	2b00      	cmp	r3, #0
 8007774:	d1f1      	bne.n	800775a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8007776:	4b13      	ldr	r3, [pc, #76]	@ (80077c4 <xTaskResumeAll+0x134>)
 8007778:	2200      	movs	r2, #0
 800777a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800777c:	4b10      	ldr	r3, [pc, #64]	@ (80077c0 <xTaskResumeAll+0x130>)
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	2b00      	cmp	r3, #0
 8007782:	d009      	beq.n	8007798 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007784:	2301      	movs	r3, #1
 8007786:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007788:	4b0f      	ldr	r3, [pc, #60]	@ (80077c8 <xTaskResumeAll+0x138>)
 800778a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800778e:	601a      	str	r2, [r3, #0]
 8007790:	f3bf 8f4f 	dsb	sy
 8007794:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007798:	f000 fbd8 	bl	8007f4c <vPortExitCritical>

	return xAlreadyYielded;
 800779c:	68bb      	ldr	r3, [r7, #8]
}
 800779e:	4618      	mov	r0, r3
 80077a0:	3710      	adds	r7, #16
 80077a2:	46bd      	mov	sp, r7
 80077a4:	bd80      	pop	{r7, pc}
 80077a6:	bf00      	nop
 80077a8:	20000b00 	.word	0x20000b00
 80077ac:	20000ad8 	.word	0x20000ad8
 80077b0:	20000a98 	.word	0x20000a98
 80077b4:	20000ae0 	.word	0x20000ae0
 80077b8:	200009dc 	.word	0x200009dc
 80077bc:	200009d8 	.word	0x200009d8
 80077c0:	20000aec 	.word	0x20000aec
 80077c4:	20000ae8 	.word	0x20000ae8
 80077c8:	e000ed04 	.word	0xe000ed04

080077cc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80077cc:	b580      	push	{r7, lr}
 80077ce:	b086      	sub	sp, #24
 80077d0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80077d2:	2300      	movs	r3, #0
 80077d4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80077d6:	4b4f      	ldr	r3, [pc, #316]	@ (8007914 <xTaskIncrementTick+0x148>)
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	2b00      	cmp	r3, #0
 80077dc:	f040 808f 	bne.w	80078fe <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80077e0:	4b4d      	ldr	r3, [pc, #308]	@ (8007918 <xTaskIncrementTick+0x14c>)
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	3301      	adds	r3, #1
 80077e6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80077e8:	4a4b      	ldr	r2, [pc, #300]	@ (8007918 <xTaskIncrementTick+0x14c>)
 80077ea:	693b      	ldr	r3, [r7, #16]
 80077ec:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80077ee:	693b      	ldr	r3, [r7, #16]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d121      	bne.n	8007838 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80077f4:	4b49      	ldr	r3, [pc, #292]	@ (800791c <xTaskIncrementTick+0x150>)
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d00b      	beq.n	8007816 <xTaskIncrementTick+0x4a>
	__asm volatile
 80077fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007802:	f383 8811 	msr	BASEPRI, r3
 8007806:	f3bf 8f6f 	isb	sy
 800780a:	f3bf 8f4f 	dsb	sy
 800780e:	603b      	str	r3, [r7, #0]
}
 8007810:	bf00      	nop
 8007812:	bf00      	nop
 8007814:	e7fd      	b.n	8007812 <xTaskIncrementTick+0x46>
 8007816:	4b41      	ldr	r3, [pc, #260]	@ (800791c <xTaskIncrementTick+0x150>)
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	60fb      	str	r3, [r7, #12]
 800781c:	4b40      	ldr	r3, [pc, #256]	@ (8007920 <xTaskIncrementTick+0x154>)
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	4a3e      	ldr	r2, [pc, #248]	@ (800791c <xTaskIncrementTick+0x150>)
 8007822:	6013      	str	r3, [r2, #0]
 8007824:	4a3e      	ldr	r2, [pc, #248]	@ (8007920 <xTaskIncrementTick+0x154>)
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	6013      	str	r3, [r2, #0]
 800782a:	4b3e      	ldr	r3, [pc, #248]	@ (8007924 <xTaskIncrementTick+0x158>)
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	3301      	adds	r3, #1
 8007830:	4a3c      	ldr	r2, [pc, #240]	@ (8007924 <xTaskIncrementTick+0x158>)
 8007832:	6013      	str	r3, [r2, #0]
 8007834:	f000 f9a4 	bl	8007b80 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007838:	4b3b      	ldr	r3, [pc, #236]	@ (8007928 <xTaskIncrementTick+0x15c>)
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	693a      	ldr	r2, [r7, #16]
 800783e:	429a      	cmp	r2, r3
 8007840:	d348      	bcc.n	80078d4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007842:	4b36      	ldr	r3, [pc, #216]	@ (800791c <xTaskIncrementTick+0x150>)
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	2b00      	cmp	r3, #0
 800784a:	d104      	bne.n	8007856 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800784c:	4b36      	ldr	r3, [pc, #216]	@ (8007928 <xTaskIncrementTick+0x15c>)
 800784e:	f04f 32ff 	mov.w	r2, #4294967295
 8007852:	601a      	str	r2, [r3, #0]
					break;
 8007854:	e03e      	b.n	80078d4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007856:	4b31      	ldr	r3, [pc, #196]	@ (800791c <xTaskIncrementTick+0x150>)
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	68db      	ldr	r3, [r3, #12]
 800785c:	68db      	ldr	r3, [r3, #12]
 800785e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007860:	68bb      	ldr	r3, [r7, #8]
 8007862:	685b      	ldr	r3, [r3, #4]
 8007864:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007866:	693a      	ldr	r2, [r7, #16]
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	429a      	cmp	r2, r3
 800786c:	d203      	bcs.n	8007876 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800786e:	4a2e      	ldr	r2, [pc, #184]	@ (8007928 <xTaskIncrementTick+0x15c>)
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007874:	e02e      	b.n	80078d4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007876:	68bb      	ldr	r3, [r7, #8]
 8007878:	3304      	adds	r3, #4
 800787a:	4618      	mov	r0, r3
 800787c:	f7ff fc80 	bl	8007180 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007880:	68bb      	ldr	r3, [r7, #8]
 8007882:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007884:	2b00      	cmp	r3, #0
 8007886:	d004      	beq.n	8007892 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007888:	68bb      	ldr	r3, [r7, #8]
 800788a:	3318      	adds	r3, #24
 800788c:	4618      	mov	r0, r3
 800788e:	f7ff fc77 	bl	8007180 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007892:	68bb      	ldr	r3, [r7, #8]
 8007894:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007896:	2201      	movs	r2, #1
 8007898:	409a      	lsls	r2, r3
 800789a:	4b24      	ldr	r3, [pc, #144]	@ (800792c <xTaskIncrementTick+0x160>)
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	4313      	orrs	r3, r2
 80078a0:	4a22      	ldr	r2, [pc, #136]	@ (800792c <xTaskIncrementTick+0x160>)
 80078a2:	6013      	str	r3, [r2, #0]
 80078a4:	68bb      	ldr	r3, [r7, #8]
 80078a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078a8:	4613      	mov	r3, r2
 80078aa:	009b      	lsls	r3, r3, #2
 80078ac:	4413      	add	r3, r2
 80078ae:	009b      	lsls	r3, r3, #2
 80078b0:	4a1f      	ldr	r2, [pc, #124]	@ (8007930 <xTaskIncrementTick+0x164>)
 80078b2:	441a      	add	r2, r3
 80078b4:	68bb      	ldr	r3, [r7, #8]
 80078b6:	3304      	adds	r3, #4
 80078b8:	4619      	mov	r1, r3
 80078ba:	4610      	mov	r0, r2
 80078bc:	f7ff fc03 	bl	80070c6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80078c0:	68bb      	ldr	r3, [r7, #8]
 80078c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078c4:	4b1b      	ldr	r3, [pc, #108]	@ (8007934 <xTaskIncrementTick+0x168>)
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078ca:	429a      	cmp	r2, r3
 80078cc:	d3b9      	bcc.n	8007842 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80078ce:	2301      	movs	r3, #1
 80078d0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80078d2:	e7b6      	b.n	8007842 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80078d4:	4b17      	ldr	r3, [pc, #92]	@ (8007934 <xTaskIncrementTick+0x168>)
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078da:	4915      	ldr	r1, [pc, #84]	@ (8007930 <xTaskIncrementTick+0x164>)
 80078dc:	4613      	mov	r3, r2
 80078de:	009b      	lsls	r3, r3, #2
 80078e0:	4413      	add	r3, r2
 80078e2:	009b      	lsls	r3, r3, #2
 80078e4:	440b      	add	r3, r1
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	2b01      	cmp	r3, #1
 80078ea:	d901      	bls.n	80078f0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80078ec:	2301      	movs	r3, #1
 80078ee:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80078f0:	4b11      	ldr	r3, [pc, #68]	@ (8007938 <xTaskIncrementTick+0x16c>)
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d007      	beq.n	8007908 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80078f8:	2301      	movs	r3, #1
 80078fa:	617b      	str	r3, [r7, #20]
 80078fc:	e004      	b.n	8007908 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80078fe:	4b0f      	ldr	r3, [pc, #60]	@ (800793c <xTaskIncrementTick+0x170>)
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	3301      	adds	r3, #1
 8007904:	4a0d      	ldr	r2, [pc, #52]	@ (800793c <xTaskIncrementTick+0x170>)
 8007906:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007908:	697b      	ldr	r3, [r7, #20]
}
 800790a:	4618      	mov	r0, r3
 800790c:	3718      	adds	r7, #24
 800790e:	46bd      	mov	sp, r7
 8007910:	bd80      	pop	{r7, pc}
 8007912:	bf00      	nop
 8007914:	20000b00 	.word	0x20000b00
 8007918:	20000adc 	.word	0x20000adc
 800791c:	20000a90 	.word	0x20000a90
 8007920:	20000a94 	.word	0x20000a94
 8007924:	20000af0 	.word	0x20000af0
 8007928:	20000af8 	.word	0x20000af8
 800792c:	20000ae0 	.word	0x20000ae0
 8007930:	200009dc 	.word	0x200009dc
 8007934:	200009d8 	.word	0x200009d8
 8007938:	20000aec 	.word	0x20000aec
 800793c:	20000ae8 	.word	0x20000ae8

08007940 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007940:	b480      	push	{r7}
 8007942:	b087      	sub	sp, #28
 8007944:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007946:	4b2a      	ldr	r3, [pc, #168]	@ (80079f0 <vTaskSwitchContext+0xb0>)
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	2b00      	cmp	r3, #0
 800794c:	d003      	beq.n	8007956 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800794e:	4b29      	ldr	r3, [pc, #164]	@ (80079f4 <vTaskSwitchContext+0xb4>)
 8007950:	2201      	movs	r2, #1
 8007952:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007954:	e045      	b.n	80079e2 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8007956:	4b27      	ldr	r3, [pc, #156]	@ (80079f4 <vTaskSwitchContext+0xb4>)
 8007958:	2200      	movs	r2, #0
 800795a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800795c:	4b26      	ldr	r3, [pc, #152]	@ (80079f8 <vTaskSwitchContext+0xb8>)
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	fab3 f383 	clz	r3, r3
 8007968:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800796a:	7afb      	ldrb	r3, [r7, #11]
 800796c:	f1c3 031f 	rsb	r3, r3, #31
 8007970:	617b      	str	r3, [r7, #20]
 8007972:	4922      	ldr	r1, [pc, #136]	@ (80079fc <vTaskSwitchContext+0xbc>)
 8007974:	697a      	ldr	r2, [r7, #20]
 8007976:	4613      	mov	r3, r2
 8007978:	009b      	lsls	r3, r3, #2
 800797a:	4413      	add	r3, r2
 800797c:	009b      	lsls	r3, r3, #2
 800797e:	440b      	add	r3, r1
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	2b00      	cmp	r3, #0
 8007984:	d10b      	bne.n	800799e <vTaskSwitchContext+0x5e>
	__asm volatile
 8007986:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800798a:	f383 8811 	msr	BASEPRI, r3
 800798e:	f3bf 8f6f 	isb	sy
 8007992:	f3bf 8f4f 	dsb	sy
 8007996:	607b      	str	r3, [r7, #4]
}
 8007998:	bf00      	nop
 800799a:	bf00      	nop
 800799c:	e7fd      	b.n	800799a <vTaskSwitchContext+0x5a>
 800799e:	697a      	ldr	r2, [r7, #20]
 80079a0:	4613      	mov	r3, r2
 80079a2:	009b      	lsls	r3, r3, #2
 80079a4:	4413      	add	r3, r2
 80079a6:	009b      	lsls	r3, r3, #2
 80079a8:	4a14      	ldr	r2, [pc, #80]	@ (80079fc <vTaskSwitchContext+0xbc>)
 80079aa:	4413      	add	r3, r2
 80079ac:	613b      	str	r3, [r7, #16]
 80079ae:	693b      	ldr	r3, [r7, #16]
 80079b0:	685b      	ldr	r3, [r3, #4]
 80079b2:	685a      	ldr	r2, [r3, #4]
 80079b4:	693b      	ldr	r3, [r7, #16]
 80079b6:	605a      	str	r2, [r3, #4]
 80079b8:	693b      	ldr	r3, [r7, #16]
 80079ba:	685a      	ldr	r2, [r3, #4]
 80079bc:	693b      	ldr	r3, [r7, #16]
 80079be:	3308      	adds	r3, #8
 80079c0:	429a      	cmp	r2, r3
 80079c2:	d104      	bne.n	80079ce <vTaskSwitchContext+0x8e>
 80079c4:	693b      	ldr	r3, [r7, #16]
 80079c6:	685b      	ldr	r3, [r3, #4]
 80079c8:	685a      	ldr	r2, [r3, #4]
 80079ca:	693b      	ldr	r3, [r7, #16]
 80079cc:	605a      	str	r2, [r3, #4]
 80079ce:	693b      	ldr	r3, [r7, #16]
 80079d0:	685b      	ldr	r3, [r3, #4]
 80079d2:	68db      	ldr	r3, [r3, #12]
 80079d4:	4a0a      	ldr	r2, [pc, #40]	@ (8007a00 <vTaskSwitchContext+0xc0>)
 80079d6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80079d8:	4b09      	ldr	r3, [pc, #36]	@ (8007a00 <vTaskSwitchContext+0xc0>)
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	334c      	adds	r3, #76	@ 0x4c
 80079de:	4a09      	ldr	r2, [pc, #36]	@ (8007a04 <vTaskSwitchContext+0xc4>)
 80079e0:	6013      	str	r3, [r2, #0]
}
 80079e2:	bf00      	nop
 80079e4:	371c      	adds	r7, #28
 80079e6:	46bd      	mov	sp, r7
 80079e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ec:	4770      	bx	lr
 80079ee:	bf00      	nop
 80079f0:	20000b00 	.word	0x20000b00
 80079f4:	20000aec 	.word	0x20000aec
 80079f8:	20000ae0 	.word	0x20000ae0
 80079fc:	200009dc 	.word	0x200009dc
 8007a00:	200009d8 	.word	0x200009d8
 8007a04:	20000028 	.word	0x20000028

08007a08 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007a08:	b580      	push	{r7, lr}
 8007a0a:	b082      	sub	sp, #8
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007a10:	f000 f852 	bl	8007ab8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007a14:	4b06      	ldr	r3, [pc, #24]	@ (8007a30 <prvIdleTask+0x28>)
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	2b01      	cmp	r3, #1
 8007a1a:	d9f9      	bls.n	8007a10 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007a1c:	4b05      	ldr	r3, [pc, #20]	@ (8007a34 <prvIdleTask+0x2c>)
 8007a1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a22:	601a      	str	r2, [r3, #0]
 8007a24:	f3bf 8f4f 	dsb	sy
 8007a28:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007a2c:	e7f0      	b.n	8007a10 <prvIdleTask+0x8>
 8007a2e:	bf00      	nop
 8007a30:	200009dc 	.word	0x200009dc
 8007a34:	e000ed04 	.word	0xe000ed04

08007a38 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007a38:	b580      	push	{r7, lr}
 8007a3a:	b082      	sub	sp, #8
 8007a3c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007a3e:	2300      	movs	r3, #0
 8007a40:	607b      	str	r3, [r7, #4]
 8007a42:	e00c      	b.n	8007a5e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007a44:	687a      	ldr	r2, [r7, #4]
 8007a46:	4613      	mov	r3, r2
 8007a48:	009b      	lsls	r3, r3, #2
 8007a4a:	4413      	add	r3, r2
 8007a4c:	009b      	lsls	r3, r3, #2
 8007a4e:	4a12      	ldr	r2, [pc, #72]	@ (8007a98 <prvInitialiseTaskLists+0x60>)
 8007a50:	4413      	add	r3, r2
 8007a52:	4618      	mov	r0, r3
 8007a54:	f7ff fb0a 	bl	800706c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	3301      	adds	r3, #1
 8007a5c:	607b      	str	r3, [r7, #4]
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	2b06      	cmp	r3, #6
 8007a62:	d9ef      	bls.n	8007a44 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007a64:	480d      	ldr	r0, [pc, #52]	@ (8007a9c <prvInitialiseTaskLists+0x64>)
 8007a66:	f7ff fb01 	bl	800706c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007a6a:	480d      	ldr	r0, [pc, #52]	@ (8007aa0 <prvInitialiseTaskLists+0x68>)
 8007a6c:	f7ff fafe 	bl	800706c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007a70:	480c      	ldr	r0, [pc, #48]	@ (8007aa4 <prvInitialiseTaskLists+0x6c>)
 8007a72:	f7ff fafb 	bl	800706c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007a76:	480c      	ldr	r0, [pc, #48]	@ (8007aa8 <prvInitialiseTaskLists+0x70>)
 8007a78:	f7ff faf8 	bl	800706c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007a7c:	480b      	ldr	r0, [pc, #44]	@ (8007aac <prvInitialiseTaskLists+0x74>)
 8007a7e:	f7ff faf5 	bl	800706c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007a82:	4b0b      	ldr	r3, [pc, #44]	@ (8007ab0 <prvInitialiseTaskLists+0x78>)
 8007a84:	4a05      	ldr	r2, [pc, #20]	@ (8007a9c <prvInitialiseTaskLists+0x64>)
 8007a86:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007a88:	4b0a      	ldr	r3, [pc, #40]	@ (8007ab4 <prvInitialiseTaskLists+0x7c>)
 8007a8a:	4a05      	ldr	r2, [pc, #20]	@ (8007aa0 <prvInitialiseTaskLists+0x68>)
 8007a8c:	601a      	str	r2, [r3, #0]
}
 8007a8e:	bf00      	nop
 8007a90:	3708      	adds	r7, #8
 8007a92:	46bd      	mov	sp, r7
 8007a94:	bd80      	pop	{r7, pc}
 8007a96:	bf00      	nop
 8007a98:	200009dc 	.word	0x200009dc
 8007a9c:	20000a68 	.word	0x20000a68
 8007aa0:	20000a7c 	.word	0x20000a7c
 8007aa4:	20000a98 	.word	0x20000a98
 8007aa8:	20000aac 	.word	0x20000aac
 8007aac:	20000ac4 	.word	0x20000ac4
 8007ab0:	20000a90 	.word	0x20000a90
 8007ab4:	20000a94 	.word	0x20000a94

08007ab8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007ab8:	b580      	push	{r7, lr}
 8007aba:	b082      	sub	sp, #8
 8007abc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007abe:	e019      	b.n	8007af4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007ac0:	f000 fa12 	bl	8007ee8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007ac4:	4b10      	ldr	r3, [pc, #64]	@ (8007b08 <prvCheckTasksWaitingTermination+0x50>)
 8007ac6:	68db      	ldr	r3, [r3, #12]
 8007ac8:	68db      	ldr	r3, [r3, #12]
 8007aca:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	3304      	adds	r3, #4
 8007ad0:	4618      	mov	r0, r3
 8007ad2:	f7ff fb55 	bl	8007180 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007ad6:	4b0d      	ldr	r3, [pc, #52]	@ (8007b0c <prvCheckTasksWaitingTermination+0x54>)
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	3b01      	subs	r3, #1
 8007adc:	4a0b      	ldr	r2, [pc, #44]	@ (8007b0c <prvCheckTasksWaitingTermination+0x54>)
 8007ade:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007ae0:	4b0b      	ldr	r3, [pc, #44]	@ (8007b10 <prvCheckTasksWaitingTermination+0x58>)
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	3b01      	subs	r3, #1
 8007ae6:	4a0a      	ldr	r2, [pc, #40]	@ (8007b10 <prvCheckTasksWaitingTermination+0x58>)
 8007ae8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007aea:	f000 fa2f 	bl	8007f4c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007aee:	6878      	ldr	r0, [r7, #4]
 8007af0:	f000 f810 	bl	8007b14 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007af4:	4b06      	ldr	r3, [pc, #24]	@ (8007b10 <prvCheckTasksWaitingTermination+0x58>)
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d1e1      	bne.n	8007ac0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007afc:	bf00      	nop
 8007afe:	bf00      	nop
 8007b00:	3708      	adds	r7, #8
 8007b02:	46bd      	mov	sp, r7
 8007b04:	bd80      	pop	{r7, pc}
 8007b06:	bf00      	nop
 8007b08:	20000aac 	.word	0x20000aac
 8007b0c:	20000ad8 	.word	0x20000ad8
 8007b10:	20000ac0 	.word	0x20000ac0

08007b14 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007b14:	b580      	push	{r7, lr}
 8007b16:	b084      	sub	sp, #16
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	334c      	adds	r3, #76	@ 0x4c
 8007b20:	4618      	mov	r0, r3
 8007b22:	f001 f9cd 	bl	8008ec0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d108      	bne.n	8007b42 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b34:	4618      	mov	r0, r3
 8007b36:	f000 fb85 	bl	8008244 <vPortFree>
				vPortFree( pxTCB );
 8007b3a:	6878      	ldr	r0, [r7, #4]
 8007b3c:	f000 fb82 	bl	8008244 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007b40:	e019      	b.n	8007b76 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8007b48:	2b01      	cmp	r3, #1
 8007b4a:	d103      	bne.n	8007b54 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007b4c:	6878      	ldr	r0, [r7, #4]
 8007b4e:	f000 fb79 	bl	8008244 <vPortFree>
	}
 8007b52:	e010      	b.n	8007b76 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8007b5a:	2b02      	cmp	r3, #2
 8007b5c:	d00b      	beq.n	8007b76 <prvDeleteTCB+0x62>
	__asm volatile
 8007b5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b62:	f383 8811 	msr	BASEPRI, r3
 8007b66:	f3bf 8f6f 	isb	sy
 8007b6a:	f3bf 8f4f 	dsb	sy
 8007b6e:	60fb      	str	r3, [r7, #12]
}
 8007b70:	bf00      	nop
 8007b72:	bf00      	nop
 8007b74:	e7fd      	b.n	8007b72 <prvDeleteTCB+0x5e>
	}
 8007b76:	bf00      	nop
 8007b78:	3710      	adds	r7, #16
 8007b7a:	46bd      	mov	sp, r7
 8007b7c:	bd80      	pop	{r7, pc}
	...

08007b80 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007b80:	b480      	push	{r7}
 8007b82:	b083      	sub	sp, #12
 8007b84:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007b86:	4b0c      	ldr	r3, [pc, #48]	@ (8007bb8 <prvResetNextTaskUnblockTime+0x38>)
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d104      	bne.n	8007b9a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007b90:	4b0a      	ldr	r3, [pc, #40]	@ (8007bbc <prvResetNextTaskUnblockTime+0x3c>)
 8007b92:	f04f 32ff 	mov.w	r2, #4294967295
 8007b96:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007b98:	e008      	b.n	8007bac <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b9a:	4b07      	ldr	r3, [pc, #28]	@ (8007bb8 <prvResetNextTaskUnblockTime+0x38>)
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	68db      	ldr	r3, [r3, #12]
 8007ba0:	68db      	ldr	r3, [r3, #12]
 8007ba2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	685b      	ldr	r3, [r3, #4]
 8007ba8:	4a04      	ldr	r2, [pc, #16]	@ (8007bbc <prvResetNextTaskUnblockTime+0x3c>)
 8007baa:	6013      	str	r3, [r2, #0]
}
 8007bac:	bf00      	nop
 8007bae:	370c      	adds	r7, #12
 8007bb0:	46bd      	mov	sp, r7
 8007bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb6:	4770      	bx	lr
 8007bb8:	20000a90 	.word	0x20000a90
 8007bbc:	20000af8 	.word	0x20000af8

08007bc0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007bc0:	b580      	push	{r7, lr}
 8007bc2:	b084      	sub	sp, #16
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]
 8007bc8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007bca:	4b29      	ldr	r3, [pc, #164]	@ (8007c70 <prvAddCurrentTaskToDelayedList+0xb0>)
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007bd0:	4b28      	ldr	r3, [pc, #160]	@ (8007c74 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	3304      	adds	r3, #4
 8007bd6:	4618      	mov	r0, r3
 8007bd8:	f7ff fad2 	bl	8007180 <uxListRemove>
 8007bdc:	4603      	mov	r3, r0
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d10b      	bne.n	8007bfa <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8007be2:	4b24      	ldr	r3, [pc, #144]	@ (8007c74 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007be8:	2201      	movs	r2, #1
 8007bea:	fa02 f303 	lsl.w	r3, r2, r3
 8007bee:	43da      	mvns	r2, r3
 8007bf0:	4b21      	ldr	r3, [pc, #132]	@ (8007c78 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	4013      	ands	r3, r2
 8007bf6:	4a20      	ldr	r2, [pc, #128]	@ (8007c78 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007bf8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c00:	d10a      	bne.n	8007c18 <prvAddCurrentTaskToDelayedList+0x58>
 8007c02:	683b      	ldr	r3, [r7, #0]
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d007      	beq.n	8007c18 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007c08:	4b1a      	ldr	r3, [pc, #104]	@ (8007c74 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	3304      	adds	r3, #4
 8007c0e:	4619      	mov	r1, r3
 8007c10:	481a      	ldr	r0, [pc, #104]	@ (8007c7c <prvAddCurrentTaskToDelayedList+0xbc>)
 8007c12:	f7ff fa58 	bl	80070c6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007c16:	e026      	b.n	8007c66 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007c18:	68fa      	ldr	r2, [r7, #12]
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	4413      	add	r3, r2
 8007c1e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007c20:	4b14      	ldr	r3, [pc, #80]	@ (8007c74 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	68ba      	ldr	r2, [r7, #8]
 8007c26:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007c28:	68ba      	ldr	r2, [r7, #8]
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	429a      	cmp	r2, r3
 8007c2e:	d209      	bcs.n	8007c44 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007c30:	4b13      	ldr	r3, [pc, #76]	@ (8007c80 <prvAddCurrentTaskToDelayedList+0xc0>)
 8007c32:	681a      	ldr	r2, [r3, #0]
 8007c34:	4b0f      	ldr	r3, [pc, #60]	@ (8007c74 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	3304      	adds	r3, #4
 8007c3a:	4619      	mov	r1, r3
 8007c3c:	4610      	mov	r0, r2
 8007c3e:	f7ff fa66 	bl	800710e <vListInsert>
}
 8007c42:	e010      	b.n	8007c66 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007c44:	4b0f      	ldr	r3, [pc, #60]	@ (8007c84 <prvAddCurrentTaskToDelayedList+0xc4>)
 8007c46:	681a      	ldr	r2, [r3, #0]
 8007c48:	4b0a      	ldr	r3, [pc, #40]	@ (8007c74 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	3304      	adds	r3, #4
 8007c4e:	4619      	mov	r1, r3
 8007c50:	4610      	mov	r0, r2
 8007c52:	f7ff fa5c 	bl	800710e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007c56:	4b0c      	ldr	r3, [pc, #48]	@ (8007c88 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	68ba      	ldr	r2, [r7, #8]
 8007c5c:	429a      	cmp	r2, r3
 8007c5e:	d202      	bcs.n	8007c66 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007c60:	4a09      	ldr	r2, [pc, #36]	@ (8007c88 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007c62:	68bb      	ldr	r3, [r7, #8]
 8007c64:	6013      	str	r3, [r2, #0]
}
 8007c66:	bf00      	nop
 8007c68:	3710      	adds	r7, #16
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	bd80      	pop	{r7, pc}
 8007c6e:	bf00      	nop
 8007c70:	20000adc 	.word	0x20000adc
 8007c74:	200009d8 	.word	0x200009d8
 8007c78:	20000ae0 	.word	0x20000ae0
 8007c7c:	20000ac4 	.word	0x20000ac4
 8007c80:	20000a94 	.word	0x20000a94
 8007c84:	20000a90 	.word	0x20000a90
 8007c88:	20000af8 	.word	0x20000af8

08007c8c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007c8c:	b480      	push	{r7}
 8007c8e:	b085      	sub	sp, #20
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	60f8      	str	r0, [r7, #12]
 8007c94:	60b9      	str	r1, [r7, #8]
 8007c96:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	3b04      	subs	r3, #4
 8007c9c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007ca4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	3b04      	subs	r3, #4
 8007caa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007cac:	68bb      	ldr	r3, [r7, #8]
 8007cae:	f023 0201 	bic.w	r2, r3, #1
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	3b04      	subs	r3, #4
 8007cba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007cbc:	4a0c      	ldr	r2, [pc, #48]	@ (8007cf0 <pxPortInitialiseStack+0x64>)
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	3b14      	subs	r3, #20
 8007cc6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007cc8:	687a      	ldr	r2, [r7, #4]
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	3b04      	subs	r3, #4
 8007cd2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	f06f 0202 	mvn.w	r2, #2
 8007cda:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	3b20      	subs	r3, #32
 8007ce0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
}
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	3714      	adds	r7, #20
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cee:	4770      	bx	lr
 8007cf0:	08007cf5 	.word	0x08007cf5

08007cf4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007cf4:	b480      	push	{r7}
 8007cf6:	b085      	sub	sp, #20
 8007cf8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007cfa:	2300      	movs	r3, #0
 8007cfc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007cfe:	4b13      	ldr	r3, [pc, #76]	@ (8007d4c <prvTaskExitError+0x58>)
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d06:	d00b      	beq.n	8007d20 <prvTaskExitError+0x2c>
	__asm volatile
 8007d08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d0c:	f383 8811 	msr	BASEPRI, r3
 8007d10:	f3bf 8f6f 	isb	sy
 8007d14:	f3bf 8f4f 	dsb	sy
 8007d18:	60fb      	str	r3, [r7, #12]
}
 8007d1a:	bf00      	nop
 8007d1c:	bf00      	nop
 8007d1e:	e7fd      	b.n	8007d1c <prvTaskExitError+0x28>
	__asm volatile
 8007d20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d24:	f383 8811 	msr	BASEPRI, r3
 8007d28:	f3bf 8f6f 	isb	sy
 8007d2c:	f3bf 8f4f 	dsb	sy
 8007d30:	60bb      	str	r3, [r7, #8]
}
 8007d32:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007d34:	bf00      	nop
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d0fc      	beq.n	8007d36 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007d3c:	bf00      	nop
 8007d3e:	bf00      	nop
 8007d40:	3714      	adds	r7, #20
 8007d42:	46bd      	mov	sp, r7
 8007d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d48:	4770      	bx	lr
 8007d4a:	bf00      	nop
 8007d4c:	2000000c 	.word	0x2000000c

08007d50 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007d50:	4b07      	ldr	r3, [pc, #28]	@ (8007d70 <pxCurrentTCBConst2>)
 8007d52:	6819      	ldr	r1, [r3, #0]
 8007d54:	6808      	ldr	r0, [r1, #0]
 8007d56:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d5a:	f380 8809 	msr	PSP, r0
 8007d5e:	f3bf 8f6f 	isb	sy
 8007d62:	f04f 0000 	mov.w	r0, #0
 8007d66:	f380 8811 	msr	BASEPRI, r0
 8007d6a:	4770      	bx	lr
 8007d6c:	f3af 8000 	nop.w

08007d70 <pxCurrentTCBConst2>:
 8007d70:	200009d8 	.word	0x200009d8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007d74:	bf00      	nop
 8007d76:	bf00      	nop

08007d78 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007d78:	4808      	ldr	r0, [pc, #32]	@ (8007d9c <prvPortStartFirstTask+0x24>)
 8007d7a:	6800      	ldr	r0, [r0, #0]
 8007d7c:	6800      	ldr	r0, [r0, #0]
 8007d7e:	f380 8808 	msr	MSP, r0
 8007d82:	f04f 0000 	mov.w	r0, #0
 8007d86:	f380 8814 	msr	CONTROL, r0
 8007d8a:	b662      	cpsie	i
 8007d8c:	b661      	cpsie	f
 8007d8e:	f3bf 8f4f 	dsb	sy
 8007d92:	f3bf 8f6f 	isb	sy
 8007d96:	df00      	svc	0
 8007d98:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007d9a:	bf00      	nop
 8007d9c:	e000ed08 	.word	0xe000ed08

08007da0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007da0:	b580      	push	{r7, lr}
 8007da2:	b086      	sub	sp, #24
 8007da4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007da6:	4b47      	ldr	r3, [pc, #284]	@ (8007ec4 <xPortStartScheduler+0x124>)
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	4a47      	ldr	r2, [pc, #284]	@ (8007ec8 <xPortStartScheduler+0x128>)
 8007dac:	4293      	cmp	r3, r2
 8007dae:	d10b      	bne.n	8007dc8 <xPortStartScheduler+0x28>
	__asm volatile
 8007db0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007db4:	f383 8811 	msr	BASEPRI, r3
 8007db8:	f3bf 8f6f 	isb	sy
 8007dbc:	f3bf 8f4f 	dsb	sy
 8007dc0:	613b      	str	r3, [r7, #16]
}
 8007dc2:	bf00      	nop
 8007dc4:	bf00      	nop
 8007dc6:	e7fd      	b.n	8007dc4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007dc8:	4b3e      	ldr	r3, [pc, #248]	@ (8007ec4 <xPortStartScheduler+0x124>)
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	4a3f      	ldr	r2, [pc, #252]	@ (8007ecc <xPortStartScheduler+0x12c>)
 8007dce:	4293      	cmp	r3, r2
 8007dd0:	d10b      	bne.n	8007dea <xPortStartScheduler+0x4a>
	__asm volatile
 8007dd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dd6:	f383 8811 	msr	BASEPRI, r3
 8007dda:	f3bf 8f6f 	isb	sy
 8007dde:	f3bf 8f4f 	dsb	sy
 8007de2:	60fb      	str	r3, [r7, #12]
}
 8007de4:	bf00      	nop
 8007de6:	bf00      	nop
 8007de8:	e7fd      	b.n	8007de6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007dea:	4b39      	ldr	r3, [pc, #228]	@ (8007ed0 <xPortStartScheduler+0x130>)
 8007dec:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007dee:	697b      	ldr	r3, [r7, #20]
 8007df0:	781b      	ldrb	r3, [r3, #0]
 8007df2:	b2db      	uxtb	r3, r3
 8007df4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007df6:	697b      	ldr	r3, [r7, #20]
 8007df8:	22ff      	movs	r2, #255	@ 0xff
 8007dfa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007dfc:	697b      	ldr	r3, [r7, #20]
 8007dfe:	781b      	ldrb	r3, [r3, #0]
 8007e00:	b2db      	uxtb	r3, r3
 8007e02:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007e04:	78fb      	ldrb	r3, [r7, #3]
 8007e06:	b2db      	uxtb	r3, r3
 8007e08:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007e0c:	b2da      	uxtb	r2, r3
 8007e0e:	4b31      	ldr	r3, [pc, #196]	@ (8007ed4 <xPortStartScheduler+0x134>)
 8007e10:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007e12:	4b31      	ldr	r3, [pc, #196]	@ (8007ed8 <xPortStartScheduler+0x138>)
 8007e14:	2207      	movs	r2, #7
 8007e16:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007e18:	e009      	b.n	8007e2e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8007e1a:	4b2f      	ldr	r3, [pc, #188]	@ (8007ed8 <xPortStartScheduler+0x138>)
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	3b01      	subs	r3, #1
 8007e20:	4a2d      	ldr	r2, [pc, #180]	@ (8007ed8 <xPortStartScheduler+0x138>)
 8007e22:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007e24:	78fb      	ldrb	r3, [r7, #3]
 8007e26:	b2db      	uxtb	r3, r3
 8007e28:	005b      	lsls	r3, r3, #1
 8007e2a:	b2db      	uxtb	r3, r3
 8007e2c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007e2e:	78fb      	ldrb	r3, [r7, #3]
 8007e30:	b2db      	uxtb	r3, r3
 8007e32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e36:	2b80      	cmp	r3, #128	@ 0x80
 8007e38:	d0ef      	beq.n	8007e1a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007e3a:	4b27      	ldr	r3, [pc, #156]	@ (8007ed8 <xPortStartScheduler+0x138>)
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	f1c3 0307 	rsb	r3, r3, #7
 8007e42:	2b04      	cmp	r3, #4
 8007e44:	d00b      	beq.n	8007e5e <xPortStartScheduler+0xbe>
	__asm volatile
 8007e46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e4a:	f383 8811 	msr	BASEPRI, r3
 8007e4e:	f3bf 8f6f 	isb	sy
 8007e52:	f3bf 8f4f 	dsb	sy
 8007e56:	60bb      	str	r3, [r7, #8]
}
 8007e58:	bf00      	nop
 8007e5a:	bf00      	nop
 8007e5c:	e7fd      	b.n	8007e5a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007e5e:	4b1e      	ldr	r3, [pc, #120]	@ (8007ed8 <xPortStartScheduler+0x138>)
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	021b      	lsls	r3, r3, #8
 8007e64:	4a1c      	ldr	r2, [pc, #112]	@ (8007ed8 <xPortStartScheduler+0x138>)
 8007e66:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007e68:	4b1b      	ldr	r3, [pc, #108]	@ (8007ed8 <xPortStartScheduler+0x138>)
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007e70:	4a19      	ldr	r2, [pc, #100]	@ (8007ed8 <xPortStartScheduler+0x138>)
 8007e72:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	b2da      	uxtb	r2, r3
 8007e78:	697b      	ldr	r3, [r7, #20]
 8007e7a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007e7c:	4b17      	ldr	r3, [pc, #92]	@ (8007edc <xPortStartScheduler+0x13c>)
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	4a16      	ldr	r2, [pc, #88]	@ (8007edc <xPortStartScheduler+0x13c>)
 8007e82:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007e86:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007e88:	4b14      	ldr	r3, [pc, #80]	@ (8007edc <xPortStartScheduler+0x13c>)
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	4a13      	ldr	r2, [pc, #76]	@ (8007edc <xPortStartScheduler+0x13c>)
 8007e8e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007e92:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007e94:	f000 f8da 	bl	800804c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007e98:	4b11      	ldr	r3, [pc, #68]	@ (8007ee0 <xPortStartScheduler+0x140>)
 8007e9a:	2200      	movs	r2, #0
 8007e9c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007e9e:	f000 f8f9 	bl	8008094 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007ea2:	4b10      	ldr	r3, [pc, #64]	@ (8007ee4 <xPortStartScheduler+0x144>)
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	4a0f      	ldr	r2, [pc, #60]	@ (8007ee4 <xPortStartScheduler+0x144>)
 8007ea8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8007eac:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007eae:	f7ff ff63 	bl	8007d78 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007eb2:	f7ff fd45 	bl	8007940 <vTaskSwitchContext>
	prvTaskExitError();
 8007eb6:	f7ff ff1d 	bl	8007cf4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007eba:	2300      	movs	r3, #0
}
 8007ebc:	4618      	mov	r0, r3
 8007ebe:	3718      	adds	r7, #24
 8007ec0:	46bd      	mov	sp, r7
 8007ec2:	bd80      	pop	{r7, pc}
 8007ec4:	e000ed00 	.word	0xe000ed00
 8007ec8:	410fc271 	.word	0x410fc271
 8007ecc:	410fc270 	.word	0x410fc270
 8007ed0:	e000e400 	.word	0xe000e400
 8007ed4:	20000b04 	.word	0x20000b04
 8007ed8:	20000b08 	.word	0x20000b08
 8007edc:	e000ed20 	.word	0xe000ed20
 8007ee0:	2000000c 	.word	0x2000000c
 8007ee4:	e000ef34 	.word	0xe000ef34

08007ee8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007ee8:	b480      	push	{r7}
 8007eea:	b083      	sub	sp, #12
 8007eec:	af00      	add	r7, sp, #0
	__asm volatile
 8007eee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ef2:	f383 8811 	msr	BASEPRI, r3
 8007ef6:	f3bf 8f6f 	isb	sy
 8007efa:	f3bf 8f4f 	dsb	sy
 8007efe:	607b      	str	r3, [r7, #4]
}
 8007f00:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007f02:	4b10      	ldr	r3, [pc, #64]	@ (8007f44 <vPortEnterCritical+0x5c>)
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	3301      	adds	r3, #1
 8007f08:	4a0e      	ldr	r2, [pc, #56]	@ (8007f44 <vPortEnterCritical+0x5c>)
 8007f0a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007f0c:	4b0d      	ldr	r3, [pc, #52]	@ (8007f44 <vPortEnterCritical+0x5c>)
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	2b01      	cmp	r3, #1
 8007f12:	d110      	bne.n	8007f36 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007f14:	4b0c      	ldr	r3, [pc, #48]	@ (8007f48 <vPortEnterCritical+0x60>)
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	b2db      	uxtb	r3, r3
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d00b      	beq.n	8007f36 <vPortEnterCritical+0x4e>
	__asm volatile
 8007f1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f22:	f383 8811 	msr	BASEPRI, r3
 8007f26:	f3bf 8f6f 	isb	sy
 8007f2a:	f3bf 8f4f 	dsb	sy
 8007f2e:	603b      	str	r3, [r7, #0]
}
 8007f30:	bf00      	nop
 8007f32:	bf00      	nop
 8007f34:	e7fd      	b.n	8007f32 <vPortEnterCritical+0x4a>
	}
}
 8007f36:	bf00      	nop
 8007f38:	370c      	adds	r7, #12
 8007f3a:	46bd      	mov	sp, r7
 8007f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f40:	4770      	bx	lr
 8007f42:	bf00      	nop
 8007f44:	2000000c 	.word	0x2000000c
 8007f48:	e000ed04 	.word	0xe000ed04

08007f4c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007f4c:	b480      	push	{r7}
 8007f4e:	b083      	sub	sp, #12
 8007f50:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007f52:	4b12      	ldr	r3, [pc, #72]	@ (8007f9c <vPortExitCritical+0x50>)
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d10b      	bne.n	8007f72 <vPortExitCritical+0x26>
	__asm volatile
 8007f5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f5e:	f383 8811 	msr	BASEPRI, r3
 8007f62:	f3bf 8f6f 	isb	sy
 8007f66:	f3bf 8f4f 	dsb	sy
 8007f6a:	607b      	str	r3, [r7, #4]
}
 8007f6c:	bf00      	nop
 8007f6e:	bf00      	nop
 8007f70:	e7fd      	b.n	8007f6e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007f72:	4b0a      	ldr	r3, [pc, #40]	@ (8007f9c <vPortExitCritical+0x50>)
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	3b01      	subs	r3, #1
 8007f78:	4a08      	ldr	r2, [pc, #32]	@ (8007f9c <vPortExitCritical+0x50>)
 8007f7a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007f7c:	4b07      	ldr	r3, [pc, #28]	@ (8007f9c <vPortExitCritical+0x50>)
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d105      	bne.n	8007f90 <vPortExitCritical+0x44>
 8007f84:	2300      	movs	r3, #0
 8007f86:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007f88:	683b      	ldr	r3, [r7, #0]
 8007f8a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007f8e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007f90:	bf00      	nop
 8007f92:	370c      	adds	r7, #12
 8007f94:	46bd      	mov	sp, r7
 8007f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9a:	4770      	bx	lr
 8007f9c:	2000000c 	.word	0x2000000c

08007fa0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007fa0:	f3ef 8009 	mrs	r0, PSP
 8007fa4:	f3bf 8f6f 	isb	sy
 8007fa8:	4b15      	ldr	r3, [pc, #84]	@ (8008000 <pxCurrentTCBConst>)
 8007faa:	681a      	ldr	r2, [r3, #0]
 8007fac:	f01e 0f10 	tst.w	lr, #16
 8007fb0:	bf08      	it	eq
 8007fb2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007fb6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fba:	6010      	str	r0, [r2, #0]
 8007fbc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007fc0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007fc4:	f380 8811 	msr	BASEPRI, r0
 8007fc8:	f3bf 8f4f 	dsb	sy
 8007fcc:	f3bf 8f6f 	isb	sy
 8007fd0:	f7ff fcb6 	bl	8007940 <vTaskSwitchContext>
 8007fd4:	f04f 0000 	mov.w	r0, #0
 8007fd8:	f380 8811 	msr	BASEPRI, r0
 8007fdc:	bc09      	pop	{r0, r3}
 8007fde:	6819      	ldr	r1, [r3, #0]
 8007fe0:	6808      	ldr	r0, [r1, #0]
 8007fe2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fe6:	f01e 0f10 	tst.w	lr, #16
 8007fea:	bf08      	it	eq
 8007fec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007ff0:	f380 8809 	msr	PSP, r0
 8007ff4:	f3bf 8f6f 	isb	sy
 8007ff8:	4770      	bx	lr
 8007ffa:	bf00      	nop
 8007ffc:	f3af 8000 	nop.w

08008000 <pxCurrentTCBConst>:
 8008000:	200009d8 	.word	0x200009d8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008004:	bf00      	nop
 8008006:	bf00      	nop

08008008 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008008:	b580      	push	{r7, lr}
 800800a:	b082      	sub	sp, #8
 800800c:	af00      	add	r7, sp, #0
	__asm volatile
 800800e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008012:	f383 8811 	msr	BASEPRI, r3
 8008016:	f3bf 8f6f 	isb	sy
 800801a:	f3bf 8f4f 	dsb	sy
 800801e:	607b      	str	r3, [r7, #4]
}
 8008020:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008022:	f7ff fbd3 	bl	80077cc <xTaskIncrementTick>
 8008026:	4603      	mov	r3, r0
 8008028:	2b00      	cmp	r3, #0
 800802a:	d003      	beq.n	8008034 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800802c:	4b06      	ldr	r3, [pc, #24]	@ (8008048 <SysTick_Handler+0x40>)
 800802e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008032:	601a      	str	r2, [r3, #0]
 8008034:	2300      	movs	r3, #0
 8008036:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008038:	683b      	ldr	r3, [r7, #0]
 800803a:	f383 8811 	msr	BASEPRI, r3
}
 800803e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008040:	bf00      	nop
 8008042:	3708      	adds	r7, #8
 8008044:	46bd      	mov	sp, r7
 8008046:	bd80      	pop	{r7, pc}
 8008048:	e000ed04 	.word	0xe000ed04

0800804c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800804c:	b480      	push	{r7}
 800804e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008050:	4b0b      	ldr	r3, [pc, #44]	@ (8008080 <vPortSetupTimerInterrupt+0x34>)
 8008052:	2200      	movs	r2, #0
 8008054:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008056:	4b0b      	ldr	r3, [pc, #44]	@ (8008084 <vPortSetupTimerInterrupt+0x38>)
 8008058:	2200      	movs	r2, #0
 800805a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800805c:	4b0a      	ldr	r3, [pc, #40]	@ (8008088 <vPortSetupTimerInterrupt+0x3c>)
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	4a0a      	ldr	r2, [pc, #40]	@ (800808c <vPortSetupTimerInterrupt+0x40>)
 8008062:	fba2 2303 	umull	r2, r3, r2, r3
 8008066:	099b      	lsrs	r3, r3, #6
 8008068:	4a09      	ldr	r2, [pc, #36]	@ (8008090 <vPortSetupTimerInterrupt+0x44>)
 800806a:	3b01      	subs	r3, #1
 800806c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800806e:	4b04      	ldr	r3, [pc, #16]	@ (8008080 <vPortSetupTimerInterrupt+0x34>)
 8008070:	2207      	movs	r2, #7
 8008072:	601a      	str	r2, [r3, #0]
}
 8008074:	bf00      	nop
 8008076:	46bd      	mov	sp, r7
 8008078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807c:	4770      	bx	lr
 800807e:	bf00      	nop
 8008080:	e000e010 	.word	0xe000e010
 8008084:	e000e018 	.word	0xe000e018
 8008088:	20000000 	.word	0x20000000
 800808c:	10624dd3 	.word	0x10624dd3
 8008090:	e000e014 	.word	0xe000e014

08008094 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008094:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80080a4 <vPortEnableVFP+0x10>
 8008098:	6801      	ldr	r1, [r0, #0]
 800809a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800809e:	6001      	str	r1, [r0, #0]
 80080a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80080a2:	bf00      	nop
 80080a4:	e000ed88 	.word	0xe000ed88

080080a8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80080a8:	b580      	push	{r7, lr}
 80080aa:	b08a      	sub	sp, #40	@ 0x28
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80080b0:	2300      	movs	r3, #0
 80080b2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80080b4:	f7ff fade 	bl	8007674 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80080b8:	4b5c      	ldr	r3, [pc, #368]	@ (800822c <pvPortMalloc+0x184>)
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d101      	bne.n	80080c4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80080c0:	f000 f924 	bl	800830c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80080c4:	4b5a      	ldr	r3, [pc, #360]	@ (8008230 <pvPortMalloc+0x188>)
 80080c6:	681a      	ldr	r2, [r3, #0]
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	4013      	ands	r3, r2
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	f040 8095 	bne.w	80081fc <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d01e      	beq.n	8008116 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80080d8:	2208      	movs	r2, #8
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	4413      	add	r3, r2
 80080de:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	f003 0307 	and.w	r3, r3, #7
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d015      	beq.n	8008116 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	f023 0307 	bic.w	r3, r3, #7
 80080f0:	3308      	adds	r3, #8
 80080f2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	f003 0307 	and.w	r3, r3, #7
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d00b      	beq.n	8008116 <pvPortMalloc+0x6e>
	__asm volatile
 80080fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008102:	f383 8811 	msr	BASEPRI, r3
 8008106:	f3bf 8f6f 	isb	sy
 800810a:	f3bf 8f4f 	dsb	sy
 800810e:	617b      	str	r3, [r7, #20]
}
 8008110:	bf00      	nop
 8008112:	bf00      	nop
 8008114:	e7fd      	b.n	8008112 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	2b00      	cmp	r3, #0
 800811a:	d06f      	beq.n	80081fc <pvPortMalloc+0x154>
 800811c:	4b45      	ldr	r3, [pc, #276]	@ (8008234 <pvPortMalloc+0x18c>)
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	687a      	ldr	r2, [r7, #4]
 8008122:	429a      	cmp	r2, r3
 8008124:	d86a      	bhi.n	80081fc <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008126:	4b44      	ldr	r3, [pc, #272]	@ (8008238 <pvPortMalloc+0x190>)
 8008128:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800812a:	4b43      	ldr	r3, [pc, #268]	@ (8008238 <pvPortMalloc+0x190>)
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008130:	e004      	b.n	800813c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008134:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800813c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800813e:	685b      	ldr	r3, [r3, #4]
 8008140:	687a      	ldr	r2, [r7, #4]
 8008142:	429a      	cmp	r2, r3
 8008144:	d903      	bls.n	800814e <pvPortMalloc+0xa6>
 8008146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	2b00      	cmp	r3, #0
 800814c:	d1f1      	bne.n	8008132 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800814e:	4b37      	ldr	r3, [pc, #220]	@ (800822c <pvPortMalloc+0x184>)
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008154:	429a      	cmp	r2, r3
 8008156:	d051      	beq.n	80081fc <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008158:	6a3b      	ldr	r3, [r7, #32]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	2208      	movs	r2, #8
 800815e:	4413      	add	r3, r2
 8008160:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008164:	681a      	ldr	r2, [r3, #0]
 8008166:	6a3b      	ldr	r3, [r7, #32]
 8008168:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800816a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800816c:	685a      	ldr	r2, [r3, #4]
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	1ad2      	subs	r2, r2, r3
 8008172:	2308      	movs	r3, #8
 8008174:	005b      	lsls	r3, r3, #1
 8008176:	429a      	cmp	r2, r3
 8008178:	d920      	bls.n	80081bc <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800817a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	4413      	add	r3, r2
 8008180:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008182:	69bb      	ldr	r3, [r7, #24]
 8008184:	f003 0307 	and.w	r3, r3, #7
 8008188:	2b00      	cmp	r3, #0
 800818a:	d00b      	beq.n	80081a4 <pvPortMalloc+0xfc>
	__asm volatile
 800818c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008190:	f383 8811 	msr	BASEPRI, r3
 8008194:	f3bf 8f6f 	isb	sy
 8008198:	f3bf 8f4f 	dsb	sy
 800819c:	613b      	str	r3, [r7, #16]
}
 800819e:	bf00      	nop
 80081a0:	bf00      	nop
 80081a2:	e7fd      	b.n	80081a0 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80081a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081a6:	685a      	ldr	r2, [r3, #4]
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	1ad2      	subs	r2, r2, r3
 80081ac:	69bb      	ldr	r3, [r7, #24]
 80081ae:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80081b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081b2:	687a      	ldr	r2, [r7, #4]
 80081b4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80081b6:	69b8      	ldr	r0, [r7, #24]
 80081b8:	f000 f90a 	bl	80083d0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80081bc:	4b1d      	ldr	r3, [pc, #116]	@ (8008234 <pvPortMalloc+0x18c>)
 80081be:	681a      	ldr	r2, [r3, #0]
 80081c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081c2:	685b      	ldr	r3, [r3, #4]
 80081c4:	1ad3      	subs	r3, r2, r3
 80081c6:	4a1b      	ldr	r2, [pc, #108]	@ (8008234 <pvPortMalloc+0x18c>)
 80081c8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80081ca:	4b1a      	ldr	r3, [pc, #104]	@ (8008234 <pvPortMalloc+0x18c>)
 80081cc:	681a      	ldr	r2, [r3, #0]
 80081ce:	4b1b      	ldr	r3, [pc, #108]	@ (800823c <pvPortMalloc+0x194>)
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	429a      	cmp	r2, r3
 80081d4:	d203      	bcs.n	80081de <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80081d6:	4b17      	ldr	r3, [pc, #92]	@ (8008234 <pvPortMalloc+0x18c>)
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	4a18      	ldr	r2, [pc, #96]	@ (800823c <pvPortMalloc+0x194>)
 80081dc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80081de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081e0:	685a      	ldr	r2, [r3, #4]
 80081e2:	4b13      	ldr	r3, [pc, #76]	@ (8008230 <pvPortMalloc+0x188>)
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	431a      	orrs	r2, r3
 80081e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081ea:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80081ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081ee:	2200      	movs	r2, #0
 80081f0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80081f2:	4b13      	ldr	r3, [pc, #76]	@ (8008240 <pvPortMalloc+0x198>)
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	3301      	adds	r3, #1
 80081f8:	4a11      	ldr	r2, [pc, #68]	@ (8008240 <pvPortMalloc+0x198>)
 80081fa:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80081fc:	f7ff fa48 	bl	8007690 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008200:	69fb      	ldr	r3, [r7, #28]
 8008202:	f003 0307 	and.w	r3, r3, #7
 8008206:	2b00      	cmp	r3, #0
 8008208:	d00b      	beq.n	8008222 <pvPortMalloc+0x17a>
	__asm volatile
 800820a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800820e:	f383 8811 	msr	BASEPRI, r3
 8008212:	f3bf 8f6f 	isb	sy
 8008216:	f3bf 8f4f 	dsb	sy
 800821a:	60fb      	str	r3, [r7, #12]
}
 800821c:	bf00      	nop
 800821e:	bf00      	nop
 8008220:	e7fd      	b.n	800821e <pvPortMalloc+0x176>
	return pvReturn;
 8008222:	69fb      	ldr	r3, [r7, #28]
}
 8008224:	4618      	mov	r0, r3
 8008226:	3728      	adds	r7, #40	@ 0x28
 8008228:	46bd      	mov	sp, r7
 800822a:	bd80      	pop	{r7, pc}
 800822c:	200016cc 	.word	0x200016cc
 8008230:	200016e0 	.word	0x200016e0
 8008234:	200016d0 	.word	0x200016d0
 8008238:	200016c4 	.word	0x200016c4
 800823c:	200016d4 	.word	0x200016d4
 8008240:	200016d8 	.word	0x200016d8

08008244 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008244:	b580      	push	{r7, lr}
 8008246:	b086      	sub	sp, #24
 8008248:	af00      	add	r7, sp, #0
 800824a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	2b00      	cmp	r3, #0
 8008254:	d04f      	beq.n	80082f6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008256:	2308      	movs	r3, #8
 8008258:	425b      	negs	r3, r3
 800825a:	697a      	ldr	r2, [r7, #20]
 800825c:	4413      	add	r3, r2
 800825e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008260:	697b      	ldr	r3, [r7, #20]
 8008262:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008264:	693b      	ldr	r3, [r7, #16]
 8008266:	685a      	ldr	r2, [r3, #4]
 8008268:	4b25      	ldr	r3, [pc, #148]	@ (8008300 <vPortFree+0xbc>)
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	4013      	ands	r3, r2
 800826e:	2b00      	cmp	r3, #0
 8008270:	d10b      	bne.n	800828a <vPortFree+0x46>
	__asm volatile
 8008272:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008276:	f383 8811 	msr	BASEPRI, r3
 800827a:	f3bf 8f6f 	isb	sy
 800827e:	f3bf 8f4f 	dsb	sy
 8008282:	60fb      	str	r3, [r7, #12]
}
 8008284:	bf00      	nop
 8008286:	bf00      	nop
 8008288:	e7fd      	b.n	8008286 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800828a:	693b      	ldr	r3, [r7, #16]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	2b00      	cmp	r3, #0
 8008290:	d00b      	beq.n	80082aa <vPortFree+0x66>
	__asm volatile
 8008292:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008296:	f383 8811 	msr	BASEPRI, r3
 800829a:	f3bf 8f6f 	isb	sy
 800829e:	f3bf 8f4f 	dsb	sy
 80082a2:	60bb      	str	r3, [r7, #8]
}
 80082a4:	bf00      	nop
 80082a6:	bf00      	nop
 80082a8:	e7fd      	b.n	80082a6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80082aa:	693b      	ldr	r3, [r7, #16]
 80082ac:	685a      	ldr	r2, [r3, #4]
 80082ae:	4b14      	ldr	r3, [pc, #80]	@ (8008300 <vPortFree+0xbc>)
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	4013      	ands	r3, r2
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d01e      	beq.n	80082f6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80082b8:	693b      	ldr	r3, [r7, #16]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d11a      	bne.n	80082f6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80082c0:	693b      	ldr	r3, [r7, #16]
 80082c2:	685a      	ldr	r2, [r3, #4]
 80082c4:	4b0e      	ldr	r3, [pc, #56]	@ (8008300 <vPortFree+0xbc>)
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	43db      	mvns	r3, r3
 80082ca:	401a      	ands	r2, r3
 80082cc:	693b      	ldr	r3, [r7, #16]
 80082ce:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80082d0:	f7ff f9d0 	bl	8007674 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80082d4:	693b      	ldr	r3, [r7, #16]
 80082d6:	685a      	ldr	r2, [r3, #4]
 80082d8:	4b0a      	ldr	r3, [pc, #40]	@ (8008304 <vPortFree+0xc0>)
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	4413      	add	r3, r2
 80082de:	4a09      	ldr	r2, [pc, #36]	@ (8008304 <vPortFree+0xc0>)
 80082e0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80082e2:	6938      	ldr	r0, [r7, #16]
 80082e4:	f000 f874 	bl	80083d0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80082e8:	4b07      	ldr	r3, [pc, #28]	@ (8008308 <vPortFree+0xc4>)
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	3301      	adds	r3, #1
 80082ee:	4a06      	ldr	r2, [pc, #24]	@ (8008308 <vPortFree+0xc4>)
 80082f0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80082f2:	f7ff f9cd 	bl	8007690 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80082f6:	bf00      	nop
 80082f8:	3718      	adds	r7, #24
 80082fa:	46bd      	mov	sp, r7
 80082fc:	bd80      	pop	{r7, pc}
 80082fe:	bf00      	nop
 8008300:	200016e0 	.word	0x200016e0
 8008304:	200016d0 	.word	0x200016d0
 8008308:	200016dc 	.word	0x200016dc

0800830c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800830c:	b480      	push	{r7}
 800830e:	b085      	sub	sp, #20
 8008310:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008312:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8008316:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008318:	4b27      	ldr	r3, [pc, #156]	@ (80083b8 <prvHeapInit+0xac>)
 800831a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	f003 0307 	and.w	r3, r3, #7
 8008322:	2b00      	cmp	r3, #0
 8008324:	d00c      	beq.n	8008340 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	3307      	adds	r3, #7
 800832a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	f023 0307 	bic.w	r3, r3, #7
 8008332:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008334:	68ba      	ldr	r2, [r7, #8]
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	1ad3      	subs	r3, r2, r3
 800833a:	4a1f      	ldr	r2, [pc, #124]	@ (80083b8 <prvHeapInit+0xac>)
 800833c:	4413      	add	r3, r2
 800833e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008344:	4a1d      	ldr	r2, [pc, #116]	@ (80083bc <prvHeapInit+0xb0>)
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800834a:	4b1c      	ldr	r3, [pc, #112]	@ (80083bc <prvHeapInit+0xb0>)
 800834c:	2200      	movs	r2, #0
 800834e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	68ba      	ldr	r2, [r7, #8]
 8008354:	4413      	add	r3, r2
 8008356:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008358:	2208      	movs	r2, #8
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	1a9b      	subs	r3, r3, r2
 800835e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	f023 0307 	bic.w	r3, r3, #7
 8008366:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	4a15      	ldr	r2, [pc, #84]	@ (80083c0 <prvHeapInit+0xb4>)
 800836c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800836e:	4b14      	ldr	r3, [pc, #80]	@ (80083c0 <prvHeapInit+0xb4>)
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	2200      	movs	r2, #0
 8008374:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008376:	4b12      	ldr	r3, [pc, #72]	@ (80083c0 <prvHeapInit+0xb4>)
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	2200      	movs	r2, #0
 800837c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008382:	683b      	ldr	r3, [r7, #0]
 8008384:	68fa      	ldr	r2, [r7, #12]
 8008386:	1ad2      	subs	r2, r2, r3
 8008388:	683b      	ldr	r3, [r7, #0]
 800838a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800838c:	4b0c      	ldr	r3, [pc, #48]	@ (80083c0 <prvHeapInit+0xb4>)
 800838e:	681a      	ldr	r2, [r3, #0]
 8008390:	683b      	ldr	r3, [r7, #0]
 8008392:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008394:	683b      	ldr	r3, [r7, #0]
 8008396:	685b      	ldr	r3, [r3, #4]
 8008398:	4a0a      	ldr	r2, [pc, #40]	@ (80083c4 <prvHeapInit+0xb8>)
 800839a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800839c:	683b      	ldr	r3, [r7, #0]
 800839e:	685b      	ldr	r3, [r3, #4]
 80083a0:	4a09      	ldr	r2, [pc, #36]	@ (80083c8 <prvHeapInit+0xbc>)
 80083a2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80083a4:	4b09      	ldr	r3, [pc, #36]	@ (80083cc <prvHeapInit+0xc0>)
 80083a6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80083aa:	601a      	str	r2, [r3, #0]
}
 80083ac:	bf00      	nop
 80083ae:	3714      	adds	r7, #20
 80083b0:	46bd      	mov	sp, r7
 80083b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b6:	4770      	bx	lr
 80083b8:	20000b0c 	.word	0x20000b0c
 80083bc:	200016c4 	.word	0x200016c4
 80083c0:	200016cc 	.word	0x200016cc
 80083c4:	200016d4 	.word	0x200016d4
 80083c8:	200016d0 	.word	0x200016d0
 80083cc:	200016e0 	.word	0x200016e0

080083d0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80083d0:	b480      	push	{r7}
 80083d2:	b085      	sub	sp, #20
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80083d8:	4b28      	ldr	r3, [pc, #160]	@ (800847c <prvInsertBlockIntoFreeList+0xac>)
 80083da:	60fb      	str	r3, [r7, #12]
 80083dc:	e002      	b.n	80083e4 <prvInsertBlockIntoFreeList+0x14>
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	60fb      	str	r3, [r7, #12]
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	687a      	ldr	r2, [r7, #4]
 80083ea:	429a      	cmp	r2, r3
 80083ec:	d8f7      	bhi.n	80083de <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	685b      	ldr	r3, [r3, #4]
 80083f6:	68ba      	ldr	r2, [r7, #8]
 80083f8:	4413      	add	r3, r2
 80083fa:	687a      	ldr	r2, [r7, #4]
 80083fc:	429a      	cmp	r2, r3
 80083fe:	d108      	bne.n	8008412 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	685a      	ldr	r2, [r3, #4]
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	685b      	ldr	r3, [r3, #4]
 8008408:	441a      	add	r2, r3
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	685b      	ldr	r3, [r3, #4]
 800841a:	68ba      	ldr	r2, [r7, #8]
 800841c:	441a      	add	r2, r3
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	429a      	cmp	r2, r3
 8008424:	d118      	bne.n	8008458 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	681a      	ldr	r2, [r3, #0]
 800842a:	4b15      	ldr	r3, [pc, #84]	@ (8008480 <prvInsertBlockIntoFreeList+0xb0>)
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	429a      	cmp	r2, r3
 8008430:	d00d      	beq.n	800844e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	685a      	ldr	r2, [r3, #4]
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	685b      	ldr	r3, [r3, #4]
 800843c:	441a      	add	r2, r3
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	681a      	ldr	r2, [r3, #0]
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	601a      	str	r2, [r3, #0]
 800844c:	e008      	b.n	8008460 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800844e:	4b0c      	ldr	r3, [pc, #48]	@ (8008480 <prvInsertBlockIntoFreeList+0xb0>)
 8008450:	681a      	ldr	r2, [r3, #0]
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	601a      	str	r2, [r3, #0]
 8008456:	e003      	b.n	8008460 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	681a      	ldr	r2, [r3, #0]
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008460:	68fa      	ldr	r2, [r7, #12]
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	429a      	cmp	r2, r3
 8008466:	d002      	beq.n	800846e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	687a      	ldr	r2, [r7, #4]
 800846c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800846e:	bf00      	nop
 8008470:	3714      	adds	r7, #20
 8008472:	46bd      	mov	sp, r7
 8008474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008478:	4770      	bx	lr
 800847a:	bf00      	nop
 800847c:	200016c4 	.word	0x200016c4
 8008480:	200016cc 	.word	0x200016cc

08008484 <MCP23S17_Init>:
#include "drv_led.h"
#include "spi.h"

uint8_t etat_des_LEDs = 0xff;

void MCP23S17_Init( void){
 8008484:	b580      	push	{r7, lr}
 8008486:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET); //reset High
 8008488:	2201      	movs	r2, #1
 800848a:	2101      	movs	r1, #1
 800848c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008490:	f7f9 fcf0 	bl	8001e74 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);	//CS High
 8008494:	2201      	movs	r2, #1
 8008496:	2180      	movs	r1, #128	@ 0x80
 8008498:	480a      	ldr	r0, [pc, #40]	@ (80084c4 <MCP23S17_Init+0x40>)
 800849a:	f7f9 fceb 	bl	8001e74 <HAL_GPIO_WritePin>

	// Configurer tous les GPIO comme sorties
	MCP23S17_Write(IODIRA, 0x00);
 800849e:	2100      	movs	r1, #0
 80084a0:	2000      	movs	r0, #0
 80084a2:	f000 f811 	bl	80084c8 <MCP23S17_Write>
	MCP23S17_Write(IODIRB, 0x00);
 80084a6:	2100      	movs	r1, #0
 80084a8:	2001      	movs	r0, #1
 80084aa:	f000 f80d 	bl	80084c8 <MCP23S17_Write>

	// Eteindre toutes les led
	MCP23S17_Write(MCPGPIOA, 0xff);
 80084ae:	21ff      	movs	r1, #255	@ 0xff
 80084b0:	2012      	movs	r0, #18
 80084b2:	f000 f809 	bl	80084c8 <MCP23S17_Write>
	MCP23S17_Write(MCPGPIOB, 0xff);
 80084b6:	21ff      	movs	r1, #255	@ 0xff
 80084b8:	2013      	movs	r0, #19
 80084ba:	f000 f805 	bl	80084c8 <MCP23S17_Write>
}
 80084be:	bf00      	nop
 80084c0:	bd80      	pop	{r7, pc}
 80084c2:	bf00      	nop
 80084c4:	48000400 	.word	0x48000400

080084c8 <MCP23S17_Write>:

// Fonction pour écrire dans un registre du MCP23S17
void MCP23S17_Write( uint8_t reg, uint8_t value) {
 80084c8:	b580      	push	{r7, lr}
 80084ca:	b084      	sub	sp, #16
 80084cc:	af00      	add	r7, sp, #0
 80084ce:	4603      	mov	r3, r0
 80084d0:	460a      	mov	r2, r1
 80084d2:	71fb      	strb	r3, [r7, #7]
 80084d4:	4613      	mov	r3, r2
 80084d6:	71bb      	strb	r3, [r7, #6]
	uint8_t data[3] = {MCP23S17_ADDR_WRITE, reg, value};
 80084d8:	2340      	movs	r3, #64	@ 0x40
 80084da:	733b      	strb	r3, [r7, #12]
 80084dc:	79fb      	ldrb	r3, [r7, #7]
 80084de:	737b      	strb	r3, [r7, #13]
 80084e0:	79bb      	ldrb	r3, [r7, #6]
 80084e2:	73bb      	strb	r3, [r7, #14]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET); // CS Low
 80084e4:	2200      	movs	r2, #0
 80084e6:	2180      	movs	r1, #128	@ 0x80
 80084e8:	4809      	ldr	r0, [pc, #36]	@ (8008510 <MCP23S17_Write+0x48>)
 80084ea:	f7f9 fcc3 	bl	8001e74 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, data, 3, HAL_MAX_DELAY);
 80084ee:	f107 010c 	add.w	r1, r7, #12
 80084f2:	f04f 33ff 	mov.w	r3, #4294967295
 80084f6:	2203      	movs	r2, #3
 80084f8:	4806      	ldr	r0, [pc, #24]	@ (8008514 <MCP23S17_Write+0x4c>)
 80084fa:	f7fc fdb5 	bl	8005068 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);   // CS High
 80084fe:	2201      	movs	r2, #1
 8008500:	2180      	movs	r1, #128	@ 0x80
 8008502:	4803      	ldr	r0, [pc, #12]	@ (8008510 <MCP23S17_Write+0x48>)
 8008504:	f7f9 fcb6 	bl	8001e74 <HAL_GPIO_WritePin>
}
 8008508:	bf00      	nop
 800850a:	3710      	adds	r7, #16
 800850c:	46bd      	mov	sp, r7
 800850e:	bd80      	pop	{r7, pc}
 8008510:	48000400 	.word	0x48000400
 8008514:	20000898 	.word	0x20000898

08008518 <drv_led>:

uint8_t drv_led(uint8_t led_num, uint8_t gpio)
{
 8008518:	b580      	push	{r7, lr}
 800851a:	b082      	sub	sp, #8
 800851c:	af00      	add	r7, sp, #0
 800851e:	4603      	mov	r3, r0
 8008520:	460a      	mov	r2, r1
 8008522:	71fb      	strb	r3, [r7, #7]
 8008524:	4613      	mov	r3, r2
 8008526:	71bb      	strb	r3, [r7, #6]
	MCP23S17_Init();
 8008528:	f7ff ffac 	bl	8008484 <MCP23S17_Init>

	if((led_num>=0 && led_num<=7)!=0){
 800852c:	79fb      	ldrb	r3, [r7, #7]
 800852e:	2b07      	cmp	r3, #7
 8008530:	d80c      	bhi.n	800854c <drv_led+0x34>
		etat_des_LEDs ^= (1 << led_num);
 8008532:	79fb      	ldrb	r3, [r7, #7]
 8008534:	2201      	movs	r2, #1
 8008536:	fa02 f303 	lsl.w	r3, r2, r3
 800853a:	b25a      	sxtb	r2, r3
 800853c:	4b09      	ldr	r3, [pc, #36]	@ (8008564 <drv_led+0x4c>)
 800853e:	781b      	ldrb	r3, [r3, #0]
 8008540:	b25b      	sxtb	r3, r3
 8008542:	4053      	eors	r3, r2
 8008544:	b25b      	sxtb	r3, r3
 8008546:	b2da      	uxtb	r2, r3
 8008548:	4b06      	ldr	r3, [pc, #24]	@ (8008564 <drv_led+0x4c>)
 800854a:	701a      	strb	r2, [r3, #0]
	}
	// Allumer la LED (GPB0 à HIGH)
	MCP23S17_Write(gpio, etat_des_LEDs);
 800854c:	4b05      	ldr	r3, [pc, #20]	@ (8008564 <drv_led+0x4c>)
 800854e:	781a      	ldrb	r2, [r3, #0]
 8008550:	79bb      	ldrb	r3, [r7, #6]
 8008552:	4611      	mov	r1, r2
 8008554:	4618      	mov	r0, r3
 8008556:	f7ff ffb7 	bl	80084c8 <MCP23S17_Write>
	return 0;
 800855a:	2300      	movs	r3, #0
}
 800855c:	4618      	mov	r0, r3
 800855e:	3708      	adds	r7, #8
 8008560:	46bd      	mov	sp, r7
 8008562:	bd80      	pop	{r7, pc}
 8008564:	20000010 	.word	0x20000010

08008568 <drv_uart2_receive>:
#include "main.h"
#include "drv_uart2.h"
#include "usart.h"

uint8_t drv_uart2_receive(char * pData, uint16_t size)
{
 8008568:	b580      	push	{r7, lr}
 800856a:	b082      	sub	sp, #8
 800856c:	af00      	add	r7, sp, #0
 800856e:	6078      	str	r0, [r7, #4]
 8008570:	460b      	mov	r3, r1
 8008572:	807b      	strh	r3, [r7, #2]
	HAL_UART_Receive(&huart2, (uint8_t*)(pData), size, HAL_MAX_DELAY);
 8008574:	887a      	ldrh	r2, [r7, #2]
 8008576:	f04f 33ff 	mov.w	r3, #4294967295
 800857a:	6879      	ldr	r1, [r7, #4]
 800857c:	4803      	ldr	r0, [pc, #12]	@ (800858c <drv_uart2_receive+0x24>)
 800857e:	f7fd fbea 	bl	8005d56 <HAL_UART_Receive>

	return 0;	// Life's too short for error management
 8008582:	2300      	movs	r3, #0
}
 8008584:	4618      	mov	r0, r3
 8008586:	3708      	adds	r7, #8
 8008588:	46bd      	mov	sp, r7
 800858a:	bd80      	pop	{r7, pc}
 800858c:	2000094c 	.word	0x2000094c

08008590 <drv_uart2_transmit>:

uint8_t drv_uart2_transmit(const char * pData, uint16_t size)
{
 8008590:	b580      	push	{r7, lr}
 8008592:	b082      	sub	sp, #8
 8008594:	af00      	add	r7, sp, #0
 8008596:	6078      	str	r0, [r7, #4]
 8008598:	460b      	mov	r3, r1
 800859a:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, (uint8_t*)pData, size, HAL_MAX_DELAY);
 800859c:	887a      	ldrh	r2, [r7, #2]
 800859e:	f04f 33ff 	mov.w	r3, #4294967295
 80085a2:	6879      	ldr	r1, [r7, #4]
 80085a4:	4803      	ldr	r0, [pc, #12]	@ (80085b4 <drv_uart2_transmit+0x24>)
 80085a6:	f7fd fb4d 	bl	8005c44 <HAL_UART_Transmit>

	return 0;	// Srsly, don't do that kids
 80085aa:	2300      	movs	r3, #0
}
 80085ac:	4618      	mov	r0, r3
 80085ae:	3708      	adds	r7, #8
 80085b0:	46bd      	mov	sp, r7
 80085b2:	bd80      	pop	{r7, pc}
 80085b4:	2000094c 	.word	0x2000094c

080085b8 <sh_help>:
static int uart_write(char * s, uint16_t size) {
	HAL_UART_Transmit(&UART_DEVICE, (uint8_t*)s, size, HAL_MAX_DELAY);
	return size;
}

static int sh_help(h_shell_t * h_shell, int argc, char ** argv) {
 80085b8:	b590      	push	{r4, r7, lr}
 80085ba:	b089      	sub	sp, #36	@ 0x24
 80085bc:	af02      	add	r7, sp, #8
 80085be:	60f8      	str	r0, [r7, #12]
 80085c0:	60b9      	str	r1, [r7, #8]
 80085c2:	607a      	str	r2, [r7, #4]
	int i;
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 80085c4:	2300      	movs	r3, #0
 80085c6:	617b      	str	r3, [r7, #20]
 80085c8:	e029      	b.n	800861e <sh_help+0x66>
		int size;
		size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: %s\r\n", h_shell->func_list[i].c, h_shell->func_list[i].description);
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 80085d0:	68f9      	ldr	r1, [r7, #12]
 80085d2:	697a      	ldr	r2, [r7, #20]
 80085d4:	4613      	mov	r3, r2
 80085d6:	005b      	lsls	r3, r3, #1
 80085d8:	4413      	add	r3, r2
 80085da:	009b      	lsls	r3, r3, #2
 80085dc:	440b      	add	r3, r1
 80085de:	3304      	adds	r3, #4
 80085e0:	781b      	ldrb	r3, [r3, #0]
 80085e2:	461c      	mov	r4, r3
 80085e4:	68f9      	ldr	r1, [r7, #12]
 80085e6:	697a      	ldr	r2, [r7, #20]
 80085e8:	4613      	mov	r3, r2
 80085ea:	005b      	lsls	r3, r3, #1
 80085ec:	4413      	add	r3, r2
 80085ee:	009b      	lsls	r3, r3, #2
 80085f0:	440b      	add	r3, r1
 80085f2:	330c      	adds	r3, #12
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	9300      	str	r3, [sp, #0]
 80085f8:	4623      	mov	r3, r4
 80085fa:	4a0e      	ldr	r2, [pc, #56]	@ (8008634 <sh_help+0x7c>)
 80085fc:	2128      	movs	r1, #40	@ 0x28
 80085fe:	f000 fb3b 	bl	8008c78 <sniprintf>
 8008602:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	f8d3 3358 	ldr.w	r3, [r3, #856]	@ 0x358
 800860a:	68fa      	ldr	r2, [r7, #12]
 800860c:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8008610:	6939      	ldr	r1, [r7, #16]
 8008612:	b289      	uxth	r1, r1
 8008614:	4610      	mov	r0, r2
 8008616:	4798      	blx	r3
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 8008618:	697b      	ldr	r3, [r7, #20]
 800861a:	3301      	adds	r3, #1
 800861c:	617b      	str	r3, [r7, #20]
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	697a      	ldr	r2, [r7, #20]
 8008624:	429a      	cmp	r2, r3
 8008626:	dbd0      	blt.n	80085ca <sh_help+0x12>
	}

	return 0;
 8008628:	2300      	movs	r3, #0
}
 800862a:	4618      	mov	r0, r3
 800862c:	371c      	adds	r7, #28
 800862e:	46bd      	mov	sp, r7
 8008630:	bd90      	pop	{r4, r7, pc}
 8008632:	bf00      	nop
 8008634:	08009c64 	.word	0x08009c64

08008638 <shell_init>:

void shell_init(h_shell_t * h_shell) {
 8008638:	b580      	push	{r7, lr}
 800863a:	b084      	sub	sp, #16
 800863c:	af00      	add	r7, sp, #0
 800863e:	6078      	str	r0, [r7, #4]
	int size = 0;
 8008640:	2300      	movs	r3, #0
 8008642:	60fb      	str	r3, [r7, #12]

	h_shell->func_list_size = 0;
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	2200      	movs	r2, #0
 8008648:	601a      	str	r2, [r3, #0]

	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.2 =====\r\n");
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8008650:	4a16      	ldr	r2, [pc, #88]	@ (80086ac <shell_init+0x74>)
 8008652:	2128      	movs	r1, #40	@ 0x28
 8008654:	4618      	mov	r0, r3
 8008656:	f000 fb0f 	bl	8008c78 <sniprintf>
 800865a:	60f8      	str	r0, [r7, #12]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	f8d3 3358 	ldr.w	r3, [r3, #856]	@ 0x358
 8008662:	687a      	ldr	r2, [r7, #4]
 8008664:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8008668:	68f9      	ldr	r1, [r7, #12]
 800866a:	b289      	uxth	r1, r1
 800866c:	4610      	mov	r0, r2
 800866e:	4798      	blx	r3

	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "Correction TD (v0.2.1 du coup?)\r\n");
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8008676:	4a0e      	ldr	r2, [pc, #56]	@ (80086b0 <shell_init+0x78>)
 8008678:	2128      	movs	r1, #40	@ 0x28
 800867a:	4618      	mov	r0, r3
 800867c:	f000 fafc 	bl	8008c78 <sniprintf>
 8008680:	60f8      	str	r0, [r7, #12]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	f8d3 3358 	ldr.w	r3, [r3, #856]	@ 0x358
 8008688:	687a      	ldr	r2, [r7, #4]
 800868a:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800868e:	68f9      	ldr	r1, [r7, #12]
 8008690:	b289      	uxth	r1, r1
 8008692:	4610      	mov	r0, r2
 8008694:	4798      	blx	r3

	shell_add(h_shell, 'h', sh_help, "Help");
 8008696:	4b07      	ldr	r3, [pc, #28]	@ (80086b4 <shell_init+0x7c>)
 8008698:	4a07      	ldr	r2, [pc, #28]	@ (80086b8 <shell_init+0x80>)
 800869a:	2168      	movs	r1, #104	@ 0x68
 800869c:	6878      	ldr	r0, [r7, #4]
 800869e:	f000 f80d 	bl	80086bc <shell_add>
}
 80086a2:	bf00      	nop
 80086a4:	3710      	adds	r7, #16
 80086a6:	46bd      	mov	sp, r7
 80086a8:	bd80      	pop	{r7, pc}
 80086aa:	bf00      	nop
 80086ac:	08009c70 	.word	0x08009c70
 80086b0:	08009c98 	.word	0x08009c98
 80086b4:	08009cbc 	.word	0x08009cbc
 80086b8:	080085b9 	.word	0x080085b9

080086bc <shell_add>:

int shell_add(h_shell_t * h_shell, char c, shell_func_pointer_t pfunc, char * description) {
 80086bc:	b480      	push	{r7}
 80086be:	b085      	sub	sp, #20
 80086c0:	af00      	add	r7, sp, #0
 80086c2:	60f8      	str	r0, [r7, #12]
 80086c4:	607a      	str	r2, [r7, #4]
 80086c6:	603b      	str	r3, [r7, #0]
 80086c8:	460b      	mov	r3, r1
 80086ca:	72fb      	strb	r3, [r7, #11]
	if (h_shell->func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	2b3f      	cmp	r3, #63	@ 0x3f
 80086d2:	dc27      	bgt.n	8008724 <shell_add+0x68>
		h_shell->func_list[h_shell->func_list_size].c = c;
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	681a      	ldr	r2, [r3, #0]
 80086d8:	68f9      	ldr	r1, [r7, #12]
 80086da:	4613      	mov	r3, r2
 80086dc:	005b      	lsls	r3, r3, #1
 80086de:	4413      	add	r3, r2
 80086e0:	009b      	lsls	r3, r3, #2
 80086e2:	440b      	add	r3, r1
 80086e4:	3304      	adds	r3, #4
 80086e6:	7afa      	ldrb	r2, [r7, #11]
 80086e8:	701a      	strb	r2, [r3, #0]
		h_shell->func_list[h_shell->func_list_size].func = pfunc;
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	681a      	ldr	r2, [r3, #0]
 80086ee:	68f9      	ldr	r1, [r7, #12]
 80086f0:	4613      	mov	r3, r2
 80086f2:	005b      	lsls	r3, r3, #1
 80086f4:	4413      	add	r3, r2
 80086f6:	009b      	lsls	r3, r3, #2
 80086f8:	440b      	add	r3, r1
 80086fa:	3308      	adds	r3, #8
 80086fc:	687a      	ldr	r2, [r7, #4]
 80086fe:	601a      	str	r2, [r3, #0]
		h_shell->func_list[h_shell->func_list_size].description = description;
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	681a      	ldr	r2, [r3, #0]
 8008704:	68f9      	ldr	r1, [r7, #12]
 8008706:	4613      	mov	r3, r2
 8008708:	005b      	lsls	r3, r3, #1
 800870a:	4413      	add	r3, r2
 800870c:	009b      	lsls	r3, r3, #2
 800870e:	440b      	add	r3, r1
 8008710:	330c      	adds	r3, #12
 8008712:	683a      	ldr	r2, [r7, #0]
 8008714:	601a      	str	r2, [r3, #0]
		h_shell->func_list_size++;
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	1c5a      	adds	r2, r3, #1
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	601a      	str	r2, [r3, #0]
		return 0;
 8008720:	2300      	movs	r3, #0
 8008722:	e001      	b.n	8008728 <shell_add+0x6c>
	}

	return -1;
 8008724:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008728:	4618      	mov	r0, r3
 800872a:	3714      	adds	r7, #20
 800872c:	46bd      	mov	sp, r7
 800872e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008732:	4770      	bx	lr

08008734 <shell_exec>:

static int shell_exec(h_shell_t * h_shell, char * buf) {
 8008734:	b580      	push	{r7, lr}
 8008736:	b090      	sub	sp, #64	@ 0x40
 8008738:	af00      	add	r7, sp, #0
 800873a:	6078      	str	r0, [r7, #4]
 800873c:	6039      	str	r1, [r7, #0]
	int i;

	char c = buf[0];
 800873e:	683b      	ldr	r3, [r7, #0]
 8008740:	781b      	ldrb	r3, [r3, #0]
 8008742:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 8008746:	2300      	movs	r3, #0
 8008748:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800874a:	e041      	b.n	80087d0 <shell_exec+0x9c>
		if (h_shell->func_list[i].c == c) {
 800874c:	6879      	ldr	r1, [r7, #4]
 800874e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008750:	4613      	mov	r3, r2
 8008752:	005b      	lsls	r3, r3, #1
 8008754:	4413      	add	r3, r2
 8008756:	009b      	lsls	r3, r3, #2
 8008758:	440b      	add	r3, r1
 800875a:	3304      	adds	r3, #4
 800875c:	781b      	ldrb	r3, [r3, #0]
 800875e:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8008762:	429a      	cmp	r2, r3
 8008764:	d131      	bne.n	80087ca <shell_exec+0x96>
			argc = 1;
 8008766:	2301      	movs	r3, #1
 8008768:	63bb      	str	r3, [r7, #56]	@ 0x38
			argv[0] = buf;
 800876a:	683b      	ldr	r3, [r7, #0]
 800876c:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 800876e:	683b      	ldr	r3, [r7, #0]
 8008770:	637b      	str	r3, [r7, #52]	@ 0x34
 8008772:	e013      	b.n	800879c <shell_exec+0x68>
				if(*p == ' ') {
 8008774:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008776:	781b      	ldrb	r3, [r3, #0]
 8008778:	2b20      	cmp	r3, #32
 800877a:	d10c      	bne.n	8008796 <shell_exec+0x62>
					*p = '\0';
 800877c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800877e:	2200      	movs	r2, #0
 8008780:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 8008782:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008784:	1c5a      	adds	r2, r3, #1
 8008786:	63ba      	str	r2, [r7, #56]	@ 0x38
 8008788:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800878a:	3201      	adds	r2, #1
 800878c:	009b      	lsls	r3, r3, #2
 800878e:	3340      	adds	r3, #64	@ 0x40
 8008790:	443b      	add	r3, r7
 8008792:	f843 2c34 	str.w	r2, [r3, #-52]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 8008796:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008798:	3301      	adds	r3, #1
 800879a:	637b      	str	r3, [r7, #52]	@ 0x34
 800879c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800879e:	781b      	ldrb	r3, [r3, #0]
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d002      	beq.n	80087aa <shell_exec+0x76>
 80087a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087a6:	2b07      	cmp	r3, #7
 80087a8:	dde4      	ble.n	8008774 <shell_exec+0x40>
				}
			}

			return h_shell->func_list[i].func(h_shell, argc, argv);
 80087aa:	6879      	ldr	r1, [r7, #4]
 80087ac:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80087ae:	4613      	mov	r3, r2
 80087b0:	005b      	lsls	r3, r3, #1
 80087b2:	4413      	add	r3, r2
 80087b4:	009b      	lsls	r3, r3, #2
 80087b6:	440b      	add	r3, r1
 80087b8:	3308      	adds	r3, #8
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	f107 020c 	add.w	r2, r7, #12
 80087c0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80087c2:	6878      	ldr	r0, [r7, #4]
 80087c4:	4798      	blx	r3
 80087c6:	4603      	mov	r3, r0
 80087c8:	e01d      	b.n	8008806 <shell_exec+0xd2>
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 80087ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087cc:	3301      	adds	r3, #1
 80087ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80087d6:	429a      	cmp	r2, r3
 80087d8:	dbb8      	blt.n	800874c <shell_exec+0x18>
		}
	}

	int size;
	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 80087e0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80087e4:	4a0a      	ldr	r2, [pc, #40]	@ (8008810 <shell_exec+0xdc>)
 80087e6:	2128      	movs	r1, #40	@ 0x28
 80087e8:	f000 fa46 	bl	8008c78 <sniprintf>
 80087ec:	62f8      	str	r0, [r7, #44]	@ 0x2c
	h_shell->drv.transmit(h_shell->print_buffer, size);
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	f8d3 3358 	ldr.w	r3, [r3, #856]	@ 0x358
 80087f4:	687a      	ldr	r2, [r7, #4]
 80087f6:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80087fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80087fc:	b289      	uxth	r1, r1
 80087fe:	4610      	mov	r0, r2
 8008800:	4798      	blx	r3
	return -1;
 8008802:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008806:	4618      	mov	r0, r3
 8008808:	3740      	adds	r7, #64	@ 0x40
 800880a:	46bd      	mov	sp, r7
 800880c:	bd80      	pop	{r7, pc}
 800880e:	bf00      	nop
 8008810:	08009cc4 	.word	0x08009cc4

08008814 <shell_run>:

static char backspace[] = "\b \b";
static char prompt[] = "> ";

int shell_run(h_shell_t * h_shell) {
 8008814:	b580      	push	{r7, lr}
 8008816:	b086      	sub	sp, #24
 8008818:	af00      	add	r7, sp, #0
 800881a:	6078      	str	r0, [r7, #4]
	int reading = 0;
 800881c:	2300      	movs	r3, #0
 800881e:	617b      	str	r3, [r7, #20]
	int pos = 0;
 8008820:	2300      	movs	r3, #0
 8008822:	613b      	str	r3, [r7, #16]

	while (1) {
		h_shell->drv.transmit(prompt, 2);
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	f8d3 3358 	ldr.w	r3, [r3, #856]	@ 0x358
 800882a:	2102      	movs	r1, #2
 800882c:	483a      	ldr	r0, [pc, #232]	@ (8008918 <shell_run+0x104>)
 800882e:	4798      	blx	r3
		reading = 1;
 8008830:	2301      	movs	r3, #1
 8008832:	617b      	str	r3, [r7, #20]

		while(reading) {
 8008834:	e064      	b.n	8008900 <shell_run+0xec>
			char c;
			h_shell->drv.receive(&c, 1);
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	f8d3 335c 	ldr.w	r3, [r3, #860]	@ 0x35c
 800883c:	f107 020b 	add.w	r2, r7, #11
 8008840:	2101      	movs	r1, #1
 8008842:	4610      	mov	r0, r2
 8008844:	4798      	blx	r3
			int size;

			switch (c) {
 8008846:	7afb      	ldrb	r3, [r7, #11]
 8008848:	2b08      	cmp	r3, #8
 800884a:	d036      	beq.n	80088ba <shell_run+0xa6>
 800884c:	2b0d      	cmp	r3, #13
 800884e:	d141      	bne.n	80088d4 <shell_run+0xc0>
			//process RETURN key
			case '\r':
				//case '\n':
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n");
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8008856:	4a31      	ldr	r2, [pc, #196]	@ (800891c <shell_run+0x108>)
 8008858:	2128      	movs	r1, #40	@ 0x28
 800885a:	4618      	mov	r0, r3
 800885c:	f000 fa0c 	bl	8008c78 <sniprintf>
 8008860:	60f8      	str	r0, [r7, #12]
				h_shell->drv.transmit(h_shell->print_buffer, size);
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	f8d3 3358 	ldr.w	r3, [r3, #856]	@ 0x358
 8008868:	687a      	ldr	r2, [r7, #4]
 800886a:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800886e:	68f9      	ldr	r1, [r7, #12]
 8008870:	b289      	uxth	r1, r1
 8008872:	4610      	mov	r0, r2
 8008874:	4798      	blx	r3
				h_shell->cmd_buffer[pos++] = 0;     //add \0 char at end of string
 8008876:	693b      	ldr	r3, [r7, #16]
 8008878:	1c5a      	adds	r2, r3, #1
 800887a:	613a      	str	r2, [r7, #16]
 800887c:	687a      	ldr	r2, [r7, #4]
 800887e:	4413      	add	r3, r2
 8008880:	2200      	movs	r2, #0
 8008882:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, ":%s\r\n", h_shell->cmd_buffer);
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 8008892:	4a23      	ldr	r2, [pc, #140]	@ (8008920 <shell_run+0x10c>)
 8008894:	2128      	movs	r1, #40	@ 0x28
 8008896:	f000 f9ef 	bl	8008c78 <sniprintf>
 800889a:	60f8      	str	r0, [r7, #12]
				h_shell->drv.transmit(h_shell->print_buffer, size);
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	f8d3 3358 	ldr.w	r3, [r3, #856]	@ 0x358
 80088a2:	687a      	ldr	r2, [r7, #4]
 80088a4:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80088a8:	68f9      	ldr	r1, [r7, #12]
 80088aa:	b289      	uxth	r1, r1
 80088ac:	4610      	mov	r0, r2
 80088ae:	4798      	blx	r3
				reading = 0;        //exit read loop
 80088b0:	2300      	movs	r3, #0
 80088b2:	617b      	str	r3, [r7, #20]
				pos = 0;            //reset buffer
 80088b4:	2300      	movs	r3, #0
 80088b6:	613b      	str	r3, [r7, #16]
				break;
 80088b8:	e022      	b.n	8008900 <shell_run+0xec>
				//backspace
			case '\b':
				if (pos > 0) {      //is there a char to delete?
 80088ba:	693b      	ldr	r3, [r7, #16]
 80088bc:	2b00      	cmp	r3, #0
 80088be:	dd1e      	ble.n	80088fe <shell_run+0xea>
					pos--;          //remove it in buffer
 80088c0:	693b      	ldr	r3, [r7, #16]
 80088c2:	3b01      	subs	r3, #1
 80088c4:	613b      	str	r3, [r7, #16]

					h_shell->drv.transmit(backspace, 3);	// delete the char on the terminal
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	f8d3 3358 	ldr.w	r3, [r3, #856]	@ 0x358
 80088cc:	2103      	movs	r1, #3
 80088ce:	4815      	ldr	r0, [pc, #84]	@ (8008924 <shell_run+0x110>)
 80088d0:	4798      	blx	r3
				}
				break;
 80088d2:	e014      	b.n	80088fe <shell_run+0xea>
				//other characters
			default:
				//only store characters if buffer has space
				if (pos < BUFFER_SIZE) {
 80088d4:	693b      	ldr	r3, [r7, #16]
 80088d6:	2b27      	cmp	r3, #39	@ 0x27
 80088d8:	dc12      	bgt.n	8008900 <shell_run+0xec>
					h_shell->drv.transmit(&c, 1);
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	f8d3 3358 	ldr.w	r3, [r3, #856]	@ 0x358
 80088e0:	f107 020b 	add.w	r2, r7, #11
 80088e4:	2101      	movs	r1, #1
 80088e6:	4610      	mov	r0, r2
 80088e8:	4798      	blx	r3
					h_shell->cmd_buffer[pos++] = c; //store
 80088ea:	693b      	ldr	r3, [r7, #16]
 80088ec:	1c5a      	adds	r2, r3, #1
 80088ee:	613a      	str	r2, [r7, #16]
 80088f0:	7af9      	ldrb	r1, [r7, #11]
 80088f2:	687a      	ldr	r2, [r7, #4]
 80088f4:	4413      	add	r3, r2
 80088f6:	460a      	mov	r2, r1
 80088f8:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
 80088fc:	e000      	b.n	8008900 <shell_run+0xec>
				break;
 80088fe:	bf00      	nop
		while(reading) {
 8008900:	697b      	ldr	r3, [r7, #20]
 8008902:	2b00      	cmp	r3, #0
 8008904:	d197      	bne.n	8008836 <shell_run+0x22>
				}
			}
		}
		shell_exec(h_shell, h_shell->cmd_buffer);
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 800890c:	4619      	mov	r1, r3
 800890e:	6878      	ldr	r0, [r7, #4]
 8008910:	f7ff ff10 	bl	8008734 <shell_exec>
		h_shell->drv.transmit(prompt, 2);
 8008914:	e786      	b.n	8008824 <shell_run+0x10>
 8008916:	bf00      	nop
 8008918:	20000018 	.word	0x20000018
 800891c:	08009cdc 	.word	0x08009cdc
 8008920:	08009ce0 	.word	0x08009ce0
 8008924:	20000014 	.word	0x20000014

08008928 <atoi>:
 8008928:	220a      	movs	r2, #10
 800892a:	2100      	movs	r1, #0
 800892c:	f000 b87a 	b.w	8008a24 <strtol>

08008930 <_strtol_l.constprop.0>:
 8008930:	2b24      	cmp	r3, #36	@ 0x24
 8008932:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008936:	4686      	mov	lr, r0
 8008938:	4690      	mov	r8, r2
 800893a:	d801      	bhi.n	8008940 <_strtol_l.constprop.0+0x10>
 800893c:	2b01      	cmp	r3, #1
 800893e:	d106      	bne.n	800894e <_strtol_l.constprop.0+0x1e>
 8008940:	f000 fb4a 	bl	8008fd8 <__errno>
 8008944:	2316      	movs	r3, #22
 8008946:	6003      	str	r3, [r0, #0]
 8008948:	2000      	movs	r0, #0
 800894a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800894e:	4834      	ldr	r0, [pc, #208]	@ (8008a20 <_strtol_l.constprop.0+0xf0>)
 8008950:	460d      	mov	r5, r1
 8008952:	462a      	mov	r2, r5
 8008954:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008958:	5d06      	ldrb	r6, [r0, r4]
 800895a:	f016 0608 	ands.w	r6, r6, #8
 800895e:	d1f8      	bne.n	8008952 <_strtol_l.constprop.0+0x22>
 8008960:	2c2d      	cmp	r4, #45	@ 0x2d
 8008962:	d12d      	bne.n	80089c0 <_strtol_l.constprop.0+0x90>
 8008964:	782c      	ldrb	r4, [r5, #0]
 8008966:	2601      	movs	r6, #1
 8008968:	1c95      	adds	r5, r2, #2
 800896a:	f033 0210 	bics.w	r2, r3, #16
 800896e:	d109      	bne.n	8008984 <_strtol_l.constprop.0+0x54>
 8008970:	2c30      	cmp	r4, #48	@ 0x30
 8008972:	d12a      	bne.n	80089ca <_strtol_l.constprop.0+0x9a>
 8008974:	782a      	ldrb	r2, [r5, #0]
 8008976:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800897a:	2a58      	cmp	r2, #88	@ 0x58
 800897c:	d125      	bne.n	80089ca <_strtol_l.constprop.0+0x9a>
 800897e:	786c      	ldrb	r4, [r5, #1]
 8008980:	2310      	movs	r3, #16
 8008982:	3502      	adds	r5, #2
 8008984:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008988:	f10c 3cff 	add.w	ip, ip, #4294967295
 800898c:	2200      	movs	r2, #0
 800898e:	fbbc f9f3 	udiv	r9, ip, r3
 8008992:	4610      	mov	r0, r2
 8008994:	fb03 ca19 	mls	sl, r3, r9, ip
 8008998:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800899c:	2f09      	cmp	r7, #9
 800899e:	d81b      	bhi.n	80089d8 <_strtol_l.constprop.0+0xa8>
 80089a0:	463c      	mov	r4, r7
 80089a2:	42a3      	cmp	r3, r4
 80089a4:	dd27      	ble.n	80089f6 <_strtol_l.constprop.0+0xc6>
 80089a6:	1c57      	adds	r7, r2, #1
 80089a8:	d007      	beq.n	80089ba <_strtol_l.constprop.0+0x8a>
 80089aa:	4581      	cmp	r9, r0
 80089ac:	d320      	bcc.n	80089f0 <_strtol_l.constprop.0+0xc0>
 80089ae:	d101      	bne.n	80089b4 <_strtol_l.constprop.0+0x84>
 80089b0:	45a2      	cmp	sl, r4
 80089b2:	db1d      	blt.n	80089f0 <_strtol_l.constprop.0+0xc0>
 80089b4:	fb00 4003 	mla	r0, r0, r3, r4
 80089b8:	2201      	movs	r2, #1
 80089ba:	f815 4b01 	ldrb.w	r4, [r5], #1
 80089be:	e7eb      	b.n	8008998 <_strtol_l.constprop.0+0x68>
 80089c0:	2c2b      	cmp	r4, #43	@ 0x2b
 80089c2:	bf04      	itt	eq
 80089c4:	782c      	ldrbeq	r4, [r5, #0]
 80089c6:	1c95      	addeq	r5, r2, #2
 80089c8:	e7cf      	b.n	800896a <_strtol_l.constprop.0+0x3a>
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d1da      	bne.n	8008984 <_strtol_l.constprop.0+0x54>
 80089ce:	2c30      	cmp	r4, #48	@ 0x30
 80089d0:	bf0c      	ite	eq
 80089d2:	2308      	moveq	r3, #8
 80089d4:	230a      	movne	r3, #10
 80089d6:	e7d5      	b.n	8008984 <_strtol_l.constprop.0+0x54>
 80089d8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80089dc:	2f19      	cmp	r7, #25
 80089de:	d801      	bhi.n	80089e4 <_strtol_l.constprop.0+0xb4>
 80089e0:	3c37      	subs	r4, #55	@ 0x37
 80089e2:	e7de      	b.n	80089a2 <_strtol_l.constprop.0+0x72>
 80089e4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80089e8:	2f19      	cmp	r7, #25
 80089ea:	d804      	bhi.n	80089f6 <_strtol_l.constprop.0+0xc6>
 80089ec:	3c57      	subs	r4, #87	@ 0x57
 80089ee:	e7d8      	b.n	80089a2 <_strtol_l.constprop.0+0x72>
 80089f0:	f04f 32ff 	mov.w	r2, #4294967295
 80089f4:	e7e1      	b.n	80089ba <_strtol_l.constprop.0+0x8a>
 80089f6:	1c53      	adds	r3, r2, #1
 80089f8:	d108      	bne.n	8008a0c <_strtol_l.constprop.0+0xdc>
 80089fa:	2322      	movs	r3, #34	@ 0x22
 80089fc:	f8ce 3000 	str.w	r3, [lr]
 8008a00:	4660      	mov	r0, ip
 8008a02:	f1b8 0f00 	cmp.w	r8, #0
 8008a06:	d0a0      	beq.n	800894a <_strtol_l.constprop.0+0x1a>
 8008a08:	1e69      	subs	r1, r5, #1
 8008a0a:	e006      	b.n	8008a1a <_strtol_l.constprop.0+0xea>
 8008a0c:	b106      	cbz	r6, 8008a10 <_strtol_l.constprop.0+0xe0>
 8008a0e:	4240      	negs	r0, r0
 8008a10:	f1b8 0f00 	cmp.w	r8, #0
 8008a14:	d099      	beq.n	800894a <_strtol_l.constprop.0+0x1a>
 8008a16:	2a00      	cmp	r2, #0
 8008a18:	d1f6      	bne.n	8008a08 <_strtol_l.constprop.0+0xd8>
 8008a1a:	f8c8 1000 	str.w	r1, [r8]
 8008a1e:	e794      	b.n	800894a <_strtol_l.constprop.0+0x1a>
 8008a20:	08009d31 	.word	0x08009d31

08008a24 <strtol>:
 8008a24:	4613      	mov	r3, r2
 8008a26:	460a      	mov	r2, r1
 8008a28:	4601      	mov	r1, r0
 8008a2a:	4802      	ldr	r0, [pc, #8]	@ (8008a34 <strtol+0x10>)
 8008a2c:	6800      	ldr	r0, [r0, #0]
 8008a2e:	f7ff bf7f 	b.w	8008930 <_strtol_l.constprop.0>
 8008a32:	bf00      	nop
 8008a34:	20000028 	.word	0x20000028

08008a38 <std>:
 8008a38:	2300      	movs	r3, #0
 8008a3a:	b510      	push	{r4, lr}
 8008a3c:	4604      	mov	r4, r0
 8008a3e:	e9c0 3300 	strd	r3, r3, [r0]
 8008a42:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008a46:	6083      	str	r3, [r0, #8]
 8008a48:	8181      	strh	r1, [r0, #12]
 8008a4a:	6643      	str	r3, [r0, #100]	@ 0x64
 8008a4c:	81c2      	strh	r2, [r0, #14]
 8008a4e:	6183      	str	r3, [r0, #24]
 8008a50:	4619      	mov	r1, r3
 8008a52:	2208      	movs	r2, #8
 8008a54:	305c      	adds	r0, #92	@ 0x5c
 8008a56:	f000 fa1b 	bl	8008e90 <memset>
 8008a5a:	4b0d      	ldr	r3, [pc, #52]	@ (8008a90 <std+0x58>)
 8008a5c:	6263      	str	r3, [r4, #36]	@ 0x24
 8008a5e:	4b0d      	ldr	r3, [pc, #52]	@ (8008a94 <std+0x5c>)
 8008a60:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008a62:	4b0d      	ldr	r3, [pc, #52]	@ (8008a98 <std+0x60>)
 8008a64:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008a66:	4b0d      	ldr	r3, [pc, #52]	@ (8008a9c <std+0x64>)
 8008a68:	6323      	str	r3, [r4, #48]	@ 0x30
 8008a6a:	4b0d      	ldr	r3, [pc, #52]	@ (8008aa0 <std+0x68>)
 8008a6c:	6224      	str	r4, [r4, #32]
 8008a6e:	429c      	cmp	r4, r3
 8008a70:	d006      	beq.n	8008a80 <std+0x48>
 8008a72:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008a76:	4294      	cmp	r4, r2
 8008a78:	d002      	beq.n	8008a80 <std+0x48>
 8008a7a:	33d0      	adds	r3, #208	@ 0xd0
 8008a7c:	429c      	cmp	r4, r3
 8008a7e:	d105      	bne.n	8008a8c <std+0x54>
 8008a80:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008a84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008a88:	f000 bad0 	b.w	800902c <__retarget_lock_init_recursive>
 8008a8c:	bd10      	pop	{r4, pc}
 8008a8e:	bf00      	nop
 8008a90:	08008ce1 	.word	0x08008ce1
 8008a94:	08008d03 	.word	0x08008d03
 8008a98:	08008d3b 	.word	0x08008d3b
 8008a9c:	08008d5f 	.word	0x08008d5f
 8008aa0:	200016e4 	.word	0x200016e4

08008aa4 <stdio_exit_handler>:
 8008aa4:	4a02      	ldr	r2, [pc, #8]	@ (8008ab0 <stdio_exit_handler+0xc>)
 8008aa6:	4903      	ldr	r1, [pc, #12]	@ (8008ab4 <stdio_exit_handler+0x10>)
 8008aa8:	4803      	ldr	r0, [pc, #12]	@ (8008ab8 <stdio_exit_handler+0x14>)
 8008aaa:	f000 b869 	b.w	8008b80 <_fwalk_sglue>
 8008aae:	bf00      	nop
 8008ab0:	2000001c 	.word	0x2000001c
 8008ab4:	08009915 	.word	0x08009915
 8008ab8:	2000002c 	.word	0x2000002c

08008abc <cleanup_stdio>:
 8008abc:	6841      	ldr	r1, [r0, #4]
 8008abe:	4b0c      	ldr	r3, [pc, #48]	@ (8008af0 <cleanup_stdio+0x34>)
 8008ac0:	4299      	cmp	r1, r3
 8008ac2:	b510      	push	{r4, lr}
 8008ac4:	4604      	mov	r4, r0
 8008ac6:	d001      	beq.n	8008acc <cleanup_stdio+0x10>
 8008ac8:	f000 ff24 	bl	8009914 <_fflush_r>
 8008acc:	68a1      	ldr	r1, [r4, #8]
 8008ace:	4b09      	ldr	r3, [pc, #36]	@ (8008af4 <cleanup_stdio+0x38>)
 8008ad0:	4299      	cmp	r1, r3
 8008ad2:	d002      	beq.n	8008ada <cleanup_stdio+0x1e>
 8008ad4:	4620      	mov	r0, r4
 8008ad6:	f000 ff1d 	bl	8009914 <_fflush_r>
 8008ada:	68e1      	ldr	r1, [r4, #12]
 8008adc:	4b06      	ldr	r3, [pc, #24]	@ (8008af8 <cleanup_stdio+0x3c>)
 8008ade:	4299      	cmp	r1, r3
 8008ae0:	d004      	beq.n	8008aec <cleanup_stdio+0x30>
 8008ae2:	4620      	mov	r0, r4
 8008ae4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008ae8:	f000 bf14 	b.w	8009914 <_fflush_r>
 8008aec:	bd10      	pop	{r4, pc}
 8008aee:	bf00      	nop
 8008af0:	200016e4 	.word	0x200016e4
 8008af4:	2000174c 	.word	0x2000174c
 8008af8:	200017b4 	.word	0x200017b4

08008afc <global_stdio_init.part.0>:
 8008afc:	b510      	push	{r4, lr}
 8008afe:	4b0b      	ldr	r3, [pc, #44]	@ (8008b2c <global_stdio_init.part.0+0x30>)
 8008b00:	4c0b      	ldr	r4, [pc, #44]	@ (8008b30 <global_stdio_init.part.0+0x34>)
 8008b02:	4a0c      	ldr	r2, [pc, #48]	@ (8008b34 <global_stdio_init.part.0+0x38>)
 8008b04:	601a      	str	r2, [r3, #0]
 8008b06:	4620      	mov	r0, r4
 8008b08:	2200      	movs	r2, #0
 8008b0a:	2104      	movs	r1, #4
 8008b0c:	f7ff ff94 	bl	8008a38 <std>
 8008b10:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008b14:	2201      	movs	r2, #1
 8008b16:	2109      	movs	r1, #9
 8008b18:	f7ff ff8e 	bl	8008a38 <std>
 8008b1c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008b20:	2202      	movs	r2, #2
 8008b22:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008b26:	2112      	movs	r1, #18
 8008b28:	f7ff bf86 	b.w	8008a38 <std>
 8008b2c:	2000181c 	.word	0x2000181c
 8008b30:	200016e4 	.word	0x200016e4
 8008b34:	08008aa5 	.word	0x08008aa5

08008b38 <__sfp_lock_acquire>:
 8008b38:	4801      	ldr	r0, [pc, #4]	@ (8008b40 <__sfp_lock_acquire+0x8>)
 8008b3a:	f000 ba78 	b.w	800902e <__retarget_lock_acquire_recursive>
 8008b3e:	bf00      	nop
 8008b40:	20001825 	.word	0x20001825

08008b44 <__sfp_lock_release>:
 8008b44:	4801      	ldr	r0, [pc, #4]	@ (8008b4c <__sfp_lock_release+0x8>)
 8008b46:	f000 ba73 	b.w	8009030 <__retarget_lock_release_recursive>
 8008b4a:	bf00      	nop
 8008b4c:	20001825 	.word	0x20001825

08008b50 <__sinit>:
 8008b50:	b510      	push	{r4, lr}
 8008b52:	4604      	mov	r4, r0
 8008b54:	f7ff fff0 	bl	8008b38 <__sfp_lock_acquire>
 8008b58:	6a23      	ldr	r3, [r4, #32]
 8008b5a:	b11b      	cbz	r3, 8008b64 <__sinit+0x14>
 8008b5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008b60:	f7ff bff0 	b.w	8008b44 <__sfp_lock_release>
 8008b64:	4b04      	ldr	r3, [pc, #16]	@ (8008b78 <__sinit+0x28>)
 8008b66:	6223      	str	r3, [r4, #32]
 8008b68:	4b04      	ldr	r3, [pc, #16]	@ (8008b7c <__sinit+0x2c>)
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d1f5      	bne.n	8008b5c <__sinit+0xc>
 8008b70:	f7ff ffc4 	bl	8008afc <global_stdio_init.part.0>
 8008b74:	e7f2      	b.n	8008b5c <__sinit+0xc>
 8008b76:	bf00      	nop
 8008b78:	08008abd 	.word	0x08008abd
 8008b7c:	2000181c 	.word	0x2000181c

08008b80 <_fwalk_sglue>:
 8008b80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b84:	4607      	mov	r7, r0
 8008b86:	4688      	mov	r8, r1
 8008b88:	4614      	mov	r4, r2
 8008b8a:	2600      	movs	r6, #0
 8008b8c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008b90:	f1b9 0901 	subs.w	r9, r9, #1
 8008b94:	d505      	bpl.n	8008ba2 <_fwalk_sglue+0x22>
 8008b96:	6824      	ldr	r4, [r4, #0]
 8008b98:	2c00      	cmp	r4, #0
 8008b9a:	d1f7      	bne.n	8008b8c <_fwalk_sglue+0xc>
 8008b9c:	4630      	mov	r0, r6
 8008b9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ba2:	89ab      	ldrh	r3, [r5, #12]
 8008ba4:	2b01      	cmp	r3, #1
 8008ba6:	d907      	bls.n	8008bb8 <_fwalk_sglue+0x38>
 8008ba8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008bac:	3301      	adds	r3, #1
 8008bae:	d003      	beq.n	8008bb8 <_fwalk_sglue+0x38>
 8008bb0:	4629      	mov	r1, r5
 8008bb2:	4638      	mov	r0, r7
 8008bb4:	47c0      	blx	r8
 8008bb6:	4306      	orrs	r6, r0
 8008bb8:	3568      	adds	r5, #104	@ 0x68
 8008bba:	e7e9      	b.n	8008b90 <_fwalk_sglue+0x10>

08008bbc <_puts_r>:
 8008bbc:	6a03      	ldr	r3, [r0, #32]
 8008bbe:	b570      	push	{r4, r5, r6, lr}
 8008bc0:	6884      	ldr	r4, [r0, #8]
 8008bc2:	4605      	mov	r5, r0
 8008bc4:	460e      	mov	r6, r1
 8008bc6:	b90b      	cbnz	r3, 8008bcc <_puts_r+0x10>
 8008bc8:	f7ff ffc2 	bl	8008b50 <__sinit>
 8008bcc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008bce:	07db      	lsls	r3, r3, #31
 8008bd0:	d405      	bmi.n	8008bde <_puts_r+0x22>
 8008bd2:	89a3      	ldrh	r3, [r4, #12]
 8008bd4:	0598      	lsls	r0, r3, #22
 8008bd6:	d402      	bmi.n	8008bde <_puts_r+0x22>
 8008bd8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008bda:	f000 fa28 	bl	800902e <__retarget_lock_acquire_recursive>
 8008bde:	89a3      	ldrh	r3, [r4, #12]
 8008be0:	0719      	lsls	r1, r3, #28
 8008be2:	d502      	bpl.n	8008bea <_puts_r+0x2e>
 8008be4:	6923      	ldr	r3, [r4, #16]
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d135      	bne.n	8008c56 <_puts_r+0x9a>
 8008bea:	4621      	mov	r1, r4
 8008bec:	4628      	mov	r0, r5
 8008bee:	f000 f8f9 	bl	8008de4 <__swsetup_r>
 8008bf2:	b380      	cbz	r0, 8008c56 <_puts_r+0x9a>
 8008bf4:	f04f 35ff 	mov.w	r5, #4294967295
 8008bf8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008bfa:	07da      	lsls	r2, r3, #31
 8008bfc:	d405      	bmi.n	8008c0a <_puts_r+0x4e>
 8008bfe:	89a3      	ldrh	r3, [r4, #12]
 8008c00:	059b      	lsls	r3, r3, #22
 8008c02:	d402      	bmi.n	8008c0a <_puts_r+0x4e>
 8008c04:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008c06:	f000 fa13 	bl	8009030 <__retarget_lock_release_recursive>
 8008c0a:	4628      	mov	r0, r5
 8008c0c:	bd70      	pop	{r4, r5, r6, pc}
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	da04      	bge.n	8008c1c <_puts_r+0x60>
 8008c12:	69a2      	ldr	r2, [r4, #24]
 8008c14:	429a      	cmp	r2, r3
 8008c16:	dc17      	bgt.n	8008c48 <_puts_r+0x8c>
 8008c18:	290a      	cmp	r1, #10
 8008c1a:	d015      	beq.n	8008c48 <_puts_r+0x8c>
 8008c1c:	6823      	ldr	r3, [r4, #0]
 8008c1e:	1c5a      	adds	r2, r3, #1
 8008c20:	6022      	str	r2, [r4, #0]
 8008c22:	7019      	strb	r1, [r3, #0]
 8008c24:	68a3      	ldr	r3, [r4, #8]
 8008c26:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008c2a:	3b01      	subs	r3, #1
 8008c2c:	60a3      	str	r3, [r4, #8]
 8008c2e:	2900      	cmp	r1, #0
 8008c30:	d1ed      	bne.n	8008c0e <_puts_r+0x52>
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	da11      	bge.n	8008c5a <_puts_r+0x9e>
 8008c36:	4622      	mov	r2, r4
 8008c38:	210a      	movs	r1, #10
 8008c3a:	4628      	mov	r0, r5
 8008c3c:	f000 f893 	bl	8008d66 <__swbuf_r>
 8008c40:	3001      	adds	r0, #1
 8008c42:	d0d7      	beq.n	8008bf4 <_puts_r+0x38>
 8008c44:	250a      	movs	r5, #10
 8008c46:	e7d7      	b.n	8008bf8 <_puts_r+0x3c>
 8008c48:	4622      	mov	r2, r4
 8008c4a:	4628      	mov	r0, r5
 8008c4c:	f000 f88b 	bl	8008d66 <__swbuf_r>
 8008c50:	3001      	adds	r0, #1
 8008c52:	d1e7      	bne.n	8008c24 <_puts_r+0x68>
 8008c54:	e7ce      	b.n	8008bf4 <_puts_r+0x38>
 8008c56:	3e01      	subs	r6, #1
 8008c58:	e7e4      	b.n	8008c24 <_puts_r+0x68>
 8008c5a:	6823      	ldr	r3, [r4, #0]
 8008c5c:	1c5a      	adds	r2, r3, #1
 8008c5e:	6022      	str	r2, [r4, #0]
 8008c60:	220a      	movs	r2, #10
 8008c62:	701a      	strb	r2, [r3, #0]
 8008c64:	e7ee      	b.n	8008c44 <_puts_r+0x88>
	...

08008c68 <puts>:
 8008c68:	4b02      	ldr	r3, [pc, #8]	@ (8008c74 <puts+0xc>)
 8008c6a:	4601      	mov	r1, r0
 8008c6c:	6818      	ldr	r0, [r3, #0]
 8008c6e:	f7ff bfa5 	b.w	8008bbc <_puts_r>
 8008c72:	bf00      	nop
 8008c74:	20000028 	.word	0x20000028

08008c78 <sniprintf>:
 8008c78:	b40c      	push	{r2, r3}
 8008c7a:	b530      	push	{r4, r5, lr}
 8008c7c:	4b17      	ldr	r3, [pc, #92]	@ (8008cdc <sniprintf+0x64>)
 8008c7e:	1e0c      	subs	r4, r1, #0
 8008c80:	681d      	ldr	r5, [r3, #0]
 8008c82:	b09d      	sub	sp, #116	@ 0x74
 8008c84:	da08      	bge.n	8008c98 <sniprintf+0x20>
 8008c86:	238b      	movs	r3, #139	@ 0x8b
 8008c88:	602b      	str	r3, [r5, #0]
 8008c8a:	f04f 30ff 	mov.w	r0, #4294967295
 8008c8e:	b01d      	add	sp, #116	@ 0x74
 8008c90:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008c94:	b002      	add	sp, #8
 8008c96:	4770      	bx	lr
 8008c98:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008c9c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008ca0:	bf14      	ite	ne
 8008ca2:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008ca6:	4623      	moveq	r3, r4
 8008ca8:	9304      	str	r3, [sp, #16]
 8008caa:	9307      	str	r3, [sp, #28]
 8008cac:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008cb0:	9002      	str	r0, [sp, #8]
 8008cb2:	9006      	str	r0, [sp, #24]
 8008cb4:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008cb8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008cba:	ab21      	add	r3, sp, #132	@ 0x84
 8008cbc:	a902      	add	r1, sp, #8
 8008cbe:	4628      	mov	r0, r5
 8008cc0:	9301      	str	r3, [sp, #4]
 8008cc2:	f000 fb19 	bl	80092f8 <_svfiprintf_r>
 8008cc6:	1c43      	adds	r3, r0, #1
 8008cc8:	bfbc      	itt	lt
 8008cca:	238b      	movlt	r3, #139	@ 0x8b
 8008ccc:	602b      	strlt	r3, [r5, #0]
 8008cce:	2c00      	cmp	r4, #0
 8008cd0:	d0dd      	beq.n	8008c8e <sniprintf+0x16>
 8008cd2:	9b02      	ldr	r3, [sp, #8]
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	701a      	strb	r2, [r3, #0]
 8008cd8:	e7d9      	b.n	8008c8e <sniprintf+0x16>
 8008cda:	bf00      	nop
 8008cdc:	20000028 	.word	0x20000028

08008ce0 <__sread>:
 8008ce0:	b510      	push	{r4, lr}
 8008ce2:	460c      	mov	r4, r1
 8008ce4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ce8:	f000 f952 	bl	8008f90 <_read_r>
 8008cec:	2800      	cmp	r0, #0
 8008cee:	bfab      	itete	ge
 8008cf0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008cf2:	89a3      	ldrhlt	r3, [r4, #12]
 8008cf4:	181b      	addge	r3, r3, r0
 8008cf6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008cfa:	bfac      	ite	ge
 8008cfc:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008cfe:	81a3      	strhlt	r3, [r4, #12]
 8008d00:	bd10      	pop	{r4, pc}

08008d02 <__swrite>:
 8008d02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d06:	461f      	mov	r7, r3
 8008d08:	898b      	ldrh	r3, [r1, #12]
 8008d0a:	05db      	lsls	r3, r3, #23
 8008d0c:	4605      	mov	r5, r0
 8008d0e:	460c      	mov	r4, r1
 8008d10:	4616      	mov	r6, r2
 8008d12:	d505      	bpl.n	8008d20 <__swrite+0x1e>
 8008d14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d18:	2302      	movs	r3, #2
 8008d1a:	2200      	movs	r2, #0
 8008d1c:	f000 f926 	bl	8008f6c <_lseek_r>
 8008d20:	89a3      	ldrh	r3, [r4, #12]
 8008d22:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008d26:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008d2a:	81a3      	strh	r3, [r4, #12]
 8008d2c:	4632      	mov	r2, r6
 8008d2e:	463b      	mov	r3, r7
 8008d30:	4628      	mov	r0, r5
 8008d32:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008d36:	f000 b93d 	b.w	8008fb4 <_write_r>

08008d3a <__sseek>:
 8008d3a:	b510      	push	{r4, lr}
 8008d3c:	460c      	mov	r4, r1
 8008d3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d42:	f000 f913 	bl	8008f6c <_lseek_r>
 8008d46:	1c43      	adds	r3, r0, #1
 8008d48:	89a3      	ldrh	r3, [r4, #12]
 8008d4a:	bf15      	itete	ne
 8008d4c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008d4e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008d52:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008d56:	81a3      	strheq	r3, [r4, #12]
 8008d58:	bf18      	it	ne
 8008d5a:	81a3      	strhne	r3, [r4, #12]
 8008d5c:	bd10      	pop	{r4, pc}

08008d5e <__sclose>:
 8008d5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d62:	f000 b89d 	b.w	8008ea0 <_close_r>

08008d66 <__swbuf_r>:
 8008d66:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d68:	460e      	mov	r6, r1
 8008d6a:	4614      	mov	r4, r2
 8008d6c:	4605      	mov	r5, r0
 8008d6e:	b118      	cbz	r0, 8008d78 <__swbuf_r+0x12>
 8008d70:	6a03      	ldr	r3, [r0, #32]
 8008d72:	b90b      	cbnz	r3, 8008d78 <__swbuf_r+0x12>
 8008d74:	f7ff feec 	bl	8008b50 <__sinit>
 8008d78:	69a3      	ldr	r3, [r4, #24]
 8008d7a:	60a3      	str	r3, [r4, #8]
 8008d7c:	89a3      	ldrh	r3, [r4, #12]
 8008d7e:	071a      	lsls	r2, r3, #28
 8008d80:	d501      	bpl.n	8008d86 <__swbuf_r+0x20>
 8008d82:	6923      	ldr	r3, [r4, #16]
 8008d84:	b943      	cbnz	r3, 8008d98 <__swbuf_r+0x32>
 8008d86:	4621      	mov	r1, r4
 8008d88:	4628      	mov	r0, r5
 8008d8a:	f000 f82b 	bl	8008de4 <__swsetup_r>
 8008d8e:	b118      	cbz	r0, 8008d98 <__swbuf_r+0x32>
 8008d90:	f04f 37ff 	mov.w	r7, #4294967295
 8008d94:	4638      	mov	r0, r7
 8008d96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d98:	6823      	ldr	r3, [r4, #0]
 8008d9a:	6922      	ldr	r2, [r4, #16]
 8008d9c:	1a98      	subs	r0, r3, r2
 8008d9e:	6963      	ldr	r3, [r4, #20]
 8008da0:	b2f6      	uxtb	r6, r6
 8008da2:	4283      	cmp	r3, r0
 8008da4:	4637      	mov	r7, r6
 8008da6:	dc05      	bgt.n	8008db4 <__swbuf_r+0x4e>
 8008da8:	4621      	mov	r1, r4
 8008daa:	4628      	mov	r0, r5
 8008dac:	f000 fdb2 	bl	8009914 <_fflush_r>
 8008db0:	2800      	cmp	r0, #0
 8008db2:	d1ed      	bne.n	8008d90 <__swbuf_r+0x2a>
 8008db4:	68a3      	ldr	r3, [r4, #8]
 8008db6:	3b01      	subs	r3, #1
 8008db8:	60a3      	str	r3, [r4, #8]
 8008dba:	6823      	ldr	r3, [r4, #0]
 8008dbc:	1c5a      	adds	r2, r3, #1
 8008dbe:	6022      	str	r2, [r4, #0]
 8008dc0:	701e      	strb	r6, [r3, #0]
 8008dc2:	6962      	ldr	r2, [r4, #20]
 8008dc4:	1c43      	adds	r3, r0, #1
 8008dc6:	429a      	cmp	r2, r3
 8008dc8:	d004      	beq.n	8008dd4 <__swbuf_r+0x6e>
 8008dca:	89a3      	ldrh	r3, [r4, #12]
 8008dcc:	07db      	lsls	r3, r3, #31
 8008dce:	d5e1      	bpl.n	8008d94 <__swbuf_r+0x2e>
 8008dd0:	2e0a      	cmp	r6, #10
 8008dd2:	d1df      	bne.n	8008d94 <__swbuf_r+0x2e>
 8008dd4:	4621      	mov	r1, r4
 8008dd6:	4628      	mov	r0, r5
 8008dd8:	f000 fd9c 	bl	8009914 <_fflush_r>
 8008ddc:	2800      	cmp	r0, #0
 8008dde:	d0d9      	beq.n	8008d94 <__swbuf_r+0x2e>
 8008de0:	e7d6      	b.n	8008d90 <__swbuf_r+0x2a>
	...

08008de4 <__swsetup_r>:
 8008de4:	b538      	push	{r3, r4, r5, lr}
 8008de6:	4b29      	ldr	r3, [pc, #164]	@ (8008e8c <__swsetup_r+0xa8>)
 8008de8:	4605      	mov	r5, r0
 8008dea:	6818      	ldr	r0, [r3, #0]
 8008dec:	460c      	mov	r4, r1
 8008dee:	b118      	cbz	r0, 8008df8 <__swsetup_r+0x14>
 8008df0:	6a03      	ldr	r3, [r0, #32]
 8008df2:	b90b      	cbnz	r3, 8008df8 <__swsetup_r+0x14>
 8008df4:	f7ff feac 	bl	8008b50 <__sinit>
 8008df8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008dfc:	0719      	lsls	r1, r3, #28
 8008dfe:	d422      	bmi.n	8008e46 <__swsetup_r+0x62>
 8008e00:	06da      	lsls	r2, r3, #27
 8008e02:	d407      	bmi.n	8008e14 <__swsetup_r+0x30>
 8008e04:	2209      	movs	r2, #9
 8008e06:	602a      	str	r2, [r5, #0]
 8008e08:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008e0c:	81a3      	strh	r3, [r4, #12]
 8008e0e:	f04f 30ff 	mov.w	r0, #4294967295
 8008e12:	e033      	b.n	8008e7c <__swsetup_r+0x98>
 8008e14:	0758      	lsls	r0, r3, #29
 8008e16:	d512      	bpl.n	8008e3e <__swsetup_r+0x5a>
 8008e18:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008e1a:	b141      	cbz	r1, 8008e2e <__swsetup_r+0x4a>
 8008e1c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008e20:	4299      	cmp	r1, r3
 8008e22:	d002      	beq.n	8008e2a <__swsetup_r+0x46>
 8008e24:	4628      	mov	r0, r5
 8008e26:	f000 f913 	bl	8009050 <_free_r>
 8008e2a:	2300      	movs	r3, #0
 8008e2c:	6363      	str	r3, [r4, #52]	@ 0x34
 8008e2e:	89a3      	ldrh	r3, [r4, #12]
 8008e30:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008e34:	81a3      	strh	r3, [r4, #12]
 8008e36:	2300      	movs	r3, #0
 8008e38:	6063      	str	r3, [r4, #4]
 8008e3a:	6923      	ldr	r3, [r4, #16]
 8008e3c:	6023      	str	r3, [r4, #0]
 8008e3e:	89a3      	ldrh	r3, [r4, #12]
 8008e40:	f043 0308 	orr.w	r3, r3, #8
 8008e44:	81a3      	strh	r3, [r4, #12]
 8008e46:	6923      	ldr	r3, [r4, #16]
 8008e48:	b94b      	cbnz	r3, 8008e5e <__swsetup_r+0x7a>
 8008e4a:	89a3      	ldrh	r3, [r4, #12]
 8008e4c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008e50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008e54:	d003      	beq.n	8008e5e <__swsetup_r+0x7a>
 8008e56:	4621      	mov	r1, r4
 8008e58:	4628      	mov	r0, r5
 8008e5a:	f000 fda9 	bl	80099b0 <__smakebuf_r>
 8008e5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e62:	f013 0201 	ands.w	r2, r3, #1
 8008e66:	d00a      	beq.n	8008e7e <__swsetup_r+0x9a>
 8008e68:	2200      	movs	r2, #0
 8008e6a:	60a2      	str	r2, [r4, #8]
 8008e6c:	6962      	ldr	r2, [r4, #20]
 8008e6e:	4252      	negs	r2, r2
 8008e70:	61a2      	str	r2, [r4, #24]
 8008e72:	6922      	ldr	r2, [r4, #16]
 8008e74:	b942      	cbnz	r2, 8008e88 <__swsetup_r+0xa4>
 8008e76:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008e7a:	d1c5      	bne.n	8008e08 <__swsetup_r+0x24>
 8008e7c:	bd38      	pop	{r3, r4, r5, pc}
 8008e7e:	0799      	lsls	r1, r3, #30
 8008e80:	bf58      	it	pl
 8008e82:	6962      	ldrpl	r2, [r4, #20]
 8008e84:	60a2      	str	r2, [r4, #8]
 8008e86:	e7f4      	b.n	8008e72 <__swsetup_r+0x8e>
 8008e88:	2000      	movs	r0, #0
 8008e8a:	e7f7      	b.n	8008e7c <__swsetup_r+0x98>
 8008e8c:	20000028 	.word	0x20000028

08008e90 <memset>:
 8008e90:	4402      	add	r2, r0
 8008e92:	4603      	mov	r3, r0
 8008e94:	4293      	cmp	r3, r2
 8008e96:	d100      	bne.n	8008e9a <memset+0xa>
 8008e98:	4770      	bx	lr
 8008e9a:	f803 1b01 	strb.w	r1, [r3], #1
 8008e9e:	e7f9      	b.n	8008e94 <memset+0x4>

08008ea0 <_close_r>:
 8008ea0:	b538      	push	{r3, r4, r5, lr}
 8008ea2:	4d06      	ldr	r5, [pc, #24]	@ (8008ebc <_close_r+0x1c>)
 8008ea4:	2300      	movs	r3, #0
 8008ea6:	4604      	mov	r4, r0
 8008ea8:	4608      	mov	r0, r1
 8008eaa:	602b      	str	r3, [r5, #0]
 8008eac:	f7f8 f9f5 	bl	800129a <_close>
 8008eb0:	1c43      	adds	r3, r0, #1
 8008eb2:	d102      	bne.n	8008eba <_close_r+0x1a>
 8008eb4:	682b      	ldr	r3, [r5, #0]
 8008eb6:	b103      	cbz	r3, 8008eba <_close_r+0x1a>
 8008eb8:	6023      	str	r3, [r4, #0]
 8008eba:	bd38      	pop	{r3, r4, r5, pc}
 8008ebc:	20001820 	.word	0x20001820

08008ec0 <_reclaim_reent>:
 8008ec0:	4b29      	ldr	r3, [pc, #164]	@ (8008f68 <_reclaim_reent+0xa8>)
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	4283      	cmp	r3, r0
 8008ec6:	b570      	push	{r4, r5, r6, lr}
 8008ec8:	4604      	mov	r4, r0
 8008eca:	d04b      	beq.n	8008f64 <_reclaim_reent+0xa4>
 8008ecc:	69c3      	ldr	r3, [r0, #28]
 8008ece:	b1ab      	cbz	r3, 8008efc <_reclaim_reent+0x3c>
 8008ed0:	68db      	ldr	r3, [r3, #12]
 8008ed2:	b16b      	cbz	r3, 8008ef0 <_reclaim_reent+0x30>
 8008ed4:	2500      	movs	r5, #0
 8008ed6:	69e3      	ldr	r3, [r4, #28]
 8008ed8:	68db      	ldr	r3, [r3, #12]
 8008eda:	5959      	ldr	r1, [r3, r5]
 8008edc:	2900      	cmp	r1, #0
 8008ede:	d13b      	bne.n	8008f58 <_reclaim_reent+0x98>
 8008ee0:	3504      	adds	r5, #4
 8008ee2:	2d80      	cmp	r5, #128	@ 0x80
 8008ee4:	d1f7      	bne.n	8008ed6 <_reclaim_reent+0x16>
 8008ee6:	69e3      	ldr	r3, [r4, #28]
 8008ee8:	4620      	mov	r0, r4
 8008eea:	68d9      	ldr	r1, [r3, #12]
 8008eec:	f000 f8b0 	bl	8009050 <_free_r>
 8008ef0:	69e3      	ldr	r3, [r4, #28]
 8008ef2:	6819      	ldr	r1, [r3, #0]
 8008ef4:	b111      	cbz	r1, 8008efc <_reclaim_reent+0x3c>
 8008ef6:	4620      	mov	r0, r4
 8008ef8:	f000 f8aa 	bl	8009050 <_free_r>
 8008efc:	6961      	ldr	r1, [r4, #20]
 8008efe:	b111      	cbz	r1, 8008f06 <_reclaim_reent+0x46>
 8008f00:	4620      	mov	r0, r4
 8008f02:	f000 f8a5 	bl	8009050 <_free_r>
 8008f06:	69e1      	ldr	r1, [r4, #28]
 8008f08:	b111      	cbz	r1, 8008f10 <_reclaim_reent+0x50>
 8008f0a:	4620      	mov	r0, r4
 8008f0c:	f000 f8a0 	bl	8009050 <_free_r>
 8008f10:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008f12:	b111      	cbz	r1, 8008f1a <_reclaim_reent+0x5a>
 8008f14:	4620      	mov	r0, r4
 8008f16:	f000 f89b 	bl	8009050 <_free_r>
 8008f1a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008f1c:	b111      	cbz	r1, 8008f24 <_reclaim_reent+0x64>
 8008f1e:	4620      	mov	r0, r4
 8008f20:	f000 f896 	bl	8009050 <_free_r>
 8008f24:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8008f26:	b111      	cbz	r1, 8008f2e <_reclaim_reent+0x6e>
 8008f28:	4620      	mov	r0, r4
 8008f2a:	f000 f891 	bl	8009050 <_free_r>
 8008f2e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8008f30:	b111      	cbz	r1, 8008f38 <_reclaim_reent+0x78>
 8008f32:	4620      	mov	r0, r4
 8008f34:	f000 f88c 	bl	8009050 <_free_r>
 8008f38:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8008f3a:	b111      	cbz	r1, 8008f42 <_reclaim_reent+0x82>
 8008f3c:	4620      	mov	r0, r4
 8008f3e:	f000 f887 	bl	8009050 <_free_r>
 8008f42:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008f44:	b111      	cbz	r1, 8008f4c <_reclaim_reent+0x8c>
 8008f46:	4620      	mov	r0, r4
 8008f48:	f000 f882 	bl	8009050 <_free_r>
 8008f4c:	6a23      	ldr	r3, [r4, #32]
 8008f4e:	b14b      	cbz	r3, 8008f64 <_reclaim_reent+0xa4>
 8008f50:	4620      	mov	r0, r4
 8008f52:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008f56:	4718      	bx	r3
 8008f58:	680e      	ldr	r6, [r1, #0]
 8008f5a:	4620      	mov	r0, r4
 8008f5c:	f000 f878 	bl	8009050 <_free_r>
 8008f60:	4631      	mov	r1, r6
 8008f62:	e7bb      	b.n	8008edc <_reclaim_reent+0x1c>
 8008f64:	bd70      	pop	{r4, r5, r6, pc}
 8008f66:	bf00      	nop
 8008f68:	20000028 	.word	0x20000028

08008f6c <_lseek_r>:
 8008f6c:	b538      	push	{r3, r4, r5, lr}
 8008f6e:	4d07      	ldr	r5, [pc, #28]	@ (8008f8c <_lseek_r+0x20>)
 8008f70:	4604      	mov	r4, r0
 8008f72:	4608      	mov	r0, r1
 8008f74:	4611      	mov	r1, r2
 8008f76:	2200      	movs	r2, #0
 8008f78:	602a      	str	r2, [r5, #0]
 8008f7a:	461a      	mov	r2, r3
 8008f7c:	f7f8 f9b4 	bl	80012e8 <_lseek>
 8008f80:	1c43      	adds	r3, r0, #1
 8008f82:	d102      	bne.n	8008f8a <_lseek_r+0x1e>
 8008f84:	682b      	ldr	r3, [r5, #0]
 8008f86:	b103      	cbz	r3, 8008f8a <_lseek_r+0x1e>
 8008f88:	6023      	str	r3, [r4, #0]
 8008f8a:	bd38      	pop	{r3, r4, r5, pc}
 8008f8c:	20001820 	.word	0x20001820

08008f90 <_read_r>:
 8008f90:	b538      	push	{r3, r4, r5, lr}
 8008f92:	4d07      	ldr	r5, [pc, #28]	@ (8008fb0 <_read_r+0x20>)
 8008f94:	4604      	mov	r4, r0
 8008f96:	4608      	mov	r0, r1
 8008f98:	4611      	mov	r1, r2
 8008f9a:	2200      	movs	r2, #0
 8008f9c:	602a      	str	r2, [r5, #0]
 8008f9e:	461a      	mov	r2, r3
 8008fa0:	f7f8 f942 	bl	8001228 <_read>
 8008fa4:	1c43      	adds	r3, r0, #1
 8008fa6:	d102      	bne.n	8008fae <_read_r+0x1e>
 8008fa8:	682b      	ldr	r3, [r5, #0]
 8008faa:	b103      	cbz	r3, 8008fae <_read_r+0x1e>
 8008fac:	6023      	str	r3, [r4, #0]
 8008fae:	bd38      	pop	{r3, r4, r5, pc}
 8008fb0:	20001820 	.word	0x20001820

08008fb4 <_write_r>:
 8008fb4:	b538      	push	{r3, r4, r5, lr}
 8008fb6:	4d07      	ldr	r5, [pc, #28]	@ (8008fd4 <_write_r+0x20>)
 8008fb8:	4604      	mov	r4, r0
 8008fba:	4608      	mov	r0, r1
 8008fbc:	4611      	mov	r1, r2
 8008fbe:	2200      	movs	r2, #0
 8008fc0:	602a      	str	r2, [r5, #0]
 8008fc2:	461a      	mov	r2, r3
 8008fc4:	f7f8 f94d 	bl	8001262 <_write>
 8008fc8:	1c43      	adds	r3, r0, #1
 8008fca:	d102      	bne.n	8008fd2 <_write_r+0x1e>
 8008fcc:	682b      	ldr	r3, [r5, #0]
 8008fce:	b103      	cbz	r3, 8008fd2 <_write_r+0x1e>
 8008fd0:	6023      	str	r3, [r4, #0]
 8008fd2:	bd38      	pop	{r3, r4, r5, pc}
 8008fd4:	20001820 	.word	0x20001820

08008fd8 <__errno>:
 8008fd8:	4b01      	ldr	r3, [pc, #4]	@ (8008fe0 <__errno+0x8>)
 8008fda:	6818      	ldr	r0, [r3, #0]
 8008fdc:	4770      	bx	lr
 8008fde:	bf00      	nop
 8008fe0:	20000028 	.word	0x20000028

08008fe4 <__libc_init_array>:
 8008fe4:	b570      	push	{r4, r5, r6, lr}
 8008fe6:	4d0d      	ldr	r5, [pc, #52]	@ (800901c <__libc_init_array+0x38>)
 8008fe8:	4c0d      	ldr	r4, [pc, #52]	@ (8009020 <__libc_init_array+0x3c>)
 8008fea:	1b64      	subs	r4, r4, r5
 8008fec:	10a4      	asrs	r4, r4, #2
 8008fee:	2600      	movs	r6, #0
 8008ff0:	42a6      	cmp	r6, r4
 8008ff2:	d109      	bne.n	8009008 <__libc_init_array+0x24>
 8008ff4:	4d0b      	ldr	r5, [pc, #44]	@ (8009024 <__libc_init_array+0x40>)
 8008ff6:	4c0c      	ldr	r4, [pc, #48]	@ (8009028 <__libc_init_array+0x44>)
 8008ff8:	f000 fd98 	bl	8009b2c <_init>
 8008ffc:	1b64      	subs	r4, r4, r5
 8008ffe:	10a4      	asrs	r4, r4, #2
 8009000:	2600      	movs	r6, #0
 8009002:	42a6      	cmp	r6, r4
 8009004:	d105      	bne.n	8009012 <__libc_init_array+0x2e>
 8009006:	bd70      	pop	{r4, r5, r6, pc}
 8009008:	f855 3b04 	ldr.w	r3, [r5], #4
 800900c:	4798      	blx	r3
 800900e:	3601      	adds	r6, #1
 8009010:	e7ee      	b.n	8008ff0 <__libc_init_array+0xc>
 8009012:	f855 3b04 	ldr.w	r3, [r5], #4
 8009016:	4798      	blx	r3
 8009018:	3601      	adds	r6, #1
 800901a:	e7f2      	b.n	8009002 <__libc_init_array+0x1e>
 800901c:	08009e6c 	.word	0x08009e6c
 8009020:	08009e6c 	.word	0x08009e6c
 8009024:	08009e6c 	.word	0x08009e6c
 8009028:	08009e70 	.word	0x08009e70

0800902c <__retarget_lock_init_recursive>:
 800902c:	4770      	bx	lr

0800902e <__retarget_lock_acquire_recursive>:
 800902e:	4770      	bx	lr

08009030 <__retarget_lock_release_recursive>:
 8009030:	4770      	bx	lr

08009032 <memcpy>:
 8009032:	440a      	add	r2, r1
 8009034:	4291      	cmp	r1, r2
 8009036:	f100 33ff 	add.w	r3, r0, #4294967295
 800903a:	d100      	bne.n	800903e <memcpy+0xc>
 800903c:	4770      	bx	lr
 800903e:	b510      	push	{r4, lr}
 8009040:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009044:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009048:	4291      	cmp	r1, r2
 800904a:	d1f9      	bne.n	8009040 <memcpy+0xe>
 800904c:	bd10      	pop	{r4, pc}
	...

08009050 <_free_r>:
 8009050:	b538      	push	{r3, r4, r5, lr}
 8009052:	4605      	mov	r5, r0
 8009054:	2900      	cmp	r1, #0
 8009056:	d041      	beq.n	80090dc <_free_r+0x8c>
 8009058:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800905c:	1f0c      	subs	r4, r1, #4
 800905e:	2b00      	cmp	r3, #0
 8009060:	bfb8      	it	lt
 8009062:	18e4      	addlt	r4, r4, r3
 8009064:	f000 f8e0 	bl	8009228 <__malloc_lock>
 8009068:	4a1d      	ldr	r2, [pc, #116]	@ (80090e0 <_free_r+0x90>)
 800906a:	6813      	ldr	r3, [r2, #0]
 800906c:	b933      	cbnz	r3, 800907c <_free_r+0x2c>
 800906e:	6063      	str	r3, [r4, #4]
 8009070:	6014      	str	r4, [r2, #0]
 8009072:	4628      	mov	r0, r5
 8009074:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009078:	f000 b8dc 	b.w	8009234 <__malloc_unlock>
 800907c:	42a3      	cmp	r3, r4
 800907e:	d908      	bls.n	8009092 <_free_r+0x42>
 8009080:	6820      	ldr	r0, [r4, #0]
 8009082:	1821      	adds	r1, r4, r0
 8009084:	428b      	cmp	r3, r1
 8009086:	bf01      	itttt	eq
 8009088:	6819      	ldreq	r1, [r3, #0]
 800908a:	685b      	ldreq	r3, [r3, #4]
 800908c:	1809      	addeq	r1, r1, r0
 800908e:	6021      	streq	r1, [r4, #0]
 8009090:	e7ed      	b.n	800906e <_free_r+0x1e>
 8009092:	461a      	mov	r2, r3
 8009094:	685b      	ldr	r3, [r3, #4]
 8009096:	b10b      	cbz	r3, 800909c <_free_r+0x4c>
 8009098:	42a3      	cmp	r3, r4
 800909a:	d9fa      	bls.n	8009092 <_free_r+0x42>
 800909c:	6811      	ldr	r1, [r2, #0]
 800909e:	1850      	adds	r0, r2, r1
 80090a0:	42a0      	cmp	r0, r4
 80090a2:	d10b      	bne.n	80090bc <_free_r+0x6c>
 80090a4:	6820      	ldr	r0, [r4, #0]
 80090a6:	4401      	add	r1, r0
 80090a8:	1850      	adds	r0, r2, r1
 80090aa:	4283      	cmp	r3, r0
 80090ac:	6011      	str	r1, [r2, #0]
 80090ae:	d1e0      	bne.n	8009072 <_free_r+0x22>
 80090b0:	6818      	ldr	r0, [r3, #0]
 80090b2:	685b      	ldr	r3, [r3, #4]
 80090b4:	6053      	str	r3, [r2, #4]
 80090b6:	4408      	add	r0, r1
 80090b8:	6010      	str	r0, [r2, #0]
 80090ba:	e7da      	b.n	8009072 <_free_r+0x22>
 80090bc:	d902      	bls.n	80090c4 <_free_r+0x74>
 80090be:	230c      	movs	r3, #12
 80090c0:	602b      	str	r3, [r5, #0]
 80090c2:	e7d6      	b.n	8009072 <_free_r+0x22>
 80090c4:	6820      	ldr	r0, [r4, #0]
 80090c6:	1821      	adds	r1, r4, r0
 80090c8:	428b      	cmp	r3, r1
 80090ca:	bf04      	itt	eq
 80090cc:	6819      	ldreq	r1, [r3, #0]
 80090ce:	685b      	ldreq	r3, [r3, #4]
 80090d0:	6063      	str	r3, [r4, #4]
 80090d2:	bf04      	itt	eq
 80090d4:	1809      	addeq	r1, r1, r0
 80090d6:	6021      	streq	r1, [r4, #0]
 80090d8:	6054      	str	r4, [r2, #4]
 80090da:	e7ca      	b.n	8009072 <_free_r+0x22>
 80090dc:	bd38      	pop	{r3, r4, r5, pc}
 80090de:	bf00      	nop
 80090e0:	2000182c 	.word	0x2000182c

080090e4 <sbrk_aligned>:
 80090e4:	b570      	push	{r4, r5, r6, lr}
 80090e6:	4e0f      	ldr	r6, [pc, #60]	@ (8009124 <sbrk_aligned+0x40>)
 80090e8:	460c      	mov	r4, r1
 80090ea:	6831      	ldr	r1, [r6, #0]
 80090ec:	4605      	mov	r5, r0
 80090ee:	b911      	cbnz	r1, 80090f6 <sbrk_aligned+0x12>
 80090f0:	f000 fcd6 	bl	8009aa0 <_sbrk_r>
 80090f4:	6030      	str	r0, [r6, #0]
 80090f6:	4621      	mov	r1, r4
 80090f8:	4628      	mov	r0, r5
 80090fa:	f000 fcd1 	bl	8009aa0 <_sbrk_r>
 80090fe:	1c43      	adds	r3, r0, #1
 8009100:	d103      	bne.n	800910a <sbrk_aligned+0x26>
 8009102:	f04f 34ff 	mov.w	r4, #4294967295
 8009106:	4620      	mov	r0, r4
 8009108:	bd70      	pop	{r4, r5, r6, pc}
 800910a:	1cc4      	adds	r4, r0, #3
 800910c:	f024 0403 	bic.w	r4, r4, #3
 8009110:	42a0      	cmp	r0, r4
 8009112:	d0f8      	beq.n	8009106 <sbrk_aligned+0x22>
 8009114:	1a21      	subs	r1, r4, r0
 8009116:	4628      	mov	r0, r5
 8009118:	f000 fcc2 	bl	8009aa0 <_sbrk_r>
 800911c:	3001      	adds	r0, #1
 800911e:	d1f2      	bne.n	8009106 <sbrk_aligned+0x22>
 8009120:	e7ef      	b.n	8009102 <sbrk_aligned+0x1e>
 8009122:	bf00      	nop
 8009124:	20001828 	.word	0x20001828

08009128 <_malloc_r>:
 8009128:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800912c:	1ccd      	adds	r5, r1, #3
 800912e:	f025 0503 	bic.w	r5, r5, #3
 8009132:	3508      	adds	r5, #8
 8009134:	2d0c      	cmp	r5, #12
 8009136:	bf38      	it	cc
 8009138:	250c      	movcc	r5, #12
 800913a:	2d00      	cmp	r5, #0
 800913c:	4606      	mov	r6, r0
 800913e:	db01      	blt.n	8009144 <_malloc_r+0x1c>
 8009140:	42a9      	cmp	r1, r5
 8009142:	d904      	bls.n	800914e <_malloc_r+0x26>
 8009144:	230c      	movs	r3, #12
 8009146:	6033      	str	r3, [r6, #0]
 8009148:	2000      	movs	r0, #0
 800914a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800914e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009224 <_malloc_r+0xfc>
 8009152:	f000 f869 	bl	8009228 <__malloc_lock>
 8009156:	f8d8 3000 	ldr.w	r3, [r8]
 800915a:	461c      	mov	r4, r3
 800915c:	bb44      	cbnz	r4, 80091b0 <_malloc_r+0x88>
 800915e:	4629      	mov	r1, r5
 8009160:	4630      	mov	r0, r6
 8009162:	f7ff ffbf 	bl	80090e4 <sbrk_aligned>
 8009166:	1c43      	adds	r3, r0, #1
 8009168:	4604      	mov	r4, r0
 800916a:	d158      	bne.n	800921e <_malloc_r+0xf6>
 800916c:	f8d8 4000 	ldr.w	r4, [r8]
 8009170:	4627      	mov	r7, r4
 8009172:	2f00      	cmp	r7, #0
 8009174:	d143      	bne.n	80091fe <_malloc_r+0xd6>
 8009176:	2c00      	cmp	r4, #0
 8009178:	d04b      	beq.n	8009212 <_malloc_r+0xea>
 800917a:	6823      	ldr	r3, [r4, #0]
 800917c:	4639      	mov	r1, r7
 800917e:	4630      	mov	r0, r6
 8009180:	eb04 0903 	add.w	r9, r4, r3
 8009184:	f000 fc8c 	bl	8009aa0 <_sbrk_r>
 8009188:	4581      	cmp	r9, r0
 800918a:	d142      	bne.n	8009212 <_malloc_r+0xea>
 800918c:	6821      	ldr	r1, [r4, #0]
 800918e:	1a6d      	subs	r5, r5, r1
 8009190:	4629      	mov	r1, r5
 8009192:	4630      	mov	r0, r6
 8009194:	f7ff ffa6 	bl	80090e4 <sbrk_aligned>
 8009198:	3001      	adds	r0, #1
 800919a:	d03a      	beq.n	8009212 <_malloc_r+0xea>
 800919c:	6823      	ldr	r3, [r4, #0]
 800919e:	442b      	add	r3, r5
 80091a0:	6023      	str	r3, [r4, #0]
 80091a2:	f8d8 3000 	ldr.w	r3, [r8]
 80091a6:	685a      	ldr	r2, [r3, #4]
 80091a8:	bb62      	cbnz	r2, 8009204 <_malloc_r+0xdc>
 80091aa:	f8c8 7000 	str.w	r7, [r8]
 80091ae:	e00f      	b.n	80091d0 <_malloc_r+0xa8>
 80091b0:	6822      	ldr	r2, [r4, #0]
 80091b2:	1b52      	subs	r2, r2, r5
 80091b4:	d420      	bmi.n	80091f8 <_malloc_r+0xd0>
 80091b6:	2a0b      	cmp	r2, #11
 80091b8:	d917      	bls.n	80091ea <_malloc_r+0xc2>
 80091ba:	1961      	adds	r1, r4, r5
 80091bc:	42a3      	cmp	r3, r4
 80091be:	6025      	str	r5, [r4, #0]
 80091c0:	bf18      	it	ne
 80091c2:	6059      	strne	r1, [r3, #4]
 80091c4:	6863      	ldr	r3, [r4, #4]
 80091c6:	bf08      	it	eq
 80091c8:	f8c8 1000 	streq.w	r1, [r8]
 80091cc:	5162      	str	r2, [r4, r5]
 80091ce:	604b      	str	r3, [r1, #4]
 80091d0:	4630      	mov	r0, r6
 80091d2:	f000 f82f 	bl	8009234 <__malloc_unlock>
 80091d6:	f104 000b 	add.w	r0, r4, #11
 80091da:	1d23      	adds	r3, r4, #4
 80091dc:	f020 0007 	bic.w	r0, r0, #7
 80091e0:	1ac2      	subs	r2, r0, r3
 80091e2:	bf1c      	itt	ne
 80091e4:	1a1b      	subne	r3, r3, r0
 80091e6:	50a3      	strne	r3, [r4, r2]
 80091e8:	e7af      	b.n	800914a <_malloc_r+0x22>
 80091ea:	6862      	ldr	r2, [r4, #4]
 80091ec:	42a3      	cmp	r3, r4
 80091ee:	bf0c      	ite	eq
 80091f0:	f8c8 2000 	streq.w	r2, [r8]
 80091f4:	605a      	strne	r2, [r3, #4]
 80091f6:	e7eb      	b.n	80091d0 <_malloc_r+0xa8>
 80091f8:	4623      	mov	r3, r4
 80091fa:	6864      	ldr	r4, [r4, #4]
 80091fc:	e7ae      	b.n	800915c <_malloc_r+0x34>
 80091fe:	463c      	mov	r4, r7
 8009200:	687f      	ldr	r7, [r7, #4]
 8009202:	e7b6      	b.n	8009172 <_malloc_r+0x4a>
 8009204:	461a      	mov	r2, r3
 8009206:	685b      	ldr	r3, [r3, #4]
 8009208:	42a3      	cmp	r3, r4
 800920a:	d1fb      	bne.n	8009204 <_malloc_r+0xdc>
 800920c:	2300      	movs	r3, #0
 800920e:	6053      	str	r3, [r2, #4]
 8009210:	e7de      	b.n	80091d0 <_malloc_r+0xa8>
 8009212:	230c      	movs	r3, #12
 8009214:	6033      	str	r3, [r6, #0]
 8009216:	4630      	mov	r0, r6
 8009218:	f000 f80c 	bl	8009234 <__malloc_unlock>
 800921c:	e794      	b.n	8009148 <_malloc_r+0x20>
 800921e:	6005      	str	r5, [r0, #0]
 8009220:	e7d6      	b.n	80091d0 <_malloc_r+0xa8>
 8009222:	bf00      	nop
 8009224:	2000182c 	.word	0x2000182c

08009228 <__malloc_lock>:
 8009228:	4801      	ldr	r0, [pc, #4]	@ (8009230 <__malloc_lock+0x8>)
 800922a:	f7ff bf00 	b.w	800902e <__retarget_lock_acquire_recursive>
 800922e:	bf00      	nop
 8009230:	20001824 	.word	0x20001824

08009234 <__malloc_unlock>:
 8009234:	4801      	ldr	r0, [pc, #4]	@ (800923c <__malloc_unlock+0x8>)
 8009236:	f7ff befb 	b.w	8009030 <__retarget_lock_release_recursive>
 800923a:	bf00      	nop
 800923c:	20001824 	.word	0x20001824

08009240 <__ssputs_r>:
 8009240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009244:	688e      	ldr	r6, [r1, #8]
 8009246:	461f      	mov	r7, r3
 8009248:	42be      	cmp	r6, r7
 800924a:	680b      	ldr	r3, [r1, #0]
 800924c:	4682      	mov	sl, r0
 800924e:	460c      	mov	r4, r1
 8009250:	4690      	mov	r8, r2
 8009252:	d82d      	bhi.n	80092b0 <__ssputs_r+0x70>
 8009254:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009258:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800925c:	d026      	beq.n	80092ac <__ssputs_r+0x6c>
 800925e:	6965      	ldr	r5, [r4, #20]
 8009260:	6909      	ldr	r1, [r1, #16]
 8009262:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009266:	eba3 0901 	sub.w	r9, r3, r1
 800926a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800926e:	1c7b      	adds	r3, r7, #1
 8009270:	444b      	add	r3, r9
 8009272:	106d      	asrs	r5, r5, #1
 8009274:	429d      	cmp	r5, r3
 8009276:	bf38      	it	cc
 8009278:	461d      	movcc	r5, r3
 800927a:	0553      	lsls	r3, r2, #21
 800927c:	d527      	bpl.n	80092ce <__ssputs_r+0x8e>
 800927e:	4629      	mov	r1, r5
 8009280:	f7ff ff52 	bl	8009128 <_malloc_r>
 8009284:	4606      	mov	r6, r0
 8009286:	b360      	cbz	r0, 80092e2 <__ssputs_r+0xa2>
 8009288:	6921      	ldr	r1, [r4, #16]
 800928a:	464a      	mov	r2, r9
 800928c:	f7ff fed1 	bl	8009032 <memcpy>
 8009290:	89a3      	ldrh	r3, [r4, #12]
 8009292:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009296:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800929a:	81a3      	strh	r3, [r4, #12]
 800929c:	6126      	str	r6, [r4, #16]
 800929e:	6165      	str	r5, [r4, #20]
 80092a0:	444e      	add	r6, r9
 80092a2:	eba5 0509 	sub.w	r5, r5, r9
 80092a6:	6026      	str	r6, [r4, #0]
 80092a8:	60a5      	str	r5, [r4, #8]
 80092aa:	463e      	mov	r6, r7
 80092ac:	42be      	cmp	r6, r7
 80092ae:	d900      	bls.n	80092b2 <__ssputs_r+0x72>
 80092b0:	463e      	mov	r6, r7
 80092b2:	6820      	ldr	r0, [r4, #0]
 80092b4:	4632      	mov	r2, r6
 80092b6:	4641      	mov	r1, r8
 80092b8:	f000 fbb6 	bl	8009a28 <memmove>
 80092bc:	68a3      	ldr	r3, [r4, #8]
 80092be:	1b9b      	subs	r3, r3, r6
 80092c0:	60a3      	str	r3, [r4, #8]
 80092c2:	6823      	ldr	r3, [r4, #0]
 80092c4:	4433      	add	r3, r6
 80092c6:	6023      	str	r3, [r4, #0]
 80092c8:	2000      	movs	r0, #0
 80092ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092ce:	462a      	mov	r2, r5
 80092d0:	f000 fbf6 	bl	8009ac0 <_realloc_r>
 80092d4:	4606      	mov	r6, r0
 80092d6:	2800      	cmp	r0, #0
 80092d8:	d1e0      	bne.n	800929c <__ssputs_r+0x5c>
 80092da:	6921      	ldr	r1, [r4, #16]
 80092dc:	4650      	mov	r0, sl
 80092de:	f7ff feb7 	bl	8009050 <_free_r>
 80092e2:	230c      	movs	r3, #12
 80092e4:	f8ca 3000 	str.w	r3, [sl]
 80092e8:	89a3      	ldrh	r3, [r4, #12]
 80092ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80092ee:	81a3      	strh	r3, [r4, #12]
 80092f0:	f04f 30ff 	mov.w	r0, #4294967295
 80092f4:	e7e9      	b.n	80092ca <__ssputs_r+0x8a>
	...

080092f8 <_svfiprintf_r>:
 80092f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092fc:	4698      	mov	r8, r3
 80092fe:	898b      	ldrh	r3, [r1, #12]
 8009300:	061b      	lsls	r3, r3, #24
 8009302:	b09d      	sub	sp, #116	@ 0x74
 8009304:	4607      	mov	r7, r0
 8009306:	460d      	mov	r5, r1
 8009308:	4614      	mov	r4, r2
 800930a:	d510      	bpl.n	800932e <_svfiprintf_r+0x36>
 800930c:	690b      	ldr	r3, [r1, #16]
 800930e:	b973      	cbnz	r3, 800932e <_svfiprintf_r+0x36>
 8009310:	2140      	movs	r1, #64	@ 0x40
 8009312:	f7ff ff09 	bl	8009128 <_malloc_r>
 8009316:	6028      	str	r0, [r5, #0]
 8009318:	6128      	str	r0, [r5, #16]
 800931a:	b930      	cbnz	r0, 800932a <_svfiprintf_r+0x32>
 800931c:	230c      	movs	r3, #12
 800931e:	603b      	str	r3, [r7, #0]
 8009320:	f04f 30ff 	mov.w	r0, #4294967295
 8009324:	b01d      	add	sp, #116	@ 0x74
 8009326:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800932a:	2340      	movs	r3, #64	@ 0x40
 800932c:	616b      	str	r3, [r5, #20]
 800932e:	2300      	movs	r3, #0
 8009330:	9309      	str	r3, [sp, #36]	@ 0x24
 8009332:	2320      	movs	r3, #32
 8009334:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009338:	f8cd 800c 	str.w	r8, [sp, #12]
 800933c:	2330      	movs	r3, #48	@ 0x30
 800933e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80094dc <_svfiprintf_r+0x1e4>
 8009342:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009346:	f04f 0901 	mov.w	r9, #1
 800934a:	4623      	mov	r3, r4
 800934c:	469a      	mov	sl, r3
 800934e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009352:	b10a      	cbz	r2, 8009358 <_svfiprintf_r+0x60>
 8009354:	2a25      	cmp	r2, #37	@ 0x25
 8009356:	d1f9      	bne.n	800934c <_svfiprintf_r+0x54>
 8009358:	ebba 0b04 	subs.w	fp, sl, r4
 800935c:	d00b      	beq.n	8009376 <_svfiprintf_r+0x7e>
 800935e:	465b      	mov	r3, fp
 8009360:	4622      	mov	r2, r4
 8009362:	4629      	mov	r1, r5
 8009364:	4638      	mov	r0, r7
 8009366:	f7ff ff6b 	bl	8009240 <__ssputs_r>
 800936a:	3001      	adds	r0, #1
 800936c:	f000 80a7 	beq.w	80094be <_svfiprintf_r+0x1c6>
 8009370:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009372:	445a      	add	r2, fp
 8009374:	9209      	str	r2, [sp, #36]	@ 0x24
 8009376:	f89a 3000 	ldrb.w	r3, [sl]
 800937a:	2b00      	cmp	r3, #0
 800937c:	f000 809f 	beq.w	80094be <_svfiprintf_r+0x1c6>
 8009380:	2300      	movs	r3, #0
 8009382:	f04f 32ff 	mov.w	r2, #4294967295
 8009386:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800938a:	f10a 0a01 	add.w	sl, sl, #1
 800938e:	9304      	str	r3, [sp, #16]
 8009390:	9307      	str	r3, [sp, #28]
 8009392:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009396:	931a      	str	r3, [sp, #104]	@ 0x68
 8009398:	4654      	mov	r4, sl
 800939a:	2205      	movs	r2, #5
 800939c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093a0:	484e      	ldr	r0, [pc, #312]	@ (80094dc <_svfiprintf_r+0x1e4>)
 80093a2:	f7f6 ff15 	bl	80001d0 <memchr>
 80093a6:	9a04      	ldr	r2, [sp, #16]
 80093a8:	b9d8      	cbnz	r0, 80093e2 <_svfiprintf_r+0xea>
 80093aa:	06d0      	lsls	r0, r2, #27
 80093ac:	bf44      	itt	mi
 80093ae:	2320      	movmi	r3, #32
 80093b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80093b4:	0711      	lsls	r1, r2, #28
 80093b6:	bf44      	itt	mi
 80093b8:	232b      	movmi	r3, #43	@ 0x2b
 80093ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80093be:	f89a 3000 	ldrb.w	r3, [sl]
 80093c2:	2b2a      	cmp	r3, #42	@ 0x2a
 80093c4:	d015      	beq.n	80093f2 <_svfiprintf_r+0xfa>
 80093c6:	9a07      	ldr	r2, [sp, #28]
 80093c8:	4654      	mov	r4, sl
 80093ca:	2000      	movs	r0, #0
 80093cc:	f04f 0c0a 	mov.w	ip, #10
 80093d0:	4621      	mov	r1, r4
 80093d2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80093d6:	3b30      	subs	r3, #48	@ 0x30
 80093d8:	2b09      	cmp	r3, #9
 80093da:	d94b      	bls.n	8009474 <_svfiprintf_r+0x17c>
 80093dc:	b1b0      	cbz	r0, 800940c <_svfiprintf_r+0x114>
 80093de:	9207      	str	r2, [sp, #28]
 80093e0:	e014      	b.n	800940c <_svfiprintf_r+0x114>
 80093e2:	eba0 0308 	sub.w	r3, r0, r8
 80093e6:	fa09 f303 	lsl.w	r3, r9, r3
 80093ea:	4313      	orrs	r3, r2
 80093ec:	9304      	str	r3, [sp, #16]
 80093ee:	46a2      	mov	sl, r4
 80093f0:	e7d2      	b.n	8009398 <_svfiprintf_r+0xa0>
 80093f2:	9b03      	ldr	r3, [sp, #12]
 80093f4:	1d19      	adds	r1, r3, #4
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	9103      	str	r1, [sp, #12]
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	bfbb      	ittet	lt
 80093fe:	425b      	neglt	r3, r3
 8009400:	f042 0202 	orrlt.w	r2, r2, #2
 8009404:	9307      	strge	r3, [sp, #28]
 8009406:	9307      	strlt	r3, [sp, #28]
 8009408:	bfb8      	it	lt
 800940a:	9204      	strlt	r2, [sp, #16]
 800940c:	7823      	ldrb	r3, [r4, #0]
 800940e:	2b2e      	cmp	r3, #46	@ 0x2e
 8009410:	d10a      	bne.n	8009428 <_svfiprintf_r+0x130>
 8009412:	7863      	ldrb	r3, [r4, #1]
 8009414:	2b2a      	cmp	r3, #42	@ 0x2a
 8009416:	d132      	bne.n	800947e <_svfiprintf_r+0x186>
 8009418:	9b03      	ldr	r3, [sp, #12]
 800941a:	1d1a      	adds	r2, r3, #4
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	9203      	str	r2, [sp, #12]
 8009420:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009424:	3402      	adds	r4, #2
 8009426:	9305      	str	r3, [sp, #20]
 8009428:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80094ec <_svfiprintf_r+0x1f4>
 800942c:	7821      	ldrb	r1, [r4, #0]
 800942e:	2203      	movs	r2, #3
 8009430:	4650      	mov	r0, sl
 8009432:	f7f6 fecd 	bl	80001d0 <memchr>
 8009436:	b138      	cbz	r0, 8009448 <_svfiprintf_r+0x150>
 8009438:	9b04      	ldr	r3, [sp, #16]
 800943a:	eba0 000a 	sub.w	r0, r0, sl
 800943e:	2240      	movs	r2, #64	@ 0x40
 8009440:	4082      	lsls	r2, r0
 8009442:	4313      	orrs	r3, r2
 8009444:	3401      	adds	r4, #1
 8009446:	9304      	str	r3, [sp, #16]
 8009448:	f814 1b01 	ldrb.w	r1, [r4], #1
 800944c:	4824      	ldr	r0, [pc, #144]	@ (80094e0 <_svfiprintf_r+0x1e8>)
 800944e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009452:	2206      	movs	r2, #6
 8009454:	f7f6 febc 	bl	80001d0 <memchr>
 8009458:	2800      	cmp	r0, #0
 800945a:	d036      	beq.n	80094ca <_svfiprintf_r+0x1d2>
 800945c:	4b21      	ldr	r3, [pc, #132]	@ (80094e4 <_svfiprintf_r+0x1ec>)
 800945e:	bb1b      	cbnz	r3, 80094a8 <_svfiprintf_r+0x1b0>
 8009460:	9b03      	ldr	r3, [sp, #12]
 8009462:	3307      	adds	r3, #7
 8009464:	f023 0307 	bic.w	r3, r3, #7
 8009468:	3308      	adds	r3, #8
 800946a:	9303      	str	r3, [sp, #12]
 800946c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800946e:	4433      	add	r3, r6
 8009470:	9309      	str	r3, [sp, #36]	@ 0x24
 8009472:	e76a      	b.n	800934a <_svfiprintf_r+0x52>
 8009474:	fb0c 3202 	mla	r2, ip, r2, r3
 8009478:	460c      	mov	r4, r1
 800947a:	2001      	movs	r0, #1
 800947c:	e7a8      	b.n	80093d0 <_svfiprintf_r+0xd8>
 800947e:	2300      	movs	r3, #0
 8009480:	3401      	adds	r4, #1
 8009482:	9305      	str	r3, [sp, #20]
 8009484:	4619      	mov	r1, r3
 8009486:	f04f 0c0a 	mov.w	ip, #10
 800948a:	4620      	mov	r0, r4
 800948c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009490:	3a30      	subs	r2, #48	@ 0x30
 8009492:	2a09      	cmp	r2, #9
 8009494:	d903      	bls.n	800949e <_svfiprintf_r+0x1a6>
 8009496:	2b00      	cmp	r3, #0
 8009498:	d0c6      	beq.n	8009428 <_svfiprintf_r+0x130>
 800949a:	9105      	str	r1, [sp, #20]
 800949c:	e7c4      	b.n	8009428 <_svfiprintf_r+0x130>
 800949e:	fb0c 2101 	mla	r1, ip, r1, r2
 80094a2:	4604      	mov	r4, r0
 80094a4:	2301      	movs	r3, #1
 80094a6:	e7f0      	b.n	800948a <_svfiprintf_r+0x192>
 80094a8:	ab03      	add	r3, sp, #12
 80094aa:	9300      	str	r3, [sp, #0]
 80094ac:	462a      	mov	r2, r5
 80094ae:	4b0e      	ldr	r3, [pc, #56]	@ (80094e8 <_svfiprintf_r+0x1f0>)
 80094b0:	a904      	add	r1, sp, #16
 80094b2:	4638      	mov	r0, r7
 80094b4:	f3af 8000 	nop.w
 80094b8:	1c42      	adds	r2, r0, #1
 80094ba:	4606      	mov	r6, r0
 80094bc:	d1d6      	bne.n	800946c <_svfiprintf_r+0x174>
 80094be:	89ab      	ldrh	r3, [r5, #12]
 80094c0:	065b      	lsls	r3, r3, #25
 80094c2:	f53f af2d 	bmi.w	8009320 <_svfiprintf_r+0x28>
 80094c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80094c8:	e72c      	b.n	8009324 <_svfiprintf_r+0x2c>
 80094ca:	ab03      	add	r3, sp, #12
 80094cc:	9300      	str	r3, [sp, #0]
 80094ce:	462a      	mov	r2, r5
 80094d0:	4b05      	ldr	r3, [pc, #20]	@ (80094e8 <_svfiprintf_r+0x1f0>)
 80094d2:	a904      	add	r1, sp, #16
 80094d4:	4638      	mov	r0, r7
 80094d6:	f000 f879 	bl	80095cc <_printf_i>
 80094da:	e7ed      	b.n	80094b8 <_svfiprintf_r+0x1c0>
 80094dc:	08009e31 	.word	0x08009e31
 80094e0:	08009e3b 	.word	0x08009e3b
 80094e4:	00000000 	.word	0x00000000
 80094e8:	08009241 	.word	0x08009241
 80094ec:	08009e37 	.word	0x08009e37

080094f0 <_printf_common>:
 80094f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80094f4:	4616      	mov	r6, r2
 80094f6:	4698      	mov	r8, r3
 80094f8:	688a      	ldr	r2, [r1, #8]
 80094fa:	690b      	ldr	r3, [r1, #16]
 80094fc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009500:	4293      	cmp	r3, r2
 8009502:	bfb8      	it	lt
 8009504:	4613      	movlt	r3, r2
 8009506:	6033      	str	r3, [r6, #0]
 8009508:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800950c:	4607      	mov	r7, r0
 800950e:	460c      	mov	r4, r1
 8009510:	b10a      	cbz	r2, 8009516 <_printf_common+0x26>
 8009512:	3301      	adds	r3, #1
 8009514:	6033      	str	r3, [r6, #0]
 8009516:	6823      	ldr	r3, [r4, #0]
 8009518:	0699      	lsls	r1, r3, #26
 800951a:	bf42      	ittt	mi
 800951c:	6833      	ldrmi	r3, [r6, #0]
 800951e:	3302      	addmi	r3, #2
 8009520:	6033      	strmi	r3, [r6, #0]
 8009522:	6825      	ldr	r5, [r4, #0]
 8009524:	f015 0506 	ands.w	r5, r5, #6
 8009528:	d106      	bne.n	8009538 <_printf_common+0x48>
 800952a:	f104 0a19 	add.w	sl, r4, #25
 800952e:	68e3      	ldr	r3, [r4, #12]
 8009530:	6832      	ldr	r2, [r6, #0]
 8009532:	1a9b      	subs	r3, r3, r2
 8009534:	42ab      	cmp	r3, r5
 8009536:	dc26      	bgt.n	8009586 <_printf_common+0x96>
 8009538:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800953c:	6822      	ldr	r2, [r4, #0]
 800953e:	3b00      	subs	r3, #0
 8009540:	bf18      	it	ne
 8009542:	2301      	movne	r3, #1
 8009544:	0692      	lsls	r2, r2, #26
 8009546:	d42b      	bmi.n	80095a0 <_printf_common+0xb0>
 8009548:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800954c:	4641      	mov	r1, r8
 800954e:	4638      	mov	r0, r7
 8009550:	47c8      	blx	r9
 8009552:	3001      	adds	r0, #1
 8009554:	d01e      	beq.n	8009594 <_printf_common+0xa4>
 8009556:	6823      	ldr	r3, [r4, #0]
 8009558:	6922      	ldr	r2, [r4, #16]
 800955a:	f003 0306 	and.w	r3, r3, #6
 800955e:	2b04      	cmp	r3, #4
 8009560:	bf02      	ittt	eq
 8009562:	68e5      	ldreq	r5, [r4, #12]
 8009564:	6833      	ldreq	r3, [r6, #0]
 8009566:	1aed      	subeq	r5, r5, r3
 8009568:	68a3      	ldr	r3, [r4, #8]
 800956a:	bf0c      	ite	eq
 800956c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009570:	2500      	movne	r5, #0
 8009572:	4293      	cmp	r3, r2
 8009574:	bfc4      	itt	gt
 8009576:	1a9b      	subgt	r3, r3, r2
 8009578:	18ed      	addgt	r5, r5, r3
 800957a:	2600      	movs	r6, #0
 800957c:	341a      	adds	r4, #26
 800957e:	42b5      	cmp	r5, r6
 8009580:	d11a      	bne.n	80095b8 <_printf_common+0xc8>
 8009582:	2000      	movs	r0, #0
 8009584:	e008      	b.n	8009598 <_printf_common+0xa8>
 8009586:	2301      	movs	r3, #1
 8009588:	4652      	mov	r2, sl
 800958a:	4641      	mov	r1, r8
 800958c:	4638      	mov	r0, r7
 800958e:	47c8      	blx	r9
 8009590:	3001      	adds	r0, #1
 8009592:	d103      	bne.n	800959c <_printf_common+0xac>
 8009594:	f04f 30ff 	mov.w	r0, #4294967295
 8009598:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800959c:	3501      	adds	r5, #1
 800959e:	e7c6      	b.n	800952e <_printf_common+0x3e>
 80095a0:	18e1      	adds	r1, r4, r3
 80095a2:	1c5a      	adds	r2, r3, #1
 80095a4:	2030      	movs	r0, #48	@ 0x30
 80095a6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80095aa:	4422      	add	r2, r4
 80095ac:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80095b0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80095b4:	3302      	adds	r3, #2
 80095b6:	e7c7      	b.n	8009548 <_printf_common+0x58>
 80095b8:	2301      	movs	r3, #1
 80095ba:	4622      	mov	r2, r4
 80095bc:	4641      	mov	r1, r8
 80095be:	4638      	mov	r0, r7
 80095c0:	47c8      	blx	r9
 80095c2:	3001      	adds	r0, #1
 80095c4:	d0e6      	beq.n	8009594 <_printf_common+0xa4>
 80095c6:	3601      	adds	r6, #1
 80095c8:	e7d9      	b.n	800957e <_printf_common+0x8e>
	...

080095cc <_printf_i>:
 80095cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80095d0:	7e0f      	ldrb	r7, [r1, #24]
 80095d2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80095d4:	2f78      	cmp	r7, #120	@ 0x78
 80095d6:	4691      	mov	r9, r2
 80095d8:	4680      	mov	r8, r0
 80095da:	460c      	mov	r4, r1
 80095dc:	469a      	mov	sl, r3
 80095de:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80095e2:	d807      	bhi.n	80095f4 <_printf_i+0x28>
 80095e4:	2f62      	cmp	r7, #98	@ 0x62
 80095e6:	d80a      	bhi.n	80095fe <_printf_i+0x32>
 80095e8:	2f00      	cmp	r7, #0
 80095ea:	f000 80d2 	beq.w	8009792 <_printf_i+0x1c6>
 80095ee:	2f58      	cmp	r7, #88	@ 0x58
 80095f0:	f000 80b9 	beq.w	8009766 <_printf_i+0x19a>
 80095f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80095f8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80095fc:	e03a      	b.n	8009674 <_printf_i+0xa8>
 80095fe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009602:	2b15      	cmp	r3, #21
 8009604:	d8f6      	bhi.n	80095f4 <_printf_i+0x28>
 8009606:	a101      	add	r1, pc, #4	@ (adr r1, 800960c <_printf_i+0x40>)
 8009608:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800960c:	08009665 	.word	0x08009665
 8009610:	08009679 	.word	0x08009679
 8009614:	080095f5 	.word	0x080095f5
 8009618:	080095f5 	.word	0x080095f5
 800961c:	080095f5 	.word	0x080095f5
 8009620:	080095f5 	.word	0x080095f5
 8009624:	08009679 	.word	0x08009679
 8009628:	080095f5 	.word	0x080095f5
 800962c:	080095f5 	.word	0x080095f5
 8009630:	080095f5 	.word	0x080095f5
 8009634:	080095f5 	.word	0x080095f5
 8009638:	08009779 	.word	0x08009779
 800963c:	080096a3 	.word	0x080096a3
 8009640:	08009733 	.word	0x08009733
 8009644:	080095f5 	.word	0x080095f5
 8009648:	080095f5 	.word	0x080095f5
 800964c:	0800979b 	.word	0x0800979b
 8009650:	080095f5 	.word	0x080095f5
 8009654:	080096a3 	.word	0x080096a3
 8009658:	080095f5 	.word	0x080095f5
 800965c:	080095f5 	.word	0x080095f5
 8009660:	0800973b 	.word	0x0800973b
 8009664:	6833      	ldr	r3, [r6, #0]
 8009666:	1d1a      	adds	r2, r3, #4
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	6032      	str	r2, [r6, #0]
 800966c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009670:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009674:	2301      	movs	r3, #1
 8009676:	e09d      	b.n	80097b4 <_printf_i+0x1e8>
 8009678:	6833      	ldr	r3, [r6, #0]
 800967a:	6820      	ldr	r0, [r4, #0]
 800967c:	1d19      	adds	r1, r3, #4
 800967e:	6031      	str	r1, [r6, #0]
 8009680:	0606      	lsls	r6, r0, #24
 8009682:	d501      	bpl.n	8009688 <_printf_i+0xbc>
 8009684:	681d      	ldr	r5, [r3, #0]
 8009686:	e003      	b.n	8009690 <_printf_i+0xc4>
 8009688:	0645      	lsls	r5, r0, #25
 800968a:	d5fb      	bpl.n	8009684 <_printf_i+0xb8>
 800968c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009690:	2d00      	cmp	r5, #0
 8009692:	da03      	bge.n	800969c <_printf_i+0xd0>
 8009694:	232d      	movs	r3, #45	@ 0x2d
 8009696:	426d      	negs	r5, r5
 8009698:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800969c:	4859      	ldr	r0, [pc, #356]	@ (8009804 <_printf_i+0x238>)
 800969e:	230a      	movs	r3, #10
 80096a0:	e011      	b.n	80096c6 <_printf_i+0xfa>
 80096a2:	6821      	ldr	r1, [r4, #0]
 80096a4:	6833      	ldr	r3, [r6, #0]
 80096a6:	0608      	lsls	r0, r1, #24
 80096a8:	f853 5b04 	ldr.w	r5, [r3], #4
 80096ac:	d402      	bmi.n	80096b4 <_printf_i+0xe8>
 80096ae:	0649      	lsls	r1, r1, #25
 80096b0:	bf48      	it	mi
 80096b2:	b2ad      	uxthmi	r5, r5
 80096b4:	2f6f      	cmp	r7, #111	@ 0x6f
 80096b6:	4853      	ldr	r0, [pc, #332]	@ (8009804 <_printf_i+0x238>)
 80096b8:	6033      	str	r3, [r6, #0]
 80096ba:	bf14      	ite	ne
 80096bc:	230a      	movne	r3, #10
 80096be:	2308      	moveq	r3, #8
 80096c0:	2100      	movs	r1, #0
 80096c2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80096c6:	6866      	ldr	r6, [r4, #4]
 80096c8:	60a6      	str	r6, [r4, #8]
 80096ca:	2e00      	cmp	r6, #0
 80096cc:	bfa2      	ittt	ge
 80096ce:	6821      	ldrge	r1, [r4, #0]
 80096d0:	f021 0104 	bicge.w	r1, r1, #4
 80096d4:	6021      	strge	r1, [r4, #0]
 80096d6:	b90d      	cbnz	r5, 80096dc <_printf_i+0x110>
 80096d8:	2e00      	cmp	r6, #0
 80096da:	d04b      	beq.n	8009774 <_printf_i+0x1a8>
 80096dc:	4616      	mov	r6, r2
 80096de:	fbb5 f1f3 	udiv	r1, r5, r3
 80096e2:	fb03 5711 	mls	r7, r3, r1, r5
 80096e6:	5dc7      	ldrb	r7, [r0, r7]
 80096e8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80096ec:	462f      	mov	r7, r5
 80096ee:	42bb      	cmp	r3, r7
 80096f0:	460d      	mov	r5, r1
 80096f2:	d9f4      	bls.n	80096de <_printf_i+0x112>
 80096f4:	2b08      	cmp	r3, #8
 80096f6:	d10b      	bne.n	8009710 <_printf_i+0x144>
 80096f8:	6823      	ldr	r3, [r4, #0]
 80096fa:	07df      	lsls	r7, r3, #31
 80096fc:	d508      	bpl.n	8009710 <_printf_i+0x144>
 80096fe:	6923      	ldr	r3, [r4, #16]
 8009700:	6861      	ldr	r1, [r4, #4]
 8009702:	4299      	cmp	r1, r3
 8009704:	bfde      	ittt	le
 8009706:	2330      	movle	r3, #48	@ 0x30
 8009708:	f806 3c01 	strble.w	r3, [r6, #-1]
 800970c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009710:	1b92      	subs	r2, r2, r6
 8009712:	6122      	str	r2, [r4, #16]
 8009714:	f8cd a000 	str.w	sl, [sp]
 8009718:	464b      	mov	r3, r9
 800971a:	aa03      	add	r2, sp, #12
 800971c:	4621      	mov	r1, r4
 800971e:	4640      	mov	r0, r8
 8009720:	f7ff fee6 	bl	80094f0 <_printf_common>
 8009724:	3001      	adds	r0, #1
 8009726:	d14a      	bne.n	80097be <_printf_i+0x1f2>
 8009728:	f04f 30ff 	mov.w	r0, #4294967295
 800972c:	b004      	add	sp, #16
 800972e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009732:	6823      	ldr	r3, [r4, #0]
 8009734:	f043 0320 	orr.w	r3, r3, #32
 8009738:	6023      	str	r3, [r4, #0]
 800973a:	4833      	ldr	r0, [pc, #204]	@ (8009808 <_printf_i+0x23c>)
 800973c:	2778      	movs	r7, #120	@ 0x78
 800973e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009742:	6823      	ldr	r3, [r4, #0]
 8009744:	6831      	ldr	r1, [r6, #0]
 8009746:	061f      	lsls	r7, r3, #24
 8009748:	f851 5b04 	ldr.w	r5, [r1], #4
 800974c:	d402      	bmi.n	8009754 <_printf_i+0x188>
 800974e:	065f      	lsls	r7, r3, #25
 8009750:	bf48      	it	mi
 8009752:	b2ad      	uxthmi	r5, r5
 8009754:	6031      	str	r1, [r6, #0]
 8009756:	07d9      	lsls	r1, r3, #31
 8009758:	bf44      	itt	mi
 800975a:	f043 0320 	orrmi.w	r3, r3, #32
 800975e:	6023      	strmi	r3, [r4, #0]
 8009760:	b11d      	cbz	r5, 800976a <_printf_i+0x19e>
 8009762:	2310      	movs	r3, #16
 8009764:	e7ac      	b.n	80096c0 <_printf_i+0xf4>
 8009766:	4827      	ldr	r0, [pc, #156]	@ (8009804 <_printf_i+0x238>)
 8009768:	e7e9      	b.n	800973e <_printf_i+0x172>
 800976a:	6823      	ldr	r3, [r4, #0]
 800976c:	f023 0320 	bic.w	r3, r3, #32
 8009770:	6023      	str	r3, [r4, #0]
 8009772:	e7f6      	b.n	8009762 <_printf_i+0x196>
 8009774:	4616      	mov	r6, r2
 8009776:	e7bd      	b.n	80096f4 <_printf_i+0x128>
 8009778:	6833      	ldr	r3, [r6, #0]
 800977a:	6825      	ldr	r5, [r4, #0]
 800977c:	6961      	ldr	r1, [r4, #20]
 800977e:	1d18      	adds	r0, r3, #4
 8009780:	6030      	str	r0, [r6, #0]
 8009782:	062e      	lsls	r6, r5, #24
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	d501      	bpl.n	800978c <_printf_i+0x1c0>
 8009788:	6019      	str	r1, [r3, #0]
 800978a:	e002      	b.n	8009792 <_printf_i+0x1c6>
 800978c:	0668      	lsls	r0, r5, #25
 800978e:	d5fb      	bpl.n	8009788 <_printf_i+0x1bc>
 8009790:	8019      	strh	r1, [r3, #0]
 8009792:	2300      	movs	r3, #0
 8009794:	6123      	str	r3, [r4, #16]
 8009796:	4616      	mov	r6, r2
 8009798:	e7bc      	b.n	8009714 <_printf_i+0x148>
 800979a:	6833      	ldr	r3, [r6, #0]
 800979c:	1d1a      	adds	r2, r3, #4
 800979e:	6032      	str	r2, [r6, #0]
 80097a0:	681e      	ldr	r6, [r3, #0]
 80097a2:	6862      	ldr	r2, [r4, #4]
 80097a4:	2100      	movs	r1, #0
 80097a6:	4630      	mov	r0, r6
 80097a8:	f7f6 fd12 	bl	80001d0 <memchr>
 80097ac:	b108      	cbz	r0, 80097b2 <_printf_i+0x1e6>
 80097ae:	1b80      	subs	r0, r0, r6
 80097b0:	6060      	str	r0, [r4, #4]
 80097b2:	6863      	ldr	r3, [r4, #4]
 80097b4:	6123      	str	r3, [r4, #16]
 80097b6:	2300      	movs	r3, #0
 80097b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80097bc:	e7aa      	b.n	8009714 <_printf_i+0x148>
 80097be:	6923      	ldr	r3, [r4, #16]
 80097c0:	4632      	mov	r2, r6
 80097c2:	4649      	mov	r1, r9
 80097c4:	4640      	mov	r0, r8
 80097c6:	47d0      	blx	sl
 80097c8:	3001      	adds	r0, #1
 80097ca:	d0ad      	beq.n	8009728 <_printf_i+0x15c>
 80097cc:	6823      	ldr	r3, [r4, #0]
 80097ce:	079b      	lsls	r3, r3, #30
 80097d0:	d413      	bmi.n	80097fa <_printf_i+0x22e>
 80097d2:	68e0      	ldr	r0, [r4, #12]
 80097d4:	9b03      	ldr	r3, [sp, #12]
 80097d6:	4298      	cmp	r0, r3
 80097d8:	bfb8      	it	lt
 80097da:	4618      	movlt	r0, r3
 80097dc:	e7a6      	b.n	800972c <_printf_i+0x160>
 80097de:	2301      	movs	r3, #1
 80097e0:	4632      	mov	r2, r6
 80097e2:	4649      	mov	r1, r9
 80097e4:	4640      	mov	r0, r8
 80097e6:	47d0      	blx	sl
 80097e8:	3001      	adds	r0, #1
 80097ea:	d09d      	beq.n	8009728 <_printf_i+0x15c>
 80097ec:	3501      	adds	r5, #1
 80097ee:	68e3      	ldr	r3, [r4, #12]
 80097f0:	9903      	ldr	r1, [sp, #12]
 80097f2:	1a5b      	subs	r3, r3, r1
 80097f4:	42ab      	cmp	r3, r5
 80097f6:	dcf2      	bgt.n	80097de <_printf_i+0x212>
 80097f8:	e7eb      	b.n	80097d2 <_printf_i+0x206>
 80097fa:	2500      	movs	r5, #0
 80097fc:	f104 0619 	add.w	r6, r4, #25
 8009800:	e7f5      	b.n	80097ee <_printf_i+0x222>
 8009802:	bf00      	nop
 8009804:	08009e42 	.word	0x08009e42
 8009808:	08009e53 	.word	0x08009e53

0800980c <__sflush_r>:
 800980c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009810:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009814:	0716      	lsls	r6, r2, #28
 8009816:	4605      	mov	r5, r0
 8009818:	460c      	mov	r4, r1
 800981a:	d454      	bmi.n	80098c6 <__sflush_r+0xba>
 800981c:	684b      	ldr	r3, [r1, #4]
 800981e:	2b00      	cmp	r3, #0
 8009820:	dc02      	bgt.n	8009828 <__sflush_r+0x1c>
 8009822:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009824:	2b00      	cmp	r3, #0
 8009826:	dd48      	ble.n	80098ba <__sflush_r+0xae>
 8009828:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800982a:	2e00      	cmp	r6, #0
 800982c:	d045      	beq.n	80098ba <__sflush_r+0xae>
 800982e:	2300      	movs	r3, #0
 8009830:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009834:	682f      	ldr	r7, [r5, #0]
 8009836:	6a21      	ldr	r1, [r4, #32]
 8009838:	602b      	str	r3, [r5, #0]
 800983a:	d030      	beq.n	800989e <__sflush_r+0x92>
 800983c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800983e:	89a3      	ldrh	r3, [r4, #12]
 8009840:	0759      	lsls	r1, r3, #29
 8009842:	d505      	bpl.n	8009850 <__sflush_r+0x44>
 8009844:	6863      	ldr	r3, [r4, #4]
 8009846:	1ad2      	subs	r2, r2, r3
 8009848:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800984a:	b10b      	cbz	r3, 8009850 <__sflush_r+0x44>
 800984c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800984e:	1ad2      	subs	r2, r2, r3
 8009850:	2300      	movs	r3, #0
 8009852:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009854:	6a21      	ldr	r1, [r4, #32]
 8009856:	4628      	mov	r0, r5
 8009858:	47b0      	blx	r6
 800985a:	1c43      	adds	r3, r0, #1
 800985c:	89a3      	ldrh	r3, [r4, #12]
 800985e:	d106      	bne.n	800986e <__sflush_r+0x62>
 8009860:	6829      	ldr	r1, [r5, #0]
 8009862:	291d      	cmp	r1, #29
 8009864:	d82b      	bhi.n	80098be <__sflush_r+0xb2>
 8009866:	4a2a      	ldr	r2, [pc, #168]	@ (8009910 <__sflush_r+0x104>)
 8009868:	410a      	asrs	r2, r1
 800986a:	07d6      	lsls	r6, r2, #31
 800986c:	d427      	bmi.n	80098be <__sflush_r+0xb2>
 800986e:	2200      	movs	r2, #0
 8009870:	6062      	str	r2, [r4, #4]
 8009872:	04d9      	lsls	r1, r3, #19
 8009874:	6922      	ldr	r2, [r4, #16]
 8009876:	6022      	str	r2, [r4, #0]
 8009878:	d504      	bpl.n	8009884 <__sflush_r+0x78>
 800987a:	1c42      	adds	r2, r0, #1
 800987c:	d101      	bne.n	8009882 <__sflush_r+0x76>
 800987e:	682b      	ldr	r3, [r5, #0]
 8009880:	b903      	cbnz	r3, 8009884 <__sflush_r+0x78>
 8009882:	6560      	str	r0, [r4, #84]	@ 0x54
 8009884:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009886:	602f      	str	r7, [r5, #0]
 8009888:	b1b9      	cbz	r1, 80098ba <__sflush_r+0xae>
 800988a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800988e:	4299      	cmp	r1, r3
 8009890:	d002      	beq.n	8009898 <__sflush_r+0x8c>
 8009892:	4628      	mov	r0, r5
 8009894:	f7ff fbdc 	bl	8009050 <_free_r>
 8009898:	2300      	movs	r3, #0
 800989a:	6363      	str	r3, [r4, #52]	@ 0x34
 800989c:	e00d      	b.n	80098ba <__sflush_r+0xae>
 800989e:	2301      	movs	r3, #1
 80098a0:	4628      	mov	r0, r5
 80098a2:	47b0      	blx	r6
 80098a4:	4602      	mov	r2, r0
 80098a6:	1c50      	adds	r0, r2, #1
 80098a8:	d1c9      	bne.n	800983e <__sflush_r+0x32>
 80098aa:	682b      	ldr	r3, [r5, #0]
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d0c6      	beq.n	800983e <__sflush_r+0x32>
 80098b0:	2b1d      	cmp	r3, #29
 80098b2:	d001      	beq.n	80098b8 <__sflush_r+0xac>
 80098b4:	2b16      	cmp	r3, #22
 80098b6:	d11e      	bne.n	80098f6 <__sflush_r+0xea>
 80098b8:	602f      	str	r7, [r5, #0]
 80098ba:	2000      	movs	r0, #0
 80098bc:	e022      	b.n	8009904 <__sflush_r+0xf8>
 80098be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80098c2:	b21b      	sxth	r3, r3
 80098c4:	e01b      	b.n	80098fe <__sflush_r+0xf2>
 80098c6:	690f      	ldr	r7, [r1, #16]
 80098c8:	2f00      	cmp	r7, #0
 80098ca:	d0f6      	beq.n	80098ba <__sflush_r+0xae>
 80098cc:	0793      	lsls	r3, r2, #30
 80098ce:	680e      	ldr	r6, [r1, #0]
 80098d0:	bf08      	it	eq
 80098d2:	694b      	ldreq	r3, [r1, #20]
 80098d4:	600f      	str	r7, [r1, #0]
 80098d6:	bf18      	it	ne
 80098d8:	2300      	movne	r3, #0
 80098da:	eba6 0807 	sub.w	r8, r6, r7
 80098de:	608b      	str	r3, [r1, #8]
 80098e0:	f1b8 0f00 	cmp.w	r8, #0
 80098e4:	dde9      	ble.n	80098ba <__sflush_r+0xae>
 80098e6:	6a21      	ldr	r1, [r4, #32]
 80098e8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80098ea:	4643      	mov	r3, r8
 80098ec:	463a      	mov	r2, r7
 80098ee:	4628      	mov	r0, r5
 80098f0:	47b0      	blx	r6
 80098f2:	2800      	cmp	r0, #0
 80098f4:	dc08      	bgt.n	8009908 <__sflush_r+0xfc>
 80098f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80098fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80098fe:	81a3      	strh	r3, [r4, #12]
 8009900:	f04f 30ff 	mov.w	r0, #4294967295
 8009904:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009908:	4407      	add	r7, r0
 800990a:	eba8 0800 	sub.w	r8, r8, r0
 800990e:	e7e7      	b.n	80098e0 <__sflush_r+0xd4>
 8009910:	dfbffffe 	.word	0xdfbffffe

08009914 <_fflush_r>:
 8009914:	b538      	push	{r3, r4, r5, lr}
 8009916:	690b      	ldr	r3, [r1, #16]
 8009918:	4605      	mov	r5, r0
 800991a:	460c      	mov	r4, r1
 800991c:	b913      	cbnz	r3, 8009924 <_fflush_r+0x10>
 800991e:	2500      	movs	r5, #0
 8009920:	4628      	mov	r0, r5
 8009922:	bd38      	pop	{r3, r4, r5, pc}
 8009924:	b118      	cbz	r0, 800992e <_fflush_r+0x1a>
 8009926:	6a03      	ldr	r3, [r0, #32]
 8009928:	b90b      	cbnz	r3, 800992e <_fflush_r+0x1a>
 800992a:	f7ff f911 	bl	8008b50 <__sinit>
 800992e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009932:	2b00      	cmp	r3, #0
 8009934:	d0f3      	beq.n	800991e <_fflush_r+0xa>
 8009936:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009938:	07d0      	lsls	r0, r2, #31
 800993a:	d404      	bmi.n	8009946 <_fflush_r+0x32>
 800993c:	0599      	lsls	r1, r3, #22
 800993e:	d402      	bmi.n	8009946 <_fflush_r+0x32>
 8009940:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009942:	f7ff fb74 	bl	800902e <__retarget_lock_acquire_recursive>
 8009946:	4628      	mov	r0, r5
 8009948:	4621      	mov	r1, r4
 800994a:	f7ff ff5f 	bl	800980c <__sflush_r>
 800994e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009950:	07da      	lsls	r2, r3, #31
 8009952:	4605      	mov	r5, r0
 8009954:	d4e4      	bmi.n	8009920 <_fflush_r+0xc>
 8009956:	89a3      	ldrh	r3, [r4, #12]
 8009958:	059b      	lsls	r3, r3, #22
 800995a:	d4e1      	bmi.n	8009920 <_fflush_r+0xc>
 800995c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800995e:	f7ff fb67 	bl	8009030 <__retarget_lock_release_recursive>
 8009962:	e7dd      	b.n	8009920 <_fflush_r+0xc>

08009964 <__swhatbuf_r>:
 8009964:	b570      	push	{r4, r5, r6, lr}
 8009966:	460c      	mov	r4, r1
 8009968:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800996c:	2900      	cmp	r1, #0
 800996e:	b096      	sub	sp, #88	@ 0x58
 8009970:	4615      	mov	r5, r2
 8009972:	461e      	mov	r6, r3
 8009974:	da0d      	bge.n	8009992 <__swhatbuf_r+0x2e>
 8009976:	89a3      	ldrh	r3, [r4, #12]
 8009978:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800997c:	f04f 0100 	mov.w	r1, #0
 8009980:	bf14      	ite	ne
 8009982:	2340      	movne	r3, #64	@ 0x40
 8009984:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009988:	2000      	movs	r0, #0
 800998a:	6031      	str	r1, [r6, #0]
 800998c:	602b      	str	r3, [r5, #0]
 800998e:	b016      	add	sp, #88	@ 0x58
 8009990:	bd70      	pop	{r4, r5, r6, pc}
 8009992:	466a      	mov	r2, sp
 8009994:	f000 f862 	bl	8009a5c <_fstat_r>
 8009998:	2800      	cmp	r0, #0
 800999a:	dbec      	blt.n	8009976 <__swhatbuf_r+0x12>
 800999c:	9901      	ldr	r1, [sp, #4]
 800999e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80099a2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80099a6:	4259      	negs	r1, r3
 80099a8:	4159      	adcs	r1, r3
 80099aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80099ae:	e7eb      	b.n	8009988 <__swhatbuf_r+0x24>

080099b0 <__smakebuf_r>:
 80099b0:	898b      	ldrh	r3, [r1, #12]
 80099b2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80099b4:	079d      	lsls	r5, r3, #30
 80099b6:	4606      	mov	r6, r0
 80099b8:	460c      	mov	r4, r1
 80099ba:	d507      	bpl.n	80099cc <__smakebuf_r+0x1c>
 80099bc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80099c0:	6023      	str	r3, [r4, #0]
 80099c2:	6123      	str	r3, [r4, #16]
 80099c4:	2301      	movs	r3, #1
 80099c6:	6163      	str	r3, [r4, #20]
 80099c8:	b003      	add	sp, #12
 80099ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80099cc:	ab01      	add	r3, sp, #4
 80099ce:	466a      	mov	r2, sp
 80099d0:	f7ff ffc8 	bl	8009964 <__swhatbuf_r>
 80099d4:	9f00      	ldr	r7, [sp, #0]
 80099d6:	4605      	mov	r5, r0
 80099d8:	4639      	mov	r1, r7
 80099da:	4630      	mov	r0, r6
 80099dc:	f7ff fba4 	bl	8009128 <_malloc_r>
 80099e0:	b948      	cbnz	r0, 80099f6 <__smakebuf_r+0x46>
 80099e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80099e6:	059a      	lsls	r2, r3, #22
 80099e8:	d4ee      	bmi.n	80099c8 <__smakebuf_r+0x18>
 80099ea:	f023 0303 	bic.w	r3, r3, #3
 80099ee:	f043 0302 	orr.w	r3, r3, #2
 80099f2:	81a3      	strh	r3, [r4, #12]
 80099f4:	e7e2      	b.n	80099bc <__smakebuf_r+0xc>
 80099f6:	89a3      	ldrh	r3, [r4, #12]
 80099f8:	6020      	str	r0, [r4, #0]
 80099fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80099fe:	81a3      	strh	r3, [r4, #12]
 8009a00:	9b01      	ldr	r3, [sp, #4]
 8009a02:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009a06:	b15b      	cbz	r3, 8009a20 <__smakebuf_r+0x70>
 8009a08:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009a0c:	4630      	mov	r0, r6
 8009a0e:	f000 f837 	bl	8009a80 <_isatty_r>
 8009a12:	b128      	cbz	r0, 8009a20 <__smakebuf_r+0x70>
 8009a14:	89a3      	ldrh	r3, [r4, #12]
 8009a16:	f023 0303 	bic.w	r3, r3, #3
 8009a1a:	f043 0301 	orr.w	r3, r3, #1
 8009a1e:	81a3      	strh	r3, [r4, #12]
 8009a20:	89a3      	ldrh	r3, [r4, #12]
 8009a22:	431d      	orrs	r5, r3
 8009a24:	81a5      	strh	r5, [r4, #12]
 8009a26:	e7cf      	b.n	80099c8 <__smakebuf_r+0x18>

08009a28 <memmove>:
 8009a28:	4288      	cmp	r0, r1
 8009a2a:	b510      	push	{r4, lr}
 8009a2c:	eb01 0402 	add.w	r4, r1, r2
 8009a30:	d902      	bls.n	8009a38 <memmove+0x10>
 8009a32:	4284      	cmp	r4, r0
 8009a34:	4623      	mov	r3, r4
 8009a36:	d807      	bhi.n	8009a48 <memmove+0x20>
 8009a38:	1e43      	subs	r3, r0, #1
 8009a3a:	42a1      	cmp	r1, r4
 8009a3c:	d008      	beq.n	8009a50 <memmove+0x28>
 8009a3e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009a42:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009a46:	e7f8      	b.n	8009a3a <memmove+0x12>
 8009a48:	4402      	add	r2, r0
 8009a4a:	4601      	mov	r1, r0
 8009a4c:	428a      	cmp	r2, r1
 8009a4e:	d100      	bne.n	8009a52 <memmove+0x2a>
 8009a50:	bd10      	pop	{r4, pc}
 8009a52:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009a56:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009a5a:	e7f7      	b.n	8009a4c <memmove+0x24>

08009a5c <_fstat_r>:
 8009a5c:	b538      	push	{r3, r4, r5, lr}
 8009a5e:	4d07      	ldr	r5, [pc, #28]	@ (8009a7c <_fstat_r+0x20>)
 8009a60:	2300      	movs	r3, #0
 8009a62:	4604      	mov	r4, r0
 8009a64:	4608      	mov	r0, r1
 8009a66:	4611      	mov	r1, r2
 8009a68:	602b      	str	r3, [r5, #0]
 8009a6a:	f7f7 fc22 	bl	80012b2 <_fstat>
 8009a6e:	1c43      	adds	r3, r0, #1
 8009a70:	d102      	bne.n	8009a78 <_fstat_r+0x1c>
 8009a72:	682b      	ldr	r3, [r5, #0]
 8009a74:	b103      	cbz	r3, 8009a78 <_fstat_r+0x1c>
 8009a76:	6023      	str	r3, [r4, #0]
 8009a78:	bd38      	pop	{r3, r4, r5, pc}
 8009a7a:	bf00      	nop
 8009a7c:	20001820 	.word	0x20001820

08009a80 <_isatty_r>:
 8009a80:	b538      	push	{r3, r4, r5, lr}
 8009a82:	4d06      	ldr	r5, [pc, #24]	@ (8009a9c <_isatty_r+0x1c>)
 8009a84:	2300      	movs	r3, #0
 8009a86:	4604      	mov	r4, r0
 8009a88:	4608      	mov	r0, r1
 8009a8a:	602b      	str	r3, [r5, #0]
 8009a8c:	f7f7 fc21 	bl	80012d2 <_isatty>
 8009a90:	1c43      	adds	r3, r0, #1
 8009a92:	d102      	bne.n	8009a9a <_isatty_r+0x1a>
 8009a94:	682b      	ldr	r3, [r5, #0]
 8009a96:	b103      	cbz	r3, 8009a9a <_isatty_r+0x1a>
 8009a98:	6023      	str	r3, [r4, #0]
 8009a9a:	bd38      	pop	{r3, r4, r5, pc}
 8009a9c:	20001820 	.word	0x20001820

08009aa0 <_sbrk_r>:
 8009aa0:	b538      	push	{r3, r4, r5, lr}
 8009aa2:	4d06      	ldr	r5, [pc, #24]	@ (8009abc <_sbrk_r+0x1c>)
 8009aa4:	2300      	movs	r3, #0
 8009aa6:	4604      	mov	r4, r0
 8009aa8:	4608      	mov	r0, r1
 8009aaa:	602b      	str	r3, [r5, #0]
 8009aac:	f7f7 fc2a 	bl	8001304 <_sbrk>
 8009ab0:	1c43      	adds	r3, r0, #1
 8009ab2:	d102      	bne.n	8009aba <_sbrk_r+0x1a>
 8009ab4:	682b      	ldr	r3, [r5, #0]
 8009ab6:	b103      	cbz	r3, 8009aba <_sbrk_r+0x1a>
 8009ab8:	6023      	str	r3, [r4, #0]
 8009aba:	bd38      	pop	{r3, r4, r5, pc}
 8009abc:	20001820 	.word	0x20001820

08009ac0 <_realloc_r>:
 8009ac0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ac4:	4680      	mov	r8, r0
 8009ac6:	4615      	mov	r5, r2
 8009ac8:	460c      	mov	r4, r1
 8009aca:	b921      	cbnz	r1, 8009ad6 <_realloc_r+0x16>
 8009acc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009ad0:	4611      	mov	r1, r2
 8009ad2:	f7ff bb29 	b.w	8009128 <_malloc_r>
 8009ad6:	b92a      	cbnz	r2, 8009ae4 <_realloc_r+0x24>
 8009ad8:	f7ff faba 	bl	8009050 <_free_r>
 8009adc:	2400      	movs	r4, #0
 8009ade:	4620      	mov	r0, r4
 8009ae0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ae4:	f000 f81a 	bl	8009b1c <_malloc_usable_size_r>
 8009ae8:	4285      	cmp	r5, r0
 8009aea:	4606      	mov	r6, r0
 8009aec:	d802      	bhi.n	8009af4 <_realloc_r+0x34>
 8009aee:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009af2:	d8f4      	bhi.n	8009ade <_realloc_r+0x1e>
 8009af4:	4629      	mov	r1, r5
 8009af6:	4640      	mov	r0, r8
 8009af8:	f7ff fb16 	bl	8009128 <_malloc_r>
 8009afc:	4607      	mov	r7, r0
 8009afe:	2800      	cmp	r0, #0
 8009b00:	d0ec      	beq.n	8009adc <_realloc_r+0x1c>
 8009b02:	42b5      	cmp	r5, r6
 8009b04:	462a      	mov	r2, r5
 8009b06:	4621      	mov	r1, r4
 8009b08:	bf28      	it	cs
 8009b0a:	4632      	movcs	r2, r6
 8009b0c:	f7ff fa91 	bl	8009032 <memcpy>
 8009b10:	4621      	mov	r1, r4
 8009b12:	4640      	mov	r0, r8
 8009b14:	f7ff fa9c 	bl	8009050 <_free_r>
 8009b18:	463c      	mov	r4, r7
 8009b1a:	e7e0      	b.n	8009ade <_realloc_r+0x1e>

08009b1c <_malloc_usable_size_r>:
 8009b1c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009b20:	1f18      	subs	r0, r3, #4
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	bfbc      	itt	lt
 8009b26:	580b      	ldrlt	r3, [r1, r0]
 8009b28:	18c0      	addlt	r0, r0, r3
 8009b2a:	4770      	bx	lr

08009b2c <_init>:
 8009b2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b2e:	bf00      	nop
 8009b30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b32:	bc08      	pop	{r3}
 8009b34:	469e      	mov	lr, r3
 8009b36:	4770      	bx	lr

08009b38 <_fini>:
 8009b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b3a:	bf00      	nop
 8009b3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b3e:	bc08      	pop	{r3}
 8009b40:	469e      	mov	lr, r3
 8009b42:	4770      	bx	lr
