vendor_name = ModelSim
source_file = 1, /home/gme/guilherme.manske/quartus/Verilog/LatchD/LatchD.v
source_file = 1, /home/gme/guilherme.manske/quartus/Verilog/LatchD/LatchD.vwf
source_file = 1, /home/gme/guilherme.manske/quartus/Verilog/LatchD/db/LatchD.cbx.xml
design_name = LatchD
instance = comp, \q~output , q~output, LatchD, 1
instance = comp, \rst~input , rst~input, LatchD, 1
instance = comp, \d~input , d~input, LatchD, 1
instance = comp, \clk~input , clk~input, LatchD, 1
