----------------
; Command Info ;
----------------
Report Timing: Found 5 hold paths (5 violated).  Worst case slack is -0.036 

Tcl Command:
    report_timing -append -hold -file top.failing_paths.rpt -panel_name {$clock_name $analysis_display_name $operating_conditions_display_name} -to_clock [get_clocks {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}] -npaths 5 -detail full_path

Options:
    -to_clock [get_clocks {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}] 
    -hold 
    -npaths 5 
    -detail full_path 
    -panel_name {$clock_name $analysis_display_name $operating_conditions_display_name} 
    -file {top.failing_paths.rpt} 
    -append 

Delay Model:
    Slow 1100mV 85C Model

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Launch Clock                                                                                              ; Latch Clock                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.036 ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0] ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama1~OBSERVABLEPORTAADDRESSREGOUT0 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.354      ; 0.318      ;
; -0.036 ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0] ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama0~OBSERVABLEPORTAADDRESSREGOUT0 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.354      ; 0.318      ;
; -0.036 ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0] ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama2~OBSERVABLEPORTAADDRESSREGOUT0 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.354      ; 0.318      ;
; -0.036 ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0] ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama3~OBSERVABLEPORTAADDRESSREGOUT0 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.354      ; 0.318      ;
; -0.036 ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0] ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama4~OBSERVABLEPORTAADDRESSREGOUT0 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.354      ; 0.318      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+

Path #1: Hold slack is -0.036 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]                                                                                                                   ;
; To Node            ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama1~OBSERVABLEPORTAADDRESSREGOUT0 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time  ; 7.529                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time ; 7.565                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Slack              ; -0.036 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.354 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.318 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.027       ; 55         ; 0.000  ; 1.857  ;
;    Cell                ;       ; 5     ; 3.333       ; 45         ; 0.286  ; 1.472  ;
;    PLL Compensation    ;       ; 1     ; -0.149      ; 0          ; -0.149 ; -0.149 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.306       ; 96         ; 0.306  ; 0.306  ;
;    Cell                ;       ; 2     ; 0.012       ; 4          ; 0.000  ; 0.012  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.744       ; 56         ; 0.000  ; 2.284  ;
;    Cell                ;       ; 7     ; 3.754       ; 44         ; 0.002  ; 1.740  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 7.211   ; 7.211    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.766 ;   0.766  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   1.929 ;   1.163  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.239 ;   0.310  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   2.239 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.090 ;   -0.149 ; RR ; COMP ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.090 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   3.562 ;   1.472  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.569 ;   1.007  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   4.855 ;   0.286  ; RR ; CELL ; 18997  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   6.712 ;   1.857  ; RR ; IC   ; 1      ; FF_X24_Y34_N55            ; the_system|matrix_system|matrix_multiply_std_ic_inst|matrix_multiply_inst_0|kernel|thematrix_multiply_function|thebb_matrix_multiply_B1|thebb_matrix_multiply_B1_stall_region|thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   7.211 ;   0.499  ; RR ; CELL ; 1      ; FF_X24_Y34_N55            ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]                                                                                                                   ;
; 7.529   ; 0.318    ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   7.211 ;   0.000  ;    ; uTco ; 1      ; FF_X24_Y34_N55            ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]                                                                                                                   ;
;   7.211 ;   0.000  ; FF ; CELL ; 12     ; FF_X24_Y34_N55            ; the_system|matrix_system|matrix_multiply_std_ic_inst|matrix_multiply_inst_0|kernel|thematrix_multiply_function|thebb_matrix_multiply_B1|thebb_matrix_multiply_B1_stall_region|thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]|q                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   7.517 ;   0.306  ; FF ; IC   ; 1      ; MLABCELL_X25_Y34_N18      ; the_system|matrix_system|matrix_multiply_std_ic_inst|matrix_multiply_inst_0|kernel|thematrix_multiply_function|thebb_matrix_multiply_B1|thebb_matrix_multiply_B1_stall_region|thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|auto_generated|altsyncram1|lutrama1|portaaddr[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   7.529 ;   0.012  ; FF ; CELL ; 0      ; MLABCELL_X25_Y34_N18      ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama1~OBSERVABLEPORTAADDRESSREGOUT0 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 7.565   ; 7.565    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.766 ;   0.766  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   2.087 ;   1.321  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.420 ;   0.333  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   2.420 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.599 ;   0.179  ; RR ; CELL ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.599 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   4.339 ;   1.740  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   5.478 ;   1.139  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   5.788 ;   0.310  ; RR ; CELL ; 18997  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   8.072 ;   2.284  ; RR ; IC   ; 1      ; MLABCELL_X25_Y34_N18      ; the_system|matrix_system|matrix_multiply_std_ic_inst|matrix_multiply_inst_0|kernel|thematrix_multiply_function|thebb_matrix_multiply_B1|thebb_matrix_multiply_B1_stall_region|thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|auto_generated|altsyncram1|lutrama1|clk0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   8.496 ;   0.424  ; RR ; CELL ; 5      ; MLABCELL_X25_Y34_N18      ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama1~CLKMUX_0                      ;
;   8.498 ;   0.002  ; RR ; CELL ; 0      ; MLABCELL_X25_Y34_N18      ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama1~OBSERVABLEPORTAADDRESSREGOUT0 ;
;   7.565 ;   -0.933 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 7.565   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 7.565   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y34_N18      ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama1~OBSERVABLEPORTAADDRESSREGOUT0 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #2: Hold slack is -0.036 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]                                                                                                                   ;
; To Node            ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama0~OBSERVABLEPORTAADDRESSREGOUT0 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time  ; 7.529                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time ; 7.565                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Slack              ; -0.036 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.354 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.318 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.027       ; 55         ; 0.000  ; 1.857  ;
;    Cell                ;       ; 5     ; 3.333       ; 45         ; 0.286  ; 1.472  ;
;    PLL Compensation    ;       ; 1     ; -0.149      ; 0          ; -0.149 ; -0.149 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.306       ; 96         ; 0.306  ; 0.306  ;
;    Cell                ;       ; 2     ; 0.012       ; 4          ; 0.000  ; 0.012  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.744       ; 56         ; 0.000  ; 2.284  ;
;    Cell                ;       ; 7     ; 3.754       ; 44         ; 0.002  ; 1.740  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 7.211   ; 7.211    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.766 ;   0.766  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   1.929 ;   1.163  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.239 ;   0.310  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   2.239 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.090 ;   -0.149 ; RR ; COMP ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.090 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   3.562 ;   1.472  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.569 ;   1.007  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   4.855 ;   0.286  ; RR ; CELL ; 18997  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   6.712 ;   1.857  ; RR ; IC   ; 1      ; FF_X24_Y34_N55            ; the_system|matrix_system|matrix_multiply_std_ic_inst|matrix_multiply_inst_0|kernel|thematrix_multiply_function|thebb_matrix_multiply_B1|thebb_matrix_multiply_B1_stall_region|thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   7.211 ;   0.499  ; RR ; CELL ; 1      ; FF_X24_Y34_N55            ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]                                                                                                                   ;
; 7.529   ; 0.318    ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   7.211 ;   0.000  ;    ; uTco ; 1      ; FF_X24_Y34_N55            ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]                                                                                                                   ;
;   7.211 ;   0.000  ; FF ; CELL ; 12     ; FF_X24_Y34_N55            ; the_system|matrix_system|matrix_multiply_std_ic_inst|matrix_multiply_inst_0|kernel|thematrix_multiply_function|thebb_matrix_multiply_B1|thebb_matrix_multiply_B1_stall_region|thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]|q                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   7.517 ;   0.306  ; FF ; IC   ; 1      ; MLABCELL_X25_Y34_N24      ; the_system|matrix_system|matrix_multiply_std_ic_inst|matrix_multiply_inst_0|kernel|thematrix_multiply_function|thebb_matrix_multiply_B1|thebb_matrix_multiply_B1_stall_region|thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|auto_generated|altsyncram1|lutrama0|portaaddr[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   7.529 ;   0.012  ; FF ; CELL ; 0      ; MLABCELL_X25_Y34_N24      ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama0~OBSERVABLEPORTAADDRESSREGOUT0 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 7.565   ; 7.565    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.766 ;   0.766  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   2.087 ;   1.321  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.420 ;   0.333  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   2.420 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.599 ;   0.179  ; RR ; CELL ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.599 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   4.339 ;   1.740  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   5.478 ;   1.139  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   5.788 ;   0.310  ; RR ; CELL ; 18997  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   8.072 ;   2.284  ; RR ; IC   ; 1      ; MLABCELL_X25_Y34_N24      ; the_system|matrix_system|matrix_multiply_std_ic_inst|matrix_multiply_inst_0|kernel|thematrix_multiply_function|thebb_matrix_multiply_B1|thebb_matrix_multiply_B1_stall_region|thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|auto_generated|altsyncram1|lutrama0|clk0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   8.496 ;   0.424  ; RR ; CELL ; 5      ; MLABCELL_X25_Y34_N24      ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama0~CLKMUX_0                      ;
;   8.498 ;   0.002  ; RR ; CELL ; 0      ; MLABCELL_X25_Y34_N24      ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama0~OBSERVABLEPORTAADDRESSREGOUT0 ;
;   7.565 ;   -0.933 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 7.565   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 7.565   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y34_N24      ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama0~OBSERVABLEPORTAADDRESSREGOUT0 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #3: Hold slack is -0.036 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]                                                                                                                   ;
; To Node            ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama2~OBSERVABLEPORTAADDRESSREGOUT0 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time  ; 7.529                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time ; 7.565                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Slack              ; -0.036 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.354 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.318 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.027       ; 55         ; 0.000  ; 1.857  ;
;    Cell                ;       ; 5     ; 3.333       ; 45         ; 0.286  ; 1.472  ;
;    PLL Compensation    ;       ; 1     ; -0.149      ; 0          ; -0.149 ; -0.149 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.306       ; 96         ; 0.306  ; 0.306  ;
;    Cell                ;       ; 2     ; 0.012       ; 4          ; 0.000  ; 0.012  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.744       ; 56         ; 0.000  ; 2.284  ;
;    Cell                ;       ; 7     ; 3.754       ; 44         ; 0.002  ; 1.740  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 7.211   ; 7.211    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.766 ;   0.766  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   1.929 ;   1.163  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.239 ;   0.310  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   2.239 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.090 ;   -0.149 ; RR ; COMP ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.090 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   3.562 ;   1.472  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.569 ;   1.007  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   4.855 ;   0.286  ; RR ; CELL ; 18997  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   6.712 ;   1.857  ; RR ; IC   ; 1      ; FF_X24_Y34_N55            ; the_system|matrix_system|matrix_multiply_std_ic_inst|matrix_multiply_inst_0|kernel|thematrix_multiply_function|thebb_matrix_multiply_B1|thebb_matrix_multiply_B1_stall_region|thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   7.211 ;   0.499  ; RR ; CELL ; 1      ; FF_X24_Y34_N55            ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]                                                                                                                   ;
; 7.529   ; 0.318    ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   7.211 ;   0.000  ;    ; uTco ; 1      ; FF_X24_Y34_N55            ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]                                                                                                                   ;
;   7.211 ;   0.000  ; FF ; CELL ; 12     ; FF_X24_Y34_N55            ; the_system|matrix_system|matrix_multiply_std_ic_inst|matrix_multiply_inst_0|kernel|thematrix_multiply_function|thebb_matrix_multiply_B1|thebb_matrix_multiply_B1_stall_region|thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]|q                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   7.517 ;   0.306  ; FF ; IC   ; 1      ; MLABCELL_X25_Y34_N0       ; the_system|matrix_system|matrix_multiply_std_ic_inst|matrix_multiply_inst_0|kernel|thematrix_multiply_function|thebb_matrix_multiply_B1|thebb_matrix_multiply_B1_stall_region|thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|auto_generated|altsyncram1|lutrama2|portaaddr[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   7.529 ;   0.012  ; FF ; CELL ; 0      ; MLABCELL_X25_Y34_N0       ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama2~OBSERVABLEPORTAADDRESSREGOUT0 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 7.565   ; 7.565    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.766 ;   0.766  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   2.087 ;   1.321  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.420 ;   0.333  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   2.420 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.599 ;   0.179  ; RR ; CELL ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.599 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   4.339 ;   1.740  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   5.478 ;   1.139  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   5.788 ;   0.310  ; RR ; CELL ; 18997  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   8.072 ;   2.284  ; RR ; IC   ; 1      ; MLABCELL_X25_Y34_N0       ; the_system|matrix_system|matrix_multiply_std_ic_inst|matrix_multiply_inst_0|kernel|thematrix_multiply_function|thebb_matrix_multiply_B1|thebb_matrix_multiply_B1_stall_region|thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|auto_generated|altsyncram1|lutrama2|clk0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   8.496 ;   0.424  ; RR ; CELL ; 5      ; MLABCELL_X25_Y34_N0       ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama2~CLKMUX_0                      ;
;   8.498 ;   0.002  ; RR ; CELL ; 0      ; MLABCELL_X25_Y34_N0       ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama2~OBSERVABLEPORTAADDRESSREGOUT0 ;
;   7.565 ;   -0.933 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 7.565   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 7.565   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y34_N0       ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama2~OBSERVABLEPORTAADDRESSREGOUT0 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #4: Hold slack is -0.036 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]                                                                                                                   ;
; To Node            ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama3~OBSERVABLEPORTAADDRESSREGOUT0 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time  ; 7.529                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time ; 7.565                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Slack              ; -0.036 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.354 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.318 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.027       ; 55         ; 0.000  ; 1.857  ;
;    Cell                ;       ; 5     ; 3.333       ; 45         ; 0.286  ; 1.472  ;
;    PLL Compensation    ;       ; 1     ; -0.149      ; 0          ; -0.149 ; -0.149 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.306       ; 96         ; 0.306  ; 0.306  ;
;    Cell                ;       ; 2     ; 0.012       ; 4          ; 0.000  ; 0.012  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.744       ; 56         ; 0.000  ; 2.284  ;
;    Cell                ;       ; 7     ; 3.754       ; 44         ; 0.002  ; 1.740  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 7.211   ; 7.211    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.766 ;   0.766  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   1.929 ;   1.163  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.239 ;   0.310  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   2.239 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.090 ;   -0.149 ; RR ; COMP ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.090 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   3.562 ;   1.472  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.569 ;   1.007  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   4.855 ;   0.286  ; RR ; CELL ; 18997  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   6.712 ;   1.857  ; RR ; IC   ; 1      ; FF_X24_Y34_N55            ; the_system|matrix_system|matrix_multiply_std_ic_inst|matrix_multiply_inst_0|kernel|thematrix_multiply_function|thebb_matrix_multiply_B1|thebb_matrix_multiply_B1_stall_region|thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   7.211 ;   0.499  ; RR ; CELL ; 1      ; FF_X24_Y34_N55            ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]                                                                                                                   ;
; 7.529   ; 0.318    ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   7.211 ;   0.000  ;    ; uTco ; 1      ; FF_X24_Y34_N55            ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]                                                                                                                   ;
;   7.211 ;   0.000  ; FF ; CELL ; 12     ; FF_X24_Y34_N55            ; the_system|matrix_system|matrix_multiply_std_ic_inst|matrix_multiply_inst_0|kernel|thematrix_multiply_function|thebb_matrix_multiply_B1|thebb_matrix_multiply_B1_stall_region|thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]|q                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   7.517 ;   0.306  ; FF ; IC   ; 1      ; MLABCELL_X25_Y34_N57      ; the_system|matrix_system|matrix_multiply_std_ic_inst|matrix_multiply_inst_0|kernel|thematrix_multiply_function|thebb_matrix_multiply_B1|thebb_matrix_multiply_B1_stall_region|thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|auto_generated|altsyncram1|lutrama3|portaaddr[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   7.529 ;   0.012  ; FF ; CELL ; 0      ; MLABCELL_X25_Y34_N57      ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama3~OBSERVABLEPORTAADDRESSREGOUT0 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 7.565   ; 7.565    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.766 ;   0.766  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   2.087 ;   1.321  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.420 ;   0.333  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   2.420 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.599 ;   0.179  ; RR ; CELL ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.599 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   4.339 ;   1.740  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   5.478 ;   1.139  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   5.788 ;   0.310  ; RR ; CELL ; 18997  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   8.072 ;   2.284  ; RR ; IC   ; 1      ; MLABCELL_X25_Y34_N57      ; the_system|matrix_system|matrix_multiply_std_ic_inst|matrix_multiply_inst_0|kernel|thematrix_multiply_function|thebb_matrix_multiply_B1|thebb_matrix_multiply_B1_stall_region|thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|auto_generated|altsyncram1|lutrama3|clk0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   8.496 ;   0.424  ; RR ; CELL ; 5      ; MLABCELL_X25_Y34_N57      ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama3~CLKMUX_0                      ;
;   8.498 ;   0.002  ; RR ; CELL ; 0      ; MLABCELL_X25_Y34_N57      ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama3~OBSERVABLEPORTAADDRESSREGOUT0 ;
;   7.565 ;   -0.933 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 7.565   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 7.565   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y34_N57      ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama3~OBSERVABLEPORTAADDRESSREGOUT0 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #5: Hold slack is -0.036 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]                                                                                                                   ;
; To Node            ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama4~OBSERVABLEPORTAADDRESSREGOUT0 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time  ; 7.529                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time ; 7.565                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Slack              ; -0.036 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.354 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.318 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.027       ; 55         ; 0.000  ; 1.857  ;
;    Cell                ;       ; 5     ; 3.333       ; 45         ; 0.286  ; 1.472  ;
;    PLL Compensation    ;       ; 1     ; -0.149      ; 0          ; -0.149 ; -0.149 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.306       ; 96         ; 0.306  ; 0.306  ;
;    Cell                ;       ; 2     ; 0.012       ; 4          ; 0.000  ; 0.012  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.744       ; 56         ; 0.000  ; 2.284  ;
;    Cell                ;       ; 7     ; 3.754       ; 44         ; 0.002  ; 1.740  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 7.211   ; 7.211    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.766 ;   0.766  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   1.929 ;   1.163  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.239 ;   0.310  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   2.239 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.090 ;   -0.149 ; RR ; COMP ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.090 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   3.562 ;   1.472  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.569 ;   1.007  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   4.855 ;   0.286  ; RR ; CELL ; 18997  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   6.712 ;   1.857  ; RR ; IC   ; 1      ; FF_X24_Y34_N55            ; the_system|matrix_system|matrix_multiply_std_ic_inst|matrix_multiply_inst_0|kernel|thematrix_multiply_function|thebb_matrix_multiply_B1|thebb_matrix_multiply_B1_stall_region|thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   7.211 ;   0.499  ; RR ; CELL ; 1      ; FF_X24_Y34_N55            ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]                                                                                                                   ;
; 7.529   ; 0.318    ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   7.211 ;   0.000  ;    ; uTco ; 1      ; FF_X24_Y34_N55            ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]                                                                                                                   ;
;   7.211 ;   0.000  ; FF ; CELL ; 12     ; FF_X24_Y34_N55            ; the_system|matrix_system|matrix_multiply_std_ic_inst|matrix_multiply_inst_0|kernel|thematrix_multiply_function|thebb_matrix_multiply_B1|thebb_matrix_multiply_B1_stall_region|thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]|q                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   7.517 ;   0.306  ; FF ; IC   ; 1      ; MLABCELL_X25_Y34_N27      ; the_system|matrix_system|matrix_multiply_std_ic_inst|matrix_multiply_inst_0|kernel|thematrix_multiply_function|thebb_matrix_multiply_B1|thebb_matrix_multiply_B1_stall_region|thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|auto_generated|altsyncram1|lutrama4|portaaddr[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   7.529 ;   0.012  ; FF ; CELL ; 0      ; MLABCELL_X25_Y34_N27      ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama4~OBSERVABLEPORTAADDRESSREGOUT0 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 7.565   ; 7.565    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.766 ;   0.766  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   2.087 ;   1.321  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.420 ;   0.333  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   2.420 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.599 ;   0.179  ; RR ; CELL ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.599 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   4.339 ;   1.740  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   5.478 ;   1.139  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   5.788 ;   0.310  ; RR ; CELL ; 18997  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   8.072 ;   2.284  ; RR ; IC   ; 1      ; MLABCELL_X25_Y34_N27      ; the_system|matrix_system|matrix_multiply_std_ic_inst|matrix_multiply_inst_0|kernel|thematrix_multiply_function|thebb_matrix_multiply_B1|thebb_matrix_multiply_B1_stall_region|thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|auto_generated|altsyncram1|lutrama4|clk0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   8.496 ;   0.424  ; RR ; CELL ; 5      ; MLABCELL_X25_Y34_N27      ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama4~CLKMUX_0                      ;
;   8.498 ;   0.002  ; RR ; CELL ; 0      ; MLABCELL_X25_Y34_N27      ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama4~OBSERVABLEPORTAADDRESSREGOUT0 ;
;   7.565 ;   -0.933 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 7.565   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 7.565   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y34_N27      ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama4~OBSERVABLEPORTAADDRESSREGOUT0 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


----------------
; Command Info ;
----------------
Report Timing: Found 5 hold paths (5 violated).  Worst case slack is -0.042 

Tcl Command:
    report_timing -append -hold -file top.failing_paths.rpt -panel_name {$clock_name $analysis_display_name $operating_conditions_display_name} -to_clock [get_clocks {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}] -npaths 5 -detail full_path

Options:
    -to_clock [get_clocks {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}] 
    -hold 
    -npaths 5 
    -detail full_path 
    -panel_name {$clock_name $analysis_display_name $operating_conditions_display_name} 
    -file {top.failing_paths.rpt} 
    -append 

Delay Model:
    Slow 1100mV 0C Model

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Launch Clock                                                                                              ; Latch Clock                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.042 ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0] ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama1~OBSERVABLEPORTAADDRESSREGOUT0 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.335      ; 0.293      ;
; -0.042 ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0] ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama0~OBSERVABLEPORTAADDRESSREGOUT0 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.335      ; 0.293      ;
; -0.042 ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0] ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama2~OBSERVABLEPORTAADDRESSREGOUT0 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.335      ; 0.293      ;
; -0.042 ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0] ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama3~OBSERVABLEPORTAADDRESSREGOUT0 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.335      ; 0.293      ;
; -0.042 ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0] ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama4~OBSERVABLEPORTAADDRESSREGOUT0 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.335      ; 0.293      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+

Path #1: Hold slack is -0.042 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]                                                                                                                   ;
; To Node            ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama1~OBSERVABLEPORTAADDRESSREGOUT0 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time  ; 7.608                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time ; 7.650                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Slack              ; -0.042 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.335 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.293 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.114       ; 55         ; 0.000  ; 1.928  ;
;    Cell                ;       ; 5     ; 3.342       ; 45         ; 0.306  ; 1.477  ;
;    PLL Compensation    ;       ; 1     ; -0.141      ; 0          ; -0.141 ; -0.141 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.281       ; 96         ; 0.281  ; 0.281  ;
;    Cell                ;       ; 2     ; 0.012       ; 4          ; 0.000  ; 0.012  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.812       ; 57         ; 0.000  ; 2.356  ;
;    Cell                ;       ; 7     ; 3.680       ; 43         ; 0.006  ; 1.704  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 7.315   ; 7.315    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.785 ;   0.785  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   1.953 ;   1.168  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.265 ;   0.312  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   2.265 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.124 ;   -0.141 ; RR ; COMP ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.124 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   3.601 ;   1.477  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.619 ;   1.018  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   4.925 ;   0.306  ; RR ; CELL ; 18997  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   6.853 ;   1.928  ; RR ; IC   ; 1      ; FF_X24_Y34_N55            ; the_system|matrix_system|matrix_multiply_std_ic_inst|matrix_multiply_inst_0|kernel|thematrix_multiply_function|thebb_matrix_multiply_B1|thebb_matrix_multiply_B1_stall_region|thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   7.315 ;   0.462  ; RR ; CELL ; 1      ; FF_X24_Y34_N55            ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]                                                                                                                   ;
; 7.608   ; 0.293    ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   7.315 ;   0.000  ;    ; uTco ; 1      ; FF_X24_Y34_N55            ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]                                                                                                                   ;
;   7.315 ;   0.000  ; FF ; CELL ; 12     ; FF_X24_Y34_N55            ; the_system|matrix_system|matrix_multiply_std_ic_inst|matrix_multiply_inst_0|kernel|thematrix_multiply_function|thebb_matrix_multiply_B1|thebb_matrix_multiply_B1_stall_region|thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]|q                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   7.596 ;   0.281  ; FF ; IC   ; 1      ; MLABCELL_X25_Y34_N18      ; the_system|matrix_system|matrix_multiply_std_ic_inst|matrix_multiply_inst_0|kernel|thematrix_multiply_function|thebb_matrix_multiply_B1|thebb_matrix_multiply_B1_stall_region|thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|auto_generated|altsyncram1|lutrama1|portaaddr[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   7.608 ;   0.012  ; FF ; CELL ; 0      ; MLABCELL_X25_Y34_N18      ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama1~OBSERVABLEPORTAADDRESSREGOUT0 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 7.650   ; 7.650    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.785 ;   0.785  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   2.101 ;   1.316  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.434 ;   0.333  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   2.434 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.595 ;   0.161  ; RR ; CELL ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.595 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   4.299 ;   1.704  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   5.439 ;   1.140  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   5.767 ;   0.328  ; RR ; CELL ; 18997  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   8.123 ;   2.356  ; RR ; IC   ; 1      ; MLABCELL_X25_Y34_N18      ; the_system|matrix_system|matrix_multiply_std_ic_inst|matrix_multiply_inst_0|kernel|thematrix_multiply_function|thebb_matrix_multiply_B1|thebb_matrix_multiply_B1_stall_region|thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|auto_generated|altsyncram1|lutrama1|clk0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   8.486 ;   0.363  ; RR ; CELL ; 5      ; MLABCELL_X25_Y34_N18      ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama1~CLKMUX_0                      ;
;   8.492 ;   0.006  ; RR ; CELL ; 0      ; MLABCELL_X25_Y34_N18      ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama1~OBSERVABLEPORTAADDRESSREGOUT0 ;
;   7.650 ;   -0.842 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 7.650   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 7.650   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y34_N18      ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama1~OBSERVABLEPORTAADDRESSREGOUT0 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #2: Hold slack is -0.042 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]                                                                                                                   ;
; To Node            ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama0~OBSERVABLEPORTAADDRESSREGOUT0 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time  ; 7.608                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time ; 7.650                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Slack              ; -0.042 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.335 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.293 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.114       ; 55         ; 0.000  ; 1.928  ;
;    Cell                ;       ; 5     ; 3.342       ; 45         ; 0.306  ; 1.477  ;
;    PLL Compensation    ;       ; 1     ; -0.141      ; 0          ; -0.141 ; -0.141 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.281       ; 96         ; 0.281  ; 0.281  ;
;    Cell                ;       ; 2     ; 0.012       ; 4          ; 0.000  ; 0.012  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.812       ; 57         ; 0.000  ; 2.356  ;
;    Cell                ;       ; 7     ; 3.680       ; 43         ; 0.006  ; 1.704  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 7.315   ; 7.315    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.785 ;   0.785  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   1.953 ;   1.168  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.265 ;   0.312  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   2.265 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.124 ;   -0.141 ; RR ; COMP ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.124 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   3.601 ;   1.477  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.619 ;   1.018  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   4.925 ;   0.306  ; RR ; CELL ; 18997  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   6.853 ;   1.928  ; RR ; IC   ; 1      ; FF_X24_Y34_N55            ; the_system|matrix_system|matrix_multiply_std_ic_inst|matrix_multiply_inst_0|kernel|thematrix_multiply_function|thebb_matrix_multiply_B1|thebb_matrix_multiply_B1_stall_region|thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   7.315 ;   0.462  ; RR ; CELL ; 1      ; FF_X24_Y34_N55            ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]                                                                                                                   ;
; 7.608   ; 0.293    ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   7.315 ;   0.000  ;    ; uTco ; 1      ; FF_X24_Y34_N55            ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]                                                                                                                   ;
;   7.315 ;   0.000  ; FF ; CELL ; 12     ; FF_X24_Y34_N55            ; the_system|matrix_system|matrix_multiply_std_ic_inst|matrix_multiply_inst_0|kernel|thematrix_multiply_function|thebb_matrix_multiply_B1|thebb_matrix_multiply_B1_stall_region|thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]|q                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   7.596 ;   0.281  ; FF ; IC   ; 1      ; MLABCELL_X25_Y34_N24      ; the_system|matrix_system|matrix_multiply_std_ic_inst|matrix_multiply_inst_0|kernel|thematrix_multiply_function|thebb_matrix_multiply_B1|thebb_matrix_multiply_B1_stall_region|thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|auto_generated|altsyncram1|lutrama0|portaaddr[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   7.608 ;   0.012  ; FF ; CELL ; 0      ; MLABCELL_X25_Y34_N24      ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama0~OBSERVABLEPORTAADDRESSREGOUT0 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 7.650   ; 7.650    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.785 ;   0.785  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   2.101 ;   1.316  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.434 ;   0.333  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   2.434 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.595 ;   0.161  ; RR ; CELL ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.595 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   4.299 ;   1.704  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   5.439 ;   1.140  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   5.767 ;   0.328  ; RR ; CELL ; 18997  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   8.123 ;   2.356  ; RR ; IC   ; 1      ; MLABCELL_X25_Y34_N24      ; the_system|matrix_system|matrix_multiply_std_ic_inst|matrix_multiply_inst_0|kernel|thematrix_multiply_function|thebb_matrix_multiply_B1|thebb_matrix_multiply_B1_stall_region|thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|auto_generated|altsyncram1|lutrama0|clk0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   8.486 ;   0.363  ; RR ; CELL ; 5      ; MLABCELL_X25_Y34_N24      ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama0~CLKMUX_0                      ;
;   8.492 ;   0.006  ; RR ; CELL ; 0      ; MLABCELL_X25_Y34_N24      ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama0~OBSERVABLEPORTAADDRESSREGOUT0 ;
;   7.650 ;   -0.842 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 7.650   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 7.650   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y34_N24      ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama0~OBSERVABLEPORTAADDRESSREGOUT0 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #3: Hold slack is -0.042 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]                                                                                                                   ;
; To Node            ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama2~OBSERVABLEPORTAADDRESSREGOUT0 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time  ; 7.608                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time ; 7.650                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Slack              ; -0.042 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.335 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.293 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.114       ; 55         ; 0.000  ; 1.928  ;
;    Cell                ;       ; 5     ; 3.342       ; 45         ; 0.306  ; 1.477  ;
;    PLL Compensation    ;       ; 1     ; -0.141      ; 0          ; -0.141 ; -0.141 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.281       ; 96         ; 0.281  ; 0.281  ;
;    Cell                ;       ; 2     ; 0.012       ; 4          ; 0.000  ; 0.012  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.812       ; 57         ; 0.000  ; 2.356  ;
;    Cell                ;       ; 7     ; 3.680       ; 43         ; 0.006  ; 1.704  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 7.315   ; 7.315    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.785 ;   0.785  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   1.953 ;   1.168  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.265 ;   0.312  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   2.265 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.124 ;   -0.141 ; RR ; COMP ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.124 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   3.601 ;   1.477  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.619 ;   1.018  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   4.925 ;   0.306  ; RR ; CELL ; 18997  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   6.853 ;   1.928  ; RR ; IC   ; 1      ; FF_X24_Y34_N55            ; the_system|matrix_system|matrix_multiply_std_ic_inst|matrix_multiply_inst_0|kernel|thematrix_multiply_function|thebb_matrix_multiply_B1|thebb_matrix_multiply_B1_stall_region|thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   7.315 ;   0.462  ; RR ; CELL ; 1      ; FF_X24_Y34_N55            ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]                                                                                                                   ;
; 7.608   ; 0.293    ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   7.315 ;   0.000  ;    ; uTco ; 1      ; FF_X24_Y34_N55            ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]                                                                                                                   ;
;   7.315 ;   0.000  ; FF ; CELL ; 12     ; FF_X24_Y34_N55            ; the_system|matrix_system|matrix_multiply_std_ic_inst|matrix_multiply_inst_0|kernel|thematrix_multiply_function|thebb_matrix_multiply_B1|thebb_matrix_multiply_B1_stall_region|thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]|q                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   7.596 ;   0.281  ; FF ; IC   ; 1      ; MLABCELL_X25_Y34_N0       ; the_system|matrix_system|matrix_multiply_std_ic_inst|matrix_multiply_inst_0|kernel|thematrix_multiply_function|thebb_matrix_multiply_B1|thebb_matrix_multiply_B1_stall_region|thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|auto_generated|altsyncram1|lutrama2|portaaddr[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   7.608 ;   0.012  ; FF ; CELL ; 0      ; MLABCELL_X25_Y34_N0       ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama2~OBSERVABLEPORTAADDRESSREGOUT0 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 7.650   ; 7.650    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.785 ;   0.785  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   2.101 ;   1.316  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.434 ;   0.333  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   2.434 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.595 ;   0.161  ; RR ; CELL ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.595 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   4.299 ;   1.704  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   5.439 ;   1.140  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   5.767 ;   0.328  ; RR ; CELL ; 18997  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   8.123 ;   2.356  ; RR ; IC   ; 1      ; MLABCELL_X25_Y34_N0       ; the_system|matrix_system|matrix_multiply_std_ic_inst|matrix_multiply_inst_0|kernel|thematrix_multiply_function|thebb_matrix_multiply_B1|thebb_matrix_multiply_B1_stall_region|thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|auto_generated|altsyncram1|lutrama2|clk0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   8.486 ;   0.363  ; RR ; CELL ; 5      ; MLABCELL_X25_Y34_N0       ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama2~CLKMUX_0                      ;
;   8.492 ;   0.006  ; RR ; CELL ; 0      ; MLABCELL_X25_Y34_N0       ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama2~OBSERVABLEPORTAADDRESSREGOUT0 ;
;   7.650 ;   -0.842 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 7.650   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 7.650   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y34_N0       ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama2~OBSERVABLEPORTAADDRESSREGOUT0 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #4: Hold slack is -0.042 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]                                                                                                                   ;
; To Node            ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama3~OBSERVABLEPORTAADDRESSREGOUT0 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time  ; 7.608                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time ; 7.650                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Slack              ; -0.042 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.335 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.293 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.114       ; 55         ; 0.000  ; 1.928  ;
;    Cell                ;       ; 5     ; 3.342       ; 45         ; 0.306  ; 1.477  ;
;    PLL Compensation    ;       ; 1     ; -0.141      ; 0          ; -0.141 ; -0.141 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.281       ; 96         ; 0.281  ; 0.281  ;
;    Cell                ;       ; 2     ; 0.012       ; 4          ; 0.000  ; 0.012  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.812       ; 57         ; 0.000  ; 2.356  ;
;    Cell                ;       ; 7     ; 3.680       ; 43         ; 0.006  ; 1.704  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 7.315   ; 7.315    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.785 ;   0.785  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   1.953 ;   1.168  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.265 ;   0.312  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   2.265 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.124 ;   -0.141 ; RR ; COMP ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.124 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   3.601 ;   1.477  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.619 ;   1.018  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   4.925 ;   0.306  ; RR ; CELL ; 18997  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   6.853 ;   1.928  ; RR ; IC   ; 1      ; FF_X24_Y34_N55            ; the_system|matrix_system|matrix_multiply_std_ic_inst|matrix_multiply_inst_0|kernel|thematrix_multiply_function|thebb_matrix_multiply_B1|thebb_matrix_multiply_B1_stall_region|thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   7.315 ;   0.462  ; RR ; CELL ; 1      ; FF_X24_Y34_N55            ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]                                                                                                                   ;
; 7.608   ; 0.293    ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   7.315 ;   0.000  ;    ; uTco ; 1      ; FF_X24_Y34_N55            ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]                                                                                                                   ;
;   7.315 ;   0.000  ; FF ; CELL ; 12     ; FF_X24_Y34_N55            ; the_system|matrix_system|matrix_multiply_std_ic_inst|matrix_multiply_inst_0|kernel|thematrix_multiply_function|thebb_matrix_multiply_B1|thebb_matrix_multiply_B1_stall_region|thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]|q                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   7.596 ;   0.281  ; FF ; IC   ; 1      ; MLABCELL_X25_Y34_N57      ; the_system|matrix_system|matrix_multiply_std_ic_inst|matrix_multiply_inst_0|kernel|thematrix_multiply_function|thebb_matrix_multiply_B1|thebb_matrix_multiply_B1_stall_region|thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|auto_generated|altsyncram1|lutrama3|portaaddr[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   7.608 ;   0.012  ; FF ; CELL ; 0      ; MLABCELL_X25_Y34_N57      ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama3~OBSERVABLEPORTAADDRESSREGOUT0 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 7.650   ; 7.650    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.785 ;   0.785  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   2.101 ;   1.316  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.434 ;   0.333  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   2.434 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.595 ;   0.161  ; RR ; CELL ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.595 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   4.299 ;   1.704  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   5.439 ;   1.140  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   5.767 ;   0.328  ; RR ; CELL ; 18997  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   8.123 ;   2.356  ; RR ; IC   ; 1      ; MLABCELL_X25_Y34_N57      ; the_system|matrix_system|matrix_multiply_std_ic_inst|matrix_multiply_inst_0|kernel|thematrix_multiply_function|thebb_matrix_multiply_B1|thebb_matrix_multiply_B1_stall_region|thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|auto_generated|altsyncram1|lutrama3|clk0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   8.486 ;   0.363  ; RR ; CELL ; 5      ; MLABCELL_X25_Y34_N57      ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama3~CLKMUX_0                      ;
;   8.492 ;   0.006  ; RR ; CELL ; 0      ; MLABCELL_X25_Y34_N57      ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama3~OBSERVABLEPORTAADDRESSREGOUT0 ;
;   7.650 ;   -0.842 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 7.650   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 7.650   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y34_N57      ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama3~OBSERVABLEPORTAADDRESSREGOUT0 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #5: Hold slack is -0.042 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]                                                                                                                   ;
; To Node            ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama4~OBSERVABLEPORTAADDRESSREGOUT0 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time  ; 7.608                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time ; 7.650                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Slack              ; -0.042 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.335 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.293 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.114       ; 55         ; 0.000  ; 1.928  ;
;    Cell                ;       ; 5     ; 3.342       ; 45         ; 0.306  ; 1.477  ;
;    PLL Compensation    ;       ; 1     ; -0.141      ; 0          ; -0.141 ; -0.141 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.281       ; 96         ; 0.281  ; 0.281  ;
;    Cell                ;       ; 2     ; 0.012       ; 4          ; 0.000  ; 0.012  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.812       ; 57         ; 0.000  ; 2.356  ;
;    Cell                ;       ; 7     ; 3.680       ; 43         ; 0.006  ; 1.704  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 7.315   ; 7.315    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.785 ;   0.785  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   1.953 ;   1.168  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.265 ;   0.312  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   2.265 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.124 ;   -0.141 ; RR ; COMP ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.124 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   3.601 ;   1.477  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.619 ;   1.018  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   4.925 ;   0.306  ; RR ; CELL ; 18997  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   6.853 ;   1.928  ; RR ; IC   ; 1      ; FF_X24_Y34_N55            ; the_system|matrix_system|matrix_multiply_std_ic_inst|matrix_multiply_inst_0|kernel|thematrix_multiply_function|thebb_matrix_multiply_B1|thebb_matrix_multiply_B1_stall_region|thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   7.315 ;   0.462  ; RR ; CELL ; 1      ; FF_X24_Y34_N55            ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]                                                                                                                   ;
; 7.608   ; 0.293    ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   7.315 ;   0.000  ;    ; uTco ; 1      ; FF_X24_Y34_N55            ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]                                                                                                                   ;
;   7.315 ;   0.000  ; FF ; CELL ; 12     ; FF_X24_Y34_N55            ; the_system|matrix_system|matrix_multiply_std_ic_inst|matrix_multiply_inst_0|kernel|thematrix_multiply_function|thebb_matrix_multiply_B1|thebb_matrix_multiply_B1_stall_region|thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_wraddr_q[0]|q                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   7.596 ;   0.281  ; FF ; IC   ; 1      ; MLABCELL_X25_Y34_N27      ; the_system|matrix_system|matrix_multiply_std_ic_inst|matrix_multiply_inst_0|kernel|thematrix_multiply_function|thebb_matrix_multiply_B1|thebb_matrix_multiply_B1_stall_region|thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|auto_generated|altsyncram1|lutrama4|portaaddr[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   7.608 ;   0.012  ; FF ; CELL ; 0      ; MLABCELL_X25_Y34_N27      ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama4~OBSERVABLEPORTAADDRESSREGOUT0 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 7.650   ; 7.650    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V11                   ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.785 ;   0.785  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   2.101 ;   1.316  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.434 ;   0.333  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   2.434 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.595 ;   0.161  ; RR ; CELL ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.595 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   4.299 ;   1.704  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   5.439 ;   1.140  ; RR ; IC   ; 1      ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   5.767 ;   0.328  ; RR ; CELL ; 18997  ; CLKCTRL_G5                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   8.123 ;   2.356  ; RR ; IC   ; 1      ; MLABCELL_X25_Y34_N27      ; the_system|matrix_system|matrix_multiply_std_ic_inst|matrix_multiply_inst_0|kernel|thematrix_multiply_function|thebb_matrix_multiply_B1|thebb_matrix_multiply_B1_stall_region|thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|thei_mul6_matrix_multiply|redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|auto_generated|altsyncram1|lutrama4|clk0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   8.486 ;   0.363  ; RR ; CELL ; 5      ; MLABCELL_X25_Y34_N27      ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama4~CLKMUX_0                      ;
;   8.492 ;   0.006  ; RR ; CELL ; 0      ; MLABCELL_X25_Y34_N27      ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama4~OBSERVABLEPORTAADDRESSREGOUT0 ;
;   7.650 ;   -0.842 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 7.650   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 7.650   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y34_N27      ; system:the_system|matrix_system:matrix_system|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0|matrix_multiply_function_wrapper:kernel|matrix_multiply_function:thematrix_multiply_function|bb_matrix_multiply_B1:thebb_matrix_multiply_B1|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region|i_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply:thei_sfc_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply_aunroll_x|i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24:thei_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiply24_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_matrix_multiply_c0_enter6_matrix_multiplyA0Z2463a0054c2a6342iyc5:thei_mul6_matrix_multiply|altera_syncram:redist60_expSum_uid59_block_rsrvd_fix_q_9_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama4~OBSERVABLEPORTAADDRESSREGOUT0 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


