{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1763784811379 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763784811380 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763784811380 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763784811380 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763784811380 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763784811380 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763784811380 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763784811380 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763784811380 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763784811380 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763784811380 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763784811380 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763784811380 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763784811380 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763784811380 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763784811380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 21 22:13:31 2025 " "Processing started: Fri Nov 21 22:13:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763784811380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1763784811380 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1763784811380 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1763784811835 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1763784812970 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1763784812970 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1763784813003 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1763784813003 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1763784816962 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1763784817865 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1763784817907 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1763784840670 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1763784840670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.965 " "Worst-case setup slack is -17.965" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763784840675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763784840675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.965         -327527.132 iCLK  " "  -17.965         -327527.132 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763784840675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763784840675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763784841052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763784841052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 iCLK  " "    0.401               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763784841052 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763784841052 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1763784841066 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1763784841080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.739 " "Worst-case minimum pulse width slack is 9.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763784841125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763784841125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.739               0.000 iCLK  " "    9.739               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763784841125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763784841125 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -17.965 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -17.965" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844044 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763784844044 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -17.965 (VIOLATED) " "Path #1: Setup slack is -17.965 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pc_reg:U_PC\|s_PC\[5\] " "From Node    : pc_reg:U_PC\|s_PC\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_file:U_REGFILE\|regN:\\gen_regs:13:u_reg\|dffg:\\gen_bits:20:u_ff\|s_Q " "To Node      : reg_file:U_REGFILE\|regN:\\gen_regs:13:u_reg\|dffg:\\gen_bits:20:u_ff\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.132      3.132  R        clock network delay " "     3.132      3.132  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.364      0.232     uTco  pc_reg:U_PC\|s_PC\[5\] " "     3.364      0.232     uTco  pc_reg:U_PC\|s_PC\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.364      0.000 FF  CELL  U_PC\|s_PC\[5\]\|q " "     3.364      0.000 FF  CELL  U_PC\|s_PC\[5\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.710      0.346 FF    IC  s_IMemAddr\[5\]~4\|datad " "     3.710      0.346 FF    IC  s_IMemAddr\[5\]~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.835      0.125 FF  CELL  s_IMemAddr\[5\]~4\|combout " "     3.835      0.125 FF  CELL  s_IMemAddr\[5\]~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.301      2.466 FF    IC  IMem\|ram~50928\|datad " "     6.301      2.466 FF    IC  IMem\|ram~50928\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.426      0.125 FF  CELL  IMem\|ram~50928\|combout " "     6.426      0.125 FF  CELL  IMem\|ram~50928\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.694      0.268 FF    IC  IMem\|ram~50929\|datab " "     6.694      0.268 FF    IC  IMem\|ram~50929\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.119      0.425 FF  CELL  IMem\|ram~50929\|combout " "     7.119      0.425 FF  CELL  IMem\|ram~50929\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.787      1.668 FF    IC  IMem\|ram~50932\|datac " "     8.787      1.668 FF    IC  IMem\|ram~50932\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.068      0.281 FF  CELL  IMem\|ram~50932\|combout " "     9.068      0.281 FF  CELL  IMem\|ram~50932\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.344      0.276 FF    IC  IMem\|ram~50935\|dataa " "     9.344      0.276 FF    IC  IMem\|ram~50935\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.748      0.404 FF  CELL  IMem\|ram~50935\|combout " "     9.748      0.404 FF  CELL  IMem\|ram~50935\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.981      0.233 FF    IC  IMem\|ram~50967\|datac " "     9.981      0.233 FF    IC  IMem\|ram~50967\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.261      0.280 FF  CELL  IMem\|ram~50967\|combout " "    10.261      0.280 FF  CELL  IMem\|ram~50967\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.298      2.037 FF    IC  IMem\|ram~51010\|datad " "    12.298      2.037 FF    IC  IMem\|ram~51010\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.423      0.125 FF  CELL  IMem\|ram~51010\|combout " "    12.423      0.125 FF  CELL  IMem\|ram~51010\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.693      0.270 FF    IC  IMem\|ram~51053\|datab " "    12.693      0.270 FF    IC  IMem\|ram~51053\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.097      0.404 FF  CELL  IMem\|ram~51053\|combout " "    13.097      0.404 FF  CELL  IMem\|ram~51053\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.322      0.225 FF    IC  IMem\|ram~51054\|datad " "    13.322      0.225 FF    IC  IMem\|ram~51054\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.447      0.125 FF  CELL  IMem\|ram~51054\|combout " "    13.447      0.125 FF  CELL  IMem\|ram~51054\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.678      0.231 FF    IC  IMem\|ram~51225\|datad " "    13.678      0.231 FF    IC  IMem\|ram~51225\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.803      0.125 FF  CELL  IMem\|ram~51225\|combout " "    13.803      0.125 FF  CELL  IMem\|ram~51225\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.706      0.903 FF    IC  U_REGFILE\|u_mux1\|Mux23~12\|datac " "    14.706      0.903 FF    IC  U_REGFILE\|u_mux1\|Mux23~12\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.987      0.281 FF  CELL  U_REGFILE\|u_mux1\|Mux23~12\|combout " "    14.987      0.281 FF  CELL  U_REGFILE\|u_mux1\|Mux23~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.217      0.230 FF    IC  U_REGFILE\|u_mux1\|Mux23~13\|datad " "    15.217      0.230 FF    IC  U_REGFILE\|u_mux1\|Mux23~13\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.342      0.125 FF  CELL  U_REGFILE\|u_mux1\|Mux23~13\|combout " "    15.342      0.125 FF  CELL  U_REGFILE\|u_mux1\|Mux23~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.795      0.453 FF    IC  U_REGFILE\|u_mux1\|Mux23~14\|datab " "    15.795      0.453 FF    IC  U_REGFILE\|u_mux1\|Mux23~14\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.151      0.356 FF  CELL  U_REGFILE\|u_mux1\|Mux23~14\|combout " "    16.151      0.356 FF  CELL  U_REGFILE\|u_mux1\|Mux23~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.376      0.225 FF    IC  U_REGFILE\|u_mux1\|Mux23~15\|datad " "    16.376      0.225 FF    IC  U_REGFILE\|u_mux1\|Mux23~15\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.526      0.150 FR  CELL  U_REGFILE\|u_mux1\|Mux23~15\|combout " "    16.526      0.150 FR  CELL  U_REGFILE\|u_mux1\|Mux23~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.729      1.203 RR    IC  U_REGFILE\|u_mux1\|Mux23~16\|datad " "    17.729      1.203 RR    IC  U_REGFILE\|u_mux1\|Mux23~16\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.884      0.155 RR  CELL  U_REGFILE\|u_mux1\|Mux23~16\|combout " "    17.884      0.155 RR  CELL  U_REGFILE\|u_mux1\|Mux23~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.242      1.358 RR    IC  U_REGFILE\|u_mux1\|Mux23~19\|datac " "    19.242      1.358 RR    IC  U_REGFILE\|u_mux1\|Mux23~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.529      0.287 RR  CELL  U_REGFILE\|u_mux1\|Mux23~19\|combout " "    19.529      0.287 RR  CELL  U_REGFILE\|u_mux1\|Mux23~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.756      0.227 RR    IC  s_ALUInputA\[8\]~31\|datad " "    19.756      0.227 RR    IC  s_ALUInputA\[8\]~31\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.911      0.155 RR  CELL  s_ALUInputA\[8\]~31\|combout " "    19.911      0.155 RR  CELL  s_ALUInputA\[8\]~31\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.864      0.953 RR    IC  U_ALU\|U_SHIFTER\|s_stage1\[7\]~19\|datac " "    20.864      0.953 RR    IC  U_ALU\|U_SHIFTER\|s_stage1\[7\]~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.151      0.287 RR  CELL  U_ALU\|U_SHIFTER\|s_stage1\[7\]~19\|combout " "    21.151      0.287 RR  CELL  U_ALU\|U_SHIFTER\|s_stage1\[7\]~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.877      0.726 RR    IC  U_ALU\|U_SHIFTER\|s_stage1\[8\]~20\|datad " "    21.877      0.726 RR    IC  U_ALU\|U_SHIFTER\|s_stage1\[8\]~20\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.032      0.155 RR  CELL  U_ALU\|U_SHIFTER\|s_stage1\[8\]~20\|combout " "    22.032      0.155 RR  CELL  U_ALU\|U_SHIFTER\|s_stage1\[8\]~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.694      0.662 RR    IC  U_ALU\|U_SHIFTER\|s_stage2\[8\]~2\|datad " "    22.694      0.662 RR    IC  U_ALU\|U_SHIFTER\|s_stage2\[8\]~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.849      0.155 RR  CELL  U_ALU\|U_SHIFTER\|s_stage2\[8\]~2\|combout " "    22.849      0.155 RR  CELL  U_ALU\|U_SHIFTER\|s_stage2\[8\]~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.820      0.971 RR    IC  U_ALU\|U_SHIFTER\|s_stage4\[8\]~7\|datad " "    23.820      0.971 RR    IC  U_ALU\|U_SHIFTER\|s_stage4\[8\]~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.975      0.155 RR  CELL  U_ALU\|U_SHIFTER\|s_stage4\[8\]~7\|combout " "    23.975      0.155 RR  CELL  U_ALU\|U_SHIFTER\|s_stage4\[8\]~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.203      0.228 RR    IC  U_ALU\|U_SHIFTER\|s_stage16\[8\]~46\|datad " "    24.203      0.228 RR    IC  U_ALU\|U_SHIFTER\|s_stage16\[8\]~46\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.358      0.155 RR  CELL  U_ALU\|U_SHIFTER\|s_stage16\[8\]~46\|combout " "    24.358      0.155 RR  CELL  U_ALU\|U_SHIFTER\|s_stage16\[8\]~46\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.563      0.205 RR    IC  U_ALU\|U_SHIFTER\|s_stage16\[8\]~47\|datad " "    24.563      0.205 RR    IC  U_ALU\|U_SHIFTER\|s_stage16\[8\]~47\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.718      0.155 RR  CELL  U_ALU\|U_SHIFTER\|s_stage16\[8\]~47\|combout " "    24.718      0.155 RR  CELL  U_ALU\|U_SHIFTER\|s_stage16\[8\]~47\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.680      0.962 RR    IC  U_ALU\|Mux55~6\|datad " "    25.680      0.962 RR    IC  U_ALU\|Mux55~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.835      0.155 RR  CELL  U_ALU\|Mux55~6\|combout " "    25.835      0.155 RR  CELL  U_ALU\|Mux55~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.243      2.408 RR    IC  DMem\|ram~40372\|datad " "    28.243      2.408 RR    IC  DMem\|ram~40372\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.382      0.139 RF  CELL  DMem\|ram~40372\|combout " "    28.382      0.139 RF  CELL  DMem\|ram~40372\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.660      0.278 FF    IC  DMem\|ram~40373\|dataa " "    28.660      0.278 FF    IC  DMem\|ram~40373\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.084      0.424 FF  CELL  DMem\|ram~40373\|combout " "    29.084      0.424 FF  CELL  DMem\|ram~40373\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.845      0.761 FF    IC  DMem\|ram~40376\|datac " "    29.845      0.761 FF    IC  DMem\|ram~40376\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.126      0.281 FF  CELL  DMem\|ram~40376\|combout " "    30.126      0.281 FF  CELL  DMem\|ram~40376\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.362      0.236 FF    IC  DMem\|ram~40379\|datac " "    30.362      0.236 FF    IC  DMem\|ram~40379\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.643      0.281 FF  CELL  DMem\|ram~40379\|combout " "    30.643      0.281 FF  CELL  DMem\|ram~40379\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.033      1.390 FF    IC  DMem\|ram~40390\|datad " "    32.033      1.390 FF    IC  DMem\|ram~40390\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.158      0.125 FF  CELL  DMem\|ram~40390\|combout " "    32.158      0.125 FF  CELL  DMem\|ram~40390\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.390      0.232 FF    IC  DMem\|ram~40401\|datac " "    32.390      0.232 FF    IC  DMem\|ram~40401\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.671      0.281 FF  CELL  DMem\|ram~40401\|combout " "    32.671      0.281 FF  CELL  DMem\|ram~40401\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.898      0.227 FF    IC  DMem\|ram~40444\|datad " "    32.898      0.227 FF    IC  DMem\|ram~40444\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.023      0.125 FF  CELL  DMem\|ram~40444\|combout " "    33.023      0.125 FF  CELL  DMem\|ram~40444\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.251      0.228 FF    IC  DMem\|ram~40487\|datad " "    33.251      0.228 FF    IC  DMem\|ram~40487\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.401      0.150 FR  CELL  DMem\|ram~40487\|combout " "    33.401      0.150 FR  CELL  DMem\|ram~40487\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.036      1.635 RR    IC  DMem\|ram~41000\|datad " "    35.036      1.635 RR    IC  DMem\|ram~41000\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.191      0.155 RR  CELL  DMem\|ram~41000\|combout " "    35.191      0.155 RR  CELL  DMem\|ram~41000\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.419      0.228 RR    IC  U_LOADEXT\|Mux32~0\|datad " "    35.419      0.228 RR    IC  U_LOADEXT\|Mux32~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.574      0.155 RR  CELL  U_LOADEXT\|Mux32~0\|combout " "    35.574      0.155 RR  CELL  U_LOADEXT\|Mux32~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.809      0.235 RR    IC  U_LOADEXT\|Mux0~1\|datac " "    35.809      0.235 RR    IC  U_LOADEXT\|Mux0~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.096      0.287 RR  CELL  U_LOADEXT\|Mux0~1\|combout " "    36.096      0.287 RR  CELL  U_LOADEXT\|Mux0~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.875      0.779 RR    IC  Mux11~2\|datac " "    36.875      0.779 RR    IC  Mux11~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.162      0.287 RR  CELL  Mux11~2\|combout " "    37.162      0.287 RR  CELL  Mux11~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.365      0.203 RR    IC  Mux11~3\|datad " "    37.365      0.203 RR    IC  Mux11~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.520      0.155 RR  CELL  Mux11~3\|combout " "    37.520      0.155 RR  CELL  Mux11~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.998      3.478 RR    IC  U_REGFILE\|\\gen_regs:13:u_reg\|\\gen_bits:20:u_ff\|s_Q\|asdata " "    40.998      3.478 RR    IC  U_REGFILE\|\\gen_regs:13:u_reg\|\\gen_bits:20:u_ff\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.404      0.406 RR  CELL  reg_file:U_REGFILE\|regN:\\gen_regs:13:u_reg\|dffg:\\gen_bits:20:u_ff\|s_Q " "    41.404      0.406 RR  CELL  reg_file:U_REGFILE\|regN:\\gen_regs:13:u_reg\|dffg:\\gen_bits:20:u_ff\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.433      3.433  R        clock network delay " "    23.433      3.433  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.441      0.008           clock pessimism removed " "    23.441      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.421     -0.020           clock uncertainty " "    23.421     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.439      0.018     uTsu  reg_file:U_REGFILE\|regN:\\gen_regs:13:u_reg\|dffg:\\gen_bits:20:u_ff\|s_Q " "    23.439      0.018     uTsu  reg_file:U_REGFILE\|regN:\\gen_regs:13:u_reg\|dffg:\\gen_bits:20:u_ff\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    41.404 " "Data Arrival Time  :    41.404" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.439 " "Data Required Time :    23.439" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -17.965 (VIOLATED) " "Slack              :   -17.965 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844046 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763784844046 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.401 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.401" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844355 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763784844355 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.401  " "Path #1: Hold slack is 0.401 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pc_reg:U_PC\|s_PC\[1\] " "From Node    : pc_reg:U_PC\|s_PC\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pc_reg:U_PC\|s_PC\[1\] " "To Node      : pc_reg:U_PC\|s_PC\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.994      2.994  R        clock network delay " "     2.994      2.994  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.226      0.232     uTco  pc_reg:U_PC\|s_PC\[1\] " "     3.226      0.232     uTco  pc_reg:U_PC\|s_PC\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.226      0.000 FF  CELL  U_PC\|s_PC\[1\]\|q " "     3.226      0.000 FF  CELL  U_PC\|s_PC\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.226      0.000 FF    IC  U_PC\|s_PC\[1\]~11\|datac " "     3.226      0.000 FF    IC  U_PC\|s_PC\[1\]~11\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.587      0.361 FF  CELL  U_PC\|s_PC\[1\]~11\|combout " "     3.587      0.361 FF  CELL  U_PC\|s_PC\[1\]~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.587      0.000 FF    IC  U_PC\|s_PC\[1\]\|d " "     3.587      0.000 FF    IC  U_PC\|s_PC\[1\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.663      0.076 FF  CELL  pc_reg:U_PC\|s_PC\[1\] " "     3.663      0.076 FF  CELL  pc_reg:U_PC\|s_PC\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.108      3.108  R        clock network delay " "     3.108      3.108  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.076     -0.032           clock pessimism removed " "     3.076     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.076      0.000           clock uncertainty " "     3.076      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.262      0.186      uTh  pc_reg:U_PC\|s_PC\[1\] " "     3.262      0.186      uTh  pc_reg:U_PC\|s_PC\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.663 " "Data Arrival Time  :     3.663" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.262 " "Data Required Time :     3.262" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.401  " "Slack              :     0.401 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784844355 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763784844355 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1763784844356 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1763784844478 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1763784850271 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1763784853977 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1763784853977 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.175 " "Worst-case setup slack is -15.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763784853982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763784853982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.175         -252862.674 iCLK  " "  -15.175         -252862.674 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763784853982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763784853982 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763784854334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763784854334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 iCLK  " "    0.353               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763784854334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763784854334 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1763784854342 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1763784854349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.767 " "Worst-case minimum pulse width slack is 9.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763784854393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763784854393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.767               0.000 iCLK  " "    9.767               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763784854393 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763784854393 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -15.175 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -15.175" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857435 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763784857435 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -15.175 (VIOLATED) " "Path #1: Setup slack is -15.175 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pc_reg:U_PC\|s_PC\[5\] " "From Node    : pc_reg:U_PC\|s_PC\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_file:U_REGFILE\|regN:\\gen_regs:13:u_reg\|dffg:\\gen_bits:20:u_ff\|s_Q " "To Node      : reg_file:U_REGFILE\|regN:\\gen_regs:13:u_reg\|dffg:\\gen_bits:20:u_ff\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.843      2.843  R        clock network delay " "     2.843      2.843  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.056      0.213     uTco  pc_reg:U_PC\|s_PC\[5\] " "     3.056      0.213     uTco  pc_reg:U_PC\|s_PC\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.056      0.000 FF  CELL  U_PC\|s_PC\[5\]\|q " "     3.056      0.000 FF  CELL  U_PC\|s_PC\[5\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.369      0.313 FF    IC  s_IMemAddr\[5\]~4\|datad " "     3.369      0.313 FF    IC  s_IMemAddr\[5\]~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.479      0.110 FF  CELL  s_IMemAddr\[5\]~4\|combout " "     3.479      0.110 FF  CELL  s_IMemAddr\[5\]~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.690      2.211 FF    IC  IMem\|ram~50928\|datad " "     5.690      2.211 FF    IC  IMem\|ram~50928\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.824      0.134 FR  CELL  IMem\|ram~50928\|combout " "     5.824      0.134 FR  CELL  IMem\|ram~50928\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.041      0.217 RR    IC  IMem\|ram~50929\|datab " "     6.041      0.217 RR    IC  IMem\|ram~50929\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.422      0.381 RR  CELL  IMem\|ram~50929\|combout " "     6.422      0.381 RR  CELL  IMem\|ram~50929\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.057      1.635 RR    IC  IMem\|ram~50932\|datac " "     8.057      1.635 RR    IC  IMem\|ram~50932\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.322      0.265 RR  CELL  IMem\|ram~50932\|combout " "     8.322      0.265 RR  CELL  IMem\|ram~50932\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.540      0.218 RR    IC  IMem\|ram~50935\|dataa " "     8.540      0.218 RR    IC  IMem\|ram~50935\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.920      0.380 RR  CELL  IMem\|ram~50935\|combout " "     8.920      0.380 RR  CELL  IMem\|ram~50935\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.105      0.185 RR    IC  IMem\|ram~50967\|datac " "     9.105      0.185 RR    IC  IMem\|ram~50967\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.370      0.265 RR  CELL  IMem\|ram~50967\|combout " "     9.370      0.265 RR  CELL  IMem\|ram~50967\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.265      1.895 RR    IC  IMem\|ram~51010\|datad " "    11.265      1.895 RR    IC  IMem\|ram~51010\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.409      0.144 RR  CELL  IMem\|ram~51010\|combout " "    11.409      0.144 RR  CELL  IMem\|ram~51010\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.628      0.219 RR    IC  IMem\|ram~51053\|datab " "    11.628      0.219 RR    IC  IMem\|ram~51053\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.009      0.381 RR  CELL  IMem\|ram~51053\|combout " "    12.009      0.381 RR  CELL  IMem\|ram~51053\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.195      0.186 RR    IC  IMem\|ram~51054\|datad " "    12.195      0.186 RR    IC  IMem\|ram~51054\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.339      0.144 RR  CELL  IMem\|ram~51054\|combout " "    12.339      0.144 RR  CELL  IMem\|ram~51054\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.530      0.191 RR    IC  IMem\|ram~51225\|datad " "    12.530      0.191 RR    IC  IMem\|ram~51225\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.674      0.144 RR  CELL  IMem\|ram~51225\|combout " "    12.674      0.144 RR  CELL  IMem\|ram~51225\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.483      0.809 RR    IC  U_REGFILE\|u_mux1\|Mux23~12\|datac " "    13.483      0.809 RR    IC  U_REGFILE\|u_mux1\|Mux23~12\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.748      0.265 RR  CELL  U_REGFILE\|u_mux1\|Mux23~12\|combout " "    13.748      0.265 RR  CELL  U_REGFILE\|u_mux1\|Mux23~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.938      0.190 RR    IC  U_REGFILE\|u_mux1\|Mux23~13\|datad " "    13.938      0.190 RR    IC  U_REGFILE\|u_mux1\|Mux23~13\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.082      0.144 RR  CELL  U_REGFILE\|u_mux1\|Mux23~13\|combout " "    14.082      0.144 RR  CELL  U_REGFILE\|u_mux1\|Mux23~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.511      0.429 RR    IC  U_REGFILE\|u_mux1\|Mux23~14\|datab " "    14.511      0.429 RR    IC  U_REGFILE\|u_mux1\|Mux23~14\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.824      0.313 RR  CELL  U_REGFILE\|u_mux1\|Mux23~14\|combout " "    14.824      0.313 RR  CELL  U_REGFILE\|u_mux1\|Mux23~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.011      0.187 RR    IC  U_REGFILE\|u_mux1\|Mux23~15\|datad " "    15.011      0.187 RR    IC  U_REGFILE\|u_mux1\|Mux23~15\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.155      0.144 RR  CELL  U_REGFILE\|u_mux1\|Mux23~15\|combout " "    15.155      0.144 RR  CELL  U_REGFILE\|u_mux1\|Mux23~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.304      1.149 RR    IC  U_REGFILE\|u_mux1\|Mux23~16\|datad " "    16.304      1.149 RR    IC  U_REGFILE\|u_mux1\|Mux23~16\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.448      0.144 RR  CELL  U_REGFILE\|u_mux1\|Mux23~16\|combout " "    16.448      0.144 RR  CELL  U_REGFILE\|u_mux1\|Mux23~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.725      1.277 RR    IC  U_REGFILE\|u_mux1\|Mux23~19\|datac " "    17.725      1.277 RR    IC  U_REGFILE\|u_mux1\|Mux23~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.990      0.265 RR  CELL  U_REGFILE\|u_mux1\|Mux23~19\|combout " "    17.990      0.265 RR  CELL  U_REGFILE\|u_mux1\|Mux23~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.200      0.210 RR    IC  s_ALUInputA\[8\]~31\|datad " "    18.200      0.210 RR    IC  s_ALUInputA\[8\]~31\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.344      0.144 RR  CELL  s_ALUInputA\[8\]~31\|combout " "    18.344      0.144 RR  CELL  s_ALUInputA\[8\]~31\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.234      0.890 RR    IC  U_ALU\|U_SHIFTER\|s_stage1\[7\]~19\|datac " "    19.234      0.890 RR    IC  U_ALU\|U_SHIFTER\|s_stage1\[7\]~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.499      0.265 RR  CELL  U_ALU\|U_SHIFTER\|s_stage1\[7\]~19\|combout " "    19.499      0.265 RR  CELL  U_ALU\|U_SHIFTER\|s_stage1\[7\]~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.181      0.682 RR    IC  U_ALU\|U_SHIFTER\|s_stage1\[8\]~20\|datad " "    20.181      0.682 RR    IC  U_ALU\|U_SHIFTER\|s_stage1\[8\]~20\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.325      0.144 RR  CELL  U_ALU\|U_SHIFTER\|s_stage1\[8\]~20\|combout " "    20.325      0.144 RR  CELL  U_ALU\|U_SHIFTER\|s_stage1\[8\]~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.945      0.620 RR    IC  U_ALU\|U_SHIFTER\|s_stage2\[8\]~2\|datad " "    20.945      0.620 RR    IC  U_ALU\|U_SHIFTER\|s_stage2\[8\]~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.089      0.144 RR  CELL  U_ALU\|U_SHIFTER\|s_stage2\[8\]~2\|combout " "    21.089      0.144 RR  CELL  U_ALU\|U_SHIFTER\|s_stage2\[8\]~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.010      0.921 RR    IC  U_ALU\|U_SHIFTER\|s_stage4\[8\]~7\|datad " "    22.010      0.921 RR    IC  U_ALU\|U_SHIFTER\|s_stage4\[8\]~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.154      0.144 RR  CELL  U_ALU\|U_SHIFTER\|s_stage4\[8\]~7\|combout " "    22.154      0.144 RR  CELL  U_ALU\|U_SHIFTER\|s_stage4\[8\]~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.364      0.210 RR    IC  U_ALU\|U_SHIFTER\|s_stage16\[8\]~46\|datad " "    22.364      0.210 RR    IC  U_ALU\|U_SHIFTER\|s_stage16\[8\]~46\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.508      0.144 RR  CELL  U_ALU\|U_SHIFTER\|s_stage16\[8\]~46\|combout " "    22.508      0.144 RR  CELL  U_ALU\|U_SHIFTER\|s_stage16\[8\]~46\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.697      0.189 RR    IC  U_ALU\|U_SHIFTER\|s_stage16\[8\]~47\|datad " "    22.697      0.189 RR    IC  U_ALU\|U_SHIFTER\|s_stage16\[8\]~47\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.841      0.144 RR  CELL  U_ALU\|U_SHIFTER\|s_stage16\[8\]~47\|combout " "    22.841      0.144 RR  CELL  U_ALU\|U_SHIFTER\|s_stage16\[8\]~47\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.753      0.912 RR    IC  U_ALU\|Mux55~6\|datad " "    23.753      0.912 RR    IC  U_ALU\|Mux55~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.897      0.144 RR  CELL  U_ALU\|Mux55~6\|combout " "    23.897      0.144 RR  CELL  U_ALU\|Mux55~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.643      1.746 RR    IC  DMem\|ram~39862\|datad " "    25.643      1.746 RR    IC  DMem\|ram~39862\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.787      0.144 RR  CELL  DMem\|ram~39862\|combout " "    25.787      0.144 RR  CELL  DMem\|ram~39862\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.004      0.217 RR    IC  DMem\|ram~39863\|datab " "    26.004      0.217 RR    IC  DMem\|ram~39863\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.385      0.381 RR  CELL  DMem\|ram~39863\|combout " "    26.385      0.381 RR  CELL  DMem\|ram~39863\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.765      1.380 RR    IC  DMem\|ram~39864\|datac " "    27.765      1.380 RR    IC  DMem\|ram~39864\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.030      0.265 RR  CELL  DMem\|ram~39864\|combout " "    28.030      0.265 RR  CELL  DMem\|ram~39864\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.214      0.184 RR    IC  DMem\|ram~39867\|datac " "    28.214      0.184 RR    IC  DMem\|ram~39867\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.479      0.265 RR  CELL  DMem\|ram~39867\|combout " "    28.479      0.265 RR  CELL  DMem\|ram~39867\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.666      0.187 RR    IC  DMem\|ram~39878\|datad " "    28.666      0.187 RR    IC  DMem\|ram~39878\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.810      0.144 RR  CELL  DMem\|ram~39878\|combout " "    28.810      0.144 RR  CELL  DMem\|ram~39878\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.380      1.570 RR    IC  DMem\|ram~39889\|datac " "    30.380      1.570 RR    IC  DMem\|ram~39889\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.645      0.265 RR  CELL  DMem\|ram~39889\|combout " "    30.645      0.265 RR  CELL  DMem\|ram~39889\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.835      0.190 RR    IC  DMem\|ram~39932\|datad " "    30.835      0.190 RR    IC  DMem\|ram~39932\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.979      0.144 RR  CELL  DMem\|ram~39932\|combout " "    30.979      0.144 RR  CELL  DMem\|ram~39932\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.163      0.184 RR    IC  DMem\|ram~39975\|datac " "    31.163      0.184 RR    IC  DMem\|ram~39975\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.428      0.265 RR  CELL  DMem\|ram~39975\|combout " "    31.428      0.265 RR  CELL  DMem\|ram~39975\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.616      0.188 RR    IC  DMem\|ram~40146\|datad " "    31.616      0.188 RR    IC  DMem\|ram~40146\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.760      0.144 RR  CELL  DMem\|ram~40146\|combout " "    31.760      0.144 RR  CELL  DMem\|ram~40146\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.945      0.185 RR    IC  DMem\|ram~40317\|datac " "    31.945      0.185 RR    IC  DMem\|ram~40317\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.210      0.265 RR  CELL  DMem\|ram~40317\|combout " "    32.210      0.265 RR  CELL  DMem\|ram~40317\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.622      0.412 RR    IC  U_LOADEXT\|Mux32~0\|datac " "    32.622      0.412 RR    IC  U_LOADEXT\|Mux32~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.887      0.265 RR  CELL  U_LOADEXT\|Mux32~0\|combout " "    32.887      0.265 RR  CELL  U_LOADEXT\|Mux32~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.103      0.216 RR    IC  U_LOADEXT\|Mux0~1\|datac " "    33.103      0.216 RR    IC  U_LOADEXT\|Mux0~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.368      0.265 RR  CELL  U_LOADEXT\|Mux0~1\|combout " "    33.368      0.265 RR  CELL  U_LOADEXT\|Mux0~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.090      0.722 RR    IC  Mux11~2\|datac " "    34.090      0.722 RR    IC  Mux11~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.355      0.265 RR  CELL  Mux11~2\|combout " "    34.355      0.265 RR  CELL  Mux11~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.542      0.187 RR    IC  Mux11~3\|datad " "    34.542      0.187 RR    IC  Mux11~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.686      0.144 RR  CELL  Mux11~3\|combout " "    34.686      0.144 RR  CELL  Mux11~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.935      3.249 RR    IC  U_REGFILE\|\\gen_regs:13:u_reg\|\\gen_bits:20:u_ff\|s_Q\|asdata " "    37.935      3.249 RR    IC  U_REGFILE\|\\gen_regs:13:u_reg\|\\gen_bits:20:u_ff\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.305      0.370 RR  CELL  reg_file:U_REGFILE\|regN:\\gen_regs:13:u_reg\|dffg:\\gen_bits:20:u_ff\|s_Q " "    38.305      0.370 RR  CELL  reg_file:U_REGFILE\|regN:\\gen_regs:13:u_reg\|dffg:\\gen_bits:20:u_ff\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.124      3.124  R        clock network delay " "    23.124      3.124  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.131      0.007           clock pessimism removed " "    23.131      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.111     -0.020           clock uncertainty " "    23.111     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.130      0.019     uTsu  reg_file:U_REGFILE\|regN:\\gen_regs:13:u_reg\|dffg:\\gen_bits:20:u_ff\|s_Q " "    23.130      0.019     uTsu  reg_file:U_REGFILE\|regN:\\gen_regs:13:u_reg\|dffg:\\gen_bits:20:u_ff\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    38.305 " "Data Arrival Time  :    38.305" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.130 " "Data Required Time :    23.130" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -15.175 (VIOLATED) " "Slack              :   -15.175 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857437 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763784857437 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.353 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.353" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857770 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763784857770 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.353  " "Path #1: Hold slack is 0.353 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pc_reg:U_PC\|s_PC\[1\] " "From Node    : pc_reg:U_PC\|s_PC\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pc_reg:U_PC\|s_PC\[1\] " "To Node      : pc_reg:U_PC\|s_PC\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.722      2.722  R        clock network delay " "     2.722      2.722  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.935      0.213     uTco  pc_reg:U_PC\|s_PC\[1\] " "     2.935      0.213     uTco  pc_reg:U_PC\|s_PC\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.935      0.000 FF  CELL  U_PC\|s_PC\[1\]\|q " "     2.935      0.000 FF  CELL  U_PC\|s_PC\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.935      0.000 FF    IC  U_PC\|s_PC\[1\]~11\|datac " "     2.935      0.000 FF    IC  U_PC\|s_PC\[1\]~11\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.254      0.319 FF  CELL  U_PC\|s_PC\[1\]~11\|combout " "     3.254      0.319 FF  CELL  U_PC\|s_PC\[1\]~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.254      0.000 FF    IC  U_PC\|s_PC\[1\]\|d " "     3.254      0.000 FF    IC  U_PC\|s_PC\[1\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.319      0.065 FF  CELL  pc_reg:U_PC\|s_PC\[1\] " "     3.319      0.065 FF  CELL  pc_reg:U_PC\|s_PC\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.823      2.823  R        clock network delay " "     2.823      2.823  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.795     -0.028           clock pessimism removed " "     2.795     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.795      0.000           clock uncertainty " "     2.795      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.966      0.171      uTh  pc_reg:U_PC\|s_PC\[1\] " "     2.966      0.171      uTh  pc_reg:U_PC\|s_PC\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.319 " "Data Arrival Time  :     3.319" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.966 " "Data Required Time :     2.966" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.353  " "Slack              :     0.353 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784857770 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763784857770 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1763784857771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.130 " "Worst-case setup slack is 0.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763784859756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763784859756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 iCLK  " "    0.130               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763784859756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763784859756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763784860112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763784860112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 iCLK  " "    0.181               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763784860112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763784860112 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1763784860119 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1763784860126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.405 " "Worst-case minimum pulse width slack is 9.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763784860170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763784860170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.405               0.000 iCLK  " "    9.405               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763784860170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763784860170 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.130 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.130" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863175 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863175 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863175 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763784863175 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.130  " "Path #1: Setup slack is 0.130 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pc_reg:U_PC\|s_PC\[5\] " "From Node    : pc_reg:U_PC\|s_PC\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_file:U_REGFILE\|regN:\\gen_regs:13:u_reg\|dffg:\\gen_bits:20:u_ff\|s_Q " "To Node      : reg_file:U_REGFILE\|regN:\\gen_regs:13:u_reg\|dffg:\\gen_bits:20:u_ff\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.680      1.680  R        clock network delay " "     1.680      1.680  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.785      0.105     uTco  pc_reg:U_PC\|s_PC\[5\] " "     1.785      0.105     uTco  pc_reg:U_PC\|s_PC\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.785      0.000 FF  CELL  U_PC\|s_PC\[5\]\|q " "     1.785      0.000 FF  CELL  U_PC\|s_PC\[5\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.949      0.164 FF    IC  s_IMemAddr\[5\]~4\|datad " "     1.949      0.164 FF    IC  s_IMemAddr\[5\]~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.012      0.063 FF  CELL  s_IMemAddr\[5\]~4\|combout " "     2.012      0.063 FF  CELL  s_IMemAddr\[5\]~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.392      1.380 FF    IC  IMem\|ram~50928\|datad " "     3.392      1.380 FF    IC  IMem\|ram~50928\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.455      0.063 FF  CELL  IMem\|ram~50928\|combout " "     3.455      0.063 FF  CELL  IMem\|ram~50928\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.585      0.130 FF    IC  IMem\|ram~50929\|datab " "     3.585      0.130 FF    IC  IMem\|ram~50929\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.792      0.207 FF  CELL  IMem\|ram~50929\|combout " "     3.792      0.207 FF  CELL  IMem\|ram~50929\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.714      0.922 FF    IC  IMem\|ram~50932\|datac " "     4.714      0.922 FF    IC  IMem\|ram~50932\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.847      0.133 FF  CELL  IMem\|ram~50932\|combout " "     4.847      0.133 FF  CELL  IMem\|ram~50932\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.981      0.134 FF    IC  IMem\|ram~50935\|dataa " "     4.981      0.134 FF    IC  IMem\|ram~50935\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.174      0.193 FF  CELL  IMem\|ram~50935\|combout " "     5.174      0.193 FF  CELL  IMem\|ram~50935\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.284      0.110 FF    IC  IMem\|ram~50967\|datac " "     5.284      0.110 FF    IC  IMem\|ram~50967\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.417      0.133 FF  CELL  IMem\|ram~50967\|combout " "     5.417      0.133 FF  CELL  IMem\|ram~50967\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.552      1.135 FF    IC  IMem\|ram~51010\|datad " "     6.552      1.135 FF    IC  IMem\|ram~51010\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.615      0.063 FF  CELL  IMem\|ram~51010\|combout " "     6.615      0.063 FF  CELL  IMem\|ram~51010\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.748      0.133 FF    IC  IMem\|ram~51053\|datab " "     6.748      0.133 FF    IC  IMem\|ram~51053\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.941      0.193 FF  CELL  IMem\|ram~51053\|combout " "     6.941      0.193 FF  CELL  IMem\|ram~51053\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.047      0.106 FF    IC  IMem\|ram~51054\|datad " "     7.047      0.106 FF    IC  IMem\|ram~51054\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.110      0.063 FF  CELL  IMem\|ram~51054\|combout " "     7.110      0.063 FF  CELL  IMem\|ram~51054\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.221      0.111 FF    IC  IMem\|ram~51225\|datad " "     7.221      0.111 FF    IC  IMem\|ram~51225\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.284      0.063 FF  CELL  IMem\|ram~51225\|combout " "     7.284      0.063 FF  CELL  IMem\|ram~51225\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.775      0.491 FF    IC  U_REGFILE\|u_mux1\|Mux23~12\|datac " "     7.775      0.491 FF    IC  U_REGFILE\|u_mux1\|Mux23~12\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.908      0.133 FF  CELL  U_REGFILE\|u_mux1\|Mux23~12\|combout " "     7.908      0.133 FF  CELL  U_REGFILE\|u_mux1\|Mux23~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.018      0.110 FF    IC  U_REGFILE\|u_mux1\|Mux23~13\|datad " "     8.018      0.110 FF    IC  U_REGFILE\|u_mux1\|Mux23~13\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.081      0.063 FF  CELL  U_REGFILE\|u_mux1\|Mux23~13\|combout " "     8.081      0.063 FF  CELL  U_REGFILE\|u_mux1\|Mux23~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.311      0.230 FF    IC  U_REGFILE\|u_mux1\|Mux23~14\|datab " "     8.311      0.230 FF    IC  U_REGFILE\|u_mux1\|Mux23~14\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.487      0.176 FF  CELL  U_REGFILE\|u_mux1\|Mux23~14\|combout " "     8.487      0.176 FF  CELL  U_REGFILE\|u_mux1\|Mux23~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.594      0.107 FF    IC  U_REGFILE\|u_mux1\|Mux23~15\|datad " "     8.594      0.107 FF    IC  U_REGFILE\|u_mux1\|Mux23~15\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.657      0.063 FF  CELL  U_REGFILE\|u_mux1\|Mux23~15\|combout " "     8.657      0.063 FF  CELL  U_REGFILE\|u_mux1\|Mux23~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.292      0.635 FF    IC  U_REGFILE\|u_mux1\|Mux23~16\|datad " "     9.292      0.635 FF    IC  U_REGFILE\|u_mux1\|Mux23~16\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.355      0.063 FF  CELL  U_REGFILE\|u_mux1\|Mux23~16\|combout " "     9.355      0.063 FF  CELL  U_REGFILE\|u_mux1\|Mux23~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.113      0.758 FF    IC  U_REGFILE\|u_mux1\|Mux23~19\|datac " "    10.113      0.758 FF    IC  U_REGFILE\|u_mux1\|Mux23~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.246      0.133 FF  CELL  U_REGFILE\|u_mux1\|Mux23~19\|combout " "    10.246      0.133 FF  CELL  U_REGFILE\|u_mux1\|Mux23~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.366      0.120 FF    IC  s_ALUInputA\[8\]~31\|datad " "    10.366      0.120 FF    IC  s_ALUInputA\[8\]~31\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.429      0.063 FF  CELL  s_ALUInputA\[8\]~31\|combout " "    10.429      0.063 FF  CELL  s_ALUInputA\[8\]~31\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.927      0.498 FF    IC  U_ALU\|U_SHIFTER\|s_stage1\[7\]~19\|datac " "    10.927      0.498 FF    IC  U_ALU\|U_SHIFTER\|s_stage1\[7\]~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.060      0.133 FF  CELL  U_ALU\|U_SHIFTER\|s_stage1\[7\]~19\|combout " "    11.060      0.133 FF  CELL  U_ALU\|U_SHIFTER\|s_stage1\[7\]~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.446      0.386 FF    IC  U_ALU\|U_SHIFTER\|s_stage1\[8\]~20\|datad " "    11.446      0.386 FF    IC  U_ALU\|U_SHIFTER\|s_stage1\[8\]~20\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.509      0.063 FF  CELL  U_ALU\|U_SHIFTER\|s_stage1\[8\]~20\|combout " "    11.509      0.063 FF  CELL  U_ALU\|U_SHIFTER\|s_stage1\[8\]~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.842      0.333 FF    IC  U_ALU\|U_SHIFTER\|s_stage2\[8\]~2\|datad " "    11.842      0.333 FF    IC  U_ALU\|U_SHIFTER\|s_stage2\[8\]~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.905      0.063 FF  CELL  U_ALU\|U_SHIFTER\|s_stage2\[8\]~2\|combout " "    11.905      0.063 FF  CELL  U_ALU\|U_SHIFTER\|s_stage2\[8\]~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.427      0.522 FF    IC  U_ALU\|U_SHIFTER\|s_stage4\[8\]~7\|datad " "    12.427      0.522 FF    IC  U_ALU\|U_SHIFTER\|s_stage4\[8\]~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.490      0.063 FF  CELL  U_ALU\|U_SHIFTER\|s_stage4\[8\]~7\|combout " "    12.490      0.063 FF  CELL  U_ALU\|U_SHIFTER\|s_stage4\[8\]~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.610      0.120 FF    IC  U_ALU\|U_SHIFTER\|s_stage16\[8\]~46\|datad " "    12.610      0.120 FF    IC  U_ALU\|U_SHIFTER\|s_stage16\[8\]~46\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.673      0.063 FF  CELL  U_ALU\|U_SHIFTER\|s_stage16\[8\]~46\|combout " "    12.673      0.063 FF  CELL  U_ALU\|U_SHIFTER\|s_stage16\[8\]~46\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.782      0.109 FF    IC  U_ALU\|U_SHIFTER\|s_stage16\[8\]~47\|datad " "    12.782      0.109 FF    IC  U_ALU\|U_SHIFTER\|s_stage16\[8\]~47\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.845      0.063 FF  CELL  U_ALU\|U_SHIFTER\|s_stage16\[8\]~47\|combout " "    12.845      0.063 FF  CELL  U_ALU\|U_SHIFTER\|s_stage16\[8\]~47\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.361      0.516 FF    IC  U_ALU\|Mux55~6\|datad " "    13.361      0.516 FF    IC  U_ALU\|Mux55~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.424      0.063 FF  CELL  U_ALU\|Mux55~6\|combout " "    13.424      0.063 FF  CELL  U_ALU\|Mux55~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.862      1.438 FF    IC  DMem\|ram~40372\|datad " "    14.862      1.438 FF    IC  DMem\|ram~40372\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.925      0.063 FF  CELL  DMem\|ram~40372\|combout " "    14.925      0.063 FF  CELL  DMem\|ram~40372\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.061      0.136 FF    IC  DMem\|ram~40373\|dataa " "    15.061      0.136 FF    IC  DMem\|ram~40373\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.265      0.204 FF  CELL  DMem\|ram~40373\|combout " "    15.265      0.204 FF  CELL  DMem\|ram~40373\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.672      0.407 FF    IC  DMem\|ram~40376\|datac " "    15.672      0.407 FF    IC  DMem\|ram~40376\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.805      0.133 FF  CELL  DMem\|ram~40376\|combout " "    15.805      0.133 FF  CELL  DMem\|ram~40376\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.918      0.113 FF    IC  DMem\|ram~40379\|datac " "    15.918      0.113 FF    IC  DMem\|ram~40379\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.051      0.133 FF  CELL  DMem\|ram~40379\|combout " "    16.051      0.133 FF  CELL  DMem\|ram~40379\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.817      0.766 FF    IC  DMem\|ram~40390\|datad " "    16.817      0.766 FF    IC  DMem\|ram~40390\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.880      0.063 FF  CELL  DMem\|ram~40390\|combout " "    16.880      0.063 FF  CELL  DMem\|ram~40390\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.990      0.110 FF    IC  DMem\|ram~40401\|datac " "    16.990      0.110 FF    IC  DMem\|ram~40401\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.123      0.133 FF  CELL  DMem\|ram~40401\|combout " "    17.123      0.133 FF  CELL  DMem\|ram~40401\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.230      0.107 FF    IC  DMem\|ram~40444\|datad " "    17.230      0.107 FF    IC  DMem\|ram~40444\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.293      0.063 FF  CELL  DMem\|ram~40444\|combout " "    17.293      0.063 FF  CELL  DMem\|ram~40444\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.402      0.109 FF    IC  DMem\|ram~40487\|datad " "    17.402      0.109 FF    IC  DMem\|ram~40487\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.465      0.063 FF  CELL  DMem\|ram~40487\|combout " "    17.465      0.063 FF  CELL  DMem\|ram~40487\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.356      0.891 FF    IC  DMem\|ram~41000\|datad " "    18.356      0.891 FF    IC  DMem\|ram~41000\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.419      0.063 FF  CELL  DMem\|ram~41000\|combout " "    18.419      0.063 FF  CELL  DMem\|ram~41000\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.539      0.120 FF    IC  U_LOADEXT\|Mux32~0\|datad " "    18.539      0.120 FF    IC  U_LOADEXT\|Mux32~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.602      0.063 FF  CELL  U_LOADEXT\|Mux32~0\|combout " "    18.602      0.063 FF  CELL  U_LOADEXT\|Mux32~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.734      0.132 FF    IC  U_LOADEXT\|Mux0~1\|datac " "    18.734      0.132 FF    IC  U_LOADEXT\|Mux0~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.867      0.133 FF  CELL  U_LOADEXT\|Mux0~1\|combout " "    18.867      0.133 FF  CELL  U_LOADEXT\|Mux0~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.287      0.420 FF    IC  Mux11~2\|datac " "    19.287      0.420 FF    IC  Mux11~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.420      0.133 FF  CELL  Mux11~2\|combout " "    19.420      0.133 FF  CELL  Mux11~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.527      0.107 FF    IC  Mux11~3\|datad " "    19.527      0.107 FF    IC  Mux11~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.590      0.063 FF  CELL  Mux11~3\|combout " "    19.590      0.063 FF  CELL  Mux11~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.495      1.905 FF    IC  U_REGFILE\|\\gen_regs:13:u_reg\|\\gen_bits:20:u_ff\|s_Q\|asdata " "    21.495      1.905 FF    IC  U_REGFILE\|\\gen_regs:13:u_reg\|\\gen_bits:20:u_ff\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.670      0.175 FF  CELL  reg_file:U_REGFILE\|regN:\\gen_regs:13:u_reg\|dffg:\\gen_bits:20:u_ff\|s_Q " "    21.670      0.175 FF  CELL  reg_file:U_REGFILE\|regN:\\gen_regs:13:u_reg\|dffg:\\gen_bits:20:u_ff\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.808      1.808  R        clock network delay " "    21.808      1.808  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.813      0.005           clock pessimism removed " "    21.813      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.793     -0.020           clock uncertainty " "    21.793     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.800      0.007     uTsu  reg_file:U_REGFILE\|regN:\\gen_regs:13:u_reg\|dffg:\\gen_bits:20:u_ff\|s_Q " "    21.800      0.007     uTsu  reg_file:U_REGFILE\|regN:\\gen_regs:13:u_reg\|dffg:\\gen_bits:20:u_ff\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    21.670 " "Data Arrival Time  :    21.670" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.800 " "Data Required Time :    21.800" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.130  " "Slack              :     0.130 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863176 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763784863176 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.181 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.181" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863489 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763784863489 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.181  " "Path #1: Hold slack is 0.181 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pc_reg:U_PC\|s_PC\[0\] " "From Node    : pc_reg:U_PC\|s_PC\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pc_reg:U_PC\|s_PC\[0\] " "To Node      : pc_reg:U_PC\|s_PC\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.591      1.591  R        clock network delay " "     1.591      1.591  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.696      0.105     uTco  pc_reg:U_PC\|s_PC\[0\] " "     1.696      0.105     uTco  pc_reg:U_PC\|s_PC\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.696      0.000 RR  CELL  U_PC\|s_PC\[0\]\|q " "     1.696      0.000 RR  CELL  U_PC\|s_PC\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.696      0.000 RR    IC  U_FETCH\|o_NextPC\[0\]~8\|datac " "     1.696      0.000 RR    IC  U_FETCH\|o_NextPC\[0\]~8\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.867      0.171 RR  CELL  U_FETCH\|o_NextPC\[0\]~8\|combout " "     1.867      0.171 RR  CELL  U_FETCH\|o_NextPC\[0\]~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.867      0.000 RR    IC  U_PC\|s_PC\[0\]\|d " "     1.867      0.000 RR    IC  U_PC\|s_PC\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.898      0.031 RR  CELL  pc_reg:U_PC\|s_PC\[0\] " "     1.898      0.031 RR  CELL  pc_reg:U_PC\|s_PC\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.653      1.653  R        clock network delay " "     1.653      1.653  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.633     -0.020           clock pessimism removed " "     1.633     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.633      0.000           clock uncertainty " "     1.633      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.717      0.084      uTh  pc_reg:U_PC\|s_PC\[0\] " "     1.717      0.084      uTh  pc_reg:U_PC\|s_PC\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.898 " "Data Arrival Time  :     1.898" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.717 " "Data Required Time :     1.717" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.181  " "Slack              :     0.181 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1763784863489 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763784863489 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1763784898203 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1763784934234 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2658 " "Peak virtual memory: 2658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763784936601 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 21 22:15:36 2025 " "Processing ended: Fri Nov 21 22:15:36 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763784936601 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:05 " "Elapsed time: 00:02:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763784936601 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:26 " "Total CPU time (on all processors): 00:02:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763784936601 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1763784936601 ""}
