/*
 * s2rp910-register.h - PMIC register for the S2RP910
 *
 *  Copyright (C) 2024 Samsung Electrnoics
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
 */

#ifndef __LINUX_S2RP910_REGISTER_H
#define __LINUX_S2RP910_REGISTER_H

/* PMIC base addr */
#define S2RP910_VGPIO_ADDR			0x00
#define S2RP910_COM_ADDR			0x03
#define S2RP910_PM1_ADDR			0x05
#define S2RP910_PM2_ADDR			0x06
#define S2RP910_PM3_ADDR			0x07
#define S2RP910_BUCK_ADDR			0x08
#define S2RP910_LDO_ADDR			0x09
#define S2RP910_ADC_ADDR			0x0A
#define S2RP910_EXT_ADDR			0x0E
#define S2RP910_BUCK_SR_DVS_TRIM		0x10
#define S2RP910_BUCK_SR_TRIM			0x11
#define S2RP910_LDO_TRIM			0x20

/* S2RP910X01 VGPIO(0x00) Address */
#define S2RP910X01_VGPIO_REG0			0x00
#define S2RP910X01_VGPIO_PSI			0x01
#define S2RP910X01_VGPIO_VGI0			0x02
#define S2RP910X01_VGPIO_VGI1			0x03
#define S2RP910X01_VGPIO_VGI2			0x04
#define S2RP910X01_VGPIO_VGI3			0x05
#define S2RP910X01_VGPIO_VGI4			0x06
#define S2RP910X01_VGPIO_VGI5			0x07
#define S2RP910X01_VGPIO_VGI6			0x08
#define S2RP910X01_VGPIO_VGI7			0x09
#define S2RP910X01_VGPIO_VGI8			0x0A
#define S2RP910X01_VGPIO_VGI9			0x0B
#define S2RP910X01_VGPIO_VGI10			0x0C
#define S2RP910X01_VGPIO_VGI11			0x0D
#define S2RP910X01_VGPIO_VGI12			0x0E
#define S2RP910X01_VGPIO_VGI13			0x0F
#define S2RP910X01_VGPIO_VGI14			0x10
#define S2RP910X01_VGPIO_VGI15			0x11
#define S2RP910X01_VGPIO_VGI16			0x12
#define S2RP910X01_VGPIO_VGI17			0x13
#define S2RP910X01_VGPIO_VGI18			0x14

/* S2RP910 COM(0x03) Address */
#define S2RP910_COM_CHIP_ID			0x0E
#define S2RP910_COM_PLATFORM_ID			0x0F
#define S2RP910_COM_TX_MASK			0x16
#define S2RP910_COM_IRQ				0x17

/* CHIP_ID Mask */
#define S2RP910_CHIP_ID_HW_MASK			(0x0F)
#define S2RP910_CHIP_ID_SW_MASK			(0xF0)
#define S2RP910_CHIP_ID_HW(id)			(id & S2RP910_CHIP_ID_HW_MASK)
#define S2RP910_CHIP_ID_SW(id)			((id & S2RP910_CHIP_ID_SW_MASK) >> 4)

/* S2RP910 PM1(0x05) Address */
#define S2RP910_PM1_INT1			0x00
#define S2RP910_PM1_INT2			0x01
#define S2RP910_PM1_INT3			0x02
#define S2RP910_PM1_INT1M			0x03
#define S2RP910_PM1_INT2M			0x04
#define S2RP910_PM1_INT3M			0x05
#define S2RP910_PM1_STATUS1			0x06
#define S2RP910_PM1_OFFSRC1_CUR			0x07
#define S2RP910_PM1_OFFSRC1_OLD1		0x08
#define S2RP910_PM1_OFFSRC1_OLD2		0x09
#define S2RP910_PM1_CTRL1			0x17
#define S2RP910_PM1_CTRL2			0x18
#define S2RP910_PM1_CTRL3			0x19
#define S2RP910_PM1_CFG_PM			0x1D
#define S2RP910_PM1_TIME_CTRL			0x1E
#define S2RP910_PM1_PM1_RSVD1			0x1F
#define S2RP910_PM1_LDO_DSCH1			0x20
#define S2RP910_PM1_LDO_BYPASS_EN1		0x21
#define S2RP910_PM1_SR_ADVC_CTRL		0x22
#define S2RP910_PM1_ADVC_CTRL			0x23
#define S2RP910_PM1_LDO_EXT_OUT			0x24
#define S2RP910_PM1_EXT_PWRHOLD			0xFB

/* S2RP910 PM2(0x06) Address */
#define S2RP910_PM2_ONSEQ_CTRL1			0x00
#define S2RP910_PM2_ONSEQ_CTRL2			0x01
#define S2RP910_PM2_ONSEQ_CTRL3			0x02
#define S2RP910_PM2_ONSEQ_CTRL4			0x03
#define S2RP910_PM2_ONSEQ_CTRL5			0x04
#define S2RP910_PM2_ONSEQ_CTRL6			0x05
#define S2RP910_PM2_ONSEQ_CTRL7			0x06
#define S2RP910_PM2_ONSEQ_CTRL8			0x07
#define S2RP910_PM2_ONSEQ_CTRL9			0x08
#define S2RP910_PM2_OFF_SEQ_CTRL1		0x09
#define S2RP910_PM2_OFF_SEQ_CTRL2		0x0A
#define S2RP910_PM2_OFF_SEQ_CTRL3		0x0B
#define S2RP910_PM2_OFF_SEQ_CTRL4		0x0C
#define S2RP910_PM2_OFF_SEQ_CTRL5		0x0D
#define S2RP910_PM2_SEL_VGPIO1			0x0E
#define S2RP910_PM2_SEL_VGPIO2			0x0F
#define S2RP910_PM2_SEL_VGPIO3			0x10
#define S2RP910_PM2_SEL_VGPIO4			0x11
#define S2RP910_PM2_SEL_VGPIO5			0x12
#define S2RP910_PM2_SEL_VGPIO6			0x13
#define S2RP910_PM2_SEL_VGPIO7			0x14
#define S2RP910_PM2_SEL_VGPIO8			0x15
#define S2RP910_PM2_SEL_VGPIO9			0x16
#define S2RP910_PM2_SEL_DVS_EN1			0x17
#define S2RP910_PM2_SEL_DVS_EN2			0x18
#define S2RP910_PM2_SEL_DVS_EN3			0x19
#define S2RP910_PM2_SEL_DVS_EN4			0x1A
#define S2RP910_PM2_BUCK_WRST_CTRL		0x1B
#define S2RP910_PM2_LDO_WRST_CTRL		0x1C
#define S2RP910_PM2_OFF_CTRL1			0x1D
#define S2RP910_PM2_OFF_CTRL2			0x1E
#define S2RP910_PM2_OFF_CTRL3			0x1F
#define S2RP910_PM2_OFF_CTRL4			0x20
#define S2RP910_PM2_OFF_CTRL5			0x21
#define S2RP910_PM2_OFF_CTRL6			0x22
#define S2RP910_PM2_OFF_CTRL7			0x23

/* S2RP910 BUCK(0x08) Address */
#define S2RP910_BUCK_SR1_CTRL			0x10
#define S2RP910_BUCK_SR1_OUT1			0x11
#define S2RP910_BUCK_SR1_OUT2			0x12
#define S2RP910_BUCK_SR1_OCP			0x13
#define S2RP910_BUCK_SR1_DVS			0x14

/* S2RP910 LDO(0x09) Address */
#define S2RP910_LDO_LDO1_CTRL			0x10
#define S2RP910_LDO_LDO1_OUT1			0x11
#define S2RP910_LDO_LDO1_OUT2			0x12
#define S2RP910_LDO_LDO1_OUT3			0x13
#define S2RP910_LDO_LDO1_OUT4			0x14
#define S2RP910_LDO_LDO1_DVS_CTRL1		0x15
#define S2RP910_LDO_LDO2_CTRL			0x18
#define S2RP910_LDO_LDO2_OUT1			0x19
#define S2RP910_LDO_LDO2_OUT2			0x1A
#define S2RP910_LDO_LDO2_OUT3			0x1B
#define S2RP910_LDO_LDO2_OUT4			0x1C
#define S2RP910_LDO_LDO2_DVS_CTRL1		0x1D
#define S2RP910_LDO_LDO3_CTRL			0x20
#define S2RP910_LDO_LDO3_OUT1			0x21
#define S2RP910_LDO_LDO3_OUT2			0x22
#define S2RP910_LDO_LDO3_OUT3			0x23
#define S2RP910_LDO_LDO3_OUT4			0x24
#define S2RP910_LDO_LDO3_DVS_CTRL1		0x25
#define S2RP910_LDO_LDO4_CTRL			0x28
#define S2RP910_LDO_LDO4_OUT1			0x29
#define S2RP910_LDO_LDO4_OUT2			0x2A
#define S2RP910_LDO_LDO4_OUT3			0x2B
#define S2RP910_LDO_LDO4_OUT4			0x2C
#define S2RP910_LDO_LDO4_DVS_CTRL1		0x2D
#define S2RP910_LDO_LDO5_CTRL			0x30
#define S2RP910_LDO_LDO5_OUT1			0x31
#define S2RP910_LDO_LDO5_OUT2			0x32
#define S2RP910_LDO_LDO5_OUT3			0x33
#define S2RP910_LDO_LDO5_OUT4			0x34
#define S2RP910_LDO_LDO5_DVS_CTRL1		0x35
#define S2RP910_LDO_LDO6_CTRL			0x38
#define S2RP910_LDO_LDO6_DVS_CTRL1		0x39
#define S2RP910_LDO_LDO7_CTRL			0x40
#define S2RP910_LDO_LDO7_OUT1			0x41
#define S2RP910_LDO_LDO7_OUT2			0x42
#define S2RP910_LDO_LDO7_OUT3			0x43
#define S2RP910_LDO_LDO7_OUT4			0x44
#define S2RP910_LDO_LDO7_DVS_CTRL1		0x45
#define S2RP910_LDO_LDO8_CTRL			0x48
#define S2RP910_LDO_LDO8_DVS_CTRL1		0x49

/* S2RP910 ADC(0x0A) Address */
#define S2RP910_ADC_ADC_INTP			0x00
#define S2RP910_ADC_ADC_INTM			0x01
#define S2RP910_ADC_ADC_STATUS			0x02
#define S2RP910_ADC_ADC_CTRL1			0x03
#define S2RP910_ADC_AVG_NUM_SET			0x06
#define S2RP910_ADC_GPADC_MUX_SEL		0x07
#define S2RP910_ADC_GPADC_DATA_L		0x08
#define S2RP910_ADC_GPADC_DATA_H		0x09

/* CFG_PM reg WTSR_EN Mask*/
#define S2RP910_WTSREN_MASK			0x04

/* BUCK ADDRESS: BUCK_bitmap */
#define BUCK_RAMP_UP				6
#define BUCK_RAMP_DN				4
#define BUCK_RAMP_UP_MASK			(0x03 << BUCK_RAMP_UP)
#define BUCK_RAMP_DW_MASK			(0x03 << BUCK_RAMP_DN)

#endif /* __LINUX_S2RP910_REGISTER_H */
