// Seed: 3701878660
module module_0 (
    input supply1 id_0
    , id_4,
    input tri0 id_1,
    output uwire id_2
);
  wire id_5;
  assign id_5 = id_4[-1];
endmodule
module module_1 #(
    parameter id_0 = 32'd12,
    parameter id_1 = 32'd79
) (
    input wire _id_0,
    input tri1 _id_1,
    input tri1 id_2,
    input uwire id_3,
    input wand id_4,
    input tri1 id_5,
    output wand id_6,
    input supply1 id_7,
    input tri id_8,
    input wor id_9
);
  logic [7:0][id_0 : -1] id_11;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_6
  );
  wire id_12 = id_11[-1-:id_1];
endmodule
