
day7_assm1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000007ac  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08000934  08000934  00001934  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000964  08000964  00002004  2**0
                  CONTENTS
  4 .ARM          00000000  08000964  08000964  00002004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000964  08000964  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000964  08000964  00001964  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000968  08000968  00001968  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  0800096c  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00002004  2**0
                  CONTENTS
 10 .bss          00000030  20000004  20000004  00002004  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000034  20000034  00002004  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001da5  00000000  00000000  00002034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000078f  00000000  00000000  00003dd9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000138  00000000  00000000  00004568  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000000d1  00000000  00000000  000046a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018402  00000000  00000000  00004771  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001b1e  00000000  00000000  0001cb73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008befa  00000000  00000000  0001e691  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000aa58b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000003a4  00000000  00000000  000aa5d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 0000001f  00000000  00000000  000aa974  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000005e  00000000  00000000  000aa993  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800091c 	.word	0x0800091c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	0800091c 	.word	0x0800091c

080001c8 <DelayMs>:
uint32_t DWT_Init(void);

#ifndef DELAY_MS
#define DELAY_MS

static inline void DelayMs(volatile uint32_t ms) {
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 80001d0:	4b0e      	ldr	r3, [pc, #56]	@ (800020c <DelayMs+0x44>)
 80001d2:	685b      	ldr	r3, [r3, #4]
 80001d4:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 80001d6:	4b0e      	ldr	r3, [pc, #56]	@ (8000210 <DelayMs+0x48>)
 80001d8:	681b      	ldr	r3, [r3, #0]
 80001da:	4a0e      	ldr	r2, [pc, #56]	@ (8000214 <DelayMs+0x4c>)
 80001dc:	fba2 2303 	umull	r2, r3, r2, r3
 80001e0:	099b      	lsrs	r3, r3, #6
 80001e2:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 80001e4:	687b      	ldr	r3, [r7, #4]
 80001e6:	68ba      	ldr	r2, [r7, #8]
 80001e8:	fb02 f303 	mul.w	r3, r2, r3
 80001ec:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 80001ee:	bf00      	nop
 80001f0:	4b06      	ldr	r3, [pc, #24]	@ (800020c <DelayMs+0x44>)
 80001f2:	685a      	ldr	r2, [r3, #4]
 80001f4:	68fb      	ldr	r3, [r7, #12]
 80001f6:	1ad2      	subs	r2, r2, r3
 80001f8:	687b      	ldr	r3, [r7, #4]
 80001fa:	429a      	cmp	r2, r3
 80001fc:	d3f8      	bcc.n	80001f0 <DelayMs+0x28>
}
 80001fe:	bf00      	nop
 8000200:	bf00      	nop
 8000202:	3714      	adds	r7, #20
 8000204:	46bd      	mov	sp, r7
 8000206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800020a:	4770      	bx	lr
 800020c:	e0001000 	.word	0xe0001000
 8000210:	20000000 	.word	0x20000000
 8000214:	10624dd3 	.word	0x10624dd3

08000218 <LedInit>:
 */

#include "led.h"
#include "stm32f4xx.h"

void LedInit(uint32_t pin) {
 8000218:	b480      	push	{r7}
 800021a:	b083      	sub	sp, #12
 800021c:	af00      	add	r7, sp, #0
 800021e:	6078      	str	r0, [r7, #4]
	// enable gpio clock (in AHB1ENR)
	RCC->AHB1ENR |= BV(LED_GPIO_EN);
 8000220:	4b29      	ldr	r3, [pc, #164]	@ (80002c8 <LedInit+0xb0>)
 8000222:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000224:	4a28      	ldr	r2, [pc, #160]	@ (80002c8 <LedInit+0xb0>)
 8000226:	f043 0308 	orr.w	r3, r3, #8
 800022a:	6313      	str	r3, [r2, #48]	@ 0x30
	// set gpio pin as output (in MODER)
	LED_GPIO->MODER &= ~BV(pin * 2 + 1);
 800022c:	4b27      	ldr	r3, [pc, #156]	@ (80002cc <LedInit+0xb4>)
 800022e:	681b      	ldr	r3, [r3, #0]
 8000230:	687a      	ldr	r2, [r7, #4]
 8000232:	0052      	lsls	r2, r2, #1
 8000234:	3201      	adds	r2, #1
 8000236:	2101      	movs	r1, #1
 8000238:	fa01 f202 	lsl.w	r2, r1, r2
 800023c:	43d2      	mvns	r2, r2
 800023e:	4611      	mov	r1, r2
 8000240:	4a22      	ldr	r2, [pc, #136]	@ (80002cc <LedInit+0xb4>)
 8000242:	400b      	ands	r3, r1
 8000244:	6013      	str	r3, [r2, #0]
	LED_GPIO->MODER |= BV(pin * 2);
 8000246:	4b21      	ldr	r3, [pc, #132]	@ (80002cc <LedInit+0xb4>)
 8000248:	681b      	ldr	r3, [r3, #0]
 800024a:	687a      	ldr	r2, [r7, #4]
 800024c:	0052      	lsls	r2, r2, #1
 800024e:	2101      	movs	r1, #1
 8000250:	fa01 f202 	lsl.w	r2, r1, r2
 8000254:	4611      	mov	r1, r2
 8000256:	4a1d      	ldr	r2, [pc, #116]	@ (80002cc <LedInit+0xb4>)
 8000258:	430b      	orrs	r3, r1
 800025a:	6013      	str	r3, [r2, #0]
	// set gpio pin speed to low (in OSPEEDR)
	LED_GPIO->OSPEEDR &= ~(BV(pin * 2 + 1) | BV(pin * 2));
 800025c:	4b1b      	ldr	r3, [pc, #108]	@ (80002cc <LedInit+0xb4>)
 800025e:	689b      	ldr	r3, [r3, #8]
 8000260:	687a      	ldr	r2, [r7, #4]
 8000262:	0052      	lsls	r2, r2, #1
 8000264:	3201      	adds	r2, #1
 8000266:	2101      	movs	r1, #1
 8000268:	4091      	lsls	r1, r2
 800026a:	687a      	ldr	r2, [r7, #4]
 800026c:	0052      	lsls	r2, r2, #1
 800026e:	2001      	movs	r0, #1
 8000270:	fa00 f202 	lsl.w	r2, r0, r2
 8000274:	430a      	orrs	r2, r1
 8000276:	43d2      	mvns	r2, r2
 8000278:	4611      	mov	r1, r2
 800027a:	4a14      	ldr	r2, [pc, #80]	@ (80002cc <LedInit+0xb4>)
 800027c:	400b      	ands	r3, r1
 800027e:	6093      	str	r3, [r2, #8]
	// set gpio pin no pull up, no pull down (in PUPDR)
	LED_GPIO->PUPDR &= ~(BV(pin * 2 + 1) | BV(pin * 2));
 8000280:	4b12      	ldr	r3, [pc, #72]	@ (80002cc <LedInit+0xb4>)
 8000282:	68db      	ldr	r3, [r3, #12]
 8000284:	687a      	ldr	r2, [r7, #4]
 8000286:	0052      	lsls	r2, r2, #1
 8000288:	3201      	adds	r2, #1
 800028a:	2101      	movs	r1, #1
 800028c:	4091      	lsls	r1, r2
 800028e:	687a      	ldr	r2, [r7, #4]
 8000290:	0052      	lsls	r2, r2, #1
 8000292:	2001      	movs	r0, #1
 8000294:	fa00 f202 	lsl.w	r2, r0, r2
 8000298:	430a      	orrs	r2, r1
 800029a:	43d2      	mvns	r2, r2
 800029c:	4611      	mov	r1, r2
 800029e:	4a0b      	ldr	r2, [pc, #44]	@ (80002cc <LedInit+0xb4>)
 80002a0:	400b      	ands	r3, r1
 80002a2:	60d3      	str	r3, [r2, #12]
	// set gpio pin type as push-pull (in OTYPER)
	LED_GPIO->OTYPER &= ~BV(pin);
 80002a4:	4b09      	ldr	r3, [pc, #36]	@ (80002cc <LedInit+0xb4>)
 80002a6:	685b      	ldr	r3, [r3, #4]
 80002a8:	2101      	movs	r1, #1
 80002aa:	687a      	ldr	r2, [r7, #4]
 80002ac:	fa01 f202 	lsl.w	r2, r1, r2
 80002b0:	43d2      	mvns	r2, r2
 80002b2:	4611      	mov	r1, r2
 80002b4:	4a05      	ldr	r2, [pc, #20]	@ (80002cc <LedInit+0xb4>)
 80002b6:	400b      	ands	r3, r1
 80002b8:	6053      	str	r3, [r2, #4]
}
 80002ba:	bf00      	nop
 80002bc:	370c      	adds	r7, #12
 80002be:	46bd      	mov	sp, r7
 80002c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002c4:	4770      	bx	lr
 80002c6:	bf00      	nop
 80002c8:	40023800 	.word	0x40023800
 80002cc:	40020c00 	.word	0x40020c00

080002d0 <LedOn>:

void LedOn(uint32_t pin) {
 80002d0:	b480      	push	{r7}
 80002d2:	b083      	sub	sp, #12
 80002d4:	af00      	add	r7, sp, #0
 80002d6:	6078      	str	r0, [r7, #4]
	// set led pin (in ODR)
	LED_GPIO->ODR |= BV(pin);
 80002d8:	4b07      	ldr	r3, [pc, #28]	@ (80002f8 <LedOn+0x28>)
 80002da:	695b      	ldr	r3, [r3, #20]
 80002dc:	2101      	movs	r1, #1
 80002de:	687a      	ldr	r2, [r7, #4]
 80002e0:	fa01 f202 	lsl.w	r2, r1, r2
 80002e4:	4611      	mov	r1, r2
 80002e6:	4a04      	ldr	r2, [pc, #16]	@ (80002f8 <LedOn+0x28>)
 80002e8:	430b      	orrs	r3, r1
 80002ea:	6153      	str	r3, [r2, #20]
}
 80002ec:	bf00      	nop
 80002ee:	370c      	adds	r7, #12
 80002f0:	46bd      	mov	sp, r7
 80002f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002f6:	4770      	bx	lr
 80002f8:	40020c00 	.word	0x40020c00

080002fc <LedOff>:

void LedOff(uint32_t pin) {
 80002fc:	b480      	push	{r7}
 80002fe:	b083      	sub	sp, #12
 8000300:	af00      	add	r7, sp, #0
 8000302:	6078      	str	r0, [r7, #4]
	// clear led pin (in ODR)
	LED_GPIO->ODR &= ~BV(pin);
 8000304:	4b08      	ldr	r3, [pc, #32]	@ (8000328 <LedOff+0x2c>)
 8000306:	695b      	ldr	r3, [r3, #20]
 8000308:	2101      	movs	r1, #1
 800030a:	687a      	ldr	r2, [r7, #4]
 800030c:	fa01 f202 	lsl.w	r2, r1, r2
 8000310:	43d2      	mvns	r2, r2
 8000312:	4611      	mov	r1, r2
 8000314:	4a04      	ldr	r2, [pc, #16]	@ (8000328 <LedOff+0x2c>)
 8000316:	400b      	ands	r3, r1
 8000318:	6153      	str	r3, [r2, #20]
}
 800031a:	bf00      	nop
 800031c:	370c      	adds	r7, #12
 800031e:	46bd      	mov	sp, r7
 8000320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000324:	4770      	bx	lr
 8000326:	bf00      	nop
 8000328:	40020c00 	.word	0x40020c00

0800032c <LedBlink>:

void LedBlink(uint32_t pin, uint32_t delay) {
 800032c:	b580      	push	{r7, lr}
 800032e:	b082      	sub	sp, #8
 8000330:	af00      	add	r7, sp, #0
 8000332:	6078      	str	r0, [r7, #4]
 8000334:	6039      	str	r1, [r7, #0]
	LedOn(pin);
 8000336:	6878      	ldr	r0, [r7, #4]
 8000338:	f7ff ffca 	bl	80002d0 <LedOn>
	DelayMs(delay);
 800033c:	6838      	ldr	r0, [r7, #0]
 800033e:	f7ff ff43 	bl	80001c8 <DelayMs>
	LedOff(pin);
 8000342:	6878      	ldr	r0, [r7, #4]
 8000344:	f7ff ffda 	bl	80002fc <LedOff>
}
 8000348:	bf00      	nop
 800034a:	3708      	adds	r7, #8
 800034c:	46bd      	mov	sp, r7
 800034e:	bd80      	pop	{r7, pc}

08000350 <DelayMs>:
static inline void DelayMs(volatile uint32_t ms) {
 8000350:	b480      	push	{r7}
 8000352:	b085      	sub	sp, #20
 8000354:	af00      	add	r7, sp, #0
 8000356:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 8000358:	4b0e      	ldr	r3, [pc, #56]	@ (8000394 <DelayMs+0x44>)
 800035a:	685b      	ldr	r3, [r3, #4]
 800035c:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 800035e:	4b0e      	ldr	r3, [pc, #56]	@ (8000398 <DelayMs+0x48>)
 8000360:	681b      	ldr	r3, [r3, #0]
 8000362:	4a0e      	ldr	r2, [pc, #56]	@ (800039c <DelayMs+0x4c>)
 8000364:	fba2 2303 	umull	r2, r3, r2, r3
 8000368:	099b      	lsrs	r3, r3, #6
 800036a:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	68ba      	ldr	r2, [r7, #8]
 8000370:	fb02 f303 	mul.w	r3, r2, r3
 8000374:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 8000376:	bf00      	nop
 8000378:	4b06      	ldr	r3, [pc, #24]	@ (8000394 <DelayMs+0x44>)
 800037a:	685a      	ldr	r2, [r3, #4]
 800037c:	68fb      	ldr	r3, [r7, #12]
 800037e:	1ad2      	subs	r2, r2, r3
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	429a      	cmp	r2, r3
 8000384:	d3f8      	bcc.n	8000378 <DelayMs+0x28>
}
 8000386:	bf00      	nop
 8000388:	bf00      	nop
 800038a:	3714      	adds	r7, #20
 800038c:	46bd      	mov	sp, r7
 800038e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000392:	4770      	bx	lr
 8000394:	e0001000 	.word	0xe0001000
 8000398:	20000000 	.word	0x20000000
 800039c:	10624dd3 	.word	0x10624dd3

080003a0 <main>:
#endif

extern int count;

int main(void)
{
 80003a0:	b580      	push	{r7, lr}
 80003a2:	b086      	sub	sp, #24
 80003a4:	af00      	add	r7, sp, #0
	char scount[15];
	int cState = 0;
 80003a6:	2300      	movs	r3, #0
 80003a8:	613b      	str	r3, [r7, #16]
	int pState = 0;
 80003aa:	2300      	movs	r3, #0
 80003ac:	617b      	str	r3, [r7, #20]
	SystemInit();
 80003ae:	f000 f8e5 	bl	800057c <SystemInit>
	LedInit(LED_ORANGE);
 80003b2:	200d      	movs	r0, #13
 80003b4:	f7ff ff30 	bl	8000218 <LedInit>
	UartInit(BAUD_9600);
 80003b8:	f44f 5016 	mov.w	r0, #9600	@ 0x2580
 80003bc:	f000 f932 	bl	8000624 <UartInit>
	SwitchInit(SWITCH);
 80003c0:	2000      	movs	r0, #0
 80003c2:	f000 f865 	bl	8000490 <SwitchInit>
	while(1)
	{
		while(exti0_flag == 0)
 80003c6:	bf00      	nop
 80003c8:	4b1e      	ldr	r3, [pc, #120]	@ (8000444 <main+0xa4>)
 80003ca:	681b      	ldr	r3, [r3, #0]
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d0fb      	beq.n	80003c8 <main+0x28>
		{ ; }

		cState = 1;
 80003d0:	2301      	movs	r3, #1
 80003d2:	613b      	str	r3, [r7, #16]
		if(cState == 1)
 80003d4:	693b      	ldr	r3, [r7, #16]
 80003d6:	2b01      	cmp	r3, #1
 80003d8:	d113      	bne.n	8000402 <main+0x62>
		{
			if(cState != pState)
 80003da:	693a      	ldr	r2, [r7, #16]
 80003dc:	697b      	ldr	r3, [r7, #20]
 80003de:	429a      	cmp	r2, r3
 80003e0:	d007      	beq.n	80003f2 <main+0x52>
			{
				count++;
 80003e2:	4b19      	ldr	r3, [pc, #100]	@ (8000448 <main+0xa8>)
 80003e4:	681b      	ldr	r3, [r3, #0]
 80003e6:	3301      	adds	r3, #1
 80003e8:	4a17      	ldr	r2, [pc, #92]	@ (8000448 <main+0xa8>)
 80003ea:	6013      	str	r3, [r2, #0]
				pState = cState;
 80003ec:	693b      	ldr	r3, [r7, #16]
 80003ee:	617b      	str	r3, [r7, #20]
 80003f0:	e007      	b.n	8000402 <main+0x62>
			}
			else if(cState == pState)
 80003f2:	693a      	ldr	r2, [r7, #16]
 80003f4:	697b      	ldr	r3, [r7, #20]
 80003f6:	429a      	cmp	r2, r3
 80003f8:	d103      	bne.n	8000402 <main+0x62>
			{
				count = count;
 80003fa:	4b13      	ldr	r3, [pc, #76]	@ (8000448 <main+0xa8>)
 80003fc:	681b      	ldr	r3, [r3, #0]
 80003fe:	4a12      	ldr	r2, [pc, #72]	@ (8000448 <main+0xa8>)
 8000400:	6013      	str	r3, [r2, #0]
			}
		}

		UartPuts("Count:");
 8000402:	4812      	ldr	r0, [pc, #72]	@ (800044c <main+0xac>)
 8000404:	f000 f97e 	bl	8000704 <UartPuts>
		DelayMs(5);
 8000408:	2005      	movs	r0, #5
 800040a:	f7ff ffa1 	bl	8000350 <DelayMs>
		UartPuts(itoa(count, scount, 10));
 800040e:	4b0e      	ldr	r3, [pc, #56]	@ (8000448 <main+0xa8>)
 8000410:	681b      	ldr	r3, [r3, #0]
 8000412:	4639      	mov	r1, r7
 8000414:	220a      	movs	r2, #10
 8000416:	4618      	mov	r0, r3
 8000418:	f000 fa17 	bl	800084a <itoa>
 800041c:	4603      	mov	r3, r0
 800041e:	4618      	mov	r0, r3
 8000420:	f000 f970 	bl	8000704 <UartPuts>
		DelayMs(5);
 8000424:	2005      	movs	r0, #5
 8000426:	f7ff ff93 	bl	8000350 <DelayMs>
		UartPuts("\r\n");
 800042a:	4809      	ldr	r0, [pc, #36]	@ (8000450 <main+0xb0>)
 800042c:	f000 f96a 	bl	8000704 <UartPuts>
		LedBlink(LED_ORANGE, 100);
 8000430:	2164      	movs	r1, #100	@ 0x64
 8000432:	200d      	movs	r0, #13
 8000434:	f7ff ff7a 	bl	800032c <LedBlink>
		pState = 0;
 8000438:	2300      	movs	r3, #0
 800043a:	617b      	str	r3, [r7, #20]
		exti0_flag = 0;
 800043c:	4b01      	ldr	r3, [pc, #4]	@ (8000444 <main+0xa4>)
 800043e:	2200      	movs	r2, #0
 8000440:	601a      	str	r2, [r3, #0]
	{
 8000442:	e7c0      	b.n	80003c6 <main+0x26>
 8000444:	20000024 	.word	0x20000024
 8000448:	20000020 	.word	0x20000020
 800044c:	08000934 	.word	0x08000934
 8000450:	0800093c 	.word	0x0800093c

08000454 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000454:	b480      	push	{r7}
 8000456:	b083      	sub	sp, #12
 8000458:	af00      	add	r7, sp, #0
 800045a:	4603      	mov	r3, r0
 800045c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800045e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000462:	2b00      	cmp	r3, #0
 8000464:	db0b      	blt.n	800047e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000466:	79fb      	ldrb	r3, [r7, #7]
 8000468:	f003 021f 	and.w	r2, r3, #31
 800046c:	4907      	ldr	r1, [pc, #28]	@ (800048c <__NVIC_EnableIRQ+0x38>)
 800046e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000472:	095b      	lsrs	r3, r3, #5
 8000474:	2001      	movs	r0, #1
 8000476:	fa00 f202 	lsl.w	r2, r0, r2
 800047a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800047e:	bf00      	nop
 8000480:	370c      	adds	r7, #12
 8000482:	46bd      	mov	sp, r7
 8000484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000488:	4770      	bx	lr
 800048a:	bf00      	nop
 800048c:	e000e100 	.word	0xe000e100

08000490 <SwitchInit>:
#include "switch.h"

int count = 0;


void SwitchInit(uint32_t pin) {
 8000490:	b580      	push	{r7, lr}
 8000492:	b082      	sub	sp, #8
 8000494:	af00      	add	r7, sp, #0
 8000496:	6078      	str	r0, [r7, #4]
	RCC->AHB1ENR |= BV(SWITCH_GPIO_EN);
 8000498:	4b2a      	ldr	r3, [pc, #168]	@ (8000544 <SwitchInit+0xb4>)
 800049a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800049c:	4a29      	ldr	r2, [pc, #164]	@ (8000544 <SwitchInit+0xb4>)
 800049e:	f043 0301 	orr.w	r3, r3, #1
 80004a2:	6313      	str	r3, [r2, #48]	@ 0x30
	SWITCH_GPIO->MODER &= ~(BV(pin * 2 + 1) | BV(pin * 2));
 80004a4:	4b28      	ldr	r3, [pc, #160]	@ (8000548 <SwitchInit+0xb8>)
 80004a6:	681b      	ldr	r3, [r3, #0]
 80004a8:	687a      	ldr	r2, [r7, #4]
 80004aa:	0052      	lsls	r2, r2, #1
 80004ac:	3201      	adds	r2, #1
 80004ae:	2101      	movs	r1, #1
 80004b0:	4091      	lsls	r1, r2
 80004b2:	687a      	ldr	r2, [r7, #4]
 80004b4:	0052      	lsls	r2, r2, #1
 80004b6:	2001      	movs	r0, #1
 80004b8:	fa00 f202 	lsl.w	r2, r0, r2
 80004bc:	430a      	orrs	r2, r1
 80004be:	43d2      	mvns	r2, r2
 80004c0:	4611      	mov	r1, r2
 80004c2:	4a21      	ldr	r2, [pc, #132]	@ (8000548 <SwitchInit+0xb8>)
 80004c4:	400b      	ands	r3, r1
 80004c6:	6013      	str	r3, [r2, #0]
	SWITCH_GPIO->OSPEEDR &= ~(BV(pin * 2 + 1) | BV(pin * 2));
 80004c8:	4b1f      	ldr	r3, [pc, #124]	@ (8000548 <SwitchInit+0xb8>)
 80004ca:	689b      	ldr	r3, [r3, #8]
 80004cc:	687a      	ldr	r2, [r7, #4]
 80004ce:	0052      	lsls	r2, r2, #1
 80004d0:	3201      	adds	r2, #1
 80004d2:	2101      	movs	r1, #1
 80004d4:	4091      	lsls	r1, r2
 80004d6:	687a      	ldr	r2, [r7, #4]
 80004d8:	0052      	lsls	r2, r2, #1
 80004da:	2001      	movs	r0, #1
 80004dc:	fa00 f202 	lsl.w	r2, r0, r2
 80004e0:	430a      	orrs	r2, r1
 80004e2:	43d2      	mvns	r2, r2
 80004e4:	4611      	mov	r1, r2
 80004e6:	4a18      	ldr	r2, [pc, #96]	@ (8000548 <SwitchInit+0xb8>)
 80004e8:	400b      	ands	r3, r1
 80004ea:	6093      	str	r3, [r2, #8]
	SWITCH_GPIO->PUPDR &= ~(BV(pin * 2 + 1) | BV(pin * 2));
 80004ec:	4b16      	ldr	r3, [pc, #88]	@ (8000548 <SwitchInit+0xb8>)
 80004ee:	68db      	ldr	r3, [r3, #12]
 80004f0:	687a      	ldr	r2, [r7, #4]
 80004f2:	0052      	lsls	r2, r2, #1
 80004f4:	3201      	adds	r2, #1
 80004f6:	2101      	movs	r1, #1
 80004f8:	4091      	lsls	r1, r2
 80004fa:	687a      	ldr	r2, [r7, #4]
 80004fc:	0052      	lsls	r2, r2, #1
 80004fe:	2001      	movs	r0, #1
 8000500:	fa00 f202 	lsl.w	r2, r0, r2
 8000504:	430a      	orrs	r2, r1
 8000506:	43d2      	mvns	r2, r2
 8000508:	4611      	mov	r1, r2
 800050a:	4a0f      	ldr	r2, [pc, #60]	@ (8000548 <SwitchInit+0xb8>)
 800050c:	400b      	ands	r3, r1
 800050e:	60d3      	str	r3, [r2, #12]
	EXTI->FTSR |= BV(SWITCH);
 8000510:	4b0e      	ldr	r3, [pc, #56]	@ (800054c <SwitchInit+0xbc>)
 8000512:	68db      	ldr	r3, [r3, #12]
 8000514:	4a0d      	ldr	r2, [pc, #52]	@ (800054c <SwitchInit+0xbc>)
 8000516:	f043 0301 	orr.w	r3, r3, #1
 800051a:	60d3      	str	r3, [r2, #12]
	EXTI->IMR |= BV(SWITCH);
 800051c:	4b0b      	ldr	r3, [pc, #44]	@ (800054c <SwitchInit+0xbc>)
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	4a0a      	ldr	r2, [pc, #40]	@ (800054c <SwitchInit+0xbc>)
 8000522:	f043 0301 	orr.w	r3, r3, #1
 8000526:	6013      	str	r3, [r2, #0]
	SYSCFG->EXTICR[0] &= ~(BV(3) | BV(2) | BV(1) | BV(0));
 8000528:	4b09      	ldr	r3, [pc, #36]	@ (8000550 <SwitchInit+0xc0>)
 800052a:	689b      	ldr	r3, [r3, #8]
 800052c:	4a08      	ldr	r2, [pc, #32]	@ (8000550 <SwitchInit+0xc0>)
 800052e:	f023 030f 	bic.w	r3, r3, #15
 8000532:	6093      	str	r3, [r2, #8]
	//NVIC->ISER[0] |= BV(EXTI0_IRQn);
	NVIC_EnableIRQ(EXTI0_IRQn);
 8000534:	2006      	movs	r0, #6
 8000536:	f7ff ff8d 	bl	8000454 <__NVIC_EnableIRQ>
}
 800053a:	bf00      	nop
 800053c:	3708      	adds	r7, #8
 800053e:	46bd      	mov	sp, r7
 8000540:	bd80      	pop	{r7, pc}
 8000542:	bf00      	nop
 8000544:	40023800 	.word	0x40023800
 8000548:	40020000 	.word	0x40020000
 800054c:	40013c00 	.word	0x40013c00
 8000550:	40013800 	.word	0x40013800

08000554 <EXTI0_IRQHandler>:
}

volatile int exti0_flag = 0;

void EXTI0_IRQHandler(void)
{
 8000554:	b480      	push	{r7}
 8000556:	af00      	add	r7, sp, #0
	EXTI->PR |= BV(SWITCH);
 8000558:	4b06      	ldr	r3, [pc, #24]	@ (8000574 <EXTI0_IRQHandler+0x20>)
 800055a:	695b      	ldr	r3, [r3, #20]
 800055c:	4a05      	ldr	r2, [pc, #20]	@ (8000574 <EXTI0_IRQHandler+0x20>)
 800055e:	f043 0301 	orr.w	r3, r3, #1
 8000562:	6153      	str	r3, [r2, #20]
	exti0_flag = 1;
 8000564:	4b04      	ldr	r3, [pc, #16]	@ (8000578 <EXTI0_IRQHandler+0x24>)
 8000566:	2201      	movs	r2, #1
 8000568:	601a      	str	r2, [r3, #0]
}
 800056a:	bf00      	nop
 800056c:	46bd      	mov	sp, r7
 800056e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000572:	4770      	bx	lr
 8000574:	40013c00 	.word	0x40013c00
 8000578:	20000024 	.word	0x20000024

0800057c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	af00      	add	r7, sp, #0
  DWT_Init();
 8000580:	f000 f802 	bl	8000588 <DWT_Init>
}
 8000584:	bf00      	nop
 8000586:	bd80      	pop	{r7, pc}

08000588 <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 8000588:	b480      	push	{r7}
 800058a:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 800058c:	4b14      	ldr	r3, [pc, #80]	@ (80005e0 <DWT_Init+0x58>)
 800058e:	68db      	ldr	r3, [r3, #12]
 8000590:	4a13      	ldr	r2, [pc, #76]	@ (80005e0 <DWT_Init+0x58>)
 8000592:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000596:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8000598:	4b11      	ldr	r3, [pc, #68]	@ (80005e0 <DWT_Init+0x58>)
 800059a:	68db      	ldr	r3, [r3, #12]
 800059c:	4a10      	ldr	r2, [pc, #64]	@ (80005e0 <DWT_Init+0x58>)
 800059e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80005a2:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 80005a4:	4b0f      	ldr	r3, [pc, #60]	@ (80005e4 <DWT_Init+0x5c>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	4a0e      	ldr	r2, [pc, #56]	@ (80005e4 <DWT_Init+0x5c>)
 80005aa:	f023 0301 	bic.w	r3, r3, #1
 80005ae:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 80005b0:	4b0c      	ldr	r3, [pc, #48]	@ (80005e4 <DWT_Init+0x5c>)
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	4a0b      	ldr	r2, [pc, #44]	@ (80005e4 <DWT_Init+0x5c>)
 80005b6:	f043 0301 	orr.w	r3, r3, #1
 80005ba:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 80005bc:	4b09      	ldr	r3, [pc, #36]	@ (80005e4 <DWT_Init+0x5c>)
 80005be:	2200      	movs	r2, #0
 80005c0:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 80005c2:	bf00      	nop
    __ASM volatile ("NOP");
 80005c4:	bf00      	nop
    __ASM volatile ("NOP");
 80005c6:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 80005c8:	4b06      	ldr	r3, [pc, #24]	@ (80005e4 <DWT_Init+0x5c>)
 80005ca:	685b      	ldr	r3, [r3, #4]
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	bf0c      	ite	eq
 80005d0:	2301      	moveq	r3, #1
 80005d2:	2300      	movne	r3, #0
 80005d4:	b2db      	uxtb	r3, r3
}
 80005d6:	4618      	mov	r0, r3
 80005d8:	46bd      	mov	sp, r7
 80005da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005de:	4770      	bx	lr
 80005e0:	e000edf0 	.word	0xe000edf0
 80005e4:	e0001000 	.word	0xe0001000

080005e8 <__NVIC_EnableIRQ>:
{
 80005e8:	b480      	push	{r7}
 80005ea:	b083      	sub	sp, #12
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	4603      	mov	r3, r0
 80005f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	db0b      	blt.n	8000612 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80005fa:	79fb      	ldrb	r3, [r7, #7]
 80005fc:	f003 021f 	and.w	r2, r3, #31
 8000600:	4907      	ldr	r1, [pc, #28]	@ (8000620 <__NVIC_EnableIRQ+0x38>)
 8000602:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000606:	095b      	lsrs	r3, r3, #5
 8000608:	2001      	movs	r0, #1
 800060a:	fa00 f202 	lsl.w	r2, r0, r2
 800060e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000612:	bf00      	nop
 8000614:	370c      	adds	r7, #12
 8000616:	46bd      	mov	sp, r7
 8000618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061c:	4770      	bx	lr
 800061e:	bf00      	nop
 8000620:	e000e100 	.word	0xe000e100

08000624 <UartInit>:
#define TX_PIN	2
#define RX_PIN	3
#define USART_ALT_FN	7

void UartInit(uint32_t baud)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b082      	sub	sp, #8
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
	RCC->AHB1ENR |= BV(RCC_AHB1ENR_GPIOAEN_Pos);
 800062c:	4b32      	ldr	r3, [pc, #200]	@ (80006f8 <UartInit+0xd4>)
 800062e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000630:	4a31      	ldr	r2, [pc, #196]	@ (80006f8 <UartInit+0xd4>)
 8000632:	f043 0301 	orr.w	r3, r3, #1
 8000636:	6313      	str	r3, [r2, #48]	@ 0x30
	GPIOA->AFR[0] |= ((USART_ALT_FN << GPIO_AFRL_AFSEL3_Pos) | (USART_ALT_FN << GPIO_AFRL_AFSEL2_Pos));
 8000638:	4b30      	ldr	r3, [pc, #192]	@ (80006fc <UartInit+0xd8>)
 800063a:	6a1b      	ldr	r3, [r3, #32]
 800063c:	4a2f      	ldr	r2, [pc, #188]	@ (80006fc <UartInit+0xd8>)
 800063e:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 8000642:	6213      	str	r3, [r2, #32]
	GPIOA->MODER |= (BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2 + 1));
 8000644:	4b2d      	ldr	r3, [pc, #180]	@ (80006fc <UartInit+0xd8>)
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	4a2c      	ldr	r2, [pc, #176]	@ (80006fc <UartInit+0xd8>)
 800064a:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 800064e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= ~(BV(TX_PIN * 2) | BV(RX_PIN * 2));
 8000650:	4b2a      	ldr	r3, [pc, #168]	@ (80006fc <UartInit+0xd8>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	4a29      	ldr	r2, [pc, #164]	@ (80006fc <UartInit+0xd8>)
 8000656:	f023 0350 	bic.w	r3, r3, #80	@ 0x50
 800065a:	6013      	str	r3, [r2, #0]
	GPIOA->OSPEEDR &= ~(BV(TX_PIN * 2) | BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2) | BV(RX_PIN * 2 + 1));
 800065c:	4b27      	ldr	r3, [pc, #156]	@ (80006fc <UartInit+0xd8>)
 800065e:	689b      	ldr	r3, [r3, #8]
 8000660:	4a26      	ldr	r2, [pc, #152]	@ (80006fc <UartInit+0xd8>)
 8000662:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000666:	6093      	str	r3, [r2, #8]
	GPIOA->PUPDR &= ~(BV(TX_PIN * 2) | BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2) | BV(RX_PIN * 2 + 1));
 8000668:	4b24      	ldr	r3, [pc, #144]	@ (80006fc <UartInit+0xd8>)
 800066a:	68db      	ldr	r3, [r3, #12]
 800066c:	4a23      	ldr	r2, [pc, #140]	@ (80006fc <UartInit+0xd8>)
 800066e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000672:	60d3      	str	r3, [r2, #12]
	GPIOA->OTYPER &= ~(BV(TX_PIN) | BV(RX_PIN));
 8000674:	4b21      	ldr	r3, [pc, #132]	@ (80006fc <UartInit+0xd8>)
 8000676:	685b      	ldr	r3, [r3, #4]
 8000678:	4a20      	ldr	r2, [pc, #128]	@ (80006fc <UartInit+0xd8>)
 800067a:	f023 030c 	bic.w	r3, r3, #12
 800067e:	6053      	str	r3, [r2, #4]

	RCC->APB1ENR |= BV(RCC_APB1ENR_USART2EN_Pos);
 8000680:	4b1d      	ldr	r3, [pc, #116]	@ (80006f8 <UartInit+0xd4>)
 8000682:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000684:	4a1c      	ldr	r2, [pc, #112]	@ (80006f8 <UartInit+0xd4>)
 8000686:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800068a:	6413      	str	r3, [r2, #64]	@ 0x40
	USART2->CR1 = BV(USART_CR1_TE_Pos) | BV(USART_CR1_RE_Pos);
 800068c:	4b1c      	ldr	r3, [pc, #112]	@ (8000700 <UartInit+0xdc>)
 800068e:	220c      	movs	r2, #12
 8000690:	60da      	str	r2, [r3, #12]
	USART2->CR2 = 0x00000000;
 8000692:	4b1b      	ldr	r3, [pc, #108]	@ (8000700 <UartInit+0xdc>)
 8000694:	2200      	movs	r2, #0
 8000696:	611a      	str	r2, [r3, #16]
	USART2->CR3 = 0x00000000;
 8000698:	4b19      	ldr	r3, [pc, #100]	@ (8000700 <UartInit+0xdc>)
 800069a:	2200      	movs	r2, #0
 800069c:	615a      	str	r2, [r3, #20]
	switch(baud) {
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	f5b3 3fe1 	cmp.w	r3, #115200	@ 0x1c200
 80006a4:	d016      	beq.n	80006d4 <UartInit+0xb0>
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	f5b3 3fe1 	cmp.w	r3, #115200	@ 0x1c200
 80006ac:	d816      	bhi.n	80006dc <UartInit+0xb8>
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	f5b3 5f16 	cmp.w	r3, #9600	@ 0x2580
 80006b4:	d004      	beq.n	80006c0 <UartInit+0x9c>
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	f5b3 4f16 	cmp.w	r3, #38400	@ 0x9600
 80006bc:	d005      	beq.n	80006ca <UartInit+0xa6>
 80006be:	e00d      	b.n	80006dc <UartInit+0xb8>
		case BAUD_9600:
			USART2->BRR = BAUD_BRR_9600;
 80006c0:	4b0f      	ldr	r3, [pc, #60]	@ (8000700 <UartInit+0xdc>)
 80006c2:	f240 6283 	movw	r2, #1667	@ 0x683
 80006c6:	609a      	str	r2, [r3, #8]
			break;
 80006c8:	e008      	b.n	80006dc <UartInit+0xb8>
		case BAUD_38400:
			USART2->BRR = BAUD_BRR_38400;
 80006ca:	4b0d      	ldr	r3, [pc, #52]	@ (8000700 <UartInit+0xdc>)
 80006cc:	f240 12a1 	movw	r2, #417	@ 0x1a1
 80006d0:	609a      	str	r2, [r3, #8]
			break;
 80006d2:	e003      	b.n	80006dc <UartInit+0xb8>
		case BAUD_115200:
			USART2->BRR = BAUD_BRR_115200;
 80006d4:	4b0a      	ldr	r3, [pc, #40]	@ (8000700 <UartInit+0xdc>)
 80006d6:	228b      	movs	r2, #139	@ 0x8b
 80006d8:	609a      	str	r2, [r3, #8]
			break;
 80006da:	bf00      	nop
	}
	NVIC_EnableIRQ(USART2_IRQn);
 80006dc:	2026      	movs	r0, #38	@ 0x26
 80006de:	f7ff ff83 	bl	80005e8 <__NVIC_EnableIRQ>
	USART2->CR1 |= BV(USART_CR1_UE_Pos);
 80006e2:	4b07      	ldr	r3, [pc, #28]	@ (8000700 <UartInit+0xdc>)
 80006e4:	68db      	ldr	r3, [r3, #12]
 80006e6:	4a06      	ldr	r2, [pc, #24]	@ (8000700 <UartInit+0xdc>)
 80006e8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80006ec:	60d3      	str	r3, [r2, #12]
}
 80006ee:	bf00      	nop
 80006f0:	3708      	adds	r7, #8
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	40023800 	.word	0x40023800
 80006fc:	40020000 	.word	0x40020000
 8000700:	40004400 	.word	0x40004400

08000704 <UartPuts>:

char *tx_string;
int tx_index = 0;
int tx_complete = 0;

void UartPuts(char str[]) {
 8000704:	b480      	push	{r7}
 8000706:	b083      	sub	sp, #12
 8000708:	af00      	add	r7, sp, #0
 800070a:	6078      	str	r0, [r7, #4]
	tx_string = str;
 800070c:	4a0f      	ldr	r2, [pc, #60]	@ (800074c <UartPuts+0x48>)
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	6013      	str	r3, [r2, #0]
	tx_index = 0;
 8000712:	4b0f      	ldr	r3, [pc, #60]	@ (8000750 <UartPuts+0x4c>)
 8000714:	2200      	movs	r2, #0
 8000716:	601a      	str	r2, [r3, #0]
	USART2->DR = tx_string[tx_index];
 8000718:	4b0c      	ldr	r3, [pc, #48]	@ (800074c <UartPuts+0x48>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	4a0c      	ldr	r2, [pc, #48]	@ (8000750 <UartPuts+0x4c>)
 800071e:	6812      	ldr	r2, [r2, #0]
 8000720:	4413      	add	r3, r2
 8000722:	781a      	ldrb	r2, [r3, #0]
 8000724:	4b0b      	ldr	r3, [pc, #44]	@ (8000754 <UartPuts+0x50>)
 8000726:	605a      	str	r2, [r3, #4]
	tx_index++;
 8000728:	4b09      	ldr	r3, [pc, #36]	@ (8000750 <UartPuts+0x4c>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	3301      	adds	r3, #1
 800072e:	4a08      	ldr	r2, [pc, #32]	@ (8000750 <UartPuts+0x4c>)
 8000730:	6013      	str	r3, [r2, #0]
	USART2->CR1 |= BV(USART_CR1_TXEIE_Pos);
 8000732:	4b08      	ldr	r3, [pc, #32]	@ (8000754 <UartPuts+0x50>)
 8000734:	68db      	ldr	r3, [r3, #12]
 8000736:	4a07      	ldr	r2, [pc, #28]	@ (8000754 <UartPuts+0x50>)
 8000738:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800073c:	60d3      	str	r3, [r2, #12]
}
 800073e:	bf00      	nop
 8000740:	370c      	adds	r7, #12
 8000742:	46bd      	mov	sp, r7
 8000744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000748:	4770      	bx	lr
 800074a:	bf00      	nop
 800074c:	20000028 	.word	0x20000028
 8000750:	2000002c 	.word	0x2000002c
 8000754:	40004400 	.word	0x40004400

08000758 <USART2_IRQHandler>:

void USART2_IRQHandler(void) {
 8000758:	b480      	push	{r7}
 800075a:	af00      	add	r7, sp, #0
	if((USART2->SR & BV(USART_SR_TXE_Pos)) != 0) {
 800075c:	4b16      	ldr	r3, [pc, #88]	@ (80007b8 <USART2_IRQHandler+0x60>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000764:	2b00      	cmp	r3, #0
 8000766:	d021      	beq.n	80007ac <USART2_IRQHandler+0x54>
		if(tx_string[tx_index] != '\0') {
 8000768:	4b14      	ldr	r3, [pc, #80]	@ (80007bc <USART2_IRQHandler+0x64>)
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	4a14      	ldr	r2, [pc, #80]	@ (80007c0 <USART2_IRQHandler+0x68>)
 800076e:	6812      	ldr	r2, [r2, #0]
 8000770:	4413      	add	r3, r2
 8000772:	781b      	ldrb	r3, [r3, #0]
 8000774:	2b00      	cmp	r3, #0
 8000776:	d00d      	beq.n	8000794 <USART2_IRQHandler+0x3c>
			USART2->DR = tx_string[tx_index];
 8000778:	4b10      	ldr	r3, [pc, #64]	@ (80007bc <USART2_IRQHandler+0x64>)
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	4a10      	ldr	r2, [pc, #64]	@ (80007c0 <USART2_IRQHandler+0x68>)
 800077e:	6812      	ldr	r2, [r2, #0]
 8000780:	4413      	add	r3, r2
 8000782:	781a      	ldrb	r2, [r3, #0]
 8000784:	4b0c      	ldr	r3, [pc, #48]	@ (80007b8 <USART2_IRQHandler+0x60>)
 8000786:	605a      	str	r2, [r3, #4]
			tx_index++;
 8000788:	4b0d      	ldr	r3, [pc, #52]	@ (80007c0 <USART2_IRQHandler+0x68>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	3301      	adds	r3, #1
 800078e:	4a0c      	ldr	r2, [pc, #48]	@ (80007c0 <USART2_IRQHandler+0x68>)
 8000790:	6013      	str	r3, [r2, #0]
			tx_string = NULL;
			tx_complete = 1;
			USART2->CR1 &= ~BV(USART_CR1_TXEIE_Pos);
		}
	}
}
 8000792:	e00b      	b.n	80007ac <USART2_IRQHandler+0x54>
			tx_string = NULL;
 8000794:	4b09      	ldr	r3, [pc, #36]	@ (80007bc <USART2_IRQHandler+0x64>)
 8000796:	2200      	movs	r2, #0
 8000798:	601a      	str	r2, [r3, #0]
			tx_complete = 1;
 800079a:	4b0a      	ldr	r3, [pc, #40]	@ (80007c4 <USART2_IRQHandler+0x6c>)
 800079c:	2201      	movs	r2, #1
 800079e:	601a      	str	r2, [r3, #0]
			USART2->CR1 &= ~BV(USART_CR1_TXEIE_Pos);
 80007a0:	4b05      	ldr	r3, [pc, #20]	@ (80007b8 <USART2_IRQHandler+0x60>)
 80007a2:	68db      	ldr	r3, [r3, #12]
 80007a4:	4a04      	ldr	r2, [pc, #16]	@ (80007b8 <USART2_IRQHandler+0x60>)
 80007a6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80007aa:	60d3      	str	r3, [r2, #12]
}
 80007ac:	bf00      	nop
 80007ae:	46bd      	mov	sp, r7
 80007b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b4:	4770      	bx	lr
 80007b6:	bf00      	nop
 80007b8:	40004400 	.word	0x40004400
 80007bc:	20000028 	.word	0x20000028
 80007c0:	2000002c 	.word	0x2000002c
 80007c4:	20000030 	.word	0x20000030

080007c8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80007c8:	480d      	ldr	r0, [pc, #52]	@ (8000800 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80007ca:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80007cc:	f7ff fed6 	bl	800057c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007d0:	480c      	ldr	r0, [pc, #48]	@ (8000804 <LoopForever+0x6>)
  ldr r1, =_edata
 80007d2:	490d      	ldr	r1, [pc, #52]	@ (8000808 <LoopForever+0xa>)
  ldr r2, =_sidata
 80007d4:	4a0d      	ldr	r2, [pc, #52]	@ (800080c <LoopForever+0xe>)
  movs r3, #0
 80007d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007d8:	e002      	b.n	80007e0 <LoopCopyDataInit>

080007da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007de:	3304      	adds	r3, #4

080007e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007e4:	d3f9      	bcc.n	80007da <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007e6:	4a0a      	ldr	r2, [pc, #40]	@ (8000810 <LoopForever+0x12>)
  ldr r4, =_ebss
 80007e8:	4c0a      	ldr	r4, [pc, #40]	@ (8000814 <LoopForever+0x16>)
  movs r3, #0
 80007ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007ec:	e001      	b.n	80007f2 <LoopFillZerobss>

080007ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007f0:	3204      	adds	r2, #4

080007f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007f4:	d3fb      	bcc.n	80007ee <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80007f6:	f000 f86d 	bl	80008d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80007fa:	f7ff fdd1 	bl	80003a0 <main>

080007fe <LoopForever>:

LoopForever:
  b LoopForever
 80007fe:	e7fe      	b.n	80007fe <LoopForever>
  ldr   r0, =_estack
 8000800:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000804:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000808:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 800080c:	0800096c 	.word	0x0800096c
  ldr r2, =_sbss
 8000810:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000814:	20000034 	.word	0x20000034

08000818 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000818:	e7fe      	b.n	8000818 <ADC_IRQHandler>

0800081a <__itoa>:
 800081a:	1e93      	subs	r3, r2, #2
 800081c:	2b22      	cmp	r3, #34	@ 0x22
 800081e:	b510      	push	{r4, lr}
 8000820:	460c      	mov	r4, r1
 8000822:	d904      	bls.n	800082e <__itoa+0x14>
 8000824:	2300      	movs	r3, #0
 8000826:	700b      	strb	r3, [r1, #0]
 8000828:	461c      	mov	r4, r3
 800082a:	4620      	mov	r0, r4
 800082c:	bd10      	pop	{r4, pc}
 800082e:	2a0a      	cmp	r2, #10
 8000830:	d109      	bne.n	8000846 <__itoa+0x2c>
 8000832:	2800      	cmp	r0, #0
 8000834:	da07      	bge.n	8000846 <__itoa+0x2c>
 8000836:	232d      	movs	r3, #45	@ 0x2d
 8000838:	700b      	strb	r3, [r1, #0]
 800083a:	4240      	negs	r0, r0
 800083c:	2101      	movs	r1, #1
 800083e:	4421      	add	r1, r4
 8000840:	f000 f806 	bl	8000850 <__utoa>
 8000844:	e7f1      	b.n	800082a <__itoa+0x10>
 8000846:	2100      	movs	r1, #0
 8000848:	e7f9      	b.n	800083e <__itoa+0x24>

0800084a <itoa>:
 800084a:	f7ff bfe6 	b.w	800081a <__itoa>
	...

08000850 <__utoa>:
 8000850:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000852:	4c1f      	ldr	r4, [pc, #124]	@ (80008d0 <__utoa+0x80>)
 8000854:	b08b      	sub	sp, #44	@ 0x2c
 8000856:	4605      	mov	r5, r0
 8000858:	460b      	mov	r3, r1
 800085a:	466e      	mov	r6, sp
 800085c:	f104 0c20 	add.w	ip, r4, #32
 8000860:	6820      	ldr	r0, [r4, #0]
 8000862:	6861      	ldr	r1, [r4, #4]
 8000864:	4637      	mov	r7, r6
 8000866:	c703      	stmia	r7!, {r0, r1}
 8000868:	3408      	adds	r4, #8
 800086a:	4564      	cmp	r4, ip
 800086c:	463e      	mov	r6, r7
 800086e:	d1f7      	bne.n	8000860 <__utoa+0x10>
 8000870:	7921      	ldrb	r1, [r4, #4]
 8000872:	7139      	strb	r1, [r7, #4]
 8000874:	1e91      	subs	r1, r2, #2
 8000876:	6820      	ldr	r0, [r4, #0]
 8000878:	6038      	str	r0, [r7, #0]
 800087a:	2922      	cmp	r1, #34	@ 0x22
 800087c:	f04f 0100 	mov.w	r1, #0
 8000880:	d904      	bls.n	800088c <__utoa+0x3c>
 8000882:	7019      	strb	r1, [r3, #0]
 8000884:	460b      	mov	r3, r1
 8000886:	4618      	mov	r0, r3
 8000888:	b00b      	add	sp, #44	@ 0x2c
 800088a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800088c:	1e58      	subs	r0, r3, #1
 800088e:	4684      	mov	ip, r0
 8000890:	fbb5 f7f2 	udiv	r7, r5, r2
 8000894:	fb02 5617 	mls	r6, r2, r7, r5
 8000898:	3628      	adds	r6, #40	@ 0x28
 800089a:	446e      	add	r6, sp
 800089c:	460c      	mov	r4, r1
 800089e:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 80008a2:	f80c 6f01 	strb.w	r6, [ip, #1]!
 80008a6:	462e      	mov	r6, r5
 80008a8:	42b2      	cmp	r2, r6
 80008aa:	f101 0101 	add.w	r1, r1, #1
 80008ae:	463d      	mov	r5, r7
 80008b0:	d9ee      	bls.n	8000890 <__utoa+0x40>
 80008b2:	2200      	movs	r2, #0
 80008b4:	545a      	strb	r2, [r3, r1]
 80008b6:	1919      	adds	r1, r3, r4
 80008b8:	1aa5      	subs	r5, r4, r2
 80008ba:	42aa      	cmp	r2, r5
 80008bc:	dae3      	bge.n	8000886 <__utoa+0x36>
 80008be:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 80008c2:	780e      	ldrb	r6, [r1, #0]
 80008c4:	7006      	strb	r6, [r0, #0]
 80008c6:	3201      	adds	r2, #1
 80008c8:	f801 5901 	strb.w	r5, [r1], #-1
 80008cc:	e7f4      	b.n	80008b8 <__utoa+0x68>
 80008ce:	bf00      	nop
 80008d0:	0800093f 	.word	0x0800093f

080008d4 <__libc_init_array>:
 80008d4:	b570      	push	{r4, r5, r6, lr}
 80008d6:	4d0d      	ldr	r5, [pc, #52]	@ (800090c <__libc_init_array+0x38>)
 80008d8:	4c0d      	ldr	r4, [pc, #52]	@ (8000910 <__libc_init_array+0x3c>)
 80008da:	1b64      	subs	r4, r4, r5
 80008dc:	10a4      	asrs	r4, r4, #2
 80008de:	2600      	movs	r6, #0
 80008e0:	42a6      	cmp	r6, r4
 80008e2:	d109      	bne.n	80008f8 <__libc_init_array+0x24>
 80008e4:	4d0b      	ldr	r5, [pc, #44]	@ (8000914 <__libc_init_array+0x40>)
 80008e6:	4c0c      	ldr	r4, [pc, #48]	@ (8000918 <__libc_init_array+0x44>)
 80008e8:	f000 f818 	bl	800091c <_init>
 80008ec:	1b64      	subs	r4, r4, r5
 80008ee:	10a4      	asrs	r4, r4, #2
 80008f0:	2600      	movs	r6, #0
 80008f2:	42a6      	cmp	r6, r4
 80008f4:	d105      	bne.n	8000902 <__libc_init_array+0x2e>
 80008f6:	bd70      	pop	{r4, r5, r6, pc}
 80008f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80008fc:	4798      	blx	r3
 80008fe:	3601      	adds	r6, #1
 8000900:	e7ee      	b.n	80008e0 <__libc_init_array+0xc>
 8000902:	f855 3b04 	ldr.w	r3, [r5], #4
 8000906:	4798      	blx	r3
 8000908:	3601      	adds	r6, #1
 800090a:	e7f2      	b.n	80008f2 <__libc_init_array+0x1e>
 800090c:	08000964 	.word	0x08000964
 8000910:	08000964 	.word	0x08000964
 8000914:	08000964 	.word	0x08000964
 8000918:	08000968 	.word	0x08000968

0800091c <_init>:
 800091c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800091e:	bf00      	nop
 8000920:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000922:	bc08      	pop	{r3}
 8000924:	469e      	mov	lr, r3
 8000926:	4770      	bx	lr

08000928 <_fini>:
 8000928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800092a:	bf00      	nop
 800092c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800092e:	bc08      	pop	{r3}
 8000930:	469e      	mov	lr, r3
 8000932:	4770      	bx	lr
