FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"UN$1$74LV06A$I237$VCC";
2"VCCIO_EN_0";
3"GND\G";
4"VCC_IO_EN";
5"GND\G";
6"GND\G";
7"GENERIC_DELAY_IN_MZ";
8"GPIO5";
9"GPIO3";
10"VCC\G";
11"VCC\G";
12"V3P3\G";
13"UN$1$BSS138$I128$1";
14"V3P3\G";
15"LE1_MZ";
16"LE0_MZ";
17"TELLIE_PRE_DELAY_MZ";
18"SMELLIE_PRE_DELAY_MZ";
19"VCC\G";
20"JX2_SE_1";
21"JX1_SE_1";
22"INIT#";
23"JX2_SE_0";
24"PWR_GOOD";
25"MTCA_MIMIC_TRIG2_MZ";
26"MTCA_MIMIC_TRIG1_MZ";
27"JTAG_TMS";
28"LE<0>";
29"CNTRL_RDY";
30"LE<1>";
31"FPGA_DONE";
32"UN$1$FCI61083-101400LF$I23$14";
33"MZ_HAPPY";
34"TUBII_RT_OUT_MZ";
35"CARRIER_SRST#";
36"JTAG_TDI";
37"CAEN_DATA_RDY_MZ";
38"GPIO0";
39"GPIO2";
40"GPIO4";
41"GND\G";
42"GENERIC_DELAY_OUT_MZ";
43"CNTRL_REG_CHK_MZ";
44"JX2_GUIDE_PIN2";
45"VCC\G";
46"EXT_TRIG<10>";
47"GT_MZ";
48"V3P3\G";
49"SYNC24_MZ";
50"EXT_TRIG<6>";
51"VCC\G";
52"READ_CNTRL_REG_BIT_MZ";
53"JX2_GUIDE_PIN1";
54"VCC\G";
55"EXT_TRIG<2>";
56"EXT_TRIG<3>";
57"SMELLIE_DELAY_MZ";
58"GND\G";
59"VCC\G";
60"LE<2>";
61"MUX_ENABLE";
62"SYNC_MZ";
63"EXT_TRIG<8>";
64"EXT_TRIG<11>";
65"UNNUSED_MZ<5>";
66"EXT_TRIG<13>";
67"EXT_TRIG<14>";
68"EXT_TRIG<9>";
69"TELLIE_PULSE_MZ";
70"TELLIE_DELAY_MZ";
71"EXT_TRIG<12>";
72"MTCA_MIMIC_TRIG1";
73"GND\G";
74"DATA_MZ";
75"CLK_MZ";
76"SPKR_MZ";
77"SMELLIE_PULSE_MZ";
78"UNNUSED_MZ<1>";
79"EXT_TRIG<5>";
80"EXT_TRIG<4>";
81"UNNUSED_MZ<14>";
82"UNNUSED_MZ<15>";
83"UNNUSED_MZ<13>";
84"UNNUSED_MZ<12>";
85"UNNUSED_MZ<11>";
86"UNNUSED_MZ<10>";
87"UNNUSED_MZ<9>";
88"UNNUSED_MZ<8>";
89"V3P3\G";
90"UNNUSED_MZ<7>";
91"JX1_GUIDE_PIN1";
92"EXT_TRIG<15>";
93"SYNC";
94"VCC\G";
95"UNNUSED_MZ<3>";
96"DATA";
97"MTCA_MIMIC_DATA_RDY";
98"CLK";
99"UNNUSED_MZ<6>";
100"UNNUSED_MZ<4>";
101"UNNUSED_MZ<2>";
102"GND\G";
103"SYNC24";
104"GT";
105"MTCA_MIMIC_TRIG2";
106"V3P3\G";
107"V3P3\G";
108"UNNUSED_MZ<0>";
109"SPKR";
110"GND\G";
111"GND\G";
112"GND\G";
113"JX1_GUIDE_PIN2";
114"CNTRL_REG_CHK";
115"TUBII_RT_OUT";
116"SCALER<6>";
117"READ_CNTRL_REG_BIT";
118"SCALER<5>";
119"SCALER<4>";
120"EXT_TRIG<0>";
121"V3P3\G";
122"EXT_TRIG<1>";
123"V3P3\G";
124"V3P3\G";
125"GND\G";
126"V3P3";
127"VCC\G";
128"VCC\G";
129"V3P3\G";
130"GND\G";
131"VCC\G";
132"VCC\G";
133"UN$1$LEDL$I102$A";
134"SMELLIE_DELAY";
135"TELLIE_DELAY";
136"SMELLIE_PULSE";
137"TELLIE_PULSE";
138"RESET_CLK";
139"CLOCKS_DATA_RDY";
140"GENERIC_DELAY_OUT";
141"GENERIC_PULSE";
142"CAEN_DATA_RDY";
143"V3P3\G";
144"GND\G";
145"TELLIE_PRE_DELAY";
146"SMELLIE_PRE_DELAY";
147"GENERIC_DELAY_IN";
148"EXT_TRIG<7>";
149"GND\G";
150"GND\G";
151"BCKP_CLK_IN_USE";
152"CLK100_IN";
153"RESET_CLK_MZ";
154"CLOCKS_DATA_RDY_MZ";
155"VCCIO\G";
156"VCCIO\G";
157"VCCIO\G";
158"VCCIO\G";
159"JX1_SE_0";
160"VBAT";
161"GENERIC_PULSE_MZ";
162"BCKP_CLK_IN_USE_MZ";
163"CLK100_IN_MZ";
164"SCALER6_MZ";
165"SCALER5_MZ";
166"SCALER4_MZ";
167"GND\G";
168"GND\G";
169"PWR_EN";
170"JTAG_TDO";
171"JTAG_TCK";
172"CNTRL_RDY_MZ";
173"MUX_ENABLE_MZ";
174"LE2_MZ";
175"I2C_SCL";
176"GPIO1";
177"I2C_SDA";
178"MTCA_MIMIC_DATA_RDY_MZ";
179"GND\G";
180"V3P3\G";
%"FCI_61083-101400LF"
"1","(-1700,2500)","0","misc","I1";
;
$LOCATION"U5"
CDS_LOCATION"U5"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300"
CDS_LIB"misc";
"102"
$PN"102"91;
"100"
$PN"100"0;
"96"
$PN"96"179;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"179;
"88"
$PN"88"0;
"84"
$PN"84"90;
"82"
$PN"82"99;
"80"
$PN"80"157;
"76"
$PN"76"65;
"78"
$PN"78"157;
"74"
$PN"74"100;
"72"
$PN"72"179;
"70"
$PN"70"95;
"66"
$PN"66"179;
"68"
$PN"68"101;
"64"
$PN"64"78;
"62"
$PN"62"108;
"60"
$PN"60"94;
"58"
$PN"58"94;
"56"
$PN"56"0;
"52"
$PN"52"179;
"50"
$PN"50"70;
"54"
$PN"54"57;
"48"
$PN"48"77;
"46"
$PN"46"179;
"42"
$PN"42"76;
"40"
$PN"40"179;
"44"
$PN"44"69;
"38"
$PN"38"75;
"36"
$PN"36"74;
"34"
$PN"34"179;
"32"
$PN"32"178;
"30"
$PN"30"26;
"28"
$PN"28"179;
"26"
$PN"26"25;
"24"
$PN"24"47;
"22"
$PN"22"179;
"20"
$PN"20"62;
"18"
$PN"18"49;
"16"
$PN"16"179;
"14"
$PN"14"20;
"12"
$PN"12"19;
"10"
$PN"10"2;
"8"
$PN"8"8;
"6"
$PN"6"9;
"4"
$PN"4"176;
"2"
$PN"2"177;
"101"
$PN"101"113;
"99"
$PN"99"0;
"95"
$PN"95"179;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"179;
"87"
$PN"87"0;
"83"
$PN"83"92;
"81"
$PN"81"71;
"79"
$PN"79"156;
"75"
$PN"75"66;
"77"
$PN"77"179;
"73"
$PN"73"67;
"71"
$PN"71"179;
"69"
$PN"69"64;
"65"
$PN"65"179;
"67"
$PN"67"63;
"63"
$PN"63"68;
"61"
$PN"61"46;
"59"
$PN"59"45;
"57"
$PN"57"45;
"55"
$PN"55"173;
"51"
$PN"51"179;
"49"
$PN"49"15;
"53"
$PN"53"174;
"47"
$PN"47"16;
"45"
$PN"45"179;
"41"
$PN"41"0;
"39"
$PN"39"179;
"43"
$PN"43"0;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"179;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"179;
"25"
$PN"25"0;
"23"
$PN"23"7;
"21"
$PN"21"179;
"19"
$PN"19"17;
"15"
$PN"15"179;
"17"
$PN"17"18;
"13"
$PN"13"23;
"9"
$PN"9"22;
"11"
$PN"11"24;
"5"
$PN"5"39;
"7"
$PN"7"40;
"3"
$PN"3"38;
"1"
$PN"1"175;
%"LED_L"
"1","(175,3450)","1","misc","I102";
;
$LOCATION"D15"
CDS_LOCATION"D15"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
TITLE"LED"
ABBREV"LED"
NEEDS_NO_SIZE"TRUE";
"A\NAC"
$PN"2"133;
"B\NAC"
$PN"1"167;
%"RSMD0805"
"1","(400,3450)","0","resistors","I103";
;
$LOCATION"R367"
CDS_LOCATION"R367"
$SEC"1"
CDS_SEC"1"
VALUE"100"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"133;
"B<0>"
$PN"2"33;
%"74LV07A"
"1","(-3550,2950)","0","ttl","I104";
;
$LOCATION"U76"
CDS_LOCATION"U76"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150";
"VCC"
$PN"14"48;
"GND"
$PN"7"102;
"Y6"
$PN"12"0;
"Y5"
$PN"10"25;
"Y4"
$PN"8"26;
"Y3"
$PN"6"47;
"Y2"
$PN"4"62;
"Y1"
$PN"2"49;
"A6"
$PN"13"105;
"A5"
$PN"11"105;
"A4"
$PN"9"72;
"A3"
$PN"5"104;
"A2"
$PN"3"93;
"A1"
$PN"1"103;
%"INPORT"
"1","(-4275,3075)","0","standard","I105";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"103;
%"INPORT"
"1","(-4275,3025)","0","standard","I106";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"93;
%"INPORT"
"1","(-4275,2975)","0","standard","I107";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"104;
%"INPORT"
"1","(-4275,2925)","0","standard","I108";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"72;
%"INPORT"
"1","(-4275,2875)","0","standard","I109";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"105;
%"RSMD0603"
"1","(-3275,3675)","1","resistors","I111";
;
$LOCATION"R140"
CDS_LOCATION"R140"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"
$PN"1"49;
"B<0>"
$PN"2"89;
%"RSMD0603"
"1","(-3225,3675)","1","resistors","I112";
;
$LOCATION"R141"
CDS_LOCATION"R141"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"62;
"B<0>"
$PN"2"89;
%"RSMD0603"
"1","(-3100,3675)","1","resistors","I113";
;
$LOCATION"R142"
CDS_LOCATION"R142"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"47;
"B<0>"
$PN"2"89;
%"RSMD0603"
"1","(-3075,3675)","1","resistors","I114";
;
$LOCATION"R143"
CDS_LOCATION"R143"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"25;
"B<0>"
$PN"2"89;
%"RSMD0603"
"1","(-3050,3675)","1","resistors","I115";
;
$LOCATION"R144"
CDS_LOCATION"R144"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"26;
"B<0>"
$PN"2"89;
%"CSMD0603"
"1","(-3525,3425)","0","capacitors","I116";
;
$LOCATION"C203"
CDS_LOCATION"C203"
$SEC"1"
CDS_SEC"1"
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
PART_NAME"CSMD0603"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"
$PN"2"48;
"A<0>"
$PN"1"102;
%"74LV07A"
"1","(3250,2775)","2","ttl","I117";
;
$LOCATION"U161"
CDS_LOCATION"U161"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl";
"VCC"
$PN"14"126;
"GND"
$PN"7"112;
"Y6"
$PN"12"0;
"Y5"
$PN"10"0;
"Y4"
$PN"8"0;
"Y3"
$PN"6"0;
"Y2"
$PN"4"162;
"Y1"
$PN"2"163;
"A6"
$PN"13"150;
"A5"
$PN"11"150;
"A4"
$PN"9"150;
"A3"
$PN"5"150;
"A2"
$PN"3"152;
"A1"
$PN"1"151;
%"INPORT"
"1","(3025,2350)","0","standard","I118";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"151;
%"INPORT"
"1","(3025,2450)","0","standard","I119";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"152;
%"CSMD0603"
"1","(3250,3250)","0","capacitors","I120";
;
$LOCATION"C206"
CDS_LOCATION"C206"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0603"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0603"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"
$PN"2"112;
"A<0>"
$PN"1"126;
%"BSS138"
"1","(2140,4585)","0","transistors","I128";
;
$LOCATION"U218"
CDS_LOCATION"U218"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-150,150,100,-100"
CDS_LIB"transistors";
"1"
$PN"1"13;
"2"
$PN"2"168;
"3"
$PN"3"169;
%"RSMD0805"
"1","(1900,4775)","0","resistors","I129";
;
$LOCATION"R420"
CDS_LOCATION"R420"
$SEC"1"
CDS_SEC"1"
VALUE"NS"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"12;
"B<0>"
$PN"2"169;
%"RSMD0805"
"1","(1575,4575)","0","resistors","I130";
;
$LOCATION"R418"
CDS_LOCATION"R418"
$SEC"1"
CDS_SEC"1"
VALUE"1000"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"
$PN"1"11;
"B<0>"
$PN"2"13;
%"RSMD0805"
"1","(1750,4425)","1","resistors","I131";
;
$LOCATION"R419"
CDS_LOCATION"R419"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"
$PN"1"168;
"B<0>"
$PN"2"13;
%"CSMD0805"
"1","(1875,4425)","1","capacitors","I132";
;
$LOCATION"C217"
CDS_LOCATION"C217"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0805"
VALUE"5PF"
TOL"5%"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"
$PN"2"13;
"A<0>"
$PN"1"168;
%"TESTPOINT_L"
"1","(-3600,4525)","2","misc","I133";
;
$LOCATION"TP53"
CDS_LOCATION"TP53"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"
$PN"1"2;
%"TESTPOINT_L"
"1","(2325,4775)","0","misc","I134";
;
$LOCATION"TP52"
CDS_LOCATION"TP52"
$SEC"1"
CDS_SEC"1"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"169;
%"74LV07A"
"1","(-3550,2350)","2","ttl","I135";
;
$LOCATION"U221"
CDS_LOCATION"U221"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl";
"VCC"
$PN"14"106;
"GND"
$PN"7"73;
"Y6"
$PN"12"0;
"Y5"
$PN"10"0;
"Y4"
$PN"8"109;
"Y3"
$PN"6"98;
"Y2"
$PN"4"96;
"Y1"
$PN"2"97;
"A6"
$PN"13"111;
"A5"
$PN"11"111;
"A4"
$PN"9"76;
"A3"
$PN"5"75;
"A2"
$PN"3"74;
"A1"
$PN"1"178;
%"74LV07A"
"1","(-3550,1825)","2","ttl","I136";
;
$LOCATION"U222"
CDS_LOCATION"U222"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl";
"VCC"
$PN"14"107;
"GND"
$PN"7"110;
"Y6"
$PN"12"0;
"Y5"
$PN"10"0;
"Y4"
$PN"8"134;
"Y3"
$PN"6"135;
"Y2"
$PN"4"136;
"Y1"
$PN"2"137;
"A6"
$PN"13"144;
"A5"
$PN"11"144;
"A4"
$PN"9"57;
"A3"
$PN"5"70;
"A2"
$PN"3"77;
"A1"
$PN"1"69;
%"OUTPORT"
"1","(-4200,2475)","2","standard","I138";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"97;
%"OUTPORT"
"1","(-4200,2425)","2","standard","I139";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"96;
%"OUTPORT"
"1","(-4200,2375)","2","standard","I140";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"98;
%"OUTPORT"
"1","(-4200,2325)","2","standard","I141";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"109;
%"OUTPORT"
"1","(-4175,1975)","2","standard","I142";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"137;
%"OUTPORT"
"1","(-4175,1925)","2","standard","I143";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"136;
%"OUTPORT"
"1","(-4175,1875)","2","standard","I144";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"135;
%"OUTPORT"
"1","(-4175,1825)","2","standard","I145";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"134;
%"CSMD0603"
"1","(-3575,2750)","0","capacitors","I146";
;
$LOCATION"C218"
CDS_LOCATION"C218"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
VALUE"0.1UF"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"
$PN"2"73;
"A<0>"
$PN"1"106;
%"CSMD0603"
"1","(-3550,2175)","0","capacitors","I147";
;
$LOCATION"C219"
CDS_LOCATION"C219"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0603"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0603"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"
$PN"2"110;
"A<0>"
$PN"1"107;
%"RSMD0805"
"1","(-3825,1650)","1","resistors","I149";
;
$LOCATION"R431"
CDS_LOCATION"R431"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"132;
"B<0>"
$PN"2"137;
%"RSMD0805"
"1","(-3875,1650)","1","resistors","I150";
;
$LOCATION"R430"
CDS_LOCATION"R430"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"132;
"B<0>"
$PN"2"136;
%"RSMD0805"
"1","(-3925,1650)","1","resistors","I151";
;
$LOCATION"R428"
CDS_LOCATION"R428"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"132;
"B<0>"
$PN"2"135;
%"RSMD0805"
"1","(-3975,1650)","1","resistors","I152";
;
$LOCATION"R426"
CDS_LOCATION"R426"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"132;
"B<0>"
$PN"2"134;
%"RSMD0805"
"1","(-3900,2200)","1","resistors","I153";
;
$LOCATION"R429"
CDS_LOCATION"R429"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"131;
"B<0>"
$PN"2"97;
%"RSMD0805"
"1","(-3950,2200)","1","resistors","I154";
;
$LOCATION"R427"
CDS_LOCATION"R427"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"131;
"B<0>"
$PN"2"96;
%"RSMD0805"
"1","(-4000,2200)","1","resistors","I155";
;
$LOCATION"R425"
CDS_LOCATION"R425"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"131;
"B<0>"
$PN"2"98;
%"RSMD0805"
"1","(-4050,2200)","1","resistors","I156";
;
$LOCATION"R424"
CDS_LOCATION"R424"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"131;
"B<0>"
$PN"2"109;
%"74LV07A"
"1","(2950,3775)","0","ttl","I157";
;
$LOCATION"U223"
CDS_LOCATION"U223"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl";
"VCC"
$PN"14"143;
"GND"
$PN"7"149;
"Y6"
$PN"12"0;
"Y5"
$PN"10"138;
"Y4"
$PN"8"139;
"Y3"
$PN"6"140;
"Y2"
$PN"4"141;
"Y1"
$PN"2"142;
"A6"
$PN"13"0;
"A5"
$PN"11"153;
"A4"
$PN"9"154;
"A3"
$PN"5"42;
"A2"
$PN"3"161;
"A1"
$PN"1"37;
%"OUTPORT"
"1","(3475,3900)","0","standard","I158";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"142;
%"OUTPORT"
"1","(3475,3850)","0","standard","I159";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"141;
%"OUTPORT"
"1","(3475,3800)","0","standard","I160";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"140;
%"OUTPORT"
"1","(3475,3750)","0","standard","I161";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"139;
%"OUTPORT"
"1","(3475,3700)","0","standard","I162";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"138;
%"CSMD0603"
"1","(2950,4275)","0","capacitors","I163";
;
$LOCATION"C220"
CDS_LOCATION"C220"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PART_NAME"CSMD0603"
PACKTYPE"0603"
VALUE"0.1UF"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
TOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors";
"B<0>"
$PN"2"143;
"A<0>"
$PN"1"149;
%"RSMD0805"
"1","(3375,4125)","1","resistors","I164";
;
$LOCATION"R436"
CDS_LOCATION"R436"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"138;
"B<0>"
$PN"2"128;
%"RSMD0805"
"1","(3350,4125)","1","resistors","I165";
;
$LOCATION"R435"
CDS_LOCATION"R435"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"139;
"B<0>"
$PN"2"128;
%"RSMD0805"
"1","(3325,4125)","1","resistors","I166";
;
$LOCATION"R434"
CDS_LOCATION"R434"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"140;
"B<0>"
$PN"2"128;
%"RSMD0805"
"1","(3300,4125)","1","resistors","I167";
;
$LOCATION"R433"
CDS_LOCATION"R433"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"141;
"B<0>"
$PN"2"128;
%"RSMD0805"
"1","(3250,4125)","1","resistors","I168";
;
$LOCATION"R432"
CDS_LOCATION"R432"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"142;
"B<0>"
$PN"2"128;
%"74LV07A"
"1","(-1100,4400)","0","ttl","I169";
;
$LOCATION"U224"
CDS_LOCATION"U224"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl";
"VCC"
$PN"14"129;
"GND"
$PN"7"130;
"Y6"
$PN"12"0;
"Y5"
$PN"10"0;
"Y4"
$PN"8"0;
"Y3"
$PN"6"7;
"Y2"
$PN"4"17;
"Y1"
$PN"2"18;
"A6"
$PN"13"6;
"A5"
$PN"11"6;
"A4"
$PN"9"6;
"A3"
$PN"5"147;
"A2"
$PN"3"145;
"A1"
$PN"1"146;
%"CSMD0603"
"1","(-1075,4775)","0","capacitors","I170";
;
$LOCATION"C221"
CDS_LOCATION"C221"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0603"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0603"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"
$PN"2"129;
"A<0>"
$PN"1"130;
%"INPORT"
"1","(-1675,4525)","0","standard","I171";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"146;
%"INPORT"
"1","(-1675,4475)","0","standard","I172";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"145;
%"INPORT"
"1","(-1675,4425)","0","standard","I173";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"147;
%"74LV07A"
"1","(75,4450)","0","ttl","I174";
;
$LOCATION"U225"
CDS_LOCATION"U225"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl";
"VCC"
$PN"14"14;
"GND"
$PN"7"41;
"Y6"
$PN"12"0;
"Y5"
$PN"10"29;
"Y4"
$PN"8"61;
"Y3"
$PN"6"60;
"Y2"
$PN"4"30;
"Y1"
$PN"2"28;
"A6"
$PN"13"58;
"A5"
$PN"11"172;
"A4"
$PN"9"173;
"A3"
$PN"5"174;
"A2"
$PN"3"15;
"A1"
$PN"1"16;
%"OUTPORT"
"1","(600,4575)","0","standard","I175";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"28;
%"OUTPORT"
"1","(600,4525)","0","standard","I176";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"30;
%"OUTPORT"
"1","(600,4475)","0","standard","I177";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"60;
%"OUTPORT"
"1","(600,4425)","0","standard","I178";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"61;
%"RSMD0603"
"1","(-775,4300)","1","resistors","I179";
;
$LOCATION"R437"
CDS_LOCATION"R437"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"123;
"B<0>"
$PN"2"7;
%"RSMD0603"
"1","(-725,4300)","1","resistors","I180";
;
$LOCATION"R438"
CDS_LOCATION"R438"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"123;
"B<0>"
$PN"2"17;
%"RSMD0603"
"1","(-675,4300)","1","resistors","I181";
;
$LOCATION"R439"
CDS_LOCATION"R439"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"123;
"B<0>"
$PN"2"18;
%"RSMD0603"
"1","(525,4150)","1","resistors","I183";
;
$LOCATION"R443"
CDS_LOCATION"R443"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%";
"A<0>"
$PN"1"59;
"B<0>"
$PN"2"28;
%"RSMD0603"
"1","(475,4175)","1","resistors","I184";
;
$LOCATION"R442"
CDS_LOCATION"R442"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"59;
"B<0>"
$PN"2"30;
%"RSMD0603"
"1","(375,4150)","1","resistors","I185";
;
$LOCATION"R440"
CDS_LOCATION"R440"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"59;
"B<0>"
$PN"2"61;
%"RSMD0603"
"1","(425,4150)","1","resistors","I186";
;
$LOCATION"R441"
CDS_LOCATION"R441"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"59;
"B<0>"
$PN"2"60;
%"CSMD0603"
"1","(100,4825)","0","capacitors","I187";
;
$LOCATION"C222"
CDS_LOCATION"C222"
$SEC"1"
CDS_SEC"1"
VALUE"0.1UF"
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"
$PN"2"14;
"A<0>"
$PN"1"41;
%"OUTPORT"
"1","(600,4375)","0","standard","I188";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"29;
%"RSMD0603"
"1","(325,4150)","1","resistors","I189";
;
$LOCATION"R444"
CDS_LOCATION"R444"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"
$PN"1"59;
"B<0>"
$PN"2"29;
%"74LVC07A"
"1","(175,725)","0","ttl","I190";
;
$LOCATION"U226"
CDS_LOCATION"U226"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150";
"VCC"
$PN"14"124;
"GND"
$PN"7"125;
"Y6"
$PN"12"115;
"Y5"
$PN"10"43;
"Y4"
$PN"8"117;
"Y3"
$PN"6"118;
"Y2"
$PN"4"116;
"Y1"
$PN"2"119;
"A6"
$PN"13"34;
"A5"
$PN"11"114;
"A4"
$PN"9"52;
"A3"
$PN"5"164;
"A2"
$PN"3"165;
"A1"
$PN"1"166;
%"INPORT"
"1","(-650,650)","0","standard","I191";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"114;
%"OUTPORT"
"1","(1150,850)","0","standard","I192";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"119;
%"OUTPORT"
"1","(1150,750)","0","standard","I193";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"118;
%"OUTPORT"
"1","(1150,800)","0","standard","I194";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"116;
%"OUTPORT"
"1","(1150,700)","0","standard","I195";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"117;
%"OUTPORT"
"1","(1125,625)","0","standard","I196";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"115;
%"CSMD0603"
"1","(200,1075)","0","capacitors","I197";
;
$LOCATION"C223"
CDS_LOCATION"C223"
$SEC"1"
CDS_SEC"1"
VALUE"0.1UF"
PART_NAME"CSMD0603"
PACKTYPE"0603"
VOLTAGE"50V"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
TOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors";
"B<0>"
$PN"2"125;
"A<0>"
$PN"1"124;
%"RSMD0603"
"1","(-100,325)","1","resistors","I198";
;
$LOCATION"R445"
CDS_LOCATION"R445"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"121;
"B<0>"
$PN"2"43;
%"RSMD0603"
"1","(900,1075)","2","resistors","I200";
;
$LOCATION"R448"
CDS_LOCATION"R448"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"
$PN"1"54;
"B<0>"
$PN"2"119;
%"RSMD0603"
"1","(1150,1050)","2","resistors","I201";
;
$LOCATION"R450"
CDS_LOCATION"R450"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"54;
"B<0>"
$PN"2"116;
%"RSMD0603"
"1","(775,1025)","2","resistors","I202";
;
$LOCATION"R446"
CDS_LOCATION"R446"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"54;
"B<0>"
$PN"2"118;
%"RSMD0603"
"1","(1050,1000)","2","resistors","I203";
;
$LOCATION"R449"
CDS_LOCATION"R449"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"54;
"B<0>"
$PN"2"117;
%"RSMD0603"
"1","(825,975)","2","resistors","I204";
;
$LOCATION"R447"
CDS_LOCATION"R447"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"54;
"B<0>"
$PN"2"115;
%"OUTPORT"
"1","(-2625,2350)","2","standard","I205";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"108;
%"OUTPORT"
"1","(-2625,2300)","2","standard","I206";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"78;
%"OUTPORT"
"1","(-2625,2200)","2","standard","I207";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"101;
%"OUTPORT"
"1","(-2625,2150)","2","standard","I208";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"95;
%"OUTPORT"
"1","(-2625,2050)","2","standard","I209";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"100;
%"OUTPORT"
"1","(-2625,2000)","2","standard","I210";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"65;
%"OUTPORT"
"1","(-2625,1850)","2","standard","I211";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"99;
%"OUTPORT"
"1","(-2625,1800)","2","standard","I212";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"90;
%"TESTPOINT_L"
"1","(300,3850)","2","misc","I227";
;
$LOCATION"TP67"
CDS_LOCATION"TP67"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"
$PN"1"27;
%"TESTPOINT_L"
"1","(300,3550)","2","misc","I228";
;
$LOCATION"TP68"
CDS_LOCATION"TP68"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"
$PN"1"32;
%"OUTPORT"
"1","(2500,2350)","0","standard","I229";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"88;
%"FCI_61083-101400LF"
"1","(1450,2500)","0","misc","I23";
;
$LOCATION"U65"
CDS_LOCATION"U65"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300";
"102"
$PN"102"53;
"100"
$PN"100"0;
"96"
$PN"96"167;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"167;
"88"
$PN"88"0;
"84"
$PN"84"120;
"82"
$PN"82"122;
"80"
$PN"80"155;
"76"
$PN"76"55;
"78"
$PN"78"155;
"74"
$PN"74"56;
"72"
$PN"72"167;
"70"
$PN"70"80;
"66"
$PN"66"167;
"68"
$PN"68"79;
"64"
$PN"64"50;
"62"
$PN"62"148;
"60"
$PN"60"51;
"58"
$PN"58"51;
"56"
$PN"56"0;
"52"
$PN"52"167;
"50"
$PN"50"0;
"54"
$PN"54"0;
"48"
$PN"48"0;
"46"
$PN"46"167;
"42"
$PN"42"0;
"40"
$PN"40"167;
"44"
$PN"44"0;
"38"
$PN"38"172;
"36"
$PN"36"52;
"34"
$PN"34"167;
"32"
$PN"32"43;
"30"
$PN"30"164;
"28"
$PN"28"167;
"26"
$PN"26"165;
"24"
$PN"24"166;
"22"
$PN"22"167;
"20"
$PN"20"34;
"18"
$PN"18"33;
"16"
$PN"16"167;
"14"
$PN"14"32;
"12"
$PN"12"0;
"10"
$PN"10"21;
"8"
$PN"8"31;
"6"
$PN"6"35;
"4"
$PN"4"36;
"2"
$PN"2"27;
"101"
$PN"101"44;
"99"
$PN"99"0;
"95"
$PN"95"167;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"167;
"87"
$PN"87"0;
"83"
$PN"83"82;
"81"
$PN"81"81;
"79"
$PN"79"158;
"75"
$PN"75"83;
"77"
$PN"77"167;
"73"
$PN"73"84;
"71"
$PN"71"167;
"69"
$PN"69"85;
"65"
$PN"65"167;
"67"
$PN"67"86;
"63"
$PN"63"87;
"61"
$PN"61"88;
"59"
$PN"59"127;
"57"
$PN"57"127;
"55"
$PN"55"0;
"51"
$PN"51"167;
"49"
$PN"49"0;
"53"
$PN"53"0;
"47"
$PN"47"153;
"45"
$PN"45"167;
"41"
$PN"41"162;
"39"
$PN"39"167;
"43"
$PN"43"163;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"167;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"167;
"25"
$PN"25"154;
"23"
$PN"23"42;
"21"
$PN"21"167;
"19"
$PN"19"161;
"15"
$PN"15"167;
"17"
$PN"17"37;
"13"
$PN"13"0;
"9"
$PN"9"159;
"11"
$PN"11"0;
"5"
$PN"5"169;
"7"
$PN"7"160;
"3"
$PN"3"170;
"1"
$PN"1"171;
%"OUTPORT"
"1","(2500,2300)","0","standard","I230";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"87;
%"OUTPORT"
"1","(2500,2200)","0","standard","I231";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"86;
%"OUTPORT"
"1","(2500,2150)","0","standard","I232";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"85;
%"OUTPORT"
"1","(2500,2050)","0","standard","I233";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"84;
%"OUTPORT"
"1","(2500,2000)","0","standard","I234";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"83;
%"OUTPORT"
"1","(2500,1850)","0","standard","I235";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"81;
%"OUTPORT"
"1","(2500,1800)","0","standard","I236";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"82;
%"74LV06A"
"1","(-2875,4400)","0","ttl","I237";
;
$LOCATION"U219"
CDS_LOCATION"U219"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150";
"GND"
$PN"7"5;
"VCC"
$PN"14"1;
"Y6"
$PN"12"0;
"Y5"
$PN"10"0;
"Y4"
$PN"8"0;
"Y3"
$PN"6"0;
"Y2"
$PN"4"0;
"Y1"
$PN"2"4;
"A6"
$PN"13"3;
"A5"
$PN"11"3;
"A4"
$PN"9"3;
"A3"
$PN"5"3;
"A2"
$PN"3"3;
"A1"
$PN"1"2;
%"CSMD0603"
"1","(-2850,4800)","0","capacitors","I238";
;
$LOCATION"C224"
CDS_LOCATION"C224"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
PART_NAME"CSMD0603"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"
$PN"2"5;
"A<0>"
$PN"1"1;
%"RSMD0603"
"1","(-2325,4375)","1","resistors","I239";
;
$LOCATION"R421"
CDS_LOCATION"R421"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%";
"A<0>"
$PN"1"10;
"B<0>"
$PN"2"4;
%"OUTPORT"
"1","(-2125,4525)","0","standard","I240";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"4;
%"TESTPOINT_L"
"1","(300,3800)","2","misc","I241";
;
$LOCATION"TP64"
CDS_LOCATION"TP64"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"
$PN"1"36;
%"TESTPOINT_L"
"1","(300,3750)","2","misc","I242";
;
$LOCATION"TP65"
CDS_LOCATION"TP65"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"
$PN"1"35;
%"TESTPOINT_L"
"1","(300,3700)","2","misc","I243";
;
$LOCATION"TP66"
CDS_LOCATION"TP66"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"31;
%"TESTPOINT_L"
"1","(2550,3850)","0","misc","I244";
;
$LOCATION"TP69"
CDS_LOCATION"TP69"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"171;
%"TESTPOINT_L"
"1","(2550,3800)","0","misc","I245";
;
$LOCATION"TP70"
CDS_LOCATION"TP70"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"170;
%"TESTPOINT_L"
"1","(2550,3700)","0","misc","I247";
;
$LOCATION"TP71"
CDS_LOCATION"TP71"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"160;
%"TESTPOINT_L"
"1","(2550,3650)","0","misc","I248";
;
$LOCATION"TP72"
CDS_LOCATION"TP72"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"159;
%"TESTPOINT_L"
"1","(-600,3850)","0","misc","I249";
;
$LOCATION"TP60"
CDS_LOCATION"TP60"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"
$PN"1"175;
%"TESTPOINT_L"
"1","(-600,3600)","0","misc","I250";
;
$LOCATION"TP62"
CDS_LOCATION"TP62"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"
$PN"1"24;
%"TESTPOINT_L"
"1","(-600,3550)","0","misc","I251";
;
$LOCATION"TP63"
CDS_LOCATION"TP63"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"
$PN"1"23;
%"TESTPOINT_L"
"1","(-600,3650)","0","misc","I252";
;
$LOCATION"TP61"
CDS_LOCATION"TP61"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"22;
%"TESTPOINT_L"
"1","(-2850,3850)","2","misc","I253";
;
$LOCATION"TP54"
CDS_LOCATION"TP54"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"
$PN"1"177;
%"TESTPOINT_L"
"1","(-2850,3550)","2","misc","I254";
;
$LOCATION"TP59"
CDS_LOCATION"TP59"
$SEC"1"
CDS_SEC"1"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"20;
%"LED_1206"
"1","(-3275,4800)","5","misc","I255";
;
$LOCATION"LED4"
CDS_LOCATION"LED4"
$SEC"1"
CDS_SEC"1"
COLOR"RED"
VALUE"RED"
PACKTYPE"1206"
VOLTAGE"16V"
CDS_LMAN_SYM_OUTLINE"-25,75,100,-25"
NEEDS_NO_SIZE"TRUE"
ABBREV"LED"
TITLE"LED"
CDS_LIB"misc";
"A"
$PN"2"180;
"B"
$PN"1"1;
%"TESTPOINT_L"
"1","(-2350,4750)","7","misc","I256";
;
$LOCATION"TP40"
CDS_LOCATION"TP40"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"
$PN"1"4;
%"TESTPOINT_L"
"1","(-3075,4900)","7","misc","I257";
;
$LOCATION"TP41"
CDS_LOCATION"TP41"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"1;
%"INPORT"
"1","(-650,2350)","2","standard","I40";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"46;
%"INPORT"
"1","(-650,2300)","2","standard","I41";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"68;
%"INPORT"
"1","(-650,2200)","2","standard","I42";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"63;
%"INPORT"
"1","(-650,2150)","2","standard","I43";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"64;
%"INPORT"
"1","(-650,2050)","2","standard","I44";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"67;
%"INPORT"
"1","(-650,2000)","2","standard","I45";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"66;
%"INPORT"
"1","(-650,1850)","2","standard","I46";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"71;
%"INPORT"
"1","(-650,1800)","2","standard","I47";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"92;
%"INPORT"
"1","(350,2350)","0","standard","I54";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"148;
%"INPORT"
"1","(350,2300)","0","standard","I55";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"50;
%"INPORT"
"1","(350,2200)","0","standard","I56";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"79;
%"INPORT"
"1","(350,2150)","0","standard","I57";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"80;
%"INPORT"
"1","(350,2050)","0","standard","I58";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"56;
%"INPORT"
"1","(350,2000)","0","standard","I59";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"55;
%"INPORT"
"1","(350,1850)","0","standard","I60";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"122;
%"INPORT"
"1","(350,1800)","0","standard","I61";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"120;
END.
