<annotationInfo>
<annotationInfo>
<item  id="23" filename="./sliding_win.h" linenumber="78" name="trunc_ln203" contextFuncName="sliding_win_1in2out&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, 1024&gt;" moduleName="Loop_sliding_win_del" rtlName="trunc_ln203_fu_176_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="24" filename="./sliding_win.h" linenumber="75" name="i" contextFuncName="sliding_win_1in2out&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, 1024&gt;" moduleName="Loop_sliding_win_del" rtlName="i_fu_180_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="43" filename="./sliding_win.h" linenumber="75" name="icmp_ln75" contextFuncName="sliding_win_1in2out&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, 1024&gt;" moduleName="Loop_sliding_win_del" rtlName="icmp_ln75_fu_186_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="21" filename="./sliding_win.h" linenumber="83" name="i2_0_i_01_cast" contextFuncName="sliding_win_1in2out&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, 1024&gt;" moduleName="Loop_sliding_win_out" rtlName="i2_0_i_01_cast_fu_221_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="25" filename="./sliding_win.h" linenumber="87" name="tmp" contextFuncName="sliding_win_1in2out&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, 1024&gt;" moduleName="Loop_sliding_win_out" rtlName="tmp_reg_258" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="37" filename="./sliding_win.h" linenumber="87" name="tmp_2" contextFuncName="sliding_win_1in2out&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, 1024&gt;" moduleName="Loop_sliding_win_out" rtlName="tmp_2_reg_262" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="48" filename="./sliding_win.h" linenumber="83" name="add_ln83" contextFuncName="sliding_win_1in2out&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, 1024&gt;" moduleName="Loop_sliding_win_out" rtlName="add_ln83_fu_241_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="49" filename="./sliding_win.h" linenumber="83" name="empty" contextFuncName="sliding_win_1in2out&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, 1024&gt;" moduleName="Loop_sliding_win_out" rtlName="empty_fu_247_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="51" filename="./sliding_win.h" linenumber="83" name="icmp_ln83" contextFuncName="sliding_win_1in2out&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, 1024&gt;" moduleName="Loop_sliding_win_out" rtlName="icmp_ln83_fu_253_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="21" filename="./window_fn.h" linenumber="69" name="zext_ln69" contextFuncName="window_fn&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 0, 0&gt;, 1024, 2, 2&gt;" moduleName="window_fn" rtlName="zext_ln69_fu_199_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="25" filename="./window_fn.h" linenumber="72" name="tmp_1" contextFuncName="window_fn&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 0, 0&gt;, 1024, 2, 2&gt;" moduleName="window_fn" rtlName="tmp_1_fu_203_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="26" filename="./window_fn.h" linenumber="72" name="zext_ln1116" contextFuncName="window_fn&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 0, 0&gt;, 1024, 2, 2&gt;" moduleName="window_fn" rtlName="zext_ln1116_fu_213_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="29" filename="./window_fn.h" linenumber="72" name="zext_ln1117" contextFuncName="window_fn&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 0, 0&gt;, 1024, 2, 2&gt;" moduleName="window_fn" rtlName="grp_fu_267_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="32" filename="./window_fn.h" linenumber="72" name="mul_ln1118" contextFuncName="window_fn&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 0, 0&gt;, 1024, 2, 2&gt;" moduleName="window_fn" rtlName="hls_real2xfft_muleOg_U14" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="33" filename="./window_fn.h" linenumber="72" name="trunc_ln" contextFuncName="window_fn&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 0, 0&gt;, 1024, 2, 2&gt;" moduleName="window_fn" rtlName="trunc_ln_reg_348" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="38" filename="./window_fn.h" linenumber="72" name="zext_ln1117_1" contextFuncName="window_fn&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 0, 0&gt;, 1024, 2, 2&gt;" moduleName="window_fn" rtlName="grp_fu_273_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="41" filename="./window_fn.h" linenumber="72" name="mul_ln1118_1" contextFuncName="window_fn&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 0, 0&gt;, 1024, 2, 2&gt;" moduleName="window_fn" rtlName="hls_real2xfft_muleOg_U15" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="42" filename="./window_fn.h" linenumber="72" name="trunc_ln708_1" contextFuncName="window_fn&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 0, 0&gt;, 1024, 2, 2&gt;" moduleName="window_fn" rtlName="outdata_1_V_din" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="44" filename="./window_fn.h" linenumber="69" name="add_ln69" contextFuncName="window_fn&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 0, 0&gt;, 1024, 2, 2&gt;" moduleName="window_fn" rtlName="add_ln69_fu_219_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="45" filename="./window_fn.h" linenumber="69" name="empty_7" contextFuncName="window_fn&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 0, 0&gt;, 1024, 2, 2&gt;" moduleName="window_fn" rtlName="empty_7_fu_225_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="47" filename="./window_fn.h" linenumber="69" name="icmp_ln69" contextFuncName="window_fn&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 0, 0&gt;, 1024, 2, 2&gt;" moduleName="window_fn" rtlName="icmp_ln69_fu_241_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="16" filename="real2xfft.cpp" linenumber="75" name="i_01_cast" contextFuncName="hls_real2xfft" moduleName="Loop_real2xfft_outpu" rtlName="i_01_cast_fu_138_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="22" filename="real2xfft.cpp" linenumber="80" name="tmp_last_V" contextFuncName="hls_real2xfft" moduleName="Loop_real2xfft_outpu" rtlName="dout_TLAST_int" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="23" filename="real2xfft.cpp" linenumber="81" name="tmp_data" contextFuncName="hls_real2xfft" moduleName="Loop_real2xfft_outpu" rtlName="dout_TDATA_int" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="26" filename="real2xfft.cpp" linenumber="75" name="i" contextFuncName="hls_real2xfft" moduleName="Loop_real2xfft_outpu" rtlName="i_fu_158_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="27" filename="real2xfft.cpp" linenumber="75" name="trunc_ln75" contextFuncName="hls_real2xfft" moduleName="Loop_real2xfft_outpu" rtlName="trunc_ln75_fu_164_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="28" filename="real2xfft.cpp" linenumber="75" name="tmp" contextFuncName="hls_real2xfft" moduleName="Loop_real2xfft_outpu" rtlName="tmp_reg_193" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="56" filename="real2xfft.cpp" linenumber="72" name="_ln72" contextFuncName="hls_real2xfft" moduleName="hls_real2xfft" rtlName="window_fn_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="21" filename="./xfft2real.h" linenumber="77" name="trunc_ln" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_buff" rtlName="trunc_ln_fu_159_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="22" filename="./xfft2real.h" linenumber="77" name="zext_ln203" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_buff" rtlName="zext_ln203_fu_169_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="23" filename="./xfft2real.h" linenumber="77" name="trunc_ln203" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_buff" rtlName="trunc_ln203_fu_177_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="26" filename="./xfft2real.h" linenumber="77" name="tmp" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_buff" rtlName="tmp_fu_183_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="27" filename="./xfft2real.h" linenumber="71" name="i" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_buff" rtlName="i_fu_191_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="36" filename="./xfft2real.h" linenumber="77" name="tmp_data_M_imag_V_l" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_buff" rtlName="descramble_buf_1_M_imag_V_d0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="48" filename="./xfft2real.h" linenumber="71" name="icmp_ln71" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_buff" rtlName="icmp_ln71_fu_209_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="14" filename="./xfft2real.h" linenumber="80" name="icmp_ln80" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="icmp_ln80_fu_247_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="16" filename="./xfft2real.h" linenumber="80" name="i" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="i_fu_253_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="22" filename="./xfft2real.h" linenumber="108" name="zext_ln1265" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="zext_ln1265_fu_327_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="23" filename="./xfft2real.h" linenumber="99" name="trunc_ln99" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="trunc_ln99_fu_288_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="24" filename="./xfft2real.h" linenumber="99" name="zext_ln99" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="zext_ln99_fu_292_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="27" filename="./xfft2real.h" linenumber="99" name="tmp" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="tmp_fu_300_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="28" filename="./xfft2real.h" linenumber="99" name="icmp_ln99" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="icmp_ln99_fu_310_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="31" filename="./xfft2real.h" linenumber="99" name="p_Val2_s" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="p_Val2_s_fu_333_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="36" filename="./xfft2real.h" linenumber="99" name="p_Val2_1" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="p_Val2_1_fu_338_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="37" filename="./xfft2real.h" linenumber="101" name="icmp_ln101" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="icmp_ln101_fu_259_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="40" filename="./xfft2real.h" linenumber="104" name="sub_ln104" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="sub_ln104_fu_265_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="41" filename="./xfft2real.h" linenumber="104" name="trunc_ln104" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="trunc_ln104_fu_271_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="42" filename="./xfft2real.h" linenumber="104" name="zext_ln104" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="zext_ln104_fu_283_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="47" filename="./xfft2real.h" linenumber="104" name="tmp_3" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="tmp_3_reg_676" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="50" filename="./xfft2real.h" linenumber="104" name="p_Val2_3" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="p_Val2_3_fu_343_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="53" filename="./xfft2real.h" linenumber="104" name="p_Val2_2" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="p_Val2_2_fu_316_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="54" filename="./xfft2real.h" linenumber="104" name="p_Val2_4" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="p_Val2_4_fu_321_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="55" filename="./xfft2real.h" linenumber="106" name="rhs_V" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="rhs_V_fu_348_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="56" filename="./xfft2real.h" linenumber="106" name="rhs_V_3" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="rhs_V_3_fu_352_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="57" filename="./xfft2real.h" linenumber="106" name="lhs_V" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="lhs_V_fu_355_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="58" filename="./xfft2real.h" linenumber="106" name="ret_V" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="ret_V_fu_359_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="59" filename="./xfft2real.h" linenumber="106" name="zext_ln1148" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="zext_ln1148_fu_493_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="60" filename="./xfft2real.h" linenumber="107" name="ret_V_3" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="ret_V_3_fu_365_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="61" filename="./xfft2real.h" linenumber="107" name="zext_ln1148_2" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="zext_ln1148_2_fu_415_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="62" filename="./xfft2real.h" linenumber="106" name="tmp_4" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="tmp_4_fu_549_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="63" filename="./xfft2real.h" linenumber="106" name="sub_ln1148" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="sub_ln1148_fu_496_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="64" filename="./xfft2real.h" linenumber="106" name="trunc_ln1148_1" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="trunc_ln1148_1_reg_889" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="65" filename="./xfft2real.h" linenumber="106" name="trunc_ln1148_2" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="trunc_ln1148_2_fu_556_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="66" filename="./xfft2real.h" linenumber="106" name="sub_ln1148_1" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="sub_ln1148_1_fu_531_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="67" filename="./xfft2real.h" linenumber="106" name="f_M_real_V" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="f_M_real_V_fu_565_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="68" filename="./xfft2real.h" linenumber="106" name="lhs_V_4" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="lhs_V_4_fu_371_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="69" filename="./xfft2real.h" linenumber="106" name="ret_V_1" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="ret_V_1_fu_375_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="70" filename="./xfft2real.h" linenumber="106" name="zext_ln1148_1" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="zext_ln1148_1_fu_512_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="71" filename="./xfft2real.h" linenumber="107" name="ret_V_2" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="ret_V_2_fu_381_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="72" filename="./xfft2real.h" linenumber="106" name="tmp_5" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="tmp_5_fu_572_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="73" filename="./xfft2real.h" linenumber="106" name="sub_ln1148_2" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="sub_ln1148_2_fu_515_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="74" filename="./xfft2real.h" linenumber="106" name="trunc_ln1148_4" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="trunc_ln1148_4_reg_894" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="75" filename="./xfft2real.h" linenumber="106" name="trunc_ln1148_5" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="trunc_ln1148_5_fu_579_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="76" filename="./xfft2real.h" linenumber="106" name="sub_ln1148_3" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="sub_ln1148_3_fu_536_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="77" filename="./xfft2real.h" linenumber="106" name="f_M_imag_V" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="f_M_imag_V_fu_588_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="78" filename="./xfft2real.h" linenumber="107" name="r_V" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="r_V_fu_418_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="79" filename="./xfft2real.h" linenumber="107" name="tmp_6" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="tmp_6_fu_423_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="80" filename="./xfft2real.h" linenumber="107" name="trunc_ln1148_7" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="trunc_ln1148_7_reg_815" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="81" filename="./xfft2real.h" linenumber="107" name="sub_ln1148_4" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="sub_ln1148_4_fu_431_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="82" filename="./xfft2real.h" linenumber="107" name="trunc_ln1148_8" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="trunc_ln1148_8_fu_436_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="83" filename="./xfft2real.h" linenumber="107" name="select_ln1148" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="select_ln1148_fu_446_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="84" filename="./xfft2real.h" linenumber="107" name="tmp_7" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="tmp_7_reg_820" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="85" filename="./xfft2real.h" linenumber="107" name="sub_ln1148_5" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="sub_ln1148_5_fu_454_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="86" filename="./xfft2real.h" linenumber="107" name="trunc_ln1148_s" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="trunc_ln1148_s_reg_845" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="87" filename="./xfft2real.h" linenumber="107" name="trunc_ln1148_3" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="trunc_ln1148_3_reg_825" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="88" filename="./xfft2real.h" linenumber="107" name="sub_ln1148_6" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="sub_ln1148_6_fu_470_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="89" filename="./xfft2real.h" linenumber="107" name="select_ln1148_2" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="select_ln1148_2_fu_475_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="94" filename="./xfft2real.h" linenumber="108" name="sext_ln1118" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="sext_ln1118_fu_481_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="95" filename="./xfft2real.h" linenumber="108" name="sext_ln1118_1" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="sext_ln1118_1_fu_484_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="96" filename="./xfft2real.h" linenumber="108" name="sext_ln1118_2" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="sext_ln1118_2_fu_487_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="97" filename="./xfft2real.h" linenumber="108" name="sext_ln1118_3" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="sext_ln1118_3_fu_490_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="98" filename="./xfft2real.h" linenumber="108" name="mul_ln700" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="hls_xfft2real_muldEe_U8" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="99" filename="./xfft2real.h" linenumber="108" name="mul_ln1193" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="hls_xfft2real_maceOg_U10" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="100" filename="./xfft2real.h" linenumber="108" name="ret_V_4" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="hls_xfft2real_maceOg_U10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="101" filename="./xfft2real.h" linenumber="108" name="p_r_V" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="p_r_V_fu_595_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="102" filename="./xfft2real.h" linenumber="108" name="mul_ln700_1" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="hls_xfft2real_macfYi_U11" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="103" filename="./xfft2real.h" linenumber="108" name="mul_ln1192" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="hls_xfft2real_muldEe_U9" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="104" filename="./xfft2real.h" linenumber="108" name="ret_V_5" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="hls_xfft2real_macfYi_U11" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="105" filename="./xfft2real.h" linenumber="108" name="p_Val2_13" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="p_Val2_13_fu_604_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="106" filename="./xfft2real.h" linenumber="109" name="cdata_M_real_V_1" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="cdata_M_real_V_1_fu_613_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="107" filename="./xfft2real.h" linenumber="109" name="add_ln703_1" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="add_ln703_1_fu_619_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="110" filename="./xfft2real.h" linenumber="102" name="cdata_M_real_V" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="cdata_M_real_V_fu_541_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="111" filename="./xfft2real.h" linenumber="102" name="sub_ln703" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="sub_ln703_fu_545_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
<item  id="116" filename="./xfft2real.h" linenumber="111" name="tmp_1" contextFuncName="xfft2real&lt;std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, std::complex&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt; &gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="dout_V_TDATA_int" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="Z:\FPGA\project\triad_finder\tom\HLS\hls_designs"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<\/annotationInfo>
</annotationInfo>
