

================================================================
== Vitis HLS Report for 'tpgBackground'
================================================================
* Date:           Mon Jun 17 21:37:58 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.73 ns|  4.828 ns|     1.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+------------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min   |     max    | min |     max    |   Type  |
    +---------+------------+----------+------------+-----+------------+---------+
    |        1|  4295360506|  6.734 ns|  28.925 sec|    1|  4295360506|       no|
    +---------+------------+----------+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+----------+-----+-------+-----------------------------------------------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute)  |   Interval  |                    Pipeline                   |
        |                      Instance                      |                  Module                 |   min   |   max   |    min    |    max   | min |  max  |                      Type                     |
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+----------+-----+-------+-----------------------------------------------+
        |grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_302  |tpgBackground_Pipeline_VITIS_LOOP_565_2  |        5|    65540|  33.670 ns|  0.441 ms|    1|  65536|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+----------+-----+-------+-----------------------------------------------+

        * Loop: 
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |                    |   Latency (cycles)   | Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |     max    |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_563_1  |        0|  4295360505|  8 ~ 65543|          -|          -|  0 ~ 65535|        no|
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_0_0_010244_lcssa251 = alloca i32 1"   --->   Operation 5 'alloca' 'p_0_0_010244_lcssa251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_0_0_09246_lcssa254 = alloca i32 1"   --->   Operation 6 'alloca' 'p_0_0_09246_lcssa254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_0_0_0248_lcssa257 = alloca i32 1"   --->   Operation 7 'alloca' 'p_0_0_0248_lcssa257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:549]   --->   Operation 8 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%outpix = alloca i32 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552]   --->   Operation 9 'alloca' 'outpix' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%outpix_1 = alloca i32 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552]   --->   Operation 10 'alloca' 'outpix_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%outpix_2 = alloca i32 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552]   --->   Operation 11 'alloca' 'outpix_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%hBarSel_2_0_loc_0 = alloca i32 1"   --->   Operation 12 'alloca' 'hBarSel_2_0_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%vBarSel_1_loc_0 = alloca i32 1"   --->   Operation 13 'alloca' 'vBarSel_1_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%hBarSel_0_loc_0 = alloca i32 1"   --->   Operation 14 'alloca' 'hBarSel_0_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%vBarSel_loc_0 = alloca i32 1"   --->   Operation 15 'alloca' 'vBarSel_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%hBarSel_3_0_loc_0 = alloca i32 1"   --->   Operation 16 'alloca' 'hBarSel_3_0_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %colorFormat_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.83ns)   --->   "%colorFormatLocal = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %colorFormat_val"   --->   Operation 18 'read' 'colorFormatLocal' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %colorFormat_val20_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %colorFormat_val20_c, i8 %colorFormatLocal"   --->   Operation 20 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %motionSpeed_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.83ns)   --->   "%motionSpeed_val_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %motionSpeed_val"   --->   Operation 22 'read' 'motionSpeed_val_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %patternId_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.83ns)   --->   "%patternId_val_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %patternId_val"   --->   Operation 24 'read' 'patternId_val_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %enableInput_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.83ns)   --->   "%enableInput_val_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %enableInput_val"   --->   Operation 26 'read' 'enableInput_val_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %passthruEndY_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.83ns)   --->   "%passthruEndY_val_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %passthruEndY_val"   --->   Operation 28 'read' 'passthruEndY_val_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %passthruEndX_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.83ns)   --->   "%passthruEndX_val_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %passthruEndX_val"   --->   Operation 30 'read' 'passthruEndX_val_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %passthruStartY_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.83ns)   --->   "%passthruStartY_val_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %passthruStartY_val"   --->   Operation 32 'read' 'passthruStartY_val_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %passthruStartX_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.83ns)   --->   "%passthruStartX_val_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %passthruStartX_val"   --->   Operation 34 'read' 'passthruStartX_val_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.83ns)   --->   "%loopWidth = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %width_val"   --->   Operation 36 'read' 'loopWidth' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%empty = trunc i16 %loopWidth"   --->   Operation 37 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %width_val7_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i11P0A, i11 %width_val7_c, i11 %empty"   --->   Operation 39 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.83ns)   --->   "%loopHeight = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %height_val"   --->   Operation 41 'read' 'loopHeight' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty_83 = trunc i16 %loopHeight"   --->   Operation 42 'trunc' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %height_val4_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i11P0A, i11 %height_val4_c, i11 %empty_83"   --->   Operation 44 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %ovrlayYUV, void @empty_29, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %srcYUV, void @empty_29, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.76ns)   --->   "%cmp8 = icmp_ne  i8 %enableInput_val_read, i8 0"   --->   Operation 47 'icmp' 'cmp8' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%s_load = load i32 %s"   --->   Operation 48 'load' 's_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%width_val_cast10 = zext i16 %loopWidth"   --->   Operation 49 'zext' 'width_val_cast10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%empty_84 = trunc i16 %loopWidth"   --->   Operation 50 'trunc' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.83ns)   --->   "%add_i = add i14 %empty_84, i14 7"   --->   Operation 51 'add' 'add_i' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%barWidth = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_i, i32 3, i32 13"   --->   Operation 52 'partselect' 'barWidth' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%empty_85 = trunc i32 %s_load"   --->   Operation 53 'trunc' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.76ns)   --->   "%cmp33_i = icmp_eq  i8 %colorFormatLocal, i8 0"   --->   Operation 54 'icmp' 'cmp33_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.83ns)   --->   "%add2_i = add i14 %empty_84, i14 15"   --->   Operation 55 'add' 'add2_i' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_cast = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %add2_i, i32 4, i32 13"   --->   Operation 56 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.78ns)   --->   "%barWidthMinSamples = add i10 %p_cast, i10 1023"   --->   Operation 57 'add' 'barWidthMinSamples' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%height_val_cast11 = zext i16 %loopHeight"   --->   Operation 58 'zext' 'height_val_cast11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%empty_86 = trunc i16 %loopHeight"   --->   Operation 59 'trunc' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.83ns)   --->   "%add5_i = add i14 %empty_86, i14 15"   --->   Operation 60 'add' 'add5_i' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %colorFormatLocal, i32 1, i32 7"   --->   Operation 61 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.77ns)   --->   "%icmp = icmp_ne  i7 %tmp_9, i7 0"   --->   Operation 62 'icmp' 'icmp' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %add5_i, i32 4, i32 13"   --->   Operation 63 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%barHeight_cast = zext i10 %tmp"   --->   Operation 64 'zext' 'barHeight_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.78ns)   --->   "%sub_i_i_i = add i11 %barHeight_cast, i11 2047"   --->   Operation 65 'add' 'sub_i_i_i' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.85ns)   --->   "%sub35_i = add i17 %width_val_cast10, i17 131071"   --->   Operation 66 'add' 'sub35_i' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.40ns)   --->   "%conv2_i_i15_i = select i1 %cmp33_i, i10 1023, i10 512"   --->   Operation 67 'select' 'conv2_i_i15_i' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.40ns)   --->   "%conv2_i_i_i295 = select i1 %cmp33_i, i10 0, i10 512"   --->   Operation 68 'select' 'conv2_i_i_i295' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.85ns)   --->   "%sub10_i = add i17 %height_val_cast11, i17 131071"   --->   Operation 69 'add' 'sub10_i' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%hBarSel_3_0_load = load i8 %hBarSel_3_0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1257->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 70 'load' 'hBarSel_3_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%vBarSel_load = load i3 %vBarSel" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1393->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 71 'load' 'vBarSel_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln1412 = zext i3 %vBarSel_load" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1412->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 72 'zext' 'zext_ln1412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%hBarSel_0_load = load i3 %hBarSel_0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1412->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 73 'load' 'hBarSel_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln1575 = zext i3 %hBarSel_0_load" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1575->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 74 'zext' 'zext_ln1575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%vBarSel_1_load = load i8 %vBarSel_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1575->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 75 'load' 'vBarSel_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%hBarSel_2_0_load = load i3 %hBarSel_2_0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1593->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 76 'load' 'hBarSel_2_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln563 = zext i3 %hBarSel_2_0_load" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 77 'zext' 'zext_ln563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln1257 = store i8 %hBarSel_3_0_load, i8 %hBarSel_3_0_loc_0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1257->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 78 'store' 'store_ln1257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%store_ln1412 = store i8 %zext_ln1412, i8 %vBarSel_loc_0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1412->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 79 'store' 'store_ln1412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln1575 = store i8 %zext_ln1575, i8 %hBarSel_0_loc_0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1575->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 80 'store' 'store_ln1575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln1575 = store i8 %vBarSel_1_load, i8 %vBarSel_1_loc_0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1575->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 81 'store' 'store_ln1575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%store_ln563 = store i8 %zext_ln563, i8 %hBarSel_2_0_loc_0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 82 'store' 'store_ln563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln549 = store i16 0, i16 %y" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:549]   --->   Operation 83 'store' 'store_ln549' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln563 = br void %VITIS_LOOP_565_2" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 84 'br' 'br_ln563' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.28>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%y_1 = load i16 %y"   --->   Operation 85 'load' 'y_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.85ns)   --->   "%icmp_ln563 = icmp_eq  i16 %y_1, i16 %loopHeight" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 86 'icmp' 'icmp_ln563' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.85ns)   --->   "%add_ln563 = add i16 %y_1, i16 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 87 'add' 'add_ln563' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln563 = br i1 %icmp_ln563, void %VITIS_LOOP_565_2.split, void %for.end105.loopexit" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 88 'br' 'br_ln563' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%outpix_load = load i10 %outpix"   --->   Operation 89 'load' 'outpix_load' <Predicate = (!icmp_ln563)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%outpix_1_load = load i10 %outpix_1"   --->   Operation 90 'load' 'outpix_1_load' <Predicate = (!icmp_ln563)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%outpix_2_load = load i10 %outpix_2"   --->   Operation 91 'load' 'outpix_2_load' <Predicate = (!icmp_ln563)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln563_1 = zext i16 %y_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 92 'zext' 'zext_ln563_1' <Predicate = (!icmp_ln563)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.85ns)   --->   "%ult = icmp_ult  i16 %y_1, i16 %passthruEndY_val_read"   --->   Operation 93 'icmp' 'ult' <Predicate = (!icmp_ln563)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.86ns)   --->   "%cmp11_i = icmp_eq  i17 %sub10_i, i17 %zext_ln563_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 94 'icmp' 'cmp11_i' <Predicate = (!icmp_ln563)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%empty_87 = wait i32 @_ssdm_op_Wait"   --->   Operation 95 'wait' 'empty_87' <Predicate = (!icmp_ln563)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.42ns)   --->   "%store_ln549 = store i16 %add_ln563, i16 %y" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:549]   --->   Operation 96 'store' 'store_ln549' <Predicate = (!icmp_ln563)> <Delay = 0.42>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%rampStart_load = load i10 %rampStart" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:750]   --->   Operation 97 'load' 'rampStart_load' <Predicate = (icmp_ln563)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln750 = zext i8 %motionSpeed_val_read" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:750]   --->   Operation 98 'zext' 'zext_ln750' <Predicate = (icmp_ln563)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.78ns)   --->   "%add_ln750 = add i10 %rampStart_load, i10 %zext_ln750" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:750]   --->   Operation 99 'add' 'add_ln750' <Predicate = (icmp_ln563)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%store_ln750 = store i10 %add_ln750, i10 %rampStart" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:750]   --->   Operation 100 'store' 'store_ln750' <Predicate = (icmp_ln563)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%ret_ln751 = ret" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:751]   --->   Operation 101 'ret' 'ret_ln751' <Predicate = (icmp_ln563)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.36>
ST_3 : Operation 102 [1/1] (0.28ns)   --->   "%rev = xor i1 %ult, i1 1"   --->   Operation 102 'xor' 'rev' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.85ns)   --->   "%cmp_i = icmp_eq  i16 %y_1, i16 0"   --->   Operation 103 'icmp' 'cmp_i' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [2/2] (1.51ns)   --->   "%call_ln563 = call void @tpgBackground_Pipeline_VITIS_LOOP_565_2, i10 %outpix_2_load, i10 %outpix_1_load, i10 %outpix_load, i16 %loopWidth, i30 %ovrlayYUV, i10 %conv2_i_i_i295, i10 %conv2_i_i15_i, i1 %cmp8, i8 %patternId_val_read, i30 %srcYUV, i8 %colorFormatLocal, i8 %empty_85, i1 %cmp33_i, i11 %barWidth, i11 %barWidth, i16 %y_1, i11 %sub_i_i_i, i10 %barWidthMinSamples, i1 %cmp11_i, i1 %cmp_i, i17 %sub35_i, i1 %icmp, i16 %passthruEndX_val_read, i16 %passthruStartX_val_read, i16 %passthruStartY_val_read, i1 %rev, i8 %hBarSel_3_0_loc_0, i8 %vBarSel_loc_0, i8 %hBarSel_0_loc_0, i8 %vBarSel_1_loc_0, i8 %hBarSel_2_0_loc_0, i10 %outpix_2, i10 %outpix_1, i10 %outpix, i10 %p_0_0_0248_lcssa257, i10 %p_0_0_09246_lcssa254, i10 %p_0_0_010244_lcssa251, i10 %blkYuv, i2 %tpgBarSelRgb_r, i10 %tpgBarSelYuv_y, i2 %tpgBarSelRgb_g, i10 %tpgBarSelYuv_u, i10 %tpgBarSelYuv_v, i8 %hBarSel_3_0, i11 %xBar_0, i2 %tpgBarSelRgb_b, i3 %tpgTartanBarArray, i3 %hBarSel_0, i10 %xCount_0, i10 %yCount, i3 %vBarSel, i10 %xCount_3_0, i1 %vHatch, i10 %yCount_1, i10 %whiYuv, i10 %blkYuv_1, i2 %tpgCheckerBoardArray, i3 %hBarSel_2_0, i10 %xCount_2_0, i10 %yCount_2, i8 %vBarSel_1, i28 %rSerie, i28 %gSerie, i28 %bSerie" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 104 'call' 'call_ln563' <Predicate = true> <Delay = 1.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%speclooptripcount_ln552 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 32767" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552]   --->   Operation 105 'speclooptripcount' 'speclooptripcount_ln552' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln563 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 106 'specloopname' 'specloopname_ln563' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/2] (0.00ns)   --->   "%call_ln563 = call void @tpgBackground_Pipeline_VITIS_LOOP_565_2, i10 %outpix_2_load, i10 %outpix_1_load, i10 %outpix_load, i16 %loopWidth, i30 %ovrlayYUV, i10 %conv2_i_i_i295, i10 %conv2_i_i15_i, i1 %cmp8, i8 %patternId_val_read, i30 %srcYUV, i8 %colorFormatLocal, i8 %empty_85, i1 %cmp33_i, i11 %barWidth, i11 %barWidth, i16 %y_1, i11 %sub_i_i_i, i10 %barWidthMinSamples, i1 %cmp11_i, i1 %cmp_i, i17 %sub35_i, i1 %icmp, i16 %passthruEndX_val_read, i16 %passthruStartX_val_read, i16 %passthruStartY_val_read, i1 %rev, i8 %hBarSel_3_0_loc_0, i8 %vBarSel_loc_0, i8 %hBarSel_0_loc_0, i8 %vBarSel_1_loc_0, i8 %hBarSel_2_0_loc_0, i10 %outpix_2, i10 %outpix_1, i10 %outpix, i10 %p_0_0_0248_lcssa257, i10 %p_0_0_09246_lcssa254, i10 %p_0_0_010244_lcssa251, i10 %blkYuv, i2 %tpgBarSelRgb_r, i10 %tpgBarSelYuv_y, i2 %tpgBarSelRgb_g, i10 %tpgBarSelYuv_u, i10 %tpgBarSelYuv_v, i8 %hBarSel_3_0, i11 %xBar_0, i2 %tpgBarSelRgb_b, i3 %tpgTartanBarArray, i3 %hBarSel_0, i10 %xCount_0, i10 %yCount, i3 %vBarSel, i10 %xCount_3_0, i1 %vHatch, i10 %yCount_1, i10 %whiYuv, i10 %blkYuv_1, i2 %tpgCheckerBoardArray, i3 %hBarSel_2_0, i10 %xCount_2_0, i10 %yCount_2, i8 %vBarSel_1, i28 %rSerie, i28 %gSerie, i28 %bSerie" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 107 'call' 'call_ln563' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln563 = br void %VITIS_LOOP_565_2" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 108 'br' 'br_ln563' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ srcYUV]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ width_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ passthruStartX_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ passthruStartY_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ passthruEndX_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ passthruEndY_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ enableInput_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ patternId_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ motionSpeed_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ colorFormat_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ovrlayYUV]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height_val4_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ width_val7_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ colorFormat_val20_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ hBarSel_3_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ vBarSel]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ hBarSel_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ vBarSel_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ hBarSel_2_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ blkYuv]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgBarSelRgb_r]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ tpgBarSelYuv_y]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ tpgBarSelRgb_g]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ tpgBarSelYuv_u]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ tpgBarSelYuv_v]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ xBar_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ tpgBarSelRgb_b]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ tpgTartanBarArray]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ xCount_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ yCount]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ xCount_3_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ vHatch]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ yCount_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ whiYuv]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ blkYuv_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgCheckerBoardArray]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ xCount_2_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ yCount_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ rSerie]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ gSerie]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ bSerie]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ rampStart]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_0_0_010244_lcssa251   (alloca           ) [ 00111]
p_0_0_09246_lcssa254    (alloca           ) [ 00111]
p_0_0_0248_lcssa257     (alloca           ) [ 00111]
y                       (alloca           ) [ 01111]
outpix                  (alloca           ) [ 00111]
outpix_1                (alloca           ) [ 00111]
outpix_2                (alloca           ) [ 00111]
hBarSel_2_0_loc_0       (alloca           ) [ 01111]
vBarSel_1_loc_0         (alloca           ) [ 01111]
hBarSel_0_loc_0         (alloca           ) [ 01111]
vBarSel_loc_0           (alloca           ) [ 01111]
hBarSel_3_0_loc_0       (alloca           ) [ 01111]
specinterface_ln0       (specinterface    ) [ 00000]
colorFormatLocal        (read             ) [ 00111]
specinterface_ln0       (specinterface    ) [ 00000]
write_ln0               (write            ) [ 00000]
specinterface_ln0       (specinterface    ) [ 00000]
motionSpeed_val_read    (read             ) [ 00111]
specinterface_ln0       (specinterface    ) [ 00000]
patternId_val_read      (read             ) [ 00111]
specinterface_ln0       (specinterface    ) [ 00000]
enableInput_val_read    (read             ) [ 00000]
specinterface_ln0       (specinterface    ) [ 00000]
passthruEndY_val_read   (read             ) [ 00111]
specinterface_ln0       (specinterface    ) [ 00000]
passthruEndX_val_read   (read             ) [ 00111]
specinterface_ln0       (specinterface    ) [ 00000]
passthruStartY_val_read (read             ) [ 00111]
specinterface_ln0       (specinterface    ) [ 00000]
passthruStartX_val_read (read             ) [ 00111]
specinterface_ln0       (specinterface    ) [ 00000]
loopWidth               (read             ) [ 00111]
empty                   (trunc            ) [ 00000]
specinterface_ln0       (specinterface    ) [ 00000]
write_ln0               (write            ) [ 00000]
specinterface_ln0       (specinterface    ) [ 00000]
loopHeight              (read             ) [ 00111]
empty_83                (trunc            ) [ 00000]
specinterface_ln0       (specinterface    ) [ 00000]
write_ln0               (write            ) [ 00000]
specinterface_ln0       (specinterface    ) [ 00000]
specinterface_ln0       (specinterface    ) [ 00000]
cmp8                    (icmp             ) [ 00111]
s_load                  (load             ) [ 00000]
width_val_cast10        (zext             ) [ 00000]
empty_84                (trunc            ) [ 00000]
add_i                   (add              ) [ 00000]
barWidth                (partselect       ) [ 00111]
empty_85                (trunc            ) [ 00111]
cmp33_i                 (icmp             ) [ 00111]
add2_i                  (add              ) [ 00000]
p_cast                  (partselect       ) [ 00000]
barWidthMinSamples      (add              ) [ 00111]
height_val_cast11       (zext             ) [ 00000]
empty_86                (trunc            ) [ 00000]
add5_i                  (add              ) [ 00000]
tmp_9                   (partselect       ) [ 00000]
icmp                    (icmp             ) [ 00111]
tmp                     (partselect       ) [ 00000]
barHeight_cast          (zext             ) [ 00000]
sub_i_i_i               (add              ) [ 00111]
sub35_i                 (add              ) [ 00111]
conv2_i_i15_i           (select           ) [ 00111]
conv2_i_i_i295          (select           ) [ 00111]
sub10_i                 (add              ) [ 00111]
hBarSel_3_0_load        (load             ) [ 00000]
vBarSel_load            (load             ) [ 00000]
zext_ln1412             (zext             ) [ 00000]
hBarSel_0_load          (load             ) [ 00000]
zext_ln1575             (zext             ) [ 00000]
vBarSel_1_load          (load             ) [ 00000]
hBarSel_2_0_load        (load             ) [ 00000]
zext_ln563              (zext             ) [ 00000]
store_ln1257            (store            ) [ 00000]
store_ln1412            (store            ) [ 00000]
store_ln1575            (store            ) [ 00000]
store_ln1575            (store            ) [ 00000]
store_ln563             (store            ) [ 00000]
store_ln549             (store            ) [ 00000]
br_ln563                (br               ) [ 00000]
y_1                     (load             ) [ 00011]
icmp_ln563              (icmp             ) [ 00111]
add_ln563               (add              ) [ 00000]
br_ln563                (br               ) [ 00000]
outpix_load             (load             ) [ 00011]
outpix_1_load           (load             ) [ 00011]
outpix_2_load           (load             ) [ 00011]
zext_ln563_1            (zext             ) [ 00000]
ult                     (icmp             ) [ 00010]
cmp11_i                 (icmp             ) [ 00011]
empty_87                (wait             ) [ 00000]
store_ln549             (store            ) [ 00000]
rampStart_load          (load             ) [ 00000]
zext_ln750              (zext             ) [ 00000]
add_ln750               (add              ) [ 00000]
store_ln750             (store            ) [ 00000]
ret_ln751               (ret              ) [ 00000]
rev                     (xor              ) [ 00001]
cmp_i                   (icmp             ) [ 00001]
speclooptripcount_ln552 (speclooptripcount) [ 00000]
specloopname_ln563      (specloopname     ) [ 00000]
call_ln563              (call             ) [ 00000]
br_ln563                (br               ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="srcYUV">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcYUV"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="height_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="width_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="passthruStartX_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="passthruStartX_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="passthruStartY_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="passthruStartY_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="passthruEndX_val">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="passthruEndX_val"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="passthruEndY_val">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="passthruEndY_val"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="enableInput_val">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="enableInput_val"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="patternId_val">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patternId_val"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="motionSpeed_val">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="motionSpeed_val"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="colorFormat_val">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colorFormat_val"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="ovrlayYUV">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ovrlayYUV"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="height_val4_c">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height_val4_c"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="width_val7_c">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_val7_c"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="colorFormat_val20_c">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colorFormat_val20_c"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="s">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="hBarSel_3_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hBarSel_3_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="vBarSel">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vBarSel"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="hBarSel_0">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hBarSel_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="vBarSel_1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vBarSel_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="hBarSel_2_0">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hBarSel_2_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="blkYuv">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blkYuv"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="tpgBarSelRgb_r">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelRgb_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="tpgBarSelYuv_y">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelYuv_y"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="tpgBarSelRgb_g">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelRgb_g"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="tpgBarSelYuv_u">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelYuv_u"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="tpgBarSelYuv_v">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelYuv_v"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="xBar_0">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xBar_0"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="tpgBarSelRgb_b">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelRgb_b"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="tpgTartanBarArray">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgTartanBarArray"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="xCount_0">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xCount_0"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="yCount">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="xCount_3_0">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xCount_3_0"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="vHatch">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vHatch"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="yCount_1">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yCount_1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="whiYuv">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="whiYuv"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="blkYuv_1">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blkYuv_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="tpgCheckerBoardArray">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgCheckerBoardArray"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="xCount_2_0">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xCount_2_0"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="yCount_2">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yCount_2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="rSerie">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rSerie"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="gSerie">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gSerie"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="bSerie">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bSerie"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="rampStart">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rampStart"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i11P0A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBackground_Pipeline_VITIS_LOOP_565_2"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="172" class="1004" name="p_0_0_010244_lcssa251_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_010244_lcssa251/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_0_0_09246_lcssa254_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_09246_lcssa254/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_0_0_0248_lcssa257_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0248_lcssa257/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="y_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="outpix_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outpix/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="outpix_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outpix_1/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="outpix_2_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outpix_2/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="hBarSel_2_0_loc_0_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hBarSel_2_0_loc_0/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="vBarSel_1_loc_0_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vBarSel_1_loc_0/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="hBarSel_0_loc_0_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hBarSel_0_loc_0/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="vBarSel_loc_0_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vBarSel_loc_0/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="hBarSel_3_0_loc_0_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hBarSel_3_0_loc_0/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="colorFormatLocal_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="8" slack="0"/>
<pin id="223" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="colorFormatLocal/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="write_ln0_write_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="0" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="0"/>
<pin id="229" dir="0" index="2" bw="8" slack="0"/>
<pin id="230" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="motionSpeed_val_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="8" slack="0"/>
<pin id="237" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="motionSpeed_val_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="patternId_val_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="0"/>
<pin id="243" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="patternId_val_read/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="enableInput_val_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="0"/>
<pin id="249" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="enableInput_val_read/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="passthruEndY_val_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="0"/>
<pin id="254" dir="0" index="1" bw="16" slack="0"/>
<pin id="255" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="passthruEndY_val_read/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="passthruEndX_val_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="0"/>
<pin id="260" dir="0" index="1" bw="16" slack="0"/>
<pin id="261" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="passthruEndX_val_read/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="passthruStartY_val_read_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="0" index="1" bw="16" slack="0"/>
<pin id="267" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="passthruStartY_val_read/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="passthruStartX_val_read_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="0"/>
<pin id="272" dir="0" index="1" bw="16" slack="0"/>
<pin id="273" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="passthruStartX_val_read/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="loopWidth_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="16" slack="0"/>
<pin id="278" dir="0" index="1" bw="16" slack="0"/>
<pin id="279" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loopWidth/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="write_ln0_write_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="0" slack="0"/>
<pin id="284" dir="0" index="1" bw="11" slack="0"/>
<pin id="285" dir="0" index="2" bw="11" slack="0"/>
<pin id="286" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="loopHeight_read_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="16" slack="0"/>
<pin id="291" dir="0" index="1" bw="16" slack="0"/>
<pin id="292" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loopHeight/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="write_ln0_write_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="0" slack="0"/>
<pin id="297" dir="0" index="1" bw="11" slack="0"/>
<pin id="298" dir="0" index="2" bw="11" slack="0"/>
<pin id="299" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="0" slack="0"/>
<pin id="304" dir="0" index="1" bw="10" slack="2"/>
<pin id="305" dir="0" index="2" bw="10" slack="2"/>
<pin id="306" dir="0" index="3" bw="10" slack="2"/>
<pin id="307" dir="0" index="4" bw="16" slack="2"/>
<pin id="308" dir="0" index="5" bw="30" slack="0"/>
<pin id="309" dir="0" index="6" bw="10" slack="2"/>
<pin id="310" dir="0" index="7" bw="10" slack="2"/>
<pin id="311" dir="0" index="8" bw="1" slack="2"/>
<pin id="312" dir="0" index="9" bw="8" slack="2"/>
<pin id="313" dir="0" index="10" bw="30" slack="0"/>
<pin id="314" dir="0" index="11" bw="8" slack="2"/>
<pin id="315" dir="0" index="12" bw="8" slack="2"/>
<pin id="316" dir="0" index="13" bw="1" slack="2"/>
<pin id="317" dir="0" index="14" bw="11" slack="2"/>
<pin id="318" dir="0" index="15" bw="11" slack="2"/>
<pin id="319" dir="0" index="16" bw="16" slack="1"/>
<pin id="320" dir="0" index="17" bw="11" slack="2"/>
<pin id="321" dir="0" index="18" bw="10" slack="2"/>
<pin id="322" dir="0" index="19" bw="1" slack="1"/>
<pin id="323" dir="0" index="20" bw="1" slack="0"/>
<pin id="324" dir="0" index="21" bw="17" slack="2"/>
<pin id="325" dir="0" index="22" bw="1" slack="2"/>
<pin id="326" dir="0" index="23" bw="16" slack="2"/>
<pin id="327" dir="0" index="24" bw="16" slack="2"/>
<pin id="328" dir="0" index="25" bw="16" slack="2"/>
<pin id="329" dir="0" index="26" bw="1" slack="0"/>
<pin id="330" dir="0" index="27" bw="8" slack="2"/>
<pin id="331" dir="0" index="28" bw="8" slack="2"/>
<pin id="332" dir="0" index="29" bw="8" slack="2"/>
<pin id="333" dir="0" index="30" bw="8" slack="2"/>
<pin id="334" dir="0" index="31" bw="8" slack="2"/>
<pin id="335" dir="0" index="32" bw="10" slack="2"/>
<pin id="336" dir="0" index="33" bw="10" slack="2"/>
<pin id="337" dir="0" index="34" bw="10" slack="2"/>
<pin id="338" dir="0" index="35" bw="10" slack="2"/>
<pin id="339" dir="0" index="36" bw="10" slack="2"/>
<pin id="340" dir="0" index="37" bw="10" slack="2"/>
<pin id="341" dir="0" index="38" bw="10" slack="0"/>
<pin id="342" dir="0" index="39" bw="2" slack="0"/>
<pin id="343" dir="0" index="40" bw="10" slack="0"/>
<pin id="344" dir="0" index="41" bw="2" slack="0"/>
<pin id="345" dir="0" index="42" bw="10" slack="0"/>
<pin id="346" dir="0" index="43" bw="10" slack="0"/>
<pin id="347" dir="0" index="44" bw="8" slack="0"/>
<pin id="348" dir="0" index="45" bw="11" slack="0"/>
<pin id="349" dir="0" index="46" bw="2" slack="0"/>
<pin id="350" dir="0" index="47" bw="3" slack="0"/>
<pin id="351" dir="0" index="48" bw="3" slack="0"/>
<pin id="352" dir="0" index="49" bw="10" slack="0"/>
<pin id="353" dir="0" index="50" bw="10" slack="0"/>
<pin id="354" dir="0" index="51" bw="3" slack="0"/>
<pin id="355" dir="0" index="52" bw="10" slack="0"/>
<pin id="356" dir="0" index="53" bw="1" slack="0"/>
<pin id="357" dir="0" index="54" bw="10" slack="0"/>
<pin id="358" dir="0" index="55" bw="10" slack="0"/>
<pin id="359" dir="0" index="56" bw="10" slack="0"/>
<pin id="360" dir="0" index="57" bw="2" slack="0"/>
<pin id="361" dir="0" index="58" bw="3" slack="0"/>
<pin id="362" dir="0" index="59" bw="10" slack="0"/>
<pin id="363" dir="0" index="60" bw="10" slack="0"/>
<pin id="364" dir="0" index="61" bw="8" slack="0"/>
<pin id="365" dir="0" index="62" bw="28" slack="0"/>
<pin id="366" dir="0" index="63" bw="28" slack="0"/>
<pin id="367" dir="0" index="64" bw="28" slack="0"/>
<pin id="368" dir="1" index="65" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln563/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="empty_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="16" slack="0"/>
<pin id="401" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="empty_83_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="16" slack="0"/>
<pin id="406" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_83/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="cmp8_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="8" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp8/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="s_load_load_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_load/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="width_val_cast10_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="16" slack="0"/>
<pin id="421" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="width_val_cast10/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="empty_84_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="16" slack="0"/>
<pin id="425" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_84/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="add_i_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="14" slack="0"/>
<pin id="429" dir="0" index="1" bw="4" slack="0"/>
<pin id="430" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_i/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="barWidth_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="11" slack="0"/>
<pin id="435" dir="0" index="1" bw="14" slack="0"/>
<pin id="436" dir="0" index="2" bw="3" slack="0"/>
<pin id="437" dir="0" index="3" bw="5" slack="0"/>
<pin id="438" dir="1" index="4" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="barWidth/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="empty_85_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_85/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="cmp33_i_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="8" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp33_i/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="add2_i_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="14" slack="0"/>
<pin id="455" dir="0" index="1" bw="5" slack="0"/>
<pin id="456" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add2_i/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="p_cast_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="10" slack="0"/>
<pin id="461" dir="0" index="1" bw="14" slack="0"/>
<pin id="462" dir="0" index="2" bw="4" slack="0"/>
<pin id="463" dir="0" index="3" bw="5" slack="0"/>
<pin id="464" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="barWidthMinSamples_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="10" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="barWidthMinSamples/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="height_val_cast11_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="16" slack="0"/>
<pin id="477" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="height_val_cast11/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="empty_86_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="16" slack="0"/>
<pin id="481" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_86/1 "/>
</bind>
</comp>

<comp id="483" class="1004" name="add5_i_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="14" slack="0"/>
<pin id="485" dir="0" index="1" bw="5" slack="0"/>
<pin id="486" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add5_i/1 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_9_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="7" slack="0"/>
<pin id="491" dir="0" index="1" bw="8" slack="0"/>
<pin id="492" dir="0" index="2" bw="1" slack="0"/>
<pin id="493" dir="0" index="3" bw="4" slack="0"/>
<pin id="494" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="499" class="1004" name="icmp_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="7" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="10" slack="0"/>
<pin id="507" dir="0" index="1" bw="14" slack="0"/>
<pin id="508" dir="0" index="2" bw="4" slack="0"/>
<pin id="509" dir="0" index="3" bw="5" slack="0"/>
<pin id="510" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="515" class="1004" name="barHeight_cast_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="10" slack="0"/>
<pin id="517" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="barHeight_cast/1 "/>
</bind>
</comp>

<comp id="519" class="1004" name="sub_i_i_i_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="10" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i_i_i/1 "/>
</bind>
</comp>

<comp id="525" class="1004" name="sub35_i_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="16" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub35_i/1 "/>
</bind>
</comp>

<comp id="531" class="1004" name="conv2_i_i15_i_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="0" index="2" bw="10" slack="0"/>
<pin id="535" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="conv2_i_i15_i/1 "/>
</bind>
</comp>

<comp id="539" class="1004" name="conv2_i_i_i295_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="0" index="2" bw="10" slack="0"/>
<pin id="543" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="conv2_i_i_i295/1 "/>
</bind>
</comp>

<comp id="547" class="1004" name="sub10_i_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="16" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub10_i/1 "/>
</bind>
</comp>

<comp id="553" class="1004" name="hBarSel_3_0_load_load_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="8" slack="0"/>
<pin id="555" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hBarSel_3_0_load/1 "/>
</bind>
</comp>

<comp id="557" class="1004" name="vBarSel_load_load_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="3" slack="0"/>
<pin id="559" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vBarSel_load/1 "/>
</bind>
</comp>

<comp id="561" class="1004" name="zext_ln1412_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="3" slack="0"/>
<pin id="563" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1412/1 "/>
</bind>
</comp>

<comp id="565" class="1004" name="hBarSel_0_load_load_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="3" slack="0"/>
<pin id="567" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hBarSel_0_load/1 "/>
</bind>
</comp>

<comp id="569" class="1004" name="zext_ln1575_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="3" slack="0"/>
<pin id="571" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1575/1 "/>
</bind>
</comp>

<comp id="573" class="1004" name="vBarSel_1_load_load_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="8" slack="0"/>
<pin id="575" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vBarSel_1_load/1 "/>
</bind>
</comp>

<comp id="577" class="1004" name="hBarSel_2_0_load_load_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="3" slack="0"/>
<pin id="579" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hBarSel_2_0_load/1 "/>
</bind>
</comp>

<comp id="581" class="1004" name="zext_ln563_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="3" slack="0"/>
<pin id="583" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln563/1 "/>
</bind>
</comp>

<comp id="585" class="1004" name="store_ln1257_store_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="8" slack="0"/>
<pin id="587" dir="0" index="1" bw="8" slack="0"/>
<pin id="588" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1257/1 "/>
</bind>
</comp>

<comp id="590" class="1004" name="store_ln1412_store_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="3" slack="0"/>
<pin id="592" dir="0" index="1" bw="8" slack="0"/>
<pin id="593" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1412/1 "/>
</bind>
</comp>

<comp id="595" class="1004" name="store_ln1575_store_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="3" slack="0"/>
<pin id="597" dir="0" index="1" bw="8" slack="0"/>
<pin id="598" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1575/1 "/>
</bind>
</comp>

<comp id="600" class="1004" name="store_ln1575_store_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="8" slack="0"/>
<pin id="602" dir="0" index="1" bw="8" slack="0"/>
<pin id="603" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1575/1 "/>
</bind>
</comp>

<comp id="605" class="1004" name="store_ln563_store_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="3" slack="0"/>
<pin id="607" dir="0" index="1" bw="8" slack="0"/>
<pin id="608" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln563/1 "/>
</bind>
</comp>

<comp id="610" class="1004" name="store_ln549_store_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="16" slack="0"/>
<pin id="613" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln549/1 "/>
</bind>
</comp>

<comp id="615" class="1004" name="y_1_load_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="16" slack="1"/>
<pin id="617" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_1/2 "/>
</bind>
</comp>

<comp id="618" class="1004" name="icmp_ln563_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="16" slack="0"/>
<pin id="620" dir="0" index="1" bw="16" slack="1"/>
<pin id="621" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln563/2 "/>
</bind>
</comp>

<comp id="623" class="1004" name="add_ln563_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="16" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln563/2 "/>
</bind>
</comp>

<comp id="629" class="1004" name="outpix_load_load_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="10" slack="1"/>
<pin id="631" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outpix_load/2 "/>
</bind>
</comp>

<comp id="632" class="1004" name="outpix_1_load_load_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="10" slack="1"/>
<pin id="634" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outpix_1_load/2 "/>
</bind>
</comp>

<comp id="635" class="1004" name="outpix_2_load_load_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="10" slack="1"/>
<pin id="637" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outpix_2_load/2 "/>
</bind>
</comp>

<comp id="638" class="1004" name="zext_ln563_1_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="16" slack="0"/>
<pin id="640" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln563_1/2 "/>
</bind>
</comp>

<comp id="642" class="1004" name="ult_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="16" slack="0"/>
<pin id="644" dir="0" index="1" bw="16" slack="1"/>
<pin id="645" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult/2 "/>
</bind>
</comp>

<comp id="647" class="1004" name="cmp11_i_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="17" slack="1"/>
<pin id="649" dir="0" index="1" bw="16" slack="0"/>
<pin id="650" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp11_i/2 "/>
</bind>
</comp>

<comp id="652" class="1004" name="store_ln549_store_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="16" slack="0"/>
<pin id="654" dir="0" index="1" bw="16" slack="1"/>
<pin id="655" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln549/2 "/>
</bind>
</comp>

<comp id="657" class="1004" name="rampStart_load_load_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="10" slack="0"/>
<pin id="659" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rampStart_load/2 "/>
</bind>
</comp>

<comp id="661" class="1004" name="zext_ln750_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="8" slack="1"/>
<pin id="663" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln750/2 "/>
</bind>
</comp>

<comp id="664" class="1004" name="add_ln750_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="10" slack="0"/>
<pin id="666" dir="0" index="1" bw="8" slack="0"/>
<pin id="667" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln750/2 "/>
</bind>
</comp>

<comp id="670" class="1004" name="store_ln750_store_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="10" slack="0"/>
<pin id="672" dir="0" index="1" bw="10" slack="0"/>
<pin id="673" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln750/2 "/>
</bind>
</comp>

<comp id="676" class="1004" name="rev_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="1"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/3 "/>
</bind>
</comp>

<comp id="682" class="1004" name="cmp_i_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="16" slack="1"/>
<pin id="684" dir="0" index="1" bw="1" slack="0"/>
<pin id="685" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i/3 "/>
</bind>
</comp>

<comp id="688" class="1005" name="p_0_0_010244_lcssa251_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="10" slack="2"/>
<pin id="690" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="p_0_0_010244_lcssa251 "/>
</bind>
</comp>

<comp id="693" class="1005" name="p_0_0_09246_lcssa254_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="10" slack="2"/>
<pin id="695" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="p_0_0_09246_lcssa254 "/>
</bind>
</comp>

<comp id="698" class="1005" name="p_0_0_0248_lcssa257_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="10" slack="2"/>
<pin id="700" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="p_0_0_0248_lcssa257 "/>
</bind>
</comp>

<comp id="703" class="1005" name="y_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="16" slack="0"/>
<pin id="705" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="710" class="1005" name="outpix_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="10" slack="1"/>
<pin id="712" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="outpix "/>
</bind>
</comp>

<comp id="716" class="1005" name="outpix_1_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="10" slack="1"/>
<pin id="718" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="outpix_1 "/>
</bind>
</comp>

<comp id="722" class="1005" name="outpix_2_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="10" slack="1"/>
<pin id="724" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="outpix_2 "/>
</bind>
</comp>

<comp id="728" class="1005" name="hBarSel_2_0_loc_0_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="8" slack="0"/>
<pin id="730" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="hBarSel_2_0_loc_0 "/>
</bind>
</comp>

<comp id="734" class="1005" name="vBarSel_1_loc_0_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="8" slack="0"/>
<pin id="736" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="vBarSel_1_loc_0 "/>
</bind>
</comp>

<comp id="740" class="1005" name="hBarSel_0_loc_0_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="8" slack="0"/>
<pin id="742" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="hBarSel_0_loc_0 "/>
</bind>
</comp>

<comp id="746" class="1005" name="vBarSel_loc_0_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="8" slack="0"/>
<pin id="748" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="vBarSel_loc_0 "/>
</bind>
</comp>

<comp id="752" class="1005" name="hBarSel_3_0_loc_0_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="8" slack="0"/>
<pin id="754" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="hBarSel_3_0_loc_0 "/>
</bind>
</comp>

<comp id="758" class="1005" name="colorFormatLocal_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="8" slack="2"/>
<pin id="760" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="colorFormatLocal "/>
</bind>
</comp>

<comp id="763" class="1005" name="motionSpeed_val_read_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="8" slack="1"/>
<pin id="765" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="motionSpeed_val_read "/>
</bind>
</comp>

<comp id="768" class="1005" name="patternId_val_read_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="8" slack="2"/>
<pin id="770" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="patternId_val_read "/>
</bind>
</comp>

<comp id="773" class="1005" name="passthruEndY_val_read_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="16" slack="1"/>
<pin id="775" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="passthruEndY_val_read "/>
</bind>
</comp>

<comp id="778" class="1005" name="passthruEndX_val_read_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="16" slack="2"/>
<pin id="780" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="passthruEndX_val_read "/>
</bind>
</comp>

<comp id="783" class="1005" name="passthruStartY_val_read_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="16" slack="2"/>
<pin id="785" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="passthruStartY_val_read "/>
</bind>
</comp>

<comp id="788" class="1005" name="passthruStartX_val_read_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="16" slack="2"/>
<pin id="790" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="passthruStartX_val_read "/>
</bind>
</comp>

<comp id="793" class="1005" name="loopWidth_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="16" slack="2"/>
<pin id="795" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="loopWidth "/>
</bind>
</comp>

<comp id="798" class="1005" name="loopHeight_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="16" slack="1"/>
<pin id="800" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="loopHeight "/>
</bind>
</comp>

<comp id="803" class="1005" name="cmp8_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="2"/>
<pin id="805" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp8 "/>
</bind>
</comp>

<comp id="808" class="1005" name="barWidth_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="11" slack="2"/>
<pin id="810" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="barWidth "/>
</bind>
</comp>

<comp id="814" class="1005" name="empty_85_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="8" slack="2"/>
<pin id="816" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="empty_85 "/>
</bind>
</comp>

<comp id="819" class="1005" name="cmp33_i_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="2"/>
<pin id="821" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp33_i "/>
</bind>
</comp>

<comp id="824" class="1005" name="barWidthMinSamples_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="10" slack="2"/>
<pin id="826" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="barWidthMinSamples "/>
</bind>
</comp>

<comp id="829" class="1005" name="icmp_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="2"/>
<pin id="831" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="834" class="1005" name="sub_i_i_i_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="11" slack="2"/>
<pin id="836" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="sub_i_i_i "/>
</bind>
</comp>

<comp id="839" class="1005" name="sub35_i_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="17" slack="2"/>
<pin id="841" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="sub35_i "/>
</bind>
</comp>

<comp id="844" class="1005" name="conv2_i_i15_i_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="10" slack="2"/>
<pin id="846" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="conv2_i_i15_i "/>
</bind>
</comp>

<comp id="849" class="1005" name="conv2_i_i_i295_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="10" slack="2"/>
<pin id="851" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="conv2_i_i_i295 "/>
</bind>
</comp>

<comp id="854" class="1005" name="sub10_i_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="17" slack="1"/>
<pin id="856" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sub10_i "/>
</bind>
</comp>

<comp id="859" class="1005" name="y_1_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="16" slack="1"/>
<pin id="861" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="868" class="1005" name="outpix_load_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="10" slack="2"/>
<pin id="870" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="outpix_load "/>
</bind>
</comp>

<comp id="873" class="1005" name="outpix_1_load_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="10" slack="2"/>
<pin id="875" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="outpix_1_load "/>
</bind>
</comp>

<comp id="878" class="1005" name="outpix_2_load_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="10" slack="2"/>
<pin id="880" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="outpix_2_load "/>
</bind>
</comp>

<comp id="883" class="1005" name="ult_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="1" slack="1"/>
<pin id="885" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="ult "/>
</bind>
</comp>

<comp id="888" class="1005" name="cmp11_i_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="1"/>
<pin id="890" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp11_i "/>
</bind>
</comp>

<comp id="893" class="1005" name="rev_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="1"/>
<pin id="895" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="rev "/>
</bind>
</comp>

<comp id="898" class="1005" name="cmp_i_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="1"/>
<pin id="900" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="175"><net_src comp="88" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="88" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="88" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="88" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="88" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="88" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="88" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="88" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="88" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="88" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="88" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="88" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="106" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="20" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="108" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="28" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="220" pin="2"/><net_sink comp="226" pin=2"/></net>

<net id="238"><net_src comp="106" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="18" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="106" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="16" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="106" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="14" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="110" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="12" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="110" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="10" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="110" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="8" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="110" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="6" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="110" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="4" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="287"><net_src comp="112" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="26" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="293"><net_src comp="110" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="2" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="300"><net_src comp="112" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="24" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="369"><net_src comp="158" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="370"><net_src comp="22" pin="0"/><net_sink comp="302" pin=5"/></net>

<net id="371"><net_src comp="0" pin="0"/><net_sink comp="302" pin=10"/></net>

<net id="372"><net_src comp="42" pin="0"/><net_sink comp="302" pin=38"/></net>

<net id="373"><net_src comp="44" pin="0"/><net_sink comp="302" pin=39"/></net>

<net id="374"><net_src comp="46" pin="0"/><net_sink comp="302" pin=40"/></net>

<net id="375"><net_src comp="48" pin="0"/><net_sink comp="302" pin=41"/></net>

<net id="376"><net_src comp="50" pin="0"/><net_sink comp="302" pin=42"/></net>

<net id="377"><net_src comp="52" pin="0"/><net_sink comp="302" pin=43"/></net>

<net id="378"><net_src comp="32" pin="0"/><net_sink comp="302" pin=44"/></net>

<net id="379"><net_src comp="54" pin="0"/><net_sink comp="302" pin=45"/></net>

<net id="380"><net_src comp="56" pin="0"/><net_sink comp="302" pin=46"/></net>

<net id="381"><net_src comp="58" pin="0"/><net_sink comp="302" pin=47"/></net>

<net id="382"><net_src comp="36" pin="0"/><net_sink comp="302" pin=48"/></net>

<net id="383"><net_src comp="60" pin="0"/><net_sink comp="302" pin=49"/></net>

<net id="384"><net_src comp="62" pin="0"/><net_sink comp="302" pin=50"/></net>

<net id="385"><net_src comp="34" pin="0"/><net_sink comp="302" pin=51"/></net>

<net id="386"><net_src comp="64" pin="0"/><net_sink comp="302" pin=52"/></net>

<net id="387"><net_src comp="66" pin="0"/><net_sink comp="302" pin=53"/></net>

<net id="388"><net_src comp="68" pin="0"/><net_sink comp="302" pin=54"/></net>

<net id="389"><net_src comp="70" pin="0"/><net_sink comp="302" pin=55"/></net>

<net id="390"><net_src comp="72" pin="0"/><net_sink comp="302" pin=56"/></net>

<net id="391"><net_src comp="74" pin="0"/><net_sink comp="302" pin=57"/></net>

<net id="392"><net_src comp="40" pin="0"/><net_sink comp="302" pin=58"/></net>

<net id="393"><net_src comp="76" pin="0"/><net_sink comp="302" pin=59"/></net>

<net id="394"><net_src comp="78" pin="0"/><net_sink comp="302" pin=60"/></net>

<net id="395"><net_src comp="38" pin="0"/><net_sink comp="302" pin=61"/></net>

<net id="396"><net_src comp="80" pin="0"/><net_sink comp="302" pin=62"/></net>

<net id="397"><net_src comp="82" pin="0"/><net_sink comp="302" pin=63"/></net>

<net id="398"><net_src comp="84" pin="0"/><net_sink comp="302" pin=64"/></net>

<net id="402"><net_src comp="276" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="407"><net_src comp="289" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="413"><net_src comp="246" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="118" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="30" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="276" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="276" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="423" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="120" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="439"><net_src comp="122" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="427" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="441"><net_src comp="124" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="442"><net_src comp="126" pin="0"/><net_sink comp="433" pin=3"/></net>

<net id="446"><net_src comp="415" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="220" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="118" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="423" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="128" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="465"><net_src comp="130" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="453" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="467"><net_src comp="132" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="468"><net_src comp="126" pin="0"/><net_sink comp="459" pin=3"/></net>

<net id="473"><net_src comp="459" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="134" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="478"><net_src comp="289" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="289" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="487"><net_src comp="479" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="128" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="495"><net_src comp="136" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="220" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="497"><net_src comp="88" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="498"><net_src comp="138" pin="0"/><net_sink comp="489" pin=3"/></net>

<net id="503"><net_src comp="489" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="140" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="511"><net_src comp="130" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="512"><net_src comp="483" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="513"><net_src comp="132" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="514"><net_src comp="126" pin="0"/><net_sink comp="505" pin=3"/></net>

<net id="518"><net_src comp="505" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="523"><net_src comp="515" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="142" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="419" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="144" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="536"><net_src comp="447" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="134" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="538"><net_src comp="146" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="544"><net_src comp="447" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="148" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="546"><net_src comp="146" pin="0"/><net_sink comp="539" pin=2"/></net>

<net id="551"><net_src comp="475" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="144" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="556"><net_src comp="32" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="560"><net_src comp="34" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="557" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="568"><net_src comp="36" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="565" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="576"><net_src comp="38" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="580"><net_src comp="40" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="584"><net_src comp="577" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="589"><net_src comp="553" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="594"><net_src comp="561" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="599"><net_src comp="569" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="604"><net_src comp="573" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="609"><net_src comp="581" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="614"><net_src comp="150" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="622"><net_src comp="615" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="627"><net_src comp="615" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="152" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="641"><net_src comp="615" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="646"><net_src comp="615" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="651"><net_src comp="638" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="656"><net_src comp="623" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="660"><net_src comp="86" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="668"><net_src comp="657" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="661" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="664" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="86" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="156" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="681"><net_src comp="676" pin="2"/><net_sink comp="302" pin=26"/></net>

<net id="686"><net_src comp="150" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="687"><net_src comp="682" pin="2"/><net_sink comp="302" pin=20"/></net>

<net id="691"><net_src comp="172" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="302" pin=37"/></net>

<net id="696"><net_src comp="176" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="302" pin=36"/></net>

<net id="701"><net_src comp="180" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="302" pin=35"/></net>

<net id="706"><net_src comp="184" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="708"><net_src comp="703" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="709"><net_src comp="703" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="713"><net_src comp="188" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="715"><net_src comp="710" pin="1"/><net_sink comp="302" pin=34"/></net>

<net id="719"><net_src comp="192" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="721"><net_src comp="716" pin="1"/><net_sink comp="302" pin=33"/></net>

<net id="725"><net_src comp="196" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="727"><net_src comp="722" pin="1"/><net_sink comp="302" pin=32"/></net>

<net id="731"><net_src comp="200" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="733"><net_src comp="728" pin="1"/><net_sink comp="302" pin=31"/></net>

<net id="737"><net_src comp="204" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="739"><net_src comp="734" pin="1"/><net_sink comp="302" pin=30"/></net>

<net id="743"><net_src comp="208" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="302" pin=29"/></net>

<net id="749"><net_src comp="212" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="751"><net_src comp="746" pin="1"/><net_sink comp="302" pin=28"/></net>

<net id="755"><net_src comp="216" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="757"><net_src comp="752" pin="1"/><net_sink comp="302" pin=27"/></net>

<net id="761"><net_src comp="220" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="302" pin=11"/></net>

<net id="766"><net_src comp="234" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="771"><net_src comp="240" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="302" pin=9"/></net>

<net id="776"><net_src comp="252" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="781"><net_src comp="258" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="302" pin=23"/></net>

<net id="786"><net_src comp="264" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="302" pin=25"/></net>

<net id="791"><net_src comp="270" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="302" pin=24"/></net>

<net id="796"><net_src comp="276" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="302" pin=4"/></net>

<net id="801"><net_src comp="289" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="806"><net_src comp="409" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="302" pin=8"/></net>

<net id="811"><net_src comp="433" pin="4"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="302" pin=14"/></net>

<net id="813"><net_src comp="808" pin="1"/><net_sink comp="302" pin=15"/></net>

<net id="817"><net_src comp="443" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="302" pin=12"/></net>

<net id="822"><net_src comp="447" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="302" pin=13"/></net>

<net id="827"><net_src comp="469" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="302" pin=18"/></net>

<net id="832"><net_src comp="499" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="302" pin=22"/></net>

<net id="837"><net_src comp="519" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="302" pin=17"/></net>

<net id="842"><net_src comp="525" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="302" pin=21"/></net>

<net id="847"><net_src comp="531" pin="3"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="302" pin=7"/></net>

<net id="852"><net_src comp="539" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="302" pin=6"/></net>

<net id="857"><net_src comp="547" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="862"><net_src comp="615" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="864"><net_src comp="859" pin="1"/><net_sink comp="302" pin=16"/></net>

<net id="871"><net_src comp="629" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="302" pin=3"/></net>

<net id="876"><net_src comp="632" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="881"><net_src comp="635" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="886"><net_src comp="642" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="891"><net_src comp="647" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="302" pin=19"/></net>

<net id="896"><net_src comp="676" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="302" pin=26"/></net>

<net id="901"><net_src comp="682" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="302" pin=20"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ovrlayYUV | {3 4 }
	Port: height_val4_c | {1 }
	Port: width_val7_c | {1 }
	Port: colorFormat_val20_c | {1 }
	Port: hBarSel_3_0 | {3 4 }
	Port: vBarSel | {3 4 }
	Port: hBarSel_0 | {3 4 }
	Port: vBarSel_1 | {3 4 }
	Port: hBarSel_2_0 | {3 4 }
	Port: xBar_0 | {3 4 }
	Port: xCount_0 | {3 4 }
	Port: yCount | {3 4 }
	Port: xCount_3_0 | {3 4 }
	Port: vHatch | {3 4 }
	Port: yCount_1 | {3 4 }
	Port: xCount_2_0 | {3 4 }
	Port: yCount_2 | {3 4 }
	Port: rSerie | {3 4 }
	Port: gSerie | {3 4 }
	Port: bSerie | {3 4 }
	Port: rampStart | {2 }
 - Input state : 
	Port: tpgBackground : srcYUV | {3 4 }
	Port: tpgBackground : height_val | {1 }
	Port: tpgBackground : width_val | {1 }
	Port: tpgBackground : passthruStartX_val | {1 }
	Port: tpgBackground : passthruStartY_val | {1 }
	Port: tpgBackground : passthruEndX_val | {1 }
	Port: tpgBackground : passthruEndY_val | {1 }
	Port: tpgBackground : enableInput_val | {1 }
	Port: tpgBackground : patternId_val | {1 }
	Port: tpgBackground : motionSpeed_val | {1 }
	Port: tpgBackground : colorFormat_val | {1 }
	Port: tpgBackground : s | {1 }
	Port: tpgBackground : hBarSel_3_0 | {1 }
	Port: tpgBackground : vBarSel | {1 }
	Port: tpgBackground : hBarSel_0 | {1 }
	Port: tpgBackground : vBarSel_1 | {1 }
	Port: tpgBackground : hBarSel_2_0 | {1 }
	Port: tpgBackground : blkYuv | {3 4 }
	Port: tpgBackground : tpgBarSelRgb_r | {3 4 }
	Port: tpgBackground : tpgBarSelYuv_y | {3 4 }
	Port: tpgBackground : tpgBarSelRgb_g | {3 4 }
	Port: tpgBackground : tpgBarSelYuv_u | {3 4 }
	Port: tpgBackground : tpgBarSelYuv_v | {3 4 }
	Port: tpgBackground : xBar_0 | {3 4 }
	Port: tpgBackground : tpgBarSelRgb_b | {3 4 }
	Port: tpgBackground : tpgTartanBarArray | {3 4 }
	Port: tpgBackground : xCount_0 | {3 4 }
	Port: tpgBackground : yCount | {3 4 }
	Port: tpgBackground : xCount_3_0 | {3 4 }
	Port: tpgBackground : vHatch | {3 4 }
	Port: tpgBackground : yCount_1 | {3 4 }
	Port: tpgBackground : whiYuv | {3 4 }
	Port: tpgBackground : blkYuv_1 | {3 4 }
	Port: tpgBackground : tpgCheckerBoardArray | {3 4 }
	Port: tpgBackground : xCount_2_0 | {3 4 }
	Port: tpgBackground : yCount_2 | {3 4 }
	Port: tpgBackground : rSerie | {3 4 }
	Port: tpgBackground : gSerie | {3 4 }
	Port: tpgBackground : bSerie | {3 4 }
	Port: tpgBackground : rampStart | {2 }
  - Chain level:
	State 1
		write_ln0 : 1
		write_ln0 : 1
		add_i : 1
		barWidth : 2
		empty_85 : 1
		add2_i : 1
		p_cast : 2
		barWidthMinSamples : 3
		add5_i : 1
		icmp : 1
		tmp : 2
		barHeight_cast : 3
		sub_i_i_i : 4
		sub35_i : 1
		conv2_i_i15_i : 1
		conv2_i_i_i295 : 1
		sub10_i : 1
		zext_ln1412 : 1
		zext_ln1575 : 1
		zext_ln563 : 1
		store_ln1257 : 1
		store_ln1412 : 2
		store_ln1575 : 2
		store_ln1575 : 1
		store_ln563 : 2
		store_ln549 : 1
	State 2
		icmp_ln563 : 1
		add_ln563 : 1
		br_ln563 : 2
		zext_ln563_1 : 1
		ult : 1
		cmp11_i : 2
		store_ln549 : 2
		add_ln750 : 1
		store_ln750 : 2
	State 3
		call_ln563 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------|---------|---------|---------|
| Operation|                   Functional Unit                  |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------|---------|---------|---------|
|   call   | grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_302 |  9.2351 |   420   |   1183  |
|----------|----------------------------------------------------|---------|---------|---------|
|          |                    add_i_fu_427                    |    0    |    0    |    21   |
|          |                    add2_i_fu_453                   |    0    |    0    |    21   |
|          |              barWidthMinSamples_fu_469             |    0    |    0    |    17   |
|          |                    add5_i_fu_483                   |    0    |    0    |    21   |
|    add   |                  sub_i_i_i_fu_519                  |    0    |    0    |    17   |
|          |                   sub35_i_fu_525                   |    0    |    0    |    23   |
|          |                   sub10_i_fu_547                   |    0    |    0    |    23   |
|          |                  add_ln563_fu_623                  |    0    |    0    |    23   |
|          |                  add_ln750_fu_664                  |    0    |    0    |    17   |
|----------|----------------------------------------------------|---------|---------|---------|
|          |                     cmp8_fu_409                    |    0    |    0    |    15   |
|          |                   cmp33_i_fu_447                   |    0    |    0    |    15   |
|          |                     icmp_fu_499                    |    0    |    0    |    14   |
|   icmp   |                  icmp_ln563_fu_618                 |    0    |    0    |    23   |
|          |                     ult_fu_642                     |    0    |    0    |    23   |
|          |                   cmp11_i_fu_647                   |    0    |    0    |    24   |
|          |                    cmp_i_fu_682                    |    0    |    0    |    23   |
|----------|----------------------------------------------------|---------|---------|---------|
|  select  |                conv2_i_i15_i_fu_531                |    0    |    0    |    10   |
|          |                conv2_i_i_i295_fu_539               |    0    |    0    |    10   |
|----------|----------------------------------------------------|---------|---------|---------|
|    xor   |                     rev_fu_676                     |    0    |    0    |    2    |
|----------|----------------------------------------------------|---------|---------|---------|
|          |            colorFormatLocal_read_fu_220            |    0    |    0    |    0    |
|          |          motionSpeed_val_read_read_fu_234          |    0    |    0    |    0    |
|          |           patternId_val_read_read_fu_240           |    0    |    0    |    0    |
|          |          enableInput_val_read_read_fu_246          |    0    |    0    |    0    |
|   read   |          passthruEndY_val_read_read_fu_252         |    0    |    0    |    0    |
|          |          passthruEndX_val_read_read_fu_258         |    0    |    0    |    0    |
|          |         passthruStartY_val_read_read_fu_264        |    0    |    0    |    0    |
|          |         passthruStartX_val_read_read_fu_270        |    0    |    0    |    0    |
|          |                loopWidth_read_fu_276               |    0    |    0    |    0    |
|          |               loopHeight_read_fu_289               |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|
|          |               write_ln0_write_fu_226               |    0    |    0    |    0    |
|   write  |               write_ln0_write_fu_282               |    0    |    0    |    0    |
|          |               write_ln0_write_fu_295               |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|
|          |                    empty_fu_399                    |    0    |    0    |    0    |
|          |                   empty_83_fu_404                  |    0    |    0    |    0    |
|   trunc  |                   empty_84_fu_423                  |    0    |    0    |    0    |
|          |                   empty_85_fu_443                  |    0    |    0    |    0    |
|          |                   empty_86_fu_479                  |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|
|          |               width_val_cast10_fu_419              |    0    |    0    |    0    |
|          |              height_val_cast11_fu_475              |    0    |    0    |    0    |
|          |                barHeight_cast_fu_515               |    0    |    0    |    0    |
|   zext   |                 zext_ln1412_fu_561                 |    0    |    0    |    0    |
|          |                 zext_ln1575_fu_569                 |    0    |    0    |    0    |
|          |                  zext_ln563_fu_581                 |    0    |    0    |    0    |
|          |                 zext_ln563_1_fu_638                |    0    |    0    |    0    |
|          |                  zext_ln750_fu_661                 |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|
|          |                   barWidth_fu_433                  |    0    |    0    |    0    |
|partselect|                    p_cast_fu_459                   |    0    |    0    |    0    |
|          |                    tmp_9_fu_489                    |    0    |    0    |    0    |
|          |                     tmp_fu_505                     |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|
|   Total  |                                                    |  9.2351 |   420   |   1525  |
|----------|----------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|   barWidthMinSamples_reg_824  |   10   |
|        barWidth_reg_808       |   11   |
|        cmp11_i_reg_888        |    1   |
|        cmp33_i_reg_819        |    1   |
|          cmp8_reg_803         |    1   |
|         cmp_i_reg_898         |    1   |
|    colorFormatLocal_reg_758   |    8   |
|     conv2_i_i15_i_reg_844     |   10   |
|     conv2_i_i_i295_reg_849    |   10   |
|        empty_85_reg_814       |    8   |
|    hBarSel_0_loc_0_reg_740    |    8   |
|   hBarSel_2_0_loc_0_reg_728   |    8   |
|   hBarSel_3_0_loc_0_reg_752   |    8   |
|          icmp_reg_829         |    1   |
|       loopHeight_reg_798      |   16   |
|       loopWidth_reg_793       |   16   |
|  motionSpeed_val_read_reg_763 |    8   |
|     outpix_1_load_reg_873     |   10   |
|        outpix_1_reg_716       |   10   |
|     outpix_2_load_reg_878     |   10   |
|        outpix_2_reg_722       |   10   |
|      outpix_load_reg_868      |   10   |
|         outpix_reg_710        |   10   |
| p_0_0_010244_lcssa251_reg_688 |   10   |
|  p_0_0_0248_lcssa257_reg_698  |   10   |
|  p_0_0_09246_lcssa254_reg_693 |   10   |
| passthruEndX_val_read_reg_778 |   16   |
| passthruEndY_val_read_reg_773 |   16   |
|passthruStartX_val_read_reg_788|   16   |
|passthruStartY_val_read_reg_783|   16   |
|   patternId_val_read_reg_768  |    8   |
|          rev_reg_893          |    1   |
|        sub10_i_reg_854        |   17   |
|        sub35_i_reg_839        |   17   |
|       sub_i_i_i_reg_834       |   11   |
|          ult_reg_883          |    1   |
|    vBarSel_1_loc_0_reg_734    |    8   |
|     vBarSel_loc_0_reg_746     |    8   |
|          y_1_reg_859          |   16   |
|           y_reg_703           |   16   |
+-------------------------------+--------+
|             Total             |   383  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                        Comp                        |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_302 |  p20 |   2  |   1  |    2   ||    0    ||    9    |
| grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_302 |  p26 |   2  |   1  |    2   ||    0    ||    9    |
|----------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                        Total                       |      |      |      |    4   ||  0.854  ||    0    ||    18   |
|----------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    9   |   420  |  1525  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |   18   |
|  Register |    -   |   383  |    -   |
+-----------+--------+--------+--------+
|   Total   |   10   |   803  |  1543  |
+-----------+--------+--------+--------+
