module dpp (
    input wire clk,
    input wire resetn,
    input wire d,
    output reg q
    );
    
    always @(posedge clk)
        if(resetn <= 1'b0)
            q <= 1'b0;
        else
            q <=d;   
endmodule
module top_module (
    input wire clk,
    input wire resetn,   // synchronous reset
    input wire in,
    output wire out);
    
    wire q0, q1, q2;
    
    dpp d0(clk, resetn, in, q0);
    dpp d1(clk, resetn, q0, q1);
    dpp d2(clk, resetn, q1, q2);
    dpp d3(clk, resetn, q2, out);

endmodule
