INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'User' on host 'desktop-b2vr5vc' (Windows NT_amd64 version 6.2) on Sat Mar 26 23:06:47 +0800 2022
INFO: [HLS 200-10] In directory 'C:/Users/User/Documents/HLS_LABA_1/LABA2'
Sourcing Tcl script 'C:/Users/User/Documents/HLS_LABA_1/LABA2/LABA2/solution1/cosim.tcl'
INFO: [HLS 200-1510] Running: open_project LABA2 
INFO: [HLS 200-10] Opening project 'C:/Users/User/Documents/HLS_LABA_1/LABA2/LABA2'.
INFO: [HLS 200-1510] Running: set_top matrixmul 
INFO: [HLS 200-1510] Running: add_files matrixmul.cpp 
INFO: [HLS 200-10] Adding design file 'matrixmul.cpp' to the project
INFO: [HLS 200-1510] Running: add_files matrixmul.h 
INFO: [HLS 200-10] Adding design file 'matrixmul.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb matrixmul_test.cpp 
INFO: [HLS 200-10] Adding test bench file 'matrixmul_test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/Users/User/Documents/HLS_LABA_1/LABA2/LABA2/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vitis_HLS/2021.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling matrixmul.cpp_pre.cpp.tb.cpp
   Compiling apatb_matrixmul.cpp
   Compiling matrixmul_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_matrixmul_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Test passes.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\Users\User\Documents\HLS_LABA_1\LABA2\LABA2\solution1\sim\verilog>set PATH= 

C:\Users\User\Documents\HLS_LABA_1\LABA2\LABA2\solution1\sim\verilog>call C:/Xilinx/Vivado/2021.2/bin/xelab xil_defaultlib.apatb_matrixmul_top glbl -Oenable_linking_all_libraries  -prj matrixmul.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib "ieee_proposed=./ieee_proposed" -s matrixmul -debug wave 
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_matrixmul_top glbl -Oenable_linking_all_libraries -prj matrixmul.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s matrixmul -debug wave 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS_LABA_1/LABA2/LABA2/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS_LABA_1/LABA2/LABA2/solution1/sim/verilog/AESL_autofifo_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS_LABA_1/LABA2/LABA2/solution1/sim/verilog/AESL_autofifo_res.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_res
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS_LABA_1/LABA2/LABA2/solution1/sim/verilog/AESL_automem_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS_LABA_1/LABA2/LABA2/solution1/sim/verilog/matrixmul.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_matrixmul_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS_LABA_1/LABA2/LABA2/solution1/sim/verilog/matrixmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS_LABA_1/LABA2/LABA2/solution1/sim/verilog/matrixmul_mac_muladd_8s_8s_16ns_16_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module matrixmul_mac_muladd_8s_8s_16ns_16_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS_LABA_1/LABA2/LABA2/solution1/sim/verilog/matrixmul_mac_muladd_8s_8s_16s_16_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module matrixmul_mac_muladd_8s_8s_16s_16_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS_LABA_1/LABA2/LABA2/solution1/sim/verilog/matrixmul_mul_8s_8s_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixmul_mul_8s_8s_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS_LABA_1/LABA2/LABA2/solution1/sim/verilog/matrixmul_mux_32_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixmul_mux_32_8_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS_LABA_1/LABA2/LABA2/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.matrixmul_mux_32_8_1_1(ID=1,din0...
Compiling module xil_defaultlib.matrixmul_mul_8s_8s_16_1_1(NUM_S...
Compiling module xil_defaultlib.matrixmul_mac_muladd_8s_8s_16s_1...
Compiling module xil_defaultlib.matrixmul_mac_muladd_8s_8s_16s_1...
Compiling module xil_defaultlib.matrixmul_mac_muladd_8s_8s_16ns_...
Compiling module xil_defaultlib.matrixmul_mac_muladd_8s_8s_16ns_...
Compiling module xil_defaultlib.matrixmul
Compiling module xil_defaultlib.AESL_automem_a
Compiling module xil_defaultlib.AESL_autofifo_b
Compiling module xil_defaultlib.AESL_autofifo_res
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.rewind_loop_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_matrixmul_top
Compiling module work.glbl
Built simulation snapshot matrixmul

****** xsim v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/matrixmul/xsim_script.tcl
# xsim {matrixmul} -view {{matrixmul_dataflow_ana.wcfg}} -tclbatch {matrixmul.tcl} -protoinst {matrixmul.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file matrixmul.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_matrixmul_top/AESL_inst_matrixmul//AESL_inst_matrixmul_activity
Time resolution is 1 ps
open_wave_config matrixmul_dataflow_ana.wcfg
source matrixmul.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/res_write -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/res_full_n -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/res_din -into $return_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_local_deadlock -into $return_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_local_block -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(fifo) -into $cinputgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_q0 -into $return_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_address0 -into $return_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/b_read -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/b_empty_n -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/b_dout -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_start -into $blocksiggroup
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_done -into $blocksiggroup
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_idle -into $blocksiggroup
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_matrixmul_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_matrixmul_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_matrixmul_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_matrixmul_top/LENGTH_a -into $tb_portdepth_group -radix hex
## add_wave /apatb_matrixmul_top/LENGTH_b -into $tb_portdepth_group -radix hex
## add_wave /apatb_matrixmul_top/LENGTH_res -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_matrixmul_top/res_write -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/res_full_n -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/res_din -into $tb_return_group -radix hex
## add_wave /apatb_matrixmul_top/ap_local_deadlock -into $tb_return_group -radix hex
## add_wave /apatb_matrixmul_top/ap_local_block -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(fifo) -into $tbcinputgroup]
## add_wave /apatb_matrixmul_top/a_q0 -into $tb_return_group -radix hex
## add_wave /apatb_matrixmul_top/a_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/a_address0 -into $tb_return_group -radix hex
## add_wave /apatb_matrixmul_top/b_read -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/b_empty_n -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/b_dout -into $tb_return_group -radix hex
## save_wave_config matrixmul.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "285000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 345 ns : File "C:/Users/User/Documents/HLS_LABA_1/LABA2/LABA2/solution1/sim/verilog/matrixmul.autotb.v" Line 323
## quit
INFO: [Common 17-206] Exiting xsim at Sat Mar 26 23:07:04 2022...
INFO: [COSIM 212-316] Starting C post checking ...
Test passes.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 14.79 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 17.501 seconds; peak allocated memory: 1.239 GB.
