|Block1
reconfig_en <= parser:inst12.reconfig_en
clk <= PLL:inst2.c0
inclk0 => PLL:inst2.inclk0
reset => parser:inst12.reset
reset => keeper:inst10.reset
reset => split_freq:inst3.reset
reset => out_l:inst7.resett
reset => control:inst13.resett
reset => num_split_m:inst11.resett
reset => num_split:inst4.resett
reset => sec:inst1.resett
reset => mil_sec:inst.resett
reset => out_m:inst9.resett
reset => out_l:inst6.resett
reset => out_m:inst8.resett
data => keeper:inst10.Rx
data => split_freq:inst3.data
resett <= parser:inst12.resett
led[0] <= registr_4bit:inst18.out[0]
led[1] <= registr_4bit:inst18.out[1]
led[2] <= registr_4bit:inst18.out[2]
led[3] <= registr_4bit:inst18.out[3]
min_l[0] <= out_l:inst7.out[0]
min_l[1] <= out_l:inst7.out[1]
min_l[2] <= out_l:inst7.out[2]
min_l[3] <= out_l:inst7.out[3]
min_l[4] <= out_l:inst7.out[4]
min_l[5] <= out_l:inst7.out[5]
min_l[6] <= out_l:inst7.out[6]
min_m[0] <= out_m:inst9.out[0]
min_m[1] <= out_m:inst9.out[1]
min_m[2] <= out_m:inst9.out[2]
min_m[3] <= out_m:inst9.out[3]
min_m[4] <= out_m:inst9.out[4]
min_m[5] <= out_m:inst9.out[5]
min_m[6] <= out_m:inst9.out[6]
sec_l[0] <= out_l:inst6.out[0]
sec_l[1] <= out_l:inst6.out[1]
sec_l[2] <= out_l:inst6.out[2]
sec_l[3] <= out_l:inst6.out[3]
sec_l[4] <= out_l:inst6.out[4]
sec_l[5] <= out_l:inst6.out[5]
sec_l[6] <= out_l:inst6.out[6]
sec_m[0] <= out_m:inst8.out[0]
sec_m[1] <= out_m:inst8.out[1]
sec_m[2] <= out_m:inst8.out[2]
sec_m[3] <= out_m:inst8.out[3]
sec_m[4] <= out_m:inst8.out[4]
sec_m[5] <= out_m:inst8.out[5]
sec_m[6] <= out_m:inst8.out[6]


|Block1|parser:inst12
data[0] => Equal0.IN7
data[0] => Equal1.IN3
data[0] => Equal2.IN7
data[0] => Equal3.IN4
data[0] => Equal4.IN7
data[0] => Equal5.IN5
data[0] => Equal6.IN7
data[0] => Equal7.IN7
data[0] => Equal8.IN7
data[1] => Equal0.IN6
data[1] => Equal1.IN7
data[1] => Equal2.IN3
data[1] => Equal3.IN3
data[1] => Equal4.IN3
data[1] => Equal5.IN4
data[1] => Equal6.IN6
data[1] => Equal7.IN6
data[1] => Equal8.IN6
data[2] => Equal0.IN5
data[2] => Equal1.IN6
data[2] => Equal2.IN6
data[2] => Equal3.IN7
data[2] => Equal4.IN6
data[2] => Equal5.IN7
data[2] => Equal6.IN3
data[2] => Equal7.IN5
data[2] => Equal8.IN5
data[3] => Equal0.IN4
data[3] => Equal1.IN5
data[3] => Equal2.IN5
data[3] => Equal3.IN6
data[3] => Equal4.IN2
data[3] => Equal5.IN3
data[3] => Equal6.IN2
data[3] => Equal7.IN4
data[3] => Equal8.IN4
data[4] => Equal0.IN2
data[4] => Equal1.IN2
data[4] => Equal2.IN2
data[4] => Equal3.IN2
data[4] => Equal4.IN5
data[4] => Equal5.IN2
data[4] => Equal6.IN5
data[4] => Equal7.IN3
data[4] => Equal8.IN3
data[5] => Equal0.IN1
data[5] => Equal1.IN1
data[5] => Equal2.IN1
data[5] => Equal3.IN1
data[5] => Equal4.IN1
data[5] => Equal5.IN1
data[5] => Equal6.IN4
data[5] => Equal7.IN2
data[5] => Equal8.IN2
data[6] => Equal0.IN3
data[6] => Equal1.IN4
data[6] => Equal2.IN4
data[6] => Equal3.IN5
data[6] => Equal4.IN4
data[6] => Equal5.IN6
data[6] => Equal6.IN1
data[6] => Equal7.IN1
data[6] => Equal8.IN1
data[7] => Equal0.IN0
data[7] => Equal1.IN0
data[7] => Equal2.IN0
data[7] => Equal3.IN0
data[7] => Equal4.IN0
data[7] => Equal5.IN0
data[7] => Equal6.IN0
data[7] => Equal7.IN0
data[7] => Equal8.IN0
clk => resett~reg0.CLK
clk => reconfig_en~reg0.CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => reconfig_en.OUTPUTSELECT
reset => resett~reg0.ENA
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reconfig_en <= reconfig_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
resett <= resett~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Block1|PLL:inst2
inclk0 => sub_wire3[0].IN1
c0 <= altpll:altpll_component.clk


|Block1|PLL:inst2|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Block1|registr_8bit:inst17
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
data[0] => out[0]~reg0.DATAIN
data[1] => out[1]~reg0.DATAIN
data[2] => out[2]~reg0.DATAIN
data[3] => out[3]~reg0.DATAIN
data[4] => out[4]~reg0.DATAIN
data[5] => out[5]~reg0.DATAIN
data[6] => out[6]~reg0.DATAIN
data[7] => out[7]~reg0.DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Block1|keeper:inst10
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => prev_b_clk.OUTPUTSELECT
reset => prev_b_clk.OUTPUTSELECT
reset => prev_b_clk.OUTPUTSELECT
reset => prev_b_clk.OUTPUTSELECT
b_clk[0] => Equal0.IN3
b_clk[0] => prev_b_clk.DATAA
b_clk[0] => prev_b_clk.DATAA
b_clk[0] => prev_b_clk.DATAB
b_clk[1] => Equal0.IN2
b_clk[1] => prev_b_clk.DATAA
b_clk[1] => prev_b_clk.DATAA
b_clk[1] => prev_b_clk.DATAB
b_clk[2] => Equal0.IN1
b_clk[2] => prev_b_clk.DATAA
b_clk[2] => prev_b_clk.DATAA
b_clk[2] => prev_b_clk.DATAB
b_clk[3] => Equal0.IN0
b_clk[3] => prev_b_clk.DATAA
b_clk[3] => prev_b_clk.DATAA
b_clk[3] => prev_b_clk.DATAB
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => prev_b_clk[0].CLK
clk => prev_b_clk[1].CLK
clk => prev_b_clk[2].CLK
clk => prev_b_clk[3].CLK
Rx => data.DATAB
Rx => data.DATAB
Rx => data.DATAB
Rx => data.DATAB
Rx => data.DATAB
Rx => data.DATAB
Rx => data.DATAB
Rx => data.DATAB
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Block1|split_freq:inst3
reset => count_en.OUTPUTSELECT
reset => count_en.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => prev_data[1].ENA
reset => prev_data[0].ENA
clk => prev_data[0].CLK
clk => prev_data[1].CLK
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => count_en[0].CLK
clk => count_en[1].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => state~5.DATAIN
data => Equal0.IN1
data => prev_data.DATAB
data => state.OUTPUTSELECT
data => state.OUTPUTSELECT
data => state.OUTPUTSELECT
data => state.OUTPUTSELECT
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Block1|registr_4bit:inst18
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
data[0] => out[0]~reg0.DATAIN
data[1] => out[1]~reg0.DATAIN
data[2] => out[2]~reg0.DATAIN
data[3] => out[3]~reg0.DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Block1|out_l:inst7
resett => out.OUTPUTSELECT
resett => out.OUTPUTSELECT
resett => out.OUTPUTSELECT
resett => out.OUTPUTSELECT
resett => out.OUTPUTSELECT
resett => out.OUTPUTSELECT
resett => out.OUTPUTSELECT
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
data[0] => Decoder0.IN3
data[1] => Decoder0.IN2
data[2] => Decoder0.IN1
data[3] => Decoder0.IN0
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Block1|control:inst13
reconfig_en => always1.IN1
reconfig_en => state.OUTPUTSELECT
reconfig_en => state.OUTPUTSELECT
reconfig_en => state.OUTPUTSELECT
reconfig_en => min_m_reg.OUTPUTSELECT
reconfig_en => min_m_reg.OUTPUTSELECT
reconfig_en => min_m_reg.OUTPUTSELECT
reconfig_en => min_m_reg.OUTPUTSELECT
reconfig_en => min_l_reg.OUTPUTSELECT
reconfig_en => min_l_reg.OUTPUTSELECT
reconfig_en => min_l_reg.OUTPUTSELECT
reconfig_en => min_l_reg.OUTPUTSELECT
reconfig_en => sec_m_reg.OUTPUTSELECT
reconfig_en => sec_m_reg.OUTPUTSELECT
reconfig_en => sec_m_reg.OUTPUTSELECT
reconfig_en => sec_m_reg.OUTPUTSELECT
reconfig_en => sec_l_reg.OUTPUTSELECT
reconfig_en => sec_l_reg.OUTPUTSELECT
reconfig_en => sec_l_reg.OUTPUTSELECT
reconfig_en => sec_l_reg.OUTPUTSELECT
reconfig_en => prev_key.OUTPUTSELECT
reconfig_en => prev_key.OUTPUTSELECT
reconfig_en => prev_key.OUTPUTSELECT
reconfig_en => prev_key.OUTPUTSELECT
reconfig_en => out_min_m.OUTPUTSELECT
reconfig_en => out_min_m.OUTPUTSELECT
reconfig_en => out_min_m.OUTPUTSELECT
reconfig_en => out_min_m.OUTPUTSELECT
reconfig_en => out_min_l.OUTPUTSELECT
reconfig_en => out_min_l.OUTPUTSELECT
reconfig_en => out_min_l.OUTPUTSELECT
reconfig_en => out_min_l.OUTPUTSELECT
reconfig_en => out_sec_m.OUTPUTSELECT
reconfig_en => out_sec_m.OUTPUTSELECT
reconfig_en => out_sec_m.OUTPUTSELECT
reconfig_en => out_sec_m.OUTPUTSELECT
reconfig_en => out_sec_l.OUTPUTSELECT
reconfig_en => out_sec_l.OUTPUTSELECT
reconfig_en => out_sec_l.OUTPUTSELECT
reconfig_en => out_sec_l.OUTPUTSELECT
reconfig_en => count.OUTPUTSELECT
reconfig_en => count.OUTPUTSELECT
reconfig_en => count.OUTPUTSELECT
reconfig_en => prev_reconfig_en.DATAIN
resett => count.OUTPUTSELECT
resett => count.OUTPUTSELECT
resett => count.OUTPUTSELECT
resett => state.OUTPUTSELECT
resett => state.OUTPUTSELECT
resett => state.OUTPUTSELECT
resett => min_m_reg.OUTPUTSELECT
resett => min_m_reg.OUTPUTSELECT
resett => min_m_reg.OUTPUTSELECT
resett => min_m_reg.OUTPUTSELECT
resett => min_l_reg.OUTPUTSELECT
resett => min_l_reg.OUTPUTSELECT
resett => min_l_reg.OUTPUTSELECT
resett => min_l_reg.OUTPUTSELECT
resett => sec_m_reg.OUTPUTSELECT
resett => sec_m_reg.OUTPUTSELECT
resett => sec_m_reg.OUTPUTSELECT
resett => sec_m_reg.OUTPUTSELECT
resett => sec_l_reg.OUTPUTSELECT
resett => sec_l_reg.OUTPUTSELECT
resett => sec_l_reg.OUTPUTSELECT
resett => sec_l_reg.OUTPUTSELECT
resett => prev_key[3].ENA
resett => prev_key[2].ENA
resett => prev_key[1].ENA
resett => prev_key[0].ENA
resett => out_min_m[3]~reg0.ENA
resett => out_min_m[2]~reg0.ENA
resett => out_min_m[1]~reg0.ENA
resett => out_min_m[0]~reg0.ENA
resett => out_min_l[3]~reg0.ENA
resett => out_min_l[2]~reg0.ENA
resett => out_min_l[1]~reg0.ENA
resett => out_min_l[0]~reg0.ENA
resett => out_sec_m[3]~reg0.ENA
resett => out_sec_m[2]~reg0.ENA
resett => out_sec_m[1]~reg0.ENA
resett => out_sec_m[0]~reg0.ENA
resett => out_sec_l[3]~reg0.ENA
resett => out_sec_l[2]~reg0.ENA
resett => out_sec_l[1]~reg0.ENA
resett => out_sec_l[0]~reg0.ENA
clk => out_sec_l[0]~reg0.CLK
clk => out_sec_l[1]~reg0.CLK
clk => out_sec_l[2]~reg0.CLK
clk => out_sec_l[3]~reg0.CLK
clk => out_sec_m[0]~reg0.CLK
clk => out_sec_m[1]~reg0.CLK
clk => out_sec_m[2]~reg0.CLK
clk => out_sec_m[3]~reg0.CLK
clk => out_min_l[0]~reg0.CLK
clk => out_min_l[1]~reg0.CLK
clk => out_min_l[2]~reg0.CLK
clk => out_min_l[3]~reg0.CLK
clk => out_min_m[0]~reg0.CLK
clk => out_min_m[1]~reg0.CLK
clk => out_min_m[2]~reg0.CLK
clk => out_min_m[3]~reg0.CLK
clk => prev_key[0].CLK
clk => prev_key[1].CLK
clk => prev_key[2].CLK
clk => prev_key[3].CLK
clk => sec_l_reg[0].CLK
clk => sec_l_reg[1].CLK
clk => sec_l_reg[2].CLK
clk => sec_l_reg[3].CLK
clk => sec_m_reg[0].CLK
clk => sec_m_reg[1].CLK
clk => sec_m_reg[2].CLK
clk => sec_m_reg[3].CLK
clk => min_l_reg[0].CLK
clk => min_l_reg[1].CLK
clk => min_l_reg[2].CLK
clk => min_l_reg[3].CLK
clk => min_m_reg[0].CLK
clk => min_m_reg[1].CLK
clk => min_m_reg[2].CLK
clk => min_m_reg[3].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => prev_reconfig_en.CLK
key[0] => Equal0.IN3
key[0] => prev_key.DATAB
key[0] => Equal1.IN31
key[0] => Equal2.IN0
key[0] => Equal4.IN3
key[0] => Equal6.IN3
key[0] => Equal8.IN3
key[1] => Equal0.IN2
key[1] => prev_key.DATAB
key[1] => Equal1.IN30
key[1] => Equal2.IN3
key[1] => Equal4.IN0
key[1] => Equal6.IN2
key[1] => Equal8.IN2
key[2] => Equal0.IN1
key[2] => prev_key.DATAB
key[2] => Equal1.IN29
key[2] => Equal2.IN2
key[2] => Equal4.IN2
key[2] => Equal6.IN0
key[2] => Equal8.IN1
key[3] => Equal0.IN0
key[3] => prev_key.DATAB
key[3] => Equal1.IN28
key[3] => Equal2.IN1
key[3] => Equal4.IN1
key[3] => Equal6.IN1
key[3] => Equal8.IN0
min_l[0] => Mux7.IN1
min_l[0] => out_min_l.DATAA
min_l[1] => Mux6.IN1
min_l[1] => out_min_l.DATAA
min_l[2] => Mux5.IN1
min_l[2] => out_min_l.DATAA
min_l[3] => Mux4.IN1
min_l[3] => out_min_l.DATAA
min_m[0] => Mux3.IN1
min_m[0] => out_min_m.DATAA
min_m[1] => Mux2.IN1
min_m[1] => out_min_m.DATAA
min_m[2] => Mux1.IN1
min_m[2] => out_min_m.DATAA
min_m[3] => Mux0.IN1
min_m[3] => out_min_m.DATAA
sec_l[0] => Mux15.IN1
sec_l[0] => out_sec_l.DATAA
sec_l[1] => Mux14.IN1
sec_l[1] => out_sec_l.DATAA
sec_l[2] => Mux13.IN1
sec_l[2] => out_sec_l.DATAA
sec_l[3] => Mux12.IN1
sec_l[3] => out_sec_l.DATAA
sec_m[0] => Mux11.IN1
sec_m[0] => out_sec_m.DATAA
sec_m[1] => Mux10.IN1
sec_m[1] => out_sec_m.DATAA
sec_m[2] => Mux9.IN1
sec_m[2] => out_sec_m.DATAA
sec_m[3] => Mux8.IN1
sec_m[3] => out_sec_m.DATAA
out_min_l[0] <= out_min_l[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_min_l[1] <= out_min_l[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_min_l[2] <= out_min_l[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_min_l[3] <= out_min_l[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_min_m[0] <= out_min_m[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_min_m[1] <= out_min_m[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_min_m[2] <= out_min_m[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_min_m[3] <= out_min_m[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sec_l[0] <= out_sec_l[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sec_l[1] <= out_sec_l[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sec_l[2] <= out_sec_l[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sec_l[3] <= out_sec_l[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sec_m[0] <= out_sec_m[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sec_m[1] <= out_sec_m[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sec_m[2] <= out_sec_m[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sec_m[3] <= out_sec_m[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Block1|num_split_m:inst11
reconfig_l[0] => l.DATAB
reconfig_l[1] => l.DATAB
reconfig_l[2] => l.DATAB
reconfig_l[3] => l.DATAB
reconfig_m[0] => m.DATAB
reconfig_m[1] => m.DATAB
reconfig_m[2] => m.DATAB
reconfig_m[3] => m.DATAB
reconfig_en => l.OUTPUTSELECT
reconfig_en => l.OUTPUTSELECT
reconfig_en => l.OUTPUTSELECT
reconfig_en => l.OUTPUTSELECT
reconfig_en => m.OUTPUTSELECT
reconfig_en => m.OUTPUTSELECT
reconfig_en => m.OUTPUTSELECT
reconfig_en => m.OUTPUTSELECT
resett => l.OUTPUTSELECT
resett => l.OUTPUTSELECT
resett => l.OUTPUTSELECT
resett => l.OUTPUTSELECT
resett => m.OUTPUTSELECT
resett => m.OUTPUTSELECT
resett => m.OUTPUTSELECT
resett => m.OUTPUTSELECT
clk => m[0]~reg0.CLK
clk => m[1]~reg0.CLK
clk => m[2]~reg0.CLK
clk => m[3]~reg0.CLK
clk => l[0]~reg0.CLK
clk => l[1]~reg0.CLK
clk => l[2]~reg0.CLK
clk => l[3]~reg0.CLK
clk => prev_l[0].CLK
clk => prev_l[1].CLK
clk => prev_l[2].CLK
clk => prev_l[3].CLK
clk => prev_sec_m[0].CLK
clk => prev_sec_m[1].CLK
clk => prev_sec_m[2].CLK
clk => prev_sec_m[3].CLK
sec_l[0] => ~NO_FANOUT~
sec_l[1] => ~NO_FANOUT~
sec_l[2] => ~NO_FANOUT~
sec_l[3] => ~NO_FANOUT~
sec_m[0] => Equal0.IN3
sec_m[0] => prev_sec_m[0].DATAIN
sec_m[0] => Equal1.IN31
sec_m[1] => Equal0.IN2
sec_m[1] => prev_sec_m[1].DATAIN
sec_m[1] => Equal1.IN1
sec_m[2] => Equal0.IN1
sec_m[2] => prev_sec_m[2].DATAIN
sec_m[2] => Equal1.IN0
sec_m[3] => Equal0.IN0
sec_m[3] => prev_sec_m[3].DATAIN
sec_m[3] => Equal1.IN30
l[0] <= l[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l[1] <= l[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l[2] <= l[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l[3] <= l[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[0] <= m[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[1] <= m[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[2] <= m[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[3] <= m[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Block1|num_split:inst4
reconfig_l[0] => l.DATAB
reconfig_l[1] => l.DATAB
reconfig_l[2] => l.DATAB
reconfig_l[3] => l.DATAB
reconfig_m[0] => m.DATAB
reconfig_m[1] => m.DATAB
reconfig_m[2] => m.DATAB
reconfig_m[3] => m.DATAB
reconfig_en => l.OUTPUTSELECT
reconfig_en => l.OUTPUTSELECT
reconfig_en => l.OUTPUTSELECT
reconfig_en => l.OUTPUTSELECT
reconfig_en => m.OUTPUTSELECT
reconfig_en => m.OUTPUTSELECT
reconfig_en => m.OUTPUTSELECT
reconfig_en => m.OUTPUTSELECT
resett => l.OUTPUTSELECT
resett => l.OUTPUTSELECT
resett => l.OUTPUTSELECT
resett => l.OUTPUTSELECT
resett => m.OUTPUTSELECT
resett => m.OUTPUTSELECT
resett => m.OUTPUTSELECT
resett => m.OUTPUTSELECT
clk => m[0]~reg0.CLK
clk => m[1]~reg0.CLK
clk => m[2]~reg0.CLK
clk => m[3]~reg0.CLK
clk => l[0]~reg0.CLK
clk => l[1]~reg0.CLK
clk => l[2]~reg0.CLK
clk => l[3]~reg0.CLK
clk => temp_data[0].CLK
clk => temp_data[1].CLK
clk => temp_data[2].CLK
clk => temp_data[3].CLK
clk => temp_data[4].CLK
clk => temp_data[5].CLK
data[0] => Equal0.IN5
data[0] => temp_data[0].DATAIN
data[1] => Equal0.IN4
data[1] => temp_data[1].DATAIN
data[2] => Equal0.IN3
data[2] => temp_data[2].DATAIN
data[3] => Equal0.IN2
data[3] => temp_data[3].DATAIN
data[4] => Equal0.IN1
data[4] => temp_data[4].DATAIN
data[5] => Equal0.IN0
data[5] => temp_data[5].DATAIN
l[0] <= l[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l[1] <= l[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l[2] <= l[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
l[3] <= l[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[0] <= m[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[1] <= m[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[2] <= m[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[3] <= m[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Block1|sec:inst1
reconfig_en => out.OUTPUTSELECT
reconfig_en => out.OUTPUTSELECT
reconfig_en => out.OUTPUTSELECT
reconfig_en => out.OUTPUTSELECT
reconfig_en => out.OUTPUTSELECT
reconfig_en => out.OUTPUTSELECT
mil_sec[0] => Equal0.IN9
mil_sec[0] => prev_mil_sec[0].DATAIN
mil_sec[0] => Equal1.IN7
mil_sec[1] => Equal0.IN8
mil_sec[1] => prev_mil_sec[1].DATAIN
mil_sec[1] => Equal1.IN6
mil_sec[2] => Equal0.IN7
mil_sec[2] => prev_mil_sec[2].DATAIN
mil_sec[2] => Equal1.IN5
mil_sec[3] => Equal0.IN6
mil_sec[3] => prev_mil_sec[3].DATAIN
mil_sec[3] => Equal1.IN31
mil_sec[4] => Equal0.IN5
mil_sec[4] => prev_mil_sec[4].DATAIN
mil_sec[4] => Equal1.IN30
mil_sec[5] => Equal0.IN4
mil_sec[5] => prev_mil_sec[5].DATAIN
mil_sec[5] => Equal1.IN4
mil_sec[6] => Equal0.IN3
mil_sec[6] => prev_mil_sec[6].DATAIN
mil_sec[6] => Equal1.IN3
mil_sec[7] => Equal0.IN2
mil_sec[7] => prev_mil_sec[7].DATAIN
mil_sec[7] => Equal1.IN2
mil_sec[8] => Equal0.IN1
mil_sec[8] => prev_mil_sec[8].DATAIN
mil_sec[8] => Equal1.IN1
mil_sec[9] => Equal0.IN0
mil_sec[9] => prev_mil_sec[9].DATAIN
mil_sec[9] => Equal1.IN0
resett => out.OUTPUTSELECT
resett => out.OUTPUTSELECT
resett => out.OUTPUTSELECT
resett => out.OUTPUTSELECT
resett => out.OUTPUTSELECT
resett => out.OUTPUTSELECT
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => prev_mil_sec[0].CLK
clk => prev_mil_sec[1].CLK
clk => prev_mil_sec[2].CLK
clk => prev_mil_sec[3].CLK
clk => prev_mil_sec[4].CLK
clk => prev_mil_sec[5].CLK
clk => prev_mil_sec[6].CLK
clk => prev_mil_sec[7].CLK
clk => prev_mil_sec[8].CLK
clk => prev_mil_sec[9].CLK
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Block1|mil_sec:inst
reconfig_en => count_clk.OUTPUTSELECT
reconfig_en => count_clk.OUTPUTSELECT
reconfig_en => count_clk.OUTPUTSELECT
reconfig_en => count_clk.OUTPUTSELECT
reconfig_en => count_clk.OUTPUTSELECT
reconfig_en => count_clk.OUTPUTSELECT
reconfig_en => count_clk.OUTPUTSELECT
reconfig_en => count_clk.OUTPUTSELECT
reconfig_en => count_clk.OUTPUTSELECT
reconfig_en => count_clk.OUTPUTSELECT
reconfig_en => count_clk.OUTPUTSELECT
reconfig_en => count_clk.OUTPUTSELECT
reconfig_en => count_clk.OUTPUTSELECT
reconfig_en => count_clk.OUTPUTSELECT
reconfig_en => count_clk.OUTPUTSELECT
reconfig_en => count_clk.OUTPUTSELECT
reconfig_en => out.OUTPUTSELECT
reconfig_en => out.OUTPUTSELECT
reconfig_en => out.OUTPUTSELECT
reconfig_en => out.OUTPUTSELECT
reconfig_en => out.OUTPUTSELECT
reconfig_en => out.OUTPUTSELECT
reconfig_en => out.OUTPUTSELECT
reconfig_en => out.OUTPUTSELECT
reconfig_en => out.OUTPUTSELECT
reconfig_en => out.OUTPUTSELECT
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => count_clk[0].CLK
clk => count_clk[1].CLK
clk => count_clk[2].CLK
clk => count_clk[3].CLK
clk => count_clk[4].CLK
clk => count_clk[5].CLK
clk => count_clk[6].CLK
clk => count_clk[7].CLK
clk => count_clk[8].CLK
clk => count_clk[9].CLK
clk => count_clk[10].CLK
clk => count_clk[11].CLK
clk => count_clk[12].CLK
clk => count_clk[13].CLK
clk => count_clk[14].CLK
clk => count_clk[15].CLK
resett => count_clk.OUTPUTSELECT
resett => count_clk.OUTPUTSELECT
resett => count_clk.OUTPUTSELECT
resett => count_clk.OUTPUTSELECT
resett => count_clk.OUTPUTSELECT
resett => count_clk.OUTPUTSELECT
resett => count_clk.OUTPUTSELECT
resett => count_clk.OUTPUTSELECT
resett => count_clk.OUTPUTSELECT
resett => count_clk.OUTPUTSELECT
resett => count_clk.OUTPUTSELECT
resett => count_clk.OUTPUTSELECT
resett => count_clk.OUTPUTSELECT
resett => count_clk.OUTPUTSELECT
resett => count_clk.OUTPUTSELECT
resett => count_clk.OUTPUTSELECT
resett => out[1]~reg0.ENA
resett => out[0]~reg0.ENA
resett => out[2]~reg0.ENA
resett => out[3]~reg0.ENA
resett => out[4]~reg0.ENA
resett => out[5]~reg0.ENA
resett => out[6]~reg0.ENA
resett => out[7]~reg0.ENA
resett => out[8]~reg0.ENA
resett => out[9]~reg0.ENA
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Block1|out_m:inst9
resett => out.OUTPUTSELECT
resett => out.OUTPUTSELECT
resett => out.OUTPUTSELECT
resett => out.OUTPUTSELECT
resett => out.OUTPUTSELECT
resett => out.OUTPUTSELECT
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
data[0] => Decoder0.IN3
data[1] => Decoder0.IN2
data[1] => Decoder1.IN2
data[2] => Decoder0.IN1
data[2] => Decoder1.IN1
data[3] => Decoder0.IN0
data[3] => Decoder1.IN0
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Block1|out_l:inst6
resett => out.OUTPUTSELECT
resett => out.OUTPUTSELECT
resett => out.OUTPUTSELECT
resett => out.OUTPUTSELECT
resett => out.OUTPUTSELECT
resett => out.OUTPUTSELECT
resett => out.OUTPUTSELECT
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
data[0] => Decoder0.IN3
data[1] => Decoder0.IN2
data[2] => Decoder0.IN1
data[3] => Decoder0.IN0
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Block1|out_m:inst8
resett => out.OUTPUTSELECT
resett => out.OUTPUTSELECT
resett => out.OUTPUTSELECT
resett => out.OUTPUTSELECT
resett => out.OUTPUTSELECT
resett => out.OUTPUTSELECT
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
data[0] => Decoder0.IN3
data[1] => Decoder0.IN2
data[1] => Decoder1.IN2
data[2] => Decoder0.IN1
data[2] => Decoder1.IN1
data[3] => Decoder0.IN0
data[3] => Decoder1.IN0
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


