setting auto_restore_mw_cel_lib_setup true
Initializing gui preferences from file  /u/pratik2/.synopsys_dv_prefs.tcl
dc_shell> set top_design adder
adder
dc_shell> source -echo -verbose ../scripts/dc.tcl
source -echo -verbose ../../$top_design.design_config.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
/pkgs/synopsys/2020/32_28nm/SAED32_EDK
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# adder
set top_design adder
adder
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set rtl_list [list ../rtl/$top_design.v ]
../rtl/adder.v
set slow_corner "ss0p75v125c ss0p95v125c_2p25v ss0p95v125c"
ss0p75v125c ss0p95v125c_2p25v ss0p95v125c
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p75v125c ss0p95v125c_2p25v ss0p95v125c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt io_std sram"
stdcell_hvt stdcell_rvt stdcell_lvt io_std sram
# Get just the main standard cells, srams and IOs
set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_"
saed32?vt_ saed32sram_ saed32io_wb_
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/pratik2/ECE581-2021/Final_Project/
/u/pratik2/ECE581-2021/Final_Project/
# List all current designs
set this_design [ list_designs ]
Warning: No designs to list. (UID-275)
0
# If there are existing designs reset/remove them
if { $this_design != 0 } {
  # To reset the earlier designs
  reset_design
  remove_design -designs
}
if { ! [ info exists top_design ] } {
   set top_design fifo1
}
source ../scripts/dc-get-timlibs.tcl
# Analyzing the files for the design
analyze $rtl_list -autoread -define SYNTHESIS
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Warning: Defining design library 'WORK' at directory '/u/pratik2/ECE581-2021/Final_Project/syn/work/WORK_autoread'. (AUTOREAD-107)
Information: Adding '/u/pratik2/ECE581-2021/Final_Project/syn/rtl/adder.v'.  (AUTOREAD-100)
Information: Scanning file { adder.v }. (AUTOREAD-303)
Compiling source file /u/pratik2/ECE581-2021/Final_Project/syn/rtl/adder.v
Presto compilation completed successfully.
Autoread command completed successfully.
1
# Elaborate the FIFO design
elaborate ${top_design} 
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2019_06/syn/P-2019.03-SP1-1/libraries/syn/dw_foundation.sldb'
Loading db file '/pkgs/synopsys/2019_06/syn/P-2019.03-SP1-1/libraries/syn/gtech.db'
Loading db file '/pkgs/synopsys/2019_06/syn/P-2019.03-SP1-1/libraries/syn/standard.sldb'
  Loading link library 'saed32hvt_ss0p75v125c'
  Loading link library 'saed32hvt_ss0p95v125c'
  Loading link library 'saed32rvt_ss0p75v125c'
  Loading link library 'saed32rvt_ss0p95v125c'
  Loading link library 'saed32lvt_ss0p75v125c'
  Loading link library 'saed32lvt_ss0p95v125c'
  Loading link library 'saed32io_wb_ss0p95v125c_2p25v'
  Loading link library 'saed32sram_ss0p95v125c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (adder)
Elaborated 1 design.
Current design is now 'adder'.
Information: Building the design 'dff'. (HDL-193)

Inferred memory devices in process
        in routine dff line 73 in file
                '/u/pratik2/ECE581-2021/Final_Project/syn/rtl/adder.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (dff)
1
if { [ info exists add_ios ] && $add_ios } {
   source -echo -verbose ../scripts/add_ios.tcl
   # Source the design dependent code that will put IOs on different sides
   source ../../$top_design.add_ios.tcl
}
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Creating cell 'io_b_a' in design 'adder'.
Disconnecting net 'a' from pin 'dff_a/d'.
Connecting net 'a' to pin 'io_b_a/PADIO'.
Creating net 'io_b_a_net' in design 'adder'.
Connecting net 'io_b_a_net' to pin 'dff_a/d'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_b_a_net' to pin 'io_b_a/DOUT'.
Creating cell 'io_b_b' in design 'adder'.
Disconnecting net 'b' from pin 'dff_b/d'.
Connecting net 'b' to pin 'io_b_b/PADIO'.
Creating net 'io_b_b_net' in design 'adder'.
Connecting net 'io_b_b_net' to pin 'dff_b/d'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_b_b_net' to pin 'io_b_b/DOUT'.
Creating cell 'io_b_cin' in design 'adder'.
Disconnecting net 'cin' from pin 'dff_cin/d'.
Connecting net 'cin' to pin 'io_b_cin/PADIO'.
Creating net 'io_b_cin_net' in design 'adder'.
Connecting net 'io_b_cin_net' to pin 'dff_cin/d'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_b_cin_net' to pin 'io_b_cin/DOUT'.
Creating cell 'io_b_sum' in design 'adder'.
Disconnecting net 'sum' from pin 'dff_sum/q'.
Connecting net 'sum' to pin 'io_b_sum/PADIO'.
Creating net 'io_b_sum_net' in design 'adder'.
Connecting net 'io_b_sum_net' to pin 'dff_sum/q'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_b_sum_net' to pin 'io_b_sum/DIN'.
Creating cell 'io_b_cout' in design 'adder'.
Disconnecting net 'cout' from pin 'dff_cout/q'.
Connecting net 'cout' to pin 'io_b_cout/PADIO'.
Creating net 'io_b_cout_net' in design 'adder'.
Connecting net 'io_b_cout_net' to pin 'dff_cout/q'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_b_cout_net' to pin 'io_b_cout/DIN'.
Warning: Can't find port 'clk' in design 'adder'. (UID-95)
Creating cell 'io_b_clk' in design 'adder'.
Warning: Can't find net 'clk' in design 'adder'. (UID-95)
Creating net 'clk' in design 'adder'.
Warning: Can't find port 'clk' in design 'adder'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Connecting net 'clk' to pin 'io_b_clk/PADIO'.
Creating net 'io_b_clk_net' in design 'adder'.
Warning: Can't find port 'clk' in design 'adder'. (UID-95)
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_b_clk_net' to pin 'io_b_clk/DIN'.
Creating cell 'io_b_reset' in design 'adder'.
Disconnecting net 'reset' from pin 'dff_sum/reset'.
Disconnecting net 'reset' from pin 'dff_cout/reset'.
Disconnecting net 'reset' from pin 'dff_cin/reset'.
Disconnecting net 'reset' from pin 'dff_b/reset'.
Disconnecting net 'reset' from pin 'dff_a/reset'.
Connecting net 'reset' to pin 'io_b_reset/PADIO'.
Creating net 'io_b_reset_net' in design 'adder'.
Connecting net 'io_b_reset_net' to pin 'dff_sum/reset'.
Connecting net 'io_b_reset_net' to pin 'dff_cout/reset'.
Connecting net 'io_b_reset_net' to pin 'dff_cin/reset'.
Connecting net 'io_b_reset_net' to pin 'dff_b/reset'.
Connecting net 'io_b_reset_net' to pin 'dff_a/reset'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_b_reset_net' to pin 'io_b_reset/DOUT'.
change_names -rules verilog -hierarchy
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
1
# Load the timing and design constraints
source -echo -verbose ../../constraints/${top_design}.sdc
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set CLK_period 1.00
1.00
#set wclk_period 1.18
#set rclk_period 1.22
#set wclk2x_period [ expr $wclk_period / 2 ]
create_clock -name "CLK" -period 0.500 -waveform {0.0 0.250} clock 
1
#create_clock -name "clk" -period $CLK_period  CLK
# 0.07 ns is fairly typical for pll jitter plus other jitter.
set_clock_uncertainty -setup 0.07 CLK
1
set_clock_uncertainty -hold 0.01 CLK
1
set_clock_transition 0.1 CLK
1
set_clock_latency 0.1 CLK
1
#create_clock -name "wclk" -period $wclk_period  wclk
# 0.07 ns is fairly typical for pll jitter plus other jitter.
#set_clock_uncertainty -setup 0.07 wclk
#set_clock_uncertainty -hold 0.01 wclk
#set_clock_transition 0.1 wclk
#set_clock_latency 0.1 wclk
#create_clock -name "rclk" -period $rclk_period rclk
#set_clock_uncertainty -setup 0.07 rclk
#set_clock_uncertainty -hold 0.01 rclk
#set_clock_transition 0.1 rclk
#set_clock_latency 0.1 rclk
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
#create_clock -name "wclk2x" -period $wclk2x_period wclk2x
#set_clock_uncertainty 0.07 -setup wclk2x
#set_clock_uncertainty 0.01 -hold wclk2x
#set_clock_transition 0.1 wclk2x
#set_clock_latency 0.1 wclk2x
#set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
#set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
#set_input_delay 0.0 wdata_in* -clock wclk2x
#set_input_delay 0.0 winc -clock wclk
#set_input_delay 0.0 rinc -clock rclk
#set_output_delay -0.5 rdata* -clock rclk
#set_output_delay -0.5 {rempty } -clock rclk
#set_output_delay -0.5 { wfull } -clock wclk
# This port does not seem to need to be constrained with the way the library works.
# I constrained anyway and did to multiple clocks.
# I understand you probably wouldn't know that part.
#set_input_delay 0.0 rrst_n -clock rclk
#set_input_delay 0.0 rrst_n -clock wclk -add_delay
#set_input_delay 0.0 rrst_n -clock wclk2x -add_delay
# I like set_driving_cell to a std cell from the library.  set_drive works to.
#set_driving_cell -lib_cell INVX1_HVT [all_inputs]
set_drive 0.00001 [all_inputs ]
1
# Make a guess for now.  A real value would normally be given.
set_load 0.5 [all_outputs]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
1
# any additional non-design specific constraints
set_max_transition 0.5 [current_design ]
Current design is 'adder'.
1
# Duplicate any non-unique modules so details can be different inside for synthesis
set_dont_use [get_lib_cells */DELLN* ]
1
uniquify
Information: Uniquified 5 instances of design 'dff'. (OPT-1056)
1
#compile with ultra features and with scan FFs
compile_ultra  -scan  -no_autoungroup
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | P-2019.03-DWBB_201903.1 |     *     |
| Licensed DW Building Blocks        | P-2019.03-DWBB_201903.1 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 9 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'adder'

  Loading target library 'saed32hvt_ss0p95v125c'
  Loading target library 'saed32lvt_ss0p95v125c'
Loaded alib file './alib-52/saed32hvt_ss0p75v125c.db.alib'
Loaded alib file './alib-52/saed32hvt_ss0p95v125c.db.alib'
Loaded alib file './alib-52/saed32lvt_ss0p75v125c.db.alib' (placeholder)
Loaded alib file './alib-52/saed32lvt_ss0p95v125c.db.alib' (placeholder)
Warning: Operating condition ss0p75v125c set on design adder has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32hvt_ss0p95v125c is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'adder'
  Processing 'dff_0'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT3_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)
Information: Complementing port 'q' in design 'dff_4'.
         The new name of the port is 'q_BAR'. (OPT-319)
Information: Complementing port 'q' in design 'dff_2'.
         The new name of the port is 'q_BAR'. (OPT-319)
Information: Complementing port 'q' in design 'dff_0'.
         The new name of the port is 'q_BAR'. (OPT-319)
Information: Complementing port 'q' in design 'dff_1'.
         The new name of the port is 'q_BAR'. (OPT-319)
Information: The register 'dff_b/q_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'dff_cin/q_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'dff_a/q_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'dff_cout/q_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'dff_sum/q_reg' is a constant and will be removed. (OPT-1206)
Information: Removing unused design 'dff_4'. (OPT-1055)
Information: Removing unused design 'dff_0'. (OPT-1055)
Information: Removing unused design 'dff_1'. (OPT-1055)
Information: Removing unused design 'dff_2'. (OPT-1055)
Information: Removing unused design 'dff_3'. (OPT-1055)

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Updating design information... (UID-85)
  Mapping Optimization (Phase 1)

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:14   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:14   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:14   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:14   84000.0      0.00       0.0       0.0                           290682944.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning WLM Backend Optimization
  --------------------------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:00:18   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:18   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:18   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:18   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:21   84000.0      0.00       0.0       0.0                           290682944.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:00:23   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:23   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:23   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:23   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:25   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:25   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:25   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:25   84000.0      0.00       0.0       0.0                           290682944.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'saed32hvt_ss0p95v125c'
  Loading target library 'saed32lvt_ss0p95v125c'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
change_names -rules verilog -hierarchy
1
# output reports
set stage dc
dc
report_qor > ../reports/${top_design}.$stage.qor.rpt
report_constraint -all_viol > ../reports/${top_design}.$stage.constraint.rpt
report_timing -delay max -input -tran -cross -sig 4 -derate -net -cap  -max_path 10000 -slack_less 0 > ../reports/${top_design}.$stage.timing.max.rpt
check_timing  > ../reports/${top_design}.$stage.check_timing.rpt
check_design > ../reports/${top_design}.$stage.check_design.rpt
check_mv_design  > ../reports/${top_design}.$stage.mvrc.rpt
# output netlist
write -hier -format verilog -output ../outputs/${top_design}.$stage.vg
Writing verilog file '/u/pratik2/ECE581-2021/Final_Project/syn/outputs/adder.dc.vg'.
1
write -hier -format ddc -output ../outputs/${top_design}.$stage.ddc
Writing ddc file '../outputs/adder.dc.ddc'.
1
save_upf ../outputs/${top_design}.$stage.upf
1
1
dc_shell> report_timing
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : adder
Version: P-2019.03-SP1-1
Date   : Sun Feb 28 14:11:46 2021
****************************************

Operating Conditions: ss0p75v125c   Library: saed32hvt_ss0p75v125c
Wire Load Model Mode: enclosed

  Startpoint: io_b_sum/PADIO (internal pin)
  Endpoint: sum (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder              140000                saed32hvt_ss0p75v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  io_b_sum/PADIO (D8I1025_NS)              0.00       0.00 r
  sum (out)                                0.00       0.00 r
  data arrival time                                   0.00
  -----------------------------------------------------------
  (Path is unconstrained)


1
dc_shell> gui_start
Current design is 'adder'.
4.1
Current design is 'adder'.
dc_shell> 
Loading db file '/pkgs/synopsys/2019_06/syn/P-2019.03-SP1-1/libraries/syn/generic.sdb'
dc_shell> set top_design adder
adder
dc_shell> get_pins
{io_b_a/PADIO io_b_a/R_EN io_b_a/DOUT io_b_b/PADIO io_b_b/R_EN io_b_b/DOUT io_b_cin/PADIO io_b_cin/R_EN io_b_cin/DOUT io_b_sum/DIN io_b_sum/EN io_b_sum/PADIO io_b_cout/DIN io_b_cout/EN io_b_cout/PADIO io_b_clk/DIN io_b_clk/EN io_b_clk/PADIO io_b_reset/PADIO io_b_reset/R_EN io_b_reset/DOUT U1/**logic_0** U3/**logic_0** U4/**logic_0**}
dc_shell> get_ports
{a b cin sum cout clock reset}
dc_shell> get_port_names
Error: wrong # args: should be "get_port_names port_collection"
        Use error_info for more info. (CMD-013)
dc_shell> man get_port_names
Error: No manual entry for 'get_port_names' (CMD-025)
dc_shell> man get_port
Error: ambiguous command 'get_port' matched 2 commands:
        (get_port_names, get_ports) (CMD-006)
Error: No manual entry for 'get_port' (CMD-025)
dc_shell> get_ports
{a b cin sum cout clock reset}
dc_shell> man get_ports
2.  Synopsys Commands                                        Command Reference
                                   get_ports

NAME
       get_ports
              Creates a collection of ports from the current design that match
              the specified criteria.

SYNTAX
       collection get_ports
               [-quiet]
               [-regexp | -exact]
               [-nocase]
               [-filter expression]
               [-hierarchical]
               [patterns | -of_objects objects]

   Data Types
       expression     string
       patterns       list
       objects        collection

ARGUMENTS
       -quiet Suppresses warning and error messages if no objects match.  Syn-
              tax error messages are not suppressed.

       -regexp
              Views  the patterns argument as a regular expression rather than
              a simple wildcard pattern.

              This option also modifies the behavior of the =~ and  !~  filter
              operators to use regular expressions rather than simple wildcard
              patterns.

              The regular expression matching is similar  to  the  Tcl  regexp
              command.   When  using  the  -regexp  option, be careful how you
              quote the patterns argument and filter expression.  Using  rigid
              quoting  with  curly braces around regular expressions is recom-
              mended. Note that regular expressions are always anchored;  that
              is, the expression is assumed to begin matching at the beginning
              of an object name and end matching at the end of an object name.
              You  can widen the search by adding ".*" to the beginning or end
              of the expressions, as needed.

              The -regexp and -exact options are mutually exclusive;  you  can
              use only one.

       -exact Considers  wildcards to be plain characters, and does not inter-
              pret their meaning as wildcards.

              The -regexp and -exact options are mutually exclusive;  you  can
              use only one.

       -nocase
              Makes  matches  case-insensitive, both for the patterns argument
              and for the ==, =~, and !~ filter operators.

       -filter expression
              Filters the collection with the specified expression.  For  each
              port in the collection, the expression is evaluated based on the
              port's attributes. If the expression evaluates to true, the port
              is included in the result.

              To  see  the  list  of  port  attributes that you can use in the
              expression, use the  list_attributes  -application  -class  port
              command.

              For  more  information  about how to use the -filter option, see
              the filter_collection man page.

       -hierarchical
              Searches for  ports  level-by-level,  relative  to  the  current
              instance.   The  full  name  of the object at a particular level
              must match the patterns.  The search is similar to that  of  the
              UNIX  find  command.   For  example,  if  there  is a port named
              block1/adder/D[0], a  hierarchical  search  finds  it  by  using
              adder/D[0].

              The  -hierarchical  option  is  mutually  exclusive with use the
              -of_objects option; you can use only one.

       patterns
              Creates a collection of ports whose names  match  the  specified
              patterns.  Patterns can include the * (asterisk) and ? (question
              mark) wildcard characters. For more information about using  and
              escaping  wildcards, see the wildcards man page.  Pattern match-
              ing is case sensitive unless you use the -nocase option.

              The patterns and -of_objects arguments are  mutually  exclusive;
              you  can  specify  only one.  If you do not specify any of these
              arguments, the command uses * (asterisk) as the default pattern.

       -of_objects objects
              Creates  a  collection  of  ports  connected  to  the  specified
              objects.  Each object can be a  net,  terminal,  bound,  or  via
              region.

              The  patterns  and -of_objects arguments are mutually exclusive;
              you can specify only one.  If you do not specify  any  of  these
              arguments, the command uses * (asterisk) as the default pattern.

DESCRIPTION
       This command creates a collection of ports by selecting ports from  the
       current design that match the specified criteria.

       The  command  returns a collection if any ports match the criteria.  If
       no objects match the criteria, the command returns an empty string.

       You can use this command at the command prompt or you can nest it as an
       argument  to  another command, such as query_objects.  In addition, you
       can assign the result to a variable.

       When issued from the command prompt, the command behaves as though  you
       have called the query_objects command to report the objects in the col-
       lection.  By default, it displays a maximum of 100  objects.   You  can
       change  this maximum by using the collection_result_display_limit vari-
       able.

       For information about collections and the querying of objects, see  the
       collections man page.

       In  addition, see the man pages for the all_inputs and all_outputs com-
       mands, which also create collections of ports.

   Multicorner-Multimode Support
       This command has no dependency on scenario-specific information.

EXAMPLES
       The following example queries all input ports  beginning  with  "mode".
       Although the output looks like a list, it is only a display.

         prompt> get_ports mode* -filter {@port_direction == in}
         {mode[0] mode[1] mode[2]}

       The  following  example  sets the driving cell for ports beginning with
       "in" to an FD2 library cell.

         prompt> set_driving_cell -lib_cell FD2 -library my_lib \
            [get_ports in*]

       The following example reports ports connected to nets  that  match  the
       pattern "bidir*".

         prompt> report_port [get_ports -of_objects [get_nets bidir*]]

       The  following  example get the ports connected to terminals that match
       the pattern "CC*".

         prompt> get_ports -of_objects [get_terminals CC*]]
         {CC CCEN}

       The following example shows you can get bus ports by their  base  name.
       A[0],  A[1], and A[2] are bus ports with the base name A; A[3] is not a
       bus port.

         prompt> get_ports A
         {A[0] A[1] A[2]}

         prompt> get_ports A[3]
         {A[3]}

SEE ALSO
       all_inputs(2)
       all_outputs(2)
       collections(2)
       filter_collection(2)
       list_attributes(2)
       query_objects(2)
       collection_result_display_limit(3)
       find_allow_only_non_hier_ports(3)
       wildcards(3)

                         Version P-2019.03-SP1-1
            Copyright (c) 2019 Synopsys, Inc. All rights reserved.
dc_shell> get_ports
{a b cin sum cout clock reset}
dc_shell> all_inputs
{a b cin clock reset}
dc_shell> all
Error: ambiguous command 'all' matched 22 commands:
        (all_clock_gates, all_clocks, all_connected ...) (CMD-006)
dc_shell> all_outputs
{sum cout}
dc_shell> group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
dc_shell> set top_design adder
adder
dc_shell> source -echo -verbose ../scripts/dc.tcl
source -echo -verbose ../../$top_design.design_config.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
/pkgs/synopsys/2020/32_28nm/SAED32_EDK
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# adder
set top_design adder
adder
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set rtl_list [list ../rtl/$top_design.v ]
../rtl/adder.v
set slow_corner "ss0p75v125c ss0p95v125c_2p25v ss0p95v125c"
ss0p75v125c ss0p95v125c_2p25v ss0p95v125c
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p75v125c ss0p95v125c_2p25v ss0p95v125c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt io_std sram"
stdcell_hvt stdcell_rvt stdcell_lvt io_std sram
# Get just the main standard cells, srams and IOs
set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_"
saed32?vt_ saed32sram_ saed32io_wb_
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/pratik2/ECE581-2021/Final_Project/
/u/pratik2/ECE581-2021/Final_Project/
# List all current designs
set this_design [ list_designs ]
adder (*)
1
# If there are existing designs reset/remove them
if { $this_design != 0 } {
  # To reset the earlier designs
  reset_design
  remove_design -designs
}
Removing design 'adder'
1
if { ! [ info exists top_design ] } {
   set top_design fifo1
}
source ../scripts/dc-get-timlibs.tcl
# Analyzing the files for the design
analyze $rtl_list -autoread -define SYNTHESIS
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
1
# Elaborate the FIFO design
elaborate ${top_design} 
Running PRESTO HDLC
Presto compilation completed successfully. (adder)
Elaborated 1 design.
Current design is now 'adder'.
Information: Building the design 'dff'. (HDL-193)

Inferred memory devices in process
        in routine dff line 73 in file
                '/u/pratik2/ECE581-2021/Final_Project/syn/rtl/adder.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (dff)
1
if { [ info exists add_ios ] && $add_ios } {
   source -echo -verbose ../scripts/add_ios.tcl
   # Source the design dependent code that will put IOs on different sides
   source ../../$top_design.add_ios.tcl
}
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Creating cell 'io_b_a' in design 'adder'.
Disconnecting net 'a' from pin 'dff_a/d'.
Connecting net 'a' to pin 'io_b_a/PADIO'.
Creating net 'io_b_a_net' in design 'adder'.
Connecting net 'io_b_a_net' to pin 'dff_a/d'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_b_a_net' to pin 'io_b_a/DOUT'.
Creating cell 'io_b_b' in design 'adder'.
Disconnecting net 'b' from pin 'dff_b/d'.
Connecting net 'b' to pin 'io_b_b/PADIO'.
Creating net 'io_b_b_net' in design 'adder'.
Connecting net 'io_b_b_net' to pin 'dff_b/d'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_b_b_net' to pin 'io_b_b/DOUT'.
Creating cell 'io_b_cin' in design 'adder'.
Disconnecting net 'cin' from pin 'dff_cin/d'.
Connecting net 'cin' to pin 'io_b_cin/PADIO'.
Creating net 'io_b_cin_net' in design 'adder'.
Connecting net 'io_b_cin_net' to pin 'dff_cin/d'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_b_cin_net' to pin 'io_b_cin/DOUT'.
Creating cell 'io_b_sum' in design 'adder'.
Disconnecting net 'sum' from pin 'dff_sum/q'.
Connecting net 'sum' to pin 'io_b_sum/PADIO'.
Creating net 'io_b_sum_net' in design 'adder'.
Connecting net 'io_b_sum_net' to pin 'dff_sum/q'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_b_sum_net' to pin 'io_b_sum/DIN'.
Creating cell 'io_b_cout' in design 'adder'.
Disconnecting net 'cout' from pin 'dff_cout/q'.
Connecting net 'cout' to pin 'io_b_cout/PADIO'.
Creating net 'io_b_cout_net' in design 'adder'.
Connecting net 'io_b_cout_net' to pin 'dff_cout/q'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_b_cout_net' to pin 'io_b_cout/DIN'.
Warning: Can't find port 'clk' in design 'adder'. (UID-95)
Creating cell 'io_b_clk' in design 'adder'.
Warning: Can't find net 'clk' in design 'adder'. (UID-95)
Creating net 'clk' in design 'adder'.
Warning: Can't find port 'clk' in design 'adder'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Connecting net 'clk' to pin 'io_b_clk/PADIO'.
Creating net 'io_b_clk_net' in design 'adder'.
Warning: Can't find port 'clk' in design 'adder'. (UID-95)
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_b_clk_net' to pin 'io_b_clk/DIN'.
Creating cell 'io_b_reset' in design 'adder'.
Disconnecting net 'reset' from pin 'dff_sum/reset'.
Disconnecting net 'reset' from pin 'dff_cout/reset'.
Disconnecting net 'reset' from pin 'dff_cin/reset'.
Disconnecting net 'reset' from pin 'dff_b/reset'.
Disconnecting net 'reset' from pin 'dff_a/reset'.
Connecting net 'reset' to pin 'io_b_reset/PADIO'.
Creating net 'io_b_reset_net' in design 'adder'.
Connecting net 'io_b_reset_net' to pin 'dff_sum/reset'.
Connecting net 'io_b_reset_net' to pin 'dff_cout/reset'.
Connecting net 'io_b_reset_net' to pin 'dff_cin/reset'.
Connecting net 'io_b_reset_net' to pin 'dff_b/reset'.
Connecting net 'io_b_reset_net' to pin 'dff_a/reset'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_b_reset_net' to pin 'io_b_reset/DOUT'.
change_names -rules verilog -hierarchy
1
# Load the timing and design constraints
source -echo -verbose ../../constraints/${top_design}.sdc
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set CLK_period 1.00
1.00
#set wclk_period 1.18
#set rclk_period 1.22
#set wclk2x_period [ expr $wclk_period / 2 ]
create_clock -name "CLK" -period 0.500 -waveform {0.0 0.250} CLK 
Warning: Can't find object 'CLK' in design 'adder'. (UID-95)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
0
#create_clock -name "clk" -period $CLK_period  CLK
# 0.07 ns is fairly typical for pll jitter plus other jitter.
set_clock_uncertainty -setup 0.07 CLK
Warning: Can't find object 'CLK' in design 'adder'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
set_clock_uncertainty -hold 0.01 CLK
Warning: Can't find object 'CLK' in design 'adder'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
set_clock_transition 0.1 CLK
Warning: Can't find clock 'CLK' in design 'adder'. (UID-95)
Error: Value for list 'clock_list' must have 1 elements. (CMD-036)
0
set_clock_latency 0.1 CLK
Warning: Can't find object 'CLK' in design 'adder'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
#create_clock -name "wclk" -period $wclk_period  wclk
# 0.07 ns is fairly typical for pll jitter plus other jitter.
#set_clock_uncertainty -setup 0.07 wclk
#set_clock_uncertainty -hold 0.01 wclk
#set_clock_transition 0.1 wclk
#set_clock_latency 0.1 wclk
#create_clock -name "rclk" -period $rclk_period rclk
#set_clock_uncertainty -setup 0.07 rclk
#set_clock_uncertainty -hold 0.01 rclk
#set_clock_transition 0.1 rclk
#set_clock_latency 0.1 rclk
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
#create_clock -name "wclk2x" -period $wclk2x_period wclk2x
#set_clock_uncertainty 0.07 -setup wclk2x
#set_clock_uncertainty 0.01 -hold wclk2x
#set_clock_transition 0.1 wclk2x
#set_clock_latency 0.1 wclk2x
#set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
#set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
#set_input_delay 0.0 wdata_in* -clock wclk2x
#set_input_delay 0.0 winc -clock wclk
#set_input_delay 0.0 rinc -clock rclk
#set_output_delay -0.5 rdata* -clock rclk
#set_output_delay -0.5 {rempty } -clock rclk
#set_output_delay -0.5 { wfull } -clock wclk
# This port does not seem to need to be constrained with the way the library works.
# I constrained anyway and did to multiple clocks.
# I understand you probably wouldn't know that part.
#set_input_delay 0.0 rrst_n -clock rclk
#set_input_delay 0.0 rrst_n -clock wclk -add_delay
#set_input_delay 0.0 rrst_n -clock wclk2x -add_delay
set_input_delay 0.5 [all_inputs] -clock CLK
Warning: Can't find clock 'CLK' in design 'adder'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
0
set_output_delay 0.05 [all_outputs] -clock CLK
Warning: Can't find clock 'CLK' in design 'adder'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
0
# I like set_driving_cell to a std cell from the library.  set_drive works to.
#set_driving_cell -lib_cell INVX1_HVT [all_inputs]
set_drive 0.00001 [all_inputs ]
1
# Make a guess for now.  A real value would normally be given.
set_load 0.5 [all_outputs]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
1
# any additional non-design specific constraints
set_max_transition 0.5 [current_design ]
Current design is 'adder'.
1
# Duplicate any non-unique modules so details can be different inside for synthesis
set_dont_use [get_lib_cells */DELLN* ]
1
uniquify
Information: Uniquified 5 instances of design 'dff'. (OPT-1056)
1
#compile with ultra features and with scan FFs
compile_ultra  -scan  -no_autoungroup
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 9 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'adder'

  Loading target library 'saed32hvt_ss0p95v125c'
  Loading target library 'saed32lvt_ss0p95v125c'
Loaded alib file './alib-52/saed32hvt_ss0p75v125c.db.alib'
Loaded alib file './alib-52/saed32hvt_ss0p95v125c.db.alib'
Loaded alib file './alib-52/saed32lvt_ss0p75v125c.db.alib' (placeholder)
Loaded alib file './alib-52/saed32lvt_ss0p95v125c.db.alib' (placeholder)
Warning: Operating condition ss0p75v125c set on design adder has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32hvt_ss0p95v125c is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'adder'
  Processing 'dff_0'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT3_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)
Information: Complementing port 'q' in design 'dff_0'.
         The new name of the port is 'q_BAR'. (OPT-319)
Information: Complementing port 'q' in design 'dff_1'.
         The new name of the port is 'q_BAR'. (OPT-319)
Information: The register 'dff_b/q_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'dff_cin/q_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'dff_a/q_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'dff_cout/q_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'dff_sum/q_reg' is a constant and will be removed. (OPT-1206)
Information: Removing unused design 'dff_4'. (OPT-1055)
Information: Removing unused design 'dff_0'. (OPT-1055)
Information: Removing unused design 'dff_1'. (OPT-1055)
Information: Removing unused design 'dff_2'. (OPT-1055)
Information: Removing unused design 'dff_3'. (OPT-1055)

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Updating design information... (UID-85)
  Mapping Optimization (Phase 1)

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:14   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:14   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:14   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:14   84000.0      0.00       0.0       0.0                           290682944.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning WLM Backend Optimization
  --------------------------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:00:19   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:19   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:19   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:19   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:22   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:22   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:22   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:22   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:22   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:22   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:22   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:22   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:22   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:22   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:22   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:22   84000.0      0.00       0.0       0.0                           290682944.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:00:22   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:22   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:22   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:22   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:22   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:22   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:22   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:22   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:22   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:22   84000.0      0.00       0.0       0.0                           290682944.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:22   84000.0      0.00       0.0       0.0                           290682944.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
    0:00:22   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:22   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:22   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:23   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:23   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:23   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:23   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:23   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:23   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:23   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:23   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:23   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:23   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:23   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:23   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:23   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:23   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:23   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:23   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:23   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:23   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:23   84000.0      0.00       0.0       0.0                           290682944.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:23   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:23   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:23   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:23   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:23   84000.0      0.00       0.0       0.0                           290682944.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:00:24   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:24   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:24   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:24   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:27   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:27   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:27   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:27   84000.0      0.00       0.0       0.0                           290682944.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'saed32hvt_ss0p95v125c'
  Loading target library 'saed32lvt_ss0p95v125c'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
1
change_names -rules verilog -hierarchy
1
# output reports
set stage dc
dc
report_qor > ../reports/${top_design}.$stage.qor.rpt
report_constraint -all_viol > ../reports/${top_design}.$stage.constraint.rpt
report_timing -delay max -input -tran -cross -sig 4 -derate -net -cap  -max_path 10000 -slack_less 0 > ../reports/${top_design}.$stage.timing.max.rpt
check_timing  > ../reports/${top_design}.$stage.check_timing.rpt
check_design > ../reports/${top_design}.$stage.check_design.rpt
check_mv_design  > ../reports/${top_design}.$stage.mvrc.rpt
# output netlist
write -hier -format verilog -output ../outputs/${top_design}.$stage.vg
Writing verilog file '/u/pratik2/ECE581-2021/Final_Project/syn/outputs/adder.dc.vg'.
1
write -hier -format ddc -output ../outputs/${top_design}.$stage.ddc
Writing ddc file '../outputs/adder.dc.ddc'.
1
save_upf ../outputs/${top_design}.$stage.upf
1
1
dc_shell> gui_start
Current design is 'adder'.
Current design is 'adder'.
dc_shell> source -echo -verbose ../scripts/dc.tcl
source -echo -verbose ../../$top_design.design_config.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
/pkgs/synopsys/2020/32_28nm/SAED32_EDK
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# adder
set top_design adder
adder
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set rtl_list [list ../rtl/$top_design.v ]
../rtl/adder.v
set slow_corner "ss0p75v125c ss0p95v125c_2p25v ss0p95v125c"
ss0p75v125c ss0p95v125c_2p25v ss0p95v125c
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p75v125c ss0p95v125c_2p25v ss0p95v125c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt io_std sram"
stdcell_hvt stdcell_rvt stdcell_lvt io_std sram
# Get just the main standard cells, srams and IOs
set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_"
saed32?vt_ saed32sram_ saed32io_wb_
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/pratik2/ECE581-2021/Final_Project/
/u/pratik2/ECE581-2021/Final_Project/
# List all current designs
set this_design [ list_designs ]
adder (*)
1
# If there are existing designs reset/remove them
if { $this_design != 0 } {
  # To reset the earlier designs
  reset_design
  remove_design -designs
}
Removing design 'adder'
1
if { ! [ info exists top_design ] } {
   set top_design fifo1
}
source ../scripts/dc-get-timlibs.tcl
# Analyzing the files for the design
analyze $rtl_list -autoread -define SYNTHESIS
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
1
# Elaborate the FIFO design
elaborate ${top_design} 
Running PRESTO HDLC
Presto compilation completed successfully. (adder)
Elaborated 1 design.
Current design is now 'adder'.
Information: Building the design 'dff'. (HDL-193)

Inferred memory devices in process
        in routine dff line 73 in file
                '/u/pratik2/ECE581-2021/Final_Project/syn/rtl/adder.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (dff)
1
if { [ info exists add_ios ] && $add_ios } {
   source -echo -verbose ../scripts/add_ios.tcl
   # Source the design dependent code that will put IOs on different sides
   source ../../$top_design.add_ios.tcl
}
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Creating cell 'io_b_a' in design 'adder'.
Disconnecting net 'a' from pin 'dff_a/d'.
Connecting net 'a' to pin 'io_b_a/PADIO'.
Creating net 'io_b_a_net' in design 'adder'.
Connecting net 'io_b_a_net' to pin 'dff_a/d'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_b_a_net' to pin 'io_b_a/DOUT'.
Creating cell 'io_b_b' in design 'adder'.
Disconnecting net 'b' from pin 'dff_b/d'.
Connecting net 'b' to pin 'io_b_b/PADIO'.
Creating net 'io_b_b_net' in design 'adder'.
Connecting net 'io_b_b_net' to pin 'dff_b/d'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_b_b_net' to pin 'io_b_b/DOUT'.
Creating cell 'io_b_cin' in design 'adder'.
Disconnecting net 'cin' from pin 'dff_cin/d'.
Connecting net 'cin' to pin 'io_b_cin/PADIO'.
Creating net 'io_b_cin_net' in design 'adder'.
Connecting net 'io_b_cin_net' to pin 'dff_cin/d'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_b_cin_net' to pin 'io_b_cin/DOUT'.
Creating cell 'io_b_sum' in design 'adder'.
Disconnecting net 'sum' from pin 'dff_sum/q'.
Connecting net 'sum' to pin 'io_b_sum/PADIO'.
Creating net 'io_b_sum_net' in design 'adder'.
Connecting net 'io_b_sum_net' to pin 'dff_sum/q'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_b_sum_net' to pin 'io_b_sum/DIN'.
Creating cell 'io_b_cout' in design 'adder'.
Disconnecting net 'cout' from pin 'dff_cout/q'.
Connecting net 'cout' to pin 'io_b_cout/PADIO'.
Creating net 'io_b_cout_net' in design 'adder'.
Connecting net 'io_b_cout_net' to pin 'dff_cout/q'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_b_cout_net' to pin 'io_b_cout/DIN'.
Warning: Can't find port 'clk' in design 'adder'. (UID-95)
Creating cell 'io_b_clk' in design 'adder'.
Warning: Can't find net 'clk' in design 'adder'. (UID-95)
Creating net 'clk' in design 'adder'.
Warning: Can't find port 'clk' in design 'adder'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Connecting net 'clk' to pin 'io_b_clk/PADIO'.
Creating net 'io_b_clk_net' in design 'adder'.
Warning: Can't find port 'clk' in design 'adder'. (UID-95)
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_b_clk_net' to pin 'io_b_clk/DIN'.
Creating cell 'io_b_reset' in design 'adder'.
Disconnecting net 'reset' from pin 'dff_sum/reset'.
Disconnecting net 'reset' from pin 'dff_cout/reset'.
Disconnecting net 'reset' from pin 'dff_cin/reset'.
Disconnecting net 'reset' from pin 'dff_b/reset'.
Disconnecting net 'reset' from pin 'dff_a/reset'.
Connecting net 'reset' to pin 'io_b_reset/PADIO'.
Creating net 'io_b_reset_net' in design 'adder'.
Connecting net 'io_b_reset_net' to pin 'dff_sum/reset'.
Connecting net 'io_b_reset_net' to pin 'dff_cout/reset'.
Connecting net 'io_b_reset_net' to pin 'dff_cin/reset'.
Connecting net 'io_b_reset_net' to pin 'dff_b/reset'.
Connecting net 'io_b_reset_net' to pin 'dff_a/reset'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_b_reset_net' to pin 'io_b_reset/DOUT'.
change_names -rules verilog -hierarchy
1
# Load the timing and design constraints
source -echo -verbose ../../constraints/${top_design}.sdc
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set clock_period 1.00
1.00
#set wclk_period 1.18
#set rclk_period 1.22
#set wclk2x_period [ expr $wclk_period / 2 ]
create_clock -name "clock" -period 0.500 -waveform {0.0 0.250} clock
1
#create_clock -name "clk" -period $CLK_period  CLK
# 0.07 ns is fairly typical for pll jitter plus other jitter.
set_clock_uncertainty -setup 0.07 CLK
Warning: Can't find object 'CLK' in design 'adder'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
set_clock_uncertainty -hold 0.01 CLK
Warning: Can't find object 'CLK' in design 'adder'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
set_clock_transition 0.1 CLK
Warning: Can't find clock 'CLK' in design 'adder'. (UID-95)
Error: Value for list 'clock_list' must have 1 elements. (CMD-036)
0
set_clock_latency 0.1 CLK
Warning: Can't find object 'CLK' in design 'adder'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
#create_clock -name "wclk" -period $wclk_period  wclk
# 0.07 ns is fairly typical for pll jitter plus other jitter.
#set_clock_uncertainty -setup 0.07 wclk
#set_clock_uncertainty -hold 0.01 wclk
#set_clock_transition 0.1 wclk
#set_clock_latency 0.1 wclk
#create_clock -name "rclk" -period $rclk_period rclk
#set_clock_uncertainty -setup 0.07 rclk
#set_clock_uncertainty -hold 0.01 rclk
#set_clock_transition 0.1 rclk
#set_clock_latency 0.1 rclk
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
#create_clock -name "wclk2x" -period $wclk2x_period wclk2x
#set_clock_uncertainty 0.07 -setup wclk2x
#set_clock_uncertainty 0.01 -hold wclk2x
#set_clock_transition 0.1 wclk2x
#set_clock_latency 0.1 wclk2x
#set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
#set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
#set_input_delay 0.0 wdata_in* -clock wclk2x
#set_input_delay 0.0 winc -clock wclk
#set_input_delay 0.0 rinc -clock rclk
#set_output_delay -0.5 rdata* -clock rclk
#set_output_delay -0.5 {rempty } -clock rclk
#set_output_delay -0.5 { wfull } -clock wclk
# This port does not seem to need to be constrained with the way the library works.
# I constrained anyway and did to multiple clocks.
# I understand you probably wouldn't know that part.
#set_input_delay 0.0 rrst_n -clock rclk
#set_input_delay 0.0 rrst_n -clock wclk -add_delay
#set_input_delay 0.0 rrst_n -clock wclk2x -add_delay
set_input_delay 0.5 [all_inputs] -clock clock
1
set_output_delay 0.05 [all_outputs] -clock clock
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
#set_driving_cell -lib_cell INVX1_HVT [all_inputs]
set_drive 0.00001 [all_inputs ]
1
# Make a guess for now.  A real value would normally be given.
set_load 0.5 [all_outputs]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
1
# any additional non-design specific constraints
set_max_transition 0.5 [current_design ]
Current design is 'adder'.
1
# Duplicate any non-unique modules so details can be different inside for synthesis
set_dont_use [get_lib_cells */DELLN* ]
1
uniquify
Information: Uniquified 5 instances of design 'dff'. (OPT-1056)
1
#compile with ultra features and with scan FFs
compile_ultra  -scan  -no_autoungroup
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 9 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'adder'

  Loading target library 'saed32hvt_ss0p95v125c'
  Loading target library 'saed32lvt_ss0p95v125c'
Loaded alib file './alib-52/saed32hvt_ss0p75v125c.db.alib'
Loaded alib file './alib-52/saed32hvt_ss0p95v125c.db.alib'
Loaded alib file './alib-52/saed32lvt_ss0p75v125c.db.alib' (placeholder)
Loaded alib file './alib-52/saed32lvt_ss0p95v125c.db.alib' (placeholder)
Warning: Operating condition ss0p75v125c set on design adder has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32hvt_ss0p95v125c is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'adder'
  Processing 'dff_0'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT3_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)
Information: Complementing port 'q' in design 'dff_4'.
         The new name of the port is 'q_BAR'. (OPT-319)
Information: Complementing port 'q' in design 'dff_2'.
         The new name of the port is 'q_BAR'. (OPT-319)
Information: Complementing port 'q' in design 'dff_0'.
         The new name of the port is 'q_BAR'. (OPT-319)
Information: Complementing port 'q' in design 'dff_1'.
         The new name of the port is 'q_BAR'. (OPT-319)
Information: The register 'dff_b/q_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'dff_cin/q_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'dff_a/q_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'dff_cout/q_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'dff_sum/q_reg' is a constant and will be removed. (OPT-1206)
Information: Removing unused design 'dff_4'. (OPT-1055)
Information: Removing unused design 'dff_0'. (OPT-1055)
Information: Removing unused design 'dff_1'. (OPT-1055)
Information: Removing unused design 'dff_2'. (OPT-1055)
Information: Removing unused design 'dff_3'. (OPT-1055)

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Updating design information... (UID-85)
  Mapping Optimization (Phase 1)

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:23   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:23   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:23   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:23   84000.0      0.00       0.0       0.0                           290682944.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning WLM Backend Optimization
  --------------------------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:00:30   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:30   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:30   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:30   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:35   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:35   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:35   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:35   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:35   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:35   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:35   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:35   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:35   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:35   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:35   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:35   84000.0      0.00       0.0       0.0                           290682944.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:00:35   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:35   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:35   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:35   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:35   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:35   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:35   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:35   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:35   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:35   84000.0      0.00       0.0       0.0                           290682944.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:35   84000.0      0.00       0.0       0.0                           290682944.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
    0:00:35   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:35   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:35   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:35   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:35   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:35   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:35   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:35   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:35   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:35   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:35   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:35   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:35   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:35   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:35   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:35   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:35   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:35   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:35   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:35   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:35   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:35   84000.0      0.00       0.0       0.0                           290682944.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:35   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:36   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:36   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:36   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:36   84000.0      0.00       0.0       0.0                           290682944.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:00:38   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:38   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:38   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:38   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:43   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:43   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:43   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:43   84000.0      0.00       0.0       0.0                           290682944.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'saed32hvt_ss0p95v125c'
  Loading target library 'saed32lvt_ss0p95v125c'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
change_names -rules verilog -hierarchy
1
# output reports
set stage dc
dc
report_qor > ../reports/${top_design}.$stage.qor.rpt
report_constraint -all_viol > ../reports/${top_design}.$stage.constraint.rpt
report_timing -delay max -input -tran -cross -sig 4 -derate -net -cap  -max_path 10000 -slack_less 0 > ../reports/${top_design}.$stage.timing.max.rpt
check_timing  > ../reports/${top_design}.$stage.check_timing.rpt
check_design > ../reports/${top_design}.$stage.check_design.rpt
check_mv_design  > ../reports/${top_design}.$stage.mvrc.rpt
# output netlist
write -hier -format verilog -output ../outputs/${top_design}.$stage.vg
Writing verilog file '/u/pratik2/ECE581-2021/Final_Project/syn/outputs/adder.dc.vg'.
1
write -hier -format ddc -output ../outputs/${top_design}.$stage.ddc
Writing ddc file '../outputs/adder.dc.ddc'.
1
save_upf ../outputs/${top_design}.$stage.upf
1
1
Current design is 'adder'.
dc_shell> source -echo -verbose ../scripts/dc.tcl
source -echo -verbose ../../$top_design.design_config.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
/pkgs/synopsys/2020/32_28nm/SAED32_EDK
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# adder
set top_design adder
adder
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set rtl_list [list ../rtl/$top_design.v ]
../rtl/adder.v
set slow_corner "ss0p75v125c ss0p95v125c_2p25v ss0p95v125c"
ss0p75v125c ss0p95v125c_2p25v ss0p95v125c
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p75v125c ss0p95v125c_2p25v ss0p95v125c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt io_std sram"
stdcell_hvt stdcell_rvt stdcell_lvt io_std sram
# Get just the main standard cells, srams and IOs
set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_"
saed32?vt_ saed32sram_ saed32io_wb_
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/pratik2/ECE581-2021/Final_Project/
/u/pratik2/ECE581-2021/Final_Project/
# List all current designs
set this_design [ list_designs ]
adder (*)
1
# If there are existing designs reset/remove them
if { $this_design != 0 } {
  # To reset the earlier designs
  reset_design
  remove_design -designs
}
Removing design 'adder'
1
if { ! [ info exists top_design ] } {
   set top_design fifo1
}
source ../scripts/dc-get-timlibs.tcl
# Analyzing the files for the design
analyze $rtl_list -autoread -define SYNTHESIS
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
1
# Elaborate the FIFO design
elaborate ${top_design} 
Running PRESTO HDLC
Presto compilation completed successfully. (adder)
Elaborated 1 design.
Current design is now 'adder'.
Information: Building the design 'dff'. (HDL-193)

Inferred memory devices in process
        in routine dff line 73 in file
                '/u/pratik2/ECE581-2021/Final_Project/syn/rtl/adder.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (dff)
1
if { [ info exists add_ios ] && $add_ios } {
   source -echo -verbose ../scripts/add_ios.tcl
   # Source the design dependent code that will put IOs on different sides
   source ../../$top_design.add_ios.tcl
}
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Creating cell 'io_b_a' in design 'adder'.
Disconnecting net 'a' from pin 'dff_a/d'.
Connecting net 'a' to pin 'io_b_a/PADIO'.
Creating net 'io_b_a_net' in design 'adder'.
Connecting net 'io_b_a_net' to pin 'dff_a/d'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_b_a_net' to pin 'io_b_a/DOUT'.
Creating cell 'io_b_b' in design 'adder'.
Disconnecting net 'b' from pin 'dff_b/d'.
Connecting net 'b' to pin 'io_b_b/PADIO'.
Creating net 'io_b_b_net' in design 'adder'.
Connecting net 'io_b_b_net' to pin 'dff_b/d'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_b_b_net' to pin 'io_b_b/DOUT'.
Creating cell 'io_b_cin' in design 'adder'.
Disconnecting net 'cin' from pin 'dff_cin/d'.
Connecting net 'cin' to pin 'io_b_cin/PADIO'.
Creating net 'io_b_cin_net' in design 'adder'.
Connecting net 'io_b_cin_net' to pin 'dff_cin/d'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_b_cin_net' to pin 'io_b_cin/DOUT'.
Creating cell 'io_b_sum' in design 'adder'.
Disconnecting net 'sum' from pin 'dff_sum/q'.
Connecting net 'sum' to pin 'io_b_sum/PADIO'.
Creating net 'io_b_sum_net' in design 'adder'.
Connecting net 'io_b_sum_net' to pin 'dff_sum/q'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_b_sum_net' to pin 'io_b_sum/DIN'.
Creating cell 'io_b_cout' in design 'adder'.
Disconnecting net 'cout' from pin 'dff_cout/q'.
Connecting net 'cout' to pin 'io_b_cout/PADIO'.
Creating net 'io_b_cout_net' in design 'adder'.
Connecting net 'io_b_cout_net' to pin 'dff_cout/q'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_b_cout_net' to pin 'io_b_cout/DIN'.
Warning: Can't find port 'clk' in design 'adder'. (UID-95)
Creating cell 'io_b_clk' in design 'adder'.
Warning: Can't find net 'clk' in design 'adder'. (UID-95)
Creating net 'clk' in design 'adder'.
Warning: Can't find port 'clk' in design 'adder'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Connecting net 'clk' to pin 'io_b_clk/PADIO'.
Creating net 'io_b_clk_net' in design 'adder'.
Warning: Can't find port 'clk' in design 'adder'. (UID-95)
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_b_clk_net' to pin 'io_b_clk/DIN'.
Creating cell 'io_b_reset' in design 'adder'.
Disconnecting net 'reset' from pin 'dff_sum/reset'.
Disconnecting net 'reset' from pin 'dff_cout/reset'.
Disconnecting net 'reset' from pin 'dff_cin/reset'.
Disconnecting net 'reset' from pin 'dff_b/reset'.
Disconnecting net 'reset' from pin 'dff_a/reset'.
Connecting net 'reset' to pin 'io_b_reset/PADIO'.
Creating net 'io_b_reset_net' in design 'adder'.
Connecting net 'io_b_reset_net' to pin 'dff_sum/reset'.
Connecting net 'io_b_reset_net' to pin 'dff_cout/reset'.
Connecting net 'io_b_reset_net' to pin 'dff_cin/reset'.
Connecting net 'io_b_reset_net' to pin 'dff_b/reset'.
Connecting net 'io_b_reset_net' to pin 'dff_a/reset'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_b_reset_net' to pin 'io_b_reset/DOUT'.
change_names -rules verilog -hierarchy
1
# Load the timing and design constraints
source -echo -verbose ../../constraints/${top_design}.sdc
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set clock_period 1.00
1.00
#set wclk_period 1.18
#set rclk_period 1.22
#set wclk2x_period [ expr $wclk_period / 2 ]
create_clock -name "clock" -period 0.500 -waveform {0.0 0.250} clock
1
#create_clock -name "clk" -period $CLK_period  CLK
# 0.07 ns is fairly typical for pll jitter plus other jitter.
set_clock_uncertainty -setup 0.07 clock
1
set_clock_uncertainty -hold 0.01 clock
1
set_clock_transition 0.1 clock
1
set_clock_latency 0.1 clock
1
#create_clock -name "wclk" -period $wclk_period  wclk
# 0.07 ns is fairly typical for pll jitter plus other jitter.
#set_clock_uncertainty -setup 0.07 wclk
#set_clock_uncertainty -hold 0.01 wclk
#set_clock_transition 0.1 wclk
#set_clock_latency 0.1 wclk
#create_clock -name "rclk" -period $rclk_period rclk
#set_clock_uncertainty -setup 0.07 rclk
#set_clock_uncertainty -hold 0.01 rclk
#set_clock_transition 0.1 rclk
#set_clock_latency 0.1 rclk
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
#create_clock -name "wclk2x" -period $wclk2x_period wclk2x
#set_clock_uncertainty 0.07 -setup wclk2x
#set_clock_uncertainty 0.01 -hold wclk2x
#set_clock_transition 0.1 wclk2x
#set_clock_latency 0.1 wclk2x
#set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
#set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
#set_input_delay 0.0 wdata_in* -clock wclk2x
#set_input_delay 0.0 winc -clock wclk
#set_input_delay 0.0 rinc -clock rclk
#set_output_delay -0.5 rdata* -clock rclk
#set_output_delay -0.5 {rempty } -clock rclk
#set_output_delay -0.5 { wfull } -clock wclk
# This port does not seem to need to be constrained with the way the library works.
# I constrained anyway and did to multiple clocks.
# I understand you probably wouldn't know that part.
#set_input_delay 0.0 rrst_n -clock rclk
#set_input_delay 0.0 rrst_n -clock wclk -add_delay
#set_input_delay 0.0 rrst_n -clock wclk2x -add_delay
set_input_delay 0.5 [all_inputs] -clock clock
1
set_output_delay 0.05 [all_outputs] -clock clock
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
#set_driving_cell -lib_cell INVX1_HVT [all_inputs]
set_drive 0.00001 [all_inputs ]
1
# Make a guess for now.  A real value would normally be given.
set_load 0.5 [all_outputs]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
1
# any additional non-design specific constraints
set_max_transition 0.5 [current_design ]
Current design is 'adder'.
1
# Duplicate any non-unique modules so details can be different inside for synthesis
set_dont_use [get_lib_cells */DELLN* ]
1
uniquify
Information: Uniquified 5 instances of design 'dff'. (OPT-1056)
1
#compile with ultra features and with scan FFs
compile_ultra  -scan  -no_autoungroup
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 9 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'adder'

  Loading target library 'saed32hvt_ss0p95v125c'
  Loading target library 'saed32lvt_ss0p95v125c'
Loaded alib file './alib-52/saed32hvt_ss0p75v125c.db.alib'
Loaded alib file './alib-52/saed32hvt_ss0p95v125c.db.alib'
Loaded alib file './alib-52/saed32lvt_ss0p75v125c.db.alib' (placeholder)
Loaded alib file './alib-52/saed32lvt_ss0p95v125c.db.alib' (placeholder)
Warning: Operating condition ss0p75v125c set on design adder has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32hvt_ss0p95v125c is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'adder'
  Processing 'dff_0'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT3_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)
Information: Complementing port 'q' in design 'dff_4'.
         The new name of the port is 'q_BAR'. (OPT-319)
Information: Complementing port 'q' in design 'dff_2'.
         The new name of the port is 'q_BAR'. (OPT-319)
Information: Complementing port 'q' in design 'dff_0'.
         The new name of the port is 'q_BAR'. (OPT-319)
Information: Complementing port 'q' in design 'dff_1'.
         The new name of the port is 'q_BAR'. (OPT-319)
Information: The register 'dff_b/q_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'dff_cin/q_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'dff_a/q_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'dff_cout/q_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'dff_sum/q_reg' is a constant and will be removed. (OPT-1206)
Information: Removing unused design 'dff_4'. (OPT-1055)
Information: Removing unused design 'dff_0'. (OPT-1055)
Information: Removing unused design 'dff_1'. (OPT-1055)
Information: Removing unused design 'dff_2'. (OPT-1055)
Information: Removing unused design 'dff_3'. (OPT-1055)

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Updating design information... (UID-85)
  Mapping Optimization (Phase 1)

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:22   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:22   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:22   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:22   84000.0      0.00       0.0       0.0                           290682944.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning WLM Backend Optimization
  --------------------------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:00:27   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:27   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:27   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:27   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:30   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:30   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:30   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:30   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:30   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:30   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:30   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:31   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:31   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:31   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:31   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:31   84000.0      0.00       0.0       0.0                           290682944.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:00:31   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:31   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:31   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:31   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:31   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:31   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:31   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:31   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:31   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:31   84000.0      0.00       0.0       0.0                           290682944.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:31   84000.0      0.00       0.0       0.0                           290682944.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
    0:00:31   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:31   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:31   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:31   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:31   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:31   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:31   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:31   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:31   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:31   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:31   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:31   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:31   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:31   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:31   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:31   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:31   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:31   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:31   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:31   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:31   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:31   84000.0      0.00       0.0       0.0                           290682944.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:31   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:31   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:31   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:31   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:31   84000.0      0.00       0.0       0.0                           290682944.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:00:33   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:33   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:33   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:33   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:36   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:36   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:36   84000.0      0.00       0.0       0.0                           290682944.0000
    0:00:36   84000.0      0.00       0.0       0.0                           290682944.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'saed32hvt_ss0p95v125c'
  Loading target library 'saed32lvt_ss0p95v125c'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
change_names -rules verilog -hierarchy
1
# output reports
set stage dc
dc
report_qor > ../reports/${top_design}.$stage.qor.rpt
report_constraint -all_viol > ../reports/${top_design}.$stage.constraint.rpt
report_timing -delay max -input -tran -cross -sig 4 -derate -net -cap  -max_path 10000 -slack_less 0 > ../reports/${top_design}.$stage.timing.max.rpt
check_timing  > ../reports/${top_design}.$stage.check_timing.rpt
check_design > ../reports/${top_design}.$stage.check_design.rpt
check_mv_design  > ../reports/${top_design}.$stage.mvrc.rpt
# output netlist
write -hier -format verilog -output ../outputs/${top_design}.$stage.vg
Writing verilog file '/u/pratik2/ECE581-2021/Final_Project/syn/outputs/adder.dc.vg'.
1
write -hier -format ddc -output ../outputs/${top_design}.$stage.ddc
Writing ddc file '../outputs/adder.dc.ddc'.
1
save_upf ../outputs/${top_design}.$stage.upf
1
1
Current design is 'adder'.
dc_shell> gui_start
dc_shell> source -echo -verbose ../scripts/dc.tcl
source -echo -verbose ../../$top_design.design_config.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
/pkgs/synopsys/2020/32_28nm/SAED32_EDK
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# adder
set top_design adder
adder
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set rtl_list [list ../rtl/$top_design.v ]
../rtl/adder.v
set slow_corner "ss0p75v125c ss0p95v125c_2p25v ss0p95v125c"
ss0p75v125c ss0p95v125c_2p25v ss0p95v125c
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p75v125c ss0p95v125c_2p25v ss0p95v125c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt io_std sram"
stdcell_hvt stdcell_rvt stdcell_lvt io_std sram
# Get just the main standard cells, srams and IOs
set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_"
saed32?vt_ saed32sram_ saed32io_wb_
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/pratik2/ECE581-2021/Final_Project/
/u/pratik2/ECE581-2021/Final_Project/
# List all current designs
set this_design [ list_designs ]
adder (*)
1
# If there are existing designs reset/remove them
if { $this_design != 0 } {
  # To reset the earlier designs
  reset_design
  remove_design -designs
}
Removing design 'adder'
1
if { ! [ info exists top_design ] } {
   set top_design fifo1
}
source ../scripts/dc-get-timlibs.tcl
# Analyzing the files for the design
analyze $rtl_list -autoread -define SYNTHESIS
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
1
# Elaborate the FIFO design
elaborate ${top_design} 
Running PRESTO HDLC
Presto compilation completed successfully. (adder)
Elaborated 1 design.
Current design is now 'adder'.
Information: Building the design 'dff'. (HDL-193)

Inferred memory devices in process
        in routine dff line 73 in file
                '/u/pratik2/ECE581-2021/Final_Project/syn/rtl/adder.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (dff)
1
if { [ info exists add_ios ] && $add_ios } {
   source -echo -verbose ../scripts/add_ios.tcl
   # Source the design dependent code that will put IOs on different sides
   source ../../$top_design.add_ios.tcl
}
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Creating cell 'io_b_a' in design 'adder'.
Disconnecting net 'a' from pin 'dff_a/d'.
Connecting net 'a' to pin 'io_b_a/PADIO'.
Creating net 'io_b_a_net' in design 'adder'.
Connecting net 'io_b_a_net' to pin 'dff_a/d'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_b_a_net' to pin 'io_b_a/DOUT'.
Creating cell 'io_b_b' in design 'adder'.
Disconnecting net 'b' from pin 'dff_b/d'.
Connecting net 'b' to pin 'io_b_b/PADIO'.
Creating net 'io_b_b_net' in design 'adder'.
Connecting net 'io_b_b_net' to pin 'dff_b/d'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_b_b_net' to pin 'io_b_b/DOUT'.
Creating cell 'io_b_cin' in design 'adder'.
Disconnecting net 'cin' from pin 'dff_cin/d'.
Connecting net 'cin' to pin 'io_b_cin/PADIO'.
Creating net 'io_b_cin_net' in design 'adder'.
Connecting net 'io_b_cin_net' to pin 'dff_cin/d'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_b_cin_net' to pin 'io_b_cin/DOUT'.
Creating cell 'io_b_sum' in design 'adder'.
Disconnecting net 'sum' from pin 'dff_sum/q'.
Connecting net 'sum' to pin 'io_b_sum/PADIO'.
Creating net 'io_b_sum_net' in design 'adder'.
Connecting net 'io_b_sum_net' to pin 'dff_sum/q'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_b_sum_net' to pin 'io_b_sum/DIN'.
Creating cell 'io_b_cout' in design 'adder'.
Disconnecting net 'cout' from pin 'dff_cout/q'.
Connecting net 'cout' to pin 'io_b_cout/PADIO'.
Creating net 'io_b_cout_net' in design 'adder'.
Connecting net 'io_b_cout_net' to pin 'dff_cout/q'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_b_cout_net' to pin 'io_b_cout/DIN'.
Creating cell 'io_b_clock' in design 'adder'.
Disconnecting net 'clock' from pin 'dff_sum/clk'.
Disconnecting net 'clock' from pin 'dff_cout/clk'.
Disconnecting net 'clock' from pin 'dff_cin/clk'.
Disconnecting net 'clock' from pin 'dff_b/clk'.
Disconnecting net 'clock' from pin 'dff_a/clk'.
Connecting net 'clock' to pin 'io_b_clock/PADIO'.
Creating net 'io_b_clock_net' in design 'adder'.
Connecting net 'io_b_clock_net' to pin 'dff_sum/clk'.
Connecting net 'io_b_clock_net' to pin 'dff_cout/clk'.
Connecting net 'io_b_clock_net' to pin 'dff_cin/clk'.
Connecting net 'io_b_clock_net' to pin 'dff_b/clk'.
Connecting net 'io_b_clock_net' to pin 'dff_a/clk'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_b_clock_net' to pin 'io_b_clock/DOUT'.
Creating cell 'io_b_reset' in design 'adder'.
Disconnecting net 'reset' from pin 'dff_sum/reset'.
Disconnecting net 'reset' from pin 'dff_cout/reset'.
Disconnecting net 'reset' from pin 'dff_cin/reset'.
Disconnecting net 'reset' from pin 'dff_b/reset'.
Disconnecting net 'reset' from pin 'dff_a/reset'.
Connecting net 'reset' to pin 'io_b_reset/PADIO'.
Creating net 'io_b_reset_net' in design 'adder'.
Connecting net 'io_b_reset_net' to pin 'dff_sum/reset'.
Connecting net 'io_b_reset_net' to pin 'dff_cout/reset'.
Connecting net 'io_b_reset_net' to pin 'dff_cin/reset'.
Connecting net 'io_b_reset_net' to pin 'dff_b/reset'.
Connecting net 'io_b_reset_net' to pin 'dff_a/reset'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_b_reset_net' to pin 'io_b_reset/DOUT'.
change_names -rules verilog -hierarchy
1
# Load the timing and design constraints
source -echo -verbose ../../constraints/${top_design}.sdc
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set clock_period 1.00
1.00
#set wclk_period 1.18
#set rclk_period 1.22
#set wclk2x_period [ expr $wclk_period / 2 ]
create_clock -name "clock" -period 0.500 -waveform {0.0 0.250} clock
1
#create_clock -name "clk" -period $CLK_period  CLK
# 0.07 ns is fairly typical for pll jitter plus other jitter.
set_clock_uncertainty -setup 0.07 clock
1
set_clock_uncertainty -hold 0.01 clock
1
set_clock_transition 0.1 clock
1
set_clock_latency 0.1 clock
1
#create_clock -name "wclk" -period $wclk_period  wclk
# 0.07 ns is fairly typical for pll jitter plus other jitter.
#set_clock_uncertainty -setup 0.07 wclk
#set_clock_uncertainty -hold 0.01 wclk
#set_clock_transition 0.1 wclk
#set_clock_latency 0.1 wclk
#create_clock -name "rclk" -period $rclk_period rclk
#set_clock_uncertainty -setup 0.07 rclk
#set_clock_uncertainty -hold 0.01 rclk
#set_clock_transition 0.1 rclk
#set_clock_latency 0.1 rclk
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
#create_clock -name "wclk2x" -period $wclk2x_period wclk2x
#set_clock_uncertainty 0.07 -setup wclk2x
#set_clock_uncertainty 0.01 -hold wclk2x
#set_clock_transition 0.1 wclk2x
#set_clock_latency 0.1 wclk2x
#set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
#set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
#set_input_delay 0.0 wdata_in* -clock wclk2x
#set_input_delay 0.0 winc -clock wclk
#set_input_delay 0.0 rinc -clock rclk
#set_output_delay -0.5 rdata* -clock rclk
#set_output_delay -0.5 {rempty } -clock rclk
#set_output_delay -0.5 { wfull } -clock wclk
# This port does not seem to need to be constrained with the way the library works.
# I constrained anyway and did to multiple clocks.
# I understand you probably wouldn't know that part.
#set_input_delay 0.0 rrst_n -clock rclk
#set_input_delay 0.0 rrst_n -clock wclk -add_delay
#set_input_delay 0.0 rrst_n -clock wclk2x -add_delay
set_input_delay 0.5 [all_inputs] -clock clock
1
set_output_delay 0.05 [all_outputs] -clock clock
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
#set_driving_cell -lib_cell INVX1_HVT [all_inputs]
set_drive 0.00001 [all_inputs ]
1
# Make a guess for now.  A real value would normally be given.
set_load 0.5 [all_outputs]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
1
# any additional non-design specific constraints
set_max_transition 0.5 [current_design ]
Current design is 'adder'.
1
# Duplicate any non-unique modules so details can be different inside for synthesis
set_dont_use [get_lib_cells */DELLN* ]
1
uniquify
Information: Uniquified 5 instances of design 'dff'. (OPT-1056)
1
#compile with ultra features and with scan FFs
compile_ultra  -scan  -no_autoungroup
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 7 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'adder'

  Loading target library 'saed32hvt_ss0p95v125c'
  Loading target library 'saed32lvt_ss0p95v125c'
Loaded alib file './alib-52/saed32hvt_ss0p75v125c.db.alib'
Loaded alib file './alib-52/saed32hvt_ss0p95v125c.db.alib'
Loaded alib file './alib-52/saed32lvt_ss0p75v125c.db.alib' (placeholder)
Loaded alib file './alib-52/saed32lvt_ss0p95v125c.db.alib' (placeholder)
Warning: Operating condition ss0p75v125c set on design adder has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32hvt_ss0p95v125c is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'adder'
  Processing 'dff_0'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT3_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)
Information: Complementing port 'q' in design 'dff_2'.
         The new name of the port is 'q_BAR'. (OPT-319)
Information: Complementing port 'q' in design 'dff_0'.
         The new name of the port is 'q_BAR'. (OPT-319)
Information: Complementing port 'q' in design 'dff_1'.
         The new name of the port is 'q_BAR'. (OPT-319)
Information: The register 'dff_b/q_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'dff_cin/q_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'dff_a/q_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'dff_cout/q_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'dff_sum/q_reg' is a constant and will be removed. (OPT-1206)
Information: Removing unused design 'dff_4'. (OPT-1055)
Information: Removing unused design 'dff_0'. (OPT-1055)
Information: Removing unused design 'dff_1'. (OPT-1055)
Information: Removing unused design 'dff_2'. (OPT-1055)
Information: Removing unused design 'dff_3'. (OPT-1055)

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Updating design information... (UID-85)
  Mapping Optimization (Phase 1)

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:14   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:14   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:14   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:14   84000.0      0.00       0.0       0.0                           292090592.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning WLM Backend Optimization
  --------------------------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:00:17   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:17   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:17   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:17   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:20   84000.0      0.00       0.0       0.0                           292090592.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:00:22   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:22   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:22   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:22   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:24   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:24   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:24   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:24   84000.0      0.00       0.0       0.0                           292090592.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'saed32hvt_ss0p95v125c'
  Loading target library 'saed32lvt_ss0p95v125c'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
change_names -rules verilog -hierarchy
1
# output reports
set stage dc
dc
report_qor > ../reports/${top_design}.$stage.qor.rpt
report_constraint -all_viol > ../reports/${top_design}.$stage.constraint.rpt
report_timing -delay max -input -tran -cross -sig 4 -derate -net -cap  -max_path 10000 -slack_less 0 > ../reports/${top_design}.$stage.timing.max.rpt
check_timing  > ../reports/${top_design}.$stage.check_timing.rpt
check_design > ../reports/${top_design}.$stage.check_design.rpt
check_mv_design  > ../reports/${top_design}.$stage.mvrc.rpt
# output netlist
write -hier -format verilog -output ../outputs/${top_design}.$stage.vg
Writing verilog file '/u/pratik2/ECE581-2021/Final_Project/syn/outputs/adder.dc.vg'.
1
write -hier -format ddc -output ../outputs/${top_design}.$stage.ddc
Writing ddc file '../outputs/adder.dc.ddc'.
1
save_upf ../outputs/${top_design}.$stage.upf
1
1
Current design is 'adder'.
dc_shell> report_timing
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : adder
Version: P-2019.03-SP1-1
Date   : Sun Feb 28 14:48:58 2021
****************************************

Operating Conditions: ss0p75v125c   Library: saed32hvt_ss0p75v125c
Wire Load Model Mode: enclosed

  Startpoint: io_b_sum/PADIO (internal pin)
  Endpoint: sum (output port clocked by clock)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder              140000                saed32hvt_ss0p75v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  io_b_sum/PADIO (D8I1025_NS)              0.00       0.00 r
  sum (out)                                0.00       0.00 r
  data arrival time                                   0.00
  -----------------------------------------------------------
  (Path is unconstrained)


1
dc_shell> group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
dc_shell> get_clocks
{clock}
dc_shell> get_clock
{clock}
dc_shell> source -echo -verbose ../scripts/dc.tcl
source -echo -verbose ../../$top_design.design_config.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
/pkgs/synopsys/2020/32_28nm/SAED32_EDK
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# adder
set top_design adder
adder
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set rtl_list [list ../rtl/$top_design.v ]
../rtl/adder.v
set slow_corner "ss0p75v125c ss0p95v125c_2p25v ss0p95v125c"
ss0p75v125c ss0p95v125c_2p25v ss0p95v125c
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p75v125c ss0p95v125c_2p25v ss0p95v125c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt io_std sram"
stdcell_hvt stdcell_rvt stdcell_lvt io_std sram
# Get just the main standard cells, srams and IOs
set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_"
saed32?vt_ saed32sram_ saed32io_wb_
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/pratik2/ECE581-2021/Final_Project/
/u/pratik2/ECE581-2021/Final_Project/
# List all current designs
set this_design [ list_designs ]
adder (*)
1
# If there are existing designs reset/remove them
if { $this_design != 0 } {
  # To reset the earlier designs
  reset_design
  remove_design -designs
}
Removing design 'adder'
1
if { ! [ info exists top_design ] } {
   set top_design fifo1
}
source ../scripts/dc-get-timlibs.tcl
# Analyzing the files for the design
analyze $rtl_list -autoread -define SYNTHESIS
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
1
# Elaborate the FIFO design
elaborate ${top_design} 
Running PRESTO HDLC
Presto compilation completed successfully. (adder)
Elaborated 1 design.
Current design is now 'adder'.
Information: Building the design 'dff'. (HDL-193)

Inferred memory devices in process
        in routine dff line 73 in file
                '/u/pratik2/ECE581-2021/Final_Project/syn/rtl/adder.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (dff)
1
if { [ info exists add_ios ] && $add_ios } {
   source -echo -verbose ../scripts/add_ios.tcl
   # Source the design dependent code that will put IOs on different sides
   source ../../$top_design.add_ios.tcl
}
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Creating cell 'io_b_a' in design 'adder'.
Disconnecting net 'a' from pin 'dff_a/d'.
Connecting net 'a' to pin 'io_b_a/PADIO'.
Creating net 'io_b_a_net' in design 'adder'.
Connecting net 'io_b_a_net' to pin 'dff_a/d'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_b_a_net' to pin 'io_b_a/DOUT'.
Creating cell 'io_b_b' in design 'adder'.
Disconnecting net 'b' from pin 'dff_b/d'.
Connecting net 'b' to pin 'io_b_b/PADIO'.
Creating net 'io_b_b_net' in design 'adder'.
Connecting net 'io_b_b_net' to pin 'dff_b/d'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_b_b_net' to pin 'io_b_b/DOUT'.
Creating cell 'io_b_cin' in design 'adder'.
Disconnecting net 'cin' from pin 'dff_cin/d'.
Connecting net 'cin' to pin 'io_b_cin/PADIO'.
Creating net 'io_b_cin_net' in design 'adder'.
Connecting net 'io_b_cin_net' to pin 'dff_cin/d'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_b_cin_net' to pin 'io_b_cin/DOUT'.
Creating cell 'io_b_sum' in design 'adder'.
Disconnecting net 'sum' from pin 'dff_sum/q'.
Connecting net 'sum' to pin 'io_b_sum/PADIO'.
Creating net 'io_b_sum_net' in design 'adder'.
Connecting net 'io_b_sum_net' to pin 'dff_sum/q'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_b_sum_net' to pin 'io_b_sum/DIN'.
Creating cell 'io_b_cout' in design 'adder'.
Disconnecting net 'cout' from pin 'dff_cout/q'.
Connecting net 'cout' to pin 'io_b_cout/PADIO'.
Creating net 'io_b_cout_net' in design 'adder'.
Connecting net 'io_b_cout_net' to pin 'dff_cout/q'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_b_cout_net' to pin 'io_b_cout/DIN'.
Creating cell 'io_b_clock' in design 'adder'.
Disconnecting net 'clock' from pin 'dff_sum/clk'.
Disconnecting net 'clock' from pin 'dff_cout/clk'.
Disconnecting net 'clock' from pin 'dff_cin/clk'.
Disconnecting net 'clock' from pin 'dff_b/clk'.
Disconnecting net 'clock' from pin 'dff_a/clk'.
Connecting net 'clock' to pin 'io_b_clock/PADIO'.
Creating net 'io_b_clock_net' in design 'adder'.
Connecting net 'io_b_clock_net' to pin 'dff_sum/clk'.
Connecting net 'io_b_clock_net' to pin 'dff_cout/clk'.
Connecting net 'io_b_clock_net' to pin 'dff_cin/clk'.
Connecting net 'io_b_clock_net' to pin 'dff_b/clk'.
Connecting net 'io_b_clock_net' to pin 'dff_a/clk'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_b_clock_net' to pin 'io_b_clock/DOUT'.
Creating cell 'io_b_reset' in design 'adder'.
Disconnecting net 'reset' from pin 'dff_sum/reset'.
Disconnecting net 'reset' from pin 'dff_cout/reset'.
Disconnecting net 'reset' from pin 'dff_cin/reset'.
Disconnecting net 'reset' from pin 'dff_b/reset'.
Disconnecting net 'reset' from pin 'dff_a/reset'.
Connecting net 'reset' to pin 'io_b_reset/PADIO'.
Creating net 'io_b_reset_net' in design 'adder'.
Connecting net 'io_b_reset_net' to pin 'dff_sum/reset'.
Connecting net 'io_b_reset_net' to pin 'dff_cout/reset'.
Connecting net 'io_b_reset_net' to pin 'dff_cin/reset'.
Connecting net 'io_b_reset_net' to pin 'dff_b/reset'.
Connecting net 'io_b_reset_net' to pin 'dff_a/reset'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_b_reset_net' to pin 'io_b_reset/DOUT'.
change_names -rules verilog -hierarchy
1
# Load the timing and design constraints
source -echo -verbose ../../constraints/${top_design}.sdc
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set clock_period 1.00
1.00
#set wclk_period 1.18
#set rclk_period 1.22
#set wclk2x_period [ expr $wclk_period / 2 ]
create_clock -name "clock" -period 0.500 -waveform {0.0 0.250} clock
1
#create_clock -name "clk" -period $CLK_period  CLK
# 0.07 ns is fairly typical for pll jitter plus other jitter.
set_clock_uncertainty -setup 0.07 clock
1
set_clock_uncertainty -hold 0.01 clock
1
set_clock_transition 0.1 clock
1
set_clock_latency 0.1 clock
1
#create_clock -name "wclk" -period $wclk_period  wclk
# 0.07 ns is fairly typical for pll jitter plus other jitter.
#set_clock_uncertainty -setup 0.07 wclk
#set_clock_uncertainty -hold 0.01 wclk
#set_clock_transition 0.1 wclk
#set_clock_latency 0.1 wclk
#create_clock -name "rclk" -period $rclk_period rclk
#set_clock_uncertainty -setup 0.07 rclk
#set_clock_uncertainty -hold 0.01 rclk
#set_clock_transition 0.1 rclk
#set_clock_latency 0.1 rclk
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
#create_clock -name "wclk2x" -period $wclk2x_period wclk2x
#set_clock_uncertainty 0.07 -setup wclk2x
#set_clock_uncertainty 0.01 -hold wclk2x
#set_clock_transition 0.1 wclk2x
#set_clock_latency 0.1 wclk2x
#set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
#set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
#set_input_delay 0.0 wdata_in* -clock wclk2x
#set_input_delay 0.0 winc -clock wclk
#set_input_delay 0.0 rinc -clock rclk
#set_output_delay -0.5 rdata* -clock rclk
#set_output_delay -0.5 {rempty } -clock rclk
#set_output_delay -0.5 { wfull } -clock wclk
# This port does not seem to need to be constrained with the way the library works.
# I constrained anyway and did to multiple clocks.
# I understand you probably wouldn't know that part.
#set_input_delay 0.0 rrst_n -clock rclk
#set_input_delay 0.0 rrst_n -clock wclk -add_delay
#set_input_delay 0.0 rrst_n -clock wclk2x -add_delay
set_input_delay 0.5 [all_inputs] -clock clock
1
set_output_delay 0.05 [all_outputs] -clock clock
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
#set_driving_cell -lib_cell INVX1_HVT [all_inputs]
set_drive 0.00001 [all_inputs ]
1
# Make a guess for now.  A real value would normally be given.
set_load 0.5 [all_outputs]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
1
# any additional non-design specific constraints
set_max_transition 0.5 [current_design ]
Current design is 'adder'.
1
# Duplicate any non-unique modules so details can be different inside for synthesis
set_dont_use [get_lib_cells */DELLN* ]
1
uniquify
Information: Uniquified 5 instances of design 'dff'. (OPT-1056)
1
#compile with ultra features and with scan FFs
compile_ultra  -scan  -no_autoungroup
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 7 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'adder'

  Loading target library 'saed32hvt_ss0p95v125c'
  Loading target library 'saed32lvt_ss0p95v125c'
Loaded alib file './alib-52/saed32hvt_ss0p75v125c.db.alib'
Loaded alib file './alib-52/saed32hvt_ss0p95v125c.db.alib'
Loaded alib file './alib-52/saed32lvt_ss0p75v125c.db.alib' (placeholder)
Loaded alib file './alib-52/saed32lvt_ss0p95v125c.db.alib' (placeholder)
Warning: Operating condition ss0p75v125c set on design adder has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32hvt_ss0p95v125c is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'adder'
  Processing 'dff_0'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT3_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)
Information: Complementing port 'q' in design 'dff_2'.
         The new name of the port is 'q_BAR'. (OPT-319)
Information: Complementing port 'q' in design 'dff_0'.
         The new name of the port is 'q_BAR'. (OPT-319)
Information: Complementing port 'q' in design 'dff_1'.
         The new name of the port is 'q_BAR'. (OPT-319)
Information: The register 'dff_b/q_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'dff_cin/q_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'dff_a/q_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'dff_cout/q_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'dff_sum/q_reg' is a constant and will be removed. (OPT-1206)
Information: Removing unused design 'dff_4'. (OPT-1055)
Information: Removing unused design 'dff_0'. (OPT-1055)
Information: Removing unused design 'dff_1'. (OPT-1055)
Information: Removing unused design 'dff_2'. (OPT-1055)
Information: Removing unused design 'dff_3'. (OPT-1055)

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Updating design information... (UID-85)
  Mapping Optimization (Phase 1)

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:12   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:12   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:12   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:12   84000.0      0.00       0.0       0.0                           292090592.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning WLM Backend Optimization
  --------------------------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:00:16   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:16   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:16   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:16   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:19   84000.0      0.00       0.0       0.0                           292090592.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:00:21   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:21   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:21   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:21   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:23   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:23   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:24   84000.0      0.00       0.0       0.0                           292090592.0000
    0:00:24   84000.0      0.00       0.0       0.0                           292090592.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'saed32hvt_ss0p95v125c'
  Loading target library 'saed32lvt_ss0p95v125c'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
change_names -rules verilog -hierarchy
1
# output reports
set stage dc
dc
report_qor > ../reports/${top_design}.$stage.qor.rpt
report_constraint -all_viol > ../reports/${top_design}.$stage.constraint.rpt
report_timing -delay max -input -tran -cross -sig 4 -derate -net -cap  -max_path 10000 -slack_less 0 > ../reports/${top_design}.$stage.timing.max.rpt
check_timing  > ../reports/${top_design}.$stage.check_timing.rpt
check_design > ../reports/${top_design}.$stage.check_design.rpt
check_mv_design  > ../reports/${top_design}.$stage.mvrc.rpt
# output netlist
write -hier -format verilog -output ../outputs/${top_design}.$stage.vg
Writing verilog file '/u/pratik2/ECE581-2021/Final_Project/syn/outputs/adder.dc.vg'.
1
write -hier -format ddc -output ../outputs/${top_design}.$stage.ddc
Writing ddc file '../outputs/adder.dc.ddc'.
1
save_upf ../outputs/${top_design}.$stage.upf
1
1
Current design is 'adder'.
dc_shell> source -echo -verbose ../scripts/dc.tcl
source -echo -verbose ../../$top_design.design_config.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
/pkgs/synopsys/2020/32_28nm/SAED32_EDK
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# adder
set top_design adder
adder
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set rtl_list [list ../rtl/$top_design.v ]
../rtl/adder.v
set slow_corner "ss0p75v125c ss0p95v125c_2p25v ss0p95v125c"
ss0p75v125c ss0p95v125c_2p25v ss0p95v125c
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p75v125c ss0p95v125c_2p25v ss0p95v125c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt io_std sram"
stdcell_hvt stdcell_rvt stdcell_lvt io_std sram
# Get just the main standard cells, srams and IOs
set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_"
saed32?vt_ saed32sram_ saed32io_wb_
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/pratik2/ECE581-2021/Final_Project/
/u/pratik2/ECE581-2021/Final_Project/
# List all current designs
set this_design [ list_designs ]
adder (*)
1
# If there are existing designs reset/remove them
if { $this_design != 0 } {
  # To reset the earlier designs
  reset_design
  remove_design -designs
}
Removing design 'adder'
1
if { ! [ info exists top_design ] } {
   set top_design fifo1
}
source ../scripts/dc-get-timlibs.tcl
# Analyzing the files for the design
analyze $rtl_list -autoread -define SYNTHESIS
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
1
# Elaborate the FIFO design
elaborate ${top_design} 
Running PRESTO HDLC
Presto compilation completed successfully. (adder)
Elaborated 1 design.
Current design is now 'adder'.
Information: Building the design 'dff'. (HDL-193)

Inferred memory devices in process
        in routine dff line 73 in file
                '/u/pratik2/ECE581-2021/Final_Project/syn/rtl/adder.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (dff)
1
if { [ info exists add_ios ] && $add_ios } {
   source -echo -verbose ../scripts/add_ios.tcl
   # Source the design dependent code that will put IOs on different sides
   source ../../$top_design.add_ios.tcl
}
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Creating cell 'io_l_a' in design 'adder'.
Disconnecting net 'a' from pin 'dff_a/d'.
Connecting net 'a' to pin 'io_l_a/PADIO'.
Creating net 'io_l_a_net' in design 'adder'.
Connecting net 'io_l_a_net' to pin 'dff_a/d'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_l_a_net' to pin 'io_l_a/DOUT'.
Creating cell 'io_l_b' in design 'adder'.
Disconnecting net 'b' from pin 'dff_b/d'.
Connecting net 'b' to pin 'io_l_b/PADIO'.
Creating net 'io_l_b_net' in design 'adder'.
Connecting net 'io_l_b_net' to pin 'dff_b/d'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_l_b_net' to pin 'io_l_b/DOUT'.
Creating cell 'io_r_sum' in design 'adder'.
Disconnecting net 'sum' from pin 'dff_sum/q'.
Connecting net 'sum' to pin 'io_r_sum/PADIO'.
Creating net 'io_r_sum_net' in design 'adder'.
Connecting net 'io_r_sum_net' to pin 'dff_sum/q'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_r_sum_net' to pin 'io_r_sum/DIN'.
Creating cell 'io_r_cout' in design 'adder'.
Disconnecting net 'cout' from pin 'dff_cout/q'.
Connecting net 'cout' to pin 'io_r_cout/PADIO'.
Creating net 'io_r_cout_net' in design 'adder'.
Connecting net 'io_r_cout_net' to pin 'dff_cout/q'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_r_cout_net' to pin 'io_r_cout/DIN'.
Information: script '/u/pratik2/ECE581-2021/Final_Project/adder.add_ios.tcl'
        stopped at line 33 due to EOF. (CMD-081)
Error: missing close-brace: possible unbalanced brace in comment
        Use error_info for more info. (CMD-013)
change_names -rules verilog -hierarchy
1
# Load the timing and design constraints
source -echo -verbose ../../constraints/${top_design}.sdc
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set clock_period 1.00
1.00
#set wclk_period 1.18
#set rclk_period 1.22
#set wclk2x_period [ expr $wclk_period / 2 ]
create_clock -name "clock" -period 0.500 -waveform {0.0 0.250} clock
1
#create_clock -name "clk" -period $CLK_period  CLK
# 0.07 ns is fairly typical for pll jitter plus other jitter.
set_clock_uncertainty -setup 0.07 clock
1
set_clock_uncertainty -hold 0.01 clock
1
set_clock_transition 0.1 clock
1
set_clock_latency 0.1 clock
1
#create_clock -name "wclk" -period $wclk_period  wclk
# 0.07 ns is fairly typical for pll jitter plus other jitter.
#set_clock_uncertainty -setup 0.07 wclk
#set_clock_uncertainty -hold 0.01 wclk
#set_clock_transition 0.1 wclk
#set_clock_latency 0.1 wclk
#create_clock -name "rclk" -period $rclk_period rclk
#set_clock_uncertainty -setup 0.07 rclk
#set_clock_uncertainty -hold 0.01 rclk
#set_clock_transition 0.1 rclk
#set_clock_latency 0.1 rclk
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
#create_clock -name "wclk2x" -period $wclk2x_period wclk2x
#set_clock_uncertainty 0.07 -setup wclk2x
#set_clock_uncertainty 0.01 -hold wclk2x
#set_clock_transition 0.1 wclk2x
#set_clock_latency 0.1 wclk2x
#set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
#set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
#set_input_delay 0.0 wdata_in* -clock wclk2x
#set_input_delay 0.0 winc -clock wclk
#set_input_delay 0.0 rinc -clock rclk
#set_output_delay -0.5 rdata* -clock rclk
#set_output_delay -0.5 {rempty } -clock rclk
#set_output_delay -0.5 { wfull } -clock wclk
# This port does not seem to need to be constrained with the way the library works.
# I constrained anyway and did to multiple clocks.
# I understand you probably wouldn't know that part.
#set_input_delay 0.0 rrst_n -clock rclk
#set_input_delay 0.0 rrst_n -clock wclk -add_delay
#set_input_delay 0.0 rrst_n -clock wclk2x -add_delay
set_input_delay 0.5 [all_inputs] -clock clock
1
set_output_delay 0.05 [all_outputs] -clock clock
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
#set_driving_cell -lib_cell INVX1_HVT [all_inputs]
set_drive 0.00001 [all_inputs ]
1
# Make a guess for now.  A real value would normally be given.
set_load 0.5 [all_outputs]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
1
# any additional non-design specific constraints
set_max_transition 0.5 [current_design ]
Current design is 'adder'.
1
# Duplicate any non-unique modules so details can be different inside for synthesis
set_dont_use [get_lib_cells */DELLN* ]
1
uniquify
Information: Uniquified 5 instances of design 'dff'. (OPT-1056)
1
#compile with ultra features and with scan FFs
compile_ultra  -scan  -no_autoungroup
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 4 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'adder'

  Loading target library 'saed32hvt_ss0p95v125c'
  Loading target library 'saed32lvt_ss0p95v125c'
Loaded alib file './alib-52/saed32hvt_ss0p75v125c.db.alib'
Loaded alib file './alib-52/saed32hvt_ss0p95v125c.db.alib'
Loaded alib file './alib-52/saed32lvt_ss0p75v125c.db.alib' (placeholder)
Loaded alib file './alib-52/saed32lvt_ss0p95v125c.db.alib' (placeholder)
Warning: Operating condition ss0p75v125c set on design adder has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32hvt_ss0p95v125c is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'adder'
  Processing 'dff_0'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT3_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)
Information: Complementing port 'q' in design 'dff_4'.
         The new name of the port is 'q_BAR'. (OPT-319)
Information: Complementing port 'q' in design 'dff_2'.
         The new name of the port is 'q_BAR'. (OPT-319)
Information: Complementing port 'q' in design 'dff_0'.
         The new name of the port is 'q_BAR'. (OPT-319)
Information: Complementing port 'q' in design 'dff_1'.
         The new name of the port is 'q_BAR'. (OPT-319)
Information: The register 'dff_b/q_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'dff_a/q_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'dff_cout/q_reg' is a constant and will be removed. (OPT-1206)
Information: Removing unused design 'dff_4'. (OPT-1055)
Information: Removing unused design 'dff_1'. (OPT-1055)
Information: Removing unused design 'dff_3'. (OPT-1055)

Threshold voltage group cell usage:
>> saed32cell_hvt 60.00%, saed32cell_lvt 0.00%, saed32cell_svt 40.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Updating design information... (UID-85)
Information: compile falsified 1 infeasible paths. (OPT-1720)
  Mapping Optimization (Phase 1)

Threshold voltage group cell usage:
>> saed32cell_hvt 50.00%, saed32cell_lvt 10.00%, saed32cell_svt 40.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 50.00%, saed32cell_lvt 10.00%, saed32cell_svt 40.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

Threshold voltage group cell usage:
>> saed32cell_hvt 50.00%, saed32cell_lvt 10.00%, saed32cell_svt 40.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 50.00%, saed32cell_lvt 10.00%, saed32cell_svt 40.00%

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:14   48024.1      0.33       0.3       6.4                           166344688.0000
    0:00:14   48024.4      0.32       0.3       6.4                           166347744.0000
    0:00:14   48024.4      0.32       0.3       6.4                           166347744.0000
    0:00:14   48024.4      0.32       0.3       6.4                           166347744.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 50.00%, saed32cell_lvt 10.00%, saed32cell_svt 40.00%

  Beginning WLM Backend Optimization
  --------------------------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 50.00%, saed32cell_lvt 10.00%, saed32cell_svt 40.00%

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:00:18   48024.4      0.32       0.3       6.4                           166347744.0000
    0:00:18   48024.4      0.32       0.3       6.4                           166347744.0000
    0:00:18   48024.4      0.32       0.3       6.4                           166347744.0000
    0:00:18   48024.4      0.32       0.3       6.4                           166347744.0000
    0:00:21   48024.1      0.21       0.2       6.4                           166394128.0000
    0:00:21   48023.6      0.21       0.2       6.4                           166385584.0000
    0:00:21   48023.6      0.21       0.2       6.4                           166385584.0000
    0:00:21   48023.6      0.21       0.2       6.4                           166385584.0000
    0:00:21   48023.6      0.21       0.2       6.4                           166385584.0000
    0:00:21   48023.6      0.21       0.2       6.4                           166385584.0000
    0:00:21   48023.6      0.21       0.2       6.4                           166385584.0000
    0:00:21   48023.6      0.21       0.2       6.4                           166385584.0000
    0:00:21   48023.6      0.21       0.2       6.4                           166385584.0000
    0:00:21   48023.6      0.21       0.2       6.4                           166385584.0000
    0:00:21   48023.6      0.21       0.2       6.4                           166385584.0000
    0:00:21   48023.6      0.21       0.2       6.4                           166385584.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 40.00%, saed32cell_lvt 20.00%, saed32cell_svt 40.00%

  Beginning Delay Optimization
  ----------------------------
    0:00:21   48023.6      0.21       0.2       6.4                           166385584.0000
    0:00:21   48023.6      0.21       0.2       6.4                           166385584.0000
    0:00:21   48023.6      0.21       0.2       6.4                           166385584.0000
    0:00:21   48023.6      0.21       0.2       6.4                           166385584.0000
    0:00:21   48023.6      0.21       0.2       6.4                           166385584.0000
    0:00:21   48023.6      0.21       0.2       6.4                           166385584.0000
    0:00:21   48023.6      0.21       0.2       6.4                           166385584.0000
    0:00:21   48023.6      0.21       0.2       6.4                           166385584.0000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:21   48023.6      0.21       0.2       6.4                           166385584.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 30.00%, saed32cell_lvt 30.00%, saed32cell_svt 40.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 30.00%, saed32cell_lvt 30.00%, saed32cell_svt 40.00%

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:00:24   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:24   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:24   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:24   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:26   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:26   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:26   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:26   48025.2      0.00       0.0       0.0                           166928240.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'saed32hvt_ss0p95v125c'
  Loading target library 'saed32lvt_ss0p95v125c'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
change_names -rules verilog -hierarchy
1
# output reports
set stage dc
dc
report_qor > ../reports/${top_design}.$stage.qor.rpt
report_constraint -all_viol > ../reports/${top_design}.$stage.constraint.rpt
report_timing -delay max -input -tran -cross -sig 4 -derate -net -cap  -max_path 10000 -slack_less 0 > ../reports/${top_design}.$stage.timing.max.rpt
check_timing  > ../reports/${top_design}.$stage.check_timing.rpt
check_design > ../reports/${top_design}.$stage.check_design.rpt
check_mv_design  > ../reports/${top_design}.$stage.mvrc.rpt
# output netlist
write -hier -format verilog -output ../outputs/${top_design}.$stage.vg
Writing verilog file '/u/pratik2/ECE581-2021/Final_Project/syn/outputs/adder.dc.vg'.
1
write -hier -format ddc -output ../outputs/${top_design}.$stage.ddc
Writing ddc file '../outputs/adder.dc.ddc'.
1
save_upf ../outputs/${top_design}.$stage.upf
1
1
Current design is 'adder'.
dc_shell> gui
Error: ambiguous command 'gui' matched 91 commands:
        (gui_bin, gui_change_highlight, gui_close_window ...) (CMD-006)
dc_shell> gui_start
Current design is 'adder'.
Current design is 'adder'.
dc_shell> source -echo -verbose ../scripts/dc.tcl
source -echo -verbose ../../$top_design.design_config.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
/pkgs/synopsys/2020/32_28nm/SAED32_EDK
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# adder
set top_design adder
adder
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set rtl_list [list ../rtl/$top_design.v ]
../rtl/adder.v
set slow_corner "ss0p75v125c ss0p95v125c_2p25v ss0p95v125c"
ss0p75v125c ss0p95v125c_2p25v ss0p95v125c
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p75v125c ss0p95v125c_2p25v ss0p95v125c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt io_std sram"
stdcell_hvt stdcell_rvt stdcell_lvt io_std sram
# Get just the main standard cells, srams and IOs
set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_"
saed32?vt_ saed32sram_ saed32io_wb_
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/pratik2/ECE581-2021/Final_Project/
/u/pratik2/ECE581-2021/Final_Project/
# List all current designs
set this_design [ list_designs ]
adder (*)       dff_0           dff_2
1
# If there are existing designs reset/remove them
if { $this_design != 0 } {
  # To reset the earlier designs
  reset_design
  remove_design -designs
}
Removing design 'adder'
Removing design 'dff_0'
Removing design 'dff_2'
1
if { ! [ info exists top_design ] } {
   set top_design fifo1
}
source ../scripts/dc-get-timlibs.tcl
# Analyzing the files for the design
analyze $rtl_list -autoread -define SYNTHESIS
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
1
# Elaborate the FIFO design
elaborate ${top_design} 
Running PRESTO HDLC
Presto compilation completed successfully. (adder)
Elaborated 1 design.
Current design is now 'adder'.
Information: Building the design 'dff'. (HDL-193)

Inferred memory devices in process
        in routine dff line 73 in file
                '/u/pratik2/ECE581-2021/Final_Project/syn/rtl/adder.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (dff)
1
if { [ info exists add_ios ] && $add_ios } {
   source -echo -verbose ../scripts/add_ios.tcl
   # Source the design dependent code that will put IOs on different sides
   source ../../$top_design.add_ios.tcl
}
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Creating cell 'io_r_sum' in design 'adder'.
Disconnecting net 'sum' from pin 'dff_sum/q'.
Connecting net 'sum' to pin 'io_r_sum/PADIO'.
Creating net 'io_r_sum_net' in design 'adder'.
Connecting net 'io_r_sum_net' to pin 'dff_sum/q'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_r_sum_net' to pin 'io_r_sum/DIN'.
Creating cell 'io_r_cout' in design 'adder'.
Disconnecting net 'cout' from pin 'dff_cout/q'.
Connecting net 'cout' to pin 'io_r_cout/PADIO'.
Creating net 'io_r_cout_net' in design 'adder'.
Connecting net 'io_r_cout_net' to pin 'dff_cout/q'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_r_cout_net' to pin 'io_r_cout/DIN'.
Creating cell 'io_t_a' in design 'adder'.
Disconnecting net 'a' from pin 'dff_a/d'.
Connecting net 'a' to pin 'io_t_a/PADIO'.
Creating net 'io_t_a_net' in design 'adder'.
Connecting net 'io_t_a_net' to pin 'dff_a/d'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_t_a_net' to pin 'io_t_a/DOUT'.
Creating cell 'io_t_b' in design 'adder'.
Disconnecting net 'b' from pin 'dff_b/d'.
Connecting net 'b' to pin 'io_t_b/PADIO'.
Creating net 'io_t_b_net' in design 'adder'.
Connecting net 'io_t_b_net' to pin 'dff_b/d'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_t_b_net' to pin 'io_t_b/DOUT'.
Information: script '/u/pratik2/ECE581-2021/Final_Project/adder.add_ios.tcl'
        stopped at line 33 due to EOF. (CMD-081)
Error: missing close-brace: possible unbalanced brace in comment
        Use error_info for more info. (CMD-013)
change_names -rules verilog -hierarchy
1
# Load the timing and design constraints
source -echo -verbose ../../constraints/${top_design}.sdc
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set clock_period 1.00
1.00
#set wclk_period 1.18
#set rclk_period 1.22
#set wclk2x_period [ expr $wclk_period / 2 ]
create_clock -name "clock" -period 0.500 -waveform {0.0 0.250} clock
1
#create_clock -name "clk" -period $CLK_period  CLK
# 0.07 ns is fairly typical for pll jitter plus other jitter.
set_clock_uncertainty -setup 0.07 clock
1
set_clock_uncertainty -hold 0.01 clock
1
set_clock_transition 0.1 clock
1
set_clock_latency 0.1 clock
1
#create_clock -name "wclk" -period $wclk_period  wclk
# 0.07 ns is fairly typical for pll jitter plus other jitter.
#set_clock_uncertainty -setup 0.07 wclk
#set_clock_uncertainty -hold 0.01 wclk
#set_clock_transition 0.1 wclk
#set_clock_latency 0.1 wclk
#create_clock -name "rclk" -period $rclk_period rclk
#set_clock_uncertainty -setup 0.07 rclk
#set_clock_uncertainty -hold 0.01 rclk
#set_clock_transition 0.1 rclk
#set_clock_latency 0.1 rclk
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
#create_clock -name "wclk2x" -period $wclk2x_period wclk2x
#set_clock_uncertainty 0.07 -setup wclk2x
#set_clock_uncertainty 0.01 -hold wclk2x
#set_clock_transition 0.1 wclk2x
#set_clock_latency 0.1 wclk2x
#set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
#set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
#set_input_delay 0.0 wdata_in* -clock wclk2x
#set_input_delay 0.0 winc -clock wclk
#set_input_delay 0.0 rinc -clock rclk
#set_output_delay -0.5 rdata* -clock rclk
#set_output_delay -0.5 {rempty } -clock rclk
#set_output_delay -0.5 { wfull } -clock wclk
# This port does not seem to need to be constrained with the way the library works.
# I constrained anyway and did to multiple clocks.
# I understand you probably wouldn't know that part.
#set_input_delay 0.0 rrst_n -clock rclk
#set_input_delay 0.0 rrst_n -clock wclk -add_delay
#set_input_delay 0.0 rrst_n -clock wclk2x -add_delay
set_input_delay 0.5 [all_inputs] -clock clock
1
set_output_delay 0.05 [all_outputs] -clock clock
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
#set_driving_cell -lib_cell INVX1_HVT [all_inputs]
set_drive 0.00001 [all_inputs ]
1
# Make a guess for now.  A real value would normally be given.
set_load 0.5 [all_outputs]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
1
# any additional non-design specific constraints
set_max_transition 0.5 [current_design ]
Current design is 'adder'.
1
# Duplicate any non-unique modules so details can be different inside for synthesis
set_dont_use [get_lib_cells */DELLN* ]
1
uniquify
Information: Uniquified 5 instances of design 'dff'. (OPT-1056)
1
#compile with ultra features and with scan FFs
compile_ultra  -scan  -no_autoungroup
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 4 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'adder'

  Loading target library 'saed32hvt_ss0p95v125c'
  Loading target library 'saed32lvt_ss0p95v125c'
Loaded alib file './alib-52/saed32hvt_ss0p75v125c.db.alib'
Loaded alib file './alib-52/saed32hvt_ss0p95v125c.db.alib'
Loaded alib file './alib-52/saed32lvt_ss0p75v125c.db.alib' (placeholder)
Loaded alib file './alib-52/saed32lvt_ss0p95v125c.db.alib' (placeholder)
Warning: Operating condition ss0p75v125c set on design adder has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32hvt_ss0p95v125c is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'adder'
  Processing 'dff_0'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT3_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)
Information: Complementing port 'q' in design 'dff_4'.
         The new name of the port is 'q_BAR'. (OPT-319)
Information: Complementing port 'q' in design 'dff_2'.
         The new name of the port is 'q_BAR'. (OPT-319)
Information: Complementing port 'q' in design 'dff_0'.
         The new name of the port is 'q_BAR'. (OPT-319)
Information: Complementing port 'q' in design 'dff_1'.
         The new name of the port is 'q_BAR'. (OPT-319)
Information: The register 'dff_b/q_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'dff_a/q_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'dff_cout/q_reg' is a constant and will be removed. (OPT-1206)
Information: Removing unused design 'dff_4'. (OPT-1055)
Information: Removing unused design 'dff_1'. (OPT-1055)
Information: Removing unused design 'dff_3'. (OPT-1055)

Threshold voltage group cell usage:
>> saed32cell_hvt 60.00%, saed32cell_lvt 0.00%, saed32cell_svt 40.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Updating design information... (UID-85)
Information: compile falsified 1 infeasible paths. (OPT-1720)
  Mapping Optimization (Phase 1)

Threshold voltage group cell usage:
>> saed32cell_hvt 50.00%, saed32cell_lvt 10.00%, saed32cell_svt 40.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 50.00%, saed32cell_lvt 10.00%, saed32cell_svt 40.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

Threshold voltage group cell usage:
>> saed32cell_hvt 50.00%, saed32cell_lvt 10.00%, saed32cell_svt 40.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 50.00%, saed32cell_lvt 10.00%, saed32cell_svt 40.00%

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:14   48024.1      0.33       0.3       6.4                           166344688.0000
    0:00:14   48024.4      0.32       0.3       6.4                           166347744.0000
    0:00:14   48024.4      0.32       0.3       6.4                           166347744.0000
    0:00:14   48024.4      0.32       0.3       6.4                           166347744.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 50.00%, saed32cell_lvt 10.00%, saed32cell_svt 40.00%

  Beginning WLM Backend Optimization
  --------------------------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 50.00%, saed32cell_lvt 10.00%, saed32cell_svt 40.00%

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:00:19   48024.4      0.32       0.3       6.4                           166347744.0000
    0:00:19   48024.4      0.32       0.3       6.4                           166347744.0000
    0:00:19   48024.4      0.32       0.3       6.4                           166347744.0000
    0:00:19   48024.4      0.32       0.3       6.4                           166347744.0000
    0:00:22   48024.1      0.21       0.2       6.4                           166394128.0000
    0:00:22   48023.6      0.21       0.2       6.4                           166385584.0000
    0:00:22   48023.6      0.21       0.2       6.4                           166385584.0000
    0:00:22   48023.6      0.21       0.2       6.4                           166385584.0000
    0:00:22   48023.6      0.21       0.2       6.4                           166385584.0000
    0:00:22   48023.6      0.21       0.2       6.4                           166385584.0000
    0:00:22   48023.6      0.21       0.2       6.4                           166385584.0000
    0:00:22   48023.6      0.21       0.2       6.4                           166385584.0000
    0:00:22   48023.6      0.21       0.2       6.4                           166385584.0000
    0:00:22   48023.6      0.21       0.2       6.4                           166385584.0000
    0:00:22   48023.6      0.21       0.2       6.4                           166385584.0000
    0:00:22   48023.6      0.21       0.2       6.4                           166385584.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 40.00%, saed32cell_lvt 20.00%, saed32cell_svt 40.00%

  Beginning Delay Optimization
  ----------------------------
    0:00:22   48023.6      0.21       0.2       6.4                           166385584.0000
    0:00:22   48023.6      0.21       0.2       6.4                           166385584.0000
    0:00:22   48023.6      0.21       0.2       6.4                           166385584.0000
    0:00:22   48023.6      0.21       0.2       6.4                           166385584.0000
    0:00:22   48023.6      0.21       0.2       6.4                           166385584.0000
    0:00:22   48023.6      0.21       0.2       6.4                           166385584.0000
    0:00:22   48023.6      0.21       0.2       6.4                           166385584.0000
    0:00:22   48023.6      0.21       0.2       6.4                           166385584.0000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:22   48023.6      0.21       0.2       6.4                           166385584.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 30.00%, saed32cell_lvt 30.00%, saed32cell_svt 40.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:22   48025.2      0.00       0.0       0.0                           166928240.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 30.00%, saed32cell_lvt 30.00%, saed32cell_svt 40.00%

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:00:24   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:24   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:24   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:24   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:27   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:27   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:27   48025.2      0.00       0.0       0.0                           166928240.0000
    0:00:27   48025.2      0.00       0.0       0.0                           166928240.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'saed32hvt_ss0p95v125c'
  Loading target library 'saed32lvt_ss0p95v125c'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
change_names -rules verilog -hierarchy
1
# output reports
set stage dc
dc
report_qor > ../reports/${top_design}.$stage.qor.rpt
report_constraint -all_viol > ../reports/${top_design}.$stage.constraint.rpt
report_timing -delay max -input -tran -cross -sig 4 -derate -net -cap  -max_path 10000 -slack_less 0 > ../reports/${top_design}.$stage.timing.max.rpt
check_timing  > ../reports/${top_design}.$stage.check_timing.rpt
check_design > ../reports/${top_design}.$stage.check_design.rpt
check_mv_design  > ../reports/${top_design}.$stage.mvrc.rpt
# output netlist
write -hier -format verilog -output ../outputs/${top_design}.$stage.vg
Writing verilog file '/u/pratik2/ECE581-2021/Final_Project/syn/outputs/adder.dc.vg'.
1
write -hier -format ddc -output ../outputs/${top_design}.$stage.ddc
Writing ddc file '../outputs/adder.dc.ddc'.
1
save_upf ../outputs/${top_design}.$stage.upf
1
1
Current design is 'adder'.
dc_shell> gui_start
Current design is 'adder'.
Current design is 'adder'.
dc_shell> gui_start
dc_shell> source -echo -verbose ../scripts/dc.tcl
source -echo -verbose ../../$top_design.design_config.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
/pkgs/synopsys/2020/32_28nm/SAED32_EDK
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# adder
set top_design adder
adder
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set rtl_list [list ../rtl/$top_design.v ]
../rtl/adder.v
set slow_corner "ss0p75v125c ss0p95v125c_2p25v ss0p95v125c"
ss0p75v125c ss0p95v125c_2p25v ss0p95v125c
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p75v125c ss0p95v125c_2p25v ss0p95v125c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt io_std sram"
stdcell_hvt stdcell_rvt stdcell_lvt io_std sram
# Get just the main standard cells, srams and IOs
set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_"
saed32?vt_ saed32sram_ saed32io_wb_
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/pratik2/ECE581-2021/Final_Project/
/u/pratik2/ECE581-2021/Final_Project/
# List all current designs
set this_design [ list_designs ]
adder (*)       dff_0           dff_2
1
# If there are existing designs reset/remove them
if { $this_design != 0 } {
  # To reset the earlier designs
  reset_design
  remove_design -designs
}
Removing design 'adder'
Removing design 'dff_0'
Removing design 'dff_2'
1
if { ! [ info exists top_design ] } {
   set top_design fifo1
}
source ../scripts/dc-get-timlibs.tcl
# Analyzing the files for the design
analyze $rtl_list -autoread -define SYNTHESIS
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
1
# Elaborate the FIFO design
elaborate ${top_design} 
Running PRESTO HDLC
Presto compilation completed successfully. (adder)
Elaborated 1 design.
Current design is now 'adder'.
Information: Building the design 'dff'. (HDL-193)

Inferred memory devices in process
        in routine dff line 73 in file
                '/u/pratik2/ECE581-2021/Final_Project/syn/rtl/adder.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (dff)
1
if { [ info exists add_ios ] && $add_ios } {
   source -echo -verbose ../scripts/add_ios.tcl
   # Source the design dependent code that will put IOs on different sides
   source ../../$top_design.add_ios.tcl
}
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Creating cell 'io_r_a' in design 'adder'.
Disconnecting net 'a' from pin 'dff_a/d'.
Connecting net 'a' to pin 'io_r_a/PADIO'.
Creating net 'io_r_a_net' in design 'adder'.
Connecting net 'io_r_a_net' to pin 'dff_a/d'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_r_a_net' to pin 'io_r_a/DOUT'.
Creating cell 'io_r_b' in design 'adder'.
Disconnecting net 'b' from pin 'dff_b/d'.
Connecting net 'b' to pin 'io_r_b/PADIO'.
Creating net 'io_r_b_net' in design 'adder'.
Connecting net 'io_r_b_net' to pin 'dff_b/d'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_r_b_net' to pin 'io_r_b/DOUT'.
Creating cell 'io_r_cin' in design 'adder'.
Disconnecting net 'cin' from pin 'dff_cin/d'.
Connecting net 'cin' to pin 'io_r_cin/PADIO'.
Creating net 'io_r_cin_net' in design 'adder'.
Connecting net 'io_r_cin_net' to pin 'dff_cin/d'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_r_cin_net' to pin 'io_r_cin/DOUT'.
Creating cell 'io_r_sum' in design 'adder'.
Disconnecting net 'sum' from pin 'dff_sum/q'.
Connecting net 'sum' to pin 'io_r_sum/PADIO'.
Creating net 'io_r_sum_net' in design 'adder'.
Connecting net 'io_r_sum_net' to pin 'dff_sum/q'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_r_sum_net' to pin 'io_r_sum/DIN'.
Creating cell 'io_r_cout' in design 'adder'.
Disconnecting net 'cout' from pin 'dff_cout/q'.
Connecting net 'cout' to pin 'io_r_cout/PADIO'.
Creating net 'io_r_cout_net' in design 'adder'.
Connecting net 'io_r_cout_net' to pin 'dff_cout/q'.
Warning: Can't find nets matching '*Logic1*' in design 'adder'. (UID-95)
Error: Value for list 'net' must have 1 elements. (CMD-036)
Connecting net 'io_r_cout_net' to pin 'io_r_cout/DIN'.
Information: script '/u/pratik2/ECE581-2021/Final_Project/adder.add_ios.tcl'
        stopped at line 33 due to EOF. (CMD-081)
Error: missing close-brace: possible unbalanced brace in comment
        Use error_info for more info. (CMD-013)
change_names -rules verilog -hierarchy
1
# Load the timing and design constraints
source -echo -verbose ../../constraints/${top_design}.sdc
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set clock_period 1.00
1.00
#set wclk_period 1.18
#set rclk_period 1.22
#set wclk2x_period [ expr $wclk_period / 2 ]
create_clock -name "clock" -period 0.500 -waveform {0.0 0.250} clock
1
#create_clock -name "clk" -period $CLK_period  CLK
# 0.07 ns is fairly typical for pll jitter plus other jitter.
set_clock_uncertainty -setup 0.07 clock
1
set_clock_uncertainty -hold 0.01 clock
1
set_clock_transition 0.1 clock
1
set_clock_latency 0.1 clock
1
#create_clock -name "wclk" -period $wclk_period  wclk
# 0.07 ns is fairly typical for pll jitter plus other jitter.
#set_clock_uncertainty -setup 0.07 wclk
#set_clock_uncertainty -hold 0.01 wclk
#set_clock_transition 0.1 wclk
#set_clock_latency 0.1 wclk
#create_clock -name "rclk" -period $rclk_period rclk
#set_clock_uncertainty -setup 0.07 rclk
#set_clock_uncertainty -hold 0.01 rclk
#set_clock_transition 0.1 rclk
#set_clock_latency 0.1 rclk
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
#create_clock -name "wclk2x" -period $wclk2x_period wclk2x
#set_clock_uncertainty 0.07 -setup wclk2x
#set_clock_uncertainty 0.01 -hold wclk2x
#set_clock_transition 0.1 wclk2x
#set_clock_latency 0.1 wclk2x
#set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
#set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
#set_input_delay 0.0 wdata_in* -clock wclk2x
#set_input_delay 0.0 winc -clock wclk
#set_input_delay 0.0 rinc -clock rclk
#set_output_delay -0.5 rdata* -clock rclk
#set_output_delay -0.5 {rempty } -clock rclk
#set_output_delay -0.5 { wfull } -clock wclk
# This port does not seem to need to be constrained with the way the library works.
# I constrained anyway and did to multiple clocks.
# I understand you probably wouldn't know that part.
#set_input_delay 0.0 rrst_n -clock rclk
#set_input_delay 0.0 rrst_n -clock wclk -add_delay
#set_input_delay 0.0 rrst_n -clock wclk2x -add_delay
set_input_delay 0.5 [all_inputs] -clock clock
1
set_output_delay 0.05 [all_outputs] -clock clock
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
#set_driving_cell -lib_cell INVX1_HVT [all_inputs]
set_drive 0.00001 [all_inputs ]
1
# Make a guess for now.  A real value would normally be given.
set_load 0.5 [all_outputs]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
1
# any additional non-design specific constraints
set_max_transition 0.5 [current_design ]
Current design is 'adder'.
1
# Duplicate any non-unique modules so details can be different inside for synthesis
set_dont_use [get_lib_cells */DELLN* ]
1
uniquify
Information: Uniquified 5 instances of design 'dff'. (OPT-1056)
1
#compile with ultra features and with scan FFs
compile_ultra  -scan  -no_autoungroup
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 5 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'adder'

  Loading target library 'saed32hvt_ss0p95v125c'
  Loading target library 'saed32lvt_ss0p95v125c'
Loaded alib file './alib-52/saed32hvt_ss0p75v125c.db.alib'
Loaded alib file './alib-52/saed32hvt_ss0p95v125c.db.alib'
Loaded alib file './alib-52/saed32lvt_ss0p75v125c.db.alib' (placeholder)
Loaded alib file './alib-52/saed32lvt_ss0p95v125c.db.alib' (placeholder)
Warning: Operating condition ss0p75v125c set on design adder has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32hvt_ss0p95v125c is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'adder'
  Processing 'dff_0'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT3_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)
Information: Complementing port 'q' in design 'dff_4'.
         The new name of the port is 'q_BAR'. (OPT-319)
Information: Complementing port 'q' in design 'dff_2'.
         The new name of the port is 'q_BAR'. (OPT-319)
Information: Complementing port 'q' in design 'dff_0'.
         The new name of the port is 'q_BAR'. (OPT-319)
Information: Complementing port 'q' in design 'dff_1'.
         The new name of the port is 'q_BAR'. (OPT-319)
Information: The register 'dff_b/q_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'dff_cin/q_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'dff_a/q_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'dff_cout/q_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'dff_sum/q_reg' is a constant and will be removed. (OPT-1206)
Information: Removing unused design 'dff_4'. (OPT-1055)
Information: Removing unused design 'dff_0'. (OPT-1055)
Information: Removing unused design 'dff_1'. (OPT-1055)
Information: Removing unused design 'dff_2'. (OPT-1055)
Information: Removing unused design 'dff_3'. (OPT-1055)

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Updating design information... (UID-85)
  Mapping Optimization (Phase 1)

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:20   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:20   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:20   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:20   60000.0      0.00       0.0       0.0                           207831776.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning WLM Backend Optimization
  --------------------------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:00:24   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:24   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:24   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:24   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:27   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:27   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:27   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:27   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:27   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:27   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:27   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:27   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:27   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:27   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:27   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:27   60000.0      0.00       0.0       0.0                           207831776.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:00:27   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:27   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:27   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:27   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:27   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:27   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:27   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:27   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:27   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:27   60000.0      0.00       0.0       0.0                           207831776.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:27   60000.0      0.00       0.0       0.0                           207831776.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
    0:00:27   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:27   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:27   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:28   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:28   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:28   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:28   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:28   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:28   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:28   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:28   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:28   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:28   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:28   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:28   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:28   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:28   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:28   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:28   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:28   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:28   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:28   60000.0      0.00       0.0       0.0                           207831776.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:28   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:28   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:28   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:28   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:28   60000.0      0.00       0.0       0.0                           207831776.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 0.00%, saed32cell_lvt 0.00%, saed32cell_svt 100.00%

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:00:29   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:29   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:29   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:29   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:32   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:32   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:32   60000.0      0.00       0.0       0.0                           207831776.0000
    0:00:32   60000.0      0.00       0.0       0.0                           207831776.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'saed32hvt_ss0p95v125c'
  Loading target library 'saed32lvt_ss0p95v125c'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
change_names -rules verilog -hierarchy
1
# output reports
set stage dc
dc
report_qor > ../reports/${top_design}.$stage.qor.rpt
report_constraint -all_viol > ../reports/${top_design}.$stage.constraint.rpt
report_timing -delay max -input -tran -cross -sig 4 -derate -net -cap  -max_path 10000 -slack_less 0 > ../reports/${top_design}.$stage.timing.max.rpt
check_timing  > ../reports/${top_design}.$stage.check_timing.rpt
check_design > ../reports/${top_design}.$stage.check_design.rpt
check_mv_design  > ../reports/${top_design}.$stage.mvrc.rpt
# output netlist
write -hier -format verilog -output ../outputs/${top_design}.$stage.vg
Writing verilog file '/u/pratik2/ECE581-2021/Final_Project/syn/outputs/adder.dc.vg'.
1
write -hier -format ddc -output ../outputs/${top_design}.$stage.ddc
Writing ddc file '../outputs/adder.dc.ddc'.
1
save_upf ../outputs/${top_design}.$stage.upf
1
1
Current design is 'adder'.
dc_shell> gui_start
dc_shell> exit

Thank you...

