
*** Running vivado
    with args -log zybo_design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zybo_design_1_wrapper.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source zybo_design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 55 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jltm/Documents/VivadoProjects/SecureBoot/SecureBoot.srcs/sources_1/bd/zybo_design_1/ip/zybo_design_1_processing_system7_0_0/zybo_design_1_processing_system7_0_0.xdc] for cell 'zybo_design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/jltm/Documents/VivadoProjects/SecureBoot/SecureBoot.srcs/sources_1/bd/zybo_design_1/ip/zybo_design_1_processing_system7_0_0/zybo_design_1_processing_system7_0_0.xdc] for cell 'zybo_design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/jltm/Documents/VivadoProjects/SecureBoot/SecureBoot.srcs/sources_1/bd/zybo_design_1/ip/zybo_design_1_axi_gpio_0_0/zybo_design_1_axi_gpio_0_0_board.xdc] for cell 'zybo_design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/jltm/Documents/VivadoProjects/SecureBoot/SecureBoot.srcs/sources_1/bd/zybo_design_1/ip/zybo_design_1_axi_gpio_0_0/zybo_design_1_axi_gpio_0_0_board.xdc] for cell 'zybo_design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/jltm/Documents/VivadoProjects/SecureBoot/SecureBoot.srcs/sources_1/bd/zybo_design_1/ip/zybo_design_1_axi_gpio_0_0/zybo_design_1_axi_gpio_0_0.xdc] for cell 'zybo_design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/jltm/Documents/VivadoProjects/SecureBoot/SecureBoot.srcs/sources_1/bd/zybo_design_1/ip/zybo_design_1_axi_gpio_0_0/zybo_design_1_axi_gpio_0_0.xdc] for cell 'zybo_design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/jltm/Documents/VivadoProjects/SecureBoot/SecureBoot.srcs/sources_1/bd/zybo_design_1/ip/zybo_design_1_rst_ps7_0_100M_0/zybo_design_1_rst_ps7_0_100M_0_board.xdc] for cell 'zybo_design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/jltm/Documents/VivadoProjects/SecureBoot/SecureBoot.srcs/sources_1/bd/zybo_design_1/ip/zybo_design_1_rst_ps7_0_100M_0/zybo_design_1_rst_ps7_0_100M_0_board.xdc] for cell 'zybo_design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/jltm/Documents/VivadoProjects/SecureBoot/SecureBoot.srcs/sources_1/bd/zybo_design_1/ip/zybo_design_1_rst_ps7_0_100M_0/zybo_design_1_rst_ps7_0_100M_0.xdc] for cell 'zybo_design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/jltm/Documents/VivadoProjects/SecureBoot/SecureBoot.srcs/sources_1/bd/zybo_design_1/ip/zybo_design_1_rst_ps7_0_100M_0/zybo_design_1_rst_ps7_0_100M_0.xdc] for cell 'zybo_design_1_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'zybo_design_1_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1326.906 ; gain = 308.930 ; free physical = 2752 ; free virtual = 12308
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1427.938 ; gain = 101.031 ; free physical = 2712 ; free virtual = 12268
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: e9a9c564

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ccf6b8b4

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1827.430 ; gain = 0.000 ; free physical = 2358 ; free virtual = 11929

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 102 cells.
Phase 2 Constant propagation | Checksum: 7d0aad92

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.90 . Memory (MB): peak = 1827.430 ; gain = 0.000 ; free physical = 2356 ; free virtual = 11927

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 394 unconnected nets.
INFO: [Opt 31-11] Eliminated 353 unconnected cells.
Phase 3 Sweep | Checksum: fc3afb4a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1827.430 ; gain = 0.000 ; free physical = 2356 ; free virtual = 11927

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: fe359e16

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1827.430 ; gain = 0.000 ; free physical = 2356 ; free virtual = 11927

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1827.430 ; gain = 0.000 ; free physical = 2356 ; free virtual = 11927
Ending Logic Optimization Task | Checksum: fe359e16

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1827.430 ; gain = 0.000 ; free physical = 2356 ; free virtual = 11927

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: b4fe5746

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2178 ; free virtual = 11756
Ending Power Optimization Task | Checksum: b4fe5746

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2146.633 ; gain = 319.203 ; free physical = 2178 ; free virtual = 11756
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2146.633 ; gain = 819.727 ; free physical = 2178 ; free virtual = 11756
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2175 ; free virtual = 11755
INFO: [Common 17-1381] The checkpoint '/home/jltm/Documents/VivadoProjects/SecureBoot/SecureBoot.runs/impl_1/zybo_design_1_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jltm/Documents/VivadoProjects/SecureBoot/SecureBoot.runs/impl_1/zybo_design_1_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2168 ; free virtual = 11750
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2168 ; free virtual = 11750

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a3de2900

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2164 ; free virtual = 11750

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: c704368c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2161 ; free virtual = 11750

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: c704368c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2161 ; free virtual = 11750
Phase 1 Placer Initialization | Checksum: c704368c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2161 ; free virtual = 11750

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: d0e919cd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2156 ; free virtual = 11747

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: d0e919cd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2156 ; free virtual = 11747

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12255be06

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2157 ; free virtual = 11748

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: fa89143d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2157 ; free virtual = 11748

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: fa89143d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2157 ; free virtual = 11748

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 782688dd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2157 ; free virtual = 11748

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: bfeaa980

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2157 ; free virtual = 11749

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 5239239b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2157 ; free virtual = 11749

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 5239239b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2157 ; free virtual = 11749
Phase 3 Detail Placement | Checksum: 5239239b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2157 ; free virtual = 11749

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.749. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 131dbf748

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2157 ; free virtual = 11750
Phase 4.1 Post Commit Optimization | Checksum: 131dbf748

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2157 ; free virtual = 11750

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 131dbf748

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2157 ; free virtual = 11750

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 131dbf748

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2157 ; free virtual = 11750

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1dee1fe5f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2157 ; free virtual = 11750
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1dee1fe5f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2157 ; free virtual = 11750
Ending Placer Task | Checksum: e2d2b6c8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2157 ; free virtual = 11750
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2157 ; free virtual = 11750
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2151 ; free virtual = 11750
INFO: [Common 17-1381] The checkpoint '/home/jltm/Documents/VivadoProjects/SecureBoot/SecureBoot.runs/impl_1/zybo_design_1_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2155 ; free virtual = 11749
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2153 ; free virtual = 11748
report_control_sets: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2153 ; free virtual = 11747
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 31e75717 ConstDB: 0 ShapeSum: b0eb5fb1 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13fba5c7f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2128 ; free virtual = 11724

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13fba5c7f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2127 ; free virtual = 11724

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13fba5c7f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2117 ; free virtual = 11715

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13fba5c7f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2117 ; free virtual = 11715
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1bcd7a257

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2106 ; free virtual = 11705
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.972  | TNS=0.000  | WHS=-0.306 | THS=-39.240|

Phase 2 Router Initialization | Checksum: 14818f444

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2106 ; free virtual = 11705

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16b455185

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2106 ; free virtual = 11705

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 460
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 17e773624

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2106 ; free virtual = 11704
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.085  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: ccb926ff

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2107 ; free virtual = 11705

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 27b4b9e2e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2107 ; free virtual = 11705
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.085  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1ceec80ec

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2107 ; free virtual = 11705
Phase 4 Rip-up And Reroute | Checksum: 1ceec80ec

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2107 ; free virtual = 11705

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1ceec80ec

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2107 ; free virtual = 11705

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ceec80ec

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2107 ; free virtual = 11705
Phase 5 Delay and Skew Optimization | Checksum: 1ceec80ec

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2107 ; free virtual = 11705

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2a5e84948

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2107 ; free virtual = 11705
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.085  | TNS=0.000  | WHS=0.087  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e3fc1655

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2107 ; free virtual = 11705
Phase 6 Post Hold Fix | Checksum: 1e3fc1655

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2107 ; free virtual = 11705

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.13204 %
  Global Horizontal Routing Utilization  = 1.7006 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e686c347

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2107 ; free virtual = 11705

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e686c347

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2105 ; free virtual = 11703

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 15923c0c6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2105 ; free virtual = 11703

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.085  | TNS=0.000  | WHS=0.087  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 15923c0c6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2105 ; free virtual = 11703
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2105 ; free virtual = 11703

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2105 ; free virtual = 11703
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2146.633 ; gain = 0.000 ; free physical = 2095 ; free virtual = 11701
INFO: [Common 17-1381] The checkpoint '/home/jltm/Documents/VivadoProjects/SecureBoot/SecureBoot.runs/impl_1/zybo_design_1_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jltm/Documents/VivadoProjects/SecureBoot/SecureBoot.runs/impl_1/zybo_design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/jltm/Documents/VivadoProjects/SecureBoot/SecureBoot.runs/impl_1/zybo_design_1_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file zybo_design_1_wrapper_power_routed.rpt -pb zybo_design_1_wrapper_power_summary_routed.pb -rpx zybo_design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile zybo_design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zybo_design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/jltm/Documents/VivadoProjects/SecureBoot/SecureBoot.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue May  2 11:03:54 2017. For additional details about this file, please refer to the WebTalk help file at /home/jltm/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2323.328 ; gain = 176.695 ; free physical = 1827 ; free virtual = 11440
INFO: [Common 17-206] Exiting Vivado at Tue May  2 11:03:54 2017...

*** Running vivado
    with args -log zybo_design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zybo_design_1_wrapper.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source zybo_design_1_wrapper.tcl -notrace
Command: open_checkpoint zybo_design_1_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 995.969 ; gain = 0.000 ; free physical = 4812 ; free virtual = 13901
INFO: [Netlist 29-17] Analyzing 55 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jltm/Documents/VivadoProjects/SecureBoot/SecureBoot.runs/impl_1/.Xil/Vivado-3067-coiso/dcp/zybo_design_1_wrapper_early.xdc]
Finished Parsing XDC File [/home/jltm/Documents/VivadoProjects/SecureBoot/SecureBoot.runs/impl_1/.Xil/Vivado-3067-coiso/dcp/zybo_design_1_wrapper_early.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.36 . Memory (MB): peak = 1265.895 ; gain = 5.000 ; free physical = 4488 ; free virtual = 13637
Restored from archive | CPU: 0.370000 secs | Memory: 3.116882 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.36 . Memory (MB): peak = 1265.895 ; gain = 5.000 ; free physical = 4488 ; free virtual = 13637
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.4 (64-bit) build 1756540
open_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1265.895 ; gain = 269.926 ; free physical = 4495 ; free virtual = 13637
Command: write_bitstream -force -no_partial_bitfile zybo_design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zybo_design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/jltm/Documents/VivadoProjects/SecureBoot/SecureBoot.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed May  3 09:02:39 2017. For additional details about this file, please refer to the WebTalk help file at /home/jltm/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1689.746 ; gain = 423.852 ; free physical = 4117 ; free virtual = 13273
INFO: [Common 17-206] Exiting Vivado at Wed May  3 09:02:39 2017...
