{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1582928208555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1582928208557 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 28 19:16:48 2020 " "Processing started: Fri Feb 28 19:16:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1582928208557 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1582928208557 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HELLO_FPGA2 -c HELLO_FPGA2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off HELLO_FPGA2 -c HELLO_FPGA2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1582928208558 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1582928209092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file Decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 mDecoder " "Found entity 1: mDecoder" {  } { { "Decoder.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582928209215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582928209215 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "And.v " "Can't analyze file -- file And.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1582928209216 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "MemDataMemory.v " "Can't analyze file -- file MemDataMemory.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1582928209216 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ControlUnit.v " "Can't analyze file -- file ControlUnit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1582928209217 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ALUControl.v " "Can't analyze file -- file ALUControl.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1582928209218 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Somadores.v " "Can't analyze file -- file Somadores.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1582928209218 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SignalExtension.v " "Can't analyze file -- file SignalExtension.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1582928209219 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "PC.v " "Can't analyze file -- file PC.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1582928209220 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RegisterFile.v " "Can't analyze file -- file RegisterFile.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1582928209220 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Multiplexor.v " "Can't analyze file -- file Multiplexor.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1582928209221 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Jump.v " "Can't analyze file -- file Jump.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1582928209221 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ShiftLogicalLeft.v " "Can't analyze file -- file ShiftLogicalLeft.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1582928209222 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ALU.v " "Can't analyze file -- file ALU.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1582928209223 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "InstructionMemory.v " "Can't analyze file -- file InstructionMemory.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1582928209223 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDR ledr HELLO_FPGA2.v(224) " "Verilog HDL Declaration information at HELLO_FPGA2.v(224): object \"LEDR\" differs only in case from object \"ledr\" in the same scope" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 224 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1582928209225 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDG ledg HELLO_FPGA2.v(223) " "Verilog HDL Declaration information at HELLO_FPGA2.v(223): object \"LEDG\" differs only in case from object \"ledg\" in the same scope" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 223 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1582928209225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HELLO_FPGA2.v 1 1 " "Found 1 design units, including 1 entities, in source file HELLO_FPGA2.v" { { "Info" "ISGN_ENTITY_NAME" "1 HELLO_FPGA2 " "Found entity 1: HELLO_FPGA2" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582928209225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582928209225 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HELLO_FPGA2 " "Elaborating entity \"HELLO_FPGA2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1582928209315 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ledg HELLO_FPGA2.v(415) " "Verilog HDL warning at HELLO_FPGA2.v(415): object ledg used but never assigned" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 415 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1582928209318 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "displays_in HELLO_FPGA2.v(417) " "Verilog HDL or VHDL warning at HELLO_FPGA2.v(417): object \"displays_in\" assigned a value but never read" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 417 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1582928209318 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW HELLO_FPGA2.v(498) " "Verilog HDL Always Construct warning at HELLO_FPGA2.v(498): variable \"SW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 498 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1582928209320 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ledr HELLO_FPGA2.v(497) " "Verilog HDL Always Construct warning at HELLO_FPGA2.v(497): inferring latch(es) for variable \"ledr\", which holds its previous value in one or more paths through the always construct" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 497 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1582928209320 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ledg 0 HELLO_FPGA2.v(415) " "Net \"ledg\" at HELLO_FPGA2.v(415) has no driver or initial value, using a default initial value '0'" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 415 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1582928209321 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..0\] HELLO_FPGA2.v(223) " "Output port \"LEDG\[7..0\]\" at HELLO_FPGA2.v(223) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 223 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209321 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..9\] HELLO_FPGA2.v(224) " "Output port \"LEDR\[17..9\]\" at HELLO_FPGA2.v(224) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 224 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209321 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 HELLO_FPGA2.v(236) " "Output port \"HEX0\" at HELLO_FPGA2.v(236) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 236 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209322 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 HELLO_FPGA2.v(237) " "Output port \"HEX1\" at HELLO_FPGA2.v(237) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 237 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209322 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 HELLO_FPGA2.v(238) " "Output port \"HEX2\" at HELLO_FPGA2.v(238) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 238 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209322 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 HELLO_FPGA2.v(239) " "Output port \"HEX3\" at HELLO_FPGA2.v(239) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 239 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209322 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 HELLO_FPGA2.v(240) " "Output port \"HEX4\" at HELLO_FPGA2.v(240) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 240 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209322 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 HELLO_FPGA2.v(241) " "Output port \"HEX5\" at HELLO_FPGA2.v(241) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 241 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209322 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 HELLO_FPGA2.v(242) " "Output port \"HEX6\" at HELLO_FPGA2.v(242) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 242 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209322 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 HELLO_FPGA2.v(243) " "Output port \"HEX7\" at HELLO_FPGA2.v(243) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 243 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209322 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B HELLO_FPGA2.v(272) " "Output port \"VGA_B\" at HELLO_FPGA2.v(272) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 272 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209322 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G HELLO_FPGA2.v(275) " "Output port \"VGA_G\" at HELLO_FPGA2.v(275) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 275 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209322 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R HELLO_FPGA2.v(277) " "Output port \"VGA_R\" at HELLO_FPGA2.v(277) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 277 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209322 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_DATA HELLO_FPGA2.v(311) " "Output port \"ENET0_TX_DATA\" at HELLO_FPGA2.v(311) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 311 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209322 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_DATA HELLO_FPGA2.v(330) " "Output port \"ENET1_TX_DATA\" at HELLO_FPGA2.v(330) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 330 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209322 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR HELLO_FPGA2.v(342) " "Output port \"OTG_ADDR\" at HELLO_FPGA2.v(342) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 342 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209322 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK_N HELLO_FPGA2.v(344) " "Output port \"OTG_DACK_N\" at HELLO_FPGA2.v(344) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 344 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209322 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR HELLO_FPGA2.v(358) " "Output port \"DRAM_ADDR\" at HELLO_FPGA2.v(358) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 358 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209322 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA HELLO_FPGA2.v(359) " "Output port \"DRAM_BA\" at HELLO_FPGA2.v(359) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 359 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209322 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM HELLO_FPGA2.v(365) " "Output port \"DRAM_DQM\" at HELLO_FPGA2.v(365) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 365 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209322 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR HELLO_FPGA2.v(370) " "Output port \"SRAM_ADDR\" at HELLO_FPGA2.v(370) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 370 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209322 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR HELLO_FPGA2.v(379) " "Output port \"FL_ADDR\" at HELLO_FPGA2.v(379) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 379 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209323 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT HELLO_FPGA2.v(220) " "Output port \"SMA_CLKOUT\" at HELLO_FPGA2.v(220) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 220 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209323 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON HELLO_FPGA2.v(246) " "Output port \"LCD_BLON\" at HELLO_FPGA2.v(246) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 246 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209323 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN HELLO_FPGA2.v(248) " "Output port \"LCD_EN\" at HELLO_FPGA2.v(248) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 248 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209323 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON HELLO_FPGA2.v(249) " "Output port \"LCD_ON\" at HELLO_FPGA2.v(249) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 249 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209323 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS HELLO_FPGA2.v(250) " "Output port \"LCD_RS\" at HELLO_FPGA2.v(250) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 250 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209323 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW HELLO_FPGA2.v(251) " "Output port \"LCD_RW\" at HELLO_FPGA2.v(251) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 251 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209323 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS HELLO_FPGA2.v(254) " "Output port \"UART_CTS\" at HELLO_FPGA2.v(254) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 254 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209323 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD HELLO_FPGA2.v(257) " "Output port \"UART_TXD\" at HELLO_FPGA2.v(257) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 257 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209323 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK HELLO_FPGA2.v(266) " "Output port \"SD_CLK\" at HELLO_FPGA2.v(266) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 266 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209323 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N HELLO_FPGA2.v(273) " "Output port \"VGA_BLANK_N\" at HELLO_FPGA2.v(273) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 273 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209323 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK HELLO_FPGA2.v(274) " "Output port \"VGA_CLK\" at HELLO_FPGA2.v(274) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 274 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209323 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS HELLO_FPGA2.v(276) " "Output port \"VGA_HS\" at HELLO_FPGA2.v(276) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 276 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209323 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N HELLO_FPGA2.v(278) " "Output port \"VGA_SYNC_N\" at HELLO_FPGA2.v(278) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 278 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209323 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS HELLO_FPGA2.v(279) " "Output port \"VGA_VS\" at HELLO_FPGA2.v(279) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 279 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209323 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT HELLO_FPGA2.v(285) " "Output port \"AUD_DACDAT\" at HELLO_FPGA2.v(285) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 285 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209323 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK HELLO_FPGA2.v(287) " "Output port \"AUD_XCK\" at HELLO_FPGA2.v(287) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 287 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209323 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EEP_I2C_SCLK HELLO_FPGA2.v(290) " "Output port \"EEP_I2C_SCLK\" at HELLO_FPGA2.v(290) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 290 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209323 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK HELLO_FPGA2.v(294) " "Output port \"I2C_SCLK\" at HELLO_FPGA2.v(294) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 294 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209323 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_GTX_CLK HELLO_FPGA2.v(298) " "Output port \"ENET0_GTX_CLK\" at HELLO_FPGA2.v(298) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 298 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209323 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_MDC HELLO_FPGA2.v(301) " "Output port \"ENET0_MDC\" at HELLO_FPGA2.v(301) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 301 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209323 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_RST_N HELLO_FPGA2.v(303) " "Output port \"ENET0_RST_N\" at HELLO_FPGA2.v(303) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 303 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209324 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_EN HELLO_FPGA2.v(312) " "Output port \"ENET0_TX_EN\" at HELLO_FPGA2.v(312) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 312 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209324 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_ER HELLO_FPGA2.v(313) " "Output port \"ENET0_TX_ER\" at HELLO_FPGA2.v(313) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 313 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209324 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_GTX_CLK HELLO_FPGA2.v(317) " "Output port \"ENET1_GTX_CLK\" at HELLO_FPGA2.v(317) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 317 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209324 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_MDC HELLO_FPGA2.v(320) " "Output port \"ENET1_MDC\" at HELLO_FPGA2.v(320) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 320 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209324 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_RST_N HELLO_FPGA2.v(322) " "Output port \"ENET1_RST_N\" at HELLO_FPGA2.v(322) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 322 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209324 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_EN HELLO_FPGA2.v(331) " "Output port \"ENET1_TX_EN\" at HELLO_FPGA2.v(331) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 331 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209324 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_ER HELLO_FPGA2.v(332) " "Output port \"ENET1_TX_ER\" at HELLO_FPGA2.v(332) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 332 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209324 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N HELLO_FPGA2.v(338) " "Output port \"TD_RESET_N\" at HELLO_FPGA2.v(338) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 338 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209324 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N HELLO_FPGA2.v(343) " "Output port \"OTG_CS_N\" at HELLO_FPGA2.v(343) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 343 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209324 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N HELLO_FPGA2.v(350) " "Output port \"OTG_RD_N\" at HELLO_FPGA2.v(350) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 350 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209324 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N HELLO_FPGA2.v(351) " "Output port \"OTG_RST_N\" at HELLO_FPGA2.v(351) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 351 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209324 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WE_N HELLO_FPGA2.v(352) " "Output port \"OTG_WE_N\" at HELLO_FPGA2.v(352) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 352 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209324 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N HELLO_FPGA2.v(360) " "Output port \"DRAM_CAS_N\" at HELLO_FPGA2.v(360) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 360 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209324 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE HELLO_FPGA2.v(361) " "Output port \"DRAM_CKE\" at HELLO_FPGA2.v(361) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 361 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209324 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK HELLO_FPGA2.v(362) " "Output port \"DRAM_CLK\" at HELLO_FPGA2.v(362) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 362 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209324 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N HELLO_FPGA2.v(363) " "Output port \"DRAM_CS_N\" at HELLO_FPGA2.v(363) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 363 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209324 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N HELLO_FPGA2.v(366) " "Output port \"DRAM_RAS_N\" at HELLO_FPGA2.v(366) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 366 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209324 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N HELLO_FPGA2.v(367) " "Output port \"DRAM_WE_N\" at HELLO_FPGA2.v(367) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 367 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209324 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N HELLO_FPGA2.v(371) " "Output port \"SRAM_CE_N\" at HELLO_FPGA2.v(371) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 371 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209324 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N HELLO_FPGA2.v(373) " "Output port \"SRAM_LB_N\" at HELLO_FPGA2.v(373) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 373 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209325 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N HELLO_FPGA2.v(374) " "Output port \"SRAM_OE_N\" at HELLO_FPGA2.v(374) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 374 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209325 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N HELLO_FPGA2.v(375) " "Output port \"SRAM_UB_N\" at HELLO_FPGA2.v(375) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 375 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209325 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N HELLO_FPGA2.v(376) " "Output port \"SRAM_WE_N\" at HELLO_FPGA2.v(376) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 376 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209325 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N HELLO_FPGA2.v(380) " "Output port \"FL_CE_N\" at HELLO_FPGA2.v(380) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 380 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209325 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N HELLO_FPGA2.v(382) " "Output port \"FL_OE_N\" at HELLO_FPGA2.v(382) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 382 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209325 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N HELLO_FPGA2.v(383) " "Output port \"FL_RST_N\" at HELLO_FPGA2.v(383) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 383 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209325 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N HELLO_FPGA2.v(385) " "Output port \"FL_WE_N\" at HELLO_FPGA2.v(385) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 385 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209325 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N HELLO_FPGA2.v(386) " "Output port \"FL_WP_N\" at HELLO_FPGA2.v(386) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 386 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209325 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hsmcCLKOUT_N1 HELLO_FPGA2.v(397) " "Output port \"hsmcCLKOUT_N1\" at HELLO_FPGA2.v(397) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 397 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209325 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hsmcCLKOUT_N2 HELLO_FPGA2.v(398) " "Output port \"hsmcCLKOUT_N2\" at HELLO_FPGA2.v(398) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 398 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209325 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hsmcCLKOUT_P1 HELLO_FPGA2.v(399) " "Output port \"hsmcCLKOUT_P1\" at HELLO_FPGA2.v(399) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 399 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209325 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hsmcCLKOUT_P2 HELLO_FPGA2.v(400) " "Output port \"hsmcCLKOUT_P2\" at HELLO_FPGA2.v(400) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 400 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209325 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hsmcCLKOUT0 HELLO_FPGA2.v(401) " "Output port \"hsmcCLKOUT0\" at HELLO_FPGA2.v(401) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 401 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582928209325 "|HELLO_FPGA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr\[8\] HELLO_FPGA2.v(498) " "Inferred latch for \"ledr\[8\]\" at HELLO_FPGA2.v(498)" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 498 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582928209325 "|HELLO_FPGA2"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[0\] " "Bidir \"EX_IO\[0\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 230 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[1\] " "Bidir \"EX_IO\[1\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 230 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[2\] " "Bidir \"EX_IO\[2\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 230 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[3\] " "Bidir \"EX_IO\[3\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 230 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[4\] " "Bidir \"EX_IO\[4\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 230 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[5\] " "Bidir \"EX_IO\[5\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 230 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[6\] " "Bidir \"EX_IO\[6\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 230 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "Bidir \"LCD_DATA\[0\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 247 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "Bidir \"LCD_DATA\[1\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 247 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "Bidir \"LCD_DATA\[2\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 247 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "Bidir \"LCD_DATA\[3\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 247 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "Bidir \"LCD_DATA\[4\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 247 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "Bidir \"LCD_DATA\[5\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 247 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "Bidir \"LCD_DATA\[6\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 247 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "Bidir \"LCD_DATA\[7\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 247 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "Bidir \"PS2_CLK\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 260 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "Bidir \"PS2_CLK2\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 261 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "Bidir \"PS2_DAT\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 262 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "Bidir \"PS2_DAT2\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 263 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Bidir \"SD_CMD\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 267 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "Bidir \"SD_DAT\[0\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 268 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "Bidir \"SD_DAT\[1\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 268 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "Bidir \"SD_DAT\[2\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 268 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[3\] " "Bidir \"SD_DAT\[3\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 268 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "Bidir \"AUD_ADCLRCK\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 283 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "Bidir \"AUD_BCLK\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 284 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "Bidir \"AUD_DACLRCK\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 286 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EEP_I2C_SDAT " "Bidir \"EEP_I2C_SDAT\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 291 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Bidir \"I2C_SDAT\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 295 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET0_MDIO " "Bidir \"ENET0_MDIO\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET1_MDIO " "Bidir \"ENET1_MDIO\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 321 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[0\] " "Bidir \"OTG_DATA\[0\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[1\] " "Bidir \"OTG_DATA\[1\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[2\] " "Bidir \"OTG_DATA\[2\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[3\] " "Bidir \"OTG_DATA\[3\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[4\] " "Bidir \"OTG_DATA\[4\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[5\] " "Bidir \"OTG_DATA\[5\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[6\] " "Bidir \"OTG_DATA\[6\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[7\] " "Bidir \"OTG_DATA\[7\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[8\] " "Bidir \"OTG_DATA\[8\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[9\] " "Bidir \"OTG_DATA\[9\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[10\] " "Bidir \"OTG_DATA\[10\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[11\] " "Bidir \"OTG_DATA\[11\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[12\] " "Bidir \"OTG_DATA\[12\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[13\] " "Bidir \"OTG_DATA\[13\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[14\] " "Bidir \"OTG_DATA\[14\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[15\] " "Bidir \"OTG_DATA\[15\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_FSPEED " "Bidir \"OTG_FSPEED\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 347 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_LSPEED " "Bidir \"OTG_LSPEED\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 349 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "Bidir \"DRAM_DQ\[0\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "Bidir \"DRAM_DQ\[1\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "Bidir \"DRAM_DQ\[2\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "Bidir \"DRAM_DQ\[3\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "Bidir \"DRAM_DQ\[4\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "Bidir \"DRAM_DQ\[5\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "Bidir \"DRAM_DQ\[6\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "Bidir \"DRAM_DQ\[7\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "Bidir \"DRAM_DQ\[8\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "Bidir \"DRAM_DQ\[9\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "Bidir \"DRAM_DQ\[10\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "Bidir \"DRAM_DQ\[11\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "Bidir \"DRAM_DQ\[12\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "Bidir \"DRAM_DQ\[13\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "Bidir \"DRAM_DQ\[14\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "Bidir \"DRAM_DQ\[15\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[16\] " "Bidir \"DRAM_DQ\[16\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[17\] " "Bidir \"DRAM_DQ\[17\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[18\] " "Bidir \"DRAM_DQ\[18\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[19\] " "Bidir \"DRAM_DQ\[19\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[20\] " "Bidir \"DRAM_DQ\[20\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[21\] " "Bidir \"DRAM_DQ\[21\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[22\] " "Bidir \"DRAM_DQ\[22\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[23\] " "Bidir \"DRAM_DQ\[23\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[24\] " "Bidir \"DRAM_DQ\[24\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[25\] " "Bidir \"DRAM_DQ\[25\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[26\] " "Bidir \"DRAM_DQ\[26\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[27\] " "Bidir \"DRAM_DQ\[27\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[28\] " "Bidir \"DRAM_DQ\[28\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[29\] " "Bidir \"DRAM_DQ\[29\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[30\] " "Bidir \"DRAM_DQ\[30\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[31\] " "Bidir \"DRAM_DQ\[31\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "Bidir \"SRAM_DQ\[0\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "Bidir \"SRAM_DQ\[1\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "Bidir \"SRAM_DQ\[2\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "Bidir \"SRAM_DQ\[3\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "Bidir \"SRAM_DQ\[4\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "Bidir \"SRAM_DQ\[5\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "Bidir \"SRAM_DQ\[6\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "Bidir \"SRAM_DQ\[7\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "Bidir \"SRAM_DQ\[8\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "Bidir \"SRAM_DQ\[9\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "Bidir \"SRAM_DQ\[10\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "Bidir \"SRAM_DQ\[11\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "Bidir \"SRAM_DQ\[12\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "Bidir \"SRAM_DQ\[13\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "Bidir \"SRAM_DQ\[14\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "Bidir \"SRAM_DQ\[15\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "Bidir \"FL_DQ\[0\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 381 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "Bidir \"FL_DQ\[1\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 381 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "Bidir \"FL_DQ\[2\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 381 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "Bidir \"FL_DQ\[3\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 381 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "Bidir \"FL_DQ\[4\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 381 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "Bidir \"FL_DQ\[5\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 381 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "Bidir \"FL_DQ\[6\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 381 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "Bidir \"FL_DQ\[7\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 381 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpioGPIO\[0\] " "Bidir \"gpioGPIO\[0\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpioGPIO\[1\] " "Bidir \"gpioGPIO\[1\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpioGPIO\[2\] " "Bidir \"gpioGPIO\[2\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpioGPIO\[3\] " "Bidir \"gpioGPIO\[3\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpioGPIO\[4\] " "Bidir \"gpioGPIO\[4\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpioGPIO\[5\] " "Bidir \"gpioGPIO\[5\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpioGPIO\[6\] " "Bidir \"gpioGPIO\[6\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpioGPIO\[7\] " "Bidir \"gpioGPIO\[7\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpioGPIO\[8\] " "Bidir \"gpioGPIO\[8\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpioGPIO\[9\] " "Bidir \"gpioGPIO\[9\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpioGPIO\[10\] " "Bidir \"gpioGPIO\[10\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpioGPIO\[11\] " "Bidir \"gpioGPIO\[11\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpioGPIO\[12\] " "Bidir \"gpioGPIO\[12\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpioGPIO\[13\] " "Bidir \"gpioGPIO\[13\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpioGPIO\[14\] " "Bidir \"gpioGPIO\[14\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpioGPIO\[15\] " "Bidir \"gpioGPIO\[15\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpioGPIO\[16\] " "Bidir \"gpioGPIO\[16\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpioGPIO\[17\] " "Bidir \"gpioGPIO\[17\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpioGPIO\[18\] " "Bidir \"gpioGPIO\[18\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpioGPIO\[19\] " "Bidir \"gpioGPIO\[19\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpioGPIO\[20\] " "Bidir \"gpioGPIO\[20\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpioGPIO\[21\] " "Bidir \"gpioGPIO\[21\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpioGPIO\[22\] " "Bidir \"gpioGPIO\[22\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpioGPIO\[23\] " "Bidir \"gpioGPIO\[23\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpioGPIO\[24\] " "Bidir \"gpioGPIO\[24\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpioGPIO\[25\] " "Bidir \"gpioGPIO\[25\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpioGPIO\[26\] " "Bidir \"gpioGPIO\[26\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpioGPIO\[27\] " "Bidir \"gpioGPIO\[27\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpioGPIO\[28\] " "Bidir \"gpioGPIO\[28\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpioGPIO\[29\] " "Bidir \"gpioGPIO\[29\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpioGPIO\[30\] " "Bidir \"gpioGPIO\[30\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpioGPIO\[31\] " "Bidir \"gpioGPIO\[31\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpioGPIO\[32\] " "Bidir \"gpioGPIO\[32\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpioGPIO\[33\] " "Bidir \"gpioGPIO\[33\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpioGPIO\[34\] " "Bidir \"gpioGPIO\[34\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpioGPIO\[35\] " "Bidir \"gpioGPIO\[35\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcD\[0\] " "Bidir \"hsmcD\[0\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 402 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcD\[1\] " "Bidir \"hsmcD\[1\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 402 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcD\[2\] " "Bidir \"hsmcD\[2\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 402 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcD\[3\] " "Bidir \"hsmcD\[3\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 402 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcRX_D_N\[0\] " "Bidir \"hsmcRX_D_N\[0\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcRX_D_N\[1\] " "Bidir \"hsmcRX_D_N\[1\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcRX_D_N\[2\] " "Bidir \"hsmcRX_D_N\[2\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcRX_D_N\[3\] " "Bidir \"hsmcRX_D_N\[3\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcRX_D_N\[4\] " "Bidir \"hsmcRX_D_N\[4\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcRX_D_N\[5\] " "Bidir \"hsmcRX_D_N\[5\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcRX_D_N\[6\] " "Bidir \"hsmcRX_D_N\[6\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcRX_D_N\[7\] " "Bidir \"hsmcRX_D_N\[7\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcRX_D_N\[8\] " "Bidir \"hsmcRX_D_N\[8\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcRX_D_N\[9\] " "Bidir \"hsmcRX_D_N\[9\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcRX_D_N\[10\] " "Bidir \"hsmcRX_D_N\[10\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcRX_D_N\[11\] " "Bidir \"hsmcRX_D_N\[11\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcRX_D_N\[12\] " "Bidir \"hsmcRX_D_N\[12\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcRX_D_N\[13\] " "Bidir \"hsmcRX_D_N\[13\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcRX_D_N\[14\] " "Bidir \"hsmcRX_D_N\[14\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcRX_D_N\[15\] " "Bidir \"hsmcRX_D_N\[15\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcRX_D_N\[16\] " "Bidir \"hsmcRX_D_N\[16\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcRX_D_P\[0\] " "Bidir \"hsmcRX_D_P\[0\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcRX_D_P\[1\] " "Bidir \"hsmcRX_D_P\[1\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcRX_D_P\[2\] " "Bidir \"hsmcRX_D_P\[2\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcRX_D_P\[3\] " "Bidir \"hsmcRX_D_P\[3\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcRX_D_P\[4\] " "Bidir \"hsmcRX_D_P\[4\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcRX_D_P\[5\] " "Bidir \"hsmcRX_D_P\[5\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcRX_D_P\[6\] " "Bidir \"hsmcRX_D_P\[6\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcRX_D_P\[7\] " "Bidir \"hsmcRX_D_P\[7\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcRX_D_P\[8\] " "Bidir \"hsmcRX_D_P\[8\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcRX_D_P\[9\] " "Bidir \"hsmcRX_D_P\[9\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcRX_D_P\[10\] " "Bidir \"hsmcRX_D_P\[10\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcRX_D_P\[11\] " "Bidir \"hsmcRX_D_P\[11\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcRX_D_P\[12\] " "Bidir \"hsmcRX_D_P\[12\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcRX_D_P\[13\] " "Bidir \"hsmcRX_D_P\[13\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcRX_D_P\[14\] " "Bidir \"hsmcRX_D_P\[14\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcRX_D_P\[15\] " "Bidir \"hsmcRX_D_P\[15\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcRX_D_P\[16\] " "Bidir \"hsmcRX_D_P\[16\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcTX_D_N\[0\] " "Bidir \"hsmcTX_D_N\[0\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcTX_D_N\[1\] " "Bidir \"hsmcTX_D_N\[1\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcTX_D_N\[2\] " "Bidir \"hsmcTX_D_N\[2\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcTX_D_N\[3\] " "Bidir \"hsmcTX_D_N\[3\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcTX_D_N\[4\] " "Bidir \"hsmcTX_D_N\[4\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcTX_D_N\[5\] " "Bidir \"hsmcTX_D_N\[5\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcTX_D_N\[6\] " "Bidir \"hsmcTX_D_N\[6\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcTX_D_N\[7\] " "Bidir \"hsmcTX_D_N\[7\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcTX_D_N\[8\] " "Bidir \"hsmcTX_D_N\[8\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcTX_D_N\[9\] " "Bidir \"hsmcTX_D_N\[9\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcTX_D_N\[10\] " "Bidir \"hsmcTX_D_N\[10\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcTX_D_N\[11\] " "Bidir \"hsmcTX_D_N\[11\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcTX_D_N\[12\] " "Bidir \"hsmcTX_D_N\[12\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcTX_D_N\[13\] " "Bidir \"hsmcTX_D_N\[13\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcTX_D_N\[14\] " "Bidir \"hsmcTX_D_N\[14\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcTX_D_N\[15\] " "Bidir \"hsmcTX_D_N\[15\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcTX_D_N\[16\] " "Bidir \"hsmcTX_D_N\[16\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcTX_D_P\[0\] " "Bidir \"hsmcTX_D_P\[0\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcTX_D_P\[1\] " "Bidir \"hsmcTX_D_P\[1\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcTX_D_P\[2\] " "Bidir \"hsmcTX_D_P\[2\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcTX_D_P\[3\] " "Bidir \"hsmcTX_D_P\[3\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcTX_D_P\[4\] " "Bidir \"hsmcTX_D_P\[4\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcTX_D_P\[5\] " "Bidir \"hsmcTX_D_P\[5\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcTX_D_P\[6\] " "Bidir \"hsmcTX_D_P\[6\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcTX_D_P\[7\] " "Bidir \"hsmcTX_D_P\[7\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcTX_D_P\[8\] " "Bidir \"hsmcTX_D_P\[8\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcTX_D_P\[9\] " "Bidir \"hsmcTX_D_P\[9\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcTX_D_P\[10\] " "Bidir \"hsmcTX_D_P\[10\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcTX_D_P\[11\] " "Bidir \"hsmcTX_D_P\[11\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcTX_D_P\[12\] " "Bidir \"hsmcTX_D_P\[12\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcTX_D_P\[13\] " "Bidir \"hsmcTX_D_P\[13\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcTX_D_P\[14\] " "Bidir \"hsmcTX_D_P\[14\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcTX_D_P\[15\] " "Bidir \"hsmcTX_D_P\[15\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmcTX_D_P\[16\] " "Bidir \"hsmcTX_D_P\[16\]\" has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582928209907 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1582928209907 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|SMA_CLKOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] VCC " "Pin \"LEDR\[8\]\" is stuck at VCC" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 246 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_CTS GND " "Pin \"UART_CTS\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|UART_CTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 257 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 287 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "EEP_I2C_SCLK GND " "Pin \"EEP_I2C_SCLK\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 290 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|EEP_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 294 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_GTX_CLK GND " "Pin \"ENET0_GTX_CLK\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 298 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|ENET0_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_MDC GND " "Pin \"ENET0_MDC\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 301 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|ENET0_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_RST_N GND " "Pin \"ENET0_RST_N\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 303 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|ENET0_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[0\] GND " "Pin \"ENET0_TX_DATA\[0\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 311 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|ENET0_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[1\] GND " "Pin \"ENET0_TX_DATA\[1\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 311 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|ENET0_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[2\] GND " "Pin \"ENET0_TX_DATA\[2\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 311 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|ENET0_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[3\] GND " "Pin \"ENET0_TX_DATA\[3\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 311 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|ENET0_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_EN GND " "Pin \"ENET0_TX_EN\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 312 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|ENET0_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_ER GND " "Pin \"ENET0_TX_ER\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 313 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|ENET0_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_GTX_CLK GND " "Pin \"ENET1_GTX_CLK\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 317 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|ENET1_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_MDC GND " "Pin \"ENET1_MDC\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 320 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|ENET1_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_RST_N GND " "Pin \"ENET1_RST_N\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 322 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|ENET1_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[0\] GND " "Pin \"ENET1_TX_DATA\[0\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 330 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|ENET1_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[1\] GND " "Pin \"ENET1_TX_DATA\[1\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 330 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|ENET1_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[2\] GND " "Pin \"ENET1_TX_DATA\[2\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 330 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|ENET1_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[3\] GND " "Pin \"ENET1_TX_DATA\[3\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 330 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|ENET1_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_EN GND " "Pin \"ENET1_TX_EN\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 331 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|ENET1_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_ER GND " "Pin \"ENET1_TX_ER\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 332 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|ENET1_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 338 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 342 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 342 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 343 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK_N\[0\] GND " "Pin \"OTG_DACK_N\[0\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 344 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|OTG_DACK_N[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK_N\[1\] GND " "Pin \"OTG_DACK_N\[1\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 344 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|OTG_DACK_N[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 350 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 351 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WE_N GND " "Pin \"OTG_WE_N\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 352 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|OTG_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 359 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 359 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 360 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 361 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 362 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 363 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 365 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 365 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 365 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 365 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 366 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 367 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 370 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 370 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 370 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 370 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 370 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 370 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 370 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 370 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 370 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 370 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 370 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 370 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 370 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 370 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 370 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 370 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 370 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 370 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 370 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|SRAM_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 370 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 371 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 373 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 375 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 376 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[22\] GND " "Pin \"FL_ADDR\[22\]\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|FL_ADDR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 380 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 382 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 385 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|FL_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "hsmcCLKOUT_N1 GND " "Pin \"hsmcCLKOUT_N1\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 397 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|hsmcCLKOUT_N1"} { "Warning" "WMLS_MLS_STUCK_PIN" "hsmcCLKOUT_N2 GND " "Pin \"hsmcCLKOUT_N2\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 398 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|hsmcCLKOUT_N2"} { "Warning" "WMLS_MLS_STUCK_PIN" "hsmcCLKOUT_P1 GND " "Pin \"hsmcCLKOUT_P1\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 399 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|hsmcCLKOUT_P1"} { "Warning" "WMLS_MLS_STUCK_PIN" "hsmcCLKOUT_P2 GND " "Pin \"hsmcCLKOUT_P2\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|hsmcCLKOUT_P2"} { "Warning" "WMLS_MLS_STUCK_PIN" "hsmcCLKOUT0 GND " "Pin \"hsmcCLKOUT0\" is stuck at GND" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582928209961 "|HELLO_FPGA2|hsmcCLKOUT0"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1582928209961 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.map.smsg " "Generated suppressed messages file /home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1582928210062 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1582928210298 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210298 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "77 " "Design contains 77 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 214 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 215 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 216 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 219 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|SMA_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 227 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 227 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 227 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 227 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 233 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 233 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 233 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 233 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 233 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 233 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 233 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 233 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 233 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 233 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 233 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 233 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 233 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 233 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 233 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 233 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 233 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 233 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "No output dependent on input pin \"UART_RTS\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 255 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|UART_RTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 256 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 269 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 282 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_INT_N " "No output dependent on input pin \"ENET0_INT_N\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 299 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|ENET0_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_LINK100 " "No output dependent on input pin \"ENET0_LINK100\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 300 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|ENET0_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CLK " "No output dependent on input pin \"ENET0_RX_CLK\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 304 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|ENET0_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_COL " "No output dependent on input pin \"ENET0_RX_COL\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 305 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|ENET0_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CRS " "No output dependent on input pin \"ENET0_RX_CRS\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 306 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|ENET0_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[0\] " "No output dependent on input pin \"ENET0_RX_DATA\[0\]\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 307 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|ENET0_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[1\] " "No output dependent on input pin \"ENET0_RX_DATA\[1\]\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 307 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|ENET0_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[2\] " "No output dependent on input pin \"ENET0_RX_DATA\[2\]\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 307 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|ENET0_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[3\] " "No output dependent on input pin \"ENET0_RX_DATA\[3\]\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 307 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|ENET0_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DV " "No output dependent on input pin \"ENET0_RX_DV\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 308 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|ENET0_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_ER " "No output dependent on input pin \"ENET0_RX_ER\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 309 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|ENET0_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_TX_CLK " "No output dependent on input pin \"ENET0_TX_CLK\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 310 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|ENET0_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETCLK_25 " "No output dependent on input pin \"ENETCLK_25\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 314 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|ENETCLK_25"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_INT_N " "No output dependent on input pin \"ENET1_INT_N\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 318 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|ENET1_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_LINK100 " "No output dependent on input pin \"ENET1_LINK100\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 319 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|ENET1_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CLK " "No output dependent on input pin \"ENET1_RX_CLK\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 323 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|ENET1_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_COL " "No output dependent on input pin \"ENET1_RX_COL\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 324 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|ENET1_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CRS " "No output dependent on input pin \"ENET1_RX_CRS\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 325 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|ENET1_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[0\] " "No output dependent on input pin \"ENET1_RX_DATA\[0\]\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 326 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|ENET1_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[1\] " "No output dependent on input pin \"ENET1_RX_DATA\[1\]\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 326 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|ENET1_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[2\] " "No output dependent on input pin \"ENET1_RX_DATA\[2\]\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 326 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|ENET1_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[3\] " "No output dependent on input pin \"ENET1_RX_DATA\[3\]\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 326 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|ENET1_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DV " "No output dependent on input pin \"ENET1_RX_DV\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 327 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|ENET1_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_ER " "No output dependent on input pin \"ENET1_RX_ER\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 328 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|ENET1_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_TX_CLK " "No output dependent on input pin \"ENET1_TX_CLK\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 329 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|ENET1_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 335 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 336 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 336 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 336 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 336 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 336 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 336 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 336 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 336 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 337 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 339 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ\[0\] " "No output dependent on input pin \"OTG_DREQ\[0\]\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 346 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|OTG_DREQ[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ\[1\] " "No output dependent on input pin \"OTG_DREQ\[1\]\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 346 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|OTG_DREQ[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT\[0\] " "No output dependent on input pin \"OTG_INT\[0\]\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 348 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|OTG_INT[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT\[1\] " "No output dependent on input pin \"OTG_INT\[1\]\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 348 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|OTG_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 355 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 384 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|FL_RY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hsmcCLKIN_N1 " "No output dependent on input pin \"hsmcCLKIN_N1\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 392 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|hsmcCLKIN_N1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hsmcCLKIN_N2 " "No output dependent on input pin \"hsmcCLKIN_N2\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 393 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|hsmcCLKIN_N2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hsmcCLKIN_P1 " "No output dependent on input pin \"hsmcCLKIN_P1\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 394 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|hsmcCLKIN_P1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hsmcCLKIN_P2 " "No output dependent on input pin \"hsmcCLKIN_P2\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 395 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|hsmcCLKIN_P2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hsmcCLKIN0 " "No output dependent on input pin \"hsmcCLKIN0\"" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 396 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582928210435 "|HELLO_FPGA2|hsmcCLKIN0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1582928210435 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "525 " "Implemented 525 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "77 " "Implemented 77 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1582928210437 ""} { "Info" "ICUT_CUT_TM_OPINS" "235 " "Implemented 235 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1582928210437 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "213 " "Implemented 213 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1582928210437 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1582928210437 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 623 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 623 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "948 " "Peak virtual memory: 948 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1582928210461 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 28 19:16:50 2020 " "Processing ended: Fri Feb 28 19:16:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1582928210461 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1582928210461 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1582928210461 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1582928210461 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1582928214164 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1582928214165 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 28 19:16:53 2020 " "Processing started: Fri Feb 28 19:16:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1582928214165 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1582928214165 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off HELLO_FPGA2 -c HELLO_FPGA2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off HELLO_FPGA2 -c HELLO_FPGA2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1582928214166 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1582928214221 ""}
{ "Info" "0" "" "Project  = HELLO_FPGA2" {  } {  } 0 0 "Project  = HELLO_FPGA2" 0 0 "Fitter" 0 0 1582928214223 ""}
{ "Info" "0" "" "Revision = HELLO_FPGA2" {  } {  } 0 0 "Revision = HELLO_FPGA2" 0 0 "Fitter" 0 0 1582928214223 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1582928214329 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "HELLO_FPGA2 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"HELLO_FPGA2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1582928214338 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1582928214430 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1582928214430 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1582928215281 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1582928215301 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1582928215412 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1582928215412 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1582928215412 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1582928215412 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1582928215412 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1582928215412 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1582928215412 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1582928215412 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1582928215412 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1582928215412 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 1314 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1582928215424 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 1316 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1582928215424 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 1318 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1582928215424 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 1320 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1582928215424 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1582928215424 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1582928215438 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "HELLO_FPGA2.sdc " "Synopsys Design Constraints File file not found: 'HELLO_FPGA2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1582928217665 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1582928217666 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1582928217667 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1582928217668 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1582928217672 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1582928217672 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1582928217673 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1582928217685 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1582928217689 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1582928217689 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1582928217694 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1582928217702 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1582928217705 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1582928217705 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1582928217706 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1582928217707 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1582928217708 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1582928217708 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582928218506 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1582928218516 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1582928224456 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582928224588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1582928224637 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1582928224797 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582928224797 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1582928225531 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 11 { 0 ""} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1582928230251 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1582928230251 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582928230462 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1582928230463 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1582928230463 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1582928230463 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1582928230490 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1582928230576 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1582928231336 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1582928231401 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1582928232142 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582928233057 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "168 Cyclone IV E " "168 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 214 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 467 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { CLOCK2_50 } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 215 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK2_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 468 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { CLOCK3_50 } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 216 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK3_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 469 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_CLKIN 3.3-V LVTTL AH14 " "Pin SMA_CLKIN uses I/O standard 3.3-V LVTTL at AH14" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SMA_CLKIN } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 219 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SMA_CLKIN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 470 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RTS 3.3-V LVTTL J13 " "Pin UART_RTS uses I/O standard 3.3-V LVTTL at J13" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { UART_RTS } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 255 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { UART_RTS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 478 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { UART_RXD } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 256 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 479 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL AF14 " "Pin SD_WP_N uses I/O standard 3.3-V LVTTL at AF14" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SD_WP_N } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 269 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_WP_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 487 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { AUD_ADCDAT } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 282 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AUD_ADCDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 493 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET0_LINK100 3.3-V LVTTL C14 " "Pin ENET0_LINK100 uses I/O standard 3.3-V LVTTL at C14" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { ENET0_LINK100 } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 300 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ENET0_LINK100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 505 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENETCLK_25 3.3-V LVTTL A14 " "Pin ENETCLK_25 uses I/O standard 3.3-V LVTTL at A14" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { ENETCLK_25 } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 314 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ENETCLK_25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 517 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET1_LINK100 3.3-V LVTTL D13 " "Pin ENET1_LINK100 uses I/O standard 3.3-V LVTTL at D13" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { ENET1_LINK100 } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 319 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ENET1_LINK100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 520 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_CLK27 3.3-V LVTTL B14 " "Pin TD_CLK27 uses I/O standard 3.3-V LVTTL at B14" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { TD_CLK27 } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 335 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TD_CLK27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 532 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[0\] 3.3-V LVTTL E8 " "Pin TD_DATA\[0\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { TD_DATA[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 336 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 209 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[1\] 3.3-V LVTTL A7 " "Pin TD_DATA\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { TD_DATA[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 336 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 210 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[2\] 3.3-V LVTTL D8 " "Pin TD_DATA\[2\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { TD_DATA[2] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 336 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 211 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[3\] 3.3-V LVTTL C7 " "Pin TD_DATA\[3\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { TD_DATA[3] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 336 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 212 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[4\] 3.3-V LVTTL D7 " "Pin TD_DATA\[4\] uses I/O standard 3.3-V LVTTL at D7" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { TD_DATA[4] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 336 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 213 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[5\] 3.3-V LVTTL D6 " "Pin TD_DATA\[5\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { TD_DATA[5] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 336 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 214 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[6\] 3.3-V LVTTL E7 " "Pin TD_DATA\[6\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { TD_DATA[6] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 336 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 215 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[7\] 3.3-V LVTTL F7 " "Pin TD_DATA\[7\] uses I/O standard 3.3-V LVTTL at F7" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { TD_DATA[7] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 336 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 216 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_HS 3.3-V LVTTL E5 " "Pin TD_HS uses I/O standard 3.3-V LVTTL at E5" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { TD_HS } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 337 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TD_HS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 533 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_VS 3.3-V LVTTL E4 " "Pin TD_VS uses I/O standard 3.3-V LVTTL at E4" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { TD_VS } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 339 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TD_VS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 535 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DREQ\[0\] 3.3-V LVTTL J1 " "Pin OTG_DREQ\[0\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DREQ[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 346 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DREQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 237 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DREQ\[1\] 3.3-V LVTTL B4 " "Pin OTG_DREQ\[1\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DREQ[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 346 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DREQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 238 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT\[0\] 3.3-V LVTTL A6 " "Pin OTG_INT\[0\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_INT[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 348 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_INT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 239 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT\[1\] 3.3-V LVTTL D5 " "Pin OTG_INT\[1\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_INT[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 348 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_INT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 240 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IRDA_RXD 3.3-V LVTTL Y15 " "Pin IRDA_RXD uses I/O standard 3.3-V LVTTL at Y15" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { IRDA_RXD } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 355 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IRDA_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 542 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL Y1 " "Pin FL_RY uses I/O standard 3.3-V LVTTL at Y1" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { FL_RY } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 384 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_RY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 557 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hsmcCLKIN0 2.5 V AH15 " "Pin hsmcCLKIN0 uses I/O standard 2.5 V at AH15" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcCLKIN0 } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcCLKIN0" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 396 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcCLKIN0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 564 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[0\] 3.3-V LVTTL J10 " "Pin EX_IO\[0\] uses I/O standard 3.3-V LVTTL at J10" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { EX_IO[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 230 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { EX_IO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 76 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[1\] 3.3-V LVTTL J14 " "Pin EX_IO\[1\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { EX_IO[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 230 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { EX_IO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 77 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[2\] 3.3-V LVTTL H13 " "Pin EX_IO\[2\] uses I/O standard 3.3-V LVTTL at H13" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { EX_IO[2] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 230 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { EX_IO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 78 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[3\] 3.3-V LVTTL H14 " "Pin EX_IO\[3\] uses I/O standard 3.3-V LVTTL at H14" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { EX_IO[3] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 230 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { EX_IO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 79 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[4\] 3.3-V LVTTL F14 " "Pin EX_IO\[4\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { EX_IO[4] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 230 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { EX_IO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 80 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[5\] 3.3-V LVTTL E10 " "Pin EX_IO\[5\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { EX_IO[5] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 230 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { EX_IO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 81 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[6\] 3.3-V LVTTL D9 " "Pin EX_IO\[6\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { EX_IO[6] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 230 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { EX_IO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 82 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 247 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 157 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 247 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 158 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[2] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 247 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 159 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[3] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 247 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 160 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[4] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 247 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 161 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[5] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 247 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 162 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[6] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 247 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 163 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[7] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 247 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 164 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL G6 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { PS2_CLK } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 260 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 481 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK2 3.3-V LVTTL G5 " "Pin PS2_CLK2 uses I/O standard 3.3-V LVTTL at G5" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { PS2_CLK2 } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 261 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PS2_CLK2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 482 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL H5 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { PS2_DAT } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 262 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 483 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT2 3.3-V LVTTL F5 " "Pin PS2_DAT2 uses I/O standard 3.3-V LVTTL at F5" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { PS2_DAT2 } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 263 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PS2_DAT2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 484 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AD14 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at AD14" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SD_CMD } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 267 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 486 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL AE14 " "Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at AE14" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SD_DAT[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 268 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_DAT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 165 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL AF13 " "Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SD_DAT[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 268 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_DAT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 166 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL AB14 " "Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SD_DAT[2] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 268 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_DAT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 167 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL AC14 " "Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at AC14" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SD_DAT[3] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 268 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_DAT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 168 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL C2 " "Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { AUD_ADCLRCK } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 283 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 494 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { AUD_BCLK } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 284 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 495 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL E3 " "Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { AUD_DACLRCK } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 286 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 497 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EEP_I2C_SDAT 3.3-V LVTTL E14 " "Pin EEP_I2C_SDAT uses I/O standard 3.3-V LVTTL at E14" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 291 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { EEP_I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 500 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { I2C_SDAT } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 295 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 502 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[0\] 3.3-V LVTTL J6 " "Pin OTG_DATA\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 221 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[1\] 3.3-V LVTTL K4 " "Pin OTG_DATA\[1\] uses I/O standard 3.3-V LVTTL at K4" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 222 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[2\] 3.3-V LVTTL J5 " "Pin OTG_DATA\[2\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[2] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 223 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[3\] 3.3-V LVTTL K3 " "Pin OTG_DATA\[3\] uses I/O standard 3.3-V LVTTL at K3" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[3] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 224 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[4\] 3.3-V LVTTL J4 " "Pin OTG_DATA\[4\] uses I/O standard 3.3-V LVTTL at J4" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[4] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 225 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[5\] 3.3-V LVTTL J3 " "Pin OTG_DATA\[5\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[5] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 226 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[6\] 3.3-V LVTTL J7 " "Pin OTG_DATA\[6\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[6] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 227 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[7\] 3.3-V LVTTL H6 " "Pin OTG_DATA\[7\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[7] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 228 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[8\] 3.3-V LVTTL H3 " "Pin OTG_DATA\[8\] uses I/O standard 3.3-V LVTTL at H3" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[8] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 229 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[9\] 3.3-V LVTTL H4 " "Pin OTG_DATA\[9\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[9] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 230 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[10\] 3.3-V LVTTL G1 " "Pin OTG_DATA\[10\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[10] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 231 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[11\] 3.3-V LVTTL G2 " "Pin OTG_DATA\[11\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[11] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 232 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[12\] 3.3-V LVTTL G3 " "Pin OTG_DATA\[12\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[12] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 233 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[13\] 3.3-V LVTTL F1 " "Pin OTG_DATA\[13\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[13] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 234 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[14\] 3.3-V LVTTL F3 " "Pin OTG_DATA\[14\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[14] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 235 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[15\] 3.3-V LVTTL G4 " "Pin OTG_DATA\[15\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[15] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 236 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_FSPEED 3.3-V LVTTL C6 " "Pin OTG_FSPEED uses I/O standard 3.3-V LVTTL at C6" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_FSPEED } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 347 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_FSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 537 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_LSPEED 3.3-V LVTTL B6 " "Pin OTG_LSPEED uses I/O standard 3.3-V LVTTL at B6" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_LSPEED } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 349 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_LSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 538 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 256 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 257 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 258 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 259 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 260 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 261 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 262 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 263 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 264 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 265 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 266 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 267 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 268 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 269 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 270 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 271 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[16] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 272 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[17] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 273 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[18] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 274 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[19] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 275 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[20] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 276 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[21] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 277 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[22] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 278 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[23] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 279 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[24] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 280 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[25] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 281 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[26] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 282 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[27] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 283 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[28] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 284 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[29] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 285 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[30] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 286 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[31] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 287 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 312 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 313 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[2] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 314 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[3] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 315 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[4] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 316 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[5] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 317 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[6] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 318 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[7] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 319 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[8] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 320 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[9] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 321 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[10] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 322 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[11] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 323 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[12] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 324 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[13] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 325 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[14] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 326 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[15] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 327 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL AH8 " "Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH8" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { FL_DQ[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 381 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 351 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL AF10 " "Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF10" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { FL_DQ[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 381 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 352 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL AG10 " "Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { FL_DQ[2] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 381 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 353 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL AH10 " "Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH10" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { FL_DQ[3] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 381 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 354 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL AF11 " "Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF11" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { FL_DQ[4] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 381 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 355 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL AG11 " "Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { FL_DQ[5] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 381 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 356 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL AH11 " "Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { FL_DQ[6] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 381 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 357 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL AF12 " "Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { FL_DQ[7] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 381 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 358 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[0\] 3.3-V LVTTL AB22 " "Pin gpioGPIO\[0\] uses I/O standard 3.3-V LVTTL at AB22" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 359 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[1\] 3.3-V LVTTL AC15 " "Pin gpioGPIO\[1\] uses I/O standard 3.3-V LVTTL at AC15" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 360 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[2\] 3.3-V LVTTL AB21 " "Pin gpioGPIO\[2\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[2] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[2\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 361 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[3\] 3.3-V LVTTL Y17 " "Pin gpioGPIO\[3\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[3] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[3\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 362 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[4\] 3.3-V LVTTL AC21 " "Pin gpioGPIO\[4\] uses I/O standard 3.3-V LVTTL at AC21" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[4] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[4\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 363 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[5\] 3.3-V LVTTL Y16 " "Pin gpioGPIO\[5\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[5] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[5\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 364 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[6\] 3.3-V LVTTL AD21 " "Pin gpioGPIO\[6\] uses I/O standard 3.3-V LVTTL at AD21" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[6] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[6\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 365 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[7\] 3.3-V LVTTL AE16 " "Pin gpioGPIO\[7\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[7] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[7\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 366 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[8\] 3.3-V LVTTL AD15 " "Pin gpioGPIO\[8\] uses I/O standard 3.3-V LVTTL at AD15" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[8] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[8\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 367 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[9\] 3.3-V LVTTL AE15 " "Pin gpioGPIO\[9\] uses I/O standard 3.3-V LVTTL at AE15" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[9] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[9\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 368 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[10\] 3.3-V LVTTL AC19 " "Pin gpioGPIO\[10\] uses I/O standard 3.3-V LVTTL at AC19" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[10] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[10\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 369 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[11\] 3.3-V LVTTL AF16 " "Pin gpioGPIO\[11\] uses I/O standard 3.3-V LVTTL at AF16" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[11] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[11\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 370 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[12\] 3.3-V LVTTL AD19 " "Pin gpioGPIO\[12\] uses I/O standard 3.3-V LVTTL at AD19" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[12] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[12\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 371 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[13\] 3.3-V LVTTL AF15 " "Pin gpioGPIO\[13\] uses I/O standard 3.3-V LVTTL at AF15" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[13] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[13\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 372 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[14\] 3.3-V LVTTL AF24 " "Pin gpioGPIO\[14\] uses I/O standard 3.3-V LVTTL at AF24" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[14] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[14\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 373 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[15\] 3.3-V LVTTL AE21 " "Pin gpioGPIO\[15\] uses I/O standard 3.3-V LVTTL at AE21" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[15] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[15\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 374 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[16\] 3.3-V LVTTL AF25 " "Pin gpioGPIO\[16\] uses I/O standard 3.3-V LVTTL at AF25" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[16] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[16\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 375 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[17\] 3.3-V LVTTL AC22 " "Pin gpioGPIO\[17\] uses I/O standard 3.3-V LVTTL at AC22" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[17] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[17\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 376 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[18\] 3.3-V LVTTL AE22 " "Pin gpioGPIO\[18\] uses I/O standard 3.3-V LVTTL at AE22" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[18] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[18\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 377 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[19\] 3.3-V LVTTL AF21 " "Pin gpioGPIO\[19\] uses I/O standard 3.3-V LVTTL at AF21" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[19] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[19\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 378 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[20\] 3.3-V LVTTL AF22 " "Pin gpioGPIO\[20\] uses I/O standard 3.3-V LVTTL at AF22" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[20] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[20\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 379 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[21\] 3.3-V LVTTL AD22 " "Pin gpioGPIO\[21\] uses I/O standard 3.3-V LVTTL at AD22" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[21] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[21\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 380 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[22\] 3.3-V LVTTL AG25 " "Pin gpioGPIO\[22\] uses I/O standard 3.3-V LVTTL at AG25" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[22] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[22\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 381 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[23\] 3.3-V LVTTL AD25 " "Pin gpioGPIO\[23\] uses I/O standard 3.3-V LVTTL at AD25" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[23] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[23\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 382 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[24\] 3.3-V LVTTL AH25 " "Pin gpioGPIO\[24\] uses I/O standard 3.3-V LVTTL at AH25" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[24] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[24\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 383 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[25\] 3.3-V LVTTL AE25 " "Pin gpioGPIO\[25\] uses I/O standard 3.3-V LVTTL at AE25" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[25] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[25\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 384 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[26\] 3.3-V LVTTL AG22 " "Pin gpioGPIO\[26\] uses I/O standard 3.3-V LVTTL at AG22" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[26] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[26\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 385 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[27\] 3.3-V LVTTL AE24 " "Pin gpioGPIO\[27\] uses I/O standard 3.3-V LVTTL at AE24" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[27] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[27\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 386 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[28\] 3.3-V LVTTL AH22 " "Pin gpioGPIO\[28\] uses I/O standard 3.3-V LVTTL at AH22" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[28] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[28\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 387 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[29\] 3.3-V LVTTL AF26 " "Pin gpioGPIO\[29\] uses I/O standard 3.3-V LVTTL at AF26" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[29] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[29\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 388 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[30\] 3.3-V LVTTL AE20 " "Pin gpioGPIO\[30\] uses I/O standard 3.3-V LVTTL at AE20" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[30] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[30\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 389 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[31\] 3.3-V LVTTL AG23 " "Pin gpioGPIO\[31\] uses I/O standard 3.3-V LVTTL at AG23" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[31] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[31\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 390 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[32\] 3.3-V LVTTL AF20 " "Pin gpioGPIO\[32\] uses I/O standard 3.3-V LVTTL at AF20" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[32] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[32\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 391 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[33\] 3.3-V LVTTL AH26 " "Pin gpioGPIO\[33\] uses I/O standard 3.3-V LVTTL at AH26" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[33] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[33\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 392 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[34\] 3.3-V LVTTL AH23 " "Pin gpioGPIO\[34\] uses I/O standard 3.3-V LVTTL at AH23" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[34] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[34\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 393 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpioGPIO\[35\] 3.3-V LVTTL AG26 " "Pin gpioGPIO\[35\] uses I/O standard 3.3-V LVTTL at AG26" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[35] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[35\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 394 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1582928234056 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1582928234056 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "213 " "Following 213 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[0\] a permanently disabled " "Pin EX_IO\[0\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { EX_IO[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 230 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { EX_IO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 76 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[1\] a permanently disabled " "Pin EX_IO\[1\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { EX_IO[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 230 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { EX_IO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 77 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[2\] a permanently disabled " "Pin EX_IO\[2\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { EX_IO[2] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 230 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { EX_IO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 78 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[3\] a permanently disabled " "Pin EX_IO\[3\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { EX_IO[3] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 230 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { EX_IO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 79 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[4\] a permanently disabled " "Pin EX_IO\[4\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { EX_IO[4] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 230 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { EX_IO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 80 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[5\] a permanently disabled " "Pin EX_IO\[5\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { EX_IO[5] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 230 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { EX_IO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 81 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[6\] a permanently disabled " "Pin EX_IO\[6\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { EX_IO[6] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 230 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { EX_IO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 82 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 247 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 157 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 247 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 158 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[2] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 247 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 159 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[3] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 247 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 160 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[4] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 247 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 161 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[5] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 247 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 162 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[6] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 247 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 163 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[7] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 247 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 164 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { PS2_CLK } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 260 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 481 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { PS2_CLK2 } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 261 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PS2_CLK2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 482 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { PS2_DAT } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 262 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 483 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { PS2_DAT2 } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 263 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PS2_DAT2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 484 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SD_CMD } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 267 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 486 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SD_DAT[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 268 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_DAT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 165 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SD_DAT[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 268 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_DAT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 166 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SD_DAT[2] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 268 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_DAT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 167 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SD_DAT[3] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 268 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_DAT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 168 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { AUD_ADCLRCK } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 283 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 494 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { AUD_BCLK } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 284 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 495 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { AUD_DACLRCK } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 286 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 497 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EEP_I2C_SDAT a permanently disabled " "Pin EEP_I2C_SDAT has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 291 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { EEP_I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 500 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { I2C_SDAT } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 295 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 502 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET0_MDIO a permanently disabled " "Pin ENET0_MDIO has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { ENET0_MDIO } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 302 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ENET0_MDIO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 507 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET1_MDIO a permanently disabled " "Pin ENET1_MDIO has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { ENET1_MDIO } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 321 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ENET1_MDIO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 522 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 221 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 222 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[2] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 223 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[3] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 224 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[4] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 225 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[5] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 226 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[6] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 227 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[7] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 228 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[8] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 229 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[9] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 230 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[10] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 231 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[11] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 232 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[12] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 233 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[13] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 234 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[14] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 235 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_DATA[15] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 345 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 236 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_FSPEED a permanently disabled " "Pin OTG_FSPEED has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_FSPEED } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 347 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_FSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 537 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_LSPEED a permanently disabled " "Pin OTG_LSPEED has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { OTG_LSPEED } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 349 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_LSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 538 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 256 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 257 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 258 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 259 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 260 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 261 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 262 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 263 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 264 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 265 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 266 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 267 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 268 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 269 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 270 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 271 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[16\] a permanently disabled " "Pin DRAM_DQ\[16\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[16] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 272 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[17\] a permanently disabled " "Pin DRAM_DQ\[17\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[17] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 273 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[18\] a permanently disabled " "Pin DRAM_DQ\[18\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[18] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 274 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[19\] a permanently disabled " "Pin DRAM_DQ\[19\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[19] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 275 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[20\] a permanently disabled " "Pin DRAM_DQ\[20\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[20] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 276 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[21\] a permanently disabled " "Pin DRAM_DQ\[21\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[21] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 277 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[22\] a permanently disabled " "Pin DRAM_DQ\[22\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[22] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 278 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[23\] a permanently disabled " "Pin DRAM_DQ\[23\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[23] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 279 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[24\] a permanently disabled " "Pin DRAM_DQ\[24\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[24] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 280 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[25\] a permanently disabled " "Pin DRAM_DQ\[25\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[25] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 281 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[26\] a permanently disabled " "Pin DRAM_DQ\[26\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[26] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 282 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[27\] a permanently disabled " "Pin DRAM_DQ\[27\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[27] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 283 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[28\] a permanently disabled " "Pin DRAM_DQ\[28\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[28] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 284 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[29\] a permanently disabled " "Pin DRAM_DQ\[29\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[29] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 285 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[30\] a permanently disabled " "Pin DRAM_DQ\[30\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[30] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 286 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[31\] a permanently disabled " "Pin DRAM_DQ\[31\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[31] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 364 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 287 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 312 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 313 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[2] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 314 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[3] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 315 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[4] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 316 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[5] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 317 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[6] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 318 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[7] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 319 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[8] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 320 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[9] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 321 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[10] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 322 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[11] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 323 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[12] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 324 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[13] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 325 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[14] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 326 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[15] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 372 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 327 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { FL_DQ[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 381 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 351 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { FL_DQ[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 381 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 352 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { FL_DQ[2] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 381 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 353 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { FL_DQ[3] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 381 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 354 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { FL_DQ[4] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 381 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 355 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { FL_DQ[5] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 381 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 356 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { FL_DQ[6] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 381 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 357 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { FL_DQ[7] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 381 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 358 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[0\] a permanently disabled " "Pin gpioGPIO\[0\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 359 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[1\] a permanently disabled " "Pin gpioGPIO\[1\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 360 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[2\] a permanently disabled " "Pin gpioGPIO\[2\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[2] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[2\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 361 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[3\] a permanently disabled " "Pin gpioGPIO\[3\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[3] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[3\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 362 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[4\] a permanently disabled " "Pin gpioGPIO\[4\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[4] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[4\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 363 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[5\] a permanently disabled " "Pin gpioGPIO\[5\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[5] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[5\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 364 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[6\] a permanently disabled " "Pin gpioGPIO\[6\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[6] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[6\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 365 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[7\] a permanently disabled " "Pin gpioGPIO\[7\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[7] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[7\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 366 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[8\] a permanently disabled " "Pin gpioGPIO\[8\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[8] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[8\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 367 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[9\] a permanently disabled " "Pin gpioGPIO\[9\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[9] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[9\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 368 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[10\] a permanently disabled " "Pin gpioGPIO\[10\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[10] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[10\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 369 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[11\] a permanently disabled " "Pin gpioGPIO\[11\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[11] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[11\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 370 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[12\] a permanently disabled " "Pin gpioGPIO\[12\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[12] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[12\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 371 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[13\] a permanently disabled " "Pin gpioGPIO\[13\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[13] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[13\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 372 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[14\] a permanently disabled " "Pin gpioGPIO\[14\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[14] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[14\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 373 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[15\] a permanently disabled " "Pin gpioGPIO\[15\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[15] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[15\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 374 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[16\] a permanently disabled " "Pin gpioGPIO\[16\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[16] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[16\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 375 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[17\] a permanently disabled " "Pin gpioGPIO\[17\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[17] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[17\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 376 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[18\] a permanently disabled " "Pin gpioGPIO\[18\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[18] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[18\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 377 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[19\] a permanently disabled " "Pin gpioGPIO\[19\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[19] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[19\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 378 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[20\] a permanently disabled " "Pin gpioGPIO\[20\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[20] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[20\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 379 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[21\] a permanently disabled " "Pin gpioGPIO\[21\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[21] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[21\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 380 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[22\] a permanently disabled " "Pin gpioGPIO\[22\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[22] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[22\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 381 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[23\] a permanently disabled " "Pin gpioGPIO\[23\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[23] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[23\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 382 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[24\] a permanently disabled " "Pin gpioGPIO\[24\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[24] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[24\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 383 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[25\] a permanently disabled " "Pin gpioGPIO\[25\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[25] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[25\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 384 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[26\] a permanently disabled " "Pin gpioGPIO\[26\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[26] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[26\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 385 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[27\] a permanently disabled " "Pin gpioGPIO\[27\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[27] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[27\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 386 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[28\] a permanently disabled " "Pin gpioGPIO\[28\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[28] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[28\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 387 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[29\] a permanently disabled " "Pin gpioGPIO\[29\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[29] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[29\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 388 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[30\] a permanently disabled " "Pin gpioGPIO\[30\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[30] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[30\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 389 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[31\] a permanently disabled " "Pin gpioGPIO\[31\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[31] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[31\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 390 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[32\] a permanently disabled " "Pin gpioGPIO\[32\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[32] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[32\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 391 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[33\] a permanently disabled " "Pin gpioGPIO\[33\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[33] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[33\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 392 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[34\] a permanently disabled " "Pin gpioGPIO\[34\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[34] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[34\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 393 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpioGPIO\[35\] a permanently disabled " "Pin gpioGPIO\[35\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { gpioGPIO[35] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpioGPIO\[35\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 389 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpioGPIO[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 394 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcD\[0\] a permanently disabled " "Pin hsmcD\[0\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcD[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcD\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 402 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 395 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcD\[1\] a permanently disabled " "Pin hsmcD\[1\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcD[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcD\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 402 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 396 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcD\[2\] a permanently disabled " "Pin hsmcD\[2\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcD[2] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcD\[2\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 402 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 397 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcD\[3\] a permanently disabled " "Pin hsmcD\[3\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcD[3] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcD\[3\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 402 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 398 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_N\[0\] a permanently disabled " "Pin hsmcRX_D_N\[0\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_N[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_N\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_N[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 399 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_N\[1\] a permanently disabled " "Pin hsmcRX_D_N\[1\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_N[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_N\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_N[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 400 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_N\[2\] a permanently disabled " "Pin hsmcRX_D_N\[2\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_N[2] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_N\[2\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_N[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 401 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_N\[3\] a permanently disabled " "Pin hsmcRX_D_N\[3\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_N[3] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_N\[3\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_N[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 402 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_N\[4\] a permanently disabled " "Pin hsmcRX_D_N\[4\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_N[4] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_N\[4\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_N[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 403 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_N\[5\] a permanently disabled " "Pin hsmcRX_D_N\[5\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_N[5] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_N\[5\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_N[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 404 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_N\[6\] a permanently disabled " "Pin hsmcRX_D_N\[6\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_N[6] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_N\[6\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_N[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 405 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_N\[7\] a permanently disabled " "Pin hsmcRX_D_N\[7\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_N[7] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_N\[7\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_N[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 406 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_N\[8\] a permanently disabled " "Pin hsmcRX_D_N\[8\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_N[8] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_N\[8\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_N[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 407 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_N\[9\] a permanently disabled " "Pin hsmcRX_D_N\[9\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_N[9] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_N\[9\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_N[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 408 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_N\[10\] a permanently disabled " "Pin hsmcRX_D_N\[10\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_N[10] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_N\[10\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_N[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 409 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_N\[11\] a permanently disabled " "Pin hsmcRX_D_N\[11\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_N[11] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_N\[11\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_N[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 410 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_N\[12\] a permanently disabled " "Pin hsmcRX_D_N\[12\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_N[12] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_N\[12\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_N[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 411 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_N\[13\] a permanently disabled " "Pin hsmcRX_D_N\[13\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_N[13] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_N\[13\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_N[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 412 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_N\[14\] a permanently disabled " "Pin hsmcRX_D_N\[14\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_N[14] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_N\[14\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_N[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 413 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_N\[15\] a permanently disabled " "Pin hsmcRX_D_N\[15\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_N[15] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_N\[15\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_N[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 414 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_N\[16\] a permanently disabled " "Pin hsmcRX_D_N\[16\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_N[16] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_N\[16\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 403 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_N[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 415 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_P\[0\] a permanently disabled " "Pin hsmcRX_D_P\[0\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_P[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_P\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 416 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_P\[1\] a permanently disabled " "Pin hsmcRX_D_P\[1\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_P[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_P\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_P[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 417 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_P\[2\] a permanently disabled " "Pin hsmcRX_D_P\[2\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_P[2] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_P\[2\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_P[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 418 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_P\[3\] a permanently disabled " "Pin hsmcRX_D_P\[3\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_P[3] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_P\[3\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_P[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 419 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_P\[4\] a permanently disabled " "Pin hsmcRX_D_P\[4\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_P[4] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_P\[4\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_P[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 420 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_P\[5\] a permanently disabled " "Pin hsmcRX_D_P\[5\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_P[5] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_P\[5\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_P[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 421 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_P\[6\] a permanently disabled " "Pin hsmcRX_D_P\[6\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_P[6] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_P\[6\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_P[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 422 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_P\[7\] a permanently disabled " "Pin hsmcRX_D_P\[7\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_P[7] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_P\[7\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_P[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 423 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_P\[8\] a permanently disabled " "Pin hsmcRX_D_P\[8\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_P[8] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_P\[8\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_P[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 424 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_P\[9\] a permanently disabled " "Pin hsmcRX_D_P\[9\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_P[9] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_P\[9\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_P[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 425 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_P\[10\] a permanently disabled " "Pin hsmcRX_D_P\[10\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_P[10] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_P\[10\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_P[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 426 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_P\[11\] a permanently disabled " "Pin hsmcRX_D_P\[11\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_P[11] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_P\[11\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_P[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 427 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_P\[12\] a permanently disabled " "Pin hsmcRX_D_P\[12\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_P[12] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_P\[12\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_P[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 428 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_P\[13\] a permanently disabled " "Pin hsmcRX_D_P\[13\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_P[13] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_P\[13\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_P[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 429 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_P\[14\] a permanently disabled " "Pin hsmcRX_D_P\[14\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_P[14] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_P\[14\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_P[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 430 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_P\[15\] a permanently disabled " "Pin hsmcRX_D_P\[15\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_P[15] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_P\[15\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_P[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 431 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcRX_D_P\[16\] a permanently disabled " "Pin hsmcRX_D_P\[16\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcRX_D_P[16] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcRX_D_P\[16\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 404 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcRX_D_P[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 432 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_N\[0\] a permanently disabled " "Pin hsmcTX_D_N\[0\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_N[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_N\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_N[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 433 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_N\[1\] a permanently disabled " "Pin hsmcTX_D_N\[1\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_N[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_N\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_N[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 434 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_N\[2\] a permanently disabled " "Pin hsmcTX_D_N\[2\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_N[2] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_N\[2\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_N[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 435 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_N\[3\] a permanently disabled " "Pin hsmcTX_D_N\[3\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_N[3] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_N\[3\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_N[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 436 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_N\[4\] a permanently disabled " "Pin hsmcTX_D_N\[4\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_N[4] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_N\[4\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_N[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 437 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_N\[5\] a permanently disabled " "Pin hsmcTX_D_N\[5\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_N[5] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_N\[5\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_N[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 438 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_N\[6\] a permanently disabled " "Pin hsmcTX_D_N\[6\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_N[6] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_N\[6\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_N[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 439 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_N\[7\] a permanently disabled " "Pin hsmcTX_D_N\[7\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_N[7] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_N\[7\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_N[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 440 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_N\[8\] a permanently disabled " "Pin hsmcTX_D_N\[8\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_N[8] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_N\[8\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_N[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 441 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_N\[9\] a permanently disabled " "Pin hsmcTX_D_N\[9\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_N[9] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_N\[9\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_N[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 442 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_N\[10\] a permanently disabled " "Pin hsmcTX_D_N\[10\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_N[10] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_N\[10\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_N[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 443 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_N\[11\] a permanently disabled " "Pin hsmcTX_D_N\[11\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_N[11] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_N\[11\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_N[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 444 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_N\[12\] a permanently disabled " "Pin hsmcTX_D_N\[12\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_N[12] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_N\[12\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_N[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 445 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_N\[13\] a permanently disabled " "Pin hsmcTX_D_N\[13\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_N[13] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_N\[13\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_N[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 446 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_N\[14\] a permanently disabled " "Pin hsmcTX_D_N\[14\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_N[14] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_N\[14\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_N[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 447 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_N\[15\] a permanently disabled " "Pin hsmcTX_D_N\[15\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_N[15] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_N\[15\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_N[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 448 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_N\[16\] a permanently disabled " "Pin hsmcTX_D_N\[16\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_N[16] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_N\[16\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 405 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_N[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 449 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_P\[0\] a permanently disabled " "Pin hsmcTX_D_P\[0\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_P[0] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_P\[0\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 450 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_P\[1\] a permanently disabled " "Pin hsmcTX_D_P\[1\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_P[1] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_P\[1\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_P[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 451 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_P\[2\] a permanently disabled " "Pin hsmcTX_D_P\[2\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_P[2] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_P\[2\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_P[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 452 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_P\[3\] a permanently disabled " "Pin hsmcTX_D_P\[3\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_P[3] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_P\[3\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_P[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 453 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_P\[4\] a permanently disabled " "Pin hsmcTX_D_P\[4\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_P[4] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_P\[4\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_P[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 454 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_P\[5\] a permanently disabled " "Pin hsmcTX_D_P\[5\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_P[5] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_P\[5\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_P[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 455 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_P\[6\] a permanently disabled " "Pin hsmcTX_D_P\[6\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_P[6] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_P\[6\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_P[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 456 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_P\[7\] a permanently disabled " "Pin hsmcTX_D_P\[7\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_P[7] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_P\[7\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_P[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 457 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_P\[8\] a permanently disabled " "Pin hsmcTX_D_P\[8\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_P[8] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_P\[8\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_P[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 458 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_P\[9\] a permanently disabled " "Pin hsmcTX_D_P\[9\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_P[9] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_P\[9\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_P[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 459 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_P\[10\] a permanently disabled " "Pin hsmcTX_D_P\[10\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_P[10] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_P\[10\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_P[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 460 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_P\[11\] a permanently disabled " "Pin hsmcTX_D_P\[11\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_P[11] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_P\[11\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_P[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 461 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_P\[12\] a permanently disabled " "Pin hsmcTX_D_P\[12\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_P[12] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_P\[12\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_P[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 462 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_P\[13\] a permanently disabled " "Pin hsmcTX_D_P\[13\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_P[13] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_P\[13\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_P[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 463 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_P\[14\] a permanently disabled " "Pin hsmcTX_D_P\[14\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_P[14] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_P\[14\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_P[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 464 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_P\[15\] a permanently disabled " "Pin hsmcTX_D_P\[15\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_P[15] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_P\[15\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_P[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 465 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsmcTX_D_P\[16\] a permanently disabled " "Pin hsmcTX_D_P\[16\] has a permanently disabled output enable" {  } { { "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dalila/altera/14.0/quartus/linux64/pin_planner.ppl" { hsmcTX_D_P[16] } } } { "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dalila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsmcTX_D_P\[16\]" } } } } { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 406 0 0 } } { "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/dalila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { hsmcTX_D_P[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/" { { 0 { 0 ""} 0 466 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1582928234066 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1582928234066 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.fit.smsg " "Generated suppressed messages file /home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1582928234389 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1220 " "Peak virtual memory: 1220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1582928234772 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 28 19:17:14 2020 " "Processing ended: Fri Feb 28 19:17:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1582928234772 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1582928234772 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1582928234772 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1582928234772 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1582928239251 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1582928239253 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 28 19:17:19 2020 " "Processing started: Fri Feb 28 19:17:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1582928239253 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1582928239253 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off HELLO_FPGA2 -c HELLO_FPGA2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off HELLO_FPGA2 -c HELLO_FPGA2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1582928239254 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1582928243857 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1582928244015 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "879 " "Peak virtual memory: 879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1582928245273 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 28 19:17:25 2020 " "Processing ended: Fri Feb 28 19:17:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1582928245273 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1582928245273 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1582928245273 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1582928245273 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1582928245404 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1582928249186 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1582928249187 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 28 19:17:28 2020 " "Processing started: Fri Feb 28 19:17:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1582928249187 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1582928249187 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta HELLO_FPGA2 -c HELLO_FPGA2 " "Command: quartus_sta HELLO_FPGA2 -c HELLO_FPGA2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1582928249188 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1582928249239 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1582928249487 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1582928249593 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1582928249593 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "HELLO_FPGA2.sdc " "Synopsys Design Constraints File file not found: 'HELLO_FPGA2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1582928250184 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1582928250185 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1582928250186 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1582928250186 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1582928250187 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1582928250188 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1582928250190 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1582928250205 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1582928250206 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1582928250207 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1582928250210 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1582928250210 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1582928250211 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1582928250211 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1582928250212 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1582928250219 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1582928250255 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1582928251909 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1582928251960 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1582928251961 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1582928251961 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1582928251962 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1582928251963 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1582928251964 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1582928251964 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1582928251965 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1582928251965 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1582928251966 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1582928251969 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1582928252380 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1582928252380 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1582928252380 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1582928252381 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1582928252383 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1582928252384 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1582928252384 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1582928252385 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1582928252385 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1582928253395 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1582928253395 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "929 " "Peak virtual memory: 929 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1582928253520 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 28 19:17:33 2020 " "Processing ended: Fri Feb 28 19:17:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1582928253520 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1582928253520 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1582928253520 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1582928253520 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1582928258247 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1582928258249 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 28 19:17:38 2020 " "Processing started: Fri Feb 28 19:17:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1582928258249 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1582928258249 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off HELLO_FPGA2 -c HELLO_FPGA2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off HELLO_FPGA2 -c HELLO_FPGA2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1582928258249 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "HELLO_FPGA2_7_1200mv_85c_slow.vo /home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/simulation/modelsim/ simulation " "Generated file HELLO_FPGA2_7_1200mv_85c_slow.vo in folder \"/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1582928258874 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "HELLO_FPGA2_7_1200mv_0c_slow.vo /home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/simulation/modelsim/ simulation " "Generated file HELLO_FPGA2_7_1200mv_0c_slow.vo in folder \"/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1582928258928 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "HELLO_FPGA2_min_1200mv_0c_fast.vo /home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/simulation/modelsim/ simulation " "Generated file HELLO_FPGA2_min_1200mv_0c_fast.vo in folder \"/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1582928258982 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "HELLO_FPGA2.vo /home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/simulation/modelsim/ simulation " "Generated file HELLO_FPGA2.vo in folder \"/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1582928259035 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "HELLO_FPGA2_7_1200mv_85c_v_slow.sdo /home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/simulation/modelsim/ simulation " "Generated file HELLO_FPGA2_7_1200mv_85c_v_slow.sdo in folder \"/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1582928259076 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "HELLO_FPGA2_7_1200mv_0c_v_slow.sdo /home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/simulation/modelsim/ simulation " "Generated file HELLO_FPGA2_7_1200mv_0c_v_slow.sdo in folder \"/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1582928259117 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "HELLO_FPGA2_min_1200mv_0c_v_fast.sdo /home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/simulation/modelsim/ simulation " "Generated file HELLO_FPGA2_min_1200mv_0c_v_fast.sdo in folder \"/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1582928259153 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "HELLO_FPGA2_v.sdo /home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/simulation/modelsim/ simulation " "Generated file HELLO_FPGA2_v.sdo in folder \"/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1582928259192 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1099 " "Peak virtual memory: 1099 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1582928259282 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 28 19:17:39 2020 " "Processing ended: Fri Feb 28 19:17:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1582928259282 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1582928259282 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1582928259282 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1582928259282 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 635 s " "Quartus II Full Compilation was successful. 0 errors, 635 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1582928259443 ""}
