// Seed: 1312231130
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  assign module_1.id_0 = 0;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  module_2 modCall_1 (
      id_4,
      id_2
  );
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1
);
  logic id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  logic [7:0][-1] id_4;
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  assign id_3 = -1;
  wire id_4;
  wire id_5;
  parameter id_6 = -1;
  parameter id_7 = -1 - id_6;
endmodule
