Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date             : Fri Sep  7 04:28:35 2018
| Host             : DESKTOP-6F3MM83 running 64-bit major release  (build 9200)
| Command          : report_power -file vga_example_power_routed.rpt -pb vga_example_power_summary_routed.pb -rpx vga_example_power_routed.rpx
| Design           : vga_example
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 35.977 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 35.491                           |
| Device Static (W)        | 0.486                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |    14.330 |     9063 |       --- |             --- |
|   LUT as Logic |    13.487 |     6059 |     20800 |           29.13 |
|   CARRY4       |     0.369 |      142 |      8150 |            1.74 |
|   Register     |     0.268 |      755 |     41600 |            1.81 |
|   F7/F8 Muxes  |     0.189 |     1637 |     32600 |            5.02 |
|   BUFG         |     0.017 |        3 |        32 |            9.38 |
|   Others       |     0.000 |       35 |       --- |             --- |
|   BUFR         |     0.000 |        2 |        92 |            2.17 |
| Signals        |    11.057 |     4979 |       --- |             --- |
| MMCM           |     3.450 |        1 |         5 |           20.00 |
| DSPs           |     0.136 |        1 |        90 |            1.11 |
| I/O            |     6.396 |       26 |       106 |           24.53 |
| XADC           |     0.121 |        1 |       --- |             --- |
| Static Power   |     0.486 |          |           |                 |
| Total          |    35.977 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    25.978 |      25.638 |      0.341 |
| Vccaux    |       1.800 |     2.181 |       2.128 |      0.053 |
| Vcco33    |       3.300 |     1.799 |       1.798 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.070 |       0.050 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| vga_example            |    35.491 |
|   Game                 |     8.761 |
|     Game_bg            |     0.036 |
|       Player1ScoreDisp |     0.002 |
|         MyChar         |     0.002 |
|       Player2ScoreDisp |    <0.001 |
|         MyChar         |    <0.001 |
|       TimerDisp        |     0.012 |
|         MyChar         |     0.012 |
|     MyCar              |     1.372 |
|       mycar            |     0.065 |
|     MyCar2             |     1.349 |
|       mycar            |     0.066 |
|     my_collisions      |     2.767 |
|       my_headstones    |     2.264 |
|     my_gremlins        |     3.237 |
|       my_gremlin0      |     0.765 |
|       my_gremlin1      |     0.813 |
|   MasterFSM            |     0.276 |
|   MyTitle              |    14.665 |
|     my_background      |     6.721 |
|     rect_char          |     0.018 |
|     screen             |     7.925 |
|   myClk                |     3.524 |
|     inst               |     3.524 |
|   my_adc               |     0.473 |
|     XLXI_7             |     0.161 |
|   my_timing            |     1.324 |
+------------------------+-----------+


