// Seed: 24093395
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = -1'b0 - id_5;
  assign id_4 = id_2;
  wire id_8, id_9;
  wire  id_10;
  logic id_11;
endmodule
module module_1 #(
    parameter id_5 = 32'd68
) (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output logic [7:0] id_1;
  logic [7:0] id_4;
  wire [1 : -1] _id_5;
  assign id_4 = id_4;
  parameter id_6 = -1 & 1;
  assign id_2 = 1;
  assign id_1[1] = 1 == id_4[1];
  assign id_3 = id_2;
  logic [1 'b0 : id_5][id_5 : -1] id_7;
  module_0 modCall_1 (
      id_3,
      id_7,
      id_3,
      id_2,
      id_2,
      id_3,
      id_6
  );
endmodule
