Loading db file '/tools/pd_tools/synopsys/syn/O-2018.06-SP5-4/libraries/syn/dw_foundation.sldb'
Information: Failed to find dw_foundation.sldb in the user defined search_path, load it from 'Synopsys Root'. (UISN-70)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Performing power optimization. (PWR-850)
Analyzing: "/home/surya/gscl45nm.db"
Library analysis succeeded.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.5 |     *     |
| Licensed DW Building Blocks        | O-2018.06-DWBB_201806.5 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 149 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'mkAES'

Loaded alib file './alib-52/gscl45nm.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mkAES'
Information: Added key list 'DesignWare' to design 'mkAES'. (DDB-72)
Information: The register 'dr_rg_state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'dr_rg_state_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'dr_rg_state_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'dr_rg_state_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'kg_maxrounds_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'kg_maxrounds_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'kg_rcon_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'kg_rcon_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'kg_rcon_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'kg_rcon_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'kg_rcon_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'kg_rcon_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'kg_rcon_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'kg_rcon_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'kg_rcon_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'kg_rcon_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'kg_rcon_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'kg_rcon_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'kg_rcon_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'kg_rcon_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'kg_rcon_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'kg_rcon_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'kg_rcon_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'kg_rcon_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'kg_rcon_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'kg_rcon_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'kg_rcon_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'kg_rcon_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'kg_rcon_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'maxround_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'maxround_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'kg_round_key_done_0_reg' will be removed. (OPT-1207)
Information: The register 'kg_round_key_done_1_reg' will be removed. (OPT-1207)
Information: The register 'kg_round_key_done_11_reg' will be removed. (OPT-1207)
Information: The register 'kg_round_key_done_13_reg' will be removed. (OPT-1207)
Information: The register 'kg_round_key_done_2_reg' will be removed. (OPT-1207)
Information: The register 'kg_round_key_done_3_reg' will be removed. (OPT-1207)
Information: The register 'kg_round_key_done_4_reg' will be removed. (OPT-1207)
Information: The register 'kg_round_key_done_5_reg' will be removed. (OPT-1207)
Information: The register 'kg_round_key_done_6_reg' will be removed. (OPT-1207)
Information: The register 'kg_round_key_done_7_reg' will be removed. (OPT-1207)
Information: The register 'kg_round_key_done_9_reg' will be removed. (OPT-1207)
 Implement Synthetic for 'mkAES'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)
  Mapping Optimization (Phase 19)
  Mapping Optimization (Phase 20)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:36   76709.4      0.49     374.8      30.4                           379431.2812
    0:02:52   77945.6      0.05       4.9      29.9                           397731.9375
    0:02:52   77945.6      0.05       4.9      29.9                           397731.9375
    0:02:52   77945.6      0.05       4.9      29.9                           397731.9375

  Beginning WLM Backend Optimization
  --------------------------------------
    0:03:04   76725.9      0.06       4.6      29.7                           389524.5625
    0:03:05   76437.7      0.05       4.4      29.7                           388759.5000
    0:03:06   76453.2      0.05       4.1      29.7                           388841.3438
    0:03:07   76453.2      0.05       4.1      29.7                           388841.3438
    0:03:23   76843.2      0.00       0.0      29.5                           391870.4062
    0:03:23   76843.2      0.00       0.0      29.5                           391870.4062
    0:03:23   76843.2      0.00       0.0      29.5                           391870.4062
    0:03:23   76843.2      0.00       0.0      29.5                           391870.4062
    0:03:23   76843.2      0.00       0.0      29.5                           391870.4062
    0:03:23   76843.2      0.00       0.0      29.5                           391870.4062
    0:03:23   76843.2      0.00       0.0      29.5                           391870.4062
    0:03:23   76843.2      0.00       0.0      29.5                           391870.4062
    0:03:23   76843.2      0.00       0.0      29.5                           391870.4062
    0:03:23   76843.2      0.00       0.0      29.5                           391870.4062
    0:03:23   76843.2      0.00       0.0      29.5                           391870.4062
    0:03:23   76843.2      0.00       0.0      29.5                           391870.4062
    0:03:23   76843.2      0.00       0.0      29.5                           391870.4062
    0:03:23   76843.2      0.00       0.0      29.5                           391870.4062
    0:03:23   76843.2      0.00       0.0      29.5                           391870.4062
    0:03:23   76843.2      0.00       0.0      29.5                           391870.4062
    0:03:23   76843.2      0.00       0.0      29.5                           391870.4062


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:23   76843.2      0.00       0.0      29.5                           391870.4062
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:03:31   82340.1      0.05       1.9      18.2 net97830                  429642.0625
    0:03:32   83118.2      0.05       1.4      16.5 net96189                  431817.6875
    0:03:33   83618.9      0.04       1.2      15.9 net86772                  433273.0000
    0:03:34   84180.2      0.04       1.2      15.4 net95981                  435386.0625
    0:03:35   85041.4      0.04       1.2      14.8 net91121                  439362.9688
    0:03:39   86431.4      0.04       1.2      14.0 net92019                  445536.5625
    0:03:41   87858.1      0.04       1.2      13.4 net91183                  451633.0312
    0:03:43   89027.1      0.04       1.2      13.0 net86423                  456760.2500
    0:03:44   90317.7      0.04       1.2      12.8 net93577                  462569.4688
    0:03:46   91522.4      0.04       1.2      12.4 net98942                  468292.1250
    0:03:47   92620.1      0.04       1.2      12.1 net101634                 472620.0000
    0:03:49   93911.6      0.04       1.2      11.8 net99212                  478024.3125
    0:03:51   95076.9      0.04       1.1      11.6 net88554                  482987.7812
    0:03:52   96372.2      0.04       1.1      11.5 net93647                  488634.2812
    0:03:53   97797.9      0.04       1.1      11.2 n13704                    494369.9062
    0:03:54   99120.9      0.04       1.1      11.1 n13845                    499966.4375
    0:03:56  100556.0      0.04       1.1      11.0 n14229                    506426.2812
    0:03:57  101970.4      0.04       1.1      10.9 n14659                    512692.0625
    0:03:58  103244.1      0.04       1.1      10.9 n15287                    518278.1875
    0:04:00  104466.2      0.04       1.1      10.8 n15810                    523631.9062
    0:04:01  105479.4      0.04       1.1      10.6 net93743                  527338.8125
    0:04:02  106732.9      0.04       1.1      10.6 net99828                  532790.2500
    0:04:03  106938.0      0.04       1.1      10.4 net97577                  534081.3125
    0:04:04  106920.6      0.04       1.1      10.4 net99500                  534042.3125
    0:04:05  107077.4      0.04       1.1      10.3 net95721                  534567.7500
    0:04:06  107203.6      0.04       1.1      10.3 net96761                  534997.2500
    0:04:08  107217.7      0.03       0.8      10.3 dr_colout0_reg[9]/D       535140.8750
    0:04:09  107260.9      0.00       0.0      10.3 dr_colout2_reg[3]/D       535404.7500
    0:04:10  107269.8      0.01       0.0      10.2 net94799                  535532.1875
    0:04:12  108085.0      0.26      48.7       8.8 net109410                 541705.5000
    0:04:15  109086.9      0.39      91.7       8.1 net101078                 550898.8125
    0:04:18  110074.3      0.50     176.8       7.5 net101760                 560571.7500
    0:04:22  110234.8      0.52     181.7       7.4 net87665                  562284.8750
    0:04:24  110304.3      0.51     184.5       7.3 dr_colout3_reg[4]/D       562967.5000
    0:04:26  110280.3      0.34     146.1       7.3 dr_colout1_reg[3]/D       563003.2500
    0:04:27  110237.2      0.31     139.5       7.3 dr_colout0_reg[21]/D      563492.2500
    0:04:28  110209.0      0.29     122.0       7.3 dr_colout3_reg[20]/D      563464.0000
    0:04:29  110235.8      0.28     118.4       7.3 dr_colout3_reg[22]/D      563809.8750
    0:04:30  110232.5      0.27     116.4       7.3 dr_colout3_reg[27]/D      563923.1250
    0:04:31  110230.1      0.26     110.9       7.3 dr_colout3_reg[27]/D      564046.5000
    0:04:32  110263.0      0.25     104.1       7.3 dr_colout0_reg[19]/D      564291.0000
    0:04:33  110279.4      0.24     102.1       7.3 dr_colout0_reg[20]/D      564709.6875
    0:04:34  110262.5      0.23      99.4       7.3 dr_colout2_reg[28]/D      565170.6875
    0:04:35  110248.4      0.22      88.5       7.3 dr_colout0_reg[18]/D      565221.0000
    0:04:36  110230.6      0.21      86.5       7.3 dr_colout3_reg[4]/D       565329.0000
    0:04:41  110222.1      0.21      86.2       7.3 dr_colout0_reg[19]/D      565393.6250
    0:04:42  110223.1      0.20      85.0       7.3 dr_colout3_reg[20]/D      565598.5625
    0:04:43  110242.3      0.20      83.9       7.3                           565949.0625
    0:05:08  107406.3      0.00       0.0      11.4                           545831.3750


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:05:08  107406.3      0.00       0.0      11.4                           545831.3750
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
  Global Optimization (Phase 54)
    0:05:35   94240.1      0.32      98.9       7.3 dr_colout0_reg[11]/D      533944.8750
    0:05:36   94266.4      0.31      97.1       7.3                           534231.0625
    0:06:10   92739.8      0.00       0.0      12.4                           519413.2188
    0:06:10   92739.8      0.00       0.0      12.4                           519413.2188
    0:06:12   92414.1      0.00       0.0      12.3                           515601.6875
    0:06:12   92414.1      0.00       0.0      12.3                           515601.6875
    0:06:12   92414.1      0.00       0.0      12.3                           515601.6875
    0:06:12   92414.1      0.00       0.0      12.3                           515601.6875
    0:06:12   92414.1      0.00       0.0      12.3                           515601.6875
    0:06:12   92414.1      0.00       0.0      12.3                           515601.6875
    0:06:12   92414.1      0.00       0.0      12.3                           515601.6875
    0:06:12   92414.1      0.00       0.0      12.3                           515601.6875
    0:06:12   92414.1      0.00       0.0      12.3                           515601.6875
    0:06:12   92414.1      0.00       0.0      12.3                           515601.6875
    0:06:12   92414.1      0.00       0.0      12.3                           515601.6875
    0:06:12   92414.1      0.00       0.0      12.3                           515601.6875
    0:06:12   92414.1      0.00       0.0      12.3                           515601.6875
    0:06:12   92414.1      0.00       0.0      12.3                           515601.6875
    0:06:12   92414.1      0.00       0.0      12.3                           515601.6875
    0:06:12   92414.1      0.00       0.0      12.3                           515601.6875
    0:06:12   92414.1      0.00       0.0      12.3                           515601.6875
    0:06:12   92414.1      0.00       0.0      12.3                           515601.6875
    0:06:12   92414.1      0.00       0.0      12.3                           515601.6875

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:06:13   92414.1      0.00       0.0      12.3                           515601.6875
    0:06:15   91940.6      0.00       0.0      12.3                           510261.3125
    0:06:15   91940.6      0.00       0.0      12.3                           510261.3125
    0:06:15   91940.6      0.00       0.0      12.3                           510261.3125
    0:06:16   91935.4      0.00       0.0      12.3                           510167.8438
    0:06:18   91655.7      0.00       0.0      12.3                           508668.1562
    0:06:20   91562.8      0.00       0.0      12.3                           508236.3750
    0:06:21   91511.2      0.00       0.0      12.3                           507957.6562
    0:06:24   91533.7      0.00       0.0      11.4 net102291                 506458.1562
    0:06:25   92212.8      0.00       0.0       9.9 net144217                 508000.1875
    0:06:27   92586.3      0.00       0.0       9.6 net152498                 509002.0312
    0:06:28   93116.6      0.00       0.0       9.4 net153367                 510657.8750
    0:06:30   93444.7      0.00       0.0       9.3 net100109                 511621.9062
    0:06:31   93460.6      0.00       0.0       9.3 net146403                 511757.5312
    0:06:32   93444.2      0.00       0.0       9.3 net155150                 511723.7500
    0:06:33   93448.4      0.00       0.0       9.3 net146534                 511765.2812
    0:06:34   93446.5      0.06       6.3       9.3 net153108                 511754.7188
    0:06:36   93495.4      0.05       4.6       9.3 dr_colout0_reg[30]/D      512271.8438
    0:06:37   93585.5      0.02       2.0       9.3 dr_colout1_reg[19]/D      513036.7500
    0:06:39   93667.1      0.00       0.0       9.3 net96554                  513861.1875
    0:06:40   94029.9      0.14      18.0       8.5 net153251                 516801.7188
    0:06:44   94984.0      0.38      68.9       7.7 net151657                 525520.0000
    0:06:47   95533.1      0.44      86.3       7.3 net100455                 530934.0000
    0:06:50   95540.1      0.44      86.4       7.3 net90220                  531012.8125
    0:06:52   95572.5      0.36      76.8       7.3 dr_colout0_reg[0]/D       531561.8125
    0:06:53   95565.9      0.32      65.5       7.3 dr_colout3_reg[5]/D       532221.6250
    0:06:55   95554.6      0.29      58.8       7.3 dr_colout3_reg[22]/D      532523.5000
    0:06:56   95545.7      0.27      55.1       7.3 dr_colout3_reg[19]/D      532576.0625
    0:06:57   95558.4      0.26      52.0       7.3 dr_colout3_reg[5]/D       532804.6875
    0:06:57   95549.0      0.25      49.9       7.3 dr_colout3_reg[19]/D      533001.5000
    0:06:58   95564.0      0.24      47.9       7.3 dr_colout3_reg[22]/D      533189.8750
    0:06:59   95565.9      0.23      45.7       7.3 dr_colout0_reg[12]/D      533436.5625
    0:07:00   95609.1      0.22      43.9       7.3 dr_colout2_reg[20]/D      533851.0625
    0:07:00   95621.8      0.22      42.8       7.3 dr_colout0_reg[29]/D      534028.1250
    0:07:01   95612.8      0.21      41.7       7.3 dr_colout3_reg[5]/D       534177.6875
    0:07:02   95601.6      0.21      40.5       7.3 dr_colout3_reg[19]/D      534027.4375
    0:07:03   95595.5      0.21      40.1       7.3 dr_colout1_reg[30]/D      534170.5625
    0:07:03   95605.3      0.20      38.7       7.3 dr_colout3_reg[5]/D       534302.8125
    0:07:10   95620.3      0.24      39.7       7.3                           534464.3750
    0:07:18   93764.3      0.00       0.0       9.5                           522160.1562
    0:07:18   93764.3      0.00       0.0       9.5                           522160.1562
    0:07:18   93764.3      0.00       0.0       9.5                           522160.1562
    0:07:23   93190.3      0.00       0.0       9.5                           514665.4375
Loading db file '/home/surya/gscl45nm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mkAES' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'CLK': 2957 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
