#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x56412e34ad00 .scope module, "tb" "tb" 2 2;
 .timescale 0 0;
v0x56412e360eb0_0 .var "din", 3 0;
v0x56412e360fa0_0 .net "dout", 3 0, L_0x56412e3618c0;  1 drivers
v0x56412e361070_0 .var/i "i", 31 0;
S_0x56412e34ae80 .scope module, "dut" "b2g_converter" 2 6, 3 1 0, S_0x56412e34ad00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "din"
    .port_info 1 /OUTPUT 4 "dout"
P_0x56412e34b050 .param/l "WIDTH" 0 3 1, +C4<00000000000000000000000000000100>;
v0x56412e360b80_0 .net *"_s16", 0 0, L_0x56412e361aa0;  1 drivers
v0x56412e360c80_0 .net "din", 3 0, v0x56412e360eb0_0;  1 drivers
v0x56412e360d60_0 .net "dout", 3 0, L_0x56412e3618c0;  alias, 1 drivers
L_0x56412e361140 .part v0x56412e360eb0_0, 0, 1;
L_0x56412e361260 .part v0x56412e360eb0_0, 1, 1;
L_0x56412e3613d0 .part v0x56412e360eb0_0, 1, 1;
L_0x56412e361470 .part v0x56412e360eb0_0, 2, 1;
L_0x56412e361630 .part v0x56412e360eb0_0, 2, 1;
L_0x56412e3616d0 .part v0x56412e360eb0_0, 3, 1;
L_0x56412e3618c0 .concat8 [ 1 1 1 1], L_0x56412e3145c0, L_0x56412e361540, L_0x56412e3617b0, L_0x56412e361aa0;
L_0x56412e361aa0 .part v0x56412e360eb0_0, 3, 1;
S_0x56412e3140c0 .scope generate, "genblk1[0]" "genblk1[0]" 3 8, 3 8 0, S_0x56412e34ae80;
 .timescale 0 0;
P_0x56412e314290 .param/l "i" 0 3 8, +C4<00>;
L_0x56412e3145c0 .functor XOR 1, L_0x56412e361140, L_0x56412e361260, C4<0>, C4<0>;
v0x56412e328b10_0 .net *"_s0", 0 0, L_0x56412e361140;  1 drivers
v0x56412e327ce0_0 .net *"_s1", 0 0, L_0x56412e361260;  1 drivers
v0x56412e326e50_0 .net *"_s2", 0 0, L_0x56412e3145c0;  1 drivers
S_0x56412e360070 .scope generate, "genblk1[1]" "genblk1[1]" 3 8, 3 8 0, S_0x56412e34ae80;
 .timescale 0 0;
P_0x56412e360280 .param/l "i" 0 3 8, +C4<01>;
L_0x56412e361540 .functor XOR 1, L_0x56412e3613d0, L_0x56412e361470, C4<0>, C4<0>;
v0x56412e360340_0 .net *"_s0", 0 0, L_0x56412e3613d0;  1 drivers
v0x56412e360420_0 .net *"_s1", 0 0, L_0x56412e361470;  1 drivers
v0x56412e360500_0 .net *"_s2", 0 0, L_0x56412e361540;  1 drivers
S_0x56412e3605f0 .scope generate, "genblk1[2]" "genblk1[2]" 3 8, 3 8 0, S_0x56412e34ae80;
 .timescale 0 0;
P_0x56412e360810 .param/l "i" 0 3 8, +C4<010>;
L_0x56412e3617b0 .functor XOR 1, L_0x56412e361630, L_0x56412e3616d0, C4<0>, C4<0>;
v0x56412e3608d0_0 .net *"_s0", 0 0, L_0x56412e361630;  1 drivers
v0x56412e3609b0_0 .net *"_s1", 0 0, L_0x56412e3616d0;  1 drivers
v0x56412e360a90_0 .net *"_s2", 0 0, L_0x56412e3617b0;  1 drivers
    .scope S_0x56412e34ad00;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56412e360eb0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56412e361070_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x56412e34ad00;
T_1 ;
    %vpi_call 2 14 "$monitor", "Binary: %b --> Gray: %b", v0x56412e360eb0_0, v0x56412e360fa0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56412e361070_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x56412e361070_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_1.1, 5;
    %vpi_func 2 16 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %store/vec4 v0x56412e360eb0_0, 0, 4;
    %delay 1, 0;
    %load/vec4 v0x56412e361070_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56412e361070_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call 2 19 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "/home/hoangnam/Verilog/Asynchronous-FIFO/b2g_converter/b2g_converter_tb.sv";
    "/home/hoangnam/Verilog/Asynchronous-FIFO/b2g_converter/b2g_converter.v";
