Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto a79a08d4340d426799d4d4234e9214d5 --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port i_data [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/sccomp_dataflow.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Controler
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.seg7x16
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
