VERSION E05

PL6.E3A0      #001=HF_DATA_D File=HF_DATA_D.:E05TSI                              TUE 07/29/97 22:24 Page:1    
        1        1        /*M* HF_DATA_D - STATIC DATA FOR FAULT HANDLER AND MEMORY EDAC SCAN */
        2        2        /*T***********************************************************/
        3        3        /*T*                                                         */
        4        4        /*T* Copyright (c) Bull HN Information Systems Inc., 1997    */
        5        5        /*T*                                                         */
        6        6        /*T***********************************************************/
        7        7        HF_DATA_D:PROC NOAUTO;
        8        8    1   DCL H_FLTCNT(0:22) SBIN STATIC SYMDEF INIT(0*0);
        9        9    1   DCL H_CPUGATE BIT(72) STATIC SYMDEF DALIGNED INIT('1'B);
       10       10    1   DCL 1 H_CNNCTMLBX(0:7) STATIC SYMDEF,
       11       11    1         2 * BIT(30) INIT('0'B*0) ,
       12       12    1         2 RELIEF BIT(1) INIT('0'B*0),
       13       13    1         2 CLEAR BIT(1) INIT('0'B*0),
       14       14    1         2 MAKE BIT(1) INIT('0'B*0),
       15       15    1         2 TIME BIT(1) INIT('0'B*0),
       16       16    1         2 SCR BIT(1) INIT('0'B*0),
       17       17    1         2 PAUSE BIT(1) INIT('0'B*0);
       18       18    1   DCL H_TIME STATIC SYMDEF UBIN INIT(0);
       19       19    1   DCL H_XDELTA UBIN STATIC SYMDEF INIT(1);
       20       20    1   DCL H_INTMASK BIT(72) STATIC SYMDEF DALIGNED;
       21       21    1   DCL H_ENMASK BIT(72) DALIGNED STATIC SYMDEF INIT('777774000017777774000017'O);
       22       22    1   DCL H_DSMASK BIT(72) DALIGNED STATIC SYMDEF INIT('000000000017000000000017'O);
       23       23    1   DCL 1 H_STOREUNIT (0:15) STATIC SYMDEF,
       24       24                    /* TABLE OF FIRST ADDRESS, PORT NUMBER, AND STORE UNIT
       25       25                       FOR EACH OF THE STORE UNITS IN THE SYSTEM.  THE LAST
       26       26                       VALID INDEX IS SPECIFIED BY H_MAXSU# */
       27       27    1         2 PORT# UBIN(2) UNAL INIT(0*0),
       28       28                    /* PORT NUMBER (AS SEEN BY THE MASTER CPU) TO WHICH THE
       29       29                       SYSTEM CONTROLLER IS CONNECTED WHICH INCLUDES THIS
       30       30                       STORE UNIT.  0 = PORT A, 1 = PORT B, ETC. */
       31       31    1         2 STORE_UNIT# UBIN(2) UNAL INIT(0*0),
       32       32                    /* STORE UNIT NUMBER OF THIS STORE UNIT. 0 = A, 1 = A1,
       33       33                       2 = B, AND 3 = B1. */
       34       34    1         2 * BIT(8) UNAL INIT('0'B*0),
       35       35    1         2 FIRST_ADDR UBIN(24) UNAL INIT(0*0);
       36       36                    /* 24 BIT REAL ADDRESS OF FIRST LOCATION IN THIS STORE
       37       37                       UNIT.  INCLUDES EFFECT OF SCU AND/OR CPU INTERLACE */
PL6.E3A0      #001=HF_DATA_D File=HF_DATA_D.:E05TSI                              TUE 07/29/97 22:24 Page:2    
       38       38    1   DCL H_MAXSU# UBIN WORD STATIC SYMDEF INIT(0);
       39       39                                 /* INDEX OF LAST VALID ENTRY IN H_STOREUNIT ARRAY    */
       40       40    1   DCL H_MEMOK BIT(1) ALIGNED STATIC SYMDEF INIT('0'B);
       41       41                             /* MEMORY CONFIG IS COMPLETE */
       42       42    1   DCL H_S1000_FLG BIT(1) ALIGNED STATIC SYMDEF INIT('0'B);
                42            /* Set if running on an S1000 */
       43       43    1   DCL H_RPM_FLG BIT(1) ALIGNED STATIC SYMDEF INIT('0'B);
                43            /* Set if running on an RPM */
       44       44    1   DCL 1 H_S1000_CONFIG STATIC SYMDEF, /* DPS90 CONFIG REGISTER */
       45       45    1         2 REG (0:35) BIT(1) UNAL;
       46       46    1   DCL H_RLF_GATE BIT(36) ALIGNED STATIC SYMDEF INIT('1'B);
       47       47    1   DCL H_FAIL_PORT UBIN ALIGNED STATIC SYMDEF INIT(0);
       48       48    1   DCL H_FAIL_NUM UBIN ALIGNED STATIC SYMDEF INIT(0);
       49       49    1   DCL H_FAIL_PARK BIT(1) ALIGNED STATIC SYMDEF INIT('0'B);
       50       50    1   DCL H_RELIEF BIT(1) ALIGNED STATIC SYMDEF INIT('0'B); /* currently relifing */
       51       51    1   DCL H_NURSE UBIN ALIGNED STATIC SYMDEF INIT(0); /* nurse epu # */
       52       52    1   DCL H_NURSE_PARK BIT(1) ALIGNED STATIC SYMDEF INIT('0'B);
       53       53    1   DCL 1 H_CPU_CONFIG (0:3) STATIC SYMDEF,
       54       54                            /* MASTER CPU CONFIGURATION SWITCHES AS READ BY RSW 1     */
       55       55    1         2 PORT_ASSIGN UBIN(3) UNAL INIT(0*0),
       56       56                    /* PORT ASSIGNMENT SWITCHES.  IF NO INTERLACE, THE
       57       57                       STARTING ADDRESS OF THE MEMORY ON THIS PORT IS THE
       58       58                       SETTING OF THE PORT ASSIGNMENT SWITCHES TIMES THE SIZE
       59       59                       OF THE MEMORY ON THIS PORT */
       60       60    1         2 PORT_ENABLE BIT(1) UNAL INIT('0'B*0),
       61       61                                                /* IF SET, PORT IS ENABLED            */
       62       62    1         2 INITIALIZE BIT(1) UNAL INIT('0'B*0),
       63       63                    /* IF SET, PROCESSOR WILL ACCEPT INITIALIZE SIGNAL FROM
       64       64                       SYSTEM CONTROLLER ATTACHED TO THIS PORT */
       65       65    1         2 INTERLACE BIT(1) UNAL INIT('0'B*0),
       66       66                    /* IF SET, THIS PORT IS INTERLACED WITH THE PORT WHOSE
       67       67                       UPPER TWO PORT ASSIGNMENT SWITCHES ARE SET THE SAME
       68       68                       AS THIS PORT.  MEMORY SIZE OF EACH OF THE TWO PORTS
       69       69                       MUST BE THE SAME */
       70       70    1         2 SIZE UBIN(3) UNAL INIT(0*0);
       71       71                    /* TOTAL SIZE OF MEMORY CONNECTED TO THIS PORT.  FOR L66, IF THE
       72       72                       STORE SIZE MULTIPLIER SWITCH FOR THIS PORT IS SET;
PL6.E3A0      #001=HF_DATA_D File=HF_DATA_D.:E05TSI                              TUE 07/29/97 22:24 Page:3    
       73       73                       0 = 512KW, 1 = 1MW, 3 = 2MW, AND 7 = 4MW.  FOR L66, IF THE
       74       74                       STORE SIZE MULTIPLIER SWITCH FOR THIS PORT IS RESET;
       75       75                       1 = 64K, 3 = 128K, AND 7 = 256K.  FOR ELS1 AND DPSE;
       76       76                       1 = 64K, 2 = 128K, 3 = 256K, 4 = 512K, 5 = 1024K,
       77       77                       6 = 2048K, AND 7 = 4096K.   */
       78       78    1   DCL 1 H_SCU_CONFIG (0:3) STATIC SYMDEF DALIGNED,
       79       79                    /* SCU CONFIGURATION SWITCHES AS READ BY RSCR X0001X
       80       80                       FOR SCU CONNECTED TO EACH MASTER CPU PORT */
       81       81    1         2 MASK_A BIT(9) UNAL INIT('0'B*0),
       82       82                                                /* INTERRUPT MASK A PORT ASSIGNMENTS  */
       83       83    1         2 SIZE UBIN(3) UNAL INIT(0*0),
       84       84                    /* LOWER STORE (OR STORE PAIR) SIZE. 3 = 256KW,
       85       85                       4 = 512KW, 5 = 1MW, 6 = 2MW */
       86       86    1         2 ON_LINE BIT(4) UNAL INIT('0'B*0),
       87       87                                      /* ON LINE SWITCHES FOR STORE UNIT A, A1, B, B1 */
       88       88    1         2 PORT# UBIN(4) UNAL INIT(0*0),
       89       89                                 /* SCU PORT NUMBER TO WHICH MASTER CPU IS CONNECTED  */
       90       90    1         2 * BIT(1) UNAL INIT('0'B*0),
       91       91    1         2 MODE BIT(1) UNAL INIT('0'B*0),
       92       92                            /* SET IF CONFIGURATION MODE SWITCH IS SET TO PROGRAM     */
       93       93    1         2 NONEXIST_ADDR UBIN(8) UNAL INIT(0*0),
       94       94                                                /* NONEXISTENT ADDRESS SWITCHES       */
       95       95    1         2 INTERLACE BIT(1) UNAL INIT('0'B*0),
       96       96                    /* IF SET STORE UNIT A/A1 IS INTERLACED WITH STORE
       97       97                       UNIT B/B1.  TOTAL MEMORY SIZE ON A/A1 MUST BE THE
       98       98                       SAME AS TOTAL MEMORY SIZE ON B/B1 */
       99       99    1         2 LOWER_STORE BIT(1) UNAL INIT('0'B*0),
      100      100                    /* IF RESET, STORE UNIT A/A1 IS LOWER STORE. IF SET,
      101      101                       STORE UNIT B/B1 IS LOWER STORE */
      102      102    1         2 PORT_MASK_LOWER BIT(4) UNAL INIT('0'B*0),
      103      103                                                /* PORT ENABLE MASKS FOR PORTS 0-3    */
      104      104    1         2 MASK_B BIT(9) UNAL INIT('0'B*0),
      105      105                                                /* INTERRUPT MASK B PORT ASSIGNMENTS  */
      106      106    1         2 * BIT(12) UNAL INIT('0'B*0),
      107      107    1         2 CYCLIC_PRIORITY BIT(7) UNAL INIT('0'B*0),
      108      108                                                /* PORT CYCLIC PRIORITY SWITCHES      */
      109      109    1         2 * BIT(4) UNAL INIT('0'B*0),
PL6.E3A0      #001=HF_DATA_D File=HF_DATA_D.:E05TSI                              TUE 07/29/97 22:24 Page:4    
      110      110    1         2 PORT_MASK_UPPER BIT(4) UNAL INIT('0'B*0);
      111      111                                                /* PORT ENABLE MASKS FOR PORTS 4-7    */
      112      112    1   DCL H_SCU_BF (0:3) UBIN WORD STATIC SYMDEF INIT(0*0);
      113      113                    /* SCU BOUNDARY FUNCTION - BIT POSITION WITHIN 24 BIT
      114      114                       WORD ADDRESS THAT IS USED IN THE SCU ON THIS PORT
      115      115                       TO SELECT BETWEEN STORE UNIT A/A1 & STORE UNIT B/B1 */
      116      116    1   DCL H_CPU_BF (0:3) UBIN WORD STATIC SYMDEF INIT(0*0);
      117      117                    /* CPU BOUNDARY FUNCTION - BIT POSITION WITHIN 24 BIT
      118      118                       WORD ADDRESS THAT IS USED ON THIS PORT TO SELECT
      119      119                       BETWEEN TWO INTERLACED PORTS */
      120      120    1   DCL H_PORT_FIRST_ADDR (0:3) UBIN WORD STATIC SYMDEF INIT(0*0);
      121      121                  /* TABLE OF FIRST ADDRESSES IN SYSTEM CONTROLLERS
      122      122                     CONNECTED TO EACH MASTER CPU PORT */
      123      123    1   DCL H_MAXPORT# SBIN WORD STATIC SYMDEF INIT(-1);
      124      124                  /* INDEX OF LAST VALID ENTRY IN H_PORT_FIRST_ADDR ARRAY    */
      125      125    1   DCL H_PORTMASK BIT(72) STATIC SYMDEF DALIGNED INIT('0'B);
      126      126                  /* CURRENT PORT ENABLE MASKS */
      127      127        /*
      128      128               THE FOLLOWING FLAGS, H_CODE, H_SYSID, H_MODE, H_PORT#,
      129      129               H_SPROC#, AND H_SNAP CONTROL A DIAGNOSTIC SNAPSHOT CAPABILITY
      130      130               BUILT INTO THE FAULT HANDLER.  IF H_SNAP IS ZERO OR NEGATIVE,
      131      131               THE DIAGNOSTIC SNAPSHOT MODE IS DISABLED.  IF H_SNAP IS A
      132      132               POSITIVE NON-ZERO VALUE, THE SNAPSHOT MODE IS ENABLED AND THE
      133      133               OTHER SNAPSHOT CONTROL FLAGS ARE INTERROGATED.  IF ALL OF THE
      134      134               CONDITIONS FOR A SNAPSHOT ARE MET, AN HFA-548-5 SNAPSHOT
      135      135               DUMP TAKES PLACE.  THIS IS A SMALL DUMP CONSISTING ONLY OF
      136      136               HARDWARE ORIENTED DATA (JIT'S, HJIT'S, PAGE TABLES, USER RO SEG,
      137      137               HISTORY REGS, ASSOCIATIVE MEMORY, INSTRUCTIONS FROM THE USER'S INST
      138      138               SEGMENT AROUND THE FAULTING INSTRUCTION, AND MONITOR STATIC DATA).
      139      139               DEFINITIONS OF DATA UNIQUE TO DIAGNOSTIC SNAPSHOTS IN MONITOR
      140      140               STATIC ARE FOUND IN MODULES S_WSPTD_D AND HF_DATA_D.  THE
      141      141               DOUBLEWORD RECOVERY CODE FOR THIS SNAPSHOT SCREECH IS FOUND
      142      142               AT LOCATION SC_DIAGSNAP IN MODULE B_SCREECH_D.
      143      143               THE PROCEDURE FOR THE DIAGNOSTIC SNAPSHOT IS IN MODULE
      144      144               HFA$FAULT AND ENTRY POINT HFB$DIAGSNAP IN MODULE HFB$FPR.
      145      145        */
      146      146    1   DCL H_CODE UBIN WORD STATIC SYMDEF INIT(0);
PL6.E3A0      #001=HF_DATA_D File=HF_DATA_D.:E05TSI                              TUE 07/29/97 22:24 Page:5    
      147      147                  /*   0 -> ALL FAULTS EXCEPT TIMER RUNOUT, CONNECT, EXECUTE,
      148      148                            MME, FAULT TAG, AND DERAIL FAULTS
      149      149                     ~=0 -> SNAP ONLY FAULT CODE N (1 <= N <= 21)
      150      150                            1 = STR, 2 = MME, ... 21 = SFC2
      151      151                            TIMER RUNOUT AND EXECUTE FAULTS CANNOT BE SNAPPED */
      152      152    1   DCL H_SYSID UBIN WORD STATIC SYMDEF INIT(0);
      153      153                  /*   0 -> ALL SYSIDS
      154      154                     ~=0 -> SNAP ONLY SYSID N */
      155      155    1   DCL H_MODE UBIN WORD STATIC SYMDEF INIT(0);
      156      156                  /*   0 -> ALL MODES
      157      157                     ~=0 -> SNAP ONLY MODE N (B$JIT.MODE) */
      158      158    1   DCL H_PORT# UBIN WORD STATIC SYMDEF INIT(0);
      159      159                  /*   0 -> ALL CPU'S
      160      160                     ~=0 -> SNAP ONLY CPU ON PORT N */
      161      161    1   DCL H_SPROC# UBIN WORD STATIC SYMDEF INIT(0);
      162      162                  /*   0 -> ALL PROCESSORS
      163      163                     ~=0 -> SNAP ONLY SHARED PROC N (S$CU$->B$U.APR) */
      164      164    1   DCL H_SNAP SBIN WORD STATIC SYMDEF INIT(0);
      165      165                  /* SET TO A POSITIVE, NON-ZERO VALUE TO CAUSE DIAGNOSTIC
      166      166                     SNAP.  CONDITIONS FOR DIAGNOSTIC SNAP ARE CONTROLLED
      167      167                     BY H_CODE, H_SYSID, H_MODE, H_PORT#,
      168      168                     AND H_SPROC# FLAGS.  H_SNAP WILL BE DECREMENTED BY 1
      169      169                     EACH TIME A SNAP IS PERFORMED.  WHEN H_SNAP REACHES
      170      170                     ZERO, NO FURTHER SNAPS WILL BE PERFORMED */
      171      171    1   DCL H_SAVE_SS UBIN WORD STATIC SYMDEF INIT(0);
      172      172                  /* SET NON-ZERO TO CAUSE SAVING SAFE STORE FRAME FOR
      173      173                     EIS-MULTIWORD INSTRUCTION AFTER EITHER AN INTERRUPT
      174      174                     OR A TIMER RUNOUT FAULT.  INTERRUPT FRAME IS SAVED
      175      175                     IN S_INT_SS IN EACH CPU'S PRIVATE PAGE OF STATIC DATA.
      176      176                     TIMER RUNOUT FRAME IS SAVED IN S_TRO_SS */
      177      177    1   DCL H_MAKE_IN_PROGRESS BIT(1) STATIC SYMDEF INIT('0'B);
      178      178                  /* MAKE CPU KEYIN IN PROGRESS */
      179      179    1   DCL H_MIXED_MP SBIN CONSTANT SYMDEF INIT(0);
      180      180                  /* NON-ZERO IF SYSTEM IS A MULTIPROCESSING SYSTEM WITH
      181      181                     DIFFERENT CPU TYPES AND AT LEAST ONE DPS 8/44 (ELS)  */
      182      182    1   DCL H_MIXED_INT (0:6) SBIN STATIC SYMDEF INIT(0*0);
      183      183                  /* MIR INTERRUPTS IN USER - INDEXED BY CPU TYPE */
PL6.E3A0      #001=HF_DATA_D File=HF_DATA_D.:E05TSI                              TUE 07/29/97 22:24 Page:6    
      184      184    1   DCL H_MIXED_TRO (0:6) SBIN STATIC SYMDEF INIT(0*0);
      185      185                  /* MIR TIMER RUNOUT FAULTS - INDEXED BY CPU TYPE */
      186      186    1   DCL H_MIXED_FLT (0:6) SBIN STATIC SYMDEF INIT(0*0);
      187      187                  /* MIR OTHER FAULTS - INDEXED BY CPU TYPE */
      188      188    1   DCL H_MIXED_SSX (0:2) SBIN STATIC SYMDEF INIT(0*0);
      189      189                  /* SCHD FAILS IN SSX$XSCHD - INDEXED BY DESIRED CPU SAFE STORE TYPE */
      190      190    1   DCL H_MIXED_SSS (0:2) SBIN STATIC SYMDEF INIT(0*0);
      191      191                  /* PARK USER IN SSS$SEXIT - INDEXED BY DESIRED CPU SAFE STORE TYPE */
      192      192    1   DCL H_MIXED_RMIR (0:2) SBIN STATIC SYMDEF INIT(0*0);
      193      193                  /* RESET MIR - INDEXED BY DESIRED CPU SAFE STORE TYPE */
      194      194    1   DCL H_DUMMY UBIN STATIC SYMDEF INIT(0);
      195      195                         /* DUMMY WORD FOR DPS-E TO USE FOR STC2 WHEN UNLOCKING GATES */
      196      196    1   DCL H_RSW1 (0:7) BIT(36) STATIC SYMDEF ALIGNED INIT('0'B*0);
      197      197                            /* RSW 1 DATA FOR EACH CPU IN SYSTEM - INDEXED BY S_PNO   */
      198      198    1   DCL H_RSW2 (0:7) BIT(36) STATIC SYMDEF ALIGNED INIT('0'B*0);
      199      199                            /* RSW 2 DATA FOR EACH CPU IN SYSTEM - INDEXED BY S_PNO   */
      200      200    1   DCL H_HRMODE(0:6) BIT(36) CONSTANT SYMDEF ALIGNED INIT(
      201      201    1         '000000000065'O,'000000000065'O,'000000000065'O,'0'B*3,'000000000065'O);
      202      202                            /* MODE REGISTER INITAL DATA - INDEXED BY S_PTYPE(S_PNO)  */
      203      203    1   DCL H_HRMODE_MASK(0:6) BIT(36) CONSTANT SYMDEF ALIGNED INIT(
      204      204    1         '000000000065'O,'000000000165'O,'000000000067'O,'0'B*0);
      205      205                  /* MODE REGISTER MASKS - USED TO IDENTIFY THOSE BITS WHICH
      206      206                     SHOULD BE EQUAL TO THE DATA IN H_HRMODE - INDEXED BY
      207      207                     S_PTYPE(S_PNO) */
      208      208    1   DCL H_LUFREG(0:6) BIT(36) STATIC SYMDEF ALIGNED INIT(
      209      209    1         '000000740000'O,'000000640000'O,'000000540000'O,
      210      210    1         '000000000000'O,'000000000001'O,'000000000001'O,'000000446000'O);
      211      211                  /* CACHE AND LUF MODE REGISTER INITIAL DATA - INDEXED
      212      212                     BY S_PTYPE(S_PNO) */
      213      213    1   DCL H_LUFREG_MASK(0:6) BIT(36) CONSTANT SYMDEF ALIGNED INIT(
      214      214    1         '000000740003'O,'000000640003'O,'000000540003'O,
      215      215    1         '000000000000'O,'000000000001'O,'000000000001'O,'000000446003'O);
      216      216                  /* CACHE AND LUF MODE REGISTER MASKS - USED TO IDENTIFY
      217      217                     THOSE BITS WHICH SHOULD BE EQUAL TO THE DATA IN
      218      218                     H_LUFREG - INDEXED BY S_PTYPE(S_PNO) */
      219      219    1   DCL H_RELOAD_CACHE UBIN WORD STATIC SYMDEF INIT(0);
      220      220                  /* COUNT OF THE NUMBER OF TIMES THAT THE CACHE MODE
PL6.E3A0      #001=HF_DATA_D File=HF_DATA_D.:E05TSI                              TUE 07/29/97 22:24 Page:7    
      221      221                      REGISTER HAS BEEN RELOADED BY HFA$FLTREG   */
      222      222    1   DCL H_RELOAD_MODE UBIN WORD STATIC SYMDEF INIT(0);
      223      223                  /* COUNT OF THE NUMBER OF TIMES THAT THE HISTORY MODE
      224      224                     REGISTER HAS BEEN RELOADED BY HFA$FLTREG   */
      225      225    1   DCL 1 H_CNCTEVX SBIN STATIC SYMDEF INIT(0);
      226      226                 /* INDEX INTO H_CVCTEVBF OF NEXT AVAILABLE ENTRY */
      227      227    1   DCL 1 H_CNCTEVBF (0:15) BIT(72) STATIC SYMDEF DALIGNED INIT('0'B*0);
      228      228                 /* CIRCULAR EVENT BUFFER FOR LAST 16 CONNECT FAULTS */
      229      229    1   DCL H_CNCTEVGATE BIT(72) STATIC SYMDEF DALIGNED INIT('1'B);
      230      230                 /* GATE FOR CONNECT FAULT EVENT BUFFER */
      231      231    1   DCL 1 H_EDACHIST(0:63) STATIC SYMDEF,   /* EDAC SYMDROME HISTORY BUFFER*/
      232      232    1        2 SYND BIT(18) UNAL INIT('000000'O*0),
               232                 /* EDAC SYNDROME FROM STORE MODE        */
      233      233    1        2 CT UBIN(18) UNAL INIT(0*0);      /* COUNT OF ERRORS AT THIS ADDRESS      */
      234      234    1   DCL H_EDACUTS(0:63) UBIN WORD STATIC SYMDEF INIT(0*0); /* EDAC ERROR UTS      */
      235      235    1   DCL H_FLTREG_MASK(0:6) BIT(36) CONSTANT SYMDEF ALIGNED INIT(
      236      236    1       '000000000010'O*2,'000000004030'O,'0'B*0);
      237      237                /* FAULT REGISTER MASKS - USED TO IDENTIFY THOSE BITS
      238      238                   IN THE FAULT REGISTER WHICH DO NOT CAUSE FAULTS, BUT
      239      239                   WHICH SHOULD BE LOGGED AS STATUS ONLY PROCESSOR
      240      240                   ERRORS.  INDEXED BY S_PTYPE(S_PNO)             */
      241      241    1   DCL H_EXTFLTREG_MASK(0:6) BIT(36) CONSTANT SYMDEF ALIGNED INIT(
      242      242    1       '017600000000'O*2,'556000000000'O,'0'B*0);
      243      243                /* EXTENDED FAULT REGISTER MASKS - USED TO IDENTRY THOSE BITS
      244      244                   WHICH SHOULD BE LOGGED AS STATUS ONLY PROCESSOR ERRORS.
      245      245                   INDEXED BY S_PTYPE(S_PNO).                     */
      246      246    1   DCL H_FLTREG(0:5) UBIN STATIC SYMDEF INIT(0*0);
      247      247                /* FAULT REGISTER DATA WHICH NEEDS TO BE LOGGED AS STATUS
      248      248                   ONLY PROCESSOR ERRORS.  INDEXED BY S_PNO       */
      249      249    1   DCL H_PERF_DATA (0:63) UBIN BYTE CALIGNED CONSTANT SYMDEF INIT(
      250      250    1         0*6,100,71,0*8,
      251      251    1         170,0*3,95,0*3,130,0*3,70,0*3,
      252      252    1        35,65,55,95,0*12,
      253      253    1         0*0);
      254      254                /* APPROX PERF LEVEL OF THE DIFFERENT CPU MODELS */
      255      255    1   DCL 1 H_DPS8000_CPU_CONF_REG DALIGNED STATIC SYMDEF,
      256      256    1         2 * BIT(1),
PL6.E3A0      #001=HF_DATA_D File=HF_DATA_D.:E05TSI                              TUE 07/29/97 22:24 Page:8    
      257      257    1         2 PORT_A_ENABLED BIT(1),
      258      258    1         2 PORT_B_ENABLED BIT(1),
      259      259    1         2 PORT_A_INIT BIT(1),
      260      260    1         2 PORT_B_INIT BIT(1),
      261      261    1         2 ADDRESS_SPLIT UBIN(4) UNAL,
      262      262    1         2 * BIT(63);
      263      263    1   DCL 1 H_DPS8000_SCU_CONF_REG DALIGNED STATIC SYMDEF,
      264      264    1         2 * BIT(28) UNAL,
      265      265    1         2 PORTS(0:7) BIT(1) UNAL INIT('0'B*0),
      266      266    1         2 * BIT(36) UNAL;
      267      267    1   DCL 1 H_DPS8000_SCU_INFO (0:1) STATIC SYMDEF ALIGNED,
      268      268    1         2 LOWER_BOUND UBIN HALF UNAL INIT(0*0),
      269      269             /* Lower bound of SCU - modulo 1MW */
      270      270    1         2 UPPER_BOUND UBIN HALF UNAL INIT(0*0),
      271      271             /* Upper bound of SCU - module 1MW */
      272      272    1         2 PAGES UBIN HALF UNAL INIT(0*0),
      273      273            /* Number of pages left to release or return */
      274      274    1         2 SCU_STATUS,
      275      275    1           3 NOT_CONFIG BIT(1) UNAL INIT('0'B*0),
      276      276             /* SCU not configured            */
      277      277    1           3 REL_BIT BIT(1) UNAL INIT('0'B*0),
      278      278             /* SCU released                  */
      279      279    1           3 REL_IN_PROGRESS BIT(1) UNAL INIT('0'B*0),
      280      280             /* Memory release in progress   */
      281      281    1           3 RET_IN_PROGRESS BIT(1) UNAL INIT('0'B*0),
      282      282             /* Memory return in progress    */
      283      283    1           3 LOW_MEM BIT(1) UNAL INIT('0'B*0),
      284      284             /* Set if this is low memory */
      285      285    1           3 * BIT(13) UNAL INIT('0'B*0);
      286      286    1   DCL H_DPS8000_CI_TABLE (0:3) UBIN STATIC SYMDEF;
      287      287        /* THIS TABLE IS USED TO MAP THE PORT NUMBER INTO ITS ASSOCIATED
      288      288           CONNECT TABLE ENTRY
      289      289        */
      290      290    1   DCL H_DPS8000_CONFIG_NAME CHAR(12) STATIC SYMDEF INIT(' ');
      291      291        /* THIS CHARACTER STRING CONTAINS THE NAME OF THE CURRENT CONFIG FILE */
      292      292    1   DCL 1 H_RPM_CONNECT_TABLE  DALIGNED STATIC SYMDEF,
      293      293    1         2 ENTRI(0:23) UNAL,
PL6.E3A0      #001=HF_DATA_D File=HF_DATA_D.:E05TSI                              TUE 07/29/97 22:24 Page:9    
      294      294    1           3 PORT# UBIN(3) UNAL,
      295      295    1           3 VALID BIT(1) UNAL,
      296      296    1           3 MBZ BIT(1) UNAL,
      297      297    1           3 * BIT(1) UNAL,
      298      298    1           3 IMXID UBIN(2) UNAL,
      299      299    1           3 SYSID UBIN(4) UNAL;
      300      300              /* THE CONNECT TABLE IS USED TO MAP C($A)[18-35] INTO A PORT
      301      301                 IT IS LOADED INTO THE CPU SCRATCHPAD AREA WITH AN LCON
      302      302                 INSTRUCTION AFTER TIGR HAS THE CONFIG.
      303      303              0-3   (RFU)  WILL USE ENTRY 4-7
      304      304                 4  (CPU0)  "    "    "   8
      305      305                 5  (CPU1)  "    "    "   9
      306      306                 6  (CPU2)  "    "    "   10
      307      307                 7  (CPU3)  "    "    "   11
      308      308              8-135 (IMX0)  "    "    "   0
      309      309            136-263 (IMX1)  "    "    "   1
      310      310            264-391 (IMX3)  "    "    "   2
      311      311            392-519 (IMX3)  "    "    "   3
      312      312                          */
      313      313    1   DCL H_MAX_PERF UBIN WORD CONSTANT SYMDEF INIT(1700);
      314      314    1   DCL H_PERF (0:7) UBIN WORD STATIC SYMDEF INIT(0*0);
      315      315                /* APPROX PERF LEVEL OF EACH RUNNING CPU.  INDEXED BY S_PNO */
      316      316    1   DCL EPU_MASK(0:3) BIT(36) ALIGNED STATIC SYMDEF INIT(
      317      317    1        '200000000000'O,'000000200000'O,'100000000000'O,'000000100000'O);
      318      318        /* EPU0-3 presence bits in conf register on S1000 */
      319      319    1   DCL H_TIME_CORR BIT(72) DALIGNED STATIC SYMDEF;
               319            /* Time correction value for MSOS DATE/TIME command */
      320      320
      321      321    1   DCL HW_PERF(0:6) UBIN WORD CONSTANT SYMDEF INIT(0*4, 1700*2, 260);
      322      322    1   DCL HW_PERF_SUB(0:6) UBIN WORD CONSTANT SYMDEF INIT(0*4, 1100*2, 170);
      323      323
      324      324    1   DCL HW_TYPE UBIN WORD STATIC SYMDEF;
      325      325    1   DCL HW_PTB_UNITS SBIN WORD STATIC SYMDEF INIT(64);
      326      326    1   DCL HW_IOPTP_UNITS SBIN WORD STATIC SYMDEF INIT(64);
      327      327    1   DCL HW_WSQ0PT BIT(1) ALIGNED STATIC SYMDEF INIT('0'B);
      328      328    1   DCL HW_LOAD_FW BIT(1) ALIGNED STATIC SYMDEF INIT('1'B);
      329      329    1   DCL HW_TIME_LEGAL BIT(1) ALIGNED STATIC SYMDEF INIT('1'B);
PL6.E3A0      #001=HF_DATA_D File=HF_DATA_D.:E05TSI                              TUE 07/29/97 22:24 Page:10   
      330      330    1   DCL HW_SECT_PT BIT(1) ALIGNED STATIC SYMDEF INIT('0'B);
      331      331    1   DCL HW_FRAG_PT BIT(1) ALIGNED STATIC SYMDEF INIT('1'B);
      332      332    1   DCL HW_IOP BIT(1) ALIGNED STATIC SYMDEF INIT('0'B);
      333      333    1   DCL HW_EXT_STATUS BIT(1) ALIGNED STATIC SYMDEF INIT('1'B);
      334      334    1   DCL HW_SMART_CACHE BIT(1) ALIGNED STATIC SYMDEF INIT('1'B);
      335      335    1   DCL HW_ES BIT(1) ALIGNED STATIC SYMDEF INIT('1'B);
      336      336    1   DCL HW_EI BIT(1) ALIGNED STATIC SYMDEF INIT('0'B);
      337      337    1   DCL HW_PROG_SCU BIT(1) ALIGNED STATIC SYMDEF INIT('0'B);
      338      338    1   DCL HW_EDAC BIT(1) ALIGNED STATIC SYMDEF INIT('1'B);
      339      339    1   DCL HW_FLTIC_OK BIT(1) ALIGNED STATIC SYMDEF INIT('0'B);
      340      340    1   DCL HW_NORM_CLOCK BIT(1) ALIGNED STATIC SYMDEF INIT('1'B);
      341      341    1   DCL HW_CHANS UBIN WORD ALIGNED STATIC SYMDEF INIT(64);
      342      342    1   DCL HW_IMX BIT(1) ALIGNED STATIC SYMDEF INIT('0'B);
      343      343    1   END HF_DATA_D;

PL6.E3A0      #001=HF_DATA_D File=HF_DATA_D.:E05TSI                              TUE 07/29/97 22:24 Page:11   
      No diagnostics issued in procedure HF_DATA_D.

   No code generated for procedure HF_DATA_D .
   Procedure HF_DATA_D is declared NOAUTO and requires 388 words of local(STATIC) storage.

    No errors detected in file HF_DATA_D.:E05TSI    .

PL6.E3A0      #001=HF_DATA_D File=HF_DATA_D.:E05TSI                              TUE 07/29/97 22:24 Page:12   

 Object Unit name= HF_DATA_D                                  File name= HF_DATA_D.:E05TOU
 UTS= JUL 29 '97 22:24:43.20 TUE                              Compiler= PL-6/E31         Sev=      00
 SharedLib= :SHARED_SYSTEM                                    Alt SharedLib=


    ****  Control sections  ****

 Sect   Type Bound  Init  Size OctSiz  Section name(segment info)
    0   Data  even  none   388    604  HF_DATA_D
    1  RoData even  UTS     67    103  HF_DATA_D
    2   Proc  even  none     0      0  HF_DATA_D

    ****  Entry defs  ****

                              Check   Calling
                             calling  sequence
  Sect OctLoc Primary Altret sequence   type   Parms  Name
     2      0   yes            yes     ~proc       0  HF_DATA_D
PL6.E3A0      #001=HF_DATA_D File=HF_DATA_D.:E05TSI                              TUE 07/29/97 22:24 Page:13   

  ****  Data defs  ****

 Sect OctLoc  Name                           Sect OctLoc  Name
    0      1  H_FLTCNT                           0     30  H_CPUGATE
    0     32  H_CNNCTMLBX                        0     42  H_TIME
    0     43  H_XDELTA                           0     44  H_INTMASK
    0     46  H_ENMASK                           0     50  H_DSMASK
    0     52  H_STOREUNIT                        0     72  H_MAXSU#
    0     73  H_MEMOK                            0     74  H_S1000_FLG
    0     75  H_RPM_FLG                          0     76  H_S1000_CONFIG
    0     77  H_RLF_GATE                         0    100  H_FAIL_PORT
    0    101  H_FAIL_NUM                         0    102  H_FAIL_PARK
    0    103  H_RELIEF                           0    104  H_NURSE
    0    105  H_NURSE_PARK                       0    106  H_CPU_CONFIG
    0    110  H_SCU_CONFIG                       0    120  H_SCU_BF
    0    124  H_CPU_BF                           0    130  H_PORT_FIRST_ADDR
    0    134  H_MAXPORT#                         0    136  H_PORTMASK
    0    140  H_CODE                             0    141  H_SYSID
    0    142  H_MODE                             0    143  H_PORT#
    0    144  H_SPROC#                           0    145  H_SNAP
    0    146  H_SAVE_SS                          0    147  H_MAKE_IN_PROGRESS
    1      0  H_MIXED_MP                         0    150  H_MIXED_INT
    0    157  H_MIXED_TRO                        0    166  H_MIXED_FLT
    0    175  H_MIXED_SSX                        0    200  H_MIXED_SSS
    0    203  H_MIXED_RMIR                       0    206  H_DUMMY
    0    207  H_RSW1                             0    217  H_RSW2
    1      1  H_HRMODE                           1     10  H_HRMODE_MASK
    0    227  H_LUFREG                           1     17  H_LUFREG_MASK
    0    236  H_RELOAD_CACHE                     0    237  H_RELOAD_MODE
    0    240  H_CNCTEVX                          0    242  H_CNCTEVBF
    0    302  H_CNCTEVGATE                       0    304  H_EDACHIST
    0    404  H_EDACUTS                          1     26  H_FLTREG_MASK
    1     35  H_EXTFLTREG_MASK                   0    504  H_FLTREG
    1     44  H_PERF_DATA                        0    512  H_DPS8000_CPU_CONF_REG
    0    514  H_DPS8000_SCU_CONF_REG             0    516  H_DPS8000_SCU_INFO
    0    522  H_DPS8000_CI_TABLE                 0    526  H_DPS8000_CONFIG_NAME
    0    532  H_RPM_CONNECT_TABLE                1     64  H_MAX_PERF
PL6.E3A0      #001=HF_DATA_D File=HF_DATA_D.:E05TSI                              TUE 07/29/97 22:24 Page:14   
    0    542  H_PERF                             0    552  EPU_MASK
    0    556  H_TIME_CORR                        1     65  HW_PERF
    1     74  HW_PERF_SUB                        0    560  HW_TYPE
    0    561  HW_PTB_UNITS                       0    562  HW_IOPTP_UNITS
    0    563  HW_WSQ0PT                          0    564  HW_LOAD_FW
    0    565  HW_TIME_LEGAL                      0    566  HW_SECT_PT
    0    567  HW_FRAG_PT                         0    570  HW_IOP
    0    571  HW_EXT_STATUS                      0    572  HW_SMART_CACHE
    0    573  HW_ES                              0    574  HW_EI
    0    575  HW_PROG_SCU                        0    576  HW_EDAC
    0    577  HW_FLTIC_OK                        0    600  HW_NORM_CLOCK
    0    601  HW_CHANS                           0    602  HW_IMX
PL6.E3A0      #001=HF_DATA_D File=HF_DATA_D.:E05TSI                              TUE 07/29/97 22:24 Page:15   


(unnamed)
 Sect OctLoc
   0     000   ****** ******   000000 000000   000000 000000   000000 000000    ................
   0     004   000000 000000   000000 000000   000000 000000   000000 000000    ................
   0     030*  400000 000000   000000 000000   000000 000000   000000 000000    ................
   0     034   000000 000000   000000 000000   000000 000000   000000 000000    ................
   0     040   000000 000000   000000 000000   000000 000000   000000 000001    ................
   0     044   ****** ******   ****** ******   777774 000017   777774 000017    ................
   0     050   000000 000017   000000 000017   000000 000000   000000 000000    ................
   0     054   000000 000000   000000 000000   000000 000000   000000 000000    ................
   0     070*  000000 000000   000000 000000   000000 000000   0***** ******    ................
   0     074   0***** ******   0***** ******   ****** ******   400000 000000    ................
   0     100   000000 000000   000000 000000   0***** ******   0***** ******    ................
   0     104   000000 000000   0***** ******   000000 000000   ****** ******    ................
   0     110   000000 000000   000000 000000   000000 000000   000000 000000    ................
   0     134*  777777 777777   ****** ******   000000 000000   000000 000000    ................
   0     140   000000 000000   000000 000000   000000 000000   000000 000000    ................
   0     144   000000 000000   000000 000000   000000 000000   0***** ******    ................
   0     150   000000 000000   000000 000000   000000 000000   000000 000000    ................
   0     224*  000000 000000   000000 000000   000000 000000   000000 740000    ................
   0     230   000000 640000   000000 540000   000000 000000   000000 000001    ................
   0     234   000000 000001   000000 446000   000000 000000   000000 000000    ................
   0     240   000000 000000   ****** ******   000000 000000   000000 000000    ................
   0     244   000000 000000   000000 000000   000000 000000   000000 000000    ................
   0     300*  000000 000000   000000 000000   400000 000000   000000 000000    ................
   0     304   000000 000000   000000 000000   000000 000000   000000 000000    ................
   0     510*  000000 000000   000000 000000   ****** ******   ****** ******    ................
   0     514   ****** ****00   0***** ******   000000 000000   000000 000000    ................
   0     520   000000 000000   000000 000000   0***** ******   ****** ******    ................
   0     524   ****** ******   ****** ******   040040 040040   040040 040040    ........
   0     530   040040 040040   ****** ******   ****** ******   ****** ******        ............
   0     540*  ****** ******   ****** ******   000000 000000   000000 000000    ................
   0     544   000000 000000   000000 000000   000000 000000   000000 000000    ................
   0     550   000000 000000   000000 000000   200000 000000   000000 200000    ................
   0     554   100000 000000   000000 100000   ****** ******   ****** ******    @.....@.........
   0     560   ****** ******   000000 000100   000000 000100   0***** ******    .......@...@....
PL6.E3A0      #001=HF_DATA_D File=HF_DATA_D.:E05TSI                              TUE 07/29/97 22:24 Page:16   
   0     564   4***** ******   4***** ******   0***** ******   4***** ******    ................
   0     570   0***** ******   4***** ******   4***** ******   4***** ******    ................
   0     574   0***** ******   0***** ******   4***** ******   0***** ******    ................
   0     600   4***** ******   000000 000100   0***** ******   ****** ******    .......@........

(unnamed)
 Sect OctLoc
   1     000   000000 000000   000000 000065   000000 000065   000000 000065    .......5...5...5
   1     004   000000 000000   000000 000000   000000 000000   000000 000065    ...............5
   1     010   000000 000065   000000 000165   000000 000067   000000 000000    ...5...u...7....
   1     014   000000 000000   000000 000000   000000 000000   000000 740003    ................
   1     020   000000 640003   000000 540003   000000 000000   000000 000001    ................
   1     024   000000 000001   000000 446003   000000 000010   000000 000010    ................
   1     030   000000 004030   000000 000000   000000 000000   000000 000000    ................
   1     034   000000 000000   017600 000000   017600 000000   556000 000000    ................
   1     040   000000 000000   000000 000000   000000 000000   000000 000000    ................
   1     044   000000 000000   000000 144107   000000 000000   000000 000000    ......dG........
   1     050   252000 000000   137000 000000   202000 000000   106000 000000    ...._.......F...
   1     054   043101 067137   000000 000000   000000 000000   000000 000000    #A7_............
   1     060   000000 000000   000000 000000   000000 000000   000000 000000    ................
   1     064   000000 003244   000000 000000   000000 000000   000000 000000    ................
   1     070   000000 000000   000000 003244   000000 003244   000000 000404    ................
   1     074   000000 000000   000000 000000   000000 000000   000000 000000    ................
   1     100   000000 002114   000000 002114   000000 000252                    ...L...L....
        1        1        /*M* HF_DATA_D - STATIC DATA FOR FAULT HANDLER AND MEMORY EDAC SCAN */
        2        2        /*T***********************************************************/
        3        3        /*T*                                                         */
        4        4        /*T* Copyright (c) Bull HN Information Systems Inc., 1997    */
        5        5        /*T*                                                         */
        6        6        /*T***********************************************************/
        7        7        HF_DATA_D:PROC NOAUTO;
        8        8    1   DCL H_FLTCNT(0:22) SBIN STATIC SYMDEF INIT(0*0);
        9        9    1   DCL H_CPUGATE BIT(72) STATIC SYMDEF DALIGNED INIT('1'B);
       10       10    1   DCL 1 H_CNNCTMLBX(0:7) STATIC SYMDEF,
       11       11    1         2 * BIT(30) INIT('0'B*0) ,
       12       12    1         2 RELIEF BIT(1) INIT('0'B*0),
       13       13    1         2 CLEAR BIT(1) INIT('0'B*0),
PL6.E3A0      #001=HF_DATA_D File=HF_DATA_D.:E05TSI                              TUE 07/29/97 22:24 Page:17   
       14       14    1         2 MAKE BIT(1) INIT('0'B*0),
       15       15    1         2 TIME BIT(1) INIT('0'B*0),
       16       16    1         2 SCR BIT(1) INIT('0'B*0),
       17       17    1         2 PAUSE BIT(1) INIT('0'B*0);
       18       18    1   DCL H_TIME STATIC SYMDEF UBIN INIT(0);
       19       19    1   DCL H_XDELTA UBIN STATIC SYMDEF INIT(1);
       20       20    1   DCL H_INTMASK BIT(72) STATIC SYMDEF DALIGNED;
       21       21    1   DCL H_ENMASK BIT(72) DALIGNED STATIC SYMDEF INIT('777774000017777774000017'O);
       22       22    1   DCL H_DSMASK BIT(72) DALIGNED STATIC SYMDEF INIT('000000000017000000000017'O);
       23       23    1   DCL 1 H_STOREUNIT (0:15) STATIC SYMDEF,
       24       24                    /* TABLE OF FIRST ADDRESS, PORT NUMBER, AND STORE UNIT
       25       25                       FOR EACH OF THE STORE UNITS IN THE SYSTEM.  THE LAST
       26       26                       VALID INDEX IS SPECIFIED BY H_MAXSU# */
       27       27    1         2 PORT# UBIN(2) UNAL INIT(0*0),
       28       28                    /* PORT NUMBER (AS SEEN BY THE MASTER CPU) TO WHICH THE
       29       29                       SYSTEM CONTROLLER IS CONNECTED WHICH INCLUDES THIS
       30       30                       STORE UNIT.  0 = PORT A, 1 = PORT B, ETC. */
       31       31    1         2 STORE_UNIT# UBIN(2) UNAL INIT(0*0),
       32       32                    /* STORE UNIT NUMBER OF THIS STORE UNIT. 0 = A, 1 = A1,
       33       33                       2 = B, AND 3 = B1. */
       34       34    1         2 * BIT(8) UNAL INIT('0'B*0),
       35       35    1         2 FIRST_ADDR UBIN(24) UNAL INIT(0*0);
       36       36                    /* 24 BIT REAL ADDRESS OF FIRST LOCATION IN THIS STORE
       37       37                       UNIT.  INCLUDES EFFECT OF SCU AND/OR CPU INTERLACE */
       38       38    1   DCL H_MAXSU# UBIN WORD STATIC SYMDEF INIT(0);
       39       39                                 /* INDEX OF LAST VALID ENTRY IN H_STOREUNIT ARRAY    */
       40       40    1   DCL H_MEMOK BIT(1) ALIGNED STATIC SYMDEF INIT('0'B);
       41       41                             /* MEMORY CONFIG IS COMPLETE */
       42       42    1   DCL H_S1000_FLG BIT(1) ALIGNED STATIC SYMDEF INIT('0'B);
                42            /* Set if running on an S1000 */
       43       43    1   DCL H_RPM_FLG BIT(1) ALIGNED STATIC SYMDEF INIT('0'B);
                43            /* Set if running on an RPM */
       44       44    1   DCL 1 H_S1000_CONFIG STATIC SYMDEF, /* DPS90 CONFIG REGISTER */
       45       45    1         2 REG (0:35) BIT(1) UNAL;
       46       46    1   DCL H_RLF_GATE BIT(36) ALIGNED STATIC SYMDEF INIT('1'B);
       47       47    1   DCL H_FAIL_PORT UBIN ALIGNED STATIC SYMDEF INIT(0);
       48       48    1   DCL H_FAIL_NUM UBIN ALIGNED STATIC SYMDEF INIT(0);
PL6.E3A0      #001=HF_DATA_D File=HF_DATA_D.:E05TSI                              TUE 07/29/97 22:24 Page:18   
       49       49    1   DCL H_FAIL_PARK BIT(1) ALIGNED STATIC SYMDEF INIT('0'B);
       50       50    1   DCL H_RELIEF BIT(1) ALIGNED STATIC SYMDEF INIT('0'B); /* currently relifing */
       51       51    1   DCL H_NURSE UBIN ALIGNED STATIC SYMDEF INIT(0); /* nurse epu # */
       52       52    1   DCL H_NURSE_PARK BIT(1) ALIGNED STATIC SYMDEF INIT('0'B);
       53       53    1   DCL 1 H_CPU_CONFIG (0:3) STATIC SYMDEF,
       54       54                            /* MASTER CPU CONFIGURATION SWITCHES AS READ BY RSW 1     */
       55       55    1         2 PORT_ASSIGN UBIN(3) UNAL INIT(0*0),
       56       56                    /* PORT ASSIGNMENT SWITCHES.  IF NO INTERLACE, THE
       57       57                       STARTING ADDRESS OF THE MEMORY ON THIS PORT IS THE
       58       58                       SETTING OF THE PORT ASSIGNMENT SWITCHES TIMES THE SIZE
       59       59                       OF THE MEMORY ON THIS PORT */
       60       60    1         2 PORT_ENABLE BIT(1) UNAL INIT('0'B*0),
       61       61                                                /* IF SET, PORT IS ENABLED            */
       62       62    1         2 INITIALIZE BIT(1) UNAL INIT('0'B*0),
       63       63                    /* IF SET, PROCESSOR WILL ACCEPT INITIALIZE SIGNAL FROM
       64       64                       SYSTEM CONTROLLER ATTACHED TO THIS PORT */
       65       65    1         2 INTERLACE BIT(1) UNAL INIT('0'B*0),
       66       66                    /* IF SET, THIS PORT IS INTERLACED WITH THE PORT WHOSE
       67       67                       UPPER TWO PORT ASSIGNMENT SWITCHES ARE SET THE SAME
       68       68                       AS THIS PORT.  MEMORY SIZE OF EACH OF THE TWO PORTS
       69       69                       MUST BE THE SAME */
       70       70    1         2 SIZE UBIN(3) UNAL INIT(0*0);
       71       71                    /* TOTAL SIZE OF MEMORY CONNECTED TO THIS PORT.  FOR L66, IF THE
       72       72                       STORE SIZE MULTIPLIER SWITCH FOR THIS PORT IS SET;
       73       73                       0 = 512KW, 1 = 1MW, 3 = 2MW, AND 7 = 4MW.  FOR L66, IF THE
       74       74                       STORE SIZE MULTIPLIER SWITCH FOR THIS PORT IS RESET;
       75       75                       1 = 64K, 3 = 128K, AND 7 = 256K.  FOR ELS1 AND DPSE;
       76       76                       1 = 64K, 2 = 128K, 3 = 256K, 4 = 512K, 5 = 1024K,
       77       77                       6 = 2048K, AND 7 = 4096K.   */
       78       78    1   DCL 1 H_SCU_CONFIG (0:3) STATIC SYMDEF DALIGNED,
       79       79                    /* SCU CONFIGURATION SWITCHES AS READ BY RSCR X0001X
       80       80                       FOR SCU CONNECTED TO EACH MASTER CPU PORT */
       81       81    1         2 MASK_A BIT(9) UNAL INIT('0'B*0),
       82       82                                                /* INTERRUPT MASK A PORT ASSIGNMENTS  */
       83       83    1         2 SIZE UBIN(3) UNAL INIT(0*0),
       84       84                    /* LOWER STORE (OR STORE PAIR) SIZE. 3 = 256KW,
       85       85                       4 = 512KW, 5 = 1MW, 6 = 2MW */
PL6.E3A0      #001=HF_DATA_D File=HF_DATA_D.:E05TSI                              TUE 07/29/97 22:24 Page:19   
       86       86    1         2 ON_LINE BIT(4) UNAL INIT('0'B*0),
       87       87                                      /* ON LINE SWITCHES FOR STORE UNIT A, A1, B, B1 */
       88       88    1         2 PORT# UBIN(4) UNAL INIT(0*0),
       89       89                                 /* SCU PORT NUMBER TO WHICH MASTER CPU IS CONNECTED  */
       90       90    1         2 * BIT(1) UNAL INIT('0'B*0),
       91       91    1         2 MODE BIT(1) UNAL INIT('0'B*0),
       92       92                            /* SET IF CONFIGURATION MODE SWITCH IS SET TO PROGRAM     */
       93       93    1         2 NONEXIST_ADDR UBIN(8) UNAL INIT(0*0),
       94       94                                                /* NONEXISTENT ADDRESS SWITCHES       */
       95       95    1         2 INTERLACE BIT(1) UNAL INIT('0'B*0),
       96       96                    /* IF SET STORE UNIT A/A1 IS INTERLACED WITH STORE
       97       97                       UNIT B/B1.  TOTAL MEMORY SIZE ON A/A1 MUST BE THE
       98       98                       SAME AS TOTAL MEMORY SIZE ON B/B1 */
       99       99    1         2 LOWER_STORE BIT(1) UNAL INIT('0'B*0),
      100      100                    /* IF RESET, STORE UNIT A/A1 IS LOWER STORE. IF SET,
      101      101                       STORE UNIT B/B1 IS LOWER STORE */
      102      102    1         2 PORT_MASK_LOWER BIT(4) UNAL INIT('0'B*0),
      103      103                                                /* PORT ENABLE MASKS FOR PORTS 0-3    */
      104      104    1         2 MASK_B BIT(9) UNAL INIT('0'B*0),
      105      105                                                /* INTERRUPT MASK B PORT ASSIGNMENTS  */
      106      106    1         2 * BIT(12) UNAL INIT('0'B*0),
      107      107    1         2 CYCLIC_PRIORITY BIT(7) UNAL INIT('0'B*0),
      108      108                                                /* PORT CYCLIC PRIORITY SWITCHES      */
      109      109    1         2 * BIT(4) UNAL INIT('0'B*0),
      110      110    1         2 PORT_MASK_UPPER BIT(4) UNAL INIT('0'B*0);
      111      111                                                /* PORT ENABLE MASKS FOR PORTS 4-7    */
      112      112    1   DCL H_SCU_BF (0:3) UBIN WORD STATIC SYMDEF INIT(0*0);
      113      113                    /* SCU BOUNDARY FUNCTION - BIT POSITION WITHIN 24 BIT
      114      114                       WORD ADDRESS THAT IS USED IN THE SCU ON THIS PORT
      115      115                       TO SELECT BETWEEN STORE UNIT A/A1 & STORE UNIT B/B1 */
      116      116    1   DCL H_CPU_BF (0:3) UBIN WORD STATIC SYMDEF INIT(0*0);
      117      117                    /* CPU BOUNDARY FUNCTION - BIT POSITION WITHIN 24 BIT
      118      118                       WORD ADDRESS THAT IS USED ON THIS PORT TO SELECT
      119      119                       BETWEEN TWO INTERLACED PORTS */
      120      120    1   DCL H_PORT_FIRST_ADDR (0:3) UBIN WORD STATIC SYMDEF INIT(0*0);
      121      121                  /* TABLE OF FIRST ADDRESSES IN SYSTEM CONTROLLERS
      122      122                     CONNECTED TO EACH MASTER CPU PORT */
PL6.E3A0      #001=HF_DATA_D File=HF_DATA_D.:E05TSI                              TUE 07/29/97 22:24 Page:20   
      123      123    1   DCL H_MAXPORT# SBIN WORD STATIC SYMDEF INIT(-1);
      124      124                  /* INDEX OF LAST VALID ENTRY IN H_PORT_FIRST_ADDR ARRAY    */
      125      125    1   DCL H_PORTMASK BIT(72) STATIC SYMDEF DALIGNED INIT('0'B);
      126      126                  /* CURRENT PORT ENABLE MASKS */
      127      127        /*
      128      128               THE FOLLOWING FLAGS, H_CODE, H_SYSID, H_MODE, H_PORT#,
      129      129               H_SPROC#, AND H_SNAP CONTROL A DIAGNOSTIC SNAPSHOT CAPABILITY
      130      130               BUILT INTO THE FAULT HANDLER.  IF H_SNAP IS ZERO OR NEGATIVE,
      131      131               THE DIAGNOSTIC SNAPSHOT MODE IS DISABLED.  IF H_SNAP IS A
      132      132               POSITIVE NON-ZERO VALUE, THE SNAPSHOT MODE IS ENABLED AND THE
      133      133               OTHER SNAPSHOT CONTROL FLAGS ARE INTERROGATED.  IF ALL OF THE
      134      134               CONDITIONS FOR A SNAPSHOT ARE MET, AN HFA-548-5 SNAPSHOT
      135      135               DUMP TAKES PLACE.  THIS IS A SMALL DUMP CONSISTING ONLY OF
      136      136               HARDWARE ORIENTED DATA (JIT'S, HJIT'S, PAGE TABLES, USER RO SEG,
      137      137               HISTORY REGS, ASSOCIATIVE MEMORY, INSTRUCTIONS FROM THE USER'S INST
      138      138               SEGMENT AROUND THE FAULTING INSTRUCTION, AND MONITOR STATIC DATA).
      139      139               DEFINITIONS OF DATA UNIQUE TO DIAGNOSTIC SNAPSHOTS IN MONITOR
      140      140               STATIC ARE FOUND IN MODULES S_WSPTD_D AND HF_DATA_D.  THE
      141      141               DOUBLEWORD RECOVERY CODE FOR THIS SNAPSHOT SCREECH IS FOUND
      142      142               AT LOCATION SC_DIAGSNAP IN MODULE B_SCREECH_D.
      143      143               THE PROCEDURE FOR THE DIAGNOSTIC SNAPSHOT IS IN MODULE
      144      144               HFA$FAULT AND ENTRY POINT HFB$DIAGSNAP IN MODULE HFB$FPR.
      145      145        */
      146      146    1   DCL H_CODE UBIN WORD STATIC SYMDEF INIT(0);
      147      147                  /*   0 -> ALL FAULTS EXCEPT TIMER RUNOUT, CONNECT, EXECUTE,
      148      148                            MME, FAULT TAG, AND DERAIL FAULTS
      149      149                     ~=0 -> SNAP ONLY FAULT CODE N (1 <= N <= 21)
      150      150                            1 = STR, 2 = MME, ... 21 = SFC2
      151      151                            TIMER RUNOUT AND EXECUTE FAULTS CANNOT BE SNAPPED */
      152      152    1   DCL H_SYSID UBIN WORD STATIC SYMDEF INIT(0);
      153      153                  /*   0 -> ALL SYSIDS
      154      154                     ~=0 -> SNAP ONLY SYSID N */
      155      155    1   DCL H_MODE UBIN WORD STATIC SYMDEF INIT(0);
      156      156                  /*   0 -> ALL MODES
      157      157                     ~=0 -> SNAP ONLY MODE N (B$JIT.MODE) */
      158      158    1   DCL H_PORT# UBIN WORD STATIC SYMDEF INIT(0);
      159      159                  /*   0 -> ALL CPU'S
PL6.E3A0      #001=HF_DATA_D File=HF_DATA_D.:E05TSI                              TUE 07/29/97 22:24 Page:21   
      160      160                     ~=0 -> SNAP ONLY CPU ON PORT N */
      161      161    1   DCL H_SPROC# UBIN WORD STATIC SYMDEF INIT(0);
      162      162                  /*   0 -> ALL PROCESSORS
      163      163                     ~=0 -> SNAP ONLY SHARED PROC N (S$CU$->B$U.APR) */
      164      164    1   DCL H_SNAP SBIN WORD STATIC SYMDEF INIT(0);
      165      165                  /* SET TO A POSITIVE, NON-ZERO VALUE TO CAUSE DIAGNOSTIC
      166      166                     SNAP.  CONDITIONS FOR DIAGNOSTIC SNAP ARE CONTROLLED
      167      167                     BY H_CODE, H_SYSID, H_MODE, H_PORT#,
      168      168                     AND H_SPROC# FLAGS.  H_SNAP WILL BE DECREMENTED BY 1
      169      169                     EACH TIME A SNAP IS PERFORMED.  WHEN H_SNAP REACHES
      170      170                     ZERO, NO FURTHER SNAPS WILL BE PERFORMED */
      171      171    1   DCL H_SAVE_SS UBIN WORD STATIC SYMDEF INIT(0);
      172      172                  /* SET NON-ZERO TO CAUSE SAVING SAFE STORE FRAME FOR
      173      173                     EIS-MULTIWORD INSTRUCTION AFTER EITHER AN INTERRUPT
      174      174                     OR A TIMER RUNOUT FAULT.  INTERRUPT FRAME IS SAVED
      175      175                     IN S_INT_SS IN EACH CPU'S PRIVATE PAGE OF STATIC DATA.
      176      176                     TIMER RUNOUT FRAME IS SAVED IN S_TRO_SS */
      177      177    1   DCL H_MAKE_IN_PROGRESS BIT(1) STATIC SYMDEF INIT('0'B);
      178      178                  /* MAKE CPU KEYIN IN PROGRESS */
      179      179    1   DCL H_MIXED_MP SBIN CONSTANT SYMDEF INIT(0);
      180      180                  /* NON-ZERO IF SYSTEM IS A MULTIPROCESSING SYSTEM WITH
      181      181                     DIFFERENT CPU TYPES AND AT LEAST ONE DPS 8/44 (ELS)  */
      182      182    1   DCL H_MIXED_INT (0:6) SBIN STATIC SYMDEF INIT(0*0);
      183      183                  /* MIR INTERRUPTS IN USER - INDEXED BY CPU TYPE */
      184      184    1   DCL H_MIXED_TRO (0:6) SBIN STATIC SYMDEF INIT(0*0);
      185      185                  /* MIR TIMER RUNOUT FAULTS - INDEXED BY CPU TYPE */
      186      186    1   DCL H_MIXED_FLT (0:6) SBIN STATIC SYMDEF INIT(0*0);
      187      187                  /* MIR OTHER FAULTS - INDEXED BY CPU TYPE */
      188      188    1   DCL H_MIXED_SSX (0:2) SBIN STATIC SYMDEF INIT(0*0);
      189      189                  /* SCHD FAILS IN SSX$XSCHD - INDEXED BY DESIRED CPU SAFE STORE TYPE */
      190      190    1   DCL H_MIXED_SSS (0:2) SBIN STATIC SYMDEF INIT(0*0);
      191      191                  /* PARK USER IN SSS$SEXIT - INDEXED BY DESIRED CPU SAFE STORE TYPE */
      192      192    1   DCL H_MIXED_RMIR (0:2) SBIN STATIC SYMDEF INIT(0*0);
      193      193                  /* RESET MIR - INDEXED BY DESIRED CPU SAFE STORE TYPE */
      194      194    1   DCL H_DUMMY UBIN STATIC SYMDEF INIT(0);
      195      195                         /* DUMMY WORD FOR DPS-E TO USE FOR STC2 WHEN UNLOCKING GATES */
      196      196    1   DCL H_RSW1 (0:7) BIT(36) STATIC SYMDEF ALIGNED INIT('0'B*0);
PL6.E3A0      #001=HF_DATA_D File=HF_DATA_D.:E05TSI                              TUE 07/29/97 22:24 Page:22   
      197      197                            /* RSW 1 DATA FOR EACH CPU IN SYSTEM - INDEXED BY S_PNO   */
      198      198    1   DCL H_RSW2 (0:7) BIT(36) STATIC SYMDEF ALIGNED INIT('0'B*0);
      199      199                            /* RSW 2 DATA FOR EACH CPU IN SYSTEM - INDEXED BY S_PNO   */
      200      200    1   DCL H_HRMODE(0:6) BIT(36) CONSTANT SYMDEF ALIGNED INIT(
      201      201    1         '000000000065'O,'000000000065'O,'000000000065'O,'0'B*3,'000000000065'O);
      202      202                            /* MODE REGISTER INITAL DATA - INDEXED BY S_PTYPE(S_PNO)  */
      203      203    1   DCL H_HRMODE_MASK(0:6) BIT(36) CONSTANT SYMDEF ALIGNED INIT(
      204      204    1         '000000000065'O,'000000000165'O,'000000000067'O,'0'B*0);
      205      205                  /* MODE REGISTER MASKS - USED TO IDENTIFY THOSE BITS WHICH
      206      206                     SHOULD BE EQUAL TO THE DATA IN H_HRMODE - INDEXED BY
      207      207                     S_PTYPE(S_PNO) */
      208      208    1   DCL H_LUFREG(0:6) BIT(36) STATIC SYMDEF ALIGNED INIT(
      209      209    1         '000000740000'O,'000000640000'O,'000000540000'O,
      210      210    1         '000000000000'O,'000000000001'O,'000000000001'O,'000000446000'O);
      211      211                  /* CACHE AND LUF MODE REGISTER INITIAL DATA - INDEXED
      212      212                     BY S_PTYPE(S_PNO) */
      213      213    1   DCL H_LUFREG_MASK(0:6) BIT(36) CONSTANT SYMDEF ALIGNED INIT(
      214      214    1         '000000740003'O,'000000640003'O,'000000540003'O,
      215      215    1         '000000000000'O,'000000000001'O,'000000000001'O,'000000446003'O);
      216      216                  /* CACHE AND LUF MODE REGISTER MASKS - USED TO IDENTIFY
      217      217                     THOSE BITS WHICH SHOULD BE EQUAL TO THE DATA IN
      218      218                     H_LUFREG - INDEXED BY S_PTYPE(S_PNO) */
      219      219    1   DCL H_RELOAD_CACHE UBIN WORD STATIC SYMDEF INIT(0);
      220      220                  /* COUNT OF THE NUMBER OF TIMES THAT THE CACHE MODE
      221      221                      REGISTER HAS BEEN RELOADED BY HFA$FLTREG   */
      222      222    1   DCL H_RELOAD_MODE UBIN WORD STATIC SYMDEF INIT(0);
      223      223                  /* COUNT OF THE NUMBER OF TIMES THAT THE HISTORY MODE
      224      224                     REGISTER HAS BEEN RELOADED BY HFA$FLTREG   */
      225      225    1   DCL 1 H_CNCTEVX SBIN STATIC SYMDEF INIT(0);
      226      226                 /* INDEX INTO H_CVCTEVBF OF NEXT AVAILABLE ENTRY */
      227      227    1   DCL 1 H_CNCTEVBF (0:15) BIT(72) STATIC SYMDEF DALIGNED INIT('0'B*0);
      228      228                 /* CIRCULAR EVENT BUFFER FOR LAST 16 CONNECT FAULTS */
      229      229    1   DCL H_CNCTEVGATE BIT(72) STATIC SYMDEF DALIGNED INIT('1'B);
      230      230                 /* GATE FOR CONNECT FAULT EVENT BUFFER */
      231      231    1   DCL 1 H_EDACHIST(0:63) STATIC SYMDEF,   /* EDAC SYMDROME HISTORY BUFFER*/
      232      232    1        2 SYND BIT(18) UNAL INIT('000000'O*0),
               232                 /* EDAC SYNDROME FROM STORE MODE        */
PL6.E3A0      #001=HF_DATA_D File=HF_DATA_D.:E05TSI                              TUE 07/29/97 22:24 Page:23   
      233      233    1        2 CT UBIN(18) UNAL INIT(0*0);      /* COUNT OF ERRORS AT THIS ADDRESS      */
      234      234    1   DCL H_EDACUTS(0:63) UBIN WORD STATIC SYMDEF INIT(0*0); /* EDAC ERROR UTS      */
      235      235    1   DCL H_FLTREG_MASK(0:6) BIT(36) CONSTANT SYMDEF ALIGNED INIT(
      236      236    1       '000000000010'O*2,'000000004030'O,'0'B*0);
      237      237                /* FAULT REGISTER MASKS - USED TO IDENTIFY THOSE BITS
      238      238                   IN THE FAULT REGISTER WHICH DO NOT CAUSE FAULTS, BUT
      239      239                   WHICH SHOULD BE LOGGED AS STATUS ONLY PROCESSOR
      240      240                   ERRORS.  INDEXED BY S_PTYPE(S_PNO)             */
      241      241    1   DCL H_EXTFLTREG_MASK(0:6) BIT(36) CONSTANT SYMDEF ALIGNED INIT(
      242      242    1       '017600000000'O*2,'556000000000'O,'0'B*0);
      243      243                /* EXTENDED FAULT REGISTER MASKS - USED TO IDENTRY THOSE BITS
      244      244                   WHICH SHOULD BE LOGGED AS STATUS ONLY PROCESSOR ERRORS.
      245      245                   INDEXED BY S_PTYPE(S_PNO).                     */
      246      246    1   DCL H_FLTREG(0:5) UBIN STATIC SYMDEF INIT(0*0);
      247      247                /* FAULT REGISTER DATA WHICH NEEDS TO BE LOGGED AS STATUS
      248      248                   ONLY PROCESSOR ERRORS.  INDEXED BY S_PNO       */
      249      249    1   DCL H_PERF_DATA (0:63) UBIN BYTE CALIGNED CONSTANT SYMDEF INIT(
      250      250    1         0*6,100,71,0*8,
      251      251    1         170,0*3,95,0*3,130,0*3,70,0*3,
      252      252    1        35,65,55,95,0*12,
      253      253    1         0*0);
      254      254                /* APPROX PERF LEVEL OF THE DIFFERENT CPU MODELS */
      255      255    1   DCL 1 H_DPS8000_CPU_CONF_REG DALIGNED STATIC SYMDEF,
      256      256    1         2 * BIT(1),
      257      257    1         2 PORT_A_ENABLED BIT(1),
      258      258    1         2 PORT_B_ENABLED BIT(1),
      259      259    1         2 PORT_A_INIT BIT(1),
      260      260    1         2 PORT_B_INIT BIT(1),
      261      261    1         2 ADDRESS_SPLIT UBIN(4) UNAL,
      262      262    1         2 * BIT(63);
      263      263    1   DCL 1 H_DPS8000_SCU_CONF_REG DALIGNED STATIC SYMDEF,
      264      264    1         2 * BIT(28) UNAL,
      265      265    1         2 PORTS(0:7) BIT(1) UNAL INIT('0'B*0),
      266      266    1         2 * BIT(36) UNAL;
      267      267    1   DCL 1 H_DPS8000_SCU_INFO (0:1) STATIC SYMDEF ALIGNED,
      268      268    1         2 LOWER_BOUND UBIN HALF UNAL INIT(0*0),
      269      269             /* Lower bound of SCU - modulo 1MW */
PL6.E3A0      #001=HF_DATA_D File=HF_DATA_D.:E05TSI                              TUE 07/29/97 22:24 Page:24   
      270      270    1         2 UPPER_BOUND UBIN HALF UNAL INIT(0*0),
      271      271             /* Upper bound of SCU - module 1MW */
      272      272    1         2 PAGES UBIN HALF UNAL INIT(0*0),
      273      273            /* Number of pages left to release or return */
      274      274    1         2 SCU_STATUS,
      275      275    1           3 NOT_CONFIG BIT(1) UNAL INIT('0'B*0),
      276      276             /* SCU not configured            */
      277      277    1           3 REL_BIT BIT(1) UNAL INIT('0'B*0),
      278      278             /* SCU released                  */
      279      279    1           3 REL_IN_PROGRESS BIT(1) UNAL INIT('0'B*0),
      280      280             /* Memory release in progress   */
      281      281    1           3 RET_IN_PROGRESS BIT(1) UNAL INIT('0'B*0),
      282      282             /* Memory return in progress    */
      283      283    1           3 LOW_MEM BIT(1) UNAL INIT('0'B*0),
      284      284             /* Set if this is low memory */
      285      285    1           3 * BIT(13) UNAL INIT('0'B*0);
      286      286    1   DCL H_DPS8000_CI_TABLE (0:3) UBIN STATIC SYMDEF;
      287      287        /* THIS TABLE IS USED TO MAP THE PORT NUMBER INTO ITS ASSOCIATED
      288      288           CONNECT TABLE ENTRY
      289      289        */
      290      290    1   DCL H_DPS8000_CONFIG_NAME CHAR(12) STATIC SYMDEF INIT(' ');
      291      291        /* THIS CHARACTER STRING CONTAINS THE NAME OF THE CURRENT CONFIG FILE */
      292      292    1   DCL 1 H_RPM_CONNECT_TABLE  DALIGNED STATIC SYMDEF,
      293      293    1         2 ENTRI(0:23) UNAL,
      294      294    1           3 PORT# UBIN(3) UNAL,
      295      295    1           3 VALID BIT(1) UNAL,
      296      296    1           3 MBZ BIT(1) UNAL,
      297      297    1           3 * BIT(1) UNAL,
      298      298    1           3 IMXID UBIN(2) UNAL,
      299      299    1           3 SYSID UBIN(4) UNAL;
      300      300              /* THE CONNECT TABLE IS USED TO MAP C($A)[18-35] INTO A PORT
      301      301                 IT IS LOADED INTO THE CPU SCRATCHPAD AREA WITH AN LCON
      302      302                 INSTRUCTION AFTER TIGR HAS THE CONFIG.
      303      303              0-3   (RFU)  WILL USE ENTRY 4-7
      304      304                 4  (CPU0)  "    "    "   8
      305      305                 5  (CPU1)  "    "    "   9
      306      306                 6  (CPU2)  "    "    "   10
PL6.E3A0      #001=HF_DATA_D File=HF_DATA_D.:E05TSI                              TUE 07/29/97 22:24 Page:25   
      307      307                 7  (CPU3)  "    "    "   11
      308      308              8-135 (IMX0)  "    "    "   0
      309      309            136-263 (IMX1)  "    "    "   1
      310      310            264-391 (IMX3)  "    "    "   2
      311      311            392-519 (IMX3)  "    "    "   3
      312      312                          */
      313      313    1   DCL H_MAX_PERF UBIN WORD CONSTANT SYMDEF INIT(1700);
      314      314    1   DCL H_PERF (0:7) UBIN WORD STATIC SYMDEF INIT(0*0);
      315      315                /* APPROX PERF LEVEL OF EACH RUNNING CPU.  INDEXED BY S_PNO */
      316      316    1   DCL EPU_MASK(0:3) BIT(36) ALIGNED STATIC SYMDEF INIT(
      317      317    1        '200000000000'O,'000000200000'O,'100000000000'O,'000000100000'O);
      318      318        /* EPU0-3 presence bits in conf register on S1000 */
      319      319    1   DCL H_TIME_CORR BIT(72) DALIGNED STATIC SYMDEF;
               319            /* Time correction value for MSOS DATE/TIME command */
      320      320
      321      321    1   DCL HW_PERF(0:6) UBIN WORD CONSTANT SYMDEF INIT(0*4, 1700*2, 260);
      322      322    1   DCL HW_PERF_SUB(0:6) UBIN WORD CONSTANT SYMDEF INIT(0*4, 1100*2, 170);
      323      323
      324      324    1   DCL HW_TYPE UBIN WORD STATIC SYMDEF;
      325      325    1   DCL HW_PTB_UNITS SBIN WORD STATIC SYMDEF INIT(64);
      326      326    1   DCL HW_IOPTP_UNITS SBIN WORD STATIC SYMDEF INIT(64);
      327      327    1   DCL HW_WSQ0PT BIT(1) ALIGNED STATIC SYMDEF INIT('0'B);
      328      328    1   DCL HW_LOAD_FW BIT(1) ALIGNED STATIC SYMDEF INIT('1'B);
      329      329    1   DCL HW_TIME_LEGAL BIT(1) ALIGNED STATIC SYMDEF INIT('1'B);
      330      330    1   DCL HW_SECT_PT BIT(1) ALIGNED STATIC SYMDEF INIT('0'B);
      331      331    1   DCL HW_FRAG_PT BIT(1) ALIGNED STATIC SYMDEF INIT('1'B);
      332      332    1   DCL HW_IOP BIT(1) ALIGNED STATIC SYMDEF INIT('0'B);
      333      333    1   DCL HW_EXT_STATUS BIT(1) ALIGNED STATIC SYMDEF INIT('1'B);
      334      334    1   DCL HW_SMART_CACHE BIT(1) ALIGNED STATIC SYMDEF INIT('1'B);
      335      335    1   DCL HW_ES BIT(1) ALIGNED STATIC SYMDEF INIT('1'B);
      336      336    1   DCL HW_EI BIT(1) ALIGNED STATIC SYMDEF INIT('0'B);
      337      337    1   DCL HW_PROG_SCU BIT(1) ALIGNED STATIC SYMDEF INIT('0'B);
      338      338    1   DCL HW_EDAC BIT(1) ALIGNED STATIC SYMDEF INIT('1'B);
      339      339    1   DCL HW_FLTIC_OK BIT(1) ALIGNED STATIC SYMDEF INIT('0'B);
      340      340    1   DCL HW_NORM_CLOCK BIT(1) ALIGNED STATIC SYMDEF INIT('1'B);
      341      341    1   DCL HW_CHANS UBIN WORD ALIGNED STATIC SYMDEF INIT(64);
      342      342    1   DCL HW_IMX BIT(1) ALIGNED STATIC SYMDEF INIT('0'B);
PL6.E3A0      #001=HF_DATA_D File=HF_DATA_D.:E05TSI                              TUE 07/29/97 22:24 Page:26   
      343      343    1   END HF_DATA_D;

PL6.E3A0      #001=HF_DATA_D File=HF_DATA_D.:E05TSI                              TUE 07/29/97 22:24 Page:27   
      No diagnostics issued in procedure HF_DATA_D.
PL6.E3A0      #001=HF_DATA_D File=HF_DATA_D.:E05TSI                              TUE 07/29/97 22:24 Page:28   

 **** Variables and constants ****


   No code generated for procedure HF_DATA_D .
   Procedure HF_DATA_D is declared NOAUTO and requires 388 words of local(STATIC) storage.

    No errors detected in file HF_DATA_D.:E05TSI    .
PL6.E3A0      #001=HF_DATA_D File=HF_DATA_D.:E05TSI                              TUE 07/29/97 22:24 Page:29   
          *** CROSS REFERENCE LISTING ***
**     DENOTES     IDENTIFIER DEFINITION
<<                 IDENTIFIER'S VALUE SET
>>                 IDENTIFIER'S VALUE USED
<>                 IDENTIFIER SET AND/OR USED
--                 IDENTIFIER REFERENCED
PL6.E3A0      #001=HF_DATA_D File=HF_DATA_D.:E05TSI                              TUE 07/29/97 22:24 Page:30   
          MINI XREF LISTING

