#include <driver/io.h>
#include <virtio/virtio.h>

/// The maximum number of virtqueues.
#define NUM_VIRTQS_MAX 8

static struct virtio_virtq virtqs[NUM_VIRTQS_MAX];
static offset_t notify_off_multiplier;
io_t common_cfg_io = NULL;
offset_t common_cfg_off;
io_t device_cfg_io = NULL;
offset_t device_cfg_off;
io_t notify_struct_io = NULL;
offset_t notify_cap_off;
io_t isr_struct_io = NULL;
offset_t isr_cap_off;

static uint8_t read_device_status(void) {
    return VIRTIO_COMMON_CFG_READ8(device_status);
}

static void write_device_status(uint8_t value) {
    VIRTIO_COMMON_CFG_WRITE8(device_status, value);
}

static void virtq_set_desc_paddr(uint64_t paddr) {
    VIRTIO_COMMON_CFG_WRITE32(queue_desc_lo, paddr & 0xffffffff);
    VIRTIO_COMMON_CFG_WRITE32(queue_desc_hi, paddr >> 32);
}

static void virtq_set_driver_paddr(uint64_t paddr) {
    VIRTIO_COMMON_CFG_WRITE32(queue_driver_lo, paddr & 0xffffffff);
    VIRTIO_COMMON_CFG_WRITE32(queue_driver_hi, paddr >> 32);
}

static void virtq_set_device_paddr(uint64_t paddr) {
    VIRTIO_COMMON_CFG_WRITE32(queue_device_lo, paddr & 0xffffffff);
    VIRTIO_COMMON_CFG_WRITE32(queue_device_hi, paddr >> 32);
}

static uint16_t virtio_num_virtqueues(void) {
    return VIRTIO_COMMON_CFG_READ16(num_queues);
}

void virtio_activate(void) {
    write_device_status(read_device_status() | VIRTIO_STATUS_DRIVER_OK);
}

/// Reads the ISR status and de-assert an interrupt
/// ("4.1.4.5 ISR status capability").
uint8_t virtio_read_isr_status(void) {
    return io_read8(isr_struct_io, isr_cap_off);
}

void virtq_select(unsigned index) {
    VIRTIO_COMMON_CFG_WRITE8(queue_select, index);
}

void virtq_init(unsigned index) {
    virtq_select(index);

    size_t num_descs = virtq_size();
    ASSERT(num_descs < 1024 && "too large queue size");

    offset_t queue_notify_off =
        notify_cap_off + VIRTIO_COMMON_CFG_READ16(queue_notify_off) * notify_off_multiplier;

    // Allocate the descriptor area.
    size_t descs_size = num_descs * sizeof(struct virtq_desc);
    dma_t descs_dma =
        dma_alloc(descs_size, DMA_ALLOC_TO_DEVICE | DMA_ALLOC_FROM_DEVICE);
    memset(dma_buf(descs_dma), 0, descs_size);

    // Allocate the driver area.
    dma_t driver_dma =
        dma_alloc(sizeof(struct virtq_event_suppress), DMA_ALLOC_TO_DEVICE);
    memset(dma_buf(driver_dma), 0, sizeof(struct virtq_event_suppress));

    // Allocate the device area.
    dma_t device_dma =
        dma_alloc(sizeof(struct virtq_event_suppress), DMA_ALLOC_TO_DEVICE);
    memset(dma_buf(device_dma), 0, sizeof(struct virtq_event_suppress));

    // Register physical addresses.
    virtq_set_desc_paddr(dma_daddr(descs_dma));
    virtq_set_driver_paddr(dma_daddr(driver_dma));
    virtq_set_device_paddr(dma_daddr(device_dma));
    VIRTIO_COMMON_CFG_WRITE16(queue_enable, 1);

    virtqs[index].index = index;
    virtqs[index].descs_dma = descs_dma;
    virtqs[index].descs = (struct virtq_desc *) dma_buf(descs_dma);
    virtqs[index].num_descs = num_descs;
    virtqs[index].queue_notify_off = queue_notify_off;
    virtqs[index].next_avail = 0;
    virtqs[index].next_used = 0;
    virtqs[index].avail_wrap_counter = 1;
    virtqs[index].used_wrap_counter = 1;
}

uint16_t virtq_size(void) {
    VIRTIO_COMMON_CFG_WRITE16(queue_size, 4); // FIXME:
    return VIRTIO_COMMON_CFG_READ16(queue_size);
}

struct virtq_desc *vq_desc(struct virtio_virtq *vq, unsigned index) {
    return &vq->descs[index];
}

struct virtio_virtq *virtq_get(unsigned index) {
    return &virtqs[index];
}

void virtq_notify(struct virtio_virtq *vq) {
    io_write16(notify_struct_io, vq->queue_notify_off, vq->index);
}

bool virtq_is_desc_free(struct virtio_virtq *vq, struct virtq_desc *desc) {
    int avail = !!(desc->flags & VIRTQ_DESC_F_AVAIL);
    int used = !!(desc->flags & VIRTQ_DESC_F_USED);
    return avail == used;
}

bool virtq_is_desc_used(struct virtio_virtq *vq, struct virtq_desc *desc) {
    int avail = !!(desc->flags & VIRTQ_DESC_F_AVAIL);
    int used = !!(desc->flags & VIRTQ_DESC_F_USED);
    return avail == used && used == vq->used_wrap_counter;
}

int virtq_alloc(struct virtio_virtq *vq, size_t len) {
    int index = vq->next_avail;
    struct virtq_desc *desc = &vq->descs[index];

    if (!virtq_is_desc_free(vq, desc)) {
        // The desciptor is not free.
        return -1;
    }

    desc->flags =
        (vq->avail_wrap_counter << VIRTQ_DESC_F_AVAIL_SHIFT)
        | (!vq->avail_wrap_counter << VIRTQ_DESC_F_USED_SHIFT);
    desc->len = len;
    desc->id = index;

    vq->next_avail++;
    if (vq->next_avail == vq->num_descs) {
        vq->avail_wrap_counter ^= 1;
        vq->next_avail = 0;
    }

    return index;
}

struct virtq_desc *virtq_pop_desc(struct virtio_virtq *vq) {
    struct virtq_desc *desc = &vq->descs[vq->next_used];
    INFO("pop index = %d: flags=%x, wrap=%d [%s]", vq->next_used, desc->flags, vq->used_wrap_counter,
        !virtq_is_desc_used(vq, desc) ? "empty" : "full");
    if (!virtq_is_desc_used(vq, desc)) {
        return NULL;
    }

    DBG("pop index = %d: max=%d, %d", vq->next_used, vq->num_descs, vq->next_used == vq->num_descs - 1);
    return desc;
}

void virtq_push_desc(struct virtio_virtq *vq, struct virtq_desc *desc) {
    desc->len = vq->buffer_size;
    desc->flags =
        VIRTQ_DESC_F_WRITE
        | (!vq->used_wrap_counter << VIRTQ_DESC_F_AVAIL_SHIFT)
        | (vq->used_wrap_counter << VIRTQ_DESC_F_USED_SHIFT);

    vq->next_used++;
    if (vq->next_used == vq->num_descs) {
        vq->used_wrap_counter ^= 1;
        vq->next_used = 0;
    }
}

void virtq_populate_buffers(struct virtio_virtq *vq, size_t buffer_size) {
    dma_t dma =dma_alloc(buffer_size * vq->num_descs, DMA_ALLOC_FROM_DEVICE);
    vq->buffers_dma = dma;
    vq->buffers = dma_buf(dma);
    vq->buffer_size = buffer_size;

    for (int i = 0; i < vq->num_descs; i++) {
        vq->descs[i].id = i;
        vq->descs[i].addr = dma_daddr(dma) + (buffer_size * i);
        vq->descs[i].len = buffer_size;
        vq->descs[i].flags = 0;
    }
}

void virtio_negotiate_feature(uint64_t features) {
    features |= VIRTIO_F_VERSION_1 | VIRTIO_F_RING_PACKED;

    // Select and set feature bits 0 to 31.
    VIRTIO_COMMON_CFG_WRITE32(driver_feature_select, 0);
    VIRTIO_COMMON_CFG_WRITE32(driver_feature, features & 0xffffffff);

    // Select and set feature bits 32 to 63.
    VIRTIO_COMMON_CFG_WRITE32(driver_feature_select, 1);
    VIRTIO_COMMON_CFG_WRITE32(driver_feature, features >> 32);

    write_device_status(read_device_status() | VIRTIO_STATUS_FEAT_OK);
    ASSERT((read_device_status() & VIRTIO_STATUS_FEAT_OK) != 0);
}

uint64_t virtio_device_features(void) {
    // Select and read feature bits 0 to 31.
    VIRTIO_COMMON_CFG_WRITE32(driver_feature_select, 0);
    uint32_t feats_lo =
        VIRTIO_COMMON_CFG_READ32(driver_feature);

    // Select and read feature bits 32 to 63.
    VIRTIO_COMMON_CFG_WRITE32(driver_feature_select, 1);
    uint32_t feats_hi =
        VIRTIO_COMMON_CFG_READ32(driver_feature);

    return (((uint64_t) feats_hi) << 32) | feats_lo;
}

static task_t dm_server;

uint32_t pci_config_read(handle_t device, unsigned offset, unsigned size) {
    struct message m;
    m.type = DM_PCI_READ_CONFIG_MSG;
    m.dm_pci_read_config.handle = device;
    m.dm_pci_read_config.offset = offset;
    m.dm_pci_read_config.size = size;
    ASSERT_OK(ipc_call(dm_server, &m));
    return m.dm_pci_read_config_reply.value;
}

error_t virtio_pci_init(int device_type, uint8_t *irq) {
    // Search the PCI bus for a virtio device...
    dm_server = ipc_lookup("dm");
    struct message m;
    m.type = DM_ATTACH_PCI_DEVICE_MSG;
    m.dm_attach_pci_device.vendor_id = 0x1af4;
    m.dm_attach_pci_device.device_id = 0x1000;
    ASSERT_OK(ipc_call(dm_server, &m));
    handle_t pci_device = m.dm_attach_pci_device_reply.handle;

    // Walk capabilities list. A capability consists of the following fields
    // (from "4.1.4 Virtio Structure PCI Capabilities"):
    //
    // struct virtio_pci_cap {
    //     u8 cap_vndr;    /* Generic PCI field: PCI_CAP_ID_VNDR */
    //     u8 cap_next;    /* Generic PCI field: next ptr. */
    //     u8 cap_len;     /* Generic PCI field: capability length */
    //     u8 cfg_type;    /* Identifies the structure. */
    //     u8 bar;         /* Where to find it. */
    //     u8 padding[3];  /* Pad to full dword. */
    //     le32 offset;    /* Offset within bar. */
    //     le32 length;    /* Length of the structure, in bytes. */
    // };
    uint8_t cap_off = pci_config_read(pci_device, 0x34, sizeof(uint8_t));
    while (cap_off != 0) {
        uint8_t cap_id = pci_config_read(pci_device, cap_off, sizeof(uint8_t));
        uint8_t cfg_type = pci_config_read(pci_device, cap_off + 3, sizeof(uint8_t));
        uint8_t bar_index = pci_config_read(pci_device, cap_off + 4, sizeof(uint8_t));

        TRACE("cap_id=%x, cfg_type=%x, bar_index=%d", cap_id, cfg_type, bar_index);

        if (cap_id == 9 && cfg_type == VIRTIO_PCI_CAP_COMMON_CFG) {
            uint32_t bar = pci_config_read(pci_device, 0x10 + 4 * bar_index, 4);
            ASSERT((bar & 1) == 0 && "only supports memory-mapped I/O access for now");
            uint32_t bar_base = bar & ~0xf;
            size_t size = pci_config_read(pci_device, cap_off + 12, 4);
            common_cfg_off = pci_config_read(pci_device, cap_off + 8, 4);
            common_cfg_io = io_alloc_memory_fixed(
                bar_base,
                ALIGN_UP(common_cfg_off + size, PAGE_SIZE),
                IO_ALLOC_CONTINUOUS
            );
        }

        if (cap_id == 9 && cfg_type == VIRTIO_PCI_CAP_DEVICE_CFG) {
            // Device-specific configuration space.
            uint32_t bar = pci_config_read(pci_device, 0x10 + 4 * bar_index, 4);
            ASSERT((bar & 1) == 0 && "only supports memory-mapped I/O access for now");
            uint32_t bar_base = bar & ~0xf;
            size_t size = pci_config_read(pci_device, cap_off + 12, 4);
            device_cfg_off = pci_config_read(pci_device, cap_off + 8, 4);
            device_cfg_io = io_alloc_memory_fixed(
                bar_base,
                ALIGN_UP(device_cfg_off + size, PAGE_SIZE),
                IO_ALLOC_CONTINUOUS
            );
        }

        if (cap_id == 9 && cfg_type == VIRTIO_PCI_CAP_NOTIFY_CFG) {
            // Notification structure:
            //
            // struct virtio_pci_notify_cap {
            //     struct virtio_pci_cap cap;
            //     le32 notify_off_multiplier; /* Multiplier for queue_notify_off. */
            // };
            notify_cap_off = pci_config_read(pci_device, cap_off + 8, 4);
            notify_off_multiplier =
                pci_config_read(pci_device, cap_off + 16, 4);
            uint32_t bar = pci_config_read(pci_device, 0x10 + 4 * bar_index, 4);
            ASSERT((bar & 1) == 0 && "only supports memory-mapped I/O access for now");
            uint32_t bar_base = bar & ~0xf;
            size_t size = pci_config_read(pci_device, cap_off + 12, 4);
            notify_struct_io = io_alloc_memory_fixed(
                bar_base,
                ALIGN_UP(notify_cap_off + size, PAGE_SIZE),
                IO_ALLOC_CONTINUOUS
            );
        }

        if (cap_id == 9 && cfg_type == VIRTIO_PCI_CAP_ISR_CFG) {
            // Notification structure:
            //
            // struct virtio_isr_cap {
            //     u8 isr_status;
            // };
            isr_cap_off = pci_config_read(pci_device, cap_off + 8, 4);
            uint32_t bar = pci_config_read(pci_device, 0x10 + 4 * bar_index, 4);
            ASSERT((bar & 1) == 0 && "only supports memory-mapped I/O access for now");
            uint32_t bar_base = bar & ~0xf;
            size_t size = pci_config_read(pci_device, cap_off + 12, 4);
            isr_struct_io = io_alloc_memory_fixed(
                bar_base,
                ALIGN_UP(isr_cap_off + size, PAGE_SIZE),
                IO_ALLOC_CONTINUOUS
            );
        }

        cap_off = pci_config_read(pci_device, cap_off + 1, sizeof(uint8_t));
    }

    if (!common_cfg_io || !device_cfg_io || !notify_struct_io || !isr_struct_io) {
        WARN_DBG("missing a BAR for the device access");
        return ERR_NOT_FOUND;
    }

    // Read the IRQ vector.
    *irq = pci_config_read(pci_device, 0x3c, sizeof(uint8_t));

    // "3.1.1 Driver Requirements: Device Initialization"
    write_device_status(0); // Reset the device.
    write_device_status(read_device_status() | VIRTIO_STATUS_ACK);
    write_device_status(read_device_status() | VIRTIO_STATUS_DRIVER);

    return OK;
}

/// Initializes virtqueues.
void virtio_init_virtqueues(void) {
    unsigned num_virtq = virtio_num_virtqueues();
    ASSERT(num_virtq < NUM_VIRTQS_MAX);
    for (unsigned i = 0; i < num_virtq; i++) {
        virtq_init(i);
    }
}
