
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001102                       # Number of seconds simulated
sim_ticks                                  1101925500                       # Number of ticks simulated
final_tick                               2255541568000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               27896721                       # Simulator instruction rate (inst/s)
host_op_rate                                 27896653                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              313727359                       # Simulator tick rate (ticks/s)
host_mem_usage                                 734408                       # Number of bytes of host memory used
host_seconds                                     3.51                       # Real time elapsed on the host
sim_insts                                    97983059                       # Number of instructions simulated
sim_ops                                      97983059                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       344064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       921216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1265280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       344064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        344064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       583680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          583680                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         5376                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        14394                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19770                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9120                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    312238895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    836005701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1148244595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    312238895                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        312238895                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       529690982                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            529690982                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       529690982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    312238895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    836005701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1677935577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       19770                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9120                       # Number of write requests accepted
system.mem_ctrls.readBursts                     19770                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9120                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1264320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  582272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1265280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               583680                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              490                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1101885500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 19770                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9120                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         6750                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    273.170963                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   165.142241                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   302.040010                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2633     39.01%     39.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1793     26.56%     65.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          732     10.84%     76.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          359      5.32%     81.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          247      3.66%     85.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          148      2.19%     87.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          133      1.97%     89.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           80      1.19%     90.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          625      9.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6750                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          560                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.264286                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.385857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     22.961619                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             26      4.64%      4.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           182     32.50%     37.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            95     16.96%     54.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            85     15.18%     69.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            71     12.68%     81.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            28      5.00%     86.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            23      4.11%     91.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            11      1.96%     93.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            10      1.79%     94.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             9      1.61%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             5      0.89%     97.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            6      1.07%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.18%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.36%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.18%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.18%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            2      0.36%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.18%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-231            1      0.18%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           560                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          560                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.246429                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.232078                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.710253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              494     88.21%     88.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10      1.79%     90.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               41      7.32%     97.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               14      2.50%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           560                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    331049250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               701455500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   98775000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16757.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35507.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1147.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       528.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1148.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    529.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.81                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.64                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    15608                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    6479                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.04                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      38140.72                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 26112240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 14247750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                76143600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               36573120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             71706960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            712133775                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             34194000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              971111445                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            884.338997                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     52110000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      36660000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1009365000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 24706080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 13480500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                77461800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               22051440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             71706960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            722210805                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             25354500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              956972085                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            871.463042                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     37401750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      36660000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1024157750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2781                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      635     49.15%     49.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.08%     49.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     656     50.77%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1292                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       633     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.08%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      633     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1267                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               1003836500     91.22%     91.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1379000      0.13%     91.35% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31                95205000      8.65%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           1100420500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996850                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.964939                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.980650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.56%      5.56% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.11%     16.67% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.11%     27.78% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.56%     33.33% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.56%     38.89% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.56%     44.44% # number of syscalls executed
system.cpu.kern.syscall::45                         3     16.67%     61.11% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.56%     66.67% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.56%     72.22% # number of syscalls executed
system.cpu.kern.syscall::71                         4     22.22%     94.44% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     18                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   118      8.10%      8.10% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.41%      8.51% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1107     75.98%     84.49% # number of callpals executed
system.cpu.kern.callpal::rdps                       3      0.21%     84.69% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.07%     84.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.07%     84.83% # number of callpals executed
system.cpu.kern.callpal::rti                      184     12.63%     97.46% # number of callpals executed
system.cpu.kern.callpal::callsys                   33      2.26%     99.73% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.27%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1457                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               302                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 181                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 181                      
system.cpu.kern.mode_good::user                   181                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.599338                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.749482                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          776042000     70.52%     70.52% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            324371500     29.48%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             22745                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              195221                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             22745                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.583029                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     6.883047                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   249.116953                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.026887                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.973113                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          149                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1220857                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1220857                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       134409                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          134409                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        57112                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          57112                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2098                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2098                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2378                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2378                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       191521                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           191521                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       191521                       # number of overall hits
system.cpu.dcache.overall_hits::total          191521                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        33821                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33821                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        69132                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        69132                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          578                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          578                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       102953                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         102953                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       102953                       # number of overall misses
system.cpu.dcache.overall_misses::total        102953                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   1682516499                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1682516499                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   4775979147                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4775979147                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     25036750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     25036750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   6458495646                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6458495646                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   6458495646                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6458495646                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       168230                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       168230                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       126244                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       126244                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2676                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2676                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       294474                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       294474                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       294474                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       294474                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.201040                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.201040                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.547606                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.547606                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.215994                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.215994                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.349617                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.349617                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.349617                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.349617                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 49747.686319                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49747.686319                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 69084.926619                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69084.926619                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 43316.176471                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 43316.176471                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 62732.466718                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62732.466718                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 62732.466718                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62732.466718                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       393356                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              7765                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    50.657566                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        13998                       # number of writebacks
system.cpu.dcache.writebacks::total             13998                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        20970                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        20970                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        59620                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        59620                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          195                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          195                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        80590                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        80590                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        80590                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        80590                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        12851                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12851                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9512                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9512                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          383                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          383                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        22363                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22363                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        22363                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22363                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    604123001                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    604123001                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    743502740                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    743502740                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     13705500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     13705500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1347625741                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1347625741                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1347625741                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1347625741                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.076389                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.076389                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.075346                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.075346                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.143124                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.143124                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.075942                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.075942                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.075942                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.075942                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 47009.804762                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47009.804762                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 78164.711943                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78164.711943                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 35784.595300                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35784.595300                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 60261.402361                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60261.402361                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 60261.402361                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60261.402361                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             12273                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.998867                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              259073                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             12273                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             21.109183                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst     4.655353                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   251.343514                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.018185                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.981811                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          130                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            693211                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           693211                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       155524                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          155524                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       155524                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           155524                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       155524                       # number of overall hits
system.cpu.icache.overall_hits::total          155524                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        14710                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         14710                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        14710                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          14710                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        14710                       # number of overall misses
system.cpu.icache.overall_misses::total         14710                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    679771454                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    679771454                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    679771454                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    679771454                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    679771454                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    679771454                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       170234                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       170234                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       170234                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       170234                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       170234                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       170234                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.086410                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.086410                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.086410                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.086410                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.086410                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.086410                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 46211.519646                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46211.519646                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 46211.519646                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46211.519646                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 46211.519646                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46211.519646                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2596                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                56                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    46.357143                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         2435                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2435                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         2435                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2435                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         2435                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2435                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        12275                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        12275                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        12275                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        12275                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        12275                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        12275                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    536730287                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    536730287                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    536730287                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    536730287                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    536730287                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    536730287                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.072107                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.072107                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.072107                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.072107                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.072107                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.072107                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 43725.481629                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43725.481629                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 43725.481629                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43725.481629                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 43725.481629                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43725.481629                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   1                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                        8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 2000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                1000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     19808                       # number of replacements
system.l2.tags.tagsinuse                  4020.651314                       # Cycle average of tags in use
system.l2.tags.total_refs                       18820                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     19808                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.950121                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1701.073967                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         45.823627                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         57.651422                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1063.063287                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  1153.039010                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.415301                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.011187                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.014075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.259537                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.281504                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981604                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4000                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          220                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2885                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          877                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    225380                       # Number of tag accesses
system.l2.tags.data_accesses                   225380                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         6894                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         7168                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   14062                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13998                       # number of Writeback hits
system.l2.Writeback_hits::total                 13998                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         1183                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1183                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          6894                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          8351                       # number of demand (read+write) hits
system.l2.demand_hits::total                    15245                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         6894                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         8351                       # number of overall hits
system.l2.overall_hits::total                   15245                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         5376                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         6060                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 11436                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data         8334                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8334                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         5376                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        14394                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19770                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         5376                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        14394                       # number of overall misses
system.l2.overall_misses::total                 19770                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    451840000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    527107000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       978947000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    720357000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     720357000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    451840000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   1247464000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1699304000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    451840000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   1247464000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1699304000                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        12270                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        13228                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               25498                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13998                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13998                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9517                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9517                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        12270                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        22745                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                35015                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        12270                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        22745                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               35015                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.438142                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.458119                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.448506                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.875696                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.875696                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.438142                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.632842                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.564615                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.438142                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.632842                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.564615                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 84047.619048                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 86981.353135                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 85602.221056                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 86435.925126                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86435.925126                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 84047.619048                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 86665.555092                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85953.667172                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 84047.619048                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 86665.555092                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85953.667172                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9120                       # number of writebacks
system.l2.writebacks::total                      9120                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         5376                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         6060                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            11436                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         8334                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8334                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         5376                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        14394                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19770                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         5376                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        14394                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19770                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    384510000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    451269500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    835779500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    617282500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    617282500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    384510000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   1068552000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1453062000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    384510000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   1068552000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1453062000                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       210500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.438142                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.458119                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.448506                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.875696                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.875696                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.438142                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.632842                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.564615                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.438142                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.632842                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.564615                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 71523.437500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 74466.914191                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 73083.202169                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 74067.974562                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74067.974562                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 71523.437500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 74235.931638                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73498.330804                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 71523.437500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 74235.931638                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73498.330804                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       210500                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       210500                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               11436                       # Transaction distribution
system.membus.trans_dist::ReadResp              11436                       # Transaction distribution
system.membus.trans_dist::WriteReq                  1                       # Transaction distribution
system.membus.trans_dist::WriteResp                 1                       # Transaction distribution
system.membus.trans_dist::Writeback              9120                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8334                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8334                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        48660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        48662                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  48662                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1848960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1848968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1848968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             28891                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   28891    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               28891                       # Request fanout histogram
system.membus.reqLayer0.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            70949500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy          104647000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              9.5                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          258391                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       209740                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        13461                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups        99911                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           77053                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     77.121638                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           16063                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          558                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               213654                       # DTB read hits
system.switch_cpus.dtb.read_misses               3359                       # DTB read misses
system.switch_cpus.dtb.read_acv                    22                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            64784                       # DTB read accesses
system.switch_cpus.dtb.write_hits              138915                       # DTB write hits
system.switch_cpus.dtb.write_misses              1381                       # DTB write misses
system.switch_cpus.dtb.write_acv                   58                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           26524                       # DTB write accesses
system.switch_cpus.dtb.data_hits               352569                       # DTB hits
system.switch_cpus.dtb.data_misses               4740                       # DTB misses
system.switch_cpus.dtb.data_acv                    80                       # DTB access violations
system.switch_cpus.dtb.data_accesses            91308                       # DTB accesses
system.switch_cpus.itb.fetch_hits               62398                       # ITB hits
system.switch_cpus.itb.fetch_misses              1420                       # ITB misses
system.switch_cpus.itb.fetch_acv                   10                       # ITB acv
system.switch_cpus.itb.fetch_accesses           63818                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  2203851                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       439549                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1333802                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              258391                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        93116                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               1204325                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           36692                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles          463                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        38060                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          116                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            170235                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          8409                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1700859                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.784193                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.136092                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          1456515     85.63%     85.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            16355      0.96%     86.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            26826      1.58%     88.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            17675      1.04%     89.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            44569      2.62%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            10938      0.64%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            18685      1.10%     93.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             8674      0.51%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           100622      5.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1700859                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.117245                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.605214                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           336909                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       1154739                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            156864                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         35389                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          16957                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        14673                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1434                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1135593                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4606                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          16957                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           355773                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          447400                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       466957                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            172381                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        241390                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1075983                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1059                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          24402                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          15115                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         169707                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       723866                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1371848                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1368440                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         2991                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        493885                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           229973                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        31933                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3731                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            232484                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       203812                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       150893                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        37099                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        20190                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded             978118                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        28091                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued            930785                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1548                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       278922                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       154505                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        19353                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1700859                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.547244                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.273018                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1327049     78.02%     78.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       142113      8.36%     86.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        74930      4.41%     90.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        62940      3.70%     94.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        49219      2.89%     97.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        24154      1.42%     98.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        13160      0.77%     99.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4966      0.29%     99.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2328      0.14%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1700859                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1441      4.57%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          18082     57.38%     61.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11991     38.05%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          460      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        538483     57.85%     57.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          755      0.08%     57.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     57.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1256      0.13%     58.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     58.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     58.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     58.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          230      0.02%     58.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     58.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     58.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     58.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     58.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     58.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     58.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     58.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     58.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     58.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     58.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     58.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     58.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       227782     24.47%     82.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       142488     15.31%     97.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        19331      2.08%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         930785                       # Type of FU issued
system.switch_cpus.iq.rate                   0.422345                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               31514                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.033857                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      3586501                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1281326                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       857450                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         8989                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         4818                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4232                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses         957152                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            4687                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         8284                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        65442                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          149                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1077                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        22086                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        40551                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          16957                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          155365                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        254654                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts      1027383                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         5062                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        203812                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       150893                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        22570                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1556                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        252279                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1077                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         2531                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        14177                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        16708                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts        915326                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        218263                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        15458                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 21174                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               358984                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           123683                       # Number of branches executed
system.switch_cpus.iew.exec_stores             140721                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.415330                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 870336                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                861682                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            414065                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            553293                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.390989                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.748365                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       276750                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8738                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        14853                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1652314                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.449041                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.397394                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1386364     83.90%     83.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       121850      7.37%     91.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        48913      2.96%     94.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        20482      1.24%     95.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        21523      1.30%     96.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         9207      0.56%     97.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         7628      0.46%     97.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         7836      0.47%     98.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        28511      1.73%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1652314                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       741957                       # Number of instructions committed
system.switch_cpus.commit.committedOps         741957                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 267177                       # Number of memory references committed
system.switch_cpus.commit.loads                138370                       # Number of loads committed
system.switch_cpus.commit.membars                4188                       # Number of memory barriers committed
system.switch_cpus.commit.branches              98742                       # Number of branches committed
system.switch_cpus.commit.fp_insts               3890                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            712733                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         7884                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        15135      2.04%      2.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       433612     58.44%     60.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          720      0.10%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1218      0.16%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          230      0.03%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       142558     19.21%     79.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       129153     17.41%     97.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        19331      2.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       741957                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         28511                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              2625297                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             2086474                       # The number of ROB writes
system.switch_cpus.timesIdled                    7795                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  502992                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              727282                       # Number of Instructions Simulated
system.switch_cpus.committedOps                727282                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.030256                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.030256                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.330005                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.330005                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1205243                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          596944                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              2792                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2499                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           25548                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          15006                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              25503                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             25503                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 1                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                1                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            13998                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9517                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9517                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        24545                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        59492                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 84037                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       785280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2351560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3136840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               5                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            49020                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  49020    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              49020                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           38508500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          19471710                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          36272749                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.023364                       # Number of seconds simulated
sim_ticks                                 23363756500                       # Number of ticks simulated
final_tick                               2279973277000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                6770000                       # Simulator instruction rate (inst/s)
host_op_rate                                  6769996                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1552769077                       # Simulator tick rate (ticks/s)
host_mem_usage                                 743624                       # Number of bytes of host memory used
host_seconds                                    15.05                       # Real time elapsed on the host
sim_insts                                   101864759                       # Number of instructions simulated
sim_ops                                     101864759                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst      1140544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       976448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2116992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      1140544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1140544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      3544576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3544576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        17821                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        15257                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               33078                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         55384                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              55384                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     48816807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     41793279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              90610087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     48816807                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         48816807                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       151712590                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            151712590                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       151712590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     48816807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     41793279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            242322676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       33078                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      99352                       # Number of write requests accepted
system.mem_ctrls.readBursts                     33078                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    99352                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2104960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4481536                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2116992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6358528                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    188                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 29336                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           41                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4251                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        92                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   23363687000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 33078                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                99352                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   21665                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    195                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        19926                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    330.618488                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   178.933988                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   371.518434                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8233     41.32%     41.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4538     22.77%     64.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1551      7.78%     71.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          704      3.53%     75.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          422      2.12%     77.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          270      1.36%     78.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          212      1.06%     79.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          149      0.75%     80.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3847     19.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        19926                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1589                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.701699                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     29.632304                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            904     56.89%     56.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           276     17.37%     74.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           160     10.07%     84.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           116      7.30%     91.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            52      3.27%     94.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            30      1.89%     96.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           28      1.76%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.63%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            4      0.25%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            2      0.13%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            4      0.25%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.06%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1589                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1589                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      44.067967                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     23.578617                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     91.218427                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31          1332     83.83%     83.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            81      5.10%     88.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            25      1.57%     90.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79            10      0.63%     91.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             2      0.13%     91.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            4      0.25%     91.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            1      0.06%     91.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            8      0.50%     92.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159           23      1.45%     93.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175           12      0.76%     94.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            4      0.25%     94.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            6      0.38%     94.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            2      0.13%     95.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239            1      0.06%     95.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255            2      0.13%     95.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271            1      0.06%     95.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            3      0.19%     95.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            4      0.25%     95.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319           12      0.76%     96.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            4      0.25%     96.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            6      0.38%     97.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            7      0.44%     97.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383           14      0.88%     98.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            1      0.06%     98.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-415            2      0.13%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::432-447            2      0.13%     98.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            3      0.19%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            1      0.06%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            1      0.06%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            1      0.06%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            6      0.38%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::656-671            1      0.06%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            2      0.13%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            5      0.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1589                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    595697138                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1212384638                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  164450000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18111.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36861.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        90.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       191.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     90.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    272.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.91                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    21249                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   61741                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.18                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     176422.92                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                123462360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 67365375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               269131200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              318828960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           1667568240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           4429100070                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          11433648750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            18309104955                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            717.121810                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  18874955242                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     780260000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3711044758                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                127204560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 69407250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               289255200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              251054640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           1667568240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           4503871530                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          11368059750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            18276421170                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            715.841668                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  18805738000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     780260000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    3780730750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      166                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      14428                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     3713     39.97%     39.97% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      95      1.02%     40.99% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      24      0.26%     41.25% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    5458     58.75%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 9290                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      3712     49.21%     49.21% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       95      1.26%     50.47% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       24      0.32%     50.79% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     3712     49.21%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  7543                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              21351687000     91.38%     91.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                61146000      0.26%     91.64% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                12850500      0.05%     91.70% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1939424500      8.30%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          23365108000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999731                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.680103                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.811948                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      2.00%      2.00% # number of syscalls executed
system.cpu.kern.syscall::3                          3      6.00%      8.00% # number of syscalls executed
system.cpu.kern.syscall::4                         28     56.00%     64.00% # number of syscalls executed
system.cpu.kern.syscall::6                          2      4.00%     68.00% # number of syscalls executed
system.cpu.kern.syscall::17                         4      8.00%     76.00% # number of syscalls executed
system.cpu.kern.syscall::19                         1      2.00%     78.00% # number of syscalls executed
system.cpu.kern.syscall::33                         3      6.00%     84.00% # number of syscalls executed
system.cpu.kern.syscall::45                         1      2.00%     86.00% # number of syscalls executed
system.cpu.kern.syscall::48                         1      2.00%     88.00% # number of syscalls executed
system.cpu.kern.syscall::54                         1      2.00%     90.00% # number of syscalls executed
system.cpu.kern.syscall::59                         1      2.00%     92.00% # number of syscalls executed
system.cpu.kern.syscall::71                         1      2.00%     94.00% # number of syscalls executed
system.cpu.kern.syscall::144                        1      2.00%     96.00% # number of syscalls executed
system.cpu.kern.syscall::256                        1      2.00%     98.00% # number of syscalls executed
system.cpu.kern.syscall::257                        1      2.00%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     50                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   274      2.51%      2.51% # number of callpals executed
system.cpu.kern.callpal::tbi                       11      0.10%      2.61% # number of callpals executed
system.cpu.kern.callpal::swpipl                  8739     79.95%     82.56% # number of callpals executed
system.cpu.kern.callpal::rdps                     330      3.02%     85.58% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.01%     85.59% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.01%     85.60% # number of callpals executed
system.cpu.kern.callpal::rti                      432      3.95%     89.55% # number of callpals executed
system.cpu.kern.callpal::callsys                   75      0.69%     90.24% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.04%     90.27% # number of callpals executed
system.cpu.kern.callpal::rdunique                1062      9.72%     99.99% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.01%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  10930                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               633                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 315                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  73                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 340                      
system.cpu.kern.mode_good::user                   315                      
system.cpu.kern.mode_good::idle                    25                      
system.cpu.kern.mode_switch_good::kernel     0.537125                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.342466                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.666014                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         3486219500     14.92%     14.92% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            880136000      3.77%     18.69% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle          18998752500     81.31%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      274                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             47312                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              903776                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             47312                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.102469                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          256                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          134                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4229296                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4229296                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       589824                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          589824                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       311801                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         311801                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        12513                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        12513                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        12944                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        12944                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       901625                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           901625                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       901625                       # number of overall hits
system.cpu.dcache.overall_hits::total          901625                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        58555                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         58555                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        57838                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        57838                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         2021                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2021                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       116393                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         116393                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       116393                       # number of overall misses
system.cpu.dcache.overall_misses::total        116393                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   2103345501                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2103345501                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   3600065058                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3600065058                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     59781999                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     59781999                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   5703410559                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5703410559                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   5703410559                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5703410559                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       648379                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       648379                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       369639                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       369639                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        14534                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        14534                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        12944                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        12944                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      1018018                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1018018                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      1018018                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1018018                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.090310                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.090310                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.156472                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.156472                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.139053                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.139053                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.114333                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.114333                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.114333                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.114333                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 35920.852207                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35920.852207                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 62243.940973                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62243.940973                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 29580.405245                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 29580.405245                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 49001.319315                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49001.319315                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 49001.319315                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49001.319315                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       288072                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          607                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5918                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    48.677256                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    86.714286                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        23971                       # number of writebacks
system.cpu.dcache.writebacks::total             23971                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        22887                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22887                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        47722                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        47722                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          483                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          483                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        70609                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        70609                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        70609                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        70609                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        35668                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        35668                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data        10116                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10116                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         1538                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1538                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        45784                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        45784                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        45784                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        45784                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data         2915                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2915                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         1771                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1771                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         4686                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4686                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   1107817010                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1107817010                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    618770100                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    618770100                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     38334001                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     38334001                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1726587110                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1726587110                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1726587110                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1726587110                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    630174000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    630174000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    354069500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    354069500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    984243500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    984243500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.055011                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.055011                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.027367                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027367                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.105821                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105821                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.044974                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.044974                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.044974                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.044974                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 31059.128911                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31059.128911                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 61167.467378                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61167.467378                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 24924.578023                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24924.578023                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 37711.582867                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37711.582867                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 37711.582867                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37711.582867                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 216183.190395                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 216183.190395                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 199926.312818                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 199926.312818                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 210039.159198                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 210039.159198                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             92582                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.999946                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              572272                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             92582                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              6.181245                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   255.999946                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          190                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2733643                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2733643                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       561338                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          561338                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       561338                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           561338                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       561338                       # number of overall hits
system.cpu.icache.overall_hits::total          561338                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        98927                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         98927                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        98927                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          98927                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        98927                       # number of overall misses
system.cpu.icache.overall_misses::total         98927                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   2786169235                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2786169235                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   2786169235                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2786169235                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   2786169235                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2786169235                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       660265                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       660265                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       660265                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       660265                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       660265                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       660265                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.149829                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.149829                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.149829                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.149829                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.149829                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.149829                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 28163.890899                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 28163.890899                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 28163.890899                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 28163.890899                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 28163.890899                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 28163.890899                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1615                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                66                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    24.469697                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         6345                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         6345                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         6345                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         6345                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         6345                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         6345                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        92582                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        92582                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        92582                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        92582                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        92582                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        92582                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   2390782494                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2390782494                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   2390782494                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2390782494                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   2390782494                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2390782494                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.140219                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.140219                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.140219                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.140219                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.140219                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.140219                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 25823.405133                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 25823.405133                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 25823.405133                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 25823.405133                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 25823.405133                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 25823.405133                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 339                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2813952                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        348                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 3015                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3015                       # Transaction distribution
system.iobus.trans_dist::WriteReq               45739                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1771                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        43968                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          398                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          440                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         6562                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9372                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        88136                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        88136                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   97508                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1592                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          605                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         3281                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1080                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6766                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2814752                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2814752                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2821518                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               303000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                39000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              385000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             4170000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1560000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           257018486                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               1.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             7601000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            44188040                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iocache.tags.replacements                44068                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                44068                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               396612                       # Number of tag accesses
system.iocache.tags.data_accesses              396612                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          100                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              100                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        43968                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        43968                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          100                       # number of demand (read+write) misses
system.iocache.demand_misses::total               100                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          100                       # number of overall misses
system.iocache.overall_misses::total              100                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     12099960                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     12099960                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide   9466563486                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total   9466563486                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     12099960                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     12099960                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     12099960                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     12099960                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          100                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            100                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        43968                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        43968                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          100                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             100                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          100                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            100                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 120999.600000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 120999.600000                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 215305.756141                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 215305.756141                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 120999.600000                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 120999.600000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 120999.600000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 120999.600000                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         84086                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                12034                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.987369                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           43968                       # number of writebacks
system.iocache.writebacks::total                43968                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          100                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          100                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        43968                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        43968                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          100                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          100                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          100                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          100                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      6859960                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      6859960                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   7180147566                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   7180147566                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      6859960                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      6859960                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      6859960                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      6859960                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 68599.600000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68599.600000                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 163303.938455                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 163303.938455                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 68599.600000                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68599.600000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 68599.600000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68599.600000                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     33218                       # number of replacements
system.l2.tags.tagsinuse                  4050.926380                       # Cycle average of tags in use
system.l2.tags.total_refs                       73599                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     33218                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.215636                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      979.306046                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst                 1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data          5.401394                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  2024.236639                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  1040.982302                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.239088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.001319                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.494198                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.254146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988996                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4060                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1156                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2176                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          601                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.991211                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    698972                       # Number of tag accesses
system.l2.tags.data_accesses                   698972                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst        74738                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data        28408                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  103146                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            23971                       # number of Writeback hits
system.l2.Writeback_hits::total                 23971                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         3609                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3609                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         74738                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         32017                       # number of demand (read+write) hits
system.l2.demand_hits::total                   106755                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        74738                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        32017                       # number of overall hits
system.l2.overall_hits::total                  106755                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        17829                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         8790                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 26619                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  8                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data         6506                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6506                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        17829                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        15296                       # number of demand (read+write) misses
system.l2.demand_misses::total                  33125                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        17829                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        15296                       # number of overall misses
system.l2.overall_misses::total                 33125                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   1512204580                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    805475258                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2317679838                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    569398967                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     569398967                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   1512204580                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   1374874225                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2887078805                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   1512204580                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   1374874225                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2887078805                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        92567                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        37198                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              129765                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        23971                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             23971                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                9                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data        10115                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10115                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        92567                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        47313                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               139880                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        92567                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        47313                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              139880                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.192606                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.236303                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.205132                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.888889                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.888889                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.643203                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.643203                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.192606                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.323294                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.236810                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.192606                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.323294                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.236810                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 84817.128274                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 91635.410466                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 87068.629100                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 87519.054258                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87519.054258                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 84817.128274                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 89884.559689                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87157.096000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 84817.128274                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 89884.559689                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87157.096000                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11416                       # number of writebacks
system.l2.writebacks::total                     11416                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst        17829                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         8790                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            26619                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             8                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         6506                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6506                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        17829                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        15296                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             33125                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        17829                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        15296                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            33125                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data         2915                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         2915                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         1771                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         1771                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         4686                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         4686                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   1288577420                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    695031242                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1983608662                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       192008                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       192008                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    488808533                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    488808533                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   1288577420                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   1183839775                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2472417195                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   1288577420                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   1183839775                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2472417195                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    589364000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    589364000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    331045500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    331045500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    920409500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    920409500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.192606                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.236303                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.205132                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.888889                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.643203                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.643203                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.192606                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.323294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.236810                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.192606                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.323294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.236810                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 72274.239722                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 79070.675995                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 74518.526691                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        24001                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        24001                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 75131.960191                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75131.960191                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 72274.239722                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 77395.382780                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74639.009660                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 72274.239722                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 77395.382780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74639.009660                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 202183.190395                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 202183.190395                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 186925.748165                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 186925.748165                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 196416.880068                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 196416.880068                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               29634                       # Transaction distribution
system.membus.trans_dist::ReadResp              29634                       # Transaction distribution
system.membus.trans_dist::WriteReq               1771                       # Transaction distribution
system.membus.trans_dist::WriteResp              1771                       # Transaction distribution
system.membus.trans_dist::Writeback             55384                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        43968                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        43968                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               41                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              41                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6473                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6473                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       132004                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       132004                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         9372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        77668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        87042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 219046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      5627904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      5627904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         6766                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2847680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2854446                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8482350                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              113                       # Total snoops (count)
system.membus.snoop_fanout::samples            137363                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  137363    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              137363                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7628500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           539604020                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           44527960                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy          184746297                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1088283                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       843133                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        32943                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       608489                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          322773                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     53.045002                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           98943                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         2898                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               736349                       # DTB read hits
system.switch_cpus.dtb.read_misses               4940                       # DTB read misses
system.switch_cpus.dtb.read_acv                    35                       # DTB read access violations
system.switch_cpus.dtb.read_accesses           168286                       # DTB read accesses
system.switch_cpus.dtb.write_hits              406374                       # DTB write hits
system.switch_cpus.dtb.write_misses              1474                       # DTB write misses
system.switch_cpus.dtb.write_acv                   63                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           99379                       # DTB write accesses
system.switch_cpus.dtb.data_hits              1142723                       # DTB hits
system.switch_cpus.dtb.data_misses               6414                       # DTB misses
system.switch_cpus.dtb.data_acv                    98                       # DTB access violations
system.switch_cpus.dtb.data_accesses           267665                       # DTB accesses
system.switch_cpus.itb.fetch_hits              199018                       # ITB hits
system.switch_cpus.itb.fetch_misses             12499                       # ITB misses
system.switch_cpus.itb.fetch_acv                  502                       # ITB acv
system.switch_cpus.itb.fetch_accesses          211517                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  9396176                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles      2605398                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                4763433                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             1088283                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       421716                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3810626                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          108762                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles               1051                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles         3882                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       731996                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles        26180                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           95                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            660267                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         25315                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes              76                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples      7233609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.658514                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.954408                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          6324781     87.44%     87.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            77242      1.07%     88.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           105182      1.45%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            84562      1.17%     91.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           134108      1.85%     92.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            59708      0.83%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            75768      1.05%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            45503      0.63%     95.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           326755      4.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      7233609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.115822                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.506954                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          2228599                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       4187073                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            699593                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         69598                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          48746                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        74916                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          5700                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        4185345                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         18232                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          48746                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          2276045                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         1236663                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      2621377                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            720991                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        329787                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        3996409                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          4683                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          39318                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          26548                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         148882                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands      2757246                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       4844245                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      4828540                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups        15187                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps       2294769                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           462477                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       123687                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        15913                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            558624                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       762790                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       431791                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       179230                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        91838                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded            3641536                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       166934                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued           3549609                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         3088                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       643165                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       281710                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved       113500                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      7233609                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.490711                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.229133                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      5771976     79.79%     79.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       609676      8.43%     88.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       297405      4.11%     92.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       204033      2.82%     95.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       171290      2.37%     97.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        83527      1.15%     98.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        55801      0.77%     99.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        23785      0.33%     99.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        16116      0.22%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      7233609                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           12273     13.26%     13.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              7      0.01%     13.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd           125      0.14%     13.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp            24      0.03%     13.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     13.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult           47      0.05%     13.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv            25      0.03%     13.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            1      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          49172     53.13%     66.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         30884     33.37%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass           53      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       2272799     64.03%     64.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         5638      0.16%     64.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     64.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         3334      0.09%     64.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp         1095      0.03%     64.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          174      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult          316      0.01%     64.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv           38      0.00%     64.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            4      0.00%     64.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     64.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     64.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     64.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     64.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     64.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     64.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     64.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     64.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     64.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     64.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     64.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       781674     22.02%     86.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       412976     11.63%     97.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        71508      2.01%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        3549609                       # Type of FU issued
system.switch_cpus.iq.rate                   0.377772                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               92558                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.026076                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     14397521                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      4436759                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      3434077                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads        30952                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes        18821                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        14216                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses        3625815                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses           16299                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        41338                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       131134                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          213                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         4000                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        47005                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         3469                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        33042                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          48746                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         1008625                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        188215                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts      3899627                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        10668                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        762790                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       431791                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       132731                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           4937                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        182095                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         4000                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        10143                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        34121                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        44264                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts       3512595                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        745253                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        37014                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 91157                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              1154080                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           549608                       # Number of branches executed
system.switch_cpus.iew.exec_stores             408827                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.373832                       # Inst execution rate
system.switch_cpus.iew.wb_sent                3464344                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count               3448293                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           1679822                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers           2195687                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.366989                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.765055                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       660330                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        53434                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        41736                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7115297                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.454324                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.420680                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      5967589     83.87%     83.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       530589      7.46%     91.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       200681      2.82%     94.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       106654      1.50%     95.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        71235      1.00%     96.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        44777      0.63%     97.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        24944      0.35%     97.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        28377      0.40%     98.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       140451      1.97%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7115297                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts      3232649                       # Number of instructions committed
system.switch_cpus.commit.committedOps        3232649                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                1016442                       # Number of memory references committed
system.switch_cpus.commit.loads                631656                       # Number of loads committed
system.switch_cpus.commit.membars               27140                       # Number of memory barriers committed
system.switch_cpus.commit.branches             501580                       # Number of branches committed
system.switch_cpus.commit.fp_insts              13177                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts           3080216                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls        76293                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        67397      2.08%      2.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      2038954     63.07%     65.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         5437      0.17%     65.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     65.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         3043      0.09%     65.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp         1011      0.03%     65.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt          132      0.00%     65.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult          278      0.01%     65.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv           35      0.00%     65.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            4      0.00%     65.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     65.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       658796     20.38%     85.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       386055     11.94%     97.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        71507      2.21%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      3232649                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events        140451                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads             10822179                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             7904548                       # The number of ROB writes
system.switch_cpus.timesIdled                   63628                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 2162567                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles             37331337                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts             3165305                       # Number of Instructions Simulated
system.switch_cpus.committedOps               3165305                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.968490                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.968490                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.336872                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.336872                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          4481599                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         2511579                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads             13207                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             8056                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads          164562                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          64459                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq             132795                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            132735                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1771                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1771                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            23971                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        44033                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10115                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10115                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       185150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       128027                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                313177                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      5924352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4571438                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10495790                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           44188                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           212694                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.207495                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.405514                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 168561     79.25%     79.25% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  44133     20.75%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             212694                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          109137000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            60000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         142316004                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          77018028                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001290                       # Number of seconds simulated
sim_ticks                                  1290490500                       # Number of ticks simulated
final_tick                               2281263767500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               19222491                       # Simulator instruction rate (inst/s)
host_op_rate                                 19222462                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              239309722                       # Simulator tick rate (ticks/s)
host_mem_usage                                 744648                       # Number of bytes of host memory used
host_seconds                                     5.39                       # Real time elapsed on the host
sim_insts                                   103658005                       # Number of instructions simulated
sim_ops                                     103658005                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       105280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data        39808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             145088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       105280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        105280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        99648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           99648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         1645                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data          622                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1557                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1557                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     81581383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     30847186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             112428569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     81581383                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         81581383                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        77217151                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             77217151                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        77217151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     81581383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     30847186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            189645720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2267                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2709                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2267                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2709                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 144448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  121216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  145088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               173376                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     10                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   804                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                56                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                94                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                70                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              165                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1290533500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2267                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2709                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          846                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    315.309693                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   178.129476                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   348.207781                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          338     39.95%     39.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          190     22.46%     62.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           78      9.22%     71.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           50      5.91%     77.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           25      2.96%     80.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           14      1.65%     82.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      0.95%     83.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           12      1.42%     84.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          131     15.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          846                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           65                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.261538                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     47.931030                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              40     61.54%     61.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              1      1.54%     63.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31             1      1.54%     64.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47             3      4.62%     69.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55             1      1.54%     70.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             1      1.54%     72.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             3      4.62%     76.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      1.54%     78.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             2      3.08%     81.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      3.08%     84.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            4      6.15%     90.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      1.54%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      1.54%     93.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            2      3.08%     96.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      1.54%     98.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      1.54%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            65                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           65                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      29.138462                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.985118                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     38.688611                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19            47     72.31%     72.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23             8     12.31%     84.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             3      4.62%     89.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             1      1.54%     90.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             1      1.54%     92.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-147            1      1.54%     93.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::156-159            2      3.08%     96.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-163            1      1.54%     98.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::180-183            1      1.54%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            65                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     27866000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                70184750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   11285000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12346.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31096.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       111.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        93.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    112.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    134.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.54                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1654                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1663                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.30                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     259351.59                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                125964720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 68730750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               275301000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              324278640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           1751989200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           4588848270                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          12069037500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            19204150080                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            715.934167                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   1056084250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      43160000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     193286250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                131150880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 71560500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               300768000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              257994720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           1751989200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           4699916190                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          11971601250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            19184980740                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            715.219897                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   1002657750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      43160000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     246507250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        5                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                        362                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                       61     34.86%     34.86% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       1      0.57%     35.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       2      1.14%     36.57% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     111     63.43%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                  175                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                        61     48.80%     48.80% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        1      0.80%     49.60% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        2      1.60%     51.20% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                       61     48.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                   125                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               1230308500     95.65%     95.65% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                  849000      0.07%     95.72% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1019500      0.08%     95.80% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31                54056500      4.20%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           1286233500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.549550                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.714286                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.callpal::swpctx                    13      6.67%      6.67% # number of callpals executed
system.cpu.kern.callpal::swpipl                   156     80.00%     86.67% # number of callpals executed
system.cpu.kern.callpal::rdps                      10      5.13%     91.79% # number of callpals executed
system.cpu.kern.callpal::rti                       16      8.21%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                    195                       # number of callpals executed
system.cpu.kern.mode_switch::kernel                26                       # number of protection mode switches
system.cpu.kern.mode_switch::user                  14                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   3                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                  15                      
system.cpu.kern.mode_good::user                    14                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch_good::kernel     0.576923                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.333333                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.697674                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel           81088500      6.30%      6.30% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            572875500     44.54%     50.84% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            632269500     49.16%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       13                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements              1937                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              789641                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1937                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            407.661848                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          256                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          131                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          103                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3068297                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3068297                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       351270                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          351270                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       409595                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         409595                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data          265                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          265                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data          297                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          297                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       760865                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           760865                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       760865                       # number of overall hits
system.cpu.dcache.overall_hits::total          760865                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data         2011                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2011                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data         3092                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3092                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data           60                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           60                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data         5103                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5103                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data         5103                       # number of overall misses
system.cpu.dcache.overall_misses::total          5103                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data     69967249                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     69967249                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data    136222955                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    136222955                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      2075500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      2075500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    206190204                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    206190204                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    206190204                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    206190204                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       353281                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       353281                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       412687                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       412687                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data          325                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          325                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data          297                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          297                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       765968                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       765968                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       765968                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       765968                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.005692                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005692                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.007492                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007492                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.184615                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.184615                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.006662                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006662                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.006662                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006662                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 34792.267031                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34792.267031                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 44056.583118                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44056.583118                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 34591.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 34591.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 40405.683715                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40405.683715                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 40405.683715                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40405.683715                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         5251                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           68                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                94                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    55.861702                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           68                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         1247                       # number of writebacks
system.cpu.dcache.writebacks::total              1247                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data          829                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          829                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data         2378                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2378                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data           19                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           19                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data         3207                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3207                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data         3207                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3207                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         1182                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1182                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data          714                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          714                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data           41                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           41                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         1896                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1896                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         1896                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1896                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data           10                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total           10                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data           19                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           19                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data           29                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total           29                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data     42738001                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     42738001                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data     25980500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     25980500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      1011500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1011500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data     68718501                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     68718501                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data     68718501                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     68718501                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data      1618000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      1618000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data      3200500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total      3200500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data      4818500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      4818500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.003346                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003346                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.001730                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001730                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.126154                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.126154                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002475                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002475                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002475                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002475                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 36157.361252                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36157.361252                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 36387.254902                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36387.254902                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 24670.731707                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24670.731707                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 36243.935127                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36243.935127                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 36243.935127                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 36243.935127                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data       161800                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       161800                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 168447.368421                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 168447.368421                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 166155.172414                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 166155.172414                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements              9245                       # number of replacements
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              158510                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              9245                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             17.145484                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          202                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            682273                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           682273                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       157687                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          157687                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       157687                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           157687                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       157687                       # number of overall hits
system.cpu.icache.overall_hits::total          157687                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        10570                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         10570                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        10570                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          10570                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        10570                       # number of overall misses
system.cpu.icache.overall_misses::total         10570                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    270391996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    270391996                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    270391996                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    270391996                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    270391996                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    270391996                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       168257                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       168257                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       168257                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       168257                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       168257                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       168257                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.062821                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.062821                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.062821                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.062821                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.062821                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.062821                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 25581.078146                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25581.078146                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 25581.078146                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25581.078146                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 25581.078146                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25581.078146                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           14                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            7                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1324                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1324                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1324                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1324                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1324                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1324                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         9246                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         9246                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst         9246                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         9246                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst         9246                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         9246                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    219912504                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    219912504                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    219912504                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    219912504                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    219912504                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    219912504                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.054952                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.054952                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.054952                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.054952                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.054952                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.054952                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 23784.609994                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23784.609994                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 23784.609994                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23784.609994                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 23784.609994                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23784.609994                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   9                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    73728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          9                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                   13                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  13                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1171                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 19                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp         1152                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           58                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         2310                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         2310                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    2368                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           40                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           27                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           67                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        73752                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        73752                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    73819                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 9000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy               39000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy             6736120                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.5                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               39000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             1158500                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iocache.tags.replacements                 1155                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1155                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                10395                       # Number of tag accesses
system.iocache.tags.data_accesses               10395                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide         1152                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total         1152                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide            3                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 3                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            3                       # number of overall misses
system.iocache.overall_misses::total                3                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide       363499                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       363499                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide    250791121                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total    250791121                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide       363499                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       363499                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide       363499                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       363499                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide         1152                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         1152                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            3                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               3                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            3                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              3                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 121166.333333                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 121166.333333                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 217700.625868                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 217700.625868                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 121166.333333                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 121166.333333                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 121166.333333                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 121166.333333                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          2305                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  358                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.438547                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1152                       # number of writebacks
system.iocache.writebacks::total                 1152                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide         1152                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total         1152                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide            3                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide            3                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide       206499                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       206499                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    190887121                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    190887121                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide       206499                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       206499                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide       206499                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       206499                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide        68833                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        68833                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 165700.625868                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 165700.625868                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide        68833                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total        68833                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide        68833                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total        68833                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      2284                       # number of replacements
system.l2.tags.tagsinuse                  4048.018326                       # Cycle average of tags in use
system.l2.tags.total_refs                       16225                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2284                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.103765                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      480.147881                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst                 1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data                 3                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  2863.399132                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   700.471313                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.117224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.000732                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.699072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.171014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988286                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4072                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1251                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2226                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          455                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     52730                       # Number of tag accesses
system.l2.tags.data_accesses                    52730                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         7601                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data          852                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    8453                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1247                       # number of Writeback hits
system.l2.Writeback_hits::total                  1247                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data          463                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   463                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          7601                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          1315                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8916                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         7601                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         1315                       # number of overall hits
system.l2.overall_hits::total                    8916                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         1645                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data          371                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2016                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data          251                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 251                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         1645                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data          622                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2267                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         1645                       # number of overall misses
system.l2.overall_misses::switch_cpus.data          622                       # number of overall misses
system.l2.overall_misses::total                  2267                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    130875000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     33472500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       164347500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data     20359000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      20359000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    130875000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     53831500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        184706500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    130875000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     53831500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       184706500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst         9246                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         1223                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               10469                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1247                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1247                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data          714                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               714                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst         9246                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         1937                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                11183                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst         9246                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         1937                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               11183                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.177915                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.303352                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.192569                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.351541                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.351541                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.177915                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.321115                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.202718                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.177915                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.321115                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.202718                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 79559.270517                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 90222.371968                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 81521.577381                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 81111.553785                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81111.553785                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 79559.270517                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 86545.819936                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81476.179974                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 79559.270517                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 86545.819936                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81476.179974                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  405                       # number of writebacks
system.l2.writebacks::total                       405                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         1645                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data          371                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2016                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data          251                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            251                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         1645                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data          622                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2267                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         1645                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data          622                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2267                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data           10                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total           10                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data           19                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total           19                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data           29                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           29                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    110271000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     28800500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    139071500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     17235000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     17235000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    110271000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     46035500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    156306500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    110271000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     46035500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    156306500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data      1478000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total      1478000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data      2953500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      2953500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data      4431500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      4431500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.177915                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.303352                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.192569                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.351541                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.351541                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.177915                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.321115                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.202718                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.177915                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.321115                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.202718                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 67034.042553                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 77629.380054                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 68983.878968                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 68665.338645                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68665.338645                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 67034.042553                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 74012.057878                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68948.610498                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 67034.042553                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 74012.057878                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68948.610498                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data       147800                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total       147800                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 155447.368421                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 155447.368421                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 152810.344828                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 152810.344828                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                2029                       # Transaction distribution
system.membus.trans_dist::ReadResp               2029                       # Transaction distribution
system.membus.trans_dist::WriteReq                 19                       # Transaction distribution
system.membus.trans_dist::WriteResp                19                       # Transaction distribution
system.membus.trans_dist::Writeback              1557                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         1152                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         1152                       # Transaction distribution
system.membus.trans_dist::ReadExReq               251                       # Transaction distribution
system.membus.trans_dist::ReadExResp              251                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         3459                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         3459                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4939                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         4997                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   8456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave           67                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       171008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       171075                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  318531                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                3                       # Total snoops (count)
system.membus.snoop_fanout::samples              5009                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    5009    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                5009                       # Request fanout histogram
system.membus.reqLayer0.occupancy               55000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            16597895                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1167500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy           12123500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups           43276                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted        35711                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect         1741                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups        29797                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           21134                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     70.926603                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS            2998                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect           79                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               619196                       # DTB read hits
system.switch_cpus.dtb.read_misses                358                       # DTB read misses
system.switch_cpus.dtb.read_acv                     1                       # DTB read access violations
system.switch_cpus.dtb.read_accesses           606262                       # DTB read accesses
system.switch_cpus.dtb.write_hits              425302                       # DTB write hits
system.switch_cpus.dtb.write_misses               123                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses          417745                       # DTB write accesses
system.switch_cpus.dtb.data_hits              1044498                       # DTB hits
system.switch_cpus.dtb.data_misses                481                       # DTB misses
system.switch_cpus.dtb.data_acv                     1                       # DTB access violations
system.switch_cpus.dtb.data_accesses          1024007                       # DTB accesses
system.switch_cpus.itb.fetch_hits              156906                       # ITB hits
system.switch_cpus.itb.fetch_misses               250                       # ITB misses
system.switch_cpus.itb.fetch_acv                   10                       # ITB acv
system.switch_cpus.itb.fetch_accesses          157156                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  1363694                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       386495                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                2245745                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches               43276                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        24132                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles                771273                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           15572                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                491                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles          328                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         4741                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles          496                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.CacheLines            168257                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          3227                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes              15                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1171610                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.916803                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.323173                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0           857290     73.17%     73.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            12504      1.07%     74.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             9552      0.82%     75.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            10751      0.92%     75.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4             5558      0.47%     76.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5             8083      0.69%     77.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6             8545      0.73%     77.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             6649      0.57%     78.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           252678     21.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1171610                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.031734                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.646810                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           295535                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        587557                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            166616                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles        114275                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles           7627                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved         1605                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           161                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        2127008                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts           583                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles           7627                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           338928                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          159577                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        55128                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            233999                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        376351                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        2095647                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           428                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         190913                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents         134976                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents          52980                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands      1584451                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       3252461                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      2045430                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups      1207013                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps       1353776                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           230670                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         3694                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          388                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            633292                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       594761                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       460541                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       410451                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       287159                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded            2047139                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         5058                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued           1978038                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         5688                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       258946                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       231608                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         2668                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1171610                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.688308                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.897909                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       459569     39.23%     39.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       204196     17.43%     56.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       174356     14.88%     71.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       111407      9.51%     81.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       114013      9.73%     90.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        48521      4.14%     94.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        34566      2.95%     97.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        15000      1.28%     99.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         9982      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1171610                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            7621      3.36%      3.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      3.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      3.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd           269      0.12%      3.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp          1156      0.51%      3.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt           356      0.16%      4.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult       105157     46.43%     50.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv         34106     15.06%     65.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt        12638      5.58%     71.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          48910     21.59%     92.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         16283      7.19%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        434128     21.95%     21.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          175      0.01%     21.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     21.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       153045      7.74%     29.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp        75471      3.82%     33.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt        34306      1.73%     35.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult       207721     10.50%     45.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv        14257      0.72%     46.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt         3192      0.16%     46.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     46.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     46.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     46.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     46.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     46.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     46.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     46.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     46.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     46.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     46.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     46.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     46.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     46.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     46.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     46.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     46.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     46.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     46.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     46.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       625254     31.61%     78.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       428156     21.65%     99.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess         2333      0.12%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1978038                       # Type of FU issued
system.switch_cpus.iq.rate                   1.450500                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              226496                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.114505                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      3183967                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1121099                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       917432                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads      2175902                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes      1198254                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       980256                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses        1023468                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses         1181066                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       206307                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        78978                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          175                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         9088                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        47522                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        59304                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked          128                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles           7627                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           68455                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         22933                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts      2057318                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts          472                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        594761                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       460541                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         3020                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           3631                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         17623                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         9088                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect          706                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect         1311                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts         2017                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts       1967492                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        619679                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        10545                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                  5121                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              1045145                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches            26245                       # Number of branches executed
system.switch_cpus.iew.exec_stores             425466                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.442766                       # Inst execution rate
system.switch_cpus.iew.wb_sent                1903455                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count               1897688                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           1228390                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers           1458764                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.391579                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.842076                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       259584                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         2390                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts         1944                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1129930                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.590939                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.504354                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       650415     57.56%     57.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       124204     10.99%     68.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        84520      7.48%     76.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        62424      5.52%     81.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        52772      4.67%     86.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        25607      2.27%     88.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        23582      2.09%     90.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        14729      1.30%     91.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        91677      8.11%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1129930                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts      1797650                       # Number of instructions committed
system.switch_cpus.commit.committedOps        1797650                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 928802                       # Number of memory references committed
system.switch_cpus.commit.loads                515783                       # Number of loads committed
system.switch_cpus.commit.membars                1831                       # Number of memory barriers committed
system.switch_cpus.commit.branches              23767                       # Number of branches committed
system.switch_cpus.commit.fp_insts             928078                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts           1363978                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         2350                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass         4404      0.24%      0.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       398761     22.18%     22.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          159      0.01%     22.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     22.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       142546      7.93%     30.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp        74420      4.14%     34.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt        34091      1.90%     36.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult       194869     10.84%     47.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv        13339      0.74%     47.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt         2069      0.12%     48.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     48.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     48.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     48.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     48.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     48.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     48.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     48.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     48.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     48.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     48.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     48.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     48.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     48.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     48.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     48.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     48.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     48.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     48.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     48.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     48.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       517614     28.79%     76.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       413045     22.98%     99.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess         2333      0.13%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      1797650                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         91677                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              3093313                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             4156394                       # The number of ROB writes
system.switch_cpus.timesIdled                    4642                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  192084                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles              1217288                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts             1793246                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1793246                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.760461                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.760461                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.314991                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.314991                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1930722                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          670593                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads           1096182                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           777563                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         1320613                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           1765                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              10482                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             10479                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                19                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               19                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             1247                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq         1153                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              714                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             714                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        18491                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         5180                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 23671                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       591680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       203907                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 795587                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1157                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            13615                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.084906                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.278753                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  12459     91.51%     91.51% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1156      8.49%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              13615                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            7486000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          14218996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           3020999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001372                       # Number of seconds simulated
sim_ticks                                  1372314500                       # Number of ticks simulated
final_tick                               2282636082000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               25578658                       # Simulator instruction rate (inst/s)
host_op_rate                                 25578595                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              335822771                       # Simulator tick rate (ticks/s)
host_mem_usage                                 745672                       # Number of bytes of host memory used
host_seconds                                     4.09                       # Real time elapsed on the host
sim_insts                                   104524799                       # Number of instructions simulated
sim_ops                                     104524799                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       402624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       941824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1344448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       402624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        402624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       414016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          414016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         6291                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        14716                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               21007                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          6469                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6469                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    293390473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    686303322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             979693795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    293390473                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        293390473                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       301691777                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            301691777                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       301691777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    293390473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    686303322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1281385572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       21007                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6469                       # Number of write requests accepted
system.mem_ctrls.readBursts                     21007                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6469                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1341376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  413888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1344448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               414016                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     48                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              360                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1372333500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 21007                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6469                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         6502                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    269.662258                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   159.689018                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   307.245794                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2711     41.69%     41.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1678     25.81%     67.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          634      9.75%     77.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          293      4.51%     81.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          206      3.17%     84.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          151      2.32%     87.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          117      1.80%     89.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           66      1.02%     90.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          646      9.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6502                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          400                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.440000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     42.632443                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     37.006013                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              4      1.00%      1.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            68     17.00%     18.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            59     14.75%     32.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            57     14.25%     47.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            52     13.00%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            28      7.00%     67.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            24      6.00%     73.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            14      3.50%     76.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            18      4.50%     81.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            15      3.75%     84.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            10      2.50%     87.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            9      2.25%     89.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           10      2.50%     92.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           10      2.50%     94.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            3      0.75%     95.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            4      1.00%     96.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            2      0.50%     96.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            3      0.75%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            3      0.75%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            2      0.50%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            2      0.50%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-215            1      0.25%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::232-239            1      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-247            1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           400                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          400                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.167500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.157386                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.596097                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              369     92.25%     92.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.50%     92.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               22      5.50%     98.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      1.75%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           400                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    325339750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               718321000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  104795000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15522.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34272.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       977.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       301.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    979.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    301.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.67                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.39                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    16318                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4596                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.05                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      49946.63                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                146255760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 79802250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               340516800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              342824400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           1841495760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           5387078835                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          12191055000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            20329028805                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            721.034022                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    197418250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      45760000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1127275750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                159946920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 87272625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               398751600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              281251440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           1841495760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           5525452035                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          12069675000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            20363845380                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            722.268903                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    156145750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      45760000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1168474250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       3294                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      703     45.71%     45.71% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      10      0.65%     46.36% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.07%     46.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     824     53.58%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1538                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       701     49.61%     49.61% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       10      0.71%     50.32% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.07%     50.39% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      701     49.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1413                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               1167425500     84.90%     84.90% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 6823000      0.50%     85.40% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1287000      0.09%     85.49% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               199517000     14.51%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           1375052500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997155                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.850728                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.918726                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      4.00%      4.00% # number of syscalls executed
system.cpu.kern.syscall::3                          2      8.00%     12.00% # number of syscalls executed
system.cpu.kern.syscall::4                          5     20.00%     32.00% # number of syscalls executed
system.cpu.kern.syscall::6                          2      8.00%     40.00% # number of syscalls executed
system.cpu.kern.syscall::17                         1      4.00%     44.00% # number of syscalls executed
system.cpu.kern.syscall::19                         1      4.00%     48.00% # number of syscalls executed
system.cpu.kern.syscall::33                         1      4.00%     52.00% # number of syscalls executed
system.cpu.kern.syscall::45                         3     12.00%     64.00% # number of syscalls executed
system.cpu.kern.syscall::48                         1      4.00%     68.00% # number of syscalls executed
system.cpu.kern.syscall::54                         1      4.00%     72.00% # number of syscalls executed
system.cpu.kern.syscall::59                         1      4.00%     76.00% # number of syscalls executed
system.cpu.kern.syscall::71                         5     20.00%     96.00% # number of syscalls executed
system.cpu.kern.syscall::74                         1      4.00%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     25                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   116      6.67%      6.67% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.34%      7.01% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1326     76.21%     83.22% # number of callpals executed
system.cpu.kern.callpal::rdps                      13      0.75%     83.97% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.06%     84.02% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.06%     84.08% # number of callpals executed
system.cpu.kern.callpal::rti                      201     11.55%     95.63% # number of callpals executed
system.cpu.kern.callpal::callsys                   41      2.36%     97.99% # number of callpals executed
system.cpu.kern.callpal::imb                        9      0.52%     98.51% # number of callpals executed
system.cpu.kern.callpal::rdunique                  26      1.49%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1740                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               317                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 188                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 188                      
system.cpu.kern.mode_good::user                   188                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.593060                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744554                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          956489500     69.56%     69.56% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            418563000     30.44%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      116                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             24135                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              229549                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24391                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              9.411217                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          256                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          154                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1343815                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1343815                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       150567                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          150567                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        70228                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          70228                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2691                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2691                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         3100                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         3100                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       220795                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           220795                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       220795                       # number of overall hits
system.cpu.dcache.overall_hits::total          220795                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        32151                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32151                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        70458                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        70458                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          725                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          725                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       102609                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         102609                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       102609                       # number of overall misses
system.cpu.dcache.overall_misses::total        102609                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   1503619748                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1503619748                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   4841217332                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4841217332                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     33446500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     33446500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   6344837080                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6344837080                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   6344837080                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6344837080                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       182718                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       182718                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       140686                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       140686                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         3416                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         3416                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         3100                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         3100                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       323404                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       323404                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       323404                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       323404                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.175960                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.175960                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.500817                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.500817                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.212237                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.212237                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.317278                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.317278                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.317278                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.317278                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 46767.433299                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46767.433299                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 68710.683414                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68710.683414                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 46133.103448                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 46133.103448                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 61835.093218                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61835.093218                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 61835.093218                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61835.093218                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       391633                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           60                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              7545                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.906296                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           60                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        14613                       # number of writebacks
system.cpu.dcache.writebacks::total             14613                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        18249                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        18249                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        60686                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        60686                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          263                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          263                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        78935                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        78935                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        78935                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        78935                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        13902                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        13902                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9772                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9772                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          462                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          462                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        23674                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        23674                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        23674                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        23674                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          324                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          324                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          149                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          149                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          473                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          473                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    627745752                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    627745752                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    751771039                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    751771039                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     16643000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     16643000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1379516791                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1379516791                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1379516791                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1379516791                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data     72841500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     72841500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data     33314500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total     33314500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    106156000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    106156000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.076084                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.076084                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.069460                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.069460                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.135246                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.135246                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.073203                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.073203                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.073203                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.073203                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 45155.067760                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45155.067760                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 76931.133749                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76931.133749                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 36023.809524                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36023.809524                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 58271.385951                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58271.385951                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 58271.385951                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58271.385951                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 224819.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224819.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 223587.248322                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223587.248322                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 224431.289641                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 224431.289641                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             15683                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.981320                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              169735                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             15939                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             10.649037                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   255.981320                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999927                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999927                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            760794                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           760794                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       168559                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          168559                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       168559                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           168559                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       168559                       # number of overall hits
system.cpu.icache.overall_hits::total          168559                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        17717                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         17717                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        17717                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          17717                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        17717                       # number of overall misses
system.cpu.icache.overall_misses::total         17717                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    744911475                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    744911475                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    744911475                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    744911475                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    744911475                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    744911475                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       186276                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       186276                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       186276                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       186276                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       186276                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       186276                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.095112                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.095112                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.095112                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.095112                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.095112                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.095112                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 42045.011853                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 42045.011853                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 42045.011853                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 42045.011853                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 42045.011853                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 42045.011853                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1537                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                36                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    42.694444                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         2028                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2028                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         2028                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2028                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         2028                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2028                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        15689                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        15689                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        15689                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        15689                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        15689                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        15689                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    622680018                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    622680018                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    622680018                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    622680018                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    622680018                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    622680018                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.084224                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.084224                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.084224                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.084224                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.084224                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.084224                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 39688.955192                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39688.955192                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 39688.955192                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39688.955192                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 39688.955192                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39688.955192                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  324                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 324                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 149                       # Transaction distribution
system.iobus.trans_dist::WriteResp                149                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          844                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          422                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          620                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      620                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                12000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               70000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              540000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              797000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     21007                       # number of replacements
system.l2.tags.tagsinuse                  4028.325009                       # Cycle average of tags in use
system.l2.tags.total_refs                       73099                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     25019                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.921739                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1086.042820                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst                 1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data          2.963882                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1706.571618                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  1231.746689                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.265147                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.000724                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.416643                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.300719                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.983478                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4012                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          219                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2844                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          924                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.979492                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    248433                       # Number of tag accesses
system.l2.tags.data_accesses                   248433                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         9388                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         8049                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   17437                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            14613                       # number of Writeback hits
system.l2.Writeback_hits::total                 14613                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         1370                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1370                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          9388                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          9419                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18807                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         9388                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         9419                       # number of overall hits
system.l2.overall_hits::total                   18807                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         6291                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         6313                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 12604                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data         8403                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8403                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         6291                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        14716                       # number of demand (read+write) misses
system.l2.demand_misses::total                  21007                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         6291                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        14716                       # number of overall misses
system.l2.overall_misses::total                 21007                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    508082000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    543549750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1051631750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    726024000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     726024000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    508082000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   1269573750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1777655750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    508082000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   1269573750                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1777655750                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        15679                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        14362                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               30041                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        14613                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             14613                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9773                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9773                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        15679                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        24135                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                39814                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        15679                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        24135                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               39814                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.401237                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.439563                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.419560                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.859818                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.859818                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.401237                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.609737                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.527628                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.401237                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.609737                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.527628                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 80763.312669                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 86100.071281                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 83436.349572                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 86400.571225                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86400.571225                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 80763.312669                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 86271.660098                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84622.066454                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 80763.312669                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 86271.660098                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84622.066454                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 6469                       # number of writebacks
system.l2.writebacks::total                      6469                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         6291                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         6313                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            12604                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         8403                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8403                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         6291                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        14716                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             21007                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         6291                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        14716                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            21007                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          324                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          324                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          149                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          149                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          473                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          473                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    429250500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    464528250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    893778750                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    622280000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    622280000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    429250500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   1086808250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1516058750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    429250500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   1086808250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1516058750                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data     68305500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     68305500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data     31377500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     31377500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data     99683000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     99683000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.401237                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.439563                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.419560                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.859818                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.859818                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.401237                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.609737                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.527628                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.401237                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.609737                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.527628                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 68232.474964                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 73582.805322                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 70912.309584                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 74054.504344                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74054.504344                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 68232.474964                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 73852.150720                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72169.217404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 68232.474964                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 73852.150720                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72169.217404                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 210819.444444                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 210819.444444                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 210587.248322                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210587.248322                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 210746.300211                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210746.300211                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               12928                       # Transaction distribution
system.membus.trans_dist::ReadResp              12928                       # Transaction distribution
system.membus.trans_dist::WriteReq                149                       # Transaction distribution
system.membus.trans_dist::WriteResp               149                       # Transaction distribution
system.membus.trans_dist::Writeback              6469                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8403                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8403                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        48483                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        49429                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  49429                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          620                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1758464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1759084                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1759084                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             27949                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   27949    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               27949                       # Request fanout histogram
system.membus.reqLayer0.occupancy              738500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            59061500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy          111977750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              8.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          285624                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       235478                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        10337                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       186824                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           97690                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     52.289856                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           18665                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          571                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               222221                       # DTB read hits
system.switch_cpus.dtb.read_misses               2920                       # DTB read misses
system.switch_cpus.dtb.read_acv                    47                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            72801                       # DTB read accesses
system.switch_cpus.dtb.write_hits              151279                       # DTB write hits
system.switch_cpus.dtb.write_misses              1019                       # DTB write misses
system.switch_cpus.dtb.write_acv                   44                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           31341                       # DTB write accesses
system.switch_cpus.dtb.data_hits               373500                       # DTB hits
system.switch_cpus.dtb.data_misses               3939                       # DTB misses
system.switch_cpus.dtb.data_acv                    91                       # DTB access violations
system.switch_cpus.dtb.data_accesses           104142                       # DTB accesses
system.switch_cpus.itb.fetch_hits               70227                       # ITB hits
system.switch_cpus.itb.fetch_misses              2018                       # ITB misses
system.switch_cpus.itb.fetch_acv                   73                       # ITB acv
system.switch_cpus.itb.fetch_accesses           72245                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  2744629                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       537607                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1419136                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              285624                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       116355                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               1503287                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           32286                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                679                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles          650                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        53893                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           70                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            186276                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          7193                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes              35                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples      2112329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.671835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.972115                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          1844045     87.30%     87.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            18622      0.88%     88.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            31594      1.50%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            22944      1.09%     90.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            49179      2.33%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            13789      0.65%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            21965      1.04%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            10485      0.50%     95.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            99706      4.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      2112329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.104067                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.517059                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           420283                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       1465815                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            173836                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         37664                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          14731                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        14196                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1429                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1219196                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4390                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          14731                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           440388                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          526639                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       668690                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            190342                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        271539                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1164072                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           916                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          27890                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          10903                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         192372                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       779256                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1474775                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1471215                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         3111                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        594484                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           184769                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        36244                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         4104                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            256017                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       217748                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       161560                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        65847                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        50793                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded            1069562                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        34255                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued           1024799                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1204                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       237025                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       137112                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        22737                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      2112329                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.485151                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.181738                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1675683     79.33%     79.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       182421      8.64%     87.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        90208      4.27%     92.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        69770      3.30%     95.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        49546      2.35%     97.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        23891      1.13%     99.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        13015      0.62%     99.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         5437      0.26%     99.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2358      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      2112329                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            2998     10.02%     10.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              1      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          17060     57.04%     67.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          9848     32.93%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          493      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        609983     59.52%     59.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          765      0.07%     59.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1304      0.13%     59.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            1      0.00%     59.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            2      0.00%     59.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     59.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          245      0.02%     59.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     59.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       235908     23.02%     82.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       154000     15.03%     97.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        22097      2.16%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1024799                       # Type of FU issued
system.switch_cpus.iq.rate                   0.373383                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               29907                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.029183                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      4183331                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1336992                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       968432                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         9707                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         5013                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4603                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses        1049175                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            5038                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         9201                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        51607                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1191                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        17424                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          338                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        32198                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          14731                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          250537                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        233759                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts      1127376                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         3615                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        217748                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       161560                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        26869                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1847                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        231212                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1191                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         3943                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect         9309                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        13252                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts       1013570                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        226396                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        11229                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 23559                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               379102                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           144103                       # Number of branches executed
system.switch_cpus.iew.exec_stores             152706                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.369292                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 980011                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                973035                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            477262                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            637821                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.354523                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.748269                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       234394                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        11518                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        12219                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      2071874                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.426965                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.357200                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1747075     84.32%     84.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       152456      7.36%     91.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        61001      2.94%     94.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        25005      1.21%     95.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        25201      1.22%     97.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        10109      0.49%     97.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         8599      0.42%     97.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         7222      0.35%     98.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        35206      1.70%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      2071874                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       884618                       # Number of instructions committed
system.switch_cpus.commit.committedOps         884618                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 310277                       # Number of memory references committed
system.switch_cpus.commit.loads                166141                       # Number of loads committed
system.switch_cpus.commit.membars                5911                       # Number of memory barriers committed
system.switch_cpus.commit.branches             124875                       # Number of branches committed
system.switch_cpus.commit.fp_insts               4407                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            848285                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls        12692                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        18316      2.07%      2.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       525375     59.39%     61.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          730      0.08%     61.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1299      0.15%     61.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            1      0.00%     61.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            2      0.00%     61.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     61.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          245      0.03%     61.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       172052     19.45%     81.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       144500     16.33%     97.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        22097      2.50%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       884618                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         35206                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              3135467                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             2278786                       # The number of ROB writes
system.switch_cpus.timesIdled                   10512                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  632300                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              866794                       # Number of Instructions Simulated
system.switch_cpus.committedOps                866794                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.166414                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.166414                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.315815                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.315815                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1329600                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          675761                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              3014                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2768                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           29967                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          17938                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              30375                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             30376                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               149                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              149                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            14613                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9773                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9773                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        31369                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        63831                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 95200                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1003520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2480492                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3484012                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              10                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            54911                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  54911    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              54911                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           42143000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          24790731                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          38708248                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.8                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
