make[1]: Entering directory `/mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm'
cd dcrm && make DESIGN=counter clean
make[2]: Entering directory `/mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/dcrm'
rm -rf WORK
rm -rf *_LIB
rm -rf reports
rm -rf results
rm *.log
rm *.svf
rm synth synth.begin
make[2]: Leaving directory `/mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/dcrm'
python3 set_constraints.py counter 5 0.5 met5 0.5 0.1
make -C dcrm
make[2]: Entering directory `/mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/dcrm'
date +%s > synth.begin
dc_shell -topographical_mode -f rm_dc_scripts/dc.tcl |& tee dc.log

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version S-2021.06-SP3 for linux64 - Oct 14, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Starting shell in Topographical mode...
source -echo -verbose ./rm_setup/dc_setup.tcl
source -echo -verbose ./rm_setup/common_setup.tcl
puts "RM-Info: Running script [info script]\n"
RM-Info: Running script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/dcrm/rm_setup/common_setup.tcl

set TECH_HOME "/mnt/coe/workspace/ece/ece720-common/tech"
/mnt/coe/workspace/ece/ece720-common/tech
##########################################################################################
# Variables common to all reference methodology scripts
# Script: common_setup.tcl
# Version: P-2019.03-SP2 
# Copyright (C) 2007-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
set DESIGN_NAME                   "counter"  ;#  The name of the top-level design
counter
set DESIGN_REF_DATA_PATH          "../src/rtl/counter"  ;#  Absolute path prefix variable for library/design data.
../src/rtl/counter
#  Use this variable to prefix the common absolute path  
#  to the common variables defined below.
#  Absolute paths are mandatory for hierarchical 
#  reference methodology flow.
##########################################################################################
# Hierarchical Flow Design Variables
##########################################################################################
set HIERARCHICAL_DESIGNS           "" ;# List of hierarchical block design names "DesignA DesignB" ...
set HIERARCHICAL_CELLS             "" ;# List of hierarchical block cell instance names "u_DesignA u_DesignB" ...
##########################################################################################
# Library Setup Variables
##########################################################################################
# For the following variables, use a blank space to separate multiple entries.
# Example: set TARGET_LIBRARY_FILES "lib1.db lib2.db lib3.db"
set ADDITIONAL_SEARCH_PATH        "../src/rtl/counter"  ;#  Additional search path to be added to the default search path
../src/rtl/counter
set TARGET_LIBRARY_FILES          ""  ;#  Target technology logical libraries
append TARGET_LIBRARY_FILES "   ${TECH_HOME}/google/skywater-pdk/libraries/sky130_fd_sc_hs/v0.0.2/timing/sky130_fd_sc_hs__ff_n40C_1v95_ccsnoise.db   ${TECH_HOME}/google/skywater-pdk/libraries/sky130_fd_sc_hs/v0.0.2/timing/sky130_fd_sc_hs__ss_n40C_1v60_ccsnoise.db "
   /mnt/coe/workspace/ece/ece720-common/tech/google/skywater-pdk/libraries/sky130_fd_sc_hs/v0.0.2/timing/sky130_fd_sc_hs__ff_n40C_1v95_ccsnoise.db   /mnt/coe/workspace/ece/ece720-common/tech/google/skywater-pdk/libraries/sky130_fd_sc_hs/v0.0.2/timing/sky130_fd_sc_hs__ss_n40C_1v60_ccsnoise.db 
set ADDITIONAL_LINK_LIB_FILES     ""  ;#  Extra link logical libraries not included in TARGET_LIBRARY_FILES
set MIN_LIBRARY_FILES             ""  ;#  List of max min library pairs "max1 min1 max2 min2 max3 min3"...
set MW_REFERENCE_LIB_DIRS         "${TECH_HOME}/google/milkyway/sky130_fd_sc_hs/sky130_fd_sc_hs"  ;#  Milkyway reference libraries (include IC Compiler ILMs here)
/mnt/coe/workspace/ece/ece720-common/tech/google/milkyway/sky130_fd_sc_hs/sky130_fd_sc_hs
set MW_REFERENCE_CONTROL_FILE     ""  ;#  Reference Control file to define the Milkyway reference libs
set TECH_FILE                     "${TECH_HOME}/google/milkyway/sky130_fd_sc_hs/sky130_fd_sc_hs.tf"  ;#  Milkyway technology file
/mnt/coe/workspace/ece/ece720-common/tech/google/milkyway/sky130_fd_sc_hs/sky130_fd_sc_hs.tf
set MAP_FILE                      "${TECH_HOME}/google/star_rcxt/sky130/layer.map"  ;#  Mapping file for TLUplus
/mnt/coe/workspace/ece/ece720-common/tech/google/star_rcxt/sky130/layer.map
set TLUPLUS_MAX_FILE              "${TECH_HOME}/google/star_rcxt/sky130/sky130_RCmax.tluplus"  ;#  Max TLUplus file
/mnt/coe/workspace/ece/ece720-common/tech/google/star_rcxt/sky130/sky130_RCmax.tluplus
set TLUPLUS_MIN_FILE              "${TECH_HOME}/google/star_rcxt/sky130/sky130_RCmin.tluplus"  ;#  Min TLUplus file
/mnt/coe/workspace/ece/ece720-common/tech/google/star_rcxt/sky130/sky130_RCmin.tluplus
set MIN_ROUTING_LAYER            "li1"    ;# Min routing layer
li1
set MAX_ROUTING_LAYER            "met5"   ;# Max routing layer
met5
set LIBRARY_DONT_USE_FILE        ""   ;# Tcl file with library modifications for dont_use
set LIBRARY_DONT_USE_PRE_COMPILE_LIST ""; #Tcl file for customized don't use list before first compile
set LIBRARY_DONT_USE_PRE_INCR_COMPILE_LIST "";# Tcl file with library modifications for dont_use before incr compile
##########################################################################################
# Multivoltage Common Variables
#
# Define the following multivoltage common variables for the reference methodology scripts 
# for multivoltage flows. 
# Use as few or as many of the following definitions as needed by your design.
##########################################################################################
set PD1                          ""           ;# Name of power domain/voltage area  1
set VA1_COORDINATES              {}           ;# Coordinates for voltage area 1
set MW_POWER_NET1                "VDD1"       ;# Power net for voltage area 1
VDD1
set PD2                          ""           ;# Name of power domain/voltage area  2
set VA2_COORDINATES              {}           ;# Coordinates for voltage area 2
set MW_POWER_NET2                "VDD2"       ;# Power net for voltage area 2
VDD2
set PD3                          ""           ;# Name of power domain/voltage area  3
set VA3_COORDINATES              {}           ;# Coordinates for voltage area 3
set MW_POWER_NET3                "VDD3"       ;# Power net for voltage area 3
VDD3
set PD4                          ""           ;# Name of power domain/voltage area  4
set VA4_COORDINATES              {}           ;# Coordinates for voltage area 4
set MW_POWER_NET4                "VDD4"       ;# Power net for voltage area 4
VDD4
puts "RM-Info: Completed script [info script]\n"
RM-Info: Completed script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/dcrm/rm_setup/common_setup.tcl

source -echo -verbose ./rm_setup/dc_setup_filenames.tcl
puts "RM-Info: Running script [info script]\n"
RM-Info: Running script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/dcrm/rm_setup/dc_setup_filenames.tcl

#################################################################################
# Design Compiler Reference Methodology Filenames Setup
# Script: dc_setup_filenames.tcl
# Version: P-2019.03-SP2 
# Copyright (C) 2010-2019 Synopsys, Inc. All rights reserved.
#################################################################################
#################################################################################
# Use this file to customize the filenames used in the Design Compiler
# Reference Methodology scripts.  This file is designed to be sourced at the
# beginning of the dc_setup.tcl file after sourcing the common_setup.tcl file.
#
# Note that the variables presented in this file depend on the type of flow
# selected when generating the reference methodology files.
#
# Example.
#    If you set DFT flow as FALSE, you will not see DFT related filename
#    variables in this file.
#
# When reusing this file for different flows or newer release, ensure that
# all the required filename variables are defined.  One way to do this is
# to source the default dc_setup_filenames.tcl file and then override the
# default settings as needed for your design.
#
# The default values are backwards compatible with older
# Design Compiler Reference Methodology releases.
#
# Note: Care should be taken when modifying the names of output files
#       that are used in other scripts or tools.
#################################################################################
#################################################################################
# General Flow Files
#################################################################################
##########################
# Milkyway Library Names #
##########################
set DCRM_MW_LIBRARY_NAME                                ${DESIGN_NAME}_LIB
counter_LIB
set DCRM_FINAL_MW_CEL_NAME                              ${DESIGN_NAME}_DCT
counter_DCT
#####################
# MCMM File Names   #
#####################
set DCRM_MCMM_SCENARIOS_SETUP_FILE                      ./rm_dc_scripts/dc.mcmm.scenarios.tcl
./rm_dc_scripts/dc.mcmm.scenarios.tcl
set DCRM_MCMM_SCENARIOS_REPORT                          ${DESIGN_NAME}.mcmm.scenarios.rpt
counter.mcmm.scenarios.rpt
# The following procedure is used to control the naming of the scenario-specific
# MCMM input and output files. 
# By default the naming convention inserts the scenario name before the file 
# extension.
# Modify this procedure if you want to use different name convention for the 
# scenario-specific file naming.
proc dcrm_mcmm_filename { filename scenario } {
  return [file rootname $filename].$scenario[file extension $filename]
}
###############
# Input Files #
###############
set DCRM_SDC_INPUT_FILE                                 ${DESIGN_NAME}.sdc
counter.sdc
set DCRM_CONSTRAINTS_INPUT_FILE                         ${DESIGN_NAME}.constraints.tcl
counter.constraints.tcl
###########
# Reports #
###########
set DCRM_CHECK_LIBRARY_REPORT                           ${DESIGN_NAME}.check_library.rpt
counter.check_library.rpt
set DCRM_CONSISTENCY_CHECK_ENV_FILE                     ${DESIGN_NAME}.compile_ultra.env
counter.compile_ultra.env
set DCRM_CHECK_DESIGN_REPORT                            ${DESIGN_NAME}.check_design.rpt
counter.check_design.rpt
set DCRM_ANALYZE_DATAPATH_EXTRACTION_REPORT             ${DESIGN_NAME}.analyze_datapath_extraction.rpt
counter.analyze_datapath_extraction.rpt
set DCRM_FINAL_QOR_REPORT                               ${DESIGN_NAME}.mapped.qor.rpt
counter.mapped.qor.rpt
set DCRM_FINAL_TIMING_REPORT                            ${DESIGN_NAME}.mapped.timing.rpt
counter.mapped.timing.rpt
set DCRM_FINAL_AREA_REPORT                              ${DESIGN_NAME}.mapped.area.rpt
counter.mapped.area.rpt
set DCRM_FINAL_POWER_REPORT                             ${DESIGN_NAME}.mapped.power.rpt
counter.mapped.power.rpt
set DCRM_FINAL_CLOCK_GATING_REPORT                      ${DESIGN_NAME}.mapped.clock_gating.rpt
counter.mapped.clock_gating.rpt
set DCRM_FINAL_SELF_GATING_REPORT                       ${DESIGN_NAME}.mapped.self_gating.rpt
counter.mapped.self_gating.rpt
set DCRM_THRESHOLD_VOLTAGE_GROUP_REPORT                 ${DESIGN_NAME}.mapped.threshold.voltage.group.rpt
counter.mapped.threshold.voltage.group.rpt
set DCRM_INSTANTIATE_CLOCK_GATES_REPORT                 ${DESIGN_NAME}.instantiate_clock_gates.rpt
counter.instantiate_clock_gates.rpt
set DCRM_FINAL_DESIGNWARE_AREA_REPORT                   ${DESIGN_NAME}.mapped.designware_area.rpt
counter.mapped.designware_area.rpt
set DCRM_FINAL_RESOURCES_REPORT                         ${DESIGN_NAME}.mapped.final_resources.rpt
counter.mapped.final_resources.rpt
set DCRM_MULTIBIT_CREATE_REGISTER_BANK_FILE             ${DESIGN_NAME}.register_bank.rpt
counter.register_bank.rpt
set DCRM_MULTIBIT_CREATE_REGISTER_BANK_REPORT           ${DESIGN_NAME}.register_bank_report_file.rpt 
counter.register_bank_report_file.rpt
set DCRM_MULTIBIT_COMPONENTS_REPORT                     ${DESIGN_NAME}.multibit.components.rpt
counter.multibit.components.rpt
set DCRM_MULTIBIT_BANKING_REPORT                        ${DESIGN_NAME}.multibit.banking.rpt
counter.multibit.banking.rpt
################
# Output Files #
################
set DCRM_AUTOREAD_RTL_SCRIPT                            ${DESIGN_NAME}.autoread_rtl.tcl
counter.autoread_rtl.tcl
set DCRM_ELABORATED_DESIGN_DDC_OUTPUT_FILE              ${DESIGN_NAME}.elab.ddc
counter.elab.ddc
set DCRM_COMPILE_ULTRA_DDC_OUTPUT_FILE                  ${DESIGN_NAME}.compile_ultra.ddc
counter.compile_ultra.ddc
set DCRM_FINAL_DDC_OUTPUT_FILE                          ${DESIGN_NAME}.mapped.ddc
counter.mapped.ddc
set DCRM_FINAL_PG_VERILOG_OUTPUT_FILE                   ${DESIGN_NAME}.mapped.pg.v
counter.mapped.pg.v
set DCRM_FINAL_VERILOG_OUTPUT_FILE                      ${DESIGN_NAME}.mapped.v
counter.mapped.v
set DCRM_FINAL_SDC_OUTPUT_FILE                          ${DESIGN_NAME}.mapped.sdc
counter.mapped.sdc
set DCRM_FINAL_DESIGN_ICC2                              ICC2_files
ICC2_files
#################################################################################
# DCT Flow Files
#################################################################################
###################
# DCT Input Files #
###################
set DCRM_DCT_DEF_INPUT_FILE                             ${DESIGN_NAME}.def
counter.def
set DCRM_DCT_FLOORPLAN_INPUT_FILE                       ${DESIGN_NAME}.fp
counter.fp
set DCRM_DCT_PHYSICAL_CONSTRAINTS_INPUT_FILE            ${DESIGN_NAME}.physical_constraints.tcl
counter.physical_constraints.tcl
###############
# DCT Reports #
###############
set DCRM_DCT_PHYSICAL_CONSTRAINTS_REPORT                ${DESIGN_NAME}.physical_constraints.rpt
counter.physical_constraints.rpt
set DCRM_DCT_FINAL_CONGESTION_REPORT                    ${DESIGN_NAME}.mapped.congestion.rpt
counter.mapped.congestion.rpt
set DCRM_DCT_FINAL_CONGESTION_MAP_OUTPUT_FILE           ${DESIGN_NAME}.mapped.congestion_map.png
counter.mapped.congestion_map.png
set DCRM_DCT_FINAL_CONGESTION_MAP_WINDOW_OUTPUT_FILE    ${DESIGN_NAME}.mapped.congestion_map_window.png
counter.mapped.congestion_map_window.png
set DCRM_ANALYZE_RTL_CONGESTION_REPORT_FILE             ${DESIGN_NAME}.analyze_rtl_congetion.rpt
counter.analyze_rtl_congetion.rpt
set DCRM_DCT_FINAL_QOR_SNAPSHOT_FOLDER                  ${DESIGN_NAME}.qor_snapshot
counter.qor_snapshot
set DCRM_DCT_FINAL_QOR_SNAPSHOT_REPORT                  ${DESIGN_NAME}.qor_snapshot.rpt
counter.qor_snapshot.rpt
####################
# DCT Output Files #
####################
set DCRM_DCT_FLOORPLAN_OUTPUT_FILE                      ${DESIGN_NAME}.initial.fp
counter.initial.fp
set DCRM_DCT_FINAL_FLOORPLAN_OUTPUT_FILE                ${DESIGN_NAME}.mapped.fp
counter.mapped.fp
set DCRM_DCT_FINAL_SPEF_OUTPUT_FILE                     ${DESIGN_NAME}.mapped.spef
counter.mapped.spef
set DCRM_DCT_FINAL_SDF_OUTPUT_FILE                      ${DESIGN_NAME}.mapped.sdf
counter.mapped.sdf
# Uncomment the DCRM_DCT_SPG_PLACEMENT_OUTPUT_FILE variable setting to save the
# standard cell placement for physical guidance flow when ASCII hand-off to IC Compiler 
# is used.  
# set DCRM_DCT_SPG_PLACEMENT_OUTPUT_FILE                  ${DESIGN_NAME}.mapped.std_cell.def
#################################################################################
# DFT Flow Files
#################################################################################
###################
# DFT Input Files #
###################
set DCRM_DFT_SIGNAL_SETUP_INPUT_FILE                    ${DESIGN_NAME}.dft_signal_defs.tcl
counter.dft_signal_defs.tcl
set DCRM_DFT_AUTOFIX_CONFIG_INPUT_FILE                  ${DESIGN_NAME}.dft_autofix_config.tcl
counter.dft_autofix_config.tcl
###############
# DFT Reports #
###############
set DCRM_DFT_DRC_CONFIGURED_VERBOSE_REPORT              ${DESIGN_NAME}.dft_drc_configured.rpt
counter.dft_drc_configured.rpt
set DCRM_DFT_SCAN_CONFIGURATION_REPORT                  ${DESIGN_NAME}.scan_config.rpt
counter.scan_config.rpt
set DCRM_DFT_COMPRESSION_CONFIGURATION_REPORT           ${DESIGN_NAME}.compression_config.rpt
counter.compression_config.rpt
set DCRM_DFT_PREVIEW_CONFIGURATION_REPORT               ${DESIGN_NAME}.report_dft_insertion_config.preview_dft.rpt
counter.report_dft_insertion_config.preview_dft.rpt
set DCRM_DFT_PREVIEW_DFT_SUMMARY_REPORT                 ${DESIGN_NAME}.preview_dft_summary.rpt
counter.preview_dft_summary.rpt
set DCRM_DFT_PREVIEW_DFT_ALL_REPORT                     ${DESIGN_NAME}.preview_dft.rpt
counter.preview_dft.rpt
set DCRM_DFT_FINAL_SCAN_PATH_REPORT                     ${DESIGN_NAME}.mapped.scanpath.rpt
counter.mapped.scanpath.rpt
set DCRM_DFT_DRC_FINAL_REPORT                           ${DESIGN_NAME}.mapped.dft_drc_inserted.rpt
counter.mapped.dft_drc_inserted.rpt
set DCRM_DFT_FINAL_SCAN_COMPR_SCAN_PATH_REPORT          ${DESIGN_NAME}.mapped.scanpath.scan_compression.rpt
counter.mapped.scanpath.scan_compression.rpt
set DCRM_DFT_DRC_FINAL_SCAN_COMPR_REPORT                ${DESIGN_NAME}.mapped.dft_drc_inserted.scan_compression.rpt
counter.mapped.dft_drc_inserted.scan_compression.rpt
set DCRM_DFT_FINAL_CHECK_SCAN_DEF_REPORT                ${DESIGN_NAME}.mapped.check_scan_def.rpt
counter.mapped.check_scan_def.rpt
set DCRM_DFT_FINAL_DFT_SIGNALS_REPORT                   ${DESIGN_NAME}.mapped.dft_signals.rpt
counter.mapped.dft_signals.rpt
####################
# DFT Output Files #
####################
set DCRM_DFT_FINAL_SCANDEF_OUTPUT_FILE                  ${DESIGN_NAME}.mapped.scandef
counter.mapped.scandef
set DCRM_DFT_FINAL_EXPANDED_SCANDEF_OUTPUT_FILE         ${DESIGN_NAME}.mapped.expanded.scandef
counter.mapped.expanded.scandef
set DCRM_DFT_FINAL_CTL_OUTPUT_FILE                      ${DESIGN_NAME}.mapped.ctl
counter.mapped.ctl
set DCRM_DFT_FINAL_PROTOCOL_OUTPUT_FILE                 ${DESIGN_NAME}.mapped.scan.spf
counter.mapped.scan.spf
set DCRM_DFT_FINAL_SCAN_COMPR_PROTOCOL_OUTPUT_FILE      ${DESIGN_NAME}.mapped.scancompress.spf
counter.mapped.scancompress.spf
#################################################################################
# Formality Flow Files
#################################################################################
set DCRM_SVF_OUTPUT_FILE                                ${DESIGN_NAME}.mapped.svf
counter.mapped.svf
set FMRM_UNMATCHED_POINTS_REPORT                        ${DESIGN_NAME}.fmv_unmatched_points.rpt
counter.fmv_unmatched_points.rpt
set FMRM_FAILING_SESSION_NAME                           ${DESIGN_NAME}
counter
set FMRM_FAILING_POINTS_REPORT                          ${DESIGN_NAME}.fmv_failing_points.rpt
counter.fmv_failing_points.rpt
set FMRM_ABORTED_POINTS_REPORT                          ${DESIGN_NAME}.fmv_aborted_points.rpt
counter.fmv_aborted_points.rpt
set FMRM_ANALYZE_POINTS_REPORT                          ${DESIGN_NAME}.fmv_analyze_points.rpt
counter.fmv_analyze_points.rpt
puts "RM-Info: Completed script [info script]\n"
RM-Info: Completed script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/dcrm/rm_setup/dc_setup_filenames.tcl

puts "RM-Info: Running script [info script]\n"
RM-Info: Running script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/dcrm/rm_setup/dc_setup.tcl

#################################################################################
# Design Compiler Reference Methodology Setup for Top-Down MCMM Flow
# Script: dc_setup.tcl
# Version: P-2019.03-SP2 
# Copyright (C) 2007-2019 Synopsys, Inc. All rights reserved.
#################################################################################
#################################################################################
# Setup Variables
#
# Modify settings in this section to customize your Design Compiler Reference 
# Methodology run.
# Portions of dc_setup.tcl may be used by other tools so program name checks
# are performed where necessary.
#################################################################################
# The following setting removes new variable info messages from the end of the log file
set_app_var sh_new_variable_message false
false
if {$synopsys_program_name == "dc_shell" || $synopsys_program_name == "dcnxt_shell"}  {

  #################################################################################
  # Design Compiler Setup Variables
  #################################################################################

  # Use the set_host_options command to enable multicore optimization to improve runtime.
  # This feature has special usage and license requirements.  Refer to the 
  # "Support for Multicore Technology" section in the Design Compiler User Guide
  # for multicore usage guidelines.
  # Note: This is a DC Ultra feature and is not supported in DC Expert.

   set_host_options -max_cores 4

  if {[shell_is_dcnxt_shell]} {
  set_host_options -max_cores 8
  }


  # Change alib_library_analysis_path to point to a central cache of analyzed libraries
  # to save runtime and disk space.  The following setting only reflects the
  # default value and should be changed to a central location for best results.

  set_app_var alib_library_analysis_path .

  # Add any additional Design Compiler variables needed here

}
.
set RTL_SOURCE_FILES  "counter.v"      ;# Enter the list of source RTL files if reading from RTL
counter.v
# The following variables are used by scripts in the rm_dc_scripts folder to direct 
# the location of the output files.
set REPORTS_DIR "reports"
reports
set RESULTS_DIR "results"
results
file mkdir ${REPORTS_DIR}
file mkdir ${RESULTS_DIR}
#set variable OPTIMIZATION_FLOW from following RM+ flows
#High Performance Low Power (hplp)
#High Connectivity (hc)
#Runtime Exploration (rtm_exp)
set OPTIMIZATION_FLOW  "" ;# Specify one flow out of hplp | hc | rtm_exp
#################################################################################
# Search Path Setup
#
# Set up the search path to find the libraries and design files.
#################################################################################
set_app_var search_path ". ${ADDITIONAL_SEARCH_PATH} $search_path"
. ../src/rtl/counter . /mnt/apps/public/COE/synopsys_apps/syn/S-2021.06-SP3/libraries/syn /mnt/apps/public/COE/synopsys_apps/syn/S-2021.06-SP3/dw/syn_ver /mnt/apps/public/COE/synopsys_apps/syn/S-2021.06-SP3/dw/sim_ver
#################################################################################
# Library Setup
#
# This section is designed to work with the settings from common_setup.tcl
# without any additional modification.
#################################################################################
# Milkyway variable settings
# Make sure to define the Milkyway library variable
# mw_design_library, it is needed by write_milkyway command
set mw_reference_library ${MW_REFERENCE_LIB_DIRS}
/mnt/coe/workspace/ece/ece720-common/tech/google/milkyway/sky130_fd_sc_hs/sky130_fd_sc_hs
set mw_design_library ${DCRM_MW_LIBRARY_NAME}
counter_LIB
set mw_site_name_mapping { {CORE unit} {Core unit} {core unit} }
 {CORE unit} {Core unit} {core unit} 
# The remainder of the setup below should only be performed in Design Compiler
if {$synopsys_program_name == "dc_shell" || $synopsys_program_name == "dcnxt_shell"}  {

  set_app_var target_library ${TARGET_LIBRARY_FILES}
  set_app_var synthetic_library dw_foundation.sldb

   if { $OPTIMIZATION_FLOW == "hplp" } {
  # Enabling the usage of DesignWare minPower Components requires additional DesignWare-LP license
  # set_app_var synthetic_library "dw_minpower.sldb  dw_foundation.sldb"
   }

  set_app_var link_library "* $target_library $ADDITIONAL_LINK_LIB_FILES $synthetic_library"

  # To apply the same min library to all scenarios for Multicorner-Multimode (MCMM), 
  # uncomment the following to use set_min_library here.  Otherwise specify the min library
  # with set_operating_conditions for each scenario in the ${DCRM_MCMM_SCENARIOS_SETUP_FILE}.

  # foreach {max_library min_library} $MIN_LIBRARY_FILES {
  #   set_min_library $max_library -min_version $min_library
  # }

  # Set the variable to use Verilog libraries for Test Design Rule Checking
  # (See dc.tcl for details)

  # set_app_var test_simulation_library <list of Verilog library files>

  if {[shell_is_in_topographical_mode]} {

    # To activate the extended layer mode to support 4095 layers uncomment the extend_mw_layers command 
    # before creating the Milkyway library. The extended layer mode is permanent and cannot be reverted 
    # back to the 255 layer mode once activated.

    # extend_mw_layers

    # Only create new Milkyway design library if it doesn't already exist
    if {![file isdirectory $mw_design_library ]} {
      create_mw_lib   -technology $TECH_FILE                       -mw_reference_library $mw_reference_library                       $mw_design_library
    } else {
      # If Milkyway design library already exists, ensure that it is consistent with specified Milkyway reference libraries
      set_mw_lib_reference $mw_design_library -mw_reference_library $mw_reference_library
    }

    open_mw_lib     $mw_design_library

    set_check_library_options -mcmm
    check_library > ${REPORTS_DIR}/${DCRM_CHECK_LIBRARY_REPORT}

    # For MCMM flow, do not set_tlu_plus_files here.  TLUPlus files should be
    # set up for each scenario in the ${DCRM_MCMM_SCENARIOS_SETUP_FILE}
  }

  #################################################################################
  # Library Modifications
  #
  # Apply library modifications after the libraries are loaded.
  #################################################################################

  if {[file exists [which ${LIBRARY_DONT_USE_FILE}]]} {
    puts "RM-Info: Sourcing script file [which ${LIBRARY_DONT_USE_FILE}]\n"
    source -echo -verbose ${LIBRARY_DONT_USE_FILE}
  }
    #set LIBRARY_DONT_USE_PRE_COMPILE_LIST  "./rm_dc_scripts/snpsll_hpdu_synth.tcl";# Tcl file for Synopsys Logic Library don't use list before first compile          
    set LIBRARY_DONT_USE_PRE_COMPILE_LIST  "";
}
Start to load technology file /mnt/coe/workspace/ece/ece720-common/tech/google/milkyway/sky130_fd_sc_hs/sky130_fd_sc_hs.tf.
Warning: Layer 'li1' has invalid fat table thresholds '(0)'. (line 109) (TFCHK-086)
Warning: Layer 'met5' has invalid fat table thresholds '(0)'. (line 350) (TFCHK-086)
Warning: DesignRule '' is missing the attribute 'stackable'. (line 818) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 818) (TFCHK-014)
Warning: DesignRule is defined with non-consecutive layers 'via4' and 'met4'. (line 818) (TFCHK-080)
Warning: DesignRule '' is missing the attribute 'stackable'. (line 826) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 826) (TFCHK-014)
Warning: DesignRule is defined with non-consecutive layers 'via4' and 'met5'. (line 826) (TFCHK-080)
Warning: DesignRule '' is missing the attribute 'stackable'. (line 834) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 834) (TFCHK-014)
Warning: DesignRule is defined with non-consecutive layers 'via3' and 'met3'. (line 834) (TFCHK-080)
Warning: DesignRule '' is missing the attribute 'stackable'. (line 842) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 842) (TFCHK-014)
Warning: DesignRule is defined with non-consecutive layers 'via3' and 'met4'. (line 842) (TFCHK-080)
Warning: DesignRule '' is missing the attribute 'stackable'. (line 850) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 850) (TFCHK-014)
Warning: DesignRule is defined with non-consecutive layers 'via2' and 'met2'. (line 850) (TFCHK-080)
Warning: DesignRule '' is missing the attribute 'stackable'. (line 858) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 858) (TFCHK-014)
Warning: DesignRule is defined with non-consecutive layers 'via2' and 'met3'. (line 858) (TFCHK-080)
Warning: DesignRule '' is missing the attribute 'stackable'. (line 866) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 866) (TFCHK-014)
Warning: DesignRule is defined with non-consecutive layers 'via' and 'met1'. (line 866) (TFCHK-080)
Warning: DesignRule '' is missing the attribute 'stackable'. (line 874) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 874) (TFCHK-014)
Warning: DesignRule is defined with non-consecutive layers 'via' and 'met2'. (line 874) (TFCHK-080)
Warning: DesignRule '' is missing the attribute 'stackable'. (line 882) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 882) (TFCHK-014)
Warning: DesignRule is defined with non-consecutive layers 'mcon' and 'li1'. (line 882) (TFCHK-080)
Warning: DesignRule '' is missing the attribute 'stackable'. (line 890) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 890) (TFCHK-014)
Warning: DesignRule is defined with non-consecutive layers 'mcon' and 'met1'. (line 890) (TFCHK-080)
Warning: Layer 'li1' has a pitch 0.48 that does not match the recommended wire-to-via pitch 0.34. (TFCHK-049)
Warning: Layer 'met2' has a pitch 0.48 that does not match the recommended wire-to-via pitch 0.395. (TFCHK-049)
Warning: Layer 'met3' has a pitch 0.74 that does not match the recommended wire-to-via pitch 0.64. (TFCHK-049)
Warning: Layer 'met4' has a pitch 0.96 that does not match the recommended wire-to-via pitch 1.04. (TFCHK-049)
Warning: Layer 'met5' has a pitch 3.33 that does not match the recommended wire-to-via pitch 3.11. (TFCHK-049)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file /mnt/coe/workspace/ece/ece720-common/tech/google/milkyway/sky130_fd_sc_hs/sky130_fd_sc_hs.tf has been loaded successfully.
puts "RM-Info: Completed script [info script]\n"
RM-Info: Completed script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/dcrm/rm_setup/dc_setup.tcl

#################################################################################
# Design Compiler Reference Methodology Script for Top-Down MCMM Flow
# Script: dc.tcl
# Version: P-2019.03-SP2  
# Copyright (C) 2007-2019 Synopsys, Inc. All rights reserved.
#################################################################################
# Design Compiler must be run in topographical mode for MCMM flow support
# MCMM also requires a license for Design Compiler Graphical
if {![shell_is_in_topographical_mode]} {
  puts "RM-Error: dc_shell must be run in topographical mode for MCMM support."
  exit 1
}
# Design Compiler must be run in topographical mode for SPG flow support
# SPG also requires a license for Design Compiler Graphical
if {![shell_is_in_topographical_mode]} {
  puts "RM-Error: dc_shell must be run in topographical mode for SPG support."
  exit 1
}
#################################################################################
# Additional Variables
#
# Add any additional variables needed for your flow here.
#################################################################################
################################################################################
# You can enable inference of multibit registers from the buses defined in the RTL.
# The replacement of single-bit cells with multibit library cells occurs during execution 
# of the compile_ultra command. This variable has to be set before reading the RTL
#
# set_app_var hdlin_infer_multibit default_all
#################################################################################
if { $OPTIMIZATION_FLOW == "hplp"} {
 set_app_var hdlin_infer_multibit default_all
}
# Enable the support of via resistance for RC estimation to improve the timing 
# correlation with IC Compiler
set_app_var spg_enable_via_resistance_support true
true
if {[file exists [which ${LIBRARY_DONT_USE_PRE_COMPILE_LIST}]]} {
  puts "RM-Info: Sourcing script file [which ${LIBRARY_DONT_USE_PRE_COMPILE_LIST}]\n"
  source -echo -verbose $LIBRARY_DONT_USE_PRE_COMPILE_LIST
}
#################################################################################
# Setup for Formality Verification
#################################################################################
# In the event of an inconclusive (or hard) verification, we recommend using
# the set_verification_priority commands provided from the analyze_points command
# in Formality. The set_verification_priority commands target specific
# operators to reduce verification complexity while minimizing QoR impact.
# The set_verification_priority commands should be applied after the design
# is read and elaborated.
# For designs that don't have tight QoR constraints and don't have register retiming,
# you can use the following variable to enable the highest productivity single pass flow.
# This flow modifies the optimizations to make verification easier.
# This variable setting should be applied prior to reading in the RTL for the design.
# set_app_var simplified_verification_mode true
# For more information about facilitating formal verification in the flow, refer
# to the following SolvNet article:
# "Resolving Inconclusive and Hard Verifications in Design Compiler"
# https://solvnet.synopsys.com/retrieve/033140.html
# Define the verification setup file for Formality
set_svf ${RESULTS_DIR}/${DCRM_SVF_OUTPUT_FILE}
1
#################################################################################
# Setup SAIF Name Mapping Database
#
# Include an RTL SAIF for better power optimization and analysis.
#
# saif_map should be issued prior to RTL elaboration to create a name mapping
# database for better annotation.
################################################################################
saif_map -start
Information: The SAIF name mapping information database is now active. (PWR-602)
1
#################################################################################
# Read in the RTL Design
#
# Read in the RTL source files or read in the elaborated design (.ddc).
#################################################################################
define_design_lib WORK -path ./WORK
1
###The following variable helps verification when there are differences between DC and FM while inferring logical hierarchies 
set_app_var hdlin_enable_hier_map true
true
analyze -format verilog ${RTL_SOURCE_FILES}
Running PRESTO HDLC
Compiling source file ../src/rtl/counter/counter.v
Presto compilation completed successfully.
Loading db file '/mnt/coe/workspace/ece/ece720-common/tech/google/skywater-pdk/libraries/sky130_fd_sc_hs/v0.0.2/timing/sky130_fd_sc_hs__ff_n40C_1v95_ccsnoise.db'
Loading db file '/mnt/coe/workspace/ece/ece720-common/tech/google/skywater-pdk/libraries/sky130_fd_sc_hs/v0.0.2/timing/sky130_fd_sc_hs__ss_n40C_1v60_ccsnoise.db'
Loading db file '/mnt/apps/public/COE/synopsys_apps/syn/S-2021.06-SP3/libraries/syn/dw_foundation.sldb'
1
elaborate ${DESIGN_NAME}
Loading db file '/mnt/apps/public/COE/synopsys_apps/syn/S-2021.06-SP3/libraries/syn/gtech.db'
Loading db file '/mnt/apps/public/COE/synopsys_apps/syn/S-2021.06-SP3/libraries/syn/standard.sldb'
  Loading link library 'sky130_fd_sc_hs'
  Loading link library 'sky130_fd_sc_hs'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine counter line 40 in file
		'../src/rtl/counter/counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      value_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (counter)
Elaborated 1 design.
Current design is now 'counter'.
1
set_verification_top
1
# OR
# You can read an elaborated design from the same release.
# Using an elaborated design from an older release will not give the best results.
# read_ddc ${DCRM_ELABORATED_DESIGN_DDC_OUTPUT_FILE}
write -hierarchy -format ddc -output ${RESULTS_DIR}/${DCRM_ELABORATED_DESIGN_DDC_OUTPUT_FILE}
Writing ddc file 'results/counter.elab.ddc'.
1
#################################################################################
# sets the multibit_mode attribute
#################################################################################
if { $OPTIMIZATION_FLOW == "hplp"} {
  # Enable mapping to multibit only if the timing is not degraded.Adjust the critical Range as required by the design.
    set_multibit_options -mode timing_only -critical_range 0.1
}
#################################################################################
# Reports pre-synthesis congestion analysis.
#################################################################################
if { $OPTIMIZATION_FLOW == "hc"} {
  #Analyze the RTL constructs which may lead to congestion
  analyze_rtl_congestion > ${REPORTS_DIR}/${DCRM_ANALYZE_RTL_CONGESTION_REPORT_FILE}
}
#################################################################################
# Apply Logical Design Constraints
#################################################################################
# For MCMM, do not apply the constraints here.  Constraints should be
# applied for each scenario in the ${DCRM_MCMM_SCENARIOS_SETUP_FILE}
#################################################################################
# Apply The Operating Conditions
#################################################################################
# For MCMM, do not apply the operating conditions here.  Operating conditions
# should be applied for each scenario in the ${DCRM_MCMM_SCENARIOS_SETUP_FILE}
#################################################################################
# Set Up the Multicorner Multimode (MCMM) Scenarios
#
# Note: The MCMM flow is only supported in topographical mode and it requires
#       a license for Design Compiler Graphical. 
#################################################################################
# Use the dc.mcmm.scenarios.tcl example file as as reference for
# what should be included in the ${DCRM_MCMM_SCENARIOS_SETUP_FILE}
puts "RM-Info: Sourcing script file [which ${DCRM_MCMM_SCENARIOS_SETUP_FILE}]\n"
RM-Info: Sourcing script file /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/dcrm/rm_dc_scripts/dc.mcmm.scenarios.tcl

source -echo -verbose ${DCRM_MCMM_SCENARIOS_SETUP_FILE}
#################################################################################
# Design Compiler MCMM Scenarios Setup File Reference
# Script: dc.mcmm.scenarios.tcl
# Version: P-2019.03-SP2  
# Copyright (C) 2011-2019 Synopsys, Inc. All rights reserved.
#################################################################################
#################################################################################
# This is an example of the MCMM scenarios setup file for Design Compiler.
# Please note that this file will not work as given and must be edited for your
# design.
#
# Create this file for each design in your MCMM flow and configure the filename
# with the value of the ${DCRM_MCMM_SCENARIOS_SETUP_FILE} in
# rm_setup/dc_setup_filenames.tcl
#
# It is recommended to use a minimum set of worst case setup scenarios
# and a worst case leakage scenario in Design Compiler.
# Further refinement to optimize across all possible scenarios is recommended
# to be done in IC Compiler.
#################################################################################
#################################################################################
# Additional Notes
#################################################################################
#
# In MCMM, good leakage and dynamic power optimization results can be obtained by
# using a worst case leakage scenario along with scenario-independent clock gating
# (compile_ultra -gate_clock).
#
# For low power placement to work, it is required to have at least one scenario with 
# dynamic power optimization enabled.
#
#    set_scenario_options -dynamic_power true ...
#
# A recommended scenario naming convention (used by Lynx) is the following:
#
# <MM_TYPE>.<OC_TYPE>.<RC_TYPE>
#
# MM_TYPE - Label that identifies the operating mode or set of timing constraints
#           Example values: mode_norm, mode_slow, mode_test
#
# OC_TYPE - Label that identifies the library operating conditions or PVT corner
#           Example values: OC_WC, OC_BC, OC_TYP, OC_LEAK, OC_TEMPINV
#
# RC_TYPE - Label that identifies an extraction corner (TLUPlus files)
#           Example values: RC_MAX_1, RC_MIN_1, RC_TYP
#################################################################################
#################################################################################
# Worst Case Setup Scenario
#################################################################################
set scenario mode_norm.slow.RCmax
mode_norm.slow.RCmax
create_scenario ${scenario}
Warning: Discarding all scenario specific information previously defined in this session. (UID-1008)
Current scenario is: mode_norm.slow.RCmax
1
# Read in scenario-specific constraints file
puts "RM-Info: Sourcing script file ${DCRM_CONSTRAINTS_INPUT_FILE}\n"
RM-Info: Sourcing script file counter.constraints.tcl

source ${DCRM_CONSTRAINTS_INPUT_FILE}
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
#puts "RM-Info: Reading SDC file [which [dcrm_mcmm_filename ${DCRM_SDC_INPUT_FILE} ${scenario}]]\n"
#read_sdc ${DCRM_SDC_INPUT_FILE}
set_operating_conditions -library sky130_fd_sc_hs__ss_n40C_1v60_ccsnoise.db:sky130_fd_sc_hs  max
Using operating conditions 'max' found in library 'sky130_fd_sc_hs'.
1
set_tlu_plus_files -max_tluplus ${TLUPLUS_MAX_FILE}                    -tech2itf_map ${MAP_FILE}
1
check_tlu_plus_files

Sanity check for TLU+ vs MW-Tech files:
 mapping_file: /mnt/coe/workspace/ece/ece720-common/tech/google/star_rcxt/sky130/layer.map
 number of unique tlu+ files in mcmm mode: 1
  /mnt/coe/workspace/ece/ece720-common/tech/google/star_rcxt/sky130/sky130_RCmax.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
1
# Include scenario specific SAIF file, if possible, for power analysis.
# Otherwise, the default toggle rate of 0.1 will be used for propagating
# switching activity.
# read_saif -auto_map_names -input ${DESIGN_NAME}.${scenario}.saif -instance < DESIGN_INSTANCE > -verbose
# Set options for worst case setup scenario
set_scenario_options -setup true -hold false -leakage_power false
1
report_scenario_options
 
****************************************
Report : scenario_options
Design : counter
Scenario(s): mode_norm.slow.RCmax
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:26:12 2023
****************************************

Scenario: mode_norm.slow.RCmax is active.
 setup         : true 
 hold          : false 
 leakage_power : false 
 dynamic_power : false 

 cts_mode      : false 
 cts_corner    : none 

1
#################################################################################
# Hold Scenario
#################################################################################
set scenario mode_norm.fast.RCmin
mode_norm.fast.RCmin
create_scenario ${scenario}
Current scenario is: mode_norm.fast.RCmin
1
# Read in scenario-specific constraints file
puts "RM-Info: Sourcing script file ${DCRM_CONSTRAINTS_INPUT_FILE}\n"
RM-Info: Sourcing script file counter.constraints.tcl

source ${DCRM_CONSTRAINTS_INPUT_FILE}
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
#puts "RM-Info: Reading SDC file [which [dcrm_mcmm_filename ${DCRM_SDC_INPUT_FILE} ${scenario}]]\n"
#read_sdc ${DCRM_SDC_INPUT_FILE}
set_operating_conditions -library sky130_fd_sc_hs__ff_n40C_1v95_ccsnoise.db:sky130_fd_sc_hs min
Using operating conditions 'min' found in library 'sky130_fd_sc_hs'.
1
set_tlu_plus_files -max_tluplus ${TLUPLUS_MIN_FILE}                    -tech2itf_map ${MAP_FILE}
1
check_tlu_plus_files

Sanity check for TLU+ vs MW-Tech files:
 mapping_file: /mnt/coe/workspace/ece/ece720-common/tech/google/star_rcxt/sky130/layer.map
 number of unique tlu+ files in mcmm mode: 2
  /mnt/coe/workspace/ece/ece720-common/tech/google/star_rcxt/sky130/sky130_RCmax.tluplus
  /mnt/coe/workspace/ece/ece720-common/tech/google/star_rcxt/sky130/sky130_RCmin.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
1
# Include scenario specific SAIF file, if possible, for power analysis.
# Otherwise, the default toggle rate of 0.1 will be used for propagating
# switching activity.
# read_saif -auto_map_names -input ${DESIGN_NAME}.${scenario}.saif -instance < DESIGN_INSTANCE > -verbose
# Set options for worst case setup scenario
set_scenario_options -setup false -hold true -leakage_power true
1
report_scenario_options
 
****************************************
Report : scenario_options
Design : counter
Scenario(s): mode_norm.fast.RCmin
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:26:12 2023
****************************************

Scenario: mode_norm.fast.RCmin is active.
 setup         : false 
 hold          : true 
 leakage_power : true 
 dynamic_power : false 

 cts_mode      : false 
 cts_corner    : none 

1
# Define additional setup scenarios here as needed, using the same format.
#################################################################################
# Worst Case Leakage Scenario
#################################################################################
#set scenario mode_norm.OC_LEAK.RC_MAX_1
#create_scenario ${scenario}
# Read in scenario-specific constraints file
#puts "RM-Info: Sourcing script file [which [dcrm_mcmm_filename ${DCRM_CONSTRAINTS_INPUT_FILE} ${scenario}]]\n"
#source [dcrm_mcmm_filename ${DCRM_CONSTRAINTS_INPUT_FILE} ${scenario}]
# puts "RM-Info: Reading SDC file [which [dcrm_mcmm_filename ${DCRM_SDC_INPUT_FILE} ${scenario}]]\n"
# read_sdc [dcrm_mcmm_filename ${DCRM_SDC_INPUT_FILE} ${scenario}]
#set_operating_conditions -max_library <OC_LEAK_LIB_NAME> -max <OC_LEAK>
#set_tlu_plus_files -max_tluplus <OC_LEAK_TLUPLUS_MAX_FILE> #                   -tech2itf_map ${MAP_FILE}
#check_tlu_plus_files
# Include scenario specific SAIF file, if possible, for power optimization and analysis.
# Otherwise, the default toggle rate of 0.1 will be used for propagating
# switching activity.
# read_saif -auto_map_names -input ${DESIGN_NAME}.${scenario}.saif -instance < DESIGN_INSTANCE > -verbose
# Set options for worst case leakage scenario
#set_scenario_options -setup false -hold false -leakage_power true
#report_scenario_options
# To get the best memory and runtime performance, only define scenarios
# needed for optimization in Design Compiler.
# If additional scenarios are also included, use the following command to
# select the set of desired scenarios for optimization.
# set_active_scenarios <list of scenarios for synthesis optimization>
report_scenarios > ${REPORTS_DIR}/${DCRM_MCMM_SCENARIOS_REPORT}
check_scenarios -output ${REPORTS_DIR}
Information: Timing data is not loaded for design (counter), skip check for design complexity
Report summary:
Information: TLU+ file (mode_norm.slow.RCmax: /mnt/coe/workspace/ece/ece720-common/tech/google/star_rcxt/sky130/sky130_RCmax.tluplus) is under location different from design location.  (MCMM-231)
Information: TLU+ file (mode_norm.slow.RCmax: /mnt/coe/workspace/ece/ece720-common/tech/google/star_rcxt/sky130/layer.map) is under location different from design location.  (MCMM-231)
Information: TLU+ file (mode_norm.fast.RCmin: /mnt/coe/workspace/ece/ece720-common/tech/google/star_rcxt/sky130/sky130_RCmin.tluplus) is under location different from design location.  (MCMM-231)
Information: TLU+ file (mode_norm.fast.RCmin: /mnt/coe/workspace/ece/ece720-common/tech/google/star_rcxt/sky130/layer.map) is under location different from design location.  (MCMM-231)
Warning: Design (counter) has missing library cells.  (MCMM-223)
Information: HTML report can be found at /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/dcrm/reports/check_scenarios.html
1
#################################################################################
# Create Default Path Groups
#
# Separating these paths can help improve optimization.
# Remove these path group settings if user path groups have already been defined.
#################################################################################
set current_scenario_saved [current_scenario]
Current scenario is: mode_norm.fast.RCmin
mode_norm.fast.RCmin
foreach scenario [all_active_scenarios] {
  current_scenario ${scenario}
  set ports_clock_root [filter_collection [get_attribute [get_clocks] sources] object_class==port]
  group_path -name REGOUT -to [all_outputs] 
  group_path -name REGIN -from [remove_from_collection [all_inputs] ${ports_clock_root}] 
  group_path -name FEEDTHROUGH -from [remove_from_collection [all_inputs] ${ports_clock_root}] -to [all_outputs]
}
Current scenario is: mode_norm.slow.RCmax
Current scenario is: mode_norm.fast.RCmin
current_scenario ${current_scenario_saved}
Current scenario is: mode_norm.fast.RCmin
mode_norm.fast.RCmin
#################################################################################
# Power Optimization Section
#################################################################################
#############################################################################
# Clock Gating Setup
#############################################################################
# If your design has instantiated clock gates, you should use identify_clock_gating
# command to identify and the report_clock_gating -multi_stage to report them.
# identify_clock_gating
# report_clock_gating -multi_stage -nosplit > ${REPORTS_DIR}/${DCRM_INSTANTIATE_CLOCK_GATES_REPORT}
# If you do not want clock-gating to optimize your user instantiated
# clock-gating cells, you should set the pwr_preserve_cg attribute upon
# those clock-gating cells.
# set_preserve_clock_gate [get_cell <user_clock_gating_cells>]
# Default clock_gating_style suits most designs.  Change only if necessary.
# set_clock_gating_style -positive_edge_logic {integrated} -negative_edge_logic {integrated} -control_point before ...   
# Clock gate insertion is now performed during compile_ultra -gate_clock
# so insert_clock_gating is no longer recommended at this step.
# The following setting can be used to enable global clock gating.
# With global clock gating, common enables are extracted across hierarchies
# which results in fewer redundant clock gates. 
# set compile_clock_gating_through_hierarchy true 
# For better timing optimization of enable logic, clock latency for 
# clock gating cells can be optionally specified.
# set_clock_gate_latency -clock <clock_name> -stage <stage_num>     #         -fanout_latency {fanout_range1 latency_val1 fanout_range2 latency_val2 ...}
# You can use "set_self_gating_options" command to specify self-gating 
# options when -self_gating option is used in addition to -gate_clock 
# option at the compile_ultra command. To inserts self-gate on clock-gated
# registers, uncomment the following line:
# set_self_gating_options -interaction_with_clock_gating insert
# To improve enable timing in high performance designs, physically aware clock gating 
# is available in Design Compiler topographical for Synopsys Physical Guidance (SPG) 
# flow. This flow works best with a corresponding IC Compiler  SPG flow. To enable 
# physically aware clock gating in Design Compiler Graphical, uncomment the 
# following setting:
# set_app_var power_cg_physically_aware_cg true
#############################################################################
# Apply Power Optimization Constraints
#############################################################################
# For MCMM, do not apply the SAIF file here.  The SAIF file should be read in
# for each scenario in the ${DCRM_MCMM_SCENARIOS_SETUP_FILE}
# Low power placement may save additional dynamic power by shortening the net lengths 
# of nets with high switching activity, in physical guidance flow.
# Enable dynamic power optimization for low power placement to work.
# Reading a SAIF file is also recommended to get accurate switching activity information.
# For MCMM, at least one scenario must have dynamic power optimization enabled.
set_app_var compile_enable_total_power_optimization true
true
if {[shell_is_in_topographical_mode]} {
      # For multi-Vth design, replace the following to set the threshold voltage groups in the libraries.

      # set_attribute <my_hvt_lib> default_threshold_voltage_group HVT -type string
      # set_attribute <my_lvt_lib> default_threshold_voltage_group LVT -type string
    }
# Starting in J-2014.09, leakage optimization is the default flow and is always enabled.
# For MCMM, include a leakage scenario in the ${DCRM_MCMM_SCENARIOS_SETUP_FILE}.
# Power prediction with clock tree estimation is not supported with MCMM.
# Do not use the set_power_prediction command with MCMM designs.
set power_keep_license_after_power_commands true
true
foreach_in_collection reg [filter_collection [remove_from_collection [all_registers] [all_macro_cells]] "ff_edge_sense!=0"] {
       saif_map -set_name [get_object_name $reg] -type saif_name [get_cells $reg]
    }
Information: linking reference library : /mnt/coe/workspace/ece/ece720-common/tech/google/milkyway/sky130_fd_sc_hs/sky130_fd_sc_hs. (PSYN-878)

  Linking design 'counter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  counter                     /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/dcrm/counter.db
  sky130_fd_sc_hs (library)   /mnt/coe/workspace/ece/ece720-common/tech/google/skywater-pdk/libraries/sky130_fd_sc_hs/v0.0.2/timing/sky130_fd_sc_hs__ff_n40C_1v95_ccsnoise.db
  sky130_fd_sc_hs (library)   /mnt/coe/workspace/ece/ece720-common/tech/google/skywater-pdk/libraries/sky130_fd_sc_hs/v0.0.2/timing/sky130_fd_sc_hs__ss_n40C_1v60_ccsnoise.db
  dw_foundation.sldb (library) /mnt/apps/public/COE/synopsys_apps/syn/S-2021.06-SP3/libraries/syn/dw_foundation.sldb

Information: No preferred routing direction found for design layer li1. Using reference direction V. (DCT-035)
Information: No preferred routing direction found for design layer met1. Using reference direction H. (DCT-035)
Information: No preferred routing direction found for design layer met2. Using reference direction V. (DCT-035)
Information: No preferred routing direction found for design layer met3. Using reference direction H. (DCT-035)
Information: No preferred routing direction found for design layer met4. Using reference direction V. (DCT-035)
Information: No preferred routing direction found for design layer met5. Using reference direction H. (DCT-035)
set power_keep_license_after_power_commands false
false
if {[shell_is_in_topographical_mode]} {

  ##################################################################################
  # Apply Physical Design Constraints
  #
  # Optional: Floorplan information can be read in here if available.
  # This is highly recommended for irregular floorplans.
  #
  # Floorplan constraints can be provided from one of the following sources:
  # * extract_physical_constraints with a DEF file
  #	* read_floorplan with a floorplan file (written by write_floorplan)
  #	* User generated Tcl physical constraints
  #
  ##################################################################################

  # Specify ignored layers for routing to improve correlation
  # Use the same ignored layers that will be used during place and route

  if { ${MIN_ROUTING_LAYER} != ""} {
    set_ignored_layers -min_routing_layer ${MIN_ROUTING_LAYER}
  }
  if { ${MAX_ROUTING_LAYER} != ""} {
    set_ignored_layers -max_routing_layer ${MAX_ROUTING_LAYER}
  }

  report_ignored_layers

  # If the macro names change after mapping and writing out the design due to
  # ungrouping or Verilog change_names renaming, it may be necessary to translate 
  # the names to correspond to the cell names that exist before compile.

  # During DEF constraint extraction, extract_physical_constraints automatically
  # matches DEF names back to precompile names in memory using standard matching rules.
  # read_floorplan will also automatically perform this name matching.

  # Modify set_query_rules if other characters are used for hierarchy separators
  # or bus names. 

  # set_query_rules  -hierarchical_separators {/ _ .}   #                  -bus_name_notations {[] __ ()}     #                  -class {cell pin port net}         #                  -wildcard                          #                  -regsub_cumulative                 #                  -show

  ## For DEF floorplan input

  # The DEF file for Design Compiler Topographical can be written from IC Compiler using the following 
  # recommended options:
  # icc_shell> write_def -version 5.7 -rows_tracks_gcells -fixed -pins -blockages -specialnets   #                      -vias -regions_groups -verbose -output ${DCRM_DCT_DEF_INPUT_FILE}

  if {[file exists [which ${DCRM_DCT_DEF_INPUT_FILE}]]} {
    # If you have physical only cells as a part of your floorplan DEF file, you can use
    # the -allow_physical_cells option with extract_physical_constraints to include
    # the physical only cells as a part of the floorplan in Design Compiler to improve correlation.
    #
    # Note: With -allow_physical_cells, new logical cells in the DEF file
    #       that have a fixed location will also be added to the design in memory.
    #       See the extract_physical_constraints manpage for more information about
    #       identifying the cells added to the design when using -allow_physical_cells.
  
    # extract_physical_constraints -allow_physical_cells ${DCRM_DCT_DEF_INPUT_FILE}

    puts "RM-Info: Reading in DEF file [which ${DCRM_DCT_DEF_INPUT_FILE}]\n"
    if { $OPTIMIZATION_FLOW == "hplp"} {
	extract_physical_constraints -allow_physical_cells ${DCRM_DCT_DEF_INPUT_FILE}  
    } else {
	extract_physical_constraints ${DCRM_DCT_DEF_INPUT_FILE}
    }
  }
  
  # OR

  ## For floorplan file input

  # The floorplan file for Design Compiler Topographical can be written from IC Compiler using the following 
  # recommended options:
  # Note: IC Compiler requires the use of -placement {terminal} with -create_terminal beginning in the
  #       D-2010.03-SP1 release.
  # icc_shell> write_floorplan -placement {io terminal hard_macro soft_macro} -create_terminal   #                            -row -create_bound -preroute -track ${DCRM_DCT_FLOORPLAN_INPUT_FILE}

  # Read in the secondary floorplan file, previously written by write_floorplan in Design Compiler,
  # to restore physical-only objects back to the design, before reading the main floorplan file.

  if {[file exists [which ${DCRM_DCT_FLOORPLAN_INPUT_FILE}.objects]]} {
    puts "RM-Info: Reading in secondary floorplan file [which ${DCRM_DCT_FLOORPLAN_INPUT_FILE}.objects]\n"
    read_floorplan ${DCRM_DCT_FLOORPLAN_INPUT_FILE}.objects
  }

  if {[file exists [which ${DCRM_DCT_FLOORPLAN_INPUT_FILE}]]} {
    puts "RM-Info: Reading in floorplan file [which ${DCRM_DCT_FLOORPLAN_INPUT_FILE}]\n"
    read_floorplan ${DCRM_DCT_FLOORPLAN_INPUT_FILE}
  }

  # OR

  ## For Tcl file input

  # For Tcl constraints, the name matching feature must be explicitly enabled
  # and will also use the set_query_rules setttings. This should be turned off
  # after the constraint read in order to minimize runtime.

  if {[file exists [which ${DCRM_DCT_PHYSICAL_CONSTRAINTS_INPUT_FILE}]]} {
    set_app_var enable_rule_based_query true
    puts "RM-Info: Sourcing script file [which ${DCRM_DCT_PHYSICAL_CONSTRAINTS_INPUT_FILE}]\n"
    source -echo -verbose ${DCRM_DCT_PHYSICAL_CONSTRAINTS_INPUT_FILE}
    set_app_var enable_rule_based_query false 
  }


  # Use write_floorplan to save the applied floorplan.

  # Note: A secondary floorplan file ${DCRM_DCT_FLOORPLAN_OUTPUT_FILE}.objects
  #       might also be written to capture physical-only objects in the design.
  #       This file should be read in before reading the main floorplan file.

  write_floorplan -all ${RESULTS_DIR}/${DCRM_DCT_FLOORPLAN_OUTPUT_FILE}

  # Verify that all the desired physical constraints have been applied
  # Add the -pre_route option to include pre-routes in the report
  report_physical_constraints > ${REPORTS_DIR}/${DCRM_DCT_PHYSICAL_CONSTRAINTS_REPORT}
}
Information: setting li1 as min routing layer.  (PSYN-179)
Information: setting met5 as max routing layer.  (PSYN-179)
No ignored layers specified.

Min_routing_layer: li1
Max_routing_layer: met5
Warning: File 'counter.def' was not found in search path. (CMD-030)
Warning: File 'counter.fp.objects' was not found in search path. (CMD-030)
Warning: File 'counter.fp' was not found in search path. (CMD-030)
Warning: File 'counter.physical_constraints.tcl' was not found in search path. (CMD-030)
#################################################################################
# Apply Additional Optimization Constraints
#################################################################################
# Prevent assignment statements in the Verilog netlist.
set_fix_multiple_port_nets -all -buffer_constants
1
#################################################################################
# Save the compile environment snapshot for the Consistency Checker utility.
#
# This utility checks for inconsistent settings between Design Compiler and
# IC Compiler which can contribute to correlation mismatches.
#
# Download this utility from SolvNet.  See the following SolvNet article for
# complete details:
#
# https://solvnet.synopsys.com/retrieve/026366.html
#
# The article is titled: "Using the Consistency Checker to Automatically Compare
# Environment Settings Between Design Compiler and IC Compiler"
#################################################################################
# Uncomment the following to snapshot the environment for the Consistency Checker
# for each active scenario.  You will also need to run the Consistency Checker
# utility for each scenario environment snapshot.
# set current_scenario_saved [current_scenario]
# foreach scenario [all_active_scenarios] {
#   current_scenario ${scenario}
#   write_environment -consistency -output ${REPORTS_DIR}/[dcrm_mcmm_filename ${DCRM_CONSISTENCY_CHECK_ENV_FILE} ${scenario}]
# }
# current_scenario ${current_scenario_saved}
#################################################################################
# Check for Design Problems 
#################################################################################
# Check the current design for consistency
check_design -summary
 
****************************************
check_design summary:
Version:     S-2021.06-SP3
Date:        Wed Sep  6 15:26:19 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Information: Use the 'check_design' command for 
	 more information about warnings. (LINT-98)

1
check_design > ${REPORTS_DIR}/${DCRM_CHECK_DESIGN_REPORT}
# The analyze_datapath_extraction command can help you to analyze why certain data 
# paths are no extracted, uncomment the following line to report analyisis.
# analyze_datapath_extraction > ${REPORTS_DIR}/${DCRM_ANALYZE_DATAPATH_EXTRACTION_REPORT}
#################################################################################
# Multibit Register Reports pre-compile_ultra
#################################################################################
#################################################################################
# Uncomment the next line to verify that the desired bussed registers are grouped as multibit components 
# These multibit components are mapped to multibit registers during compile_ultra
#
# redirect ${REPORTS_DIR}/${DCRM_MULTIBIT_COMPONENTS_REPORT} {report_multibit -hierarchical }
#################################################################################
if { $OPTIMIZATION_FLOW == "hplp"} {
    redirect ${REPORTS_DIR}/${DCRM_MULTIBIT_COMPONENTS_REPORT} {report_multibit -hierarchical }
}
#################################################################################
# Compile the Design
#
# Recommended Options:
#
#     -scan
#     -gate_clock (-self_gating)
#     -retime
#     -spg
#
# Use compile_ultra as your starting point. For test-ready compile, include
# the -scan option with the first compile and any subsequent compiles.
#
# Use -gate_clock to insert clock-gating logic during optimization.  This
# is now the recommended methodology for clock gating.
#
# Use -self_gating option in addition to -gate_clock for potentially saving 
# additional dynamic power, in topographical mode only. Registers that are 
# not clock gated will be considered for XOR self gating.
# XOR self gating should be performed along with clock gating, using -gate_clock
# and -self_gating options. XOR self gates will be inserted only if there is 
# potential power saving without degrading the timing.
# An accurate switching activity annotation either by reading in a saif 
# file or through set_switching_activity command is recommended.
# You can use "set_self_gating_options" command to specify self-gating 
# options.
#
# Use -retime to enable adaptive retiming optimization for further timing benefit.
#
# Use the -spg option to enable Design Compiler Graphical physical guidance flow.
# The physical guidance flow improves QoR, area and timing correlation, and congestion.
# It also improves place_opt runtime in IC Compiler.
#
# Note: In addition to -spg option you can enable the support of via resistance for 
#       RC estimation to improve the timing correlation with IC Compiler by using the 
#       following setting:
#
#       set_app_var spg_enable_via_resistance_support true
#
# You can selectively enable or disable the congestion optimization on parts of 
# the design by using the set_congestion_optimization command.
# This option requires a license for Design Compiler Graphical.
#
# The constant propagation is enabled when boundary optimization is disabled. In 
# order to stop constant propagation you can do the following
#
# set_compile_directives -constant_propagation false <object_list>
#
# Note: Layer optimization is on by default in Design Compiler Graphical, to 
#       improve the the accuracy of certain net delay during optimization.
#       To disable the the automatic layer optimization you can use the 
#       -no_auto_layer_optimization option.
#
#################################################################################
## RM+ Variable and Command Settings before first compile_ultra
#################################################################################
if { $OPTIMIZATION_FLOW == "hplp"} {
    if {[shell_is_in_topographical_mode]} {

	# The following variable, when set to true, runs additional optimizations to improve the timing of  
	# the design at the cost of additional run time.
	set_app_var compile_timing_high_effort true

	# The following variable enables a mode of coarse placement in which cells are not distributed  
	# evenly  across the surface but are allowed to clump together for better QoR     
	set_app_var placer_max_cell_density_threshold 0.75        

  #Set the maximum utilization to 0.9 in congestion options 
   set_congestion_options -max_util 0.90


	# The following variable, when set to true, enables very high effort optimization to fix total negative slack 
	# Setting following variable to true may affect run time
	set_app_var psynopt_tns_high_effort true

	# Use the following variable to enable the physically aware clock gating 
	set_app_var power_cg_physically_aware_cg true
	
	#The following variable helps to reduce the total negative slack of the design
	set_app_var placer_tns_driven true

	# Enable low power placement.  
	# Low power placement affects the placement of cells, pulls them closer together, 
	# on nets with high switching activity to reduce the overall dynamic power of your design.  
        set_app_var compile_enable_total_power_optimization true

        # In MCMM flow use set_scenario_options -dynamic_power true 
	#set_dynamic_optimization true

    }
        # The following variable enables register replication across the hierarchy by creating new ports
	# on the instances of the subdesigns if it is necessary to improve the timing of the design
	set_app_var compile_register_replication_across_hierarchy true 
}
if { $OPTIMIZATION_FLOW == "hc"} {
   if {[shell_is_in_topographical_mode]} {

       # This command enables congestion aware Global buffering based on Zroutebased estimation,
       # reducing congestion along narrow channels across macros. Enabling this feature may have 
       # runtime and QOR impact. Enable this variable on macro intensive designs with narrow channels.
       # set_ahfs_options -global_route true


       # With the following variables set, Zroute-based congestion-driven placement is enabled
       # instead of virtual route based estimation. 
       # Enabling this feature may have runtime impact. Enable this for highly congested designs
       # set_app_var placer_congestion_effort medium
       # set_app_var placer_enable_enhanced_router true

       # Enabling the variable can lead to lower congestion for designs that have congestion due to
       # multiplexing logic in the RTL. This variable is supported only in the initial compile step,
       # Not supported in incremental compile.
       set_app_var compile_prefer_mux true
   }
}
if { $OPTIMIZATION_FLOW == "rtm_exp"} {
  if {[shell_is_in_topographical_mode]} {
  
      set_host_options -max_cores 8
      # The following command overrides runtime-intensive user settings with settings designed
      # to improve runtime. Since the run time intensive optimizations are turned off it might 
      # impact QoR. You can use this as an exploration flow when run time is a concern.
      compile_prefer_runtime
  }
}
if {[shell_is_in_topographical_mode]} {

	# The following variable, when set to true, runs additional optimizations to improve the timing of  
	# the design at the cost of additional run time.
	#set_app_var compile_timing_high_effort true

if {[shell_is_dcnxt_shell]} {
  #################################################################################
  # Applying Required Settings for High Performance Cores
  #################################################################################
  # Use the set_technology and set_hpc_options command either before compile_ultra 
  # or before compile_ultra -incremental commands to set the core and stage 
  # specific settings for high performance cores. 
  # Refer to the "Applying Required Settings for High Performance Cores "
  # section in the Design Compiler User Guide for details.
  # Note: This is a Design Compiler NXT feature and is not supported in 
  # other flavors of the tool.
  # set_technology -node <n>              
  # set_hpc_options -core <core> -stage compile
  # Any individual settings applied after the set_hpc_options will 
  # override the recommended settings.
 }
}
if {[shell_is_in_topographical_mode]} {
  # Use the "-check_only" option of "compile_ultra" to verify that your
  # libraries and design are complete and that optimization will not fail
  # in topographical mode.  Use the same options as will be used in compile_ultra.

  # compile_ultra -scan -gate_clock -spg -check_only
}
compile_ultra -scan -gate_clock -spg
Warning: Congestion optimization is enabled as part of the physical guidance flow. (OPT-1445)
Information: Performing power optimization on scenario: mode_norm.fast.RCmin. (PWR-850)
Alib files are up-to-date.

TLU+ File = /mnt/coe/workspace/ece/ece720-common/tech/google/star_rcxt/sky130/sky130_RCmax.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------

TLU+ File = /mnt/coe/workspace/ece/ece720-common/tech/google/star_rcxt/sky130/sky130_RCmin.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Information: Core area not specified, which can cause correlation issues with IC Compiler. (DCT-041)
Warning: '9' ports are missing location, compile_ultra will automatically assign a location for these ports. For more details run compile_ultra -check_only -spg. (SPG-013)
Warning: Tool will use native floorplan capabilities to place the ports. (DCT-398)

TLU+ File = /mnt/coe/workspace/ece/ece720-common/tech/google/star_rcxt/sky130/sky130_RCmax.tluplus
TLU+ File = /mnt/coe/workspace/ece/ece720-common/tech/google/star_rcxt/sky130/sky130_RCmin.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Information: Running optimization using a maximum of 4 cores. (OPT-1500)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | S-2021.06-DWBB_202106.3 |     *     |
| Licensed DW Building Blocks        | S-2021.06-DWBB_202106.3 |     *     |
============================================================================

============================================================================
| Flow Information                                                         |
----------------------------------------------------------------------------
| Flow         | Design Compiler Graphical                                 |
============================================================================
| Design Information                                      | Value          |
============================================================================
| Number of Scenarios                                     | 2              |
| Leaf Cell Count                                         | 24             |
| Number of User Hierarchies                              | 0              |
| Sequential Cell Count                                   | 4              |
| Macro Count                                             | 0              |
| Number of Power Domains                                 | 0              |
| Design with UPF Data                                    | false          |
----------------------------------------------------------------------------
| Variables                                               | Value          |
----------------------------------------------------------------------------
============================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'counter'
Information: Performing clock-gating with positive edge logic: 'integrated' and negative edge logic: 'or'. (PWR-1047)

****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer li1 : 0.00013 0.00013 (RCEX-011)
Information: Library Derived Res for layer li1 : 0.072 0.072 (RCEX-011)
Information: Library Derived Cap for layer met1 : 0.00022 0.00022 (RCEX-011)
Information: Library Derived Res for layer met1 : 0.00089 0.00089 (RCEX-011)
Information: Library Derived Cap for layer met2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer met2 : 0.00089 0.00089 (RCEX-011)
Information: Library Derived Cap for layer met3 : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer met3 : 0.00016 0.00016 (RCEX-011)
Information: Library Derived Cap for layer met4 : 0.00021 0.00021 (RCEX-011)
Information: Library Derived Res for layer met4 : 0.00016 0.00016 (RCEX-011)
Information: Library Derived Cap for layer met5 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer met5 : 1.8e-05 1.8e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00036 0.00036 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Vertical Res : 0.024 0.024 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0024 0.0024 (RCEX-011)
Loaded alib file './alib-52/sky130_fd_sc_hs__ff_n40C_1v95_ccsnoise.db.alib'
Loaded alib file './alib-52/sky130_fd_sc_hs__ss_n40C_1v60_ccsnoise.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 2 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'counter'
Information: Added key list 'DesignWare' to design 'counter'. (DDB-72)
  Processing 'SNPS_CLOCK_GATE_HIGH_counter'
  Mapping integrated clock gating circuitry

  Updating timing information
Information: Using 4 cores for timing computations. (TIM-270)
Information: Updating design information... (UID-85)
Information: The library cell 'sky130_fd_sc_hs__conb_1' in the library 'sky130_fd_sc_hs' is not characterized for internal power. (PWR-536)
Information: The library cell 'sky130_fd_sc_hs__conb_1' in the library 'sky130_fd_sc_hs' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Information: failed to get design core area
Information: failed to get design core area


==================================
Dominant Scenario Design Coverage:
==================================

                 TOTAL VIOL     NOT RELAXED     UNIQUE-IGNORED    RELAXED 
==========================================================================
       max_delay          3       3 (100.0%)            0            0


Information: failed to get design core area
Information: failed to get design core area

********************************************
Report    : Scenario Reduction Summary
Design    : counter
Scenarios :
	    mode_norm.slow.RCmax (dominant)
	    mode_norm.fast.RCmin (Leakage-Only)
********************************************

Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_counter, since there are no registers. (PWR-806)
Information: Performing clock-gating on design counter. (PWR-730)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: There is no timing violation in design counter. Delay-based auto_ungroup will not be performed. (OPT-780)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:12     290.9      0.00       0.0       0.0                           22852.6465
    0:00:12     290.9      0.00       0.0       0.0                           22852.6465

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)

  Beginning Delay Optimization
  ----------------------------
    0:00:14     294.1      0.00       0.0       0.0                           22984.8027
    0:00:14     294.1      0.00       0.0       0.0                           22984.8027
    0:00:14     294.1      0.00       0.0       0.0                           22984.8027
    0:00:14     294.1      0.00       0.0       0.0                           22984.8027
    0:00:14     294.1      0.00       0.0       0.0                           22984.8027
    0:00:15     294.1      0.00       0.0       0.0                           22984.8027
Information: failed to get design core area
  Loading design 'counter'
Information: The library cell 'sky130_fd_sc_hs__conb_1' in the library 'sky130_fd_sc_hs' is not characterized for internal power. (PWR-536)
Information: The library cell 'sky130_fd_sc_hs__conb_1' in the library 'sky130_fd_sc_hs' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer li1 : 0.00013 0.00013 (RCEX-011)
Information: Library Derived Res for layer li1 : 0.072 0.072 (RCEX-011)
Information: Library Derived Cap for layer met1 : 0.00022 0.00022 (RCEX-011)
Information: Library Derived Res for layer met1 : 0.00089 0.00089 (RCEX-011)
Information: Library Derived Cap for layer met2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer met2 : 0.00089 0.00089 (RCEX-011)
Information: Library Derived Cap for layer met3 : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer met3 : 0.00016 0.00016 (RCEX-011)
Information: Library Derived Cap for layer met4 : 0.00021 0.00021 (RCEX-011)
Information: Library Derived Res for layer met4 : 0.00016 0.00016 (RCEX-011)
Information: Library Derived Cap for layer met5 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer met5 : 1.8e-05 1.8e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00036 0.00036 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Vertical Res : 0.024 0.024 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0024 0.0024 (RCEX-011)

Information: The design utilization is 0.56
Information: Based  on the design utilization, automatically setting placer_max_cell_density_threshold to '0.60'. (SPG-128)
Running precluster optimization.
...20%...40%...60%...80%...100% done.


 Collecting Buffer Trees ... Found 0

 Processing Buffer Trees ... 

    [0] 100% Done ...


Information: Automatic high-fanout synthesis deletes 0 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 0 new cells. (PSYN-864)



  Beginning Timing Optimizations
  ------------------------------
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:17     294.1      0.00       0.0       0.0                           22984.8027
Previously defined placer_max_cell_density_threshold value 0.60 is being used
...33%...67%...100% done.


  Beginning Timing Optimizations
  ------------------------------
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:17     298.9      0.00       0.0       0.0                           22984.8027
    0:00:17     298.9      0.00       0.0       0.0                           22984.8027
    0:00:17     298.9      0.00       0.0       0.0                           22984.8027
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer li1 : 0.00013 0.00013 (RCEX-011)
Information: Library Derived Res for layer li1 : 0.072 0.072 (RCEX-011)
Information: Library Derived Cap for layer met1 : 0.00022 0.00022 (RCEX-011)
Information: Library Derived Res for layer met1 : 0.00089 0.00089 (RCEX-011)
Information: Library Derived Cap for layer met2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer met2 : 0.00089 0.00089 (RCEX-011)
Information: Library Derived Cap for layer met3 : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer met3 : 0.00016 0.00016 (RCEX-011)
Information: Library Derived Cap for layer met4 : 0.00021 0.00021 (RCEX-011)
Information: Library Derived Res for layer met4 : 0.00016 0.00016 (RCEX-011)
Information: Library Derived Cap for layer met5 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer met5 : 1.8e-05 1.8e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00036 0.00036 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Vertical Res : 0.024 0.024 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0024 0.0024 (RCEX-011)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer li1 : 0.00013 0.00013 (RCEX-011)
Information: Library Derived Res for layer li1 : 0.057 0.057 (RCEX-011)
Information: Library Derived Cap for layer met1 : 0.00024 0.00024 (RCEX-011)
Information: Library Derived Res for layer met1 : 0.00071 0.00071 (RCEX-011)
Information: Library Derived Cap for layer met2 : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Res for layer met2 : 0.00071 0.00071 (RCEX-011)
Information: Library Derived Cap for layer met3 : 0.00028 0.00028 (RCEX-011)
Information: Library Derived Res for layer met3 : 0.00013 0.00013 (RCEX-011)
Information: Library Derived Cap for layer met4 : 0.00022 0.00022 (RCEX-011)
Information: Library Derived Res for layer met4 : 0.00013 0.00013 (RCEX-011)
Information: Library Derived Cap for layer met5 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer met5 : 1.4e-05 1.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00028 0.00028 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Vertical Res : 0.019 0.019 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0024 0.0024 (RCEX-011)

********************************************
Report    : Scenario Reduction Summary
Design    : counter
Scenarios :
	    mode_norm.slow.RCmax (dominant)
	    mode_norm.fast.RCmin (dominant) (Leakage-Only)
********************************************

****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer li1 : 0.00013 0.00013 (RCEX-011)
Information: Library Derived Res for layer li1 : 0.057 0.057 (RCEX-011)
Information: Library Derived Cap for layer met1 : 0.00024 0.00024 (RCEX-011)
Information: Library Derived Res for layer met1 : 0.00071 0.00071 (RCEX-011)
Information: Library Derived Cap for layer met2 : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Res for layer met2 : 0.00071 0.00071 (RCEX-011)
Information: Library Derived Cap for layer met3 : 0.00028 0.00028 (RCEX-011)
Information: Library Derived Res for layer met3 : 0.00013 0.00013 (RCEX-011)
Information: Library Derived Cap for layer met4 : 0.00022 0.00022 (RCEX-011)
Information: Library Derived Res for layer met4 : 0.00013 0.00013 (RCEX-011)
Information: Library Derived Cap for layer met5 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer met5 : 1.4e-05 1.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00028 0.00028 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Vertical Res : 0.019 0.019 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0024 0.0024 (RCEX-011)

  Beginning High Effort Delay Optimization
  -----------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:20     298.9      0.00       0.0       0.0                           22984.8027

Info-lpmode: computing default table with library = lib10
    0:00:20     298.9      0.00       0.0       0.0                           22984.8027
    0:00:20     298.9      0.00       0.0       0.0                           22984.8027
    0:00:20     298.9      0.00       0.0       0.0                           22984.8027
    0:00:21     298.9      0.00       0.0       0.0                           22984.8027
    0:00:21     298.9      0.00       0.0       0.0                           22984.8027
    0:00:21     298.9      0.00       0.0       0.0                           22984.8027
    0:00:21     295.7      0.00       0.0       0.0                           22852.6465

  Set up Remaining Resource Array 


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:21     295.7      0.00       0.0       0.0                           22852.6465
Loading db file '/mnt/coe/workspace/ece/ece720-common/tech/google/skywater-pdk/libraries/sky130_fd_sc_hs/v0.0.2/timing/sky130_fd_sc_hs__ff_n40C_1v95_ccsnoise.db'
Loading db file '/mnt/coe/workspace/ece/ece720-common/tech/google/skywater-pdk/libraries/sky130_fd_sc_hs/v0.0.2/timing/sky130_fd_sc_hs__ss_n40C_1v60_ccsnoise.db'
Information: State dependent leakage is now switched from off to on.
1
#################################################################################
# Save Design after First Compile
#################################################################################
write -format ddc -hierarchy -output ${RESULTS_DIR}/${DCRM_COMPILE_ULTRA_DDC_OUTPUT_FILE}
Writing ddc file 'results/counter.compile_ultra.ddc'.
1
if {$OPTIMIZATION_FLOW != "rtm_exp"} {
#################################################################################
# Performing placement aware multibit banking
#################################################################################

#################################################################################
if {[shell_is_in_topographical_mode]} {
       # You can use placement aware multibit banking to group single-bit register cells that are
       # physically near each other into a multibit registers. 
       # This has to be done before DFT insertion in Design Compiler
       # These commands require a Design Compiler Graphical license
       # Please use -wns_threshold option with identify_register_banks command if u want to 
       # exclude specific percentage of timing critical registers from multibit banking
       # identify_register_banks -output ${RESULTS_DIR}/${DCRM_MULTIBIT_CREATE_REGISTER_BANK_FILE}
       # redirect ${REPORTS_DIR}/${DCRM_MULTIBIT_CREATE_REGISTER_BANK_REPORT} {source -echo -verbose ${RESULTS_DIR}/${DCRM_MULTIBIT_CREATE_REGISTER_BANK_FILE}}
}
#################################################################################


################################################################################
## RM+ Variable and Command Settings before incremental compile
################################################################################
if { $OPTIMIZATION_FLOW == "hplp" } {
    if {[shell_is_in_topographical_mode]} {
	# You can use placement aware multibit banking to group single-bit register cells that 
	# are physically near each other into a multibit registers
        # Please use -wns_threshold option with identify_register_banks command if u want to 
        # exclude specific percentage of timing critical registers from multibit banking
	identify_register_banks -output 	    ${RESULTS_DIR}/${DCRM_MULTIBIT_CREATE_REGISTER_BANK_FILE}
	source -echo -verbose ${RESULTS_DIR}/${DCRM_MULTIBIT_CREATE_REGISTER_BANK_FILE}
    }
}
#################################################################################
# DFT Compiler Optimization Section
#################################################################################

    #############################################################################
    # Verilog Libraries for Test Design Rule Checking
    #############################################################################

    # For complex cells that do not have functional models in .lib format,
    # you can supply a list of TetraMAX-compatible Verilog libraries 
    # for test design rule checking.
    # Set the following variable in the dc_setup.tcl file:
    
    # set_app_var test_simulation_library <list of Verilog library files>

    #############################################################################
    # DFT Signal Type Definitions
    #
    # These are design-specific settings that should be modified.
    # The following are only examples and should not be used.
    #############################################################################

    # Define all global DFT signals in this section. If you define any Top-down DFT partitions, 
    # specify DFT signals in the DFT partitions section.
    # It is recommended that top-level test ports be defined as a part of the
    # RTL design and included in the netlist for floorplanning.

    # If you create test ports here and they are not in your floorplan, you should use
    # create_terminal for these additional test ports for topographical mode synthesis.

    if {[shell_is_in_topographical_mode]} {
      # create_terminal -layer "layer_name" -bounding_box {x1 y1 x2 y2} -port ScanPortName ... (repeat for each new test port)
    }

    # If you are using the internal pins flow, it is recommended to run the
    # change_names command before set_dft_signal to avoid problems after DFT insertion.
    # In this case, set_dft_signal pins should be based on pin names after change_names.
    #   -  Use the "-view existing_dft" for already connected DFT signals which must be 
    #      understood for the design to pass "dft_drc".
    #   -  Use the "-view spec" for DFT signals that DFT Compiler will use during
    #      "insert_dft" when making new scan connections.

    # change_names -rules verilog -hierarchy

    # set_dft_signal -view spec -type ScanDataOut -port SO
    # set_dft_signal -view spec -type ScanDataIn -port SI
    # set_dft_signal -view spec -type ScanEnable -port SCAN_ENABLE
    # set_dft_signal -view existing_dft -type ScanClock -port [list CLK] -timing {45 55}
    # set_dft_signal -view existing_dft -type Reset -port RESET -active 0

    #puts "RM-Info: Sourcing script file [which ${DCRM_DFT_SIGNAL_SETUP_INPUT_FILE}]\n"
    source -echo -verbose ${DCRM_DFT_SIGNAL_SETUP_INPUT_FILE}

    #############################################################################
    # DFT for Clock Gating
    #
    # This section includes variables and commands used only when clock gating
    # has been performed in the design.
    #############################################################################

    # Use the following command to initialize clock gating cells for test that are
    # made transparent with a signal held constant for testing, e.g. of type 'Constant'.
    # The value set depends on the hierarchy depth of the clock-gating cells.
    # This setting is not needed where clock-gating cells are controlled with scan enable.

    # set_dft_drc_configuration -clock_gating_init_cycles 1

    # To specify a dedicated ScanEnable/TestMode signal to be used for clock gating,
    # use the "-usage clock_gating" option of the "set_dft_signal" command

    # set_dft_signal -view spec -type <ScanEnable|TestMode> -port <dedicated port> -usage clock_gating

    # You can specify the clock-gating connectivity of the ScanEnable/TestMode signals
    # after they are predefined with set_dft_signal -usage clock_gating

    # set_dft_connect <LABEL> -type clock_gating_control -source <DFT signal> [-target ...]

    #############################################################################
    # DFT Configuration
    #############################################################################

    # Preserve the design name when writing to the database during DFT insertion. 
    set_dft_insertion_configuration -preserve_design_name true

    # Do not perform synthesis optimization during DFT insertion. 
    set_dft_insertion_configuration -synthesis_optimization none

    # Multibit cell handling
    # Specify -preserve_multibit_segment to false to treat the cells inside a
    # multibit component as discrete sequential cells. This improves balancing
    # of scan chains.
    # Starting I-2013.12 release, the default setting is false
    # set_scan_configuration -preserve_multibit_segment false

    ## DFT Clock Mixing Specification
    # For a hierarchical flow, don't mix clocks at the block level:
    # set_scan_configuration -clock_mixing no_mix

    # For a top-down methodology clock mixing is recommended, if possible:
    set_scan_configuration -clock_mixing mix_clocks

    #############################################################################
    # DFT AutoFix Configuration
    #############################################################################

    # Please refer to the TestMAX DFT User Guide, Chapter 12,
    # "Advanced DFT Architecture Methodologies", "Using AutoFix" section.

    # Please refer to the dc.dft_autofix_config.tcl file included with the
    # Design Compiler Reference Methodology scripts for an example of a
    # design-specific AutoFix configuration.

    # Create a design-specific Autofix configuration file and uncomment the
    # following line to source this file.

    # source -echo -verbose ${DCRM_DFT_AUTOFIX_CONFIG_INPUT_FILE}

    #############################################################################
    # DFTMAX Compression Configuration 
    #############################################################################

    # Starting with Reference Methodology Scripts version G-2012.06
    # DFTMAX Compression is enabled in the default flow configuration.

    # Comment out the following command or change the option to "-scan_compression disable"
    # to disable DFTMAX Compression during DFT insertion.

    #set_dft_configuration -scan_compression enable

    # DFTMAX Compression Options:
    # 
    #  -min_power true
    #     This specifies that compressor inputs are to be gated for functional power
    #     saving. 
    #     It also reduces glitching during functional and capture operations
    #     Default for -min_power option is false. Recommend that you set this to
    #     true. 
    #
    #  -xtolerance: value is set to tool default. 
    #     Specify "high" to generate DFTMAX compression architecture that has 100% X-tolerance.
    #
    #  -minimum_compression: tool default is a target compression ratio of 10,
    #
    #  -location <compressor_decompressor_location>
    #      Specifies the instance name in which the compressor and decompressor 
    #      will be instantiated.
    #      The default location is the top level of the current design.
    # 
    # For details on these and other DFTMAX compression options, please refer to the
    # TestMAX DFT User Guide, Chapter 18, "Using DFTMAX Compression"
    # and Chapter 20, "Managing X Values in Scan Compression".
     
    #set_scan_compression_configuration -xtolerance high -min_power true;

    # Use the following to define the test-mode signal to be used for DFTMAX  
    # compression. Ensure that that test mode signals to be used for clockgating have 
    # been configured with set_dft_signal -usage clock_gating.

    # set_dft_signal -view spec -type TestMode -port scan_compression_enable


    #############################################################################
    # Shift Power Groups Configuration
    #############################################################################

    # Starting L-2016.03-SP2 release, DFTMAX Compression supports insertion of Shift Power Groups
    # to reduce power consumption during scan shift.
    # Please refer to the TestMAX DFT User Guide, Chapter 18,
    # "Reducing Power Consumption in Compressed Scan Designs", 
    # "Reducing Scan Shift Power Using Shift Power Groups" section.
    # 
    # To insert Shift Power Groups, do the following:
    # 
    # If you do not insert On-Chip Clocking (OCC), specify:
   
    # set_scan_compression_configuration
    # -shift_power_groups true
    # -shift_power_chain_length <l> | -shift_power_chain_ratio <r>
    # -shift_power_clock <clk>
    # 
    # Specify only one of -shift_power_chain_length or -shift_power_chain_ratio but not both.
    # 
    # Specify the signal to disable the shift power groups
      
    # set_dft_signal -view spec -type TestControl -port <p>
    # set_scan_compression_configuration -shift_power_disable <p>
      
    # Specify the scan-in and scan-out signals to use for the Shift Power Control chain
    # Note the name of the chain specified in the set_scan_path command. This name needs to be specified
    # in TetraMAX set_drc command (refer to TMAX-RM for details) 
    # 
    # set_scan_path shift_power_control_chain -class spc     # -scan_data_in SPC_IN     # -scan_data_out SPC_OUT \ 
    # -test_mode all
    # 
    # 
    # If you insert On-Chip Clocking (OCC), then specify:
    # 
    # set_scan_compression_configuration
    # -shift_power_groups true
    # -shift_power_chain_length <l> | -shift_power_chain_ratio <r>
    # 
    # Specify only one of -shift_power_chain_length or -shift_power_chain_ratio but not both.
    # Do not specify -shift_power_clock option. In OCC flows, the clock chain clock is automatically used.
     
    # Specify an external clock chain if you plan to use On-Chip Clocking together with Shift Power Control chain
    
    # set_scan_path OCC -class occ     # -scan_data_in  OCC_IN     # -scan_data_out  OCC_OUT     # -test_mode all



    #############################################################################
    # DFT Pipelined Scan Data Configuration
    #############################################################################

   # Use set_pipeline_scan_data_configuration to control how Pipelined Scan Data Registers
   # should be inserted

   # We recommend that you use the head_scan_flop true option to create head pipeline registers that 
   # hold their state during the capture cycle. 
   # You should also constrain ScanEnable to its inactive value during capture in ScanCompression modes


   # Note: if you select the head_scan_flop true option, you can share the scan clock with the head_pipeline_clock. 
   #  If you do not select head_scan_flop true option, then you must use a dedicated head pipeline clock.


    # Options:
    #  -head_scan_flop true
    #  -head_pipeline_clock  <name of clock for head pipeline registers>
    #  -tail_pipeline_clock  <name of clock for tail pipeline registers>
    #  -head_pipeline_stages <desired number of head pipeline stages>
    #  -tail_pipeline_stages <desired number of tail pipeline stages>

    # Example:

    # set_pipeline_scan_data_configuration -head_pipeline_clock <clock_name>     #   -tail_pipeline_clock <clock_name>     #   -head_scan_flop true     #   -head_pipeline_stages <x>     #   -tail_pipeline_stages <y>
    #############################################################################
    # DFT Additional Setup
    #############################################################################

    # Add any additional design-specific DFT constraints here

    #############################################################################
    # Defining Multiple Test modes
    #############################################################################
    
    # Use the define_test_mode command to define additional test modes that you wish to build.
    #
    # If you have enabled DFTMAX or DFTMAX Ultra Compression, the tool will build two test modes by 
    # default: ScanCompression_mode and Internal_scan. 
    #
    # If you wish to override the default test modes, you need to define the purpose of that test mode, 
    # then use the -base_mode and -test_mode options of set_scan_compression_configuration or 
    # set_streaming_compression_configuration command to define the correspondence between the two modes.
    #  
    # Design Compiler shell switches to that test mode after a define_test_mode command.
    #
    # To define DFT signals or scan configuration for a particular test mode, specify -test_mode option 
    # for each modes that you have defined.
    #  
    # At top level, use define_test_mode -target to specify the block level test mode that should be active in 
    # that mode. Please refer to the TestMAX DFT User Guide Chapter 18, 
    # "Using DFTMAX Compression", "DFTMAX Scan Compression and Multiple Test Modes" section.
    #
    # Block level Example with DFTMAX Compression:
    # Defining the test modes at block level
    # define_test_mode MY_internal_scan -usage scan 
    # define_test_mode MY_compression -usage scan_compression
    # 
    # Specifying the DFT signals for each mode using the -test_mode option:
    # set_dft_signal -port scan_input_port_1  -type ScanDataIn  -view spec -test_mode MY_internal_scan
    # set_dft_signal -port scan_input_port_1  -type ScanDataIn  -view spec -test_mode MY_compression
    # set_dft_signal -port scan_output_port_1 -type ScanDataOut -view spec -test_mode MY_internal_scan
    # set_dft_signal -port scan_output_port_1 -type ScanDataOut -view spec -test_mode MY_compression
    #
    # Specifying the scan configuration for each test mode:
    # set_scan_configuration -chain_count <scan mode chain count> -test_mode MY_internal_scan
    # set_scan_configuration -chain_count <compression mode chain count> -test_mode MY_compression
    #
    # Specify the correspondence between user-defined internal scan mode and user-defined compression mode
    # set_scan_compression_configuration -chain_count <compression mode chain count>  -base_mode MY_internal_scan -test_mode MY_compression

    # Top level example with DFTMAX Compression:
    # define_test_mode MY_top_internal_scan -usage scan -target [list core1:MY_internal_scan core2:MY_internal_scan top]
    # define_test_mode MY_top_compression -usage scan_compression -target [list core1:MY_compression core2:MY_compression top]
    #
    ###########################################################################
    # Defining DFT partitions
    ###########################################################################
    # Use the define_dft_partition command to define a set of clock domains, design references,
    # hierarchical cells, or sequential leaf cells that you can specify scan and compression configuration.
    # Then use the current_dft_partition command to set the current partition, then apply one or more
    # supported test configuration commands to configure scan for that partition.
    # Define any partition specific DFT signals in this section.
    #
    # Be sure to define any global scan and compression configuration and signals before define_dft_partition command.
    #
    # Please refer to the TestMAX DFT User Guide, Chapter 18,
    # "Using DFTMAX Compression", "Top-Down Flat Compressed Scan Flow with Partitions" section.
    #
    # define_dft_partition <partition_1>           #   -include <list_of_cells_or_references>     #   -clocks  <list of_clocks>
    #
    # define_dft_partition <partition_2>           #   -include <list_of_cells_or_references>     #   -clocks  <list of_clocks>
    #
    # current_dft_partition <partition_1>
    # <Scan and Compression configuration for partition_1>
    # If you have defined multiple test modes, you must use -test_mode option when defining DFT signals.
    # <DFT signals specific to partition_1>
    #
    # current_dft_partition <partition_2>
    # <Scan and Compression configuration for partition_2>
    # If you have defined multiple test modes, you must use -test_mode option when defining DFT signals.
    # <DFT signals specific to partition_2>
    
    #############################################################################
    # DFT Test Protocol Creation
    #############################################################################

    create_test_protocol

    #############################################################################
    # DFT Insertion
    #############################################################################

    # Use the -verbose version of dft_drc to assist in debugging if necessary
    
    dft_drc                                
    dft_drc -verbose                           > ${REPORTS_DIR}/${DCRM_DFT_DRC_CONFIGURED_VERBOSE_REPORT}
    report_scan_configuration                  > ${REPORTS_DIR}/${DCRM_DFT_SCAN_CONFIGURATION_REPORT}
    report_scan_compression_configuration      > ${REPORTS_DIR}/${DCRM_DFT_COMPRESSION_CONFIGURATION_REPORT}
    report_dft_insertion_configuration         > ${REPORTS_DIR}/${DCRM_DFT_PREVIEW_CONFIGURATION_REPORT}

    # Use the -show all version to preview_dft for more detailed report
    preview_dft                                > ${REPORTS_DIR}/${DCRM_DFT_PREVIEW_DFT_SUMMARY_REPORT}
    preview_dft -show all -test_points all     > ${REPORTS_DIR}/${DCRM_DFT_PREVIEW_DFT_ALL_REPORT}

    insert_dft

    #################################################################################
    # Re-create Default Path Groups
    #
    # In case of ports being created during insert_dft they need to be added
    # to those path groups.
    # Separating these paths can help improve optimization.
    #################################################################################
    
    #set current_scenario_saved [current_scenario]
    #foreach scenario [all_active_scenarios] {
    #  current_scenario ${scenario}
    #  set ports_clock_root [filter_collection [get_attribute [get_clocks] sources] object_class==port]
    #  group_path -name REGOUT -to [all_outputs]
    #  group_path -name REGIN -from [remove_from_collection [all_inputs] ${ports_clock_root}]
    #  group_path -name FEEDTHROUGH -from [remove_from_collection [all_inputs] ${ports_clock_root}] -to [all_outputs]
    #}
    #current_scenario ${current_scenario_saved}


################################################################################
## RM+ Variable and Command Settings before incremental compile
################################################################################
if { $OPTIMIZATION_FLOW == "hplp" } {
  # Creating path groups to reduce TNS
 create_auto_path_groups -mode mapped
}
if { (${OPTIMIZATION_FLOW} == "hc") || (${OPTIMIZATION_FLOW} == "hplp") } {
    if {[shell_is_in_topographical_mode]} {

	# Enable congestion-driven  placement  in incremental compile to improve congestion    
	# while preserving quality of results
	set_app_var spg_congestion_placement_in_incremental_compile true
    }
}

if {[file exists [which ${LIBRARY_DONT_USE_PRE_INCR_COMPILE_LIST}]]} {
  puts "RM-Info: Sourcing script file [which ${LIBRARY_DONT_USE_PRE_INCR_COMPILE_LIST}]\n"
  source -echo -verbose $LIBRARY_DONT_USE_PRE_INCR_COMPILE_LIST
}

if {[shell_is_dcnxt_shell]} {
  # Use the set_technology and set_hpc_options command either before compile_ultra 
  # or before compile_ultra -incremental commands to set the core and stage 
  # specific settings for high performance cores. 
  # Refer to the "Applying Required Settings for High Performance Cores "
  # section in the Design Compiler User Guide for details.
  # Note: This is a Design Compiler NXT feature and is not supported in 
  # other flavors of the tool.
  # set_hpc_options -core <core> -stage compile_inc
  # Any individual settings applied after the set_hpc_options will 
  # override the recommended settings.
}

#########################################################################
# Incremental compile is required if netlist and/or constraints are 
# changed after first compile
# Example: DFT insertion, Placement aware multibit banking etc.       
# Incremental compile is also recommended for final QoR signoff as well
#########################################################################   

compile_ultra -incremental -scan -spg

################################################################################
# Remove the path groups generated by create_path_groups command. 
# This does not remove user created path groups
################################################################################
if { $OPTIMIZATION_FLOW == "hplp" } {
    remove_auto_path_groups
}
#################################################################################
# High-effort area optimization
#
# optimize_netlist -area command, was introduced in I-2013.12 release to improve
# area of gate-level netlists. The command performs monotonic gate-to-gate 
# optimization on mapped designs, thus improving area without degrading timing or
# leakage. 
#################################################################################

optimize_netlist -area
}
set_scan_configuration -style multiplexed_flip_flop
Accepted scan configuration for modes: all_dft
1
set_scan_configuration -chain_count 1
Accepted scan configuration for modes: all_dft
1
set_dft_signal -view existing_dft -type ScanClock -port [list {clock}] -timing {45 55}
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -view existing_dft -type Reset -port [list {reset}] -active_state 1
Accepted dft signal specification for modes: all_dft
1
Accepted insert_dft configuration specification.
Accepted insert_dft configuration specification.
Accepted scan configuration for modes: all_dft
In mode: all_dft...

Information: Starting test protocol creation. (TEST-219)
  ...reading user specified clock signals...
Information: Identified system/test clock port clock (45.0,55.0). (TEST-265)
  ...reading user specified asynchronous signals...
Information: Identified active high asynchronous control port reset. (TEST-266)
In mode: all_dft...
  Pre-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  	...checking for scan equivalents...
  ...checking vector rules...
  ...checking pre-dft rules...

-----------------------------------------------------------------
Begin Pre-DFT violations...

 Warning: Clock reset cannot capture data with other clocks off. (D8-1)
 Warning: Clock reset connects to data input (D) of DFF value_reg[3]. (D10-1)
Information: There are 3 other cells with the same violation. (TEST-171)
Warning: Clock gating cell clk_gate_value_reg has unconnected test pin. (TEST-130)

Pre-DFT violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 7

-----------------------------------------------------------------

6 PRE-DFT VIOLATIONS
     1 Clock not able to capture violation (D8)
     4 Clock feeding data input violations (D10)
     1 Test pin of clock gating cell is unconnected violation (TEST-130)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  1 out of 5 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *   1 cell is a clock gating cell
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      *   4 cells are valid scan cells

Information: Test design rule checking completed. (TEST-123)

********************************************
Report    : Scenario Reduction Summary
Design    : counter
Scenarios :
	    mode_norm.slow.RCmax (dominant)
	    mode_norm.fast.RCmin (Leakage-Only)
********************************************

****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer li1 : 0.00013 0.00013 (RCEX-011)
Information: Library Derived Res for layer li1 : 0.072 0.072 (RCEX-011)
Information: Library Derived Cap for layer met1 : 0.00022 0.00022 (RCEX-011)
Information: Library Derived Res for layer met1 : 0.00089 0.00089 (RCEX-011)
Information: Library Derived Cap for layer met2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer met2 : 0.00089 0.00089 (RCEX-011)
Information: Library Derived Cap for layer met3 : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer met3 : 0.00016 0.00016 (RCEX-011)
Information: Library Derived Cap for layer met4 : 0.00021 0.00021 (RCEX-011)
Information: Library Derived Res for layer met4 : 0.00016 0.00016 (RCEX-011)
Information: Library Derived Cap for layer met5 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer met5 : 1.8e-05 1.8e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00036 0.00036 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Vertical Res : 0.024 0.024 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0024 0.0024 (RCEX-011)

Running DFT insertion in topographical mode.
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains
  Routing Scan Chains
  Routing Global Signals
  Mapping New Logic
Resetting current test mode

Running insert_mv_cells ...
Warning: The design was optimized using compile_ultra -spg.  (SPG-123)
Running insert_mv_cells done.
Warning: Congestion optimization is enabled as part of the physical guidance flow. (OPT-1445)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing power optimization on scenario: mode_norm.fast.RCmin. (PWR-850)
Alib files are up-to-date.
Information: Core area not specified, which can cause correlation issues with IC Compiler. (DCT-041)
Warning: '9' ports are missing location, compile_ultra will automatically assign a location for these ports. For more details run compile_ultra -check_only -spg. (SPG-013)
Warning: Tool will use native floorplan capabilities to place the ports. (DCT-398)
Warning: '3' ports inserted by test are missing location, compile_ultra will automatically assign a location for these ports. For more details run compile_ultra -check_only -spg. (SPG-012)
Information: Running optimization using a maximum of 4 cores. (OPT-1500)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
============================================================================
| Flow Information                                                         |
----------------------------------------------------------------------------
| Flow         | Design Compiler Graphical                                 |
============================================================================
| Design Information                                      | Value          |
============================================================================
| Number of Scenarios                                     | 2              |
| Leaf Cell Count                                         | 23             |
| Number of User Hierarchies                              | 1              |
| Sequential Cell Count                                   | 5              |
| Macro Count                                             | 0              |
| Number of Power Domains                                 | 0              |
| Design with UPF Data                                    | false          |
----------------------------------------------------------------------------
| Variables                                               | Value          |
----------------------------------------------------------------------------
============================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Information: State dependent leakage is now switched from on to off.
Information: Updating design information... (UID-85)
Information: The library cell 'sky130_fd_sc_hs__conb_1' in the library 'sky130_fd_sc_hs' is not characterized for internal power. (PWR-536)
Information: The library cell 'sky130_fd_sc_hs__conb_1' in the library 'sky130_fd_sc_hs' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
  Loading design 'counter'
Information: The library cell 'sky130_fd_sc_hs__conb_1' in the library 'sky130_fd_sc_hs' is not characterized for internal power. (PWR-536)
Information: The library cell 'sky130_fd_sc_hs__conb_1' in the library 'sky130_fd_sc_hs' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer li1 : 0.00013 0.00013 (RCEX-011)
Information: Library Derived Res for layer li1 : 0.057 0.057 (RCEX-011)
Information: Library Derived Cap for layer met1 : 0.00024 0.00024 (RCEX-011)
Information: Library Derived Res for layer met1 : 0.00071 0.00071 (RCEX-011)
Information: Library Derived Cap for layer met2 : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Res for layer met2 : 0.00071 0.00071 (RCEX-011)
Information: Library Derived Cap for layer met3 : 0.00028 0.00028 (RCEX-011)
Information: Library Derived Res for layer met3 : 0.00013 0.00013 (RCEX-011)
Information: Library Derived Cap for layer met4 : 0.00022 0.00022 (RCEX-011)
Information: Library Derived Res for layer met4 : 0.00013 0.00013 (RCEX-011)
Information: Library Derived Cap for layer met5 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer met5 : 1.4e-05 1.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00028 0.00028 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Vertical Res : 0.019 0.019 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0024 0.0024 (RCEX-011)

Info: skipped to derive cell locations.

Information: The design utilization is 0.55
Information: Based  on the design utilization, automatically setting placer_max_cell_density_threshold to '0.70'. (SPG-128)
Warning: Found 8 percent of cells (3) without DC Topographical data. Generating data for those cells... (OPT-1404)
50%...100% done.
Information: Performing scan chain reordering in the SPG flow. (SPG-126)
  number of valid scan chains :  1
  number of failed scan chains:  0

  Wire Length Before Ordering 81
  Multi-directional repartitioning is employed instead of single-directional (vertical/horizontal).
  Wire Length After Ordering 73
  Routing Scan Chains
Scan Chain Reordering Completed Successfully


 Collecting Buffer Trees ... Found 0

 Processing Buffer Trees ... 

    [0] 100% Done ...


Information: Automatic high-fanout synthesis deletes 0 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 0 new cells. (PSYN-864)



  Beginning Timing Optimizations
  ------------------------------
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11     290.9      0.00       0.0       0.0                           22852.6465
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer li1 : 0.00013 0.00013 (RCEX-011)
Information: Library Derived Res for layer li1 : 0.072 0.072 (RCEX-011)
Information: Library Derived Cap for layer met1 : 0.00022 0.00022 (RCEX-011)
Information: Library Derived Res for layer met1 : 0.00089 0.00089 (RCEX-011)
Information: Library Derived Cap for layer met2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer met2 : 0.00089 0.00089 (RCEX-011)
Information: Library Derived Cap for layer met3 : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer met3 : 0.00016 0.00016 (RCEX-011)
Information: Library Derived Cap for layer met4 : 0.00021 0.00021 (RCEX-011)
Information: Library Derived Res for layer met4 : 0.00016 0.00016 (RCEX-011)
Information: Library Derived Cap for layer met5 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer met5 : 1.8e-05 1.8e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00036 0.00036 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Vertical Res : 0.024 0.024 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0024 0.0024 (RCEX-011)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer li1 : 0.00013 0.00013 (RCEX-011)
Information: Library Derived Res for layer li1 : 0.057 0.057 (RCEX-011)
Information: Library Derived Cap for layer met1 : 0.00024 0.00024 (RCEX-011)
Information: Library Derived Res for layer met1 : 0.00071 0.00071 (RCEX-011)
Information: Library Derived Cap for layer met2 : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Res for layer met2 : 0.00071 0.00071 (RCEX-011)
Information: Library Derived Cap for layer met3 : 0.00028 0.00028 (RCEX-011)
Information: Library Derived Res for layer met3 : 0.00013 0.00013 (RCEX-011)
Information: Library Derived Cap for layer met4 : 0.00022 0.00022 (RCEX-011)
Information: Library Derived Res for layer met4 : 0.00013 0.00013 (RCEX-011)
Information: Library Derived Cap for layer met5 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer met5 : 1.4e-05 1.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00028 0.00028 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Vertical Res : 0.019 0.019 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00059 0.00059 (RCEX-011)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer li1 : 0.00013 0.00013 (RCEX-011)
Information: Library Derived Res for layer li1 : 0.057 0.057 (RCEX-011)
Information: Library Derived Cap for layer met1 : 0.00024 0.00024 (RCEX-011)
Information: Library Derived Res for layer met1 : 0.00071 0.00071 (RCEX-011)
Information: Library Derived Cap for layer met2 : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Res for layer met2 : 0.00071 0.00071 (RCEX-011)
Information: Library Derived Cap for layer met3 : 0.00028 0.00028 (RCEX-011)
Information: Library Derived Res for layer met3 : 0.00013 0.00013 (RCEX-011)
Information: Library Derived Cap for layer met4 : 0.00022 0.00022 (RCEX-011)
Information: Library Derived Res for layer met4 : 0.00013 0.00013 (RCEX-011)
Information: Library Derived Cap for layer met5 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer met5 : 1.4e-05 1.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00028 0.00028 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Vertical Res : 0.019 0.019 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0024 0.0024 (RCEX-011)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer li1 : 0.00013 0.00013 (RCEX-011)
Information: Library Derived Res for layer li1 : 0.072 0.072 (RCEX-011)
Information: Library Derived Cap for layer met1 : 0.00022 0.00022 (RCEX-011)
Information: Library Derived Res for layer met1 : 0.00089 0.00089 (RCEX-011)
Information: Library Derived Cap for layer met2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer met2 : 0.00089 0.00089 (RCEX-011)
Information: Library Derived Cap for layer met3 : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer met3 : 0.00016 0.00016 (RCEX-011)
Information: Library Derived Cap for layer met4 : 0.00021 0.00021 (RCEX-011)
Information: Library Derived Res for layer met4 : 0.00016 0.00016 (RCEX-011)
Information: Library Derived Cap for layer met5 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer met5 : 1.8e-05 1.8e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00036 0.00036 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Vertical Res : 0.024 0.024 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0024 0.0024 (RCEX-011)

********************************************
Report    : Scenario Reduction Summary
Design    : counter
Scenarios :
	    mode_norm.slow.RCmax (dominant)
	    mode_norm.fast.RCmin (Leakage-Only)
********************************************

    0:00:14     290.9      0.00       0.0       0.0                           22852.6465
    0:00:14     290.9      0.00       0.0       0.0                           22852.6465
Previously defined placer_max_cell_density_threshold value 0.70 is being used
33%...67%...100% done.
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer li1 : 0.00013 0.00013 (RCEX-011)
Information: Library Derived Res for layer li1 : 0.072 0.072 (RCEX-011)
Information: Library Derived Cap for layer met1 : 0.00022 0.00022 (RCEX-011)
Information: Library Derived Res for layer met1 : 0.00089 0.00089 (RCEX-011)
Information: Library Derived Cap for layer met2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer met2 : 0.00089 0.00089 (RCEX-011)
Information: Library Derived Cap for layer met3 : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer met3 : 0.00016 0.00016 (RCEX-011)
Information: Library Derived Cap for layer met4 : 0.00021 0.00021 (RCEX-011)
Information: Library Derived Res for layer met4 : 0.00016 0.00016 (RCEX-011)
Information: Library Derived Cap for layer met5 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer met5 : 1.8e-05 1.8e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00036 0.00036 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Vertical Res : 0.024 0.024 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0024 0.0024 (RCEX-011)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer li1 : 0.00013 0.00013 (RCEX-011)
Information: Library Derived Res for layer li1 : 0.057 0.057 (RCEX-011)
Information: Library Derived Cap for layer met1 : 0.00024 0.00024 (RCEX-011)
Information: Library Derived Res for layer met1 : 0.00071 0.00071 (RCEX-011)
Information: Library Derived Cap for layer met2 : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Res for layer met2 : 0.00071 0.00071 (RCEX-011)
Information: Library Derived Cap for layer met3 : 0.00028 0.00028 (RCEX-011)
Information: Library Derived Res for layer met3 : 0.00013 0.00013 (RCEX-011)
Information: Library Derived Cap for layer met4 : 0.00022 0.00022 (RCEX-011)
Information: Library Derived Res for layer met4 : 0.00013 0.00013 (RCEX-011)
Information: Library Derived Cap for layer met5 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer met5 : 1.4e-05 1.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00028 0.00028 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Vertical Res : 0.019 0.019 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0024 0.0024 (RCEX-011)

********************************************
Report    : Scenario Reduction Summary
Design    : counter
Scenarios :
	    mode_norm.slow.RCmax (dominant)
	    mode_norm.fast.RCmin (dominant) (Leakage-Only)
********************************************

****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer li1 : 0.00013 0.00013 (RCEX-011)
Information: Library Derived Res for layer li1 : 0.057 0.057 (RCEX-011)
Information: Library Derived Cap for layer met1 : 0.00024 0.00024 (RCEX-011)
Information: Library Derived Res for layer met1 : 0.00071 0.00071 (RCEX-011)
Information: Library Derived Cap for layer met2 : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Res for layer met2 : 0.00071 0.00071 (RCEX-011)
Information: Library Derived Cap for layer met3 : 0.00028 0.00028 (RCEX-011)
Information: Library Derived Res for layer met3 : 0.00013 0.00013 (RCEX-011)
Information: Library Derived Cap for layer met4 : 0.00022 0.00022 (RCEX-011)
Information: Library Derived Res for layer met4 : 0.00013 0.00013 (RCEX-011)
Information: Library Derived Cap for layer met5 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer met5 : 1.4e-05 1.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00028 0.00028 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Vertical Res : 0.019 0.019 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0024 0.0024 (RCEX-011)

  Beginning High Effort Delay Optimization
  -----------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:17     290.9      0.00       0.0       0.0                           22852.6465

Info-lpmode: computing default table with library = lib340
    0:00:17     290.9      0.00       0.0       0.0                           22852.6465
    0:00:17     290.9      0.00       0.0       0.0                           22852.6465
    0:00:17     290.9      0.00       0.0       0.0                           22852.6465
    0:00:18     290.9      0.00       0.0       0.0                           22852.6465


  Beginning High Effort Optimization Phase
  ----------------------------------------


  Beginning Timing Optimization
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:18     290.9      0.00       0.0       0.0                           22852.6465

  Beginning Delay Optimization
  ----------------------------
    0:00:18     290.9      0.00       0.0       0.0                           22852.6465
    0:00:18     290.9      0.00       0.0       0.0                           22852.6465
    0:00:18     290.9      0.00       0.0       0.0                           22852.6465
    0:00:18     290.9      0.00       0.0       0.0                           22852.6465
    0:00:18     290.9      0.00       0.0       0.0                           22852.6465
    0:00:18     290.9      0.00       0.0       0.0                           22852.6465
    0:00:18     290.9      0.00       0.0       0.0                           22852.6465
    0:00:18     290.9      0.00       0.0       0.0                           22852.6465
    0:00:18     290.9      0.00       0.0       0.0                           22852.6465
    0:00:18     290.9      0.00       0.0       0.0                           22852.6465


  High Effort Optimization Phase Complete
  ---------------------------------------


  Beginning Buftree Cleanup
  -------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:19     290.9      0.00       0.0       0.0                           22852.6465
    0:00:19     290.9      0.00       0.0       0.0                           22852.6465
Info-lpmode: refreshing table
Info-lpmode: computing default table with library = lib340
Info-lpmode: computing lp table with library=lib340
    0:00:20     290.9      0.00       0.0       0.0                           22852.6465
    0:00:20     290.9      0.00       0.0       0.0                           22852.6465

  Set up Remaining Resource Array 


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
    0:00:20     290.9      0.00       0.0       0.0                           22852.6465
Loading db file '/mnt/coe/workspace/ece/ece720-common/tech/google/skywater-pdk/libraries/sky130_fd_sc_hs/v0.0.2/timing/sky130_fd_sc_hs__ff_n40C_1v95_ccsnoise.db'
Loading db file '/mnt/coe/workspace/ece/ece720-common/tech/google/skywater-pdk/libraries/sky130_fd_sc_hs/v0.0.2/timing/sky130_fd_sc_hs__ss_n40C_1v60_ccsnoise.db'
Information: State dependent leakage is now switched from off to on.
Information: Performing power optimization on scenario: mode_norm.fast.RCmin. (PWR-850)
Alib files are up-to-date.
Information: Core area not specified, which can cause correlation issues with IC Compiler. (DCT-041)
Warning: '9' ports are missing location, compile_ultra will automatically assign a location for these ports. For more details run compile_ultra -check_only -spg. (SPG-013)
Warning: Tool will use native floorplan capabilities to place the ports. (DCT-398)
Warning: '3' ports inserted by test are missing location, compile_ultra will automatically assign a location for these ports. For more details run compile_ultra -check_only -spg. (SPG-012)
Information: Running optimization using a maximum of 4 cores. (OPT-1500)

  Loading design 'counter'
Information: The library cell 'sky130_fd_sc_hs__conb_1' in the library 'sky130_fd_sc_hs' is not characterized for internal power. (PWR-536)
Information: The library cell 'sky130_fd_sc_hs__conb_1' in the library 'sky130_fd_sc_hs' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer li1 : 0.00013 0.00013 (RCEX-011)
Information: Library Derived Res for layer li1 : 0.072 0.072 (RCEX-011)
Information: Library Derived Cap for layer met1 : 0.00022 0.00022 (RCEX-011)
Information: Library Derived Res for layer met1 : 0.00089 0.00089 (RCEX-011)
Information: Library Derived Cap for layer met2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer met2 : 0.00089 0.00089 (RCEX-011)
Information: Library Derived Cap for layer met3 : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer met3 : 0.00016 0.00016 (RCEX-011)
Information: Library Derived Cap for layer met4 : 0.00021 0.00021 (RCEX-011)
Information: Library Derived Res for layer met4 : 0.00016 0.00016 (RCEX-011)
Information: Library Derived Cap for layer met5 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer met5 : 1.8e-05 1.8e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00036 0.00036 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Vertical Res : 0.024 0.024 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0024 0.0024 (RCEX-011)



                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10     290.9      0.00       0.0       0.0                           22852.6465
Info-lpmode: computing default table with library = lib497


  Beginning Area Optimization
  -----------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11     290.9      0.00       0.0       0.0                           22852.6465
Loading db file '/mnt/coe/workspace/ece/ece720-common/tech/google/skywater-pdk/libraries/sky130_fd_sc_hs/v0.0.2/timing/sky130_fd_sc_hs__ff_n40C_1v95_ccsnoise.db'
Loading db file '/mnt/coe/workspace/ece/ece720-common/tech/google/skywater-pdk/libraries/sky130_fd_sc_hs/v0.0.2/timing/sky130_fd_sc_hs__ss_n40C_1v60_ccsnoise.db'
1
#################################################################################
# Write Out Final Design and Reports
#
#        .ddc:   Recommended binary format used for subsequent Design Compiler sessions
#    Milkyway:   Recommended binary format for IC Compiler
#        .v  :   Verilog netlist for ASCII flow (Formality, PrimeTime, VCS)
#       .spef:   Topographical mode parasitics for PrimeTime
#        .sdf:   SDF backannotated topographical mode timing for PrimeTime
#        .sdc:   SDC constraints for ASCII flow
#
#################################################################################
change_names -rules verilog -hierarchy
1
write_icc2_files -force  -output ${RESULTS_DIR}/${DCRM_FINAL_DESIGN_ICC2}
Information: During the execution of write_icc2_files warning messages were issued, please check results/ICC2_files/write_icc2_files.log files. (DCT-228)
1
#############################################################################
# DFT Write out Test Protocols and Reports
#############################################################################
# write_scan_def adds SCANDEF information to the design database in memory, so 
# this command must be performed prior to writing out the design database 
# containing binary SCANDEF.
write_scan_def -output ${RESULTS_DIR}/${DCRM_DFT_FINAL_SCANDEF_OUTPUT_FILE}
1
check_scan_def > ${REPORTS_DIR}/${DCRM_DFT_FINAL_CHECK_SCAN_DEF_REPORT}
write_test_model -format ctl -output ${RESULTS_DIR}/${DCRM_DFT_FINAL_CTL_OUTPUT_FILE}
Writing test model file '/mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/dcrm/results/counter.mapped.ctl'...
1
report_dft_signal > ${REPORTS_DIR}/${DCRM_DFT_FINAL_DFT_SIGNALS_REPORT}
# DFT outputs for standard scan mode
write_test_protocol -test_mode Internal_scan -output ${RESULTS_DIR}/${DCRM_DFT_FINAL_PROTOCOL_OUTPUT_FILE}
Writing test protocol file '/mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/dcrm/results/counter.mapped.scan.spf' for mode 'Internal_scan'...
1
current_test_mode Internal_scan
Current test mode is set to 'Internal_scan'.
1
report_scan_path > ${REPORTS_DIR}/${DCRM_DFT_FINAL_SCAN_PATH_REPORT}
dft_drc
In mode: Internal_scan...
  Design has scan chains in this mode
  Design is scan routed
  Post-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  ...checking vector rules...
  ...checking clock rules...
  ...checking scan chain rules...
  ...checking scan compression rules...
  ...checking X-state rules...
  ...checking tristate rules...
  ...extracting scan details...

-----------------------------------------------------------------
Begin Clock violations...

 Warning: Clock reset cannot capture data with other clocks off. (C4-1)
 Warning: Clock reset used as data is different than capture clock clock for inputs CLK/D of stable DFF (value_reg_3_). (C26-1)
Information: There are 3 other cells with the same violation. (TEST-171)

Clock violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 5

-----------------------------------------------------------------

5 CLOCK VIOLATIONS
     1 Clock unable to capture violation (C4)
     4 Clock as data different from capture clock for stable cell violations (C26)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  1 out of 5 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *   1 cell is a clock gating cell
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      *   4 cells are valid scan cells

Information: Test design rule checking completed. (TEST-123)
1
dft_drc -verbose > ${REPORTS_DIR}/${DCRM_DFT_DRC_FINAL_REPORT}
# DFT outputs for compressed scan mode
# If you have defined you own test modes, change the name of the test mode from 
# "ScanCompression_mode" to the one that you have specified using define_test_mode command.
#write_test_protocol -test_mode ScanCompression_mode -output ${RESULTS_DIR}/${DCRM_DFT_FINAL_SCAN_COMPR_PROTOCOL_OUTPUT_FILE}
#current_test_mode ScanCompression_mode
#report_scan_path > ${REPORTS_DIR}/${DCRM_DFT_FINAL_SCAN_COMPR_SCAN_PATH_REPORT}
#dft_drc 
#dft_drc -verbose > ${REPORTS_DIR}/${DCRM_DFT_DRC_FINAL_SCAN_COMPR_REPORT}
#################################################################################
# Write out Design
#################################################################################
write -format verilog -hierarchy -output ${RESULTS_DIR}/${DCRM_FINAL_VERILOG_OUTPUT_FILE}
Writing verilog file '/mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/dcrm/results/counter.mapped.v'.
1
write -format ddc     -hierarchy -output ${RESULTS_DIR}/${DCRM_FINAL_DDC_OUTPUT_FILE}
Writing ddc file 'results/counter.mapped.ddc'.
1
# Write and close SVF file and make it available for immediate use
set_svf -off
1
#################################################################################
# Write out Design Data
#################################################################################
if {[shell_is_in_topographical_mode]} {

  # Note: A secondary floorplan file ${DCRM_DCT_FINAL_FLOORPLAN_OUTPUT_FILE}.objects
  #       might also be written to capture physical-only objects in the design.
  #       This file should be read in before reading the main floorplan file.

  write_floorplan -all ${RESULTS_DIR}/${DCRM_DCT_FINAL_FLOORPLAN_OUTPUT_FILE}

  # If the DCRM_DCT_SPG_PLACEMENT_OUTPUT_FILE variable has been set in dc_setup_filenames.tcl
  # file then the standard cell physical guidance is being created to support SPG ASCII hand-off
  # to IC Compiler by the write_def command.
  # Invoking write_def commands requires a Design Compiler Graphical license or an IC Compiler
  # Design Planning license.

  if {[info exists DCRM_DCT_SPG_PLACEMENT_OUTPUT_FILE]} {
    write_def -components -output ${RESULTS_DIR}/${DCRM_DCT_SPG_PLACEMENT_OUTPUT_FILE}
  }

  # Do not write out net RC info into SDC
  set_app_var write_sdc_output_lumped_net_capacitance false
  set_app_var write_sdc_output_net_resistance false

  set all_active_scenario_saved [all_active_scenarios]
  set current_scenario_saved [current_scenario]
  set_active_scenarios -all
  foreach scenario [all_active_scenarios] {
      current_scenario ${scenario}

    # Write parasitics data from Design Compiler Topographical placement for static timing analysis
    write_parasitics -output ${RESULTS_DIR}/[dcrm_mcmm_filename ${DCRM_DCT_FINAL_SPEF_OUTPUT_FILE} ${scenario}]

    # Write SDF backannotation data from Design Compiler Topographical placement for static timing analysis
    write_sdf ${RESULTS_DIR}/[dcrm_mcmm_filename ${DCRM_DCT_FINAL_SDF_OUTPUT_FILE} ${scenario}]

    write_sdc -nosplit ${RESULTS_DIR}/[dcrm_mcmm_filename ${DCRM_FINAL_SDC_OUTPUT_FILE} ${scenario}]
  }
  current_scenario ${current_scenario_saved}
  set_active_scenarios ${all_active_scenario_saved}
}
Current scenario is: mode_norm.slow.RCmax
Info: all scenarios are active.
Current scenario is: mode_norm.slow.RCmax
Information: Writing parasitics to file '/mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/dcrm/results/counter.mapped.mode_norm.slow.RCmax.spef'. (WP-3)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/dcrm/results/counter.mapped.mode_norm.slow.RCmax.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Current scenario is: mode_norm.fast.RCmin
Information: Writing parasitics to file '/mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/dcrm/results/counter.mapped.mode_norm.fast.RCmin.spef'. (WP-3)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/dcrm/results/counter.mapped.mode_norm.fast.RCmin.sdf'. (WT-3)
Current scenario is: mode_norm.slow.RCmax
1
# If SAIF is used, write out SAIF name mapping file for PrimeTime-PX
saif_map -type ptpx -write_map ${RESULTS_DIR}/${DESIGN_NAME}.mapped.SAIF.namemap
Information: Writing SAIF name mapping information into the PT-PX name mapping file 'results/counter.mapped.SAIF.namemap'. (PWR-636)
1
#################################################################################
# Generate Final Reports
#################################################################################
if { $OPTIMIZATION_FLOW  == "rtm_exp"} {
  set_host_options -max_cores 8
  update_timing

  parallel_execute [list   "report_qor > ${REPORTS_DIR}/${DCRM_FINAL_QOR_REPORT}"   "report_timing -transition_time -nets -attributes -nosplit > ${REPORTS_DIR}/${DCRM_FINAL_TIMING_REPORT}"   "report_area -nosplit > ${REPORTS_DIR}/${DCRM_FINAL_AREA_REPORT}"   "report_clock_gating -nosplit > ${REPORTS_DIR}/${DCRM_FINAL_CLOCK_GATING_REPORT}"   ]

} else {
report_qor > ${REPORTS_DIR}/${DCRM_FINAL_QOR_REPORT}

report_timing -scenarios [all_active_scenarios] -transition_time -nets -attributes -nosplit > ${REPORTS_DIR}/${DCRM_FINAL_TIMING_REPORT}

if {[shell_is_in_topographical_mode]} {
  report_area -physical -nosplit > ${REPORTS_DIR}/${DCRM_FINAL_AREA_REPORT}
} else {
  report_area -nosplit > ${REPORTS_DIR}/${DCRM_FINAL_AREA_REPORT}
}
report_area -designware  > ${REPORTS_DIR}/${DCRM_FINAL_DESIGNWARE_AREA_REPORT}
report_resources -hierarchy > ${REPORTS_DIR}/${DCRM_FINAL_RESOURCES_REPORT}
report_clock_gating -nosplit > ${REPORTS_DIR}/${DCRM_FINAL_CLOCK_GATING_REPORT}
}
# Create a QoR snapshot of timing, physical, constraints, clock, power data, and routing on 
# active scenarios and stores it in the location  specified  by  the icc_snapshot_storage_location 
# variable. 
if {[shell_is_in_topographical_mode]} {
  set icc_snapshot_storage_location ${REPORTS_DIR}/${DCRM_DCT_FINAL_QOR_SNAPSHOT_FOLDER}
  create_qor_snapshot -name ${DCRM_DCT_FINAL_QOR_SNAPSHOT_REPORT} > ${REPORTS_DIR}/${DCRM_DCT_FINAL_QOR_SNAPSHOT_REPORT}
}
# Uncomment the next line to report all the multibit registers and the banking ratio in the design
# redirect ${REPORTS_DIR}/${DCRM_MULTIBIT_BANKING_REPORT} {report_multibit_banking -nosplit }
if { $OPTIMIZATION_FLOW == "hplp"} {
 redirect ${REPORTS_DIR}/${DCRM_MULTIBIT_BANKING_REPORT} {report_multibit_banking -nosplit }
}
# Use SAIF file for power analysis
# set current_scenario_saved [current_scenario]
# foreach scenario [all_active_scenarios] {
#   current_scenario ${scenario}
#   read_saif -auto_map_names -input ${DESIGN_NAME}.${scenario}.saif -instance < DESIGN_INSTANCE > -verbose
# }
# current_scenario ${current_scenario_saved}
report_power -scenarios [all_active_scenarios] -nosplit > ${REPORTS_DIR}/${DCRM_FINAL_POWER_REPORT}
report_clock_gating -nosplit > ${REPORTS_DIR}/${DCRM_FINAL_CLOCK_GATING_REPORT}
# Uncomment the next line if you include the -self_gating to the compile_ultra command
# to report the XOR Self Gating information.
# report_self_gating  -nosplit > ${REPORTS_DIR}/${DCRM_FINAL_SELF_GATING_REPORT}
# Uncomment the next line to reports the number, area, and  percentage  of cells 
# for each threshold voltage group in the design.
# report_threshold_voltage_group -nosplit > ${REPORTS_DIR}/${DCRM_THRESHOLD_VOLTAGE_GROUP_REPORT}
if {[shell_is_in_topographical_mode]} {
  # report_congestion (topographical mode only) uses zroute for estimating and reporting 
  # routing related congestion which improves the congestion correlation with IC Compiler.
  # Design Compiler Topographical supports create_route_guide command to be consistent with IC
  # Compiler after topographical mode synthesis.
  # Those commands require a license for Design Compiler Graphical.

  report_congestion > ${REPORTS_DIR}/${DCRM_DCT_FINAL_CONGESTION_REPORT}

  # Use the following to generate and write out a congestion map from batch mode
  # This requires a GUI session to be temporarily opened and closed so a valid DISPLAY
  # must be set in your UNIX environment.

  if {[info exists env(DISPLAY)]} {
    gui_start

    # Create a layout window
    set MyLayout [gui_create_window -type LayoutWindow]

    # Build congestion map in case report_congestion was not previously run
    report_congestion -build_map

    # Display congestion map in layout window
    gui_show_map -map "Global Route Congestion" -show true

    # Zoom full to display complete floorplan
    gui_zoom -window [gui_get_current_window -view] -full

    # Write the congestion map out to an image file
    # You can specify the output image type with -format png | xpm | jpg | bmp

    # The following saves only the congestion map without the legends
    gui_write_window_image -format png -file ${REPORTS_DIR}/${DCRM_DCT_FINAL_CONGESTION_MAP_OUTPUT_FILE}

    # The following saves the entire congestion map layout window with the legends
    gui_write_window_image -window ${MyLayout} -format png -file ${REPORTS_DIR}/${DCRM_DCT_FINAL_CONGESTION_MAP_WINDOW_OUTPUT_FILE}

    gui_stop
  } else {
    puts "Information: The DISPLAY environment variable is not set. Congestion map generation has been skipped."
  }
}
Current design is 'counter'.
Current design is 'counter'.
Information: Reporting congestion information from cached data. (DCT-246)
To restart the GUI, type 'gui_start'.
#################################################################################
# Write out Milkyway Design for Top-Down Flow
#
# This should be the last step in the script
#################################################################################
if {[shell_is_in_topographical_mode]} {
  # write_milkyway uses mw_design_library variable from dc_setup.tcl
  write_milkyway -overwrite -output ${DCRM_FINAL_MW_CEL_NAME}
}
1
exit

Memory usage for this session 953 Mbytes.
Memory usage for this session including child processes 953 Mbytes.
CPU usage for this session 81 seconds ( 0.02 hours ).
Elapsed time for this session 145 seconds ( 0.04 hours ).

Thank you...
date +%s > synth
make[2]: Leaving directory `/mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/dcrm'
cd icc2rm && make DESIGN=counter clean
make[2]: Entering directory `/mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm'
rm *.log
rm *.ems
rm icc2_output.txt
rm setup init_design place_opt clock_opt_cts clock_opt_opto route_auto route_opt chip_finish icv_in_design write_data all redhawk_in_design_pnr pt_eco pt_eco_incremental_1 pt_eco_incremental_2 fm vc_lp summary
rm *.begin
rm hostname loadavg
rm clock_auto_exceptions*
rm -rf legalizer_debug_plots/
rm -rf logs_icc2
rm -rf rpts_icc2
rm -rf counter
rm create_power init_dp place_io place_pins placement pre_shaping pre_timing shaping timing_estimation
rm -rf work
rm -rf work_dir
rm -rf write_data_dir
rm -rf default-*.svf
make[2]: Leaving directory `/mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm'
python3 set_constraints.py counter 5 0.5 met5 0.5 0.1
make -C icc2rm route_opt
make[2]: Entering directory `/mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm'
make -f rm_setup/Makefile_pnr route_opt
make[3]: Entering directory `/mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm'
test -d logs_icc2	|| mkdir logs_icc2
date > setup
date +%s > init_design.begin
icc2_shell  -f ./rm_icc2_pnr_scripts/init_design.tcl | tee -i logs_icc2/init_design.log



                              IC Compiler II (TM)

                Version S-2021.06-SP3 for linux64 - Oct 12, 2021
  This release has significant feature enhancements. Please review the Release
                       Notes associated with this release.

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
 
##########################################################################################
# Tool: IC Compiler II
# Script: init_design.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_pnr_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_setup/icc2_pnr_setup.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: icc2_pnr_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_common_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_setup/icc2_common_setup.tcl

set TECH_HOME "/mnt/coe/workspace/ece/ece720-common/tech"
set DCRM_RESULTS_DIR "../dcrm/results"
##########################################################################################
# Tool: IC Compiler II
# Script: icc2_common_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
##########################################################################################
## Required variables
## These variables must be correctly filled in for the flow to run properly
##########################################################################################
set DESIGN_NAME 		"counter" ;# Required; name of the design to be worked on; also used as the block name when scripts save or copy a block
set LIBRARY_SUFFIX		"" ;# Suffix for the design library name ; default is unspecified   
set DESIGN_LIBRARY 		"${DESIGN_NAME}${LIBRARY_SUFFIX}" ;# Name of the design library; default is ${DESIGN_NAME}${LIBRARY_SUFFIX}
set REFERENCE_LIBRARY 		"${TECH_HOME}/google/icc2libprep/sky130_fd_sc_hs/icc2_cell_lib/sky130_fd_sc_hs.ndm"	;# Required; a list of reference libraries for the design library.
;#	for library configuration flow (LIBRARY_CONFIGURATION_FLOW set to true below): 
;#		- specify the list of physical source files to be used for library configuration during create_lib
;# 	for hierarchical designs using bottom-up flows: include subblock design libraries in the list;
;# 	for hierarchical designs using ETMs: include the ETM library in the list.
;# 		- If unpack_rm_dirs.pl is used to create dir structures for hierarchical designs, 
;#		  in order to transition between hierarchical DP and hierarchical PNR flows properly, 
;#		  absolute paths are a requirement.
set COMPRESS_LIBS               "false" ;# Save libs as compressed NDM; only used in DP.
set VERILOG_NETLIST_FILES	"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.v"	;# Verilog netlist files;
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set UPF_FILE 			""	;# A UPF file
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#          for hierarchical designs using ETMs, load the block upf file
;#          for each sub-block linked to ETM, include the following line in the UPF_FILE 
;#              load_upf block.upf -scope block_instance_name
set UPF_SUPPLEMENTAL_FILE	""      ;# The supplemental UPF file. Only needed if you are running golden UPF flow, in which case, you need both UPF_FILE and this.
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#	    If UPF_SUPPLEMENTAL_FILE is specified, scripts assume golden UPF flow. load_upf and save_upf commands will be different.	
set TCL_PARASITIC_SETUP_FILE	""	;# Specify a Tcl script to read in your TLU+ files by using the read_parasitic_tech command;
;# refer to the example in templates/init_design.read_parasitic_tech_example.tcl 
set TCL_MCMM_SETUP_FILE		"${DCRM_RESULTS_DIR}/ICC2_files/${DESIGN_NAME}.MCMM/top.tcl"	;# Specify a Tcl script to create your corners, modes, scenarios and load respective constraints;
;# two examples are provided in templates/: 
;# init_design.mcmm_example.explicit.tcl: provide mode, corner, and scenario constraints; create modes, corners, 
;# and scenarios; source mode, corner, and scenario constraints, respectively 
;# init_design.mcmm_example.auto_expanded.tcl: provide constraints for the scenarios; create modes, corners, 
;# and scenarios; source scenario constraints which are then expanded to associated modes and corners
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set TECH_FILE 			"${TECH_HOME}/google/milkyway/sky130_fd_sc_hs/sky130_fd_sc_hs.tf" 	;# A technology file; TECH_FILE and TECH_LIB are mutually exclusive ways to specify technology information; 
;# TECH_FILE is recommended, although TECH_LIB is also supported in ICC2 RM. 
set TECH_LIB			""	;# Specify the reference library to be used as a dedicated technology library;
;# as a best practice, please list it as the first library in the REFERENCE_LIBRARY list 
set TECH_LIB_INCLUDES_TECH_SETUP_INFO true 
;# Indicate whether TECH_LIB contains technology setup information such as routing layer direction, offset, 
;# site default, and site symmetry, etc. TECH_LIB may contain this information if loaded during library prep.
;# true|false; this variable is associated with TECH_LIB. 
set TCL_TECH_SETUP_FILE		"init_design.tech_setup.tcl"
;# Specify a TCL script for setting routing layer direction, offset, site default, and site symmetry list, etc.
;# init_design.tech_setup.tcl is the default. Use it as a template or provide your own script.
;# This script will only get sourced if the following conditions are met: 
;# (1) TECH_FILE is specified (2) TECH_LIB is specified && TECH_LIB_INCLUDES_TECH_SETUP_INFO is false 
set ROUTING_LAYER_DIRECTION_OFFSET_LIST "   {li1 vertical 0.0}   {met1 horizontal 0.0}   {met2 vertical 0.0}   {met3 horizontal 0.0}   {met4 vertical 0.0}   {met5 horizontal 0.0} "
;# Specify the routing layers as well as their direction and offset in a list of space delimited pairs;
;# This variable should be defined for all metal routing layers in technology file;
;# Syntax is "{metal_layer_1 direction offset} {metal_layer_2 direction offset} ...";
;# It is required to at least specify metal layers and directions. Offsets are optional. 
;# Example1 is with offsets specified: "{M1 vertical 0.2} {M2 horizontal 0.0} {M3 vertical 0.2}"
;# Example2 is without offsets specified: "{M1 vertical} {M2 horizontal} {M3 vertical}"
##########################################################################################
## Optional variables
## Specify these variables if the corresponding functions are desired 
##########################################################################################
set DESIGN_LIBRARY_SCALE_FACTOR	"1000"	;# Specify the length precision for the library. Length precision for the design
;# library and its ref libraries must be identical. Tool default is 10000, which
;# implies one unit is one Angstrom or 0.1nm.
set UPF_UPDATE_SUPPLY_SET_FILE	""	;# A UPF file to resolve UPF supply sets
set DEF_FLOORPLAN_FILES		""	;# DEF files which contain the floorplan information;
;# 	for DP: not required
;# 	for PNR: required if INIT_DESIGN_INPUT = ASCII in icc2_pnr_setup.tcl and neither TCL_FLOORPLAN_FILE or 
;#		 initialize_floorplan is used; DEF_FLOORPLAN_FILES and TCL_FLOORPLAN_FILE are mutually exclusive;
;# 	         not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM
set DEF_SCAN_FILE		"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.scandef"	;# A scan DEF file for scan chain information;
;# 	for PNR: not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM, as SCANDEF is expected to be loaded already
set DEF_SITE_NAME_PAIRS		{}	;# A list of site name pairs for read_def -convert; 
;# specify site name pairs with from_site first followed by to_site;
;# Example: set DEF_SITE_NAME_PAIRS {{from_site_1 to_site_1} {from_site_2 to_site_2}} 	
set SITE_DEFAULT		""	;# Specify the default site name if there are multiple site defs in the technology file;
;# this is to be used by initialize_floorplan command; example: set SITE_DEFAULT "unit";
;# this is applied in the init_design.tech_setup.tcl script 
set SITE_SYMMETRY_LIST	""		;# Specify a list of site def and its symmetry value;
;# this is to be used by read_def or initialize_floorplan command to control the site symmetry;
;# example: set SITE_SYMMETRY_LIST "{unit Y} {unit1 Y}"; this is applied in the init_design.tech_setup.tcl script 
set MIN_ROUTING_LAYER		"li1"	;# Min routing layer name; normally should be specified; otherwise tool can use all metal layers
set MAX_ROUTING_LAYER "met5" ;
set LIBRARY_CONFIGURATION_FLOW	false	;# Set it to true enables library configuration flow which calls the library manager under the hood to generate .nlibs, 
;# save them to disk, and automatically link them to the design.
;# Requires LINK_LIBRARY to be specified with .db files and REFERENCE_LIBRARY to be specified with physical
;# source files for the library configuration flow. Also search_path (in icc2_pnr_setup.tcl) should include paths 
;# to these .db and physical source files.
set LINK_LIBRARY		""	;# Specify .db files;
;# 	for running VC-LP (vc_lp.tcl) and Formality (fm.tcl): required
;# 	for ICC-II without LIBRARY_CONFIGURATION_FLOW enabled: not required
;#	for ICC-II with LIBRARY_CONFIGURATION_FLOW enabled: required; 
;#      	- the .db files specified will be used for the library configuration under the hood during create_lib 
##########################################################################################
## Variables related to flow controls of flat PNR, hierarchical PNR and transition with DP
##########################################################################################
set DESIGN_STYLE		"flat"	;# Specify the design style; flat|hier; default is flat; 
;# specify flat for a totally flat flow (flat PNR for short) and 
;# specify hier for a hierarchical flow (hier PNR for short);
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: this should set to flat (default)
;#	for DP: not used 
set PHYSICAL_HIERARCHY_LEVEL	"" 	;# Specify the current level of hierarchy for the hierarchical PNR flow; top|intermediate|bottom;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
set RELEASE_DIR_DP		"" 	;# Specify the release directory of DP RM; 
;# this is where init_design.tcl of PNR flow gets DP RM released libraries;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: required if INIT_DESIGN_INPUT = DP_RM_NDM, as init_design.tcl needs to know where DP RM libraries are
;#	for DP: not used 
set RELEASE_LABEL_NAME_DP 	"for_pnr"	
;# Specify the label name of the block in the DP RM released library;
;# this is the label name which init_design.tcl of PNR flow will open. 
set RELEASE_DIR_PNR		"" 	;# Specify the release directory of PNR RM; 
;# this is where the init_design.tcl of hierarchical PNR flow gets the sub-block libraries;	
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
##########################################################################################
## Variables related to REDHAWK ANALYSIS FUSION
##########################################################################################
set REDHAWK_SEARCH_PATH		"" 	;# Required. Search path to the NDM, reference libraries, and etc.
puts "RM-info : Completed script [info script]\n"
RM-info : Completed script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_setup/icc2_common_setup.tcl

########################################################################################## 
## Variables for init_design inputs (used by init_design.tcl)
##########################################################################################
set INIT_DESIGN_INPUT 		"ASCII"	;# Specify one of the 3 options: ASCII | DC_ASCII | DP_RM_NDM; default is ASCII.
;# 1.ASCII: assumes all design input files are ASCII and will read them in individually.
;# 2.DC_ASCII: for design transfer from DC using the write_icc2_files command;
;#   sources ${DCRM_RESULTS_DIR}/${DCRM_FINAL_DESIGN_ICC2}/${DESIGN_NAME}.icc2_script.tcl;
;#   you can change the default of DC_RESULTS_DIR and DCRM_FINAL_DESIGN_ICC2 below;
;#   commonly used in combination with SPG flow (set PLACE_OPT_SPG_FLOW true below)  
;# 3.DP_RM_NDM: if ICC2-DP-RM is completed, you can take its NDM outputs and skip the design creation steps;
;#   for PNR flat (DESIGN_STYLE set to flat), script copies the design library from ICC2-DP-RM release 
;#   area (specified by RELEASE_DIR_DP) and opens design;    
;#   for PNR hier flow (DESIGN_STYLE set to hier), script will either copy design library 
;#   from ICC2-DP-RM release area or in addition to that, copy design library of the child blocks from PNR
;#   release area (specified by RELEASE_DIR_PNR), and then open design.
#set DCRM_RESULTS_DIR  		"./results" ;# used by DC_ASCII to specify DC-RM output directory. Default is results.   
;# (Rhett Davis) Moved this variable to icc2_common_setup.tcl for use with DP flow
set DCRM_FINAL_DESIGN_ICC2 	"ICC2_files" ;# output directory name generated by DC-RM's write_icc2_files command;
;# only valid if you specify DC_ASCII for INIT_DESIGN_INPUT;
;# The directory contains verilog, floorplan, scenario settings, and constraints from DC
;# in a format that IC Compiler II can source.    
set POCV_CORNER_FILE_MAPPING_LIST 	"" ;# a list of corner and its associated POCV file in pairs, as POCV is corner dependant;
;# same corner can have multiple corresponding files;
;# example: set POCV_CORNER_FILE_MAPPING_LIST "{corner1 file1a} {corner1 file1b} {corner2 file2}";
;# in the example, file1a and file1b will be loaded for corner1, file2 will be loaded for corner2.
;# Note: POCV_CORNER_FILE_MAPPING_LIST will take precedence if AOCV_CORNER_TABLE_MAPPING_LIST is also specified
set AOCV_CORNER_TABLE_MAPPING_LIST 	"" ;# a list of corner and its associated AOCV table in pairs, as AOCV is corner dependant;
;# same corner can have multiple corresponding tables;
;# example: set AOCV_CORNER_TABLE_MAPPING_LIST "{corner1 table1a} {corner1 table1b} {corner2 table2}";
;# in the example, table1a and table1b will be loaded for corner1, table2 will be loaded for corner2.
set TCL_PAD_CONSTRAINTS_FILE		"" ;# a Tcl script for your pad constraint commands used by place_io of 
;# templates/init_design.flat_design_planning_example.tcl sourced by init_design.tcl
set TCL_MV_SETUP_FILE			"" ;# a Tcl script placeholder for your MV setup commands,such as create_voltage_area, 
;# placement bound, power switch creation and level shifter insertion, etc;
;# refer to templates/init_design.power_switch_example.tcl for sample commands   
set TCL_PG_CREATION_FILE		"" ;# a Tcl script placeholder for your power ground network creation commands,
;# such as create_pg*, set_pg_strategy, compile_pg, etc;
set TCL_FLOORPLAN_FILE			"rm_setup/floorplan.tcl" ;# Tcl floorplan file written by the write_floorplan command; for example, floorplan/floorplan.tcl;
;# TCL_FLOORPLAN_FILE and DEF_FLOORPLAN_FILES are mutually exclusive; please specify only one of them;
;# Not effective if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
;# The write_floorplan command writes a floorplan.tcl Tcl script and a floorplan.def DEF file;
;# reading floorplan.tcl alone can restore the entire floorplan - refer to write_floorplan man for more details  
set TCL_ADDITIONAL_FLOORPLAN_FILE 	"" ;# a supplementary Tcl constraint file; sourced after DEF_FLOORPLAN_FILE or TCL_FLOORPLAN_FILE is read, 
;# or initialize_floorplan is done; can be used to cover additional floorplan constructs, 
;# such as bounds, pin guides, or route guides, etc; not valid if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
set TCL_USER_INIT_DESIGN_POST_SCRIPT ""	;# An optional Tcl file to be sourced at the very end of init_design.tcl before save_block.
########################################################################################## 
## Variables for constraints or settings that impact multiple steps (used across flow)
##########################################################################################
set TCL_PLACEMENT_SPACING_LABEL_RULE_FILE "" ;# A file to specify your placement spacing labels and rules.
;# Example : set_placement_spacing_label -name X -side both -lib_cells [get_lib_cells -of [get_cells]]
;# Example : set_placement_spacing_rule -labels {X SNPS_BOUNDARY} {0 1}
set SAIF_FILE				"" ;# Specify a SAIF file for accurate power computation for features such as
;# total power (opt.power.mode set to total) and enhanced low power placement (place.coarse.enhanced_low_power_effort).
;# sourced at the beginning of place_opt.tcl
set SAIF_FILE_POWER_SCENARIO		"" ;# SAIF_FILE related; specify a power scenario where the SAIF is to be applied
set SAIF_FILE_SOURCE_INSTANCE		"" ;# SAIF_FILE related; name of the instance of the current design as it appears in SAIF file.
set SAIF_FILE_TARGET_INSTANCE		"" ;# SAIF_FILE related; name of the target instance on which activity is to be annotated.
set OPTIMIZATION_FREEZE_PORT_LIST 	"" ;# List of cells (for ex, clock gen modules, or customized logics that should not be touched) to which freeze_clock_ports 
;# and freeze_data_ports attribute will be set to prevent optimization from modifying their port signature; 
;# especially useful if you do formal verification by modules. 
;# Sets opt.dft.hier_preservation to true and runs set_freeze_port -all on the specified cells.
set TCL_USER_CONNECT_PG_NET_SCRIPT ""	;# An optional Tcl file for customized connect_pg_net command and options, such as for bias pins of cells added by opto;
;# sourced by all the main scripts prior to the save_block command
# ---------------------------------
# Lib cell purpose restrictions
# ---------------------------------
set TCL_LIB_CELL_PURPOSE_FILE 		"set_lib_cell_purpose.tcl" ;# A Tcl file which applies lib cell purpose related restrictions;
;# You can specify it with your own customized script	
;# RM default is set_lib_cell_purpose.tcl which includes the following restrictions, each controlled by
;# an individual variable : dont use cells (TCL_LIB_CELL_DONT_USE_FILE), tie cells (TIE_LIB_CELL_PATTERN_LIST), 
;# hold fixing (HOLD_FIX_LIB_CELL_PATTERN_LIST), CTS (CTS_LIB_CELL_PATTERN_LIST) and CTS-exclusive cells (CTS_ONLY_LIB_CELL_PATTERN_LIST). 
## The following 5 *_LIB_CELL_* variables are only applicable if set_lib_cell_purpose.tcl is used for lib cell purpose restrictions.
#  If you do not plan to use set_lib_cell_purpose.tcl, specify TCL_LIB_CELL_PURPOSE_FILE with your own file and you don't have to specify the following variables.
set TCL_LIB_CELL_DONT_USE_FILE 		"" ;# A Tcl file for customized don't use ("set_lib_cell_purpose -exclude <purpose>" commands).
;# The file is to be sourced in set_lib_cell_purpose.tcl, which is the default script for handling lib cell 
;# purpose restrictions specified by the variable TCL_LIB_CELL_PURPOSE_FILE above.
;# It only takes effect if TCL_LIB_CELL_PURPOSE_FILE is set to the default value set_lib_cell_purpose.tcl
set TIE_LIB_CELL_PATTERN_LIST 		"" ;# A list of TIE lib cell patterns to be included for optimization;
;# Example : set TIE_LIB_CELL_PATTERN_LIST "*/TIE* */ttt*"
set HOLD_FIX_LIB_CELL_PATTERN_LIST 	"" ;# A list of hold time fixing lib cell patterns to be included only for hold
set CTS_LIB_CELL_PATTERN_LIST 		"" ;# List of CTS lib cell patterns to be used by CTS; 
;# please include repeaters, always-on repeaters (for MV-CTS), 
;# and gates (for sizing pre-existing gates)/always-on buffers;
;# Please also include flops as CCD can size flops to improve timing.
;# example : set CTS_LIB_CELL_PATTERN_LIST "*/NBUF* */AOBUF* */AOINV* */SDFF*"
set CTS_ONLY_LIB_CELL_PATTERN_LIST 	"" ;# List of CTS lib cell patterns to be used by CTS "exclusively", such as clock specific
;# buffers and inverters. Please be aware that these cells will be applied with only cts 
;# purpose and nothing else. If you want to use these lib cells for other purposes, 
;# such as optimization and hold, specify them in CTS_LIB_CELL_PATTERN_LIST instead
# ---------------------------------
# Clock NDR
# ---------------------------------
set TCL_CTS_NDR_RULE_FILE 		"cts_ndr.tcl" ;# Specify a script for clock NDR creation and association, to be sourced at place_opt
;# By default the variable is set to cts_ndr.tcl, which is an RM provided example.
;# Important: to use the example script, you must also specify CTS_NDR_RULE_NAME, CTS_INTERNAL_NDR_RULE_NAME,
;# or CTS_LEAF_NDR_RULE_NAME (see below for details), otherwise the script won't do anything.
## Note: the CTS_*NDR* variables below are only applicable if TCL_CTS_NDR_RULE_FILE is set to the RM provided example script. 
## If you specify your own script for TCL_CTS_NDR_RULE_FILE, variables below will not be used.
## For root clock nets
set CTS_NDR_RULE_NAME			"" ;# Specify a clock NDR rule for root nets;
;# required for the example script to work on the root and internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_NDR_SHIELDING_LAYER_WIDTH_LIST 	"" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_SHIELDING_LAYER_SPACING_LIST "" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_MIN_ROUTING_LAYER		"" ;# Min routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied. 
set CTS_NDR_MAX_ROUTING_LAYER		"" ;# Max routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied.
## For internal clock nets (by default same values as with the root clock nets)
set CTS_INTERNAL_NDR_RULE_NAME		"$CTS_NDR_RULE_NAME" ;# Specify a clock NDR rule for internal nets; default is same as CTS_NDR_RULE_NAME;
;# required for the example script to work on the internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_INTERNAL_NDR_SHIELDING_LAYER_WIDTH_LIST "$CTS_NDR_SHIELDING_LAYER_WIDTH_LIST" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_SHIELDING_LAYER_SPACING_LIST "$CTS_NDR_SHIELDING_LAYER_SPACING_LIST" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_MIN_ROUTING_LAYER "$CTS_NDR_MIN_ROUTING_LAYER" ;# Min routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied. 
set CTS_INTERNAL_NDR_MAX_ROUTING_LAYER "$CTS_NDR_MAX_ROUTING_LAYER" ;# Max routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied.
## For leaf clock nets
set CTS_LEAF_NDR_RULE_NAME 		"" ;# Specify rm_leaf as the predefined rule for the example script to prepare a default rule for leaf nets
set CTS_LEAF_NDR_MIN_ROUTING_LAYER 	$CTS_NDR_MIN_ROUTING_LAYER ;# Min routing layer for set_clock_routing_rules to which rm_leaf is applied.
set CTS_LEAF_NDR_MAX_ROUTING_LAYER 	$CTS_NDR_MAX_ROUTING_LAYER ;# Max routing layer for set_clock_routing_rules to which rm_leaf is applied.
# ---------------------------------
# Preroute optimizations
# ---------------------------------
set PREROUTE_PLACEMENT_MAX_DENSITY	"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# If specified, sets place.coarse.max_density to limit local density to be less than the value.
;# if unspecified, place.coarse.max_density remains at tool default 0; 
;# now if $PREROUTE_PLACEMENT_AUTO_DENSITY is also true, tool will auto determine a appropriate value; 
;# while if $PREROUTE_PLACEMENT_AUTO_DENSITY is false, tool will try to spread cells evenly
set PREROUTE_PLACEMENT_MAX_UTIL		"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;
;# sets place.coarse.congestion_driven_max_util to control how densely the tool can pack cells in uncongested 
;# regions, in order to remove congestion in congested regions
;# if unspecified, place.coarse.congestion_driven_max_util remains at tool default 0.93
set PREROUTE_PLACEMENT_AUTO_DENSITY	true ;# true|false; tool default true; optional in RM to set it to false if you want to disable the feature; 
;# sets place.coarse.auto_density_control to control coarse placement automatic density control;
;# if you do not specify either of the above two settings (max density and max util) and keep the tool defaults, 
;# the automatic density control selects the value for max density and max util based on the design stage;
;# message PLACE-027 is issued to report the chosen settings
set PREROUTE_PLACEMENT_ENHANCED_AUTO_DENSITY false ;# false|true, tool default false; optional in RM;
;# sets place.coarse.enhanced_auto_density_control;
;# automaticlly selects max density based on the design stage as well as design utilization;
;# automatically selects max util based on the design stage as well as design tchnology
set PREROUTE_PLACEMENT_TARGET_ROUTING_DENSITY "" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# sets place.coarse.target_routing_density to control target routing density for congestion-driven placement; 
;# if left unspecified, place.coarse.target_routing_density remains at tool default 0 
set PREROUTE_PLACEMENT_PIN_DENSITY_AWARE false ;# false|true; tool default false; optional in RM;
;# sets app option place.coarse.pin_density_aware to control maximum local pin density;
set PREROUTE_NDR_OPTIMIZATION 		false ;# false|true, tool default false; optional in RM;
;# sets place_opt/clock_opt.flow.optimize_ndrs to true enables NDR optimization
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase; 
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
########################################################################################## 
## Variables for the place_opt step (used by place_opt.tcl and settings.place_opt.tcl)
##########################################################################################
set PLACE_OPT_ACTIVE_SCENARIO_LIST	"" ;# A subset of scenarios to be made active during place_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
;# include CTS scenarios if you are enabling CTS related features during place_opt,
;# such as PLACE_OPT_OPTIMIZE_ICGS, PLACE_OPT_TRIAL_CTS, or PLACE_OPT_MSCTS
set PLACE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by place_opt; default "" which means no user prefix
set TCL_USER_PLACE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced before place_opt.
set TCL_USER_PLACE_OPT_SCRIPT 		"" ;# An optional Tcl file for place_opt.tcl to replace pre-existing place_opt commands.
set TCL_USER_PLACE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced after place_opt.
set PLACE_OPT_SPG_FLOW 			false ;# false|true; RM default false; set it to true to enable SPG input handling flow in place_opt.tcl;
;# which skips the first pass of the two-pass placement;
;# recommended to go with DC-ASCII inputs (set INIT_DESIGN_INPUT DC_ASCII)
set PLACE_OPT_TRIAL_CTS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.trial_clock_tree to enables early clock tree synthesis;
;# useful for low power placement and ICG optimization flow (PLACE_OPT_OPTIMIZE_ICGS). 
;# Propagated clocks will be used through-out place_opt flow.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, trial CTS will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_TRIAL_CTS. So you don't have to manually enable it.
set PLACE_OPT_OPTIMIZE_ICGS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.optimize_icgs for place_opt to run automatic ICG optimization that performs trial CTS, 
;# timing-aware ICG splitting and clock-aware placement for critical enable paths.
;# The aggressiveness of splitting can be controlled by the PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE. 
set PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE "" ;# specify a value between 0 and 1; default unspecified; 
;# sets place_opt.flow.optimize_icgs_critical_range to the value specified; tool default is 0.75.
;# When set to X, only ICGs enable slack within {EN_WNS, EN_WNS*(1-X)} will be considered for splitting;
;# for example, 0.75 means only ICG with enable pin violations between 1*EN_WNS and 0.25*EN_WNS will be split,
;# while the ICG enable slack below 0.25*EN_WNS will be skipped. Larger value means more splitting. 
set PLACE_OPT_MERGE_ICGS		true ;# false|true; tool default true; optional in RM to set it to false;
;# sets place_opt.flow.merge_clock_gates to control whether the OBD ICG merging is enabled or not;
;# when set to true, ICG merging (merge_clock_gates) runs internally inside place_opt as a first step in initial_place stage;
set PLACE_OPT_ICG_AUTO_BOUND		false ;# false|true; tool default false; optional in RM;
;# sets place.coarse.icg_auto_bound to enable use of automatically created group bounds
set PLACE_OPT_CLOCK_AWARE_PLACEMENT	false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.clock_aware_placement to guide placement with ICG's enable timing criticality; 
;# place_opt will try to improve ICG enable timing by placing the timing critical ICGs and their fanout cells 
;# at better locations for ICG enable paths.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, clock-aware placement will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_CLOCK_AWARE_PLACEMENT. So you don't have to manually enable it.
set PLACE_OPT_MSCTS			false ;# false|true; enables MSCTS (regular) at place_opt step; requires TCL_REGULAR_MSCTS_FILE to be specified;
;# It runs in two parts: first part runs at place_opt step to source TCL_REGULAR_MSCTS_FILE;
;# second part runs at clock_opt_cts step, skips TCL_REGULAR_MSCTS_FILE, propagates clocks, and runs mesh simulation;
;# By default, the features runs in ideal clock mode. However if if PLACE_OPT_OPTIMIZE_ICGS or PLACE_OPT_TRIAL_CTS 
;# are also enabled, then propagated clocks will be used during the place_opt step;
;# If set to false (RM default), RM runs MSCTS only at clock_opt_cts step.
set PLACE_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for place_opt MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS. Only valid if PLACE_OPT_MSCTS is set to true
set TCL_USER_SPARE_CELL_PRE_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced before place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_USER_SPARE_CELL_POST_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced after place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_NON_CLOCK_NDR_RULES_FILE 	"" ;# Specify a NDR rules file for signal nets (Clock NDR rules are specified by CTS_NDR_* variables above)
set PLACE_OPT_MULTIBIT_BANKING 		false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_banking to enable multibit banking during place_opt;
;# takes effect during place_opt initial_opto 
set PLACE_OPT_MULTIBIT_DEBANKING 	false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_debanking to enables multibit debanking during place_opt;
;# takes effect during place_opt final_opto
########################################################################################## 
## Variables for the clock_opt step 
## (used by settings.clock_opt_cts.tcl, clock_opt_cts.tcl, and clock_opt_opto.tcl)
##########################################################################################
set CLOCK_OPT_CTS_ACTIVE_SCENARIO_LIST  "" ;# A subset of scenarios to be made active during clock_opt_cts step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_CTS_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt build_clock; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_CTS_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced after clock_opt.
set CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST "" ;# A subset of scenarios to be made active during clock_opt_opto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_OPTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt final_opto; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_OPTO_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT "" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced after clock_opt.
set CLOCK_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS.
set TCL_REGULAR_MSCTS_FILE		"" ;# Specify a Tcl script for regular multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "place_opt" if PLACE_OPT_MSCTS is true in place_opt.tcl
;# and before "clock_opt -from build_clock -to route_clock" command in clock_opt_cts.tcl
;# RM provided script: mscts.regular.tcl
set TCL_STRUCTURAL_MSCTS_FILE		"" ;# Specify a Tcl script for structural multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "clock_opt -from build_clock -to route_clock" command
;# in clock_opt_cts.tcl;
;# RM provided script: mscts.structural.tcl
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
set CLOCK_OPT_OPTO_CTO 			false ;# Default false; enables post-route clock tree optimization in clock_opt_opto.tcl
set CLOCK_OPT_OPTO_CTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by CTO; default "" which means no user prefix
########################################################################################## 
## Variables for route_auto and route_opt related settings 
## (Used by settings.route_auto.tcl, settings.route_opt.tcl, route_auto.tcl, and route_opt.tcl)
##########################################################################################
set ROUTE_AUTO_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_auto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_AUTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created suring route_auto; default "" which means no user prefix
set TCL_USER_ROUTE_AUTO_PRE_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced before route_auto.
set TCL_USER_ROUTE_AUTO_SCRIPT 		"" ;# An optional Tcl file for route_auto.tcl to replace pre-existing routing commands.
set TCL_USER_ROUTE_AUTO_POST_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced after route_auto.
set ROUTE_OPT_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created during route_opt; default "" which means no user prefix
set TCL_USER_ROUTE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced before route_opt.
set TCL_USER_ROUTE_OPT_SCRIPT 		"" ;# An optional Tcl file for route_opt.tcl to replace pre-existing route_opt commands.
set TCL_USER_ROUTE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced after route_opt.
set CLOCK_OPT_GLOBAL_ROUTE_OPT		false ;# false|true; tool default false; optional in RM; 
;# enables Global Route Based Optimization by setting clock_opt.flow.enable_global_route_opt 
;# and route_opt.flow.enable_power to true, sources routing settings, and runs clock_opt -from global_route_opt;
;# this feature is added to route_auto.tcl; if enabled, it replaces route_global command;
set ROUTE_AUTO_USE_SINGLE_COMMAND	false ;# false|true; runs route_auto command instead of atomic commands (route_global+route_track+route_detail with update_timing in between)
set REDUNDANT_VIA_INSERTION		false ;# false|true; tool default false; optional in RM; enables redundant via insertion for post-route;
;# if you choose ESTABLISHED for TECHNOLOGY_NODE on RMgen download page,
;# RM is set up to run concurrent redundant via insertion during route_auto and route_opt
;# otherwise, RM is set up to reserve space and run standalone add_redundant_vias after route_auto and route_opt  
set TCL_USER_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC-II via mapping file required for redundant via insertion; 
;# the file should include add_via_mapping commands.   
set TCL_USER_ICC_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC style via mapping file required for redundant via insertion; 
;# the file should include define_zrt_redundant_vias commands.
;# This variable is mutually exclusive with TCL_USER_REDUNDANT_VIA_MAPPING_FILE
set ROUTE_AUTO_ANTENNA_FIXING		false ;# false|true; tool default false; optional in RM;
;# set true to enable route.detail.hop_layers_to_fix_antenna and source TCL_ANTENNA_RULE_FILE in route_auto.tcl 
;# to fix Antenna violations.
set TCL_ANTENNA_RULE_FILE	""	;# Antenna rule file; required if ROUTE_AUTO_ANTENNA_FIXING is set to true.
set ROUTE_AUTO_CREATE_SHIELDS 		"none" ;# none|before_route_auto|after_route_auto; default is none; optional in RM;
;# choose to create shields before or after route_auto; all nets with shielding rules will be shielded	
set ROUTE_OPT_PT_DELAY_CALCULATION_WITH_PBA false ;# Default false; sets time.pba_optimization_mode to path to enable PBA during second route_opt;
set ROUTE_OPT_STARRC_CONFIG_FILE ""	;# Specify the configuration file for StarRC in-design extraction for the second route_opt in route_opt.tcl;
;# required; refer to templates/route_opt.starrc_config_example.txt as an example
set ROUTE_OPT_RESHIELD 			"after_route_opt" ;# none|after_route_opt|incremental; default is after_route_opt; 
;# set after_route_opt to reshield nets after route_opt is done with create_shield command; 
;# set incremental to trigger reshield during all route_opt eco route sessions with an app option; 
;# note that ROUTE_OPT_RESHIELD only works if ROUTE_AUTO_CREATE_SHIELDS is set to a value other than none
set ROUTE_OPT_CTO 			"auto" ;# auto|always_on|always_off; tool default auto; RM default auto;
;# sets route_opt.flow.enable_ccd_clock_drc_fixing to the specified value for clock DRC fixing in route_opt;
;# Note: this feature affects both CCD and non-CCD route_opt;
;# if CCD is enabled, with auto, route_opt will enable the feature; set it to always_off if you want it disabled.
;# if CCD is not enabled, with auto, this feature won't be enabled; set it to always_on to enable the feature.
## The following 6 ROUTE_OPT_ECO_OPT* variables are for ECO fusion (eco_opt command) in route_opt.tcl
#  Note that once ROUTE_OPT_ECO_OPT_PT_PATH is specified, ECO fusion is enabled and the third route_opt will be skipped.
set ROUTE_OPT_ECO_OPT_PT_PATH		"" ;# Required by eco_opt; specify the path to pt_shell; for example: /u/mgr/bin/pt_shell
;# if specified, eco_opt
set ROUTE_OPT_ECO_OPT_DB_PATH		"" ;# Optional; specify the paths to .db files of the reference libraries for PT (if not already in your search path)
;# For eco_opt, PT needs to read db. 
set ROUTE_OPT_ECO_OPT_TYPE		"" ;# Optional; eco_opt fixing type; timing|setup|hold|drc|leakage_power|dynamic_power|total_power|buffer_removal
;# if not specified, works on all types
set ROUTE_OPT_ECO_OPT_STARRC_CONFIG_FILE "" ;# Optional; specify the configuration file for StarRC in-design extraction
set ROUTE_OPT_ECO_OPT_WORK_DIR		"" ;# Optional; specify the working directory for eco_opt where PT files and logs are generated;
;# if not specified, tool will automatically generate one
set ROUTE_OPT_ECO_OPT_PRE_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed before linking in PrimeTime;
;# use PT commands that do not require the current design
set ROUTE_OPT_ECO_OPT_POST_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed after linking in PrimeTime;
;# use PT commands that require the current design
########################################################################################## 
## Variables for chip finishing related settings (Used by chip_finish.tcl)
##########################################################################################
set CHIP_FINISH_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during chip_finish step.
;# once set, the list of active scenarios is saved and carried over to subsequent steps.
set TCL_USER_CHIP_FINISH_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before filler cell insertion.
set TCL_USER_CHIP_FINISH_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after metal fill insertion.
## Std cell filler and decap cells used by chip_finish step and post PT-ECO refill in pt_eco step
set CHIP_FINISH_METAL_FILLER_PREFIX 	"" ;# A string to specify the prefix for metal filler (decap) cells.
set CHIP_FINISH_NON_METAL_FILLER_PREFIX $CHIP_FINISH_METAL_FILLER_PREFIX ;# A string to specify the prefix for non-metal fillers.
set CHIP_FINISH_METAL_FILLER_LIB_CELL_LIST "" ;# A list of metal filler (decap) lib cells, including the library name, for ex, 
;# Example: "hvt/DCAP_HVT lvt/DCAP_LVT". Recommended to specify decaps from largest to smallest.
set CHIP_FINISH_NON_METAL_FILLER_LIB_CELL_LIST "" ;# A list of non-metal filler lib cells, including the library name, for ex,
;# Example: hvt/FILL_HVT lvt/FILL_LVT. Recommended to specify them from largest to smallest.
## Signal EM
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT "ITF" ;# Specify signal EM constraint format: ITF | ALF; string is uppercase and ITF is default
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FILE "" ;# A constraint file which contains signal electromigration constraints;
;# specify an ITF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ITF, and specify an
;# ALF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ALF;
;# required for signal EM analysis and fixing to be enabled
set CHIP_FINISH_SIGNAL_EM_SAIF 		"" ;# An optional SAIF file for the signal EM analysis.
set CHIP_FINISH_SIGNAL_EM_SCENARIO 	"" ;# Specify an active scenario which is enabled for setup and hold analysis;
;# Required for signal EM analysis and fixing to proceed.
set CHIP_FINISH_SIGNAL_EM_FIXING 	false ;# Enable signal EM fixing; false | true; false is default
########################################################################################## 
## Variables for ICV in-design related settings (used by icv_in_design.tcl)
##########################################################################################
set ICV_IN_DESIGN_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during icv_in_design step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_ICV_IN_DESIGN_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before signoff_check_drc.
set TCL_USER_ICV_IN_DESIGN_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after second signoff_check_drc.
## signoff_check_drc specific variables
set ICV_IN_DESIGN_DRC_CHECK_RUNSET 	"" ;# The foundry runset for ICV used by signoff_check_drc
set ICV_IN_DESIGN_DRC_CHECK_RUNDIR 	"z_check_drc" 
;# The working directory for the signoff_check_drc before signoff_fix_drc;
;# The directory that contains the initial DRC error database for signoff_fix_drc.
## singoff_fix_drc specific variables
set ICV_IN_DESIGN_ADR 			true ;# true|false; true enables signoff_fix_drc in addition to signoff_check_drc; default is true
set ICV_IN_DESIGN_ADR_RUNDIR 		"z_adr"	;# The working directory for signoff_fix_drc; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_POST_ADR_RUNDIR 	"z_post_adr" ;# The working directory for signoff_check_drc after signoff_fix_drc is done; 
;# only takes effect if ICV_IN_DESIGN_ADR is true 
set ICV_IN_DESIGN_ADR_DPT_RULES 	"" ;# Specify your DPT rules for signoff_fix_drc fixing; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_ADR_DPT_RUNDIR	"z_adr_with_dpt" ;# The working directory for signoff_check_drc with DPT rule fixing;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
set ICV_IN_DESIGN_POST_ADR_DPT_RUNDIR	"z_post_adr_with_dpt" ;# The working directory for signoff_check_drc after DPT rule fixing is done;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
## Metal fill specific variables
set ICV_IN_DESIGN_METAL_FILL 		false ;# Default false; set it to true to enable the metal fill creation feature.
set ICV_IN_DESIGN_METAL_FILL_RUNDIR	"z_icvFill" ;# The working directory for signoff_create_metal_fill. Optional. Default is z_icvFill.
set ICV_IN_DESIGN_METAL_FILL_TIMING_DRIVEN_THRESHOLD "" 
;# Specify the threshold for timing-driven metal fill.
;# If not specified, timing-driven is not enabled.
;# If specified, "-timing_preserve_setup_slack_threshold" option is added.
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED "off" ;# off | <a technology node> | generic; used for -track_fill option of signoff_create_metal_fill
;# for non-track-based : specify off 
;# for track-based : specify either a node (refer to man page) or generic 
set ICV_IN_DESIGN_METAL_FILL_RUNSET	"" ;# Specify the foundry runset for signoff_create_metal_fill command;
;# required only by non track-based metal fill (ICV_IN_DESIGN_METAL_FILL_TRACK_BASED set to off).
set ICV_IN_DESIGN_POST_METAL_FILL_RUNDIR "z_MFILL_after" 
;# The working directory for the signoff_check_drc after signoff_create_metal_fill is completed;
;# only takes effect if ICV_IN_DESIGN_METAL_FILL is true
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED_PARAMETER_FILE "auto" ;# auto | <a parameter file>; default is auto;
;# this variable is only for track-based metal fill;
;# specify auto to use ICC-II auto generated track_fill_params.rh file or your own paramter file.
########################################################################################## 
## Variables for settings related to write data (used by write_data.tcl)
##########################################################################################
## write_gds related
set WRITE_GDS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and GDS layers
set WRITE_OASIS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and OASIS layers
########################################################################################## 
## Variables for Functional ECO related settings (used by functional_eco.tcl)
##########################################################################################
set FUNCTIONAL_ECO_ACTIVE_SCENARIO_LIST	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_FUNCTIONAL_ECO_PRE_SCRIPT	"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_FUNCTIONAL_ECO_POST_SCRIPT	"" ;# An optional Tcl file to be sourced after route_eco.
set FUNCTIONAL_ECO_DISPLACEMENT_THRESHOLD "10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
set FUNCTIONAL_ECO_VERILOG_FILE		"" ;# Required; a verilog file to be 
set FUNCTIONAL_ECO_MODE			"default" ;# Specify the preferred flow; default|freeze_silicon
;# default: sources $FUNCTIONAL_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $FUNCTIONAL_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for PT ECO related settings (used by pt_eco.tcl/pt_eco_incremental.tcl)
##########################################################################################
## The following variables apply to both pt_eco.tcl (classic PT-ECO flow) and pt_eco_incremental.tcl (Galaxy incremental ECO flow)
set PT_ECO_ACTIVE_SCENARIO_LIST 	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_PT_ECO_PRE_SCRIPT 		"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_PT_ECO_POST_SCRIPT 	"" ;# An optional Tcl file to be sourced after route_eco.
set PT_ECO_DISPLACEMENT_THRESHOLD 	"10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
## The following variables only apply to pt_eco.tcl (classic PT-ECO flow)
set PT_ECO_CHANGE_FILE 			"" ;# Required; an ECO guidance file generated by the PT-SI write_changes command,
;# as an input to the pt_eco.tcl
set PT_ECO_MODE				"default" ;# Specify the preferred flow for the PT-ECO run; default|freeze_silicon
;# default: sources $PT_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $PT_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for Redhawk in-design related settings 
## (used by redhawk_in_design_pnr.tcl; SNPS_INDESIGN_RH_RAIL license required)
##########################################################################################
set REDHAWK_DIR 			"" ;# Specify the path to REDHAWK executable; required 
set REDHAWK_PAD_FILE 			"" ;# Default is top level pins.
set REDHAWK_ANALYSIS_NETS 		"" ;# Required. Specify the list of power and ground nets in pairs and in separate lines for the analysis;
;# for example, "VDD1 VSS1 VDD2 VSS2 VDD3 VSS3", where VDD* are power nets and VSS* are ground nets.
set REDHAWK_TECH_FILE 			"" ;# Required. Apache Technology File
set REDHAWK_MACROS 			"" ;# Optional. List of Macro names and macro directories in pairs and in separate lines;
;# for example, "macro1_name macro1_directory 
;#		    macro2_name macro2_directory 
;#		    macro3_name macro3_directory"
set REDHAWK_SWITCH_MODEL_FILES 		"" ;# Optional. List of switch model files;
;# for example: "switch_model_file1 
;#               switch_model_file2 
;#		    switch_model_file3"
set REDHAWK_LIB_FILES 			"" ;# Required. List of .lib files in separate lines.
;# for example: "/home/lib_1.lib 
;#               /home/lib_2.lib
;#               /home/lib_3.lib"
set REDHAWK_APL_FILES			"" ;# Required for dynamic analysis.  List of apl files in separate lines.
;# for example: "x.cdev cdev
;#               x.current current
;#               y.cdev cdev
;#               y.current current"
set REDHAWK_EXTRA_GSR 			"" ;# Optional. Provide a file with custom Redhawk settings.
set REDHAWK_ANALYSIS 			"" ;# Required. Specify of the analyses below:
;# For Static analysis: "static"
;# For Vector-based Dynamic analysis: "dynamic_vcd"
;# For Vectorless Dynamic analysis: "dynamic_vectorless"
;# For Effective Resistance analysis: "effective_resistance"
;# For Minimum path resistance analysis: "min_path_resistance"
;# For Integrity Check: "check_missing_via"
set REDHAWK_OUTPUT_REPORT 		"" ;# Optional. Specify a file name to have the output report produced:
;# For Static or dynamic analysis: the effective voltage drop is reported
;# For Effective Resistance analysis: the effective resistance is reported
;# For Minimum path resistance analysis: the minimum path resistance is reported
;# For Integrity Check: the missing vias are reported
set REDHAWK_EM_ANALYSIS 	   	false ;# Optional. Set to true if EM analysis to be performed with static or dynamic analysis.
set REDHAWK_EM_REPORT 			"" ;# Optional. Specify a file name to have the EM output report produced.
set REDHAWK_SCRIPT_FILE 		"" ;# Optional. Specify a file name for using Redhawk standalone run tcl file.
set REDHAWK_SWITCHING_ACTIVITY_FILE 	"" ;# Required for vector-based dynamic analysis.  Format is as follows:
;# {file_format [file_name] [strip_path]}
set REDHAWK_FIX_MISSING_VIAS       	false ;# Optional. Set to true to enable inserting vias to missing via locations after the check_missing_via flow is run.
set REDHAWK_MISSING_VIA_POS_THRESHOLD	"" ;# Optional. Set to positive voltage between two overlapped layers for filtering purpose.  Default is no filtering.
set REDHAWK_RAIL_DATABASE               RAIL_DATABASE  ; #Optional. Set ICC2 Redhawk Fusion output directory.
set REDHAWK_PGA_POWER_NET               "" ; #Required.  Set one power net for PGA.
set REDHAWK_PGA_GROUND_NET              "" ; #Required.  Set one ground net for PGA
set REDHAWK_PGA_NODE                    "" ; #Required. Set the technology node such as tsmc16.
set REDHAWK_PGA_ICV_DIR                 "" ; #Required. Set the path to the ICV binary.  Example: /global/apps/icv_2018.06
##########################################################################################
## System Variables and Settings (there's no need to change them)
##########################################################################################
## Reporting 
set REPORT_QOR				true ;# true|false; RM default true; runs various reporting commands at end of each step;
;# reporting commands vary by stage; set it to false to skip reporting
set REPORT_QOR_REPORT_POWER		true ;# true|false; RM default true;
;# set it to false to skip report_power and report_clock_qor -type power during reporting
set REPORT_QOR_REPORT_CONGESTION	true ;# true|false; RM default reports congestion with "route_global -congestion_map_only true"
;# at the end of preroute steps; set it to false to skip.
set search_path [list ./rm_icc2_pnr_scripts ./rm_setup ./templates $REDHAWK_SEARCH_PATH]
lappend search_path .
if {$synopsys_program_name == "icc2_shell"} {
	set_host_options -max_cores 8

	## Enable on-disk operation for copy_block to save block to disk right away
	set_app_option -name design.on_disk_operation -value true ;# default false and global-scoped
}
set sh_continue_on_error true
## Label names (while $DESIGN_NAME is the block name)
set INIT_DESIGN_BLOCK_NAME 		"init_design" 			;# Label name to be used when saving a block in init_design.tcl
set PLACE_OPT_BLOCK_NAME 		"place_opt" 			;# Label name to be used when saving a block in place_opt.tcl
set CLOCK_OPT_CTS_BLOCK_NAME 		"clock_opt_cts" 		;# Label name to be used when saving a block in clock_opt_cts.tcl
set CLOCK_OPT_OPTO_BLOCK_NAME 		"clock_opt_opto" 		;# Label name to be used when saving a block in clock_opt_opto.tcl
set ROUTE_AUTO_BLOCK_NAME 		"route_auto" 			;# Label name to be used when saving a block in route_auto.tcl
set ROUTE_OPT_BLOCK_NAME 		"route_opt" 			;# Label name to be used when saving a block in route_opt.tcl
set CHIP_FINISH_BLOCK_NAME 		"chip_finish" 			;# Label name to be used when saving a block in chip_finish.tcl
set ICV_IN_DESIGN_BLOCK_NAME 		"icv_in_design" 		;# Label name to be used when saving a block in icv_in_design.tcl
set WRITE_DATA_FROM_BLOCK_NAME 		$ICV_IN_DESIGN_BLOCK_NAME 	;# Label name of the source block in write_data.tcl;
set WRITE_DATA_BLOCK_NAME 		"write_data" 			;# Label name to be used when saving a block in write_data.tcl
;# default is ICV_IN_DESIGN_BLOCK_NAME
set FUNCTIONAL_ECO_FROM_BLOCK_NAME	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in functional_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set FUNCTIONAL_ECO_BLOCK_NAME		"functional_eco"		;# Label name to be used when saving a block in functional_eco.tcl
set PT_ECO_FROM_BLOCK_NAME 		$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set PT_ECO_BLOCK_NAME 			"pt_eco" 			;# Label name to be used when saving a block in pt_eco.tcl
set PT_ECO_INCREMENTAL_FROM_BLOCK_NAME 	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco_incremental_1.tcl;
;# default is ROUTE_OPT_BLOCK_NAME; specify a different name if needed
set PT_ECO_INCREMENTAL_1_BLOCK_NAME 	"pt_eco_incremental_1" 		;# Label name to be used when saving a block in pt_eco_incremental_1.tcl
set PT_ECO_INCREMENTAL_2_BLOCK_NAME 	"pt_eco_incremental_2" 		;# Label name to be used when saving a block in pt_eco_incremental_2.tcl
set REDHAWK_IN_DESIGN_PNR_FROM_BLOCK_NAME $INIT_DESIGN_BLOCK_NAME	;# Label name of the starting block for redhawk_in_design_pnr.tcl;
;# default is INIT_DESIGN_BLOCK_NAME
## Directories
set OUTPUTS_DIR	"./outputs_icc2"	;# Directory to write output data files; mainly used by write_data.tcl
set REPORTS_DIR	"./rpts_icc2"		;# Directory to write reports; mainly used by report_qor.tcl
if !{[file exists $OUTPUTS_DIR]} {file mkdir $OUTPUTS_DIR} ;# do not change this line or directory may not be created properly
if !{[file exists $REPORTS_DIR]} {file mkdir $REPORTS_DIR} ;# do not change this line or directory may not be created properly
##########################################################################################
## Hierarchical PNR Variables (used by hierarchical PNR implementation)
##########################################################################################
## For designs where the blocks are bound to abstracts
set SUB_BLOCK_REFS                   	[list ] ;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == flattened , specify design names of the immediate child blocks
;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == nested , specify design names of the physical blocks in all lower levels of physical hierarchy
;# Include the blocks that will be bound to abstracts
set USE_ABSTRACTS_FOR_BLOCKS        	[list ] ;# design names of the physical blocks in the next lower level that will be bound to abstracts
## By default, abstracts created after icv_in_design step of lower-level are used to implement the current level
## Update the following variables if you want to use abstracts created after any other step 
set BLOCK_ABSTRACT_FOR_PLACE_OPT 	"$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_PLACE_OPT label for place_opt
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS label for clock_opt_cts
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO   "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO label for clock_opt_opto
set BLOCK_ABSTRACT_FOR_ROUTE_AUTO       "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_AUTO label for route_auto
set BLOCK_ABSTRACT_FOR_ROUTE_OPT        "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_OPT label for route_opt
set BLOCK_ABSTRACT_FOR_CHIP_FINISH      "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CHIP_FINISH for chip_finish
set BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN label for icv_in_design
set USE_ABSTRACTS_FOR_POWER_ANALYSIS 	false ;# Default false; false|true;
;# sets app option abstract.annotate_power that annotates power information in the abstracts
;# set this to true to perform power analysis inside subblocks modeled as abstracts
set USE_ABSTRACTS_FOR_SIGNAL_EM_ANALYSIS false ;# Default false; false|true;
;# sets app option abstract.enable_signal_em_analysis 
;# set this to true to perform signal em analysis inside abstracts
set ABSTRACT_TYPE_FOR_MPH_BLOCKS "flattened" ; # "nested | flattened", Default nested. Specifies the type of abstract to be created for MPH blocks (blocks with more than 1 level of physical hierarchy)
;# Allowed values are nested and flattened. 
;# when this variable is set to nested (default), preserve_block_instances option of create_abstract command is set to true (default value)
;# when this variable is set to flattened , preserve_block_instances option of create_abstract command is set to false
set CHECK_HIER_TIMING_CONSTRAINTS_CONSISTENCY true ;# Determines whether the consistency of top and block timing constraints is checked during the check_design command
;# The variable in turn sets the application option abstract.check_constraints_consistency to true
########################################################################################## 
## Hierarchical PNR Variables for clock_opt_cts related settings (used by clock_opt_cts.tcl)
##########################################################################################
set PROMOTE_CLOCK_BALANCE_POINTS	false ;# Default false. When implementing intermediate and top levels of physical hierarchy,
;# set this variable to true to promote clock balance points from sub-blocks.
;# Leave this variable to its default value, if the needed clock balance points for the pins
;# inside sub-blocks are applied from the top-level itself.
########################################################################################## 
## Hierarchical PNR Variables for designs where some of the blocks are bound to ETMs
##########################################################################################
set WRITE_DATA_FOR_ETM_GENERATION       false ;# Default false. Set it to true, for writing out required design data for ETM Generation in PrimeTime 
set WRITE_DATA_FOR_ETM_BLOCK_NAME       $ICV_IN_DESIGN_BLOCK_NAME ;# Name of the starting block for the write_data_for_etm step
## ICC2-RM provides additional files (flavors) to override RM default settings for high connectivity, run time and area/power focused designs.
#  These files are under rm_icc2_pnr_scripts/ :  
#  flavor.high_connectivity_high_congestion_focused.tcl, flavor.area_power_focused.tcl and flavor.run_time_focused.tcl
#  You can use the ADDITIONAL_FLAVOR variable to control whether to use these flavors.
set ADDITIONAL_FLAVOR "" 	;# default unspecified; if unspecified, runs RM default flow that works/balances all PPA
;# set it to high_connectivity_high_congestion for high connectivity design styles with heavy congestions
;# set it to area_power for extra area and power optimizations
;# set it to run_time if run time is the primary concern
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_setup/icc2_pnr_setup.tcl

set REPORT_PREFIX $INIT_DESIGN_BLOCK_NAME
init_design
########################################################################
## Design creation/import (depends on value of INIT_DESIGN_INPUT)
########################################################################
## ASCII flow : creates the library & block from individual ASCII input files
if {$INIT_DESIGN_INPUT == "ASCII"} {
	puts "RM-info: Sourcing [which init_design.from_ascii.tcl]"
	source -echo init_design.from_ascii.tcl
}
RM-info: Sourcing /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/init_design.from_ascii.tcl
puts "RM-info: Running script [info script]\n"
RM-info: Running script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/init_design.from_ascii.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: init_design.from_ascii.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
########################################################################
## Library creation
########################################################################
if {[file exists $DESIGN_LIBRARY]} {
		file delete -force $DESIGN_LIBRARY
	}
set create_lib_cmd "create_lib $DESIGN_LIBRARY"
if {[file exists [which $TECH_FILE]]} {
		lappend create_lib_cmd -tech $TECH_FILE ;# recommended
	} elseif {$TECH_LIB != ""} {
		lappend create_lib_cmd -use_technology_lib $TECH_LIB ;# optional
	}
if {$DESIGN_LIBRARY_SCALE_FACTOR != ""} {
		lappend create_lib_cmd -scale_factor $DESIGN_LIBRARY_SCALE_FACTOR
	}
set_app_options -name lib.setting.on_disk_operation -value true ;# default false and global-scoped
## Library configuration flow: calls library manager under the hood to generate .nlibs, store, and link them
#  - To enable it, in icc2_common_setup.tcl, set LIBRARY_CONFIGURATION_FLOW to true,
#    specify LINK_LIBRARY with .db files, and specify REFERENCE_LIBRARY with physical source files. 
#    In icc2_pnr_setup.tcl, make sure search_path includes all relevant locations. 
if {$LIBRARY_CONFIGURATION_FLOW} {
		set link_library $LINK_LIBRARY
	}
lappend create_lib_cmd -ref_libs $REFERENCE_LIBRARY
puts "RM-info: $create_lib_cmd"
RM-info: create_lib counter -tech /mnt/coe/workspace/ece/ece720-common/tech/google/milkyway/sky130_fd_sc_hs/sky130_fd_sc_hs.tf -scale_factor 1000 -ref_libs /mnt/coe/workspace/ece/ece720-common/tech/google/icc2libprep/sky130_fd_sc_hs/icc2_cell_lib/sky130_fd_sc_hs.ndm
eval ${create_lib_cmd}
Warning: sky130_fd_sc_hs.tf line 26, unsupported syntax 'fatWireViaKeepoutMode' in 'Technology' section. It will be ignored. (TECH-002)
Warning: Layer 'li1' property 'fatTblThreshold' has invalid table values '(...,0,...)'. (sky130_fd_sc_hs.tf line 109) (TECH-032)
Warning: Layer 'met5' property 'fatTblThreshold' has invalid table values '(...,1.6,...)'. (sky130_fd_sc_hs.tf line 350) (TECH-032)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hs.tf line 812) (TECH-026)
Warning: Layer 'via4/met4' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hs.tf line 812) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hs.tf line 820) (TECH-026)
Warning: Layer 'via4/met5' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hs.tf line 820) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hs.tf line 828) (TECH-026)
Warning: Layer 'via3/met3' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hs.tf line 828) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hs.tf line 836) (TECH-026)
Warning: Layer 'via3/met4' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hs.tf line 836) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hs.tf line 844) (TECH-026)
Warning: Layer 'via2/met2' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hs.tf line 844) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hs.tf line 852) (TECH-026)
Warning: Layer 'via2/met3' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hs.tf line 852) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hs.tf line 860) (TECH-026)
Warning: Layer 'via/met1' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hs.tf line 860) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hs.tf line 868) (TECH-026)
Warning: Layer 'via/met2' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hs.tf line 868) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hs.tf line 876) (TECH-026)
Warning: Layer 'mcon/li1' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hs.tf line 876) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hs.tf line 884) (TECH-026)
Warning: Layer 'mcon/met1' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hs.tf line 884) (TECH-026)
Warning: DesignRule is defined with non-consecutive layers 'via4' and 'met4'. (sky130_fd_sc_hs.tf line 817) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via4' and 'met5'. (sky130_fd_sc_hs.tf line 825) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via3' and 'met3'. (sky130_fd_sc_hs.tf line 833) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via3' and 'met4'. (sky130_fd_sc_hs.tf line 841) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via2' and 'met2'. (sky130_fd_sc_hs.tf line 849) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via2' and 'met3'. (sky130_fd_sc_hs.tf line 857) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via' and 'met1'. (sky130_fd_sc_hs.tf line 865) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via' and 'met2'. (sky130_fd_sc_hs.tf line 873) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'mcon' and 'li1'. (sky130_fd_sc_hs.tf line 881) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'mcon' and 'met1'. (sky130_fd_sc_hs.tf line 889) (TECH-034)
Information: Loading technology file '/mnt/coe/workspace/ece/ece720-common/tech/google/milkyway/sky130_fd_sc_hs/sky130_fd_sc_hs.tf' (FILE-007)
Saving library 'counter'
########################################################################
## Design creation
########################################################################
################################################################
## Read the verilog file(s)  
################################################################
if {$DESIGN_STYLE == "flat"} {
                read_verilog -top $DESIGN_NAME $VERILOG_NETLIST_FILES
                current_block $DESIGN_NAME
                link_block
                save_lib
        } elseif {$DESIGN_STYLE == "hier"} {
		puts "RM-info: Sourcing [which init_design.from_ascii.hier.tcl]"
		source -echo init_design.from_ascii.hier.tcl
	}
Information: Reading Verilog into new design 'counter' in library 'counter'. (VR-012)
Loading verilog file '/mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/dcrm/results/counter.mapped.v'
Number of modules read: 2
Top level ports: 12
Total ports in all modules: 16
Total nets in all modules: 36
Total instances in all modules: 23
Elapsed = 00:00:00.03, CPU = 00:00:00.00
Using libraries: counter sky130_fd_sc_hs
Linking block counter:counter.design
Information: User units loaded from library 'sky130_fd_sc_hs' (LNK-040)
Design 'counter' was successfully linked.
Saving library 'counter'
################################################################
## Read UPF file(s)  
################################################################
## For golden UPF flow only (if supplemental UPF is provided): enable golden UPF flow before reading UPF
if {[file exists [which $UPF_SUPPLEMENTAL_FILE]]} {
		set_app_options -name mv.upf.enable_golden_upf -value true ;# tool default false
	}
if {[file exists [which $UPF_FILE]]} {
		load_upf $UPF_FILE

		## For golden UPF flow only (if supplemental UPF is provided): read supplemental UPF file
		if {[file exists [which $UPF_SUPPLEMENTAL_FILE]]} {
			load_upf -supplemental $UPF_SUPPLEMENTAL_FILE
		} elseif {$UPF_SUPPLEMENTAL_FILE != ""} {
			puts "RM-error: UPF_SUPPLEMENTAL_FILE($UPF_SUPPLEMENTAL_FILE) is invalid. Please correct it."
		}

		## Read the supply set file
		if {[file exists [which $UPF_UPDATE_SUPPLY_SET_FILE]]} {
			load_upf $UPF_UPDATE_SUPPLY_SET_FILE
		} elseif {$UPF_UPDATE_SUPPLY_SET_FILE != ""} {
			puts "RM-error: UPF_UPDATE_SUPPLY_SET_FILE($UPF_UPDATE_SUPPLY_SET_FILE) is invalid. Please correct it."
		}
	} elseif {$UPF_FILE != ""} {
		puts "RM-error : UPF file($UPF_FILE) is invalid. Please correct it."
	}
################################################################
## Timing constraints  
################################################################
## Specify a Tcl script to read in your TLU+ files by using the read_parasitic_tech command;
#  Refer to templates/init_design.read_parasitic_tech_example.tcl for sample commands
if {[file exists [which $TCL_PARASITIC_SETUP_FILE]]} {
		puts "RM-info: Sourcing [which $TCL_PARASITIC_SETUP_FILE]"
		source -echo $TCL_PARASITIC_SETUP_FILE
	} elseif {$TCL_PARASITIC_SETUP_FILE != ""} {
		puts "RM-error : TCL_PARASITIC_SETUP_FILE($TCL_PARASITIC_SETUP_FILE) is invalid. Please correct it."
	}
## Specify a Tcl script to create your corners, modes, scenarios and load respective constraints;
#  Two examples are provided: 
#  - templates/init_design.mcmm_example.explicit.tcl: provide mode, corner, and scenario constraints; create modes, corners, 
#    and scenarios; source mode, corner, and scenario constraints, respectively 
#  - templates/init_design.mcmm_example.auto_expanded.tcl: provide constraints for the scenarios; create modes, corners, 
#    and scenarios; source scenario constraints which are then expanded to associated modes and corners
if {[file exists [which $TCL_MCMM_SETUP_FILE]]} {
		puts "RM-info: Sourcing [which $TCL_MCMM_SETUP_FILE]"
		source -echo $TCL_MCMM_SETUP_FILE
	} elseif {$TCL_MCMM_SETUP_FILE != ""} {
		puts "RM-error : TCL_MCMM_SETUP_FILE($TCL_MCMM_SETUP_FILE) is invalid. Please correct it."
	}
RM-info: Sourcing /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/dcrm/results/ICC2_files/counter.MCMM/top.tcl
## created by version 2.0 write_timing_context -format icc2 -output results/ICC2_files/counter.MCMM 
puts "Information: sourcing [info script]";
Information: sourcing /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/dcrm/results/ICC2_files/counter.MCMM/top.tcl
remove_modes -all;remove_corners -all;remove_scenarios -all;
namespace eval 64F8D2B3 {
  variable _search_path $::search_path;
  set ::search_path [linsert $_search_path 0 [file normalize [file dirname [info script]]] ];

  source helper_script.tcl;
}
## IC Compiler Scenario: mode_norm.slow.RCmax
create_mode mode_norm.slow.RCmax;
create_corner mode_norm.slow.RCmax;
create_scenario -mode mode_norm.slow.RCmax -corner mode_norm.slow.RCmax -name mode_norm.slow.RCmax;
Created scenario mode_norm.slow.RCmax for mode mode_norm.slow.RCmax and corner mode_norm.slow.RCmax
All analysis types are activated.
set_app_options -list { time.convert_constraint_from_bc_wc wc_only};
namespace eval 64F8D2B3 {
  variable _se [get_message_info -limit CMD-005];set_message_info -id CMD-005 -limit 1;redirect -variable _tmp {catch {slarty;bartvast;};};unset _tmp;
  source -continue_on_error scenario_mode_norm_slow_RCmax.tcl;
  set_message_info -id CMD-005 -limit $_se; unset _se
}
Information: app_option time.convert_constraint_from_bc_wc is set to wc_only.  Using only -max_tluplus tlu_plus file for early and late parasitic spec
Information: Reading the tlu_plus file sky130_RCmax
Information: Reusing the early spec sky130_RCmax
Information: Timer using 8 threads
create_mode mode_norm.slow.RCmax_bc;
create_corner mode_norm.slow.RCmax_bc;
create_scenario -mode mode_norm.slow.RCmax_bc -corner mode_norm.slow.RCmax_bc -name mode_norm.slow.RCmax_bc;
Created scenario mode_norm.slow.RCmax_bc for mode mode_norm.slow.RCmax_bc and corner mode_norm.slow.RCmax_bc
All analysis types are activated.
set_app_options -list { time.convert_constraint_from_bc_wc bc_only};
namespace eval 64F8D2B3 {
  variable _se [::get_message_info -limit CMD-005];set_message_info -id CMD-005 -limit 1;redirect -variable _tmp {catch {slarty;bartvast;};};unset _tmp;
  source -continue_on_error scenario_mode_norm_slow_RCmax.tcl;
  ::set_message_info -id CMD-005 -limit $_se; unset _se
}
Information: app_option time.convert_constraint_from_bc_wc is set to bc_only.  Using only -min_tluplus tlu_plus file for early and late parasitic spec
Information: Reusing the late spec sky130_RCmax
Information: Reusing the early spec sky130_RCmax
## Scenario Status
## Test Power UI
set_scenario_status -none -setup true -hold {false} mode_norm.slow.RCmax;
Scenario mode_norm.slow.RCmax (mode mode_norm.slow.RCmax corner mode_norm.slow.RCmax) is active for setup analysis.
if [string length [get_defined_attributes -class scenario {dynamic_power}]] {
  set_scenario_status -dynamic_power false -leakage_power false mode_norm.slow.RCmax;
} else {
  set_scenario_status -power [expr false || false] mode_norm.slow.RCmax;
}
Scenario mode_norm.slow.RCmax (mode mode_norm.slow.RCmax corner mode_norm.slow.RCmax) is active for setup analysis.
set_scenario_status -none -setup {false} -hold false mode_norm.slow.RCmax_bc;
Scenario mode_norm.slow.RCmax_bc (mode mode_norm.slow.RCmax_bc corner mode_norm.slow.RCmax_bc) is active, but has no analysis configured.
if [string length [get_defined_attributes -class scenario {dynamic_power}]] {
  set_scenario_status -dynamic_power false -leakage_power false mode_norm.slow.RCmax_bc;
} else {
  set_scenario_status -power [expr false || false] mode_norm.slow.RCmax_bc;
}
Scenario mode_norm.slow.RCmax_bc (mode mode_norm.slow.RCmax_bc corner mode_norm.slow.RCmax_bc) is active, but has no analysis configured.
## IC Compiler Scenario: mode_norm.fast.RCmin
create_mode mode_norm.fast.RCmin;
create_corner mode_norm.fast.RCmin;
create_scenario -mode mode_norm.fast.RCmin -corner mode_norm.fast.RCmin -name mode_norm.fast.RCmin;
Created scenario mode_norm.fast.RCmin for mode mode_norm.fast.RCmin and corner mode_norm.fast.RCmin
All analysis types are activated.
set_app_options -list { time.convert_constraint_from_bc_wc wc_only};
namespace eval 64F8D2B3 {
  variable _se [get_message_info -limit CMD-005];set_message_info -id CMD-005 -limit 1;redirect -variable _tmp {catch {slarty;bartvast;};};unset _tmp;
  source -continue_on_error scenario_mode_norm_fast_RCmin.tcl;
  set_message_info -id CMD-005 -limit $_se; unset _se
}
Information: app_option time.convert_constraint_from_bc_wc is set to wc_only.  Using only -max_tluplus tlu_plus file for early and late parasitic spec
Information: Reading the tlu_plus file sky130_RCmin
Information: Reusing the early spec sky130_RCmin
create_mode mode_norm.fast.RCmin_bc;
create_corner mode_norm.fast.RCmin_bc;
create_scenario -mode mode_norm.fast.RCmin_bc -corner mode_norm.fast.RCmin_bc -name mode_norm.fast.RCmin_bc;
Created scenario mode_norm.fast.RCmin_bc for mode mode_norm.fast.RCmin_bc and corner mode_norm.fast.RCmin_bc
All analysis types are activated.
set_app_options -list { time.convert_constraint_from_bc_wc bc_only};
namespace eval 64F8D2B3 {
  variable _se [::get_message_info -limit CMD-005];set_message_info -id CMD-005 -limit 1;redirect -variable _tmp {catch {slarty;bartvast;};};unset _tmp;
  source -continue_on_error scenario_mode_norm_fast_RCmin.tcl;
  ::set_message_info -id CMD-005 -limit $_se; unset _se
}
Information: app_option time.convert_constraint_from_bc_wc is set to bc_only.  Using only -min_tluplus tlu_plus file for early and late parasitic spec
Information: Reusing the late spec sky130_RCmin
Information: Reusing the early spec sky130_RCmin
## Scenario Status
## Test Power UI
set_scenario_status -none -setup false -hold {false} mode_norm.fast.RCmin;
Scenario mode_norm.fast.RCmin (mode mode_norm.fast.RCmin corner mode_norm.fast.RCmin) is active, but has no analysis configured.
if [string length [get_defined_attributes -class scenario {dynamic_power}]] {
  set_scenario_status -dynamic_power false -leakage_power true mode_norm.fast.RCmin;
} else {
  set_scenario_status -power [expr false || true] mode_norm.fast.RCmin;
}
Scenario mode_norm.fast.RCmin (mode mode_norm.fast.RCmin corner mode_norm.fast.RCmin) is active for leakage_power analysis.
set_scenario_status -none -setup {false} -hold true mode_norm.fast.RCmin_bc;
Scenario mode_norm.fast.RCmin_bc (mode mode_norm.fast.RCmin_bc corner mode_norm.fast.RCmin_bc) is active for hold analysis.
if [string length [get_defined_attributes -class scenario {dynamic_power}]] {
  set_scenario_status -dynamic_power false -leakage_power true mode_norm.fast.RCmin_bc;
} else {
  set_scenario_status -power [expr false || true] mode_norm.fast.RCmin_bc;
}
Scenario mode_norm.fast.RCmin_bc (mode mode_norm.fast.RCmin_bc corner mode_norm.fast.RCmin_bc) is active for hold/leakage_power analysis.
## have the max drc costing follow the setup costing and min drc costing follow the hold costing
if [sizeof_collection [get_scenarios -quiet -filter setup]] {set_scenario_status -max_cap true -max_tran true [get_scenarios -filter setup];}
Scenario mode_norm.slow.RCmax (mode mode_norm.slow.RCmax corner mode_norm.slow.RCmax) is active for setup/max_transition/max_capacitance analysis.
if [sizeof_collection [get_scenarios -quiet -filter hold]] {set_scenario_status -min_cap true [get_scenarios -filter hold];}
Scenario mode_norm.fast.RCmin_bc (mode mode_norm.fast.RCmin_bc corner mode_norm.fast.RCmin_bc) is active for hold/leakage_power/min_capacitance analysis.
set_app_options -list { time.convert_constraint_from_bc_wc none};
## these were the acive and current scenarios in the generation session
namespace eval 64F8D2B3 {
  variable inactive_scenarios [::remove_from_collection [::get_scenarios] [::get_scenarios [list mode_norm.slow.RCmax mode_norm.slow.RCmax_bc mode_norm.fast.RCmin mode_norm.fast.RCmin_bc]]];
  ::set_scenario_status -active true *;
  if [::sizeof_collection $inactive_scenarios] {
    ::set_scenario_status -active false $inactive_scenarios;
  }
  if [::sizeof_collection [::get_scenarios -quiet mode_norm.slow.RCmax]] {
    ::current_scenario mode_norm.slow.RCmax;
  } else {
    puts "Warning: dc_shell current_scenario (mode_norm.slow.RCmax) does not exist";
  }
}
Scenario mode_norm.fast.RCmin (mode mode_norm.fast.RCmin corner mode_norm.fast.RCmin) is active for leakage_power analysis.
Scenario mode_norm.fast.RCmin_bc (mode mode_norm.fast.RCmin_bc corner mode_norm.fast.RCmin_bc) is active for hold/leakage_power/min_capacitance analysis.
Scenario mode_norm.slow.RCmax (mode mode_norm.slow.RCmax corner mode_norm.slow.RCmax) is active for setup/max_transition/max_capacitance analysis.
Warning: Scenario mode_norm.slow.RCmax_bc has no analysis types to activate. (CSTR-026)
Scenario mode_norm.slow.RCmax_bc (mode mode_norm.slow.RCmax_bc corner mode_norm.slow.RCmax_bc) is active, but has no analysis configured.
namespace eval 64F8D2B3 {
  proc set_tlu_plus_files {args} {}; ## Do not want these applied globally
  variable _se [get_message_info -limit CMD-005];set_message_info -id CMD-005 -limit 1;redirect -variable _tmp {catch {slarty;bartvast;};};unset _tmp;
  source -continue_on_error design.tcl;
  set_message_info -id CMD-005 -limit $_se; unset _se
  set ::search_path $_search_path;
}
namespace delete 64F8D2B3;
puts "Information: sourced [info script]";
Information: sourced /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/dcrm/results/ICC2_files/counter.MCMM/top.tcl
## Following lines are applicable for designs with physical hierarchy
# Ignore the sub-blocks internal timing paths
if {$DESIGN_STYLE == "hier" && $PHYSICAL_HIERARCHY_LEVEL != "bottom"} {
		set_timing_paths_disabled_blocks  -all_sub_blocks
        }
################################################################
## commit_upf  
################################################################
commit_upf
Information: Power intent has been successfully committed. (UPF-072)
Information: Total 0 isolation cell(s) in the design. (MV-021)
Information: Total 0 level shifter cell(s) in the design. (MV-021)
Information: Total 0 enable level shifter cell(s) in the design. (MV-021)
Information: Total 0 repeater cell(s) in the design. (MV-021)
Information: Total 0 retention cell(s) in the design. (MV-021)
Information: Total 0 power switch cell(s) in the design. (MV-021)
Information: Total 0 netlist change(s) have been made to resolve conflicts between power intent and PG netlist. (UPF-073)
associate_mv_cells -all
Information: Starting 'associate_mv_cells' (FLW-8000)
Information: Time: 2023-09-06 15:28:48 / Session: 0.01 hr / Command: 0.00 hr / Memory: 321 MB (FLW-8100)
Information: Total 0 isolation cell(s) in the design. (MV-021)
Information: Total 0 level shifter cell(s) in the design. (MV-021)
Information: Total 0 enable level shifter cell(s) in the design. (MV-021)
Information: Total 0 repeater cell(s) in the design. (MV-021)
Information: Total 0 retention cell(s) in the design. (MV-021)
Information: Total 0 power switch cell(s) in the design. (MV-021)
Information: Ending 'associate_mv_cells' (FLW-8001)
Information: Time: 2023-09-06 15:28:48 / Session: 0.01 hr / Command: 0.00 hr / Memory: 321 MB (FLW-8100)
################################################################
## Floorplanning  
################################################################
####################################
## Floorplanning : technology setup 
####################################
## Technology setup includes routing layer direction, offset, site default, and site symmetry
#  - If TECH_FILE is used, technology setup is required 
#  - If TECH_LIB is used and it does not contain the technology setup, then it is required
#  Specify your technology setup script through TCL_TECH_SETUP_FILE. RM default is init_design.tech_setup.tcl.
if {$TECH_FILE != "" || ($TECH_LIB != "" && !$TECH_LIB_INCLUDES_TECH_SETUP_INFO)} {
		if {[file exists [which $TCL_TECH_SETUP_FILE]]} {
			puts "RM-info: Sourcing [which $TCL_TECH_SETUP_FILE]"
			source -echo $TCL_TECH_SETUP_FILE
		} elseif {$TCL_TECH_SETUP_FILE != ""} {
			puts "RM-error : TCL_TECH_SETUP_FILE($TCL_TECH_SETUP_FILE) is invalid. Please correct it."
		}
	}
RM-info: Sourcing /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/init_design.tech_setup.tcl
puts "RM-info: Running script [info script]\n"
RM-info: Running script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/init_design.tech_setup.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: init_design.tech_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
## Set routing_direction and track_offset
if {$ROUTING_LAYER_DIRECTION_OFFSET_LIST != ""} {
	foreach direction_offset_pair $ROUTING_LAYER_DIRECTION_OFFSET_LIST {
		set layer [lindex $direction_offset_pair 0]
		set direction [lindex $direction_offset_pair 1]
		set offset [lindex $direction_offset_pair 2]
		set_attribute [get_layers $layer] routing_direction $direction
		if {$offset != ""} {
			set_attribute [get_layers $layer] track_offset $offset
		}
	}
} else {
	puts "RM-error : ROUTING_LAYER_DIRECTION_OFFSET_LIST is not specified. You must manually set routing layer directions and offsets!"
}
Information: The design specific attribute override for layer 'li1' is set in the current block 'counter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'li1' is set in the current block 'counter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'met1' is set in the current block 'counter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'met1' is set in the current block 'counter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'met2' is set in the current block 'counter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'met2' is set in the current block 'counter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'met3' is set in the current block 'counter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'met3' is set in the current block 'counter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'met4' is set in the current block 'counter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'met4' is set in the current block 'counter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'met5' is set in the current block 'counter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'met5' is set in the current block 'counter', because the actual library setting may not be overwritten. (ATTR-12)
## Set site default
if {$SITE_DEFAULT != ""} {
	set_attribute [get_site_defs] is_default false
	set_attribute [get_site_defs $SITE_DEFAULT] is_default true
}
## Set site symmetry
if {$SITE_SYMMETRY_LIST != ""} {
	foreach sym_pair $SITE_SYMMETRY_LIST {
		set site_name [lindex $sym_pair 0]
		set site_sym [lindex $sym_pair 1]
		set_attribute [get_site_defs $site_name] symmetry $site_sym
	}   	
}
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/init_design.tech_setup.tcl

####################################
## Floorplanning : from DEF 
####################################
## Floorplanning by reading $DEF_FLOORPLAN_FILES (supports multiple DEF files)
#  Script first checks if all the specified DEF files are valid, if not, read_def is skipped
if {$DEF_FLOORPLAN_FILES != ""} {
		set RM_DEF_FLOORPLAN_FILE_is_not_found FALSE
		foreach def_file $DEF_FLOORPLAN_FILES {
	      		if {![file exists [which $def_file]]} {
	      			puts "RM-error : DEF floorplan file ($def_file) is invalid."
	      			set RM_DEF_FLOORPLAN_FILE_is_not_found TRUE
	      		}
		}
	
	      	if {!$RM_DEF_FLOORPLAN_FILE_is_not_found} {
	      		set read_def_cmd "read_def -add_def_only_objects cells [list $DEF_FLOORPLAN_FILES]" 
	      		if {$DEF_SITE_NAME_PAIRS != ""} {lappend read_def_cmd -convert $DEF_SITE_NAME_PAIRS}
	      		puts "RM-info: Creating floorplan from DEF file DEF_FLOORPLAN_FILES ($DEF_FLOORPLAN_FILES)"
			puts "RM-info: $read_def_cmd"
	      		eval ${read_def_cmd}
	      		
			redirect -var x {catch {resolve_pg_nets}} ;# workaround in case resolve_pg_nets returns warning that causes conditional to exit unexpectedly 
			puts $x
			if {[regexp ".*NDMUI-096.*" $x]} {
				puts "RM-error: UPF may have an issue. Please review and correct it."
			}

	      	} else {
	      		puts "RM-error : At least one of the DEF_FLOORPLAN_FILES specified is invalid. Please correct it."
	      		puts "RM-info: Skipped reading of DEF_FLOORPLAN_FILES"
	      	}

	####################################
	## Floorplanning : from write_floorplan 
	####################################
	## Floorplanning by reading the write_floorplan generated TCL file, $TCL_FLOORPLAN_FILE
	} elseif {$TCL_FLOORPLAN_FILE != ""} {
		set RM_TCL_FLOORPLAN_FILE_is_not_found FALSE
		if {[file exists [which $TCL_FLOORPLAN_FILE]]} {
			puts "RM-info: creating floorplan from TCL_FLOORPLAN_FILE ($TCL_FLOORPLAN_FILE)"
			source $TCL_FLOORPLAN_FILE
		} else {
			puts "RM-error : TCL_FLOORPLAN_FILE($TCL_FLOORPLAN_FILE) is invalid. Please correct it."
			set RM_TCL_FLOORPLAN_FILE_is_not_found TRUE
		}

	####################################
	## Floorplanning : initialize_floorplan
	#################################### 
	## Perform initialize_floorplan if neither DEF_FLOORPLAN_FILES nor TCL_FLOORPLAN_FILE is specified
	} else {
	      	puts "RM-info: creating floorplan using initialize_floorplan"

		initialize_floorplan
		# place_pins -self ;# to place unplaced pins if needed
	}
RM-info: creating floorplan from TCL_FLOORPLAN_FILE (rm_setup/floorplan.tcl)
RM-info: Running script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_setup/floorplan.tcl

Removing existing floorplan objects
Creating core...
Core utilization ratio = 52.00%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
****************************************
Report : Power/Ground Connection Summary
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:28:48 2023
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 0/22
Unconnected nwell pins        22
Ground net VSS                0/22
Unconnected pwell pins        22
--------------------------------------------------------------------------------
Information: connections of 44 power/ground pin(s) are created or changed.
Information: The command 'create_pg_std_cell_conn_pattern' cleared the undo history. (UNDO-016)
Successfully create standard cell rail pattern rail_pattern.
Successfully set PG strategy std_cell_strategy.
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy std_cell_strategy.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy std_cell_strategy.
DRC checking and fixing for standard cell rail strategy std_cell_strategy.
Number of wires: 8
Checking DRC for 8 wires:0% 10% 20% 30% 50% 60% 70% 80% 100%
Creating 8 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 8 wires.
Committing wires takes 0.00 seconds.
Committed 0 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
Successfully create mesh pattern mesh_pattern.
Successfully set PG strategy mesh_strategy.
No PG via master rule is defined.
No PG strategy via rule is defined.
Compile mesh...
Sanity check for inputs.
Warning: Strategy via rule stack_PG is not defined. (PGR-599)
This strategy via rule stack_PG is ignored.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy mesh_strategy.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies mesh_strategy .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies mesh_strategy .
Check and fix DRC for 4 wires for strategy mesh_strategy.
Checking DRC for 4 wires:0% 20% 50% 70% 100%
Creating 4 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies mesh_strategy .
Number of threads: 8
Working on strategy mesh_strategy.
Number of detected intersections: 2
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 2 stacked vias for strategy mesh_strategy.
Number of vias: 2
Checking DRC for 2 stacked vias:0% 50% 100%
Runtime of via DRC checking for strategy mesh_strategy: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 8 stacked vias.
Number of vias: 8
Checking DRC for 8 stacked vias:0% 10% 25% 35% 50% 60% 75% 85% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy mesh_strategy.
Checking 2 stacked vias:0% 50% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 12 wires.
Created 8 pins at design boundary.
Committing wires takes 0.00 seconds.
Committed 26 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
****************************************
Report : Power/Ground Connection Summary
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:28:48 2023
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 22/22
Unconnected nwell pins        22
Ground net VSS                22/22
Unconnected pwell pins        22
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
Information: The command 'create_placement' cleared the undo history. (UNDO-016)
Information: Starting 'create_placement' (FLW-8000)
Information: Time: 2023-09-06 15:28:48 / Session: 0.01 hr / Command: 0.00 hr / Memory: 347 MB (FLW-8100)

Create Placement Options:
Effort:                        high_effort         
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Information: Corner mode_norm.fast.RCmin: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.slow.RCmax_bc: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.slow.RCmax: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.fast.RCmin_bc: no PVT mismatches. (PVT-032)
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario mode_norm.slow.RCmax timingCorner mode_norm.slow.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.fast.RCmin, tran factor=0.4164 (0.3445 / 0.8274)
corner=mode_norm.fast.RCmin_bc, tran factor=0.4164 (0.3445 / 0.8274)
ORB: Nominal = 0.1214341  Design MT = inf  Target = 0.8273642 (6.813 nominal)  MaxRC = 0.172188
Warning: turning e-eLpp off because no active dynamic power scenarios were found
Start transferring placement data.
Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter.design'. (TIM-125)
Information: Design Average RC for design counter  (NEX-011)
Information: r = 0.452292 ohm/um, via_r = 1.659585 ohm/cut, c = 0.119185 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.250488 ohm/um, via_r = 1.727711 ohm/cut, c = 0.097133 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'counter'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 0, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
************************************************************
****** Net weight manager: report ******
Weights included: PostEffort  
Number of nets with non-default weights: 2
Non-default weight range: (5, 5)
Information: Automatic repeater spreading is enabled.
Restructuring in 2 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
Creating placement from scratch.
coarse place 0% done.
coarse place 33% done.
coarse place 67% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 369774
Information: Extraction observers are detached as design net change threshold is reached.
Information: Estimating clock gate latencies after non timing-driven (non latency-aware) placement.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'mode_norm.fast.RCmin_bc'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'mode_norm.slow.RCmax'. (OPT-909)
Start DFT optimization
START_CMD: optimize_dft        CPU:     15 s ( 0.00 hr) ELAPSE:     31 s ( 0.01 hr) MEM-PEAK:   417 Mb Wed Sep  6 15:28:49 2023
DFT optimization is skipped due to no scan chains were found
END_CMD: optimize_dft          CPU:     15 s ( 0.00 hr) ELAPSE:     31 s ( 0.01 hr) MEM-PEAK:   417 Mb Wed Sep  6 15:28:49 2023
End DFT optimization
Start TieCellOpt
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1920 3330) (25920 26640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'counter'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
------------------------
Begin tie-cell insertion
INFO: debug level = 0
INFO: max fanout = 999
INFO: max diameter (in user unit) = 66.60
INFO: Available logic one lib cells: sky130_fd_sc_hs__conb_1 
INFO: Available logic zero lib cells: sky130_fd_sc_hs__conb_1 
INFO: Tie cell support for abstract block enabled
INFO: total number of constant pins: 0
End TieCellOpt
Information: Ending 'create_placement' (FLW-8001)
Information: Time: 2023-09-06 15:28:49 / Session: 0.01 hr / Command: 0.00 hr / Memory: 417 MB (FLW-8100)
Information: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2023-09-06 15:28:49 / Session: 0.01 hr / Command: 0.00 hr / Memory: 417 MB (FLW-8100)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Site master "unit" has neither X-Symmetry nor Y-Symmetry. The "legal orientations" for the standard cells will be limited. (LGL-031)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer li1: cached 0 shapes out of 0 total shapes.
Layer met1: cached 0 shapes out of 8 total shapes.
Layer met2: cached 0 shapes out of 0 total shapes.
Cached 16 vias out of 26 total vias.

Legalizing Top Level Design counter ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
Information: Creating classic rule checker.
=====> Processed 10 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      559.44           22        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
	To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
	To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
	The median subrow width (space between blockages) is 50 sites
	and the median cell width is 23 sites. This makes it difficult for
	the legalizer to pack in the cells and can result in high
	displacements and long runtimes.
Please look for the GIF files that are written out at the end of
	legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
	The median subrow width (space between blockages) is 50 sites
	and the median cell width is 23 sites. This makes it difficult for
	the legalizer to pack in the cells and can result in high
	displacements and long runtimes.
Please look for the GIF files that are written out at the end of
	legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/counter_SITE_unit.001-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/counter_SITE_unit.001-0002-colored_displacements.gif'.
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     22
number of references:                10
number of site rows:                  7
number of locations attempted:      296
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          22 (182 total sites)
avg row height over cells:        3.330 um
rms cell displacement:            1.065 um ( 0.32 row height)
rms weighted cell displacement:   1.065 um ( 0.32 row height)
max cell displacement:            1.717 um ( 0.52 row height)
avg cell displacement:            0.948 um ( 0.28 row height)
avg weighted cell displacement:   0.948 um ( 0.28 row height)
number of cells moved:               22
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U35 (sky130_fd_sc_hs__nand2_1)
  Input location: (2.873,14.971)
  Legal location: (2.4,13.32)
  Displacement:   1.717 um ( 0.52 row height)
Cell: U22 (sky130_fd_sc_hs__nor2_1)
  Input location: (23.198,18.335)
  Legal location: (23.04,19.98)
  Displacement:   1.653 um ( 0.50 row height)
Cell: U27 (sky130_fd_sc_hs__nand2_1)
  Input location: (1.92,18.291)
  Legal location: (1.92,16.65)
  Displacement:   1.641 um ( 0.49 row height)
Cell: value_reg_3_ (sky130_fd_sc_hs__sdfxtp_1)
  Input location: (8.814,18.4)
  Legal location: (8.64,19.98)
  Displacement:   1.590 um ( 0.48 row height)
Cell: U30 (sky130_fd_sc_hs__a21oi_1)
  Input location: (21.317,18.502)
  Legal location: (21.12,19.98)
  Displacement:   1.491 um ( 0.45 row height)
Cell: U37 (sky130_fd_sc_hs__o2bb2ai_1)
  Input location: (4.643,18.502)
  Legal location: (4.8,19.98)
  Displacement:   1.486 um ( 0.45 row height)
Cell: clk_gate_value_reg/latch (sky130_fd_sc_hs__sdlclkp_1)
  Input location: (4.742,8.574)
  Legal location: (4.8,9.99)
  Displacement:   1.417 um ( 0.43 row height)
Cell: U23 (sky130_fd_sc_hs__inv_1)
  Input location: (23.724,21.943)
  Legal location: (24,23.31)
  Displacement:   1.395 um ( 0.42 row height)
Cell: U34 (sky130_fd_sc_hs__nor2_1)
  Input location: (2.527,22.037)
  Legal location: (2.4,23.31)
  Displacement:   1.279 um ( 0.38 row height)
Cell: value_reg_0_ (sky130_fd_sc_hs__sdfxtp_1)
  Input location: (13.423,8.897)
  Legal location: (13.44,9.99)
  Displacement:   1.093 um ( 0.33 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Legalization succeeded.
Total Legalizer CPU: 0.580
Total Legalizer Wall Time: 0.626
----------------------------------------------------------------
Information: Ending 'legalize_placement' (FLW-8001)
Information: Time: 2023-09-06 15:28:50 / Session: 0.01 hr / Command: 0.00 hr / Memory: 417 MB (FLW-8100)
Information: The command 'check_legality' cleared the undo history. (UNDO-016)

************************

running check_legality

PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer li1: cached 0 shapes out of 0 total shapes.
Layer met1: cached 0 shapes out of 8 total shapes.
Layer met2: cached 0 shapes out of 0 total shapes.
Cached 16 vias out of 26 total vias.

check_legality for block design counter ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0000 seconds to build cellmap data
Information: Creating classic rule checker.
=====> Processed 10 ref cells (0 fillers) from library
Design has no advanced rules
Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.


****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          0  TOTAL

TOTAL 0 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          0    Two objects overlap.
           0          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design counter succeeded!


check_legality succeeded.

**************************

Loading cell instances...
Number of Standard Cells: 22
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 6
Number of VDD Vias: 13
Number of VDD Terminals: 4
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 6
Number of VSS Vias: 13
Number of VSS Terminals: 4
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
Command check_pg_drc started  at Wed Sep  6 15:28:50 2023
Command check_pg_drc finished at Wed Sep  6 15:28:50 2023
CPU usage for check_pg_drc: 0.07 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.01 seconds ( 0.00 hours)
No errors found.
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2023-09-06 15:28:50 / Session: 0.01 hr / Command: 0.00 hr / Memory: 417 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 

Min routing layer: li1
Max routing layer: met5


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Warning: found large number of corner keepout wiretracks on side 1 of block counter on layer met5 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 3 of block counter on layer met5 and there is no enough wire tracks available on this side (DPPA-096)
Cell Min-Routing-Layer = li1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore 12 top cell ports with no pins. (ZRT-027)

Block Pin Constraint   Min Pin Max Pin Reserve
                       Layer   Layer   Layer    Feedthroughs
--------------------   ------  ------  ------   ------------
counter                met1    met5    met5     Not allowed

Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.960 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 6.10 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Master cell counter has duplicated redundant library pin shapes at {-2.590 0.005} {-1.850 29.965} on layer met1. (ZRT-625)
Warning: Master cell counter has duplicated redundant library pin shapes at {-2.590 0.005} {-1.850 29.965} on layer met1. (ZRT-625)
Warning: Master cell counter has duplicated redundant library pin shapes at {-2.590 0.005} {-1.850 29.965} on layer met1. (ZRT-625)
Warning: Master cell counter has duplicated redundant library pin shapes at {-2.590 0.005} {-1.850 29.965} on layer met1. (ZRT-625)
Warning: Master cell counter has duplicated redundant library pin shapes at {-2.590 0.005} {-1.850 29.965} on layer met1. (ZRT-625)
Warning: Master cell counter has duplicated redundant library pin shapes at {-2.590 0.005} {-1.850 29.965} on layer met1. (ZRT-625)
Warning: Master cell counter has duplicated redundant library pin shapes at {0.005 -2.590} {27.835 -1.850} on layer met2. (ZRT-625)
Warning: Master cell counter has duplicated redundant library pin shapes at {0.005 31.820} {27.835 32.560} on layer met2. (ZRT-625)
Warning: Master cell counter has duplicated redundant library pin shapes at {0.005 31.820} {27.835 32.560} on layer met2. (ZRT-625)
Warning: Master cell counter has duplicated redundant library pin shapes at {-2.590 0.005} {-1.850 29.965} on layer met3. (ZRT-625)
Note - message 'ZRT-625' limit (10) exceeded. Remainder will be suppressed.
Information: The net parasitics of block counter are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   30  Alloctr   31  Proc 3374 
Printing options for 'route.common.*'

Printing options for 'route.global.*'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (-3.33,-3.33,31.17,33.30)
Number of routing layers = 6
layer li1, dir Ver, min width = 0.17, min space = 0.17 pitch = 0.48
layer met1, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.37
layer met2, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.48
layer met3, dir Hor, min width = 0.3, min space = 0.3 pitch = 0.74
layer met4, dir Ver, min width = 0.3, min space = 0.3 pitch = 0.96
layer met5, dir Hor, min width = 1.6, min space = 1.6 pitch = 3.33
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   34  Alloctr   35  Proc 3374 
Net statistics:
Total number of nets to route for block pin placement     = 14
Number of interface nets to route for block pin placement = 14
1 nets are fully connected,
 of which 1 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   34  Alloctr   35  Proc 3374 
Average gCell capacity  10.14	 on layer (1)	 li1
Average gCell capacity  11.55	 on layer (2)	 met1
Average gCell capacity  10.14	 on layer (3)	 met2
Average gCell capacity  6.86	 on layer (4)	 met3
Average gCell capacity  4.37	 on layer (5)	 met4
Average gCell capacity  0.80	 on layer (6)	 met5
Average number of tracks per gCell 10.43	 on layer (1)	 li1
Average number of tracks per gCell 14.29	 on layer (2)	 met1
Average number of tracks per gCell 10.43	 on layer (3)	 met2
Average number of tracks per gCell 7.14	 on layer (4)	 met3
Average number of tracks per gCell 5.29	 on layer (5)	 met4
Average number of tracks per gCell 1.57	 on layer (6)	 met5
Number of gCells = 294
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   35  Alloctr   35  Proc 3374 
Net Count 26, Total HPWL 43 microns
HPWL   0 ~  100 microns: Net Count       26	Total HPWL         43 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL          0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL          0 microns
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   35  Alloctr   35  Proc 3374 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   12  Alloctr   12  Proc    4 
[End of Blocked Pin Detection] Total (MB): Used   47  Alloctr   47  Proc 3378 
Information: Using 8 threads for routing. (ZRT-444)

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   47  Alloctr   47  Proc 3378 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. li1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 96.09
Initial. Layer li1 wire length = 0.00
Initial. Layer met1 wire length = 56.27
Initial. Layer met2 wire length = 39.83
Initial. Layer met3 wire length = 0.00
Initial. Layer met4 wire length = 0.00
Initial. Layer met5 wire length = 0.00
Initial. Total Number of Contacts = 17
Initial. Via L1M1_PR count = 12
Initial. Via M1M2_PR count = 5
Initial. Via M2M3_PR count = 0
Initial. Via M3M4_PR count = 0
Initial. Via M4M5_PR count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   13  Alloctr   13  Proc    4 
[End of Whole Chip Routing] Total (MB): Used   47  Alloctr   47  Proc 3378 
Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   47  Alloctr   47  Proc 3378 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   16  Alloctr   16  Proc    4 
[GR: Done] Total (MB): Used   47  Alloctr   47  Proc 3378 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    8  Alloctr    8  Proc    4 
[End of Global Routing] Total (MB): Used   38  Alloctr   39  Proc 3378 
CPU Time for Global Route: 00:00:00.17u 00:00:00.04s 00:00:00.20e: 
Number of block ports: 12
Number of block pin locations assigned from router: 12
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 12
CPU Time for Pin Creation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Total Pin Placement CPU Time: 00:00:00.18u 00:00:00.04s 00:00:00.21e: 
Information: Ending 'place_pins' (FLW-8001)
Information: Time: 2023-09-06 15:28:50 / Session: 0.01 hr / Command: 0.00 hr / Memory: 437 MB (FLW-8100)
RM-info: Running script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_setup/floorplan.tcl

################################################################
## Additional floorplan constraints  
################################################################
#  If DEF_FLOORPLAN_FILES is provided but can not cover certain floorplan constraint types, then they can be provided here.
#  If initialize_floorplan is used, additional floorplan constraints can be provided here. 
#  For example, bounds, pin guides, or route guides, etc
if {[file exists [which $TCL_ADDITIONAL_FLOORPLAN_FILE]]} {
		puts "RM-info: Adding additional floorplan information from TCL_ADDITIONAL_FLOORPLAN_FILE ($TCL_ADDITIONAL_FLOORPLAN_FILE)"
		source $TCL_ADDITIONAL_FLOORPLAN_FILE
	} elseif {$TCL_ADDITIONAL_FLOORPLAN_FILE != ""} {
		puts "RM-error : TCL_ADDITIONAL_FLOORPLAN_FILE($TCL_ADDITIONAL_FLOORPLAN_FILE) is invalid. Please correct it."
	}
## IO, and macro placement: Refer to templates/init_design.flat_design_planning_example.tcl for sample commands
################################################################
## SCANDEF  
################################################################	
if {[file exists [which $DEF_SCAN_FILE]]} {
		read_def $DEF_SCAN_FILE
	} elseif {$DEF_SCAN_FILE != ""} {
		puts "RM-error : DEF_SCAN_FILE($DEF_SCAN_FILE) is invalid. Please correct it."
	}
Information: Loading DEF file '/mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/dcrm/results/counter.mapped.scandef' (FILE-007)
Information: Reading 'VERSION' statement. (DEFR-016)
Warning: Ignoring unsupported 'NAMESCASESENSITIVE' statement. (DEFR-015)
Information: Reading 'DIVIDERCHAR' statement. (DEFR-016)
Information: Reading 'BUSBITCHARS' statement. (DEFR-016)
Information: Reading 'DESIGN' statement. (DEFR-016)
Information: Reading 'SCANCHAINS' section. (DEFR-016)
--------------------------------
Number of Ignored DEF Constructs
--------------------------------
NAMESCASESENSITIVE             : 1/1
---------------------------------------
Number of Processed/Read DEF Constructs
---------------------------------------
VERSION                        : 1/1
DIVIDERCHAR                    : 1/1
BUSBITCHARS                    : 1/1
DESIGN                         : 1/1
SCANCHAINS                     : 1/1
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/init_design.from_ascii.tcl

## DC_ASCII flow : creates the library & block from DC write_icc2_files output files
if {$INIT_DESIGN_INPUT == "DC_ASCII"} {
	puts "RM-info: Sourcing [which init_design.from_dc_ascii.tcl]"
	source -echo init_design.from_dc_ascii.tcl
}
## DP_RM_NDM flow : imports the library & block from DP-RM completed database
if {$INIT_DESIGN_INPUT == "DP_RM_NDM"} {
	puts "RM-info: Sourcing [which init_design.from_dp_rm_ndm.tcl]"
	source -echo init_design.from_dp_rm_ndm.tcl
}
redirect -file ${REPORTS_DIR}/${INIT_DESIGN_BLOCK_NAME}.report_ref_libs {report_ref_libs}
########################################################################
## Additional timer related setups : POCV	
########################################################################
if {$POCV_CORNER_FILE_MAPPING_LIST != ""} {
	## Read POCV coefficient data and distance-based derate tables to reduce pessimism and improve accuracy of the results.
	#  Specify a list of corner and its associated POCV file in pairs, as POCV is corner dependant.
	foreach pair $POCV_CORNER_FILE_MAPPING_LIST {
		set corner [lindex $pair 0]	
		set file [lindex $pair 1]	
		if {[file exists [which $file]]} {
			puts "RM-info: Corner $corner: reading POCV file $file"
	        	read_ocvm -corners $corner $file
		} else {
	        	puts "RM-error: Corner $corner: POCV file $file is not found"
	      	}
	}

	## Enable POCV analysis
	set_app_options -name time.pocvm_enable_analysis -value true ;# tool default false; enables POCV
	reset_app_options time.aocvm_enable_analysis ;# reset it to prevent POCV being overriden by AOCV
	
	## Enable distance analysis
	#	set_app_options -name time.ocvm_enable_distance_analysis -value true
	
	## Enable constraint and slew variation if there're pre-existing library LVF constraints
	#	set_app_options -name time.enable_constraint_variation -value true ;# tool default false
	#	set_app_options -name time.enable_slew_variation -value true ;# tool default false
	
	## Specify the number of standard deviations used in POCV analysis
	#  The larger the value, the more violations there will be 
	#	set_app_options -name time.pocvm_corner_sigma -value 3.5 -block [current_block] ;# default 3
	
	## Use OCV derates to fill gaps in POCV data
	#  To completely ignore OCV derate settings:  
	#	set_app_options -name time.ocvm_precedence_compatibility -value true
	#  To consider both OCV and POCV derate settings:
	#	set_app_options -name time.ocvm_precedence_compatibility -value false
	
	## Set and report POCV guard band (per corner)
	#  Use the set_timing_derate command to specify POCV guard band, which affects the mean and sensit
	#  values in the timing report. For ex, if value is the same across corners:
	#	set_timing_derate -cell_delay -pocvm_guardband -early 0.97 -corner [all_corners]
	#  Or if value is different per corner:
	#	set_timing_derate -cell_delay -pocvm_guardband -early 0.97 -corner corner1
	#	set_timing_derate -cell_delay -pocvm_guardband -early 0.98 -corner corner2, ... etc
	#  To report guard band:
	#	report_timing_derate -pocvm_guardband -corner [all_corners]
	
	## Set and report scaling factor (per corner)
	#  It affects sensit which equals to sensit * scaling factor. For ex, if value is the same across corners:
	#	set_timing_derate -cell_delay -pocvm_coefficient_scale_factor -early 0.95 -corner [all_corners]
	#  Or if value is different per corner:
	#	set_timing_derate -cell_delay -pocvm_coefficient_scale_factor -early 0.95 -corner corner1
	#	set_timing_derate -cell_delay -pocvm_coefficient_scale_factor -early 0.96 -corner corner2, ... etc
	#  To report scale factor:
	#	report_timing_derate -pocvm_coefficient_scale_factor -corner [all_corners]
}
########################################################################
## Additional timer related setups : AOCV (mutually exclusive with POCV)
########################################################################
## Read AOCV derate factor table to reduce pessimism and improve accuracy of the results.
#  Specify a list of corner and its associated AOCV table in pairs, as AOCV is corner dependant.
if {![get_app_option_value -name time.pocvm_enable_analysis] && $AOCV_CORNER_TABLE_MAPPING_LIST != ""} {
	foreach pair $AOCV_CORNER_TABLE_MAPPING_LIST {
		set corner [lindex $pair 0]	
		set table [lindex $pair 1]	
		if {[file exists [which $table]]} {
			puts "RM-info: Corner $corner: reading AOCV table file $table"
	        	read_ocvm -corners $corner $table
		} else {
	        	puts "RM-error: Corner $corner: AOCV table file $table is not found"
	      	}
	}
	
	## Set user-specified instance based random coefficient for the AOCV analysis 
	#  Example : set_aocvm_coefficient <value> [get_lib_cells <lib_cell>]

	## AOCV is enabled in clock_opt_cts.tcl after CTS is done
}
########################################################################
## Additional timer related setups : create path groups 	
########################################################################
## Optionally create a register to register group
#  set cur_mode [current_mode]
#  foreach_in_collection mode [all_modes] {
#  	current_mode $mode;
#  	group_path -name reg2reg -from [all_clocks] -to [all_clocks] ;# creates register to register path group   
#  }
#  current_mode $cur_mode
## Optionally increase path group weight on critical path groups, for ex:
#  It is recommended to increase path group weight to at least 15 for critical ones 
#	group_path -name clk_gate_enable -weight 15
#	group_path -name xyz -weight 15
redirect -file ${REPORTS_DIR}/${INIT_DESIGN_BLOCK_NAME}.report_path_groups {report_path_groups -nosplit -modes [all_modes]}
########################################################################
## Additional timer related setups : remove propagated clocks	
########################################################################
## Remove all propagated clocks
set cur_mode [current_mode]
{mode_norm.slow.RCmax}
foreach_in_collection mode [all_modes] {
	current_mode $mode
	remove_propagated_clocks [all_clocks]
	remove_propagated_clocks [get_ports]
	remove_propagated_clocks [get_pins -hierarchical]
}
Information: The command 'remove_propagated_clocks' cleared the undo history. (UNDO-016)
current_mode $cur_mode
{mode_norm.slow.RCmax}
# To set clock gating check :
# set cur_mode [current_mode]
# foreach_in_collection mode [all_modes] {
#	current_mode $mode
#	set_clock_gating_check -setup 0 [current_design]
#	set_clock_gating_check -hold  0 [current_design]
# }
# current_mode $cur_mode
########################################################################
## Additional power related setups : power derate	
########################################################################
## Power derating factors can affect power analysis and power optimization
#  To set power derating factors on objects, use set_power_derate command
#  Examples
#	set_power_derate 0.98 -scenarios [current_scenario] -leakage -internal
#	set_power_derate 0.9 -switching [get_lib_cells my_lib/cell1] 
#	set_power_derate 0.5 -group {memory} 
#  To report and get power derating factors
#	report_power_derate ...
#  To remove all power derating factors when no arguments are specified
#	reset_power_derate
if {$TCL_USER_CONNECT_PG_NET_SCRIPT != ""} {
	if {[file exists [which $TCL_USER_CONNECT_PG_NET_SCRIPT]]} {
		puts "RM-info: Sourcing [which $TCL_USER_CONNECT_PG_NET_SCRIPT]"
  		source $TCL_USER_CONNECT_PG_NET_SCRIPT
	} elseif {$TCL_USER_CONNECT_PG_NET_SCRIPT != ""} {
		puts "RM-error: TCL_USER_CONNECT_PG_NET_SCRIPT($TCL_USER_CONNECT_PG_NET_SCRIPT) is invalid. Please correct it."
	}
} else {
	connect_pg_net
	# For non-MV designs with more than one PG, you should use connect_pg_net in manual mode.
}
****************************************
Report : Power/Ground Connection Summary
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:28:50 2023
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 22/22
Unconnected nwell pins        22
Ground net VSS                22/22
Unconnected pwell pins        22
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
####################################
## Boundary cells
####################################
## Note: Create voltage areas before this step for boundary cell protection.
## Boundary cells: to be added around the boundaries of objects, such as voltage areas, macros, blockages, and the core area
#	set_boundary_cell_rules ... 
#	report_boundary_cell_rules
#	compile_boundary_cells
#	check_boundary_cells
####################################
## MV setup : provide a customized MV script	
####################################
## A Tcl script placeholder for your MV setup commands,such as power switch creation and level shifter insertion, etc
if {[file exists [which $TCL_MV_SETUP_FILE]]} {
	puts "RM-info: Sourcing [which $TCL_MV_SETUP_FILE]"
	source -echo $TCL_MV_SETUP_FILE
} elseif {$TCL_MV_SETUP_FILE != ""} {
	puts "RM-error: TCL_MV_SETUP_FILE($TCL_MV_SETUP_FILE) is invalid. Please correct it."
}
## Insert, assign, and connect power switches: Refer to templates/init_design.power_switch_example.tcl for sample commands 
####################################
## Tap cells
####################################
#  Example : create_tap_cells -lib_cell myLib/Cell1 -distance 30 -pattern every_row
####################################
## Power and ground network creation	
####################################
## A Tcl script placeholder for your power ground network creation commands, such as create_pg*,set_pg_strategy, and compile_pg.
if {[file exists [which $TCL_PG_CREATION_FILE]]} {
	puts "RM-info: Sourcing [which $TCL_PG_CREATION_FILE]"
	source -echo $TCL_PG_CREATION_FILE
} elseif {$TCL_PG_CREATION_FILE != ""} {
	puts "RM-error: TCL_PG_CREATION_FILE($TCL_PG_CREATION_FILE) is invalid. Please correct it."
}
## Create standard cell PG rail example: Refer to templates/init_design.std_cell_rail_example.tcl
####################################
## Post-init_design customizations
####################################
if {[file exists [which $TCL_USER_INIT_DESIGN_POST_SCRIPT]]} {
        puts "RM-info: Sourcing [which $TCL_USER_INIT_DESIGN_POST_SCRIPT]"
        source $TCL_USER_INIT_DESIGN_POST_SCRIPT
} elseif {$TCL_USER_INIT_DESIGN_POST_SCRIPT != ""} {
        puts "RM-error: TCL_USER_INIT_DESIGN_POST_SCRIPT($TCL_USER_INIT_DESIGN_POST_SCRIPT) is invalid. Please correct it."
}
save_upf ${REPORTS_DIR}/${INIT_DESIGN_BLOCK_NAME}.save_upf
Information: Explicit supply net connections to isolation and retention cells will be written out. Use mv.upf.save_upf_include_supply_exceptions_for_iso_retn to control this. (UPF-450)
1
save_block -as ${DESIGN_NAME}/${INIT_DESIGN_BLOCK_NAME}
Information: The command 'save_block' cleared the undo history. (UNDO-016)
Information: Saving 'counter:counter.design' to 'counter:counter/init_design.design'. (DES-028)
1
####################################
## Sanity checks and QoR Report	
####################################
if {$REPORT_QOR} {
	source report_qor.tcl ;# reports with zero interconnect delay
	## Check the technology file before starting place and route flow
	write_tech_file ${REPORTS_DIR}/${REPORT_PREFIX}.tech_file.dump
}
RM-info: Running script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

RM-info: Reporting clock tree information ...

Dispatching command : 'report_clock_qor -type area -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area
Dispatching command : 'report_clock_qor -type structure -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure
Dispatching command : 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_clock_qor -type area -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area'

Completed 'report_clock_qor -type structure -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure'

Completed 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing'

RM-info: Running report_clock_qor -type power ...

RM-info: Reporting timing constraints ...

Dispatching command : 'report_mode -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_mode
Dispatching command : 'report_pvt -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_mode -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_mode'

Completed 'report_pvt -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt'

RM-info: Reporting timing and QoR ...

****************************************
Report : qor
        -summary
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:29:00 2023
****************************************

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
mode_norm.slow.RCmax (Setup)           2.16           0.00              0
Design             (Setup)             2.16           0.00              0

mode_norm.fast.RCmin_bc (Hold)          -0.02          -0.04              2
Design             (Hold)             -0.02          -0.04              2
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                            290.91
Cell Area (netlist and physical only):          290.91
Nets with DRC Violations:        0
1
****************************************
Report : global timing
        -format { narrow }
        -report_by design
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:29:00 2023
****************************************

No setup violations found.


Hold violations
--------------------------------------------------------------
          Total   reg->reg    in->reg   reg->out    in->out
--------------------------------------------------------------
WNS       -0.02      -0.02       0.00       0.00       0.00
TNS       -0.04      -0.04       0.00       0.00       0.00
NUM           2          2          0          0          0
--------------------------------------------------------------

1
RM-info: Analyzing design violations ...

****************************************
Report : check_mv_design
        -erc_mode
        -voltage_threshold 0
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:29:00 2023
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
Warning: Option '-power_connectivity' is deprecated, use '-all' instead. (CMD-105)
****************************************
Report : check_mv_design
        -power_connectivity
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:29:00 2023
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- PG net rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Power connectivity rule ----------
Warning: PG pin 'value_reg_3_/VPB' is unconnected. (MV-005)
Warning: PG pin 'value_reg_3_/VNB' is unconnected. (MV-005)
Warning: PG pin 'value_reg_2_/VPB' is unconnected. (MV-005)
Warning: PG pin 'value_reg_2_/VNB' is unconnected. (MV-005)
Warning: PG pin 'value_reg_1_/VPB' is unconnected. (MV-005)
Warning: PG pin 'value_reg_1_/VNB' is unconnected. (MV-005)
Warning: PG pin 'U22/VPB' is unconnected. (MV-005)
Warning: PG pin 'U22/VNB' is unconnected. (MV-005)
Warning: PG pin 'U23/VPB' is unconnected. (MV-005)
Warning: PG pin 'U23/VNB' is unconnected. (MV-005)
Warning: PG pin 'U24/VPB' is unconnected. (MV-005)
Warning: PG pin 'U24/VNB' is unconnected. (MV-005)
Warning: PG pin 'U25/VPB' is unconnected. (MV-005)
Warning: PG pin 'U25/VNB' is unconnected. (MV-005)
Warning: PG pin 'U26/VPB' is unconnected. (MV-005)
Warning: PG pin 'U26/VNB' is unconnected. (MV-005)
Warning: PG pin 'U27/VPB' is unconnected. (MV-005)
Warning: PG pin 'U27/VNB' is unconnected. (MV-005)
Warning: PG pin 'U28/VPB' is unconnected. (MV-005)
Warning: PG pin 'U28/VNB' is unconnected. (MV-005)
Information: Message 'MV-005' limit (20) exceeded. Remainder will be suppressed. The limit can be changed with '-max_message_count' option. (MV-079)
Information: Total 44 MV-005 violations. (MV-080)

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 44 warning(s) from check_mv_design. (MV-082)
1
****************************************
Report : check_mv_design
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:29:00 2023
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
Loading cell instances...
Number of Standard Cells: 22
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 6
Number of VDD Vias: 13
Number of VDD Terminals: 4
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 6
Number of VSS Vias: 13
Number of VSS Terminals: 4
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
****************************************
Report : Power Domain
Design : counter
Corner : mode_norm.slow.RCmax
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:29:00 2023
****************************************
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Power Domain            :  DEFAULT_POWER_DOMAIN
Current Scope           :  / (top scope)
Elements                :  counter
Voltage Area            :  DEFAULT_VA
Available Supply Nets   :  VDD, VSS
Available Supply Sets   :

Default Supplies           - Power -     - Ground -
  Primary               :  VDD [1.60]    VSS
  Isolation             :  --            --
  Retention             :  --            --

Power Switch            :
Isolation Strategy      :
Level Shifter Strategy  :
Repeater Strategy       :
Retention Strategy      :
Always on strategy      :  dual_power
Disallow Forward Biasing : false
Disallow Reverse Biasing : false
--------------------------------------------------------------------------------------------------
1
Voltage_area        Description
--------------------------------------------------------------------------------
DEFAULT_VA          not_fixed with 1 shape 
                    power_domains: DEFAULT_POWER_DOMAIN 
                    power_net: VDD
                    ground_net: VSS
                    use_power_domain_cells: true
                    local_cells: N/A

1
RM-info: Running report_power ...

RM-info: Reporting design information ...

****************************************
Report : report_utilization
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:29:01 2023
****************************************
Utilization Ratio:			0.5200
Utilization options:
 - Area calculation based on:		site_row of block counter
 - Categories of objects excluded:	hard_macros macro_keepouts soft_macros io_cells hard_blockages 
Total Area:				559.4400
Total Capacity Area:			559.4400
Total Area of cells:			290.9088
Area of excluded objects:
 - hard_macros         :		0.0000
 - macro_keepouts      :		0.0000
 - soft_macros         :		0.0000
 - io_cells            :		0.0000
 - hard_blockages      :		0.0000

Utilization of site-rows with:
 - Site 'unit':				0.5200

0.5200
RM-info: Checking design issues ...

RM-info: Reporting units ...

RM-info: Reporting non-default app option settings ...

RM-info: time.delay_calculation_style is set to zero_interconnect ...

RM-info: Reporting timing and QoR in zero_interconnect mode with zero pin cap ...

****************************************
Report : qor
        -summary
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:29:01 2023
****************************************
Information: Timer using 'Zero-interconnect Delay Calculation'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
mode_norm.slow.RCmax (Setup)           2.37           0.00              0
Design             (Setup)             2.37           0.00              0

mode_norm.fast.RCmin_bc (Hold)          -0.03          -0.08              3
Design             (Hold)             -0.03          -0.08              3
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                            290.91
Cell Area (netlist and physical only):          290.91
Nets with DRC Violations:        0
1
RM-info: time.delay_calculation_style is reset...

RM-info: Completed script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

1
print_message_info -ids * -summary

Id             Severity         Limit    Occurrences   Suppressed
--------------------------------------------------------------------
ATTR-12     Information             0             12            0
CMD-005           Error             0              5            0
CMD-105         Warning             0              1            0
CSTR-026        Warning             0              1            0
DCHK-042    Information             0              1            0
DEFR-015        Warning             0              1            0
DEFR-016    Information             0              5            0
DES-028     Information             0              1            0
DPPA-096        Warning             0              2            0
FILE-007    Information             0              2            0
FLW-8000    Information             0              4            0
FLW-8001    Information             0              4            0
FLW-8100    Information             0              8            0
LGL-031         Warning             0              1            0
LNK-040     Information             0              1            0
MV-005          Warning             0             20            0
MV-021      Information             0             12            0
MV-079      Information             0              1            0
MV-080      Information             0              1            0
MV-082      Information             0              3            0
NDMUI-173   Information             0              1            0
NEX-011     Information             0              2            0
NEX-017     Information             0              4            0
NEX-022     Information             0              3            0
OPT-902         Warning             0              1            0
OPT-909     Information             0              2            0
PGR-599         Warning             0              1            0
PLACE-027   Information             0              1            0
PLACE-098   Information             0              1            0
POW-005     Information            10              1            0
POW-009         Warning            10              2            0
POW-024     Information            10              2            0
POW-052     Information            10              2            0
PVT-032     Information             0              4            0
TECH-002        Warning             0              1            0
TECH-026        Warning             0             20            0
TECH-032        Warning             0              2            0
TECH-034        Warning             0             10            0
TIM-050     Information             0              3            0
TIM-111     Information             0              4            0
TIM-112     Information             0              4            0
TIM-123     Information             0              1            0
TIM-125     Information             0              3            0
UIC-058         Warning             0              6            0
UNDO-016    Information             0              5            0
UPF-072     Information             0              1            0
UPF-073     Information             0              1            0
UPF-450     Information             0              1            0
VR-012      Information             0              1            0
ZRT-026         Warning             0              1            0
ZRT-027         Warning             0              1            0
ZRT-030         Warning             0             20            0
ZRT-444     Information             0              1            0
ZRT-625         Warning             0             10            1
ZRT-703     Information             0              1            0
ZRT-706     Information             0              1            0
ZRT-707     Information             0              1            0

Diagnostics summary: 5 errors, 101 warnings, 106 informationals
echo [exec date +%s] > init_design
exit
Maximum memory usage for this session: 468.72 MB
Maximum memory usage for this session including child processes: 468.72 MB
CPU usage for this session:     26 seconds (  0.01 hours)
Elapsed time for this session:     43 seconds (  0.01 hours)
Thank you for using IC Compiler II.
date +%s > place_opt.begin
icc2_shell  -f ./rm_icc2_pnr_scripts/place_opt.tcl | tee -i logs_icc2/place_opt.log



                              IC Compiler II (TM)

                Version S-2021.06-SP3 for linux64 - Oct 12, 2021
  This release has significant feature enhancements. Please review the Release
                       Notes associated with this release.

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
 
##########################################################################################
# Tool: IC Compiler II
# Script: place_opt.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_pnr_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_setup/icc2_pnr_setup.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: icc2_pnr_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_common_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_setup/icc2_common_setup.tcl

set TECH_HOME "/mnt/coe/workspace/ece/ece720-common/tech"
set DCRM_RESULTS_DIR "../dcrm/results"
##########################################################################################
# Tool: IC Compiler II
# Script: icc2_common_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
##########################################################################################
## Required variables
## These variables must be correctly filled in for the flow to run properly
##########################################################################################
set DESIGN_NAME 		"counter" ;# Required; name of the design to be worked on; also used as the block name when scripts save or copy a block
set LIBRARY_SUFFIX		"" ;# Suffix for the design library name ; default is unspecified   
set DESIGN_LIBRARY 		"${DESIGN_NAME}${LIBRARY_SUFFIX}" ;# Name of the design library; default is ${DESIGN_NAME}${LIBRARY_SUFFIX}
set REFERENCE_LIBRARY 		"${TECH_HOME}/google/icc2libprep/sky130_fd_sc_hs/icc2_cell_lib/sky130_fd_sc_hs.ndm"	;# Required; a list of reference libraries for the design library.
;#	for library configuration flow (LIBRARY_CONFIGURATION_FLOW set to true below): 
;#		- specify the list of physical source files to be used for library configuration during create_lib
;# 	for hierarchical designs using bottom-up flows: include subblock design libraries in the list;
;# 	for hierarchical designs using ETMs: include the ETM library in the list.
;# 		- If unpack_rm_dirs.pl is used to create dir structures for hierarchical designs, 
;#		  in order to transition between hierarchical DP and hierarchical PNR flows properly, 
;#		  absolute paths are a requirement.
set COMPRESS_LIBS               "false" ;# Save libs as compressed NDM; only used in DP.
set VERILOG_NETLIST_FILES	"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.v"	;# Verilog netlist files;
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set UPF_FILE 			""	;# A UPF file
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#          for hierarchical designs using ETMs, load the block upf file
;#          for each sub-block linked to ETM, include the following line in the UPF_FILE 
;#              load_upf block.upf -scope block_instance_name
set UPF_SUPPLEMENTAL_FILE	""      ;# The supplemental UPF file. Only needed if you are running golden UPF flow, in which case, you need both UPF_FILE and this.
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#	    If UPF_SUPPLEMENTAL_FILE is specified, scripts assume golden UPF flow. load_upf and save_upf commands will be different.	
set TCL_PARASITIC_SETUP_FILE	""	;# Specify a Tcl script to read in your TLU+ files by using the read_parasitic_tech command;
;# refer to the example in templates/init_design.read_parasitic_tech_example.tcl 
set TCL_MCMM_SETUP_FILE		"${DCRM_RESULTS_DIR}/ICC2_files/${DESIGN_NAME}.MCMM/top.tcl"	;# Specify a Tcl script to create your corners, modes, scenarios and load respective constraints;
;# two examples are provided in templates/: 
;# init_design.mcmm_example.explicit.tcl: provide mode, corner, and scenario constraints; create modes, corners, 
;# and scenarios; source mode, corner, and scenario constraints, respectively 
;# init_design.mcmm_example.auto_expanded.tcl: provide constraints for the scenarios; create modes, corners, 
;# and scenarios; source scenario constraints which are then expanded to associated modes and corners
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set TECH_FILE 			"${TECH_HOME}/google/milkyway/sky130_fd_sc_hs/sky130_fd_sc_hs.tf" 	;# A technology file; TECH_FILE and TECH_LIB are mutually exclusive ways to specify technology information; 
;# TECH_FILE is recommended, although TECH_LIB is also supported in ICC2 RM. 
set TECH_LIB			""	;# Specify the reference library to be used as a dedicated technology library;
;# as a best practice, please list it as the first library in the REFERENCE_LIBRARY list 
set TECH_LIB_INCLUDES_TECH_SETUP_INFO true 
;# Indicate whether TECH_LIB contains technology setup information such as routing layer direction, offset, 
;# site default, and site symmetry, etc. TECH_LIB may contain this information if loaded during library prep.
;# true|false; this variable is associated with TECH_LIB. 
set TCL_TECH_SETUP_FILE		"init_design.tech_setup.tcl"
;# Specify a TCL script for setting routing layer direction, offset, site default, and site symmetry list, etc.
;# init_design.tech_setup.tcl is the default. Use it as a template or provide your own script.
;# This script will only get sourced if the following conditions are met: 
;# (1) TECH_FILE is specified (2) TECH_LIB is specified && TECH_LIB_INCLUDES_TECH_SETUP_INFO is false 
set ROUTING_LAYER_DIRECTION_OFFSET_LIST "   {li1 vertical 0.0}   {met1 horizontal 0.0}   {met2 vertical 0.0}   {met3 horizontal 0.0}   {met4 vertical 0.0}   {met5 horizontal 0.0} "
;# Specify the routing layers as well as their direction and offset in a list of space delimited pairs;
;# This variable should be defined for all metal routing layers in technology file;
;# Syntax is "{metal_layer_1 direction offset} {metal_layer_2 direction offset} ...";
;# It is required to at least specify metal layers and directions. Offsets are optional. 
;# Example1 is with offsets specified: "{M1 vertical 0.2} {M2 horizontal 0.0} {M3 vertical 0.2}"
;# Example2 is without offsets specified: "{M1 vertical} {M2 horizontal} {M3 vertical}"
##########################################################################################
## Optional variables
## Specify these variables if the corresponding functions are desired 
##########################################################################################
set DESIGN_LIBRARY_SCALE_FACTOR	"1000"	;# Specify the length precision for the library. Length precision for the design
;# library and its ref libraries must be identical. Tool default is 10000, which
;# implies one unit is one Angstrom or 0.1nm.
set UPF_UPDATE_SUPPLY_SET_FILE	""	;# A UPF file to resolve UPF supply sets
set DEF_FLOORPLAN_FILES		""	;# DEF files which contain the floorplan information;
;# 	for DP: not required
;# 	for PNR: required if INIT_DESIGN_INPUT = ASCII in icc2_pnr_setup.tcl and neither TCL_FLOORPLAN_FILE or 
;#		 initialize_floorplan is used; DEF_FLOORPLAN_FILES and TCL_FLOORPLAN_FILE are mutually exclusive;
;# 	         not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM
set DEF_SCAN_FILE		"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.scandef"	;# A scan DEF file for scan chain information;
;# 	for PNR: not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM, as SCANDEF is expected to be loaded already
set DEF_SITE_NAME_PAIRS		{}	;# A list of site name pairs for read_def -convert; 
;# specify site name pairs with from_site first followed by to_site;
;# Example: set DEF_SITE_NAME_PAIRS {{from_site_1 to_site_1} {from_site_2 to_site_2}} 	
set SITE_DEFAULT		""	;# Specify the default site name if there are multiple site defs in the technology file;
;# this is to be used by initialize_floorplan command; example: set SITE_DEFAULT "unit";
;# this is applied in the init_design.tech_setup.tcl script 
set SITE_SYMMETRY_LIST	""		;# Specify a list of site def and its symmetry value;
;# this is to be used by read_def or initialize_floorplan command to control the site symmetry;
;# example: set SITE_SYMMETRY_LIST "{unit Y} {unit1 Y}"; this is applied in the init_design.tech_setup.tcl script 
set MIN_ROUTING_LAYER		"li1"	;# Min routing layer name; normally should be specified; otherwise tool can use all metal layers
set MAX_ROUTING_LAYER "met5" ;
set LIBRARY_CONFIGURATION_FLOW	false	;# Set it to true enables library configuration flow which calls the library manager under the hood to generate .nlibs, 
;# save them to disk, and automatically link them to the design.
;# Requires LINK_LIBRARY to be specified with .db files and REFERENCE_LIBRARY to be specified with physical
;# source files for the library configuration flow. Also search_path (in icc2_pnr_setup.tcl) should include paths 
;# to these .db and physical source files.
set LINK_LIBRARY		""	;# Specify .db files;
;# 	for running VC-LP (vc_lp.tcl) and Formality (fm.tcl): required
;# 	for ICC-II without LIBRARY_CONFIGURATION_FLOW enabled: not required
;#	for ICC-II with LIBRARY_CONFIGURATION_FLOW enabled: required; 
;#      	- the .db files specified will be used for the library configuration under the hood during create_lib 
##########################################################################################
## Variables related to flow controls of flat PNR, hierarchical PNR and transition with DP
##########################################################################################
set DESIGN_STYLE		"flat"	;# Specify the design style; flat|hier; default is flat; 
;# specify flat for a totally flat flow (flat PNR for short) and 
;# specify hier for a hierarchical flow (hier PNR for short);
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: this should set to flat (default)
;#	for DP: not used 
set PHYSICAL_HIERARCHY_LEVEL	"" 	;# Specify the current level of hierarchy for the hierarchical PNR flow; top|intermediate|bottom;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
set RELEASE_DIR_DP		"" 	;# Specify the release directory of DP RM; 
;# this is where init_design.tcl of PNR flow gets DP RM released libraries;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: required if INIT_DESIGN_INPUT = DP_RM_NDM, as init_design.tcl needs to know where DP RM libraries are
;#	for DP: not used 
set RELEASE_LABEL_NAME_DP 	"for_pnr"	
;# Specify the label name of the block in the DP RM released library;
;# this is the label name which init_design.tcl of PNR flow will open. 
set RELEASE_DIR_PNR		"" 	;# Specify the release directory of PNR RM; 
;# this is where the init_design.tcl of hierarchical PNR flow gets the sub-block libraries;	
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
##########################################################################################
## Variables related to REDHAWK ANALYSIS FUSION
##########################################################################################
set REDHAWK_SEARCH_PATH		"" 	;# Required. Search path to the NDM, reference libraries, and etc.
puts "RM-info : Completed script [info script]\n"
RM-info : Completed script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_setup/icc2_common_setup.tcl

########################################################################################## 
## Variables for init_design inputs (used by init_design.tcl)
##########################################################################################
set INIT_DESIGN_INPUT 		"ASCII"	;# Specify one of the 3 options: ASCII | DC_ASCII | DP_RM_NDM; default is ASCII.
;# 1.ASCII: assumes all design input files are ASCII and will read them in individually.
;# 2.DC_ASCII: for design transfer from DC using the write_icc2_files command;
;#   sources ${DCRM_RESULTS_DIR}/${DCRM_FINAL_DESIGN_ICC2}/${DESIGN_NAME}.icc2_script.tcl;
;#   you can change the default of DC_RESULTS_DIR and DCRM_FINAL_DESIGN_ICC2 below;
;#   commonly used in combination with SPG flow (set PLACE_OPT_SPG_FLOW true below)  
;# 3.DP_RM_NDM: if ICC2-DP-RM is completed, you can take its NDM outputs and skip the design creation steps;
;#   for PNR flat (DESIGN_STYLE set to flat), script copies the design library from ICC2-DP-RM release 
;#   area (specified by RELEASE_DIR_DP) and opens design;    
;#   for PNR hier flow (DESIGN_STYLE set to hier), script will either copy design library 
;#   from ICC2-DP-RM release area or in addition to that, copy design library of the child blocks from PNR
;#   release area (specified by RELEASE_DIR_PNR), and then open design.
#set DCRM_RESULTS_DIR  		"./results" ;# used by DC_ASCII to specify DC-RM output directory. Default is results.   
;# (Rhett Davis) Moved this variable to icc2_common_setup.tcl for use with DP flow
set DCRM_FINAL_DESIGN_ICC2 	"ICC2_files" ;# output directory name generated by DC-RM's write_icc2_files command;
;# only valid if you specify DC_ASCII for INIT_DESIGN_INPUT;
;# The directory contains verilog, floorplan, scenario settings, and constraints from DC
;# in a format that IC Compiler II can source.    
set POCV_CORNER_FILE_MAPPING_LIST 	"" ;# a list of corner and its associated POCV file in pairs, as POCV is corner dependant;
;# same corner can have multiple corresponding files;
;# example: set POCV_CORNER_FILE_MAPPING_LIST "{corner1 file1a} {corner1 file1b} {corner2 file2}";
;# in the example, file1a and file1b will be loaded for corner1, file2 will be loaded for corner2.
;# Note: POCV_CORNER_FILE_MAPPING_LIST will take precedence if AOCV_CORNER_TABLE_MAPPING_LIST is also specified
set AOCV_CORNER_TABLE_MAPPING_LIST 	"" ;# a list of corner and its associated AOCV table in pairs, as AOCV is corner dependant;
;# same corner can have multiple corresponding tables;
;# example: set AOCV_CORNER_TABLE_MAPPING_LIST "{corner1 table1a} {corner1 table1b} {corner2 table2}";
;# in the example, table1a and table1b will be loaded for corner1, table2 will be loaded for corner2.
set TCL_PAD_CONSTRAINTS_FILE		"" ;# a Tcl script for your pad constraint commands used by place_io of 
;# templates/init_design.flat_design_planning_example.tcl sourced by init_design.tcl
set TCL_MV_SETUP_FILE			"" ;# a Tcl script placeholder for your MV setup commands,such as create_voltage_area, 
;# placement bound, power switch creation and level shifter insertion, etc;
;# refer to templates/init_design.power_switch_example.tcl for sample commands   
set TCL_PG_CREATION_FILE		"" ;# a Tcl script placeholder for your power ground network creation commands,
;# such as create_pg*, set_pg_strategy, compile_pg, etc;
set TCL_FLOORPLAN_FILE			"rm_setup/floorplan.tcl" ;# Tcl floorplan file written by the write_floorplan command; for example, floorplan/floorplan.tcl;
;# TCL_FLOORPLAN_FILE and DEF_FLOORPLAN_FILES are mutually exclusive; please specify only one of them;
;# Not effective if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
;# The write_floorplan command writes a floorplan.tcl Tcl script and a floorplan.def DEF file;
;# reading floorplan.tcl alone can restore the entire floorplan - refer to write_floorplan man for more details  
set TCL_ADDITIONAL_FLOORPLAN_FILE 	"" ;# a supplementary Tcl constraint file; sourced after DEF_FLOORPLAN_FILE or TCL_FLOORPLAN_FILE is read, 
;# or initialize_floorplan is done; can be used to cover additional floorplan constructs, 
;# such as bounds, pin guides, or route guides, etc; not valid if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
set TCL_USER_INIT_DESIGN_POST_SCRIPT ""	;# An optional Tcl file to be sourced at the very end of init_design.tcl before save_block.
########################################################################################## 
## Variables for constraints or settings that impact multiple steps (used across flow)
##########################################################################################
set TCL_PLACEMENT_SPACING_LABEL_RULE_FILE "" ;# A file to specify your placement spacing labels and rules.
;# Example : set_placement_spacing_label -name X -side both -lib_cells [get_lib_cells -of [get_cells]]
;# Example : set_placement_spacing_rule -labels {X SNPS_BOUNDARY} {0 1}
set SAIF_FILE				"" ;# Specify a SAIF file for accurate power computation for features such as
;# total power (opt.power.mode set to total) and enhanced low power placement (place.coarse.enhanced_low_power_effort).
;# sourced at the beginning of place_opt.tcl
set SAIF_FILE_POWER_SCENARIO		"" ;# SAIF_FILE related; specify a power scenario where the SAIF is to be applied
set SAIF_FILE_SOURCE_INSTANCE		"" ;# SAIF_FILE related; name of the instance of the current design as it appears in SAIF file.
set SAIF_FILE_TARGET_INSTANCE		"" ;# SAIF_FILE related; name of the target instance on which activity is to be annotated.
set OPTIMIZATION_FREEZE_PORT_LIST 	"" ;# List of cells (for ex, clock gen modules, or customized logics that should not be touched) to which freeze_clock_ports 
;# and freeze_data_ports attribute will be set to prevent optimization from modifying their port signature; 
;# especially useful if you do formal verification by modules. 
;# Sets opt.dft.hier_preservation to true and runs set_freeze_port -all on the specified cells.
set TCL_USER_CONNECT_PG_NET_SCRIPT ""	;# An optional Tcl file for customized connect_pg_net command and options, such as for bias pins of cells added by opto;
;# sourced by all the main scripts prior to the save_block command
# ---------------------------------
# Lib cell purpose restrictions
# ---------------------------------
set TCL_LIB_CELL_PURPOSE_FILE 		"set_lib_cell_purpose.tcl" ;# A Tcl file which applies lib cell purpose related restrictions;
;# You can specify it with your own customized script	
;# RM default is set_lib_cell_purpose.tcl which includes the following restrictions, each controlled by
;# an individual variable : dont use cells (TCL_LIB_CELL_DONT_USE_FILE), tie cells (TIE_LIB_CELL_PATTERN_LIST), 
;# hold fixing (HOLD_FIX_LIB_CELL_PATTERN_LIST), CTS (CTS_LIB_CELL_PATTERN_LIST) and CTS-exclusive cells (CTS_ONLY_LIB_CELL_PATTERN_LIST). 
## The following 5 *_LIB_CELL_* variables are only applicable if set_lib_cell_purpose.tcl is used for lib cell purpose restrictions.
#  If you do not plan to use set_lib_cell_purpose.tcl, specify TCL_LIB_CELL_PURPOSE_FILE with your own file and you don't have to specify the following variables.
set TCL_LIB_CELL_DONT_USE_FILE 		"" ;# A Tcl file for customized don't use ("set_lib_cell_purpose -exclude <purpose>" commands).
;# The file is to be sourced in set_lib_cell_purpose.tcl, which is the default script for handling lib cell 
;# purpose restrictions specified by the variable TCL_LIB_CELL_PURPOSE_FILE above.
;# It only takes effect if TCL_LIB_CELL_PURPOSE_FILE is set to the default value set_lib_cell_purpose.tcl
set TIE_LIB_CELL_PATTERN_LIST 		"" ;# A list of TIE lib cell patterns to be included for optimization;
;# Example : set TIE_LIB_CELL_PATTERN_LIST "*/TIE* */ttt*"
set HOLD_FIX_LIB_CELL_PATTERN_LIST 	"" ;# A list of hold time fixing lib cell patterns to be included only for hold
set CTS_LIB_CELL_PATTERN_LIST 		"" ;# List of CTS lib cell patterns to be used by CTS; 
;# please include repeaters, always-on repeaters (for MV-CTS), 
;# and gates (for sizing pre-existing gates)/always-on buffers;
;# Please also include flops as CCD can size flops to improve timing.
;# example : set CTS_LIB_CELL_PATTERN_LIST "*/NBUF* */AOBUF* */AOINV* */SDFF*"
set CTS_ONLY_LIB_CELL_PATTERN_LIST 	"" ;# List of CTS lib cell patterns to be used by CTS "exclusively", such as clock specific
;# buffers and inverters. Please be aware that these cells will be applied with only cts 
;# purpose and nothing else. If you want to use these lib cells for other purposes, 
;# such as optimization and hold, specify them in CTS_LIB_CELL_PATTERN_LIST instead
# ---------------------------------
# Clock NDR
# ---------------------------------
set TCL_CTS_NDR_RULE_FILE 		"cts_ndr.tcl" ;# Specify a script for clock NDR creation and association, to be sourced at place_opt
;# By default the variable is set to cts_ndr.tcl, which is an RM provided example.
;# Important: to use the example script, you must also specify CTS_NDR_RULE_NAME, CTS_INTERNAL_NDR_RULE_NAME,
;# or CTS_LEAF_NDR_RULE_NAME (see below for details), otherwise the script won't do anything.
## Note: the CTS_*NDR* variables below are only applicable if TCL_CTS_NDR_RULE_FILE is set to the RM provided example script. 
## If you specify your own script for TCL_CTS_NDR_RULE_FILE, variables below will not be used.
## For root clock nets
set CTS_NDR_RULE_NAME			"" ;# Specify a clock NDR rule for root nets;
;# required for the example script to work on the root and internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_NDR_SHIELDING_LAYER_WIDTH_LIST 	"" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_SHIELDING_LAYER_SPACING_LIST "" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_MIN_ROUTING_LAYER		"" ;# Min routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied. 
set CTS_NDR_MAX_ROUTING_LAYER		"" ;# Max routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied.
## For internal clock nets (by default same values as with the root clock nets)
set CTS_INTERNAL_NDR_RULE_NAME		"$CTS_NDR_RULE_NAME" ;# Specify a clock NDR rule for internal nets; default is same as CTS_NDR_RULE_NAME;
;# required for the example script to work on the internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_INTERNAL_NDR_SHIELDING_LAYER_WIDTH_LIST "$CTS_NDR_SHIELDING_LAYER_WIDTH_LIST" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_SHIELDING_LAYER_SPACING_LIST "$CTS_NDR_SHIELDING_LAYER_SPACING_LIST" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_MIN_ROUTING_LAYER "$CTS_NDR_MIN_ROUTING_LAYER" ;# Min routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied. 
set CTS_INTERNAL_NDR_MAX_ROUTING_LAYER "$CTS_NDR_MAX_ROUTING_LAYER" ;# Max routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied.
## For leaf clock nets
set CTS_LEAF_NDR_RULE_NAME 		"" ;# Specify rm_leaf as the predefined rule for the example script to prepare a default rule for leaf nets
set CTS_LEAF_NDR_MIN_ROUTING_LAYER 	$CTS_NDR_MIN_ROUTING_LAYER ;# Min routing layer for set_clock_routing_rules to which rm_leaf is applied.
set CTS_LEAF_NDR_MAX_ROUTING_LAYER 	$CTS_NDR_MAX_ROUTING_LAYER ;# Max routing layer for set_clock_routing_rules to which rm_leaf is applied.
# ---------------------------------
# Preroute optimizations
# ---------------------------------
set PREROUTE_PLACEMENT_MAX_DENSITY	"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# If specified, sets place.coarse.max_density to limit local density to be less than the value.
;# if unspecified, place.coarse.max_density remains at tool default 0; 
;# now if $PREROUTE_PLACEMENT_AUTO_DENSITY is also true, tool will auto determine a appropriate value; 
;# while if $PREROUTE_PLACEMENT_AUTO_DENSITY is false, tool will try to spread cells evenly
set PREROUTE_PLACEMENT_MAX_UTIL		"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;
;# sets place.coarse.congestion_driven_max_util to control how densely the tool can pack cells in uncongested 
;# regions, in order to remove congestion in congested regions
;# if unspecified, place.coarse.congestion_driven_max_util remains at tool default 0.93
set PREROUTE_PLACEMENT_AUTO_DENSITY	true ;# true|false; tool default true; optional in RM to set it to false if you want to disable the feature; 
;# sets place.coarse.auto_density_control to control coarse placement automatic density control;
;# if you do not specify either of the above two settings (max density and max util) and keep the tool defaults, 
;# the automatic density control selects the value for max density and max util based on the design stage;
;# message PLACE-027 is issued to report the chosen settings
set PREROUTE_PLACEMENT_ENHANCED_AUTO_DENSITY false ;# false|true, tool default false; optional in RM;
;# sets place.coarse.enhanced_auto_density_control;
;# automaticlly selects max density based on the design stage as well as design utilization;
;# automatically selects max util based on the design stage as well as design tchnology
set PREROUTE_PLACEMENT_TARGET_ROUTING_DENSITY "" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# sets place.coarse.target_routing_density to control target routing density for congestion-driven placement; 
;# if left unspecified, place.coarse.target_routing_density remains at tool default 0 
set PREROUTE_PLACEMENT_PIN_DENSITY_AWARE false ;# false|true; tool default false; optional in RM;
;# sets app option place.coarse.pin_density_aware to control maximum local pin density;
set PREROUTE_NDR_OPTIMIZATION 		false ;# false|true, tool default false; optional in RM;
;# sets place_opt/clock_opt.flow.optimize_ndrs to true enables NDR optimization
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase; 
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
########################################################################################## 
## Variables for the place_opt step (used by place_opt.tcl and settings.place_opt.tcl)
##########################################################################################
set PLACE_OPT_ACTIVE_SCENARIO_LIST	"" ;# A subset of scenarios to be made active during place_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
;# include CTS scenarios if you are enabling CTS related features during place_opt,
;# such as PLACE_OPT_OPTIMIZE_ICGS, PLACE_OPT_TRIAL_CTS, or PLACE_OPT_MSCTS
set PLACE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by place_opt; default "" which means no user prefix
set TCL_USER_PLACE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced before place_opt.
set TCL_USER_PLACE_OPT_SCRIPT 		"" ;# An optional Tcl file for place_opt.tcl to replace pre-existing place_opt commands.
set TCL_USER_PLACE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced after place_opt.
set PLACE_OPT_SPG_FLOW 			false ;# false|true; RM default false; set it to true to enable SPG input handling flow in place_opt.tcl;
;# which skips the first pass of the two-pass placement;
;# recommended to go with DC-ASCII inputs (set INIT_DESIGN_INPUT DC_ASCII)
set PLACE_OPT_TRIAL_CTS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.trial_clock_tree to enables early clock tree synthesis;
;# useful for low power placement and ICG optimization flow (PLACE_OPT_OPTIMIZE_ICGS). 
;# Propagated clocks will be used through-out place_opt flow.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, trial CTS will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_TRIAL_CTS. So you don't have to manually enable it.
set PLACE_OPT_OPTIMIZE_ICGS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.optimize_icgs for place_opt to run automatic ICG optimization that performs trial CTS, 
;# timing-aware ICG splitting and clock-aware placement for critical enable paths.
;# The aggressiveness of splitting can be controlled by the PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE. 
set PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE "" ;# specify a value between 0 and 1; default unspecified; 
;# sets place_opt.flow.optimize_icgs_critical_range to the value specified; tool default is 0.75.
;# When set to X, only ICGs enable slack within {EN_WNS, EN_WNS*(1-X)} will be considered for splitting;
;# for example, 0.75 means only ICG with enable pin violations between 1*EN_WNS and 0.25*EN_WNS will be split,
;# while the ICG enable slack below 0.25*EN_WNS will be skipped. Larger value means more splitting. 
set PLACE_OPT_MERGE_ICGS		true ;# false|true; tool default true; optional in RM to set it to false;
;# sets place_opt.flow.merge_clock_gates to control whether the OBD ICG merging is enabled or not;
;# when set to true, ICG merging (merge_clock_gates) runs internally inside place_opt as a first step in initial_place stage;
set PLACE_OPT_ICG_AUTO_BOUND		false ;# false|true; tool default false; optional in RM;
;# sets place.coarse.icg_auto_bound to enable use of automatically created group bounds
set PLACE_OPT_CLOCK_AWARE_PLACEMENT	false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.clock_aware_placement to guide placement with ICG's enable timing criticality; 
;# place_opt will try to improve ICG enable timing by placing the timing critical ICGs and their fanout cells 
;# at better locations for ICG enable paths.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, clock-aware placement will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_CLOCK_AWARE_PLACEMENT. So you don't have to manually enable it.
set PLACE_OPT_MSCTS			false ;# false|true; enables MSCTS (regular) at place_opt step; requires TCL_REGULAR_MSCTS_FILE to be specified;
;# It runs in two parts: first part runs at place_opt step to source TCL_REGULAR_MSCTS_FILE;
;# second part runs at clock_opt_cts step, skips TCL_REGULAR_MSCTS_FILE, propagates clocks, and runs mesh simulation;
;# By default, the features runs in ideal clock mode. However if if PLACE_OPT_OPTIMIZE_ICGS or PLACE_OPT_TRIAL_CTS 
;# are also enabled, then propagated clocks will be used during the place_opt step;
;# If set to false (RM default), RM runs MSCTS only at clock_opt_cts step.
set PLACE_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for place_opt MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS. Only valid if PLACE_OPT_MSCTS is set to true
set TCL_USER_SPARE_CELL_PRE_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced before place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_USER_SPARE_CELL_POST_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced after place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_NON_CLOCK_NDR_RULES_FILE 	"" ;# Specify a NDR rules file for signal nets (Clock NDR rules are specified by CTS_NDR_* variables above)
set PLACE_OPT_MULTIBIT_BANKING 		false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_banking to enable multibit banking during place_opt;
;# takes effect during place_opt initial_opto 
set PLACE_OPT_MULTIBIT_DEBANKING 	false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_debanking to enables multibit debanking during place_opt;
;# takes effect during place_opt final_opto
########################################################################################## 
## Variables for the clock_opt step 
## (used by settings.clock_opt_cts.tcl, clock_opt_cts.tcl, and clock_opt_opto.tcl)
##########################################################################################
set CLOCK_OPT_CTS_ACTIVE_SCENARIO_LIST  "" ;# A subset of scenarios to be made active during clock_opt_cts step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_CTS_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt build_clock; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_CTS_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced after clock_opt.
set CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST "" ;# A subset of scenarios to be made active during clock_opt_opto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_OPTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt final_opto; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_OPTO_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT "" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced after clock_opt.
set CLOCK_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS.
set TCL_REGULAR_MSCTS_FILE		"" ;# Specify a Tcl script for regular multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "place_opt" if PLACE_OPT_MSCTS is true in place_opt.tcl
;# and before "clock_opt -from build_clock -to route_clock" command in clock_opt_cts.tcl
;# RM provided script: mscts.regular.tcl
set TCL_STRUCTURAL_MSCTS_FILE		"" ;# Specify a Tcl script for structural multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "clock_opt -from build_clock -to route_clock" command
;# in clock_opt_cts.tcl;
;# RM provided script: mscts.structural.tcl
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
set CLOCK_OPT_OPTO_CTO 			false ;# Default false; enables post-route clock tree optimization in clock_opt_opto.tcl
set CLOCK_OPT_OPTO_CTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by CTO; default "" which means no user prefix
########################################################################################## 
## Variables for route_auto and route_opt related settings 
## (Used by settings.route_auto.tcl, settings.route_opt.tcl, route_auto.tcl, and route_opt.tcl)
##########################################################################################
set ROUTE_AUTO_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_auto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_AUTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created suring route_auto; default "" which means no user prefix
set TCL_USER_ROUTE_AUTO_PRE_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced before route_auto.
set TCL_USER_ROUTE_AUTO_SCRIPT 		"" ;# An optional Tcl file for route_auto.tcl to replace pre-existing routing commands.
set TCL_USER_ROUTE_AUTO_POST_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced after route_auto.
set ROUTE_OPT_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created during route_opt; default "" which means no user prefix
set TCL_USER_ROUTE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced before route_opt.
set TCL_USER_ROUTE_OPT_SCRIPT 		"" ;# An optional Tcl file for route_opt.tcl to replace pre-existing route_opt commands.
set TCL_USER_ROUTE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced after route_opt.
set CLOCK_OPT_GLOBAL_ROUTE_OPT		false ;# false|true; tool default false; optional in RM; 
;# enables Global Route Based Optimization by setting clock_opt.flow.enable_global_route_opt 
;# and route_opt.flow.enable_power to true, sources routing settings, and runs clock_opt -from global_route_opt;
;# this feature is added to route_auto.tcl; if enabled, it replaces route_global command;
set ROUTE_AUTO_USE_SINGLE_COMMAND	false ;# false|true; runs route_auto command instead of atomic commands (route_global+route_track+route_detail with update_timing in between)
set REDUNDANT_VIA_INSERTION		false ;# false|true; tool default false; optional in RM; enables redundant via insertion for post-route;
;# if you choose ESTABLISHED for TECHNOLOGY_NODE on RMgen download page,
;# RM is set up to run concurrent redundant via insertion during route_auto and route_opt
;# otherwise, RM is set up to reserve space and run standalone add_redundant_vias after route_auto and route_opt  
set TCL_USER_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC-II via mapping file required for redundant via insertion; 
;# the file should include add_via_mapping commands.   
set TCL_USER_ICC_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC style via mapping file required for redundant via insertion; 
;# the file should include define_zrt_redundant_vias commands.
;# This variable is mutually exclusive with TCL_USER_REDUNDANT_VIA_MAPPING_FILE
set ROUTE_AUTO_ANTENNA_FIXING		false ;# false|true; tool default false; optional in RM;
;# set true to enable route.detail.hop_layers_to_fix_antenna and source TCL_ANTENNA_RULE_FILE in route_auto.tcl 
;# to fix Antenna violations.
set TCL_ANTENNA_RULE_FILE	""	;# Antenna rule file; required if ROUTE_AUTO_ANTENNA_FIXING is set to true.
set ROUTE_AUTO_CREATE_SHIELDS 		"none" ;# none|before_route_auto|after_route_auto; default is none; optional in RM;
;# choose to create shields before or after route_auto; all nets with shielding rules will be shielded	
set ROUTE_OPT_PT_DELAY_CALCULATION_WITH_PBA false ;# Default false; sets time.pba_optimization_mode to path to enable PBA during second route_opt;
set ROUTE_OPT_STARRC_CONFIG_FILE ""	;# Specify the configuration file for StarRC in-design extraction for the second route_opt in route_opt.tcl;
;# required; refer to templates/route_opt.starrc_config_example.txt as an example
set ROUTE_OPT_RESHIELD 			"after_route_opt" ;# none|after_route_opt|incremental; default is after_route_opt; 
;# set after_route_opt to reshield nets after route_opt is done with create_shield command; 
;# set incremental to trigger reshield during all route_opt eco route sessions with an app option; 
;# note that ROUTE_OPT_RESHIELD only works if ROUTE_AUTO_CREATE_SHIELDS is set to a value other than none
set ROUTE_OPT_CTO 			"auto" ;# auto|always_on|always_off; tool default auto; RM default auto;
;# sets route_opt.flow.enable_ccd_clock_drc_fixing to the specified value for clock DRC fixing in route_opt;
;# Note: this feature affects both CCD and non-CCD route_opt;
;# if CCD is enabled, with auto, route_opt will enable the feature; set it to always_off if you want it disabled.
;# if CCD is not enabled, with auto, this feature won't be enabled; set it to always_on to enable the feature.
## The following 6 ROUTE_OPT_ECO_OPT* variables are for ECO fusion (eco_opt command) in route_opt.tcl
#  Note that once ROUTE_OPT_ECO_OPT_PT_PATH is specified, ECO fusion is enabled and the third route_opt will be skipped.
set ROUTE_OPT_ECO_OPT_PT_PATH		"" ;# Required by eco_opt; specify the path to pt_shell; for example: /u/mgr/bin/pt_shell
;# if specified, eco_opt
set ROUTE_OPT_ECO_OPT_DB_PATH		"" ;# Optional; specify the paths to .db files of the reference libraries for PT (if not already in your search path)
;# For eco_opt, PT needs to read db. 
set ROUTE_OPT_ECO_OPT_TYPE		"" ;# Optional; eco_opt fixing type; timing|setup|hold|drc|leakage_power|dynamic_power|total_power|buffer_removal
;# if not specified, works on all types
set ROUTE_OPT_ECO_OPT_STARRC_CONFIG_FILE "" ;# Optional; specify the configuration file for StarRC in-design extraction
set ROUTE_OPT_ECO_OPT_WORK_DIR		"" ;# Optional; specify the working directory for eco_opt where PT files and logs are generated;
;# if not specified, tool will automatically generate one
set ROUTE_OPT_ECO_OPT_PRE_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed before linking in PrimeTime;
;# use PT commands that do not require the current design
set ROUTE_OPT_ECO_OPT_POST_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed after linking in PrimeTime;
;# use PT commands that require the current design
########################################################################################## 
## Variables for chip finishing related settings (Used by chip_finish.tcl)
##########################################################################################
set CHIP_FINISH_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during chip_finish step.
;# once set, the list of active scenarios is saved and carried over to subsequent steps.
set TCL_USER_CHIP_FINISH_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before filler cell insertion.
set TCL_USER_CHIP_FINISH_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after metal fill insertion.
## Std cell filler and decap cells used by chip_finish step and post PT-ECO refill in pt_eco step
set CHIP_FINISH_METAL_FILLER_PREFIX 	"" ;# A string to specify the prefix for metal filler (decap) cells.
set CHIP_FINISH_NON_METAL_FILLER_PREFIX $CHIP_FINISH_METAL_FILLER_PREFIX ;# A string to specify the prefix for non-metal fillers.
set CHIP_FINISH_METAL_FILLER_LIB_CELL_LIST "" ;# A list of metal filler (decap) lib cells, including the library name, for ex, 
;# Example: "hvt/DCAP_HVT lvt/DCAP_LVT". Recommended to specify decaps from largest to smallest.
set CHIP_FINISH_NON_METAL_FILLER_LIB_CELL_LIST "" ;# A list of non-metal filler lib cells, including the library name, for ex,
;# Example: hvt/FILL_HVT lvt/FILL_LVT. Recommended to specify them from largest to smallest.
## Signal EM
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT "ITF" ;# Specify signal EM constraint format: ITF | ALF; string is uppercase and ITF is default
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FILE "" ;# A constraint file which contains signal electromigration constraints;
;# specify an ITF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ITF, and specify an
;# ALF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ALF;
;# required for signal EM analysis and fixing to be enabled
set CHIP_FINISH_SIGNAL_EM_SAIF 		"" ;# An optional SAIF file for the signal EM analysis.
set CHIP_FINISH_SIGNAL_EM_SCENARIO 	"" ;# Specify an active scenario which is enabled for setup and hold analysis;
;# Required for signal EM analysis and fixing to proceed.
set CHIP_FINISH_SIGNAL_EM_FIXING 	false ;# Enable signal EM fixing; false | true; false is default
########################################################################################## 
## Variables for ICV in-design related settings (used by icv_in_design.tcl)
##########################################################################################
set ICV_IN_DESIGN_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during icv_in_design step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_ICV_IN_DESIGN_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before signoff_check_drc.
set TCL_USER_ICV_IN_DESIGN_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after second signoff_check_drc.
## signoff_check_drc specific variables
set ICV_IN_DESIGN_DRC_CHECK_RUNSET 	"" ;# The foundry runset for ICV used by signoff_check_drc
set ICV_IN_DESIGN_DRC_CHECK_RUNDIR 	"z_check_drc" 
;# The working directory for the signoff_check_drc before signoff_fix_drc;
;# The directory that contains the initial DRC error database for signoff_fix_drc.
## singoff_fix_drc specific variables
set ICV_IN_DESIGN_ADR 			true ;# true|false; true enables signoff_fix_drc in addition to signoff_check_drc; default is true
set ICV_IN_DESIGN_ADR_RUNDIR 		"z_adr"	;# The working directory for signoff_fix_drc; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_POST_ADR_RUNDIR 	"z_post_adr" ;# The working directory for signoff_check_drc after signoff_fix_drc is done; 
;# only takes effect if ICV_IN_DESIGN_ADR is true 
set ICV_IN_DESIGN_ADR_DPT_RULES 	"" ;# Specify your DPT rules for signoff_fix_drc fixing; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_ADR_DPT_RUNDIR	"z_adr_with_dpt" ;# The working directory for signoff_check_drc with DPT rule fixing;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
set ICV_IN_DESIGN_POST_ADR_DPT_RUNDIR	"z_post_adr_with_dpt" ;# The working directory for signoff_check_drc after DPT rule fixing is done;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
## Metal fill specific variables
set ICV_IN_DESIGN_METAL_FILL 		false ;# Default false; set it to true to enable the metal fill creation feature.
set ICV_IN_DESIGN_METAL_FILL_RUNDIR	"z_icvFill" ;# The working directory for signoff_create_metal_fill. Optional. Default is z_icvFill.
set ICV_IN_DESIGN_METAL_FILL_TIMING_DRIVEN_THRESHOLD "" 
;# Specify the threshold for timing-driven metal fill.
;# If not specified, timing-driven is not enabled.
;# If specified, "-timing_preserve_setup_slack_threshold" option is added.
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED "off" ;# off | <a technology node> | generic; used for -track_fill option of signoff_create_metal_fill
;# for non-track-based : specify off 
;# for track-based : specify either a node (refer to man page) or generic 
set ICV_IN_DESIGN_METAL_FILL_RUNSET	"" ;# Specify the foundry runset for signoff_create_metal_fill command;
;# required only by non track-based metal fill (ICV_IN_DESIGN_METAL_FILL_TRACK_BASED set to off).
set ICV_IN_DESIGN_POST_METAL_FILL_RUNDIR "z_MFILL_after" 
;# The working directory for the signoff_check_drc after signoff_create_metal_fill is completed;
;# only takes effect if ICV_IN_DESIGN_METAL_FILL is true
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED_PARAMETER_FILE "auto" ;# auto | <a parameter file>; default is auto;
;# this variable is only for track-based metal fill;
;# specify auto to use ICC-II auto generated track_fill_params.rh file or your own paramter file.
########################################################################################## 
## Variables for settings related to write data (used by write_data.tcl)
##########################################################################################
## write_gds related
set WRITE_GDS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and GDS layers
set WRITE_OASIS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and OASIS layers
########################################################################################## 
## Variables for Functional ECO related settings (used by functional_eco.tcl)
##########################################################################################
set FUNCTIONAL_ECO_ACTIVE_SCENARIO_LIST	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_FUNCTIONAL_ECO_PRE_SCRIPT	"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_FUNCTIONAL_ECO_POST_SCRIPT	"" ;# An optional Tcl file to be sourced after route_eco.
set FUNCTIONAL_ECO_DISPLACEMENT_THRESHOLD "10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
set FUNCTIONAL_ECO_VERILOG_FILE		"" ;# Required; a verilog file to be 
set FUNCTIONAL_ECO_MODE			"default" ;# Specify the preferred flow; default|freeze_silicon
;# default: sources $FUNCTIONAL_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $FUNCTIONAL_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for PT ECO related settings (used by pt_eco.tcl/pt_eco_incremental.tcl)
##########################################################################################
## The following variables apply to both pt_eco.tcl (classic PT-ECO flow) and pt_eco_incremental.tcl (Galaxy incremental ECO flow)
set PT_ECO_ACTIVE_SCENARIO_LIST 	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_PT_ECO_PRE_SCRIPT 		"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_PT_ECO_POST_SCRIPT 	"" ;# An optional Tcl file to be sourced after route_eco.
set PT_ECO_DISPLACEMENT_THRESHOLD 	"10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
## The following variables only apply to pt_eco.tcl (classic PT-ECO flow)
set PT_ECO_CHANGE_FILE 			"" ;# Required; an ECO guidance file generated by the PT-SI write_changes command,
;# as an input to the pt_eco.tcl
set PT_ECO_MODE				"default" ;# Specify the preferred flow for the PT-ECO run; default|freeze_silicon
;# default: sources $PT_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $PT_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for Redhawk in-design related settings 
## (used by redhawk_in_design_pnr.tcl; SNPS_INDESIGN_RH_RAIL license required)
##########################################################################################
set REDHAWK_DIR 			"" ;# Specify the path to REDHAWK executable; required 
set REDHAWK_PAD_FILE 			"" ;# Default is top level pins.
set REDHAWK_ANALYSIS_NETS 		"" ;# Required. Specify the list of power and ground nets in pairs and in separate lines for the analysis;
;# for example, "VDD1 VSS1 VDD2 VSS2 VDD3 VSS3", where VDD* are power nets and VSS* are ground nets.
set REDHAWK_TECH_FILE 			"" ;# Required. Apache Technology File
set REDHAWK_MACROS 			"" ;# Optional. List of Macro names and macro directories in pairs and in separate lines;
;# for example, "macro1_name macro1_directory 
;#		    macro2_name macro2_directory 
;#		    macro3_name macro3_directory"
set REDHAWK_SWITCH_MODEL_FILES 		"" ;# Optional. List of switch model files;
;# for example: "switch_model_file1 
;#               switch_model_file2 
;#		    switch_model_file3"
set REDHAWK_LIB_FILES 			"" ;# Required. List of .lib files in separate lines.
;# for example: "/home/lib_1.lib 
;#               /home/lib_2.lib
;#               /home/lib_3.lib"
set REDHAWK_APL_FILES			"" ;# Required for dynamic analysis.  List of apl files in separate lines.
;# for example: "x.cdev cdev
;#               x.current current
;#               y.cdev cdev
;#               y.current current"
set REDHAWK_EXTRA_GSR 			"" ;# Optional. Provide a file with custom Redhawk settings.
set REDHAWK_ANALYSIS 			"" ;# Required. Specify of the analyses below:
;# For Static analysis: "static"
;# For Vector-based Dynamic analysis: "dynamic_vcd"
;# For Vectorless Dynamic analysis: "dynamic_vectorless"
;# For Effective Resistance analysis: "effective_resistance"
;# For Minimum path resistance analysis: "min_path_resistance"
;# For Integrity Check: "check_missing_via"
set REDHAWK_OUTPUT_REPORT 		"" ;# Optional. Specify a file name to have the output report produced:
;# For Static or dynamic analysis: the effective voltage drop is reported
;# For Effective Resistance analysis: the effective resistance is reported
;# For Minimum path resistance analysis: the minimum path resistance is reported
;# For Integrity Check: the missing vias are reported
set REDHAWK_EM_ANALYSIS 	   	false ;# Optional. Set to true if EM analysis to be performed with static or dynamic analysis.
set REDHAWK_EM_REPORT 			"" ;# Optional. Specify a file name to have the EM output report produced.
set REDHAWK_SCRIPT_FILE 		"" ;# Optional. Specify a file name for using Redhawk standalone run tcl file.
set REDHAWK_SWITCHING_ACTIVITY_FILE 	"" ;# Required for vector-based dynamic analysis.  Format is as follows:
;# {file_format [file_name] [strip_path]}
set REDHAWK_FIX_MISSING_VIAS       	false ;# Optional. Set to true to enable inserting vias to missing via locations after the check_missing_via flow is run.
set REDHAWK_MISSING_VIA_POS_THRESHOLD	"" ;# Optional. Set to positive voltage between two overlapped layers for filtering purpose.  Default is no filtering.
set REDHAWK_RAIL_DATABASE               RAIL_DATABASE  ; #Optional. Set ICC2 Redhawk Fusion output directory.
set REDHAWK_PGA_POWER_NET               "" ; #Required.  Set one power net for PGA.
set REDHAWK_PGA_GROUND_NET              "" ; #Required.  Set one ground net for PGA
set REDHAWK_PGA_NODE                    "" ; #Required. Set the technology node such as tsmc16.
set REDHAWK_PGA_ICV_DIR                 "" ; #Required. Set the path to the ICV binary.  Example: /global/apps/icv_2018.06
##########################################################################################
## System Variables and Settings (there's no need to change them)
##########################################################################################
## Reporting 
set REPORT_QOR				true ;# true|false; RM default true; runs various reporting commands at end of each step;
;# reporting commands vary by stage; set it to false to skip reporting
set REPORT_QOR_REPORT_POWER		true ;# true|false; RM default true;
;# set it to false to skip report_power and report_clock_qor -type power during reporting
set REPORT_QOR_REPORT_CONGESTION	true ;# true|false; RM default reports congestion with "route_global -congestion_map_only true"
;# at the end of preroute steps; set it to false to skip.
set search_path [list ./rm_icc2_pnr_scripts ./rm_setup ./templates $REDHAWK_SEARCH_PATH]
lappend search_path .
if {$synopsys_program_name == "icc2_shell"} {
	set_host_options -max_cores 8

	## Enable on-disk operation for copy_block to save block to disk right away
	set_app_option -name design.on_disk_operation -value true ;# default false and global-scoped
}
set sh_continue_on_error true
## Label names (while $DESIGN_NAME is the block name)
set INIT_DESIGN_BLOCK_NAME 		"init_design" 			;# Label name to be used when saving a block in init_design.tcl
set PLACE_OPT_BLOCK_NAME 		"place_opt" 			;# Label name to be used when saving a block in place_opt.tcl
set CLOCK_OPT_CTS_BLOCK_NAME 		"clock_opt_cts" 		;# Label name to be used when saving a block in clock_opt_cts.tcl
set CLOCK_OPT_OPTO_BLOCK_NAME 		"clock_opt_opto" 		;# Label name to be used when saving a block in clock_opt_opto.tcl
set ROUTE_AUTO_BLOCK_NAME 		"route_auto" 			;# Label name to be used when saving a block in route_auto.tcl
set ROUTE_OPT_BLOCK_NAME 		"route_opt" 			;# Label name to be used when saving a block in route_opt.tcl
set CHIP_FINISH_BLOCK_NAME 		"chip_finish" 			;# Label name to be used when saving a block in chip_finish.tcl
set ICV_IN_DESIGN_BLOCK_NAME 		"icv_in_design" 		;# Label name to be used when saving a block in icv_in_design.tcl
set WRITE_DATA_FROM_BLOCK_NAME 		$ICV_IN_DESIGN_BLOCK_NAME 	;# Label name of the source block in write_data.tcl;
set WRITE_DATA_BLOCK_NAME 		"write_data" 			;# Label name to be used when saving a block in write_data.tcl
;# default is ICV_IN_DESIGN_BLOCK_NAME
set FUNCTIONAL_ECO_FROM_BLOCK_NAME	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in functional_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set FUNCTIONAL_ECO_BLOCK_NAME		"functional_eco"		;# Label name to be used when saving a block in functional_eco.tcl
set PT_ECO_FROM_BLOCK_NAME 		$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set PT_ECO_BLOCK_NAME 			"pt_eco" 			;# Label name to be used when saving a block in pt_eco.tcl
set PT_ECO_INCREMENTAL_FROM_BLOCK_NAME 	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco_incremental_1.tcl;
;# default is ROUTE_OPT_BLOCK_NAME; specify a different name if needed
set PT_ECO_INCREMENTAL_1_BLOCK_NAME 	"pt_eco_incremental_1" 		;# Label name to be used when saving a block in pt_eco_incremental_1.tcl
set PT_ECO_INCREMENTAL_2_BLOCK_NAME 	"pt_eco_incremental_2" 		;# Label name to be used when saving a block in pt_eco_incremental_2.tcl
set REDHAWK_IN_DESIGN_PNR_FROM_BLOCK_NAME $INIT_DESIGN_BLOCK_NAME	;# Label name of the starting block for redhawk_in_design_pnr.tcl;
;# default is INIT_DESIGN_BLOCK_NAME
## Directories
set OUTPUTS_DIR	"./outputs_icc2"	;# Directory to write output data files; mainly used by write_data.tcl
set REPORTS_DIR	"./rpts_icc2"		;# Directory to write reports; mainly used by report_qor.tcl
if !{[file exists $OUTPUTS_DIR]} {file mkdir $OUTPUTS_DIR} ;# do not change this line or directory may not be created properly
if !{[file exists $REPORTS_DIR]} {file mkdir $REPORTS_DIR} ;# do not change this line or directory may not be created properly
##########################################################################################
## Hierarchical PNR Variables (used by hierarchical PNR implementation)
##########################################################################################
## For designs where the blocks are bound to abstracts
set SUB_BLOCK_REFS                   	[list ] ;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == flattened , specify design names of the immediate child blocks
;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == nested , specify design names of the physical blocks in all lower levels of physical hierarchy
;# Include the blocks that will be bound to abstracts
set USE_ABSTRACTS_FOR_BLOCKS        	[list ] ;# design names of the physical blocks in the next lower level that will be bound to abstracts
## By default, abstracts created after icv_in_design step of lower-level are used to implement the current level
## Update the following variables if you want to use abstracts created after any other step 
set BLOCK_ABSTRACT_FOR_PLACE_OPT 	"$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_PLACE_OPT label for place_opt
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS label for clock_opt_cts
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO   "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO label for clock_opt_opto
set BLOCK_ABSTRACT_FOR_ROUTE_AUTO       "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_AUTO label for route_auto
set BLOCK_ABSTRACT_FOR_ROUTE_OPT        "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_OPT label for route_opt
set BLOCK_ABSTRACT_FOR_CHIP_FINISH      "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CHIP_FINISH for chip_finish
set BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN label for icv_in_design
set USE_ABSTRACTS_FOR_POWER_ANALYSIS 	false ;# Default false; false|true;
;# sets app option abstract.annotate_power that annotates power information in the abstracts
;# set this to true to perform power analysis inside subblocks modeled as abstracts
set USE_ABSTRACTS_FOR_SIGNAL_EM_ANALYSIS false ;# Default false; false|true;
;# sets app option abstract.enable_signal_em_analysis 
;# set this to true to perform signal em analysis inside abstracts
set ABSTRACT_TYPE_FOR_MPH_BLOCKS "flattened" ; # "nested | flattened", Default nested. Specifies the type of abstract to be created for MPH blocks (blocks with more than 1 level of physical hierarchy)
;# Allowed values are nested and flattened. 
;# when this variable is set to nested (default), preserve_block_instances option of create_abstract command is set to true (default value)
;# when this variable is set to flattened , preserve_block_instances option of create_abstract command is set to false
set CHECK_HIER_TIMING_CONSTRAINTS_CONSISTENCY true ;# Determines whether the consistency of top and block timing constraints is checked during the check_design command
;# The variable in turn sets the application option abstract.check_constraints_consistency to true
########################################################################################## 
## Hierarchical PNR Variables for clock_opt_cts related settings (used by clock_opt_cts.tcl)
##########################################################################################
set PROMOTE_CLOCK_BALANCE_POINTS	false ;# Default false. When implementing intermediate and top levels of physical hierarchy,
;# set this variable to true to promote clock balance points from sub-blocks.
;# Leave this variable to its default value, if the needed clock balance points for the pins
;# inside sub-blocks are applied from the top-level itself.
########################################################################################## 
## Hierarchical PNR Variables for designs where some of the blocks are bound to ETMs
##########################################################################################
set WRITE_DATA_FOR_ETM_GENERATION       false ;# Default false. Set it to true, for writing out required design data for ETM Generation in PrimeTime 
set WRITE_DATA_FOR_ETM_BLOCK_NAME       $ICV_IN_DESIGN_BLOCK_NAME ;# Name of the starting block for the write_data_for_etm step
## ICC2-RM provides additional files (flavors) to override RM default settings for high connectivity, run time and area/power focused designs.
#  These files are under rm_icc2_pnr_scripts/ :  
#  flavor.high_connectivity_high_congestion_focused.tcl, flavor.area_power_focused.tcl and flavor.run_time_focused.tcl
#  You can use the ADDITIONAL_FLAVOR variable to control whether to use these flavors.
set ADDITIONAL_FLAVOR "" 	;# default unspecified; if unspecified, runs RM default flow that works/balances all PPA
;# set it to high_connectivity_high_congestion for high connectivity design styles with heavy congestions
;# set it to area_power for extra area and power optimizations
;# set it to run_time if run time is the primary concern
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_setup/icc2_pnr_setup.tcl

set REPORT_PREFIX $PLACE_OPT_BLOCK_NAME
place_opt
open_lib $DESIGN_LIBRARY
Information: Loading library file '/mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/counter' (FILE-007)
Information: Loading library file '/mnt/coe/workspace/ece/ece720-common/tech/google/icc2libprep/sky130_fd_sc_hs/icc2_cell_lib/sky130_fd_sc_hs.ndm' (FILE-007)
{counter}
copy_block -from ${DESIGN_NAME}/${INIT_DESIGN_BLOCK_NAME} -to ${DESIGN_NAME}/${PLACE_OPT_BLOCK_NAME}
Information: User units loaded from library 'sky130_fd_sc_hs' (LNK-040)
Information: Saving block 'counter:counter/place_opt.design'
{counter:counter/place_opt.design}
current_block ${DESIGN_NAME}/${PLACE_OPT_BLOCK_NAME}
{counter:counter/place_opt.design}
link_block
Using libraries: counter sky130_fd_sc_hs
Visiting block counter:counter/place_opt.design
Design 'counter' was successfully linked.
1
## For top and intermediate level of hierarchical designs, check the editability of the sub-blocks;
## if the editability is true for any sub-block, set it to false
## In RM, we are setting the editability of all the sub-blocks to false in the init_design.tcl script
## The following check is implemented to ensure that the editability of the sub-blocks is set to false in flows not running the init_design.tcl script
if {$USE_ABSTRACTS_FOR_BLOCKS != ""} {
      	foreach_in_collection c [get_blocks -hierarchical] {
	  	if {[get_editability -blocks ${c}] == true } {
			set_editability -blocks ${c} -value false
   	  	}
      	}
	report_editability -blocks [get_blocks -hierarchical]
}
## Set active scenarios for the step (please include CTS and hold scenarios for CCD) 
if {$PLACE_OPT_ACTIVE_SCENARIO_LIST != ""} {
	set_scenario_status -active false [get_scenarios -filter active]
	set_scenario_status -active true $PLACE_OPT_ACTIVE_SCENARIO_LIST
}
if {[sizeof_collection [get_scenarios -filter "hold && active"]] == 0} {
	puts "RM-warning: No active hold scenario is found. Recommended to enable hold scenarios here such that CCD skewing can consider them." 
	puts "RM-info: Please activate hold scenarios for place_opt if they are available." 
}
source -echo settings.place_opt.tcl ;# common settings before place_opt, including clock NDR
puts "RM-info: Running script [info script]\n"
RM-info: Running script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: settings.place_opt.tcl 
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
##########################################################################################
## Set QoR Strategy
##########################################################################################
## set_qor_strategy is a commmand which folds various settings of placement, optimization, timing, CTS, and routing, etc.
## - To query the target metric being set, use the "get_attribute [current_design] metric_target" command
## - Refer to templates/place_opt.set_qor_strategy.tcl if you plan to override settings applied by set_qor_strategy, which is 
##   a template that lists all settings to be set, then uncomment any setting you want to override, and uncomment the line below :
#	source -echo templates/place_opt.set_qor_strategy.tcl
set_qor_strategy -stage pnr -metric timing -report_only
Information: Evaluating single metric strategy for timing metric_target
Information: technology_node is undefined for the current block.
Information: Auto-detected closest technology node established.
Information: Reporting set_qor_strategy settings for technology node established.

Metric(s) : timing
+----------------------------------------------------+---------------+------------+------------+------------+
|           Option Name                              | Metric Group  |  Tool      |  Current   |  Target    |
|                                                    |               |  Default   |  Setting   |  Setting   |
+----------------------------------------------------+---------------+------------+------------+------------+
| time.enable_clock_to_data_analysis                 | *All metrics* | false      | false      | true       |
| route.global.timing_driven                         | *All metrics* | false      | false      | true       |
| route.track.timing_driven                          | *All metrics* | false      | false      | true       |
| route.detail.timing_driven                         | *All metrics* | false      | false      | true       |
| route.track.crosstalk_driven                       | *All metrics* | false      | false      | true       |
| opt.port.eliminate_verilog_assign                  | *All metrics* | false      | false      | true       |
| route.detail.eco_max_number_of_iterations          | *All metrics* | -1         | -1         | 10         |
| time.remove_clock_reconvergence_pessimism          | *All metrics* | false      | false      | true       |
| ccd.post_route_buffer_removal                      | Timing        | false      | false      | true       |
| clock_opt.place.effort                             | Timing        | medium     | medium     | high       |
| opt.area.effort                                    | Timing        | low        | low        | high       |
| place_opt.final_place.effort                       | Timing        | medium     | medium     | high       |
| place_opt.congestion.effort                        | Timing        | medium     | medium     | high       |
| clock_opt.flow.enable_clock_power_recovery         | Timing        | auto       | auto       | none       |
| place.coarse.enhanced_low_power_effort             | Timing        | low        | low        | none       |
| clock_opt.place.congestion_effort                  | Timing        | medium     | medium     | medium     |
| place_opt.flow.enable_power                        | Timing        | true       | true       | false      |
| clock_opt.flow.enable_power                        | Timing        | true       | true       | false      |
| route_opt.flow.enable_power                        | Timing        | true       | true       | false      |
| opt.common.advanced_logic_restructuring_mode       | Timing        | none       | none       | area_timing |
+----------------------------------------------------+---------------+------------+------------+------------+
set_qor_strategy -stage pnr -metric timing
Warning: -mode is missing. Setting it to default mode: balanced
Information: Applying single metric strategy for timing metric_target
Information: technology_node is undefined for the current block.
Information: Auto-detected closest technology node established.
Information: Applying set_qor_strategy settings for technology node established.
Information: Running balanced mode.

Metric(s) : timing
+----------------------------------------------------+---------------+------------+------------+------------+
|           Option Name                              | Metric Group  |  Tool      |  Current   |  Target    |
|                                                    |               |  Default   |  Setting   |  Setting   |
+----------------------------------------------------+---------------+------------+------------+------------+
| time.enable_clock_to_data_analysis                 | *All metrics* | false      | false      | true       |
| route.global.timing_driven                         | *All metrics* | false      | false      | true       |
| route.track.timing_driven                          | *All metrics* | false      | false      | true       |
| route.detail.timing_driven                         | *All metrics* | false      | false      | true       |
| route.track.crosstalk_driven                       | *All metrics* | false      | false      | true       |
| opt.port.eliminate_verilog_assign                  | *All metrics* | false      | false      | true       |
| route.detail.eco_max_number_of_iterations          | *All metrics* | -1         | -1         | 10         |
| time.remove_clock_reconvergence_pessimism          | *All metrics* | false      | false      | true       |
| ccd.post_route_buffer_removal                      | Timing        | false      | false      | true       |
| clock_opt.place.effort                             | Timing        | medium     | medium     | high       |
| opt.area.effort                                    | Timing        | low        | low        | high       |
| place_opt.final_place.effort                       | Timing        | medium     | medium     | high       |
| place_opt.congestion.effort                        | Timing        | medium     | medium     | high       |
| clock_opt.flow.enable_clock_power_recovery         | Timing        | auto       | auto       | none       |
| place.coarse.enhanced_low_power_effort             | Timing        | low        | low        | none       |
| clock_opt.place.congestion_effort                  | Timing        | medium     | medium     | medium     |
| place_opt.flow.enable_power                        | Timing        | true       | true       | false      |
| clock_opt.flow.enable_power                        | Timing        | true       | true       | false      |
| route_opt.flow.enable_power                        | Timing        | true       | true       | false      |
| opt.common.advanced_logic_restructuring_mode       | Timing        | none       | none       | area_timing |
+----------------------------------------------------+---------------+------------+------------+------------+
## Prefix
if {$PLACE_OPT_USER_INSTANCE_NAME_PREFIX != ""} {
	set_app_options -name opt.common.user_instance_name_prefix -value $PLACE_OPT_USER_INSTANCE_NAME_PREFIX
	set_app_options -name cts.common.user_instance_name_prefix -value ${PLACE_OPT_USER_INSTANCE_NAME_PREFIX}_cts
}
##########################################################################################
## RM default settings
##########################################################################################
## Logic resturcturing (RM default on; requires Digital-AF license)
## Uses synthesis engine to improve area, power, and timing either standalone or in combinations
## RM default is area_timing for area and TNS. Tool default is none. Runs in place_opt and clock_opt final_opto.
## 	specify area for leakage-aware area improvement where leakage is a secondary costing factor;
## 	specify timing for timing improvement;
## 	specify power for both total power and area improvement; 
## 	specify timing_power for timing, total power, and area improvement
## Optionally set opt.common.advanced_logic_restructuring_wirelength_costing to medium or none if design is not routing challenging,
## to allow more flexibility in wirelength increase for more logic restructuring  
if {[check_license -quiet "Digital-AF"]} {
	puts "RM-info: Setting opt.common.advanced_logic_restructuring_mode to area_timing (tool default none)"
	set_app_options -name opt.common.advanced_logic_restructuring_mode -value area_timing ;# tool default none
}
RM-info: Setting opt.common.advanced_logic_restructuring_mode to area_timing (tool default none)
##########################################################################################
## Optimization settings 
##########################################################################################
## Layer optimization in preroute flows (optional)
## - Enables automatic layer optimization that assigns long timing-critical nets to 
##   upper metal layers to improve timing; supported in place_opt final_opt stage rebuffering.
##   place_opt.flow.optimize_layers and clock_opt.flow.optimize_layers are both false by default
##	set_app_options -name place_opt.flow.optimize_layers -value true ;# tool default false
##	set_app_options -name clock_opt.flow.optimize_layers -value true ;# tool default false
## - Overlap bins: when the switch is enabled, layer bins can be overlapped;
##   This might help improve QoR when routing resouces is unbalanced.
##	set_app_options -name place_opt.flow.optimize_layers_overlap_bins -value true ;# tool default false
##	set_app_options -name clock_opt.flow.optimize_layers_overlap_bins -value true ;# tool default false
## CCD WNS effort level - controls CCD engine effort on setup WNS optimization (optional)
## Higher effort may sacrify TNS and power to achieve better WNS result. Applies to clock_opt final_opto and route_opt.
#	set_app_options -name ccd.fmax_optimization_effort -value low(default)|medium|high
## CCD timing effort - controls CCD engine effort on overall setup timing optimization (optional)
## Higher effort improves setup timing more at possible cost of power. Applies to clock_opt final_opto and route_opt.
#	set_app_options -name ccd.timing_effort -value low|medium(default)|high
## CCD hold control effort for hold critical designs (optional)
## Higher effort improves hold timing more but can reduce the improvement on setup timing
#	set_app_options -name ccd.hold_control_effort -value low(default)|medium|high|ultra
## ICG merging (RM default is true; optional to set it to false)
## When set to true, ICG merging (merge_clock_gates) runs internally inside place_opt as a first step in initial_place stage;
## In case of SPG flow, ICG merging happens as a first step in initial_opto phase
puts "RM-info: Setting place_opt.flow.merge_clock_gates to $PLACE_OPT_MERGE_ICGS (tool default true)"
RM-info: Setting place_opt.flow.merge_clock_gates to true (tool default true)
set_app_options -name place_opt.flow.merge_clock_gates -value $PLACE_OPT_MERGE_ICGS
## NDR optimization in preroute (optional)
## Assigns long timing critical nets to NDR to improve timing 
puts "RM-info: Setting place_opt.flow.optimize_ndr to $PREROUTE_NDR_OPTIMIZATION (tool default false)"
RM-info: Setting place_opt.flow.optimize_ndr to false (tool default false)
set_app_options -name place_opt.flow.optimize_ndr -value $PREROUTE_NDR_OPTIMIZATION ;# tool default false 
puts "RM-info: Setting clock_opt.flow.optimize_ndr to $PREROUTE_NDR_OPTIMIZATION (tool default false)"
RM-info: Setting clock_opt.flow.optimize_ndr to false (tool default false)
set_app_options -name clock_opt.flow.optimize_ndr -value $PREROUTE_NDR_OPTIMIZATION ;# tool default false
## Fanout constraint for data path optimization (optional)
## Optimization will try to ensure that data path cells do not drive cells more than the specified limit.
#	set_app_options -name opt.common.max_fanout -value 32 ;# tool default 40
## Repeatability settings
## Here are the recommeded settings to produce repeatable results with respect to multicore runs
## Refer to SolvNet #2724517 for complete details
## place_opt repeatability
#	set_app_options -name place_opt.flow.repeatability -value true ;# tool default true
## clock_opt repeatability (note: run time impact expected)
#	set_app_options -name clock_opt.flow.repeatability -value true ;# tool default false
## route_global repeatability
#	set_app_options -name route.global.deterministic -value on ;# tool default off
## DFT related : to disable DFT optimization step at each placement call (optional)
#	set_app_options -name opt.dft.optimize_scan_chain -value false ;# tool default true
## DFT related : enable the clock aware reorder/repartition engines to help the hold violations in the scan paths
## The recommendation is to use them during clock_opt or post CTS with hold scenarios enabled.
## May degrade scan chain wire length due to giving higher priority to the clock drive crossing reduction. 
## opt.dft.clock_aware_scan_reorder : if the reconnections are only expected within each scan chain  
## opt.dft.clock_aware_scan_repartition_reorder : if the reconnections are expected to be across scan chains; this is super set of the above  
#	set_app_options -name opt.dft.clock_aware_scan_reorder -value true ;# tool default false; for within each scan chain
#	set_app_options -name opt.dft.clock_aware_scan_repartition_reorder -value true ;# tool default false; for across scan chains
## DFT related : to prevent optimization from modifying the ports  (optional)
## Specify a list of cells, such as clock gen or customized logics, where existing ports should be preserved or new ports should not be punched.
## Useful if you do formal verification by modules.
if {$OPTIMIZATION_FREEZE_PORT_LIST != ""} {
	puts "RM-info: Setting opt.dft.hier_preservation to true (tool default false)"
	set_app_options -name opt.dft.hier_preservation -value true ;# honors hierarchy port preservation during dft optimization
	set_freeze_port -all [get_cells $OPTIMIZATION_FREEZE_PORT_LIST] ;# sets freeze_clock_ports and freeze_data_ports attributes on the specified cells
}
## Non-Clock NDR
if {[file exists [which $TCL_NON_CLOCK_NDR_RULES_FILE]]} {
	puts "RM-info: Sourcing [which $TCL_NON_CLOCK_NDR_RULES_FILE]"
	source $TCL_NON_CLOCK_NDR_RULES_FILE
} elseif {$TCL_NON_CLOCK_NDR_RULES_FILE != ""} {
	puts "RM-error: TCL_NON_CLOCK_NDR_RULES_FILE($TCL_NON_CLOCK_NDR_RULES_FILE) is invalid. Please correct it."
}
##########################################################################################
## Power related settings
##########################################################################################
## Multibit banking and debanking (optional)
## Banking (single bit and multibit to multibit sequential cells) takes effect during place_opt initial_opto.
## Debanking (multibit to lower width multibit and/or single bit sequential cells) takes effect during place_opt final_opto for TNS.
puts "RM-info: Setting place_opt.flow.enable_multibit_banking to $PLACE_OPT_MULTIBIT_BANKING (tool default false)" 
RM-info: Setting place_opt.flow.enable_multibit_banking to false (tool default false)
set_app_options -name place_opt.flow.enable_multibit_banking -value $PLACE_OPT_MULTIBIT_BANKING 
puts "RM-info: Setting place_opt.flow.enable_multibit_debanking to $PLACE_OPT_MULTIBIT_DEBANKING (tool default false)" 
RM-info: Setting place_opt.flow.enable_multibit_debanking to false (tool default false)
set_app_options -name place_opt.flow.enable_multibit_debanking -value $PLACE_OPT_MULTIBIT_DEBANKING
## Set your threshold_voltage_group attributes. For example:
## 	define_user_attribute -type string -class lib_cell threshold_voltage_group
## 	set_attribute -quiet [get_lib_cells -quiet */*LVT] threshold_voltage_group LVt
## 	set_attribute -quiet [get_lib_cells -quiet */*RVT] threshold_voltage_group RVt
## 	set_attribute -quiet [get_lib_cells -quiet */*HVT] threshold_voltage_group HVt
## set_threshold_voltage_group_type is not persistent and should be defined in settings.non_persistent.tcl.*
## Listed here for your reference:
## 	set_threshold_voltage_group_type -type low_vt LVt
## 	set_threshold_voltage_group_type -type normal_vt RVt
## 	set_threshold_voltage_group_type -type high_vt HVt
## CTS power aware pruning (optional)
## Allows selection of repeater cells to also consider internal and leakage power in order to reduce dynamic 
## and also leakage power of the clock trees
puts "RM-info: Setting cts.common.power_aware_pruning to $PREROUTE_CTS_POWER_AWARE_PRUNING (tool default false)"
RM-info: Setting cts.common.power_aware_pruning to false (tool default false)
set_app_options -name cts.common.power_aware_pruning -value $PREROUTE_CTS_POWER_AWARE_PRUNING
## CTS low power techniques (optional)
## gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
##                  relocation (moves cells with low input clock toggling rates closer to their drivers)
##      	    at the end of gate by gate clock tree synthesis;
## low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
##                    internal constraints and build clock trees with less area and power;
## all: sets cts.compile.power_opt_mode to all to enable both the above features 
if {$PREROUTE_CTS_LOW_POWER_TECHNIQUE != ""} {
	puts "RM-info: Setting cts.compile.power_opt_mode to $PREROUTE_CTS_LOW_POWER_TECHNIQUE (tool default none)"
	set_app_options -name cts.compile.power_opt_mode -value $PREROUTE_CTS_LOW_POWER_TECHNIQUE
}
##########################################################################################
## Placement and Congestion related settings: max density, max util, and automatic control
##########################################################################################
## You can explicitly control the placement max density and max utilization by following (optional)
## 1. Max density
##    - When this value is set, coarse placer attempts to limit local cell density to be less than the value
if {$PREROUTE_PLACEMENT_MAX_DENSITY != ""} {	
	puts "RM-info: Setting place.coarse.max_density to $PREROUTE_PLACEMENT_MAX_DENSITY"
	set_app_options -name place.coarse.max_density -value $PREROUTE_PLACEMENT_MAX_DENSITY
}
## 2. Max utilization
##    - Specifies the max design utilization after congestion driven padding (during congestion driven placement) is done
if {$PREROUTE_PLACEMENT_MAX_UTIL != ""} {
	puts "RM-info: Setting place.coarse.congestion_driven_max_util to $PREROUTE_PLACEMENT_MAX_UTIL" 
	set_app_options -name place.coarse.congestion_driven_max_util -value $PREROUTE_PLACEMENT_MAX_UTIL
}
## Automatic density control (tool default)
## - If you do not specify either of the above two settings and keep the tool defaults, the automatic density control,
##   which is enabled by tool default, selects the value for max density and max util based on the design stage
## - Message PLACE-027 is issued to report the chosen settings
puts "RM-info: Setting place.coarse.auto_density_control to $PREROUTE_PLACEMENT_AUTO_DENSITY (tool default true)"
RM-info: Setting place.coarse.auto_density_control to true (tool default true)
set_app_options -name place.coarse.auto_density_control -value $PREROUTE_PLACEMENT_AUTO_DENSITY
## Enhanced automatic density control (optional)
## - Requires place.coarse.auto_density_control to be true otherwise no-op
## - Selects max density based on the design stage as well as design utilization
## - Selects max util based on the design stage as well as design tchnology
## - Potentially benefits design TNS
puts "RM-info: Setting place.coarse.enhanced_auto_density_control to $PREROUTE_PLACEMENT_ENHANCED_AUTO_DENSITY (tool default false)"
RM-info: Setting place.coarse.enhanced_auto_density_control to false (tool default false)
set_app_options -name place.coarse.enhanced_auto_density_control -value $PREROUTE_PLACEMENT_ENHANCED_AUTO_DENSITY
##########################################################################################
## Placement and Congestion related settings: other settigs
##########################################################################################
## DFT related: to continue the placement without SCANDEF (optional)
#	set_app_options -name place.coarse.continue_on_missing_scandef -value true
if {[get_scan_chains] == 0} {
	puts "RM-warning: No SCANDEF is found. If there are scan elements in the netlist, placement QoR may be degraded due to influence of the connections with scan elements."
        puts "RM-info: By default coarse placement will not proceed. If you wish to proceed knowing the consequences, set place.coarse.continue_on_missing_scandef to true."
}
Warning: No scan_chain objects matched '*' (SEL-004)
## Target routing density for congestion-driven placement (optional)
## Tool default is 0 which allows the placer to make the decision.
if {$PREROUTE_PLACEMENT_TARGET_ROUTING_DENSITY != ""} {
	puts "RM-info: Setting place.coarse.target_routing_density to $PREROUTE_PLACEMENT_TARGET_ROUTING_DENSITY"
	set_app_options -name place.coarse.target_routing_density -value $PREROUTE_PLACEMENT_TARGET_ROUTING_DENSITY
}
## Pin density aware placement for preroute flows (optional)
## For designs with pin access and local density hot spot issues. 
puts "RM-info: Setting place.coarse.pin_density_aware to $PREROUTE_PLACEMENT_PIN_DENSITY_AWARE (tool default false)" 
RM-info: Setting place.coarse.pin_density_aware to false (tool default false)
set_app_options -name place.coarse.pin_density_aware -value $PREROUTE_PLACEMENT_PIN_DENSITY_AWARE
## Enable keep going legalizer to improve legalizer turn-around time (optional)
#	set_app_options -name place.legalize.limit_legality_checks -value true ;# tool default false
## Soft blockage enhancement : to prevent incremental coarse placer from moving cells out of soft blockages
#	set_app_options -name place.coarse.enable_enhanced_soft_blockages -value true
## Create soft bounds with effort level
## Tool default effort is ultra, which is useful for small groups of instances or around MV regions.
## For modules or large groups of cells, consider using medium effort.
##	create_bound -name abc -type soft -effort medium ...
##	set_attribute [get_bounds {abc} ] effort medium
## Uncomment below for designs with fishbone PG structure, to support PDC checking with EoL rule
##  and VIA enclosure for pin access point, uncomment to apply the following
#	set_app_options -name place.legalize.use_eol_spacing_for_access_check -value true ;# tool default false
## Specify congestion driven cell expansion direction to both (optional)
## When there is low-layer horizontal congestion associated with high pin-density, wide non-register cells in your design, 
## set this to both to improve congestion. A cell is consider wide when the aspect ratio of width to height is greater than 2:1.
#	set_app_option -name place.coarse.congestion_expansion_direction -value both ;# tool default horizonrtal
## Repeater path spreading (optional)
## For fragmented floorplans, in channels, enables coarse placement to perform cell spreading in areas dominated by long wires
## of repeaters around macro & blockage boundaries and corners, minimizing clumping and hugging on those areas.
#	 set_app_options -name place.coarse.spread_repeater_paths -value true ;# tool default false
## Congestion modeling : enable placer support for GR soft congestion map
## Placer uses GR congestion map to perform cell expansion to make room for more routing resources.
## By supporting soft congestion during cell expansion can help additional demaind during DR.
## Soft congestion can be contributed by external or internal soft routing rules.
## External is from create_routing_rule command. Internal is from GR modeling automatically.
#	set_app_options -name route.global.export_soft_congestion_maps -value true ;# tool default false
## ICG related: auto bound for ICG placement (optional)
## Can be enabled along with PLACE_OPT_OPTIMIZE_ICGS
puts "RM-info: Setting place.coarse.icg_auto_bound to $PLACE_OPT_ICG_AUTO_BOUND (tool default false)"
RM-info: Setting place.coarse.icg_auto_bound to false (tool default false)
set_app_options -name place.coarse.icg_auto_bound -value $PLACE_OPT_ICG_AUTO_BOUND
## ICG related: clock-aware placement (optional)
## Redundant if PLACE_OPT_OPTIMIZE_ICGS is enabled since tool will enable this feature automatically.
puts "RM-info: Setting place_opt.flow.clock_aware_placement to $PLACE_OPT_CLOCK_AWARE_PLACEMENT (tool default false)"
RM-info: Setting place_opt.flow.clock_aware_placement to false (tool default false)
set_app_options -name place_opt.flow.clock_aware_placement -value $PLACE_OPT_CLOCK_AWARE_PLACEMENT
##########################################################################################
## CTS settings
##########################################################################################
## CTS max transition and capacitance 
## Here are the examples :
##	foreach_in_collection m [get_modes] {
##		set_max_transition -clock_path 0.15 [get_clocks -mode $m] -scenarios [get_scenarios -mode $m]
##		set_max_capacitance -clock_path 0.5 [get_clocks -mode $m] -scenarios [get_scenarios -mode $m]
##	}
foreach_in_collection m [get_modes] {
  set_max_transition -clock_path 0.5 [get_clocks -mode $m] -scenarios [get_scenarios -mode $m]
}
Information: The command 'set_max_transition' cleared the undo history. (UNDO-016)
## CTS target skew and latency 
## By default CTS targets best skew and latency. These options can be used in case user wants to relax the target.
##	Example : set_clock_tree_options -clocks [get_clocks clk -mode Mode1] -corner Corner1WC -target_latency 1 -target_skew 0.3
## CTS balance points 
## To modify the clock tree balancing requirements (for the current scenario)
##	Example: set_clock_balance_points -delay 2.0 -balance_point gck/CP ;# -clock option is not mandatory
## Correspondingly, you should also set clock latency accordingly for place_opt and compile (for the current scenario)
##	Example: set_clock_latency -2.0 gck/CP
## CTS skew groups 
## Create user-defined skew groups which usually are to improve timing
##	Example: 
##	foreach_in_collection m [get_modes] {
##		create_clock_skew_group -name [get_object_name ${m}]_grp1 -mode $m -objects "reg1/clk reg2/clk"
##	}
## CTS ICDB (Inter-clock delay balancing) constraints
## ICDB is performed automatically in build_clock phase of clock_opt
## Use create_clock_balance_group to control it. For ex,
##	foreach_in_collection m [get_modes] {
##		current_mode $m
##		create_clock_balance_group -objects {clk1 clk2} -name group1 -offset_latencies {0.0 -0.5}
##	}
## CTS Latency adjustments for compute_clock_latency
## For clock_opt non-CCD flow, compute_clock_latency is performed automatically in route_clock phase of clock_opt
## For clock_opt CCD flow, compute_clock_latency is performed automatically during both build_clock and route_clock phases.
## For place_opt with trial_clock or optimize_icgs enabled, compute_clock_latency is performed automatically during place_opt.
## However you have to use set_latency_adjustment_options to control it. For ex, to associate virtual clocks to real clocks :
##	foreach_in_collection m [get_modes] {
##		current_mode $m
##		set_latency_adjustment_options -reference_clock <real_clock> -clocks_to_update <virtual_clock>
##	}
## derive_clock_cell_references
## Check non-repeater cells on clock trees and suggest logically equivalent cells for CTS to use
##	derive_clock_cell_references -output refs.tcl
## Edit refs.tcl and source it
## CTS cell spacing 
## Apply placement based cell to cell spacing rule to avoid EM problem on P/G rails.
## This rule will be applied to the clock buffers/inverters, the clock gating cells only.
##	Example : set_clock_cell_spacing -x_spacing 0.9 -y_spacing 0.4 -lib_cells mylib/BUFFD2BWP
## CTS hierarchy preservation 
## To prevent CTS from punching new logical ports for logical hierarchies
##	Example : set_freeze_ports -clocks [get_cells {block1}]
## Apply root NDR on internal nets based on transitive fanout limit 
## This feature benefits if you have differnt NDR for root and internal nets while root NDR has better RC. 
## Specify a limit, for each internal net, if its downstream transitive fanout is
## - equal or greater than the limit, root NDR is applied
## - smaller than the limit, internal NDR is still applied
##	set_clock_tree_options -root_ndr_fanout_limit <integer> 
##########################################################################################
## Create clock NDR
##########################################################################################
## Specify TCL_CTS_NDR_RULE_FILE with your script to create and associate your clock NDR rules
## By default it is set to cts_ndr.tcl which is an RM provided example. 
## You can replace it with yours, or use it as a base to build yours.
## cts_ndr.tcl :
## 1. Can be used to create and associate clock NDR rules for root, internal, and leaf nets
## 2. Prerequisite: you need to also specify CTS_NDR_RULE_NAME, CTS_INTERNAL_NDR_RULE_NAME, or CTS_LEAF_NDR_RULE_NAME,
##    otherwise cts_ndr.tcl will be skipped.
##	- CTS_NDR_RULE_NAME: for root nets
##        CTS_INTERNAL_NDR_RULE_NAME: for internal nets
##		- Valid selections for both of them are:
##			- rm_2w2s: double width double spacing
##			- rm_2w2s_shield_default: double width double spacing with shield
##			- rm_2w2s_shield_list: double width double spacing with shield customized width and spacing
##	- CTS_LEAF_NDR_RULE_NAME: for leaf nets
##		- Valid selection is rm_leaf: default width and spacing
## 3. You can specify either or all of them, and the rule(s) will be created and associated.
##    If same rule is specified for both CTS_NDR_RULE_NAME and CTS_INTERNAL_NDR_RULE_NAME, rule creation for CTS_INTERNAL_NDR_RULE_NAME
##    will be skipped if already created. (rule association still happen for both root and internal nets)
if {[file exists [which $TCL_CTS_NDR_RULE_FILE]]} {
	source -echo $TCL_CTS_NDR_RULE_FILE
} elseif {$TCL_CTS_NDR_RULE_FILE != ""} {
	puts "RM-error: TCL_CTS_NDR_RULE_FILE($TCL_CTS_NDR_RULE_FILE) is invalid. Please correct it!"
}
puts "RM-info: Running script [info script]\n"
RM-info: Running script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/cts_ndr.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: cts_ndr.tcl 
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
if {$CTS_NDR_RULE_NAME == "" && $CTS_INTERNAL_NDR_RULE_NAME == "" && $CTS_LEAF_NDR_RULE_NAME == ""} {
	puts "RM-info: [info script] is skipped. None of CTS_NDR_RULE_NAME, CTS_INTERNAL_NDR_RULE_NAME, or CTS_LEAF_NDR_RULE_NAME is specified."
} else {

##########################################################################################
# NDR for root nets (CTS_NDR_RULE_NAME)
##########################################################################################
## - specify rm_2w2s to create a double width and double spacing rule
## - specify rm_2w2s_shield_default to create a double width and spacing + shielding with default width and spacing rule
## - specify rm_2w2s_shield_list to create a double width and spacing + shielding with customized width and spacing rule

## Rule creation (create_routing_rule) for root nets ##
if {$CTS_NDR_RULE_NAME != ""} {
	redirect -var x {report_routing_rules $CTS_NDR_RULE_NAME}
	if {[regexp "Error" $x]} {
		## Create the NDR if it is not present
		if {$CTS_NDR_RULE_NAME == "rm_2w2s"} {
			create_routing_rule $CTS_NDR_RULE_NAME -default_reference_rule -multiplier_width 2 -multiplier_spacing 2
		} elseif {$CTS_NDR_RULE_NAME == "rm_2w2s_shield_default"} {
			create_routing_rule $CTS_NDR_RULE_NAME -default_reference_rule -multiplier_width 2 -multiplier_spacing 2 -shield
		} elseif {$CTS_NDR_RULE_NAME == "rm_2w2s_shield_list"} {
			if {$CTS_NDR_SHIELDING_LAYER_WIDTH_LIST != "" || $CTS_NDR_SHIELDING_LAYER_SPACING_LIST != ""} {
				set create_routing_rule_cmd "create_routing_rule $CTS_NDR_RULE_NAME -default_reference_rule -multiplier_width 2 -multiplier_spacing 2"
				if {$CTS_NDR_SHIELDING_LAYER_WIDTH_LIST != ""} {lappend create_routing_rule_cmd -shield_widths $CTS_NDR_SHIELDING_LAYER_WIDTH_LIST} 
				if {$CTS_NDR_SHIELDING_LAYER_SPACING_LIST != ""} {lappend create_routing_rule_cmd -shield_spacings $CTS_NDR_SHIELDING_LAYER_SPACING_LIST}
				puts "RM-info: $create_routing_rule_cmd"
        	                eval {			eval ${create_routing_rule_cmd}}
			} else {
				puts "RM-error : CTS_NDR_SHIELDING_LAYER_WIDTH_LIST or CTS_NDR_SHIELDING_LAYER_SPACING_LIST not specified which is required by $CTS_NDR_RULE_NAME"
			}
		} else {
			puts "RM-error : $CTS_NDR_RULE_NAME is not a supported rule name. Rule is not created. Please double check"
		}
	} else {
		puts "RM-info: CTS_NDR_RULE_NAME($CTS_NDR_RULE_NAME) already exists. Rule creation skipped."
	}
}

## Rule association (set_clock_routing_rules) for root nets ##
if {$CTS_NDR_RULE_NAME != ""} {
	# Check if the rule has been created properly
	redirect -var x {report_routing_rules $CTS_NDR_RULE_NAME}
	if {![regexp "Error" $x]} {
		# set_clock_routing_rules on root nets
		set set_clock_routing_rules_cmd_root "set_clock_routing_rules -net_type root -rule $CTS_NDR_RULE_NAME"
		if {$CTS_NDR_MIN_ROUTING_LAYER != ""} {lappend set_clock_routing_rules_cmd_root -min_routing_layer $CTS_NDR_MIN_ROUTING_LAYER}
		if {$CTS_NDR_MAX_ROUTING_LAYER != ""} {lappend set_clock_routing_rules_cmd_root -max_routing_layer $CTS_NDR_MAX_ROUTING_LAYER}
		puts "RM-info: $set_clock_routing_rules_cmd_root"
		eval {			eval ${set_clock_routing_rules_cmd_root}}
	} else {
		puts "RM-error: CTS_NDR_RULE_NAME($CTS_NDR_RULE_NAME) hasn't been created yet. Can not associate it with root nets!"
	}
}

##########################################################################################
# NDR for internal nets (CTS_INTERNAL_NDR_RULE_NAME)
##########################################################################################
## - specify rm_2w2s to create a double width and double spacing rule
## - specify rm_2w2s_shield_default to create a double width and spacing + shielding with default width and spacing rule
## - specify rm_2w2s_shield_list to create a double width and spacing + shielding with customized width and spacing rule

## Rule creation (create_routing_rule) for internal nets ##
if {$CTS_INTERNAL_NDR_RULE_NAME != ""} {
	redirect -var x {report_routing_rules $CTS_INTERNAL_NDR_RULE_NAME}
	if {[regexp "Error" $x]} {
		## Create the NDR if it is not present
		if {$CTS_INTERNAL_NDR_RULE_NAME == "rm_2w2s"} {
			create_routing_rule $CTS_INTERNAL_NDR_RULE_NAME -default_reference_rule -multiplier_width 2 -multiplier_spacing 2
		} elseif {$CTS_INTERNAL_NDR_RULE_NAME == "rm_2w2s_shield_default"} {
			create_routing_rule $CTS_INTERNAL_NDR_RULE_NAME -default_reference_rule -multiplier_width 2 -multiplier_spacing 2 -shield
		} elseif {$CTS_INTERNAL_NDR_RULE_NAME == "rm_2w2s_shield_list"} {
			if {$CTS_INTERNAL_NDR_SHIELDING_LAYER_WIDTH_LIST != "" || $CTS_INTERNAL_NDR_SHIELDING_LAYER_SPACING_LIST != ""} {
				set create_routing_rule_cmd "create_routing_rule $CTS_INTERNAL_NDR_RULE_NAME -default_reference_rule -multiplier_width 2 -multiplier_spacing 2"
				if {$CTS_INTERNAL_NDR_SHIELDING_LAYER_WIDTH_LIST != ""} {lappend create_routing_rule_cmd -shield_widths $CTS_INTERNAL_NDR_SHIELDING_LAYER_WIDTH_LIST} 
				if {$CTS_INTERNAL_NDR_SHIELDING_LAYER_SPACING_LIST != ""} {lappend create_routing_rule_cmd -shield_spacings $CTS_INTERNAL_NDR_SHIELDING_LAYER_SPACING_LIST}
				puts "RM-info: $create_routing_rule_cmd"
        	                eval {			eval ${create_routing_rule_cmd}}
			} else {
				puts "RM-error : CTS_INTERNAL_NDR_SHIELDING_LAYER_WIDTH_LIST or CTS_INTERNAL_NDR_SHIELDING_LAYER_SPACING_LIST not specified which is required by $CTS_INTERNAL_NDR_RULE_NAME"
			}
		} else {
			puts "RM-error : $CTS_INTERNAL_NDR_RULE_NAME is not a supported rule name. Rule is not created. Please double check"
		}
	} else {
		puts "RM-info: CTS_INTERNAL_NDR_RULE_NAME($CTS_INTERNAL_NDR_RULE_NAME) already exists. Rule creation skipped."
	}
}

## Rule association (set_clock_routing_rules) for internal nets ##
if {$CTS_INTERNAL_NDR_RULE_NAME != ""} {
	# Check if the rule has been created properly
	redirect -var x {report_routing_rules $CTS_INTERNAL_NDR_RULE_NAME}
	if {![regexp "Error" $x]} {
		# set_clock_routing_rules on internal nets
		set set_clock_routing_rules_cmd_internal "set_clock_routing_rules -net_type internal -rule $CTS_INTERNAL_NDR_RULE_NAME"
		if {$CTS_INTERNAL_NDR_MIN_ROUTING_LAYER != ""} {lappend set_clock_routing_rules_cmd_internal -min_routing_layer $CTS_INTERNAL_NDR_MIN_ROUTING_LAYER}
		if {$CTS_INTERNAL_NDR_MAX_ROUTING_LAYER != ""} {lappend set_clock_routing_rules_cmd_internal -max_routing_layer $CTS_INTERNAL_NDR_MAX_ROUTING_LAYER}
		puts "RM-info: $set_clock_routing_rules_cmd_internal"
		eval {			eval ${set_clock_routing_rules_cmd_internal}}
	} else {
		puts "RM-error: CTS_INTERNAL_NDR_RULE_NAME($CTS_INTERNAL_NDR_RULE_NAME) hasn't been created yet. Can not associate it with internal nets!"
	}
}

##########################################################################################
# NDR for leaf (sink) nets (CTS_LEAF_NDR_RULE_NAME)
##########################################################################################
## - specify rm_leaf to create a default reference rule for leaf nets

## Rule creation (create_routing_rule) for leaf nets ##
if {$CTS_LEAF_NDR_RULE_NAME != ""} {
	redirect -var x {report_routing_rules $CTS_LEAF_NDR_RULE_NAME}
	if {[regexp "Error" $x]} {
		## Create the NDR if it is not present
		if {$CTS_LEAF_NDR_RULE_NAME == "rm_leaf"} {
			create_routing_rule $CTS_LEAF_NDR_RULE_NAME -default_reference_rule
		} else {
			puts "RM-error : $CTS_LEAF_NDR_RULE_NAME is not a supported rule name. Rule is not created. Please double check"
		}
	} else {
		puts "RM-info: CTS_LEAF_NDR_RULE_NAME($CTS_LEAF_NDR_RULE_NAME) already exists. Rule creation skipped"
	}
}

## Rule association (set_clock_routing_rules) for leaf nets ##
if {$CTS_LEAF_NDR_RULE_NAME != ""} {
	# Check if the rule has been created properly
	redirect -var x {report_routing_rules $CTS_LEAF_NDR_RULE_NAME}
	if {![regexp "Error" $x]} {
		set set_clock_routing_rules_cmd_leaf "set_clock_routing_rules -net_type sink -rule $CTS_LEAF_NDR_RULE_NAME"
		if {$CTS_LEAF_NDR_MIN_ROUTING_LAYER != ""} {lappend set_clock_routing_rules_cmd_leaf -min_routing_layer $CTS_LEAF_NDR_MIN_ROUTING_LAYER}
		if {$CTS_LEAF_NDR_MAX_ROUTING_LAYER != ""} {lappend set_clock_routing_rules_cmd_leaf -max_routing_layer $CTS_LEAF_NDR_MAX_ROUTING_LAYER}
		puts "RM-info: $set_clock_routing_rules_cmd_leaf"
		eval $set_clock_routing_rules_cmd_leaf
	} else {
		puts "RM-error: CTS_LEAF_NDR_RULE_NAME($CTS_LEAF_NDR_RULE_NAME) hasn't been created yet. Can not associate it with leaf nets!"
	}
}

}
RM-info: /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/cts_ndr.tcl is skipped. None of CTS_NDR_RULE_NAME, CTS_INTERNAL_NDR_RULE_NAME, or CTS_LEAF_NDR_RULE_NAME is specified.
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/cts_ndr.tcl

##########################################################################################
## Reports
##########################################################################################
redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_routing_rules {report_routing_rules -verbose}
redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_routing_rules {report_clock_routing_rules}
redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_settings {report_clock_settings}
##########################################################################################
## Routing Settings
##########################################################################################
## Set max routing layer
if {$MAX_ROUTING_LAYER != ""} {set_ignored_layers -max_routing_layer $MAX_ROUTING_LAYER}
## Set min routing layer
if {$MIN_ROUTING_LAYER != ""} {set_ignored_layers -min_routing_layer $MIN_ROUTING_LAYER}
##########################################################################################
## Extraction Settings
##########################################################################################
## For better end of the flow correlation with StarRC, apply the following settings
## The ICC-II timing and run time may be impacted
#	set_extraction_options -include_pin_resistance
#	set_app_options -name extract.cut_loop -value false ;# tool default true
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl

source -echo settings.non_persistent.tcl ;# non-persistent settings to be re-applied in each session
puts "RM-info: Running script [info script]\n"
RM-info: Running script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.non_persistent.tcl

##########################################################################################
# Script: settings.non_persistent.tcl
# Description : Settings that need to be re-applied in each new ICC-II session are incldued below.
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
####################################
## Timer 
####################################
## set_app_options -name time.enable_preset_clear_arcs -value true ;# tool default false, global-scoped
####################################
## Keepout margin (lib cell based) 
####################################
## Lib cell based keepout margin is not persistent in the current release and must be re-applied in new ICC-II seccions.
#  Example : create_keepout_margin -outer {5 5 5 5} [get_lib_cells */lib_cell_name]
####################################
## set_threshold_voltage_group_type 
####################################
## Set your threshold_voltage_group attributes. These are persistent and can be simply defined in settings.place_opt.tcl. 
#  Listed here for your reference. For example:
#  	define_user_attribute -type string -class lib_cell threshold_voltage_group
#  	set_attribute -quiet [get_lib_cells -quiet */*LVT] threshold_voltage_group LVt
#  	set_attribute -quiet [get_lib_cells -quiet */*RVT] threshold_voltage_group RVt
#  	set_attribute -quiet [get_lib_cells -quiet */*HVT] threshold_voltage_group HVt
## set_threshold_voltage_group_type is not persistent and should be defined here:
#  	set_threshold_voltage_group_type -type low_vt LVt
#  	set_threshold_voltage_group_type -type normal_vt RVt
#  	set_threshold_voltage_group_type -type high_vt HVt
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.non_persistent.tcl

##########################################################################################
## Additional flavors (optional)
##########################################################################################
## ICC2-RM provides additional files (flavors) to override a small set of RM default settings for high connectivity, run time,
## and area/power focused designs. This is controlled by ADDITIONAL_FLAVOR, which is by default unspecified; 
## if unspecified, runs RM default flow that works/balances all PPA.
if {$ADDITIONAL_FLAVOR == "run_time"} {
	puts "RM-info: Sourcing [which flavor.run_time_focused.tcl]"
	source -echo flavor.run_time_focused.tcl
} elseif {$ADDITIONAL_FLAVOR == "area_power"} {
	puts "RM-info: Sourcing [which flavor.area_power_focused.tcl]"
	source -echo flavor.area_power_focused.tcl
} elseif {$ADDITIONAL_FLAVOR == "high_connectivity_high_congestion"} {
	puts "RM-info: Sourcing [which flavor.high_connectivity_high_congestion_focused.tcl]"
	source -echo flavor.high_connectivity_high_congestion_focused.tcl
}
##########################################################################################
## Additional setup
##########################################################################################
## Lib cell usage restrictions (set_lib_cell_purpose)
## By default, RM sources set_lib_cell_purpose.tcl for dont use, tie cell, hold fixing, CTS and CTS-exclusive cell restrictions. 
## You can replace it with your own script by specifying the TCL_LIB_CELL_PURPOSE_FILE variable.  
if {[file exists [which $TCL_LIB_CELL_PURPOSE_FILE]]} {
	puts "RM-info: Sourcing [which $TCL_LIB_CELL_PURPOSE_FILE]"
	source $TCL_LIB_CELL_PURPOSE_FILE
} elseif {$TCL_LIB_CELL_PURPOSE_FILE != ""} {
	puts "RM-error: TCL_LIB_CELL_PURPOSE_FILE($TCL_LIB_CELL_PURPOSE_FILE) is invalid. Please correct it."
}
RM-info: Sourcing /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/set_lib_cell_purpose.tcl
RM-info: Running script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/set_lib_cell_purpose.tcl

RM-info: Completed script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/set_lib_cell_purpose.tcl

## Placement spacing labels and rules 
if {[file exists [which $TCL_PLACEMENT_SPACING_LABEL_RULE_FILE]]} {
	puts "RM-info: Sourcing [which $TCL_PLACEMENT_SPACING_LABEL_RULE_FILE]"
	source $TCL_PLACEMENT_SPACING_LABEL_RULE_FILE
} elseif {$TCL_PLACEMENT_SPACING_LABEL_RULE_FILE != ""} {
	puts "RM-error: TCL_PLACEMENT_SPACING_LABEL_RULE_FILE($TCL_PLACEMENT_SPACING_LABEL_RULE_FILE) is invalid. Please correct it."
}
## read_saif 
if {[file exists [which $SAIF_FILE]]} {
	if {$SAIF_FILE_POWER_SCENARIO != ""} {
		set read_saif_cmd "read_saif $SAIF_FILE -scenarios \"$SAIF_FILE_POWER_SCENARIO\""
	} else {
		set read_saif_cmd "read_saif $SAIF_FILE"
	}
	if {$SAIF_FILE_SOURCE_INSTANCE != ""} {lappend read_saif_cmd -strip_path $SAIF_FILE_SOURCE_INSTANCE}
	if {$SAIF_FILE_TARGET_INSTANCE != ""} {lappend read_saif_cmd -path $SAIF_FILE_TARGET_INSTANCE}
	puts "RM-info: Running $read_saif_cmd"
        eval ${read_saif_cmd}
} elseif {$SAIF_FILE != ""} {
	puts "RM-error: SAIF_FILE($SAIF_FILE) is invalid. Please correct it."	
}
## Spare cell insertion before place_opt (Example: templates/place_opt.spare_cell.tcl)
if {[file exists [which $TCL_USER_SPARE_CELL_PRE_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_SPARE_CELL_PRE_SCRIPT]"
	source $TCL_USER_SPARE_CELL_PRE_SCRIPT
} elseif {$TCL_USER_SPARE_CELL_PRE_SCRIPT != ""} {
	puts "RM-error: TCL_USER_SPARE_CELL_PRE_SCRIPT($TCL_USER_SPARE_CELL_PRE_SCRIPT) is invalid. Please correct it."
}
##########################################################################################
## Pre-place_opt customizations
##########################################################################################
if {[file exists [which $TCL_USER_PLACE_OPT_PRE_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_PLACE_OPT_PRE_SCRIPT]"
	source -echo $TCL_USER_PLACE_OPT_PRE_SCRIPT
} elseif {$TCL_USER_PLACE_OPT_PRE_SCRIPT != ""} {
	puts "RM-error: TCL_USER_PLACE_OPT_PRE_SCRIPT($TCL_USER_PLACE_OPT_PRE_SCRIPT) is invalid. Please correct it."
}
redirect -tee -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_app_options.start {report_app_options -non_default *}
****************************************
Report : app_option
           -non_default
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:29:36 2023
****************************************
Name                                         Type       Value       User-value   User-default System-default Scope      Status     Source
-------------------------------------------- ---------- ----------- ------------ ------------ -------------- ---------- ---------- -----------------------------------------------------------------------------------------------
ccd.post_route_buffer_removal                bool       true        true         --           false          block      normal     /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
clock_opt.flow.enable_clock_power_recovery   string     none        none         --           auto           block      normal     /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
clock_opt.flow.enable_power                  bool       false       false        --           true           block      normal     /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
clock_opt.place.effort                       enum       high        high         --           medium         block      normal     /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
design.on_disk_operation                     bool       true        true         true         false          global     normal     /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_setup/icc2_pnr_setup.tcl:552
opt.area.effort                              enum       high        high         --           low            block      normal     /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
opt.common.advanced_logic_restructuring_mode enum       area_timing area_timing  --           none           block      normal     /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:42
opt.port.eliminate_verilog_assign            bool       true        true         --           false          block      normal     /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
place.coarse.enhanced_low_power_effort       enum       none        none         --           low            block      normal     /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
place_opt.final_place.effort                 enum       high        high         --           medium         block      normal     /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
place_opt.flow.enable_power                  bool       false       false        --           true           block      normal     /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
place_opt.place.congestion_effort            enum       high        high         --           medium         block      normal     /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
route.detail.eco_max_number_of_iterations    integer    10          10           --           -1             block      normal     /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
route.detail.timing_driven                   bool       true        true         --           false          block      normal     /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
route.global.timing_driven                   bool       true        true         --           false          block      normal     /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
route.track.crosstalk_driven                 bool       true        true         --           false          block      normal     /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
route.track.timing_driven                    bool       true        true         --           false          block      normal     /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
route_opt.flow.enable_power                  bool       false       false        --           true           block      normal     /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
time.enable_clock_to_data_analysis           bool       true        true         --           false          block      normal     /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
time.remove_clock_reconvergence_pessimism    bool       true        true         --           false          block      normal     /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
-------------------------------------------- ---------- ----------- ------------ ------------ -------------- ---------- ---------- -----------------------------------------------------------------------------------------------

There are additional internal differences with no available TBC source.
1
redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_lib_cell_purpose {report_lib_cell -objects [get_lib_cells] -column {full_name:20 valid_purposes}}
## The following only applies to designs with physical hierarchy
## Ignore the sub-blocks (bound to abstracts) internal timing paths
if {$DESIGN_STYLE == "hier" && $PHYSICAL_HIERARCHY_LEVEL != "bottom"} {
	set_timing_paths_disabled_blocks -all_sub_blocks
}
##########################################################################################
## Clock NDR modeling at place_opt
##########################################################################################
## Clock NDRs are created in settings.place_opt.tcl. 
## mark_clock_trees makes place_opt recognize them to model the congestion impact
puts "RM-info: Running mark_clock_trees -routing_rules to model clock NDR impact during place_opt"
RM-info: Running mark_clock_trees -routing_rules to model clock NDR impact during place_opt
mark_clock_trees -routing_rules
Mark clock trees...
Information: Mark Clock Trees will work on the following scenarios. (CTS-101)
   mode_norm.slow.RCmax	(Mode: mode_norm.slow.RCmax; Corner: mode_norm.slow.RCmax)
   mode_norm.fast.RCmin_bc	(Mode: mode_norm.fast.RCmin_bc; Corner: mode_norm.fast.RCmin_bc)
Information: Mark Clock Trees will work on all clocks in active scenarios, including 2 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00nW
   Length      : 1.00um
Information: Clock derating is disabled

CTS related app options set by user:
   cts.common.power_aware_pruning = false

Marking routing rule and layers lists on clock nets

Warning: No clock routing rule is specified. (CTS-038)

1
##########################################################################################
## place_opt flow
##########################################################################################
if {[file exists [which $TCL_USER_PLACE_OPT_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_PLACE_OPT_SCRIPT]"
	source -echo $TCL_USER_PLACE_OPT_SCRIPT
} elseif {$TCL_USER_PLACE_OPT_SCRIPT != ""} {
	puts "RM-error:TCL_USER_PLACE_OPT_SCRIPT($TCL_USER_PLACE_OPT_SCRIPT) is invalid. Please correct it."
} else {

	##########################################################################
	## Regular MSCTS at place_opt 
	##########################################################################
	if {$PLACE_OPT_MSCTS} {
		## Define MSCTS critical scenario as current_scenario as this will be the scenario considered for tap assignment
		if {$PLACE_OPT_MSCTS_CRITICAL_SCENARIO != ""} {
			set cur_scenario [get_object_name [current_scenario]]
			current_scenario $PLACE_OPT_MSCTS_CRITICAL_SCENARIO
		}

		if {[file exists [which $TCL_REGULAR_MSCTS_FILE]]} {
			set_app_options -name place_opt.flow.enable_multisource_clock_trees -value true
		        puts "RM-info: Sourcing [which $TCL_REGULAR_MSCTS_FILE]"
        		source $TCL_REGULAR_MSCTS_FILE
			save_block -as ${DESIGN_NAME}/${PLACE_OPT_BLOCK_NAME}_MSCTS

		} elseif {$TCL_REGULAR_MSCTS_FILE != ""} {
        		puts "RM-error: TCL_REGULAR_MSCTS_FILE($TCL_REGULAR_MSCTS_FILE) is invalid. Please correct it."
		}

		if {$PLACE_OPT_MSCTS_CRITICAL_SCENARIO != ""} {current_scenario $cur_scenario}
	}

	##########################################################################
	## Two pass place_opt: first pass
	##########################################################################
	## Flow with non-SPG inputs ($PLACE_OPT_SPG_FLOW set to false)
	if {!$PLACE_OPT_SPG_FLOW} {
		puts "RM-info: Running place_opt -from initial_place -to initial_place" ;# initial_place phase is buffering-aware with CDR
		place_opt -from initial_place -to initial_place
		puts "RM-info: Running place_opt -from initial_drc -to initial_drc"
		place_opt -from initial_drc -to initial_drc
		puts "RM-info: Running update_timing -full"
		update_timing -full
	} 

	## Flow with SPG inputs ($PLACE_OPT_SPG_FLOW set to true)
	if {$PLACE_OPT_SPG_FLOW} {
		puts "RM-info: For designs starting with SPG input, seed placement comes from SPG, so the first pass is not needed."
	}

	##########################################################################
	## Two pass place_opt: second pass
	##########################################################################
	## Trial CTS (optional; this feature is not needed if PLACE_OPT_OPTIMIZE_ICGS is enabled)
	if {$PLACE_OPT_TRIAL_CTS} {
		set_app_options -name place_opt.flow.trial_clock_tree -value true ;# default false
	}

	## ICG optimization  (optional)
	## Automatic ICG optimization that performs trial CTS (starting in initial_drc phase), 
	## timing-driven ICG splitting (initial_opto phase), and clock-aware placement (final_place phase)
	if {$PLACE_OPT_OPTIMIZE_ICGS} {
		set_app_options -name place_opt.flow.optimize_icgs -value true ;# default false
		if {$PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE != ""} {
			set_app_options -name place_opt.flow.optimize_icgs_critical_range -value $PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE ;# default 0.75
		}
	}

	## Flow with non-SPG inputs ($PLACE_OPT_SPG_FLOW set to false)
	if {!$PLACE_OPT_SPG_FLOW} {
		puts "RM-info: Running create_placement -incremental -timing_driven -congestion"
		# Note: to increase the congestion alleviation effort, add -congestion_effort high
		create_placement -incremental -timing_driven -congestion
		save_block -as ${DESIGN_NAME}/${PLACE_OPT_BLOCK_NAME}_two_pass_placement

		puts "RM-info: Running place_opt -from initial_drc"
		place_opt -from initial_drc
	} 

	## Flow with SPG inputs ($PLACE_OPT_SPG_FLOW set to true)
	if {$PLACE_OPT_SPG_FLOW} {
		puts "RM-info: Running place_opt with place_opt.flow.do_spg true"
		set_app_options -name place_opt.flow.do_spg -value true 
		place_opt
	}
}
RM-info: Running place_opt -from initial_place -to initial_place
Information: Starting 'place_opt -from initial_place -to initial_place' (FLW-8000)
Information: Time: 2023-09-06 15:29:36 / Session: 0.01 hr / Command: 0.00 hr / Memory: 382 MB (FLW-8100)
INFO: place_opt is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: Configuring Design Fusion Restructuring for area ...
Information: Configuring Design Fusion Restructuring for timing ...
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/place_opt.design'. (TIM-125)
Information: Design Average RC for design counter  (NEX-011)
Information: r = 0.452185 ohm/um, via_r = 1.659292 ohm/cut, c = 0.136319 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.925093 ohm/um, via_r = 1.732552 ohm/cut, c = 0.109143 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1920 3330) (25920 26640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running power improvement flow (1)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'mode_norm.fast.RCmin_bc'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'mode_norm.slow.RCmax'. (OPT-909)

Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2023-09-06 15:29:37 / Session: 0.01 hr / Command: 0.00 hr / Memory: 436 MB (FLW-8100)


Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2023-09-06 15:29:37 / Session: 0.01 hr / Command: 0.00 hr / Memory: 436 MB (FLW-8100)
Running merge clock gates
************************************************************
* CTS STEP: Clock Gate Merging
************************************************************
Setting for clock gate merging......
Setting all modes active.
Information: CTS will work on the following scenarios. (CTS-101)
   mode_norm.slow.RCmax	(Mode: mode_norm.slow.RCmax; Corner: mode_norm.slow.RCmax)
   mode_norm.fast.RCmin_bc	(Mode: mode_norm.fast.RCmin_bc; Corner: mode_norm.fast.RCmin_bc)
Information: CTS will work on all clocks in active scenarios, including 2 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00nW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.power_aware_pruning = false

Collecting ICGs in clock trees......

Searching for equivalent ICGs......

Merging equivalent ICGs......

Clearing settings of clock gate merging......
Clearing enable all modes setting.

Information: Total 0 ICGs are not considered in merging for reasons: don't touch - 0; fixed - 0; other reasons - 0. (CTS-124)
 - message 'CTS-125' limit is (10).

Information: Total 1 ICGs are unique in the design. (CTS-126)
Information: clk_gate_value_reg/latch: reason - unique (CTS-127)
 - message 'CTS-127' limit is (10).

************************************************************
* CTS STEP: Summary
************************************************************
merge_clock_gates Statistics: Total
    ICG                       1
    Merged                    0
    Survived                  0
    Removed                   0
    Skipped                   1
      Unique                  1
    ICG at the end            1


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1920 3330) (25920 26640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
Information: The RC mode used is VR for design 'counter'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
************************************************************
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario mode_norm.slow.RCmax timingCorner mode_norm.slow.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.fast.RCmin, tran factor=0.4164 (0.3445 / 0.8274)
corner=mode_norm.fast.RCmin_bc, tran factor=0.4164 (0.3445 / 0.8274)
ORB: Nominal = 0.1214341  Design MT = inf  Target = 0.8273642 (6.813 nominal)  MaxRC = 0.172188

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.auto_density_control                       :	 true                
place.coarse.continue_on_missing_scandef                :	 false               
place.coarse.enhanced_low_power_effort                  :	 none                
place.coarse.icg_auto_bound                             :	 false               
place.coarse.pin_density_aware                          :	 false               

Start transferring placement data.
****** Net weight manager: report ******
Weights included: PostEffort  
Number of nets with non-default weights: 2
Non-default weight range: (5, 5)
Information: Automatic repeater spreading is enabled.
Restructuring in 2 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
Using worst RC corner 'mode_norm.slow.RCmax' for buffer aware analysis.
DTDP placement: scenario=mode_norm.slow.RCmax
Information: The net parasitics of block counter are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
Creating placement from scratch.
coarse place 0% done.
Selected 0 sequential cells for slack balancing.
coarse place 20% done.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 383046
Information: Extraction observers are detached as design net change threshold is reached.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'mode_norm.fast.RCmin_bc'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'mode_norm.slow.RCmax'. (OPT-909)
START_CMD: optimize_dft        CPU:     19 s ( 0.01 hr) ELAPSE:     35 s ( 0.01 hr) MEM-PEAK:   481 Mb Wed Sep  6 15:29:40 2023

  Total PARTITION group count: 1
  Total SCANCHAINS checked: 1
  VALIDATED :  1
  FAILED    :  0

DFT: repartition_method: physical_aware
DFT: reordering_method: physical_aware
Running DFT optimization using 8 thread(s)
Information: Switching output filtering off (MSG-3401)
Information: Switching output filtering on (MSG-3401)
DFT: pre-opt  wirelength: 76
DFT: post-opt wirelength: 57
DFT: post-opt wirelength difference: -19 (ratio: -25.148064 %)

  Total PARTITION group count: 1
  Total SCANCHAINS checked: 1
  VALIDATED :  1
  FAILED    :  0

END_CMD: optimize_dft          CPU:     19 s ( 0.01 hr) ELAPSE:     35 s ( 0.01 hr) MEM-PEAK:   481 Mb Wed Sep  6 15:29:40 2023
----------------------------------------------------------------
Information: Ending place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2023-09-06 15:29:40 / Session: 0.01 hr / Command: 0.00 hr / Memory: 481 MB (FLW-8100)


Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/place_opt.design'. (TIM-125)
Information: Design Average RC for design counter  (NEX-011)
Information: r = 0.452185 ohm/um, via_r = 1.659292 ohm/cut, c = 0.136947 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.925093 ohm/um, via_r = 1.732552 ohm/cut, c = 0.109412 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'counter'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified

Information: Ending place_opt / initial_place (FLW-8001)
Information: Time: 2023-09-06 15:29:40 / Session: 0.01 hr / Command: 0.00 hr / Memory: 481 MB (FLW-8100)
Information: Running auto PG connection. (NDM-099)
Information: Ending 'place_opt -from initial_place -to initial_place' (FLW-8001)
Information: Time: 2023-09-06 15:29:40 / Session: 0.01 hr / Command: 0.00 hr / Memory: 481 MB (FLW-8100)
RM-info: Running place_opt -from initial_drc -to initial_drc
Information: Starting 'place_opt -from initial_drc -to initial_drc' (FLW-8000)
Information: Time: 2023-09-06 15:29:40 / Session: 0.01 hr / Command: 0.00 hr / Memory: 481 MB (FLW-8100)
INFO: place_opt is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: Configuring Design Fusion Restructuring for area ...
Information: Configuring Design Fusion Restructuring for timing ...
INFO: disable CRPR-based timing. 
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1920 3330) (25920 26640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running power improvement flow (1)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'mode_norm.fast.RCmin_bc'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'mode_norm.slow.RCmax'. (OPT-909)

Information: Starting place_opt / initial_drc (FLW-8000)
Information: Time: 2023-09-06 15:29:41 / Session: 0.01 hr / Command: 0.00 hr / Memory: 481 MB (FLW-8100)


Information: Starting place_opt / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2023-09-06 15:29:41 / Session: 0.01 hr / Command: 0.00 hr / Memory: 481 MB (FLW-8100)
Running initial HFS and DRC step.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Total 0.0000 seconds to load 22 cell instances into cellmap, 22 cells are off site row
Moveable cells: 22; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.9709, cell height 3.3300, cell area 13.2231 for total 22 placed and application fixed cells
Information: Current block utilization is '0.52000', effective utilization is '0.52000'. (OPT-055)

    Scenario mode_norm.slow.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:35     0.000     0.000   290.909     0.000     0.000         0         1         0     0.000       481 

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario mode_norm.slow.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:37     0.000     0.000   290.909     0.000     0.000         0         1         0     0.000       604 

Corner Scaling is off, multiplier is 1.000000

    Scenario mode_norm.slow.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc  WNHS = 0.026689, TNHS = 0.044534, NHVP = 3

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:00:37     0.000     0.000   290.909     0.000     0.000         0         1         0     0.000       606    -0.027

ORB: timingScenario mode_norm.slow.RCmax timingCorner mode_norm.slow.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.fast.RCmin, tran factor=0.4164 (0.3445 / 0.8274)
corner=mode_norm.fast.RCmin_bc, tran factor=0.4164 (0.3445 / 0.8274)
ORB: Nominal = 0.1214341  Design MT = inf  Target = 0.8273642 (6.813 nominal)  MaxRC = 0.172188
ORB: timingScenario mode_norm.slow.RCmax timingCorner mode_norm.slow.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.fast.RCmin, tran factor=0.4164 (0.3445 / 0.8274)
corner=mode_norm.fast.RCmin_bc, tran factor=0.4164 (0.3445 / 0.8274)
ORB: Nominal = 0.1214341  Design MT = inf  Target = 0.8273642 (6.813 nominal)  MaxRC = 0.172188
ORB: timingScenario mode_norm.slow.RCmax timingCorner mode_norm.slow.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.fast.RCmin, tran factor=0.4164 (0.3445 / 0.8274)
corner=mode_norm.fast.RCmin_bc, tran factor=0.4164 (0.3445 / 0.8274)
ORB: Nominal = 0.1214341  Design MT = inf  Target = 0.8273642 (6.813 nominal)  MaxRC = 0.172188
ORB: timingScenario mode_norm.slow.RCmax timingCorner mode_norm.slow.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.fast.RCmin, tran factor=0.4164 (0.3445 / 0.8274)
corner=mode_norm.fast.RCmin_bc, tran factor=0.4164 (0.3445 / 0.8274)
ORB: Nominal = 0.1214341  Design MT = inf  Target = 0.8273642 (6.813 nominal)  MaxRC = 0.172188
ORB: timingScenario mode_norm.slow.RCmax timingCorner mode_norm.slow.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.fast.RCmin, tran factor=0.4164 (0.3445 / 0.8274)
corner=mode_norm.fast.RCmin_bc, tran factor=0.4164 (0.3445 / 0.8274)
ORB: Nominal = 0.1214341  Design MT = inf  Target = 0.8273642 (6.813 nominal)  MaxRC = 0.172188
ORB: timingScenario mode_norm.slow.RCmax timingCorner mode_norm.slow.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.fast.RCmin, tran factor=0.4164 (0.3445 / 0.8274)
corner=mode_norm.fast.RCmin_bc, tran factor=0.4164 (0.3445 / 0.8274)
ORB: Nominal = 0.1214341  Design MT = inf  Target = 0.8273642 (6.813 nominal)  MaxRC = 0.172188
ORB: timingScenario mode_norm.slow.RCmax timingCorner mode_norm.slow.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.fast.RCmin, tran factor=0.4164 (0.3445 / 0.8274)
corner=mode_norm.fast.RCmin_bc, tran factor=0.4164 (0.3445 / 0.8274)
ORB: Nominal = 0.1214341  Design MT = inf  Target = 0.8273642 (6.813 nominal)  MaxRC = 0.172188
ORB: timingScenario mode_norm.slow.RCmax timingCorner mode_norm.slow.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.fast.RCmin, tran factor=0.4164 (0.3445 / 0.8274)
corner=mode_norm.fast.RCmin_bc, tran factor=0.4164 (0.3445 / 0.8274)
ORB: Nominal = 0.1214341  Design MT = inf  Target = 0.8273642 (6.813 nominal)  MaxRC = 0.172188
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
Information: Pin clock is on clock network. Skipping. (OPT-067)
Information: Pin clk_gate_value_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin clock is on clock network. Skipping. (OPT-067)
Information: Pin clk_gate_value_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Found 0 buffer-tree drivers

    Scenario mode_norm.slow.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc  WNHS = 0.026689, TNHS = 0.044534, NHVP = 3

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:00:38     0.000     0.000   290.909     0.000     0.000         0         1         0     0.000       613    -0.027

Information: Ending place_opt / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2023-09-06 15:29:43 / Session: 0.01 hr / Command: 0.00 hr / Memory: 614 MB (FLW-8100)


INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified

Information: Ending place_opt / initial_drc (FLW-8001)
Information: Time: 2023-09-06 15:29:44 / Session: 0.01 hr / Command: 0.00 hr / Memory: 614 MB (FLW-8100)
Information: Running auto PG connection. (NDM-099)
Information: Ending 'place_opt -from initial_drc -to initial_drc' (FLW-8001)
Information: Time: 2023-09-06 15:29:44 / Session: 0.01 hr / Command: 0.00 hr / Memory: 614 MB (FLW-8100)
RM-info: Running update_timing -full
Information: Starting 'update_timing' (FLW-8000)
Information: Time: 2023-09-06 15:29:44 / Session: 0.01 hr / Command: 0.00 hr / Memory: 614 MB (FLW-8100)
Information: The net parasitics of block counter are cleared. (TIM-123)
Information: Corner mode_norm.slow.RCmax: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.fast.RCmin: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.fast.RCmin_bc: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.slow.RCmax_bc: no PVT mismatches. (PVT-032)
Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/place_opt.design'. (TIM-125)
Information: Design Average RC for design counter  (NEX-011)
Information: r = 0.452185 ohm/um, via_r = 1.659292 ohm/cut, c = 0.136947 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.925093 ohm/um, via_r = 1.732552 ohm/cut, c = 0.109412 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'counter'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
************************************************************
Information: Ending 'update_timing' (FLW-8001)
Information: Time: 2023-09-06 15:29:44 / Session: 0.01 hr / Command: 0.00 hr / Memory: 614 MB (FLW-8100)
RM-info: Running create_placement -incremental -timing_driven -congestion
Information: Starting 'create_placement' (FLW-8000)
Information: Time: 2023-09-06 15:29:44 / Session: 0.01 hr / Command: 0.00 hr / Memory: 614 MB (FLW-8100)

Create Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   true                
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.auto_density_control                       :	 true                
place.coarse.continue_on_missing_scandef                :	 false               
place.coarse.enhanced_low_power_effort                  :	 none                
place.coarse.icg_auto_bound                             :	 false               
place.coarse.pin_density_aware                          :	 false               

Start transferring placement data.
Warning: To enable pin track alignment feature, both "place.legalize.enable_advanced_legalizer" and "place.legalize.enable_advanced_legalizer_cellmap" app options need to be set to true
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
Information: Extraction observers are detached as design net change threshold is reached.
Snapped 22 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 3575 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.timing_driven                                    :	 false               

Begin global routing.
Cell Min-Routing-Layer = li1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VNB) on layer pwell. (ZRT-030)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.960 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 6.10 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   11  Alloctr   12  Proc   32 
[End of Read DB] Total (MB): Used   18  Alloctr   19  Proc 3607 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,27.84,29.97)
Number of routing layers = 6
layer li1, dir Ver, min width = 0.17, min space = 0.17 pitch = 0.48
layer met1, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.37
layer met2, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.48
layer met3, dir Hor, min width = 0.3, min space = 0.3 pitch = 0.74
layer met4, dir Ver, min width = 0.3, min space = 0.3 pitch = 0.96
layer met5, dir Hor, min width = 1.6, min space = 1.6 pitch = 3.33
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   19  Alloctr   19  Proc 3607 
Net statistics:
Total number of nets     = 34
Number of nets to route  = 32
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   19  Alloctr   19  Proc 3607 
Average gCell capacity  2.54	 on layer (1)	 li1
Average gCell capacity  6.43	 on layer (2)	 met1
Average gCell capacity  6.27	 on layer (3)	 met2
Average gCell capacity  4.44	 on layer (4)	 met3
Average gCell capacity  2.67	 on layer (5)	 met4
Average gCell capacity  0.44	 on layer (6)	 met5
Average number of tracks per gCell 6.56	 on layer (1)	 li1
Average number of tracks per gCell 9.11	 on layer (2)	 met1
Average number of tracks per gCell 6.56	 on layer (3)	 met2
Average number of tracks per gCell 4.67	 on layer (4)	 met3
Average number of tracks per gCell 3.33	 on layer (5)	 met4
Average number of tracks per gCell 1.11	 on layer (6)	 met5
Number of gCells = 486
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   19  Alloctr   20  Proc 3607 
Net Count 32, Total HPWL 44 microns
HPWL   0 ~  100 microns: Net Count       32	Total HPWL         44 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL          0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL          0 microns
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   19  Alloctr   20  Proc 3607 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   96 
[End of Blocked Pin Detection] Total (MB): Used  123  Alloctr  124  Proc 3703 
Information: Using 8 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  123  Alloctr  124  Proc 3703 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. li1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 388.97
Initial. Layer li1 wire length = 33.71
Initial. Layer met1 wire length = 192.95
Initial. Layer met2 wire length = 162.31
Initial. Layer met3 wire length = 0.00
Initial. Layer met4 wire length = 0.00
Initial. Layer met5 wire length = 0.00
Initial. Total Number of Contacts = 126
Initial. Via L1M1_PR count = 76
Initial. Via M1M2_PR count = 50
Initial. Via M2M3_PR count = 0
Initial. Via M3M4_PR count = 0
Initial. Via M4M5_PR count = 0
Initial. completed.

Start GR phase 1
Wed Sep  6 15:29:44 2023
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  123  Alloctr  124  Proc 3703 
Number of partitions: 1 (1 x 1)
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. li1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 388.97
phase1. Layer li1 wire length = 33.71
phase1. Layer met1 wire length = 192.96
phase1. Layer met2 wire length = 162.31
phase1. Layer met3 wire length = 0.00
phase1. Layer met4 wire length = 0.00
phase1. Layer met5 wire length = 0.00
phase1. Total Number of Contacts = 126
phase1. Via L1M1_PR count = 76
phase1. Via M1M2_PR count = 50
phase1. Via M2M3_PR count = 0
phase1. Via M3M4_PR count = 0
phase1. Via M4M5_PR count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  105  Alloctr  105  Proc   96 
[End of Whole Chip Routing] Total (MB): Used  123  Alloctr  124  Proc 3703 
Number of partitions: 1 (1 x 1)

Congestion utilization per direction:
Average vertical track utilization   =  7.63 %
Peak    vertical track utilization   = 40.00 %
Average horizontal track utilization = 11.67 %
Peak    horizontal track utilization = 45.45 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  123  Alloctr  124  Proc 3703 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  116  Alloctr  117  Proc  128 
[GR: Done] Total (MB): Used  123  Alloctr  124  Proc 3703 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc  128 
[End of Global Routing] Total (MB): Used   36  Alloctr   36  Proc 3703 
Using per-layer congestion maps for congestion reduction.
Information: 0.00% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.00% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 0.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.52 to 0.52. (PLACE-030)
Information: Estimating clock gate latencies after non timing-driven (non latency-aware) placement.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'mode_norm.fast.RCmin_bc'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'mode_norm.slow.RCmax'. (OPT-909)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1920 3330) (25920 26640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: The RC mode used is VR for design 'counter'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario mode_norm.slow.RCmax timingCorner mode_norm.slow.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.fast.RCmin, tran factor=0.4164 (0.3445 / 0.8274)
corner=mode_norm.fast.RCmin_bc, tran factor=0.4164 (0.3445 / 0.8274)
ORB: Nominal = 0.1214341  Design MT = inf  Target = 0.8273642 (6.813 nominal)  MaxRC = 0.172188
Start transferring placement data.
****** Net weight manager: report ******
Weights included: PostEffort  
Number of nets with non-default weights: 2
Non-default weight range: (5, 5)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=mode_norm.slow.RCmax
Information: The net parasitics of block counter are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 385622
Information: Extraction observers are detached as design net change threshold is reached.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'mode_norm.fast.RCmin_bc'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'mode_norm.slow.RCmax'. (OPT-909)
Start DFT optimization
START_CMD: optimize_dft        CPU:     30 s ( 0.01 hr) ELAPSE:     40 s ( 0.01 hr) MEM-PEAK:   709 Mb Wed Sep  6 15:29:45 2023
Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/place_opt.design'. (TIM-125)
Information: Design Average RC for design counter  (NEX-011)
Information: r = 0.452185 ohm/um, via_r = 1.659292 ohm/cut, c = 0.136947 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.925093 ohm/um, via_r = 1.732552 ohm/cut, c = 0.109412 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'counter'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1920 3330) (25920 26640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

  Total PARTITION group count: 1
  Total SCANCHAINS checked: 1
  VALIDATED :  1
  FAILED    :  0

DFT: repartition_method: physical_aware
DFT: reordering_method: timing_friendly
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0000 seconds to build cellmap data
Total 0.0000 seconds to load 22 cell instances into cellmap, 22 cells are off site row
Moveable cells: 22; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.9709, cell height 3.3300, cell area 13.2231 for total 22 placed and application fixed cells
Running DFT optimization using 8 thread(s)
Information: Switching output filtering off (MSG-3401)
Information: Switching output filtering on (MSG-3401)
DFT: pre-opt  wirelength: 57
DFT: post-opt wirelength: 57
DFT: post-opt wirelength difference: 0 (ratio: 0.000000 %)
DFT: Timing on scan path is likely to be met after proper buffering.

  Total PARTITION group count: 1
  Total SCANCHAINS checked: 1
  VALIDATED :  1
  FAILED    :  0

END_CMD: optimize_dft          CPU:     35 s ( 0.01 hr) ELAPSE:     41 s ( 0.01 hr) MEM-PEAK:   709 Mb Wed Sep  6 15:29:47 2023
End DFT optimization
Start TieCellOpt
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1920 3330) (25920 26640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
------------------------
Begin tie-cell insertion
INFO: debug level = 0
INFO: max fanout = 999
INFO: max diameter (in user unit) = 66.60
INFO: Available logic one lib cells: sky130_fd_sc_hs__conb_1 
INFO: Available logic zero lib cells: sky130_fd_sc_hs__conb_1 
INFO: Tie cell support for abstract block enabled
INFO: total number of constant pins: 0
End TieCellOpt
Information: Ending 'create_placement' (FLW-8001)
Information: Time: 2023-09-06 15:29:47 / Session: 0.01 hr / Command: 0.00 hr / Memory: 710 MB (FLW-8100)
Information: Saving 'counter:counter/place_opt.design' to 'counter:counter/place_opt_two_pass_placement.design'. (DES-028)
RM-info: Running place_opt -from initial_drc
Information: Starting 'place_opt -from initial_drc' (FLW-8000)
Information: Time: 2023-09-06 15:29:47 / Session: 0.01 hr / Command: 0.00 hr / Memory: 710 MB (FLW-8100)
INFO: place_opt is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: Configuring Design Fusion Restructuring for area ...
Information: Configuring Design Fusion Restructuring for timing ...
INFO: disable CRPR-based timing. 
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1920 3330) (25920 26640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running power improvement flow (1)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'mode_norm.fast.RCmin_bc'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'mode_norm.slow.RCmax'. (OPT-909)

Information: Starting place_opt / initial_drc (FLW-8000)
Information: Time: 2023-09-06 15:29:48 / Session: 0.01 hr / Command: 0.00 hr / Memory: 710 MB (FLW-8100)


Information: Starting place_opt / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2023-09-06 15:29:48 / Session: 0.01 hr / Command: 0.00 hr / Memory: 710 MB (FLW-8100)
Running initial HFS and DRC step.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
Total 0.0000 seconds to load 22 cell instances into cellmap, 22 cells are off site row
Moveable cells: 22; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.9709, cell height 3.3300, cell area 13.2231 for total 22 placed and application fixed cells
Information: Current block utilization is '0.52000', effective utilization is '0.52000'. (OPT-055)

    Scenario mode_norm.slow.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:42     0.000     0.000   290.909     0.000     0.000         0         1         0     0.000       709 

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario mode_norm.slow.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:44     0.000     0.000   290.909     0.000     0.000         0         1         0     0.000       709 

Corner Scaling is off, multiplier is 1.000000

    Scenario mode_norm.slow.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc  WNHS = 0.026781, TNHS = 0.044521, NHVP = 3

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:00:44     0.000     0.000   290.909     0.000     0.000         0         1         0     0.000       709    -0.027

ORB: timingScenario mode_norm.slow.RCmax timingCorner mode_norm.slow.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.fast.RCmin, tran factor=0.4164 (0.3445 / 0.8274)
corner=mode_norm.fast.RCmin_bc, tran factor=0.4164 (0.3445 / 0.8274)
ORB: Nominal = 0.1214341  Design MT = inf  Target = 0.8273642 (6.813 nominal)  MaxRC = 0.172188
ORB: timingScenario mode_norm.slow.RCmax timingCorner mode_norm.slow.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.fast.RCmin, tran factor=0.4164 (0.3445 / 0.8274)
corner=mode_norm.fast.RCmin_bc, tran factor=0.4164 (0.3445 / 0.8274)
ORB: Nominal = 0.1214341  Design MT = inf  Target = 0.8273642 (6.813 nominal)  MaxRC = 0.172188
ORB: timingScenario mode_norm.slow.RCmax timingCorner mode_norm.slow.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.fast.RCmin, tran factor=0.4164 (0.3445 / 0.8274)
corner=mode_norm.fast.RCmin_bc, tran factor=0.4164 (0.3445 / 0.8274)
ORB: Nominal = 0.1214341  Design MT = inf  Target = 0.8273642 (6.813 nominal)  MaxRC = 0.172188
ORB: timingScenario mode_norm.slow.RCmax timingCorner mode_norm.slow.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.fast.RCmin, tran factor=0.4164 (0.3445 / 0.8274)
corner=mode_norm.fast.RCmin_bc, tran factor=0.4164 (0.3445 / 0.8274)
ORB: Nominal = 0.1214341  Design MT = inf  Target = 0.8273642 (6.813 nominal)  MaxRC = 0.172188
ORB: timingScenario mode_norm.slow.RCmax timingCorner mode_norm.slow.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.fast.RCmin, tran factor=0.4164 (0.3445 / 0.8274)
corner=mode_norm.fast.RCmin_bc, tran factor=0.4164 (0.3445 / 0.8274)
ORB: Nominal = 0.1214341  Design MT = inf  Target = 0.8273642 (6.813 nominal)  MaxRC = 0.172188
ORB: timingScenario mode_norm.slow.RCmax timingCorner mode_norm.slow.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.fast.RCmin, tran factor=0.4164 (0.3445 / 0.8274)
corner=mode_norm.fast.RCmin_bc, tran factor=0.4164 (0.3445 / 0.8274)
ORB: Nominal = 0.1214341  Design MT = inf  Target = 0.8273642 (6.813 nominal)  MaxRC = 0.172188
ORB: timingScenario mode_norm.slow.RCmax timingCorner mode_norm.slow.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.fast.RCmin, tran factor=0.4164 (0.3445 / 0.8274)
corner=mode_norm.fast.RCmin_bc, tran factor=0.4164 (0.3445 / 0.8274)
ORB: Nominal = 0.1214341  Design MT = inf  Target = 0.8273642 (6.813 nominal)  MaxRC = 0.172188
ORB: timingScenario mode_norm.slow.RCmax timingCorner mode_norm.slow.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.fast.RCmin, tran factor=0.4164 (0.3445 / 0.8274)
corner=mode_norm.fast.RCmin_bc, tran factor=0.4164 (0.3445 / 0.8274)
ORB: Nominal = 0.1214341  Design MT = inf  Target = 0.8273642 (6.813 nominal)  MaxRC = 0.172188
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
Information: Pin clock is on clock network. Skipping. (OPT-067)
Information: Pin clk_gate_value_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin clock is on clock network. Skipping. (OPT-067)
Information: Pin clk_gate_value_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Found 0 buffer-tree drivers

    Scenario mode_norm.slow.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc  WNHS = 0.026781, TNHS = 0.044521, NHVP = 3

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:00:44     0.000     0.000   290.909     0.000     0.000         0         1         0     0.000       709    -0.027

Information: Ending place_opt / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2023-09-06 15:29:50 / Session: 0.01 hr / Command: 0.00 hr / Memory: 710 MB (FLW-8100)


Information: Ending place_opt / initial_drc (FLW-8001)
Information: Time: 2023-09-06 15:29:50 / Session: 0.01 hr / Command: 0.00 hr / Memory: 710 MB (FLW-8100)

Information: Starting place_opt / initial_opto (FLW-8000)
Information: Time: 2023-09-06 15:29:50 / Session: 0.01 hr / Command: 0.00 hr / Memory: 710 MB (FLW-8100)


Information: Starting place_opt / initial_opto / Optimization (FLW-8000)
Information: Time: 2023-09-06 15:29:50 / Session: 0.01 hr / Command: 0.00 hr / Memory: 710 MB (FLW-8100)

Information: The net parasitics of block counter are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/place_opt.design'. (TIM-125)
Information: Design Average RC for design counter  (NEX-011)
Information: r = 0.452185 ohm/um, via_r = 1.659292 ohm/cut, c = 0.136947 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.925093 ohm/um, via_r = 1.732552 ohm/cut, c = 0.109412 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1920 3330) (25920 26640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'counter'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario mode_norm.slow.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:45     0.000     0.000   290.909     0.000     0.000         0         1         0     0.000       709 

Running initial optimization step.
Place-opt command begin                   CPU:    39 s (  0.01 hr )  ELAPSE:    45 s (  0.01 hr )  MEM-PEAK:   709 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Place-opt timing update complete          CPU:    39 s (  0.01 hr )  ELAPSE:    45 s (  0.01 hr )  MEM-PEAK:   709 MB

Place-opt initial QoR
_____________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
    3   9   0.0000     0.0000      0        -          -      -
    3  10   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -          -        -  22821.016
    2   *        -          -        -      -        -          -      -        -          -        -  22821.016
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0          -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  22821.016       290.91         22          0          1
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  22821.016       290.91         22
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
Place-opt initialization complete         CPU:    46 s (  0.01 hr )  ELAPSE:    46 s (  0.01 hr )  MEM-PEAK:   711 MB
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Place-opt optimization Phase 10 Iter  1         0.00        0.00      0.00         0        290.91    22821.02          22              0.01       711

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Total 0.0000 seconds to load 22 cell instances into cellmap, 22 cells are off site row
Moveable cells: 22; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.9709, cell height 3.3300, cell area 13.2231 for total 22 placed and application fixed cells
Place-opt optimization Phase 11 Iter  1         0.00        0.00      0.00         0        290.91    22821.02          22              0.01       711
Number of feedthrough buffers added 0

CCL: Total Usage Adjustment : 1
INFO: Derive row count 2 from GR congestion map (9/4)
INFO: Derive col count 2 from GR congestion map (9/4)
Convert timing mode ...
Place-opt optimization Phase 12 Iter  1         0.00        0.00      0.00         0        290.91    22821.02          22              0.01       714
Place-opt optimization Phase 12 Iter  2         0.00        0.00      0.00         0        290.91    22821.02          22              0.01       714
Place-opt optimization Phase 12 Iter  3         0.00        0.00      0.00         0        290.91    22821.02          22              0.01       714
Place-opt optimization Phase 12 Iter  4         0.00        0.00      0.00         0        290.91    22821.02          22              0.01       714
Number of Site types in the design = 1
INFO: Activating hold scenarios prior to CUS.
Information: CCD will use corner mode_norm.slow.RCmax for honoring max prepone/postpone limits
Uskew Characterizer: corner: mode_norm.fast.RCmin_bc, scalingFactor: 0.463
Uskew Characterizer: corner: mode_norm.slow.RCmax, scalingFactor: 1.000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'mode_norm.fast.RCmin_bc'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'mode_norm.slow.RCmax'. (OPT-909)
INFO: Deactivating hold scenarios after CUS.
Number of Site types in the design = 1
Corner Scaling is off, multiplier is 1.000000
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.fast.RCmin, tran factor=0.4164 (0.3445 / 0.8274)
corner=mode_norm.fast.RCmin_bc, tran factor=0.4164 (0.3445 / 0.8274)
bmap: stepx = 16650
Place-opt optimization Phase 12 Iter  5         0.00        0.00      0.00         0        290.91    22821.02          22              0.01       755
Place-opt optimization Phase 12 Iter  6         0.00        0.00      0.00         0        290.91    22821.02          22              0.01       755
Place-opt optimization Phase 12 Iter  7         0.00        0.00      0.00         0        290.91    22821.02          22              0.01       755
Place-opt optimization Phase 12 Iter  8         0.00        0.00      0.00         0        290.91    22821.02          22              0.01       755
Place-opt optimization Phase 12 Iter  9         0.00        0.00      0.00         0        290.91    22821.02          22              0.01       755
Place-opt optimization Phase 12 Iter 10         0.00        0.00      0.00         0        290.91    22821.02          22              0.01       755
Number of Site types in the design = 1
INFO: Activating hold scenarios prior to CUS.
Information: CCD will use corner mode_norm.slow.RCmax for honoring max prepone/postpone limits
Uskew Characterizer: corner: mode_norm.fast.RCmin_bc, scalingFactor: 0.463
Uskew Characterizer: corner: mode_norm.slow.RCmax, scalingFactor: 1.000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'mode_norm.fast.RCmin_bc'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'mode_norm.slow.RCmax'. (OPT-909)
INFO: Deactivating hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 12 Iter 11         0.00        0.00      0.00         0        290.91    22821.02          22              0.01       767

Place-opt optimization Phase 13 Iter  1         0.00        0.00      0.00         0        290.91    22821.02          22              0.01       767

Disable clock slack update for ideal clocks
Place-opt optimization Phase 14 Iter  1         0.00        0.00      0.00         0        290.91    22821.02          22              0.01       767
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 15 Iter  1         0.00        0.00      0.00         0        290.91    22821.02          22              0.01       767
Warning: Restoring scoped app option 'ropt.lr_max_wl_increase' to original value 'unset' (from current value '0', which is different from the scoped value '0.000000'). (FLW-2892)
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Place-opt optimization Phase 16 Iter  1         0.00        0.00      0.00         0        290.91    22821.02          22              0.01       767

Disable clock slack update for ideal clocks
Place-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         0        290.91    22821.02          22              0.01       767
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 18 Iter  1         0.00        0.00      0.00         0        290.91    22821.02          22              0.01       767

Place-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         0        290.91    22821.02          22              0.01       767


Information: Ending place_opt / initial_opto / Optimization (FLW-8001)
Information: Time: 2023-09-06 15:29:56 / Session: 0.01 hr / Command: 0.00 hr / Memory: 767 MB (FLW-8100)

Place-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         0        290.91    22821.02          22              0.01       767

Information: Ending place_opt / initial_opto (FLW-8001)
Information: Time: 2023-09-06 15:29:56 / Session: 0.01 hr / Command: 0.00 hr / Memory: 767 MB (FLW-8100)

Information: Starting place_opt / final_place (FLW-8000)
Information: Time: 2023-09-06 15:29:56 / Session: 0.01 hr / Command: 0.00 hr / Memory: 767 MB (FLW-8100)


Information: Starting place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2023-09-06 15:29:56 / Session: 0.01 hr / Command: 0.00 hr / Memory: 767 MB (FLW-8100)
Place-opt optimization Phase 26 Iter  1         0.00        0.00      0.00         0        290.91    22821.02          22              0.01       767
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Start Timing-driven placement

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             high                

Printing options for 'place.coarse.*' (non-default only)
place.coarse.auto_density_control                       :	 true                
place.coarse.continue_on_missing_scandef                :	 false               
place.coarse.enhanced_low_power_effort                  :	 none                
place.coarse.icg_auto_bound                             :	 false               
place.coarse.pin_density_aware                          :	 false               

Start transferring placement data.
Warning: To enable pin track alignment feature, both "place.legalize.enable_advanced_legalizer" and "place.legalize.enable_advanced_legalizer_cellmap" app options need to be set to true
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0000 seconds to build cellmap data
Information: Extraction observers are detached as design net change threshold is reached.
Snapped 22 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 3825 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.timing_driven                                    :	 false               

Begin global routing.
Cell Min-Routing-Layer = li1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd1_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd1_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s2s_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s2s_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s4s_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s4s_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s6s_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s6s_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd1_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd1_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd1_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd1_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_8, pin VNB) on layer pwell. (ZRT-030)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.960 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 6.10 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   11  Alloctr   12  Proc    0 
[End of Read DB] Total (MB): Used   19  Alloctr   19  Proc 3825 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,27.84,29.97)
Number of routing layers = 6
layer li1, dir Ver, min width = 0.17, min space = 0.17 pitch = 0.48
layer met1, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.37
layer met2, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.48
layer met3, dir Hor, min width = 0.3, min space = 0.3 pitch = 0.74
layer met4, dir Ver, min width = 0.3, min space = 0.3 pitch = 0.96
layer met5, dir Hor, min width = 1.6, min space = 1.6 pitch = 3.33
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   19  Alloctr   20  Proc 3825 
Net statistics:
Total number of nets     = 34
Number of nets to route  = 32
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   19  Alloctr   20  Proc 3825 
Average gCell capacity  2.68	 on layer (1)	 li1
Average gCell capacity  6.43	 on layer (2)	 met1
Average gCell capacity  6.27	 on layer (3)	 met2
Average gCell capacity  4.44	 on layer (4)	 met3
Average gCell capacity  2.67	 on layer (5)	 met4
Average gCell capacity  0.44	 on layer (6)	 met5
Average number of tracks per gCell 6.56	 on layer (1)	 li1
Average number of tracks per gCell 9.11	 on layer (2)	 met1
Average number of tracks per gCell 6.56	 on layer (3)	 met2
Average number of tracks per gCell 4.67	 on layer (4)	 met3
Average number of tracks per gCell 3.33	 on layer (5)	 met4
Average number of tracks per gCell 1.11	 on layer (6)	 met5
Number of gCells = 486
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   20  Alloctr   20  Proc 3825 
Net Count 32, Total HPWL 44 microns
HPWL   0 ~  100 microns: Net Count       32	Total HPWL         44 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL          0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL          0 microns
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   20  Alloctr   20  Proc 3825 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   96 
[End of Blocked Pin Detection] Total (MB): Used  124  Alloctr  124  Proc 3921 
Information: Using 8 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  124  Alloctr  124  Proc 3921 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (0.62%)
Initial. H routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (1.23%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. li1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met1       Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (1.23%)
Initial. met2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 395.38
Initial. Layer li1 wire length = 38.65
Initial. Layer met1 wire length = 201.86
Initial. Layer met2 wire length = 154.87
Initial. Layer met3 wire length = 0.00
Initial. Layer met4 wire length = 0.00
Initial. Layer met5 wire length = 0.00
Initial. Total Number of Contacts = 129
Initial. Via L1M1_PR count = 78
Initial. Via M1M2_PR count = 51
Initial. Via M2M3_PR count = 0
Initial. Via M3M4_PR count = 0
Initial. Via M4M5_PR count = 0
Initial. completed.

Start GR phase 1
Wed Sep  6 15:29:56 2023
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  124  Alloctr  124  Proc 3921 
Number of partitions: 1 (1 x 1)
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. li1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 395.38
phase1. Layer li1 wire length = 38.65
phase1. Layer met1 wire length = 191.97
phase1. Layer met2 wire length = 154.87
phase1. Layer met3 wire length = 9.89
phase1. Layer met4 wire length = 0.00
phase1. Layer met5 wire length = 0.00
phase1. Total Number of Contacts = 133
phase1. Via L1M1_PR count = 78
phase1. Via M1M2_PR count = 53
phase1. Via M2M3_PR count = 2
phase1. Via M3M4_PR count = 0
phase1. Via M4M5_PR count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  105  Alloctr  105  Proc   96 
[End of Whole Chip Routing] Total (MB): Used  124  Alloctr  124  Proc 3921 
Number of partitions: 1 (1 x 1)

Congestion utilization per direction:
Average vertical track utilization   =  7.86 %
Peak    vertical track utilization   = 50.00 %
Average horizontal track utilization = 12.54 %
Peak    horizontal track utilization = 50.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  124  Alloctr  124  Proc 3921 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  116  Alloctr  117  Proc   96 
[GR: Done] Total (MB): Used  124  Alloctr  124  Proc 3921 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc   96 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 3921 
Using per-layer congestion maps for congestion reduction.
Information: 0.00% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.00% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 0.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.52 to 0.52. (PLACE-030)
Information: The RC mode used is VR for design 'counter'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario mode_norm.slow.RCmax timingCorner mode_norm.slow.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.fast.RCmin, tran factor=0.4164 (0.3445 / 0.8274)
corner=mode_norm.fast.RCmin_bc, tran factor=0.4164 (0.3445 / 0.8274)
ORB: Nominal = 0.1214341  Design MT = inf  Target = 0.8273642 (6.813 nominal)  MaxRC = 0.172188
Start transferring placement data.
****** Net weight manager: report ******
Weights included: PostEffort  
Number of nets with non-default weights: 2
Non-default weight range: (5, 5)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=mode_norm.slow.RCmax
Information: The net parasitics of block counter are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 392134
Information: Extraction observers are detached as design net change threshold is reached.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'mode_norm.slow.RCmax'. (OPT-909)
----------------------------------------------------------------

  Total PARTITION group count: 1
  Total SCANCHAINS checked: 1
  VALIDATED :  1
  FAILED    :  0

DFT: repartition_method: physical_aware
DFT: reordering_method: timing_friendly
Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/place_opt.design'. (TIM-125)
Information: Design Average RC for design counter  (NEX-011)
Information: r = 0.452185 ohm/um, via_r = 1.659292 ohm/cut, c = 0.135262 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.925093 ohm/um, via_r = 1.732552 ohm/cut, c = 0.108303 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'counter'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0000 seconds to build cellmap data
Total 0.0000 seconds to load 22 cell instances into cellmap, 22 cells are off site row
Moveable cells: 22; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.9709, cell height 3.3300, cell area 13.2231 for total 22 placed and application fixed cells
Running DFT optimization using 8 thread(s)
Information: Switching output filtering off (MSG-3401)
Information: Switching output filtering on (MSG-3401)
DFT: pre-opt  wirelength: 57
DFT: post-opt wirelength: 57
DFT: post-opt wirelength difference: 0 (ratio: 0.000000 %)
DFT: Timing on scan path is likely to be met after proper buffering.

  Total PARTITION group count: 1
  Total SCANCHAINS checked: 1
  VALIDATED :  1
  FAILED    :  0

Fixing logic constant
Fixing logic constant
INFO: total number of constant pins: 0
Completed Timing-driven placement, Elapsed time =   0: 0: 2 
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Start Timing-driven placement

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             high                

Printing options for 'place.coarse.*' (non-default only)
place.coarse.auto_density_control                       :	 true                
place.coarse.continue_on_missing_scandef                :	 false               
place.coarse.enhanced_low_power_effort                  :	 none                
place.coarse.icg_auto_bound                             :	 false               
place.coarse.pin_density_aware                          :	 false               

Start transferring placement data.
Warning: To enable pin track alignment feature, both "place.legalize.enable_advanced_legalizer" and "place.legalize.enable_advanced_legalizer_cellmap" app options need to be set to true
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
Information: Extraction observers are detached as design net change threshold is reached.
Snapped 22 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 3889 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.timing_driven                                    :	 false               

Begin global routing.
Cell Min-Routing-Layer = li1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd1_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd1_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s2s_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s2s_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s4s_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s4s_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s6s_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s6s_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd1_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd1_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd1_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd1_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_8, pin VNB) on layer pwell. (ZRT-030)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.960 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 6.10 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   11  Alloctr   12  Proc   32 
[End of Read DB] Total (MB): Used   19  Alloctr   19  Proc 3921 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,27.84,29.97)
Number of routing layers = 6
layer li1, dir Ver, min width = 0.17, min space = 0.17 pitch = 0.48
layer met1, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.37
layer met2, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.48
layer met3, dir Hor, min width = 0.3, min space = 0.3 pitch = 0.74
layer met4, dir Ver, min width = 0.3, min space = 0.3 pitch = 0.96
layer met5, dir Hor, min width = 1.6, min space = 1.6 pitch = 3.33
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   19  Alloctr   20  Proc 3921 
Net statistics:
Total number of nets     = 34
Number of nets to route  = 32
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   19  Alloctr   20  Proc 3921 
Average gCell capacity  2.88	 on layer (1)	 li1
Average gCell capacity  6.43	 on layer (2)	 met1
Average gCell capacity  6.27	 on layer (3)	 met2
Average gCell capacity  4.44	 on layer (4)	 met3
Average gCell capacity  2.67	 on layer (5)	 met4
Average gCell capacity  0.44	 on layer (6)	 met5
Average number of tracks per gCell 6.56	 on layer (1)	 li1
Average number of tracks per gCell 9.11	 on layer (2)	 met1
Average number of tracks per gCell 6.56	 on layer (3)	 met2
Average number of tracks per gCell 4.67	 on layer (4)	 met3
Average number of tracks per gCell 3.33	 on layer (5)	 met4
Average number of tracks per gCell 1.11	 on layer (6)	 met5
Number of gCells = 486
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   20  Alloctr   20  Proc 3921 
Net Count 32, Total HPWL 41 microns
HPWL   0 ~  100 microns: Net Count       32	Total HPWL         41 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL          0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL          0 microns
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   20  Alloctr   20  Proc 3921 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  124  Alloctr  124  Proc 3921 
Information: Using 8 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  124  Alloctr  124  Proc 3921 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (0.62%)
Initial. H routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (1.23%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. li1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met1       Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (1.23%)
Initial. met2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 351.21
Initial. Layer li1 wire length = 13.98
Initial. Layer met1 wire length = 171.47
Initial. Layer met2 wire length = 158.76
Initial. Layer met3 wire length = 7.01
Initial. Layer met4 wire length = 0.00
Initial. Layer met5 wire length = 0.00
Initial. Total Number of Contacts = 127
Initial. Via L1M1_PR count = 74
Initial. Via M1M2_PR count = 51
Initial. Via M2M3_PR count = 2
Initial. Via M3M4_PR count = 0
Initial. Via M4M5_PR count = 0
Initial. completed.

Start GR phase 1
Wed Sep  6 15:29:59 2023
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  124  Alloctr  124  Proc 3921 
Number of partitions: 1 (1 x 1)
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. li1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 351.21
phase1. Layer li1 wire length = 13.98
phase1. Layer met1 wire length = 165.96
phase1. Layer met2 wire length = 158.76
phase1. Layer met3 wire length = 12.52
phase1. Layer met4 wire length = 0.00
phase1. Layer met5 wire length = 0.00
phase1. Total Number of Contacts = 129
phase1. Via L1M1_PR count = 74
phase1. Via M1M2_PR count = 51
phase1. Via M2M3_PR count = 4
phase1. Via M3M4_PR count = 0
phase1. Via M4M5_PR count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  105  Alloctr  105  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  124  Alloctr  124  Proc 3921 
Number of partitions: 1 (1 x 1)

Congestion utilization per direction:
Average vertical track utilization   =  7.00 %
Peak    vertical track utilization   = 33.33 %
Average horizontal track utilization = 11.56 %
Peak    horizontal track utilization = 54.55 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  124  Alloctr  124  Proc 3921 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  116  Alloctr  117  Proc   32 
[GR: Done] Total (MB): Used  124  Alloctr  124  Proc 3921 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc   32 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 3921 
Using per-layer congestion maps for congestion reduction.
Information: 0.00% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.00% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 0.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.52 to 0.52. (PLACE-030)
Information: The RC mode used is VR for design 'counter'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario mode_norm.slow.RCmax timingCorner mode_norm.slow.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.fast.RCmin, tran factor=0.4164 (0.3445 / 0.8274)
corner=mode_norm.fast.RCmin_bc, tran factor=0.4164 (0.3445 / 0.8274)
ORB: Nominal = 0.1214341  Design MT = inf  Target = 0.8273642 (6.813 nominal)  MaxRC = 0.172188
Start transferring placement data.
****** Net weight manager: report ******
Weights included: PostEffort  
Number of nets with non-default weights: 2
Non-default weight range: (5, 5)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=mode_norm.slow.RCmax
Information: The net parasitics of block counter are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 391386
Information: Extraction observers are detached as design net change threshold is reached.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'mode_norm.slow.RCmax'. (OPT-909)
----------------------------------------------------------------

  Total PARTITION group count: 1
  Total SCANCHAINS checked: 1
  VALIDATED :  1
  FAILED    :  0

DFT: repartition_method: physical_aware
DFT: reordering_method: timing_friendly
Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/place_opt.design'. (TIM-125)
Information: Design Average RC for design counter  (NEX-011)
Information: r = 0.452185 ohm/um, via_r = 1.659292 ohm/cut, c = 0.135292 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.925093 ohm/um, via_r = 1.732552 ohm/cut, c = 0.108343 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'counter'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running DFT optimization using 8 thread(s)
Information: Switching output filtering off (MSG-3401)
Information: Switching output filtering on (MSG-3401)
DFT: pre-opt  wirelength: 57
DFT: post-opt wirelength: 57
DFT: post-opt wirelength difference: 0 (ratio: 0.000000 %)
DFT: Timing on scan path is likely to be met after proper buffering.

  Total PARTITION group count: 1
  Total SCANCHAINS checked: 1
  VALIDATED :  1
  FAILED    :  0

Fixing logic constant
Fixing logic constant
INFO: total number of constant pins: 0
Completed Timing-driven placement, Elapsed time =   0: 0: 2 
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
Total 0.0000 seconds to load 22 cell instances into cellmap, 22 cells are off site row
Moveable cells: 22; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.9709, cell height 3.3300, cell area 13.2231 for total 22 placed and application fixed cells
Start Legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer li1: cached 0 shapes out of 0 total shapes.
Layer met1: cached 0 shapes out of 8 total shapes.
Layer met2: cached 0 shapes out of 0 total shapes.
Cached 16 vias out of 26 total vias.

Legalizing Top Level Design counter ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0000 seconds to build cellmap data
Information: Creating classic rule checker.
=====> Processed 10 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      559.44           22        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
	To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
	To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
	The median subrow width (space between blockages) is 50 sites
	and the median cell width is 23 sites. This makes it difficult for
	the legalizer to pack in the cells and can result in high
	displacements and long runtimes.
Please look for the GIF files that are written out at the end of
	legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
	The median subrow width (space between blockages) is 50 sites
	and the median cell width is 23 sites. This makes it difficult for
	the legalizer to pack in the cells and can result in high
	displacements and long runtimes.
Please look for the GIF files that are written out at the end of
	legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/counter_SITE_unit.002-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/counter_SITE_unit.002-0002-colored_displacements.gif'.
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     22
number of references:                10
number of site rows:                  7
number of locations attempted:      341
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          22 (182 total sites)
avg row height over cells:        3.330 um
rms cell displacement:            1.014 um ( 0.30 row height)
rms weighted cell displacement:   1.014 um ( 0.30 row height)
max cell displacement:            1.754 um ( 0.53 row height)
avg cell displacement:            0.878 um ( 0.26 row height)
avg weighted cell displacement:   0.878 um ( 0.26 row height)
number of cells moved:               22
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U35 (sky130_fd_sc_hs__nand2_1)
  Input location: (2.853,18.344)
  Legal location: (2.4,16.65)
  Displacement:   1.754 um ( 0.53 row height)
Cell: value_reg_0_ (sky130_fd_sc_hs__sdfxtp_1)
  Input location: (9.098,4.973)
  Legal location: (9.12,3.33)
  Displacement:   1.643 um ( 0.49 row height)
Cell: U30 (sky130_fd_sc_hs__a21oi_1)
  Input location: (22.356,11.729)
  Legal location: (22.56,13.32)
  Displacement:   1.604 um ( 0.48 row height)
Cell: U37 (sky130_fd_sc_hs__o2bb2ai_1)
  Input location: (6.406,18.699)
  Legal location: (6.24,19.98)
  Displacement:   1.292 um ( 0.39 row height)
Cell: value_reg_3_ (sky130_fd_sc_hs__sdfxtp_1)
  Input location: (10.578,18.754)
  Legal location: (10.56,19.98)
  Displacement:   1.226 um ( 0.37 row height)
Cell: U24 (sky130_fd_sc_hs__nand2_1)
  Input location: (22.628,22.131)
  Legal location: (22.56,23.31)
  Displacement:   1.181 um ( 0.35 row height)
Cell: clk_gate_value_reg/latch (sky130_fd_sc_hs__sdlclkp_1)
  Input location: (2.052,8.844)
  Legal location: (1.92,9.99)
  Displacement:   1.154 um ( 0.35 row height)
Cell: value_reg_2_ (sky130_fd_sc_hs__sdfxtp_1)
  Input location: (10.443,14.252)
  Legal location: (10.56,13.32)
  Displacement:   0.939 um ( 0.28 row height)
Cell: U25 (sky130_fd_sc_hs__nor2_1)
  Input location: (15.317,23.271)
  Legal location: (14.4,23.31)
  Displacement:   0.918 um ( 0.28 row height)
Cell: U34 (sky130_fd_sc_hs__nor2_1)
  Input location: (2.251,22.615)
  Legal location: (2.4,23.31)
  Displacement:   0.711 um ( 0.21 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 0 
Moved 22 out of 22 cells, ratio = 1.000000
Total displacement = 18.523001(um)
Max displacement = 2.147000(um), U35 (2.853000, 18.344000, 0) => (2.400000, 16.650000, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      0.14(um)
  0 ~  20% cells displacement <=      0.35(um)
  0 ~  30% cells displacement <=      0.43(um)
  0 ~  40% cells displacement <=      0.43(um)
  0 ~  50% cells displacement <=      0.65(um)
  0 ~  60% cells displacement <=      0.84(um)
  0 ~  70% cells displacement <=      1.05(um)
  0 ~  80% cells displacement <=      1.25(um)
  0 ~  90% cells displacement <=      1.45(um)
  0 ~ 100% cells displacement <=      2.15(um)
Information: The net parasitics of block counter are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/place_opt.design'. (TIM-125)
Information: Design Average RC for design counter  (NEX-011)
Information: r = 0.452185 ohm/um, via_r = 1.659292 ohm/cut, c = 0.136319 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.925093 ohm/um, via_r = 1.732552 ohm/cut, c = 0.109143 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'counter'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Ending place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2023-09-06 15:30:02 / Session: 0.02 hr / Command: 0.00 hr / Memory: 864 MB (FLW-8100)


Information: Ending place_opt / final_place (FLW-8001)
Information: Time: 2023-09-06 15:30:02 / Session: 0.02 hr / Command: 0.00 hr / Memory: 864 MB (FLW-8100)

Information: Starting place_opt / final_opto (FLW-8000)
Information: Time: 2023-09-06 15:30:02 / Session: 0.02 hr / Command: 0.00 hr / Memory: 864 MB (FLW-8100)

Place-opt optimization Phase 30 Iter  1         0.00        0.00      0.00         0        290.91    22821.02          22              0.02       863
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'mode_norm.fast.RCmin_bc'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'mode_norm.slow.RCmax'. (OPT-909)
Information: The net parasitics of block counter are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/place_opt.design'. (TIM-125)
Information: Design Average RC for design counter  (NEX-011)
Information: r = 0.452185 ohm/um, via_r = 1.659292 ohm/cut, c = 0.136319 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.925093 ohm/um, via_r = 1.732552 ohm/cut, c = 0.109143 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1920 3330) (25920 26640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'counter'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running final optimization step.

Information: Starting place_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2023-09-06 15:30:04 / Session: 0.02 hr / Command: 0.00 hr / Memory: 864 MB (FLW-8100)

Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0000 seconds to build cellmap data
Total 0.0000 seconds to load 22 cell instances into cellmap
Moveable cells: 22; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.9709, cell height 3.3300, cell area 13.2231 for total 22 placed and application fixed cells
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
Total 0.0000 seconds to load 22 cell instances into cellmap
Moveable cells: 22; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.9709, cell height 3.3300, cell area 13.2231 for total 22 placed and application fixed cells
Place-opt optimization Phase 33 Iter  1         0.00        0.00      0.00         0        290.91    22821.02          22              0.02       863
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Place-opt optimization Phase 34 Iter  1         0.00        0.00      0.00         0        290.91    22821.02          22              0.02       863
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.fast.RCmin, tran factor=0.4164 (0.3445 / 0.8274)
corner=mode_norm.fast.RCmin_bc, tran factor=0.4164 (0.3445 / 0.8274)
bmap: stepx = 16650
Place-opt optimization Phase 34 Iter  2         0.00        0.00      0.00         0        290.91    22821.02          22              0.02       863

CCL: Total Usage Adjustment : 1
INFO: Derive row count 2 from GR congestion map (9/4)
INFO: Derive col count 2 from GR congestion map (9/4)
Convert timing mode ...
Place-opt optimization Phase 35 Iter  1         0.00        0.00      0.00         0        290.91    22821.02          22              0.02       863
Number of Site types in the design = 1
INFO: Activating hold scenarios prior to CUS.
Information: CCD will use corner mode_norm.slow.RCmax for honoring max prepone/postpone limits
Uskew Characterizer: corner: mode_norm.fast.RCmin_bc, scalingFactor: 0.463
Uskew Characterizer: corner: mode_norm.slow.RCmax, scalingFactor: 1.000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'mode_norm.fast.RCmin_bc'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'mode_norm.slow.RCmax'. (OPT-909)
INFO: Deactivating hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 35 Iter  2         0.00        0.00      0.00         0        290.91    22821.02          22              0.02       863
Place-opt optimization Phase 35 Iter  3         0.00        0.00      0.00         0        290.91    22821.02          22              0.02       863
Place-opt optimization Phase 35 Iter  4         0.00        0.00      0.00         0        290.91    22821.02          22              0.02       863
Place-opt optimization Phase 35 Iter  5         0.00        0.00      0.00         0        290.91    22821.02          22              0.02       863
Number of Site types in the design = 1
INFO: Activating hold scenarios prior to CUS.
Information: CCD will use corner mode_norm.slow.RCmax for honoring max prepone/postpone limits
Uskew Characterizer: corner: mode_norm.fast.RCmin_bc, scalingFactor: 0.463
Uskew Characterizer: corner: mode_norm.slow.RCmax, scalingFactor: 1.000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'mode_norm.fast.RCmin_bc'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'mode_norm.slow.RCmax'. (OPT-909)
INFO: Deactivating hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 35 Iter  6         0.00        0.00      0.00         0        290.91    22821.02          22              0.02       863
Corner Scaling is off, multiplier is 1.000000
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.fast.RCmin, tran factor=0.4164 (0.3445 / 0.8274)
corner=mode_norm.fast.RCmin_bc, tran factor=0.4164 (0.3445 / 0.8274)
bmap: stepx = 16650
Place-opt optimization Phase 35 Iter  7         0.00        0.00      0.00         0        290.91    22821.02          22              0.02       863
Place-opt optimization Phase 35 Iter  8         0.00        0.00      0.00         0        290.91    22821.02          22              0.02       863
Place-opt optimization Phase 35 Iter  9         0.00        0.00      0.00         0        290.91    22821.02          22              0.02       863
Place-opt optimization Phase 35 Iter 10         0.00        0.00      0.00         0        290.91    22821.02          22              0.02       863
Place-opt optimization Phase 35 Iter 11         0.00        0.00      0.00         0        290.91    22821.02          22              0.02       863
Place-opt optimization Phase 35 Iter 12         0.00        0.00      0.00         0        290.91    22821.02          22              0.02       863
Place-opt optimization Phase 35 Iter 13         0.00        0.00      0.00         0        290.91    22821.02          22              0.02       863
Number of Site types in the design = 1
INFO: Activating hold scenarios prior to CUS.
Information: CCD will use corner mode_norm.slow.RCmax for honoring max prepone/postpone limits
Uskew Characterizer: corner: mode_norm.fast.RCmin_bc, scalingFactor: 0.463
Uskew Characterizer: corner: mode_norm.slow.RCmax, scalingFactor: 1.000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'mode_norm.fast.RCmin_bc'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'mode_norm.slow.RCmax'. (OPT-909)
INFO: Deactivating hold scenarios after CUS.
Number of Site types in the design = 1

CCL: Total Usage Adjustment : 1
INFO: Derive row count 2 from GR congestion map (9/4)
INFO: Derive col count 2 from GR congestion map (9/4)
Convert timing mode ...
Place-opt optimization Phase 36 Iter  1         0.00        0.00      0.00         0        290.91    22821.02          22              0.02       863
Corner Scaling is off, multiplier is 1.000000
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.fast.RCmin, tran factor=0.4164 (0.3445 / 0.8274)
corner=mode_norm.fast.RCmin_bc, tran factor=0.4164 (0.3445 / 0.8274)
bmap: stepx = 16650
Place-opt optimization Phase 36 Iter  2         0.00        0.00      0.00         0        290.91    22821.02          22              0.02       863
Place-opt optimization Phase 36 Iter  3         0.00        0.00      0.00         0        290.91    22821.02          22              0.02       863
Place-opt optimization Phase 36 Iter  4         0.00        0.00      0.00         0        290.91    22821.02          22              0.02       863
Place-opt optimization Phase 36 Iter  5         0.00        0.00      0.00         0        290.91    22821.02          22              0.02       863
Place-opt optimization Phase 36 Iter  6         0.00        0.00      0.00         0        290.91    22821.02          22              0.02       863

Disable clock slack update for ideal clocks
Place-opt optimization Phase 37 Iter  1         0.00        0.00      0.00         0        290.91    22821.02          22              0.02       863
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 38 Iter  1         0.00        0.00      0.00         0        290.91    22821.02          22              0.02       863
CCL: Total Usage Adjustment : 1
INFO: Derive row count 2 from GR congestion map (9/4)
INFO: Derive col count 2 from GR congestion map (9/4)
Convert timing mode ...
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                         57.5          0.0               32               32           0
met1                         88.7          5.8                0                0           0
met3                        184.6          5.8                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 39 Iter  1         0.00        0.00      0.00         0        290.91    22821.02          22              0.02       863

Disable clock slack update for ideal clocks
Place-opt optimization Phase 40 Iter  1         0.00        0.00      0.00         0        290.91    22821.02          22              0.02       863
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 41 Iter  1         0.00        0.00      0.00         0        290.91    22821.02          22              0.02       863

Place-opt optimization Phase 42 Iter  1         0.00        0.00      0.00         0        290.91    22821.02          22              0.02       863
INFO: total number of constant pins: 0

Place-opt optimization Phase 43 Iter  1         0.00        0.00      0.00         0        290.91    22821.02          22              0.02       863
Number of feedthrough buffers added 0

Place-opt optimization Phase 44 Iter  1         0.00        0.00      0.00         0        290.91    22821.02          22              0.02       863

Information: Ending place_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2023-09-06 15:30:07 / Session: 0.02 hr / Command: 0.01 hr / Memory: 864 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2023-09-06 15:30:07 / Session: 0.02 hr / Command: 0.01 hr / Memory: 864 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :     70 s ( 0.02 hr) ELAPSE :     62 s ( 0.02 hr) MEM-PEAK :   863 Mb
END_FUNC : legalize_placement_pre_run_core CPU :     70 s ( 0.02 hr) ELAPSE :     62 s ( 0.02 hr) MEM-PEAK :   863 Mb
Place-opt optimization Phase 47 Iter  1         0.00        0.00      0.00         0        290.91    22821.02          22              0.02       863
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer li1: cached 0 shapes out of 0 total shapes.
Layer met1: cached 0 shapes out of 8 total shapes.
Layer met2: cached 0 shapes out of 0 total shapes.
Cached 16 vias out of 26 total vias.

Legalizing Top Level Design counter ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
Information: Creating classic rule checker.
=====> Processed 10 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      559.44           22        Yes DEFAULT_VA

Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
	The median subrow width (space between blockages) is 50 sites
	and the median cell width is 23 sites. This makes it difficult for
	the legalizer to pack in the cells and can result in high
	displacements and long runtimes.
Please look for the GIF files that are written out at the end of
	legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
	The median subrow width (space between blockages) is 50 sites
	and the median cell width is 23 sites. This makes it difficult for
	the legalizer to pack in the cells and can result in high
	displacements and long runtimes.
Please look for the GIF files that are written out at the end of
	legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/counter_SITE_unit.003-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/counter_SITE_unit.003-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     22
number of references:                10
number of site rows:                  7
number of locations attempted:      325
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          22 (182 total sites)
avg row height over cells:        3.330 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U25 (sky130_fd_sc_hs__nor2_1)
  Input location: (14.4,23.31)
  Legal location: (14.4,23.31)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U22 (sky130_fd_sc_hs__nor2_1)
  Input location: (22.56,9.99)
  Legal location: (22.56,9.99)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U38 (sky130_fd_sc_hs__nand2_1)
  Input location: (3.84,16.65)
  Legal location: (3.84,16.65)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U36 (sky130_fd_sc_hs__nand2_1)
  Input location: (15.84,23.31)
  Legal location: (15.84,23.31)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U30 (sky130_fd_sc_hs__a21oi_1)
  Input location: (22.56,13.32)
  Legal location: (22.56,13.32)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U35 (sky130_fd_sc_hs__nand2_1)
  Input location: (2.4,16.65)
  Legal location: (2.4,16.65)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U27 (sky130_fd_sc_hs__nand2_1)
  Input location: (3.36,19.98)
  Legal location: (3.36,19.98)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U24 (sky130_fd_sc_hs__nand2_1)
  Input location: (22.56,23.31)
  Legal location: (22.56,23.31)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U23 (sky130_fd_sc_hs__inv_1)
  Input location: (23.04,16.65)
  Legal location: (23.04,16.65)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U34 (sky130_fd_sc_hs__nor2_1)
  Input location: (2.4,23.31)
  Legal location: (2.4,23.31)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block counter are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/place_opt.design'. (TIM-125)
Information: Design Average RC for design counter  (NEX-011)
Information: r = 0.452185 ohm/um, via_r = 1.659292 ohm/cut, c = 0.136319 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.925093 ohm/um, via_r = 1.732552 ohm/cut, c = 0.109143 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'counter'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2023-09-06 15:30:09 / Session: 0.02 hr / Command: 0.01 hr / Memory: 864 MB (FLW-8100)

Information: Starting place_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2023-09-06 15:30:09 / Session: 0.02 hr / Command: 0.01 hr / Memory: 864 MB (FLW-8100)
INFO: Enabled CLO at stage after_LGL1.

Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First route_opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0000 seconds to build cellmap data
Total 0.0000 seconds to load 22 cell instances into cellmap
Moveable cells: 22; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.9709, cell height 3.3300, cell area 13.2231 for total 22 placed and application fixed cells
Place-opt optimization Phase 51 Iter  1         0.00        0.00      0.00         0        290.91    22821.02          22              0.02       863
CCL: Total Usage Adjustment : 1
INFO: Derive row count 2 from GR congestion map (9/4)
INFO: Derive col count 2 from GR congestion map (9/4)
Convert timing mode ...
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                         57.5          0.0               32               32           0
met1                         88.7          5.8                0                0           0
met3                        184.6          5.8                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 52 Iter  1         0.00        0.00      0.00         0        290.91    22821.02          22              0.02       863
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 52 Iter  2         0.00        0.00      0.00         0        290.91    22821.02          22              0.02       863

CCL: Total Usage Adjustment : 1
INFO: Derive row count 2 from GR congestion map (9/4)
INFO: Derive col count 2 from GR congestion map (9/4)
Convert timing mode ...
INFO: Enabling move Inst Tracker for  delay3-Wlb-Tb step. 
Place-opt optimization Phase 53 Iter  1         0.00        0.00      0.00         0        290.91    22821.02          22              0.02       863
Place-opt optimization Phase 53 Iter  2         0.00        0.00      0.00         0        290.91    22821.02          22              0.02       863
Place-opt optimization Phase 53 Iter  3         0.00        0.00      0.00         0        290.91    22821.02          22              0.02       863
Corner Scaling is off, multiplier is 1.000000
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.fast.RCmin, tran factor=0.4164 (0.3445 / 0.8274)
corner=mode_norm.fast.RCmin_bc, tran factor=0.4164 (0.3445 / 0.8274)
bmap: stepx = 16650
Place-opt optimization Phase 53 Iter  4         0.00        0.00      0.00         0        290.91    22821.02          22              0.02       863
Place-opt optimization Phase 53 Iter  5         0.00        0.00      0.00         0        290.91    22821.02          22              0.02       863

Place-opt optimization Phase 54 Iter  1         0.00        0.00      0.00         0        290.91    22821.02          22              0.02       863

Place-opt optimization Phase 55 Iter  1         0.00        0.00      0.00         0        290.91    22821.02          22              0.02       863
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.fast.RCmin, tran factor=0.4164 (0.3445 / 0.8274)
corner=mode_norm.fast.RCmin_bc, tran factor=0.4164 (0.3445 / 0.8274)
bmap: stepx = 16650
Place-opt optimization Phase 55 Iter  2         0.00        0.00      0.00         0        290.91    22821.02          22              0.02       863

Information: Ending place_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2023-09-06 15:30:09 / Session: 0.02 hr / Command: 0.01 hr / Memory: 864 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2023-09-06 15:30:09 / Session: 0.02 hr / Command: 0.01 hr / Memory: 864 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :     71 s ( 0.02 hr) ELAPSE :     63 s ( 0.02 hr) MEM-PEAK :   863 Mb
INFO: Turning Off CLO .
END_FUNC : legalize_placement_pre_run_core CPU :     71 s ( 0.02 hr) ELAPSE :     63 s ( 0.02 hr) MEM-PEAK :   863 Mb
Place-opt optimization Phase 58 Iter  1         0.00        0.00      0.00         0        290.91    22821.02          22              0.02       863
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer li1: cached 0 shapes out of 0 total shapes.
Layer met1: cached 0 shapes out of 8 total shapes.
Layer met2: cached 0 shapes out of 0 total shapes.
Cached 16 vias out of 26 total vias.

Legalizing Top Level Design counter ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0000 seconds to build cellmap data
Information: Creating classic rule checker.
=====> Processed 10 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      559.44           22        Yes DEFAULT_VA

Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
	The median subrow width (space between blockages) is 50 sites
	and the median cell width is 23 sites. This makes it difficult for
	the legalizer to pack in the cells and can result in high
	displacements and long runtimes.
Please look for the GIF files that are written out at the end of
	legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
	The median subrow width (space between blockages) is 50 sites
	and the median cell width is 23 sites. This makes it difficult for
	the legalizer to pack in the cells and can result in high
	displacements and long runtimes.
Please look for the GIF files that are written out at the end of
	legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/counter_SITE_unit.004-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/counter_SITE_unit.004-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     22
number of references:                10
number of site rows:                  7
number of locations attempted:      325
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          22 (182 total sites)
avg row height over cells:        3.330 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U25 (sky130_fd_sc_hs__nor2_1)
  Input location: (14.4,23.31)
  Legal location: (14.4,23.31)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U22 (sky130_fd_sc_hs__nor2_1)
  Input location: (22.56,9.99)
  Legal location: (22.56,9.99)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U38 (sky130_fd_sc_hs__nand2_1)
  Input location: (3.84,16.65)
  Legal location: (3.84,16.65)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U36 (sky130_fd_sc_hs__nand2_1)
  Input location: (15.84,23.31)
  Legal location: (15.84,23.31)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U30 (sky130_fd_sc_hs__a21oi_1)
  Input location: (22.56,13.32)
  Legal location: (22.56,13.32)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U35 (sky130_fd_sc_hs__nand2_1)
  Input location: (2.4,16.65)
  Legal location: (2.4,16.65)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U27 (sky130_fd_sc_hs__nand2_1)
  Input location: (3.36,19.98)
  Legal location: (3.36,19.98)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U24 (sky130_fd_sc_hs__nand2_1)
  Input location: (22.56,23.31)
  Legal location: (22.56,23.31)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U23 (sky130_fd_sc_hs__inv_1)
  Input location: (23.04,16.65)
  Legal location: (23.04,16.65)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U34 (sky130_fd_sc_hs__nor2_1)
  Input location: (2.4,23.31)
  Legal location: (2.4,23.31)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block counter are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/place_opt.design'. (TIM-125)
Information: Design Average RC for design counter  (NEX-011)
Information: r = 0.452185 ohm/um, via_r = 1.659292 ohm/cut, c = 0.136319 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.925093 ohm/um, via_r = 1.732552 ohm/cut, c = 0.109143 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'counter'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2023-09-06 15:30:10 / Session: 0.02 hr / Command: 0.01 hr / Memory: 864 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
Total 0.0000 seconds to load 22 cell instances into cellmap
Moveable cells: 22; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.9709, cell height 3.3300, cell area 13.2231 for total 22 placed and application fixed cells
Place-opt optimization Phase 60 Iter  1         0.00        0.00      0.00         0        290.91    22821.02          22              0.02       863

Place-opt optimization Phase 61 Iter  1         0.00        0.00      0.00         0        290.91    22821.02          22              0.02       863

Information: Ending place_opt / final_opto (FLW-8001)
Information: Time: 2023-09-06 15:30:10 / Session: 0.02 hr / Command: 0.01 hr / Memory: 864 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1920 3330) (25920 26640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Number of feedthrough buffers added 0
Enable dominated scenarios

Place-opt optimization complete                 0.00        0.00      0.00         0        290.91    22821.02          22              0.02       863
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.106852901496  9.863458599632  6.078125164085  2.744208341123  8.318115704907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  0.965916242557  2.700167433662  3.840452264440  3.750206053169  7.663458942299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.336618509707  5.867628721403  7.173896585364  9.669819999761  7.591487447087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.276990680118  4.570765643844  5.624870008820  7.826857253678  4.759133518263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.488223923660  9.584581459537  2.041729587119  3.921160867338  0.650488782345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.609375366787  8.244482784348  3.504872905451  1.682716012888  7.173433818510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.641504300834  1.017050033394  5.811511866269  5.826730883342  4.349383392435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  2.806305578071  1.265329042081  0.417762513533  1.833872465081  6.448557837188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.553371080450  2.300527292406  0.754687230179  1.961421411696  2.781303441418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.301192299172  7.452717296984  1.902829124529  5.623407259547  7.269363108696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.289459875971  7.540420038386  0.000355517956  5.833784556721  4.754587389445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.223408039271  4.029638304023  9.406661296875  2.789964661318  0.723294514657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.058999141791  7.977179093065  5.095899259611  1.512371470128  7.396892820513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.280812288343  5.817947313888  2.343531322627  0.037326705045  0.494780340392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  3.652834062614  2.530856739620  6.652938908528  4.022497251365  6.796621502757  0.618562711981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394994489711  1.541202787577  9.244471290891  4.051693109534  5.907689219704  1.709512191590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772683894677  2.639834217459  9.532726442775  6.656264509097  9.409795558072  6.136993213139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422527731115  6.784386183814  9.141647025497  1.286695002201  9.569284260313  2.585844602480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055033867149  4.126407522793  5.316639990543  7.270114530810  7.178452560747  1.109985951474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  2.644727003583  9.208483987628  1.495119946745  7.734047317127  4.721421081592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696336740  3.103784709364  1.515702741133  6.158658795987  6.976679513737  5.921089680218  9.647382389440  1.463832553161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.289445438746  1.656592121786  3.901793750587  4.312649181556  3.986362940766  1.607814596408  5.274420834112  3.831811660490
7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.096875278996  4.661318072329  4.414657879322  4.787635891811  2.219113510369  6.098555515662  4.270033834169  1.384047206444  0.375020605316  9.766345984229
9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509589  7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372519099  7.335625741387  4.586789963943  2.717381638536  4.966981999976  1.759148834708
7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410021006611  0.129653959428  5.457093655187  3.562489080882  0.782685725367  8.475913441826
3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158167536577  6.740886283773  7.958475236756  6.204174938711  9.392116086733  8.065048968234
5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269005588  3.462991427085  4.824465369237  7.350489270545  1.168271601288  8.717343471851
0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.072170962525  4.751594741769  0.066114321490  1.101722194132  3.581153166626  9.582673088334  2.434938429243
5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  3.135935952135  3.540756345120  1.282694448214  8.126559095001  0.041778231353  3.183387246508  1.644855873718
8.484837311254  8.293680105503  3.867149412422  5.421230531661  0.900762727011  2.330810717845  2.560747110998  5.851474364042  3.276467697943  4.932421693877  0.157391099452  7.230079810043  5.075460703017  9.196142141169  6.278130434141
8.335537515565  0.943790989360  2.913670264254  5.902020920846  4.997847149511  7.746745773404  7.317127472142  1.981592074004  4.433141463713  8.041352498436  1.332173110324  9.745298810491  3.190284992452  9.562340725954  7.726936400869
6.336740310378  4.709364151570  2.741133615647  6.694424697665  0.523956592108  7.480218964738  2.389440146383  2.453161041934  2.160515565780  3.817373024796  3.920909878904  8.754069194631  5.000037531795  6.583378455672  1.475458828944
5.438746165659  2.121786390179  3.750587431046  7.080093398634  3.950985160781  2.396408527442  0.834112383181  1.560490796992  2.502608324646  2.395006413823  7.024304794334  8.402980921205  2.940668109687  5.278996466131  8.072329541465
7.879322478763  5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116795077596  7.847396778622  4.307853805586  8.797734090109  4.509581905961  1.151237147012  8.739689372051
3.551216982783  5.139826811837  2.519099733344  3.640824458676  0.973162271738  9.438536496698  1.999976175914  8.734708776321  0.639326676790  7.806332698313  1.420045119241  0.581711822181  7.234355112262  7.003732670504  5.049478124039
2.817363161398  5.254405441002  1.006611012747  1.858965545707  4.665306356248  7.880882078268  5.725367847591  3.341826354090  2.792637726098  2.365283406261  4.255049564379  7.665210981655  7.402241705136  5.679662150275  7.061856361198
1.344610361814  7.231210715816  7.536577674860  4.182210795845  6.246975620417  2.738711939211  6.086733806504  8.868234594724  5.890240933684  8.439499448971  1.156184169164  4.924464210882  0.405161390953  4.590768921970  4.170951309159
0.006744354660  9.230842681426  9.005588346071  9.326522482444  6.379456735048  7.070545116827  1.601288871734  3.371851099395  6.270837336178  5.277268389467  7.265947312152  6.953299735070  4.665628430909  7.940979555807  2.613699411313
9.776351007217  0.962525475159  4.741769006493  2.220937110170  3.104351358115  1.966626958267  3.088334243493  8.329243502162  1.691831796121  4.242252773111  5.670492509798  1.914181893342  6.128661580220  1.956928426031  3.258584550248
0.255136313593  5.952135354075  6.345120128041  2.347751812653  0.005220004177  6.031353318338  7.246508164485  5.773718848483  7.311254829368  0.105503386714  9.414604643686  0.531680080857  2.727013433081  0.717845256074  7.110998685147
4.364042327646  7.697943493242  1.693877015511  9.998999723005  0.820262507546  8.503017919614  2.141169627813  0.334141833553  7.515565094379  0.989360291367  0.266436691765  0.920865489565  7.149513974674  5.773404731712  7.472142298159
2.074004443314  1.463713804135  2.498436133099  1.019861974527  9.820610319028  2.792452956234  0.725954772693  6.300869633674  0.310378470936  4.151570274113  3.617829760905  4.697684042176  6.592100948021  8.964738238944  0.146383345316
1.041934216051  5.565780381737  3.024796392872  7.777441875404  0.104850500003  5.331795658337  8.455672147545  8.728944543874  6.165659212178  6.390179375058  7.433228809562  3.398653385879  5.160783439640  8.527442083411  2.383181256049
0.796992250260  8.324646239500  6.413823702212  2.693871840296  1.931424294066  6.909687527899  6.466131807232  9.441465787932  2.478763589181  1.221911351036  9.601819442973  9.427020474219  8.138406700644  4.037502060531  6.976634688422
9.962122011679  5.077596784739  6.778622430567  1.704023879771  5.000328450958  9.705961115123  7.147012873968  9.272051355121  6.982783513982  6.811837251909  9.735526465545  4.458695087197  2.271730143853  6.496698199997  6.175914973470
8.776321063932  6.676790780633  2.698313142886  3.018788058179  2.832300723435  3.912262700373  2.670504504947  8.024039281736  3.161398525440  5.441002100661  1.014929286359  5.545726456311  6.356240988088  2.078268572536  7.847591434182
6.354090279263  7.726098236528  3.406261425386  7.463816766529  1.991874740224  9.505136567966  2.150275706185  6.261198134461  0.361814723121  0.715816753657  7.676042519784  0.795864614478  5.620419473871  1.939211608673  3.806504986823
4.594724589024  0.933684843949  9.448971115490  2.068601492444  5.220001040516  9.190953459076  8.921970417095  1.209159000674  4.354660923084  2.681426900558  8.348253033115  2.482463627726  6.735040907054  5.116827160128  8.871734437185

Place-opt final QoR
___________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1        -          -      -   0.0000     0.0000      0
    2   2        -          -      -   0.0000     0.0000      0
    2   3        -          -      -   0.0000     0.0000      0
    2   4        -          -      -   0.0000     0.0000      0
    2   5        -          -      -   0.0000     0.0000      0
    2   6        -          -      -   0.0000     0.0000      0
    2   7        -          -      -   0.0000     0.0000      0
    2   8        -          -      -   0.0000     0.0000      0
    2   9        -          -      -   0.0000     0.0000      0
    2  10        -          -      -   0.0000     0.0000      0
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
    3   9   0.0000     0.0000      0        -          -      -
    3  10   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -          -        -  22821.016
    2   *        -          -        -      -   0.0000     0.0000      0        -          -        -  22821.016
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0          -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  22821.016       290.91         22          0          1
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  22821.016       290.91         22

Place-opt command complete                CPU:    74 s (  0.02 hr )  ELAPSE:    66 s (  0.02 hr )  MEM-PEAK:   863 MB
Place-opt command statistics  CPU=35 sec (0.01 hr) ELAPSED=21 sec (0.01 hr) MEM-PEAK=0.843 GB
Information: Running auto PG connection. (NDM-099)
Information: Ending 'place_opt -from initial_drc' (FLW-8001)
Information: Time: 2023-09-06 15:30:12 / Session: 0.02 hr / Command: 0.01 hr / Memory: 864 MB (FLW-8100)
##########################################################################################
## Post-place_opt customizations
##########################################################################################
if {[file exists [which $TCL_USER_PLACE_OPT_POST_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_PLACE_OPT_POST_SCRIPT]"
	source -echo $TCL_USER_PLACE_OPT_POST_SCRIPT
} elseif {$TCL_USER_PLACE_OPT_POST_SCRIPT != ""} {
	puts "RM-error:TCL_USER_PLACE_OPT_POST_SCRIPT($TCL_USER_PLACE_OPT_POST_SCRIPT) is invalid. Please correct it."
}
## Spare cell insertion after place_opt (Example: templates/place_opt.spare_cell.tcl)
if {[file exists [which $TCL_USER_SPARE_CELL_POST_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_SPARE_CELL_POST_SCRIPT]"
	source $TCL_USER_SPARE_CELL_POST_SCRIPT
} elseif {$TCL_USER_SPARE_CELL_POST_SCRIPT != ""} {
	puts "RM-error: TCL_USER_SPARE_CELL_POST_SCRIPT($TCL_USER_SPARE_CELL_POST_SCRIPT) is invalid. Please correct it."
}
##########################################################################################
## connect_pg_net
##########################################################################################
if {$TCL_USER_CONNECT_PG_NET_SCRIPT != ""} {
	if {[file exists [which $TCL_USER_CONNECT_PG_NET_SCRIPT]]} {
		puts "RM-info: Sourcing [which $TCL_USER_CONNECT_PG_NET_SCRIPT]"
  		source $TCL_USER_CONNECT_PG_NET_SCRIPT
	} else {
		puts "RM-error: TCL_USER_CONNECT_PG_NET_SCRIPT($TCL_USER_CONNECT_PG_NET_SCRIPT) is invalid. Please correct it."
	}
} else {
	connect_pg_net
}
****************************************
Report : Power/Ground Connection Summary
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:30:12 2023
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 22/22
Unconnected nwell pins        22
Ground net VSS                22/22
Unconnected pwell pins        22
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
## Save block
save_block
Information: The command 'save_block' cleared the undo history. (UNDO-016)
Information: Saving block 'counter:counter/place_opt.design'
1
##########################################################################################
## Create abstract and frame
##########################################################################################
## Enabled for hierarchical designs; for bottom and intermediate levels of physical hierarchy
if {$DESIGN_STYLE == "hier"} {
	if {$USE_ABSTRACTS_FOR_POWER_ANALYSIS == "true"} {
		set_app_options -name abstract.annotate_power -value true
	}
	if { $PHYSICAL_HIERARCHY_LEVEL == "bottom" } {
	   	create_abstract -read_only
                create_frame -block_all true
	} elseif { $PHYSICAL_HIERARCHY_LEVEL == "intermediate"} {
            if { $ABSTRACT_TYPE_FOR_MPH_BLOCKS == "nested"} { 
                ## Create nested abstract for the intermediate level of physical hierarchy
	   	create_abstract -read_only
                create_frame -block_all true
            } elseif { $ABSTRACT_TYPE_FOR_MPH_BLOCKS == "flattened"} {
                ## Create flattened abstract for the intermediate level of physical hierarchy
                create_abstract -read_only -preserve_block_instances false
                create_frame -block_all true
            }
	}
}
##########################################################################################
## Report and output
##########################################################################################
if {$REPORT_QOR} {source report_qor.tcl}
RM-info: Running script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

RM-info: Reporting clock tree information and QoR ...

 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
Warning: The scenario mode_norm.fast.RCmin has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
****************************************
Report : clock qor
        -type summary
        -nosplit
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:30:12 2023
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

===========================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin ====
===========================================================

=============================================== Summary Table for Corner mode_norm.fast.RCmin ================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC      Wire
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count    Length
                                                                Count      Area      Area
----------------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin, Scenario: mode_norm.fast.RCmin
clock                                   M,D         4      2        0      0.00     25.57      0.00      0.00         0         0      0.00
----------------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                          4      2        0      0.00     25.57      0.00      0.00         0         0      0.00


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
Warning: The scenario mode_norm.fast.RCmin_bc has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin_bc has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
==============================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin_bc ====
==============================================================

============================================== Summary Table for Corner mode_norm.fast.RCmin_bc ==============================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC      Wire
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count    Length
                                                                Count      Area      Area
----------------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin_bc, Scenario: mode_norm.fast.RCmin_bc
clock                                   M,D         4      2        0      0.00     25.57      0.00      0.00         0         0      0.00
----------------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                          4      2        0      0.00     25.57      0.00      0.00         0         0      0.00


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
===========================================================
==== Summary Reporting for Corner mode_norm.slow.RCmax ====
===========================================================

=============================================== Summary Table for Corner mode_norm.slow.RCmax ================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC      Wire
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count    Length
                                                                Count      Area      Area
----------------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.slow.RCmax, Scenario: mode_norm.slow.RCmax
clock                                   M,D         4      2        0      0.00     25.57      0.00      0.00         0         0      0.00
----------------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                          4      2        0      0.00     25.57      0.00      0.00         0         0      0.00


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
1
Dispatching command : 'report_clock_qor -type latency -show_paths -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.latency
Dispatching command : 'report_clock_qor -type area -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area
Dispatching command : 'report_clock_qor -type structure -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure
Dispatching command : 'report_clock_qor -type drc_violators -all -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.drc_violators
Dispatching command : 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_clock_qor -type latency -show_paths -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.latency'

Completed 'report_clock_qor -type area -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area'

Completed 'report_clock_qor -type structure -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure'

Completed 'report_clock_qor -type drc_violators -all -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.drc_violators'

Completed 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing'

RM-info: Running report_clock_qor -type power ...

RM-info: Reporting timing constraints ...

Dispatching command : 'report_mode -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_mode
Dispatching command : 'report_pvt -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_mode -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_mode'

Completed 'report_pvt -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt'

RM-info: Reporting timing and QoR ...

****************************************
Report : qor
        -summary
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:30:20 2023
****************************************
Information: Timer using 'CRPR'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
mode_norm.slow.RCmax (Setup)           2.14           0.00              0
Design             (Setup)             2.14           0.00              0

mode_norm.fast.RCmin_bc (Hold)          -0.03          -0.04              3
Design             (Hold)             -0.03          -0.04              3
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                            290.91
Cell Area (netlist and physical only):          290.91
Nets with DRC Violations:        0
1
Information: Timer using 'CRPR'. (TIM-050)
****************************************
Report : global timing
        -format { narrow }
        -report_by design
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:30:20 2023
****************************************

No setup violations found.


Hold violations
--------------------------------------------------------------
          Total   reg->reg    in->reg   reg->out    in->out
--------------------------------------------------------------
WNS       -0.03      -0.03       0.00       0.00       0.00
TNS       -0.04      -0.04       0.00       0.00       0.00
NUM           3          3          0          0          0
--------------------------------------------------------------

1
RM-info: Analyzing design violations ...

Information: Starting 'analyze_design_violations' (FLW-8000)
Information: Time: 2023-09-06 15:30:20 / Session: 0.02 hr / Command: 0.00 hr / Memory: 864 MB (FLW-8100)

****************************************
Report : Violation analysis
Design : counter
Block  : counter:counter/place_opt.design
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:30:20 2023
****************************************

START_CMD: analyze_design_violations CPU:     88 s ( 0.02 hr) ELAPSE:     75 s ( 0.02 hr) MEM-PEAK:   863 Mb Wed Sep  6 15:30:20 2023
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1920 3330) (25920 26640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
Total 0.0000 seconds to load 22 cell instances into cellmap
Moveable cells: 22; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.9709, cell height 3.3300, cell area 13.2231 for total 22 placed and application fixed cells
Design utilization is 0.520000

  Start analyzing SETUP violations.

    No setup violation was found. 

END_CMD: analyze_design_violations CPU:     88 s ( 0.02 hr) ELAPSE:     75 s ( 0.02 hr) MEM-PEAK:   863 Mb Wed Sep  6 15:30:20 2023
Information: Ending 'analyze_design_violations' (FLW-8001)
Information: Time: 2023-09-06 15:30:20 / Session: 0.02 hr / Command: 0.00 hr / Memory: 864 MB (FLW-8100)
****************************************
Report : check_mv_design
        -erc_mode
        -voltage_threshold 0
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:30:20 2023
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
Warning: Option '-power_connectivity' is deprecated, use '-all' instead. (CMD-105)
****************************************
Report : check_mv_design
        -power_connectivity
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:30:20 2023
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- PG net rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Power connectivity rule ----------
Warning: PG pin 'value_reg_3_/VPB' is unconnected. (MV-005)
Warning: PG pin 'value_reg_3_/VNB' is unconnected. (MV-005)
Warning: PG pin 'value_reg_2_/VPB' is unconnected. (MV-005)
Warning: PG pin 'value_reg_2_/VNB' is unconnected. (MV-005)
Warning: PG pin 'value_reg_1_/VPB' is unconnected. (MV-005)
Warning: PG pin 'value_reg_1_/VNB' is unconnected. (MV-005)
Warning: PG pin 'U22/VPB' is unconnected. (MV-005)
Warning: PG pin 'U22/VNB' is unconnected. (MV-005)
Warning: PG pin 'U23/VPB' is unconnected. (MV-005)
Warning: PG pin 'U23/VNB' is unconnected. (MV-005)
Warning: PG pin 'U24/VPB' is unconnected. (MV-005)
Warning: PG pin 'U24/VNB' is unconnected. (MV-005)
Warning: PG pin 'U25/VPB' is unconnected. (MV-005)
Warning: PG pin 'U25/VNB' is unconnected. (MV-005)
Warning: PG pin 'U26/VPB' is unconnected. (MV-005)
Warning: PG pin 'U26/VNB' is unconnected. (MV-005)
Warning: PG pin 'U27/VPB' is unconnected. (MV-005)
Warning: PG pin 'U27/VNB' is unconnected. (MV-005)
Warning: PG pin 'U28/VPB' is unconnected. (MV-005)
Warning: PG pin 'U28/VNB' is unconnected. (MV-005)
Information: Message 'MV-005' limit (20) exceeded. Remainder will be suppressed. The limit can be changed with '-max_message_count' option. (MV-079)
Information: Total 44 MV-005 violations. (MV-080)

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 44 warning(s) from check_mv_design. (MV-082)
1
****************************************
Report : check_mv_design
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:30:21 2023
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
Loading cell instances...
Number of Standard Cells: 22
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 6
Number of VDD Vias: 13
Number of VDD Terminals: 4
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 6
Number of VSS Vias: 13
Number of VSS Terminals: 4
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
RM-info: Running report_power ...

RM-info: Reporting design information ...

****************************************
Report : report_utilization
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:30:21 2023
****************************************
Utilization Ratio:			0.5200
Utilization options:
 - Area calculation based on:		site_row of block counter/place_opt
 - Categories of objects excluded:	hard_macros macro_keepouts soft_macros io_cells hard_blockages 
Total Area:				559.4400
Total Capacity Area:			559.4400
Total Area of cells:			290.9088
Area of excluded objects:
 - hard_macros         :		0.0000
 - macro_keepouts      :		0.0000
 - soft_macros         :		0.0000
 - io_cells            :		0.0000
 - hard_blockages      :		0.0000

Utilization of site-rows with:
 - Site 'unit':				0.5200

0.5200
RM-info: Checking design issues ...

RM-info: Reporting units ...

RM-info: Reporting non-default app option settings ...


Running global router for congestion map ...
Info: Set app option 'route.global.deterministic' to on

Generating Timing information  
Design  Scenario mode_norm.slow.RCmax (Mode mode_norm.slow.RCmax Corner mode_norm.slow.RCmax)
Generating Timing information  ... Done
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 3861 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.timing_driven                                    :	 true                

Begin global routing.
Cell Min-Routing-Layer = li1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd1_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd1_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s2s_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s2s_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s4s_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s4s_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s6s_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s6s_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd1_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd1_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd1_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd1_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_8, pin VNB) on layer pwell. (ZRT-030)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.960 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 6.10 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   11  Alloctr   12  Proc    0 
[End of Read DB] Total (MB): Used   19  Alloctr   20  Proc 3861 
Loading timing information to the router from design
Timing information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,27.84,29.97)
Number of routing layers = 6
layer li1, dir Ver, min width = 0.17, min space = 0.17 pitch = 0.48
layer met1, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.37
layer met2, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.48
layer met3, dir Hor, min width = 0.3, min space = 0.3 pitch = 0.74
layer met4, dir Ver, min width = 0.3, min space = 0.3 pitch = 0.96
layer met5, dir Hor, min width = 1.6, min space = 1.6 pitch = 3.33
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   19  Alloctr   20  Proc 3861 
Net statistics:
Total number of nets     = 34
Number of nets to route  = 32
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   19  Alloctr   20  Proc 3861 
Average gCell capacity  2.56	 on layer (1)	 li1
Average gCell capacity  6.43	 on layer (2)	 met1
Average gCell capacity  6.27	 on layer (3)	 met2
Average gCell capacity  4.44	 on layer (4)	 met3
Average gCell capacity  2.67	 on layer (5)	 met4
Average gCell capacity  0.44	 on layer (6)	 met5
Average number of tracks per gCell 6.56	 on layer (1)	 li1
Average number of tracks per gCell 9.11	 on layer (2)	 met1
Average number of tracks per gCell 6.56	 on layer (3)	 met2
Average number of tracks per gCell 4.67	 on layer (4)	 met3
Average number of tracks per gCell 3.33	 on layer (5)	 met4
Average number of tracks per gCell 1.11	 on layer (6)	 met5
Number of gCells = 486
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   20  Alloctr   21  Proc 3861 
Net Count 32, Total HPWL 42 microns
HPWL   0 ~  100 microns: Net Count       32	Total HPWL         42 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL          0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL          0 microns
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   20  Alloctr   21  Proc 3861 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc   64 
[End of Blocked Pin Detection] Total (MB): Used  196  Alloctr  197  Proc 3925 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  196  Alloctr  197  Proc 3925 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (0.62%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (1.23%)
Initial. li1        Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (1.23%)
Initial. met1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
li1      97.5 1.23 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.23 0.00 0.00 0.00
met1     55.5 11.1 0.00 11.1 0.00 6.17 9.88 0.00 6.17 0.00 0.00 0.00 0.00 0.00
met2     51.8 20.9 20.9 0.00 4.94 1.23 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met3     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met4     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    84.1 5.56 3.50 1.85 0.82 1.23 1.65 0.00 1.03 0.00 0.21 0.00 0.00 0.00


Initial. Total Wire Length = 369.06
Initial. Layer li1 wire length = 21.66
Initial. Layer met1 wire length = 180.59
Initial. Layer met2 wire length = 166.81
Initial. Layer met3 wire length = 0.00
Initial. Layer met4 wire length = 0.00
Initial. Layer met5 wire length = 0.00
Initial. Total Number of Contacts = 127
Initial. Via L1M1_PR count = 77
Initial. Via M1M2_PR count = 50
Initial. Via M2M3_PR count = 0
Initial. Via M3M4_PR count = 0
Initial. Via M4M5_PR count = 0
Initial. completed.

Start GR phase 1
Wed Sep  6 15:30:22 2023
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  196  Alloctr  197  Proc 3925 
Number of partitions: 1 (1 x 1)
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (0.62%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (1.23%)
phase1. li1        Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (1.23%)
phase1. met1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
li1      97.5 1.23 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.23 0.00 0.00 0.00
met1     55.5 11.1 0.00 11.1 0.00 6.17 9.88 0.00 6.17 0.00 0.00 0.00 0.00 0.00
met2     51.8 20.9 20.9 0.00 4.94 1.23 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met3     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met4     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    84.1 5.56 3.50 1.85 0.82 1.23 1.65 0.00 1.03 0.00 0.21 0.00 0.00 0.00


phase1. Total Wire Length = 369.06
phase1. Layer li1 wire length = 21.66
phase1. Layer met1 wire length = 180.59
phase1. Layer met2 wire length = 166.81
phase1. Layer met3 wire length = 0.00
phase1. Layer met4 wire length = 0.00
phase1. Layer met5 wire length = 0.00
phase1. Total Number of Contacts = 127
phase1. Via L1M1_PR count = 77
phase1. Via M1M2_PR count = 50
phase1. Via M2M3_PR count = 0
phase1. Via M3M4_PR count = 0
phase1. Via M4M5_PR count = 0
phase1. completed.

Start GR phase 2
Wed Sep  6 15:30:22 2023
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  196  Alloctr  197  Proc 3925 
Number of partitions: 1 (1 x 1)
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (0.62%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (1.23%)
phase2. li1        Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (1.23%)
phase2. met1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
li1      97.5 1.23 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.23 0.00 0.00 0.00
met1     55.5 11.1 0.00 14.8 0.00 11.1 7.41 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met2     51.8 20.9 20.9 0.00 4.94 1.23 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met3     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met4     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    84.1 5.56 3.50 2.47 0.82 2.06 1.23 0.00 0.00 0.00 0.21 0.00 0.00 0.00


phase2. Total Wire Length = 369.05
phase2. Layer li1 wire length = 21.66
phase2. Layer met1 wire length = 180.59
phase2. Layer met2 wire length = 166.81
phase2. Layer met3 wire length = 0.00
phase2. Layer met4 wire length = 0.00
phase2. Layer met5 wire length = 0.00
phase2. Total Number of Contacts = 127
phase2. Via L1M1_PR count = 77
phase2. Via M1M2_PR count = 50
phase2. Via M2M3_PR count = 0
phase2. Via M3M4_PR count = 0
phase2. Via M4M5_PR count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc   64 
[End of Whole Chip Routing] Total (MB): Used  196  Alloctr  197  Proc 3925 
Number of partitions: 1 (1 x 1)

Congestion utilization per direction:
Average vertical track utilization   =  7.52 %
Peak    vertical track utilization   = 40.00 %
Average horizontal track utilization = 11.45 %
Peak    horizontal track utilization = 45.45 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  196  Alloctr  197  Proc 3925 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  188  Alloctr  189  Proc   64 
[GR: Done] Total (MB): Used  196  Alloctr  197  Proc 3925 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used  -11  Alloctr  -11  Proc    0 
[DBOUT] Total (MB): Used   36  Alloctr   37  Proc 3925 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc   64 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 3925 

****************************************
Report : congestion
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:30:22 2023
****************************************

Layer     |    overflow     |              # GRCs has
Name      |  total  |  max  | overflow (%)      | max overflow
---------------------------------------------------------------
li1       |       1 |     1 |       1  ( 1.23%) |       1
met1      |       0 |     0 |       0  ( 0.00%) |       0
met2      |       0 |     0 |       0  ( 0.00%) |       0
met3      |       0 |     0 |       0  ( 0.00%) |       0
met4      |       0 |     0 |       0  ( 0.00%) |       0
met5      |       0 |     0 |       0  ( 0.00%) |       0
---------------------------------------------------------------
Both Dirs |       1 |     1 |       1  ( 0.62%) |       1
H routing |       0 |     0 |       0  ( 0.00%) |       0
V routing |       1 |     1 |       1  ( 1.23%) |       1

1
To restart the GUI, type 'gui_start'.
RM-info: Completed script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

print_message_info -ids * -summary

Id             Severity         Limit    Occurrences   Suppressed
--------------------------------------------------------------------
ATR-012         Warning             0              3            0
CMD-105         Warning             0              1            0
CTS-038         Warning             0              6            0
CTS-101     Information             0              8            0
CTS-103     Information             0             10            0
CTS-107     Information             0              8            0
CTS-124     Information             0              1            0
CTS-126     Information             0              1            0
CTS-127     Information             0              1            0
CTS-956         Warning             0              3            0
DES-028     Information             0              1            0
FILE-007    Information             0              2            0
FLW-2892        Warning             0              3            0
FLW-8000    Information             0             21            0
FLW-8001    Information             0             21            0
FLW-8100    Information             0             42            0
LNK-040     Information             0              1            0
MSG-3401    Information             0              8            1
MV-005          Warning             0             20            0
MV-079      Information             0              1            0
MV-080      Information             0              1            0
MV-082      Information             0              3            0
NDM-099     Information             0              3            0
NDMUI-669       Warning             0              3            0
NEX-011     Information             0             11            0
NEX-017     Information             0             22            0
NEX-022     Information             0             14            0
OPT-055     Information             0              2            0
OPT-067     Information             0              8            0
OPT-070         Warning             0              9            0
OPT-902         Warning             0             15            0
OPT-909     Information             0             26            0
PLACE-027   Information             0              7            0
PLACE-030   Information             0              3            0
PLACE-098   Information             0              7            0
POW-005     Information            10              1            0
POW-009         Warning            10              2            0
POW-024     Information            10              2            0
POW-052     Information            10              2            0
PVT-032     Information             0              8            0
SEL-004         Warning             0              1            0
TIM-050     Information             0              4            0
TIM-111     Information             0             14            0
TIM-112     Information             0             14            0
TIM-123     Information             0             10            0
TIM-125     Information             0             11            0
TIM-126     Information             0              1            0
TIM-127     Information             0              1            0
UIC-058         Warning             0              3            0
UNDO-016    Information             0              2            0
ZRT-026         Warning             0              4            0
ZRT-030         Warning             0            290            0
ZRT-444     Information             0              4            0
ZRT-613     Information             0              1            0
ZRT-703     Information             0              4            0
ZRT-706     Information             0              4            0
ZRT-707     Information             0              4            0

Diagnostics summary: 360 warnings, 320 informationals
echo [exec date +%s] > place_opt 
exit
Maximum memory usage for this session: 927.55 MB
Maximum memory usage for this session including child processes: 1209.59 MB
CPU usage for this session:     93 seconds (  0.03 hours)
Elapsed time for this session:     99 seconds (  0.03 hours)
Thank you for using IC Compiler II.
date +%s > clock_opt_cts.begin
icc2_shell  -f ./rm_icc2_pnr_scripts/clock_opt_cts.tcl | tee -i logs_icc2/clock_opt_cts.log



                              IC Compiler II (TM)

                Version S-2021.06-SP3 for linux64 - Oct 12, 2021
  This release has significant feature enhancements. Please review the Release
                       Notes associated with this release.

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
 
##########################################################################################
# Tool: IC Compiler II
# Script: clock_opt_cts.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_pnr_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_setup/icc2_pnr_setup.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: icc2_pnr_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_common_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_setup/icc2_common_setup.tcl

set TECH_HOME "/mnt/coe/workspace/ece/ece720-common/tech"
set DCRM_RESULTS_DIR "../dcrm/results"
##########################################################################################
# Tool: IC Compiler II
# Script: icc2_common_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
##########################################################################################
## Required variables
## These variables must be correctly filled in for the flow to run properly
##########################################################################################
set DESIGN_NAME 		"counter" ;# Required; name of the design to be worked on; also used as the block name when scripts save or copy a block
set LIBRARY_SUFFIX		"" ;# Suffix for the design library name ; default is unspecified   
set DESIGN_LIBRARY 		"${DESIGN_NAME}${LIBRARY_SUFFIX}" ;# Name of the design library; default is ${DESIGN_NAME}${LIBRARY_SUFFIX}
set REFERENCE_LIBRARY 		"${TECH_HOME}/google/icc2libprep/sky130_fd_sc_hs/icc2_cell_lib/sky130_fd_sc_hs.ndm"	;# Required; a list of reference libraries for the design library.
;#	for library configuration flow (LIBRARY_CONFIGURATION_FLOW set to true below): 
;#		- specify the list of physical source files to be used for library configuration during create_lib
;# 	for hierarchical designs using bottom-up flows: include subblock design libraries in the list;
;# 	for hierarchical designs using ETMs: include the ETM library in the list.
;# 		- If unpack_rm_dirs.pl is used to create dir structures for hierarchical designs, 
;#		  in order to transition between hierarchical DP and hierarchical PNR flows properly, 
;#		  absolute paths are a requirement.
set COMPRESS_LIBS               "false" ;# Save libs as compressed NDM; only used in DP.
set VERILOG_NETLIST_FILES	"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.v"	;# Verilog netlist files;
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set UPF_FILE 			""	;# A UPF file
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#          for hierarchical designs using ETMs, load the block upf file
;#          for each sub-block linked to ETM, include the following line in the UPF_FILE 
;#              load_upf block.upf -scope block_instance_name
set UPF_SUPPLEMENTAL_FILE	""      ;# The supplemental UPF file. Only needed if you are running golden UPF flow, in which case, you need both UPF_FILE and this.
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#	    If UPF_SUPPLEMENTAL_FILE is specified, scripts assume golden UPF flow. load_upf and save_upf commands will be different.	
set TCL_PARASITIC_SETUP_FILE	""	;# Specify a Tcl script to read in your TLU+ files by using the read_parasitic_tech command;
;# refer to the example in templates/init_design.read_parasitic_tech_example.tcl 
set TCL_MCMM_SETUP_FILE		"${DCRM_RESULTS_DIR}/ICC2_files/${DESIGN_NAME}.MCMM/top.tcl"	;# Specify a Tcl script to create your corners, modes, scenarios and load respective constraints;
;# two examples are provided in templates/: 
;# init_design.mcmm_example.explicit.tcl: provide mode, corner, and scenario constraints; create modes, corners, 
;# and scenarios; source mode, corner, and scenario constraints, respectively 
;# init_design.mcmm_example.auto_expanded.tcl: provide constraints for the scenarios; create modes, corners, 
;# and scenarios; source scenario constraints which are then expanded to associated modes and corners
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set TECH_FILE 			"${TECH_HOME}/google/milkyway/sky130_fd_sc_hs/sky130_fd_sc_hs.tf" 	;# A technology file; TECH_FILE and TECH_LIB are mutually exclusive ways to specify technology information; 
;# TECH_FILE is recommended, although TECH_LIB is also supported in ICC2 RM. 
set TECH_LIB			""	;# Specify the reference library to be used as a dedicated technology library;
;# as a best practice, please list it as the first library in the REFERENCE_LIBRARY list 
set TECH_LIB_INCLUDES_TECH_SETUP_INFO true 
;# Indicate whether TECH_LIB contains technology setup information such as routing layer direction, offset, 
;# site default, and site symmetry, etc. TECH_LIB may contain this information if loaded during library prep.
;# true|false; this variable is associated with TECH_LIB. 
set TCL_TECH_SETUP_FILE		"init_design.tech_setup.tcl"
;# Specify a TCL script for setting routing layer direction, offset, site default, and site symmetry list, etc.
;# init_design.tech_setup.tcl is the default. Use it as a template or provide your own script.
;# This script will only get sourced if the following conditions are met: 
;# (1) TECH_FILE is specified (2) TECH_LIB is specified && TECH_LIB_INCLUDES_TECH_SETUP_INFO is false 
set ROUTING_LAYER_DIRECTION_OFFSET_LIST "   {li1 vertical 0.0}   {met1 horizontal 0.0}   {met2 vertical 0.0}   {met3 horizontal 0.0}   {met4 vertical 0.0}   {met5 horizontal 0.0} "
;# Specify the routing layers as well as their direction and offset in a list of space delimited pairs;
;# This variable should be defined for all metal routing layers in technology file;
;# Syntax is "{metal_layer_1 direction offset} {metal_layer_2 direction offset} ...";
;# It is required to at least specify metal layers and directions. Offsets are optional. 
;# Example1 is with offsets specified: "{M1 vertical 0.2} {M2 horizontal 0.0} {M3 vertical 0.2}"
;# Example2 is without offsets specified: "{M1 vertical} {M2 horizontal} {M3 vertical}"
##########################################################################################
## Optional variables
## Specify these variables if the corresponding functions are desired 
##########################################################################################
set DESIGN_LIBRARY_SCALE_FACTOR	"1000"	;# Specify the length precision for the library. Length precision for the design
;# library and its ref libraries must be identical. Tool default is 10000, which
;# implies one unit is one Angstrom or 0.1nm.
set UPF_UPDATE_SUPPLY_SET_FILE	""	;# A UPF file to resolve UPF supply sets
set DEF_FLOORPLAN_FILES		""	;# DEF files which contain the floorplan information;
;# 	for DP: not required
;# 	for PNR: required if INIT_DESIGN_INPUT = ASCII in icc2_pnr_setup.tcl and neither TCL_FLOORPLAN_FILE or 
;#		 initialize_floorplan is used; DEF_FLOORPLAN_FILES and TCL_FLOORPLAN_FILE are mutually exclusive;
;# 	         not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM
set DEF_SCAN_FILE		"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.scandef"	;# A scan DEF file for scan chain information;
;# 	for PNR: not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM, as SCANDEF is expected to be loaded already
set DEF_SITE_NAME_PAIRS		{}	;# A list of site name pairs for read_def -convert; 
;# specify site name pairs with from_site first followed by to_site;
;# Example: set DEF_SITE_NAME_PAIRS {{from_site_1 to_site_1} {from_site_2 to_site_2}} 	
set SITE_DEFAULT		""	;# Specify the default site name if there are multiple site defs in the technology file;
;# this is to be used by initialize_floorplan command; example: set SITE_DEFAULT "unit";
;# this is applied in the init_design.tech_setup.tcl script 
set SITE_SYMMETRY_LIST	""		;# Specify a list of site def and its symmetry value;
;# this is to be used by read_def or initialize_floorplan command to control the site symmetry;
;# example: set SITE_SYMMETRY_LIST "{unit Y} {unit1 Y}"; this is applied in the init_design.tech_setup.tcl script 
set MIN_ROUTING_LAYER		"li1"	;# Min routing layer name; normally should be specified; otherwise tool can use all metal layers
set MAX_ROUTING_LAYER "met5" ;
set LIBRARY_CONFIGURATION_FLOW	false	;# Set it to true enables library configuration flow which calls the library manager under the hood to generate .nlibs, 
;# save them to disk, and automatically link them to the design.
;# Requires LINK_LIBRARY to be specified with .db files and REFERENCE_LIBRARY to be specified with physical
;# source files for the library configuration flow. Also search_path (in icc2_pnr_setup.tcl) should include paths 
;# to these .db and physical source files.
set LINK_LIBRARY		""	;# Specify .db files;
;# 	for running VC-LP (vc_lp.tcl) and Formality (fm.tcl): required
;# 	for ICC-II without LIBRARY_CONFIGURATION_FLOW enabled: not required
;#	for ICC-II with LIBRARY_CONFIGURATION_FLOW enabled: required; 
;#      	- the .db files specified will be used for the library configuration under the hood during create_lib 
##########################################################################################
## Variables related to flow controls of flat PNR, hierarchical PNR and transition with DP
##########################################################################################
set DESIGN_STYLE		"flat"	;# Specify the design style; flat|hier; default is flat; 
;# specify flat for a totally flat flow (flat PNR for short) and 
;# specify hier for a hierarchical flow (hier PNR for short);
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: this should set to flat (default)
;#	for DP: not used 
set PHYSICAL_HIERARCHY_LEVEL	"" 	;# Specify the current level of hierarchy for the hierarchical PNR flow; top|intermediate|bottom;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
set RELEASE_DIR_DP		"" 	;# Specify the release directory of DP RM; 
;# this is where init_design.tcl of PNR flow gets DP RM released libraries;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: required if INIT_DESIGN_INPUT = DP_RM_NDM, as init_design.tcl needs to know where DP RM libraries are
;#	for DP: not used 
set RELEASE_LABEL_NAME_DP 	"for_pnr"	
;# Specify the label name of the block in the DP RM released library;
;# this is the label name which init_design.tcl of PNR flow will open. 
set RELEASE_DIR_PNR		"" 	;# Specify the release directory of PNR RM; 
;# this is where the init_design.tcl of hierarchical PNR flow gets the sub-block libraries;	
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
##########################################################################################
## Variables related to REDHAWK ANALYSIS FUSION
##########################################################################################
set REDHAWK_SEARCH_PATH		"" 	;# Required. Search path to the NDM, reference libraries, and etc.
puts "RM-info : Completed script [info script]\n"
RM-info : Completed script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_setup/icc2_common_setup.tcl

########################################################################################## 
## Variables for init_design inputs (used by init_design.tcl)
##########################################################################################
set INIT_DESIGN_INPUT 		"ASCII"	;# Specify one of the 3 options: ASCII | DC_ASCII | DP_RM_NDM; default is ASCII.
;# 1.ASCII: assumes all design input files are ASCII and will read them in individually.
;# 2.DC_ASCII: for design transfer from DC using the write_icc2_files command;
;#   sources ${DCRM_RESULTS_DIR}/${DCRM_FINAL_DESIGN_ICC2}/${DESIGN_NAME}.icc2_script.tcl;
;#   you can change the default of DC_RESULTS_DIR and DCRM_FINAL_DESIGN_ICC2 below;
;#   commonly used in combination with SPG flow (set PLACE_OPT_SPG_FLOW true below)  
;# 3.DP_RM_NDM: if ICC2-DP-RM is completed, you can take its NDM outputs and skip the design creation steps;
;#   for PNR flat (DESIGN_STYLE set to flat), script copies the design library from ICC2-DP-RM release 
;#   area (specified by RELEASE_DIR_DP) and opens design;    
;#   for PNR hier flow (DESIGN_STYLE set to hier), script will either copy design library 
;#   from ICC2-DP-RM release area or in addition to that, copy design library of the child blocks from PNR
;#   release area (specified by RELEASE_DIR_PNR), and then open design.
#set DCRM_RESULTS_DIR  		"./results" ;# used by DC_ASCII to specify DC-RM output directory. Default is results.   
;# (Rhett Davis) Moved this variable to icc2_common_setup.tcl for use with DP flow
set DCRM_FINAL_DESIGN_ICC2 	"ICC2_files" ;# output directory name generated by DC-RM's write_icc2_files command;
;# only valid if you specify DC_ASCII for INIT_DESIGN_INPUT;
;# The directory contains verilog, floorplan, scenario settings, and constraints from DC
;# in a format that IC Compiler II can source.    
set POCV_CORNER_FILE_MAPPING_LIST 	"" ;# a list of corner and its associated POCV file in pairs, as POCV is corner dependant;
;# same corner can have multiple corresponding files;
;# example: set POCV_CORNER_FILE_MAPPING_LIST "{corner1 file1a} {corner1 file1b} {corner2 file2}";
;# in the example, file1a and file1b will be loaded for corner1, file2 will be loaded for corner2.
;# Note: POCV_CORNER_FILE_MAPPING_LIST will take precedence if AOCV_CORNER_TABLE_MAPPING_LIST is also specified
set AOCV_CORNER_TABLE_MAPPING_LIST 	"" ;# a list of corner and its associated AOCV table in pairs, as AOCV is corner dependant;
;# same corner can have multiple corresponding tables;
;# example: set AOCV_CORNER_TABLE_MAPPING_LIST "{corner1 table1a} {corner1 table1b} {corner2 table2}";
;# in the example, table1a and table1b will be loaded for corner1, table2 will be loaded for corner2.
set TCL_PAD_CONSTRAINTS_FILE		"" ;# a Tcl script for your pad constraint commands used by place_io of 
;# templates/init_design.flat_design_planning_example.tcl sourced by init_design.tcl
set TCL_MV_SETUP_FILE			"" ;# a Tcl script placeholder for your MV setup commands,such as create_voltage_area, 
;# placement bound, power switch creation and level shifter insertion, etc;
;# refer to templates/init_design.power_switch_example.tcl for sample commands   
set TCL_PG_CREATION_FILE		"" ;# a Tcl script placeholder for your power ground network creation commands,
;# such as create_pg*, set_pg_strategy, compile_pg, etc;
set TCL_FLOORPLAN_FILE			"rm_setup/floorplan.tcl" ;# Tcl floorplan file written by the write_floorplan command; for example, floorplan/floorplan.tcl;
;# TCL_FLOORPLAN_FILE and DEF_FLOORPLAN_FILES are mutually exclusive; please specify only one of them;
;# Not effective if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
;# The write_floorplan command writes a floorplan.tcl Tcl script and a floorplan.def DEF file;
;# reading floorplan.tcl alone can restore the entire floorplan - refer to write_floorplan man for more details  
set TCL_ADDITIONAL_FLOORPLAN_FILE 	"" ;# a supplementary Tcl constraint file; sourced after DEF_FLOORPLAN_FILE or TCL_FLOORPLAN_FILE is read, 
;# or initialize_floorplan is done; can be used to cover additional floorplan constructs, 
;# such as bounds, pin guides, or route guides, etc; not valid if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
set TCL_USER_INIT_DESIGN_POST_SCRIPT ""	;# An optional Tcl file to be sourced at the very end of init_design.tcl before save_block.
########################################################################################## 
## Variables for constraints or settings that impact multiple steps (used across flow)
##########################################################################################
set TCL_PLACEMENT_SPACING_LABEL_RULE_FILE "" ;# A file to specify your placement spacing labels and rules.
;# Example : set_placement_spacing_label -name X -side both -lib_cells [get_lib_cells -of [get_cells]]
;# Example : set_placement_spacing_rule -labels {X SNPS_BOUNDARY} {0 1}
set SAIF_FILE				"" ;# Specify a SAIF file for accurate power computation for features such as
;# total power (opt.power.mode set to total) and enhanced low power placement (place.coarse.enhanced_low_power_effort).
;# sourced at the beginning of place_opt.tcl
set SAIF_FILE_POWER_SCENARIO		"" ;# SAIF_FILE related; specify a power scenario where the SAIF is to be applied
set SAIF_FILE_SOURCE_INSTANCE		"" ;# SAIF_FILE related; name of the instance of the current design as it appears in SAIF file.
set SAIF_FILE_TARGET_INSTANCE		"" ;# SAIF_FILE related; name of the target instance on which activity is to be annotated.
set OPTIMIZATION_FREEZE_PORT_LIST 	"" ;# List of cells (for ex, clock gen modules, or customized logics that should not be touched) to which freeze_clock_ports 
;# and freeze_data_ports attribute will be set to prevent optimization from modifying their port signature; 
;# especially useful if you do formal verification by modules. 
;# Sets opt.dft.hier_preservation to true and runs set_freeze_port -all on the specified cells.
set TCL_USER_CONNECT_PG_NET_SCRIPT ""	;# An optional Tcl file for customized connect_pg_net command and options, such as for bias pins of cells added by opto;
;# sourced by all the main scripts prior to the save_block command
# ---------------------------------
# Lib cell purpose restrictions
# ---------------------------------
set TCL_LIB_CELL_PURPOSE_FILE 		"set_lib_cell_purpose.tcl" ;# A Tcl file which applies lib cell purpose related restrictions;
;# You can specify it with your own customized script	
;# RM default is set_lib_cell_purpose.tcl which includes the following restrictions, each controlled by
;# an individual variable : dont use cells (TCL_LIB_CELL_DONT_USE_FILE), tie cells (TIE_LIB_CELL_PATTERN_LIST), 
;# hold fixing (HOLD_FIX_LIB_CELL_PATTERN_LIST), CTS (CTS_LIB_CELL_PATTERN_LIST) and CTS-exclusive cells (CTS_ONLY_LIB_CELL_PATTERN_LIST). 
## The following 5 *_LIB_CELL_* variables are only applicable if set_lib_cell_purpose.tcl is used for lib cell purpose restrictions.
#  If you do not plan to use set_lib_cell_purpose.tcl, specify TCL_LIB_CELL_PURPOSE_FILE with your own file and you don't have to specify the following variables.
set TCL_LIB_CELL_DONT_USE_FILE 		"" ;# A Tcl file for customized don't use ("set_lib_cell_purpose -exclude <purpose>" commands).
;# The file is to be sourced in set_lib_cell_purpose.tcl, which is the default script for handling lib cell 
;# purpose restrictions specified by the variable TCL_LIB_CELL_PURPOSE_FILE above.
;# It only takes effect if TCL_LIB_CELL_PURPOSE_FILE is set to the default value set_lib_cell_purpose.tcl
set TIE_LIB_CELL_PATTERN_LIST 		"" ;# A list of TIE lib cell patterns to be included for optimization;
;# Example : set TIE_LIB_CELL_PATTERN_LIST "*/TIE* */ttt*"
set HOLD_FIX_LIB_CELL_PATTERN_LIST 	"" ;# A list of hold time fixing lib cell patterns to be included only for hold
set CTS_LIB_CELL_PATTERN_LIST 		"" ;# List of CTS lib cell patterns to be used by CTS; 
;# please include repeaters, always-on repeaters (for MV-CTS), 
;# and gates (for sizing pre-existing gates)/always-on buffers;
;# Please also include flops as CCD can size flops to improve timing.
;# example : set CTS_LIB_CELL_PATTERN_LIST "*/NBUF* */AOBUF* */AOINV* */SDFF*"
set CTS_ONLY_LIB_CELL_PATTERN_LIST 	"" ;# List of CTS lib cell patterns to be used by CTS "exclusively", such as clock specific
;# buffers and inverters. Please be aware that these cells will be applied with only cts 
;# purpose and nothing else. If you want to use these lib cells for other purposes, 
;# such as optimization and hold, specify them in CTS_LIB_CELL_PATTERN_LIST instead
# ---------------------------------
# Clock NDR
# ---------------------------------
set TCL_CTS_NDR_RULE_FILE 		"cts_ndr.tcl" ;# Specify a script for clock NDR creation and association, to be sourced at place_opt
;# By default the variable is set to cts_ndr.tcl, which is an RM provided example.
;# Important: to use the example script, you must also specify CTS_NDR_RULE_NAME, CTS_INTERNAL_NDR_RULE_NAME,
;# or CTS_LEAF_NDR_RULE_NAME (see below for details), otherwise the script won't do anything.
## Note: the CTS_*NDR* variables below are only applicable if TCL_CTS_NDR_RULE_FILE is set to the RM provided example script. 
## If you specify your own script for TCL_CTS_NDR_RULE_FILE, variables below will not be used.
## For root clock nets
set CTS_NDR_RULE_NAME			"" ;# Specify a clock NDR rule for root nets;
;# required for the example script to work on the root and internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_NDR_SHIELDING_LAYER_WIDTH_LIST 	"" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_SHIELDING_LAYER_SPACING_LIST "" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_MIN_ROUTING_LAYER		"" ;# Min routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied. 
set CTS_NDR_MAX_ROUTING_LAYER		"" ;# Max routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied.
## For internal clock nets (by default same values as with the root clock nets)
set CTS_INTERNAL_NDR_RULE_NAME		"$CTS_NDR_RULE_NAME" ;# Specify a clock NDR rule for internal nets; default is same as CTS_NDR_RULE_NAME;
;# required for the example script to work on the internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_INTERNAL_NDR_SHIELDING_LAYER_WIDTH_LIST "$CTS_NDR_SHIELDING_LAYER_WIDTH_LIST" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_SHIELDING_LAYER_SPACING_LIST "$CTS_NDR_SHIELDING_LAYER_SPACING_LIST" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_MIN_ROUTING_LAYER "$CTS_NDR_MIN_ROUTING_LAYER" ;# Min routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied. 
set CTS_INTERNAL_NDR_MAX_ROUTING_LAYER "$CTS_NDR_MAX_ROUTING_LAYER" ;# Max routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied.
## For leaf clock nets
set CTS_LEAF_NDR_RULE_NAME 		"" ;# Specify rm_leaf as the predefined rule for the example script to prepare a default rule for leaf nets
set CTS_LEAF_NDR_MIN_ROUTING_LAYER 	$CTS_NDR_MIN_ROUTING_LAYER ;# Min routing layer for set_clock_routing_rules to which rm_leaf is applied.
set CTS_LEAF_NDR_MAX_ROUTING_LAYER 	$CTS_NDR_MAX_ROUTING_LAYER ;# Max routing layer for set_clock_routing_rules to which rm_leaf is applied.
# ---------------------------------
# Preroute optimizations
# ---------------------------------
set PREROUTE_PLACEMENT_MAX_DENSITY	"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# If specified, sets place.coarse.max_density to limit local density to be less than the value.
;# if unspecified, place.coarse.max_density remains at tool default 0; 
;# now if $PREROUTE_PLACEMENT_AUTO_DENSITY is also true, tool will auto determine a appropriate value; 
;# while if $PREROUTE_PLACEMENT_AUTO_DENSITY is false, tool will try to spread cells evenly
set PREROUTE_PLACEMENT_MAX_UTIL		"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;
;# sets place.coarse.congestion_driven_max_util to control how densely the tool can pack cells in uncongested 
;# regions, in order to remove congestion in congested regions
;# if unspecified, place.coarse.congestion_driven_max_util remains at tool default 0.93
set PREROUTE_PLACEMENT_AUTO_DENSITY	true ;# true|false; tool default true; optional in RM to set it to false if you want to disable the feature; 
;# sets place.coarse.auto_density_control to control coarse placement automatic density control;
;# if you do not specify either of the above two settings (max density and max util) and keep the tool defaults, 
;# the automatic density control selects the value for max density and max util based on the design stage;
;# message PLACE-027 is issued to report the chosen settings
set PREROUTE_PLACEMENT_ENHANCED_AUTO_DENSITY false ;# false|true, tool default false; optional in RM;
;# sets place.coarse.enhanced_auto_density_control;
;# automaticlly selects max density based on the design stage as well as design utilization;
;# automatically selects max util based on the design stage as well as design tchnology
set PREROUTE_PLACEMENT_TARGET_ROUTING_DENSITY "" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# sets place.coarse.target_routing_density to control target routing density for congestion-driven placement; 
;# if left unspecified, place.coarse.target_routing_density remains at tool default 0 
set PREROUTE_PLACEMENT_PIN_DENSITY_AWARE false ;# false|true; tool default false; optional in RM;
;# sets app option place.coarse.pin_density_aware to control maximum local pin density;
set PREROUTE_NDR_OPTIMIZATION 		false ;# false|true, tool default false; optional in RM;
;# sets place_opt/clock_opt.flow.optimize_ndrs to true enables NDR optimization
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase; 
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
########################################################################################## 
## Variables for the place_opt step (used by place_opt.tcl and settings.place_opt.tcl)
##########################################################################################
set PLACE_OPT_ACTIVE_SCENARIO_LIST	"" ;# A subset of scenarios to be made active during place_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
;# include CTS scenarios if you are enabling CTS related features during place_opt,
;# such as PLACE_OPT_OPTIMIZE_ICGS, PLACE_OPT_TRIAL_CTS, or PLACE_OPT_MSCTS
set PLACE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by place_opt; default "" which means no user prefix
set TCL_USER_PLACE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced before place_opt.
set TCL_USER_PLACE_OPT_SCRIPT 		"" ;# An optional Tcl file for place_opt.tcl to replace pre-existing place_opt commands.
set TCL_USER_PLACE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced after place_opt.
set PLACE_OPT_SPG_FLOW 			false ;# false|true; RM default false; set it to true to enable SPG input handling flow in place_opt.tcl;
;# which skips the first pass of the two-pass placement;
;# recommended to go with DC-ASCII inputs (set INIT_DESIGN_INPUT DC_ASCII)
set PLACE_OPT_TRIAL_CTS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.trial_clock_tree to enables early clock tree synthesis;
;# useful for low power placement and ICG optimization flow (PLACE_OPT_OPTIMIZE_ICGS). 
;# Propagated clocks will be used through-out place_opt flow.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, trial CTS will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_TRIAL_CTS. So you don't have to manually enable it.
set PLACE_OPT_OPTIMIZE_ICGS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.optimize_icgs for place_opt to run automatic ICG optimization that performs trial CTS, 
;# timing-aware ICG splitting and clock-aware placement for critical enable paths.
;# The aggressiveness of splitting can be controlled by the PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE. 
set PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE "" ;# specify a value between 0 and 1; default unspecified; 
;# sets place_opt.flow.optimize_icgs_critical_range to the value specified; tool default is 0.75.
;# When set to X, only ICGs enable slack within {EN_WNS, EN_WNS*(1-X)} will be considered for splitting;
;# for example, 0.75 means only ICG with enable pin violations between 1*EN_WNS and 0.25*EN_WNS will be split,
;# while the ICG enable slack below 0.25*EN_WNS will be skipped. Larger value means more splitting. 
set PLACE_OPT_MERGE_ICGS		true ;# false|true; tool default true; optional in RM to set it to false;
;# sets place_opt.flow.merge_clock_gates to control whether the OBD ICG merging is enabled or not;
;# when set to true, ICG merging (merge_clock_gates) runs internally inside place_opt as a first step in initial_place stage;
set PLACE_OPT_ICG_AUTO_BOUND		false ;# false|true; tool default false; optional in RM;
;# sets place.coarse.icg_auto_bound to enable use of automatically created group bounds
set PLACE_OPT_CLOCK_AWARE_PLACEMENT	false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.clock_aware_placement to guide placement with ICG's enable timing criticality; 
;# place_opt will try to improve ICG enable timing by placing the timing critical ICGs and their fanout cells 
;# at better locations for ICG enable paths.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, clock-aware placement will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_CLOCK_AWARE_PLACEMENT. So you don't have to manually enable it.
set PLACE_OPT_MSCTS			false ;# false|true; enables MSCTS (regular) at place_opt step; requires TCL_REGULAR_MSCTS_FILE to be specified;
;# It runs in two parts: first part runs at place_opt step to source TCL_REGULAR_MSCTS_FILE;
;# second part runs at clock_opt_cts step, skips TCL_REGULAR_MSCTS_FILE, propagates clocks, and runs mesh simulation;
;# By default, the features runs in ideal clock mode. However if if PLACE_OPT_OPTIMIZE_ICGS or PLACE_OPT_TRIAL_CTS 
;# are also enabled, then propagated clocks will be used during the place_opt step;
;# If set to false (RM default), RM runs MSCTS only at clock_opt_cts step.
set PLACE_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for place_opt MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS. Only valid if PLACE_OPT_MSCTS is set to true
set TCL_USER_SPARE_CELL_PRE_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced before place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_USER_SPARE_CELL_POST_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced after place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_NON_CLOCK_NDR_RULES_FILE 	"" ;# Specify a NDR rules file for signal nets (Clock NDR rules are specified by CTS_NDR_* variables above)
set PLACE_OPT_MULTIBIT_BANKING 		false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_banking to enable multibit banking during place_opt;
;# takes effect during place_opt initial_opto 
set PLACE_OPT_MULTIBIT_DEBANKING 	false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_debanking to enables multibit debanking during place_opt;
;# takes effect during place_opt final_opto
########################################################################################## 
## Variables for the clock_opt step 
## (used by settings.clock_opt_cts.tcl, clock_opt_cts.tcl, and clock_opt_opto.tcl)
##########################################################################################
set CLOCK_OPT_CTS_ACTIVE_SCENARIO_LIST  "" ;# A subset of scenarios to be made active during clock_opt_cts step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_CTS_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt build_clock; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_CTS_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced after clock_opt.
set CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST "" ;# A subset of scenarios to be made active during clock_opt_opto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_OPTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt final_opto; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_OPTO_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT "" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced after clock_opt.
set CLOCK_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS.
set TCL_REGULAR_MSCTS_FILE		"" ;# Specify a Tcl script for regular multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "place_opt" if PLACE_OPT_MSCTS is true in place_opt.tcl
;# and before "clock_opt -from build_clock -to route_clock" command in clock_opt_cts.tcl
;# RM provided script: mscts.regular.tcl
set TCL_STRUCTURAL_MSCTS_FILE		"" ;# Specify a Tcl script for structural multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "clock_opt -from build_clock -to route_clock" command
;# in clock_opt_cts.tcl;
;# RM provided script: mscts.structural.tcl
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
set CLOCK_OPT_OPTO_CTO 			false ;# Default false; enables post-route clock tree optimization in clock_opt_opto.tcl
set CLOCK_OPT_OPTO_CTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by CTO; default "" which means no user prefix
########################################################################################## 
## Variables for route_auto and route_opt related settings 
## (Used by settings.route_auto.tcl, settings.route_opt.tcl, route_auto.tcl, and route_opt.tcl)
##########################################################################################
set ROUTE_AUTO_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_auto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_AUTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created suring route_auto; default "" which means no user prefix
set TCL_USER_ROUTE_AUTO_PRE_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced before route_auto.
set TCL_USER_ROUTE_AUTO_SCRIPT 		"" ;# An optional Tcl file for route_auto.tcl to replace pre-existing routing commands.
set TCL_USER_ROUTE_AUTO_POST_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced after route_auto.
set ROUTE_OPT_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created during route_opt; default "" which means no user prefix
set TCL_USER_ROUTE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced before route_opt.
set TCL_USER_ROUTE_OPT_SCRIPT 		"" ;# An optional Tcl file for route_opt.tcl to replace pre-existing route_opt commands.
set TCL_USER_ROUTE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced after route_opt.
set CLOCK_OPT_GLOBAL_ROUTE_OPT		false ;# false|true; tool default false; optional in RM; 
;# enables Global Route Based Optimization by setting clock_opt.flow.enable_global_route_opt 
;# and route_opt.flow.enable_power to true, sources routing settings, and runs clock_opt -from global_route_opt;
;# this feature is added to route_auto.tcl; if enabled, it replaces route_global command;
set ROUTE_AUTO_USE_SINGLE_COMMAND	false ;# false|true; runs route_auto command instead of atomic commands (route_global+route_track+route_detail with update_timing in between)
set REDUNDANT_VIA_INSERTION		false ;# false|true; tool default false; optional in RM; enables redundant via insertion for post-route;
;# if you choose ESTABLISHED for TECHNOLOGY_NODE on RMgen download page,
;# RM is set up to run concurrent redundant via insertion during route_auto and route_opt
;# otherwise, RM is set up to reserve space and run standalone add_redundant_vias after route_auto and route_opt  
set TCL_USER_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC-II via mapping file required for redundant via insertion; 
;# the file should include add_via_mapping commands.   
set TCL_USER_ICC_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC style via mapping file required for redundant via insertion; 
;# the file should include define_zrt_redundant_vias commands.
;# This variable is mutually exclusive with TCL_USER_REDUNDANT_VIA_MAPPING_FILE
set ROUTE_AUTO_ANTENNA_FIXING		false ;# false|true; tool default false; optional in RM;
;# set true to enable route.detail.hop_layers_to_fix_antenna and source TCL_ANTENNA_RULE_FILE in route_auto.tcl 
;# to fix Antenna violations.
set TCL_ANTENNA_RULE_FILE	""	;# Antenna rule file; required if ROUTE_AUTO_ANTENNA_FIXING is set to true.
set ROUTE_AUTO_CREATE_SHIELDS 		"none" ;# none|before_route_auto|after_route_auto; default is none; optional in RM;
;# choose to create shields before or after route_auto; all nets with shielding rules will be shielded	
set ROUTE_OPT_PT_DELAY_CALCULATION_WITH_PBA false ;# Default false; sets time.pba_optimization_mode to path to enable PBA during second route_opt;
set ROUTE_OPT_STARRC_CONFIG_FILE ""	;# Specify the configuration file for StarRC in-design extraction for the second route_opt in route_opt.tcl;
;# required; refer to templates/route_opt.starrc_config_example.txt as an example
set ROUTE_OPT_RESHIELD 			"after_route_opt" ;# none|after_route_opt|incremental; default is after_route_opt; 
;# set after_route_opt to reshield nets after route_opt is done with create_shield command; 
;# set incremental to trigger reshield during all route_opt eco route sessions with an app option; 
;# note that ROUTE_OPT_RESHIELD only works if ROUTE_AUTO_CREATE_SHIELDS is set to a value other than none
set ROUTE_OPT_CTO 			"auto" ;# auto|always_on|always_off; tool default auto; RM default auto;
;# sets route_opt.flow.enable_ccd_clock_drc_fixing to the specified value for clock DRC fixing in route_opt;
;# Note: this feature affects both CCD and non-CCD route_opt;
;# if CCD is enabled, with auto, route_opt will enable the feature; set it to always_off if you want it disabled.
;# if CCD is not enabled, with auto, this feature won't be enabled; set it to always_on to enable the feature.
## The following 6 ROUTE_OPT_ECO_OPT* variables are for ECO fusion (eco_opt command) in route_opt.tcl
#  Note that once ROUTE_OPT_ECO_OPT_PT_PATH is specified, ECO fusion is enabled and the third route_opt will be skipped.
set ROUTE_OPT_ECO_OPT_PT_PATH		"" ;# Required by eco_opt; specify the path to pt_shell; for example: /u/mgr/bin/pt_shell
;# if specified, eco_opt
set ROUTE_OPT_ECO_OPT_DB_PATH		"" ;# Optional; specify the paths to .db files of the reference libraries for PT (if not already in your search path)
;# For eco_opt, PT needs to read db. 
set ROUTE_OPT_ECO_OPT_TYPE		"" ;# Optional; eco_opt fixing type; timing|setup|hold|drc|leakage_power|dynamic_power|total_power|buffer_removal
;# if not specified, works on all types
set ROUTE_OPT_ECO_OPT_STARRC_CONFIG_FILE "" ;# Optional; specify the configuration file for StarRC in-design extraction
set ROUTE_OPT_ECO_OPT_WORK_DIR		"" ;# Optional; specify the working directory for eco_opt where PT files and logs are generated;
;# if not specified, tool will automatically generate one
set ROUTE_OPT_ECO_OPT_PRE_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed before linking in PrimeTime;
;# use PT commands that do not require the current design
set ROUTE_OPT_ECO_OPT_POST_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed after linking in PrimeTime;
;# use PT commands that require the current design
########################################################################################## 
## Variables for chip finishing related settings (Used by chip_finish.tcl)
##########################################################################################
set CHIP_FINISH_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during chip_finish step.
;# once set, the list of active scenarios is saved and carried over to subsequent steps.
set TCL_USER_CHIP_FINISH_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before filler cell insertion.
set TCL_USER_CHIP_FINISH_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after metal fill insertion.
## Std cell filler and decap cells used by chip_finish step and post PT-ECO refill in pt_eco step
set CHIP_FINISH_METAL_FILLER_PREFIX 	"" ;# A string to specify the prefix for metal filler (decap) cells.
set CHIP_FINISH_NON_METAL_FILLER_PREFIX $CHIP_FINISH_METAL_FILLER_PREFIX ;# A string to specify the prefix for non-metal fillers.
set CHIP_FINISH_METAL_FILLER_LIB_CELL_LIST "" ;# A list of metal filler (decap) lib cells, including the library name, for ex, 
;# Example: "hvt/DCAP_HVT lvt/DCAP_LVT". Recommended to specify decaps from largest to smallest.
set CHIP_FINISH_NON_METAL_FILLER_LIB_CELL_LIST "" ;# A list of non-metal filler lib cells, including the library name, for ex,
;# Example: hvt/FILL_HVT lvt/FILL_LVT. Recommended to specify them from largest to smallest.
## Signal EM
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT "ITF" ;# Specify signal EM constraint format: ITF | ALF; string is uppercase and ITF is default
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FILE "" ;# A constraint file which contains signal electromigration constraints;
;# specify an ITF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ITF, and specify an
;# ALF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ALF;
;# required for signal EM analysis and fixing to be enabled
set CHIP_FINISH_SIGNAL_EM_SAIF 		"" ;# An optional SAIF file for the signal EM analysis.
set CHIP_FINISH_SIGNAL_EM_SCENARIO 	"" ;# Specify an active scenario which is enabled for setup and hold analysis;
;# Required for signal EM analysis and fixing to proceed.
set CHIP_FINISH_SIGNAL_EM_FIXING 	false ;# Enable signal EM fixing; false | true; false is default
########################################################################################## 
## Variables for ICV in-design related settings (used by icv_in_design.tcl)
##########################################################################################
set ICV_IN_DESIGN_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during icv_in_design step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_ICV_IN_DESIGN_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before signoff_check_drc.
set TCL_USER_ICV_IN_DESIGN_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after second signoff_check_drc.
## signoff_check_drc specific variables
set ICV_IN_DESIGN_DRC_CHECK_RUNSET 	"" ;# The foundry runset for ICV used by signoff_check_drc
set ICV_IN_DESIGN_DRC_CHECK_RUNDIR 	"z_check_drc" 
;# The working directory for the signoff_check_drc before signoff_fix_drc;
;# The directory that contains the initial DRC error database for signoff_fix_drc.
## singoff_fix_drc specific variables
set ICV_IN_DESIGN_ADR 			true ;# true|false; true enables signoff_fix_drc in addition to signoff_check_drc; default is true
set ICV_IN_DESIGN_ADR_RUNDIR 		"z_adr"	;# The working directory for signoff_fix_drc; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_POST_ADR_RUNDIR 	"z_post_adr" ;# The working directory for signoff_check_drc after signoff_fix_drc is done; 
;# only takes effect if ICV_IN_DESIGN_ADR is true 
set ICV_IN_DESIGN_ADR_DPT_RULES 	"" ;# Specify your DPT rules for signoff_fix_drc fixing; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_ADR_DPT_RUNDIR	"z_adr_with_dpt" ;# The working directory for signoff_check_drc with DPT rule fixing;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
set ICV_IN_DESIGN_POST_ADR_DPT_RUNDIR	"z_post_adr_with_dpt" ;# The working directory for signoff_check_drc after DPT rule fixing is done;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
## Metal fill specific variables
set ICV_IN_DESIGN_METAL_FILL 		false ;# Default false; set it to true to enable the metal fill creation feature.
set ICV_IN_DESIGN_METAL_FILL_RUNDIR	"z_icvFill" ;# The working directory for signoff_create_metal_fill. Optional. Default is z_icvFill.
set ICV_IN_DESIGN_METAL_FILL_TIMING_DRIVEN_THRESHOLD "" 
;# Specify the threshold for timing-driven metal fill.
;# If not specified, timing-driven is not enabled.
;# If specified, "-timing_preserve_setup_slack_threshold" option is added.
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED "off" ;# off | <a technology node> | generic; used for -track_fill option of signoff_create_metal_fill
;# for non-track-based : specify off 
;# for track-based : specify either a node (refer to man page) or generic 
set ICV_IN_DESIGN_METAL_FILL_RUNSET	"" ;# Specify the foundry runset for signoff_create_metal_fill command;
;# required only by non track-based metal fill (ICV_IN_DESIGN_METAL_FILL_TRACK_BASED set to off).
set ICV_IN_DESIGN_POST_METAL_FILL_RUNDIR "z_MFILL_after" 
;# The working directory for the signoff_check_drc after signoff_create_metal_fill is completed;
;# only takes effect if ICV_IN_DESIGN_METAL_FILL is true
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED_PARAMETER_FILE "auto" ;# auto | <a parameter file>; default is auto;
;# this variable is only for track-based metal fill;
;# specify auto to use ICC-II auto generated track_fill_params.rh file or your own paramter file.
########################################################################################## 
## Variables for settings related to write data (used by write_data.tcl)
##########################################################################################
## write_gds related
set WRITE_GDS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and GDS layers
set WRITE_OASIS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and OASIS layers
########################################################################################## 
## Variables for Functional ECO related settings (used by functional_eco.tcl)
##########################################################################################
set FUNCTIONAL_ECO_ACTIVE_SCENARIO_LIST	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_FUNCTIONAL_ECO_PRE_SCRIPT	"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_FUNCTIONAL_ECO_POST_SCRIPT	"" ;# An optional Tcl file to be sourced after route_eco.
set FUNCTIONAL_ECO_DISPLACEMENT_THRESHOLD "10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
set FUNCTIONAL_ECO_VERILOG_FILE		"" ;# Required; a verilog file to be 
set FUNCTIONAL_ECO_MODE			"default" ;# Specify the preferred flow; default|freeze_silicon
;# default: sources $FUNCTIONAL_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $FUNCTIONAL_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for PT ECO related settings (used by pt_eco.tcl/pt_eco_incremental.tcl)
##########################################################################################
## The following variables apply to both pt_eco.tcl (classic PT-ECO flow) and pt_eco_incremental.tcl (Galaxy incremental ECO flow)
set PT_ECO_ACTIVE_SCENARIO_LIST 	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_PT_ECO_PRE_SCRIPT 		"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_PT_ECO_POST_SCRIPT 	"" ;# An optional Tcl file to be sourced after route_eco.
set PT_ECO_DISPLACEMENT_THRESHOLD 	"10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
## The following variables only apply to pt_eco.tcl (classic PT-ECO flow)
set PT_ECO_CHANGE_FILE 			"" ;# Required; an ECO guidance file generated by the PT-SI write_changes command,
;# as an input to the pt_eco.tcl
set PT_ECO_MODE				"default" ;# Specify the preferred flow for the PT-ECO run; default|freeze_silicon
;# default: sources $PT_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $PT_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for Redhawk in-design related settings 
## (used by redhawk_in_design_pnr.tcl; SNPS_INDESIGN_RH_RAIL license required)
##########################################################################################
set REDHAWK_DIR 			"" ;# Specify the path to REDHAWK executable; required 
set REDHAWK_PAD_FILE 			"" ;# Default is top level pins.
set REDHAWK_ANALYSIS_NETS 		"" ;# Required. Specify the list of power and ground nets in pairs and in separate lines for the analysis;
;# for example, "VDD1 VSS1 VDD2 VSS2 VDD3 VSS3", where VDD* are power nets and VSS* are ground nets.
set REDHAWK_TECH_FILE 			"" ;# Required. Apache Technology File
set REDHAWK_MACROS 			"" ;# Optional. List of Macro names and macro directories in pairs and in separate lines;
;# for example, "macro1_name macro1_directory 
;#		    macro2_name macro2_directory 
;#		    macro3_name macro3_directory"
set REDHAWK_SWITCH_MODEL_FILES 		"" ;# Optional. List of switch model files;
;# for example: "switch_model_file1 
;#               switch_model_file2 
;#		    switch_model_file3"
set REDHAWK_LIB_FILES 			"" ;# Required. List of .lib files in separate lines.
;# for example: "/home/lib_1.lib 
;#               /home/lib_2.lib
;#               /home/lib_3.lib"
set REDHAWK_APL_FILES			"" ;# Required for dynamic analysis.  List of apl files in separate lines.
;# for example: "x.cdev cdev
;#               x.current current
;#               y.cdev cdev
;#               y.current current"
set REDHAWK_EXTRA_GSR 			"" ;# Optional. Provide a file with custom Redhawk settings.
set REDHAWK_ANALYSIS 			"" ;# Required. Specify of the analyses below:
;# For Static analysis: "static"
;# For Vector-based Dynamic analysis: "dynamic_vcd"
;# For Vectorless Dynamic analysis: "dynamic_vectorless"
;# For Effective Resistance analysis: "effective_resistance"
;# For Minimum path resistance analysis: "min_path_resistance"
;# For Integrity Check: "check_missing_via"
set REDHAWK_OUTPUT_REPORT 		"" ;# Optional. Specify a file name to have the output report produced:
;# For Static or dynamic analysis: the effective voltage drop is reported
;# For Effective Resistance analysis: the effective resistance is reported
;# For Minimum path resistance analysis: the minimum path resistance is reported
;# For Integrity Check: the missing vias are reported
set REDHAWK_EM_ANALYSIS 	   	false ;# Optional. Set to true if EM analysis to be performed with static or dynamic analysis.
set REDHAWK_EM_REPORT 			"" ;# Optional. Specify a file name to have the EM output report produced.
set REDHAWK_SCRIPT_FILE 		"" ;# Optional. Specify a file name for using Redhawk standalone run tcl file.
set REDHAWK_SWITCHING_ACTIVITY_FILE 	"" ;# Required for vector-based dynamic analysis.  Format is as follows:
;# {file_format [file_name] [strip_path]}
set REDHAWK_FIX_MISSING_VIAS       	false ;# Optional. Set to true to enable inserting vias to missing via locations after the check_missing_via flow is run.
set REDHAWK_MISSING_VIA_POS_THRESHOLD	"" ;# Optional. Set to positive voltage between two overlapped layers for filtering purpose.  Default is no filtering.
set REDHAWK_RAIL_DATABASE               RAIL_DATABASE  ; #Optional. Set ICC2 Redhawk Fusion output directory.
set REDHAWK_PGA_POWER_NET               "" ; #Required.  Set one power net for PGA.
set REDHAWK_PGA_GROUND_NET              "" ; #Required.  Set one ground net for PGA
set REDHAWK_PGA_NODE                    "" ; #Required. Set the technology node such as tsmc16.
set REDHAWK_PGA_ICV_DIR                 "" ; #Required. Set the path to the ICV binary.  Example: /global/apps/icv_2018.06
##########################################################################################
## System Variables and Settings (there's no need to change them)
##########################################################################################
## Reporting 
set REPORT_QOR				true ;# true|false; RM default true; runs various reporting commands at end of each step;
;# reporting commands vary by stage; set it to false to skip reporting
set REPORT_QOR_REPORT_POWER		true ;# true|false; RM default true;
;# set it to false to skip report_power and report_clock_qor -type power during reporting
set REPORT_QOR_REPORT_CONGESTION	true ;# true|false; RM default reports congestion with "route_global -congestion_map_only true"
;# at the end of preroute steps; set it to false to skip.
set search_path [list ./rm_icc2_pnr_scripts ./rm_setup ./templates $REDHAWK_SEARCH_PATH]
lappend search_path .
if {$synopsys_program_name == "icc2_shell"} {
	set_host_options -max_cores 8

	## Enable on-disk operation for copy_block to save block to disk right away
	set_app_option -name design.on_disk_operation -value true ;# default false and global-scoped
}
set sh_continue_on_error true
## Label names (while $DESIGN_NAME is the block name)
set INIT_DESIGN_BLOCK_NAME 		"init_design" 			;# Label name to be used when saving a block in init_design.tcl
set PLACE_OPT_BLOCK_NAME 		"place_opt" 			;# Label name to be used when saving a block in place_opt.tcl
set CLOCK_OPT_CTS_BLOCK_NAME 		"clock_opt_cts" 		;# Label name to be used when saving a block in clock_opt_cts.tcl
set CLOCK_OPT_OPTO_BLOCK_NAME 		"clock_opt_opto" 		;# Label name to be used when saving a block in clock_opt_opto.tcl
set ROUTE_AUTO_BLOCK_NAME 		"route_auto" 			;# Label name to be used when saving a block in route_auto.tcl
set ROUTE_OPT_BLOCK_NAME 		"route_opt" 			;# Label name to be used when saving a block in route_opt.tcl
set CHIP_FINISH_BLOCK_NAME 		"chip_finish" 			;# Label name to be used when saving a block in chip_finish.tcl
set ICV_IN_DESIGN_BLOCK_NAME 		"icv_in_design" 		;# Label name to be used when saving a block in icv_in_design.tcl
set WRITE_DATA_FROM_BLOCK_NAME 		$ICV_IN_DESIGN_BLOCK_NAME 	;# Label name of the source block in write_data.tcl;
set WRITE_DATA_BLOCK_NAME 		"write_data" 			;# Label name to be used when saving a block in write_data.tcl
;# default is ICV_IN_DESIGN_BLOCK_NAME
set FUNCTIONAL_ECO_FROM_BLOCK_NAME	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in functional_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set FUNCTIONAL_ECO_BLOCK_NAME		"functional_eco"		;# Label name to be used when saving a block in functional_eco.tcl
set PT_ECO_FROM_BLOCK_NAME 		$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set PT_ECO_BLOCK_NAME 			"pt_eco" 			;# Label name to be used when saving a block in pt_eco.tcl
set PT_ECO_INCREMENTAL_FROM_BLOCK_NAME 	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco_incremental_1.tcl;
;# default is ROUTE_OPT_BLOCK_NAME; specify a different name if needed
set PT_ECO_INCREMENTAL_1_BLOCK_NAME 	"pt_eco_incremental_1" 		;# Label name to be used when saving a block in pt_eco_incremental_1.tcl
set PT_ECO_INCREMENTAL_2_BLOCK_NAME 	"pt_eco_incremental_2" 		;# Label name to be used when saving a block in pt_eco_incremental_2.tcl
set REDHAWK_IN_DESIGN_PNR_FROM_BLOCK_NAME $INIT_DESIGN_BLOCK_NAME	;# Label name of the starting block for redhawk_in_design_pnr.tcl;
;# default is INIT_DESIGN_BLOCK_NAME
## Directories
set OUTPUTS_DIR	"./outputs_icc2"	;# Directory to write output data files; mainly used by write_data.tcl
set REPORTS_DIR	"./rpts_icc2"		;# Directory to write reports; mainly used by report_qor.tcl
if !{[file exists $OUTPUTS_DIR]} {file mkdir $OUTPUTS_DIR} ;# do not change this line or directory may not be created properly
if !{[file exists $REPORTS_DIR]} {file mkdir $REPORTS_DIR} ;# do not change this line or directory may not be created properly
##########################################################################################
## Hierarchical PNR Variables (used by hierarchical PNR implementation)
##########################################################################################
## For designs where the blocks are bound to abstracts
set SUB_BLOCK_REFS                   	[list ] ;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == flattened , specify design names of the immediate child blocks
;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == nested , specify design names of the physical blocks in all lower levels of physical hierarchy
;# Include the blocks that will be bound to abstracts
set USE_ABSTRACTS_FOR_BLOCKS        	[list ] ;# design names of the physical blocks in the next lower level that will be bound to abstracts
## By default, abstracts created after icv_in_design step of lower-level are used to implement the current level
## Update the following variables if you want to use abstracts created after any other step 
set BLOCK_ABSTRACT_FOR_PLACE_OPT 	"$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_PLACE_OPT label for place_opt
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS label for clock_opt_cts
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO   "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO label for clock_opt_opto
set BLOCK_ABSTRACT_FOR_ROUTE_AUTO       "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_AUTO label for route_auto
set BLOCK_ABSTRACT_FOR_ROUTE_OPT        "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_OPT label for route_opt
set BLOCK_ABSTRACT_FOR_CHIP_FINISH      "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CHIP_FINISH for chip_finish
set BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN label for icv_in_design
set USE_ABSTRACTS_FOR_POWER_ANALYSIS 	false ;# Default false; false|true;
;# sets app option abstract.annotate_power that annotates power information in the abstracts
;# set this to true to perform power analysis inside subblocks modeled as abstracts
set USE_ABSTRACTS_FOR_SIGNAL_EM_ANALYSIS false ;# Default false; false|true;
;# sets app option abstract.enable_signal_em_analysis 
;# set this to true to perform signal em analysis inside abstracts
set ABSTRACT_TYPE_FOR_MPH_BLOCKS "flattened" ; # "nested | flattened", Default nested. Specifies the type of abstract to be created for MPH blocks (blocks with more than 1 level of physical hierarchy)
;# Allowed values are nested and flattened. 
;# when this variable is set to nested (default), preserve_block_instances option of create_abstract command is set to true (default value)
;# when this variable is set to flattened , preserve_block_instances option of create_abstract command is set to false
set CHECK_HIER_TIMING_CONSTRAINTS_CONSISTENCY true ;# Determines whether the consistency of top and block timing constraints is checked during the check_design command
;# The variable in turn sets the application option abstract.check_constraints_consistency to true
########################################################################################## 
## Hierarchical PNR Variables for clock_opt_cts related settings (used by clock_opt_cts.tcl)
##########################################################################################
set PROMOTE_CLOCK_BALANCE_POINTS	false ;# Default false. When implementing intermediate and top levels of physical hierarchy,
;# set this variable to true to promote clock balance points from sub-blocks.
;# Leave this variable to its default value, if the needed clock balance points for the pins
;# inside sub-blocks are applied from the top-level itself.
########################################################################################## 
## Hierarchical PNR Variables for designs where some of the blocks are bound to ETMs
##########################################################################################
set WRITE_DATA_FOR_ETM_GENERATION       false ;# Default false. Set it to true, for writing out required design data for ETM Generation in PrimeTime 
set WRITE_DATA_FOR_ETM_BLOCK_NAME       $ICV_IN_DESIGN_BLOCK_NAME ;# Name of the starting block for the write_data_for_etm step
## ICC2-RM provides additional files (flavors) to override RM default settings for high connectivity, run time and area/power focused designs.
#  These files are under rm_icc2_pnr_scripts/ :  
#  flavor.high_connectivity_high_congestion_focused.tcl, flavor.area_power_focused.tcl and flavor.run_time_focused.tcl
#  You can use the ADDITIONAL_FLAVOR variable to control whether to use these flavors.
set ADDITIONAL_FLAVOR "" 	;# default unspecified; if unspecified, runs RM default flow that works/balances all PPA
;# set it to high_connectivity_high_congestion for high connectivity design styles with heavy congestions
;# set it to area_power for extra area and power optimizations
;# set it to run_time if run time is the primary concern
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_setup/icc2_pnr_setup.tcl

set REPORT_PREFIX $CLOCK_OPT_CTS_BLOCK_NAME
clock_opt_cts
open_lib $DESIGN_LIBRARY
Information: Loading library file '/mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/counter' (FILE-007)
Information: Loading library file '/mnt/coe/workspace/ece/ece720-common/tech/google/icc2libprep/sky130_fd_sc_hs/icc2_cell_lib/sky130_fd_sc_hs.ndm' (FILE-007)
{counter}
copy_block -from ${DESIGN_NAME}/${PLACE_OPT_BLOCK_NAME} -to ${DESIGN_NAME}/${CLOCK_OPT_CTS_BLOCK_NAME}
Information: User units loaded from library 'sky130_fd_sc_hs' (LNK-040)
Information: Saving block 'counter:counter/clock_opt_cts.design'
{counter:counter/clock_opt_cts.design}
current_block ${DESIGN_NAME}/${CLOCK_OPT_CTS_BLOCK_NAME}
{counter:counter/clock_opt_cts.design}
link_block
Using libraries: counter sky130_fd_sc_hs
Visiting block counter:counter/clock_opt_cts.design
Design 'counter' was successfully linked.
1
## The following only applies to hierarchical designs
## Swap abstracts if abstracts specified for place_opt and clock_opt_cts are different
if {$DESIGN_STYLE == "hier"} {
	if {$USE_ABSTRACTS_FOR_BLOCKS != "" && ($BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS != $BLOCK_ABSTRACT_FOR_PLACE_OPT)} {
		puts "RM-info: Swapping from $BLOCK_ABSTRACT_FOR_PLACE_OPT to $BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS abstracts for all blocks."
		change_abstract -references $USE_ABSTRACTS_FOR_BLOCKS -label $BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS
		report_abstracts
	}
}
## Set active scenarios for the step (please include CTS and hold scenarios for CCD) 
if {$CLOCK_OPT_CTS_ACTIVE_SCENARIO_LIST != ""} {
	set_scenario_status -active false [get_scenarios -filter active]
	set_scenario_status -active true $CLOCK_OPT_CTS_ACTIVE_SCENARIO_LIST
}
if {[sizeof_collection [get_scenarios -filter "hold && active"]] == 0} {
	puts "RM-warning: No active hold scenario is found. Recommended to enable hold scenarios here such that CCD skewing can consider them." 
	puts "RM-info: Please activate hold scenarios for CTS if they are available." 
}
source -echo settings.clock_opt_cts.tcl ;# step specific settings; common CTS settings are covered in settings.place_opt.tcl
puts "RM-info: Running script [info script]\n"
RM-info: Running script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.clock_opt_cts.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: settings.clock_opt_cts.tcl 
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
## For non-CCD flow, to improve local skew of timing critical register pairs,
## uncomment the following to enable local skew optimization during CTS and CTO:
#	set_app_options -name cts.compile.enable_local_skew -value true
#	set_app_options -name cts.optimize.enable_local_skew -value true
## For non-CCD flow, the clock SI prevention feature for minimizing the impact of SI from/on clock nets 
##  at postroute can be turned on by uncommenting the following application options:
#	set_app_options -name cts.optimize.enable_congestion_aware_ndr_promotion -value true
## Prefix
if {$CLOCK_OPT_CTS_USER_INSTANCE_NAME_PREFIX != ""} {
	set_app_options -name cts.common.user_instance_name_prefix -value $CLOCK_OPT_CTS_USER_INSTANCE_NAME_PREFIX
	set_app_options -name opt.common.user_instance_name_prefix -value ${CLOCK_OPT_CTS_USER_INSTANCE_NAME_PREFIX}_opt
}
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.clock_opt_cts.tcl

source -echo settings.non_persistent.tcl ;# non-persistent settings to be re-applied in each session
puts "RM-info: Running script [info script]\n"
RM-info: Running script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.non_persistent.tcl

##########################################################################################
# Script: settings.non_persistent.tcl
# Description : Settings that need to be re-applied in each new ICC-II session are incldued below.
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
####################################
## Timer 
####################################
## set_app_options -name time.enable_preset_clear_arcs -value true ;# tool default false, global-scoped
####################################
## Keepout margin (lib cell based) 
####################################
## Lib cell based keepout margin is not persistent in the current release and must be re-applied in new ICC-II seccions.
#  Example : create_keepout_margin -outer {5 5 5 5} [get_lib_cells */lib_cell_name]
####################################
## set_threshold_voltage_group_type 
####################################
## Set your threshold_voltage_group attributes. These are persistent and can be simply defined in settings.place_opt.tcl. 
#  Listed here for your reference. For example:
#  	define_user_attribute -type string -class lib_cell threshold_voltage_group
#  	set_attribute -quiet [get_lib_cells -quiet */*LVT] threshold_voltage_group LVt
#  	set_attribute -quiet [get_lib_cells -quiet */*RVT] threshold_voltage_group RVt
#  	set_attribute -quiet [get_lib_cells -quiet */*HVT] threshold_voltage_group HVt
## set_threshold_voltage_group_type is not persistent and should be defined here:
#  	set_threshold_voltage_group_type -type low_vt LVt
#  	set_threshold_voltage_group_type -type normal_vt RVt
#  	set_threshold_voltage_group_type -type high_vt HVt
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.non_persistent.tcl

##########################################################################################
## Pre-CTS customizations
##########################################################################################
if {[file exists [which $TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT]"
	source -echo $TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT
} elseif {$TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT != ""} {
	puts "RM-error: TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT($TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT) is invalid. Please correct it."
}
## Sample commands (for adjusting clock uncertainties) that can be included in $TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT if needed:
foreach_in_collection mode [get_modes] {
		set_clock_uncertainty -setup 0.0 -from [get_clocks -mode $mode] -to [get_clocks -mode $mode] -scenarios [get_scenarios -of $mode]
    set_clock_uncertainty -hold 0.1 -from [get_clocks -mode $mode] -to [get_clocks -mode $mode] -scenarios [get_scenarios -of $mode]
	}
redirect -tee -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_app_options.start {report_app_options -non_default *}
****************************************
Report : app_option
           -non_default
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:31:17 2023
****************************************
Name                                         Type       Value       User-value   User-default System-default Scope      Status     Source
-------------------------------------------- ---------- ----------- ------------ ------------ -------------- ---------- ---------- ---------------------------------------------------------------------------------
ccd.post_route_buffer_removal                bool       true        true         --           false          block      normal     --
clock_opt.flow.enable_clock_power_recovery   string     none        none         --           auto           block      normal     --
clock_opt.flow.enable_power                  bool       false       false        --           true           block      normal     --
clock_opt.place.effort                       enum       high        high         --           medium         block      normal     --
design.on_disk_operation                     bool       true        true         true         false          global     normal     /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_setup/icc2_pnr_setup.tcl:552
opt.area.effort                              enum       high        high         --           low            block      normal     --
opt.common.advanced_logic_restructuring_mode enum       area_timing area_timing  --           none           block      normal     --
opt.port.eliminate_verilog_assign            bool       true        true         --           false          block      normal     --
place.coarse.enhanced_low_power_effort       enum       none        none         --           low            block      normal     --
place_opt.final_place.effort                 enum       high        high         --           medium         block      normal     --
place_opt.flow.enable_power                  bool       false       false        --           true           block      normal     --
place_opt.place.congestion_effort            enum       high        high         --           medium         block      normal     --
route.detail.eco_max_number_of_iterations    integer    10          10           --           -1             block      normal     --
route.detail.timing_driven                   bool       true        true         --           false          block      normal     --
route.global.timing_driven                   bool       true        true         --           false          block      normal     --
route.track.crosstalk_driven                 bool       true        true         --           false          block      normal     --
route.track.timing_driven                    bool       true        true         --           false          block      normal     --
route_opt.flow.enable_power                  bool       false       false        --           true           block      normal     --
time.enable_clock_to_data_analysis           bool       true        true         --           false          block      normal     --
time.remove_clock_reconvergence_pessimism    bool       true        true         --           false          block      normal     --
-------------------------------------------- ---------- ----------- ------------ ------------ -------------- ---------- ---------- ---------------------------------------------------------------------------------

There are additional internal differences with no available TBC source.
1
redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_lib_cell_purpose {report_lib_cell -objects [get_lib_cells] -column {full_name:20 valid_purposes}}
redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}.pre_cts.report_clock_settings {report_clock_settings} ;# CTS constraints and settings
redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}.pre_cts.check_clock_tree {check_clock_tree} ;# checks issues that could hurt CTS results
## Enabled if used by top level closure flow
if {$DESIGN_STYLE == "hier"} { 
	## Promote clock tree exceptions from blocks to top
	if {$USE_ABSTRACTS_FOR_BLOCKS != "" && $PROMOTE_CLOCK_BALANCE_POINTS} {
		promote_clock_data -auto_clock connected -balance_points
	}
}
## The following only applies to designs with physical hierarchy
## Ignore the sub-blocks (bound to abstracts) internal timing paths
if {$DESIGN_STYLE == "hier" && $PHYSICAL_HIERARCHY_LEVEL != "bottom"} {
	set_timing_paths_disabled_blocks  -all_sub_blocks
}
##########################################################################################
## Multisource clock tree synthesis (MSCTS)
##########################################################################################
## Specify a Tcl script for MSCTS setup and creation
## Two scripts are provided in rm_icc2_pnr_scripts: mscts.regular.tcl and mscts.structural.tcl 
if {$CLOCK_OPT_MSCTS_CRITICAL_SCENARIO != ""} {
	set cur_scenario [get_object_name [current_scenario]]
	current_scenario $CLOCK_OPT_MSCTS_CRITICAL_SCENARIO
}
## Run structural MSCTS followed by Regular MSCTS if both structure present in the design
if {[file exists [which $TCL_STRUCTURAL_MSCTS_FILE]]} {
	puts "RM-info: Sourcing [which $TCL_STRUCTURAL_MSCTS_FILE]"
	source $TCL_STRUCTURAL_MSCTS_FILE
} elseif {$TCL_STRUCTURAL_MSCTS_FILE != ""} {
        puts "RM-error: TCL_STRUCTURAL_MSCTS_FILE($TCL_STRUCTURAL_MSCTS_FILE) is invalid. Please correct it."
}
## Run regular MSCTS
if {[file exists [which $TCL_REGULAR_MSCTS_FILE]]} {
	if {!$PLACE_OPT_MSCTS} {
        	puts "RM-info: Sourcing [which $TCL_REGULAR_MSCTS_FILE]"
        	source $TCL_REGULAR_MSCTS_FILE
		## Run Tap assignment
		synthesize_multisource_clock_taps
	} else  {
		## Propagate clock for timer to see actual transitions on the Htree before CTS
        	synthesize_clock_trees -propagate_only
	
		## Run clock mesh simulation with clocks propagated 
		analyze_subcircuit -net $MSCTS_CLOCK_MESH_NAME 		-from [get_pins -filter "direction==in&&port_type!=power&&port_type!=ground" -of [get_cells -physical *mscts_mesh_driver*]]  		-MSCTS_ANALYZE_DRIVER_FILES $MSCTS_ANALYZE_DRIVER_FILES 		-MSCTS_ANALYZE_SPICE_HEADER_FILES $MSCTS_ANALYZE_SPICE_HEADER_FILES 		-clock $MSCTS_CLOCK 		-configuration { 			-scenario_name $MSCTS_ANALYZE_SCENARIO 			-max_spice_header_files $MSCTS_ANALYZE_SCENARIO_MAX_SPICE_HEADER_FILES 			-min_spice_header_files $MSCTS_ANALYZE_SCENARIO_MIN_SPICE_HEADER_FILES 		} 		-simulator hspice 		-name clk_mesh_analysis_cts
	}
} elseif {$TCL_REGULAR_MSCTS_FILE != ""} {
        puts "RM-error: TCL_REGULAR_MSCTS_FILE($TCL_REGULAR_MSCTS_FILE) is invalid. Please correct it."
}
if {[file exists [which $TCL_REGULAR_MSCTS_FILE]] || [file exists [which $TCL_STRUCTURAL_MSCTS_FILE]]} { 
	save_block -as ${DESIGN_NAME}/${CLOCK_OPT_CTS_BLOCK_NAME}_MSCTS
}
if {$CLOCK_OPT_MSCTS_CRITICAL_SCENARIO != ""} {current_scenario $cur_scenario}
## MSCTS ends
##########################################################################################
## clock_opt CTS flow
##########################################################################################
## Reminder: Include flops as part of the cts lib cell purpose list :
## CCD can size flops to improve timing. Please make sure flops are enabled for CTS to allow sizing during CCD.
if {[file exists [which $TCL_USER_CLOCK_OPT_CTS_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_CLOCK_OPT_CTS_SCRIPT]"
	source -echo $TCL_USER_CLOCK_OPT_CTS_SCRIPT
} elseif {$TCL_USER_CLOCK_OPT_CTS_SCRIPT != ""} {
	puts "RM-error: TCL_USER_CLOCK_OPT_CTS_SCRIPT($TCL_USER_CLOCK_OPT_CTS_SCRIPT) is invalid. Please correct it."
} else {

	puts "RM-info: Running clock_opt -from build_clock -to build_clock command"
	clock_opt -from build_clock -to build_clock
	#save_block -as ${DESIGN_NAME}/clock_opt_build_clock
	
	puts "RM-info: Running clock_opt -from route_clock -to route_clock command"
	clock_opt -from route_clock -to route_clock

	## If redundant via insertion on clock nets is required here, uncomment the commands below:
	##	## Source ICC-II via mapping file for redundant via insertion	
	##	if {[file exists [which $TCL_USER_REDUNDANT_VIA_MAPPING_FILE]]} {
	##		puts "RM-info: Sourcing [which $TCL_USER_REDUNDANT_VIA_MAPPING_FILE]"
	##		source $TCL_USER_REDUNDANT_VIA_MAPPING_FILE
	##		report_via_mapping
	##	## Source ICC via mapping file that contains define_zrt_redundant_vias commands
	##	} elseif {[file exists [which $TCL_USER_ICC_REDUNDANT_VIA_MAPPING_FILE]]} {
	##		puts "RM-info: Sourcing [which $TCL_USER_ICC_REDUNDANT_VIA_MAPPING_FILE]"
	##		add_via_mapping -from_icc_file $TCL_USER_ICC_REDUNDANT_VIA_MAPPING_FILE
	##		report_via_mapping
	##	} else {
	##		puts "RM-warning: No valid redundant via mapping file has been specified."
	##	}
	##
	##	add_redundant_vias -nets [get_nets -physical_context -of [get_clock_tree_pins]]
}
RM-info: Running clock_opt -from build_clock -to build_clock command
Information: Starting 'clock_opt -from build_clock -to build_clock' (FLW-8000)
Information: Time: 2023-09-06 15:31:17 / Session: 0.01 hr / Command: 0.00 hr / Memory: 384 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: Configuring Design Fusion Restructuring for area ...
Information: Configuring Design Fusion Restructuring for timing ...
Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/clock_opt_cts.design'. (TIM-125)
Information: Design Average RC for design counter  (NEX-011)
Information: r = 0.452185 ohm/um, via_r = 1.659292 ohm/cut, c = 0.136319 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.925093 ohm/um, via_r = 1.732552 ohm/cut, c = 0.109143 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1920 3330) (25920 26640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2023-09-06 15:31:18 / Session: 0.01 hr / Command: 0.00 hr / Memory: 412 MB (FLW-8100)

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2023-09-06 15:31:18 / Session: 0.01 hr / Command: 0.00 hr / Memory: 412 MB (FLW-8100)
Running clock synthesis step.
Info: Enabling GR in trial CTO
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   mode_norm.slow.RCmax	(Mode: mode_norm.slow.RCmax; Corner: mode_norm.slow.RCmax)
   mode_norm.fast.RCmin_bc	(Mode: mode_norm.fast.RCmin_bc; Corner: mode_norm.fast.RCmin_bc)
Information: CTS will work on all clocks in active scenarios, including 2 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00nW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.common.power_aware_pruning = false
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   sky130_fd_sc_hs/sky130_fd_sc_hs__buf_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__buf_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__buf_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__buf_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__buf_8
   sky130_fd_sc_hs/sky130_fd_sc_hs__bufbuf_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__bufbuf_8
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkbuf_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkbuf_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkbuf_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkbuf_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkbuf_8
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlygate4sd1_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlygate4sd2_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlygate4sd3_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlymetal6s2s_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlymetal6s4s_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlymetal6s6s_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__bufinv_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__bufinv_8
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv3sd1_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv3sd2_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv3sd3_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv5sd1_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv5sd2_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv5sd3_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkinv_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkinv_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkinv_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkinv_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkinv_8
   sky130_fd_sc_hs/sky130_fd_sc_hs__inv_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__inv_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__inv_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__inv_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__inv_8

ICG reference list:
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlclkp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlclkp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlclkp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdlclkp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdlclkp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdlclkp_4

Information: 'mode_norm.slow.RCmax' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1920 3330) (25920 26640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.11 sec, cpu time is 0 hr : 0 min : 0.15 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer li1: cached 0 shapes out of 0 total shapes.
Layer met1: cached 0 shapes out of 8 total shapes.
Layer met2: cached 0 shapes out of 0 total shapes.
Cached 16 vias out of 26 total vias.
Total 0.0100 seconds to build cellmap data
Total 0.0000 seconds to load 22 cell instances into cellmap
Moveable cells: 22; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.9709, cell height 3.3300, cell area 13.2231 for total 22 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
Using the hold scaling of 1.000000 for scenario: CTS_DRC_OFF_SCEN2
Setting target skew for clock: clock (mode mode_norm.fast.RCmin_bc corner mode_norm.fast.RCmin_bc) as 0.750000
Setting target skew for clock: clock (mode mode_norm.slow.RCmax corner mode_norm.slow.RCmax) as 0.750000
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
Information: Running Max-CTS
Enable multi-thread Tasks, number of thread is 8
Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/clock_opt_cts.design'. (TIM-125)
Information: The RC mode used is VR for design 'counter'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
************************************************************
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Information: Relocated the clock cell 'clk_gate_value_reg/latch' from (1.92, 9.99) to (13.44, 16.65). (CTS-106)
A total of 1 clock cells have been relocated
Information: The RC mode used is VR for design 'counter'. (NEX-022)
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Num of echelons 2
  Level 0 Num Nodes: 1
  Level 1 Num Nodes: 1
Processing Echelon 1
Processing parameter set (max_tran 0.500000 max_cap 0.600000)
Design scenario: mode_norm.fast.RCmin (corner = mode_norm.fast.RCmin, mode = mode_norm.fast.RCmin)
Design scenario: CTS_DRC_OFF_SCEN2 (corner = mode_norm.fast.RCmin_bc, mode = mode_norm.fast.RCmin_bc)
Design scenario: CTS_TEMP_ENABLED_SCEN0 (corner = mode_norm.slow.RCmax, mode = mode_norm.fast.RCmin_bc)
Design scenario: CTS_DRC_OFF_SCEN1 (corner = mode_norm.slow.RCmax, mode = mode_norm.slow.RCmax)
Scenario: Setup:Y Leakage:N Dynamic:N MaxTran: N  CTS_DRC_OFF_SCEN1 (mode_norm.slow.RCmax:mode_norm.slow.RCmax)
Scenario: Valid: Y Useful:Y  CTS_DRC_OFF_SCEN1 (mode_norm.slow.RCmax:mode_norm.slow.RCmax)
Scenario: Setup:Y Leakage:N Dynamic:N MaxTran: N  CTS_TEMP_ENABLED_SCEN0 (mode_norm.fast.RCmin_bc:mode_norm.slow.RCmax)
Scenario: Valid: Y Useful:Y  CTS_TEMP_ENABLED_SCEN0 (mode_norm.fast.RCmin_bc:mode_norm.slow.RCmax)
Max-CTS: All active scenarios
   Mode: mode_norm.slow.RCmax  Corner: mode_norm.slow.RCmax  Scenario: CTS_DRC_OFF_SCEN1
   Mode: mode_norm.fast.RCmin_bc  Corner: mode_norm.slow.RCmax  Scenario: CTS_TEMP_ENABLED_SCEN0
Max-CTS: All active leakage power scenarios
Max-CTS: All active dynamic power scenarios
ORB: timingScenario CTS_DRC_OFF_SCEN1 timingCorner mode_norm.slow.RCmax
INFO: No active leakage scenarios. Leakage will be turned off
INFO: No active dynamic power scenarios. Dynamic power will be turned off
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.4275 / 0.4275)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.4275 / 0.4275)
corner=mode_norm.fast.RCmin, tran factor=0.3864 (0.1652 / 0.4275)
corner=mode_norm.fast.RCmin_bc, tran factor=0.3864 (0.1652 / 0.4275)
ORB: Nominal = 0.1214341  Design MT = 0.475000  Target = 0.4275000 (3.520 nominal)  MaxRC = 0.045039
ORB: timingScenario CTS_DRC_OFF_SCEN1 timingCorner mode_norm.slow.RCmax
INFO: No active leakage scenarios. Leakage will be turned off
INFO: No active dynamic power scenarios. Dynamic power will be turned off
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.4275 / 0.4275)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.4275 / 0.4275)
corner=mode_norm.fast.RCmin, tran factor=0.3864 (0.1652 / 0.4275)
corner=mode_norm.fast.RCmin_bc, tran factor=0.3864 (0.1652 / 0.4275)
ORB: Nominal = 0.1214341  Design MT = 0.475000  Target = 0.4275000 (3.520 nominal)  MaxRC = 0.045039
ORB: timingScenario CTS_DRC_OFF_SCEN1 timingCorner mode_norm.slow.RCmax
INFO: No active leakage scenarios. Leakage will be turned off
INFO: No active dynamic power scenarios. Dynamic power will be turned off
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.4275 / 0.4275)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.4275 / 0.4275)
corner=mode_norm.fast.RCmin, tran factor=0.3864 (0.1652 / 0.4275)
corner=mode_norm.fast.RCmin_bc, tran factor=0.3864 (0.1652 / 0.4275)
ORB: Nominal = 0.1214341  Design MT = 0.475000  Target = 0.4275000 (3.520 nominal)  MaxRC = 0.045039
ORB: timingScenario CTS_DRC_OFF_SCEN1 timingCorner mode_norm.slow.RCmax
INFO: No active leakage scenarios. Leakage will be turned off
INFO: No active dynamic power scenarios. Dynamic power will be turned off
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.4275 / 0.4275)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.4275 / 0.4275)
corner=mode_norm.fast.RCmin, tran factor=0.3864 (0.1652 / 0.4275)
corner=mode_norm.fast.RCmin_bc, tran factor=0.3864 (0.1652 / 0.4275)
ORB: Nominal = 0.1214341  Design MT = 0.475000  Target = 0.4275000 (3.520 nominal)  MaxRC = 0.045039
ORB: timingScenario CTS_DRC_OFF_SCEN1 timingCorner mode_norm.slow.RCmax
INFO: No active leakage scenarios. Leakage will be turned off
INFO: No active dynamic power scenarios. Dynamic power will be turned off
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.4275 / 0.4275)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.4275 / 0.4275)
corner=mode_norm.fast.RCmin, tran factor=0.3864 (0.1652 / 0.4275)
corner=mode_norm.fast.RCmin_bc, tran factor=0.3864 (0.1652 / 0.4275)
ORB: Nominal = 0.1214341  Design MT = 0.475000  Target = 0.4275000 (3.520 nominal)  MaxRC = 0.045039
ORB: timingScenario CTS_DRC_OFF_SCEN1 timingCorner mode_norm.slow.RCmax
INFO: No active leakage scenarios. Leakage will be turned off
INFO: No active dynamic power scenarios. Dynamic power will be turned off
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.4275 / 0.4275)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.4275 / 0.4275)
corner=mode_norm.fast.RCmin, tran factor=0.3864 (0.1652 / 0.4275)
corner=mode_norm.fast.RCmin_bc, tran factor=0.3864 (0.1652 / 0.4275)
ORB: Nominal = 0.1214341  Design MT = 0.475000  Target = 0.4275000 (3.520 nominal)  MaxRC = 0.045039
ORB: timingScenario CTS_DRC_OFF_SCEN1 timingCorner mode_norm.slow.RCmax
INFO: No active leakage scenarios. Leakage will be turned off
INFO: No active dynamic power scenarios. Dynamic power will be turned off
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.4275 / 0.4275)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.4275 / 0.4275)
corner=mode_norm.fast.RCmin, tran factor=0.3864 (0.1652 / 0.4275)
corner=mode_norm.fast.RCmin_bc, tran factor=0.3864 (0.1652 / 0.4275)
ORB: Nominal = 0.1214341  Design MT = 0.475000  Target = 0.4275000 (3.520 nominal)  MaxRC = 0.045039
ORB: timingScenario CTS_DRC_OFF_SCEN1 timingCorner mode_norm.slow.RCmax
INFO: No active leakage scenarios. Leakage will be turned off
INFO: No active dynamic power scenarios. Dynamic power will be turned off
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.4275 / 0.4275)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.4275 / 0.4275)
corner=mode_norm.fast.RCmin, tran factor=0.3864 (0.1652 / 0.4275)
corner=mode_norm.fast.RCmin_bc, tran factor=0.3864 (0.1652 / 0.4275)
ORB: Nominal = 0.1214341  Design MT = 0.475000  Target = 0.4275000 (3.520 nominal)  MaxRC = 0.045039
bmap: stepx = 16650
Core Area = 2 X 2 ()
   10% ...Done
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clk_gate_value_reg/latch/GCLK
 Clocks: 
     clock (mode_norm.fast.RCmin_bc)
     clock (mode_norm.slow.RCmax)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 0.600000
 Number of Sinks = 4
 Number of Gates = 0
 Number of Loads = 4
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clk_gate_value_reg/latch/GCLK
 Phase delay: (max r/f: 0.239620/nan  min r/f: 0.239620/nan) : clk_gate_value_reg/latch/CLK
Processing Echelon 2
Processing parameter set (max_tran 0.500000 max_cap 0.600000)
Design scenario: mode_norm.fast.RCmin (corner = mode_norm.fast.RCmin, mode = mode_norm.fast.RCmin)
Design scenario: CTS_DRC_OFF_SCEN2 (corner = mode_norm.fast.RCmin_bc, mode = mode_norm.fast.RCmin_bc)
Design scenario: CTS_TEMP_ENABLED_SCEN0 (corner = mode_norm.slow.RCmax, mode = mode_norm.fast.RCmin_bc)
Design scenario: CTS_DRC_OFF_SCEN1 (corner = mode_norm.slow.RCmax, mode = mode_norm.slow.RCmax)
Scenario: Setup:Y Leakage:N Dynamic:N MaxTran: N  CTS_DRC_OFF_SCEN1 (mode_norm.slow.RCmax:mode_norm.slow.RCmax)
Scenario: Valid: Y Useful:Y  CTS_DRC_OFF_SCEN1 (mode_norm.slow.RCmax:mode_norm.slow.RCmax)
Scenario: Setup:Y Leakage:N Dynamic:N MaxTran: N  CTS_TEMP_ENABLED_SCEN0 (mode_norm.fast.RCmin_bc:mode_norm.slow.RCmax)
Scenario: Valid: Y Useful:Y  CTS_TEMP_ENABLED_SCEN0 (mode_norm.fast.RCmin_bc:mode_norm.slow.RCmax)
Max-CTS: All active scenarios
   Mode: mode_norm.slow.RCmax  Corner: mode_norm.slow.RCmax  Scenario: CTS_DRC_OFF_SCEN1
   Mode: mode_norm.fast.RCmin_bc  Corner: mode_norm.slow.RCmax  Scenario: CTS_TEMP_ENABLED_SCEN0
Max-CTS: All active leakage power scenarios
Max-CTS: All active dynamic power scenarios
   10% ...Done
-------------------------------------------------------------
 Echelon 2 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = clock
 Clocks: 
     clock (mode_norm.fast.RCmin_bc)
     clock (mode_norm.slow.RCmax)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 0.600000
 Number of Sinks = 0
 Number of Gates = 1
 Number of Loads = 1
 Loads with existing phase delay = 1
  1. Phase delay = (max r/f: 0.239620/__  min r/f: 0.239620/__) : clk_gate_value_reg/latch/CLK
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 0.70 sec, cpu time is 0 hr : 0 min : 0.75 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Design rule constraints:
     max fanout  = 1000000
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
There are 0 buffers and 0 inverters added (total area 0.00) by Clock Tree Synthesis.
Information: 0 out of 1 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 0 out of 4, orientation changed without moving: 0
Clock sink displacement max = 0.000000 um, average = 0.000000 um
Clock sink with large displacement: 0 (Threshold: 9.990000 um)
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Cell Min-Routing-Layer = li1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd1_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd1_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s2s_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s2s_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s4s_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s4s_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s6s_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s6s_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd1_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd1_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd1_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd1_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_8, pin VNB) on layer pwell. (ZRT-030)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.960 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 6.10 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
2 masters (2 pins) have donut holes
CTO: setting route_reuse..
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
Information: The net parasitics of block counter are cleared. (TIM-123)
Total number of global routed clock nets: 2
Information: The run time for clock net global routing is 0 hr : 0 min : 0.25 sec, cpu time is 0 hr : 0 min : 0.25 sec. (CTS-104)
Information: The run time for balance point scaling is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/clock_opt_cts.design'. (TIM-125)
Information: Design counter has 34 nets, 2 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'counter'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 2, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
 Clock cells info: buffer count: 0, buffer area: 0.00, cell count: 2, cell area: 51.15
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
Started Initial DRC Fixing at Wed Sep  6 15:31:19 2023
Scenario mode_norm.slow.RCmax:mode_norm.slow.RCmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clock                      0.2355       0.0003            0       0.0000       0.0000            0       0.0000      25.5744      51.5800
                                                                                                                                         
Scenario mode_norm.fast.RCmin_bc:mode_norm.fast.RCmin_bc
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clock                      0.0890       0.0002            0       0.0000       0.0000            0       0.0000      25.5744      51.5800
                                                                                                                                         
-------------------------------------------------------------
Fixing clock: clock mode: mode_norm.slow.RCmax root: clock

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clock, Mode: mode_norm.slow.RCmax, Root: clock
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0003; ID = 0.2355; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 25.5744; ClockWireLen = 51.5800; Clock = clock; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = clock. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clock, Mode: mode_norm.slow.RCmax, Root: clock
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0003; ID = 0.2355; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 25.5744; ClockWireLen = 51.5800; Clock = clock; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = clock. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
-------------------------------------------------------------
Fixing clock: clock mode: mode_norm.fast.RCmin_bc root: clock

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clock, Mode: mode_norm.fast.RCmin_bc, Root: clock
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0002; ID = 0.0890; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 25.5744; ClockWireLen = 51.5800; Clock = clock; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = clock. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clock, Mode: mode_norm.fast.RCmin_bc, Root: clock
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0002; ID = 0.0890; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 25.5744; ClockWireLen = 51.5800; Clock = clock; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = clock. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
Finished Initial DRC Fixing at Wed Sep  6 15:31:19 2023 (elapsed: 0:00:00)
Scenario mode_norm.slow.RCmax:mode_norm.slow.RCmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clock                      0.2355       0.0003            0       0.0000       0.0000            0       0.0000      25.5744      51.5800
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
Scenario mode_norm.fast.RCmin_bc:mode_norm.fast.RCmin_bc
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clock                      0.0890       0.0002            0       0.0000       0.0000            0       0.0000      25.5744      51.5800
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
************************************************************
* CTS STEP: Skew Latency Optimization and Area Recovery
************************************************************
Started Optimization at Wed Sep  6 15:31:19 2023
Scenario mode_norm.slow.RCmax:mode_norm.slow.RCmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clock                      0.2355       0.0003            0       0.0000       0.0000            0       0.0000      25.5744      51.5800
                                                                                                                                         
Scenario mode_norm.fast.RCmin_bc:mode_norm.fast.RCmin_bc
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clock                      0.0890       0.0002            0       0.0000       0.0000            0       0.0000      25.5744      51.5800
                                                                                                                                         
-------------------------------------------------------------
Optimizing clock tree
clock: clock mode: mode_norm.slow.RCmax root: clock
clock: clock mode: mode_norm.fast.RCmin_bc root: clock
Clock QoR Before Optimization:
Clock: clock, Mode: mode_norm.slow.RCmax, Root: clock
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0003; ID = 0.2355; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 25.5744; ClockWireLen = 51.5800; Clock = clock; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = clock. (CTS-037)
Clock: clock, Mode: mode_norm.fast.RCmin_bc, Root: clock
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0002; ID = 0.0890; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 25.5744; ClockWireLen = 51.5800; Clock = clock; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = clock. (CTS-037)

Begin Network Flow Based Optimization:
Default network flow optimizer made 0 successful improvements out of 0 iterations
Resized 0, relocated 0, deleted 0, inserted 0, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 0.49 sec, cpu time is 0 hr : 0 min : 0.52 sec.
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Network Flow Optimization:
Clock: clock, Mode: mode_norm.slow.RCmax, Root: clock
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0003; ID = 0.2355; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 25.5744; ClockWireLen = 51.5800; Clock = clock; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = clock. (CTS-037)
Longest path:
  (0) 0.0004		0.0000		clk_gate_value_reg/latch/CLK
  (1) 0.2350		0.2346		clk_gate_value_reg/latch/GCLK
  (2) 0.2355		0.0006		value_reg_0_/CLK
Shortest path:
  (0) 0.0004		0.0000		clk_gate_value_reg/latch/CLK
  (1) 0.2350		0.2346		clk_gate_value_reg/latch/GCLK
  (2) 0.2352		0.0002		value_reg_3_/CLK
Clock: clock, Mode: mode_norm.fast.RCmin_bc, Root: clock
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0002; ID = 0.0890; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 25.5744; ClockWireLen = 51.5800; Clock = clock; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = clock. (CTS-037)
Longest path:
  (0) 0.0002		0.0000		clk_gate_value_reg/latch/CLK
  (1) 0.0887		0.0885		clk_gate_value_reg/latch/GCLK
  (2) 0.0890		0.0003		value_reg_0_/CLK
Shortest path:
  (0) 0.0002		0.0000		clk_gate_value_reg/latch/CLK
  (1) 0.0887		0.0885		clk_gate_value_reg/latch/GCLK
  (2) 0.0887		0.0001		value_reg_3_/CLK

Begin Area Recovery Buffer Removal:
AR: deleted 0 cell(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Removal:
Clock: clock, Mode: mode_norm.slow.RCmax, Root: clock
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0003; ID = 0.2355; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 25.5744; ClockWireLen = 51.5800; Clock = clock; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = clock. (CTS-037)
Clock: clock, Mode: mode_norm.fast.RCmin_bc, Root: clock
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0002; ID = 0.0890; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 25.5744; ClockWireLen = 51.5800; Clock = clock; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = clock. (CTS-037)

Begin Area Recovery Resizing:
AR: resized 0 out of 1 cell(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Resizing:
Clock: clock, Mode: mode_norm.slow.RCmax, Root: clock
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0003; ID = 0.2355; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 25.5744; ClockWireLen = 51.5800; Clock = clock; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = clock. (CTS-037)
Clock: clock, Mode: mode_norm.fast.RCmin_bc, Root: clock
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0002; ID = 0.0890; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 25.5744; ClockWireLen = 51.5800; Clock = clock; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = clock. (CTS-037)
The elapsed time for area recovery is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.01 sec.
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.50 sec, cpu time is 0 hr : 0 min : 0.54 sec.
Finished Optimization at Wed Sep  6 15:31:20 2023 (elapsed: 0:00:00)
Scenario mode_norm.slow.RCmax:mode_norm.slow.RCmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clock                      0.2355       0.0003            0       0.0000       0.0000            0       0.0000      25.5744      51.5800
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
Scenario mode_norm.fast.RCmin_bc:mode_norm.fast.RCmin_bc
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clock                      0.0890       0.0002            0       0.0000       0.0000            0       0.0000      25.5744      51.5800
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
Information: The run time for skew latency optimization and Area Recovery is 0 hr : 0 min : 0.50 sec, cpu time is 0 hr : 0 min : 0.55 sec. (CTS-104)
************************************************************
* CTS STEP: Post-Optimization DRC Fixing
************************************************************
Started Final DRC Fixing at Wed Sep  6 15:31:20 2023
Scenario mode_norm.slow.RCmax:mode_norm.slow.RCmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clock                      0.2355       0.0003            0       0.0000       0.0000            0       0.0000      25.5744      51.5800
                                                                                                                                         
Scenario mode_norm.fast.RCmin_bc:mode_norm.fast.RCmin_bc
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clock                      0.0890       0.0002            0       0.0000       0.0000            0       0.0000      25.5744      51.5800
                                                                                                                                         
-------------------------------------------------------------
Fixing clock: clock mode: mode_norm.slow.RCmax root: clock
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: clock, Mode: mode_norm.slow.RCmax, Root: clock
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0003; ID = 0.2355; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 25.5744; ClockWireLen = 51.5800; Clock = clock; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = clock. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
-------------------------------------------------------------
Fixing clock: clock mode: mode_norm.fast.RCmin_bc root: clock
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: clock, Mode: mode_norm.fast.RCmin_bc, Root: clock
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0002; ID = 0.0890; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 25.5744; ClockWireLen = 51.5800; Clock = clock; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = clock. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
Finished Final DRC Fixing at Wed Sep  6 15:31:20 2023 (elapsed: 0:00:00)
Scenario mode_norm.slow.RCmax:mode_norm.slow.RCmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clock                      0.2355       0.0003            0       0.0000       0.0000            0       0.0000      25.5744      51.5800
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
Scenario mode_norm.fast.RCmin_bc:mode_norm.fast.RCmin_bc
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clock                      0.0890       0.0002            0       0.0000       0.0000            0       0.0000      25.5744      51.5800
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
Information: The run time for post-optimization DRC fixing is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
All together, ran incremental ZGR 0 time(s) for 0 net(s) and restoring ZGR invoked 0 time(s) for 0 net(s)
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Local skew optimization
************************************************************
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 9, DR 0), data (VR 30, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Cell Min-Routing-Layer = li1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd1_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd1_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s2s_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s2s_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s4s_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s4s_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s6s_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s6s_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd1_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd1_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd1_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd1_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_8, pin VNB) on layer pwell. (ZRT-030)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.960 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 6.10 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario mode_norm.slow.RCmax (Mode mode_norm.slow.RCmax Corner mode_norm.slow.RCmax)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Average gCell capacity  2.78	 on layer (1)	 li1
Average gCell capacity  6.43	 on layer (2)	 met1
Average gCell capacity  6.27	 on layer (3)	 met2
Average gCell capacity  4.44	 on layer (4)	 met3
Average gCell capacity  2.67	 on layer (5)	 met4
Average gCell capacity  0.44	 on layer (6)	 met5
Average number of tracks per gCell 6.56	 on layer (1)	 li1
Average number of tracks per gCell 9.11	 on layer (2)	 met1
Average number of tracks per gCell 6.56	 on layer (3)	 met2
Average number of tracks per gCell 4.67	 on layer (4)	 met3
Average number of tracks per gCell 3.33	 on layer (5)	 met4
Average number of tracks per gCell 1.11	 on layer (6)	 met5
Number of gCells = 486
Created 8 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 7: startup 
rtapi Thread-server 0: startup 
rtapi Thread-server 4: startup 
rtapi Thread-server 3: startup 
rtapi Thread-server 1: startup 
rtapi Thread-server 2: startup 
rtapi Thread-server 5: startup 
Mgr Thread-server 7: Ctor 
rtapi Thread-server 6: startup 
Mgr Thread-server 0: Ctor 
Mgr Thread-server 4: Ctor 
Mgr Thread-server 3: Ctor 
Mgr Thread-server 1: Ctor 
Mgr Thread-server 2: Ctor 
Mgr Thread-server 5: Ctor 
Mgr Thread-server 6: Ctor 
Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/clock_opt_cts.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 2, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:mode_norm.slow.RCmax   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clock        Yes     0.2352  0.2352  0.2352  0.2352   mode_norm.slow.RCmax

Mode:mode_norm.fast.RCmin   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clock        Yes         --      --      --      --   mode_norm.fast.RCmin

Mode:mode_norm.fast.RCmin_bc   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clock        Yes     0.0888  0.0888  0.0888  0.0888   mode_norm.fast.RCmin_bc

Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/clock_opt_cts.design'. (TIM-125)
Information: Design Average RC for design counter  (NEX-011)
Information: r = 0.452185 ohm/um, via_r = 1.659292 ohm/cut, c = 0.136947 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.925093 ohm/um, via_r = 1.732552 ohm/cut, c = 0.109412 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock: clock, Mode: mode_norm.slow.RCmax, Root: clock
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 25.5744; ClockWireLen = 51.5800; Clock = clock; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = clock. (CTS-037)
Clock: clock, Mode: mode_norm.fast.RCmin_bc, Root: clock
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 25.5744; ClockWireLen = 51.5800; Clock = clock; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = clock. (CTS-037)
Information: The run time for Solver based local skew opt: Initialization is 0 hr : 0 min : 0.05 sec, cpu time is 0 hr : 0 min : 0.29 sec. (CTS-104)
Buffer/Inverter reference list for clock tree synthesis:
   sky130_fd_sc_hs/sky130_fd_sc_hs__buf_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__buf_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__buf_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__buf_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__buf_8
   sky130_fd_sc_hs/sky130_fd_sc_hs__bufbuf_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__bufbuf_8
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkbuf_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkbuf_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkbuf_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkbuf_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkbuf_8
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlygate4sd1_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlygate4sd2_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlygate4sd3_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlymetal6s2s_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlymetal6s4s_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlymetal6s6s_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__bufinv_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__bufinv_8
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv3sd1_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv3sd2_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv3sd3_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv5sd1_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv5sd2_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv5sd3_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkinv_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkinv_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkinv_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkinv_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkinv_8
   sky130_fd_sc_hs/sky130_fd_sc_hs__inv_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__inv_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__inv_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__inv_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__inv_8

ICG reference list:
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlclkp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlclkp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlclkp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdlclkp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdlclkp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdlclkp_4


register reference list:
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfbbn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfbbn_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfbbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfrbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfrbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfrtn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfrtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfrtp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfrtp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfsbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfsbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfstp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfstp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfstp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfxbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfxbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfxtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfxtp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfxtp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrbn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrbn_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrtn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrtn_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrtn_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrtp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrtp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlxbn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlxbn_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlxbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlxtn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlxtn_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlxtn_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlxtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__edfxbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__edfxtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfbbn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfbbn_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfbbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfrbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfrbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfrtn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfrtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfrtp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfrtp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfsbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfsbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfstp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfstp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfstp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfxbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfxbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfxtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfxtp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfxtp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__sedfxbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sedfxbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sedfxtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sedfxtp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sedfxtp_4

Information: 'mode_norm.slow.RCmax' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (cto1, last_qor_strategy): 3 engines
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine NONE_POWER has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 1, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0
                tns300Cutoff = 300, capAllowance = 100.000000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 20, weight 10.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 30, weight 2.000000, degradationPercentAllowed 0.050000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_POWER, BUFFER_REMOVAL_CLOCK_POWER, 
Drc Mode Option: auto
CCD blasted path groups
CCD initialization runtime: cpu 0.034903, elapsed 0.017890, speed up 1.950978.

CCD-Info: App options set by user
   ccd.post_route_buffer_removal = true
   clock_opt.flow.enable_clock_power_recovery = none
   clock_opt.flow.enable_power = false
   clock_opt.flow.optimize_ndr = false
   clock_opt.place.congestion_effort = medium
   clock_opt.place.effort = high

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 8 threads
CTSSC route status detected: clock (VR 0, GR 9, DR 0), data (VR 30, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: Activity propagation will be performed for scenario mode_norm.fast.RCmin_bc.
Information: Activity propagation will be performed for scenario mode_norm.fast.RCmin.
Information: Doing activity propagation for mode 'mode_norm.fast.RCmin_bc' and corner 'mode_norm.fast.RCmin_bc' with effort level 'low'. (POW-024)
Information: Timer-derived activity data is cached on scenario mode_norm.fast.RCmin_bc (POW-052)
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 4 ****
Information: Doing activity propagation for mode 'mode_norm.fast.RCmin' and corner 'mode_norm.fast.RCmin' with effort level 'low'. (POW-024)
Information: Timer-derived activity data is cached on scenario mode_norm.fast.RCmin (POW-052)
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 4 ****
Total power = 0.044444, Leakage = 0.044444, Internal = 0.000000, Switching = 0.000000

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 2.200170, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.083725, TNHS = 0.000000, NHVP = 0

    Scenario mode_norm.slow.RCmax  WNS = 2.200170, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc  WNHS = 0.083725, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 2.200, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.084, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=2.200170, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 25.57 (1), Flop Area (count) = 147.05 (4), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.044444, Leakage = 0.044444, Internal = 0.000000, Switching = 0.000000
 All scenarios used by CCD
    scenario 0: mode_norm.fast.RCmin , isLeakagePower, setup blocked , hold blocked 
          mode: mode_norm.fast.RCmin, id = 3
          corner: mode_norm.fast.RCmin, id = 3

    scenario 1: mode_norm.fast.RCmin_bc , isLeakagePower, setup blocked 
          mode: mode_norm.fast.RCmin_bc, id = 4
          corner: mode_norm.fast.RCmin_bc, id = 4
          isHold: wns = 0.083725, unweighted tns = 0.000000

    scenario 2: mode_norm.slow.RCmax , isMaxTran, isMaxCap, hold blocked 
          mode: mode_norm.slow.RCmax, id = 1
          corner: mode_norm.slow.RCmax, id = 1
          isSetup: wns = 2.200170, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary 		

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          2.896407
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       4.215820
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.905487

-------------------------------------------------


CCD: After FMAX optimization:cto1_NONE_POWER2
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 2.200170, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.083725, TNHS = 0.000000, NHVP = 0

    Scenario mode_norm.slow.RCmax  WNS = 2.200170, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc  WNHS = 0.083725, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 2.200, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.084, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=2.200170, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 25.57 (1), Flop Area (count) = 147.05 (4), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.044444, Leakage = 0.044444, Internal = 0.000000, Switching = 0.000000
 CCD flow runtime: cpu 7.976250, elapsed 3.392165, speed up 2.351374.
CCD unblasted path groups
Mark clock trees...
Marking clock synthesized attributes

Information: The run time for Solver based local skew opt is 0 hr : 0 min : 3.42 sec, cpu time is 0 hr : 0 min : 8.03 sec. (CTS-104)
Clock: clock, Mode: mode_norm.slow.RCmax, Root: clock
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 25.5744; ClockWireLen = 51.5800; Clock = clock; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = clock. (CTS-037)
Clock: clock, Mode: mode_norm.fast.RCmin_bc, Root: clock
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 25.5744; ClockWireLen = 51.5800; Clock = clock; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = clock. (CTS-037)
Information: The run time for Solver based local skew opt: Wrap-up is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
rtapi Thread-server 7: shutdown 
rtapi Thread-server 4: shutdown 
rtapi Thread-server 3: shutdown 
rtapi Thread-server 0: shutdown 
rtapi Thread-server 1: shutdown 
rtapi Thread-server 5: shutdown 
Mgr Thread-server 7: Dtor 
rtapi Thread-server 6: shutdown 
rtapi Thread-server 2: shutdown 
Mgr Thread-server 4: Dtor 
Mgr Thread-server 3: Dtor 
Mgr Thread-server 0: Dtor 
Mgr Thread-server 1: Dtor 
Mgr Thread-server 5: Dtor 
Mgr Thread-server 6: Dtor 
Mgr Thread-server 2: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 

No. startProblems      =     0 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
rtapi Thread-server 1: Dtor 
rtapi Thread-server 2: Dtor 
rtapi Thread-server 3: Dtor 
rtapi Thread-server 4: Dtor 
rtapi Thread-server 5: Dtor 
rtapi Thread-server 6: Dtor 
rtapi Thread-server 7: Dtor 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Info:: Timing driven is turned off in route_group -all_clock_nets
Cell Min-Routing-Layer = li1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd1_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd1_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s2s_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s2s_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s4s_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s4s_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s6s_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s6s_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd1_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd1_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd1_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd1_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_8, pin VNB) on layer pwell. (ZRT-030)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.960 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 6.10 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
2 masters (2 pins) have donut holes
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   15  Alloctr   17  Proc 4341 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.global.*'
global.timing_driven                                    :	 false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,27.84,29.97)
Number of routing layers = 6
layer li1, dir Ver, min width = 0.17, min space = 0.17 pitch = 0.48
layer met1, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.37
layer met2, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.48
layer met3, dir Hor, min width = 0.3, min space = 0.3 pitch = 0.74
layer met4, dir Ver, min width = 0.3, min space = 0.3 pitch = 0.96
layer met5, dir Hor, min width = 1.6, min space = 1.6 pitch = 3.33
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   19  Alloctr   21  Proc 4341 
Net statistics:
Total number of nets     = 34
Number of nets to route  = 2
4 nets are fully connected,
 of which 2 are detail routed and 2 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   19  Alloctr   21  Proc 4341 
Average gCell capacity  2.78	 on layer (1)	 li1
Average gCell capacity  6.43	 on layer (2)	 met1
Average gCell capacity  6.27	 on layer (3)	 met2
Average gCell capacity  4.44	 on layer (4)	 met3
Average gCell capacity  2.67	 on layer (5)	 met4
Average gCell capacity  0.44	 on layer (6)	 met5
Average number of tracks per gCell 6.56	 on layer (1)	 li1
Average number of tracks per gCell 9.11	 on layer (2)	 met1
Average number of tracks per gCell 6.56	 on layer (3)	 met2
Average number of tracks per gCell 4.67	 on layer (4)	 met3
Average number of tracks per gCell 3.33	 on layer (5)	 met4
Average number of tracks per gCell 1.11	 on layer (6)	 met5
Number of gCells = 486
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   20  Alloctr   22  Proc 4341 
Net Count 2, Total HPWL 5 microns
HPWL   0 ~  100 microns: Net Count        2	Total HPWL          5 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL          0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL          0 microns
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   20  Alloctr   22  Proc 4341 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   20  Alloctr   22  Proc 4341 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used   88  Alloctr   90  Proc 4341 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. li1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 49.66
Initial. Layer li1 wire length = 0.00
Initial. Layer met1 wire length = 0.00
Initial. Layer met2 wire length = 23.86
Initial. Layer met3 wire length = 25.80
Initial. Layer met4 wire length = 0.00
Initial. Layer met5 wire length = 0.00
Initial. Total Number of Contacts = 17
Initial. Via L1M1_PR count = 6
Initial. Via M1M2_PR count = 7
Initial. Via M2M3_PR count = 4
Initial. Via M3M4_PR count = 0
Initial. Via M4M5_PR count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   69  Alloctr   69  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   88  Alloctr   90  Proc 4341 

Congestion utilization per direction:
Average vertical track utilization   =  1.69 %
Peak    vertical track utilization   = 30.00 %
Average horizontal track utilization =  1.74 %
Peak    horizontal track utilization = 33.33 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   88  Alloctr   90  Proc 4341 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   72  Alloctr   72  Proc    0 
[GR: Done] Total (MB): Used   88  Alloctr   90  Proc 4341 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used   47  Alloctr   50  Proc 4341 
Skip track assign
Skip detail route
Updating the database ...
Information: The net parasitics of block counter are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/clock_opt_cts.design'. (TIM-125)
Information: Design counter has 34 nets, 2 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'counter'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 2, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The run time for Local skew optimization is 0 hr : 0 min : 4.43 sec, cpu time is 0 hr : 0 min : 9.65 sec. (CTS-104)
************************************************************
* CTS STEP: Postlude
************************************************************
Information: The run time for postlude is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.06 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 2 flat clock tree nets.
There are 1 non-sink instances (total area 25.57) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 0 buffers and 0 inverters (total area 0.00).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:10.83u 00:00:01.00s 00:00:06.23e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.

No clock balance group was found, so skip the balance
Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/clock_opt_cts.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 2, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:mode_norm.slow.RCmax   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clock        Yes     0.2352  0.2352  0.2352  0.2352   mode_norm.slow.RCmax

Mode:mode_norm.fast.RCmin   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clock        Yes         --      --      --      --   mode_norm.fast.RCmin

Mode:mode_norm.fast.RCmin_bc   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clock        Yes     0.0888  0.0888  0.0888  0.0888   mode_norm.fast.RCmin_bc

Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: Ending clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2023-09-06 15:31:24 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1159 MB (FLW-8100)

Information: The net parasitics of block counter are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/clock_opt_cts.design'. (TIM-125)
Information: Design counter has 34 nets, 2 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'counter'. (NEX-022)
Information: Design Average RC for design counter  (NEX-011)
Information: r = 0.452185 ohm/um, via_r = 1.659292 ohm/cut, c = 0.136947 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.925093 ohm/um, via_r = 1.732552 ohm/cut, c = 0.109412 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:    22 s (  0.01 hr )  ELAPSE:    36 s (  0.01 hr )  MEM-PEAK:  1159 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Clock-opt timing update complete          CPU:    22 s (  0.01 hr )  ELAPSE:    36 s (  0.01 hr )  MEM-PEAK:  1159 MB

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1        -          -      -   0.0000     0.0000      0
    2   2        -          -      -   0.0000     0.0000      0
    2   3        -          -      -   0.0000     0.0000      0
    2   4        -          -      -   0.0000     0.0000      0
    2   5        -          -      -   0.0000     0.0000      0
    2   6        -          -      -   0.0000     0.0000      0
    2   7        -          -      -   0.0000     0.0000      0
    2   8        -          -      -   0.0000     0.0000      0
    2   9        -          -      -   0.0000     0.0000      0
    2  10        -          -      -   0.0000     0.0000      0
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
    3   9   0.0000     0.0000      0        -          -      -
    3  10   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -          -        -  22222.088
    2   *        -          -        -      -   0.0000     0.0000      0        -          -        -  22222.088
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0          -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  22222.088       290.91         22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  22222.088       290.91         22
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
Clock-opt initialization complete         CPU:    32 s (  0.01 hr )  ELAPSE:    38 s (  0.01 hr )  MEM-PEAK:  1159 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1920 3330) (25920 26640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

    Scenario mode_norm.slow.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:38     0.000     0.000   290.909     0.000     0.000         0         1         0     0.000      1159 

Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Total 0.0000 seconds to load 22 cell instances into cellmap
Moveable cells: 21; Application fixed cells: 1; Macro cells: 0; User fixed cells: 0
Average cell width 3.9709, cell height 3.3300, cell area 13.2231 for total 22 placed and application fixed cells
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Clock-opt optimization Phase 4 Iter  1          0.00        0.00      0.00         -        290.91    22222.09          22              0.01      1159
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.fast.RCmin, tran factor=0.4164 (0.3445 / 0.8274)
corner=mode_norm.fast.RCmin_bc, tran factor=0.4164 (0.3445 / 0.8274)
bmap: stepx = 16650
Core Area = 2 X 2 ()
Clock-opt optimization Phase 4 Iter  2          0.00        0.00      0.00         -        290.91    22222.09          22              0.01      1159

Layer name: li1, Mask name: metal1, Layer number: 3
Layer name: met1, Mask name: metal2, Layer number: 5
Layer name: met2, Mask name: metal3, Layer number: 7
Layer name: met3, Mask name: metal4, Layer number: 9
Layer name: met4, Mask name: metal5, Layer number: 11
Layer name: met5, Mask name: metal6, Layer number: 13
CCL: Total Usage Adjustment : 1
INFO: Derive row count 2 from GR congestion map (9/4)
INFO: Derive col count 2 from GR congestion map (9/4)
Convert timing mode ...
Clock-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         -        290.91    22222.09          22              0.01      1159
Clock-opt optimization Phase 5 Iter  2          0.00        0.00      0.00         -        290.91    22222.09          22              0.01      1159
Clock-opt optimization Phase 5 Iter  3          0.00        0.00      0.00         -        290.91    22222.09          22              0.01      1159
Clock-opt optimization Phase 5 Iter  4          0.00        0.00      0.00         -        290.91    22222.09          22              0.01      1159
Corner Scaling is off, multiplier is 1.000000
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.fast.RCmin, tran factor=0.4164 (0.3445 / 0.8274)
corner=mode_norm.fast.RCmin_bc, tran factor=0.4164 (0.3445 / 0.8274)
bmap: stepx = 16650
Core Area = 2 X 2 ()
Layer name: li1, Mask name: metal1, Layer number: 3
Layer name: met1, Mask name: metal2, Layer number: 5
Layer name: met2, Mask name: metal3, Layer number: 7
Layer name: met3, Mask name: metal4, Layer number: 9
Layer name: met4, Mask name: metal5, Layer number: 11
Layer name: met5, Mask name: metal6, Layer number: 13
Clock-opt optimization Phase 5 Iter  5          0.00        0.00      0.00         -        290.91    22222.09          22              0.01      1159
Clock-opt optimization Phase 5 Iter  6          0.00        0.00      0.00         -        290.91    22222.09          22              0.01      1159
Layer name: li1, Mask name: metal1, Layer number: 3
Layer name: met1, Mask name: metal2, Layer number: 5
Layer name: met2, Mask name: metal3, Layer number: 7
Layer name: met3, Mask name: metal4, Layer number: 9
Layer name: met4, Mask name: metal5, Layer number: 11
Layer name: met5, Mask name: metal6, Layer number: 13
Clock-opt optimization Phase 5 Iter  7          0.00        0.00      0.00         -        290.91    22222.09          22              0.01      1159

Clock-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         -        290.91    22222.09          22              0.01      1159

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2023-09-06 15:31:27 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1159 MB (FLW-8100)
Clock-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         -        290.91    22222.09          22              0.01      1159
Info: Enabling GR in final CTS
Info: Enabling GR in final CTO
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: CTS will work on the following scenarios. (CTS-101)
   mode_norm.slow.RCmax	(Mode: mode_norm.slow.RCmax; Corner: mode_norm.slow.RCmax)
   mode_norm.fast.RCmin_bc	(Mode: mode_norm.fast.RCmin_bc; Corner: mode_norm.fast.RCmin_bc)
Information: CTS will work on all clocks in active scenarios, including 2 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00nW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.common.power_aware_pruning = false
   cts.compile.enable_cell_relocation = none
   cts.compile.enable_global_route = true
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   sky130_fd_sc_hs/sky130_fd_sc_hs__buf_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__buf_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__buf_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__buf_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__buf_8
   sky130_fd_sc_hs/sky130_fd_sc_hs__bufbuf_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__bufbuf_8
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkbuf_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkbuf_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkbuf_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkbuf_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkbuf_8
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlygate4sd1_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlygate4sd2_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlygate4sd3_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlymetal6s2s_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlymetal6s4s_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlymetal6s6s_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__bufinv_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__bufinv_8
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv3sd1_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv3sd2_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv3sd3_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv5sd1_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv5sd2_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv5sd3_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkinv_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkinv_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkinv_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkinv_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkinv_8
   sky130_fd_sc_hs/sky130_fd_sc_hs__inv_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__inv_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__inv_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__inv_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__inv_8

ICG reference list:
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlclkp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlclkp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlclkp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdlclkp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdlclkp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdlclkp_4

Information: 'mode_norm.slow.RCmax' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1920 3330) (25920 26640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.07 sec, cpu time is 0 hr : 0 min : 0.09 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer li1: cached 0 shapes out of 2 total shapes.
Layer met1: cached 0 shapes out of 8 total shapes.
Layer met2: cached 0 shapes out of 5 total shapes.
Cached 16 vias out of 43 total vias.
Total 0.0100 seconds to build cellmap data
Total 0.0000 seconds to load 22 cell instances into cellmap
Moveable cells: 21; Application fixed cells: 1; Macro cells: 0; User fixed cells: 0
Average cell width 3.9709, cell height 3.3300, cell area 13.2231 for total 22 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 8
Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/clock_opt_cts.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 2, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Cell Min-Routing-Layer = li1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd1_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd1_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s2s_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s2s_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s4s_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s4s_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s6s_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s6s_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd1_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd1_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd1_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd1_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_8, pin VNB) on layer pwell. (ZRT-030)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.960 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 6.10 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
2 masters (2 pins) have donut holes
Information: The run time for balance point scaling is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: clock mode: mode_norm.slow.RCmax root: clock

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clock, Mode: mode_norm.slow.RCmax, Root: clock
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0003; ID = 0.2355; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 25.5744; ClockWireLen = 51.5800; Clock = clock; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = clock. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clock, Mode: mode_norm.slow.RCmax, Root: clock
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0003; ID = 0.2355; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 25.5744; ClockWireLen = 51.5800; Clock = clock; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = clock. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
-------------------------------------------------------------
Fixing clock: clock mode: mode_norm.fast.RCmin_bc root: clock

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clock, Mode: mode_norm.fast.RCmin_bc, Root: clock
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0002; ID = 0.0890; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 25.5744; ClockWireLen = 51.5800; Clock = clock; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = clock. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clock, Mode: mode_norm.fast.RCmin_bc, Root: clock
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0002; ID = 0.0890; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 25.5744; ClockWireLen = 51.5800; Clock = clock; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = clock. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
All together, ran incremental ZGR 0 time(s) for 0 net(s) and restoring ZGR invoked 0 time(s) for 0 net(s)
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
Mark clock trees...
Marking clock synthesized attributes

************************************************************
* CTS STEP: Multi-objective Clock Optimization
************************************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/clock_opt_cts.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: CCD will use corner mode_norm.slow.RCmax for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
INFO: Clock latencies not changed
CUS IO adjustment after BDCCD done not change IO
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 9, DR 0), data (VR 30, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Cell Min-Routing-Layer = li1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd1_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd1_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s2s_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s2s_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s4s_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s4s_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s6s_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s6s_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd1_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd1_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd1_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd1_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_8, pin VNB) on layer pwell. (ZRT-030)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.960 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 6.10 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario mode_norm.slow.RCmax (Mode mode_norm.slow.RCmax Corner mode_norm.slow.RCmax)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Average gCell capacity  2.78	 on layer (1)	 li1
Average gCell capacity  6.43	 on layer (2)	 met1
Average gCell capacity  6.27	 on layer (3)	 met2
Average gCell capacity  4.44	 on layer (4)	 met3
Average gCell capacity  2.67	 on layer (5)	 met4
Average gCell capacity  0.44	 on layer (6)	 met5
Average number of tracks per gCell 6.56	 on layer (1)	 li1
Average number of tracks per gCell 9.11	 on layer (2)	 met1
Average number of tracks per gCell 6.56	 on layer (3)	 met2
Average number of tracks per gCell 4.67	 on layer (4)	 met3
Average number of tracks per gCell 3.33	 on layer (5)	 met4
Average number of tracks per gCell 1.11	 on layer (6)	 met5
Number of gCells = 486
Created 8 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 7: startup 
rtapi Thread-server 0: startup 
rtapi Thread-server 2: startup 
rtapi Thread-server 3: startup 
rtapi Thread-server 5: startup 
rtapi Thread-server 1: startup 
Mgr Thread-server 7: Ctor 
rtapi Thread-server 6: startup 
rtapi Thread-server 4: startup 
Mgr Thread-server 0: Ctor 
Mgr Thread-server 2: Ctor 
Mgr Thread-server 3: Ctor 
Mgr Thread-server 5: Ctor 
Mgr Thread-server 1: Ctor 
Mgr Thread-server 6: Ctor 
Mgr Thread-server 4: Ctor 
Information: 'mode_norm.slow.RCmax' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (budget_implementation, last_qor_strategy): 3 engines
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            HOLD_TNS: priority 15, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 20, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 35, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 35, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_WNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = LP_ONLY, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000
            R2R_WNS: priority 10, weight 10.000000, degradationPercentAllowed 0.000000, step back 0.005000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 33, weight 1.000000, degradationPercentAllowed nan, step back 0.000000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 35, weight 20.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 0, isMaximize 0
            HOLD_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.100000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_WNS: priority 80, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
Drc Mode Option: auto
CCD blasted path groups
CCD initialization runtime: cpu 0.036481, elapsed 0.019519, speed up 1.868999.

CCD-Info: App options set by user
   ccd.post_route_buffer_removal = true
   clock_opt.flow.enable_clock_power_recovery = none
   clock_opt.flow.enable_power = false
   clock_opt.flow.optimize_ndr = false
   clock_opt.place.congestion_effort = medium
   clock_opt.place.effort = high

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 8 threads
CTSSC route status detected: clock (VR 0, GR 9, DR 0), data (VR 30, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Total power = 0.044444, Leakage = 0.044444, Internal = 0.000000, Switching = 0.000000

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 2.200170, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.083725, TNHS = 0.000000, NHVP = 0

    Scenario mode_norm.slow.RCmax  WNS = 2.200170, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc  WNHS = 0.083725, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 2.200, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.084, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=2.200170, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 25.57 (1), Flop Area (count) = 147.05 (4), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.044444, Leakage = 0.044444, Internal = 0.000000, Switching = 0.000000
 All scenarios used by CCD
    scenario 0: mode_norm.fast.RCmin , isLeakagePower, setup blocked , hold blocked 
          mode: mode_norm.fast.RCmin, id = 3
          corner: mode_norm.fast.RCmin, id = 3

    scenario 1: mode_norm.fast.RCmin_bc , isLeakagePower, setup blocked 
          mode: mode_norm.fast.RCmin_bc, id = 4
          corner: mode_norm.fast.RCmin_bc, id = 4
          isHold: wns = 0.083725, unweighted tns = 0.000000

    scenario 2: mode_norm.slow.RCmax , isMaxTran, isMaxCap, hold blocked 
          mode: mode_norm.slow.RCmax, id = 1
          corner: mode_norm.slow.RCmax, id = 1
          isSetup: wns = 2.200170, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary 		

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          4.928762
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       5.083272
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     2.094077

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_R2R_WNS2
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 2.200170, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.083725, TNHS = 0.000000, NHVP = 0

    Scenario mode_norm.slow.RCmax  WNS = 2.200170, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc  WNHS = 0.083725, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 2.200, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.084, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=2.200170, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 25.57 (1), Flop Area (count) = 147.05 (4), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.044444, Leakage = 0.044444, Internal = 0.000000, Switching = 0.000000
 CCD flow runtime: cpu 0.258986, elapsed 0.100313, speed up 2.581779.
CCD unblasted path groups
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
rtapi Thread-server 7: shutdown 
rtapi Thread-server 0: shutdown 
rtapi Thread-server 5: shutdown 
rtapi Thread-server 1: shutdown 
rtapi Thread-server 4: shutdown 
rtapi Thread-server 2: shutdown 
rtapi Thread-server 3: shutdown 
Mgr Thread-server 7: Dtor 
rtapi Thread-server 6: shutdown 
Mgr Thread-server 0: Dtor 
Mgr Thread-server 5: Dtor 
Mgr Thread-server 1: Dtor 
Mgr Thread-server 4: Dtor 
Mgr Thread-server 2: Dtor 
Mgr Thread-server 3: Dtor 
Mgr Thread-server 6: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 

No. startProblems      =     0 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
rtapi Thread-server 1: Dtor 
rtapi Thread-server 2: Dtor 
rtapi Thread-server 3: Dtor 
rtapi Thread-server 4: Dtor 
rtapi Thread-server 5: Dtor 
rtapi Thread-server 6: Dtor 
rtapi Thread-server 7: Dtor 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Info:: Timing driven is turned off in route_group -all_clock_nets
Cell Min-Routing-Layer = li1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd1_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd1_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s2s_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s2s_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s4s_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s4s_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s6s_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s6s_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd1_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd1_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd1_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd1_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_8, pin VNB) on layer pwell. (ZRT-030)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.960 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 6.10 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
2 masters (2 pins) have donut holes
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   15  Alloctr   18  Proc 4438 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,27.84,29.97)
Number of routing layers = 6
layer li1, dir Ver, min width = 0.17, min space = 0.17 pitch = 0.48
layer met1, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.37
layer met2, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.48
layer met3, dir Hor, min width = 0.3, min space = 0.3 pitch = 0.74
layer met4, dir Ver, min width = 0.3, min space = 0.3 pitch = 0.96
layer met5, dir Hor, min width = 1.6, min space = 1.6 pitch = 3.33
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   19  Alloctr   21  Proc 4438 
Net statistics:
Total number of nets     = 34
Number of nets to route  = 2
4 nets are fully connected,
 of which 2 are detail routed and 2 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   19  Alloctr   21  Proc 4438 
Average gCell capacity  2.78	 on layer (1)	 li1
Average gCell capacity  6.43	 on layer (2)	 met1
Average gCell capacity  6.27	 on layer (3)	 met2
Average gCell capacity  4.44	 on layer (4)	 met3
Average gCell capacity  2.67	 on layer (5)	 met4
Average gCell capacity  0.44	 on layer (6)	 met5
Average number of tracks per gCell 6.56	 on layer (1)	 li1
Average number of tracks per gCell 9.11	 on layer (2)	 met1
Average number of tracks per gCell 6.56	 on layer (3)	 met2
Average number of tracks per gCell 4.67	 on layer (4)	 met3
Average number of tracks per gCell 3.33	 on layer (5)	 met4
Average number of tracks per gCell 1.11	 on layer (6)	 met5
Number of gCells = 486
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   20  Alloctr   22  Proc 4438 
Net Count 2, Total HPWL 5 microns
HPWL   0 ~  100 microns: Net Count        2	Total HPWL          5 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL          0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL          0 microns
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   20  Alloctr   22  Proc 4438 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   20  Alloctr   22  Proc 4438 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used   88  Alloctr   90  Proc 4438 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. li1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 49.66
Initial. Layer li1 wire length = 0.00
Initial. Layer met1 wire length = 0.00
Initial. Layer met2 wire length = 23.86
Initial. Layer met3 wire length = 25.80
Initial. Layer met4 wire length = 0.00
Initial. Layer met5 wire length = 0.00
Initial. Total Number of Contacts = 17
Initial. Via L1M1_PR count = 6
Initial. Via M1M2_PR count = 7
Initial. Via M2M3_PR count = 4
Initial. Via M3M4_PR count = 0
Initial. Via M4M5_PR count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   69  Alloctr   69  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   88  Alloctr   90  Proc 4438 

Congestion utilization per direction:
Average vertical track utilization   =  1.69 %
Peak    vertical track utilization   = 30.00 %
Average horizontal track utilization =  1.74 %
Peak    horizontal track utilization = 33.33 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   88  Alloctr   90  Proc 4438 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   72  Alloctr   72  Proc    0 
[GR: Done] Total (MB): Used   88  Alloctr   90  Proc 4438 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used   47  Alloctr   50  Proc 4438 
Skip track assign
Skip detail route
Updating the database ...
Information: The net parasitics of block counter are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/clock_opt_cts.design'. (TIM-125)
Information: Design counter has 34 nets, 2 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'counter'. (NEX-022)
Information: Design Average RC for design counter  (NEX-011)
Information: r = 0.452185 ohm/um, via_r = 1.659292 ohm/cut, c = 0.136947 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.925093 ohm/um, via_r = 1.732552 ohm/cut, c = 0.109412 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The run time for Multi-objective Clock Optimization is 0 hr : 0 min : 1.30 sec, cpu time is 0 hr : 0 min : 1.74 sec. (CTS-104)
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer li1: cached 0 shapes out of 2 total shapes.
Layer met1: cached 0 shapes out of 8 total shapes.
Layer met2: cached 0 shapes out of 5 total shapes.
Cached 16 vias out of 43 total vias.

Legalizing Top Level Design counter ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0000 seconds to build cellmap data
Information: Creating classic rule checker.
=====> Processed 10 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      559.44           22        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
	To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
	To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
	The median subrow width (space between blockages) is 50 sites
	and the median cell width is 23 sites. This makes it difficult for
	the legalizer to pack in the cells and can result in high
	displacements and long runtimes.
Please look for the GIF files that are written out at the end of
	legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
	The median subrow width (space between blockages) is 50 sites
	and the median cell width is 23 sites. This makes it difficult for
	the legalizer to pack in the cells and can result in high
	displacements and long runtimes.
Please look for the GIF files that are written out at the end of
	legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/counter_SITE_unit.005-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/counter_SITE_unit.005-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     22
number of references:                10
number of site rows:                  7
number of locations attempted:      325
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          21 (166 total sites)
avg row height over cells:        3.330 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U25 (sky130_fd_sc_hs__nor2_1)
  Input location: (14.4,23.31)
  Legal location: (14.4,23.31)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U22 (sky130_fd_sc_hs__nor2_1)
  Input location: (22.56,9.99)
  Legal location: (22.56,9.99)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U38 (sky130_fd_sc_hs__nand2_1)
  Input location: (3.84,16.65)
  Legal location: (3.84,16.65)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U36 (sky130_fd_sc_hs__nand2_1)
  Input location: (15.84,23.31)
  Legal location: (15.84,23.31)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U30 (sky130_fd_sc_hs__a21oi_1)
  Input location: (22.56,13.32)
  Legal location: (22.56,13.32)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U35 (sky130_fd_sc_hs__nand2_1)
  Input location: (2.4,16.65)
  Legal location: (2.4,16.65)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U27 (sky130_fd_sc_hs__nand2_1)
  Input location: (3.36,19.98)
  Legal location: (3.36,19.98)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U24 (sky130_fd_sc_hs__nand2_1)
  Input location: (22.56,23.31)
  Legal location: (22.56,23.31)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U23 (sky130_fd_sc_hs__inv_1)
  Input location: (23.04,16.65)
  Legal location: (23.04,16.65)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U34 (sky130_fd_sc_hs__nor2_1)
  Input location: (2.4,23.31)
  Legal location: (2.4,23.31)
  Displacement:   0.000 um ( 0.00 row height)

 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 0 min : 0.47 sec, cpu time is 0 hr : 0 min : 0.42 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 2 flat clock tree nets.
There are 1 non-sink instances (total area 25.57) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 0 buffers and 0 inverters (total area 0.00).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:01.96u 00:00:00.39s 00:00:01.92e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1920 3330) (25920 26640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0000 seconds to build cellmap data
Total 0.0000 seconds to load 22 cell instances into cellmap
Moveable cells: 21; Application fixed cells: 1; Macro cells: 0; User fixed cells: 0
Average cell width 3.9709, cell height 3.3300, cell area 13.2231 for total 22 placed and application fixed cells
Information: Current block utilization is '0.52000', effective utilization is '0.52000'. (OPT-055)

    Scenario mode_norm.slow.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:41     0.000     0.000   290.909     0.000     0.000         0         1         0     0.000      1313 

Information: Ending clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2023-09-06 15:31:29 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1313 MB (FLW-8100)

Clock-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         -        290.91    22222.09          22              0.01      1313

Enable dominated scenarios

Clock-opt optimization complete                 0.00        0.00      0.00         -        290.91    22222.09          22              0.01      1313
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.106892008612  9.863458599632  6.078125164085
2.744208341123  8.318115604907  9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.878570116891  2.191154193477  0.963736341094
2.700148443881  3.840450064440  3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.703409594571  7.205154502940  8.278353598268
1.183725190997  3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.232294541218  1.226299027107  7.050452694780
2.403928173631  6.139852544054  4.100210066110  1.274718589655  4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  2.609823652834  0.628364736353  6.381695642790  9.187476222495
0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.486041822107  9.584562469756  2.041727387119  3.921160867338  0.650488682345  9.474670100188  3.368403384775  4.897113749020
Information: The net parasitics of block counter are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/clock_opt_cts.design'. (TIM-125)
Information: Design counter has 34 nets, 2 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'counter'. (NEX-022)
Information: Design Average RC for design counter  (NEX-011)
Information: r = 0.452185 ohm/um, via_r = 1.659292 ohm/cut, c = 0.136947 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.925093 ohm/um, via_r = 1.732552 ohm/cut, c = 0.109412 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1        -          -      -   0.0000     0.0000      0
    2   2        -          -      -   0.0000     0.0000      0
    2   3        -          -      -   0.0000     0.0000      0
    2   4        -          -      -   0.0000     0.0000      0
    2   5        -          -      -   0.0000     0.0000      0
    2   6        -          -      -   0.0000     0.0000      0
    2   7        -          -      -   0.0000     0.0000      0
    2   8        -          -      -   0.0000     0.0000      0
    2   9        -          -      -   0.0000     0.0000      0
    2  10        -          -      -   0.0000     0.0000      0
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
    3   9   0.0000     0.0000      0        -          -      -
    3  10   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -          -        -  22222.088
    2   *        -          -        -      -   0.0000     0.0000      0        -          -        -  22222.088
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0          -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  22222.088       290.91         22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  22222.088       290.91         22

Clock-opt command complete                CPU:    39 s (  0.01 hr )  ELAPSE:    43 s (  0.01 hr )  MEM-PEAK:  1313 MB
Clock-opt command statistics  CPU=18 sec (0.00 hr) ELAPSED=6 sec (0.00 hr) MEM-PEAK=1.282 GB


Information: Ending clock_opt / build_clock (FLW-8001)
Information: Time: 2023-09-06 15:31:31 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1313 MB (FLW-8100)
Information: Running auto PG connection. (NDM-099)
Information: Ending 'clock_opt -from build_clock -to build_clock' (FLW-8001)
Information: Time: 2023-09-06 15:31:31 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1313 MB (FLW-8100)
RM-info: Running clock_opt -from route_clock -to route_clock command
Information: Starting 'clock_opt -from route_clock -to route_clock' (FLW-8000)
Information: Time: 2023-09-06 15:31:31 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1313 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: Configuring Design Fusion Restructuring for area ...
Information: Configuring Design Fusion Restructuring for timing ...
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1920 3330) (25920 26640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2023-09-06 15:31:31 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1313 MB (FLW-8100)

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2023-09-06 15:31:31 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1313 MB (FLW-8100)
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
Info:: Timing driven is turned off in route_group -all_clock_nets
Generating Timing information  
Design  Scenario mode_norm.slow.RCmax (Mode mode_norm.slow.RCmax Corner mode_norm.slow.RCmax)
Generating Timing information  ... Done
Information: The net parasitics of block counter are cleared. (TIM-123)
Cell Min-Routing-Layer = li1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd1_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd1_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s2s_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s2s_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s4s_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s4s_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s6s_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s6s_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd1_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd1_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd1_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd1_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_8, pin VNB) on layer pwell. (ZRT-030)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.960 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 6.10 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
2 masters (2 pins) have donut holes
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   15  Alloctr   16  Proc 4246 
GR will route in ATREE-style.
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.timing_driven                                    :	 false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,27.84,29.97)
Number of routing layers = 6
layer li1, dir Ver, min width = 0.17, min space = 0.17 pitch = 0.48
layer met1, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.37
layer met2, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.48
layer met3, dir Hor, min width = 0.3, min space = 0.3 pitch = 0.74
layer met4, dir Ver, min width = 0.3, min space = 0.3 pitch = 0.96
layer met5, dir Hor, min width = 1.6, min space = 1.6 pitch = 3.33
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   19  Alloctr   20  Proc 4246 
Net statistics:
Total number of nets     = 34
Number of nets to route  = 2
4 nets are fully connected,
 of which 2 are detail routed and 2 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   19  Alloctr   20  Proc 4246 
Average gCell capacity  2.78	 on layer (1)	 li1
Average gCell capacity  6.43	 on layer (2)	 met1
Average gCell capacity  6.27	 on layer (3)	 met2
Average gCell capacity  4.44	 on layer (4)	 met3
Average gCell capacity  2.67	 on layer (5)	 met4
Average gCell capacity  0.44	 on layer (6)	 met5
Average number of tracks per gCell 6.56	 on layer (1)	 li1
Average number of tracks per gCell 9.11	 on layer (2)	 met1
Average number of tracks per gCell 6.56	 on layer (3)	 met2
Average number of tracks per gCell 4.67	 on layer (4)	 met3
Average number of tracks per gCell 3.33	 on layer (5)	 met4
Average number of tracks per gCell 1.11	 on layer (6)	 met5
Number of gCells = 486
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   20  Alloctr   21  Proc 4246 
Net Count 2, Total HPWL 5 microns
HPWL   0 ~  100 microns: Net Count        2	Total HPWL          5 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL          0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL          0 microns
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   20  Alloctr   21  Proc 4246 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   20  Alloctr   21  Proc 4246 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  196  Alloctr  197  Proc 4246 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. li1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 49.66
Initial. Layer li1 wire length = 0.00
Initial. Layer met1 wire length = 0.00
Initial. Layer met2 wire length = 23.86
Initial. Layer met3 wire length = 25.80
Initial. Layer met4 wire length = 0.00
Initial. Layer met5 wire length = 0.00
Initial. Total Number of Contacts = 17
Initial. Via L1M1_PR count = 6
Initial. Via M1M2_PR count = 7
Initial. Via M2M3_PR count = 4
Initial. Via M3M4_PR count = 0
Initial. Via M4M5_PR count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  196  Alloctr  197  Proc 4246 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. li1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 49.66
phase1. Layer li1 wire length = 0.00
phase1. Layer met1 wire length = 0.00
phase1. Layer met2 wire length = 23.86
phase1. Layer met3 wire length = 25.80
phase1. Layer met4 wire length = 0.00
phase1. Layer met5 wire length = 0.00
phase1. Total Number of Contacts = 17
phase1. Via L1M1_PR count = 6
phase1. Via M1M2_PR count = 7
phase1. Via M2M3_PR count = 4
phase1. Via M3M4_PR count = 0
phase1. Via M4M5_PR count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  196  Alloctr  197  Proc 4246 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. li1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 49.66
phase2. Layer li1 wire length = 0.00
phase2. Layer met1 wire length = 0.00
phase2. Layer met2 wire length = 23.86
phase2. Layer met3 wire length = 25.80
phase2. Layer met4 wire length = 0.00
phase2. Layer met5 wire length = 0.00
phase2. Total Number of Contacts = 17
phase2. Via L1M1_PR count = 6
phase2. Via M1M2_PR count = 7
phase2. Via M2M3_PR count = 4
phase2. Via M3M4_PR count = 0
phase2. Via M4M5_PR count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  196  Alloctr  197  Proc 4246 

Congestion utilization per direction:
Average vertical track utilization   =  1.16 %
Peak    vertical track utilization   = 20.00 %
Average horizontal track utilization =  1.74 %
Peak    horizontal track utilization = 33.33 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  196  Alloctr  197  Proc 4246 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  180  Alloctr  180  Proc    0 
[GR: Done] Total (MB): Used  196  Alloctr  197  Proc 4246 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used   47  Alloctr   49  Proc 4246 

Start track assignment

Printing options for 'route.common.*'

Printing options for 'route.track.*'
track.crosstalk_driven                                  :	 true                
track.mode                                              :	 balanced            
track.timing_driven                                     :	 false               

Loading timing information to the router from design
Timing information loaded to the router.
Information: Using 8 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   11  Alloctr   12  Proc 4246 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/9        
Routed partition 2/9        
Routed partition 3/9        
Routed partition 4/9        
Routed partition 5/9        
Routed partition 6/9        
Routed partition 7/9        
Routed partition 8/9        
Routed partition 9/9        

Assign Vertical partitions, iteration 0
Routed partition 1/9        
Routed partition 2/9        
Routed partition 3/9        
Routed partition 4/9        
Routed partition 5/9        
Routed partition 6/9        
Routed partition 7/9        
Routed partition 8/9        
Routed partition 9/9        

Number of wires with overlap after iteration 0 = 9 of 23


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   11  Alloctr   12  Proc 4246 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1
Routed partition 1/9        
Routed partition 2/9        
Routed partition 3/9        
Routed partition 4/9        
Routed partition 5/9        
Routed partition 6/9        
Routed partition 7/9        
Routed partition 8/9        
Routed partition 9/9        

Assign Vertical partitions, iteration 1
Routed partition 1/9        
Routed partition 2/9        
Routed partition 3/9        
Routed partition 4/9        
Routed partition 5/9        
Routed partition 6/9        
Routed partition 7/9        
Routed partition 8/9        
Routed partition 9/9        

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   11  Alloctr   12  Proc 4246 

Number of wires with overlap after iteration 1 = 3 of 13


Wire length and via report:
---------------------------
Number of li1 wires: 0 		  : 0
Number of met1 wires: 4 		 L1M1_PR: 6
Number of met2 wires: 7 		 M1M2_PR: 9
Number of met3 wires: 2 		 M2M3_PR: 4
Number of met4 wires: 0 		 M3M4_PR: 0
Number of met5 wires: 0 		 M4M5_PR: 0
Total number of wires: 13 		 vias: 19

Total li1 wire length: 0.0
Total met1 wire length: 2.0
Total met2 wire length: 24.2
Total met3 wire length: 24.5
Total met4 wire length: 0.0
Total met5 wire length: 0.0
Total wire length: 50.7

Longest li1 wire length: 0.0
Longest met1 wire length: 1.0
Longest met2 wire length: 6.7
Longest met3 wire length: 17.8
Longest met4 wire length: 0.0
Longest met5 wire length: 0.0

Info: numNewViaInsted = 0 

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   11  Alloctr   12  Proc 4246 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.eco_max_number_of_iterations                     :	 10                  
detail.mode                                             :	 balanced            
detail.timing_driven                                    :	 false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used   16  Alloctr   17  Proc 4246 
Total number of nets = 34, of which 0 are not extracted
Total number of open nets = 30, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed	1/1 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:01 usr=0:00:02 total=0:00:04
[Iter 0] Stage (MB): Used   47  Alloctr   47  Proc  282 
[Iter 0] Total (MB): Used   58  Alloctr   60  Proc 4529 

End DR iteration 0 with 1 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:02 total=0:00:04
[DR] Stage (MB): Used    0  Alloctr    0  Proc  282 
[DR] Total (MB): Used   11  Alloctr   12  Proc 4529 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:00:02 total=0:00:04
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc  282 
[DR: Done] Total (MB): Used   11  Alloctr   12  Proc 4529 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    50 micron
Total Number of Contacts =             18
Total Number of Wires =                11
Total Number of PtConns =              0
Total Number of Routed Wires =       11
Total Routed Wire Length =           50 micron
Total Number of Routed Contacts =       18
	Layer      li1 :          0 micron
	Layer     met1 :          2 micron
	Layer     met2 :         24 micron
	Layer     met3 :         24 micron
	Layer     met4 :          0 micron
	Layer     met5 :          0 micron
	Via    M2M3_PR :          4
	Via    M1M2_PR :          8
	Via    L1M1_PR :          6

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 18 vias)
 
    Layer mcon       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
    Layer via        =  0.00% (0      / 8       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8       vias)
    Layer via2       =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 
  Total double via conversion rate    =  0.00% (0 / 18 vias)
 
    Layer mcon       =  0.00% (0      / 6       vias)
    Layer via        =  0.00% (0      / 8       vias)
    Layer via2       =  0.00% (0      / 4       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 18 vias)
 
    Layer mcon       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
    Layer via        =  0.00% (0      / 8       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8       vias)
    Layer via2       =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 

Total number of nets = 34
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
route.global.global_route_topology_style 0
Information: Ending clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2023-09-06 15:31:33 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1596 MB (FLW-8100)


Information: Ending clock_opt / route_clock (FLW-8001)
Information: Time: 2023-09-06 15:31:33 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1596 MB (FLW-8100)
Information: Running auto PG connection. (NDM-099)
Information: Ending 'clock_opt -from route_clock -to route_clock' (FLW-8001)
Information: Time: 2023-09-06 15:31:33 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1596 MB (FLW-8100)
1
##########################################################################################
## Enable AOCV (recommended after CTS is completed)
##########################################################################################
if {$AOCV_CORNER_TABLE_MAPPING_LIST != "" && ![get_app_option_value -name time.pocvm_enable_analysis]} {
	## Enable the AOCV analysis
	set_app_options -name time.aocvm_enable_analysis -value true ;# default false

	## Enable the AOCV distance analysis (optional)
	## AOCV analysis will consider path distance when calculating AOCVM derate
	#	set_app_options -name time.ocvm_enable_distance_analysis -value true ;# default false
	
	## Set the configuration for the AOCV analysis (optional)
	#	set_app_options -name time.aocvm_analysis_mode -value separate_launch_capture_depth ;# default separate_launch_capture_depth
}
##########################################################################################
## Bus routing	
##########################################################################################
## Below is an example to route the bus
##	## Define the bus
##	create_bundle -name {bus1}  [get_nets my_bus_net_*]
##	
##	## Define, set the bus constraints
##	create_bus_routing_style -for {bus1} -valid_layers {M5 M6} -layer_widths {M5 0.4 M6 0.4} -layer_spacings {M5 0.4 M6 0.4} -force bus1
##	
##	## Route the bus
##	route_custom -nets {bus1}
##########################################################################################
## Post-CTS customizations
##########################################################################################
if {[file exists [which $TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT]"
	source -echo $TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT
} elseif {$TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT != ""} {
	puts "RM-error: TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT($TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT) is invalid. Please correct it."
}
##########################################################################################
## Propagate all clocks 
##########################################################################################
## This should be used only when additional modes/scenarios are activated after CTS is done.
## Get inactive scenarios, activate them, mark them as propagated, and then deactivate them.
#	if {[sizeof_collection [get_scenarios -filter active==false -quiet]] > 0} {
#	        set active_scenarios [get_scenarios -filter active]
#	        set inactive_scenarios [get_scenarios -filter active==false]
#
#	        set_scenario_status -active false [get_scenarios $active_scenarios]
#	        set_scenario_status -active true [get_scenarios $inactive_scenarios]
#
#	        synthesize_clock_trees -propagate_only ;# only works on active scenarios
#	        set_scenario_status -active true [get_scenarios $active_scenarios]
#	        set_scenario_status -active false [get_scenarios $inactive_scenarios]
#	}
##########################################################################################
## connect_pg_net
##########################################################################################
if {$TCL_USER_CONNECT_PG_NET_SCRIPT != ""} {
	if {[file exists [which $TCL_USER_CONNECT_PG_NET_SCRIPT]]} {
		puts "RM-info: Sourcing [which $TCL_USER_CONNECT_PG_NET_SCRIPT]"
  		source $TCL_USER_CONNECT_PG_NET_SCRIPT
	} else {
		puts "RM-error: TCL_USER_CONNECT_PG_NET_SCRIPT($TCL_USER_CONNECT_PG_NET_SCRIPT) is invalid. Please correct it."
	}
} else {
	connect_pg_net
}
****************************************
Report : Power/Ground Connection Summary
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:31:33 2023
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 22/22
Unconnected nwell pins        22
Ground net VSS                22/22
Unconnected pwell pins        22
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
## Run check_routes to save updated routing DRC to the block
redirect -tee -file ${REPORTS_DIR}/${REPORT_PREFIX}.check_routes {check_routes -open_net false}
Information: The command 'check_routes' cleared the undo history. (UNDO-016)
Cell Min-Routing-Layer = li1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd1_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd1_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s2s_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s2s_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s4s_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s4s_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s6s_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s6s_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd1_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd1_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd1_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd1_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_8, pin VNB) on layer pwell. (ZRT-030)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.960 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 9.15 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
2 masters (2 pins) have donut holes
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.eco_max_number_of_iterations                     :	 10                  
detail.mode                                             :	 balanced            
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 8 threads for routing. (ZRT-444)
Checked	1/1 Partitions, Violations =	0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   58  Alloctr   60  Proc 4529 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    50 micron
Total Number of Contacts =             18
Total Number of Wires =                11
Total Number of PtConns =              0
Total Number of Routed Wires =       11
Total Routed Wire Length =           50 micron
Total Number of Routed Contacts =       18
	Layer      li1 :          0 micron
	Layer     met1 :          2 micron
	Layer     met2 :         24 micron
	Layer     met3 :         24 micron
	Layer     met4 :          0 micron
	Layer     met5 :          0 micron
	Via    M2M3_PR :          4
	Via    M1M2_PR :          8
	Via    L1M1_PR :          6

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 18 vias)
 
    Layer mcon       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
    Layer via        =  0.00% (0      / 8       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8       vias)
    Layer via2       =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 
  Total double via conversion rate    =  0.00% (0 / 18 vias)
 
    Layer mcon       =  0.00% (0      / 6       vias)
    Layer via        =  0.00% (0      / 8       vias)
    Layer via2       =  0.00% (0      / 4       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 18 vias)
 
    Layer mcon       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
    Layer via        =  0.00% (0      / 8       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8       vias)
    Layer via2       =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 


Verify Summary:

Total number of open nets = not checked
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


## Save block
save_block
Information: Saving block 'counter:counter/clock_opt_cts.design'
1
##########################################################################################
## Create abstract and frame
##########################################################################################
## Enabled for hierarchical designs; for bottom and intermediate levels of physical hierarchy
if {$DESIGN_STYLE == "hier"} {
        if {$USE_ABSTRACTS_FOR_POWER_ANALYSIS == "true"} {
                set_app_options -name abstract.annotate_power -value true
        }
        if { $PHYSICAL_HIERARCHY_LEVEL == "bottom" } {
                create_abstract -read_only
                create_frame -block_all true
        } elseif { $PHYSICAL_HIERARCHY_LEVEL == "intermediate"} {
            if { $ABSTRACT_TYPE_FOR_MPH_BLOCKS == "nested"} {
                ## Create nested abstract for the intermediate level of physical hierarchy
                create_abstract -read_only
                create_frame -block_all true
            } elseif { $ABSTRACT_TYPE_FOR_MPH_BLOCKS == "flattened"} {
                ## Create flattened abstract for the intermediate level of physical hierarchy
                create_abstract -read_only -preserve_block_instances false
                create_frame -block_all true
            }
        }
}
##########################################################################################
## Report and output
##########################################################################################
if {$REPORT_QOR} {source report_qor.tcl}
RM-info: Running script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

RM-info: Reporting clock tree information and QoR ...

 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
Information: Freeing timing information from routing. (ZRT-574)
Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/clock_opt_cts.design'. (TIM-125)
Information: Design counter has 34 nets, 0 global routed, 2 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'counter'. (NEX-022)
Information: Design Average RC for design counter  (NEX-011)
Information: r = 0.452185 ohm/um, via_r = 1.659292 ohm/cut, c = 0.136947 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.925093 ohm/um, via_r = 1.732552 ohm/cut, c = 0.109412 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Warning: The scenario mode_norm.fast.RCmin has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
****************************************
Report : clock qor
        -type summary
        -nosplit
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:31:34 2023
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

===========================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin ====
===========================================================

=============================================== Summary Table for Corner mode_norm.fast.RCmin ================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC      Wire
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count    Length
                                                                Count      Area      Area
----------------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin, Scenario: mode_norm.fast.RCmin
clock                                   M,D         4      2        0      0.00     25.57      0.00      0.00         0         0     50.50
----------------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                          4      2        0      0.00     25.57      0.00      0.00         0         0     50.50


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
Warning: The scenario mode_norm.fast.RCmin_bc has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin_bc has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
==============================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin_bc ====
==============================================================

============================================== Summary Table for Corner mode_norm.fast.RCmin_bc ==============================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC      Wire
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count    Length
                                                                Count      Area      Area
----------------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin_bc, Scenario: mode_norm.fast.RCmin_bc
clock                                   M,D         4      2        0      0.00     25.57      0.09      0.00         0         0     50.50
----------------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                          4      2        0      0.00     25.57      0.09      0.00         0         0     50.50


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
===========================================================
==== Summary Reporting for Corner mode_norm.slow.RCmax ====
===========================================================

=============================================== Summary Table for Corner mode_norm.slow.RCmax ================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC      Wire
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count    Length
                                                                Count      Area      Area
----------------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.slow.RCmax, Scenario: mode_norm.slow.RCmax
clock                                   M,D         4      2        0      0.00     25.57      0.24      0.00         0         0     50.50
----------------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                          4      2        0      0.00     25.57      0.24      0.00         0         0     50.50


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
1
Dispatching command : 'report_clock_qor -type latency -show_paths -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.latency
Dispatching command : 'report_clock_qor -type area -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area
Dispatching command : 'report_clock_qor -type structure -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure
Dispatching command : 'report_clock_qor -type drc_violators -all -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.drc_violators
Dispatching command : 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_clock_qor -type latency -show_paths -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.latency'

Completed 'report_clock_qor -type area -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area'

Completed 'report_clock_qor -type structure -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure'

Completed 'report_clock_qor -type drc_violators -all -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.drc_violators'

Completed 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing'

RM-info: Running report_clock_qor -type power ...

RM-info: Reporting timing constraints ...

Dispatching command : 'report_mode -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_mode
Dispatching command : 'report_pvt -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_mode -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_mode'

Completed 'report_pvt -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt'

RM-info: Reporting timing and QoR ...

****************************************
Report : qor
        -summary
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:31:43 2023
****************************************
Information: Timer using 'CRPR'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
mode_norm.slow.RCmax (Setup)           2.20           0.00              0
Design             (Setup)             2.20           0.00              0

mode_norm.fast.RCmin_bc (Hold)           0.08           0.00              0
Design             (Hold)              0.08           0.00              0
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                            290.91
Cell Area (netlist and physical only):          290.91
Nets with DRC Violations:        0
1
Information: Timer using 'CRPR'. (TIM-050)
****************************************
Report : global timing
        -format { narrow }
        -report_by design
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:31:43 2023
****************************************

No setup violations found.


No hold violations found.


1
RM-info: Analyzing design violations ...

****************************************
Report : check_mv_design
        -erc_mode
        -voltage_threshold 0
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:31:43 2023
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
Warning: Option '-power_connectivity' is deprecated, use '-all' instead. (CMD-105)
****************************************
Report : check_mv_design
        -power_connectivity
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:31:43 2023
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- PG net rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Power connectivity rule ----------
Warning: PG pin 'value_reg_3_/VPB' is unconnected. (MV-005)
Warning: PG pin 'value_reg_3_/VNB' is unconnected. (MV-005)
Warning: PG pin 'value_reg_2_/VPB' is unconnected. (MV-005)
Warning: PG pin 'value_reg_2_/VNB' is unconnected. (MV-005)
Warning: PG pin 'value_reg_1_/VPB' is unconnected. (MV-005)
Warning: PG pin 'value_reg_1_/VNB' is unconnected. (MV-005)
Warning: PG pin 'U22/VPB' is unconnected. (MV-005)
Warning: PG pin 'U22/VNB' is unconnected. (MV-005)
Warning: PG pin 'U23/VPB' is unconnected. (MV-005)
Warning: PG pin 'U23/VNB' is unconnected. (MV-005)
Warning: PG pin 'U24/VPB' is unconnected. (MV-005)
Warning: PG pin 'U24/VNB' is unconnected. (MV-005)
Warning: PG pin 'U25/VPB' is unconnected. (MV-005)
Warning: PG pin 'U25/VNB' is unconnected. (MV-005)
Warning: PG pin 'U26/VPB' is unconnected. (MV-005)
Warning: PG pin 'U26/VNB' is unconnected. (MV-005)
Warning: PG pin 'U27/VPB' is unconnected. (MV-005)
Warning: PG pin 'U27/VNB' is unconnected. (MV-005)
Warning: PG pin 'U28/VPB' is unconnected. (MV-005)
Warning: PG pin 'U28/VNB' is unconnected. (MV-005)
Information: Message 'MV-005' limit (20) exceeded. Remainder will be suppressed. The limit can be changed with '-max_message_count' option. (MV-079)
Information: Total 44 MV-005 violations. (MV-080)

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 44 warning(s) from check_mv_design. (MV-082)
1
****************************************
Report : check_mv_design
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:31:43 2023
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
Loading cell instances...
Number of Standard Cells: 22
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 6
Number of VDD Vias: 13
Number of VDD Terminals: 4
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 6
Number of VSS Vias: 13
Number of VSS Terminals: 4
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
RM-info: Running report_power ...

RM-info: Reporting design information ...

****************************************
Report : report_utilization
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:31:43 2023
****************************************
Utilization Ratio:			0.5200
Utilization options:
 - Area calculation based on:		site_row of block counter/clock_opt_cts
 - Categories of objects excluded:	hard_macros macro_keepouts soft_macros io_cells hard_blockages 
Total Area:				559.4400
Total Capacity Area:			559.4400
Total Area of cells:			290.9088
Area of excluded objects:
 - hard_macros         :		0.0000
 - macro_keepouts      :		0.0000
 - soft_macros         :		0.0000
 - io_cells            :		0.0000
 - hard_blockages      :		0.0000

Utilization of site-rows with:
 - Site 'unit':				0.5200

0.5200
RM-info: Checking design issues ...

RM-info: Reporting units ...

RM-info: Reporting non-default app option settings ...


Running global router for congestion map ...
Info: Set app option 'route.global.deterministic' to on

Generating Timing information  
Design  Scenario mode_norm.slow.RCmax (Mode mode_norm.slow.RCmax Corner mode_norm.slow.RCmax)
Generating Timing information  ... Done
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 4593 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.timing_driven                                    :	 true                

Begin global routing.
Cell Min-Routing-Layer = li1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__buf_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufbuf_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkbuf_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd1_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd1_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlygate4sd3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s2s_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s2s_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s4s_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s4s_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s6s_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__dlymetal6s6s_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__bufinv_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd1_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd1_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv3sd3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd1_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd1_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkdlyinv5sd3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__clkinv_8, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_16, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_16, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_2, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_2, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_4, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_4, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_8, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_8, pin VNB) on layer pwell. (ZRT-030)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.960 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 6.10 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   11  Alloctr   12  Proc    0 
[End of Read DB] Total (MB): Used   19  Alloctr   20  Proc 4593 
Loading timing information to the router from design
Timing information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,27.84,29.97)
Number of routing layers = 6
layer li1, dir Ver, min width = 0.17, min space = 0.17 pitch = 0.48
layer met1, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.37
layer met2, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.48
layer met3, dir Hor, min width = 0.3, min space = 0.3 pitch = 0.74
layer met4, dir Ver, min width = 0.3, min space = 0.3 pitch = 0.96
layer met5, dir Hor, min width = 1.6, min space = 1.6 pitch = 3.33
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   19  Alloctr   20  Proc 4593 
Net statistics:
Total number of nets     = 34
Number of nets to route  = 30
4 nets are fully connected,
 of which 4 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   19  Alloctr   20  Proc 4593 
Average gCell capacity  2.78	 on layer (1)	 li1
Average gCell capacity  6.43	 on layer (2)	 met1
Average gCell capacity  6.27	 on layer (3)	 met2
Average gCell capacity  4.44	 on layer (4)	 met3
Average gCell capacity  2.67	 on layer (5)	 met4
Average gCell capacity  0.44	 on layer (6)	 met5
Average number of tracks per gCell 6.56	 on layer (1)	 li1
Average number of tracks per gCell 9.11	 on layer (2)	 met1
Average number of tracks per gCell 6.56	 on layer (3)	 met2
Average number of tracks per gCell 4.67	 on layer (4)	 met3
Average number of tracks per gCell 3.33	 on layer (5)	 met4
Average number of tracks per gCell 1.11	 on layer (6)	 met5
Number of gCells = 486
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   20  Alloctr   21  Proc 4593 
Net Count 30, Total HPWL 39 microns
HPWL   0 ~  100 microns: Net Count       30	Total HPWL         39 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL          0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL          0 microns
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   20  Alloctr   21  Proc 4593 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  196  Alloctr  197  Proc 4593 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  196  Alloctr  197  Proc 4593 
Initial. Routing result:
Initial. Both Dirs: Overflow =     1 Max = 1 GRCs =     1 (0.62%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (1.23%)
Initial. li1        Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (1.23%)
Initial. met1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
li1      95.0 2.47 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.23 0.00 0.00 1.23
met1     55.5 9.88 0.00 12.3 0.00 11.1 4.94 0.00 6.17 0.00 0.00 0.00 0.00 0.00
met2     48.1 23.4 19.7 3.70 4.94 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met3     91.3 4.94 0.00 3.70 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met4     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    81.6 6.79 3.29 3.29 0.82 1.85 0.82 0.00 1.03 0.00 0.21 0.00 0.00 0.21


Initial. Total Wire Length = 334.63
Initial. Layer li1 wire length = 25.24
Initial. Layer met1 wire length = 170.03
Initial. Layer met2 wire length = 139.35
Initial. Layer met3 wire length = 0.00
Initial. Layer met4 wire length = 0.00
Initial. Layer met5 wire length = 0.00
Initial. Total Number of Contacts = 115
Initial. Via L1M1_PR count = 72
Initial. Via M1M2_PR count = 43
Initial. Via M2M3_PR count = 0
Initial. Via M3M4_PR count = 0
Initial. Via M4M5_PR count = 0
Initial. completed.

Start GR phase 1
Wed Sep  6 15:31:44 2023
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  196  Alloctr  197  Proc 4593 
Number of partitions: 1 (1 x 1)
phase1. Routing result:
phase1. Both Dirs: Overflow =     1 Max = 1 GRCs =     1 (0.62%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (1.23%)
phase1. li1        Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (1.23%)
phase1. met1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
li1      95.0 2.47 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.23 0.00 0.00 1.23
met1     55.5 9.88 0.00 12.3 0.00 11.1 4.94 0.00 6.17 0.00 0.00 0.00 0.00 0.00
met2     48.1 23.4 19.7 3.70 4.94 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met3     91.3 4.94 0.00 3.70 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met4     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    81.6 6.79 3.29 3.29 0.82 1.85 0.82 0.00 1.03 0.00 0.21 0.00 0.00 0.21


phase1. Total Wire Length = 334.63
phase1. Layer li1 wire length = 25.24
phase1. Layer met1 wire length = 170.03
phase1. Layer met2 wire length = 139.35
phase1. Layer met3 wire length = 0.00
phase1. Layer met4 wire length = 0.00
phase1. Layer met5 wire length = 0.00
phase1. Total Number of Contacts = 115
phase1. Via L1M1_PR count = 72
phase1. Via M1M2_PR count = 43
phase1. Via M2M3_PR count = 0
phase1. Via M3M4_PR count = 0
phase1. Via M4M5_PR count = 0
phase1. completed.

Start GR phase 2
Wed Sep  6 15:31:44 2023
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  196  Alloctr  197  Proc 4593 
Number of partitions: 1 (1 x 1)
phase2. Routing result:
phase2. Both Dirs: Overflow =     1 Max = 1 GRCs =     1 (0.62%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (1.23%)
phase2. li1        Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (1.23%)
phase2. met1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
li1      95.0 2.47 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.23 0.00 0.00 1.23
met1     55.5 11.1 0.00 13.5 0.00 14.8 4.94 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met2     48.1 23.4 19.7 3.70 4.94 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met3     91.3 4.94 0.00 3.70 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met4     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    81.6 7.00 3.29 3.50 0.82 2.47 0.82 0.00 0.00 0.00 0.21 0.00 0.00 0.21


phase2. Total Wire Length = 334.63
phase2. Layer li1 wire length = 25.24
phase2. Layer met1 wire length = 170.03
phase2. Layer met2 wire length = 139.35
phase2. Layer met3 wire length = 0.00
phase2. Layer met4 wire length = 0.00
phase2. Layer met5 wire length = 0.00
phase2. Total Number of Contacts = 115
phase2. Via L1M1_PR count = 72
phase2. Via M1M2_PR count = 43
phase2. Via M2M3_PR count = 0
phase2. Via M3M4_PR count = 0
phase2. Via M4M5_PR count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  196  Alloctr  197  Proc 4593 
Number of partitions: 1 (1 x 1)

Congestion utilization per direction:
Average vertical track utilization   =  7.38 %
Peak    vertical track utilization   = 30.00 %
Average horizontal track utilization = 12.43 %
Peak    horizontal track utilization = 50.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  196  Alloctr  197  Proc 4593 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  188  Alloctr  189  Proc    0 
[GR: Done] Total (MB): Used  196  Alloctr  197  Proc 4593 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used  -11  Alloctr  -11  Proc    0 
[DBOUT] Total (MB): Used   36  Alloctr   37  Proc 4593 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc    0 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 4593 

****************************************
Report : congestion
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:31:44 2023
****************************************

Layer     |    overflow     |              # GRCs has
Name      |  total  |  max  | overflow (%)      | max overflow
---------------------------------------------------------------
li1       |       1 |     1 |       1  ( 1.23%) |       1
met1      |       0 |     0 |       0  ( 0.00%) |       0
met2      |       0 |     0 |       0  ( 0.00%) |       0
met3      |       0 |     0 |       0  ( 0.00%) |       0
met4      |       0 |     0 |       0  ( 0.00%) |       0
met5      |       0 |     0 |       0  ( 0.00%) |       0
---------------------------------------------------------------
Both Dirs |       1 |     1 |       1  ( 0.62%) |       1
H routing |       0 |     0 |       0  ( 0.00%) |       0
V routing |       1 |     1 |       1  ( 1.23%) |       1

1
To restart the GUI, type 'gui_start'.
RM-info: Completed script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

print_message_info -ids * -summary

Id             Severity         Limit    Occurrences   Suppressed
--------------------------------------------------------------------
CMD-105         Warning             0              1            0
CTS-037     Information             0             22            0
CTS-038         Warning             0              2            0
CTS-101     Information             0              3            0
CTS-103     Information             0              5            0
CTS-104     Information             0             24            0
CTS-105     Information             0              1            0
CTS-106     Information            50              1            0
CTS-107     Information             0              3            0
CTS-956         Warning             0              3            0
FILE-007    Information             0              2            0
FLW-8000    Information             0              7            0
FLW-8001    Information             0              7            0
FLW-8100    Information             0             14            0
LNK-040     Information             0              1            0
MV-005          Warning             0             20            0
MV-079      Information             0              1            0
MV-080      Information             0              1            0
MV-082      Information             0              3            0
NDM-099     Information             0              2            0
NEX-011     Information             0              6            0
NEX-017     Information             0             12            0
NEX-022     Information             0              8            0
NEX-024     Information             0              6            0
OPT-055     Information             0              1            0
OPT-070         Warning             0              4            0
POW-005     Information            10              1            0
POW-009         Warning            10              2            0
POW-024     Information            10              4            0
POW-052     Information            10              4            0
PVT-032     Information             0              4            0
TIM-050     Information             0              5            0
TIM-111     Information             0             12            0
TIM-112     Information             0             12            0
TIM-119     Information             0              2            0
TIM-120     Information             0              2            0
TIM-121     Information             0              1            0
TIM-123     Information             0              6            0
TIM-125     Information             0             13            0
TIM-126     Information             0              3            0
TIM-127     Information             0              3            0
UIC-058         Warning             0              6            0
UNDO-016    Information             0              1            0
ZRT-026         Warning             0              9            0
ZRT-030         Warning             0            810            0
ZRT-309         Warning             0              1            0
ZRT-444     Information             0              7            0
ZRT-559     Information             0              1            0
ZRT-574     Information             0              1            0
ZRT-613     Information             0              6            0
ZRT-703     Information             0              9            0
ZRT-706     Information             0              9            0
ZRT-707     Information             0              9            0

Diagnostics summary: 852 warnings, 245 informationals
echo [exec date +%s] > clock_opt_cts 
exit
Maximum memory usage for this session: 1595.68 MB
Maximum memory usage for this session including child processes: 1595.68 MB
CPU usage for this session:     67 seconds (  0.02 hours)
Elapsed time for this session:     79 seconds (  0.02 hours)
Thank you for using IC Compiler II.
date +%s > clock_opt_opto.begin
icc2_shell  -f ./rm_icc2_pnr_scripts/clock_opt_opto.tcl | tee -i logs_icc2/clock_opt_opto.log



                              IC Compiler II (TM)

                Version S-2021.06-SP3 for linux64 - Oct 12, 2021
  This release has significant feature enhancements. Please review the Release
                       Notes associated with this release.

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
 
##########################################################################################
# Tool: IC Compiler II
# Script: clock_opt_opto.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_pnr_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_setup/icc2_pnr_setup.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: icc2_pnr_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_common_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_setup/icc2_common_setup.tcl

set TECH_HOME "/mnt/coe/workspace/ece/ece720-common/tech"
set DCRM_RESULTS_DIR "../dcrm/results"
##########################################################################################
# Tool: IC Compiler II
# Script: icc2_common_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
##########################################################################################
## Required variables
## These variables must be correctly filled in for the flow to run properly
##########################################################################################
set DESIGN_NAME 		"counter" ;# Required; name of the design to be worked on; also used as the block name when scripts save or copy a block
set LIBRARY_SUFFIX		"" ;# Suffix for the design library name ; default is unspecified   
set DESIGN_LIBRARY 		"${DESIGN_NAME}${LIBRARY_SUFFIX}" ;# Name of the design library; default is ${DESIGN_NAME}${LIBRARY_SUFFIX}
set REFERENCE_LIBRARY 		"${TECH_HOME}/google/icc2libprep/sky130_fd_sc_hs/icc2_cell_lib/sky130_fd_sc_hs.ndm"	;# Required; a list of reference libraries for the design library.
;#	for library configuration flow (LIBRARY_CONFIGURATION_FLOW set to true below): 
;#		- specify the list of physical source files to be used for library configuration during create_lib
;# 	for hierarchical designs using bottom-up flows: include subblock design libraries in the list;
;# 	for hierarchical designs using ETMs: include the ETM library in the list.
;# 		- If unpack_rm_dirs.pl is used to create dir structures for hierarchical designs, 
;#		  in order to transition between hierarchical DP and hierarchical PNR flows properly, 
;#		  absolute paths are a requirement.
set COMPRESS_LIBS               "false" ;# Save libs as compressed NDM; only used in DP.
set VERILOG_NETLIST_FILES	"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.v"	;# Verilog netlist files;
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set UPF_FILE 			""	;# A UPF file
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#          for hierarchical designs using ETMs, load the block upf file
;#          for each sub-block linked to ETM, include the following line in the UPF_FILE 
;#              load_upf block.upf -scope block_instance_name
set UPF_SUPPLEMENTAL_FILE	""      ;# The supplemental UPF file. Only needed if you are running golden UPF flow, in which case, you need both UPF_FILE and this.
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#	    If UPF_SUPPLEMENTAL_FILE is specified, scripts assume golden UPF flow. load_upf and save_upf commands will be different.	
set TCL_PARASITIC_SETUP_FILE	""	;# Specify a Tcl script to read in your TLU+ files by using the read_parasitic_tech command;
;# refer to the example in templates/init_design.read_parasitic_tech_example.tcl 
set TCL_MCMM_SETUP_FILE		"${DCRM_RESULTS_DIR}/ICC2_files/${DESIGN_NAME}.MCMM/top.tcl"	;# Specify a Tcl script to create your corners, modes, scenarios and load respective constraints;
;# two examples are provided in templates/: 
;# init_design.mcmm_example.explicit.tcl: provide mode, corner, and scenario constraints; create modes, corners, 
;# and scenarios; source mode, corner, and scenario constraints, respectively 
;# init_design.mcmm_example.auto_expanded.tcl: provide constraints for the scenarios; create modes, corners, 
;# and scenarios; source scenario constraints which are then expanded to associated modes and corners
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set TECH_FILE 			"${TECH_HOME}/google/milkyway/sky130_fd_sc_hs/sky130_fd_sc_hs.tf" 	;# A technology file; TECH_FILE and TECH_LIB are mutually exclusive ways to specify technology information; 
;# TECH_FILE is recommended, although TECH_LIB is also supported in ICC2 RM. 
set TECH_LIB			""	;# Specify the reference library to be used as a dedicated technology library;
;# as a best practice, please list it as the first library in the REFERENCE_LIBRARY list 
set TECH_LIB_INCLUDES_TECH_SETUP_INFO true 
;# Indicate whether TECH_LIB contains technology setup information such as routing layer direction, offset, 
;# site default, and site symmetry, etc. TECH_LIB may contain this information if loaded during library prep.
;# true|false; this variable is associated with TECH_LIB. 
set TCL_TECH_SETUP_FILE		"init_design.tech_setup.tcl"
;# Specify a TCL script for setting routing layer direction, offset, site default, and site symmetry list, etc.
;# init_design.tech_setup.tcl is the default. Use it as a template or provide your own script.
;# This script will only get sourced if the following conditions are met: 
;# (1) TECH_FILE is specified (2) TECH_LIB is specified && TECH_LIB_INCLUDES_TECH_SETUP_INFO is false 
set ROUTING_LAYER_DIRECTION_OFFSET_LIST "   {li1 vertical 0.0}   {met1 horizontal 0.0}   {met2 vertical 0.0}   {met3 horizontal 0.0}   {met4 vertical 0.0}   {met5 horizontal 0.0} "
;# Specify the routing layers as well as their direction and offset in a list of space delimited pairs;
;# This variable should be defined for all metal routing layers in technology file;
;# Syntax is "{metal_layer_1 direction offset} {metal_layer_2 direction offset} ...";
;# It is required to at least specify metal layers and directions. Offsets are optional. 
;# Example1 is with offsets specified: "{M1 vertical 0.2} {M2 horizontal 0.0} {M3 vertical 0.2}"
;# Example2 is without offsets specified: "{M1 vertical} {M2 horizontal} {M3 vertical}"
##########################################################################################
## Optional variables
## Specify these variables if the corresponding functions are desired 
##########################################################################################
set DESIGN_LIBRARY_SCALE_FACTOR	"1000"	;# Specify the length precision for the library. Length precision for the design
;# library and its ref libraries must be identical. Tool default is 10000, which
;# implies one unit is one Angstrom or 0.1nm.
set UPF_UPDATE_SUPPLY_SET_FILE	""	;# A UPF file to resolve UPF supply sets
set DEF_FLOORPLAN_FILES		""	;# DEF files which contain the floorplan information;
;# 	for DP: not required
;# 	for PNR: required if INIT_DESIGN_INPUT = ASCII in icc2_pnr_setup.tcl and neither TCL_FLOORPLAN_FILE or 
;#		 initialize_floorplan is used; DEF_FLOORPLAN_FILES and TCL_FLOORPLAN_FILE are mutually exclusive;
;# 	         not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM
set DEF_SCAN_FILE		"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.scandef"	;# A scan DEF file for scan chain information;
;# 	for PNR: not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM, as SCANDEF is expected to be loaded already
set DEF_SITE_NAME_PAIRS		{}	;# A list of site name pairs for read_def -convert; 
;# specify site name pairs with from_site first followed by to_site;
;# Example: set DEF_SITE_NAME_PAIRS {{from_site_1 to_site_1} {from_site_2 to_site_2}} 	
set SITE_DEFAULT		""	;# Specify the default site name if there are multiple site defs in the technology file;
;# this is to be used by initialize_floorplan command; example: set SITE_DEFAULT "unit";
;# this is applied in the init_design.tech_setup.tcl script 
set SITE_SYMMETRY_LIST	""		;# Specify a list of site def and its symmetry value;
;# this is to be used by read_def or initialize_floorplan command to control the site symmetry;
;# example: set SITE_SYMMETRY_LIST "{unit Y} {unit1 Y}"; this is applied in the init_design.tech_setup.tcl script 
set MIN_ROUTING_LAYER		"li1"	;# Min routing layer name; normally should be specified; otherwise tool can use all metal layers
set MAX_ROUTING_LAYER "met5" ;
set LIBRARY_CONFIGURATION_FLOW	false	;# Set it to true enables library configuration flow which calls the library manager under the hood to generate .nlibs, 
;# save them to disk, and automatically link them to the design.
;# Requires LINK_LIBRARY to be specified with .db files and REFERENCE_LIBRARY to be specified with physical
;# source files for the library configuration flow. Also search_path (in icc2_pnr_setup.tcl) should include paths 
;# to these .db and physical source files.
set LINK_LIBRARY		""	;# Specify .db files;
;# 	for running VC-LP (vc_lp.tcl) and Formality (fm.tcl): required
;# 	for ICC-II without LIBRARY_CONFIGURATION_FLOW enabled: not required
;#	for ICC-II with LIBRARY_CONFIGURATION_FLOW enabled: required; 
;#      	- the .db files specified will be used for the library configuration under the hood during create_lib 
##########################################################################################
## Variables related to flow controls of flat PNR, hierarchical PNR and transition with DP
##########################################################################################
set DESIGN_STYLE		"flat"	;# Specify the design style; flat|hier; default is flat; 
;# specify flat for a totally flat flow (flat PNR for short) and 
;# specify hier for a hierarchical flow (hier PNR for short);
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: this should set to flat (default)
;#	for DP: not used 
set PHYSICAL_HIERARCHY_LEVEL	"" 	;# Specify the current level of hierarchy for the hierarchical PNR flow; top|intermediate|bottom;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
set RELEASE_DIR_DP		"" 	;# Specify the release directory of DP RM; 
;# this is where init_design.tcl of PNR flow gets DP RM released libraries;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: required if INIT_DESIGN_INPUT = DP_RM_NDM, as init_design.tcl needs to know where DP RM libraries are
;#	for DP: not used 
set RELEASE_LABEL_NAME_DP 	"for_pnr"	
;# Specify the label name of the block in the DP RM released library;
;# this is the label name which init_design.tcl of PNR flow will open. 
set RELEASE_DIR_PNR		"" 	;# Specify the release directory of PNR RM; 
;# this is where the init_design.tcl of hierarchical PNR flow gets the sub-block libraries;	
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
##########################################################################################
## Variables related to REDHAWK ANALYSIS FUSION
##########################################################################################
set REDHAWK_SEARCH_PATH		"" 	;# Required. Search path to the NDM, reference libraries, and etc.
puts "RM-info : Completed script [info script]\n"
RM-info : Completed script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_setup/icc2_common_setup.tcl

########################################################################################## 
## Variables for init_design inputs (used by init_design.tcl)
##########################################################################################
set INIT_DESIGN_INPUT 		"ASCII"	;# Specify one of the 3 options: ASCII | DC_ASCII | DP_RM_NDM; default is ASCII.
;# 1.ASCII: assumes all design input files are ASCII and will read them in individually.
;# 2.DC_ASCII: for design transfer from DC using the write_icc2_files command;
;#   sources ${DCRM_RESULTS_DIR}/${DCRM_FINAL_DESIGN_ICC2}/${DESIGN_NAME}.icc2_script.tcl;
;#   you can change the default of DC_RESULTS_DIR and DCRM_FINAL_DESIGN_ICC2 below;
;#   commonly used in combination with SPG flow (set PLACE_OPT_SPG_FLOW true below)  
;# 3.DP_RM_NDM: if ICC2-DP-RM is completed, you can take its NDM outputs and skip the design creation steps;
;#   for PNR flat (DESIGN_STYLE set to flat), script copies the design library from ICC2-DP-RM release 
;#   area (specified by RELEASE_DIR_DP) and opens design;    
;#   for PNR hier flow (DESIGN_STYLE set to hier), script will either copy design library 
;#   from ICC2-DP-RM release area or in addition to that, copy design library of the child blocks from PNR
;#   release area (specified by RELEASE_DIR_PNR), and then open design.
#set DCRM_RESULTS_DIR  		"./results" ;# used by DC_ASCII to specify DC-RM output directory. Default is results.   
;# (Rhett Davis) Moved this variable to icc2_common_setup.tcl for use with DP flow
set DCRM_FINAL_DESIGN_ICC2 	"ICC2_files" ;# output directory name generated by DC-RM's write_icc2_files command;
;# only valid if you specify DC_ASCII for INIT_DESIGN_INPUT;
;# The directory contains verilog, floorplan, scenario settings, and constraints from DC
;# in a format that IC Compiler II can source.    
set POCV_CORNER_FILE_MAPPING_LIST 	"" ;# a list of corner and its associated POCV file in pairs, as POCV is corner dependant;
;# same corner can have multiple corresponding files;
;# example: set POCV_CORNER_FILE_MAPPING_LIST "{corner1 file1a} {corner1 file1b} {corner2 file2}";
;# in the example, file1a and file1b will be loaded for corner1, file2 will be loaded for corner2.
;# Note: POCV_CORNER_FILE_MAPPING_LIST will take precedence if AOCV_CORNER_TABLE_MAPPING_LIST is also specified
set AOCV_CORNER_TABLE_MAPPING_LIST 	"" ;# a list of corner and its associated AOCV table in pairs, as AOCV is corner dependant;
;# same corner can have multiple corresponding tables;
;# example: set AOCV_CORNER_TABLE_MAPPING_LIST "{corner1 table1a} {corner1 table1b} {corner2 table2}";
;# in the example, table1a and table1b will be loaded for corner1, table2 will be loaded for corner2.
set TCL_PAD_CONSTRAINTS_FILE		"" ;# a Tcl script for your pad constraint commands used by place_io of 
;# templates/init_design.flat_design_planning_example.tcl sourced by init_design.tcl
set TCL_MV_SETUP_FILE			"" ;# a Tcl script placeholder for your MV setup commands,such as create_voltage_area, 
;# placement bound, power switch creation and level shifter insertion, etc;
;# refer to templates/init_design.power_switch_example.tcl for sample commands   
set TCL_PG_CREATION_FILE		"" ;# a Tcl script placeholder for your power ground network creation commands,
;# such as create_pg*, set_pg_strategy, compile_pg, etc;
set TCL_FLOORPLAN_FILE			"rm_setup/floorplan.tcl" ;# Tcl floorplan file written by the write_floorplan command; for example, floorplan/floorplan.tcl;
;# TCL_FLOORPLAN_FILE and DEF_FLOORPLAN_FILES are mutually exclusive; please specify only one of them;
;# Not effective if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
;# The write_floorplan command writes a floorplan.tcl Tcl script and a floorplan.def DEF file;
;# reading floorplan.tcl alone can restore the entire floorplan - refer to write_floorplan man for more details  
set TCL_ADDITIONAL_FLOORPLAN_FILE 	"" ;# a supplementary Tcl constraint file; sourced after DEF_FLOORPLAN_FILE or TCL_FLOORPLAN_FILE is read, 
;# or initialize_floorplan is done; can be used to cover additional floorplan constructs, 
;# such as bounds, pin guides, or route guides, etc; not valid if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
set TCL_USER_INIT_DESIGN_POST_SCRIPT ""	;# An optional Tcl file to be sourced at the very end of init_design.tcl before save_block.
########################################################################################## 
## Variables for constraints or settings that impact multiple steps (used across flow)
##########################################################################################
set TCL_PLACEMENT_SPACING_LABEL_RULE_FILE "" ;# A file to specify your placement spacing labels and rules.
;# Example : set_placement_spacing_label -name X -side both -lib_cells [get_lib_cells -of [get_cells]]
;# Example : set_placement_spacing_rule -labels {X SNPS_BOUNDARY} {0 1}
set SAIF_FILE				"" ;# Specify a SAIF file for accurate power computation for features such as
;# total power (opt.power.mode set to total) and enhanced low power placement (place.coarse.enhanced_low_power_effort).
;# sourced at the beginning of place_opt.tcl
set SAIF_FILE_POWER_SCENARIO		"" ;# SAIF_FILE related; specify a power scenario where the SAIF is to be applied
set SAIF_FILE_SOURCE_INSTANCE		"" ;# SAIF_FILE related; name of the instance of the current design as it appears in SAIF file.
set SAIF_FILE_TARGET_INSTANCE		"" ;# SAIF_FILE related; name of the target instance on which activity is to be annotated.
set OPTIMIZATION_FREEZE_PORT_LIST 	"" ;# List of cells (for ex, clock gen modules, or customized logics that should not be touched) to which freeze_clock_ports 
;# and freeze_data_ports attribute will be set to prevent optimization from modifying their port signature; 
;# especially useful if you do formal verification by modules. 
;# Sets opt.dft.hier_preservation to true and runs set_freeze_port -all on the specified cells.
set TCL_USER_CONNECT_PG_NET_SCRIPT ""	;# An optional Tcl file for customized connect_pg_net command and options, such as for bias pins of cells added by opto;
;# sourced by all the main scripts prior to the save_block command
# ---------------------------------
# Lib cell purpose restrictions
# ---------------------------------
set TCL_LIB_CELL_PURPOSE_FILE 		"set_lib_cell_purpose.tcl" ;# A Tcl file which applies lib cell purpose related restrictions;
;# You can specify it with your own customized script	
;# RM default is set_lib_cell_purpose.tcl which includes the following restrictions, each controlled by
;# an individual variable : dont use cells (TCL_LIB_CELL_DONT_USE_FILE), tie cells (TIE_LIB_CELL_PATTERN_LIST), 
;# hold fixing (HOLD_FIX_LIB_CELL_PATTERN_LIST), CTS (CTS_LIB_CELL_PATTERN_LIST) and CTS-exclusive cells (CTS_ONLY_LIB_CELL_PATTERN_LIST). 
## The following 5 *_LIB_CELL_* variables are only applicable if set_lib_cell_purpose.tcl is used for lib cell purpose restrictions.
#  If you do not plan to use set_lib_cell_purpose.tcl, specify TCL_LIB_CELL_PURPOSE_FILE with your own file and you don't have to specify the following variables.
set TCL_LIB_CELL_DONT_USE_FILE 		"" ;# A Tcl file for customized don't use ("set_lib_cell_purpose -exclude <purpose>" commands).
;# The file is to be sourced in set_lib_cell_purpose.tcl, which is the default script for handling lib cell 
;# purpose restrictions specified by the variable TCL_LIB_CELL_PURPOSE_FILE above.
;# It only takes effect if TCL_LIB_CELL_PURPOSE_FILE is set to the default value set_lib_cell_purpose.tcl
set TIE_LIB_CELL_PATTERN_LIST 		"" ;# A list of TIE lib cell patterns to be included for optimization;
;# Example : set TIE_LIB_CELL_PATTERN_LIST "*/TIE* */ttt*"
set HOLD_FIX_LIB_CELL_PATTERN_LIST 	"" ;# A list of hold time fixing lib cell patterns to be included only for hold
set CTS_LIB_CELL_PATTERN_LIST 		"" ;# List of CTS lib cell patterns to be used by CTS; 
;# please include repeaters, always-on repeaters (for MV-CTS), 
;# and gates (for sizing pre-existing gates)/always-on buffers;
;# Please also include flops as CCD can size flops to improve timing.
;# example : set CTS_LIB_CELL_PATTERN_LIST "*/NBUF* */AOBUF* */AOINV* */SDFF*"
set CTS_ONLY_LIB_CELL_PATTERN_LIST 	"" ;# List of CTS lib cell patterns to be used by CTS "exclusively", such as clock specific
;# buffers and inverters. Please be aware that these cells will be applied with only cts 
;# purpose and nothing else. If you want to use these lib cells for other purposes, 
;# such as optimization and hold, specify them in CTS_LIB_CELL_PATTERN_LIST instead
# ---------------------------------
# Clock NDR
# ---------------------------------
set TCL_CTS_NDR_RULE_FILE 		"cts_ndr.tcl" ;# Specify a script for clock NDR creation and association, to be sourced at place_opt
;# By default the variable is set to cts_ndr.tcl, which is an RM provided example.
;# Important: to use the example script, you must also specify CTS_NDR_RULE_NAME, CTS_INTERNAL_NDR_RULE_NAME,
;# or CTS_LEAF_NDR_RULE_NAME (see below for details), otherwise the script won't do anything.
## Note: the CTS_*NDR* variables below are only applicable if TCL_CTS_NDR_RULE_FILE is set to the RM provided example script. 
## If you specify your own script for TCL_CTS_NDR_RULE_FILE, variables below will not be used.
## For root clock nets
set CTS_NDR_RULE_NAME			"" ;# Specify a clock NDR rule for root nets;
;# required for the example script to work on the root and internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_NDR_SHIELDING_LAYER_WIDTH_LIST 	"" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_SHIELDING_LAYER_SPACING_LIST "" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_MIN_ROUTING_LAYER		"" ;# Min routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied. 
set CTS_NDR_MAX_ROUTING_LAYER		"" ;# Max routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied.
## For internal clock nets (by default same values as with the root clock nets)
set CTS_INTERNAL_NDR_RULE_NAME		"$CTS_NDR_RULE_NAME" ;# Specify a clock NDR rule for internal nets; default is same as CTS_NDR_RULE_NAME;
;# required for the example script to work on the internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_INTERNAL_NDR_SHIELDING_LAYER_WIDTH_LIST "$CTS_NDR_SHIELDING_LAYER_WIDTH_LIST" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_SHIELDING_LAYER_SPACING_LIST "$CTS_NDR_SHIELDING_LAYER_SPACING_LIST" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_MIN_ROUTING_LAYER "$CTS_NDR_MIN_ROUTING_LAYER" ;# Min routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied. 
set CTS_INTERNAL_NDR_MAX_ROUTING_LAYER "$CTS_NDR_MAX_ROUTING_LAYER" ;# Max routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied.
## For leaf clock nets
set CTS_LEAF_NDR_RULE_NAME 		"" ;# Specify rm_leaf as the predefined rule for the example script to prepare a default rule for leaf nets
set CTS_LEAF_NDR_MIN_ROUTING_LAYER 	$CTS_NDR_MIN_ROUTING_LAYER ;# Min routing layer for set_clock_routing_rules to which rm_leaf is applied.
set CTS_LEAF_NDR_MAX_ROUTING_LAYER 	$CTS_NDR_MAX_ROUTING_LAYER ;# Max routing layer for set_clock_routing_rules to which rm_leaf is applied.
# ---------------------------------
# Preroute optimizations
# ---------------------------------
set PREROUTE_PLACEMENT_MAX_DENSITY	"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# If specified, sets place.coarse.max_density to limit local density to be less than the value.
;# if unspecified, place.coarse.max_density remains at tool default 0; 
;# now if $PREROUTE_PLACEMENT_AUTO_DENSITY is also true, tool will auto determine a appropriate value; 
;# while if $PREROUTE_PLACEMENT_AUTO_DENSITY is false, tool will try to spread cells evenly
set PREROUTE_PLACEMENT_MAX_UTIL		"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;
;# sets place.coarse.congestion_driven_max_util to control how densely the tool can pack cells in uncongested 
;# regions, in order to remove congestion in congested regions
;# if unspecified, place.coarse.congestion_driven_max_util remains at tool default 0.93
set PREROUTE_PLACEMENT_AUTO_DENSITY	true ;# true|false; tool default true; optional in RM to set it to false if you want to disable the feature; 
;# sets place.coarse.auto_density_control to control coarse placement automatic density control;
;# if you do not specify either of the above two settings (max density and max util) and keep the tool defaults, 
;# the automatic density control selects the value for max density and max util based on the design stage;
;# message PLACE-027 is issued to report the chosen settings
set PREROUTE_PLACEMENT_ENHANCED_AUTO_DENSITY false ;# false|true, tool default false; optional in RM;
;# sets place.coarse.enhanced_auto_density_control;
;# automaticlly selects max density based on the design stage as well as design utilization;
;# automatically selects max util based on the design stage as well as design tchnology
set PREROUTE_PLACEMENT_TARGET_ROUTING_DENSITY "" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# sets place.coarse.target_routing_density to control target routing density for congestion-driven placement; 
;# if left unspecified, place.coarse.target_routing_density remains at tool default 0 
set PREROUTE_PLACEMENT_PIN_DENSITY_AWARE false ;# false|true; tool default false; optional in RM;
;# sets app option place.coarse.pin_density_aware to control maximum local pin density;
set PREROUTE_NDR_OPTIMIZATION 		false ;# false|true, tool default false; optional in RM;
;# sets place_opt/clock_opt.flow.optimize_ndrs to true enables NDR optimization
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase; 
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
########################################################################################## 
## Variables for the place_opt step (used by place_opt.tcl and settings.place_opt.tcl)
##########################################################################################
set PLACE_OPT_ACTIVE_SCENARIO_LIST	"" ;# A subset of scenarios to be made active during place_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
;# include CTS scenarios if you are enabling CTS related features during place_opt,
;# such as PLACE_OPT_OPTIMIZE_ICGS, PLACE_OPT_TRIAL_CTS, or PLACE_OPT_MSCTS
set PLACE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by place_opt; default "" which means no user prefix
set TCL_USER_PLACE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced before place_opt.
set TCL_USER_PLACE_OPT_SCRIPT 		"" ;# An optional Tcl file for place_opt.tcl to replace pre-existing place_opt commands.
set TCL_USER_PLACE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced after place_opt.
set PLACE_OPT_SPG_FLOW 			false ;# false|true; RM default false; set it to true to enable SPG input handling flow in place_opt.tcl;
;# which skips the first pass of the two-pass placement;
;# recommended to go with DC-ASCII inputs (set INIT_DESIGN_INPUT DC_ASCII)
set PLACE_OPT_TRIAL_CTS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.trial_clock_tree to enables early clock tree synthesis;
;# useful for low power placement and ICG optimization flow (PLACE_OPT_OPTIMIZE_ICGS). 
;# Propagated clocks will be used through-out place_opt flow.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, trial CTS will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_TRIAL_CTS. So you don't have to manually enable it.
set PLACE_OPT_OPTIMIZE_ICGS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.optimize_icgs for place_opt to run automatic ICG optimization that performs trial CTS, 
;# timing-aware ICG splitting and clock-aware placement for critical enable paths.
;# The aggressiveness of splitting can be controlled by the PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE. 
set PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE "" ;# specify a value between 0 and 1; default unspecified; 
;# sets place_opt.flow.optimize_icgs_critical_range to the value specified; tool default is 0.75.
;# When set to X, only ICGs enable slack within {EN_WNS, EN_WNS*(1-X)} will be considered for splitting;
;# for example, 0.75 means only ICG with enable pin violations between 1*EN_WNS and 0.25*EN_WNS will be split,
;# while the ICG enable slack below 0.25*EN_WNS will be skipped. Larger value means more splitting. 
set PLACE_OPT_MERGE_ICGS		true ;# false|true; tool default true; optional in RM to set it to false;
;# sets place_opt.flow.merge_clock_gates to control whether the OBD ICG merging is enabled or not;
;# when set to true, ICG merging (merge_clock_gates) runs internally inside place_opt as a first step in initial_place stage;
set PLACE_OPT_ICG_AUTO_BOUND		false ;# false|true; tool default false; optional in RM;
;# sets place.coarse.icg_auto_bound to enable use of automatically created group bounds
set PLACE_OPT_CLOCK_AWARE_PLACEMENT	false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.clock_aware_placement to guide placement with ICG's enable timing criticality; 
;# place_opt will try to improve ICG enable timing by placing the timing critical ICGs and their fanout cells 
;# at better locations for ICG enable paths.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, clock-aware placement will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_CLOCK_AWARE_PLACEMENT. So you don't have to manually enable it.
set PLACE_OPT_MSCTS			false ;# false|true; enables MSCTS (regular) at place_opt step; requires TCL_REGULAR_MSCTS_FILE to be specified;
;# It runs in two parts: first part runs at place_opt step to source TCL_REGULAR_MSCTS_FILE;
;# second part runs at clock_opt_cts step, skips TCL_REGULAR_MSCTS_FILE, propagates clocks, and runs mesh simulation;
;# By default, the features runs in ideal clock mode. However if if PLACE_OPT_OPTIMIZE_ICGS or PLACE_OPT_TRIAL_CTS 
;# are also enabled, then propagated clocks will be used during the place_opt step;
;# If set to false (RM default), RM runs MSCTS only at clock_opt_cts step.
set PLACE_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for place_opt MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS. Only valid if PLACE_OPT_MSCTS is set to true
set TCL_USER_SPARE_CELL_PRE_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced before place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_USER_SPARE_CELL_POST_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced after place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_NON_CLOCK_NDR_RULES_FILE 	"" ;# Specify a NDR rules file for signal nets (Clock NDR rules are specified by CTS_NDR_* variables above)
set PLACE_OPT_MULTIBIT_BANKING 		false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_banking to enable multibit banking during place_opt;
;# takes effect during place_opt initial_opto 
set PLACE_OPT_MULTIBIT_DEBANKING 	false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_debanking to enables multibit debanking during place_opt;
;# takes effect during place_opt final_opto
########################################################################################## 
## Variables for the clock_opt step 
## (used by settings.clock_opt_cts.tcl, clock_opt_cts.tcl, and clock_opt_opto.tcl)
##########################################################################################
set CLOCK_OPT_CTS_ACTIVE_SCENARIO_LIST  "" ;# A subset of scenarios to be made active during clock_opt_cts step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_CTS_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt build_clock; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_CTS_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced after clock_opt.
set CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST "" ;# A subset of scenarios to be made active during clock_opt_opto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_OPTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt final_opto; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_OPTO_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT "" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced after clock_opt.
set CLOCK_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS.
set TCL_REGULAR_MSCTS_FILE		"" ;# Specify a Tcl script for regular multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "place_opt" if PLACE_OPT_MSCTS is true in place_opt.tcl
;# and before "clock_opt -from build_clock -to route_clock" command in clock_opt_cts.tcl
;# RM provided script: mscts.regular.tcl
set TCL_STRUCTURAL_MSCTS_FILE		"" ;# Specify a Tcl script for structural multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "clock_opt -from build_clock -to route_clock" command
;# in clock_opt_cts.tcl;
;# RM provided script: mscts.structural.tcl
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
set CLOCK_OPT_OPTO_CTO 			false ;# Default false; enables post-route clock tree optimization in clock_opt_opto.tcl
set CLOCK_OPT_OPTO_CTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by CTO; default "" which means no user prefix
########################################################################################## 
## Variables for route_auto and route_opt related settings 
## (Used by settings.route_auto.tcl, settings.route_opt.tcl, route_auto.tcl, and route_opt.tcl)
##########################################################################################
set ROUTE_AUTO_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_auto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_AUTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created suring route_auto; default "" which means no user prefix
set TCL_USER_ROUTE_AUTO_PRE_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced before route_auto.
set TCL_USER_ROUTE_AUTO_SCRIPT 		"" ;# An optional Tcl file for route_auto.tcl to replace pre-existing routing commands.
set TCL_USER_ROUTE_AUTO_POST_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced after route_auto.
set ROUTE_OPT_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created during route_opt; default "" which means no user prefix
set TCL_USER_ROUTE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced before route_opt.
set TCL_USER_ROUTE_OPT_SCRIPT 		"" ;# An optional Tcl file for route_opt.tcl to replace pre-existing route_opt commands.
set TCL_USER_ROUTE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced after route_opt.
set CLOCK_OPT_GLOBAL_ROUTE_OPT		false ;# false|true; tool default false; optional in RM; 
;# enables Global Route Based Optimization by setting clock_opt.flow.enable_global_route_opt 
;# and route_opt.flow.enable_power to true, sources routing settings, and runs clock_opt -from global_route_opt;
;# this feature is added to route_auto.tcl; if enabled, it replaces route_global command;
set ROUTE_AUTO_USE_SINGLE_COMMAND	false ;# false|true; runs route_auto command instead of atomic commands (route_global+route_track+route_detail with update_timing in between)
set REDUNDANT_VIA_INSERTION		false ;# false|true; tool default false; optional in RM; enables redundant via insertion for post-route;
;# if you choose ESTABLISHED for TECHNOLOGY_NODE on RMgen download page,
;# RM is set up to run concurrent redundant via insertion during route_auto and route_opt
;# otherwise, RM is set up to reserve space and run standalone add_redundant_vias after route_auto and route_opt  
set TCL_USER_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC-II via mapping file required for redundant via insertion; 
;# the file should include add_via_mapping commands.   
set TCL_USER_ICC_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC style via mapping file required for redundant via insertion; 
;# the file should include define_zrt_redundant_vias commands.
;# This variable is mutually exclusive with TCL_USER_REDUNDANT_VIA_MAPPING_FILE
set ROUTE_AUTO_ANTENNA_FIXING		false ;# false|true; tool default false; optional in RM;
;# set true to enable route.detail.hop_layers_to_fix_antenna and source TCL_ANTENNA_RULE_FILE in route_auto.tcl 
;# to fix Antenna violations.
set TCL_ANTENNA_RULE_FILE	""	;# Antenna rule file; required if ROUTE_AUTO_ANTENNA_FIXING is set to true.
set ROUTE_AUTO_CREATE_SHIELDS 		"none" ;# none|before_route_auto|after_route_auto; default is none; optional in RM;
;# choose to create shields before or after route_auto; all nets with shielding rules will be shielded	
set ROUTE_OPT_PT_DELAY_CALCULATION_WITH_PBA false ;# Default false; sets time.pba_optimization_mode to path to enable PBA during second route_opt;
set ROUTE_OPT_STARRC_CONFIG_FILE ""	;# Specify the configuration file for StarRC in-design extraction for the second route_opt in route_opt.tcl;
;# required; refer to templates/route_opt.starrc_config_example.txt as an example
set ROUTE_OPT_RESHIELD 			"after_route_opt" ;# none|after_route_opt|incremental; default is after_route_opt; 
;# set after_route_opt to reshield nets after route_opt is done with create_shield command; 
;# set incremental to trigger reshield during all route_opt eco route sessions with an app option; 
;# note that ROUTE_OPT_RESHIELD only works if ROUTE_AUTO_CREATE_SHIELDS is set to a value other than none
set ROUTE_OPT_CTO 			"auto" ;# auto|always_on|always_off; tool default auto; RM default auto;
;# sets route_opt.flow.enable_ccd_clock_drc_fixing to the specified value for clock DRC fixing in route_opt;
;# Note: this feature affects both CCD and non-CCD route_opt;
;# if CCD is enabled, with auto, route_opt will enable the feature; set it to always_off if you want it disabled.
;# if CCD is not enabled, with auto, this feature won't be enabled; set it to always_on to enable the feature.
## The following 6 ROUTE_OPT_ECO_OPT* variables are for ECO fusion (eco_opt command) in route_opt.tcl
#  Note that once ROUTE_OPT_ECO_OPT_PT_PATH is specified, ECO fusion is enabled and the third route_opt will be skipped.
set ROUTE_OPT_ECO_OPT_PT_PATH		"" ;# Required by eco_opt; specify the path to pt_shell; for example: /u/mgr/bin/pt_shell
;# if specified, eco_opt
set ROUTE_OPT_ECO_OPT_DB_PATH		"" ;# Optional; specify the paths to .db files of the reference libraries for PT (if not already in your search path)
;# For eco_opt, PT needs to read db. 
set ROUTE_OPT_ECO_OPT_TYPE		"" ;# Optional; eco_opt fixing type; timing|setup|hold|drc|leakage_power|dynamic_power|total_power|buffer_removal
;# if not specified, works on all types
set ROUTE_OPT_ECO_OPT_STARRC_CONFIG_FILE "" ;# Optional; specify the configuration file for StarRC in-design extraction
set ROUTE_OPT_ECO_OPT_WORK_DIR		"" ;# Optional; specify the working directory for eco_opt where PT files and logs are generated;
;# if not specified, tool will automatically generate one
set ROUTE_OPT_ECO_OPT_PRE_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed before linking in PrimeTime;
;# use PT commands that do not require the current design
set ROUTE_OPT_ECO_OPT_POST_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed after linking in PrimeTime;
;# use PT commands that require the current design
########################################################################################## 
## Variables for chip finishing related settings (Used by chip_finish.tcl)
##########################################################################################
set CHIP_FINISH_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during chip_finish step.
;# once set, the list of active scenarios is saved and carried over to subsequent steps.
set TCL_USER_CHIP_FINISH_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before filler cell insertion.
set TCL_USER_CHIP_FINISH_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after metal fill insertion.
## Std cell filler and decap cells used by chip_finish step and post PT-ECO refill in pt_eco step
set CHIP_FINISH_METAL_FILLER_PREFIX 	"" ;# A string to specify the prefix for metal filler (decap) cells.
set CHIP_FINISH_NON_METAL_FILLER_PREFIX $CHIP_FINISH_METAL_FILLER_PREFIX ;# A string to specify the prefix for non-metal fillers.
set CHIP_FINISH_METAL_FILLER_LIB_CELL_LIST "" ;# A list of metal filler (decap) lib cells, including the library name, for ex, 
;# Example: "hvt/DCAP_HVT lvt/DCAP_LVT". Recommended to specify decaps from largest to smallest.
set CHIP_FINISH_NON_METAL_FILLER_LIB_CELL_LIST "" ;# A list of non-metal filler lib cells, including the library name, for ex,
;# Example: hvt/FILL_HVT lvt/FILL_LVT. Recommended to specify them from largest to smallest.
## Signal EM
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT "ITF" ;# Specify signal EM constraint format: ITF | ALF; string is uppercase and ITF is default
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FILE "" ;# A constraint file which contains signal electromigration constraints;
;# specify an ITF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ITF, and specify an
;# ALF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ALF;
;# required for signal EM analysis and fixing to be enabled
set CHIP_FINISH_SIGNAL_EM_SAIF 		"" ;# An optional SAIF file for the signal EM analysis.
set CHIP_FINISH_SIGNAL_EM_SCENARIO 	"" ;# Specify an active scenario which is enabled for setup and hold analysis;
;# Required for signal EM analysis and fixing to proceed.
set CHIP_FINISH_SIGNAL_EM_FIXING 	false ;# Enable signal EM fixing; false | true; false is default
########################################################################################## 
## Variables for ICV in-design related settings (used by icv_in_design.tcl)
##########################################################################################
set ICV_IN_DESIGN_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during icv_in_design step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_ICV_IN_DESIGN_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before signoff_check_drc.
set TCL_USER_ICV_IN_DESIGN_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after second signoff_check_drc.
## signoff_check_drc specific variables
set ICV_IN_DESIGN_DRC_CHECK_RUNSET 	"" ;# The foundry runset for ICV used by signoff_check_drc
set ICV_IN_DESIGN_DRC_CHECK_RUNDIR 	"z_check_drc" 
;# The working directory for the signoff_check_drc before signoff_fix_drc;
;# The directory that contains the initial DRC error database for signoff_fix_drc.
## singoff_fix_drc specific variables
set ICV_IN_DESIGN_ADR 			true ;# true|false; true enables signoff_fix_drc in addition to signoff_check_drc; default is true
set ICV_IN_DESIGN_ADR_RUNDIR 		"z_adr"	;# The working directory for signoff_fix_drc; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_POST_ADR_RUNDIR 	"z_post_adr" ;# The working directory for signoff_check_drc after signoff_fix_drc is done; 
;# only takes effect if ICV_IN_DESIGN_ADR is true 
set ICV_IN_DESIGN_ADR_DPT_RULES 	"" ;# Specify your DPT rules for signoff_fix_drc fixing; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_ADR_DPT_RUNDIR	"z_adr_with_dpt" ;# The working directory for signoff_check_drc with DPT rule fixing;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
set ICV_IN_DESIGN_POST_ADR_DPT_RUNDIR	"z_post_adr_with_dpt" ;# The working directory for signoff_check_drc after DPT rule fixing is done;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
## Metal fill specific variables
set ICV_IN_DESIGN_METAL_FILL 		false ;# Default false; set it to true to enable the metal fill creation feature.
set ICV_IN_DESIGN_METAL_FILL_RUNDIR	"z_icvFill" ;# The working directory for signoff_create_metal_fill. Optional. Default is z_icvFill.
set ICV_IN_DESIGN_METAL_FILL_TIMING_DRIVEN_THRESHOLD "" 
;# Specify the threshold for timing-driven metal fill.
;# If not specified, timing-driven is not enabled.
;# If specified, "-timing_preserve_setup_slack_threshold" option is added.
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED "off" ;# off | <a technology node> | generic; used for -track_fill option of signoff_create_metal_fill
;# for non-track-based : specify off 
;# for track-based : specify either a node (refer to man page) or generic 
set ICV_IN_DESIGN_METAL_FILL_RUNSET	"" ;# Specify the foundry runset for signoff_create_metal_fill command;
;# required only by non track-based metal fill (ICV_IN_DESIGN_METAL_FILL_TRACK_BASED set to off).
set ICV_IN_DESIGN_POST_METAL_FILL_RUNDIR "z_MFILL_after" 
;# The working directory for the signoff_check_drc after signoff_create_metal_fill is completed;
;# only takes effect if ICV_IN_DESIGN_METAL_FILL is true
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED_PARAMETER_FILE "auto" ;# auto | <a parameter file>; default is auto;
;# this variable is only for track-based metal fill;
;# specify auto to use ICC-II auto generated track_fill_params.rh file or your own paramter file.
########################################################################################## 
## Variables for settings related to write data (used by write_data.tcl)
##########################################################################################
## write_gds related
set WRITE_GDS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and GDS layers
set WRITE_OASIS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and OASIS layers
########################################################################################## 
## Variables for Functional ECO related settings (used by functional_eco.tcl)
##########################################################################################
set FUNCTIONAL_ECO_ACTIVE_SCENARIO_LIST	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_FUNCTIONAL_ECO_PRE_SCRIPT	"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_FUNCTIONAL_ECO_POST_SCRIPT	"" ;# An optional Tcl file to be sourced after route_eco.
set FUNCTIONAL_ECO_DISPLACEMENT_THRESHOLD "10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
set FUNCTIONAL_ECO_VERILOG_FILE		"" ;# Required; a verilog file to be 
set FUNCTIONAL_ECO_MODE			"default" ;# Specify the preferred flow; default|freeze_silicon
;# default: sources $FUNCTIONAL_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $FUNCTIONAL_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for PT ECO related settings (used by pt_eco.tcl/pt_eco_incremental.tcl)
##########################################################################################
## The following variables apply to both pt_eco.tcl (classic PT-ECO flow) and pt_eco_incremental.tcl (Galaxy incremental ECO flow)
set PT_ECO_ACTIVE_SCENARIO_LIST 	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_PT_ECO_PRE_SCRIPT 		"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_PT_ECO_POST_SCRIPT 	"" ;# An optional Tcl file to be sourced after route_eco.
set PT_ECO_DISPLACEMENT_THRESHOLD 	"10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
## The following variables only apply to pt_eco.tcl (classic PT-ECO flow)
set PT_ECO_CHANGE_FILE 			"" ;# Required; an ECO guidance file generated by the PT-SI write_changes command,
;# as an input to the pt_eco.tcl
set PT_ECO_MODE				"default" ;# Specify the preferred flow for the PT-ECO run; default|freeze_silicon
;# default: sources $PT_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $PT_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for Redhawk in-design related settings 
## (used by redhawk_in_design_pnr.tcl; SNPS_INDESIGN_RH_RAIL license required)
##########################################################################################
set REDHAWK_DIR 			"" ;# Specify the path to REDHAWK executable; required 
set REDHAWK_PAD_FILE 			"" ;# Default is top level pins.
set REDHAWK_ANALYSIS_NETS 		"" ;# Required. Specify the list of power and ground nets in pairs and in separate lines for the analysis;
;# for example, "VDD1 VSS1 VDD2 VSS2 VDD3 VSS3", where VDD* are power nets and VSS* are ground nets.
set REDHAWK_TECH_FILE 			"" ;# Required. Apache Technology File
set REDHAWK_MACROS 			"" ;# Optional. List of Macro names and macro directories in pairs and in separate lines;
;# for example, "macro1_name macro1_directory 
;#		    macro2_name macro2_directory 
;#		    macro3_name macro3_directory"
set REDHAWK_SWITCH_MODEL_FILES 		"" ;# Optional. List of switch model files;
;# for example: "switch_model_file1 
;#               switch_model_file2 
;#		    switch_model_file3"
set REDHAWK_LIB_FILES 			"" ;# Required. List of .lib files in separate lines.
;# for example: "/home/lib_1.lib 
;#               /home/lib_2.lib
;#               /home/lib_3.lib"
set REDHAWK_APL_FILES			"" ;# Required for dynamic analysis.  List of apl files in separate lines.
;# for example: "x.cdev cdev
;#               x.current current
;#               y.cdev cdev
;#               y.current current"
set REDHAWK_EXTRA_GSR 			"" ;# Optional. Provide a file with custom Redhawk settings.
set REDHAWK_ANALYSIS 			"" ;# Required. Specify of the analyses below:
;# For Static analysis: "static"
;# For Vector-based Dynamic analysis: "dynamic_vcd"
;# For Vectorless Dynamic analysis: "dynamic_vectorless"
;# For Effective Resistance analysis: "effective_resistance"
;# For Minimum path resistance analysis: "min_path_resistance"
;# For Integrity Check: "check_missing_via"
set REDHAWK_OUTPUT_REPORT 		"" ;# Optional. Specify a file name to have the output report produced:
;# For Static or dynamic analysis: the effective voltage drop is reported
;# For Effective Resistance analysis: the effective resistance is reported
;# For Minimum path resistance analysis: the minimum path resistance is reported
;# For Integrity Check: the missing vias are reported
set REDHAWK_EM_ANALYSIS 	   	false ;# Optional. Set to true if EM analysis to be performed with static or dynamic analysis.
set REDHAWK_EM_REPORT 			"" ;# Optional. Specify a file name to have the EM output report produced.
set REDHAWK_SCRIPT_FILE 		"" ;# Optional. Specify a file name for using Redhawk standalone run tcl file.
set REDHAWK_SWITCHING_ACTIVITY_FILE 	"" ;# Required for vector-based dynamic analysis.  Format is as follows:
;# {file_format [file_name] [strip_path]}
set REDHAWK_FIX_MISSING_VIAS       	false ;# Optional. Set to true to enable inserting vias to missing via locations after the check_missing_via flow is run.
set REDHAWK_MISSING_VIA_POS_THRESHOLD	"" ;# Optional. Set to positive voltage between two overlapped layers for filtering purpose.  Default is no filtering.
set REDHAWK_RAIL_DATABASE               RAIL_DATABASE  ; #Optional. Set ICC2 Redhawk Fusion output directory.
set REDHAWK_PGA_POWER_NET               "" ; #Required.  Set one power net for PGA.
set REDHAWK_PGA_GROUND_NET              "" ; #Required.  Set one ground net for PGA
set REDHAWK_PGA_NODE                    "" ; #Required. Set the technology node such as tsmc16.
set REDHAWK_PGA_ICV_DIR                 "" ; #Required. Set the path to the ICV binary.  Example: /global/apps/icv_2018.06
##########################################################################################
## System Variables and Settings (there's no need to change them)
##########################################################################################
## Reporting 
set REPORT_QOR				true ;# true|false; RM default true; runs various reporting commands at end of each step;
;# reporting commands vary by stage; set it to false to skip reporting
set REPORT_QOR_REPORT_POWER		true ;# true|false; RM default true;
;# set it to false to skip report_power and report_clock_qor -type power during reporting
set REPORT_QOR_REPORT_CONGESTION	true ;# true|false; RM default reports congestion with "route_global -congestion_map_only true"
;# at the end of preroute steps; set it to false to skip.
set search_path [list ./rm_icc2_pnr_scripts ./rm_setup ./templates $REDHAWK_SEARCH_PATH]
lappend search_path .
if {$synopsys_program_name == "icc2_shell"} {
	set_host_options -max_cores 8

	## Enable on-disk operation for copy_block to save block to disk right away
	set_app_option -name design.on_disk_operation -value true ;# default false and global-scoped
}
set sh_continue_on_error true
## Label names (while $DESIGN_NAME is the block name)
set INIT_DESIGN_BLOCK_NAME 		"init_design" 			;# Label name to be used when saving a block in init_design.tcl
set PLACE_OPT_BLOCK_NAME 		"place_opt" 			;# Label name to be used when saving a block in place_opt.tcl
set CLOCK_OPT_CTS_BLOCK_NAME 		"clock_opt_cts" 		;# Label name to be used when saving a block in clock_opt_cts.tcl
set CLOCK_OPT_OPTO_BLOCK_NAME 		"clock_opt_opto" 		;# Label name to be used when saving a block in clock_opt_opto.tcl
set ROUTE_AUTO_BLOCK_NAME 		"route_auto" 			;# Label name to be used when saving a block in route_auto.tcl
set ROUTE_OPT_BLOCK_NAME 		"route_opt" 			;# Label name to be used when saving a block in route_opt.tcl
set CHIP_FINISH_BLOCK_NAME 		"chip_finish" 			;# Label name to be used when saving a block in chip_finish.tcl
set ICV_IN_DESIGN_BLOCK_NAME 		"icv_in_design" 		;# Label name to be used when saving a block in icv_in_design.tcl
set WRITE_DATA_FROM_BLOCK_NAME 		$ICV_IN_DESIGN_BLOCK_NAME 	;# Label name of the source block in write_data.tcl;
set WRITE_DATA_BLOCK_NAME 		"write_data" 			;# Label name to be used when saving a block in write_data.tcl
;# default is ICV_IN_DESIGN_BLOCK_NAME
set FUNCTIONAL_ECO_FROM_BLOCK_NAME	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in functional_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set FUNCTIONAL_ECO_BLOCK_NAME		"functional_eco"		;# Label name to be used when saving a block in functional_eco.tcl
set PT_ECO_FROM_BLOCK_NAME 		$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set PT_ECO_BLOCK_NAME 			"pt_eco" 			;# Label name to be used when saving a block in pt_eco.tcl
set PT_ECO_INCREMENTAL_FROM_BLOCK_NAME 	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco_incremental_1.tcl;
;# default is ROUTE_OPT_BLOCK_NAME; specify a different name if needed
set PT_ECO_INCREMENTAL_1_BLOCK_NAME 	"pt_eco_incremental_1" 		;# Label name to be used when saving a block in pt_eco_incremental_1.tcl
set PT_ECO_INCREMENTAL_2_BLOCK_NAME 	"pt_eco_incremental_2" 		;# Label name to be used when saving a block in pt_eco_incremental_2.tcl
set REDHAWK_IN_DESIGN_PNR_FROM_BLOCK_NAME $INIT_DESIGN_BLOCK_NAME	;# Label name of the starting block for redhawk_in_design_pnr.tcl;
;# default is INIT_DESIGN_BLOCK_NAME
## Directories
set OUTPUTS_DIR	"./outputs_icc2"	;# Directory to write output data files; mainly used by write_data.tcl
set REPORTS_DIR	"./rpts_icc2"		;# Directory to write reports; mainly used by report_qor.tcl
if !{[file exists $OUTPUTS_DIR]} {file mkdir $OUTPUTS_DIR} ;# do not change this line or directory may not be created properly
if !{[file exists $REPORTS_DIR]} {file mkdir $REPORTS_DIR} ;# do not change this line or directory may not be created properly
##########################################################################################
## Hierarchical PNR Variables (used by hierarchical PNR implementation)
##########################################################################################
## For designs where the blocks are bound to abstracts
set SUB_BLOCK_REFS                   	[list ] ;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == flattened , specify design names of the immediate child blocks
;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == nested , specify design names of the physical blocks in all lower levels of physical hierarchy
;# Include the blocks that will be bound to abstracts
set USE_ABSTRACTS_FOR_BLOCKS        	[list ] ;# design names of the physical blocks in the next lower level that will be bound to abstracts
## By default, abstracts created after icv_in_design step of lower-level are used to implement the current level
## Update the following variables if you want to use abstracts created after any other step 
set BLOCK_ABSTRACT_FOR_PLACE_OPT 	"$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_PLACE_OPT label for place_opt
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS label for clock_opt_cts
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO   "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO label for clock_opt_opto
set BLOCK_ABSTRACT_FOR_ROUTE_AUTO       "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_AUTO label for route_auto
set BLOCK_ABSTRACT_FOR_ROUTE_OPT        "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_OPT label for route_opt
set BLOCK_ABSTRACT_FOR_CHIP_FINISH      "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CHIP_FINISH for chip_finish
set BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN label for icv_in_design
set USE_ABSTRACTS_FOR_POWER_ANALYSIS 	false ;# Default false; false|true;
;# sets app option abstract.annotate_power that annotates power information in the abstracts
;# set this to true to perform power analysis inside subblocks modeled as abstracts
set USE_ABSTRACTS_FOR_SIGNAL_EM_ANALYSIS false ;# Default false; false|true;
;# sets app option abstract.enable_signal_em_analysis 
;# set this to true to perform signal em analysis inside abstracts
set ABSTRACT_TYPE_FOR_MPH_BLOCKS "flattened" ; # "nested | flattened", Default nested. Specifies the type of abstract to be created for MPH blocks (blocks with more than 1 level of physical hierarchy)
;# Allowed values are nested and flattened. 
;# when this variable is set to nested (default), preserve_block_instances option of create_abstract command is set to true (default value)
;# when this variable is set to flattened , preserve_block_instances option of create_abstract command is set to false
set CHECK_HIER_TIMING_CONSTRAINTS_CONSISTENCY true ;# Determines whether the consistency of top and block timing constraints is checked during the check_design command
;# The variable in turn sets the application option abstract.check_constraints_consistency to true
########################################################################################## 
## Hierarchical PNR Variables for clock_opt_cts related settings (used by clock_opt_cts.tcl)
##########################################################################################
set PROMOTE_CLOCK_BALANCE_POINTS	false ;# Default false. When implementing intermediate and top levels of physical hierarchy,
;# set this variable to true to promote clock balance points from sub-blocks.
;# Leave this variable to its default value, if the needed clock balance points for the pins
;# inside sub-blocks are applied from the top-level itself.
########################################################################################## 
## Hierarchical PNR Variables for designs where some of the blocks are bound to ETMs
##########################################################################################
set WRITE_DATA_FOR_ETM_GENERATION       false ;# Default false. Set it to true, for writing out required design data for ETM Generation in PrimeTime 
set WRITE_DATA_FOR_ETM_BLOCK_NAME       $ICV_IN_DESIGN_BLOCK_NAME ;# Name of the starting block for the write_data_for_etm step
## ICC2-RM provides additional files (flavors) to override RM default settings for high connectivity, run time and area/power focused designs.
#  These files are under rm_icc2_pnr_scripts/ :  
#  flavor.high_connectivity_high_congestion_focused.tcl, flavor.area_power_focused.tcl and flavor.run_time_focused.tcl
#  You can use the ADDITIONAL_FLAVOR variable to control whether to use these flavors.
set ADDITIONAL_FLAVOR "" 	;# default unspecified; if unspecified, runs RM default flow that works/balances all PPA
;# set it to high_connectivity_high_congestion for high connectivity design styles with heavy congestions
;# set it to area_power for extra area and power optimizations
;# set it to run_time if run time is the primary concern
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_setup/icc2_pnr_setup.tcl

set REPORT_PREFIX $CLOCK_OPT_OPTO_BLOCK_NAME
clock_opt_opto
open_lib $DESIGN_LIBRARY
Information: Loading library file '/mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/counter' (FILE-007)
Information: Loading library file '/mnt/coe/workspace/ece/ece720-common/tech/google/icc2libprep/sky130_fd_sc_hs/icc2_cell_lib/sky130_fd_sc_hs.ndm' (FILE-007)
{counter}
copy_block -from ${DESIGN_NAME}/${CLOCK_OPT_CTS_BLOCK_NAME} -to ${DESIGN_NAME}/${CLOCK_OPT_OPTO_BLOCK_NAME}
Information: User units loaded from library 'sky130_fd_sc_hs' (LNK-040)
Information: Saving block 'counter:counter/clock_opt_opto.design'
{counter:counter/clock_opt_opto.design}
current_block ${DESIGN_NAME}/${CLOCK_OPT_OPTO_BLOCK_NAME}
{counter:counter/clock_opt_opto.design}
link_block
Using libraries: counter sky130_fd_sc_hs
Visiting block counter:counter/clock_opt_opto.design
Design 'counter' was successfully linked.
1
## The following only applies to hierarchical designs
## Swap abstracts if abstracts specified for clock_opt_cts and clock_opt_opto are different
if {$DESIGN_STYLE == "hier"} {
	if {$USE_ABSTRACTS_FOR_BLOCKS != "" && ($BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO != $BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS)} {
		puts "RM-info: Swapping from $BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS to $BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO abstracts for all blocks."
		change_abstract -references $USE_ABSTRACTS_FOR_BLOCKS -label $BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO
		report_abstracts
	}
}
if {$CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST != ""} {
	set_scenario_status -active false [get_scenarios -filter active]
	set_scenario_status -active true $CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST

        ## Propagate clocks and compute IO latencies for modes or corners which are not active during clock_opt_cts step
        synthesize_clock_trees -propagate_only
        compute_clock_latency
}
source -echo settings.clock_opt_opto.tcl ;# step specific settings
puts "RM-info: Running script [info script]\n"
RM-info: Running script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.clock_opt_opto.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: settings.clock_opt_opto.tcl 
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
## Prefix
if {$PLACE_OPT_USER_INSTANCE_NAME_PREFIX != ""} {
	set_app_options -name opt.common.user_instance_name_prefix -value $CLOCK_OPT_OPTO_USER_INSTANCE_NAME_PREFIX
	set_app_options -name cts.common.user_instance_name_prefix -value ${CLOCK_OPT_OPTO_USER_INSTANCE_NAME_PREFIX}_cts
}
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.clock_opt_opto.tcl

source -echo settings.non_persistent.tcl ;# non-persistent settings to be re-applied in each session
puts "RM-info: Running script [info script]\n"
RM-info: Running script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.non_persistent.tcl

##########################################################################################
# Script: settings.non_persistent.tcl
# Description : Settings that need to be re-applied in each new ICC-II session are incldued below.
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
####################################
## Timer 
####################################
## set_app_options -name time.enable_preset_clear_arcs -value true ;# tool default false, global-scoped
####################################
## Keepout margin (lib cell based) 
####################################
## Lib cell based keepout margin is not persistent in the current release and must be re-applied in new ICC-II seccions.
#  Example : create_keepout_margin -outer {5 5 5 5} [get_lib_cells */lib_cell_name]
####################################
## set_threshold_voltage_group_type 
####################################
## Set your threshold_voltage_group attributes. These are persistent and can be simply defined in settings.place_opt.tcl. 
#  Listed here for your reference. For example:
#  	define_user_attribute -type string -class lib_cell threshold_voltage_group
#  	set_attribute -quiet [get_lib_cells -quiet */*LVT] threshold_voltage_group LVt
#  	set_attribute -quiet [get_lib_cells -quiet */*RVT] threshold_voltage_group RVt
#  	set_attribute -quiet [get_lib_cells -quiet */*HVT] threshold_voltage_group HVt
## set_threshold_voltage_group_type is not persistent and should be defined here:
#  	set_threshold_voltage_group_type -type low_vt LVt
#  	set_threshold_voltage_group_type -type normal_vt RVt
#  	set_threshold_voltage_group_type -type high_vt HVt
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.non_persistent.tcl

##########################################################################################
## Pre-opto customizations
##########################################################################################
if {[file exists [which $TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT]"
	source -echo $TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT
} elseif {$TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT != ""} {
	puts "RM-error: TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT($TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT) is invalid. Please correct it."
}
redirect -tee -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_app_options.start {report_app_options -non_default *}
****************************************
Report : app_option
           -non_default
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:32:41 2023
****************************************
Name                                         Type       Value       User-value   User-default System-default Scope      Status     Source
-------------------------------------------- ---------- ----------- ------------ ------------ -------------- ---------- ---------- ---------------------------------------------------------------------------------
ccd.post_route_buffer_removal                bool       true        true         --           false          block      normal     --
clock_opt.flow.enable_clock_power_recovery   string     none        none         --           auto           block      normal     --
clock_opt.flow.enable_power                  bool       false       false        --           true           block      normal     --
clock_opt.place.effort                       enum       high        high         --           medium         block      normal     --
design.on_disk_operation                     bool       true        true         true         false          global     normal     /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_setup/icc2_pnr_setup.tcl:552
opt.area.effort                              enum       high        high         --           low            block      normal     --
opt.common.advanced_logic_restructuring_mode enum       area_timing area_timing  --           none           block      normal     --
opt.port.eliminate_verilog_assign            bool       true        true         --           false          block      normal     --
place.coarse.enhanced_low_power_effort       enum       none        none         --           low            block      normal     --
place_opt.final_place.effort                 enum       high        high         --           medium         block      normal     --
place_opt.flow.enable_power                  bool       false       false        --           true           block      normal     --
place_opt.place.congestion_effort            enum       high        high         --           medium         block      normal     --
route.detail.eco_max_number_of_iterations    integer    10          10           --           -1             block      normal     --
route.detail.timing_driven                   bool       true        true         --           false          block      normal     --
route.global.timing_driven                   bool       true        true         --           false          block      normal     --
route.track.crosstalk_driven                 bool       true        true         --           false          block      normal     --
route.track.timing_driven                    bool       true        true         --           false          block      normal     --
route_opt.flow.enable_power                  bool       false       false        --           true           block      normal     --
time.enable_clock_to_data_analysis           bool       true        true         --           false          block      normal     --
time.remove_clock_reconvergence_pessimism    bool       true        true         --           false          block      normal     --
-------------------------------------------- ---------- ----------- ------------ ------------ -------------- ---------- ---------- ---------------------------------------------------------------------------------

There are additional internal differences with no available TBC source.
1
redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_lib_cell_purpose {report_lib_cell -objects [get_lib_cells] -column {full_name:20 valid_purposes}}
## The following only applies to designs with physical hierarchy
## Ignore the sub-blocks (bound to abstracts) internal timing paths
if {$DESIGN_STYLE == "hier" && $PHYSICAL_HIERARCHY_LEVEL != "bottom"} {
	set_timing_paths_disabled_blocks  -all_sub_blocks
}
##########################################################################################
## clock_opt final_opto flow
##########################################################################################
if {[file exists [which $TCL_USER_CLOCK_OPT_OPTO_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_CLOCK_OPT_OPTO_SCRIPT]"
	source -echo $TCL_USER_CLOCK_OPT_OPTO_SCRIPT
} elseif {$TCL_USER_CLOCK_OPT_OPTO_SCRIPT != ""} {
	puts "RM-error: TCL_USER_CLOCK_OPT_OPTO_SCRIPT($TCL_USER_CLOCK_OPT_OPTO_SCRIPT) is invalid. Please correct it."
} else {

	puts "RM-info: Running clock_opt -from final_opto -to final_opto command"
	clock_opt -from final_opto -to final_opto

}
RM-info: Running clock_opt -from final_opto -to final_opto command
Information: Starting 'clock_opt -from final_opto -to final_opto' (FLW-8000)
Information: Time: 2023-09-06 15:32:41 / Session: 0.01 hr / Command: 0.00 hr / Memory: 317 MB (FLW-8100)
Information: Timer using 8 threads
INFO: clock_opt is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: Corner mode_norm.fast.RCmin: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.slow.RCmax_bc: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.fast.RCmin_bc: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.slow.RCmax: no PVT mismatches. (PVT-032)
Information: Configuring Design Fusion Restructuring for area ...
Information: Configuring Design Fusion Restructuring for timing ...
Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/clock_opt_opto.design'. (TIM-125)
Information: Design counter has 34 nets, 0 global routed, 2 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1920 3330) (25920 26640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Information: Starting clock_opt / final_opto (FLW-8000)
Information: Time: 2023-09-06 15:32:42 / Session: 0.01 hr / Command: 0.00 hr / Memory: 412 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/clock_opt_opto.design'. (TIM-125)
Information: Design counter has 34 nets, 0 global routed, 2 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'counter'. (NEX-022)
Information: Design Average RC for design counter  (NEX-011)
Information: r = 0.452185 ohm/um, via_r = 1.659292 ohm/cut, c = 0.136947 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.925093 ohm/um, via_r = 1.732552 ohm/cut, c = 0.109412 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
************************************************************
Clock-opt command begin                   CPU:    12 s (  0.00 hr )  ELAPSE:    31 s (  0.01 hr )  MEM-PEAK:   451 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Removed total 0 routing shapes from 32 signal nets.

Clock-opt timing update complete          CPU:    12 s (  0.00 hr )  ELAPSE:    31 s (  0.01 hr )  MEM-PEAK:   462 MB

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1        -          -      -   0.0000     0.0000      0
    2   2        -          -      -   0.0000     0.0000      0
    2   3        -          -      -   0.0000     0.0000      0
    2   4        -          -      -   0.0000     0.0000      0
    2   5        -          -      -   0.0000     0.0000      0
    2   6        -          -      -   0.0000     0.0000      0
    2   7        -          -      -   0.0000     0.0000      0
    2   8        -          -      -   0.0000     0.0000      0
    2   9        -          -      -   0.0000     0.0000      0
    2  10        -          -      -   0.0000     0.0000      0
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
    3   9   0.0000     0.0000      0        -          -      -
    3  10   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -          -        -  22821.016
    2   *        -          -        -      -   0.0000     0.0000      0        -          -        -  22821.016
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0          -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  22821.016       290.91         22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  22821.016       290.91         22
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
Clock-opt initialization complete         CPU:    22 s (  0.01 hr )  ELAPSE:    33 s (  0.01 hr )  MEM-PEAK:   620 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1920 3330) (25920 26640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
Total 0.0000 seconds to load 22 cell instances into cellmap
Moveable cells: 21; Application fixed cells: 1; Macro cells: 0; User fixed cells: 0
0 out of 30 data nets is detail routed, 2 out of 2 clock nets are detail routed and total 32 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 3.9709, cell height 3.3300, cell area 13.2231 for total 22 placed and application fixed cells
Clock-opt optimization Phase 3 Iter  1          0.00        0.00      0.00         -        290.91    22821.02          22              0.01       620

  Total PARTITION group count: 1
  Total SCANCHAINS checked: 1
  VALIDATED :  1
  FAILED    :  0

DFT: repartition_method: physical_aware
DFT: reordering_method: timing_friendly
Running DFT optimization using 8 thread(s)
Information: Switching output filtering off (MSG-3401)
Information: Switching output filtering on (MSG-3401)
DFT: pre-opt  wirelength: 56
DFT: post-opt wirelength: 56
DFT: post-opt wirelength difference: 0 (ratio: 0.000000 %)
DFT: Timing on scan path is likely to be met after proper buffering.

  Total PARTITION group count: 1
  Total SCANCHAINS checked: 1
  VALIDATED :  1
  FAILED    :  0

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1920 3330) (25920 26640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Clock-opt optimization Phase 4 Iter  1          0.00        0.00      0.00         -        290.91    22821.02          22              0.01       706
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.fast.RCmin, tran factor=0.4164 (0.3445 / 0.8274)
corner=mode_norm.fast.RCmin_bc, tran factor=0.4164 (0.3445 / 0.8274)
bmap: stepx = 16650
Clock-opt optimization Phase 4 Iter  2          0.00        0.00      0.00         -        290.91    22821.02          22              0.01       725

CCL: Total Usage Adjustment : 1
INFO: Derive row count 2 from GR congestion map (9/4)
INFO: Derive col count 2 from GR congestion map (9/4)
Convert timing mode ...
Clock-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         -        290.91    22821.02          22              0.01       755
Clock-opt optimization Phase 5 Iter  2          0.00        0.00      0.00         -        290.91    22821.02          22              0.01       755
Clock-opt optimization Phase 5 Iter  3          0.00        0.00      0.00         -        290.91    22821.02          22              0.01       755
Clock-opt optimization Phase 5 Iter  4          0.00        0.00      0.00         -        290.91    22821.02          22              0.01       755
Corner Scaling is off, multiplier is 1.000000
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.fast.RCmin, tran factor=0.4164 (0.3445 / 0.8274)
corner=mode_norm.fast.RCmin_bc, tran factor=0.4164 (0.3445 / 0.8274)
bmap: stepx = 16650
Clock-opt optimization Phase 5 Iter  5          0.00        0.00      0.00         -        290.91    22821.02          22              0.01       775
Clock-opt optimization Phase 5 Iter  6          0.00        0.00      0.00         -        290.91    22821.02          22              0.01       775
Clock-opt optimization Phase 5 Iter  7          0.00        0.00      0.00         -        290.91    22821.02          22              0.01       775
Clock-opt optimization Phase 5 Iter  8          0.00        0.00      0.00         -        290.91    22821.02          22              0.01       775
Clock-opt optimization Phase 5 Iter  9          0.00        0.00      0.00         -        290.91    22821.02          22              0.01       775
Clock-opt optimization Phase 5 Iter 10          0.00        0.00      0.00         -        290.91    22821.02          22              0.01       775
Clock-opt optimization Phase 5 Iter 11          0.00        0.00      0.00         -        290.91    22821.02          22              0.01       775
Clock-opt optimization Phase 5 Iter 12          0.00        0.00      0.00         -        290.91    22821.02          22              0.01       775
Clock-opt optimization Phase 5 Iter 13          0.00        0.00      0.00         -        290.91    22821.02          22              0.01       775
Clock-opt optimization Phase 5 Iter 14          0.00        0.00      0.00         -        290.91    22821.02          22              0.01       775
Clock-opt optimization Phase 5 Iter 15          0.00        0.00      0.00         -        290.91    22821.02          22              0.01       775

Clock-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         -        290.91    22821.02          22              0.01       775
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Clock-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         -        289.31    22338.87          22              0.01       775

Clock-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         -        289.31    22338.87          22              0.01       775

Clock-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         -        289.31    22338.87          22              0.01       775
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.fast.RCmin, tran factor=0.4164 (0.3445 / 0.8274)
corner=mode_norm.fast.RCmin_bc, tran factor=0.4164 (0.3445 / 0.8274)
bmap: stepx = 16650
Clock-opt optimization Phase 9 Iter  2          0.00        0.00      0.00         -        289.31    22338.87          22              0.01       776

Clock-opt optimization Phase 10 Iter  1         0.00        0.00      0.00         -        289.31    22338.87          22              0.01       776
Clock-opt optimization Phase 10 Iter  2         0.00        0.00      0.00         -        289.31    22338.87          22              0.01       776
Clock-opt optimization Phase 10 Iter  3         0.00        0.00      0.00         -        289.31    22338.87          22              0.01       776
Clock-opt optimization Phase 10 Iter  4         0.00        0.00      0.00         -        289.31    22338.87          22              0.01       776

Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 11 Iter  1         0.00        0.00      0.00         -        289.31    22338.87          22              0.01       776
Running post-clock timing-driven placement.
Turning on CRPR.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
Total 0.0000 seconds to load 22 cell instances into cellmap
Moveable cells: 21; Application fixed cells: 1; Macro cells: 0; User fixed cells: 0
0 out of 32 data nets is detail routed, 2 out of 2 clock nets are detail routed and total 34 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 3.9491, cell height 3.3300, cell area 13.1505 for total 22 placed and application fixed cells
Information: Current block utilization is '0.51710', effective utilization is '0.51714'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Start Timing-driven placement

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.auto_density_control                       :	 true                
place.coarse.continue_on_missing_scandef                :	 false               
place.coarse.enhanced_low_power_effort                  :	 none                
place.coarse.icg_auto_bound                             :	 false               
place.coarse.pin_density_aware                          :	 false               

Start transferring placement data.
Warning: To enable pin track alignment feature, both "place.legalize.enable_advanced_legalizer" and "place.legalize.enable_advanced_legalizer_cellmap" app options need to be set to true
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Snapped 21 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 3802 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.timing_driven                                    :	 false               

Begin global routing.
Cell Min-Routing-Layer = li1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand4_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand4_1, pin VNB) on layer pwell. (ZRT-030)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.960 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 6.10 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   11  Alloctr   12  Proc   32 
[End of Read DB] Total (MB): Used   18  Alloctr   19  Proc 3834 
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,27.84,29.97)
Number of routing layers = 6
layer li1, dir Ver, min width = 0.17, min space = 0.17 pitch = 0.48
layer met1, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.37
layer met2, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.48
layer met3, dir Hor, min width = 0.3, min space = 0.3 pitch = 0.74
layer met4, dir Ver, min width = 0.3, min space = 0.3 pitch = 0.96
layer met5, dir Hor, min width = 1.6, min space = 1.6 pitch = 3.33
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   19  Alloctr   19  Proc 3834 
Net statistics:
Total number of nets     = 34
Number of nets to route  = 30
4 nets are fully connected,
 of which 4 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   19  Alloctr   19  Proc 3834 
Average gCell capacity  2.90	 on layer (1)	 li1
Average gCell capacity  6.43	 on layer (2)	 met1
Average gCell capacity  6.27	 on layer (3)	 met2
Average gCell capacity  4.44	 on layer (4)	 met3
Average gCell capacity  2.67	 on layer (5)	 met4
Average gCell capacity  0.44	 on layer (6)	 met5
Average number of tracks per gCell 6.56	 on layer (1)	 li1
Average number of tracks per gCell 9.11	 on layer (2)	 met1
Average number of tracks per gCell 6.56	 on layer (3)	 met2
Average number of tracks per gCell 4.67	 on layer (4)	 met3
Average number of tracks per gCell 3.33	 on layer (5)	 met4
Average number of tracks per gCell 1.11	 on layer (6)	 met5
Number of gCells = 486
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   19  Alloctr   20  Proc 3834 
Net Count 30, Total HPWL 40 microns
HPWL   0 ~  100 microns: Net Count       30	Total HPWL         40 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL          0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL          0 microns
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   19  Alloctr   20  Proc 3834 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   96 
[End of Blocked Pin Detection] Total (MB): Used  123  Alloctr  124  Proc 3930 
Information: Using 8 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  123  Alloctr  124  Proc 3930 
Initial. Routing result:
Initial. Both Dirs: Overflow =     2 Max = 1 GRCs =     3 (1.85%)
Initial. H routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (1.23%)
Initial. V routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (2.47%)
Initial. li1        Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (2.47%)
Initial. met1       Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (1.23%)
Initial. met2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 361.32
Initial. Layer li1 wire length = 26.35
Initial. Layer met1 wire length = 174.63
Initial. Layer met2 wire length = 149.51
Initial. Layer met3 wire length = 10.82
Initial. Layer met4 wire length = 0.00
Initial. Layer met5 wire length = 0.00
Initial. Total Number of Contacts = 121
Initial. Via L1M1_PR count = 71
Initial. Via M1M2_PR count = 46
Initial. Via M2M3_PR count = 4
Initial. Via M3M4_PR count = 0
Initial. Via M4M5_PR count = 0
Initial. completed.

Start GR phase 1
Wed Sep  6 15:32:48 2023
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  123  Alloctr  124  Proc 3930 
Number of partitions: 1 (1 x 1)
phase1. Routing result:
phase1. Both Dirs: Overflow =     2 Max = 1 GRCs =     2 (1.23%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (2.47%)
phase1. li1        Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (2.47%)
phase1. met1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 361.32
phase1. Layer li1 wire length = 26.35
phase1. Layer met1 wire length = 174.63
phase1. Layer met2 wire length = 149.51
phase1. Layer met3 wire length = 10.82
phase1. Layer met4 wire length = 0.00
phase1. Layer met5 wire length = 0.00
phase1. Total Number of Contacts = 121
phase1. Via L1M1_PR count = 71
phase1. Via M1M2_PR count = 46
phase1. Via M2M3_PR count = 4
phase1. Via M3M4_PR count = 0
phase1. Via M4M5_PR count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  105  Alloctr  105  Proc   96 
[End of Whole Chip Routing] Total (MB): Used  123  Alloctr  124  Proc 3930 
Number of partitions: 1 (1 x 1)

Congestion utilization per direction:
Average vertical track utilization   =  8.03 %
Peak    vertical track utilization   = 54.55 %
Average horizontal track utilization = 12.98 %
Peak    horizontal track utilization = 54.55 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  123  Alloctr  124  Proc 3930 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  116  Alloctr  117  Proc  128 
[GR: Done] Total (MB): Used  123  Alloctr  124  Proc 3930 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc  128 
[End of Global Routing] Total (MB): Used   36  Alloctr   36  Proc 3930 
Using per-layer congestion maps for congestion reduction.
Information: 0.00% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.00% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.80, congestion_driven_max_util 0.93. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 0.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.52 to 0.52. (PLACE-030)
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario mode_norm.slow.RCmax timingCorner mode_norm.slow.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.fast.RCmin, tran factor=0.4164 (0.3445 / 0.8274)
corner=mode_norm.fast.RCmin_bc, tran factor=0.4164 (0.3445 / 0.8274)
ORB: Nominal = 0.1214341  Design MT = inf  Target = 0.8273642 (6.813 nominal)  MaxRC = 0.172188
Start transferring placement data.
****** Net weight manager: report ******
Weights included: PostEffort  
Number of nets with non-default weights: 2
Non-default weight range: (5, 5)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=mode_norm.slow.RCmax
Information: The net parasitics of block counter are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.80, congestion_driven_max_util 0.93. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 50% done.
coarse place 67% done.
coarse place 83% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 494028
Information: Extraction observers are detached as design net change threshold is reached.
Completed Timing-driven placement, Elapsed time =   0: 0: 0 
Moved 17 out of 22 cells, ratio = 0.772727
Total displacement = 20.337000(um)
Max displacement = 4.304000(um), ctmTdsLR_3_1663 (6.240000, 23.309999, 4) => (5.365000, 19.881001, 4)
Displacement histogram:
  0 ~  10% cells displacement <=      0.25(um)
  0 ~  20% cells displacement <=      0.34(um)
  0 ~  30% cells displacement <=      0.40(um)
  0 ~  40% cells displacement <=      0.48(um)
  0 ~  50% cells displacement <=      0.64(um)
  0 ~  60% cells displacement <=      1.11(um)
  0 ~  70% cells displacement <=      1.13(um)
  0 ~  80% cells displacement <=      1.61(um)
  0 ~  90% cells displacement <=      2.03(um)
  0 ~ 100% cells displacement <=      4.30(um)
----------------------------------------------------------------
DFT optimization is skipped due to optimize_scan_chain being false
Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/clock_opt_opto.design'. (TIM-125)
Information: Design counter has 34 nets, 0 global routed, 2 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'counter'. (NEX-022)
Information: Design Average RC for design counter  (NEX-011)
Information: r = 0.452185 ohm/um, via_r = 1.659292 ohm/cut, c = 0.137544 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.931356 ohm/um, via_r = 1.732571 ohm/cut, c = 0.109699 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Done with post-clock timing-driven placement.
Clock-opt optimization Phase 11 Iter  2         0.00        0.00      0.00         -        289.31    22338.87          22              0.01       872
INFO: total number of constant pins: 0
Clock-opt optimization Phase 11 Iter  3         0.00        0.00      0.00         -        289.31    22338.87          22              0.01       872
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0000 seconds to build cellmap data
Total 0.0000 seconds to load 22 cell instances into cellmap, 17 cells are off site row
Moveable cells: 21; Application fixed cells: 1; Macro cells: 0; User fixed cells: 0
0 out of 32 data nets is detail routed, 2 out of 2 clock nets are detail routed and total 34 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 3.9491, cell height 3.3300, cell area 13.1505 for total 22 placed and application fixed cells
Number of feedthrough buffers added 0
Clock-opt optimization Phase 11 Iter  4         0.00        0.00      0.00         -        289.31    22338.87          22              0.01       872
Running post-clock legalization after dtdp.
----------------------------------------------------------------
Running legalize_placement
Start Legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer li1: cached 0 shapes out of 0 total shapes.
Layer met1: cached 0 shapes out of 11 total shapes.
Layer met2: cached 0 shapes out of 6 total shapes.
Cached 16 vias out of 44 total vias.

Legalizing Top Level Design counter ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0000 seconds to build cellmap data
Information: Creating classic rule checker.
=====> Processed 11 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      559.44           22        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
	To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
	To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
	The median subrow width (space between blockages) is 50 sites
	and the median cell width is 23 sites. This makes it difficult for
	the legalizer to pack in the cells and can result in high
	displacements and long runtimes.
Please look for the GIF files that are written out at the end of
	legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
	The median subrow width (space between blockages) is 50 sites
	and the median cell width is 23 sites. This makes it difficult for
	the legalizer to pack in the cells and can result in high
	displacements and long runtimes.
Please look for the GIF files that are written out at the end of
	legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/counter_SITE_unit.006-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/counter_SITE_unit.006-0002-colored_displacements.gif'.
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     22
number of references:                11
number of site rows:                  7
number of locations attempted:      315
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          21 (165 total sites)
avg row height over cells:        3.330 um
rms cell displacement:            0.305 um ( 0.09 row height)
rms weighted cell displacement:   0.305 um ( 0.09 row height)
max cell displacement:            1.422 um ( 0.43 row height)
avg cell displacement:            0.151 um ( 0.05 row height)
avg weighted cell displacement:   0.151 um ( 0.05 row height)
number of cells moved:               17
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U23 (sky130_fd_sc_hs__inv_1)
  Input location: (22.029,18.559)
  Legal location: (22.08,19.98)
  Displacement:   1.422 um ( 0.43 row height)
Cell: ctmTdsLR_2_1662 (sky130_fd_sc_hs__nand4_1)
  Input location: (7.089,19.219)
  Legal location: (7.2,19.98)
  Displacement:   0.769 um ( 0.23 row height)
Cell: U24 (sky130_fd_sc_hs__nand2_1)
  Input location: (23.94,22.657)
  Legal location: (24,23.31)
  Displacement:   0.656 um ( 0.20 row height)
Cell: U34 (sky130_fd_sc_hs__nor2_1)
  Input location: (2.141,22.749)
  Legal location: (1.92,23.31)
  Displacement:   0.603 um ( 0.18 row height)
Cell: U29 (sky130_fd_sc_hs__o2bb2ai_1)
  Input location: (2.324,12.92)
  Legal location: (2.4,13.32)
  Displacement:   0.407 um ( 0.12 row height)
Cell: U28 (sky130_fd_sc_hs__nor2b_1)
  Input location: (6.41,22.977)
  Legal location: (6.24,23.31)
  Displacement:   0.374 um ( 0.11 row height)
Cell: U27 (sky130_fd_sc_hs__nand2_1)
  Input location: (3.144,19.845)
  Legal location: (3.36,19.98)
  Displacement:   0.255 um ( 0.08 row height)
Cell: U26 (sky130_fd_sc_hs__nor3_1)
  Input location: (4.125,23.17)
  Legal location: (4.32,23.31)
  Displacement:   0.240 um ( 0.07 row height)
Cell: U30 (sky130_fd_sc_hs__a21oi_1)
  Input location: (22.54,13.093)
  Legal location: (22.56,13.32)
  Displacement:   0.228 um ( 0.07 row height)
Cell: U31 (sky130_fd_sc_hs__o2bb2ai_1)
  Input location: (6.277,13.096)
  Legal location: (6.24,13.32)
  Displacement:   0.227 um ( 0.07 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 0 
Moved 17 out of 22 cells, ratio = 0.772727
Total displacement = 7.089000(um)
Max displacement = 1.472000(um), U23 (22.028999, 18.559000, 0) => (22.080000, 23.309999, 4)
Displacement histogram:
  0 ~  10% cells displacement <=      0.01(um)
  0 ~  20% cells displacement <=      0.17(um)
  0 ~  30% cells displacement <=      0.18(um)
  0 ~  40% cells displacement <=      0.19(um)
  0 ~  50% cells displacement <=      0.26(um)
  0 ~  60% cells displacement <=      0.34(um)
  0 ~  70% cells displacement <=      0.35(um)
  0 ~  80% cells displacement <=      0.50(um)
  0 ~  90% cells displacement <=      0.78(um)
  0 ~ 100% cells displacement <=      1.47(um)
Information: The net parasitics of block counter are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/clock_opt_opto.design'. (TIM-125)
Information: Design counter has 34 nets, 0 global routed, 2 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'counter'. (NEX-022)
Information: Design Average RC for design counter  (NEX-011)
Information: r = 0.452185 ohm/um, via_r = 1.659292 ohm/cut, c = 0.137603 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.925093 ohm/um, via_r = 1.732552 ohm/cut, c = 0.109721 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0000 seconds to build cellmap data
Total 0.0000 seconds to load 22 cell instances into cellmap
Moveable cells: 21; Application fixed cells: 1; Macro cells: 0; User fixed cells: 0
0 out of 32 data nets is detail routed, 2 out of 2 clock nets are detail routed and total 34 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 3.9491, cell height 3.3300, cell area 13.1505 for total 22 placed and application fixed cells
Clock-opt optimization Phase 12 Iter  1         0.00        0.00      0.00         -        289.31    22338.87          22              0.01       872

Clock-opt optimization Phase 13 Iter  1         0.00        0.00      0.00         -        289.31    22338.87          22              0.01       872

Information: Ending clock_opt / final_opto (FLW-8001)
Information: Time: 2023-09-06 15:32:51 / Session: 0.01 hr / Command: 0.00 hr / Memory: 873 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1920 3330) (25920 26640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Number of feedthrough buffers added 0
Enable dominated scenarios

Clock-opt optimization complete                 0.00        0.00      0.00         -        289.31    22338.87          22              0.01       872
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.106852901496  9.863458599632  6.078125164085
2.744208341123  8.318115604907  9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.878530019675  2.191154193477  0.963736341094
2.700148443881  3.840450064440  3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.703469497355  7.205154502940  8.278353598268
1.183725190997  3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.232254444092  1.226299027107  7.050452694780
2.403928173631  6.139852544054  4.100210066110  1.274718589655  4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  2.609823652834  0.628375315979  6.381694583948  9.187476222495
0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.486041822107  9.584562469756  2.041727387119  3.921160867338  0.650488682345  9.474681789704  3.368402225923  4.897113749020
6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.684949899183  7.173451649549  9.939564908373
3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.649322209371  1.019264820818  5.811537597298  5.826732083342
4.349383292435  0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.409796238506  2.804141308547  1.265302252200
0.417760313533  1.833872465081  6.448557737188  4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.516976427728  2.764694800463  9.324218138770
1.551199989997  2.300508202625  0.754685030179  1.961421411696  2.781303341418  3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.469680511342  3.171292652450  9.815922940044
4.331414637138  0.413524984361  3.309910198619  7.452798206103  1.902827924529  5.623407259547  7.269363008696  3.367403103784  7.093641515702  7.411336156476  6.946479753955  5.239583852016  4.802181847382
3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.287277774418  7.540401048505  0.000353317956  5.833784556721  4.754587289445  4.387461656592  1.219096788098  7.505892241496  0.800935186343
9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.221226938718  4.029619314242  9.406669096875  2.789964661318  0.725427291952  8.793242618664  8.918114419113

Clock-opt final QoR
___________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1        -          -      -   0.0000     0.0000      0
    2   2        -          -      -   0.0000     0.0000      0
    2   3        -          -      -   0.0000     0.0000      0
    2   4        -          -      -   0.0000     0.0000      0
    2   5        -          -      -   0.0000     0.0000      0
    2   6        -          -      -   0.0000     0.0000      0
    2   7        -          -      -   0.0000     0.0000      0
    2   8        -          -      -   0.0000     0.0000      0
    2   9        -          -      -   0.0000     0.0000      0
    2  10        -          -      -   0.0000     0.0000      0
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
    3   9   0.0000     0.0000      0        -          -      -
    3  10   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -          -        -  22338.873
    2   *        -          -        -      -   0.0000     0.0000      0        -          -        -  22338.873
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0          -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  22338.873       289.31         22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  22338.873       289.31         22

Clock-opt command complete                CPU:    39 s (  0.01 hr )  ELAPSE:    41 s (  0.01 hr )  MEM-PEAK:   872 MB
Clock-opt command statistics  CPU=27 sec (0.01 hr) ELAPSED=9 sec (0.00 hr) MEM-PEAK=0.852 GB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Global-route-opt command begin                   CPU:    39 s (  0.01 hr )  ELAPSE:    41 s (  0.01 hr )  MEM-PEAK:   872 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
WARNING: Invoking debug only feature(s) in clock_opt flow. This is intended for field debugging and should not be used in customer scripts. Please check with RD. 

Global-route-opt timing update complete          CPU:    39 s (  0.01 hr )  ELAPSE:    41 s (  0.01 hr )  MEM-PEAK:   872 MB

Global-route-opt initial QoR
____________________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1        -          -      -   0.0000     0.0000      0
    2   2        -          -      -   0.0000     0.0000      0
    2   3        -          -      -   0.0000     0.0000      0
    2   4        -          -      -   0.0000     0.0000      0
    2   5        -          -      -   0.0000     0.0000      0
    2   6        -          -      -   0.0000     0.0000      0
    2   7        -          -      -   0.0000     0.0000      0
    2   8        -          -      -   0.0000     0.0000      0
    2   9        -          -      -   0.0000     0.0000      0
    2  10        -          -      -   0.0000     0.0000      0
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
    3   9   0.0000     0.0000      0        -          -      -
    3  10   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -          -        -  22338.873
    2   *        -          -        -      -   0.0000     0.0000      0        -          -        -  22338.873
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0          -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  22338.873       289.31         22          0          1
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Global-route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  22338.873       289.31         22
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
Global-route-opt initialization complete         CPU:    42 s (  0.01 hr )  ELAPSE:    41 s (  0.01 hr )  MEM-PEAK:   872 MB
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
Total 0.0000 seconds to load 22 cell instances into cellmap
Moveable cells: 21; Application fixed cells: 1; Macro cells: 0; User fixed cells: 0
0 out of 30 data nets is detail routed, 2 out of 2 clock nets are detail routed and total 32 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 3.9491, cell height 3.3300, cell area 13.1505 for total 22 placed and application fixed cells
Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
runtime_assert false
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1920 3330) (25920 26640)
Preroute opto area query mode: NDM
Using CLEO = true
APS-MCMM: Leakage scenario grouping = [0 1]
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  1.6000
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  1.9500
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  1.6000 1.9500
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
{_snps_autoNdr_power}
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO

Global-route-opt optimization Phase 1 Iter  1          0.00        0.00      0.00         -        289.31    22338.87          22              0.01       872
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_performance_via_ladder_constraints
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Generating Timing information  
Design  Scenario mode_norm.slow.RCmax (Mode mode_norm.slow.RCmax Corner mode_norm.slow.RCmax)
Generating Timing information  ... Done
Information: The net parasitics of block counter are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 3866 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :	 true                
global.timing_driven                                    :	 true                

Begin global routing.
Cell Min-Routing-Layer = li1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand4_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand4_1, pin VNB) on layer pwell. (ZRT-030)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.960 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 6.10 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Read DB] Total (MB): Used   18  Alloctr   19  Proc 3866 
Loading timing information to the router from design
Timing information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,27.84,29.97)
Number of routing layers = 6
layer li1, dir Ver, min width = 0.17, min space = 0.17 pitch = 0.48
layer met1, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.37
layer met2, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.48
layer met3, dir Hor, min width = 0.3, min space = 0.3 pitch = 0.74
layer met4, dir Ver, min width = 0.3, min space = 0.3 pitch = 0.96
layer met5, dir Hor, min width = 1.6, min space = 1.6 pitch = 3.33
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   19  Alloctr   20  Proc 3866 
Net statistics:
Total number of nets     = 34
Number of nets to route  = 30
4 nets are fully connected,
 of which 4 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   19  Alloctr   20  Proc 3866 
Average gCell capacity  2.80	 on layer (1)	 li1
Average gCell capacity  6.43	 on layer (2)	 met1
Average gCell capacity  6.27	 on layer (3)	 met2
Average gCell capacity  4.44	 on layer (4)	 met3
Average gCell capacity  2.67	 on layer (5)	 met4
Average gCell capacity  0.44	 on layer (6)	 met5
Average number of tracks per gCell 6.56	 on layer (1)	 li1
Average number of tracks per gCell 9.11	 on layer (2)	 met1
Average number of tracks per gCell 6.56	 on layer (3)	 met2
Average number of tracks per gCell 4.67	 on layer (4)	 met3
Average number of tracks per gCell 3.33	 on layer (5)	 met4
Average number of tracks per gCell 1.11	 on layer (6)	 met5
Number of gCells = 486
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   20  Alloctr   20  Proc 3866 
Net Count 30, Total HPWL 40 microns
HPWL   0 ~  100 microns: Net Count       30	Total HPWL         40 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL          0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL          0 microns
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   20  Alloctr   21  Proc 3866 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc   64 
[End of Blocked Pin Detection] Total (MB): Used  196  Alloctr  197  Proc 3930 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  196  Alloctr  197  Proc 3930 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (0.62%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (1.23%)
Initial. li1        Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (1.23%)
Initial. met1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
li1      96.3 1.23 0.00 1.23 0.00 0.00 0.00 0.00 0.00 0.00 1.23 0.00 0.00 0.00
met1     55.5 11.1 0.00 14.8 0.00 3.70 8.64 0.00 6.17 0.00 0.00 0.00 0.00 0.00
met2     49.3 22.2 17.2 3.70 3.70 2.47 0.00 1.23 0.00 0.00 0.00 0.00 0.00 0.00
met3     91.3 4.94 0.00 3.70 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met4     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    82.1 6.58 2.88 3.91 0.62 1.03 1.44 0.21 1.03 0.00 0.21 0.00 0.00 0.00


Initial. Total Wire Length = 337.53
Initial. Layer li1 wire length = 13.34
Initial. Layer met1 wire length = 171.76
Initial. Layer met2 wire length = 152.43
Initial. Layer met3 wire length = 0.00
Initial. Layer met4 wire length = 0.00
Initial. Layer met5 wire length = 0.00
Initial. Total Number of Contacts = 120
Initial. Via L1M1_PR count = 72
Initial. Via M1M2_PR count = 48
Initial. Via M2M3_PR count = 0
Initial. Via M3M4_PR count = 0
Initial. Via M4M5_PR count = 0
Initial. completed.

Start GR phase 1
Wed Sep  6 15:32:52 2023
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  196  Alloctr  197  Proc 3930 
Number of partitions: 1 (1 x 1)
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (0.62%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (1.23%)
phase1. li1        Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (1.23%)
phase1. met1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
li1      96.3 1.23 0.00 1.23 0.00 0.00 0.00 0.00 0.00 0.00 1.23 0.00 0.00 0.00
met1     55.5 11.1 0.00 14.8 0.00 3.70 8.64 0.00 6.17 0.00 0.00 0.00 0.00 0.00
met2     49.3 22.2 17.2 3.70 3.70 2.47 0.00 1.23 0.00 0.00 0.00 0.00 0.00 0.00
met3     91.3 4.94 0.00 3.70 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met4     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    82.1 6.58 2.88 3.91 0.62 1.03 1.44 0.21 1.03 0.00 0.21 0.00 0.00 0.00


phase1. Total Wire Length = 337.53
phase1. Layer li1 wire length = 13.34
phase1. Layer met1 wire length = 171.76
phase1. Layer met2 wire length = 152.43
phase1. Layer met3 wire length = 0.00
phase1. Layer met4 wire length = 0.00
phase1. Layer met5 wire length = 0.00
phase1. Total Number of Contacts = 120
phase1. Via L1M1_PR count = 72
phase1. Via M1M2_PR count = 48
phase1. Via M2M3_PR count = 0
phase1. Via M3M4_PR count = 0
phase1. Via M4M5_PR count = 0
phase1. completed.

Start GR phase 2
Wed Sep  6 15:32:52 2023
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  196  Alloctr  197  Proc 3930 
Number of partitions: 1 (1 x 1)
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (0.62%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (1.23%)
phase2. li1        Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (1.23%)
phase2. met1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
li1      96.3 1.23 0.00 1.23 0.00 0.00 0.00 0.00 0.00 0.00 1.23 0.00 0.00 0.00
met1     55.5 13.5 0.00 13.5 0.00 8.64 8.64 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met2     49.3 22.2 17.2 3.70 3.70 2.47 0.00 1.23 0.00 0.00 0.00 0.00 0.00 0.00
met3     91.3 4.94 0.00 3.70 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met4     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    82.1 7.00 2.88 3.70 0.62 1.85 1.44 0.21 0.00 0.00 0.21 0.00 0.00 0.00


phase2. Total Wire Length = 337.53
phase2. Layer li1 wire length = 13.34
phase2. Layer met1 wire length = 171.76
phase2. Layer met2 wire length = 152.43
phase2. Layer met3 wire length = 0.00
phase2. Layer met4 wire length = 0.00
phase2. Layer met5 wire length = 0.00
phase2. Total Number of Contacts = 120
phase2. Via L1M1_PR count = 72
phase2. Via M1M2_PR count = 48
phase2. Via M2M3_PR count = 0
phase2. Via M3M4_PR count = 0
phase2. Via M4M5_PR count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc   64 
[End of Whole Chip Routing] Total (MB): Used  196  Alloctr  197  Proc 3930 
Number of partitions: 1 (1 x 1)

Congestion utilization per direction:
Average vertical track utilization   =  7.89 %
Peak    vertical track utilization   = 50.00 %
Average horizontal track utilization = 12.43 %
Peak    horizontal track utilization = 50.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  196  Alloctr  197  Proc 3930 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  188  Alloctr  189  Proc   64 
[GR: Done] Total (MB): Used  196  Alloctr  197  Proc 3930 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc   64 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 3930 
Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/clock_opt_opto.design'. (TIM-125)
Information: Design counter has 34 nets, 30 global routed, 2 detail routed. (NEX-024)
NEX: gr/dr coup map average coverRate for layer#1: 0.121569
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'counter'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 32, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Freeing timing information from routing. (ZRT-574)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Global-route-opt route-global QoR
_________________________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: **internal_default**
8: clock
9: FEEDTHROUGH
10: REGIN
11: REGOUT

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1        -          -      -   0.0000     0.0000      0
    2   2        -          -      -   0.0000     0.0000      0
    2   3        -          -      -   0.0000     0.0000      0
    2   4        -          -      -   0.0000     0.0000      0
    2   5        -          -      -   0.0000     0.0000      0
    2   6        -          -      -   0.0000     0.0000      0
    2   7        -          -      -   0.0000     0.0000      0
    2   8        -          -      -   0.0000     0.0000      0
    2   9        -          -      -   0.0000     0.0000      0
    2  10        -          -      -   0.0000     0.0000      0
    2  11        -          -      -   0.0000     0.0000      0
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
    3   9   0.0000     0.0000      0        -          -      -
    3  10   0.0000     0.0000      0        -          -      -
    3  11   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -          -        -  22338.873
    2   *        -          -        -      -   0.0000     0.0000      0        -          -        -  22338.873
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0          -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  22338.873       289.31         22          0          1
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Global-route-opt route-global QoR Summary      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt route-global QoR Summary   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  22338.873       289.31         22

Global-route-opt Global-routing complete         CPU:    42 s (  0.01 hr )  ELAPSE:    42 s (  0.01 hr )  MEM-PEAK:   936 MB

Cell Min-Routing-Layer = li1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand4_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand4_1, pin VNB) on layer pwell. (ZRT-030)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.960 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 6.10 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario mode_norm.slow.RCmax (Mode mode_norm.slow.RCmax Corner mode_norm.slow.RCmax)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Average gCell capacity  2.80	 on layer (1)	 li1
Average gCell capacity  6.43	 on layer (2)	 met1
Average gCell capacity  6.27	 on layer (3)	 met2
Average gCell capacity  4.44	 on layer (4)	 met3
Average gCell capacity  2.67	 on layer (5)	 met4
Average gCell capacity  0.44	 on layer (6)	 met5
Average number of tracks per gCell 6.56	 on layer (1)	 li1
Average number of tracks per gCell 9.11	 on layer (2)	 met1
Average number of tracks per gCell 6.56	 on layer (3)	 met2
Average number of tracks per gCell 4.67	 on layer (4)	 met3
Average number of tracks per gCell 3.33	 on layer (5)	 met4
Average number of tracks per gCell 1.11	 on layer (6)	 met5
Number of gCells = 486
Created 8 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 4: startup 
rtapi Thread-server 5: startup 
rtapi Thread-server 1: startup 
rtapi Thread-server 2: startup 
rtapi Thread-server 3: startup 
rtapi Thread-server 6: startup 
rtapi Thread-server 7: startup 
Mgr Thread-server 4: Ctor 
rtapi Thread-server 0: startup 
Mgr Thread-server 5: Ctor 
Mgr Thread-server 1: Ctor 
Mgr Thread-server 2: Ctor 
Mgr Thread-server 3: Ctor 
Mgr Thread-server 6: Ctor 
Mgr Thread-server 7: Ctor 
Mgr Thread-server 0: Ctor 
Corner Scaling is off, multiplier is 1.000000
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.fast.RCmin, tran factor=0.4164 (0.3445 / 0.8274)
corner=mode_norm.fast.RCmin_bc, tran factor=0.4164 (0.3445 / 0.8274)
bmap: stepx = 16650
Core Area = 2 X 2 ()
GR Routing Service: loadPermBufBlockages 
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)

INFO: GRE flow is enabled.


Global-route-opt optimization Phase 4 Iter  1          0.00        0.00      0.00         -        289.31    22338.87          22              0.01      1192

Corner Scaling is off, multiplier is 1.000000
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.fast.RCmin, tran factor=0.4164 (0.3445 / 0.8274)
corner=mode_norm.fast.RCmin_bc, tran factor=0.4164 (0.3445 / 0.8274)
bmap: stepx = 16650
Core Area = 2 X 2 ()
Layer name: li1, Mask name: metal1, Layer number: 3
Layer name: met1, Mask name: metal2, Layer number: 5
Layer name: met2, Mask name: metal3, Layer number: 7
Layer name: met3, Mask name: metal4, Layer number: 9
Layer name: met4, Mask name: metal5, Layer number: 11
Layer name: met5, Mask name: metal6, Layer number: 13
Information: Design Average RC for design counter  (NEX-011)
Information: r = 0.452185 ohm/um, via_r = 1.659292 ohm/cut, c = 0.137603 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.925093 ohm/um, via_r = 1.732552 ohm/cut, c = 0.109721 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Global-route-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         -        289.31    22338.87          22              0.01      1192
Global-route-opt optimization Phase 5 Iter  2          0.00        0.00      0.00         -        289.31    22338.87          22              0.01      1192
Corner Scaling is off, multiplier is 1.000000
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.fast.RCmin, tran factor=0.4164 (0.3445 / 0.8274)
corner=mode_norm.fast.RCmin_bc, tran factor=0.4164 (0.3445 / 0.8274)
bmap: stepx = 16650
Core Area = 2 X 2 ()
Layer name: li1, Mask name: metal1, Layer number: 3
Layer name: met1, Mask name: metal2, Layer number: 5
Layer name: met2, Mask name: metal3, Layer number: 7
Layer name: met3, Mask name: metal4, Layer number: 9
Layer name: met4, Mask name: metal5, Layer number: 11
Layer name: met5, Mask name: metal6, Layer number: 13
Global-route-opt optimization Phase 5 Iter  3          0.00        0.00      0.00         -        289.31    22338.87          22              0.01      1192
Corner Scaling is off, multiplier is 1.000000
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.fast.RCmin, tran factor=0.4164 (0.3445 / 0.8274)
corner=mode_norm.fast.RCmin_bc, tran factor=0.4164 (0.3445 / 0.8274)
bmap: stepx = 16650
Core Area = 2 X 2 ()
Layer name: li1, Mask name: metal1, Layer number: 3
Layer name: met1, Mask name: metal2, Layer number: 5
Layer name: met2, Mask name: metal3, Layer number: 7
Layer name: met3, Mask name: metal4, Layer number: 9
Layer name: met4, Mask name: metal5, Layer number: 11
Layer name: met5, Mask name: metal6, Layer number: 13
Global-route-opt optimization Phase 5 Iter  4          0.00        0.00      0.00         -        289.31    22338.87          22              0.01      1192

Global-route-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         -        289.31    22338.87          22              0.01      1192


Global-route-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         -        289.31    22338.87          22              0.01      1192
Information: CTS will work on the following scenarios. (CTS-101)
   mode_norm.slow.RCmax	(Mode: mode_norm.slow.RCmax; Corner: mode_norm.slow.RCmax)
   mode_norm.fast.RCmin_bc	(Mode: mode_norm.fast.RCmin_bc; Corner: mode_norm.fast.RCmin_bc)
Information: CTS will work on all clocks in active scenarios, including 2 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00nW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.power_aware_pruning = false

Buffer/Inverter reference list for clock tree synthesis:
   sky130_fd_sc_hs/sky130_fd_sc_hs__buf_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__buf_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__buf_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__buf_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__buf_8
   sky130_fd_sc_hs/sky130_fd_sc_hs__bufbuf_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__bufbuf_8
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkbuf_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkbuf_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkbuf_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkbuf_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkbuf_8
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlygate4sd1_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlygate4sd2_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlygate4sd3_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlymetal6s2s_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlymetal6s4s_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlymetal6s6s_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__bufinv_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__bufinv_8
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv3sd1_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv3sd2_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv3sd3_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv5sd1_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv5sd2_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv5sd3_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkinv_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkinv_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkinv_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkinv_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkinv_8
   sky130_fd_sc_hs/sky130_fd_sc_hs__inv_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__inv_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__inv_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__inv_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__inv_8

ICG reference list:
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlclkp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlclkp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlclkp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdlclkp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdlclkp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdlclkp_4


register reference list:
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfbbn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfbbn_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfbbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfrbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfrbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfrtn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfrtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfrtp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfrtp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfsbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfsbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfstp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfstp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfstp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfxbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfxbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfxtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfxtp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfxtp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrbn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrbn_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrtn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrtn_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrtn_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrtp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrtp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlxbn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlxbn_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlxbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlxtn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlxtn_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlxtn_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlxtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__edfxbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__edfxtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfbbn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfbbn_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfbbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfrbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfrbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfrtn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfrtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfrtp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfrtp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfsbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfsbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfstp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfstp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfstp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfxbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfxbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfxtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfxtp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfxtp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__sedfxbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sedfxbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sedfxtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sedfxtp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sedfxtp_4

Information: 'mode_norm.slow.RCmax' is identified as primary corner for initial clock tree building. (CTS-103)
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
CCD initialization runtime: cpu 0.016950, elapsed 0.014247, speed up 1.189724.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium
   ccd.post_route_buffer_removal = true
   clock_opt.flow.enable_clock_power_recovery = none
   clock_opt.flow.enable_power = false
   clock_opt.flow.optimize_ndr = false
   clock_opt.place.congestion_effort = medium
   clock_opt.place.effort = high

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 8 threads
CTSSC route status detected: clock (VR 0, GR 0, DR 11), data (VR 0, GR 125, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
Information: Creating classic rule checker.
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer li1: cached 0 shapes out of 41 total shapes.
Layer met1: cached 0 shapes out of 60 total shapes.
Layer met2: cached 0 shapes out of 41 total shapes.
Cached 16 vias out of 164 total vias.
Number of Site types in the design = 1
Total power = 0.044678, Leakage = 0.044678, Internal = 0.000000, Switching = 0.000000

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario mode_norm.slow.RCmax
    Scenario mode_norm.fast.RCmin_bc
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = nan, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = nan, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 25.57 (1), Flop Area (count) = 147.05 (4), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.044678, Leakage = 0.044678, Internal = 0.000000, Switching = 0.000000

CCD: Before drc optimization


    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     1.0000

-------------------------------------------------


CCD: After drc optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario mode_norm.slow.RCmax
    Scenario mode_norm.fast.RCmin_bc
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = nan, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = nan, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 25.57 (1), Flop Area (count) = 147.05 (4), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.044678, Leakage = 0.044678, Internal = 0.000000, Switching = 0.000000


    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     1.0092

-------------------------------------------------


CCD: After CG based optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario mode_norm.slow.RCmax
    Scenario mode_norm.fast.RCmin_bc
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = nan, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = nan, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 25.57 (1), Flop Area (count) = 147.05 (4), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.044678, Leakage = 0.044678, Internal = 0.000000, Switching = 0.000000
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
Number of Site types in the design = 1
 CCD flow runtime: cpu 0.197377, elapsed 0.131547, speed up 1.500429.
Mark clock trees...
Marking clock synthesized attributes


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Global-route-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         -        289.31    22338.87          22              0.01      1256
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Global-route-opt optimization Phase 10 Iter  1         0.00        0.00      0.00         -        289.31    22338.87          22              0.01      1256
Corner Scaling is off, multiplier is 1.000000
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.fast.RCmin, tran factor=0.4164 (0.3445 / 0.8274)
corner=mode_norm.fast.RCmin_bc, tran factor=0.4164 (0.3445 / 0.8274)
bmap: stepx = 16650
Core Area = 2 X 2 ()
Layer name: li1, Mask name: metal1, Layer number: 3
Layer name: met1, Mask name: metal2, Layer number: 5
Layer name: met2, Mask name: metal3, Layer number: 7
Layer name: met3, Mask name: metal4, Layer number: 9
Layer name: met4, Mask name: metal5, Layer number: 11
Layer name: met5, Mask name: metal6, Layer number: 13
Global-route-opt optimization Phase 10 Iter  2         0.00        0.00      0.00         -        289.31    22338.87          22              0.01      1256
Global-route-opt optimization Phase 10 Iter  3         0.00        0.00      0.00         -        289.31    22338.87          22              0.01      1256
Corner Scaling is off, multiplier is 1.000000
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.fast.RCmin, tran factor=0.4164 (0.3445 / 0.8274)
corner=mode_norm.fast.RCmin_bc, tran factor=0.4164 (0.3445 / 0.8274)
bmap: stepx = 16650
Core Area = 2 X 2 ()
Layer name: li1, Mask name: metal1, Layer number: 3
Layer name: met1, Mask name: metal2, Layer number: 5
Layer name: met2, Mask name: metal3, Layer number: 7
Layer name: met3, Mask name: metal4, Layer number: 9
Layer name: met4, Mask name: metal5, Layer number: 11
Layer name: met5, Mask name: metal6, Layer number: 13
Global-route-opt optimization Phase 10 Iter  4         0.00        0.00      0.00         -        289.31    22338.87          22              0.01      1256
Corner Scaling is off, multiplier is 1.000000
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.fast.RCmin, tran factor=0.4164 (0.3445 / 0.8274)
corner=mode_norm.fast.RCmin_bc, tran factor=0.4164 (0.3445 / 0.8274)
bmap: stepx = 16650
Core Area = 2 X 2 ()
Layer name: li1, Mask name: metal1, Layer number: 3
Layer name: met1, Mask name: metal2, Layer number: 5
Layer name: met2, Mask name: metal3, Layer number: 7
Layer name: met3, Mask name: metal4, Layer number: 9
Layer name: met4, Mask name: metal5, Layer number: 11
Layer name: met5, Mask name: metal6, Layer number: 13
Corner Scaling is off, multiplier is 1.000000
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.fast.RCmin, tran factor=0.4164 (0.3445 / 0.8274)
corner=mode_norm.fast.RCmin_bc, tran factor=0.4164 (0.3445 / 0.8274)
bmap: stepx = 16650
Core Area = 2 X 2 ()
Layer name: li1, Mask name: metal1, Layer number: 3
Layer name: met1, Mask name: metal2, Layer number: 5
Layer name: met2, Mask name: metal3, Layer number: 7
Layer name: met3, Mask name: metal4, Layer number: 9
Layer name: met4, Mask name: metal5, Layer number: 11
Layer name: met5, Mask name: metal6, Layer number: 13
Global-route-opt optimization Phase 10 Iter  5         0.00        0.00      0.00         -        289.31    22338.87          22              0.01      1256
Corner Scaling is off, multiplier is 1.000000
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.fast.RCmin, tran factor=0.4164 (0.3445 / 0.8274)
corner=mode_norm.fast.RCmin_bc, tran factor=0.4164 (0.3445 / 0.8274)
bmap: stepx = 16650
Core Area = 2 X 2 ()
Layer name: li1, Mask name: metal1, Layer number: 3
Layer name: met1, Mask name: metal2, Layer number: 5
Layer name: met2, Mask name: metal3, Layer number: 7
Layer name: met3, Mask name: metal4, Layer number: 9
Layer name: met4, Mask name: metal5, Layer number: 11
Layer name: met5, Mask name: metal6, Layer number: 13
Corner Scaling is off, multiplier is 1.000000
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.fast.RCmin, tran factor=0.4164 (0.3445 / 0.8274)
corner=mode_norm.fast.RCmin_bc, tran factor=0.4164 (0.3445 / 0.8274)
bmap: stepx = 16650
Core Area = 2 X 2 ()
Layer name: li1, Mask name: metal1, Layer number: 3
Layer name: met1, Mask name: metal2, Layer number: 5
Layer name: met2, Mask name: metal3, Layer number: 7
Layer name: met3, Mask name: metal4, Layer number: 9
Layer name: met4, Mask name: metal5, Layer number: 11
Layer name: met5, Mask name: metal6, Layer number: 13
Global-route-opt optimization Phase 10 Iter  6         0.00        0.00      0.00         -        289.31    22338.87          22              0.01      1256


Global-route-opt optimization Phase 12 Iter  1         0.00        0.00      0.00         -        289.31    22338.87          22              0.01      1256
Global-route-opt optimization Phase 12 Iter  2         0.00        0.00      0.00         -        289.31    22338.87          22              0.01      1256

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Global-route-opt optimization Phase 13 Iter  1         0.00        0.00      0.00         -        289.31    22338.87          22              0.01      1256
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Global-route-opt optimization Phase 14 Iter  1         0.00        0.00      0.00         -        289.31    22338.87          22              0.01      1256

Global-route-opt optimization Phase 15 Iter  1         0.00        0.00      0.00         -        289.31    22338.87          22              0.01      1256


Global-route-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         -        289.31    22338.87          22              0.01      1256
Global-route-opt optimization Phase 17 Iter  2         0.00        0.00      0.00         -        289.31    22338.87          22              0.01      1256



Global-route-opt route preserve complete         CPU:    44 s (  0.01 hr )  ELAPSE:    44 s (  0.01 hr )  MEM-PEAK:  1256 MB
INFO: Sending timing info to router
Generating Timing information  
Design  Scenario mode_norm.slow.RCmax (Mode mode_norm.slow.RCmax Corner mode_norm.slow.RCmax)
Generating Timing information  ... Done
Information: The net parasitics of block counter are cleared. (TIM-123)
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer li1: cached 0 shapes out of 41 total shapes.
Layer met1: cached 0 shapes out of 60 total shapes.
Layer met2: cached 0 shapes out of 41 total shapes.
Cached 16 vias out of 164 total vias.

Legalizing Top Level Design counter ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0000 seconds to build cellmap data
Information: Creating classic rule checker.
=====> Processed 11 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      559.44           22        Yes DEFAULT_VA

Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
	The median subrow width (space between blockages) is 50 sites
	and the median cell width is 23 sites. This makes it difficult for
	the legalizer to pack in the cells and can result in high
	displacements and long runtimes.
Please look for the GIF files that are written out at the end of
	legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
	The median subrow width (space between blockages) is 50 sites
	and the median cell width is 23 sites. This makes it difficult for
	the legalizer to pack in the cells and can result in high
	displacements and long runtimes.
Please look for the GIF files that are written out at the end of
	legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/counter_SITE_unit.007-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/counter_SITE_unit.007-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     22
number of references:                11
number of site rows:                  7
number of locations attempted:      308
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          21 (165 total sites)
avg row height over cells:        3.330 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U22 (sky130_fd_sc_hs__nor2_1)
  Input location: (21.6,9.99)
  Legal location: (21.6,9.99)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_2_1662 (sky130_fd_sc_hs__nand4_1)
  Input location: (7.2,19.98)
  Legal location: (7.2,19.98)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_3_1663 (sky130_fd_sc_hs__nand2_1)
  Input location: (5.28,16.65)
  Legal location: (5.28,16.65)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_1_1661 (sky130_fd_sc_hs__nand2_1)
  Input location: (5.28,19.98)
  Legal location: (5.28,19.98)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U30 (sky130_fd_sc_hs__a21oi_1)
  Input location: (22.56,13.32)
  Legal location: (22.56,13.32)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U38 (sky130_fd_sc_hs__nand2_1)
  Input location: (3.36,16.65)
  Legal location: (3.36,16.65)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U27 (sky130_fd_sc_hs__nand2_1)
  Input location: (3.36,19.98)
  Legal location: (3.36,19.98)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U24 (sky130_fd_sc_hs__nand2_1)
  Input location: (24,23.31)
  Legal location: (24,23.31)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U23 (sky130_fd_sc_hs__inv_1)
  Input location: (22.08,19.98)
  Legal location: (22.08,19.98)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U25 (sky130_fd_sc_hs__nor2_1)
  Input location: (13.92,23.31)
  Legal location: (13.92,23.31)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.499
Total Legalizer Wall Time: 0.544
----------------------------------------------------------------

Global-route-opt legalization complete           CPU:    45 s (  0.01 hr )  ELAPSE:    44 s (  0.01 hr )  MEM-PEAK:  1256 MB
rtapi Thread-server 2: shutdown 
rtapi Thread-server 4: shutdown 
Mgr Thread-server 2: Dtor 
rtapi Thread-server 1: shutdown 
rtapi Thread-server 5: shutdown 
rtapi Thread-server 0: shutdown 
Mgr Thread-server 1: Dtor 
rtapi Thread-server 3: shutdown 
rtapi Thread-server 6: shutdown 
rtapi Thread-server 7: shutdown 
Mgr Thread-server 6: Dtor 
Mgr Thread-server 5: Dtor 
Mgr Thread-server 0: Dtor 
Mgr Thread-server 3: Dtor 
Mgr Thread-server 4: Dtor 
Mgr Thread-server 7: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 

No. startProblems      =     0 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
rtapi Thread-server 1: Dtor 
rtapi Thread-server 2: Dtor 
rtapi Thread-server 3: Dtor 
rtapi Thread-server 4: Dtor 
rtapi Thread-server 5: Dtor 
rtapi Thread-server 6: Dtor 
rtapi Thread-server 7: Dtor 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
****************************************
Report : Power/Ground Connection Summary
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:32:55 2023
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 19/22
Unconnected nwell pins        22
Ground net VSS                19/22
Unconnected pwell pins        22
--------------------------------------------------------------------------------
Information: connections of 6 power/ground pin(s) are created or changed.
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    9  Proc 4254 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :	 true                
global.timing_driven                                    :	 true                

Begin global routing.
Cell Min-Routing-Layer = li1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand4_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand4_1, pin VNB) on layer pwell. (ZRT-030)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.960 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 6.10 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Read DB] Total (MB): Used   18  Alloctr   21  Proc 4254 
Loading timing information to the router from design
Timing information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,27.84,29.97)
Number of routing layers = 6
layer li1, dir Ver, min width = 0.17, min space = 0.17 pitch = 0.48
layer met1, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.37
layer met2, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.48
layer met3, dir Hor, min width = 0.3, min space = 0.3 pitch = 0.74
layer met4, dir Ver, min width = 0.3, min space = 0.3 pitch = 0.96
layer met5, dir Hor, min width = 1.6, min space = 1.6 pitch = 3.33
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   19  Alloctr   21  Proc 4254 
Net statistics:
Total number of nets     = 34
Number of nets to route  = 30
34 nets are fully connected,
 of which 4 are detail routed and 30 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   19  Alloctr   21  Proc 4254 
Average gCell capacity  2.80	 on layer (1)	 li1
Average gCell capacity  6.43	 on layer (2)	 met1
Average gCell capacity  6.27	 on layer (3)	 met2
Average gCell capacity  4.44	 on layer (4)	 met3
Average gCell capacity  2.67	 on layer (5)	 met4
Average gCell capacity  0.44	 on layer (6)	 met5
Average number of tracks per gCell 6.56	 on layer (1)	 li1
Average number of tracks per gCell 9.11	 on layer (2)	 met1
Average number of tracks per gCell 6.56	 on layer (3)	 met2
Average number of tracks per gCell 4.67	 on layer (4)	 met3
Average number of tracks per gCell 3.33	 on layer (5)	 met4
Average number of tracks per gCell 1.11	 on layer (6)	 met5
Number of gCells = 486
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   20  Alloctr   22  Proc 4254 
Net Count 30, Total HPWL 40 microns
HPWL   0 ~  100 microns: Net Count       30	Total HPWL         40 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL          0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL          0 microns
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   20  Alloctr   22  Proc 4254 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   20  Alloctr   22  Proc 4254 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  196  Alloctr  198  Proc 4254 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (0.62%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (1.23%)
Initial. li1        Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (1.23%)
Initial. met1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
li1      96.3 1.23 0.00 1.23 0.00 0.00 0.00 0.00 0.00 0.00 1.23 0.00 0.00 0.00
met1     55.5 13.5 0.00 13.5 0.00 8.64 8.64 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met2     49.3 22.2 17.2 3.70 3.70 2.47 0.00 1.23 0.00 0.00 0.00 0.00 0.00 0.00
met3     91.3 4.94 0.00 3.70 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met4     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    82.1 7.00 2.88 3.70 0.62 1.85 1.44 0.21 0.00 0.00 0.21 0.00 0.00 0.00


Initial. Total Wire Length = 337.53
Initial. Layer li1 wire length = 13.34
Initial. Layer met1 wire length = 171.76
Initial. Layer met2 wire length = 152.43
Initial. Layer met3 wire length = 0.00
Initial. Layer met4 wire length = 0.00
Initial. Layer met5 wire length = 0.00
Initial. Total Number of Contacts = 120
Initial. Via L1M1_PR count = 72
Initial. Via M1M2_PR count = 48
Initial. Via M2M3_PR count = 0
Initial. Via M3M4_PR count = 0
Initial. Via M4M5_PR count = 0
Initial. completed.

Start GR phase 1
Wed Sep  6 15:32:55 2023
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  196  Alloctr  198  Proc 4254 
Number of partitions: 1 (1 x 1)
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (0.62%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (1.23%)
phase1. li1        Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (1.23%)
phase1. met1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
li1      96.3 1.23 0.00 1.23 0.00 0.00 0.00 0.00 0.00 0.00 1.23 0.00 0.00 0.00
met1     55.5 13.5 0.00 13.5 0.00 8.64 8.64 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met2     49.3 22.2 17.2 3.70 3.70 2.47 0.00 1.23 0.00 0.00 0.00 0.00 0.00 0.00
met3     91.3 4.94 0.00 3.70 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met4     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    82.1 7.00 2.88 3.70 0.62 1.85 1.44 0.21 0.00 0.00 0.21 0.00 0.00 0.00


phase1. Total Wire Length = 337.53
phase1. Layer li1 wire length = 13.34
phase1. Layer met1 wire length = 171.76
phase1. Layer met2 wire length = 152.43
phase1. Layer met3 wire length = 0.00
phase1. Layer met4 wire length = 0.00
phase1. Layer met5 wire length = 0.00
phase1. Total Number of Contacts = 120
phase1. Via L1M1_PR count = 72
phase1. Via M1M2_PR count = 48
phase1. Via M2M3_PR count = 0
phase1. Via M3M4_PR count = 0
phase1. Via M4M5_PR count = 0
phase1. completed.

Start GR phase 2
Wed Sep  6 15:32:55 2023
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  196  Alloctr  198  Proc 4254 
Number of partitions: 1 (1 x 1)
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (0.62%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (1.23%)
phase2. li1        Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (1.23%)
phase2. met1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
li1      96.3 1.23 0.00 1.23 0.00 0.00 0.00 0.00 0.00 0.00 1.23 0.00 0.00 0.00
met1     55.5 13.5 0.00 13.5 0.00 8.64 8.64 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met2     49.3 22.2 17.2 3.70 3.70 2.47 0.00 1.23 0.00 0.00 0.00 0.00 0.00 0.00
met3     91.3 4.94 0.00 3.70 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met4     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    82.1 7.00 2.88 3.70 0.62 1.85 1.44 0.21 0.00 0.00 0.21 0.00 0.00 0.00


phase2. Total Wire Length = 337.53
phase2. Layer li1 wire length = 13.34
phase2. Layer met1 wire length = 171.76
phase2. Layer met2 wire length = 152.43
phase2. Layer met3 wire length = 0.00
phase2. Layer met4 wire length = 0.00
phase2. Layer met5 wire length = 0.00
phase2. Total Number of Contacts = 120
phase2. Via L1M1_PR count = 72
phase2. Via M1M2_PR count = 48
phase2. Via M2M3_PR count = 0
phase2. Via M3M4_PR count = 0
phase2. Via M4M5_PR count = 0
phase2. completed.

Start GR phase 3
Wed Sep  6 15:32:55 2023
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  196  Alloctr  198  Proc 4254 
Number of partitions: 1 (1 x 1)
phase3. Routing result:
phase3. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (0.62%)
phase3. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (1.23%)
phase3. li1        Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (1.23%)
phase3. met1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
li1      96.3 1.23 0.00 1.23 0.00 0.00 0.00 0.00 0.00 0.00 1.23 0.00 0.00 0.00
met1     55.5 13.5 0.00 13.5 0.00 8.64 8.64 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met2     49.3 22.2 17.2 3.70 3.70 2.47 0.00 1.23 0.00 0.00 0.00 0.00 0.00 0.00
met3     91.3 4.94 0.00 3.70 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met4     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    82.1 7.00 2.88 3.70 0.62 1.85 1.44 0.21 0.00 0.00 0.21 0.00 0.00 0.00


phase3. Total Wire Length = 337.53
phase3. Layer li1 wire length = 13.34
phase3. Layer met1 wire length = 171.76
phase3. Layer met2 wire length = 152.43
phase3. Layer met3 wire length = 0.00
phase3. Layer met4 wire length = 0.00
phase3. Layer met5 wire length = 0.00
phase3. Total Number of Contacts = 120
phase3. Via L1M1_PR count = 72
phase3. Via M1M2_PR count = 48
phase3. Via M2M3_PR count = 0
phase3. Via M3M4_PR count = 0
phase3. Via M4M5_PR count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  196  Alloctr  198  Proc 4254 
Number of partitions: 1 (1 x 1)

Congestion utilization per direction:
Average vertical track utilization   =  7.89 %
Peak    vertical track utilization   = 50.00 %
Average horizontal track utilization = 12.43 %
Peak    horizontal track utilization = 50.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  196  Alloctr  198  Proc 4254 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  188  Alloctr  189  Proc    0 
[GR: Done] Total (MB): Used  196  Alloctr  198  Proc 4254 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc    0 
[End of Global Routing] Total (MB): Used   36  Alloctr   38  Proc 4254 

Global-route-opt Incremental Global-routing complete  CPU:    45 s (  0.01 hr )  ELAPSE:    45 s (  0.01 hr )  MEM-PEAK:  1256 MB
Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/clock_opt_opto.design'. (TIM-125)
Information: Design counter has 34 nets, 30 global routed, 2 detail routed. (NEX-024)
NEX: gr/dr coup map average coverRate for layer#1: 0.121569
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'counter'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 32, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Freeing timing information from routing. (ZRT-574)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Rebuilding Cell-Density Map
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0000 seconds to build cellmap data
Total 0.0100 seconds to load 22 cell instances into cellmap
Moveable cells: 21; Application fixed cells: 1; Macro cells: 0; User fixed cells: 0
0 out of 30 data nets is detail routed, 2 out of 2 clock nets are detail routed and total 32 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 3.9491, cell height 3.3300, cell area 13.1505 for total 22 placed and application fixed cells
runtime_assert false
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1920 3330) (25920 26640)
Preroute opto area query mode: NDM
Using CLEO = true
APS-MCMM: Leakage scenario grouping = [0 1]
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  1.6000
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  1.9500
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  1.6000 1.9500
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
Cell Min-Routing-Layer = li1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand4_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand4_1, pin VNB) on layer pwell. (ZRT-030)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.960 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 6.10 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario mode_norm.slow.RCmax (Mode mode_norm.slow.RCmax Corner mode_norm.slow.RCmax)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Average gCell capacity  2.80	 on layer (1)	 li1
Average gCell capacity  6.43	 on layer (2)	 met1
Average gCell capacity  6.27	 on layer (3)	 met2
Average gCell capacity  4.44	 on layer (4)	 met3
Average gCell capacity  2.67	 on layer (5)	 met4
Average gCell capacity  0.44	 on layer (6)	 met5
Average number of tracks per gCell 6.56	 on layer (1)	 li1
Average number of tracks per gCell 9.11	 on layer (2)	 met1
Average number of tracks per gCell 6.56	 on layer (3)	 met2
Average number of tracks per gCell 4.67	 on layer (4)	 met3
Average number of tracks per gCell 3.33	 on layer (5)	 met4
Average number of tracks per gCell 1.11	 on layer (6)	 met5
Number of gCells = 486
Created 8 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 2: startup 
rtapi Thread-server 6: startup 
rtapi Thread-server 3: startup 
Mgr Thread-server 2: Ctor 
rtapi Thread-server 4: startup 
rtapi Thread-server 7: startup 
rtapi Thread-server 1: startup 
rtapi Thread-server 5: startup 
rtapi Thread-server 0: startup 
Mgr Thread-server 6: Ctor 
Mgr Thread-server 3: Ctor 
Mgr Thread-server 4: Ctor 
Mgr Thread-server 7: Ctor 
Mgr Thread-server 1: Ctor 
Mgr Thread-server 5: Ctor 
Mgr Thread-server 0: Ctor 
Corner Scaling is off, multiplier is 1.000000
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.fast.RCmin, tran factor=0.4164 (0.3445 / 0.8274)
corner=mode_norm.fast.RCmin_bc, tran factor=0.4164 (0.3445 / 0.8274)
bmap: stepx = 16650
Core Area = 2 X 2 ()
GR Routing Service: loadPermBufBlockages 
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)

INFO: GRE flow is enabled.


Global-route-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         -        289.31    22338.87          22              0.01      1256

Global-route-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         -        289.31    22338.87          22              0.01      1256
Global-route-opt optimization Phase 23 Iter  2         0.00        0.00      0.00         -        289.31    22338.87          22              0.01      1256
Global-route-opt optimization Phase 23 Iter  3         0.00        0.00      0.00         -        289.31    22338.87          22              0.01      1256
Global-route-opt optimization Phase 23 Iter  4         0.00        0.00      0.00         -        289.31    22338.87          22              0.01      1256

Corner Scaling is off, multiplier is 1.000000
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.fast.RCmin, tran factor=0.4164 (0.3445 / 0.8274)
corner=mode_norm.fast.RCmin_bc, tran factor=0.4164 (0.3445 / 0.8274)
bmap: stepx = 16650
Core Area = 2 X 2 ()
Layer name: li1, Mask name: metal1, Layer number: 3
Layer name: met1, Mask name: metal2, Layer number: 5
Layer name: met2, Mask name: metal3, Layer number: 7
Layer name: met3, Mask name: metal4, Layer number: 9
Layer name: met4, Mask name: metal5, Layer number: 11
Layer name: met5, Mask name: metal6, Layer number: 13
Information: Design Average RC for design counter  (NEX-011)
Information: r = 0.452185 ohm/um, via_r = 1.659292 ohm/cut, c = 0.137603 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.925093 ohm/um, via_r = 1.732552 ohm/cut, c = 0.109721 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Global-route-opt optimization Phase 24 Iter  1         0.00        0.00      0.00         -        289.31    22338.87          22              0.01      1256
Global-route-opt optimization Phase 24 Iter  2         0.00        0.00      0.00         -        289.31    22338.87          22              0.01      1256
Corner Scaling is off, multiplier is 1.000000
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.fast.RCmin, tran factor=0.4164 (0.3445 / 0.8274)
corner=mode_norm.fast.RCmin_bc, tran factor=0.4164 (0.3445 / 0.8274)
bmap: stepx = 16650
Core Area = 2 X 2 ()
Layer name: li1, Mask name: metal1, Layer number: 3
Layer name: met1, Mask name: metal2, Layer number: 5
Layer name: met2, Mask name: metal3, Layer number: 7
Layer name: met3, Mask name: metal4, Layer number: 9
Layer name: met4, Mask name: metal5, Layer number: 11
Layer name: met5, Mask name: metal6, Layer number: 13
Global-route-opt optimization Phase 24 Iter  3         0.00        0.00      0.00         -        289.31    22338.87          22              0.01      1256
Corner Scaling is off, multiplier is 1.000000
Using default layer met3
maxCornerId = 4
corner=mode_norm.slow.RCmax, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.slow.RCmax_bc, tran factor=1.0000 (0.8274 / 0.8274)
corner=mode_norm.fast.RCmin, tran factor=0.4164 (0.3445 / 0.8274)
corner=mode_norm.fast.RCmin_bc, tran factor=0.4164 (0.3445 / 0.8274)
bmap: stepx = 16650
Core Area = 2 X 2 ()
Layer name: li1, Mask name: metal1, Layer number: 3
Layer name: met1, Mask name: metal2, Layer number: 5
Layer name: met2, Mask name: metal3, Layer number: 7
Layer name: met3, Mask name: metal4, Layer number: 9
Layer name: met4, Mask name: metal5, Layer number: 11
Layer name: met5, Mask name: metal6, Layer number: 13
Global-route-opt optimization Phase 24 Iter  4         0.00        0.00      0.00         -        289.31    22338.87          22              0.01      1256

Global-route-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         -        289.31    22338.87          22              0.01      1256
Global-route-opt optimization Phase 25 Iter  2         0.00        0.00      0.00         -        289.31    22338.87          22              0.01      1256



Global-route-opt optimization complete                 0.00        0.00      0.00         -        289.31    22338.87          22              0.01      1256

Global-route-opt route preserve complete         CPU:    47 s (  0.01 hr )  ELAPSE:    46 s (  0.01 hr )  MEM-PEAK:  1256 MB
INFO: Sending timing info to router
Generating Timing information  
Design  Scenario mode_norm.slow.RCmax (Mode mode_norm.slow.RCmax Corner mode_norm.slow.RCmax)
Generating Timing information  ... Done
Information: The net parasitics of block counter are cleared. (TIM-123)
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer li1: cached 0 shapes out of 34 total shapes.
Layer met1: cached 0 shapes out of 55 total shapes.
Layer met2: cached 0 shapes out of 39 total shapes.
Cached 16 vias out of 164 total vias.

Legalizing Top Level Design counter ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
Information: Creating classic rule checker.
=====> Processed 11 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      559.44           22        Yes DEFAULT_VA

Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
	The median subrow width (space between blockages) is 50 sites
	and the median cell width is 23 sites. This makes it difficult for
	the legalizer to pack in the cells and can result in high
	displacements and long runtimes.
Please look for the GIF files that are written out at the end of
	legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
	The median subrow width (space between blockages) is 50 sites
	and the median cell width is 23 sites. This makes it difficult for
	the legalizer to pack in the cells and can result in high
	displacements and long runtimes.
Please look for the GIF files that are written out at the end of
	legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/counter_SITE_unit.008-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/counter_SITE_unit.008-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     22
number of references:                11
number of site rows:                  7
number of locations attempted:      308
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          21 (165 total sites)
avg row height over cells:        3.330 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U22 (sky130_fd_sc_hs__nor2_1)
  Input location: (21.6,9.99)
  Legal location: (21.6,9.99)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_2_1662 (sky130_fd_sc_hs__nand4_1)
  Input location: (7.2,19.98)
  Legal location: (7.2,19.98)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_3_1663 (sky130_fd_sc_hs__nand2_1)
  Input location: (5.28,16.65)
  Legal location: (5.28,16.65)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_1_1661 (sky130_fd_sc_hs__nand2_1)
  Input location: (5.28,19.98)
  Legal location: (5.28,19.98)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U30 (sky130_fd_sc_hs__a21oi_1)
  Input location: (22.56,13.32)
  Legal location: (22.56,13.32)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U38 (sky130_fd_sc_hs__nand2_1)
  Input location: (3.36,16.65)
  Legal location: (3.36,16.65)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U27 (sky130_fd_sc_hs__nand2_1)
  Input location: (3.36,19.98)
  Legal location: (3.36,19.98)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U24 (sky130_fd_sc_hs__nand2_1)
  Input location: (24,23.31)
  Legal location: (24,23.31)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U23 (sky130_fd_sc_hs__inv_1)
  Input location: (22.08,19.98)
  Legal location: (22.08,19.98)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U25 (sky130_fd_sc_hs__nor2_1)
  Input location: (13.92,23.31)
  Legal location: (13.92,23.31)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.523
Total Legalizer Wall Time: 0.561
----------------------------------------------------------------

Global-route-opt legalization complete           CPU:    47 s (  0.01 hr )  ELAPSE:    47 s (  0.01 hr )  MEM-PEAK:  1256 MB
rtapi Thread-server 4: shutdown 
rtapi Thread-server 3: shutdown 
rtapi Thread-server 2: shutdown 
rtapi Thread-server 0: shutdown 
rtapi Thread-server 5: shutdown 
rtapi Thread-server 6: shutdown 
rtapi Thread-server 7: shutdown 
rtapi Thread-server 1: shutdown 
Mgr Thread-server 4: Dtor 
Mgr Thread-server 3: Dtor 
Mgr Thread-server 2: Dtor 
Mgr Thread-server 0: Dtor 
Mgr Thread-server 5: Dtor 
Mgr Thread-server 6: Dtor 
Mgr Thread-server 7: Dtor 
Mgr Thread-server 1: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 

No. startProblems      =     0 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
rtapi Thread-server 1: Dtor 
rtapi Thread-server 2: Dtor 
rtapi Thread-server 3: Dtor 
rtapi Thread-server 4: Dtor 
rtapi Thread-server 5: Dtor 
rtapi Thread-server 6: Dtor 
rtapi Thread-server 7: Dtor 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
****************************************
Report : Power/Ground Connection Summary
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:32:57 2023
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 22/22
Unconnected nwell pins        22
Ground net VSS                22/22
Unconnected pwell pins        22
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 4190 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :	 true                
global.timing_driven                                    :	 true                

Begin global routing.
Cell Min-Routing-Layer = li1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand4_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand4_1, pin VNB) on layer pwell. (ZRT-030)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.960 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 6.10 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Read DB] Total (MB): Used   18  Alloctr   19  Proc 4190 
Loading timing information to the router from design
Timing information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,27.84,29.97)
Number of routing layers = 6
layer li1, dir Ver, min width = 0.17, min space = 0.17 pitch = 0.48
layer met1, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.37
layer met2, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.48
layer met3, dir Hor, min width = 0.3, min space = 0.3 pitch = 0.74
layer met4, dir Ver, min width = 0.3, min space = 0.3 pitch = 0.96
layer met5, dir Hor, min width = 1.6, min space = 1.6 pitch = 3.33
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   19  Alloctr   20  Proc 4190 
Net statistics:
Total number of nets     = 34
Number of nets to route  = 30
34 nets are fully connected,
 of which 4 are detail routed and 30 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   19  Alloctr   20  Proc 4190 
Average gCell capacity  2.80	 on layer (1)	 li1
Average gCell capacity  6.43	 on layer (2)	 met1
Average gCell capacity  6.27	 on layer (3)	 met2
Average gCell capacity  4.44	 on layer (4)	 met3
Average gCell capacity  2.67	 on layer (5)	 met4
Average gCell capacity  0.44	 on layer (6)	 met5
Average number of tracks per gCell 6.56	 on layer (1)	 li1
Average number of tracks per gCell 9.11	 on layer (2)	 met1
Average number of tracks per gCell 6.56	 on layer (3)	 met2
Average number of tracks per gCell 4.67	 on layer (4)	 met3
Average number of tracks per gCell 3.33	 on layer (5)	 met4
Average number of tracks per gCell 1.11	 on layer (6)	 met5
Number of gCells = 486
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   20  Alloctr   21  Proc 4190 
Net Count 30, Total HPWL 40 microns
HPWL   0 ~  100 microns: Net Count       30	Total HPWL         40 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL          0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL          0 microns
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   20  Alloctr   21  Proc 4190 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   20  Alloctr   21  Proc 4190 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  196  Alloctr  197  Proc 4190 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (0.62%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (1.23%)
Initial. li1        Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (1.23%)
Initial. met1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
li1      96.3 1.23 0.00 1.23 0.00 0.00 0.00 0.00 0.00 0.00 1.23 0.00 0.00 0.00
met1     55.5 13.5 0.00 13.5 0.00 8.64 8.64 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met2     49.3 22.2 17.2 3.70 3.70 2.47 0.00 1.23 0.00 0.00 0.00 0.00 0.00 0.00
met3     91.3 4.94 0.00 3.70 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met4     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    82.1 7.00 2.88 3.70 0.62 1.85 1.44 0.21 0.00 0.00 0.21 0.00 0.00 0.00


Initial. Total Wire Length = 337.53
Initial. Layer li1 wire length = 13.34
Initial. Layer met1 wire length = 171.76
Initial. Layer met2 wire length = 152.43
Initial. Layer met3 wire length = 0.00
Initial. Layer met4 wire length = 0.00
Initial. Layer met5 wire length = 0.00
Initial. Total Number of Contacts = 120
Initial. Via L1M1_PR count = 72
Initial. Via M1M2_PR count = 48
Initial. Via M2M3_PR count = 0
Initial. Via M3M4_PR count = 0
Initial. Via M4M5_PR count = 0
Initial. completed.

Start GR phase 1
Wed Sep  6 15:32:57 2023
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  196  Alloctr  197  Proc 4190 
Number of partitions: 1 (1 x 1)
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (0.62%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (1.23%)
phase1. li1        Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (1.23%)
phase1. met1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
li1      96.3 1.23 0.00 1.23 0.00 0.00 0.00 0.00 0.00 0.00 1.23 0.00 0.00 0.00
met1     55.5 13.5 0.00 13.5 0.00 8.64 8.64 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met2     49.3 22.2 17.2 3.70 3.70 2.47 0.00 1.23 0.00 0.00 0.00 0.00 0.00 0.00
met3     91.3 4.94 0.00 3.70 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met4     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    82.1 7.00 2.88 3.70 0.62 1.85 1.44 0.21 0.00 0.00 0.21 0.00 0.00 0.00


phase1. Total Wire Length = 337.53
phase1. Layer li1 wire length = 13.34
phase1. Layer met1 wire length = 171.76
phase1. Layer met2 wire length = 152.43
phase1. Layer met3 wire length = 0.00
phase1. Layer met4 wire length = 0.00
phase1. Layer met5 wire length = 0.00
phase1. Total Number of Contacts = 120
phase1. Via L1M1_PR count = 72
phase1. Via M1M2_PR count = 48
phase1. Via M2M3_PR count = 0
phase1. Via M3M4_PR count = 0
phase1. Via M4M5_PR count = 0
phase1. completed.

Start GR phase 2
Wed Sep  6 15:32:58 2023
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  196  Alloctr  197  Proc 4190 
Number of partitions: 1 (1 x 1)
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (0.62%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (1.23%)
phase2. li1        Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (1.23%)
phase2. met1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
li1      96.3 1.23 0.00 1.23 0.00 0.00 0.00 0.00 0.00 0.00 1.23 0.00 0.00 0.00
met1     55.5 13.5 0.00 13.5 0.00 8.64 8.64 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met2     49.3 22.2 17.2 3.70 3.70 2.47 0.00 1.23 0.00 0.00 0.00 0.00 0.00 0.00
met3     91.3 4.94 0.00 3.70 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met4     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    82.1 7.00 2.88 3.70 0.62 1.85 1.44 0.21 0.00 0.00 0.21 0.00 0.00 0.00


phase2. Total Wire Length = 337.53
phase2. Layer li1 wire length = 13.34
phase2. Layer met1 wire length = 171.76
phase2. Layer met2 wire length = 152.43
phase2. Layer met3 wire length = 0.00
phase2. Layer met4 wire length = 0.00
phase2. Layer met5 wire length = 0.00
phase2. Total Number of Contacts = 120
phase2. Via L1M1_PR count = 72
phase2. Via M1M2_PR count = 48
phase2. Via M2M3_PR count = 0
phase2. Via M3M4_PR count = 0
phase2. Via M4M5_PR count = 0
phase2. completed.

Start GR phase 3
Wed Sep  6 15:32:58 2023
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  196  Alloctr  197  Proc 4190 
Number of partitions: 1 (1 x 1)
phase3. Routing result:
phase3. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (0.62%)
phase3. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (1.23%)
phase3. li1        Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (1.23%)
phase3. met1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
li1      96.3 1.23 0.00 1.23 0.00 0.00 0.00 0.00 0.00 0.00 1.23 0.00 0.00 0.00
met1     55.5 13.5 0.00 13.5 0.00 8.64 8.64 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met2     49.3 22.2 17.2 3.70 3.70 2.47 0.00 1.23 0.00 0.00 0.00 0.00 0.00 0.00
met3     91.3 4.94 0.00 3.70 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met4     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    82.1 7.00 2.88 3.70 0.62 1.85 1.44 0.21 0.00 0.00 0.21 0.00 0.00 0.00


phase3. Total Wire Length = 337.54
phase3. Layer li1 wire length = 13.34
phase3. Layer met1 wire length = 171.76
phase3. Layer met2 wire length = 152.43
phase3. Layer met3 wire length = 0.00
phase3. Layer met4 wire length = 0.00
phase3. Layer met5 wire length = 0.00
phase3. Total Number of Contacts = 120
phase3. Via L1M1_PR count = 72
phase3. Via M1M2_PR count = 48
phase3. Via M2M3_PR count = 0
phase3. Via M3M4_PR count = 0
phase3. Via M4M5_PR count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  196  Alloctr  197  Proc 4190 
Number of partitions: 1 (1 x 1)

Congestion utilization per direction:
Average vertical track utilization   =  7.89 %
Peak    vertical track utilization   = 50.00 %
Average horizontal track utilization = 12.43 %
Peak    horizontal track utilization = 50.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  196  Alloctr  197  Proc 4190 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  188  Alloctr  189  Proc    0 
[GR: Done] Total (MB): Used  196  Alloctr  197  Proc 4190 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc    0 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 4190 

Global-route-opt Incremental Global-routing complete  CPU:    48 s (  0.01 hr )  ELAPSE:    47 s (  0.01 hr )  MEM-PEAK:  1256 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.106803687238  9.863457430880  6.078125164085
2.744208341123  8.318115604907  9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.878581795417  2.191153034625  0.963736341094  2.700148443881  3.840450164440
3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.270584175563  1.183743021926  3.334438608244  5.867609731622  7.173894485364
9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.131085321359  4.100238997149  1.274710789655  4.570746653063  5.624878908820
7.826857253678  4.759133418263  5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.183605199402  1.581693296705  7.486043022107  9.584562469756  2.041727487119
3.921160867338  0.650488682345  9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.468225185721  8.142618986812  4.607195465224  8.244463794567  3.504870805451
1.682716012888  7.173433718510  9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.723932402559  7.515965348629  0.649324409371  1.017031043513  5.811519766269
5.826730883342  4.349383292435  0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.351582308658  5.407581382230  2.804125677518  1.265300052200  0.417760413533
1.833872465081  6.448557737188  4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.766809756739  9.324234869709  1.551191189997  2.300508202625  0.754685130179
1.961421411696  2.781303341418  3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.333647414433  0.413542815390  3.309912398619  7.452798206103  1.902827024529
5.623407259547  7.269363008696  3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.607388434108  8.173758178992  9.287279974418  7.540401048505  0.000353417956
5.833784556721  4.754587289445  4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.028216023767  3.950082069266  0.221228138718  4.029619314242  9.406669196875
2.789964661318  0.723294414657  8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.169183552262  8.473985617253  3.056719240238  7.977150003284  5.095897159611
1.512371470128  7.396892720513  5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.395499544202  8.063344814160  4.288632387880  5.817928323007  2.343539222627
0.037326705045  0.494780240392  8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.928500047287  3.652852993643  2.538676838167  6.652919918747  4.022495151365
6.796621502757  0.618562611981  3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.904632113143  4.394912310740  1.549022886014  9.244452200010  4.051691009534
5.907689219704  1.709512091590  0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.700506148080  2.772601725606  2.637654316996  9.532707452994  6.656262409097
9.409795558072  6.136993113139  7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.910540748519  2.422545662144  6.782106282351  9.141628035616  1.286693902201
9.569284260313  2.585844502480  2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.114771070985  1.055051798178  4.124227621230  5.316610900762  7.270112430810
7.178452560747  1.109985851474  3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.157883720095  9.893620844609  2.642547102020  9.208464997847  1.495117846745
7.734047317127  4.721421981592  0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696336740  3.105917586669  1.515720672162  6.156478894424  6.976650523956  5.921087580218
9.647382389440  1.463832453161  0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.289445438746  1.658725908081  3.901711681516  4.310469280093  3.986343950985  1.607812496408
5.274420834112  3.831811560490  7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.096875278996  4.661318072329  4.414657879322  4.789868678116  2.219131441398  6.096375614109  4.270014844388  1.384045106444
0.375020605316  9.766345884229  9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509589  7.059611151237  1.470128739689  2.720513551216  9.829068916121  8.118390440028  7.333445840824  4.586760973162  2.717389538536
4.966981999976  1.759148734708  7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.615118031700  4.410049937640  0.127473058965  5.457074665306  3.562487980882
0.782685725367  8.475913341826  3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.610370018515  7.158185467506  6.748606382210  7.958456246975  6.204172838711
9.392116086733  8.065048868234  5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.548832017147  6.814287936517  3.460711526522  4.824446379456  7.350487170545
1.168271601288  8.717343371851  0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.074303749820  4.751512672798  0.064934420937  1.101703104351  3.581151066626
9.582673088334  2.434938329243  5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  3.137168739430  3.540774276159  1.280414547751  8.126530005220  0.041776131353
3.183387246508  1.644855773718  8.484837311254  8.293680105503  3.867149412422  5.421230531661  0.900762727011  2.330810717845  2.560747110998  5.851474364042  3.278690474248  4.932449524806  0.155111198999  7.230050820262  5.075468603017
9.196142141169  6.278130334141  8.335537515565  0.943790989360  2.913670264254  5.902020920846  4.997847149511  7.746745773404  7.317127472142  1.981592074004  4.435374240018  8.041370329465  1.330993219861  9.745279820610  3.190282892452
Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/clock_opt_opto.design'. (TIM-125)
Information: Design counter has 34 nets, 30 global routed, 2 detail routed. (NEX-024)
NEX: gr/dr coup map average coverRate for layer#1: 0.121569
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'counter'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 32, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Freeing timing information from routing. (ZRT-574)

Global-route-opt final QoR
__________________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1        -          -      -   0.0000     0.0000      0
    2   2        -          -      -   0.0000     0.0000      0
    2   3        -          -      -   0.0000     0.0000      0
    2   4        -          -      -   0.0000     0.0000      0
    2   5        -          -      -   0.0000     0.0000      0
    2   6        -          -      -   0.0000     0.0000      0
    2   7        -          -      -   0.0000     0.0000      0
    2   8        -          -      -   0.0000     0.0000      0
    2   9        -          -      -   0.0000     0.0000      0
    2  10        -          -      -   0.0000     0.0000      0
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
    3   9   0.0000     0.0000      0        -          -      -
    3  10   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -          -        -  22338.873
    2   *        -          -        -      -   0.0000     0.0000      0        -          -        -  22338.873
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0          -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  22338.873       289.31         22          0          1
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Global-route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  22338.873       289.31         22

Global-route-opt command complete                CPU:    48 s (  0.01 hr )  ELAPSE:    47 s (  0.01 hr )  MEM-PEAK:  1256 MB
Global-route-opt command statistics  CPU=9 sec (0.00 hr) ELAPSED=6 sec (0.00 hr) MEM-PEAK=1.227 GB
1
Information: Running auto PG connection. (NDM-099)
Information: Ending 'clock_opt -from final_opto -to final_opto' (FLW-8001)
Information: Time: 2023-09-06 15:32:58 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1257 MB (FLW-8100)
1
##########################################################################################
## Post-route clock tree optimization for non-CCD flow
##########################################################################################
if {$CLOCK_OPT_OPTO_CTO && ![get_app_option_value -name clock_opt.flow.enable_ccd]} {
	if {$CLOCK_OPT_OPTO_CTO_USER_INSTANCE_NAME_PREFIX != ""} {
		set_app_options -name cts.common.user_instance_name_prefix -value ${CLOCK_OPT_OPTO_CTO_USER_INSTANCE_NAME_PREFIX}
	}
	save_block -as ${DESIGN_NAME}/${CLOCK_OPT_OPTO_BLOCK_NAME}_before_cto
	synthesize_clock_trees -postroute -routed_clock_stage detail
}
##########################################################################################
## Post-opto customizations
##########################################################################################
if {[file exists [which $TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT]"
	source -echo $TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT
} elseif {$TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT != ""} {
	puts "RM-error: TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT($TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT) is invalid. Please correct it."
}
##########################################################################################
## connect_pg_net
##########################################################################################
if {$TCL_USER_CONNECT_PG_NET_SCRIPT != ""} {
	if {[file exists [which $TCL_USER_CONNECT_PG_NET_SCRIPT]]} {
		puts "RM-info: Sourcing [which $TCL_USER_CONNECT_PG_NET_SCRIPT]"
  		source $TCL_USER_CONNECT_PG_NET_SCRIPT
	} else {
		puts "RM-error: TCL_USER_CONNECT_PG_NET_SCRIPT($TCL_USER_CONNECT_PG_NET_SCRIPT) is invalid. Please correct it."
	}
} else {
	connect_pg_net
}
****************************************
Report : Power/Ground Connection Summary
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:32:58 2023
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 22/22
Unconnected nwell pins        22
Ground net VSS                22/22
Unconnected pwell pins        22
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
## Run check_routes to save updated routing DRC to the block
redirect -tee -file ${REPORTS_DIR}/${REPORT_PREFIX}.check_routes {check_routes -open_net false}
Information: The command 'check_routes' cleared the undo history. (UNDO-016)
Cell Min-Routing-Layer = li1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand4_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand4_1, pin VNB) on layer pwell. (ZRT-030)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.960 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 9.15 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :	 true                
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_max_number_of_iterations                     :	 10                  
detail.mode                                             :	 balanced            
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 8 threads for routing. (ZRT-444)
Checked	1/1 Partitions, Violations =	0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc  320 
[DRC CHECK] Total (MB): Used   58  Alloctr   59  Proc 4575 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    388 micron
Total Number of Contacts =             138
Total Number of Wires =                79
Total Number of PtConns =              0
Total Number of Routed Wires =       79
Total Routed Wire Length =           388 micron
Total Number of Routed Contacts =       138
	Layer      li1 :         13 micron
	Layer     met1 :        174 micron
	Layer     met2 :        177 micron
	Layer     met3 :         24 micron
	Layer     met4 :          0 micron
	Layer     met5 :          0 micron
	Via    M2M3_PR :          4
	Via    M1M2_PR :         56
	Via    L1M1_PR :         78

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 138 vias)
 
    Layer mcon       =  0.00% (0      / 78      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (78      vias)
    Layer via        =  0.00% (0      / 56      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (56      vias)
    Layer via2       =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 
  Total double via conversion rate    =  0.00% (0 / 138 vias)
 
    Layer mcon       =  0.00% (0      / 78      vias)
    Layer via        =  0.00% (0      / 56      vias)
    Layer via2       =  0.00% (0      / 4       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 138 vias)
 
    Layer mcon       =  0.00% (0      / 78      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (78      vias)
    Layer via        =  0.00% (0      / 56      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (56      vias)
    Layer via2       =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 


Verify Summary:

Total number of open nets = not checked
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


## Save block
save_block
Information: Saving block 'counter:counter/clock_opt_opto.design'
1
##########################################################################################
## Create abstract and frame
##########################################################################################
## Enabled for hierarchical designs; for bottom and intermediate levels of physical hierarchy
if {$DESIGN_STYLE == "hier"} {
	if {$USE_ABSTRACTS_FOR_POWER_ANALYSIS == "true"} {
	        set_app_options -name abstract.annotate_power -value true
	}
	
	if { $PHYSICAL_HIERARCHY_LEVEL == "bottom" } {
	        create_abstract -read_only
                create_frame -block_all true
	} elseif { $PHYSICAL_HIERARCHY_LEVEL == "intermediate"} {
	    if { $ABSTRACT_TYPE_FOR_MPH_BLOCKS == "nested"} {
	        ## Create nested abstract for the intermediate level of physical hierarchy
	        create_abstract -read_only
                create_frame -block_all true
	    } elseif { $ABSTRACT_TYPE_FOR_MPH_BLOCKS == "flattened"} {
	        ## Create flattened abstract for the intermediate level of physical hierarchy
	        create_abstract -read_only -preserve_block_instances false
                create_frame -block_all true
	    }
	}
}
##########################################################################################
## Report and output
##########################################################################################
if {$REPORT_QOR} {source report_qor.tcl}
RM-info: Running script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

RM-info: Reporting clock tree information and QoR ...

 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
Warning: The scenario mode_norm.fast.RCmin has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
****************************************
Report : clock qor
        -type summary
        -nosplit
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:32:59 2023
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

===========================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin ====
===========================================================

=============================================== Summary Table for Corner mode_norm.fast.RCmin ================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC      Wire
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count    Length
                                                                Count      Area      Area
----------------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin, Scenario: mode_norm.fast.RCmin
clock                                   M,D         4      2        0      0.00     25.57      0.00      0.00         0         0     50.50
----------------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                          4      2        0      0.00     25.57      0.00      0.00         0         0     50.50


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
Warning: The scenario mode_norm.fast.RCmin_bc has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin_bc has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
==============================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin_bc ====
==============================================================

============================================== Summary Table for Corner mode_norm.fast.RCmin_bc ==============================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC      Wire
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count    Length
                                                                Count      Area      Area
----------------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin_bc, Scenario: mode_norm.fast.RCmin_bc
clock                                   M,D         4      2        0      0.00     25.57      0.09      0.00         0         0     50.50
----------------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                          4      2        0      0.00     25.57      0.09      0.00         0         0     50.50


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
===========================================================
==== Summary Reporting for Corner mode_norm.slow.RCmax ====
===========================================================

=============================================== Summary Table for Corner mode_norm.slow.RCmax ================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC      Wire
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count    Length
                                                                Count      Area      Area
----------------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.slow.RCmax, Scenario: mode_norm.slow.RCmax
clock                                   M,D         4      2        0      0.00     25.57      0.24      0.00         0         0     50.50
----------------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                          4      2        0      0.00     25.57      0.24      0.00         0         0     50.50


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
1
Dispatching command : 'report_clock_qor -type latency -show_paths -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.latency
Dispatching command : 'report_clock_qor -type area -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area
Dispatching command : 'report_clock_qor -type structure -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure
Dispatching command : 'report_clock_qor -type drc_violators -all -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.drc_violators
Dispatching command : 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_clock_qor -type latency -show_paths -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.latency'

Completed 'report_clock_qor -type area -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area'

Completed 'report_clock_qor -type structure -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure'

Completed 'report_clock_qor -type drc_violators -all -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.drc_violators'

Completed 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing'

RM-info: Running report_clock_qor -type power ...

RM-info: Reporting timing constraints ...

Dispatching command : 'report_mode -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_mode
Dispatching command : 'report_pvt -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_mode -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_mode'

Completed 'report_pvt -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt'

RM-info: Reporting timing and QoR ...

****************************************
Report : qor
        -summary
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:33:10 2023
****************************************
Information: Timer using 'CRPR'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
mode_norm.slow.RCmax (Setup)           2.19           0.00              0
Design             (Setup)             2.19           0.00              0

mode_norm.fast.RCmin_bc (Hold)           0.09           0.00              0
Design             (Hold)              0.09           0.00              0
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                            289.31
Cell Area (netlist and physical only):          289.31
Nets with DRC Violations:        0
1
Information: Timer using 'CRPR'. (TIM-050)
****************************************
Report : global timing
        -format { narrow }
        -report_by design
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:33:10 2023
****************************************

No setup violations found.


No hold violations found.


1
RM-info: Analyzing design violations ...

Information: Starting 'analyze_design_violations' (FLW-8000)
Information: Time: 2023-09-06 15:33:10 / Session: 0.02 hr / Command: 0.00 hr / Memory: 1577 MB (FLW-8100)

****************************************
Report : Violation analysis
Design : counter
Block  : counter:counter/clock_opt_opto.design
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:33:10 2023
****************************************

START_CMD: analyze_design_violations CPU:     66 s ( 0.02 hr) ELAPSE:     59 s ( 0.02 hr) MEM-PEAK:  1577 Mb Wed Sep  6 15:33:10 2023
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1920 3330) (25920 26640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0000 seconds to build cellmap data
Total 0.0000 seconds to load 22 cell instances into cellmap
Moveable cells: 21; Application fixed cells: 1; Macro cells: 0; User fixed cells: 0
0 out of 30 data nets is detail routed, 2 out of 2 clock nets are detail routed and total 32 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 3.9491, cell height 3.3300, cell area 13.1505 for total 22 placed and application fixed cells
Design utilization is 0.517143

  Start analyzing SETUP violations.

    No setup violation was found. 

END_CMD: analyze_design_violations CPU:     66 s ( 0.02 hr) ELAPSE:     59 s ( 0.02 hr) MEM-PEAK:  1577 Mb Wed Sep  6 15:33:10 2023
Information: Ending 'analyze_design_violations' (FLW-8001)
Information: Time: 2023-09-06 15:33:10 / Session: 0.02 hr / Command: 0.00 hr / Memory: 1577 MB (FLW-8100)
Information: Starting 'analyze_design_violations' (FLW-8000)
Information: Time: 2023-09-06 15:33:10 / Session: 0.02 hr / Command: 0.00 hr / Memory: 1577 MB (FLW-8100)

****************************************
Report : Violation analysis
Design : counter
Block  : counter:counter/clock_opt_opto.design
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:33:10 2023
****************************************

START_CMD: analyze_design_violations CPU:     66 s ( 0.02 hr) ELAPSE:     59 s ( 0.02 hr) MEM-PEAK:  1577 Mb Wed Sep  6 15:33:10 2023
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1920 3330) (25920 26640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
Total 0.0000 seconds to load 22 cell instances into cellmap
Moveable cells: 21; Application fixed cells: 1; Macro cells: 0; User fixed cells: 0
0 out of 30 data nets is detail routed, 2 out of 2 clock nets are detail routed and total 32 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 3.9491, cell height 3.3300, cell area 13.1505 for total 22 placed and application fixed cells
Design utilization is 0.517143

  Start analyzing HOLD violations.

    No hold violation was found. 

END_CMD: analyze_design_violations CPU:     66 s ( 0.02 hr) ELAPSE:     60 s ( 0.02 hr) MEM-PEAK:  1577 Mb Wed Sep  6 15:33:10 2023
Information: Ending 'analyze_design_violations' (FLW-8001)
Information: Time: 2023-09-06 15:33:10 / Session: 0.02 hr / Command: 0.00 hr / Memory: 1577 MB (FLW-8100)
****************************************
Report : check_mv_design
        -erc_mode
        -voltage_threshold 0
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:33:10 2023
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
Warning: Option '-power_connectivity' is deprecated, use '-all' instead. (CMD-105)
****************************************
Report : check_mv_design
        -power_connectivity
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:33:10 2023
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- PG net rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Power connectivity rule ----------
Warning: PG pin 'value_reg_3_/VPB' is unconnected. (MV-005)
Warning: PG pin 'value_reg_3_/VNB' is unconnected. (MV-005)
Warning: PG pin 'value_reg_2_/VPB' is unconnected. (MV-005)
Warning: PG pin 'value_reg_2_/VNB' is unconnected. (MV-005)
Warning: PG pin 'value_reg_1_/VPB' is unconnected. (MV-005)
Warning: PG pin 'value_reg_1_/VNB' is unconnected. (MV-005)
Warning: PG pin 'U22/VPB' is unconnected. (MV-005)
Warning: PG pin 'U22/VNB' is unconnected. (MV-005)
Warning: PG pin 'U23/VPB' is unconnected. (MV-005)
Warning: PG pin 'U23/VNB' is unconnected. (MV-005)
Warning: PG pin 'U24/VPB' is unconnected. (MV-005)
Warning: PG pin 'U24/VNB' is unconnected. (MV-005)
Warning: PG pin 'U25/VPB' is unconnected. (MV-005)
Warning: PG pin 'U25/VNB' is unconnected. (MV-005)
Warning: PG pin 'U26/VPB' is unconnected. (MV-005)
Warning: PG pin 'U26/VNB' is unconnected. (MV-005)
Warning: PG pin 'U27/VPB' is unconnected. (MV-005)
Warning: PG pin 'U27/VNB' is unconnected. (MV-005)
Warning: PG pin 'U28/VPB' is unconnected. (MV-005)
Warning: PG pin 'U28/VNB' is unconnected. (MV-005)
Information: Message 'MV-005' limit (20) exceeded. Remainder will be suppressed. The limit can be changed with '-max_message_count' option. (MV-079)
Information: Total 44 MV-005 violations. (MV-080)

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 44 warning(s) from check_mv_design. (MV-082)
1
****************************************
Report : check_mv_design
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:33:10 2023
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
Loading cell instances...
Number of Standard Cells: 22
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 6
Number of VDD Vias: 13
Number of VDD Terminals: 4
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 6
Number of VSS Vias: 13
Number of VSS Terminals: 4
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
RM-info: Running report_power ...

RM-info: Reporting design information ...

****************************************
Report : report_utilization
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:33:11 2023
****************************************
Utilization Ratio:			0.5171
Utilization options:
 - Area calculation based on:		site_row of block counter/clock_opt_opto
 - Categories of objects excluded:	hard_macros macro_keepouts soft_macros io_cells hard_blockages 
Total Area:				559.4400
Total Capacity Area:			559.4400
Total Area of cells:			289.3104
Area of excluded objects:
 - hard_macros         :		0.0000
 - macro_keepouts      :		0.0000
 - soft_macros         :		0.0000
 - io_cells            :		0.0000
 - hard_blockages      :		0.0000

Utilization of site-rows with:
 - Site 'unit':				0.5171

0.5171
RM-info: Checking design issues ...

RM-info: Reporting units ...

RM-info: Reporting non-default app option settings ...


Running global router for congestion map ...
Info: Set app option 'route.global.deterministic' to on

Generating Timing information  
Design  Scenario mode_norm.slow.RCmax (Mode mode_norm.slow.RCmax Corner mode_norm.slow.RCmax)
Generating Timing information  ... Done
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 4667 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.timing_driven                                    :	 true                

Begin global routing.
Cell Min-Routing-Layer = li1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand4_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand4_1, pin VNB) on layer pwell. (ZRT-030)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.960 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 6.10 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Read DB] Total (MB): Used   18  Alloctr   19  Proc 4667 
Loading timing information to the router from design
Timing information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,27.84,29.97)
Number of routing layers = 6
layer li1, dir Ver, min width = 0.17, min space = 0.17 pitch = 0.48
layer met1, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.37
layer met2, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.48
layer met3, dir Hor, min width = 0.3, min space = 0.3 pitch = 0.74
layer met4, dir Ver, min width = 0.3, min space = 0.3 pitch = 0.96
layer met5, dir Hor, min width = 1.6, min space = 1.6 pitch = 3.33
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   19  Alloctr   20  Proc 4667 
Net statistics:
Total number of nets     = 34
Number of nets to route  = 30
34 nets are fully connected,
 of which 4 are detail routed and 30 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   19  Alloctr   20  Proc 4667 
Average gCell capacity  2.80	 on layer (1)	 li1
Average gCell capacity  6.43	 on layer (2)	 met1
Average gCell capacity  6.27	 on layer (3)	 met2
Average gCell capacity  4.44	 on layer (4)	 met3
Average gCell capacity  2.67	 on layer (5)	 met4
Average gCell capacity  0.44	 on layer (6)	 met5
Average number of tracks per gCell 6.56	 on layer (1)	 li1
Average number of tracks per gCell 9.11	 on layer (2)	 met1
Average number of tracks per gCell 6.56	 on layer (3)	 met2
Average number of tracks per gCell 4.67	 on layer (4)	 met3
Average number of tracks per gCell 3.33	 on layer (5)	 met4
Average number of tracks per gCell 1.11	 on layer (6)	 met5
Number of gCells = 486
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   19  Alloctr   20  Proc 4667 
Net Count 30, Total HPWL 40 microns
HPWL   0 ~  100 microns: Net Count       30	Total HPWL         40 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL          0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL          0 microns
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   19  Alloctr   20  Proc 4667 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  195  Alloctr  196  Proc 4667 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  195  Alloctr  196  Proc 4667 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (0.62%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (1.23%)
Initial. li1        Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (1.23%)
Initial. met1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
li1      96.3 1.23 0.00 1.23 0.00 0.00 0.00 0.00 0.00 0.00 1.23 0.00 0.00 0.00
met1     55.5 11.1 0.00 14.8 0.00 2.47 8.64 0.00 7.41 0.00 0.00 0.00 0.00 0.00
met2     49.3 22.2 17.2 3.70 3.70 1.23 0.00 2.47 0.00 0.00 0.00 0.00 0.00 0.00
met3     91.3 4.94 0.00 3.70 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met4     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    82.1 6.58 2.88 3.91 0.62 0.62 1.44 0.41 1.23 0.00 0.21 0.00 0.00 0.00


Initial. Total Wire Length = 338.84
Initial. Layer li1 wire length = 10.86
Initial. Layer met1 wire length = 172.60
Initial. Layer met2 wire length = 155.38
Initial. Layer met3 wire length = 0.00
Initial. Layer met4 wire length = 0.00
Initial. Layer met5 wire length = 0.00
Initial. Total Number of Contacts = 122
Initial. Via L1M1_PR count = 73
Initial. Via M1M2_PR count = 49
Initial. Via M2M3_PR count = 0
Initial. Via M3M4_PR count = 0
Initial. Via M4M5_PR count = 0
Initial. completed.

Start GR phase 1
Wed Sep  6 15:33:13 2023
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  195  Alloctr  196  Proc 4667 
Number of partitions: 1 (1 x 1)
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (0.62%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (1.23%)
phase1. li1        Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (1.23%)
phase1. met1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
li1      96.3 1.23 0.00 1.23 0.00 0.00 0.00 0.00 0.00 0.00 1.23 0.00 0.00 0.00
met1     55.5 11.1 0.00 14.8 0.00 2.47 8.64 0.00 7.41 0.00 0.00 0.00 0.00 0.00
met2     49.3 22.2 17.2 3.70 3.70 1.23 0.00 2.47 0.00 0.00 0.00 0.00 0.00 0.00
met3     91.3 4.94 0.00 3.70 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met4     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    82.1 6.58 2.88 3.91 0.62 0.62 1.44 0.41 1.23 0.00 0.21 0.00 0.00 0.00


phase1. Total Wire Length = 338.84
phase1. Layer li1 wire length = 10.86
phase1. Layer met1 wire length = 172.60
phase1. Layer met2 wire length = 155.38
phase1. Layer met3 wire length = 0.00
phase1. Layer met4 wire length = 0.00
phase1. Layer met5 wire length = 0.00
phase1. Total Number of Contacts = 122
phase1. Via L1M1_PR count = 73
phase1. Via M1M2_PR count = 49
phase1. Via M2M3_PR count = 0
phase1. Via M3M4_PR count = 0
phase1. Via M4M5_PR count = 0
phase1. completed.

Start GR phase 2
Wed Sep  6 15:33:13 2023
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  195  Alloctr  196  Proc 4667 
Number of partitions: 1 (1 x 1)
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (0.62%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (1.23%)
phase2. li1        Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (1.23%)
phase2. met1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
li1      96.3 1.23 0.00 1.23 0.00 0.00 0.00 0.00 0.00 0.00 1.23 0.00 0.00 0.00
met1     55.5 13.5 0.00 13.5 0.00 8.64 8.64 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met2     49.3 22.2 17.2 3.70 3.70 1.23 0.00 2.47 0.00 0.00 0.00 0.00 0.00 0.00
met3     91.3 4.94 0.00 3.70 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met4     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    82.1 7.00 2.88 3.70 0.62 1.65 1.44 0.41 0.00 0.00 0.21 0.00 0.00 0.00


phase2. Total Wire Length = 338.84
phase2. Layer li1 wire length = 10.86
phase2. Layer met1 wire length = 172.60
phase2. Layer met2 wire length = 155.38
phase2. Layer met3 wire length = 0.00
phase2. Layer met4 wire length = 0.00
phase2. Layer met5 wire length = 0.00
phase2. Total Number of Contacts = 122
phase2. Via L1M1_PR count = 73
phase2. Via M1M2_PR count = 49
phase2. Via M2M3_PR count = 0
phase2. Via M3M4_PR count = 0
phase2. Via M4M5_PR count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  176  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  195  Alloctr  196  Proc 4667 
Number of partitions: 1 (1 x 1)

Congestion utilization per direction:
Average vertical track utilization   =  7.99 %
Peak    vertical track utilization   = 50.00 %
Average horizontal track utilization = 12.54 %
Peak    horizontal track utilization = 50.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  195  Alloctr  196  Proc 4667 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  188  Alloctr  188  Proc    0 
[GR: Done] Total (MB): Used  195  Alloctr  196  Proc 4667 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used  -10  Alloctr  -11  Proc    0 
[DBOUT] Total (MB): Used   36  Alloctr   37  Proc 4667 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc    0 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 4667 

****************************************
Report : congestion
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:33:13 2023
****************************************

Layer     |    overflow     |              # GRCs has
Name      |  total  |  max  | overflow (%)      | max overflow
---------------------------------------------------------------
li1       |       1 |     1 |       1  ( 1.23%) |       1
met1      |       0 |     0 |       0  ( 0.00%) |       0
met2      |       0 |     0 |       0  ( 0.00%) |       0
met3      |       0 |     0 |       0  ( 0.00%) |       0
met4      |       0 |     0 |       0  ( 0.00%) |       0
met5      |       0 |     0 |       0  ( 0.00%) |       0
---------------------------------------------------------------
Both Dirs |       1 |     1 |       1  ( 0.62%) |       1
H routing |       0 |     0 |       0  ( 0.00%) |       0
V routing |       1 |     1 |       1  ( 1.23%) |       1

1
To restart the GUI, type 'gui_start'.
RM-info: Completed script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

print_message_info -ids * -summary

Id             Severity         Limit    Occurrences   Suppressed
--------------------------------------------------------------------
CMD-105         Warning             0              1            0
CTS-038         Warning             0              1            0
CTS-101     Information             0              1            0
CTS-103     Information             0              1            0
CTS-107     Information             0              1            0
CTS-956         Warning             0              3            0
FILE-007    Information             0              2            0
FLW-2892        Warning             0              2            0
FLW-8000    Information             0              4            0
FLW-8001    Information             0              4            0
FLW-8100    Information             0              8            0
LNK-040     Information             0              1            0
MSG-3401    Information             0              2            1
MV-005          Warning             0             20            0
MV-079      Information             0              1            0
MV-080      Information             0              1            0
MV-082      Information             0              3            0
NDM-099     Information             0              1            0
NEX-011     Information             0              5            0
NEX-012     Information             0              3            0
NEX-017     Information             0             10            0
NEX-022     Information             0              6            0
NEX-024     Information             0              7            0
OPT-055     Information             0              1            0
OPT-070         Warning             0              3            0
PLACE-027   Information             0              2            0
PLACE-030   Information             0              1            0
PLACE-098   Information             0              2            0
POW-005     Information            10              1            0
POW-009         Warning            10              2            0
POW-024     Information            10              2            0
POW-052     Information            10              2            0
PVT-032     Information             0              4            0
TIM-050     Information             0              5            0
TIM-111     Information             0              6            0
TIM-112     Information             0              6            0
TIM-119     Information             0              2            0
TIM-120     Information             0              2            0
TIM-123     Information             0              5            0
TIM-125     Information             0              7            0
TIM-126     Information             0              6            0
TIM-127     Information             0              6            0
UIC-058         Warning             0              6            0
UNDO-016    Information             0              1            0
ZRT-026         Warning             0              9            0
ZRT-030         Warning             0            198            0
ZRT-309         Warning             0              1            0
ZRT-444     Information             0              6            0
ZRT-574     Information             0              3            0
ZRT-608     Information             0              3            0
ZRT-613     Information             0              5            0
ZRT-703     Information             0              9            0
ZRT-706     Information             0              9            0
ZRT-707     Information             0              9            0

Diagnostics summary: 240 warnings, 166 informationals
echo [exec date +%s] > clock_opt_opto 
exit
Maximum memory usage for this session: 1670.40 MB
Maximum memory usage for this session including child processes: 1670.40 MB
CPU usage for this session:     74 seconds (  0.02 hours)
Elapsed time for this session:     85 seconds (  0.02 hours)
Thank you for using IC Compiler II.
date +%s > route_auto.begin
icc2_shell  -f ./rm_icc2_pnr_scripts/route_auto.tcl | tee -i logs_icc2/route_auto.log



                              IC Compiler II (TM)

                Version S-2021.06-SP3 for linux64 - Oct 12, 2021
  This release has significant feature enhancements. Please review the Release
                       Notes associated with this release.

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
 
##########################################################################################
# Tool: IC Compiler II
# Script: route_auto.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_pnr_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_setup/icc2_pnr_setup.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: icc2_pnr_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_common_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_setup/icc2_common_setup.tcl

set TECH_HOME "/mnt/coe/workspace/ece/ece720-common/tech"
set DCRM_RESULTS_DIR "../dcrm/results"
##########################################################################################
# Tool: IC Compiler II
# Script: icc2_common_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
##########################################################################################
## Required variables
## These variables must be correctly filled in for the flow to run properly
##########################################################################################
set DESIGN_NAME 		"counter" ;# Required; name of the design to be worked on; also used as the block name when scripts save or copy a block
set LIBRARY_SUFFIX		"" ;# Suffix for the design library name ; default is unspecified   
set DESIGN_LIBRARY 		"${DESIGN_NAME}${LIBRARY_SUFFIX}" ;# Name of the design library; default is ${DESIGN_NAME}${LIBRARY_SUFFIX}
set REFERENCE_LIBRARY 		"${TECH_HOME}/google/icc2libprep/sky130_fd_sc_hs/icc2_cell_lib/sky130_fd_sc_hs.ndm"	;# Required; a list of reference libraries for the design library.
;#	for library configuration flow (LIBRARY_CONFIGURATION_FLOW set to true below): 
;#		- specify the list of physical source files to be used for library configuration during create_lib
;# 	for hierarchical designs using bottom-up flows: include subblock design libraries in the list;
;# 	for hierarchical designs using ETMs: include the ETM library in the list.
;# 		- If unpack_rm_dirs.pl is used to create dir structures for hierarchical designs, 
;#		  in order to transition between hierarchical DP and hierarchical PNR flows properly, 
;#		  absolute paths are a requirement.
set COMPRESS_LIBS               "false" ;# Save libs as compressed NDM; only used in DP.
set VERILOG_NETLIST_FILES	"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.v"	;# Verilog netlist files;
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set UPF_FILE 			""	;# A UPF file
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#          for hierarchical designs using ETMs, load the block upf file
;#          for each sub-block linked to ETM, include the following line in the UPF_FILE 
;#              load_upf block.upf -scope block_instance_name
set UPF_SUPPLEMENTAL_FILE	""      ;# The supplemental UPF file. Only needed if you are running golden UPF flow, in which case, you need both UPF_FILE and this.
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#	    If UPF_SUPPLEMENTAL_FILE is specified, scripts assume golden UPF flow. load_upf and save_upf commands will be different.	
set TCL_PARASITIC_SETUP_FILE	""	;# Specify a Tcl script to read in your TLU+ files by using the read_parasitic_tech command;
;# refer to the example in templates/init_design.read_parasitic_tech_example.tcl 
set TCL_MCMM_SETUP_FILE		"${DCRM_RESULTS_DIR}/ICC2_files/${DESIGN_NAME}.MCMM/top.tcl"	;# Specify a Tcl script to create your corners, modes, scenarios and load respective constraints;
;# two examples are provided in templates/: 
;# init_design.mcmm_example.explicit.tcl: provide mode, corner, and scenario constraints; create modes, corners, 
;# and scenarios; source mode, corner, and scenario constraints, respectively 
;# init_design.mcmm_example.auto_expanded.tcl: provide constraints for the scenarios; create modes, corners, 
;# and scenarios; source scenario constraints which are then expanded to associated modes and corners
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set TECH_FILE 			"${TECH_HOME}/google/milkyway/sky130_fd_sc_hs/sky130_fd_sc_hs.tf" 	;# A technology file; TECH_FILE and TECH_LIB are mutually exclusive ways to specify technology information; 
;# TECH_FILE is recommended, although TECH_LIB is also supported in ICC2 RM. 
set TECH_LIB			""	;# Specify the reference library to be used as a dedicated technology library;
;# as a best practice, please list it as the first library in the REFERENCE_LIBRARY list 
set TECH_LIB_INCLUDES_TECH_SETUP_INFO true 
;# Indicate whether TECH_LIB contains technology setup information such as routing layer direction, offset, 
;# site default, and site symmetry, etc. TECH_LIB may contain this information if loaded during library prep.
;# true|false; this variable is associated with TECH_LIB. 
set TCL_TECH_SETUP_FILE		"init_design.tech_setup.tcl"
;# Specify a TCL script for setting routing layer direction, offset, site default, and site symmetry list, etc.
;# init_design.tech_setup.tcl is the default. Use it as a template or provide your own script.
;# This script will only get sourced if the following conditions are met: 
;# (1) TECH_FILE is specified (2) TECH_LIB is specified && TECH_LIB_INCLUDES_TECH_SETUP_INFO is false 
set ROUTING_LAYER_DIRECTION_OFFSET_LIST "   {li1 vertical 0.0}   {met1 horizontal 0.0}   {met2 vertical 0.0}   {met3 horizontal 0.0}   {met4 vertical 0.0}   {met5 horizontal 0.0} "
;# Specify the routing layers as well as their direction and offset in a list of space delimited pairs;
;# This variable should be defined for all metal routing layers in technology file;
;# Syntax is "{metal_layer_1 direction offset} {metal_layer_2 direction offset} ...";
;# It is required to at least specify metal layers and directions. Offsets are optional. 
;# Example1 is with offsets specified: "{M1 vertical 0.2} {M2 horizontal 0.0} {M3 vertical 0.2}"
;# Example2 is without offsets specified: "{M1 vertical} {M2 horizontal} {M3 vertical}"
##########################################################################################
## Optional variables
## Specify these variables if the corresponding functions are desired 
##########################################################################################
set DESIGN_LIBRARY_SCALE_FACTOR	"1000"	;# Specify the length precision for the library. Length precision for the design
;# library and its ref libraries must be identical. Tool default is 10000, which
;# implies one unit is one Angstrom or 0.1nm.
set UPF_UPDATE_SUPPLY_SET_FILE	""	;# A UPF file to resolve UPF supply sets
set DEF_FLOORPLAN_FILES		""	;# DEF files which contain the floorplan information;
;# 	for DP: not required
;# 	for PNR: required if INIT_DESIGN_INPUT = ASCII in icc2_pnr_setup.tcl and neither TCL_FLOORPLAN_FILE or 
;#		 initialize_floorplan is used; DEF_FLOORPLAN_FILES and TCL_FLOORPLAN_FILE are mutually exclusive;
;# 	         not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM
set DEF_SCAN_FILE		"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.scandef"	;# A scan DEF file for scan chain information;
;# 	for PNR: not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM, as SCANDEF is expected to be loaded already
set DEF_SITE_NAME_PAIRS		{}	;# A list of site name pairs for read_def -convert; 
;# specify site name pairs with from_site first followed by to_site;
;# Example: set DEF_SITE_NAME_PAIRS {{from_site_1 to_site_1} {from_site_2 to_site_2}} 	
set SITE_DEFAULT		""	;# Specify the default site name if there are multiple site defs in the technology file;
;# this is to be used by initialize_floorplan command; example: set SITE_DEFAULT "unit";
;# this is applied in the init_design.tech_setup.tcl script 
set SITE_SYMMETRY_LIST	""		;# Specify a list of site def and its symmetry value;
;# this is to be used by read_def or initialize_floorplan command to control the site symmetry;
;# example: set SITE_SYMMETRY_LIST "{unit Y} {unit1 Y}"; this is applied in the init_design.tech_setup.tcl script 
set MIN_ROUTING_LAYER		"li1"	;# Min routing layer name; normally should be specified; otherwise tool can use all metal layers
set MAX_ROUTING_LAYER "met5" ;
set LIBRARY_CONFIGURATION_FLOW	false	;# Set it to true enables library configuration flow which calls the library manager under the hood to generate .nlibs, 
;# save them to disk, and automatically link them to the design.
;# Requires LINK_LIBRARY to be specified with .db files and REFERENCE_LIBRARY to be specified with physical
;# source files for the library configuration flow. Also search_path (in icc2_pnr_setup.tcl) should include paths 
;# to these .db and physical source files.
set LINK_LIBRARY		""	;# Specify .db files;
;# 	for running VC-LP (vc_lp.tcl) and Formality (fm.tcl): required
;# 	for ICC-II without LIBRARY_CONFIGURATION_FLOW enabled: not required
;#	for ICC-II with LIBRARY_CONFIGURATION_FLOW enabled: required; 
;#      	- the .db files specified will be used for the library configuration under the hood during create_lib 
##########################################################################################
## Variables related to flow controls of flat PNR, hierarchical PNR and transition with DP
##########################################################################################
set DESIGN_STYLE		"flat"	;# Specify the design style; flat|hier; default is flat; 
;# specify flat for a totally flat flow (flat PNR for short) and 
;# specify hier for a hierarchical flow (hier PNR for short);
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: this should set to flat (default)
;#	for DP: not used 
set PHYSICAL_HIERARCHY_LEVEL	"" 	;# Specify the current level of hierarchy for the hierarchical PNR flow; top|intermediate|bottom;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
set RELEASE_DIR_DP		"" 	;# Specify the release directory of DP RM; 
;# this is where init_design.tcl of PNR flow gets DP RM released libraries;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: required if INIT_DESIGN_INPUT = DP_RM_NDM, as init_design.tcl needs to know where DP RM libraries are
;#	for DP: not used 
set RELEASE_LABEL_NAME_DP 	"for_pnr"	
;# Specify the label name of the block in the DP RM released library;
;# this is the label name which init_design.tcl of PNR flow will open. 
set RELEASE_DIR_PNR		"" 	;# Specify the release directory of PNR RM; 
;# this is where the init_design.tcl of hierarchical PNR flow gets the sub-block libraries;	
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
##########################################################################################
## Variables related to REDHAWK ANALYSIS FUSION
##########################################################################################
set REDHAWK_SEARCH_PATH		"" 	;# Required. Search path to the NDM, reference libraries, and etc.
puts "RM-info : Completed script [info script]\n"
RM-info : Completed script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_setup/icc2_common_setup.tcl

########################################################################################## 
## Variables for init_design inputs (used by init_design.tcl)
##########################################################################################
set INIT_DESIGN_INPUT 		"ASCII"	;# Specify one of the 3 options: ASCII | DC_ASCII | DP_RM_NDM; default is ASCII.
;# 1.ASCII: assumes all design input files are ASCII and will read them in individually.
;# 2.DC_ASCII: for design transfer from DC using the write_icc2_files command;
;#   sources ${DCRM_RESULTS_DIR}/${DCRM_FINAL_DESIGN_ICC2}/${DESIGN_NAME}.icc2_script.tcl;
;#   you can change the default of DC_RESULTS_DIR and DCRM_FINAL_DESIGN_ICC2 below;
;#   commonly used in combination with SPG flow (set PLACE_OPT_SPG_FLOW true below)  
;# 3.DP_RM_NDM: if ICC2-DP-RM is completed, you can take its NDM outputs and skip the design creation steps;
;#   for PNR flat (DESIGN_STYLE set to flat), script copies the design library from ICC2-DP-RM release 
;#   area (specified by RELEASE_DIR_DP) and opens design;    
;#   for PNR hier flow (DESIGN_STYLE set to hier), script will either copy design library 
;#   from ICC2-DP-RM release area or in addition to that, copy design library of the child blocks from PNR
;#   release area (specified by RELEASE_DIR_PNR), and then open design.
#set DCRM_RESULTS_DIR  		"./results" ;# used by DC_ASCII to specify DC-RM output directory. Default is results.   
;# (Rhett Davis) Moved this variable to icc2_common_setup.tcl for use with DP flow
set DCRM_FINAL_DESIGN_ICC2 	"ICC2_files" ;# output directory name generated by DC-RM's write_icc2_files command;
;# only valid if you specify DC_ASCII for INIT_DESIGN_INPUT;
;# The directory contains verilog, floorplan, scenario settings, and constraints from DC
;# in a format that IC Compiler II can source.    
set POCV_CORNER_FILE_MAPPING_LIST 	"" ;# a list of corner and its associated POCV file in pairs, as POCV is corner dependant;
;# same corner can have multiple corresponding files;
;# example: set POCV_CORNER_FILE_MAPPING_LIST "{corner1 file1a} {corner1 file1b} {corner2 file2}";
;# in the example, file1a and file1b will be loaded for corner1, file2 will be loaded for corner2.
;# Note: POCV_CORNER_FILE_MAPPING_LIST will take precedence if AOCV_CORNER_TABLE_MAPPING_LIST is also specified
set AOCV_CORNER_TABLE_MAPPING_LIST 	"" ;# a list of corner and its associated AOCV table in pairs, as AOCV is corner dependant;
;# same corner can have multiple corresponding tables;
;# example: set AOCV_CORNER_TABLE_MAPPING_LIST "{corner1 table1a} {corner1 table1b} {corner2 table2}";
;# in the example, table1a and table1b will be loaded for corner1, table2 will be loaded for corner2.
set TCL_PAD_CONSTRAINTS_FILE		"" ;# a Tcl script for your pad constraint commands used by place_io of 
;# templates/init_design.flat_design_planning_example.tcl sourced by init_design.tcl
set TCL_MV_SETUP_FILE			"" ;# a Tcl script placeholder for your MV setup commands,such as create_voltage_area, 
;# placement bound, power switch creation and level shifter insertion, etc;
;# refer to templates/init_design.power_switch_example.tcl for sample commands   
set TCL_PG_CREATION_FILE		"" ;# a Tcl script placeholder for your power ground network creation commands,
;# such as create_pg*, set_pg_strategy, compile_pg, etc;
set TCL_FLOORPLAN_FILE			"rm_setup/floorplan.tcl" ;# Tcl floorplan file written by the write_floorplan command; for example, floorplan/floorplan.tcl;
;# TCL_FLOORPLAN_FILE and DEF_FLOORPLAN_FILES are mutually exclusive; please specify only one of them;
;# Not effective if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
;# The write_floorplan command writes a floorplan.tcl Tcl script and a floorplan.def DEF file;
;# reading floorplan.tcl alone can restore the entire floorplan - refer to write_floorplan man for more details  
set TCL_ADDITIONAL_FLOORPLAN_FILE 	"" ;# a supplementary Tcl constraint file; sourced after DEF_FLOORPLAN_FILE or TCL_FLOORPLAN_FILE is read, 
;# or initialize_floorplan is done; can be used to cover additional floorplan constructs, 
;# such as bounds, pin guides, or route guides, etc; not valid if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
set TCL_USER_INIT_DESIGN_POST_SCRIPT ""	;# An optional Tcl file to be sourced at the very end of init_design.tcl before save_block.
########################################################################################## 
## Variables for constraints or settings that impact multiple steps (used across flow)
##########################################################################################
set TCL_PLACEMENT_SPACING_LABEL_RULE_FILE "" ;# A file to specify your placement spacing labels and rules.
;# Example : set_placement_spacing_label -name X -side both -lib_cells [get_lib_cells -of [get_cells]]
;# Example : set_placement_spacing_rule -labels {X SNPS_BOUNDARY} {0 1}
set SAIF_FILE				"" ;# Specify a SAIF file for accurate power computation for features such as
;# total power (opt.power.mode set to total) and enhanced low power placement (place.coarse.enhanced_low_power_effort).
;# sourced at the beginning of place_opt.tcl
set SAIF_FILE_POWER_SCENARIO		"" ;# SAIF_FILE related; specify a power scenario where the SAIF is to be applied
set SAIF_FILE_SOURCE_INSTANCE		"" ;# SAIF_FILE related; name of the instance of the current design as it appears in SAIF file.
set SAIF_FILE_TARGET_INSTANCE		"" ;# SAIF_FILE related; name of the target instance on which activity is to be annotated.
set OPTIMIZATION_FREEZE_PORT_LIST 	"" ;# List of cells (for ex, clock gen modules, or customized logics that should not be touched) to which freeze_clock_ports 
;# and freeze_data_ports attribute will be set to prevent optimization from modifying their port signature; 
;# especially useful if you do formal verification by modules. 
;# Sets opt.dft.hier_preservation to true and runs set_freeze_port -all on the specified cells.
set TCL_USER_CONNECT_PG_NET_SCRIPT ""	;# An optional Tcl file for customized connect_pg_net command and options, such as for bias pins of cells added by opto;
;# sourced by all the main scripts prior to the save_block command
# ---------------------------------
# Lib cell purpose restrictions
# ---------------------------------
set TCL_LIB_CELL_PURPOSE_FILE 		"set_lib_cell_purpose.tcl" ;# A Tcl file which applies lib cell purpose related restrictions;
;# You can specify it with your own customized script	
;# RM default is set_lib_cell_purpose.tcl which includes the following restrictions, each controlled by
;# an individual variable : dont use cells (TCL_LIB_CELL_DONT_USE_FILE), tie cells (TIE_LIB_CELL_PATTERN_LIST), 
;# hold fixing (HOLD_FIX_LIB_CELL_PATTERN_LIST), CTS (CTS_LIB_CELL_PATTERN_LIST) and CTS-exclusive cells (CTS_ONLY_LIB_CELL_PATTERN_LIST). 
## The following 5 *_LIB_CELL_* variables are only applicable if set_lib_cell_purpose.tcl is used for lib cell purpose restrictions.
#  If you do not plan to use set_lib_cell_purpose.tcl, specify TCL_LIB_CELL_PURPOSE_FILE with your own file and you don't have to specify the following variables.
set TCL_LIB_CELL_DONT_USE_FILE 		"" ;# A Tcl file for customized don't use ("set_lib_cell_purpose -exclude <purpose>" commands).
;# The file is to be sourced in set_lib_cell_purpose.tcl, which is the default script for handling lib cell 
;# purpose restrictions specified by the variable TCL_LIB_CELL_PURPOSE_FILE above.
;# It only takes effect if TCL_LIB_CELL_PURPOSE_FILE is set to the default value set_lib_cell_purpose.tcl
set TIE_LIB_CELL_PATTERN_LIST 		"" ;# A list of TIE lib cell patterns to be included for optimization;
;# Example : set TIE_LIB_CELL_PATTERN_LIST "*/TIE* */ttt*"
set HOLD_FIX_LIB_CELL_PATTERN_LIST 	"" ;# A list of hold time fixing lib cell patterns to be included only for hold
set CTS_LIB_CELL_PATTERN_LIST 		"" ;# List of CTS lib cell patterns to be used by CTS; 
;# please include repeaters, always-on repeaters (for MV-CTS), 
;# and gates (for sizing pre-existing gates)/always-on buffers;
;# Please also include flops as CCD can size flops to improve timing.
;# example : set CTS_LIB_CELL_PATTERN_LIST "*/NBUF* */AOBUF* */AOINV* */SDFF*"
set CTS_ONLY_LIB_CELL_PATTERN_LIST 	"" ;# List of CTS lib cell patterns to be used by CTS "exclusively", such as clock specific
;# buffers and inverters. Please be aware that these cells will be applied with only cts 
;# purpose and nothing else. If you want to use these lib cells for other purposes, 
;# such as optimization and hold, specify them in CTS_LIB_CELL_PATTERN_LIST instead
# ---------------------------------
# Clock NDR
# ---------------------------------
set TCL_CTS_NDR_RULE_FILE 		"cts_ndr.tcl" ;# Specify a script for clock NDR creation and association, to be sourced at place_opt
;# By default the variable is set to cts_ndr.tcl, which is an RM provided example.
;# Important: to use the example script, you must also specify CTS_NDR_RULE_NAME, CTS_INTERNAL_NDR_RULE_NAME,
;# or CTS_LEAF_NDR_RULE_NAME (see below for details), otherwise the script won't do anything.
## Note: the CTS_*NDR* variables below are only applicable if TCL_CTS_NDR_RULE_FILE is set to the RM provided example script. 
## If you specify your own script for TCL_CTS_NDR_RULE_FILE, variables below will not be used.
## For root clock nets
set CTS_NDR_RULE_NAME			"" ;# Specify a clock NDR rule for root nets;
;# required for the example script to work on the root and internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_NDR_SHIELDING_LAYER_WIDTH_LIST 	"" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_SHIELDING_LAYER_SPACING_LIST "" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_MIN_ROUTING_LAYER		"" ;# Min routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied. 
set CTS_NDR_MAX_ROUTING_LAYER		"" ;# Max routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied.
## For internal clock nets (by default same values as with the root clock nets)
set CTS_INTERNAL_NDR_RULE_NAME		"$CTS_NDR_RULE_NAME" ;# Specify a clock NDR rule for internal nets; default is same as CTS_NDR_RULE_NAME;
;# required for the example script to work on the internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_INTERNAL_NDR_SHIELDING_LAYER_WIDTH_LIST "$CTS_NDR_SHIELDING_LAYER_WIDTH_LIST" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_SHIELDING_LAYER_SPACING_LIST "$CTS_NDR_SHIELDING_LAYER_SPACING_LIST" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_MIN_ROUTING_LAYER "$CTS_NDR_MIN_ROUTING_LAYER" ;# Min routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied. 
set CTS_INTERNAL_NDR_MAX_ROUTING_LAYER "$CTS_NDR_MAX_ROUTING_LAYER" ;# Max routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied.
## For leaf clock nets
set CTS_LEAF_NDR_RULE_NAME 		"" ;# Specify rm_leaf as the predefined rule for the example script to prepare a default rule for leaf nets
set CTS_LEAF_NDR_MIN_ROUTING_LAYER 	$CTS_NDR_MIN_ROUTING_LAYER ;# Min routing layer for set_clock_routing_rules to which rm_leaf is applied.
set CTS_LEAF_NDR_MAX_ROUTING_LAYER 	$CTS_NDR_MAX_ROUTING_LAYER ;# Max routing layer for set_clock_routing_rules to which rm_leaf is applied.
# ---------------------------------
# Preroute optimizations
# ---------------------------------
set PREROUTE_PLACEMENT_MAX_DENSITY	"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# If specified, sets place.coarse.max_density to limit local density to be less than the value.
;# if unspecified, place.coarse.max_density remains at tool default 0; 
;# now if $PREROUTE_PLACEMENT_AUTO_DENSITY is also true, tool will auto determine a appropriate value; 
;# while if $PREROUTE_PLACEMENT_AUTO_DENSITY is false, tool will try to spread cells evenly
set PREROUTE_PLACEMENT_MAX_UTIL		"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;
;# sets place.coarse.congestion_driven_max_util to control how densely the tool can pack cells in uncongested 
;# regions, in order to remove congestion in congested regions
;# if unspecified, place.coarse.congestion_driven_max_util remains at tool default 0.93
set PREROUTE_PLACEMENT_AUTO_DENSITY	true ;# true|false; tool default true; optional in RM to set it to false if you want to disable the feature; 
;# sets place.coarse.auto_density_control to control coarse placement automatic density control;
;# if you do not specify either of the above two settings (max density and max util) and keep the tool defaults, 
;# the automatic density control selects the value for max density and max util based on the design stage;
;# message PLACE-027 is issued to report the chosen settings
set PREROUTE_PLACEMENT_ENHANCED_AUTO_DENSITY false ;# false|true, tool default false; optional in RM;
;# sets place.coarse.enhanced_auto_density_control;
;# automaticlly selects max density based on the design stage as well as design utilization;
;# automatically selects max util based on the design stage as well as design tchnology
set PREROUTE_PLACEMENT_TARGET_ROUTING_DENSITY "" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# sets place.coarse.target_routing_density to control target routing density for congestion-driven placement; 
;# if left unspecified, place.coarse.target_routing_density remains at tool default 0 
set PREROUTE_PLACEMENT_PIN_DENSITY_AWARE false ;# false|true; tool default false; optional in RM;
;# sets app option place.coarse.pin_density_aware to control maximum local pin density;
set PREROUTE_NDR_OPTIMIZATION 		false ;# false|true, tool default false; optional in RM;
;# sets place_opt/clock_opt.flow.optimize_ndrs to true enables NDR optimization
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase; 
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
########################################################################################## 
## Variables for the place_opt step (used by place_opt.tcl and settings.place_opt.tcl)
##########################################################################################
set PLACE_OPT_ACTIVE_SCENARIO_LIST	"" ;# A subset of scenarios to be made active during place_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
;# include CTS scenarios if you are enabling CTS related features during place_opt,
;# such as PLACE_OPT_OPTIMIZE_ICGS, PLACE_OPT_TRIAL_CTS, or PLACE_OPT_MSCTS
set PLACE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by place_opt; default "" which means no user prefix
set TCL_USER_PLACE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced before place_opt.
set TCL_USER_PLACE_OPT_SCRIPT 		"" ;# An optional Tcl file for place_opt.tcl to replace pre-existing place_opt commands.
set TCL_USER_PLACE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced after place_opt.
set PLACE_OPT_SPG_FLOW 			false ;# false|true; RM default false; set it to true to enable SPG input handling flow in place_opt.tcl;
;# which skips the first pass of the two-pass placement;
;# recommended to go with DC-ASCII inputs (set INIT_DESIGN_INPUT DC_ASCII)
set PLACE_OPT_TRIAL_CTS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.trial_clock_tree to enables early clock tree synthesis;
;# useful for low power placement and ICG optimization flow (PLACE_OPT_OPTIMIZE_ICGS). 
;# Propagated clocks will be used through-out place_opt flow.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, trial CTS will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_TRIAL_CTS. So you don't have to manually enable it.
set PLACE_OPT_OPTIMIZE_ICGS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.optimize_icgs for place_opt to run automatic ICG optimization that performs trial CTS, 
;# timing-aware ICG splitting and clock-aware placement for critical enable paths.
;# The aggressiveness of splitting can be controlled by the PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE. 
set PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE "" ;# specify a value between 0 and 1; default unspecified; 
;# sets place_opt.flow.optimize_icgs_critical_range to the value specified; tool default is 0.75.
;# When set to X, only ICGs enable slack within {EN_WNS, EN_WNS*(1-X)} will be considered for splitting;
;# for example, 0.75 means only ICG with enable pin violations between 1*EN_WNS and 0.25*EN_WNS will be split,
;# while the ICG enable slack below 0.25*EN_WNS will be skipped. Larger value means more splitting. 
set PLACE_OPT_MERGE_ICGS		true ;# false|true; tool default true; optional in RM to set it to false;
;# sets place_opt.flow.merge_clock_gates to control whether the OBD ICG merging is enabled or not;
;# when set to true, ICG merging (merge_clock_gates) runs internally inside place_opt as a first step in initial_place stage;
set PLACE_OPT_ICG_AUTO_BOUND		false ;# false|true; tool default false; optional in RM;
;# sets place.coarse.icg_auto_bound to enable use of automatically created group bounds
set PLACE_OPT_CLOCK_AWARE_PLACEMENT	false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.clock_aware_placement to guide placement with ICG's enable timing criticality; 
;# place_opt will try to improve ICG enable timing by placing the timing critical ICGs and their fanout cells 
;# at better locations for ICG enable paths.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, clock-aware placement will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_CLOCK_AWARE_PLACEMENT. So you don't have to manually enable it.
set PLACE_OPT_MSCTS			false ;# false|true; enables MSCTS (regular) at place_opt step; requires TCL_REGULAR_MSCTS_FILE to be specified;
;# It runs in two parts: first part runs at place_opt step to source TCL_REGULAR_MSCTS_FILE;
;# second part runs at clock_opt_cts step, skips TCL_REGULAR_MSCTS_FILE, propagates clocks, and runs mesh simulation;
;# By default, the features runs in ideal clock mode. However if if PLACE_OPT_OPTIMIZE_ICGS or PLACE_OPT_TRIAL_CTS 
;# are also enabled, then propagated clocks will be used during the place_opt step;
;# If set to false (RM default), RM runs MSCTS only at clock_opt_cts step.
set PLACE_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for place_opt MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS. Only valid if PLACE_OPT_MSCTS is set to true
set TCL_USER_SPARE_CELL_PRE_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced before place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_USER_SPARE_CELL_POST_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced after place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_NON_CLOCK_NDR_RULES_FILE 	"" ;# Specify a NDR rules file for signal nets (Clock NDR rules are specified by CTS_NDR_* variables above)
set PLACE_OPT_MULTIBIT_BANKING 		false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_banking to enable multibit banking during place_opt;
;# takes effect during place_opt initial_opto 
set PLACE_OPT_MULTIBIT_DEBANKING 	false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_debanking to enables multibit debanking during place_opt;
;# takes effect during place_opt final_opto
########################################################################################## 
## Variables for the clock_opt step 
## (used by settings.clock_opt_cts.tcl, clock_opt_cts.tcl, and clock_opt_opto.tcl)
##########################################################################################
set CLOCK_OPT_CTS_ACTIVE_SCENARIO_LIST  "" ;# A subset of scenarios to be made active during clock_opt_cts step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_CTS_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt build_clock; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_CTS_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced after clock_opt.
set CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST "" ;# A subset of scenarios to be made active during clock_opt_opto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_OPTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt final_opto; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_OPTO_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT "" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced after clock_opt.
set CLOCK_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS.
set TCL_REGULAR_MSCTS_FILE		"" ;# Specify a Tcl script for regular multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "place_opt" if PLACE_OPT_MSCTS is true in place_opt.tcl
;# and before "clock_opt -from build_clock -to route_clock" command in clock_opt_cts.tcl
;# RM provided script: mscts.regular.tcl
set TCL_STRUCTURAL_MSCTS_FILE		"" ;# Specify a Tcl script for structural multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "clock_opt -from build_clock -to route_clock" command
;# in clock_opt_cts.tcl;
;# RM provided script: mscts.structural.tcl
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
set CLOCK_OPT_OPTO_CTO 			false ;# Default false; enables post-route clock tree optimization in clock_opt_opto.tcl
set CLOCK_OPT_OPTO_CTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by CTO; default "" which means no user prefix
########################################################################################## 
## Variables for route_auto and route_opt related settings 
## (Used by settings.route_auto.tcl, settings.route_opt.tcl, route_auto.tcl, and route_opt.tcl)
##########################################################################################
set ROUTE_AUTO_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_auto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_AUTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created suring route_auto; default "" which means no user prefix
set TCL_USER_ROUTE_AUTO_PRE_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced before route_auto.
set TCL_USER_ROUTE_AUTO_SCRIPT 		"" ;# An optional Tcl file for route_auto.tcl to replace pre-existing routing commands.
set TCL_USER_ROUTE_AUTO_POST_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced after route_auto.
set ROUTE_OPT_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created during route_opt; default "" which means no user prefix
set TCL_USER_ROUTE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced before route_opt.
set TCL_USER_ROUTE_OPT_SCRIPT 		"" ;# An optional Tcl file for route_opt.tcl to replace pre-existing route_opt commands.
set TCL_USER_ROUTE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced after route_opt.
set CLOCK_OPT_GLOBAL_ROUTE_OPT		false ;# false|true; tool default false; optional in RM; 
;# enables Global Route Based Optimization by setting clock_opt.flow.enable_global_route_opt 
;# and route_opt.flow.enable_power to true, sources routing settings, and runs clock_opt -from global_route_opt;
;# this feature is added to route_auto.tcl; if enabled, it replaces route_global command;
set ROUTE_AUTO_USE_SINGLE_COMMAND	false ;# false|true; runs route_auto command instead of atomic commands (route_global+route_track+route_detail with update_timing in between)
set REDUNDANT_VIA_INSERTION		false ;# false|true; tool default false; optional in RM; enables redundant via insertion for post-route;
;# if you choose ESTABLISHED for TECHNOLOGY_NODE on RMgen download page,
;# RM is set up to run concurrent redundant via insertion during route_auto and route_opt
;# otherwise, RM is set up to reserve space and run standalone add_redundant_vias after route_auto and route_opt  
set TCL_USER_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC-II via mapping file required for redundant via insertion; 
;# the file should include add_via_mapping commands.   
set TCL_USER_ICC_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC style via mapping file required for redundant via insertion; 
;# the file should include define_zrt_redundant_vias commands.
;# This variable is mutually exclusive with TCL_USER_REDUNDANT_VIA_MAPPING_FILE
set ROUTE_AUTO_ANTENNA_FIXING		false ;# false|true; tool default false; optional in RM;
;# set true to enable route.detail.hop_layers_to_fix_antenna and source TCL_ANTENNA_RULE_FILE in route_auto.tcl 
;# to fix Antenna violations.
set TCL_ANTENNA_RULE_FILE	""	;# Antenna rule file; required if ROUTE_AUTO_ANTENNA_FIXING is set to true.
set ROUTE_AUTO_CREATE_SHIELDS 		"none" ;# none|before_route_auto|after_route_auto; default is none; optional in RM;
;# choose to create shields before or after route_auto; all nets with shielding rules will be shielded	
set ROUTE_OPT_PT_DELAY_CALCULATION_WITH_PBA false ;# Default false; sets time.pba_optimization_mode to path to enable PBA during second route_opt;
set ROUTE_OPT_STARRC_CONFIG_FILE ""	;# Specify the configuration file for StarRC in-design extraction for the second route_opt in route_opt.tcl;
;# required; refer to templates/route_opt.starrc_config_example.txt as an example
set ROUTE_OPT_RESHIELD 			"after_route_opt" ;# none|after_route_opt|incremental; default is after_route_opt; 
;# set after_route_opt to reshield nets after route_opt is done with create_shield command; 
;# set incremental to trigger reshield during all route_opt eco route sessions with an app option; 
;# note that ROUTE_OPT_RESHIELD only works if ROUTE_AUTO_CREATE_SHIELDS is set to a value other than none
set ROUTE_OPT_CTO 			"auto" ;# auto|always_on|always_off; tool default auto; RM default auto;
;# sets route_opt.flow.enable_ccd_clock_drc_fixing to the specified value for clock DRC fixing in route_opt;
;# Note: this feature affects both CCD and non-CCD route_opt;
;# if CCD is enabled, with auto, route_opt will enable the feature; set it to always_off if you want it disabled.
;# if CCD is not enabled, with auto, this feature won't be enabled; set it to always_on to enable the feature.
## The following 6 ROUTE_OPT_ECO_OPT* variables are for ECO fusion (eco_opt command) in route_opt.tcl
#  Note that once ROUTE_OPT_ECO_OPT_PT_PATH is specified, ECO fusion is enabled and the third route_opt will be skipped.
set ROUTE_OPT_ECO_OPT_PT_PATH		"" ;# Required by eco_opt; specify the path to pt_shell; for example: /u/mgr/bin/pt_shell
;# if specified, eco_opt
set ROUTE_OPT_ECO_OPT_DB_PATH		"" ;# Optional; specify the paths to .db files of the reference libraries for PT (if not already in your search path)
;# For eco_opt, PT needs to read db. 
set ROUTE_OPT_ECO_OPT_TYPE		"" ;# Optional; eco_opt fixing type; timing|setup|hold|drc|leakage_power|dynamic_power|total_power|buffer_removal
;# if not specified, works on all types
set ROUTE_OPT_ECO_OPT_STARRC_CONFIG_FILE "" ;# Optional; specify the configuration file for StarRC in-design extraction
set ROUTE_OPT_ECO_OPT_WORK_DIR		"" ;# Optional; specify the working directory for eco_opt where PT files and logs are generated;
;# if not specified, tool will automatically generate one
set ROUTE_OPT_ECO_OPT_PRE_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed before linking in PrimeTime;
;# use PT commands that do not require the current design
set ROUTE_OPT_ECO_OPT_POST_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed after linking in PrimeTime;
;# use PT commands that require the current design
########################################################################################## 
## Variables for chip finishing related settings (Used by chip_finish.tcl)
##########################################################################################
set CHIP_FINISH_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during chip_finish step.
;# once set, the list of active scenarios is saved and carried over to subsequent steps.
set TCL_USER_CHIP_FINISH_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before filler cell insertion.
set TCL_USER_CHIP_FINISH_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after metal fill insertion.
## Std cell filler and decap cells used by chip_finish step and post PT-ECO refill in pt_eco step
set CHIP_FINISH_METAL_FILLER_PREFIX 	"" ;# A string to specify the prefix for metal filler (decap) cells.
set CHIP_FINISH_NON_METAL_FILLER_PREFIX $CHIP_FINISH_METAL_FILLER_PREFIX ;# A string to specify the prefix for non-metal fillers.
set CHIP_FINISH_METAL_FILLER_LIB_CELL_LIST "" ;# A list of metal filler (decap) lib cells, including the library name, for ex, 
;# Example: "hvt/DCAP_HVT lvt/DCAP_LVT". Recommended to specify decaps from largest to smallest.
set CHIP_FINISH_NON_METAL_FILLER_LIB_CELL_LIST "" ;# A list of non-metal filler lib cells, including the library name, for ex,
;# Example: hvt/FILL_HVT lvt/FILL_LVT. Recommended to specify them from largest to smallest.
## Signal EM
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT "ITF" ;# Specify signal EM constraint format: ITF | ALF; string is uppercase and ITF is default
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FILE "" ;# A constraint file which contains signal electromigration constraints;
;# specify an ITF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ITF, and specify an
;# ALF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ALF;
;# required for signal EM analysis and fixing to be enabled
set CHIP_FINISH_SIGNAL_EM_SAIF 		"" ;# An optional SAIF file for the signal EM analysis.
set CHIP_FINISH_SIGNAL_EM_SCENARIO 	"" ;# Specify an active scenario which is enabled for setup and hold analysis;
;# Required for signal EM analysis and fixing to proceed.
set CHIP_FINISH_SIGNAL_EM_FIXING 	false ;# Enable signal EM fixing; false | true; false is default
########################################################################################## 
## Variables for ICV in-design related settings (used by icv_in_design.tcl)
##########################################################################################
set ICV_IN_DESIGN_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during icv_in_design step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_ICV_IN_DESIGN_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before signoff_check_drc.
set TCL_USER_ICV_IN_DESIGN_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after second signoff_check_drc.
## signoff_check_drc specific variables
set ICV_IN_DESIGN_DRC_CHECK_RUNSET 	"" ;# The foundry runset for ICV used by signoff_check_drc
set ICV_IN_DESIGN_DRC_CHECK_RUNDIR 	"z_check_drc" 
;# The working directory for the signoff_check_drc before signoff_fix_drc;
;# The directory that contains the initial DRC error database for signoff_fix_drc.
## singoff_fix_drc specific variables
set ICV_IN_DESIGN_ADR 			true ;# true|false; true enables signoff_fix_drc in addition to signoff_check_drc; default is true
set ICV_IN_DESIGN_ADR_RUNDIR 		"z_adr"	;# The working directory for signoff_fix_drc; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_POST_ADR_RUNDIR 	"z_post_adr" ;# The working directory for signoff_check_drc after signoff_fix_drc is done; 
;# only takes effect if ICV_IN_DESIGN_ADR is true 
set ICV_IN_DESIGN_ADR_DPT_RULES 	"" ;# Specify your DPT rules for signoff_fix_drc fixing; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_ADR_DPT_RUNDIR	"z_adr_with_dpt" ;# The working directory for signoff_check_drc with DPT rule fixing;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
set ICV_IN_DESIGN_POST_ADR_DPT_RUNDIR	"z_post_adr_with_dpt" ;# The working directory for signoff_check_drc after DPT rule fixing is done;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
## Metal fill specific variables
set ICV_IN_DESIGN_METAL_FILL 		false ;# Default false; set it to true to enable the metal fill creation feature.
set ICV_IN_DESIGN_METAL_FILL_RUNDIR	"z_icvFill" ;# The working directory for signoff_create_metal_fill. Optional. Default is z_icvFill.
set ICV_IN_DESIGN_METAL_FILL_TIMING_DRIVEN_THRESHOLD "" 
;# Specify the threshold for timing-driven metal fill.
;# If not specified, timing-driven is not enabled.
;# If specified, "-timing_preserve_setup_slack_threshold" option is added.
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED "off" ;# off | <a technology node> | generic; used for -track_fill option of signoff_create_metal_fill
;# for non-track-based : specify off 
;# for track-based : specify either a node (refer to man page) or generic 
set ICV_IN_DESIGN_METAL_FILL_RUNSET	"" ;# Specify the foundry runset for signoff_create_metal_fill command;
;# required only by non track-based metal fill (ICV_IN_DESIGN_METAL_FILL_TRACK_BASED set to off).
set ICV_IN_DESIGN_POST_METAL_FILL_RUNDIR "z_MFILL_after" 
;# The working directory for the signoff_check_drc after signoff_create_metal_fill is completed;
;# only takes effect if ICV_IN_DESIGN_METAL_FILL is true
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED_PARAMETER_FILE "auto" ;# auto | <a parameter file>; default is auto;
;# this variable is only for track-based metal fill;
;# specify auto to use ICC-II auto generated track_fill_params.rh file or your own paramter file.
########################################################################################## 
## Variables for settings related to write data (used by write_data.tcl)
##########################################################################################
## write_gds related
set WRITE_GDS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and GDS layers
set WRITE_OASIS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and OASIS layers
########################################################################################## 
## Variables for Functional ECO related settings (used by functional_eco.tcl)
##########################################################################################
set FUNCTIONAL_ECO_ACTIVE_SCENARIO_LIST	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_FUNCTIONAL_ECO_PRE_SCRIPT	"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_FUNCTIONAL_ECO_POST_SCRIPT	"" ;# An optional Tcl file to be sourced after route_eco.
set FUNCTIONAL_ECO_DISPLACEMENT_THRESHOLD "10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
set FUNCTIONAL_ECO_VERILOG_FILE		"" ;# Required; a verilog file to be 
set FUNCTIONAL_ECO_MODE			"default" ;# Specify the preferred flow; default|freeze_silicon
;# default: sources $FUNCTIONAL_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $FUNCTIONAL_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for PT ECO related settings (used by pt_eco.tcl/pt_eco_incremental.tcl)
##########################################################################################
## The following variables apply to both pt_eco.tcl (classic PT-ECO flow) and pt_eco_incremental.tcl (Galaxy incremental ECO flow)
set PT_ECO_ACTIVE_SCENARIO_LIST 	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_PT_ECO_PRE_SCRIPT 		"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_PT_ECO_POST_SCRIPT 	"" ;# An optional Tcl file to be sourced after route_eco.
set PT_ECO_DISPLACEMENT_THRESHOLD 	"10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
## The following variables only apply to pt_eco.tcl (classic PT-ECO flow)
set PT_ECO_CHANGE_FILE 			"" ;# Required; an ECO guidance file generated by the PT-SI write_changes command,
;# as an input to the pt_eco.tcl
set PT_ECO_MODE				"default" ;# Specify the preferred flow for the PT-ECO run; default|freeze_silicon
;# default: sources $PT_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $PT_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for Redhawk in-design related settings 
## (used by redhawk_in_design_pnr.tcl; SNPS_INDESIGN_RH_RAIL license required)
##########################################################################################
set REDHAWK_DIR 			"" ;# Specify the path to REDHAWK executable; required 
set REDHAWK_PAD_FILE 			"" ;# Default is top level pins.
set REDHAWK_ANALYSIS_NETS 		"" ;# Required. Specify the list of power and ground nets in pairs and in separate lines for the analysis;
;# for example, "VDD1 VSS1 VDD2 VSS2 VDD3 VSS3", where VDD* are power nets and VSS* are ground nets.
set REDHAWK_TECH_FILE 			"" ;# Required. Apache Technology File
set REDHAWK_MACROS 			"" ;# Optional. List of Macro names and macro directories in pairs and in separate lines;
;# for example, "macro1_name macro1_directory 
;#		    macro2_name macro2_directory 
;#		    macro3_name macro3_directory"
set REDHAWK_SWITCH_MODEL_FILES 		"" ;# Optional. List of switch model files;
;# for example: "switch_model_file1 
;#               switch_model_file2 
;#		    switch_model_file3"
set REDHAWK_LIB_FILES 			"" ;# Required. List of .lib files in separate lines.
;# for example: "/home/lib_1.lib 
;#               /home/lib_2.lib
;#               /home/lib_3.lib"
set REDHAWK_APL_FILES			"" ;# Required for dynamic analysis.  List of apl files in separate lines.
;# for example: "x.cdev cdev
;#               x.current current
;#               y.cdev cdev
;#               y.current current"
set REDHAWK_EXTRA_GSR 			"" ;# Optional. Provide a file with custom Redhawk settings.
set REDHAWK_ANALYSIS 			"" ;# Required. Specify of the analyses below:
;# For Static analysis: "static"
;# For Vector-based Dynamic analysis: "dynamic_vcd"
;# For Vectorless Dynamic analysis: "dynamic_vectorless"
;# For Effective Resistance analysis: "effective_resistance"
;# For Minimum path resistance analysis: "min_path_resistance"
;# For Integrity Check: "check_missing_via"
set REDHAWK_OUTPUT_REPORT 		"" ;# Optional. Specify a file name to have the output report produced:
;# For Static or dynamic analysis: the effective voltage drop is reported
;# For Effective Resistance analysis: the effective resistance is reported
;# For Minimum path resistance analysis: the minimum path resistance is reported
;# For Integrity Check: the missing vias are reported
set REDHAWK_EM_ANALYSIS 	   	false ;# Optional. Set to true if EM analysis to be performed with static or dynamic analysis.
set REDHAWK_EM_REPORT 			"" ;# Optional. Specify a file name to have the EM output report produced.
set REDHAWK_SCRIPT_FILE 		"" ;# Optional. Specify a file name for using Redhawk standalone run tcl file.
set REDHAWK_SWITCHING_ACTIVITY_FILE 	"" ;# Required for vector-based dynamic analysis.  Format is as follows:
;# {file_format [file_name] [strip_path]}
set REDHAWK_FIX_MISSING_VIAS       	false ;# Optional. Set to true to enable inserting vias to missing via locations after the check_missing_via flow is run.
set REDHAWK_MISSING_VIA_POS_THRESHOLD	"" ;# Optional. Set to positive voltage between two overlapped layers for filtering purpose.  Default is no filtering.
set REDHAWK_RAIL_DATABASE               RAIL_DATABASE  ; #Optional. Set ICC2 Redhawk Fusion output directory.
set REDHAWK_PGA_POWER_NET               "" ; #Required.  Set one power net for PGA.
set REDHAWK_PGA_GROUND_NET              "" ; #Required.  Set one ground net for PGA
set REDHAWK_PGA_NODE                    "" ; #Required. Set the technology node such as tsmc16.
set REDHAWK_PGA_ICV_DIR                 "" ; #Required. Set the path to the ICV binary.  Example: /global/apps/icv_2018.06
##########################################################################################
## System Variables and Settings (there's no need to change them)
##########################################################################################
## Reporting 
set REPORT_QOR				true ;# true|false; RM default true; runs various reporting commands at end of each step;
;# reporting commands vary by stage; set it to false to skip reporting
set REPORT_QOR_REPORT_POWER		true ;# true|false; RM default true;
;# set it to false to skip report_power and report_clock_qor -type power during reporting
set REPORT_QOR_REPORT_CONGESTION	true ;# true|false; RM default reports congestion with "route_global -congestion_map_only true"
;# at the end of preroute steps; set it to false to skip.
set search_path [list ./rm_icc2_pnr_scripts ./rm_setup ./templates $REDHAWK_SEARCH_PATH]
lappend search_path .
if {$synopsys_program_name == "icc2_shell"} {
	set_host_options -max_cores 8

	## Enable on-disk operation for copy_block to save block to disk right away
	set_app_option -name design.on_disk_operation -value true ;# default false and global-scoped
}
set sh_continue_on_error true
## Label names (while $DESIGN_NAME is the block name)
set INIT_DESIGN_BLOCK_NAME 		"init_design" 			;# Label name to be used when saving a block in init_design.tcl
set PLACE_OPT_BLOCK_NAME 		"place_opt" 			;# Label name to be used when saving a block in place_opt.tcl
set CLOCK_OPT_CTS_BLOCK_NAME 		"clock_opt_cts" 		;# Label name to be used when saving a block in clock_opt_cts.tcl
set CLOCK_OPT_OPTO_BLOCK_NAME 		"clock_opt_opto" 		;# Label name to be used when saving a block in clock_opt_opto.tcl
set ROUTE_AUTO_BLOCK_NAME 		"route_auto" 			;# Label name to be used when saving a block in route_auto.tcl
set ROUTE_OPT_BLOCK_NAME 		"route_opt" 			;# Label name to be used when saving a block in route_opt.tcl
set CHIP_FINISH_BLOCK_NAME 		"chip_finish" 			;# Label name to be used when saving a block in chip_finish.tcl
set ICV_IN_DESIGN_BLOCK_NAME 		"icv_in_design" 		;# Label name to be used when saving a block in icv_in_design.tcl
set WRITE_DATA_FROM_BLOCK_NAME 		$ICV_IN_DESIGN_BLOCK_NAME 	;# Label name of the source block in write_data.tcl;
set WRITE_DATA_BLOCK_NAME 		"write_data" 			;# Label name to be used when saving a block in write_data.tcl
;# default is ICV_IN_DESIGN_BLOCK_NAME
set FUNCTIONAL_ECO_FROM_BLOCK_NAME	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in functional_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set FUNCTIONAL_ECO_BLOCK_NAME		"functional_eco"		;# Label name to be used when saving a block in functional_eco.tcl
set PT_ECO_FROM_BLOCK_NAME 		$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set PT_ECO_BLOCK_NAME 			"pt_eco" 			;# Label name to be used when saving a block in pt_eco.tcl
set PT_ECO_INCREMENTAL_FROM_BLOCK_NAME 	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco_incremental_1.tcl;
;# default is ROUTE_OPT_BLOCK_NAME; specify a different name if needed
set PT_ECO_INCREMENTAL_1_BLOCK_NAME 	"pt_eco_incremental_1" 		;# Label name to be used when saving a block in pt_eco_incremental_1.tcl
set PT_ECO_INCREMENTAL_2_BLOCK_NAME 	"pt_eco_incremental_2" 		;# Label name to be used when saving a block in pt_eco_incremental_2.tcl
set REDHAWK_IN_DESIGN_PNR_FROM_BLOCK_NAME $INIT_DESIGN_BLOCK_NAME	;# Label name of the starting block for redhawk_in_design_pnr.tcl;
;# default is INIT_DESIGN_BLOCK_NAME
## Directories
set OUTPUTS_DIR	"./outputs_icc2"	;# Directory to write output data files; mainly used by write_data.tcl
set REPORTS_DIR	"./rpts_icc2"		;# Directory to write reports; mainly used by report_qor.tcl
if !{[file exists $OUTPUTS_DIR]} {file mkdir $OUTPUTS_DIR} ;# do not change this line or directory may not be created properly
if !{[file exists $REPORTS_DIR]} {file mkdir $REPORTS_DIR} ;# do not change this line or directory may not be created properly
##########################################################################################
## Hierarchical PNR Variables (used by hierarchical PNR implementation)
##########################################################################################
## For designs where the blocks are bound to abstracts
set SUB_BLOCK_REFS                   	[list ] ;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == flattened , specify design names of the immediate child blocks
;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == nested , specify design names of the physical blocks in all lower levels of physical hierarchy
;# Include the blocks that will be bound to abstracts
set USE_ABSTRACTS_FOR_BLOCKS        	[list ] ;# design names of the physical blocks in the next lower level that will be bound to abstracts
## By default, abstracts created after icv_in_design step of lower-level are used to implement the current level
## Update the following variables if you want to use abstracts created after any other step 
set BLOCK_ABSTRACT_FOR_PLACE_OPT 	"$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_PLACE_OPT label for place_opt
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS label for clock_opt_cts
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO   "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO label for clock_opt_opto
set BLOCK_ABSTRACT_FOR_ROUTE_AUTO       "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_AUTO label for route_auto
set BLOCK_ABSTRACT_FOR_ROUTE_OPT        "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_OPT label for route_opt
set BLOCK_ABSTRACT_FOR_CHIP_FINISH      "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CHIP_FINISH for chip_finish
set BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN label for icv_in_design
set USE_ABSTRACTS_FOR_POWER_ANALYSIS 	false ;# Default false; false|true;
;# sets app option abstract.annotate_power that annotates power information in the abstracts
;# set this to true to perform power analysis inside subblocks modeled as abstracts
set USE_ABSTRACTS_FOR_SIGNAL_EM_ANALYSIS false ;# Default false; false|true;
;# sets app option abstract.enable_signal_em_analysis 
;# set this to true to perform signal em analysis inside abstracts
set ABSTRACT_TYPE_FOR_MPH_BLOCKS "flattened" ; # "nested | flattened", Default nested. Specifies the type of abstract to be created for MPH blocks (blocks with more than 1 level of physical hierarchy)
;# Allowed values are nested and flattened. 
;# when this variable is set to nested (default), preserve_block_instances option of create_abstract command is set to true (default value)
;# when this variable is set to flattened , preserve_block_instances option of create_abstract command is set to false
set CHECK_HIER_TIMING_CONSTRAINTS_CONSISTENCY true ;# Determines whether the consistency of top and block timing constraints is checked during the check_design command
;# The variable in turn sets the application option abstract.check_constraints_consistency to true
########################################################################################## 
## Hierarchical PNR Variables for clock_opt_cts related settings (used by clock_opt_cts.tcl)
##########################################################################################
set PROMOTE_CLOCK_BALANCE_POINTS	false ;# Default false. When implementing intermediate and top levels of physical hierarchy,
;# set this variable to true to promote clock balance points from sub-blocks.
;# Leave this variable to its default value, if the needed clock balance points for the pins
;# inside sub-blocks are applied from the top-level itself.
########################################################################################## 
## Hierarchical PNR Variables for designs where some of the blocks are bound to ETMs
##########################################################################################
set WRITE_DATA_FOR_ETM_GENERATION       false ;# Default false. Set it to true, for writing out required design data for ETM Generation in PrimeTime 
set WRITE_DATA_FOR_ETM_BLOCK_NAME       $ICV_IN_DESIGN_BLOCK_NAME ;# Name of the starting block for the write_data_for_etm step
## ICC2-RM provides additional files (flavors) to override RM default settings for high connectivity, run time and area/power focused designs.
#  These files are under rm_icc2_pnr_scripts/ :  
#  flavor.high_connectivity_high_congestion_focused.tcl, flavor.area_power_focused.tcl and flavor.run_time_focused.tcl
#  You can use the ADDITIONAL_FLAVOR variable to control whether to use these flavors.
set ADDITIONAL_FLAVOR "" 	;# default unspecified; if unspecified, runs RM default flow that works/balances all PPA
;# set it to high_connectivity_high_congestion for high connectivity design styles with heavy congestions
;# set it to area_power for extra area and power optimizations
;# set it to run_time if run time is the primary concern
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_setup/icc2_pnr_setup.tcl

set REPORT_PREFIX $ROUTE_AUTO_BLOCK_NAME
route_auto
open_lib $DESIGN_LIBRARY
Information: Loading library file '/mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/counter' (FILE-007)
Information: Loading library file '/mnt/coe/workspace/ece/ece720-common/tech/google/icc2libprep/sky130_fd_sc_hs/icc2_cell_lib/sky130_fd_sc_hs.ndm' (FILE-007)
{counter}
copy_block -from ${DESIGN_NAME}/${CLOCK_OPT_OPTO_BLOCK_NAME} -to ${DESIGN_NAME}/${ROUTE_AUTO_BLOCK_NAME}
Information: User units loaded from library 'sky130_fd_sc_hs' (LNK-040)
Information: Saving block 'counter:counter/route_auto.design'
{counter:counter/route_auto.design}
current_block ${DESIGN_NAME}/${ROUTE_AUTO_BLOCK_NAME}
{counter:counter/route_auto.design}
link_block
Using libraries: counter sky130_fd_sc_hs
Visiting block counter:counter/route_auto.design
Design 'counter' was successfully linked.
1
## The following only applies to hierarchical designs
## Swap abstracts if abstracts specified for clock_opt_opto and route_auto are different
if {$DESIGN_STYLE == "hier"} {
	if {$USE_ABSTRACTS_FOR_BLOCKS != "" && ($BLOCK_ABSTRACT_FOR_ROUTE_AUTO != $BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO)} {
		puts "RM-info: Swapping from $BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO to $BLOCK_ABSTRACT_FOR_ROUTE_AUTO abstracts for all blocks."
		change_abstract -references $USE_ABSTRACTS_FOR_BLOCKS -label $BLOCK_ABSTRACT_FOR_ROUTE_AUTO
		report_abstracts
	}
}
if {$ROUTE_AUTO_ACTIVE_SCENARIO_LIST != ""} {
	set_scenario_status -active false [get_scenarios -filter active]
	set_scenario_status -active true $ROUTE_AUTO_ACTIVE_SCENARIO_LIST
}
source -echo settings.route_auto.tcl ;# step specific settings
puts "RM-info: Running script [info script]\n"
RM-info: Running script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.route_auto.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: settings.route_auto.tcl 
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
## Prefix
if {$ROUTE_AUTO_USER_INSTANCE_NAME_PREFIX != ""} {
	set_app_options -name opt.common.user_instance_name_prefix -value $ROUTE_AUTO_USER_INSTANCE_NAME_PREFIX
}
## Noise threshold : used by router to identity the criticality of xtalk impact of the nets
#  Specify a lower number for the router to pick up more nets as xtalk critical nets.
#  For these nets, the router will try to reduce parallel routing as much as possible.
#	set_app_options -name route.common.threshold_noise_ratio -value 0.25
##########################################################################################
## Antenna settings
##########################################################################################
## To disables antenna analysis and fix
#	set_app_options -name route.detail.antenna -value false ;# default true
#  To disables layer hopping for antenna fix
#	set_app_options -name route.detail.hop_layers_to_fix_antenna -value false ;# default true
if {$ROUTE_AUTO_ANTENNA_FIXING} {
	if {[file exists [which $TCL_ANTENNA_RULE_FILE]]} {
		puts "RM-info: Sourcing [which $TCL_ANTENNA_RULE_FILE]"
		source $TCL_ANTENNA_RULE_FILE
	} elseif {$TCL_ANTENNA_RULE_FILE != ""} {
		puts "RM-error : ROUTE_AUTO_ANTENNA_FIXING is true but TCL_ANTENNA_RULE_FILE($TCL_ANTENNA_RULE_FILE) is invalid. Please correct it."
	}
}
##########################################################################################
## Redundant via insertion settings
##########################################################################################
## Redundant via concurrent insertion
## For established nodes, run concurrent redundant via insertion during route_auto and route_opt.
set_app_options -name route.common.post_detail_route_redundant_via_insertion -value medium ;# default off
## Redundant via insertion starting layers 
## To insert redundant vias starting from lower layers first then process higher layers, set the following.
## Depending on the design, redundant via insertion rates on DPT layers can be higher if insertion is done from lower to upper layers.
#	set_app_options -name route.detail.insert_redundant_vias_layer_order_low_to_high -value true ;# default false
## Redundant via insertion mapping
if {$REDUNDANT_VIA_INSERTION} {
	## Source ICC-II via mapping file for redundant via insertion
	if {[file exists [which $TCL_USER_REDUNDANT_VIA_MAPPING_FILE]]} {
		puts "RM-info: Sourcing [which $TCL_USER_REDUNDANT_VIA_MAPPING_FILE]"
		source $TCL_USER_REDUNDANT_VIA_MAPPING_FILE
		report_via_mapping
	## Source ICC via mapping file that contains define_zrt_redundant_vias commands
	} elseif {[file exists [which $TCL_USER_ICC_REDUNDANT_VIA_MAPPING_FILE]]} {
		puts "RM-info: Sourcing [which $TCL_USER_ICC_REDUNDANT_VIA_MAPPING_FILE]"
		add_via_mapping -from_icc_file $TCL_USER_ICC_REDUNDANT_VIA_MAPPING_FILE
		report_via_mapping
	} else {
		puts "RM-warning: No valid redundant via mapping file has been specified."
	}
}
##########################################################################################
## GRLB handling (RM default for GRLB: >=20nm is true; <=16nm is false)
##########################################################################################
## Prepare the design for final routing if GRLB (global route layer aware optimization) is enabled in preroute;
#  However if CLOCK_OPT_GLOBAL_ROUTE_OPT is also enabled along with GRLB, the following is not needed because
#  CLOCK_OPT_GLOBAL_ROUTE_OPT will automatically perform remove_route_aware_estimation
if {[get_app_option_value -name opt.common.use_route_aware_estimation] != "false" && !($CLOCK_OPT_GLOBAL_ROUTE_OPT == "true")} {
	remove_route_aware_estimation
}
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.route_auto.tcl

source -echo settings.non_persistent.tcl ;# non-persistent settings to be re-applied in each session
puts "RM-info: Running script [info script]\n"
RM-info: Running script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.non_persistent.tcl

##########################################################################################
# Script: settings.non_persistent.tcl
# Description : Settings that need to be re-applied in each new ICC-II session are incldued below.
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
####################################
## Timer 
####################################
## set_app_options -name time.enable_preset_clear_arcs -value true ;# tool default false, global-scoped
####################################
## Keepout margin (lib cell based) 
####################################
## Lib cell based keepout margin is not persistent in the current release and must be re-applied in new ICC-II seccions.
#  Example : create_keepout_margin -outer {5 5 5 5} [get_lib_cells */lib_cell_name]
####################################
## set_threshold_voltage_group_type 
####################################
## Set your threshold_voltage_group attributes. These are persistent and can be simply defined in settings.place_opt.tcl. 
#  Listed here for your reference. For example:
#  	define_user_attribute -type string -class lib_cell threshold_voltage_group
#  	set_attribute -quiet [get_lib_cells -quiet */*LVT] threshold_voltage_group LVt
#  	set_attribute -quiet [get_lib_cells -quiet */*RVT] threshold_voltage_group RVt
#  	set_attribute -quiet [get_lib_cells -quiet */*HVT] threshold_voltage_group HVt
## set_threshold_voltage_group_type is not persistent and should be defined here:
#  	set_threshold_voltage_group_type -type low_vt LVt
#  	set_threshold_voltage_group_type -type normal_vt RVt
#  	set_threshold_voltage_group_type -type high_vt HVt
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.non_persistent.tcl

##########################################################################################
## Additional flavors (optional)
##########################################################################################
## ICC2-RM provides additional files (flavors) to override a small set of RM default settings for high connectivity, run time,
#  and area/power focused designs. This is controlled by ADDITIONAL_FLAVOR, which is by default unspecified; 
#  if unspecified, runs RM default flow that works/balances all PPA.
if {$ADDITIONAL_FLAVOR == "run_time"} {
	puts "RM-info: Sourcing [which flavor.run_time_focused.tcl]"
	source -echo flavor.run_time_focused.tcl
}
##########################################################################################
## Pre-route_auto customizations
##########################################################################################
if {[file exists [which $TCL_USER_ROUTE_AUTO_PRE_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_ROUTE_AUTO_PRE_SCRIPT]"
	source -echo $TCL_USER_ROUTE_AUTO_PRE_SCRIPT
} elseif {$TCL_USER_ROUTE_AUTO_PRE_SCRIPT != ""} {
	puts "RM-error: TCL_USER_ROUTE_AUTO_PRE_SCRIPT($TCL_USER_ROUTE_AUTO_PRE_SCRIPT) is invalid. Please correct it."
}
redirect -tee -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_app_options.start {report_app_options -non_default *}
****************************************
Report : app_option
           -non_default
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:34:08 2023
****************************************
Name                                                   Type       Value       User-value   User-default System-default Scope      Status     Source
------------------------------------------------------ ---------- ----------- ------------ ------------ -------------- ---------- ---------- ------------------------------------------------------------------------------------------------
ccd.post_route_buffer_removal                          bool       true        true         --           false          block      normal     --
clock_opt.flow.enable_clock_power_recovery             string     none        none         --           auto           block      normal     --
clock_opt.flow.enable_power                            bool       false       false        --           true           block      normal     --
clock_opt.place.effort                                 enum       high        high         --           medium         block      normal     --
design.on_disk_operation                               bool       true        true         true         false          global     normal     /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_setup/icc2_pnr_setup.tcl:552
opt.area.effort                                        enum       high        high         --           low            block      normal     --
opt.common.advanced_logic_restructuring_mode           enum       area_timing area_timing  --           none           block      normal     --
opt.port.eliminate_verilog_assign                      bool       true        true         --           false          block      normal     --
place.coarse.enhanced_low_power_effort                 enum       none        none         --           low            block      normal     --
place_opt.final_place.effort                           enum       high        high         --           medium         block      normal     --
place_opt.flow.enable_power                            bool       false       false        --           true           block      normal     --
place_opt.place.congestion_effort                      enum       high        high         --           medium         block      normal     --
route.common.post_detail_route_redundant_via_insertion enum       medium      medium       --           off            block      normal     /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.route_auto.tcl:41
route.detail.eco_max_number_of_iterations              integer    10          10           --           -1             block      normal     --
route.detail.timing_driven                             bool       true        true         --           false          block      normal     --
route.global.timing_driven                             bool       true        true         --           false          block      normal     --
route.track.crosstalk_driven                           bool       true        true         --           false          block      normal     --
route.track.timing_driven                              bool       true        true         --           false          block      normal     --
route_opt.flow.enable_power                            bool       false       false        --           true           block      normal     --
time.enable_clock_to_data_analysis                     bool       true        true         --           false          block      normal     --
time.remove_clock_reconvergence_pessimism              bool       true        true         --           false          block      normal     --
------------------------------------------------------ ---------- ----------- ------------ ------------ -------------- ---------- ---------- ------------------------------------------------------------------------------------------------

There are additional internal differences with no available TBC source.
1
redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_lib_cell_purpose {report_lib_cell -objects [get_lib_cells] -column {full_name:20 valid_purposes}}
## Create shields before signal routing
if {$ROUTE_AUTO_CREATE_SHIELDS == "before_route_auto"} {
	create_shields ;# without specifying -nets option, all nets with shielding rules will be shielded 
	set_extraction_options -virtual_shield_extraction false
}
## The following only applies to designs with physical hierarchy
## Ignore the sub-blocks (bound to abstracts) internal timing paths
if {$DESIGN_STYLE == "hier" && $PHYSICAL_HIERARCHY_LEVEL != "bottom"} {
	set_timing_paths_disabled_blocks  -all_sub_blocks
}
##########################################################################################
## Routing flow
##########################################################################################
if {[file exists [which $TCL_USER_ROUTE_AUTO_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_ROUTE_AUTO_SCRIPT]"
	source -echo $TCL_USER_ROUTE_AUTO_SCRIPT
} elseif {$TCL_USER_ROUTE_AUTO_SCRIPT != ""} {
	puts "RM-error: TCL_USER_ROUTE_AUTO_SCRIPT($TCL_USER_ROUTE_AUTO_SCRIPT) is invalid. Please correct it."
} else {

	if {!$ROUTE_AUTO_USE_SINGLE_COMMAND} {

		##########################################################################
		## Routing (atomic): global route
		##########################################################################
		if {!$CLOCK_OPT_GLOBAL_ROUTE_OPT} {

			## Global route (RM default)
			puts "RM-info: Running route_global"
			route_global

		} else {

			## Global route with optimization (optional)
			puts "RM-info: Setting clock_opt.flow.enable_global_route_opt to true (tool default false)"
			set_app_options -name clock_opt.flow.enable_global_route_opt -value true 
			
			## Enable power optimization during Global Route Based Optimization
			puts "RM-info: Setting route_opt.flow.enable_power true (tool default false)"
			set_app_options -name route_opt.flow.enable_power -value true ;# global-scoped
			
			## Include clock_opt_opto scenarios, if specified
			set RM_current_active_scenarios [get_scenarios -filter active]
			if {$CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST == "rm_activate_all_scenarios"} {
				set_scenario_status -active true [all_scenarios]
			} elseif {$CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST != ""} {
				set_scenario_status -active true $CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST
			}
			
			puts "RM-info: Running clock_opt -from global_route_opt command"
			clock_opt -from global_route_opt
			
			## Restore the scenarios prior to the "clock_opt -from global_route_opt" command
			if {$CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST != ""} {
				set_scenario_status -active false [get_scenarios -filter active]
				set_scenario_status -active true $RM_current_active_scenarios
			}

		}
		#save_block -as ${DESIGN_NAME}/${ROUTE_AUTO_BLOCK_NAME}_global_route
	
		##########################################################################
		## Routing (atomic): track assign
		##########################################################################
		puts "RM-info: Running update_timing and route_track"
		update_timing
		route_track
		#save_block -as ${DESIGN_NAME}/${ROUTE_AUTO_BLOCK_NAME}_track_assignment
	
		##########################################################################
		## Routing (atomic): detail route
		##########################################################################
		puts "RM-info: Running update_timing and route_detail"
		update_timing
		route_detail
		#save_block -as ${DESIGN_NAME}/${ROUTE_AUTO_BLOCK_NAME}_detail_route

	} else {

		##########################################################################
		## Routing (single command) (optional)
		##########################################################################
		puts "RM-info: Running route_auto"
		route_auto

	}
}
RM-info: Running route_global
Information: Skipping global routing as it has already been run in the global_route_opt stage of clock_opt. (ZRT-607)
RM-info: Running update_timing and route_track
Information: Starting 'update_timing' (FLW-8000)
Information: Time: 2023-09-06 15:34:08 / Session: 0.01 hr / Command: 0.00 hr / Memory: 317 MB (FLW-8100)
Information: Timer using 8 threads
Information: Corner mode_norm.fast.RCmin: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.slow.RCmax_bc: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.fast.RCmin_bc: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.slow.RCmax: no PVT mismatches. (PVT-032)
Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/route_auto.design'. (TIM-125)
Information: Design counter has 34 nets, 30 global routed, 2 detail routed. (NEX-024)
NEX: gr/dr coup map average coverRate for layer#1: 0.121569
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'counter'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 32, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
************************************************************
Information: Ending 'update_timing' (FLW-8001)
Information: Time: 2023-09-06 15:34:08 / Session: 0.01 hr / Command: 0.00 hr / Memory: 402 MB (FLW-8100)
Generating Timing information  
Design  Scenario mode_norm.slow.RCmax (Mode mode_norm.slow.RCmax Corner mode_norm.slow.RCmax)
Generating Timing information  ... Done
Information: The net parasitics of block counter are cleared. (TIM-123)

Start track assignment

Cell Min-Routing-Layer = li1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand4_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand4_1, pin VNB) on layer pwell. (ZRT-030)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.960 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 6.10 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :	 true                
common.post_detail_route_redundant_via_insertion        :	 medium              
common.verbose_level                                    :	 0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :	 true                
track.mode                                              :	 balanced            
track.timing_driven                                     :	 true                

Loading timing information to the router from design
Timing information loaded to the router.
Information: Using 8 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    8  Alloctr    8  Proc    0 
[Track Assign: Read routes] Total (MB): Used   11  Alloctr   11  Proc 3294 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/9        
Routed partition 2/9        
Routed partition 3/9        
Routed partition 4/9        
Routed partition 5/9        
Routed partition 6/9        
Routed partition 7/9        
Routed partition 8/9        
Routed partition 9/9        

Assign Vertical partitions, iteration 0
Routed partition 1/9        
Routed partition 2/9        
Routed partition 3/9        
Routed partition 4/9        
Routed partition 5/9        
Routed partition 6/9        
Routed partition 7/9        
Routed partition 8/9        
Routed partition 9/9        

Number of wires with overlap after iteration 0 = 180 of 277


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    8  Alloctr    8  Proc   70 
[Track Assign: Iteration 0] Total (MB): Used   11  Alloctr   12  Proc 3364 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1
Routed partition 1/9        
Routed partition 2/9        
Routed partition 3/9        
Routed partition 4/9        
Routed partition 5/9        
Routed partition 6/9        
Routed partition 7/9        
Routed partition 8/9        
Routed partition 9/9        

Assign Vertical partitions, iteration 1
Routed partition 1/9        
Routed partition 2/9        
Routed partition 3/9        
Routed partition 4/9        
Routed partition 5/9        
Routed partition 6/9        
Routed partition 7/9        
Routed partition 8/9        
Routed partition 9/9        

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    8  Alloctr    8  Proc   70 
[Track Assign: Iteration 1] Total (MB): Used   11  Alloctr   12  Proc 3364 

Number of wires with overlap after iteration 1 = 95 of 174


Wire length and via report:
---------------------------
Number of li1 wires: 14 		  : 0
Number of met1 wires: 115 		 L1M1_PR: 84
Number of met2 wires: 44 		 M1M2_PR: 60
Number of met3 wires: 1 		 M2M3_PR: 2
Number of met4 wires: 0 		 M3M4_PR: 0
Number of met5 wires: 0 		 M4M5_PR: 0
Total number of wires: 174 		 vias: 146

Total li1 wire length: 6.6
Total met1 wire length: 215.9
Total met2 wire length: 152.2
Total met3 wire length: 1.0
Total met4 wire length: 0.0
Total met5 wire length: 0.0
Total wire length: 375.6

Longest li1 wire length: 4.1
Longest met1 wire length: 14.4
Longest met2 wire length: 9.6
Longest met3 wire length: 1.0
Longest met4 wire length: 0.0
Longest met5 wire length: 0.0

Info: numNewViaInsted = 0 
Updating the database ...
Information: Extraction observers are detached as design net change threshold is reached.

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used   -2  Alloctr   -2  Proc   70 
[Track Assign: Done] Total (MB): Used    0  Alloctr    0  Proc 3364 
RM-info: Running update_timing and route_detail
Information: Starting 'update_timing' (FLW-8000)
Information: Time: 2023-09-06 15:34:08 / Session: 0.01 hr / Command: 0.00 hr / Memory: 491 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/route_auto.design'. (TIM-125)
Information: Design counter has 34 nets, 0 global routed, 32 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'counter'. (NEX-022)
---extraction options---
Corner: mode_norm.slow.RCmax
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: mode_norm.slow.RCmax_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: mode_norm.fast.RCmin
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: mode_norm.fast.RCmin_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 8
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: counter 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 32 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 32, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Freeing timing information from routing. (ZRT-574)
Information: Ending 'update_timing' (FLW-8001)
Information: Time: 2023-09-06 15:34:08 / Session: 0.01 hr / Command: 0.00 hr / Memory: 491 MB (FLW-8100)
Generating Timing information  
Design  Scenario mode_norm.slow.RCmax (Mode mode_norm.slow.RCmax Corner mode_norm.slow.RCmax)
Generating Timing information  ... Done
Information: The net parasitics of block counter are cleared. (TIM-123)
Cell Min-Routing-Layer = li1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand4_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand4_1, pin VNB) on layer pwell. (ZRT-030)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.960 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 6.10 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Loading timing information to the router from design
Timing information loaded to the router.
Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :	 true                
common.post_detail_route_redundant_via_insertion        :	 medium              
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_max_number_of_iterations                     :	 10                  
detail.mode                                             :	 balanced            
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   13  Alloctr   13  Proc   43 
[Dr init] Total (MB): Used   16  Alloctr   17  Proc 3472 
Total number of nets = 34, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed	1/1 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:02 usr=0:00:03 total=0:00:06
[Iter 0] Stage (MB): Used   55  Alloctr   55  Proc 1024 
[Iter 0] Total (MB): Used   58  Alloctr   59  Proc 4453 

End DR iteration 0 with 1 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:02 usr=0:00:03 total=0:00:06
[DR] Stage (MB): Used    8  Alloctr    8  Proc 1024 
[DR] Total (MB): Used   11  Alloctr   12  Proc 4453 

DR finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    430 micron
Total Number of Contacts =             159
Total Number of Wires =                184
Total Number of PtConns =              0
Total Number of Routed Wires =       184
Total Routed Wire Length =           430 micron
Total Number of Routed Contacts =       159
	Layer          li1 :          9 micron
	Layer         met1 :        213 micron
	Layer         met2 :        182 micron
	Layer         met3 :         25 micron
	Layer         met4 :          0 micron
	Layer         met5 :          0 micron
	Via        M2M3_PR :          6
	Via        M1M2_PR :         68
	Via        L1M1_PR :         70
	Via   L1M1_PR(rot) :         15

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 159 vias)
 
    Layer mcon       =  0.00% (0      / 85      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (85      vias)
    Layer via        =  0.00% (0      / 68      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (68      vias)
    Layer via2       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 
  Total double via conversion rate    =  0.00% (0 / 159 vias)
 
    Layer mcon       =  0.00% (0      / 85      vias)
    Layer via        =  0.00% (0      / 68      vias)
    Layer via2       =  0.00% (0      / 6       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 159 vias)
 
    Layer mcon       =  0.00% (0      / 85      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (85      vias)
    Layer via        =  0.00% (0      / 68      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (68      vias)
    Layer via2       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 

Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :	 true                
common.post_detail_route_redundant_via_insertion        :	 medium              
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_max_number_of_iterations                     :	 10                  
detail.mode                                             :	 balanced            
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    4  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used   16  Alloctr   17  Proc 4453 

Redundant via optimization will attempt to replace the following vias: 

     L1M1_PR    -> L1M1_PR_1x2    L1M1_PR_1x2(r) L1M1_PR_2x1    L1M1_PR_2x1(r)

     L1M1_PR(r) -> L1M1_PR_1x2    L1M1_PR_1x2(r) L1M1_PR_2x1    L1M1_PR_2x1(r)

   L1M1_PR_C    -> L1M1_PR_1x2    L1M1_PR_1x2(r) L1M1_PR_2x1    L1M1_PR_2x1(r)

     M1M2_PR    -> M1M2_PR_2x1    M1M2_PR_2x1(r) M1M2_PR_1x2    M1M2_PR_1x2(r)

     M1M2_PR(r) -> M1M2_PR_2x1    M1M2_PR_2x1(r) M1M2_PR_1x2    M1M2_PR_1x2(r)

   M1M2_PR_C    -> M1M2_PR_2x1    M1M2_PR_2x1(r) M1M2_PR_1x2    M1M2_PR_1x2(r)

     M2M3_PR    -> M2M3_PR_1x2    M2M3_PR_1x2(r) M2M3_PR_2x1    M2M3_PR_2x1(r)

     M2M3_PR(r) -> M2M3_PR_1x2    M2M3_PR_1x2(r) M2M3_PR_2x1    M2M3_PR_2x1(r)

   M2M3_PR_C    -> M2M3_PR_1x2    M2M3_PR_1x2(r) M2M3_PR_2x1    M2M3_PR_2x1(r)

     M3M4_PR    -> M3M4_PR_2x1    M3M4_PR_2x1(r) M3M4_PR_1x2    M3M4_PR_1x2(r)

     M3M4_PR(r) -> M3M4_PR_2x1    M3M4_PR_2x1(r) M3M4_PR_1x2    M3M4_PR_1x2(r)

   M3M4_PR_C    -> M3M4_PR_2x1    M3M4_PR_2x1(r) M3M4_PR_1x2    M3M4_PR_1x2(r)

     M4M5_PR    -> M4M5_PR_2x1   



	There were 14 out of 85 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Technology Processing] Total (MB): Used   16  Alloctr   17  Proc 4453 

Begin Redundant via insertion ...

Routed	1/1 Partitions, Violations =	0

RedundantVia finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    426 micron
Total Number of Contacts =             159
Total Number of Wires =                185
Total Number of PtConns =              23
Total Number of Routed Wires =       185
Total Routed Wire Length =           421 micron
Total Number of Routed Contacts =       159
	Layer              li1 :         10 micron
	Layer             met1 :        211 micron
	Layer             met2 :        180 micron
	Layer             met3 :         25 micron
	Layer             met4 :          0 micron
	Layer             met5 :          0 micron
	Via   M2M3_PR(rot)_1x2 :          1
	Via        M2M3_PR_1x2 :          4
	Via        M2M3_PR_2x1 :          1
	Via            M1M2_PR :          3
	Via   M1M2_PR(rot)_2x1 :          5
	Via        M1M2_PR_1x2 :         10
	Via        M1M2_PR_2x1 :         50
	Via            L1M1_PR :         19
	Via       L1M1_PR(rot) :          6
	Via   L1M1_PR(rot)_1x2 :          1
	Via   L1M1_PR(rot)_2x1 :          5
	Via        L1M1_PR_1x2 :         24
	Via        L1M1_PR_2x1 :         30

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 95.59% (65     / 68      vias)
        Weight 1     = 95.59% (65      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.41% (3       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
    Layer via        = 95.59% (65     / 68      vias)
    Layer via2       = 100.00% (6      / 6       vias)
 
  The optimized via conversion rate based on total routed via count = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 95.59% (65     / 68      vias)
        Weight 1     = 95.59% (65      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.41% (3       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

[RedundantVia] Elapsed real time: 0:00:00 
[RedundantVia] Elapsed cpu  time: sys=0:00:01 usr=0:00:03 total=0:00:04
[RedundantVia] Stage (MB): Used   47  Alloctr   47  Proc    0 
[RedundantVia] Total (MB): Used   58  Alloctr   59  Proc 4453 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:02 
[Dr init] Elapsed cpu  time: sys=0:00:03 usr=0:00:07 total=0:00:10
[Dr init] Stage (MB): Used   55  Alloctr   55  Proc 1024 
[Dr init] Total (MB): Used   58  Alloctr   59  Proc 4453 
Total number of nets = 34, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:02 
[DR] Elapsed cpu  time: sys=0:00:03 usr=0:00:07 total=0:00:10
[DR] Stage (MB): Used   50  Alloctr   50  Proc 1024 
[DR] Total (MB): Used   53  Alloctr   54  Proc 4453 
[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:03 usr=0:00:07 total=0:00:10
[DR: Done] Stage (MB): Used    8  Alloctr    8  Proc 1024 
[DR: Done] Total (MB): Used   11  Alloctr   12  Proc 4453 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    426 micron
Total Number of Contacts =             159
Total Number of Wires =                185
Total Number of PtConns =              23
Total Number of Routed Wires =       185
Total Routed Wire Length =           421 micron
Total Number of Routed Contacts =       159
	Layer              li1 :         10 micron
	Layer             met1 :        211 micron
	Layer             met2 :        180 micron
	Layer             met3 :         25 micron
	Layer             met4 :          0 micron
	Layer             met5 :          0 micron
	Via   M2M3_PR(rot)_1x2 :          1
	Via        M2M3_PR_1x2 :          4
	Via        M2M3_PR_2x1 :          1
	Via            M1M2_PR :          3
	Via   M1M2_PR(rot)_2x1 :          5
	Via        M1M2_PR_1x2 :         10
	Via        M1M2_PR_2x1 :         50
	Via            L1M1_PR :         19
	Via       L1M1_PR(rot) :          6
	Via   L1M1_PR(rot)_1x2 :          1
	Via   L1M1_PR(rot)_2x1 :          5
	Via        L1M1_PR_1x2 :         24
	Via        L1M1_PR_2x1 :         30

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 95.59% (65     / 68      vias)
        Weight 1     = 95.59% (65      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.41% (3       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
    Layer via        = 95.59% (65     / 68      vias)
    Layer via2       = 100.00% (6      / 6       vias)
 
  The optimized via conversion rate based on total routed via count = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 95.59% (65     / 68      vias)
        Weight 1     = 95.59% (65      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.41% (3       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

Total number of nets = 34
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: Extraction observers are detached as design net change threshold is reached.
##########################################################################################
## Wire spreading and widening 
##########################################################################################
## Commands below are more for designs with established nodes
## It's recommended to clean up routing DRCs first as these commands may degrade routing DRC if your design is congested
#	spread_wires
#	widen_wires
##########################################################################################
## Redundant via insertion
##########################################################################################
## For designs with advanced nodes where DRC convergence could be a concern, 
## redundant via insertion is recommended to be done after route_auto/route_opt
## Please refer to settings.route_auto.tcl for relevant settings
if {$REDUNDANT_VIA_INSERTION} {
	add_redundant_vias
}
## Create shields after signal routing; recommended if DRC convergence is a concern
if {$ROUTE_AUTO_CREATE_SHIELDS == "after_route_auto"} {
	create_shields ;# without specifying -nets option, all nets with shielding rules will be shielded 
	set_extraction_options -virtual_shield_extraction false
}
##########################################################################################
## Post-route_auto customizations
##########################################################################################
if {[file exists [which $TCL_USER_ROUTE_AUTO_POST_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_ROUTE_AUTO_POST_SCRIPT]"
	source -echo $TCL_USER_ROUTE_AUTO_POST_SCRIPT
} elseif {$TCL_USER_ROUTE_AUTO_POST_SCRIPT != ""} {
	puts "RM-error: TCL_USER_ROUTE_AUTO_POST_SCRIPT($TCL_USER_ROUTE_AUTO_POST_SCRIPT) is invalid. Please correct it."
}
## Example to resolve short violated nets
## Note that remove and reroute nets could potentially degrade timing QoR.
#	set data [open_drc_error_data -name zroute.err]
#	open_drc_error_data -name zroute.err
#	if { [sizeof_collection [get_drc_errors -quiet -error_data zroute.err -filter "type_name==Short"] ] > 0} {
#		set remove_net ""
#		foreach_in_collection net [get_attribute [get_drc_errors -error_data zroute.err -filter "type_name==Short"] objects] {
#			set net_type [get_attribute $net net_type]
#			if {$net_type=="signal"} {append_to_collection remove_net $net}
#		}
#		remove_routes -detail_route -nets $remove_net
#		route_eco
#	}
## If there are remaining routing DRCs, you can use the following :
#	route_detail -incremental true -initial_drc_from_input true
##########################################################################################
## connect_pg_net
##########################################################################################
if {$TCL_USER_CONNECT_PG_NET_SCRIPT != ""} {
	if {[file exists [which $TCL_USER_CONNECT_PG_NET_SCRIPT]]} {
		puts "RM-info: Sourcing [which $TCL_USER_CONNECT_PG_NET_SCRIPT]"
  		source $TCL_USER_CONNECT_PG_NET_SCRIPT
	} else {
		puts "RM-error: TCL_USER_CONNECT_PG_NET_SCRIPT($TCL_USER_CONNECT_PG_NET_SCRIPT) is invalid. Please correct it."
	}
} else {
	connect_pg_net
}
****************************************
Report : Power/Ground Connection Summary
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:34:12 2023
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 22/22
Unconnected nwell pins        22
Ground net VSS                22/22
Unconnected pwell pins        22
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
## Run check_routes to save updated routing DRC to the block
redirect -tee -file ${REPORTS_DIR}/${REPORT_PREFIX}.check_routes {check_routes}
Information: The command 'check_routes' cleared the undo history. (UNDO-016)
Cell Min-Routing-Layer = li1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand4_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand4_1, pin VNB) on layer pwell. (ZRT-030)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.960 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 9.15 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)


Start checking for open nets ... 

Total number of nets = 34, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 34 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   11  Alloctr   12  Proc 4453 
Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :	 true                
common.post_detail_route_redundant_via_insertion        :	 medium              
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_max_number_of_iterations                     :	 10                  
detail.mode                                             :	 balanced            
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 8 threads for routing. (ZRT-444)
Checked	1/1 Partitions, Violations =	0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   58  Alloctr   59  Proc 4453 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    427 micron
Total Number of Contacts =             159
Total Number of Wires =                181
Total Number of PtConns =              26
Total Number of Routed Wires =       181
Total Routed Wire Length =           422 micron
Total Number of Routed Contacts =       159
	Layer              li1 :         10 micron
	Layer             met1 :        211 micron
	Layer             met2 :        181 micron
	Layer             met3 :         25 micron
	Layer             met4 :          0 micron
	Layer             met5 :          0 micron
	Via   M2M3_PR(rot)_1x2 :          1
	Via        M2M3_PR_1x2 :          4
	Via        M2M3_PR_2x1 :          1
	Via            M1M2_PR :          3
	Via   M1M2_PR(rot)_2x1 :          5
	Via        M1M2_PR_1x2 :         10
	Via        M1M2_PR_2x1 :         50
	Via            L1M1_PR :         19
	Via       L1M1_PR(rot) :          6
	Via   L1M1_PR(rot)_1x2 :          1
	Via   L1M1_PR(rot)_2x1 :          5
	Via        L1M1_PR_1x2 :         24
	Via        L1M1_PR_2x1 :         30

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 95.59% (65     / 68      vias)
        Weight 1     = 95.59% (65      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.41% (3       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
    Layer via        = 95.59% (65     / 68      vias)
    Layer via2       = 100.00% (6      / 6       vias)
 
  The optimized via conversion rate based on total routed via count = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 95.59% (65     / 68      vias)
        Weight 1     = 95.59% (65      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.41% (3       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 


Verify Summary:

Total number of nets = 34, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


## Save block
save_block
Information: Saving block 'counter:counter/route_auto.design'
1
##########################################################################################
## Create abstract and frame
##########################################################################################
## Enabled for hierarchical designs; for bottom and intermediate levels of physical hierarchy
if {$DESIGN_STYLE == "hier"} {
	if {$USE_ABSTRACTS_FOR_POWER_ANALYSIS == "true"} {
		set_app_options -name abstract.annotate_power -value true
   	}
	if { $PHYSICAL_HIERARCHY_LEVEL == "bottom" } {
		create_abstract -read_only
	        create_frame -block_all true
       	 	derive_hier_antenna_property -design ${DESIGN_NAME}/${ROUTE_AUTO_BLOCK_NAME}

	} elseif { $PHYSICAL_HIERARCHY_LEVEL == "intermediate"} {
            if { $ABSTRACT_TYPE_FOR_MPH_BLOCKS == "nested"} {
                ## Create nested abstract for the intermediate level of physical hierarchy
                create_abstract -read_only
            } elseif { $ABSTRACT_TYPE_FOR_MPH_BLOCKS == "flattened"} {
                ## Create flattened abstract for the intermediate level of physical hierarchy
                create_abstract -read_only -preserve_block_instances false
            }
            create_frame -block_all true
            derive_hier_antenna_property -design ${DESIGN_NAME}/${ROUTE_AUTO_BLOCK_NAME}
	}
}
##########################################################################################
## Report and output
##########################################################################################
## Recommended timing settings for reporting on routed designs (AWP, CCS receiver, and SI timing window)
puts "RM-info: Setting time.delay_calc_waveform_analysis_mode to full_design"
RM-info: Setting time.delay_calc_waveform_analysis_mode to full_design
set_app_options -name time.delay_calc_waveform_analysis_mode -value full_design ;# tool default disabled; enables AWP
time.delay_calc_waveform_analysis_mode full_design
puts "RM-info: Setting time.enable_ccs_rcv_cap to true"
RM-info: Setting time.enable_ccs_rcv_cap to true
set_app_options -name time.enable_ccs_rcv_cap -value true ;# tool default false; enables CCS receiver model; required
time.enable_ccs_rcv_cap true
if {$REPORT_QOR} {source report_qor.tcl}
RM-info: Running script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

RM-info: Reporting clock tree information and QoR ...

 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
Information: Corner mode_norm.slow.RCmax_bc: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.slow.RCmax: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.fast.RCmin: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.fast.RCmin_bc: no PVT mismatches. (PVT-032)
Information: Freeing timing information from routing. (ZRT-574)
Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/route_auto.design'. (TIM-125)
Information: Design counter has 34 nets, 0 global routed, 32 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'counter'. (NEX-022)
---extraction options---
Corner: mode_norm.slow.RCmax
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: mode_norm.slow.RCmax_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: mode_norm.fast.RCmin
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: mode_norm.fast.RCmin_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 8
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: counter 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 32 nets are successfully extracted. (NEX-028)
Information: Advanced waveform propagation is enabled. (PT-040)
Information: PrimeTime context in timer is initialized.
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 32, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Update timing is using PrimeTime delay calculation. (TIM-201)
************************************************************
Timer Settings:
Delay Calculation Style:                   primetime
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             full_design
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
************************************************************
Warning: The scenario mode_norm.fast.RCmin has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
****************************************
Report : clock qor
        -type summary
        -nosplit
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:34:14 2023
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

===========================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin ====
===========================================================

=============================================== Summary Table for Corner mode_norm.fast.RCmin ================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC      Wire
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count    Length
                                                                Count      Area      Area
----------------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin, Scenario: mode_norm.fast.RCmin
clock                                   M,D         4      2        0      0.00     25.57      0.00      0.00         0         0     50.65
----------------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                          4      2        0      0.00     25.57      0.00      0.00         0         0     50.65


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
Warning: The scenario mode_norm.fast.RCmin_bc has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin_bc has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
==============================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin_bc ====
==============================================================

============================================== Summary Table for Corner mode_norm.fast.RCmin_bc ==============================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC      Wire
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count    Length
                                                                Count      Area      Area
----------------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin_bc, Scenario: mode_norm.fast.RCmin_bc
clock                                   M,D         4      2        0      0.00     25.57      0.09      0.00         0         0     50.65
----------------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                          4      2        0      0.00     25.57      0.09      0.00         0         0     50.65


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
===========================================================
==== Summary Reporting for Corner mode_norm.slow.RCmax ====
===========================================================

=============================================== Summary Table for Corner mode_norm.slow.RCmax ================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC      Wire
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count    Length
                                                                Count      Area      Area
----------------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.slow.RCmax, Scenario: mode_norm.slow.RCmax
clock                                   M,D         4      2        0      0.00     25.57      0.25      0.00         0         0     50.65
----------------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                          4      2        0      0.00     25.57      0.25      0.00         0         0     50.65


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
1
Dispatching command : 'report_clock_qor -type latency -show_paths -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.latency
Dispatching command : 'report_clock_qor -type area -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area
Dispatching command : 'report_clock_qor -type structure -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure
Dispatching command : 'report_clock_qor -type drc_violators -all -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.drc_violators
Dispatching command : 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_clock_qor -type latency -show_paths -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.latency'

Completed 'report_clock_qor -type area -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area'

Completed 'report_clock_qor -type structure -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure'

Completed 'report_clock_qor -type drc_violators -all -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.drc_violators'

Completed 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing'

RM-info: Running report_clock_qor -type power ...

RM-info: Reporting timing constraints ...

Dispatching command : 'report_mode -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_mode
Dispatching command : 'report_pvt -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_mode -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_mode'

Completed 'report_pvt -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt'

RM-info: Reporting timing and QoR ...

****************************************
Report : qor
        -summary
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:34:25 2023
****************************************
Information: Timer using 'PrimeTime Delay Calculation, AWP, CRPR'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
mode_norm.slow.RCmax (Setup)           2.11           0.00              0
Design             (Setup)             2.11           0.00              0

mode_norm.fast.RCmin_bc (Hold)           0.09           0.00              0
Design             (Hold)              0.09           0.00              0
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                            289.31
Cell Area (netlist and physical only):          289.31
Nets with DRC Violations:        0
1
Information: Timer using 'PrimeTime Delay Calculation, AWP, CRPR'. (TIM-050)
****************************************
Report : global timing
        -format { narrow }
        -report_by design
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:34:25 2023
****************************************

No setup violations found.


No hold violations found.


1
RM-info: Analyzing design violations ...

****************************************
Report : check_mv_design
        -erc_mode
        -voltage_threshold 0
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:34:25 2023
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
Warning: Option '-power_connectivity' is deprecated, use '-all' instead. (CMD-105)
****************************************
Report : check_mv_design
        -power_connectivity
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:34:25 2023
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- PG net rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Power connectivity rule ----------
Warning: PG pin 'value_reg_3_/VPB' is unconnected. (MV-005)
Warning: PG pin 'value_reg_3_/VNB' is unconnected. (MV-005)
Warning: PG pin 'value_reg_2_/VPB' is unconnected. (MV-005)
Warning: PG pin 'value_reg_2_/VNB' is unconnected. (MV-005)
Warning: PG pin 'value_reg_1_/VPB' is unconnected. (MV-005)
Warning: PG pin 'value_reg_1_/VNB' is unconnected. (MV-005)
Warning: PG pin 'U22/VPB' is unconnected. (MV-005)
Warning: PG pin 'U22/VNB' is unconnected. (MV-005)
Warning: PG pin 'U23/VPB' is unconnected. (MV-005)
Warning: PG pin 'U23/VNB' is unconnected. (MV-005)
Warning: PG pin 'U24/VPB' is unconnected. (MV-005)
Warning: PG pin 'U24/VNB' is unconnected. (MV-005)
Warning: PG pin 'U25/VPB' is unconnected. (MV-005)
Warning: PG pin 'U25/VNB' is unconnected. (MV-005)
Warning: PG pin 'U26/VPB' is unconnected. (MV-005)
Warning: PG pin 'U26/VNB' is unconnected. (MV-005)
Warning: PG pin 'U27/VPB' is unconnected. (MV-005)
Warning: PG pin 'U27/VNB' is unconnected. (MV-005)
Warning: PG pin 'U28/VPB' is unconnected. (MV-005)
Warning: PG pin 'U28/VNB' is unconnected. (MV-005)
Information: Message 'MV-005' limit (20) exceeded. Remainder will be suppressed. The limit can be changed with '-max_message_count' option. (MV-079)
Information: Total 44 MV-005 violations. (MV-080)

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 44 warning(s) from check_mv_design. (MV-082)
1
****************************************
Report : check_mv_design
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:34:25 2023
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
Loading cell instances...
Number of Standard Cells: 22
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 6
Number of VDD Vias: 13
Number of VDD Terminals: 4
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 6
Number of VSS Vias: 13
Number of VSS Terminals: 4
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
RM-info: Running report_power ...

RM-info: Reporting design information ...

****************************************
Report : report_utilization
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:34:26 2023
****************************************
Utilization Ratio:			0.5171
Utilization options:
 - Area calculation based on:		site_row of block counter/route_auto
 - Categories of objects excluded:	hard_macros macro_keepouts soft_macros io_cells hard_blockages 
Total Area:				559.4400
Total Capacity Area:			559.4400
Total Area of cells:			289.3104
Area of excluded objects:
 - hard_macros         :		0.0000
 - macro_keepouts      :		0.0000
 - soft_macros         :		0.0000
 - io_cells            :		0.0000
 - hard_blockages      :		0.0000

Utilization of site-rows with:
 - Site 'unit':				0.5171

0.5171
RM-info: Checking design issues ...

RM-info: Reporting units ...

RM-info: Reporting non-default app option settings ...

RM-info: time.si_enable_analysis is set to false ...

RM-info: Reporting timing and QoR in non-SI mode ...

****************************************
Report : qor
        -summary
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:34:26 2023
****************************************
Information: Timer using 'PrimeTime Delay Calculation, AWP, CRPR'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
mode_norm.slow.RCmax (Setup)           2.11           0.00              0
Design             (Setup)             2.11           0.00              0

mode_norm.fast.RCmin_bc (Hold)           0.09           0.00              0
Design             (Hold)              0.09           0.00              0
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                            289.31
Cell Area (netlist and physical only):          289.31
Nets with DRC Violations:        0
1
RM-info: Completed script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

print_message_info -ids * -summary

Id             Severity         Limit    Occurrences   Suppressed
--------------------------------------------------------------------
CMD-105         Warning             0              1            0
CTS-956         Warning             0              3            0
FILE-007    Information             0              2            0
FLW-8000    Information             0              2            0
FLW-8001    Information             0              2            0
FLW-8100    Information             0              4            0
LNK-040     Information             0              1            0
MV-005          Warning             0             20            0
MV-079      Information             0              1            0
MV-080      Information             0              1            0
MV-082      Information             0              3            0
NEX-012     Information             0              1            0
NEX-022     Information             0              3            0
NEX-024     Information             0              3            0
NEX-028     Information             0              2            0
NEX-030     Information             0              2            0
POW-005     Information            10              1            0
POW-009         Warning            10              2            0
POW-024     Information            10              2            0
POW-052     Information            10              2            0
PVT-032     Information             0              8            0
TIM-050     Information             0              8            0
TIM-111     Information             0              3            0
TIM-112     Information             0              3            0
TIM-123     Information             0              2            0
TIM-125     Information             0              3            0
TIM-201     Information             0              1            0
TIM-204         Warning             0              1            0
UIC-058         Warning             0              9            0
UNDO-016    Information             0              1            0
ZRT-026         Warning             0              3            0
ZRT-030         Warning             0             66            0
ZRT-309         Warning             0              1            0
ZRT-444     Information             0              4            0
ZRT-559     Information             0              1            0
ZRT-574     Information             0              2            0
ZRT-607     Information             0              1            0
ZRT-613     Information             0              3            0
ZRT-703     Information             0              3            0
ZRT-706     Information             0              3            0
ZRT-707     Information             0              3            0

Diagnostics summary: 106 warnings, 81 informationals
echo [exec date +%s] > route_auto 
exit
Maximum memory usage for this session: 1515.74 MB
Maximum memory usage for this session including child processes: 1838.20 MB
CPU usage for this session:     36 seconds (  0.01 hours)
Elapsed time for this session:     47 seconds (  0.01 hours)
Thank you for using IC Compiler II.
date +%s > route_opt.begin
icc2_shell  -f ./rm_icc2_pnr_scripts/route_opt.tcl | tee -i logs_icc2/route_opt.log



                              IC Compiler II (TM)

                Version S-2021.06-SP3 for linux64 - Oct 12, 2021
  This release has significant feature enhancements. Please review the Release
                       Notes associated with this release.

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
 
##########################################################################################
# Tool: IC Compiler II
# Script: route_opt.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_pnr_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_setup/icc2_pnr_setup.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: icc2_pnr_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_common_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_setup/icc2_common_setup.tcl

set TECH_HOME "/mnt/coe/workspace/ece/ece720-common/tech"
set DCRM_RESULTS_DIR "../dcrm/results"
##########################################################################################
# Tool: IC Compiler II
# Script: icc2_common_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
##########################################################################################
## Required variables
## These variables must be correctly filled in for the flow to run properly
##########################################################################################
set DESIGN_NAME 		"counter" ;# Required; name of the design to be worked on; also used as the block name when scripts save or copy a block
set LIBRARY_SUFFIX		"" ;# Suffix for the design library name ; default is unspecified   
set DESIGN_LIBRARY 		"${DESIGN_NAME}${LIBRARY_SUFFIX}" ;# Name of the design library; default is ${DESIGN_NAME}${LIBRARY_SUFFIX}
set REFERENCE_LIBRARY 		"${TECH_HOME}/google/icc2libprep/sky130_fd_sc_hs/icc2_cell_lib/sky130_fd_sc_hs.ndm"	;# Required; a list of reference libraries for the design library.
;#	for library configuration flow (LIBRARY_CONFIGURATION_FLOW set to true below): 
;#		- specify the list of physical source files to be used for library configuration during create_lib
;# 	for hierarchical designs using bottom-up flows: include subblock design libraries in the list;
;# 	for hierarchical designs using ETMs: include the ETM library in the list.
;# 		- If unpack_rm_dirs.pl is used to create dir structures for hierarchical designs, 
;#		  in order to transition between hierarchical DP and hierarchical PNR flows properly, 
;#		  absolute paths are a requirement.
set COMPRESS_LIBS               "false" ;# Save libs as compressed NDM; only used in DP.
set VERILOG_NETLIST_FILES	"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.v"	;# Verilog netlist files;
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set UPF_FILE 			""	;# A UPF file
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#          for hierarchical designs using ETMs, load the block upf file
;#          for each sub-block linked to ETM, include the following line in the UPF_FILE 
;#              load_upf block.upf -scope block_instance_name
set UPF_SUPPLEMENTAL_FILE	""      ;# The supplemental UPF file. Only needed if you are running golden UPF flow, in which case, you need both UPF_FILE and this.
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#	    If UPF_SUPPLEMENTAL_FILE is specified, scripts assume golden UPF flow. load_upf and save_upf commands will be different.	
set TCL_PARASITIC_SETUP_FILE	""	;# Specify a Tcl script to read in your TLU+ files by using the read_parasitic_tech command;
;# refer to the example in templates/init_design.read_parasitic_tech_example.tcl 
set TCL_MCMM_SETUP_FILE		"${DCRM_RESULTS_DIR}/ICC2_files/${DESIGN_NAME}.MCMM/top.tcl"	;# Specify a Tcl script to create your corners, modes, scenarios and load respective constraints;
;# two examples are provided in templates/: 
;# init_design.mcmm_example.explicit.tcl: provide mode, corner, and scenario constraints; create modes, corners, 
;# and scenarios; source mode, corner, and scenario constraints, respectively 
;# init_design.mcmm_example.auto_expanded.tcl: provide constraints for the scenarios; create modes, corners, 
;# and scenarios; source scenario constraints which are then expanded to associated modes and corners
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set TECH_FILE 			"${TECH_HOME}/google/milkyway/sky130_fd_sc_hs/sky130_fd_sc_hs.tf" 	;# A technology file; TECH_FILE and TECH_LIB are mutually exclusive ways to specify technology information; 
;# TECH_FILE is recommended, although TECH_LIB is also supported in ICC2 RM. 
set TECH_LIB			""	;# Specify the reference library to be used as a dedicated technology library;
;# as a best practice, please list it as the first library in the REFERENCE_LIBRARY list 
set TECH_LIB_INCLUDES_TECH_SETUP_INFO true 
;# Indicate whether TECH_LIB contains technology setup information such as routing layer direction, offset, 
;# site default, and site symmetry, etc. TECH_LIB may contain this information if loaded during library prep.
;# true|false; this variable is associated with TECH_LIB. 
set TCL_TECH_SETUP_FILE		"init_design.tech_setup.tcl"
;# Specify a TCL script for setting routing layer direction, offset, site default, and site symmetry list, etc.
;# init_design.tech_setup.tcl is the default. Use it as a template or provide your own script.
;# This script will only get sourced if the following conditions are met: 
;# (1) TECH_FILE is specified (2) TECH_LIB is specified && TECH_LIB_INCLUDES_TECH_SETUP_INFO is false 
set ROUTING_LAYER_DIRECTION_OFFSET_LIST "   {li1 vertical 0.0}   {met1 horizontal 0.0}   {met2 vertical 0.0}   {met3 horizontal 0.0}   {met4 vertical 0.0}   {met5 horizontal 0.0} "
;# Specify the routing layers as well as their direction and offset in a list of space delimited pairs;
;# This variable should be defined for all metal routing layers in technology file;
;# Syntax is "{metal_layer_1 direction offset} {metal_layer_2 direction offset} ...";
;# It is required to at least specify metal layers and directions. Offsets are optional. 
;# Example1 is with offsets specified: "{M1 vertical 0.2} {M2 horizontal 0.0} {M3 vertical 0.2}"
;# Example2 is without offsets specified: "{M1 vertical} {M2 horizontal} {M3 vertical}"
##########################################################################################
## Optional variables
## Specify these variables if the corresponding functions are desired 
##########################################################################################
set DESIGN_LIBRARY_SCALE_FACTOR	"1000"	;# Specify the length precision for the library. Length precision for the design
;# library and its ref libraries must be identical. Tool default is 10000, which
;# implies one unit is one Angstrom or 0.1nm.
set UPF_UPDATE_SUPPLY_SET_FILE	""	;# A UPF file to resolve UPF supply sets
set DEF_FLOORPLAN_FILES		""	;# DEF files which contain the floorplan information;
;# 	for DP: not required
;# 	for PNR: required if INIT_DESIGN_INPUT = ASCII in icc2_pnr_setup.tcl and neither TCL_FLOORPLAN_FILE or 
;#		 initialize_floorplan is used; DEF_FLOORPLAN_FILES and TCL_FLOORPLAN_FILE are mutually exclusive;
;# 	         not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM
set DEF_SCAN_FILE		"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.scandef"	;# A scan DEF file for scan chain information;
;# 	for PNR: not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM, as SCANDEF is expected to be loaded already
set DEF_SITE_NAME_PAIRS		{}	;# A list of site name pairs for read_def -convert; 
;# specify site name pairs with from_site first followed by to_site;
;# Example: set DEF_SITE_NAME_PAIRS {{from_site_1 to_site_1} {from_site_2 to_site_2}} 	
set SITE_DEFAULT		""	;# Specify the default site name if there are multiple site defs in the technology file;
;# this is to be used by initialize_floorplan command; example: set SITE_DEFAULT "unit";
;# this is applied in the init_design.tech_setup.tcl script 
set SITE_SYMMETRY_LIST	""		;# Specify a list of site def and its symmetry value;
;# this is to be used by read_def or initialize_floorplan command to control the site symmetry;
;# example: set SITE_SYMMETRY_LIST "{unit Y} {unit1 Y}"; this is applied in the init_design.tech_setup.tcl script 
set MIN_ROUTING_LAYER		"li1"	;# Min routing layer name; normally should be specified; otherwise tool can use all metal layers
set MAX_ROUTING_LAYER "met5" ;
set LIBRARY_CONFIGURATION_FLOW	false	;# Set it to true enables library configuration flow which calls the library manager under the hood to generate .nlibs, 
;# save them to disk, and automatically link them to the design.
;# Requires LINK_LIBRARY to be specified with .db files and REFERENCE_LIBRARY to be specified with physical
;# source files for the library configuration flow. Also search_path (in icc2_pnr_setup.tcl) should include paths 
;# to these .db and physical source files.
set LINK_LIBRARY		""	;# Specify .db files;
;# 	for running VC-LP (vc_lp.tcl) and Formality (fm.tcl): required
;# 	for ICC-II without LIBRARY_CONFIGURATION_FLOW enabled: not required
;#	for ICC-II with LIBRARY_CONFIGURATION_FLOW enabled: required; 
;#      	- the .db files specified will be used for the library configuration under the hood during create_lib 
##########################################################################################
## Variables related to flow controls of flat PNR, hierarchical PNR and transition with DP
##########################################################################################
set DESIGN_STYLE		"flat"	;# Specify the design style; flat|hier; default is flat; 
;# specify flat for a totally flat flow (flat PNR for short) and 
;# specify hier for a hierarchical flow (hier PNR for short);
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: this should set to flat (default)
;#	for DP: not used 
set PHYSICAL_HIERARCHY_LEVEL	"" 	;# Specify the current level of hierarchy for the hierarchical PNR flow; top|intermediate|bottom;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
set RELEASE_DIR_DP		"" 	;# Specify the release directory of DP RM; 
;# this is where init_design.tcl of PNR flow gets DP RM released libraries;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: required if INIT_DESIGN_INPUT = DP_RM_NDM, as init_design.tcl needs to know where DP RM libraries are
;#	for DP: not used 
set RELEASE_LABEL_NAME_DP 	"for_pnr"	
;# Specify the label name of the block in the DP RM released library;
;# this is the label name which init_design.tcl of PNR flow will open. 
set RELEASE_DIR_PNR		"" 	;# Specify the release directory of PNR RM; 
;# this is where the init_design.tcl of hierarchical PNR flow gets the sub-block libraries;	
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
##########################################################################################
## Variables related to REDHAWK ANALYSIS FUSION
##########################################################################################
set REDHAWK_SEARCH_PATH		"" 	;# Required. Search path to the NDM, reference libraries, and etc.
puts "RM-info : Completed script [info script]\n"
RM-info : Completed script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_setup/icc2_common_setup.tcl

########################################################################################## 
## Variables for init_design inputs (used by init_design.tcl)
##########################################################################################
set INIT_DESIGN_INPUT 		"ASCII"	;# Specify one of the 3 options: ASCII | DC_ASCII | DP_RM_NDM; default is ASCII.
;# 1.ASCII: assumes all design input files are ASCII and will read them in individually.
;# 2.DC_ASCII: for design transfer from DC using the write_icc2_files command;
;#   sources ${DCRM_RESULTS_DIR}/${DCRM_FINAL_DESIGN_ICC2}/${DESIGN_NAME}.icc2_script.tcl;
;#   you can change the default of DC_RESULTS_DIR and DCRM_FINAL_DESIGN_ICC2 below;
;#   commonly used in combination with SPG flow (set PLACE_OPT_SPG_FLOW true below)  
;# 3.DP_RM_NDM: if ICC2-DP-RM is completed, you can take its NDM outputs and skip the design creation steps;
;#   for PNR flat (DESIGN_STYLE set to flat), script copies the design library from ICC2-DP-RM release 
;#   area (specified by RELEASE_DIR_DP) and opens design;    
;#   for PNR hier flow (DESIGN_STYLE set to hier), script will either copy design library 
;#   from ICC2-DP-RM release area or in addition to that, copy design library of the child blocks from PNR
;#   release area (specified by RELEASE_DIR_PNR), and then open design.
#set DCRM_RESULTS_DIR  		"./results" ;# used by DC_ASCII to specify DC-RM output directory. Default is results.   
;# (Rhett Davis) Moved this variable to icc2_common_setup.tcl for use with DP flow
set DCRM_FINAL_DESIGN_ICC2 	"ICC2_files" ;# output directory name generated by DC-RM's write_icc2_files command;
;# only valid if you specify DC_ASCII for INIT_DESIGN_INPUT;
;# The directory contains verilog, floorplan, scenario settings, and constraints from DC
;# in a format that IC Compiler II can source.    
set POCV_CORNER_FILE_MAPPING_LIST 	"" ;# a list of corner and its associated POCV file in pairs, as POCV is corner dependant;
;# same corner can have multiple corresponding files;
;# example: set POCV_CORNER_FILE_MAPPING_LIST "{corner1 file1a} {corner1 file1b} {corner2 file2}";
;# in the example, file1a and file1b will be loaded for corner1, file2 will be loaded for corner2.
;# Note: POCV_CORNER_FILE_MAPPING_LIST will take precedence if AOCV_CORNER_TABLE_MAPPING_LIST is also specified
set AOCV_CORNER_TABLE_MAPPING_LIST 	"" ;# a list of corner and its associated AOCV table in pairs, as AOCV is corner dependant;
;# same corner can have multiple corresponding tables;
;# example: set AOCV_CORNER_TABLE_MAPPING_LIST "{corner1 table1a} {corner1 table1b} {corner2 table2}";
;# in the example, table1a and table1b will be loaded for corner1, table2 will be loaded for corner2.
set TCL_PAD_CONSTRAINTS_FILE		"" ;# a Tcl script for your pad constraint commands used by place_io of 
;# templates/init_design.flat_design_planning_example.tcl sourced by init_design.tcl
set TCL_MV_SETUP_FILE			"" ;# a Tcl script placeholder for your MV setup commands,such as create_voltage_area, 
;# placement bound, power switch creation and level shifter insertion, etc;
;# refer to templates/init_design.power_switch_example.tcl for sample commands   
set TCL_PG_CREATION_FILE		"" ;# a Tcl script placeholder for your power ground network creation commands,
;# such as create_pg*, set_pg_strategy, compile_pg, etc;
set TCL_FLOORPLAN_FILE			"rm_setup/floorplan.tcl" ;# Tcl floorplan file written by the write_floorplan command; for example, floorplan/floorplan.tcl;
;# TCL_FLOORPLAN_FILE and DEF_FLOORPLAN_FILES are mutually exclusive; please specify only one of them;
;# Not effective if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
;# The write_floorplan command writes a floorplan.tcl Tcl script and a floorplan.def DEF file;
;# reading floorplan.tcl alone can restore the entire floorplan - refer to write_floorplan man for more details  
set TCL_ADDITIONAL_FLOORPLAN_FILE 	"" ;# a supplementary Tcl constraint file; sourced after DEF_FLOORPLAN_FILE or TCL_FLOORPLAN_FILE is read, 
;# or initialize_floorplan is done; can be used to cover additional floorplan constructs, 
;# such as bounds, pin guides, or route guides, etc; not valid if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
set TCL_USER_INIT_DESIGN_POST_SCRIPT ""	;# An optional Tcl file to be sourced at the very end of init_design.tcl before save_block.
########################################################################################## 
## Variables for constraints or settings that impact multiple steps (used across flow)
##########################################################################################
set TCL_PLACEMENT_SPACING_LABEL_RULE_FILE "" ;# A file to specify your placement spacing labels and rules.
;# Example : set_placement_spacing_label -name X -side both -lib_cells [get_lib_cells -of [get_cells]]
;# Example : set_placement_spacing_rule -labels {X SNPS_BOUNDARY} {0 1}
set SAIF_FILE				"" ;# Specify a SAIF file for accurate power computation for features such as
;# total power (opt.power.mode set to total) and enhanced low power placement (place.coarse.enhanced_low_power_effort).
;# sourced at the beginning of place_opt.tcl
set SAIF_FILE_POWER_SCENARIO		"" ;# SAIF_FILE related; specify a power scenario where the SAIF is to be applied
set SAIF_FILE_SOURCE_INSTANCE		"" ;# SAIF_FILE related; name of the instance of the current design as it appears in SAIF file.
set SAIF_FILE_TARGET_INSTANCE		"" ;# SAIF_FILE related; name of the target instance on which activity is to be annotated.
set OPTIMIZATION_FREEZE_PORT_LIST 	"" ;# List of cells (for ex, clock gen modules, or customized logics that should not be touched) to which freeze_clock_ports 
;# and freeze_data_ports attribute will be set to prevent optimization from modifying their port signature; 
;# especially useful if you do formal verification by modules. 
;# Sets opt.dft.hier_preservation to true and runs set_freeze_port -all on the specified cells.
set TCL_USER_CONNECT_PG_NET_SCRIPT ""	;# An optional Tcl file for customized connect_pg_net command and options, such as for bias pins of cells added by opto;
;# sourced by all the main scripts prior to the save_block command
# ---------------------------------
# Lib cell purpose restrictions
# ---------------------------------
set TCL_LIB_CELL_PURPOSE_FILE 		"set_lib_cell_purpose.tcl" ;# A Tcl file which applies lib cell purpose related restrictions;
;# You can specify it with your own customized script	
;# RM default is set_lib_cell_purpose.tcl which includes the following restrictions, each controlled by
;# an individual variable : dont use cells (TCL_LIB_CELL_DONT_USE_FILE), tie cells (TIE_LIB_CELL_PATTERN_LIST), 
;# hold fixing (HOLD_FIX_LIB_CELL_PATTERN_LIST), CTS (CTS_LIB_CELL_PATTERN_LIST) and CTS-exclusive cells (CTS_ONLY_LIB_CELL_PATTERN_LIST). 
## The following 5 *_LIB_CELL_* variables are only applicable if set_lib_cell_purpose.tcl is used for lib cell purpose restrictions.
#  If you do not plan to use set_lib_cell_purpose.tcl, specify TCL_LIB_CELL_PURPOSE_FILE with your own file and you don't have to specify the following variables.
set TCL_LIB_CELL_DONT_USE_FILE 		"" ;# A Tcl file for customized don't use ("set_lib_cell_purpose -exclude <purpose>" commands).
;# The file is to be sourced in set_lib_cell_purpose.tcl, which is the default script for handling lib cell 
;# purpose restrictions specified by the variable TCL_LIB_CELL_PURPOSE_FILE above.
;# It only takes effect if TCL_LIB_CELL_PURPOSE_FILE is set to the default value set_lib_cell_purpose.tcl
set TIE_LIB_CELL_PATTERN_LIST 		"" ;# A list of TIE lib cell patterns to be included for optimization;
;# Example : set TIE_LIB_CELL_PATTERN_LIST "*/TIE* */ttt*"
set HOLD_FIX_LIB_CELL_PATTERN_LIST 	"" ;# A list of hold time fixing lib cell patterns to be included only for hold
set CTS_LIB_CELL_PATTERN_LIST 		"" ;# List of CTS lib cell patterns to be used by CTS; 
;# please include repeaters, always-on repeaters (for MV-CTS), 
;# and gates (for sizing pre-existing gates)/always-on buffers;
;# Please also include flops as CCD can size flops to improve timing.
;# example : set CTS_LIB_CELL_PATTERN_LIST "*/NBUF* */AOBUF* */AOINV* */SDFF*"
set CTS_ONLY_LIB_CELL_PATTERN_LIST 	"" ;# List of CTS lib cell patterns to be used by CTS "exclusively", such as clock specific
;# buffers and inverters. Please be aware that these cells will be applied with only cts 
;# purpose and nothing else. If you want to use these lib cells for other purposes, 
;# such as optimization and hold, specify them in CTS_LIB_CELL_PATTERN_LIST instead
# ---------------------------------
# Clock NDR
# ---------------------------------
set TCL_CTS_NDR_RULE_FILE 		"cts_ndr.tcl" ;# Specify a script for clock NDR creation and association, to be sourced at place_opt
;# By default the variable is set to cts_ndr.tcl, which is an RM provided example.
;# Important: to use the example script, you must also specify CTS_NDR_RULE_NAME, CTS_INTERNAL_NDR_RULE_NAME,
;# or CTS_LEAF_NDR_RULE_NAME (see below for details), otherwise the script won't do anything.
## Note: the CTS_*NDR* variables below are only applicable if TCL_CTS_NDR_RULE_FILE is set to the RM provided example script. 
## If you specify your own script for TCL_CTS_NDR_RULE_FILE, variables below will not be used.
## For root clock nets
set CTS_NDR_RULE_NAME			"" ;# Specify a clock NDR rule for root nets;
;# required for the example script to work on the root and internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_NDR_SHIELDING_LAYER_WIDTH_LIST 	"" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_SHIELDING_LAYER_SPACING_LIST "" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_MIN_ROUTING_LAYER		"" ;# Min routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied. 
set CTS_NDR_MAX_ROUTING_LAYER		"" ;# Max routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied.
## For internal clock nets (by default same values as with the root clock nets)
set CTS_INTERNAL_NDR_RULE_NAME		"$CTS_NDR_RULE_NAME" ;# Specify a clock NDR rule for internal nets; default is same as CTS_NDR_RULE_NAME;
;# required for the example script to work on the internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_INTERNAL_NDR_SHIELDING_LAYER_WIDTH_LIST "$CTS_NDR_SHIELDING_LAYER_WIDTH_LIST" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_SHIELDING_LAYER_SPACING_LIST "$CTS_NDR_SHIELDING_LAYER_SPACING_LIST" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_MIN_ROUTING_LAYER "$CTS_NDR_MIN_ROUTING_LAYER" ;# Min routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied. 
set CTS_INTERNAL_NDR_MAX_ROUTING_LAYER "$CTS_NDR_MAX_ROUTING_LAYER" ;# Max routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied.
## For leaf clock nets
set CTS_LEAF_NDR_RULE_NAME 		"" ;# Specify rm_leaf as the predefined rule for the example script to prepare a default rule for leaf nets
set CTS_LEAF_NDR_MIN_ROUTING_LAYER 	$CTS_NDR_MIN_ROUTING_LAYER ;# Min routing layer for set_clock_routing_rules to which rm_leaf is applied.
set CTS_LEAF_NDR_MAX_ROUTING_LAYER 	$CTS_NDR_MAX_ROUTING_LAYER ;# Max routing layer for set_clock_routing_rules to which rm_leaf is applied.
# ---------------------------------
# Preroute optimizations
# ---------------------------------
set PREROUTE_PLACEMENT_MAX_DENSITY	"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# If specified, sets place.coarse.max_density to limit local density to be less than the value.
;# if unspecified, place.coarse.max_density remains at tool default 0; 
;# now if $PREROUTE_PLACEMENT_AUTO_DENSITY is also true, tool will auto determine a appropriate value; 
;# while if $PREROUTE_PLACEMENT_AUTO_DENSITY is false, tool will try to spread cells evenly
set PREROUTE_PLACEMENT_MAX_UTIL		"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;
;# sets place.coarse.congestion_driven_max_util to control how densely the tool can pack cells in uncongested 
;# regions, in order to remove congestion in congested regions
;# if unspecified, place.coarse.congestion_driven_max_util remains at tool default 0.93
set PREROUTE_PLACEMENT_AUTO_DENSITY	true ;# true|false; tool default true; optional in RM to set it to false if you want to disable the feature; 
;# sets place.coarse.auto_density_control to control coarse placement automatic density control;
;# if you do not specify either of the above two settings (max density and max util) and keep the tool defaults, 
;# the automatic density control selects the value for max density and max util based on the design stage;
;# message PLACE-027 is issued to report the chosen settings
set PREROUTE_PLACEMENT_ENHANCED_AUTO_DENSITY false ;# false|true, tool default false; optional in RM;
;# sets place.coarse.enhanced_auto_density_control;
;# automaticlly selects max density based on the design stage as well as design utilization;
;# automatically selects max util based on the design stage as well as design tchnology
set PREROUTE_PLACEMENT_TARGET_ROUTING_DENSITY "" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# sets place.coarse.target_routing_density to control target routing density for congestion-driven placement; 
;# if left unspecified, place.coarse.target_routing_density remains at tool default 0 
set PREROUTE_PLACEMENT_PIN_DENSITY_AWARE false ;# false|true; tool default false; optional in RM;
;# sets app option place.coarse.pin_density_aware to control maximum local pin density;
set PREROUTE_NDR_OPTIMIZATION 		false ;# false|true, tool default false; optional in RM;
;# sets place_opt/clock_opt.flow.optimize_ndrs to true enables NDR optimization
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase; 
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
########################################################################################## 
## Variables for the place_opt step (used by place_opt.tcl and settings.place_opt.tcl)
##########################################################################################
set PLACE_OPT_ACTIVE_SCENARIO_LIST	"" ;# A subset of scenarios to be made active during place_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
;# include CTS scenarios if you are enabling CTS related features during place_opt,
;# such as PLACE_OPT_OPTIMIZE_ICGS, PLACE_OPT_TRIAL_CTS, or PLACE_OPT_MSCTS
set PLACE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by place_opt; default "" which means no user prefix
set TCL_USER_PLACE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced before place_opt.
set TCL_USER_PLACE_OPT_SCRIPT 		"" ;# An optional Tcl file for place_opt.tcl to replace pre-existing place_opt commands.
set TCL_USER_PLACE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced after place_opt.
set PLACE_OPT_SPG_FLOW 			false ;# false|true; RM default false; set it to true to enable SPG input handling flow in place_opt.tcl;
;# which skips the first pass of the two-pass placement;
;# recommended to go with DC-ASCII inputs (set INIT_DESIGN_INPUT DC_ASCII)
set PLACE_OPT_TRIAL_CTS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.trial_clock_tree to enables early clock tree synthesis;
;# useful for low power placement and ICG optimization flow (PLACE_OPT_OPTIMIZE_ICGS). 
;# Propagated clocks will be used through-out place_opt flow.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, trial CTS will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_TRIAL_CTS. So you don't have to manually enable it.
set PLACE_OPT_OPTIMIZE_ICGS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.optimize_icgs for place_opt to run automatic ICG optimization that performs trial CTS, 
;# timing-aware ICG splitting and clock-aware placement for critical enable paths.
;# The aggressiveness of splitting can be controlled by the PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE. 
set PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE "" ;# specify a value between 0 and 1; default unspecified; 
;# sets place_opt.flow.optimize_icgs_critical_range to the value specified; tool default is 0.75.
;# When set to X, only ICGs enable slack within {EN_WNS, EN_WNS*(1-X)} will be considered for splitting;
;# for example, 0.75 means only ICG with enable pin violations between 1*EN_WNS and 0.25*EN_WNS will be split,
;# while the ICG enable slack below 0.25*EN_WNS will be skipped. Larger value means more splitting. 
set PLACE_OPT_MERGE_ICGS		true ;# false|true; tool default true; optional in RM to set it to false;
;# sets place_opt.flow.merge_clock_gates to control whether the OBD ICG merging is enabled or not;
;# when set to true, ICG merging (merge_clock_gates) runs internally inside place_opt as a first step in initial_place stage;
set PLACE_OPT_ICG_AUTO_BOUND		false ;# false|true; tool default false; optional in RM;
;# sets place.coarse.icg_auto_bound to enable use of automatically created group bounds
set PLACE_OPT_CLOCK_AWARE_PLACEMENT	false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.clock_aware_placement to guide placement with ICG's enable timing criticality; 
;# place_opt will try to improve ICG enable timing by placing the timing critical ICGs and their fanout cells 
;# at better locations for ICG enable paths.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, clock-aware placement will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_CLOCK_AWARE_PLACEMENT. So you don't have to manually enable it.
set PLACE_OPT_MSCTS			false ;# false|true; enables MSCTS (regular) at place_opt step; requires TCL_REGULAR_MSCTS_FILE to be specified;
;# It runs in two parts: first part runs at place_opt step to source TCL_REGULAR_MSCTS_FILE;
;# second part runs at clock_opt_cts step, skips TCL_REGULAR_MSCTS_FILE, propagates clocks, and runs mesh simulation;
;# By default, the features runs in ideal clock mode. However if if PLACE_OPT_OPTIMIZE_ICGS or PLACE_OPT_TRIAL_CTS 
;# are also enabled, then propagated clocks will be used during the place_opt step;
;# If set to false (RM default), RM runs MSCTS only at clock_opt_cts step.
set PLACE_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for place_opt MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS. Only valid if PLACE_OPT_MSCTS is set to true
set TCL_USER_SPARE_CELL_PRE_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced before place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_USER_SPARE_CELL_POST_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced after place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_NON_CLOCK_NDR_RULES_FILE 	"" ;# Specify a NDR rules file for signal nets (Clock NDR rules are specified by CTS_NDR_* variables above)
set PLACE_OPT_MULTIBIT_BANKING 		false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_banking to enable multibit banking during place_opt;
;# takes effect during place_opt initial_opto 
set PLACE_OPT_MULTIBIT_DEBANKING 	false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_debanking to enables multibit debanking during place_opt;
;# takes effect during place_opt final_opto
########################################################################################## 
## Variables for the clock_opt step 
## (used by settings.clock_opt_cts.tcl, clock_opt_cts.tcl, and clock_opt_opto.tcl)
##########################################################################################
set CLOCK_OPT_CTS_ACTIVE_SCENARIO_LIST  "" ;# A subset of scenarios to be made active during clock_opt_cts step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_CTS_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt build_clock; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_CTS_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced after clock_opt.
set CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST "" ;# A subset of scenarios to be made active during clock_opt_opto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_OPTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt final_opto; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_OPTO_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT "" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced after clock_opt.
set CLOCK_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS.
set TCL_REGULAR_MSCTS_FILE		"" ;# Specify a Tcl script for regular multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "place_opt" if PLACE_OPT_MSCTS is true in place_opt.tcl
;# and before "clock_opt -from build_clock -to route_clock" command in clock_opt_cts.tcl
;# RM provided script: mscts.regular.tcl
set TCL_STRUCTURAL_MSCTS_FILE		"" ;# Specify a Tcl script for structural multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "clock_opt -from build_clock -to route_clock" command
;# in clock_opt_cts.tcl;
;# RM provided script: mscts.structural.tcl
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
set CLOCK_OPT_OPTO_CTO 			false ;# Default false; enables post-route clock tree optimization in clock_opt_opto.tcl
set CLOCK_OPT_OPTO_CTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by CTO; default "" which means no user prefix
########################################################################################## 
## Variables for route_auto and route_opt related settings 
## (Used by settings.route_auto.tcl, settings.route_opt.tcl, route_auto.tcl, and route_opt.tcl)
##########################################################################################
set ROUTE_AUTO_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_auto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_AUTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created suring route_auto; default "" which means no user prefix
set TCL_USER_ROUTE_AUTO_PRE_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced before route_auto.
set TCL_USER_ROUTE_AUTO_SCRIPT 		"" ;# An optional Tcl file for route_auto.tcl to replace pre-existing routing commands.
set TCL_USER_ROUTE_AUTO_POST_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced after route_auto.
set ROUTE_OPT_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created during route_opt; default "" which means no user prefix
set TCL_USER_ROUTE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced before route_opt.
set TCL_USER_ROUTE_OPT_SCRIPT 		"" ;# An optional Tcl file for route_opt.tcl to replace pre-existing route_opt commands.
set TCL_USER_ROUTE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced after route_opt.
set CLOCK_OPT_GLOBAL_ROUTE_OPT		false ;# false|true; tool default false; optional in RM; 
;# enables Global Route Based Optimization by setting clock_opt.flow.enable_global_route_opt 
;# and route_opt.flow.enable_power to true, sources routing settings, and runs clock_opt -from global_route_opt;
;# this feature is added to route_auto.tcl; if enabled, it replaces route_global command;
set ROUTE_AUTO_USE_SINGLE_COMMAND	false ;# false|true; runs route_auto command instead of atomic commands (route_global+route_track+route_detail with update_timing in between)
set REDUNDANT_VIA_INSERTION		false ;# false|true; tool default false; optional in RM; enables redundant via insertion for post-route;
;# if you choose ESTABLISHED for TECHNOLOGY_NODE on RMgen download page,
;# RM is set up to run concurrent redundant via insertion during route_auto and route_opt
;# otherwise, RM is set up to reserve space and run standalone add_redundant_vias after route_auto and route_opt  
set TCL_USER_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC-II via mapping file required for redundant via insertion; 
;# the file should include add_via_mapping commands.   
set TCL_USER_ICC_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC style via mapping file required for redundant via insertion; 
;# the file should include define_zrt_redundant_vias commands.
;# This variable is mutually exclusive with TCL_USER_REDUNDANT_VIA_MAPPING_FILE
set ROUTE_AUTO_ANTENNA_FIXING		false ;# false|true; tool default false; optional in RM;
;# set true to enable route.detail.hop_layers_to_fix_antenna and source TCL_ANTENNA_RULE_FILE in route_auto.tcl 
;# to fix Antenna violations.
set TCL_ANTENNA_RULE_FILE	""	;# Antenna rule file; required if ROUTE_AUTO_ANTENNA_FIXING is set to true.
set ROUTE_AUTO_CREATE_SHIELDS 		"none" ;# none|before_route_auto|after_route_auto; default is none; optional in RM;
;# choose to create shields before or after route_auto; all nets with shielding rules will be shielded	
set ROUTE_OPT_PT_DELAY_CALCULATION_WITH_PBA false ;# Default false; sets time.pba_optimization_mode to path to enable PBA during second route_opt;
set ROUTE_OPT_STARRC_CONFIG_FILE ""	;# Specify the configuration file for StarRC in-design extraction for the second route_opt in route_opt.tcl;
;# required; refer to templates/route_opt.starrc_config_example.txt as an example
set ROUTE_OPT_RESHIELD 			"after_route_opt" ;# none|after_route_opt|incremental; default is after_route_opt; 
;# set after_route_opt to reshield nets after route_opt is done with create_shield command; 
;# set incremental to trigger reshield during all route_opt eco route sessions with an app option; 
;# note that ROUTE_OPT_RESHIELD only works if ROUTE_AUTO_CREATE_SHIELDS is set to a value other than none
set ROUTE_OPT_CTO 			"auto" ;# auto|always_on|always_off; tool default auto; RM default auto;
;# sets route_opt.flow.enable_ccd_clock_drc_fixing to the specified value for clock DRC fixing in route_opt;
;# Note: this feature affects both CCD and non-CCD route_opt;
;# if CCD is enabled, with auto, route_opt will enable the feature; set it to always_off if you want it disabled.
;# if CCD is not enabled, with auto, this feature won't be enabled; set it to always_on to enable the feature.
## The following 6 ROUTE_OPT_ECO_OPT* variables are for ECO fusion (eco_opt command) in route_opt.tcl
#  Note that once ROUTE_OPT_ECO_OPT_PT_PATH is specified, ECO fusion is enabled and the third route_opt will be skipped.
set ROUTE_OPT_ECO_OPT_PT_PATH		"" ;# Required by eco_opt; specify the path to pt_shell; for example: /u/mgr/bin/pt_shell
;# if specified, eco_opt
set ROUTE_OPT_ECO_OPT_DB_PATH		"" ;# Optional; specify the paths to .db files of the reference libraries for PT (if not already in your search path)
;# For eco_opt, PT needs to read db. 
set ROUTE_OPT_ECO_OPT_TYPE		"" ;# Optional; eco_opt fixing type; timing|setup|hold|drc|leakage_power|dynamic_power|total_power|buffer_removal
;# if not specified, works on all types
set ROUTE_OPT_ECO_OPT_STARRC_CONFIG_FILE "" ;# Optional; specify the configuration file for StarRC in-design extraction
set ROUTE_OPT_ECO_OPT_WORK_DIR		"" ;# Optional; specify the working directory for eco_opt where PT files and logs are generated;
;# if not specified, tool will automatically generate one
set ROUTE_OPT_ECO_OPT_PRE_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed before linking in PrimeTime;
;# use PT commands that do not require the current design
set ROUTE_OPT_ECO_OPT_POST_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed after linking in PrimeTime;
;# use PT commands that require the current design
########################################################################################## 
## Variables for chip finishing related settings (Used by chip_finish.tcl)
##########################################################################################
set CHIP_FINISH_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during chip_finish step.
;# once set, the list of active scenarios is saved and carried over to subsequent steps.
set TCL_USER_CHIP_FINISH_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before filler cell insertion.
set TCL_USER_CHIP_FINISH_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after metal fill insertion.
## Std cell filler and decap cells used by chip_finish step and post PT-ECO refill in pt_eco step
set CHIP_FINISH_METAL_FILLER_PREFIX 	"" ;# A string to specify the prefix for metal filler (decap) cells.
set CHIP_FINISH_NON_METAL_FILLER_PREFIX $CHIP_FINISH_METAL_FILLER_PREFIX ;# A string to specify the prefix for non-metal fillers.
set CHIP_FINISH_METAL_FILLER_LIB_CELL_LIST "" ;# A list of metal filler (decap) lib cells, including the library name, for ex, 
;# Example: "hvt/DCAP_HVT lvt/DCAP_LVT". Recommended to specify decaps from largest to smallest.
set CHIP_FINISH_NON_METAL_FILLER_LIB_CELL_LIST "" ;# A list of non-metal filler lib cells, including the library name, for ex,
;# Example: hvt/FILL_HVT lvt/FILL_LVT. Recommended to specify them from largest to smallest.
## Signal EM
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT "ITF" ;# Specify signal EM constraint format: ITF | ALF; string is uppercase and ITF is default
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FILE "" ;# A constraint file which contains signal electromigration constraints;
;# specify an ITF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ITF, and specify an
;# ALF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ALF;
;# required for signal EM analysis and fixing to be enabled
set CHIP_FINISH_SIGNAL_EM_SAIF 		"" ;# An optional SAIF file for the signal EM analysis.
set CHIP_FINISH_SIGNAL_EM_SCENARIO 	"" ;# Specify an active scenario which is enabled for setup and hold analysis;
;# Required for signal EM analysis and fixing to proceed.
set CHIP_FINISH_SIGNAL_EM_FIXING 	false ;# Enable signal EM fixing; false | true; false is default
########################################################################################## 
## Variables for ICV in-design related settings (used by icv_in_design.tcl)
##########################################################################################
set ICV_IN_DESIGN_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during icv_in_design step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_ICV_IN_DESIGN_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before signoff_check_drc.
set TCL_USER_ICV_IN_DESIGN_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after second signoff_check_drc.
## signoff_check_drc specific variables
set ICV_IN_DESIGN_DRC_CHECK_RUNSET 	"" ;# The foundry runset for ICV used by signoff_check_drc
set ICV_IN_DESIGN_DRC_CHECK_RUNDIR 	"z_check_drc" 
;# The working directory for the signoff_check_drc before signoff_fix_drc;
;# The directory that contains the initial DRC error database for signoff_fix_drc.
## singoff_fix_drc specific variables
set ICV_IN_DESIGN_ADR 			true ;# true|false; true enables signoff_fix_drc in addition to signoff_check_drc; default is true
set ICV_IN_DESIGN_ADR_RUNDIR 		"z_adr"	;# The working directory for signoff_fix_drc; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_POST_ADR_RUNDIR 	"z_post_adr" ;# The working directory for signoff_check_drc after signoff_fix_drc is done; 
;# only takes effect if ICV_IN_DESIGN_ADR is true 
set ICV_IN_DESIGN_ADR_DPT_RULES 	"" ;# Specify your DPT rules for signoff_fix_drc fixing; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_ADR_DPT_RUNDIR	"z_adr_with_dpt" ;# The working directory for signoff_check_drc with DPT rule fixing;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
set ICV_IN_DESIGN_POST_ADR_DPT_RUNDIR	"z_post_adr_with_dpt" ;# The working directory for signoff_check_drc after DPT rule fixing is done;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
## Metal fill specific variables
set ICV_IN_DESIGN_METAL_FILL 		false ;# Default false; set it to true to enable the metal fill creation feature.
set ICV_IN_DESIGN_METAL_FILL_RUNDIR	"z_icvFill" ;# The working directory for signoff_create_metal_fill. Optional. Default is z_icvFill.
set ICV_IN_DESIGN_METAL_FILL_TIMING_DRIVEN_THRESHOLD "" 
;# Specify the threshold for timing-driven metal fill.
;# If not specified, timing-driven is not enabled.
;# If specified, "-timing_preserve_setup_slack_threshold" option is added.
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED "off" ;# off | <a technology node> | generic; used for -track_fill option of signoff_create_metal_fill
;# for non-track-based : specify off 
;# for track-based : specify either a node (refer to man page) or generic 
set ICV_IN_DESIGN_METAL_FILL_RUNSET	"" ;# Specify the foundry runset for signoff_create_metal_fill command;
;# required only by non track-based metal fill (ICV_IN_DESIGN_METAL_FILL_TRACK_BASED set to off).
set ICV_IN_DESIGN_POST_METAL_FILL_RUNDIR "z_MFILL_after" 
;# The working directory for the signoff_check_drc after signoff_create_metal_fill is completed;
;# only takes effect if ICV_IN_DESIGN_METAL_FILL is true
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED_PARAMETER_FILE "auto" ;# auto | <a parameter file>; default is auto;
;# this variable is only for track-based metal fill;
;# specify auto to use ICC-II auto generated track_fill_params.rh file or your own paramter file.
########################################################################################## 
## Variables for settings related to write data (used by write_data.tcl)
##########################################################################################
## write_gds related
set WRITE_GDS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and GDS layers
set WRITE_OASIS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and OASIS layers
########################################################################################## 
## Variables for Functional ECO related settings (used by functional_eco.tcl)
##########################################################################################
set FUNCTIONAL_ECO_ACTIVE_SCENARIO_LIST	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_FUNCTIONAL_ECO_PRE_SCRIPT	"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_FUNCTIONAL_ECO_POST_SCRIPT	"" ;# An optional Tcl file to be sourced after route_eco.
set FUNCTIONAL_ECO_DISPLACEMENT_THRESHOLD "10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
set FUNCTIONAL_ECO_VERILOG_FILE		"" ;# Required; a verilog file to be 
set FUNCTIONAL_ECO_MODE			"default" ;# Specify the preferred flow; default|freeze_silicon
;# default: sources $FUNCTIONAL_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $FUNCTIONAL_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for PT ECO related settings (used by pt_eco.tcl/pt_eco_incremental.tcl)
##########################################################################################
## The following variables apply to both pt_eco.tcl (classic PT-ECO flow) and pt_eco_incremental.tcl (Galaxy incremental ECO flow)
set PT_ECO_ACTIVE_SCENARIO_LIST 	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_PT_ECO_PRE_SCRIPT 		"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_PT_ECO_POST_SCRIPT 	"" ;# An optional Tcl file to be sourced after route_eco.
set PT_ECO_DISPLACEMENT_THRESHOLD 	"10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
## The following variables only apply to pt_eco.tcl (classic PT-ECO flow)
set PT_ECO_CHANGE_FILE 			"" ;# Required; an ECO guidance file generated by the PT-SI write_changes command,
;# as an input to the pt_eco.tcl
set PT_ECO_MODE				"default" ;# Specify the preferred flow for the PT-ECO run; default|freeze_silicon
;# default: sources $PT_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $PT_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for Redhawk in-design related settings 
## (used by redhawk_in_design_pnr.tcl; SNPS_INDESIGN_RH_RAIL license required)
##########################################################################################
set REDHAWK_DIR 			"" ;# Specify the path to REDHAWK executable; required 
set REDHAWK_PAD_FILE 			"" ;# Default is top level pins.
set REDHAWK_ANALYSIS_NETS 		"" ;# Required. Specify the list of power and ground nets in pairs and in separate lines for the analysis;
;# for example, "VDD1 VSS1 VDD2 VSS2 VDD3 VSS3", where VDD* are power nets and VSS* are ground nets.
set REDHAWK_TECH_FILE 			"" ;# Required. Apache Technology File
set REDHAWK_MACROS 			"" ;# Optional. List of Macro names and macro directories in pairs and in separate lines;
;# for example, "macro1_name macro1_directory 
;#		    macro2_name macro2_directory 
;#		    macro3_name macro3_directory"
set REDHAWK_SWITCH_MODEL_FILES 		"" ;# Optional. List of switch model files;
;# for example: "switch_model_file1 
;#               switch_model_file2 
;#		    switch_model_file3"
set REDHAWK_LIB_FILES 			"" ;# Required. List of .lib files in separate lines.
;# for example: "/home/lib_1.lib 
;#               /home/lib_2.lib
;#               /home/lib_3.lib"
set REDHAWK_APL_FILES			"" ;# Required for dynamic analysis.  List of apl files in separate lines.
;# for example: "x.cdev cdev
;#               x.current current
;#               y.cdev cdev
;#               y.current current"
set REDHAWK_EXTRA_GSR 			"" ;# Optional. Provide a file with custom Redhawk settings.
set REDHAWK_ANALYSIS 			"" ;# Required. Specify of the analyses below:
;# For Static analysis: "static"
;# For Vector-based Dynamic analysis: "dynamic_vcd"
;# For Vectorless Dynamic analysis: "dynamic_vectorless"
;# For Effective Resistance analysis: "effective_resistance"
;# For Minimum path resistance analysis: "min_path_resistance"
;# For Integrity Check: "check_missing_via"
set REDHAWK_OUTPUT_REPORT 		"" ;# Optional. Specify a file name to have the output report produced:
;# For Static or dynamic analysis: the effective voltage drop is reported
;# For Effective Resistance analysis: the effective resistance is reported
;# For Minimum path resistance analysis: the minimum path resistance is reported
;# For Integrity Check: the missing vias are reported
set REDHAWK_EM_ANALYSIS 	   	false ;# Optional. Set to true if EM analysis to be performed with static or dynamic analysis.
set REDHAWK_EM_REPORT 			"" ;# Optional. Specify a file name to have the EM output report produced.
set REDHAWK_SCRIPT_FILE 		"" ;# Optional. Specify a file name for using Redhawk standalone run tcl file.
set REDHAWK_SWITCHING_ACTIVITY_FILE 	"" ;# Required for vector-based dynamic analysis.  Format is as follows:
;# {file_format [file_name] [strip_path]}
set REDHAWK_FIX_MISSING_VIAS       	false ;# Optional. Set to true to enable inserting vias to missing via locations after the check_missing_via flow is run.
set REDHAWK_MISSING_VIA_POS_THRESHOLD	"" ;# Optional. Set to positive voltage between two overlapped layers for filtering purpose.  Default is no filtering.
set REDHAWK_RAIL_DATABASE               RAIL_DATABASE  ; #Optional. Set ICC2 Redhawk Fusion output directory.
set REDHAWK_PGA_POWER_NET               "" ; #Required.  Set one power net for PGA.
set REDHAWK_PGA_GROUND_NET              "" ; #Required.  Set one ground net for PGA
set REDHAWK_PGA_NODE                    "" ; #Required. Set the technology node such as tsmc16.
set REDHAWK_PGA_ICV_DIR                 "" ; #Required. Set the path to the ICV binary.  Example: /global/apps/icv_2018.06
##########################################################################################
## System Variables and Settings (there's no need to change them)
##########################################################################################
## Reporting 
set REPORT_QOR				true ;# true|false; RM default true; runs various reporting commands at end of each step;
;# reporting commands vary by stage; set it to false to skip reporting
set REPORT_QOR_REPORT_POWER		true ;# true|false; RM default true;
;# set it to false to skip report_power and report_clock_qor -type power during reporting
set REPORT_QOR_REPORT_CONGESTION	true ;# true|false; RM default reports congestion with "route_global -congestion_map_only true"
;# at the end of preroute steps; set it to false to skip.
set search_path [list ./rm_icc2_pnr_scripts ./rm_setup ./templates $REDHAWK_SEARCH_PATH]
lappend search_path .
if {$synopsys_program_name == "icc2_shell"} {
	set_host_options -max_cores 8

	## Enable on-disk operation for copy_block to save block to disk right away
	set_app_option -name design.on_disk_operation -value true ;# default false and global-scoped
}
set sh_continue_on_error true
## Label names (while $DESIGN_NAME is the block name)
set INIT_DESIGN_BLOCK_NAME 		"init_design" 			;# Label name to be used when saving a block in init_design.tcl
set PLACE_OPT_BLOCK_NAME 		"place_opt" 			;# Label name to be used when saving a block in place_opt.tcl
set CLOCK_OPT_CTS_BLOCK_NAME 		"clock_opt_cts" 		;# Label name to be used when saving a block in clock_opt_cts.tcl
set CLOCK_OPT_OPTO_BLOCK_NAME 		"clock_opt_opto" 		;# Label name to be used when saving a block in clock_opt_opto.tcl
set ROUTE_AUTO_BLOCK_NAME 		"route_auto" 			;# Label name to be used when saving a block in route_auto.tcl
set ROUTE_OPT_BLOCK_NAME 		"route_opt" 			;# Label name to be used when saving a block in route_opt.tcl
set CHIP_FINISH_BLOCK_NAME 		"chip_finish" 			;# Label name to be used when saving a block in chip_finish.tcl
set ICV_IN_DESIGN_BLOCK_NAME 		"icv_in_design" 		;# Label name to be used when saving a block in icv_in_design.tcl
set WRITE_DATA_FROM_BLOCK_NAME 		$ICV_IN_DESIGN_BLOCK_NAME 	;# Label name of the source block in write_data.tcl;
set WRITE_DATA_BLOCK_NAME 		"write_data" 			;# Label name to be used when saving a block in write_data.tcl
;# default is ICV_IN_DESIGN_BLOCK_NAME
set FUNCTIONAL_ECO_FROM_BLOCK_NAME	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in functional_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set FUNCTIONAL_ECO_BLOCK_NAME		"functional_eco"		;# Label name to be used when saving a block in functional_eco.tcl
set PT_ECO_FROM_BLOCK_NAME 		$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set PT_ECO_BLOCK_NAME 			"pt_eco" 			;# Label name to be used when saving a block in pt_eco.tcl
set PT_ECO_INCREMENTAL_FROM_BLOCK_NAME 	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco_incremental_1.tcl;
;# default is ROUTE_OPT_BLOCK_NAME; specify a different name if needed
set PT_ECO_INCREMENTAL_1_BLOCK_NAME 	"pt_eco_incremental_1" 		;# Label name to be used when saving a block in pt_eco_incremental_1.tcl
set PT_ECO_INCREMENTAL_2_BLOCK_NAME 	"pt_eco_incremental_2" 		;# Label name to be used when saving a block in pt_eco_incremental_2.tcl
set REDHAWK_IN_DESIGN_PNR_FROM_BLOCK_NAME $INIT_DESIGN_BLOCK_NAME	;# Label name of the starting block for redhawk_in_design_pnr.tcl;
;# default is INIT_DESIGN_BLOCK_NAME
## Directories
set OUTPUTS_DIR	"./outputs_icc2"	;# Directory to write output data files; mainly used by write_data.tcl
set REPORTS_DIR	"./rpts_icc2"		;# Directory to write reports; mainly used by report_qor.tcl
if !{[file exists $OUTPUTS_DIR]} {file mkdir $OUTPUTS_DIR} ;# do not change this line or directory may not be created properly
if !{[file exists $REPORTS_DIR]} {file mkdir $REPORTS_DIR} ;# do not change this line or directory may not be created properly
##########################################################################################
## Hierarchical PNR Variables (used by hierarchical PNR implementation)
##########################################################################################
## For designs where the blocks are bound to abstracts
set SUB_BLOCK_REFS                   	[list ] ;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == flattened , specify design names of the immediate child blocks
;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == nested , specify design names of the physical blocks in all lower levels of physical hierarchy
;# Include the blocks that will be bound to abstracts
set USE_ABSTRACTS_FOR_BLOCKS        	[list ] ;# design names of the physical blocks in the next lower level that will be bound to abstracts
## By default, abstracts created after icv_in_design step of lower-level are used to implement the current level
## Update the following variables if you want to use abstracts created after any other step 
set BLOCK_ABSTRACT_FOR_PLACE_OPT 	"$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_PLACE_OPT label for place_opt
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS label for clock_opt_cts
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO   "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO label for clock_opt_opto
set BLOCK_ABSTRACT_FOR_ROUTE_AUTO       "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_AUTO label for route_auto
set BLOCK_ABSTRACT_FOR_ROUTE_OPT        "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_OPT label for route_opt
set BLOCK_ABSTRACT_FOR_CHIP_FINISH      "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CHIP_FINISH for chip_finish
set BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN label for icv_in_design
set USE_ABSTRACTS_FOR_POWER_ANALYSIS 	false ;# Default false; false|true;
;# sets app option abstract.annotate_power that annotates power information in the abstracts
;# set this to true to perform power analysis inside subblocks modeled as abstracts
set USE_ABSTRACTS_FOR_SIGNAL_EM_ANALYSIS false ;# Default false; false|true;
;# sets app option abstract.enable_signal_em_analysis 
;# set this to true to perform signal em analysis inside abstracts
set ABSTRACT_TYPE_FOR_MPH_BLOCKS "flattened" ; # "nested | flattened", Default nested. Specifies the type of abstract to be created for MPH blocks (blocks with more than 1 level of physical hierarchy)
;# Allowed values are nested and flattened. 
;# when this variable is set to nested (default), preserve_block_instances option of create_abstract command is set to true (default value)
;# when this variable is set to flattened , preserve_block_instances option of create_abstract command is set to false
set CHECK_HIER_TIMING_CONSTRAINTS_CONSISTENCY true ;# Determines whether the consistency of top and block timing constraints is checked during the check_design command
;# The variable in turn sets the application option abstract.check_constraints_consistency to true
########################################################################################## 
## Hierarchical PNR Variables for clock_opt_cts related settings (used by clock_opt_cts.tcl)
##########################################################################################
set PROMOTE_CLOCK_BALANCE_POINTS	false ;# Default false. When implementing intermediate and top levels of physical hierarchy,
;# set this variable to true to promote clock balance points from sub-blocks.
;# Leave this variable to its default value, if the needed clock balance points for the pins
;# inside sub-blocks are applied from the top-level itself.
########################################################################################## 
## Hierarchical PNR Variables for designs where some of the blocks are bound to ETMs
##########################################################################################
set WRITE_DATA_FOR_ETM_GENERATION       false ;# Default false. Set it to true, for writing out required design data for ETM Generation in PrimeTime 
set WRITE_DATA_FOR_ETM_BLOCK_NAME       $ICV_IN_DESIGN_BLOCK_NAME ;# Name of the starting block for the write_data_for_etm step
## ICC2-RM provides additional files (flavors) to override RM default settings for high connectivity, run time and area/power focused designs.
#  These files are under rm_icc2_pnr_scripts/ :  
#  flavor.high_connectivity_high_congestion_focused.tcl, flavor.area_power_focused.tcl and flavor.run_time_focused.tcl
#  You can use the ADDITIONAL_FLAVOR variable to control whether to use these flavors.
set ADDITIONAL_FLAVOR "" 	;# default unspecified; if unspecified, runs RM default flow that works/balances all PPA
;# set it to high_connectivity_high_congestion for high connectivity design styles with heavy congestions
;# set it to area_power for extra area and power optimizations
;# set it to run_time if run time is the primary concern
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_setup/icc2_pnr_setup.tcl

set REPORT_PREFIX $ROUTE_OPT_BLOCK_NAME
route_opt
open_lib $DESIGN_LIBRARY
Information: Loading library file '/mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/counter' (FILE-007)
Information: Loading library file '/mnt/coe/workspace/ece/ece720-common/tech/google/icc2libprep/sky130_fd_sc_hs/icc2_cell_lib/sky130_fd_sc_hs.ndm' (FILE-007)
{counter}
copy_block -from ${DESIGN_NAME}/${ROUTE_AUTO_BLOCK_NAME} -to ${DESIGN_NAME}/${ROUTE_OPT_BLOCK_NAME}
Information: User units loaded from library 'sky130_fd_sc_hs' (LNK-040)
Information: Saving block 'counter:counter/route_opt.design'
{counter:counter/route_opt.design}
current_block ${DESIGN_NAME}/${ROUTE_OPT_BLOCK_NAME}
{counter:counter/route_opt.design}
link_block
Using libraries: counter sky130_fd_sc_hs
Visiting block counter:counter/route_opt.design
Design 'counter' was successfully linked.
1
## The following only applies to hierarchical designs
## Swap abstracts if abstracts specified for route_auto and route_opt are different
if {$DESIGN_STYLE == "hier"} {
	if {$USE_ABSTRACTS_FOR_BLOCKS != "" && ($BLOCK_ABSTRACT_FOR_ROUTE_OPT != $BLOCK_ABSTRACT_FOR_ROUTE_AUTO)} {
		puts "RM-info: Swapping from $BLOCK_ABSTRACT_FOR_ROUTE_AUTO to $BLOCK_ABSTRACT_FOR_ROUTE_OPT abstracts for all blocks."
		change_abstract -references $USE_ABSTRACTS_FOR_BLOCKS -label $BLOCK_ABSTRACT_FOR_ROUTE_OPT
		report_abstracts
	}
}
if {$ROUTE_OPT_ACTIVE_SCENARIO_LIST != ""} {
	set_scenario_status -active false [get_scenarios -filter active]
	set_scenario_status -active true $ROUTE_OPT_ACTIVE_SCENARIO_LIST
}
source -echo settings.route_opt.tcl ;# step specific settings
puts "RM-info: Running script [info script]\n"
RM-info: Running script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.route_opt.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: settings.route_opt.tcl 
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
## Prefix
if {$ROUTE_OPT_USER_INSTANCE_NAME_PREFIX != ""} {
	set_app_options -name opt.common.user_instance_name_prefix -value $ROUTE_OPT_USER_INSTANCE_NAME_PREFIX
	set_app_options -name cts.common.user_instance_name_prefix -value ${ROUTE_OPT_USER_INSTANCE_NAME_PREFIX}_cts
}
## Enable route_opt CCD for the first route_opt
puts "RM-info: Setting route_opt.flow.enable_ccd to true for the first route_opt"
RM-info: Setting route_opt.flow.enable_ccd to true for the first route_opt
set_app_options -name route_opt.flow.enable_ccd -value true ;# tool default false
## Enable route_opt power optimization
## The type of power optimization depends on scenario setup (set_scenario_status)
puts "RM-info: Setting route_opt.flow.enable_power to true (tool default false)"
RM-info: Setting route_opt.flow.enable_power to true (tool default false)
set_app_options -name route_opt.flow.enable_power -value true ;# tool default false
## AWP, and CCS receiver for route_opt
puts "RM-info: Setting time.delay_calc_waveform_analysis_mode to full_design"
RM-info: Setting time.delay_calc_waveform_analysis_mode to full_design
set_app_options -name time.delay_calc_waveform_analysis_mode -value full_design ;# tool default disabled; enables AWP
puts "RM-info: Setting time.enable_ccs_rcv_cap to true"
RM-info: Setting time.enable_ccs_rcv_cap to true
set_app_options -name time.enable_ccs_rcv_cap -value true ;# tool default false; enables CCS receiver model
## CTS : Clock DRC fixing during route_opt
## Note: this feature affects both CCD and non-CCD route_opt
## - If CCD is enabled (route_opt.flow.enable_ccd = true), with auto (tool and RM default), route_opt will enable the feature.
##   Set ROUTE_OPT_CTO to "always_off" if you want it disabled. 
## - If CCD is not enabled, with auto (tool and RM default), route_opt will not enable the feature.
##   Set ROUTE_OPT_CTO to "always_on" if you want to enable the feature.
puts "RM-info: Setting route_opt.flow.enable_ccd_clock_drc_fixing to $ROUTE_OPT_CTO (tool default auto)"
RM-info: Setting route_opt.flow.enable_ccd_clock_drc_fixing to auto (tool default auto)
set_app_options -name route_opt.flow.enable_ccd_clock_drc_fixing -value $ROUTE_OPT_CTO ;# tool default auto
## ECO route : spreading
## To disable soft-rule-based timing optimization during ECO routing, uncomment the following.
#  This is to limit spreading which can impact convergence by touching multiple routes.
#	set_app_options -name route.detail.eco_route_use_soft_spacing_for_timing_optimization -value false
## Incremental reshielding 
if {$ROUTE_AUTO_CREATE_SHIELDS != "none" && $ROUTE_OPT_RESHIELD == "incremental"} {
	puts "RM-info: Setting route.common.reshield_modified_nets to reshield (tool default off)"
	set_app_options -name route.common.reshield_modified_nets -value reshield
}
## To disable soft-rule-based timing optimization during ECO routing, uncomment the following.
## This is to limit spreading which can touch multiple routes and impact convergence.
#	set_app_options -name route.detail.eco_route_use_soft_spacing_for_timing_optimization -value false
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.route_opt.tcl

source -echo settings.non_persistent.tcl ;# non-persistent settings to be re-applied in each session
puts "RM-info: Running script [info script]\n"
RM-info: Running script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.non_persistent.tcl

##########################################################################################
# Script: settings.non_persistent.tcl
# Description : Settings that need to be re-applied in each new ICC-II session are incldued below.
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
####################################
## Timer 
####################################
## set_app_options -name time.enable_preset_clear_arcs -value true ;# tool default false, global-scoped
####################################
## Keepout margin (lib cell based) 
####################################
## Lib cell based keepout margin is not persistent in the current release and must be re-applied in new ICC-II seccions.
#  Example : create_keepout_margin -outer {5 5 5 5} [get_lib_cells */lib_cell_name]
####################################
## set_threshold_voltage_group_type 
####################################
## Set your threshold_voltage_group attributes. These are persistent and can be simply defined in settings.place_opt.tcl. 
#  Listed here for your reference. For example:
#  	define_user_attribute -type string -class lib_cell threshold_voltage_group
#  	set_attribute -quiet [get_lib_cells -quiet */*LVT] threshold_voltage_group LVt
#  	set_attribute -quiet [get_lib_cells -quiet */*RVT] threshold_voltage_group RVt
#  	set_attribute -quiet [get_lib_cells -quiet */*HVT] threshold_voltage_group HVt
## set_threshold_voltage_group_type is not persistent and should be defined here:
#  	set_threshold_voltage_group_type -type low_vt LVt
#  	set_threshold_voltage_group_type -type normal_vt RVt
#  	set_threshold_voltage_group_type -type high_vt HVt
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.non_persistent.tcl

##########################################################################################
## Additional flavors (optional)
##########################################################################################
## ICC2-RM provides additional files (flavors) to override a small set of RM default settings for high connectivity, run time,
#  and area/power focused designs. This is controlled by ADDITIONAL_FLAVOR, which is by default unspecified; 
#  if unspecified, runs RM default flow that works/balances all PPA.
if {$ADDITIONAL_FLAVOR == "run_time"} {
	puts "RM-info: Sourcing [which flavor.run_time_focused.tcl]"
	source -echo flavor.run_time_focused.tcl
} elseif {$ADDITIONAL_FLAVOR == "area_power"} {
	puts "RM-info: Sourcing [which flavor.area_power_focused.tcl]"
	source -echo flavor.area_power_focused.tcl
}
##########################################################################################
## Pre-route_opt customizations
##########################################################################################
if {[file exists [which $TCL_USER_ROUTE_OPT_PRE_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_ROUTE_OPT_PRE_SCRIPT]"
	source -echo $TCL_USER_ROUTE_OPT_PRE_SCRIPT
} elseif {$TCL_USER_ROUTE_OPT_PRE_SCRIPT != ""} {
	puts "RM-error : TCL_USER_ROUTE_OPT_PRE_SCRIPT($TCL_USER_ROUTE_OPT_PRE_SCRIPT) is invalid. Please correct it."
}
redirect -tee -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_app_options.start {report_app_options -non_default *}
****************************************
Report : app_option
           -non_default
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:35:00 2023
****************************************
Name                                                   Type       Value       User-value   User-default System-default Scope      Status     Source
------------------------------------------------------ ---------- ----------- ------------ ------------ -------------- ---------- ---------- -----------------------------------------------------------------------------------------------
ccd.post_route_buffer_removal                          bool       true        true         --           false          block      normal     --
clock_opt.flow.enable_clock_power_recovery             string     none        none         --           auto           block      normal     --
clock_opt.flow.enable_power                            bool       false       false        --           true           block      normal     --
clock_opt.place.effort                                 enum       high        high         --           medium         block      normal     --
design.on_disk_operation                               bool       true        true         true         false          global     normal     /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_setup/icc2_pnr_setup.tcl:552
opt.area.effort                                        enum       high        high         --           low            block      normal     --
opt.common.advanced_logic_restructuring_mode           enum       area_timing area_timing  --           none           block      normal     --
opt.port.eliminate_verilog_assign                      bool       true        true         --           false          block      normal     --
place.coarse.enhanced_low_power_effort                 enum       none        none         --           low            block      normal     --
place_opt.final_place.effort                           enum       high        high         --           medium         block      normal     --
place_opt.flow.enable_power                            bool       false       false        --           true           block      normal     --
place_opt.place.congestion_effort                      enum       high        high         --           medium         block      normal     --
route.common.post_detail_route_redundant_via_insertion enum       medium      medium       --           off            block      normal     --
route.detail.eco_max_number_of_iterations              integer    10          10           --           -1             block      normal     --
route.detail.timing_driven                             bool       true        true         --           false          block      normal     --
route.global.timing_driven                             bool       true        true         --           false          block      normal     --
route.track.crosstalk_driven                           bool       true        true         --           false          block      normal     --
route.track.timing_driven                              bool       true        true         --           false          block      normal     --
route_opt.flow.enable_ccd                              bool       true        true         --           false          block      normal     /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.route_opt.tcl:18
time.delay_calc_waveform_analysis_mode                 enum       full_design full_design  full_design  disabled       block      normal     /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.route_opt.tcl:27
time.enable_ccs_rcv_cap                                bool       true        true         --           false          block      normal     /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/settings.route_opt.tcl:29
time.enable_clock_to_data_analysis                     bool       true        true         --           false          block      normal     --
time.remove_clock_reconvergence_pessimism              bool       true        true         --           false          block      normal     --
------------------------------------------------------ ---------- ----------- ------------ ------------ -------------- ---------- ---------- -----------------------------------------------------------------------------------------------

There are additional internal differences with no available TBC source.
1
redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_lib_cell_purpose {report_lib_cell -objects [get_lib_cells] -column {full_name:20 valid_purposes}}
## The following only applies to designs with physical hierarchy
## Ignore the sub-blocks (bound to abstracts) internal timing paths
if {$DESIGN_STYLE == "hier" && $PHYSICAL_HIERARCHY_LEVEL != "bottom"} {
	set_timing_paths_disabled_blocks  -all_sub_blocks
}
##########################################################################################
## route_opt flow
##########################################################################################
compute_clock_latency 
Information: Timer using 8 threads
Information: Corner mode_norm.fast.RCmin: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.slow.RCmax_bc: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.slow.RCmax: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.fast.RCmin_bc: no PVT mismatches. (PVT-032)
Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/route_opt.design'. (TIM-125)
Information: Design counter has 34 nets, 0 global routed, 32 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'counter'. (NEX-022)
---extraction options---
Corner: mode_norm.slow.RCmax
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: mode_norm.slow.RCmax_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: mode_norm.fast.RCmin
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: mode_norm.fast.RCmin_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 8
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: counter 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 32 nets are successfully extracted. (NEX-028)
Information: Advanced waveform propagation is enabled. (PT-040)
Information: PrimeTime context in timer is initialized.
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 32, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Update timing is using PrimeTime delay calculation. (TIM-201)
************************************************************
Timer Settings:
Delay Calculation Style:                   primetime
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             full_design
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
************************************************************

Mode:mode_norm.slow.RCmax   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clock        Yes     0.2525  0.2525  0.2525  0.2525   mode_norm.slow.RCmax

Mode:mode_norm.fast.RCmin   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clock        Yes         --      --      --      --   mode_norm.fast.RCmin

Mode:mode_norm.fast.RCmin_bc   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clock        Yes     0.0948  0.0948  0.0948  0.0948   mode_norm.fast.RCmin_bc

Information: CCD will use corner mode_norm.slow.RCmax for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
INFO: Clock latencies not changed

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
1
if {[file exists [which $TCL_USER_ROUTE_OPT_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_ROUTE_OPT_SCRIPT]"
	source -echo $TCL_USER_ROUTE_OPT_SCRIPT
} elseif {$TCL_USER_ROUTE_OPT_SCRIPT != ""} {
	puts "RM-error: TCL_USER_ROUTE_OPT_SCRIPT($TCL_USER_ROUTE_OPT_SCRIPT) is invalid. Please correct it."
} else {

	##########################################################################
	## First route_opt (CCD)
	##########################################################################
	## Without CLIB, route_opt issues TIM-260 and reverts to native timer, even if search_path includes .db paths. 
	## Refer to TIM-260 on how to enable library configuration to update reference libraries during open_lib.
	puts "RM-info: Running first route_opt (CCD)."
	route_opt
	#save_block -as ${DESIGN_NAME}/${ROUTE_OPT_BLOCK_NAME}_1

	##########################################################################
	## Second route_opt (non-CCD)
	##########################################################################
	## Turn off route_opt CCD for the second route_opt
	puts "RM-info: Setting route_opt.flow.enable_ccd to false for the second route_opt"
	set_app_options -name route_opt.flow.enable_ccd -value false ;# tool default false
	
	## Enable path based analysis (PBA) during PrimeTime delay calculation (optional)
	if {$ROUTE_OPT_PT_DELAY_CALCULATION_WITH_PBA} {
		## time.pba_optimization_mode enables path-based analysis during route_opt; tool default false;
		## you can also set it to exhaustive to apply an exhaustive path search algorithm to determine worst pba path to an endpoint;
		## in report_qor.tcl, script will add -pba_mode with the specified value to report_qor/timing/global_timing commands.
		set_app_options -name time.pba_optimization_mode -value path 
		
		## Disable CCD when PBA is enabled, if CCD is not already disabled
		if {[get_app_option_value -name route_opt.flow.enable_ccd]} {
			set_app_options -name route_opt.flow.enable_ccd -value false
		}
	}

	## Enable StarRC in-design extraction (optional)
	## Config file is required to set up a proper StarRC run
	if {[file exists [which $ROUTE_OPT_STARRC_CONFIG_FILE]]} {
		set_starrc_in_design -config $ROUTE_OPT_STARRC_CONFIG_FILE ;# example: templates/route_opt.starrc_config_example.txt
	} elseif {$ROUTE_OPT_STARRC_CONFIG_FILE != ""} {
		puts "RM-error: ROUTE_OPT_STARRC_CONFIG_FILE($ROUTE_OPT_STARRC_CONFIG_FILE) is invalid. Please correct it."
	}

	puts "RM-info: Running second route_opt (non-CCD)"
	route_opt
	#save_block -as ${DESIGN_NAME}/${ROUTE_OPT_BLOCK_NAME}_2

	##########################################################################
	## Third route_opt (non-CCD and size-only) or ECO fusion
	##########################################################################
	if {$ROUTE_OPT_ECO_OPT_PT_PATH == ""} {
	
		#########################################
		## Third route_opt (non-CCD and size-only
		#########################################
		## Turn off route_opt CCD for the third route_opt
		puts "RM-info: Setting route_opt.flow.enable_ccd to false for the third route_opt"
		set_app_options -name route_opt.flow.enable_ccd -value false ;# tool default false
	
		## Reset power recovery to tool default for the third route_opt
		puts "RM-info: Resetting route_opt.flow.enable_clock_power_recovery for the third route_opt"
		reset_app_options route_opt.flow.enable_clock_power_recovery ;# tool default auto
	
		## Reset clock DRC fixing to tool default for the third route_opt
		puts "RM-info: Resetting route_opt.flow.enable_ccd_clock_drc_fixing for the third route_opt"
		reset_app_options route_opt.flow.enable_ccd_clock_drc_fixing ;# tool default auto
		
		## Size-only is recommended for the last route_opt in the flow
		## Please uncomment and set the app option to a value appropriate to your library models, 
		## such as footprint, equal, or equal_or_smaller
		puts "RM-info: Setting route_opt.flow.size_only_mode to equal_or_smaller"   
		set_app_options -name route_opt.flow.size_only_mode -value equal_or_smaller
		
		puts "RM-info: Running third route_opt (non-CCD and size-only)"
		route_opt
	
	} else {

		#########################################
		## ECO fusion  
		#########################################
		## Prerequisites : (1) PT path is specified (2) license found 
		## Best to use check_pt_qor with ECO fusion for timing/QoR reporting. 
		## After ECO fusion is completed, any additional ICC-II report_* commands are based on ICC-II's native timer. 
		if {[check_license -quiet "Digital-AF"]} {
			puts "RM-info: Running ECO fusion"
			source -echo route_opt.eco_opt.tcl
		} else {
			puts "RM-error: Unable to find Digital-AF license. ECO fusion is skipped"
		}
	
	}
}
RM-info: Running first route_opt (CCD).
Information: Starting 'route_opt' (FLW-8000)
Information: Time: 2023-09-06 15:35:02 / Session: 0.01 hr / Command: 0.00 hr / Memory: 441 MB (FLW-8100)
INFO: route_opt is running in balanced flow mode
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Route-opt command begin                   CPU:    16 s (  0.00 hr )  ELAPSE:    33 s (  0.01 hr )  MEM-PEAK:   441 MB
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: Dynamic Scenario ASR Mode:  0
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO

Route-opt timing update complete          CPU:    16 s (  0.00 hr )  ELAPSE:    33 s (  0.01 hr )  MEM-PEAK:   441 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario mode_norm.fast.RCmin.
Information: Activity propagation will be performed for scenario mode_norm.fast.RCmin_bc.
Information: Doing activity propagation for mode 'mode_norm.fast.RCmin' and corner 'mode_norm.fast.RCmin' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario mode_norm.fast.RCmin (POW-052)
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 6 ****
Information: Doing activity propagation for mode 'mode_norm.fast.RCmin_bc' and corner 'mode_norm.fast.RCmin_bc' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario mode_norm.fast.RCmin_bc (POW-052)
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00003 sec
INFO: Propagating Switching Activity for all power flows 

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1        -          -      -   0.0000     0.0000      0
    2   2        -          -      -   0.0000     0.0000      0
    2   3        -          -      -   0.0000     0.0000      0
    2   4        -          -      -   0.0000     0.0000      0
    2   5        -          -      -   0.0000     0.0000      0
    2   6        -          -      -   0.0000     0.0000      0
    2   7        -          -      -   0.0000     0.0000      0
    2   8        -          -      -   0.0000     0.0000      0
    2   9        -          -      -   0.0000     0.0000      0
    2  10        -          -      -   0.0000     0.0000      0
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
    3   9   0.0000     0.0000      0        -          -      -
    3  10   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -          -        -  22746.543
    2   *        -          -        -      -   0.0000     0.0000      0        -          -        -  22746.543
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0          -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  22746.543       289.31         22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  22746.543       289.31         22
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
Route-opt initialization complete         CPU:    25 s (  0.01 hr )  ELAPSE:    36 s (  0.01 hr )  MEM-PEAK:   497 MB
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer li1: cached 0 shapes out of 25 total shapes.
Layer met1: cached 0 shapes out of 136 total shapes.
Layer met2: cached 0 shapes out of 59 total shapes.
Cached 16 vias out of 185 total vias.
Total 0.0100 seconds to build cellmap data
Total 0.0000 seconds to load 22 cell instances into cellmap
Moveable cells: 21; Application fixed cells: 1; Macro cells: 0; User fixed cells: 0
30 out of 30 data nets are detail routed, 2 out of 2 clock nets are detail routed and total 32 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 3.9491, cell height 3.3300, cell area 13.1505 for total 22 placed and application fixed cells
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO


Route-opt optimization Phase 2 Iter  1          0.00        0.00      0.00         -        289.31    22746.54          22              0.01       497

Route-opt optimization Phase 3 Iter  1          0.00        0.00      0.00         -        289.31    22746.54          22              0.01       497

Route-opt optimization Phase 4 Iter  1          0.00        0.00      0.00         0        289.31    22746.54          22              0.01       497
Route-opt optimization Phase 4 Iter  2          0.00        0.00      0.00         0        289.31    22746.54          22              0.01       497
Route-opt optimization Phase 4 Iter  3          0.00        0.00      0.00         0        289.31    22746.54          22              0.01       497
Route-opt optimization Phase 4 Iter  4          0.00        0.00      0.00         0        289.31    22746.54          22              0.01       497


Route-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         0        289.31    22746.54          22              0.01       497
Route-opt optimization Phase 6 Iter  2          0.00        0.00      0.00         0        289.31    22746.54          22              0.01       497
Route-opt optimization Phase 6 Iter  3          0.00        0.00      0.00         0        289.31    22746.54          22              0.01       497
Route-opt optimization Phase 6 Iter  4          0.00        0.00      0.00         0        289.31    22746.54          22              0.01       497
Route-opt optimization Phase 6 Iter  5          0.00        0.00      0.00         0        289.31    22746.54          22              0.01       497
Route-opt optimization Phase 6 Iter  6          0.00        0.00      0.00         0        289.31    22746.54          22              0.01       497
Route-opt optimization Phase 6 Iter  7          0.00        0.00      0.00         0        289.31    22746.54          22              0.01       497

Route-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         0        289.31    22746.54          22              0.01       497
Route-opt optimization Phase 7 Iter  2          0.00        0.00      0.00         0        289.31    22746.54          22              0.01       497

Route-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         0        289.31    22746.54          22              0.01       497
Information: CTS will work on the following scenarios. (CTS-101)
   mode_norm.slow.RCmax	(Mode: mode_norm.slow.RCmax; Corner: mode_norm.slow.RCmax)
   mode_norm.fast.RCmin_bc	(Mode: mode_norm.fast.RCmin_bc; Corner: mode_norm.fast.RCmin_bc)
Information: CTS will work on all clocks in active scenarios, including 2 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00nW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.power_aware_pruning = false
   time.enable_ccs_rcv_cap = true

Buffer/Inverter reference list for clock tree synthesis:
   sky130_fd_sc_hs/sky130_fd_sc_hs__buf_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__buf_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__buf_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__buf_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__buf_8
   sky130_fd_sc_hs/sky130_fd_sc_hs__bufbuf_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__bufbuf_8
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkbuf_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkbuf_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkbuf_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkbuf_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkbuf_8
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlygate4sd1_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlygate4sd2_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlygate4sd3_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlymetal6s2s_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlymetal6s4s_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlymetal6s6s_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__bufinv_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__bufinv_8
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv3sd1_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv3sd2_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv3sd3_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv5sd1_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv5sd2_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv5sd3_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkinv_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkinv_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkinv_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkinv_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkinv_8
   sky130_fd_sc_hs/sky130_fd_sc_hs__inv_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__inv_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__inv_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__inv_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__inv_8

ICG reference list:
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlclkp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlclkp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlclkp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdlclkp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdlclkp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdlclkp_4


register reference list:
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfbbn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfbbn_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfbbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfrbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfrbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfrtn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfrtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfrtp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfrtp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfsbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfsbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfstp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfstp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfstp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfxbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfxbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfxtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfxtp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfxtp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrbn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrbn_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrtn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrtn_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrtn_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrtp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrtp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlxbn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlxbn_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlxbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlxtn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlxtn_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlxtn_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlxtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__edfxbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__edfxtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfbbn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfbbn_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfbbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfrbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfrbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfrtn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfrtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfrtp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfrtp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfsbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfsbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfstp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfstp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfstp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfxbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfxbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfxtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfxtp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfxtp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__sedfxbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sedfxbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sedfxtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sedfxtp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sedfxtp_4

Information: 'mode_norm.slow.RCmax' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1920 3330) (25920 26640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Drc Mode Option: auto
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is NOT enabled
CCD initialization runtime: cpu 0.018667, elapsed 0.016337, speed up 1.142621.

CCD-Info: App options set by user
   ccd.post_route_buffer_removal = true
   clock_opt.flow.enable_clock_power_recovery = none
   clock_opt.flow.enable_power = false
   clock_opt.flow.optimize_ndr = false
   clock_opt.place.congestion_effort = medium
   clock_opt.place.effort = high
CCD: using 8 threads
CTSSC route status detected: clock (VR 0, GR 0, DR 16), data (VR 0, GR 0, DR 202); stage = auto, isPostRoute = TRUE
Total power = 0.045493, Leakage = 0.045493, Internal = 0.000000, Switching = 0.000000

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.088787, TNHS = 0.000000, NHVP = 0

    Scenario mode_norm.fast.RCmin_bc  WNHS = 0.088787, TNHS = 0.000000, NHVP = 0
    Scenario mode_norm.slow.RCmax
    Scenario mode_norm.fast.RCmin_bc
       Path Group clock  WNHS = 0.088787, TNHS = 0.000000, NHVP = 0
       Path Group REGIN  WNHS = 0.389374, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 0.524226, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = nan, WNHS = 0.089, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 25.57 (1), Flop Area (count) = 147.05 (4), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.045493, Leakage = 0.045493, Internal = 0.000000, Switching = 0.000000

CCD: Before drc optimization


    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     1.0000

-------------------------------------------------


CCD: After drc optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.088787, TNHS = 0.000000, NHVP = 0

    Scenario mode_norm.fast.RCmin_bc  WNHS = 0.088787, TNHS = 0.000000, NHVP = 0
    Scenario mode_norm.slow.RCmax
    Scenario mode_norm.fast.RCmin_bc
       Path Group clock  WNHS = 0.088787, TNHS = 0.000000, NHVP = 0
       Path Group REGIN  WNHS = 0.389374, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 0.524226, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = nan, WNHS = 0.089, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 25.57 (1), Flop Area (count) = 147.05 (4), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.045493, Leakage = 0.045493, Internal = 0.000000, Switching = 0.000000


    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     1.0047

-------------------------------------------------


CCD: After CG based optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.088787, TNHS = 0.000000, NHVP = 0

    Scenario mode_norm.fast.RCmin_bc  WNHS = 0.088787, TNHS = 0.000000, NHVP = 0
    Scenario mode_norm.slow.RCmax
    Scenario mode_norm.fast.RCmin_bc
       Path Group clock  WNHS = 0.088787, TNHS = 0.000000, NHVP = 0
       Path Group REGIN  WNHS = 0.389374, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 0.524226, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = nan, WNHS = 0.089, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 25.57 (1), Flop Area (count) = 147.05 (4), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.045493, Leakage = 0.045493, Internal = 0.000000, Switching = 0.000000
 CCD flow runtime: cpu 0.124918, elapsed 0.067364, speed up 1.854373.
Mark clock trees...
Marking clock synthesized attributes


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         0        289.31    22746.54          22              0.01       539
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 10 Iter  1         0.00        0.00      0.00         0        289.31    22746.54          22              0.01       539
Route-opt optimization Phase 10 Iter  2         0.00        0.00      0.00         0        289.31    22746.54          22              0.01       539
Route-opt optimization Phase 10 Iter  3         0.00        0.00      0.00         0        289.31    22746.54          22              0.01       539
Route-opt optimization Phase 10 Iter  4         0.00        0.00      0.00         0        289.31    22746.54          22              0.01       539


Route-opt optimization Phase 12 Iter  1         0.00        0.00      0.00         0        289.31    22746.54          22              0.01       539
Route-opt optimization Phase 12 Iter  2         0.00        0.00      0.00         0        289.31    22746.54          22              0.01       539


Route-opt optimization Phase 14 Iter  1         0.00        0.00      0.00         0        289.31    22746.54          22              0.01       539
Information: CTS will work on the following scenarios. (CTS-101)
   mode_norm.slow.RCmax	(Mode: mode_norm.slow.RCmax; Corner: mode_norm.slow.RCmax)
   mode_norm.fast.RCmin_bc	(Mode: mode_norm.fast.RCmin_bc; Corner: mode_norm.fast.RCmin_bc)
Information: CTS will work on all clocks in active scenarios, including 2 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00nW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.power_aware_pruning = false
   time.enable_ccs_rcv_cap = true

Buffer/Inverter reference list for clock tree synthesis:
   sky130_fd_sc_hs/sky130_fd_sc_hs__buf_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__buf_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__buf_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__buf_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__buf_8
   sky130_fd_sc_hs/sky130_fd_sc_hs__bufbuf_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__bufbuf_8
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkbuf_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkbuf_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkbuf_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkbuf_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkbuf_8
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlygate4sd1_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlygate4sd2_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlygate4sd3_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlymetal6s2s_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlymetal6s4s_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlymetal6s6s_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__bufinv_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__bufinv_8
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv3sd1_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv3sd2_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv3sd3_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv5sd1_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv5sd2_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkdlyinv5sd3_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkinv_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkinv_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkinv_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkinv_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__clkinv_8
   sky130_fd_sc_hs/sky130_fd_sc_hs__inv_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__inv_16
   sky130_fd_sc_hs/sky130_fd_sc_hs__inv_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__inv_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__inv_8

ICG reference list:
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlclkp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlclkp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlclkp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdlclkp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdlclkp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdlclkp_4


register reference list:
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfbbn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfbbn_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfbbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfrbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfrbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfrtn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfrtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfrtp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfrtp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfsbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfsbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfstp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfstp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfstp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfxbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfxbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfxtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfxtp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dfxtp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrbn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrbn_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrtn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrtn_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrtn_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrtp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlrtp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlxbn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlxbn_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlxbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlxtn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlxtn_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlxtn_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__dlxtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__edfxbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__edfxtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfbbn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfbbn_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfbbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfrbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfrbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfrtn_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfrtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfrtp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfrtp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfsbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfsbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfstp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfstp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfstp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfxbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfxbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfxtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfxtp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sdfxtp_4
   sky130_fd_sc_hs/sky130_fd_sc_hs__sedfxbp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sedfxbp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sedfxtp_1
   sky130_fd_sc_hs/sky130_fd_sc_hs__sedfxtp_2
   sky130_fd_sc_hs/sky130_fd_sc_hs__sedfxtp_4

Information: 'mode_norm.slow.RCmax' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1920 3330) (25920 26640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Warning: Power CCD will be skipped because there is no dynamic power scenario detected !
Drc Mode Option: auto
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is NOT enabled
CCD initialization runtime: cpu 0.038948, elapsed 0.034713, speed up 1.122000.

CCD-Info: App options set by user
   ccd.post_route_buffer_removal = true
   clock_opt.flow.enable_clock_power_recovery = none
   clock_opt.flow.enable_power = false
   clock_opt.flow.optimize_ndr = false
   clock_opt.place.congestion_effort = medium
   clock_opt.place.effort = high
CCD: using 8 threads
CTSSC route status detected: clock (VR 0, GR 0, DR 16), data (VR 0, GR 0, DR 202); stage = auto, isPostRoute = TRUE
Total power = 0.045493, Leakage = 0.045493, Internal = 0.000000, Switching = 0.000000

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.088787, TNHS = 0.000000, NHVP = 0

    Scenario mode_norm.fast.RCmin_bc  WNHS = 0.088787, TNHS = 0.000000, NHVP = 0
    Scenario mode_norm.slow.RCmax
    Scenario mode_norm.fast.RCmin_bc
       Path Group clock  WNHS = 0.088787, TNHS = 0.000000, NHVP = 0
       Path Group REGIN  WNHS = 0.389374, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 0.524226, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = nan, WNHS = 0.089, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 25.57 (1), Flop Area (count) = 147.05 (4), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.045493, Leakage = 0.045493, Internal = 0.000000, Switching = 0.000000

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     1.0029

-------------------------------------------------


CCD: After WNS optimization (wns opto):
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.088787, TNHS = 0.000000, NHVP = 0

    Scenario mode_norm.fast.RCmin_bc  WNHS = 0.088787, TNHS = 0.000000, NHVP = 0
    Scenario mode_norm.slow.RCmax
    Scenario mode_norm.fast.RCmin_bc
       Path Group clock  WNHS = 0.088787, TNHS = 0.000000, NHVP = 0
       Path Group REGIN  WNHS = 0.389374, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 0.524226, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = nan, WNHS = 0.089, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 25.57 (1), Flop Area (count) = 147.05 (4), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.045493, Leakage = 0.045493, Internal = 0.000000, Switching = 0.000000
 CCD flow runtime: cpu 0.210425, elapsed 0.149009, speed up 1.412163.
Mark clock trees...
Marking clock synthesized attributes


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)


Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 16 Iter  1         0.00        0.00      0.00         0        289.31    22746.54          22              0.01       541
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         0        289.31    22746.54          22              0.01       541
Route-opt optimization Phase 17 Iter  2         0.00        0.00      0.00         0        289.31    22746.54          22              0.01       541

Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization Phase 18 Iter  1         0.00        0.00      0.00         0        289.31    22746.54          22              0.01       541

Route-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         0        289.31    22746.54          22              0.01       541
Route-opt optimization Phase 19 Iter  2         0.00        0.00      0.00         0        289.31    22746.54          22              0.01       541

Route-opt optimization complete                 0.00        0.00      0.00         0        289.31    22746.54          22              0.01       541

Route-opt route preserve complete         CPU:    25 s (  0.01 hr )  ELAPSE:    37 s (  0.01 hr )  MEM-PEAK:   541 MB
INFO: Sending timing info to router
Generating Timing information  
Design  Scenario mode_norm.slow.RCmax (Mode mode_norm.slow.RCmax Corner mode_norm.slow.RCmax)
Generating Timing information  ... Done
Information: The net parasitics of block counter are cleared. (TIM-123)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer li1: cached 0 shapes out of 25 total shapes.
Layer met1: cached 0 shapes out of 136 total shapes.
Layer met2: cached 0 shapes out of 59 total shapes.
Cached 16 vias out of 185 total vias.

Legalizing Top Level Design counter ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0000 seconds to build cellmap data
Information: Creating classic rule checker.
=====> Processed 11 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      559.44           22        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
	To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
	To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
	The median subrow width (space between blockages) is 50 sites
	and the median cell width is 23 sites. This makes it difficult for
	the legalizer to pack in the cells and can result in high
	displacements and long runtimes.
Please look for the GIF files that are written out at the end of
	legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
	The median subrow width (space between blockages) is 50 sites
	and the median cell width is 23 sites. This makes it difficult for
	the legalizer to pack in the cells and can result in high
	displacements and long runtimes.
Please look for the GIF files that are written out at the end of
	legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/counter_SITE_unit.009-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/counter_SITE_unit.009-0002-colored_displacements.gif'.
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     22
number of references:                11
number of site rows:                  7
number of locations attempted:      308
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          21 (165 total sites)
avg row height over cells:        3.330 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U22 (sky130_fd_sc_hs__nor2_1)
  Input location: (21.6,9.99)
  Legal location: (21.6,9.99)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_2_1662 (sky130_fd_sc_hs__nand4_1)
  Input location: (7.2,19.98)
  Legal location: (7.2,19.98)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_3_1663 (sky130_fd_sc_hs__nand2_1)
  Input location: (5.28,16.65)
  Legal location: (5.28,16.65)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_1_1661 (sky130_fd_sc_hs__nand2_1)
  Input location: (5.28,19.98)
  Legal location: (5.28,19.98)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U30 (sky130_fd_sc_hs__a21oi_1)
  Input location: (22.56,13.32)
  Legal location: (22.56,13.32)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U38 (sky130_fd_sc_hs__nand2_1)
  Input location: (3.36,16.65)
  Legal location: (3.36,16.65)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U27 (sky130_fd_sc_hs__nand2_1)
  Input location: (3.36,19.98)
  Legal location: (3.36,19.98)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U24 (sky130_fd_sc_hs__nand2_1)
  Input location: (24,23.31)
  Legal location: (24,23.31)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U23 (sky130_fd_sc_hs__inv_1)
  Input location: (22.08,19.98)
  Legal location: (22.08,19.98)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U25 (sky130_fd_sc_hs__nor2_1)
  Input location: (13.92,23.31)
  Legal location: (13.92,23.31)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.842
Total Legalizer Wall Time: 0.893
----------------------------------------------------------------

Route-opt legalization complete           CPU:    26 s (  0.01 hr )  ELAPSE:    37 s (  0.01 hr )  MEM-PEAK:   541 MB
****************************************
Report : Power/Ground Connection Summary
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:35:07 2023
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 22/22
Unconnected nwell pins        22
Ground net VSS                22/22
Unconnected pwell pins        22
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
Cell Min-Routing-Layer = li1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand4_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand4_1, pin VNB) on layer pwell. (ZRT-030)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.960 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 6.10 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used    8  Alloctr    8  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   11  Alloctr   12  Proc 3599 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Analysis] Stage (MB): Used    8  Alloctr    8  Proc    0 
[ECO: Analysis] Total (MB): Used   11  Alloctr   12  Proc 3599 
Num of eco nets = 34
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used    8  Alloctr    8  Proc    0 
[ECO: Init] Total (MB): Used   11  Alloctr   12  Proc 3599 
Loading timing information to the router from design
Timing information loaded to the router.
Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :	 true                
common.post_detail_route_redundant_via_insertion        :	 medium              
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_max_number_of_iterations                     :	 10                  
detail.eco_route_use_soft_spacing_for_timing_optimization:	 false               
detail.mode                                             :	 balanced            
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked	1/1 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:03 usr=0:00:03 total=0:00:07
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc  963 
[DRC CHECK] Total (MB): Used   58  Alloctr   59  Proc 4625 

Total Wire Length =                    427 micron
Total Number of Contacts =             159
Total Number of Wires =                181
Total Number of PtConns =              26
Total Number of Routed Wires =       181
Total Routed Wire Length =           422 micron
Total Number of Routed Contacts =       159
	Layer              li1 :         10 micron
	Layer             met1 :        211 micron
	Layer             met2 :        181 micron
	Layer             met3 :         25 micron
	Layer             met4 :          0 micron
	Layer             met5 :          0 micron
	Via   M2M3_PR(rot)_1x2 :          1
	Via        M2M3_PR_1x2 :          4
	Via        M2M3_PR_2x1 :          1
	Via            M1M2_PR :          3
	Via   M1M2_PR(rot)_2x1 :          5
	Via        M1M2_PR_1x2 :         10
	Via        M1M2_PR_2x1 :         50
	Via            L1M1_PR :         19
	Via       L1M1_PR(rot) :          6
	Via   L1M1_PR(rot)_1x2 :          1
	Via   L1M1_PR(rot)_2x1 :          5
	Via        L1M1_PR_1x2 :         24
	Via        L1M1_PR_2x1 :         30

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 95.59% (65     / 68      vias)
        Weight 1     = 95.59% (65      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.41% (3       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
    Layer via        = 95.59% (65     / 68      vias)
    Layer via2       = 100.00% (6      / 6       vias)
 
  The optimized via conversion rate based on total routed via count = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 95.59% (65     / 68      vias)
        Weight 1     = 95.59% (65      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.41% (3       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

DR finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    427 micron
Total Number of Contacts =             159
Total Number of Wires =                181
Total Number of PtConns =              26
Total Number of Routed Wires =       181
Total Routed Wire Length =           422 micron
Total Number of Routed Contacts =       159
	Layer              li1 :         10 micron
	Layer             met1 :        211 micron
	Layer             met2 :        181 micron
	Layer             met3 :         25 micron
	Layer             met4 :          0 micron
	Layer             met5 :          0 micron
	Via   M2M3_PR(rot)_1x2 :          1
	Via        M2M3_PR_1x2 :          4
	Via        M2M3_PR_2x1 :          1
	Via            M1M2_PR :          3
	Via   M1M2_PR(rot)_2x1 :          5
	Via        M1M2_PR_1x2 :         10
	Via        M1M2_PR_2x1 :         50
	Via            L1M1_PR :         19
	Via       L1M1_PR(rot) :          6
	Via   L1M1_PR(rot)_1x2 :          1
	Via   L1M1_PR(rot)_2x1 :          5
	Via        L1M1_PR_1x2 :         24
	Via        L1M1_PR_2x1 :         30

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 95.59% (65     / 68      vias)
        Weight 1     = 95.59% (65      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.41% (3       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
    Layer via        = 95.59% (65     / 68      vias)
    Layer via2       = 100.00% (6      / 6       vias)
 
  The optimized via conversion rate based on total routed via count = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 95.59% (65     / 68      vias)
        Weight 1     = 95.59% (65      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.41% (3       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :	 true                
common.post_detail_route_redundant_via_insertion        :	 medium              
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_max_number_of_iterations                     :	 10                  
detail.eco_route_use_soft_spacing_for_timing_optimization:	 false               
detail.mode                                             :	 balanced            
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    4  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used   16  Alloctr   17  Proc 4625 

Redundant via optimization will attempt to replace the following vias: 

     L1M1_PR    -> L1M1_PR_1x2    L1M1_PR_1x2(r) L1M1_PR_2x1    L1M1_PR_2x1(r)

     L1M1_PR(r) -> L1M1_PR_1x2    L1M1_PR_1x2(r) L1M1_PR_2x1    L1M1_PR_2x1(r)

   L1M1_PR_C    -> L1M1_PR_1x2    L1M1_PR_1x2(r) L1M1_PR_2x1    L1M1_PR_2x1(r)

     M1M2_PR    -> M1M2_PR_2x1    M1M2_PR_2x1(r) M1M2_PR_1x2    M1M2_PR_1x2(r)

     M1M2_PR(r) -> M1M2_PR_2x1    M1M2_PR_2x1(r) M1M2_PR_1x2    M1M2_PR_1x2(r)

   M1M2_PR_C    -> M1M2_PR_2x1    M1M2_PR_2x1(r) M1M2_PR_1x2    M1M2_PR_1x2(r)

     M2M3_PR    -> M2M3_PR_1x2    M2M3_PR_1x2(r) M2M3_PR_2x1    M2M3_PR_2x1(r)

     M2M3_PR(r) -> M2M3_PR_1x2    M2M3_PR_1x2(r) M2M3_PR_2x1    M2M3_PR_2x1(r)

   M2M3_PR_C    -> M2M3_PR_1x2    M2M3_PR_1x2(r) M2M3_PR_2x1    M2M3_PR_2x1(r)

     M3M4_PR    -> M3M4_PR_2x1    M3M4_PR_2x1(r) M3M4_PR_1x2    M3M4_PR_1x2(r)

     M3M4_PR(r) -> M3M4_PR_2x1    M3M4_PR_2x1(r) M3M4_PR_1x2    M3M4_PR_1x2(r)

   M3M4_PR_C    -> M3M4_PR_2x1    M3M4_PR_2x1(r) M3M4_PR_1x2    M3M4_PR_1x2(r)

     M4M5_PR    -> M4M5_PR_2x1   



	There were 14 out of 85 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Technology Processing] Total (MB): Used   16  Alloctr   17  Proc 4625 

Begin Redundant via insertion ...

Routed	1/1 Partitions, Violations =	0

RedundantVia finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    427 micron
Total Number of Contacts =             159
Total Number of Wires =                181
Total Number of PtConns =              26
Total Number of Routed Wires =       181
Total Routed Wire Length =           422 micron
Total Number of Routed Contacts =       159
	Layer              li1 :         10 micron
	Layer             met1 :        211 micron
	Layer             met2 :        181 micron
	Layer             met3 :         25 micron
	Layer             met4 :          0 micron
	Layer             met5 :          0 micron
	Via   M2M3_PR(rot)_1x2 :          1
	Via        M2M3_PR_1x2 :          4
	Via        M2M3_PR_2x1 :          1
	Via            M1M2_PR :          3
	Via   M1M2_PR(rot)_2x1 :          5
	Via        M1M2_PR_1x2 :         10
	Via        M1M2_PR_2x1 :         50
	Via            L1M1_PR :         19
	Via       L1M1_PR(rot) :          6
	Via   L1M1_PR(rot)_1x2 :          1
	Via   L1M1_PR(rot)_2x1 :          5
	Via        L1M1_PR_1x2 :         24
	Via        L1M1_PR_2x1 :         30

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 95.59% (65     / 68      vias)
        Weight 1     = 95.59% (65      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.41% (3       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
    Layer via        = 95.59% (65     / 68      vias)
    Layer via2       = 100.00% (6      / 6       vias)
 
  The optimized via conversion rate based on total routed via count = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 95.59% (65     / 68      vias)
        Weight 1     = 95.59% (65      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.41% (3       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

[RedundantVia] Elapsed real time: 0:00:00 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[RedundantVia] Stage (MB): Used   47  Alloctr   47  Proc   16 
[RedundantVia] Total (MB): Used   58  Alloctr   59  Proc 4641 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:02 
[Dr init] Elapsed cpu  time: sys=0:00:04 usr=0:00:07 total=0:00:11
[Dr init] Stage (MB): Used   47  Alloctr   47  Proc 1042 
[Dr init] Total (MB): Used   58  Alloctr   59  Proc 4641 
Total number of nets = 34, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:02 
[DR] Elapsed cpu  time: sys=0:00:04 usr=0:00:07 total=0:00:11
[DR] Stage (MB): Used   42  Alloctr   42  Proc 1042 
[DR] Total (MB): Used   53  Alloctr   54  Proc 4641 

Nets that have been changed:
Net 1 = value_0_
Total number of changed nets = 1 (out of 34)

[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:04 usr=0:00:07 total=0:00:11
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc 1042 
[DR: Done] Total (MB): Used   11  Alloctr   12  Proc 4641 
[ECO: DR] Elapsed real time: 0:00:02 
[ECO: DR] Elapsed cpu  time: sys=0:00:04 usr=0:00:07 total=0:00:11
[ECO: DR] Stage (MB): Used    8  Alloctr    9  Proc 1042 
[ECO: DR] Total (MB): Used   11  Alloctr   12  Proc 4641 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    427 micron
Total Number of Contacts =             159
Total Number of Wires =                181
Total Number of PtConns =              26
Total Number of Routed Wires =       181
Total Routed Wire Length =           422 micron
Total Number of Routed Contacts =       159
	Layer              li1 :         10 micron
	Layer             met1 :        211 micron
	Layer             met2 :        181 micron
	Layer             met3 :         25 micron
	Layer             met4 :          0 micron
	Layer             met5 :          0 micron
	Via   M2M3_PR(rot)_1x2 :          1
	Via        M2M3_PR_1x2 :          4
	Via        M2M3_PR_2x1 :          1
	Via            M1M2_PR :          3
	Via   M1M2_PR(rot)_2x1 :          5
	Via        M1M2_PR_1x2 :         10
	Via        M1M2_PR_2x1 :         50
	Via            L1M1_PR :         19
	Via       L1M1_PR(rot) :          6
	Via   L1M1_PR(rot)_1x2 :          1
	Via   L1M1_PR(rot)_2x1 :          5
	Via        L1M1_PR_1x2 :         24
	Via        L1M1_PR_2x1 :         30

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 95.59% (65     / 68      vias)
        Weight 1     = 95.59% (65      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.41% (3       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
    Layer via        = 95.59% (65     / 68      vias)
    Layer via2       = 100.00% (6      / 6       vias)
 
  The optimized via conversion rate based on total routed via count = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 95.59% (65     / 68      vias)
        Weight 1     = 95.59% (65      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.41% (3       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

Total number of nets = 34
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    427 micron
Total Number of Contacts =             159
Total Number of Wires =                181
Total Number of PtConns =              26
Total Number of Routed Wires =       181
Total Routed Wire Length =           422 micron
Total Number of Routed Contacts =       159
	Layer              li1 :         10 micron
	Layer             met1 :        211 micron
	Layer             met2 :        181 micron
	Layer             met3 :         25 micron
	Layer             met4 :          0 micron
	Layer             met5 :          0 micron
	Via   M2M3_PR(rot)_1x2 :          1
	Via        M2M3_PR_1x2 :          4
	Via        M2M3_PR_2x1 :          1
	Via            M1M2_PR :          3
	Via   M1M2_PR(rot)_2x1 :          5
	Via        M1M2_PR_1x2 :         10
	Via        M1M2_PR_2x1 :         50
	Via            L1M1_PR :         19
	Via       L1M1_PR(rot) :          6
	Via   L1M1_PR(rot)_1x2 :          1
	Via   L1M1_PR(rot)_2x1 :          5
	Via        L1M1_PR_1x2 :         24
	Via        L1M1_PR_2x1 :         30

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 95.59% (65     / 68      vias)
        Weight 1     = 95.59% (65      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.41% (3       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
    Layer via        = 95.59% (65     / 68      vias)
    Layer via2       = 100.00% (6      / 6       vias)
 
  The optimized via conversion rate based on total routed via count = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 95.59% (65     / 68      vias)
        Weight 1     = 95.59% (65      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.41% (3       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 1 nets
[ECO: End] Elapsed real time: 0:00:02 
[ECO: End] Elapsed cpu  time: sys=0:00:04 usr=0:00:07 total=0:00:11
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc 1042 
[ECO: End] Total (MB): Used    0  Alloctr    0  Proc 4641 
Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/route_opt.design'. (TIM-125)
Information: Design counter has 34 nets, 0 global routed, 32 detail routed. (NEX-024)

Route-opt ECO routing complete            CPU:    34 s (  0.01 hr )  ELAPSE:    40 s (  0.01 hr )  MEM-PEAK:  1584 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.106844454120  9.863457430880  6.078125164085
2.744208341123  8.318115604907  9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.878522562309  2.191153034625  0.963736341094
2.700148443881  3.840450064440  3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.703451940089  7.205153443198  8.278353598268
1.183725190997  3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.232246997726  1.226298968355  7.050452694780
2.403928173631  6.139852544054  4.100210066110  1.274718589655  4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  2.609823652834  0.628316182861  6.381694583948  9.187476222495
0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.486041822107  9.584562469756  2.041727387119  3.921160867338  0.650488682345  9.474622556696  3.368402225923  4.897113749020
6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.684980666075  7.173451649549  9.939564908373
3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.649322209371  1.019205697700  5.811537597298  5.826732083342
4.349383292435  0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.409737005498  2.804141308547  1.265302252200
0.417760313533  1.833872465081  6.448557737188  4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.516917294610  2.764694800463  9.324218138770
1.551199989997  2.300508202625  0.754685030179  1.961421411696  2.781303341418  3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.469621388234  3.171292652450  9.815922940044
4.331414637138  0.413524984361  3.309910198619  7.452798206103  1.902827924529  5.623407259547  7.269363008696  3.367403103784  7.093641515702  7.411336156476  6.946410520847  5.239583852016  4.802181847382
3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.287277774418  7.540401048505  0.000353317956  5.833784556721  4.754587289445  4.387461656592  1.219037555980  7.505892241496  0.800935186343
9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.221226938718  4.029619314242  9.406669096875  2.789964661318  0.725468068844  8.793242618664  8.918114419113
5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.056717040238  7.977150003284  5.097061603808  1.512399301157  7.396894920513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.280804731077  5.817946254036  2.343531322627
0.037326705045  0.494780240392  8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.928541814179  3.652852993643  2.538676838167
6.652919918747  4.022495051365  6.796621502757  0.618562611981  3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.869502619235  8.682363878274  8.902401536848
4.394994489711  1.549020686014  9.244452200010  4.051691909534  5.907689219704  1.709512091590  0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.796731904674  0.705479099200  6.012880917343
3.718510993956  2.708373361785  2.772683894677  2.637652116996  9.532707452994  6.656262309097  9.409795558072  6.136993113139  7.763510072170  9.625254751594  7.419864618129  2.209399032732  1.043515781151
9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422527731115  6.782104082351  9.141628035616  1.286693802201  9.569284260313  2.585844502480  2.553537789122  9.521371471785  3.451203480412
3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055033867149  4.124225421230  5.316610900762  7.270112330810  7.170626114934  1.109903782403  3.640425476467
Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/route_opt.design'. (TIM-125)
Information: Design counter has 34 nets, 0 global routed, 32 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'counter'. (NEX-022)
---extraction options---
Corner: mode_norm.slow.RCmax
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: mode_norm.slow.RCmax_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: mode_norm.fast.RCmin
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: mode_norm.fast.RCmin_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 8
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: counter 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 32 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 32, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Update timing is using PrimeTime delay calculation. (TIM-201)
Information: Freeing timing information from routing. (ZRT-574)

Route-opt final QoR
___________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1        -          -      -   0.0000     0.0000      0
    2   2        -          -      -   0.0000     0.0000      0
    2   3        -          -      -   0.0000     0.0000      0
    2   4        -          -      -   0.0000     0.0000      0
    2   5        -          -      -   0.0000     0.0000      0
    2   6        -          -      -   0.0000     0.0000      0
    2   7        -          -      -   0.0000     0.0000      0
    2   8        -          -      -   0.0000     0.0000      0
    2   9        -          -      -   0.0000     0.0000      0
    2  10        -          -      -   0.0000     0.0000      0
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
    3   9   0.0000     0.0000      0        -          -      -
    3  10   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -          -        -  22746.543
    2   *        -          -        -      -   0.0000     0.0000      0        -          -        -  22746.543
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0          -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  22746.543       289.31         22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  22746.543       289.31         22

Route-opt command complete                CPU:    34 s (  0.01 hr )  ELAPSE:    40 s (  0.01 hr )  MEM-PEAK:  1584 MB
Route-opt command statistics  CPU=18 sec (0.00 hr) ELAPSED=8 sec (0.00 hr) MEM-PEAK=1.547 GB
Information: Ending 'route_opt' (FLW-8001)
Information: Time: 2023-09-06 15:35:10 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1584 MB (FLW-8100)
RM-info: Setting route_opt.flow.enable_ccd to false for the second route_opt
RM-info: Running second route_opt (non-CCD)
Information: Starting 'route_opt' (FLW-8000)
Information: Time: 2023-09-06 15:35:10 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1584 MB (FLW-8100)
INFO: route_opt is running in balanced flow mode
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Route-opt command begin                   CPU:    34 s (  0.01 hr )  ELAPSE:    40 s (  0.01 hr )  MEM-PEAK:  1584 MB
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: Dynamic Scenario ASR Mode:  0
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO

Route-opt timing update complete          CPU:    34 s (  0.01 hr )  ELAPSE:    41 s (  0.01 hr )  MEM-PEAK:  1584 MB
INFO: Propagating Switching Activities
Information: Activity for scenario mode_norm.fast.RCmin was cached, no propagation required. (POW-005)
Information: Activity for scenario mode_norm.fast.RCmin_bc was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00005 sec
INFO: Propagating Switching Activity for all power flows 

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1        -          -      -   0.0000     0.0000      0
    2   2        -          -      -   0.0000     0.0000      0
    2   3        -          -      -   0.0000     0.0000      0
    2   4        -          -      -   0.0000     0.0000      0
    2   5        -          -      -   0.0000     0.0000      0
    2   6        -          -      -   0.0000     0.0000      0
    2   7        -          -      -   0.0000     0.0000      0
    2   8        -          -      -   0.0000     0.0000      0
    2   9        -          -      -   0.0000     0.0000      0
    2  10        -          -      -   0.0000     0.0000      0
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
    3   9   0.0000     0.0000      0        -          -      -
    3  10   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -          -        -  22746.543
    2   *        -          -        -      -   0.0000     0.0000      0        -          -        -  22746.543
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0          -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  22746.543       289.31         22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  22746.543       289.31         22
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
Route-opt initialization complete         CPU:    34 s (  0.01 hr )  ELAPSE:    41 s (  0.01 hr )  MEM-PEAK:  1584 MB
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer li1: cached 0 shapes out of 25 total shapes.
Layer met1: cached 0 shapes out of 136 total shapes.
Layer met2: cached 0 shapes out of 59 total shapes.
Cached 16 vias out of 185 total vias.
Total 0.0300 seconds to build cellmap data
Total 0.0000 seconds to load 22 cell instances into cellmap
Moveable cells: 21; Application fixed cells: 1; Macro cells: 0; User fixed cells: 0
30 out of 30 data nets are detail routed, 2 out of 2 clock nets are detail routed and total 32 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 3.9491, cell height 3.3300, cell area 13.1505 for total 22 placed and application fixed cells
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO


Route-opt optimization Phase 2 Iter  1          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization Phase 2 Iter  2          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584


Route-opt optimization Phase 4 Iter  1          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization Phase 4 Iter  2          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization Phase 4 Iter  3          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization Phase 4 Iter  4          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization Phase 4 Iter  5          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization Phase 4 Iter  6          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584

Route-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization Phase 5 Iter  2          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization Phase 5 Iter  3          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization Phase 5 Iter  4          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization Phase 5 Iter  5          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization Phase 5 Iter  6          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization Phase 5 Iter  7          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization Phase 5 Iter  8          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584


Route-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584

Route-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization Phase 8 Iter  2          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584

Route-opt optimization complete                 0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584

Route-opt route preserve complete         CPU:    35 s (  0.01 hr )  ELAPSE:    41 s (  0.01 hr )  MEM-PEAK:  1584 MB
INFO: Sending timing info to router
Generating Timing information  
Design  Scenario mode_norm.slow.RCmax (Mode mode_norm.slow.RCmax Corner mode_norm.slow.RCmax)
Generating Timing information  ... Done
Information: The net parasitics of block counter are cleared. (TIM-123)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer li1: cached 0 shapes out of 25 total shapes.
Layer met1: cached 0 shapes out of 136 total shapes.
Layer met2: cached 0 shapes out of 59 total shapes.
Cached 16 vias out of 185 total vias.

Legalizing Top Level Design counter ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
Information: Creating classic rule checker.
=====> Processed 11 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      559.44           22        Yes DEFAULT_VA

Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
	The median subrow width (space between blockages) is 50 sites
	and the median cell width is 23 sites. This makes it difficult for
	the legalizer to pack in the cells and can result in high
	displacements and long runtimes.
Please look for the GIF files that are written out at the end of
	legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
	The median subrow width (space between blockages) is 50 sites
	and the median cell width is 23 sites. This makes it difficult for
	the legalizer to pack in the cells and can result in high
	displacements and long runtimes.
Please look for the GIF files that are written out at the end of
	legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/counter_SITE_unit.010-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/counter_SITE_unit.010-0002-colored_displacements.gif'.
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     22
number of references:                11
number of site rows:                  7
number of locations attempted:      308
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          21 (165 total sites)
avg row height over cells:        3.330 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U22 (sky130_fd_sc_hs__nor2_1)
  Input location: (21.6,9.99)
  Legal location: (21.6,9.99)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_2_1662 (sky130_fd_sc_hs__nand4_1)
  Input location: (7.2,19.98)
  Legal location: (7.2,19.98)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_3_1663 (sky130_fd_sc_hs__nand2_1)
  Input location: (5.28,16.65)
  Legal location: (5.28,16.65)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_1_1661 (sky130_fd_sc_hs__nand2_1)
  Input location: (5.28,19.98)
  Legal location: (5.28,19.98)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U30 (sky130_fd_sc_hs__a21oi_1)
  Input location: (22.56,13.32)
  Legal location: (22.56,13.32)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U38 (sky130_fd_sc_hs__nand2_1)
  Input location: (3.36,16.65)
  Legal location: (3.36,16.65)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U27 (sky130_fd_sc_hs__nand2_1)
  Input location: (3.36,19.98)
  Legal location: (3.36,19.98)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U24 (sky130_fd_sc_hs__nand2_1)
  Input location: (24,23.31)
  Legal location: (24,23.31)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U23 (sky130_fd_sc_hs__inv_1)
  Input location: (22.08,19.98)
  Legal location: (22.08,19.98)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U25 (sky130_fd_sc_hs__nor2_1)
  Input location: (13.92,23.31)
  Legal location: (13.92,23.31)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.760
Total Legalizer Wall Time: 0.816
----------------------------------------------------------------

Route-opt legalization complete           CPU:    35 s (  0.01 hr )  ELAPSE:    42 s (  0.01 hr )  MEM-PEAK:  1584 MB
****************************************
Report : Power/Ground Connection Summary
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:35:11 2023
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 22/22
Unconnected nwell pins        22
Ground net VSS                22/22
Unconnected pwell pins        22
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
Cell Min-Routing-Layer = li1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand4_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand4_1, pin VNB) on layer pwell. (ZRT-030)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.960 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 6.10 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used    8  Alloctr    8  Proc   32 
[ECO: DbIn With Extraction] Total (MB): Used   11  Alloctr   12  Proc 4641 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Analysis] Stage (MB): Used    8  Alloctr    8  Proc   32 
[ECO: Analysis] Total (MB): Used   11  Alloctr   12  Proc 4641 
Num of eco nets = 34
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used    8  Alloctr    8  Proc   32 
[ECO: Init] Total (MB): Used   11  Alloctr   12  Proc 4641 
Loading timing information to the router from design
Timing information loaded to the router.
Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :	 true                
common.post_detail_route_redundant_via_insertion        :	 medium              
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_max_number_of_iterations                     :	 10                  
detail.eco_route_use_soft_spacing_for_timing_optimization:	 false               
detail.mode                                             :	 balanced            
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked	1/1 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:01 usr=0:00:03 total=0:00:04
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   58  Alloctr   59  Proc 4641 

Total Wire Length =                    427 micron
Total Number of Contacts =             159
Total Number of Wires =                181
Total Number of PtConns =              26
Total Number of Routed Wires =       181
Total Routed Wire Length =           422 micron
Total Number of Routed Contacts =       159
	Layer              li1 :         10 micron
	Layer             met1 :        211 micron
	Layer             met2 :        181 micron
	Layer             met3 :         25 micron
	Layer             met4 :          0 micron
	Layer             met5 :          0 micron
	Via   M2M3_PR(rot)_1x2 :          1
	Via        M2M3_PR_1x2 :          4
	Via        M2M3_PR_2x1 :          1
	Via            M1M2_PR :          3
	Via   M1M2_PR(rot)_2x1 :          5
	Via        M1M2_PR_1x2 :         10
	Via        M1M2_PR_2x1 :         50
	Via            L1M1_PR :         19
	Via       L1M1_PR(rot) :          6
	Via   L1M1_PR(rot)_1x2 :          1
	Via   L1M1_PR(rot)_2x1 :          5
	Via        L1M1_PR_1x2 :         24
	Via        L1M1_PR_2x1 :         30

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 95.59% (65     / 68      vias)
        Weight 1     = 95.59% (65      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.41% (3       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
    Layer via        = 95.59% (65     / 68      vias)
    Layer via2       = 100.00% (6      / 6       vias)
 
  The optimized via conversion rate based on total routed via count = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 95.59% (65     / 68      vias)
        Weight 1     = 95.59% (65      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.41% (3       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

DR finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    427 micron
Total Number of Contacts =             159
Total Number of Wires =                181
Total Number of PtConns =              26
Total Number of Routed Wires =       181
Total Routed Wire Length =           422 micron
Total Number of Routed Contacts =       159
	Layer              li1 :         10 micron
	Layer             met1 :        211 micron
	Layer             met2 :        181 micron
	Layer             met3 :         25 micron
	Layer             met4 :          0 micron
	Layer             met5 :          0 micron
	Via   M2M3_PR(rot)_1x2 :          1
	Via        M2M3_PR_1x2 :          4
	Via        M2M3_PR_2x1 :          1
	Via            M1M2_PR :          3
	Via   M1M2_PR(rot)_2x1 :          5
	Via        M1M2_PR_1x2 :         10
	Via        M1M2_PR_2x1 :         50
	Via            L1M1_PR :         19
	Via       L1M1_PR(rot) :          6
	Via   L1M1_PR(rot)_1x2 :          1
	Via   L1M1_PR(rot)_2x1 :          5
	Via        L1M1_PR_1x2 :         24
	Via        L1M1_PR_2x1 :         30

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 95.59% (65     / 68      vias)
        Weight 1     = 95.59% (65      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.41% (3       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
    Layer via        = 95.59% (65     / 68      vias)
    Layer via2       = 100.00% (6      / 6       vias)
 
  The optimized via conversion rate based on total routed via count = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 95.59% (65     / 68      vias)
        Weight 1     = 95.59% (65      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.41% (3       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :	 true                
common.post_detail_route_redundant_via_insertion        :	 medium              
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_max_number_of_iterations                     :	 10                  
detail.eco_route_use_soft_spacing_for_timing_optimization:	 false               
detail.mode                                             :	 balanced            
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    4  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used   16  Alloctr   17  Proc 4641 

Redundant via optimization will attempt to replace the following vias: 

     L1M1_PR    -> L1M1_PR_1x2    L1M1_PR_1x2(r) L1M1_PR_2x1    L1M1_PR_2x1(r)

     L1M1_PR(r) -> L1M1_PR_1x2    L1M1_PR_1x2(r) L1M1_PR_2x1    L1M1_PR_2x1(r)

   L1M1_PR_C    -> L1M1_PR_1x2    L1M1_PR_1x2(r) L1M1_PR_2x1    L1M1_PR_2x1(r)

     M1M2_PR    -> M1M2_PR_2x1    M1M2_PR_2x1(r) M1M2_PR_1x2    M1M2_PR_1x2(r)

     M1M2_PR(r) -> M1M2_PR_2x1    M1M2_PR_2x1(r) M1M2_PR_1x2    M1M2_PR_1x2(r)

   M1M2_PR_C    -> M1M2_PR_2x1    M1M2_PR_2x1(r) M1M2_PR_1x2    M1M2_PR_1x2(r)

     M2M3_PR    -> M2M3_PR_1x2    M2M3_PR_1x2(r) M2M3_PR_2x1    M2M3_PR_2x1(r)

     M2M3_PR(r) -> M2M3_PR_1x2    M2M3_PR_1x2(r) M2M3_PR_2x1    M2M3_PR_2x1(r)

   M2M3_PR_C    -> M2M3_PR_1x2    M2M3_PR_1x2(r) M2M3_PR_2x1    M2M3_PR_2x1(r)

     M3M4_PR    -> M3M4_PR_2x1    M3M4_PR_2x1(r) M3M4_PR_1x2    M3M4_PR_1x2(r)

     M3M4_PR(r) -> M3M4_PR_2x1    M3M4_PR_2x1(r) M3M4_PR_1x2    M3M4_PR_1x2(r)

   M3M4_PR_C    -> M3M4_PR_2x1    M3M4_PR_2x1(r) M3M4_PR_1x2    M3M4_PR_1x2(r)

     M4M5_PR    -> M4M5_PR_2x1   



	There were 14 out of 85 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Technology Processing] Total (MB): Used   16  Alloctr   17  Proc 4641 

Begin Redundant via insertion ...

Routed	1/1 Partitions, Violations =	0

RedundantVia finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    427 micron
Total Number of Contacts =             159
Total Number of Wires =                181
Total Number of PtConns =              26
Total Number of Routed Wires =       181
Total Routed Wire Length =           422 micron
Total Number of Routed Contacts =       159
	Layer              li1 :         10 micron
	Layer             met1 :        211 micron
	Layer             met2 :        181 micron
	Layer             met3 :         25 micron
	Layer             met4 :          0 micron
	Layer             met5 :          0 micron
	Via   M2M3_PR(rot)_1x2 :          1
	Via        M2M3_PR_1x2 :          4
	Via        M2M3_PR_2x1 :          1
	Via            M1M2_PR :          3
	Via   M1M2_PR(rot)_2x1 :          5
	Via        M1M2_PR_1x2 :         10
	Via        M1M2_PR_2x1 :         50
	Via            L1M1_PR :         19
	Via       L1M1_PR(rot) :          6
	Via   L1M1_PR(rot)_1x2 :          1
	Via   L1M1_PR(rot)_2x1 :          5
	Via        L1M1_PR_1x2 :         24
	Via        L1M1_PR_2x1 :         30

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 95.59% (65     / 68      vias)
        Weight 1     = 95.59% (65      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.41% (3       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
    Layer via        = 95.59% (65     / 68      vias)
    Layer via2       = 100.00% (6      / 6       vias)
 
  The optimized via conversion rate based on total routed via count = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 95.59% (65     / 68      vias)
        Weight 1     = 95.59% (65      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.41% (3       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

[RedundantVia] Elapsed real time: 0:00:00 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:04
[RedundantVia] Stage (MB): Used   47  Alloctr   47  Proc    0 
[RedundantVia] Total (MB): Used   58  Alloctr   59  Proc 4641 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:01 
[Dr init] Elapsed cpu  time: sys=0:00:02 usr=0:00:06 total=0:00:09
[Dr init] Stage (MB): Used   47  Alloctr   47  Proc    0 
[Dr init] Total (MB): Used   58  Alloctr   59  Proc 4641 
Total number of nets = 34, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:02 usr=0:00:06 total=0:00:09
[DR] Stage (MB): Used   42  Alloctr   42  Proc    0 
[DR] Total (MB): Used   53  Alloctr   54  Proc 4641 

Nets that have been changed:
Net 1 = value_0_
Total number of changed nets = 1 (out of 34)

[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:02 usr=0:00:06 total=0:00:09
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   11  Alloctr   12  Proc 4641 
[ECO: DR] Elapsed real time: 0:00:01 
[ECO: DR] Elapsed cpu  time: sys=0:00:02 usr=0:00:06 total=0:00:09
[ECO: DR] Stage (MB): Used    8  Alloctr    8  Proc   32 
[ECO: DR] Total (MB): Used   11  Alloctr   12  Proc 4641 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    427 micron
Total Number of Contacts =             159
Total Number of Wires =                181
Total Number of PtConns =              26
Total Number of Routed Wires =       181
Total Routed Wire Length =           422 micron
Total Number of Routed Contacts =       159
	Layer              li1 :         10 micron
	Layer             met1 :        211 micron
	Layer             met2 :        181 micron
	Layer             met3 :         25 micron
	Layer             met4 :          0 micron
	Layer             met5 :          0 micron
	Via   M2M3_PR(rot)_1x2 :          1
	Via        M2M3_PR_1x2 :          4
	Via        M2M3_PR_2x1 :          1
	Via            M1M2_PR :          3
	Via   M1M2_PR(rot)_2x1 :          5
	Via        M1M2_PR_1x2 :         10
	Via        M1M2_PR_2x1 :         50
	Via            L1M1_PR :         19
	Via       L1M1_PR(rot) :          6
	Via   L1M1_PR(rot)_1x2 :          1
	Via   L1M1_PR(rot)_2x1 :          5
	Via        L1M1_PR_1x2 :         24
	Via        L1M1_PR_2x1 :         30

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 95.59% (65     / 68      vias)
        Weight 1     = 95.59% (65      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.41% (3       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
    Layer via        = 95.59% (65     / 68      vias)
    Layer via2       = 100.00% (6      / 6       vias)
 
  The optimized via conversion rate based on total routed via count = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 95.59% (65     / 68      vias)
        Weight 1     = 95.59% (65      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.41% (3       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

Total number of nets = 34
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    427 micron
Total Number of Contacts =             159
Total Number of Wires =                181
Total Number of PtConns =              26
Total Number of Routed Wires =       181
Total Routed Wire Length =           422 micron
Total Number of Routed Contacts =       159
	Layer              li1 :         10 micron
	Layer             met1 :        211 micron
	Layer             met2 :        181 micron
	Layer             met3 :         25 micron
	Layer             met4 :          0 micron
	Layer             met5 :          0 micron
	Via   M2M3_PR(rot)_1x2 :          1
	Via        M2M3_PR_1x2 :          4
	Via        M2M3_PR_2x1 :          1
	Via            M1M2_PR :          3
	Via   M1M2_PR(rot)_2x1 :          5
	Via        M1M2_PR_1x2 :         10
	Via        M1M2_PR_2x1 :         50
	Via            L1M1_PR :         19
	Via       L1M1_PR(rot) :          6
	Via   L1M1_PR(rot)_1x2 :          1
	Via   L1M1_PR(rot)_2x1 :          5
	Via        L1M1_PR_1x2 :         24
	Via        L1M1_PR_2x1 :         30

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 95.59% (65     / 68      vias)
        Weight 1     = 95.59% (65      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.41% (3       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
    Layer via        = 95.59% (65     / 68      vias)
    Layer via2       = 100.00% (6      / 6       vias)
 
  The optimized via conversion rate based on total routed via count = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 95.59% (65     / 68      vias)
        Weight 1     = 95.59% (65      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.41% (3       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 1 nets
[ECO: End] Elapsed real time: 0:00:01 
[ECO: End] Elapsed cpu  time: sys=0:00:02 usr=0:00:06 total=0:00:09
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc   32 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 4641 
Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/route_opt.design'. (TIM-125)
Information: Design counter has 34 nets, 0 global routed, 32 detail routed. (NEX-024)

Route-opt ECO routing complete            CPU:    42 s (  0.01 hr )  ELAPSE:    44 s (  0.01 hr )  MEM-PEAK:  1584 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.106844454120  9.863457430880  6.078125164085
2.744208341123  8.318115604907  9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.878522562309  2.191153034625  0.963736341094
2.700148443881  3.840450064440  3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.703451940089  7.205153443198  8.278353598268
1.183725190997  3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.232246997726  1.226298968355  7.050452694780
2.403928173631  6.139852544054  4.100210066110  1.274718589655  4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  2.609823652834  0.628316182861  6.381694583948  9.187476222495
0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.486041822107  9.584562469756  2.041727387119  3.921160867338  0.650488682345  9.474622556696  3.368402225923  4.897113749020
6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.684980666075  7.173451649549  9.939564908373
3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.649322209371  1.019205697700  5.811537597298  5.826732083342
4.349383292435  0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.409737005498  2.804141308547  1.265302252200
0.417760313533  1.833872465081  6.448557737188  4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.516917294610  2.764694800463  9.324218138770
Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/route_opt.design'. (TIM-125)
Information: Design counter has 34 nets, 0 global routed, 32 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'counter'. (NEX-022)
---extraction options---
Corner: mode_norm.slow.RCmax
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: mode_norm.slow.RCmax_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: mode_norm.fast.RCmin
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: mode_norm.fast.RCmin_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 8
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: counter 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 32 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 32, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Update timing is using PrimeTime delay calculation. (TIM-201)
Information: Freeing timing information from routing. (ZRT-574)

Route-opt final QoR
___________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1        -          -      -   0.0000     0.0000      0
    2   2        -          -      -   0.0000     0.0000      0
    2   3        -          -      -   0.0000     0.0000      0
    2   4        -          -      -   0.0000     0.0000      0
    2   5        -          -      -   0.0000     0.0000      0
    2   6        -          -      -   0.0000     0.0000      0
    2   7        -          -      -   0.0000     0.0000      0
    2   8        -          -      -   0.0000     0.0000      0
    2   9        -          -      -   0.0000     0.0000      0
    2  10        -          -      -   0.0000     0.0000      0
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
    3   9   0.0000     0.0000      0        -          -      -
    3  10   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -          -        -  22746.543
    2   *        -          -        -      -   0.0000     0.0000      0        -          -        -  22746.543
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0          -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  22746.543       289.31         22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  22746.543       289.31         22

Route-opt command complete                CPU:    43 s (  0.01 hr )  ELAPSE:    44 s (  0.01 hr )  MEM-PEAK:  1584 MB
Route-opt command statistics  CPU=9 sec (0.00 hr) ELAPSED=3 sec (0.00 hr) MEM-PEAK=1.547 GB
Information: Ending 'route_opt' (FLW-8001)
Information: Time: 2023-09-06 15:35:13 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1584 MB (FLW-8100)
RM-info: Setting route_opt.flow.enable_ccd to false for the third route_opt
RM-info: Resetting route_opt.flow.enable_clock_power_recovery for the third route_opt
RM-info: Resetting route_opt.flow.enable_ccd_clock_drc_fixing for the third route_opt
RM-info: Setting route_opt.flow.size_only_mode to equal_or_smaller
RM-info: Running third route_opt (non-CCD and size-only)
Information: Starting 'route_opt' (FLW-8000)
Information: Time: 2023-09-06 15:35:13 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1584 MB (FLW-8100)
INFO: route_opt is running in balanced flow mode
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Route-opt command begin                   CPU:    43 s (  0.01 hr )  ELAPSE:    44 s (  0.01 hr )  MEM-PEAK:  1584 MB
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: Dynamic Scenario ASR Mode:  0
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO

Route-opt timing update complete          CPU:    43 s (  0.01 hr )  ELAPSE:    44 s (  0.01 hr )  MEM-PEAK:  1584 MB
INFO: Propagating Switching Activities
Information: Activity for scenario mode_norm.fast.RCmin was cached, no propagation required. (POW-005)
Information: Activity for scenario mode_norm.fast.RCmin_bc was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00005 sec
INFO: Propagating Switching Activity for all power flows 

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1        -          -      -   0.0000     0.0000      0
    2   2        -          -      -   0.0000     0.0000      0
    2   3        -          -      -   0.0000     0.0000      0
    2   4        -          -      -   0.0000     0.0000      0
    2   5        -          -      -   0.0000     0.0000      0
    2   6        -          -      -   0.0000     0.0000      0
    2   7        -          -      -   0.0000     0.0000      0
    2   8        -          -      -   0.0000     0.0000      0
    2   9        -          -      -   0.0000     0.0000      0
    2  10        -          -      -   0.0000     0.0000      0
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
    3   9   0.0000     0.0000      0        -          -      -
    3  10   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -          -        -  22746.543
    2   *        -          -        -      -   0.0000     0.0000      0        -          -        -  22746.543
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0          -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  22746.543       289.31         22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  22746.543       289.31         22
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
Route-opt initialization complete         CPU:    43 s (  0.01 hr )  ELAPSE:    44 s (  0.01 hr )  MEM-PEAK:  1584 MB
Info: Running Route-opt flow with size_only mode equal_or_smaller.
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer li1: cached 0 shapes out of 25 total shapes.
Layer met1: cached 0 shapes out of 136 total shapes.
Layer met2: cached 0 shapes out of 59 total shapes.
Cached 16 vias out of 185 total vias.
Total 0.0300 seconds to build cellmap data
Total 0.0000 seconds to load 22 cell instances into cellmap
Moveable cells: 21; Application fixed cells: 1; Macro cells: 0; User fixed cells: 0
30 out of 30 data nets are detail routed, 2 out of 2 clock nets are detail routed and total 32 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 3.9491, cell height 3.3300, cell area 13.1505 for total 22 placed and application fixed cells
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO


Route-opt optimization Phase 2 Iter  1          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization Phase 2 Iter  2          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584


Route-opt optimization Phase 4 Iter  1          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization Phase 4 Iter  2          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization Phase 4 Iter  3          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization Phase 4 Iter  4          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584

Route-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization Phase 5 Iter  2          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization Phase 5 Iter  3          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization Phase 5 Iter  4          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization Phase 5 Iter  5          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization Phase 5 Iter  6          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584



Route-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584
Route-opt optimization Phase 8 Iter  2          0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584

Route-opt optimization complete                 0.00        0.00      0.00         0        289.31    22746.54          22              0.01      1584

Route-opt route preserve complete         CPU:    43 s (  0.01 hr )  ELAPSE:    44 s (  0.01 hr )  MEM-PEAK:  1584 MB
INFO: Sending timing info to router
Generating Timing information  
Design  Scenario mode_norm.slow.RCmax (Mode mode_norm.slow.RCmax Corner mode_norm.slow.RCmax)
Generating Timing information  ... Done
Information: The net parasitics of block counter are cleared. (TIM-123)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer li1: cached 0 shapes out of 25 total shapes.
Layer met1: cached 0 shapes out of 136 total shapes.
Layer met2: cached 0 shapes out of 59 total shapes.
Cached 16 vias out of 185 total vias.

Legalizing Top Level Design counter ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
Information: Creating classic rule checker.
=====> Processed 11 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      559.44           22        Yes DEFAULT_VA

Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
	The median subrow width (space between blockages) is 50 sites
	and the median cell width is 23 sites. This makes it difficult for
	the legalizer to pack in the cells and can result in high
	displacements and long runtimes.
Please look for the GIF files that are written out at the end of
	legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
	The median subrow width (space between blockages) is 50 sites
	and the median cell width is 23 sites. This makes it difficult for
	the legalizer to pack in the cells and can result in high
	displacements and long runtimes.
Please look for the GIF files that are written out at the end of
	legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/counter_SITE_unit.011-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/counter_SITE_unit.011-0002-colored_displacements.gif'.
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     22
number of references:                11
number of site rows:                  7
number of locations attempted:      308
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          21 (165 total sites)
avg row height over cells:        3.330 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U22 (sky130_fd_sc_hs__nor2_1)
  Input location: (21.6,9.99)
  Legal location: (21.6,9.99)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_2_1662 (sky130_fd_sc_hs__nand4_1)
  Input location: (7.2,19.98)
  Legal location: (7.2,19.98)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_3_1663 (sky130_fd_sc_hs__nand2_1)
  Input location: (5.28,16.65)
  Legal location: (5.28,16.65)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_1_1661 (sky130_fd_sc_hs__nand2_1)
  Input location: (5.28,19.98)
  Legal location: (5.28,19.98)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U30 (sky130_fd_sc_hs__a21oi_1)
  Input location: (22.56,13.32)
  Legal location: (22.56,13.32)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U38 (sky130_fd_sc_hs__nand2_1)
  Input location: (3.36,16.65)
  Legal location: (3.36,16.65)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U27 (sky130_fd_sc_hs__nand2_1)
  Input location: (3.36,19.98)
  Legal location: (3.36,19.98)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U24 (sky130_fd_sc_hs__nand2_1)
  Input location: (24,23.31)
  Legal location: (24,23.31)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U23 (sky130_fd_sc_hs__inv_1)
  Input location: (22.08,19.98)
  Legal location: (22.08,19.98)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U25 (sky130_fd_sc_hs__nor2_1)
  Input location: (13.92,23.31)
  Legal location: (13.92,23.31)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.640
Total Legalizer Wall Time: 0.697
----------------------------------------------------------------

Route-opt legalization complete           CPU:    44 s (  0.01 hr )  ELAPSE:    45 s (  0.01 hr )  MEM-PEAK:  1584 MB
****************************************
Report : Power/Ground Connection Summary
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:35:15 2023
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 22/22
Unconnected nwell pins        22
Ground net VSS                22/22
Unconnected pwell pins        22
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
Cell Min-Routing-Layer = li1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand4_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand4_1, pin VNB) on layer pwell. (ZRT-030)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.960 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 6.10 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used    8  Alloctr    8  Proc   32 
[ECO: DbIn With Extraction] Total (MB): Used   11  Alloctr   12  Proc 4641 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Analysis] Stage (MB): Used    8  Alloctr    8  Proc   32 
[ECO: Analysis] Total (MB): Used   11  Alloctr   12  Proc 4641 
Num of eco nets = 34
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used    8  Alloctr    8  Proc   32 
[ECO: Init] Total (MB): Used   11  Alloctr   12  Proc 4641 
Loading timing information to the router from design
Timing information loaded to the router.
Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :	 true                
common.post_detail_route_redundant_via_insertion        :	 medium              
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_max_number_of_iterations                     :	 10                  
detail.eco_route_use_soft_spacing_for_timing_optimization:	 false               
detail.mode                                             :	 balanced            
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked	1/1 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:01 usr=0:00:02 total=0:00:03
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   58  Alloctr   59  Proc 4641 

Total Wire Length =                    427 micron
Total Number of Contacts =             159
Total Number of Wires =                181
Total Number of PtConns =              26
Total Number of Routed Wires =       181
Total Routed Wire Length =           422 micron
Total Number of Routed Contacts =       159
	Layer              li1 :         10 micron
	Layer             met1 :        211 micron
	Layer             met2 :        181 micron
	Layer             met3 :         25 micron
	Layer             met4 :          0 micron
	Layer             met5 :          0 micron
	Via   M2M3_PR(rot)_1x2 :          1
	Via        M2M3_PR_1x2 :          4
	Via        M2M3_PR_2x1 :          1
	Via            M1M2_PR :          3
	Via   M1M2_PR(rot)_2x1 :          5
	Via        M1M2_PR_1x2 :         10
	Via        M1M2_PR_2x1 :         50
	Via            L1M1_PR :         19
	Via       L1M1_PR(rot) :          6
	Via   L1M1_PR(rot)_1x2 :          1
	Via   L1M1_PR(rot)_2x1 :          5
	Via        L1M1_PR_1x2 :         24
	Via        L1M1_PR_2x1 :         30

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 95.59% (65     / 68      vias)
        Weight 1     = 95.59% (65      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.41% (3       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
    Layer via        = 95.59% (65     / 68      vias)
    Layer via2       = 100.00% (6      / 6       vias)
 
  The optimized via conversion rate based on total routed via count = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 95.59% (65     / 68      vias)
        Weight 1     = 95.59% (65      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.41% (3       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

DR finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    427 micron
Total Number of Contacts =             159
Total Number of Wires =                181
Total Number of PtConns =              26
Total Number of Routed Wires =       181
Total Routed Wire Length =           422 micron
Total Number of Routed Contacts =       159
	Layer              li1 :         10 micron
	Layer             met1 :        211 micron
	Layer             met2 :        181 micron
	Layer             met3 :         25 micron
	Layer             met4 :          0 micron
	Layer             met5 :          0 micron
	Via   M2M3_PR(rot)_1x2 :          1
	Via        M2M3_PR_1x2 :          4
	Via        M2M3_PR_2x1 :          1
	Via            M1M2_PR :          3
	Via   M1M2_PR(rot)_2x1 :          5
	Via        M1M2_PR_1x2 :         10
	Via        M1M2_PR_2x1 :         50
	Via            L1M1_PR :         19
	Via       L1M1_PR(rot) :          6
	Via   L1M1_PR(rot)_1x2 :          1
	Via   L1M1_PR(rot)_2x1 :          5
	Via        L1M1_PR_1x2 :         24
	Via        L1M1_PR_2x1 :         30

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 95.59% (65     / 68      vias)
        Weight 1     = 95.59% (65      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.41% (3       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
    Layer via        = 95.59% (65     / 68      vias)
    Layer via2       = 100.00% (6      / 6       vias)
 
  The optimized via conversion rate based on total routed via count = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 95.59% (65     / 68      vias)
        Weight 1     = 95.59% (65      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.41% (3       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :	 true                
common.post_detail_route_redundant_via_insertion        :	 medium              
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_max_number_of_iterations                     :	 10                  
detail.eco_route_use_soft_spacing_for_timing_optimization:	 false               
detail.mode                                             :	 balanced            
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    4  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used   16  Alloctr   17  Proc 4641 

Redundant via optimization will attempt to replace the following vias: 

     L1M1_PR    -> L1M1_PR_1x2    L1M1_PR_1x2(r) L1M1_PR_2x1    L1M1_PR_2x1(r)

     L1M1_PR(r) -> L1M1_PR_1x2    L1M1_PR_1x2(r) L1M1_PR_2x1    L1M1_PR_2x1(r)

   L1M1_PR_C    -> L1M1_PR_1x2    L1M1_PR_1x2(r) L1M1_PR_2x1    L1M1_PR_2x1(r)

     M1M2_PR    -> M1M2_PR_2x1    M1M2_PR_2x1(r) M1M2_PR_1x2    M1M2_PR_1x2(r)

     M1M2_PR(r) -> M1M2_PR_2x1    M1M2_PR_2x1(r) M1M2_PR_1x2    M1M2_PR_1x2(r)

   M1M2_PR_C    -> M1M2_PR_2x1    M1M2_PR_2x1(r) M1M2_PR_1x2    M1M2_PR_1x2(r)

     M2M3_PR    -> M2M3_PR_1x2    M2M3_PR_1x2(r) M2M3_PR_2x1    M2M3_PR_2x1(r)

     M2M3_PR(r) -> M2M3_PR_1x2    M2M3_PR_1x2(r) M2M3_PR_2x1    M2M3_PR_2x1(r)

   M2M3_PR_C    -> M2M3_PR_1x2    M2M3_PR_1x2(r) M2M3_PR_2x1    M2M3_PR_2x1(r)

     M3M4_PR    -> M3M4_PR_2x1    M3M4_PR_2x1(r) M3M4_PR_1x2    M3M4_PR_1x2(r)

     M3M4_PR(r) -> M3M4_PR_2x1    M3M4_PR_2x1(r) M3M4_PR_1x2    M3M4_PR_1x2(r)

   M3M4_PR_C    -> M3M4_PR_2x1    M3M4_PR_2x1(r) M3M4_PR_1x2    M3M4_PR_1x2(r)

     M4M5_PR    -> M4M5_PR_2x1   



	There were 14 out of 85 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Technology Processing] Total (MB): Used   16  Alloctr   17  Proc 4641 

Begin Redundant via insertion ...

Routed	1/1 Partitions, Violations =	0

RedundantVia finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    427 micron
Total Number of Contacts =             159
Total Number of Wires =                181
Total Number of PtConns =              26
Total Number of Routed Wires =       181
Total Routed Wire Length =           422 micron
Total Number of Routed Contacts =       159
	Layer              li1 :         10 micron
	Layer             met1 :        211 micron
	Layer             met2 :        181 micron
	Layer             met3 :         25 micron
	Layer             met4 :          0 micron
	Layer             met5 :          0 micron
	Via   M2M3_PR(rot)_1x2 :          1
	Via        M2M3_PR_1x2 :          4
	Via        M2M3_PR_2x1 :          1
	Via            M1M2_PR :          3
	Via   M1M2_PR(rot)_2x1 :          5
	Via        M1M2_PR_1x2 :         10
	Via        M1M2_PR_2x1 :         50
	Via            L1M1_PR :         19
	Via       L1M1_PR(rot) :          6
	Via   L1M1_PR(rot)_1x2 :          1
	Via   L1M1_PR(rot)_2x1 :          5
	Via        L1M1_PR_1x2 :         24
	Via        L1M1_PR_2x1 :         30

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 95.59% (65     / 68      vias)
        Weight 1     = 95.59% (65      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.41% (3       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
    Layer via        = 95.59% (65     / 68      vias)
    Layer via2       = 100.00% (6      / 6       vias)
 
  The optimized via conversion rate based on total routed via count = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 95.59% (65     / 68      vias)
        Weight 1     = 95.59% (65      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.41% (3       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

[RedundantVia] Elapsed real time: 0:00:00 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[RedundantVia] Stage (MB): Used   47  Alloctr   47  Proc    0 
[RedundantVia] Total (MB): Used   58  Alloctr   59  Proc 4641 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:01 
[Dr init] Elapsed cpu  time: sys=0:00:02 usr=0:00:05 total=0:00:07
[Dr init] Stage (MB): Used   47  Alloctr   47  Proc    0 
[Dr init] Total (MB): Used   58  Alloctr   59  Proc 4641 
Total number of nets = 34, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:02 usr=0:00:05 total=0:00:07
[DR] Stage (MB): Used   42  Alloctr   42  Proc    0 
[DR] Total (MB): Used   53  Alloctr   54  Proc 4641 

Nets that have been changed:
Net 1 = value_0_
Total number of changed nets = 1 (out of 34)

[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:02 usr=0:00:05 total=0:00:07
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   11  Alloctr   12  Proc 4641 
[ECO: DR] Elapsed real time: 0:00:01 
[ECO: DR] Elapsed cpu  time: sys=0:00:02 usr=0:00:05 total=0:00:07
[ECO: DR] Stage (MB): Used    8  Alloctr    8  Proc   32 
[ECO: DR] Total (MB): Used   11  Alloctr   12  Proc 4641 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    427 micron
Total Number of Contacts =             159
Total Number of Wires =                181
Total Number of PtConns =              26
Total Number of Routed Wires =       181
Total Routed Wire Length =           422 micron
Total Number of Routed Contacts =       159
	Layer              li1 :         10 micron
	Layer             met1 :        211 micron
	Layer             met2 :        181 micron
	Layer             met3 :         25 micron
	Layer             met4 :          0 micron
	Layer             met5 :          0 micron
	Via   M2M3_PR(rot)_1x2 :          1
	Via        M2M3_PR_1x2 :          4
	Via        M2M3_PR_2x1 :          1
	Via            M1M2_PR :          3
	Via   M1M2_PR(rot)_2x1 :          5
	Via        M1M2_PR_1x2 :         10
	Via        M1M2_PR_2x1 :         50
	Via            L1M1_PR :         19
	Via       L1M1_PR(rot) :          6
	Via   L1M1_PR(rot)_1x2 :          1
	Via   L1M1_PR(rot)_2x1 :          5
	Via        L1M1_PR_1x2 :         24
	Via        L1M1_PR_2x1 :         30

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 95.59% (65     / 68      vias)
        Weight 1     = 95.59% (65      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.41% (3       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
    Layer via        = 95.59% (65     / 68      vias)
    Layer via2       = 100.00% (6      / 6       vias)
 
  The optimized via conversion rate based on total routed via count = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 95.59% (65     / 68      vias)
        Weight 1     = 95.59% (65      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.41% (3       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

Total number of nets = 34
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    427 micron
Total Number of Contacts =             159
Total Number of Wires =                181
Total Number of PtConns =              26
Total Number of Routed Wires =       181
Total Routed Wire Length =           422 micron
Total Number of Routed Contacts =       159
	Layer              li1 :         10 micron
	Layer             met1 :        211 micron
	Layer             met2 :        181 micron
	Layer             met3 :         25 micron
	Layer             met4 :          0 micron
	Layer             met5 :          0 micron
	Via   M2M3_PR(rot)_1x2 :          1
	Via        M2M3_PR_1x2 :          4
	Via        M2M3_PR_2x1 :          1
	Via            M1M2_PR :          3
	Via   M1M2_PR(rot)_2x1 :          5
	Via        M1M2_PR_1x2 :         10
	Via        M1M2_PR_2x1 :         50
	Via            L1M1_PR :         19
	Via       L1M1_PR(rot) :          6
	Via   L1M1_PR(rot)_1x2 :          1
	Via   L1M1_PR(rot)_2x1 :          5
	Via        L1M1_PR_1x2 :         24
	Via        L1M1_PR_2x1 :         30

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 95.59% (65     / 68      vias)
        Weight 1     = 95.59% (65      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.41% (3       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
    Layer via        = 95.59% (65     / 68      vias)
    Layer via2       = 100.00% (6      / 6       vias)
 
  The optimized via conversion rate based on total routed via count = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 95.59% (65     / 68      vias)
        Weight 1     = 95.59% (65      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.41% (3       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 1 nets
[ECO: End] Elapsed real time: 0:00:01 
[ECO: End] Elapsed cpu  time: sys=0:00:02 usr=0:00:05 total=0:00:07
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc   32 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 4641 
Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/route_opt.design'. (TIM-125)
Information: Design counter has 34 nets, 0 global routed, 32 detail routed. (NEX-024)

Route-opt ECO routing complete            CPU:    49 s (  0.01 hr )  ELAPSE:    47 s (  0.01 hr )  MEM-PEAK:  1584 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.106844454120  9.863457430880  6.078125164085
2.744208341123  8.318115604907  9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.878522562309  2.191153034625  0.963736341094
2.700148443881  3.840450064440  3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.703451940089  7.205153443198  8.278353598268
1.183725190997  3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.232246997726  1.226298968355  7.050452694780
2.403928173631  6.139852544054  4.100210066110  1.274718589655  4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  2.609823652834  0.628316182861  6.381694583948  9.187476222495
0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.486041822107  9.584562469756  2.041727387119  3.921160867338  0.650488682345  9.474622556696  3.368402225923  4.897113749020
6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.684980666075  7.173451649549  9.939564908373
3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.649322209371  1.019205697700  5.811537597298  5.826732083342
4.349383292435  0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.409737005498  2.804141308547  1.265302252200
0.417760313533  1.833872465081  6.448557737188  4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.516917294610  2.764694800463  9.324218138770
Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/route_opt.design'. (TIM-125)
Information: Design counter has 34 nets, 0 global routed, 32 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'counter'. (NEX-022)
---extraction options---
Corner: mode_norm.slow.RCmax
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: mode_norm.slow.RCmax_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: mode_norm.fast.RCmin
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: mode_norm.fast.RCmin_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 8
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: counter 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 32 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 32, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Update timing is using PrimeTime delay calculation. (TIM-201)
Information: Freeing timing information from routing. (ZRT-574)

Route-opt final QoR
___________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1        -          -      -   0.0000     0.0000      0
    2   2        -          -      -   0.0000     0.0000      0
    2   3        -          -      -   0.0000     0.0000      0
    2   4        -          -      -   0.0000     0.0000      0
    2   5        -          -      -   0.0000     0.0000      0
    2   6        -          -      -   0.0000     0.0000      0
    2   7        -          -      -   0.0000     0.0000      0
    2   8        -          -      -   0.0000     0.0000      0
    2   9        -          -      -   0.0000     0.0000      0
    2  10        -          -      -   0.0000     0.0000      0
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
    3   9   0.0000     0.0000      0        -          -      -
    3  10   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -          -        -  22746.543
    2   *        -          -        -      -   0.0000     0.0000      0        -          -        -  22746.543
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0          -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  22746.543       289.31         22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  22746.543       289.31         22

Route-opt command complete                CPU:    49 s (  0.01 hr )  ELAPSE:    47 s (  0.01 hr )  MEM-PEAK:  1584 MB
Route-opt command statistics  CPU=7 sec (0.00 hr) ELAPSED=3 sec (0.00 hr) MEM-PEAK=1.547 GB
Information: Ending 'route_opt' (FLW-8001)
Information: Time: 2023-09-06 15:35:16 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1584 MB (FLW-8100)
1
##########################################################################################
## Target endpoint optimization	
##########################################################################################
## To optimize specific endpoints for setup, hold, or max_tran, specify the endpoints in a file 
## by using the -setup_endpoints, -hold_endpoints, or -max_transition options
## For ex, 
##	set_route_opt_target_endpoints -setup_endpoints $your_setup_endpoints_file
##	route_opt
## To adjust the timing at specific endpoints for setup or hold (such as to adjust timing to achieve PT slack), 
## specify the endpoints and slack information in a file by using the -setup_timing or -hold_timing options
## For ex, 
##	set_route_opt_target_endpoints -setup_timing $your_setup_timing_file
##	report_qor -summary ;# generate report with adjusted timing before route_opt
##	route_opt
##	report_qor -summary ;# generate report with adjusted timing after route_opt
##	set_route_opt_target_endpoints -reset ;# remove adjusted timing
##	report_qor -summary ;# generate report without adjusted timing after route_opt
##########################################################################################
## Redundant via insertion
##########################################################################################
## For designs with advanced nodes where DRC convergence could be a concern, 
## redundant via insertion is recommended to be done after route_auto/route_opt
## Please refer to settings.route_auto.tcl for relevant settings
if {$REDUNDANT_VIA_INSERTION} {
	add_redundant_vias
}
##########################################################################################
## Reshield after route_opt
##########################################################################################
if {$ROUTE_AUTO_CREATE_SHIELDS != "none" && $ROUTE_OPT_RESHIELD == "after_route_opt"} {
	create_shields ;# without specifying -nets option, all nets with shielding rules will be shielded 
}
##########################################################################################
## Post-route_opt customizations
##########################################################################################
if {[file exists [which $TCL_USER_ROUTE_OPT_POST_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_ROUTE_OPT_POST_SCRIPT]"
	source -echo $TCL_USER_ROUTE_OPT_POST_SCRIPT
} elseif {$TCL_USER_ROUTE_OPT_POST_SCRIPT != ""} {
	puts "RM-error : TCL_USER_ROUTE_OPT_POST_SCRIPT($TCL_USER_ROUTE_OPT_POST_SCRIPT) is invalid. Please correct it."
}
## You can use route_detail to reduce routing DRC further
#	check_routes
#	route_detail -incremental true -initial_drc_from_input true
## Example to resolve short violated nets
## Note that remove and reroute nets could potentially degrade timing QoR.
#set data [open_drc_error_data -name zroute.err]
#open_drc_error_data -name zroute.err
#if { [sizeof_collection [get_drc_errors -quiet -error_data zroute.err -filter "type_name==Short"] ] > 0} {
#	set remove_net ""
#	foreach_in_collection net [get_attribute [get_drc_errors -error_data zroute.err -filter {type_name=="Crossing top-cell boundary"} objects] {
#		set net_type [get_attribute $net net_type]
#		if {$net_type=="signal"} {append_to_collection remove_net $net}
#	}
#	remove_routes -detail_route -nets $remove_net
#	route_eco
#}
##########################################################################################
## connect_pg_net
##########################################################################################
if {$TCL_USER_CONNECT_PG_NET_SCRIPT != ""} {
	if {[file exists [which $TCL_USER_CONNECT_PG_NET_SCRIPT]]} {
		puts "RM-info: Sourcing [which $TCL_USER_CONNECT_PG_NET_SCRIPT]"
		source $TCL_USER_CONNECT_PG_NET_SCRIPT
	} else {
		puts "RM-error: TCL_USER_CONNECT_PG_NET_SCRIPT($TCL_USER_CONNECT_PG_NET_SCRIPT) is invalid. Please correct it."
	}
} else {
	connect_pg_net
}
****************************************
Report : Power/Ground Connection Summary
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:35:16 2023
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 22/22
Unconnected nwell pins        22
Ground net VSS                22/22
Unconnected pwell pins        22
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
## Run check_routes to save updated routing DRC to the block
redirect -tee -file ${REPORTS_DIR}/${REPORT_PREFIX}.check_routes {check_routes}
Information: The command 'check_routes' cleared the undo history. (UNDO-016)
Cell Min-Routing-Layer = li1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdfxtp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__inv_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand2_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor3_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nor2b_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o2bb2ai_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__a21oi_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__o21a_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__sdlclkp_1, pin VNB) on layer pwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand4_1, pin VPB) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell sky130_fd_sc_hs__nand4_1, pin VNB) on layer pwell. (ZRT-030)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.960 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 9.15 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)


Start checking for open nets ... 

Total number of nets = 34, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 34 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   11  Alloctr   12  Proc 4577 
Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :	 true                
common.post_detail_route_redundant_via_insertion        :	 medium              
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_max_number_of_iterations                     :	 10                  
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.mode                                             :	 balanced            
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 8 threads for routing. (ZRT-444)
Checked	1/1 Partitions, Violations =	0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:01 usr=0:00:02 total=0:00:04
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   58  Alloctr   59  Proc 4577 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    427 micron
Total Number of Contacts =             159
Total Number of Wires =                181
Total Number of PtConns =              26
Total Number of Routed Wires =       181
Total Routed Wire Length =           422 micron
Total Number of Routed Contacts =       159
	Layer              li1 :         10 micron
	Layer             met1 :        211 micron
	Layer             met2 :        181 micron
	Layer             met3 :         25 micron
	Layer             met4 :          0 micron
	Layer             met5 :          0 micron
	Via   M2M3_PR(rot)_1x2 :          1
	Via        M2M3_PR_1x2 :          4
	Via        M2M3_PR_2x1 :          1
	Via            M1M2_PR :          3
	Via   M1M2_PR(rot)_2x1 :          5
	Via        M1M2_PR_1x2 :         10
	Via        M1M2_PR_2x1 :         50
	Via            L1M1_PR :         19
	Via       L1M1_PR(rot) :          6
	Via   L1M1_PR(rot)_1x2 :          1
	Via   L1M1_PR(rot)_2x1 :          5
	Via        L1M1_PR_1x2 :         24
	Via        L1M1_PR_2x1 :         30

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 95.59% (65     / 68      vias)
        Weight 1     = 95.59% (65      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.41% (3       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
    Layer via        = 95.59% (65     / 68      vias)
    Layer via2       = 100.00% (6      / 6       vias)
 
  The optimized via conversion rate based on total routed via count = 82.39% (131 / 159 vias)
 
    Layer mcon       = 70.59% (60     / 85      vias)
        Weight 1     = 70.59% (60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (25      vias)
    Layer via        = 95.59% (65     / 68      vias)
        Weight 1     = 95.59% (65      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.41% (3       vias)
    Layer via2       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 


Verify Summary:

Total number of nets = 34, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


## Save block
save_block
Information: Saving block 'counter:counter/route_opt.design'
1
##########################################################################################
## Create abstract and frame
##########################################################################################
## Enabled for hierarchical designs; for bottom and intermediate levels of physical hierarchy
if {$DESIGN_STYLE == "hier"} {
	if {$USE_ABSTRACTS_FOR_POWER_ANALYSIS == "true"} {
		set_app_options -name abstract.annotate_power -value true
	}
	if { $PHYSICAL_HIERARCHY_LEVEL == "bottom" } {
		create_abstract -read_only
                create_frame -block_all true
                derive_hier_antenna_property -design ${DESIGN_NAME}/${ROUTE_OPT_BLOCK_NAME}

	} elseif { $PHYSICAL_HIERARCHY_LEVEL == "intermediate"} {
		if { $ABSTRACT_TYPE_FOR_MPH_BLOCKS == "nested"} {
			## Create nested abstract for the intermediate level of physical hierarchy
			create_abstract -read_only
		} elseif { $ABSTRACT_TYPE_FOR_MPH_BLOCKS == "flattened"} {
			## Create flattened abstract for the intermediate level of physical hierarchy
			create_abstract -read_only -preserve_block_instances false
		}
                create_frame -block_all true
                derive_hier_antenna_property -design ${DESIGN_NAME}/${ROUTE_OPT_BLOCK_NAME}
	}
}
##########################################################################################
## Report and output
##########################################################################################
## The following is a hack added by Rhett Davis 
## to enable dynamic power analysis with MCMM scenarios read from DC
set_scenario_status mode_norm.fast.RCmin -setup true -hold true -leakage_power true -dynamic_power true
Scenario mode_norm.fast.RCmin (mode mode_norm.fast.RCmin corner mode_norm.fast.RCmin) is active for setup/hold/leakage_power/dynamic_power analysis.
1
if {$REPORT_QOR} {source report_qor.tcl}
RM-info: Running script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

RM-info: Reporting clock tree information and QoR ...

 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
Warning: The scenario mode_norm.fast.RCmin has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
****************************************
Report : clock qor
        -type summary
        -nosplit
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:35:18 2023
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

===========================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin ====
===========================================================

=============================================== Summary Table for Corner mode_norm.fast.RCmin ================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC      Wire
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count    Length
                                                                Count      Area      Area
----------------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin, Scenario: mode_norm.fast.RCmin
clock                                   M,D         4      2        0      0.00     25.57      0.09      0.00         0         0     50.65
----------------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                          4      2        0      0.00     25.57      0.09      0.00         0         0     50.65


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
Warning: The scenario mode_norm.fast.RCmin_bc has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin_bc has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
==============================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin_bc ====
==============================================================

============================================== Summary Table for Corner mode_norm.fast.RCmin_bc ==============================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC      Wire
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count    Length
                                                                Count      Area      Area
----------------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin_bc, Scenario: mode_norm.fast.RCmin_bc
clock                                   M,D         4      2        0      0.00     25.57      0.09      0.00         0         0     50.65
----------------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                          4      2        0      0.00     25.57      0.09      0.00         0         0     50.65


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
===========================================================
==== Summary Reporting for Corner mode_norm.slow.RCmax ====
===========================================================

=============================================== Summary Table for Corner mode_norm.slow.RCmax ================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC      Wire
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count    Length
                                                                Count      Area      Area
----------------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.slow.RCmax, Scenario: mode_norm.slow.RCmax
clock                                   M,D         4      2        0      0.00     25.57      0.25      0.00         0         0     50.65
----------------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                          4      2        0      0.00     25.57      0.25      0.00         0         0     50.65


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
1
Dispatching command : 'report_clock_qor -type latency -show_paths -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.latency
Dispatching command : 'report_clock_qor -type area -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area
Dispatching command : 'report_clock_qor -type structure -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure
Dispatching command : 'report_clock_qor -type drc_violators -all -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.drc_violators
Dispatching command : 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_clock_qor -type latency -show_paths -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.latency'

Completed 'report_clock_qor -type area -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area'

Completed 'report_clock_qor -type structure -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure'

Completed 'report_clock_qor -type drc_violators -all -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.drc_violators'

Completed 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing'

RM-info: Running report_clock_qor -type power ...

RM-info: Reporting timing constraints ...

Dispatching command : 'report_mode -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_mode
Dispatching command : 'report_pvt -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_mode -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_mode'

Completed 'report_pvt -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt'

RM-info: Reporting timing and QoR ...

****************************************
Report : qor
        -summary
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:35:25 2023
****************************************
Information: Timer using 'PrimeTime Delay Calculation, AWP, CRPR'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
mode_norm.fast.RCmin (Setup)           3.99           0.00              0
mode_norm.slow.RCmax (Setup)           2.11           0.00              0
Design             (Setup)             2.11           0.00              0

mode_norm.fast.RCmin (Hold)            0.09           0.00              0
mode_norm.fast.RCmin_bc (Hold)           0.09           0.00              0
Design             (Hold)              0.09           0.00              0
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                            289.31
Cell Area (netlist and physical only):          289.31
Nets with DRC Violations:        0
1
Information: Timer using 'PrimeTime Delay Calculation, AWP, CRPR'. (TIM-050)
****************************************
Report : global timing
        -format { narrow }
        -report_by design
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:35:25 2023
****************************************

No setup violations found.


No hold violations found.


1
RM-info: Analyzing design violations ...

Information: Starting 'analyze_design_violations' (FLW-8000)
Information: Time: 2023-09-06 15:35:25 / Session: 0.02 hr / Command: 0.00 hr / Memory: 1584 MB (FLW-8100)

****************************************
Report : Violation analysis
Design : counter
Block  : counter:counter/route_opt.design
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:35:25 2023
****************************************

START_CMD: analyze_design_violations CPU:     67 s ( 0.02 hr) ELAPSE:     56 s ( 0.02 hr) MEM-PEAK:  1584 Mb Wed Sep  6 15:35:25 2023
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1920 3330) (25920 26640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
Total 0.0000 seconds to load 22 cell instances into cellmap
Moveable cells: 21; Application fixed cells: 1; Macro cells: 0; User fixed cells: 0
30 out of 30 data nets are detail routed, 2 out of 2 clock nets are detail routed and total 32 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 3.9491, cell height 3.3300, cell area 13.1505 for total 22 placed and application fixed cells
Design utilization is 0.517143

  Start analyzing SETUP violations.

    No setup violation was found. 

END_CMD: analyze_design_violations CPU:     67 s ( 0.02 hr) ELAPSE:     56 s ( 0.02 hr) MEM-PEAK:  1584 Mb Wed Sep  6 15:35:25 2023
Information: Ending 'analyze_design_violations' (FLW-8001)
Information: Time: 2023-09-06 15:35:25 / Session: 0.02 hr / Command: 0.00 hr / Memory: 1584 MB (FLW-8100)
Information: Starting 'analyze_design_violations' (FLW-8000)
Information: Time: 2023-09-06 15:35:25 / Session: 0.02 hr / Command: 0.00 hr / Memory: 1584 MB (FLW-8100)

****************************************
Report : Violation analysis
Design : counter
Block  : counter:counter/route_opt.design
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:35:25 2023
****************************************

START_CMD: analyze_design_violations CPU:     67 s ( 0.02 hr) ELAPSE:     56 s ( 0.02 hr) MEM-PEAK:  1584 Mb Wed Sep  6 15:35:25 2023
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1920 3330) (25920 26640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
Total 0.0000 seconds to load 22 cell instances into cellmap
Moveable cells: 21; Application fixed cells: 1; Macro cells: 0; User fixed cells: 0
30 out of 30 data nets are detail routed, 2 out of 2 clock nets are detail routed and total 32 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 3.9491, cell height 3.3300, cell area 13.1505 for total 22 placed and application fixed cells
Design utilization is 0.517143

  Start analyzing HOLD violations.

    No hold violation was found. 

END_CMD: analyze_design_violations CPU:     67 s ( 0.02 hr) ELAPSE:     56 s ( 0.02 hr) MEM-PEAK:  1584 Mb Wed Sep  6 15:35:26 2023
Information: Ending 'analyze_design_violations' (FLW-8001)
Information: Time: 2023-09-06 15:35:26 / Session: 0.02 hr / Command: 0.00 hr / Memory: 1584 MB (FLW-8100)
****************************************
Report : check_mv_design
        -erc_mode
        -voltage_threshold 0
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:35:26 2023
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
Warning: Option '-power_connectivity' is deprecated, use '-all' instead. (CMD-105)
****************************************
Report : check_mv_design
        -power_connectivity
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:35:26 2023
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- PG net rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Power connectivity rule ----------
Warning: PG pin 'value_reg_3_/VPB' is unconnected. (MV-005)
Warning: PG pin 'value_reg_3_/VNB' is unconnected. (MV-005)
Warning: PG pin 'value_reg_2_/VPB' is unconnected. (MV-005)
Warning: PG pin 'value_reg_2_/VNB' is unconnected. (MV-005)
Warning: PG pin 'value_reg_1_/VPB' is unconnected. (MV-005)
Warning: PG pin 'value_reg_1_/VNB' is unconnected. (MV-005)
Warning: PG pin 'U22/VPB' is unconnected. (MV-005)
Warning: PG pin 'U22/VNB' is unconnected. (MV-005)
Warning: PG pin 'U23/VPB' is unconnected. (MV-005)
Warning: PG pin 'U23/VNB' is unconnected. (MV-005)
Warning: PG pin 'U24/VPB' is unconnected. (MV-005)
Warning: PG pin 'U24/VNB' is unconnected. (MV-005)
Warning: PG pin 'U25/VPB' is unconnected. (MV-005)
Warning: PG pin 'U25/VNB' is unconnected. (MV-005)
Warning: PG pin 'U26/VPB' is unconnected. (MV-005)
Warning: PG pin 'U26/VNB' is unconnected. (MV-005)
Warning: PG pin 'U27/VPB' is unconnected. (MV-005)
Warning: PG pin 'U27/VNB' is unconnected. (MV-005)
Warning: PG pin 'U28/VPB' is unconnected. (MV-005)
Warning: PG pin 'U28/VNB' is unconnected. (MV-005)
Information: Message 'MV-005' limit (20) exceeded. Remainder will be suppressed. The limit can be changed with '-max_message_count' option. (MV-079)
Information: Total 44 MV-005 violations. (MV-080)

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 44 warning(s) from check_mv_design. (MV-082)
1
****************************************
Report : check_mv_design
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:35:26 2023
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
Loading cell instances...
Number of Standard Cells: 22
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 6
Number of VDD Vias: 13
Number of VDD Terminals: 4
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 6
Number of VSS Vias: 13
Number of VSS Terminals: 4
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
RM-info: Running report_power ...

RM-info: Reporting design information ...

****************************************
Report : report_utilization
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 15:35:26 2023
****************************************
Utilization Ratio:			0.5171
Utilization options:
 - Area calculation based on:		site_row of block counter/route_opt
 - Categories of objects excluded:	hard_macros macro_keepouts soft_macros io_cells hard_blockages 
Total Area:				559.4400
Total Capacity Area:			559.4400
Total Area of cells:			289.3104
Area of excluded objects:
 - hard_macros         :		0.0000
 - macro_keepouts      :		0.0000
 - soft_macros         :		0.0000
 - io_cells            :		0.0000
 - hard_blockages      :		0.0000

Utilization of site-rows with:
 - Site 'unit':				0.5171

0.5171
RM-info: Checking design issues ...

RM-info: Reporting units ...

RM-info: Reporting non-default app option settings ...

RM-info: Completed script /mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

print_message_info -ids * -summary

Id             Severity         Limit    Occurrences   Suppressed
--------------------------------------------------------------------
CMD-105         Warning             0              1            0
CTS-038         Warning             0              2            0
CTS-101     Information             0              3            0
CTS-103     Information             0              3            0
CTS-107     Information             0              3            0
CTS-956         Warning             0              3            0
FILE-007    Information             0              2            0
FLW-8000    Information             0              5            0
FLW-8001    Information             0              5            0
FLW-8100    Information             0             10            0
LNK-040     Information             0              1            0
MV-005          Warning             0             20            0
MV-079      Information             0              1            0
MV-080      Information             0              1            0
MV-082      Information             0              3            0
NEX-022     Information             0              4            0
NEX-024     Information             0              7            0
NEX-028     Information             0              4            0
NEX-030     Information             0              4            0
OPT-070         Warning             0              9            0
POW-005     Information            10              8            0
POW-009         Warning            10              2            0
POW-024     Information            10              2            0
POW-046         Warning            10              8            0
POW-052     Information            10              2            0
PVT-032     Information             0              4            0
ROPT-002        Warning             0              6            0
TIM-050     Information             0              5            0
TIM-111     Information             0              4            0
TIM-112     Information             0              4            0
TIM-123     Information             0              3            0
TIM-125     Information             0              7            0
TIM-126     Information             0              3            0
TIM-127     Information             0              3            0
TIM-201     Information             0              4            0
UIC-058         Warning             0              4            0
UNDO-016    Information             0              1            0
ZRT-026         Warning             0              4            0
ZRT-030         Warning             0             88            0
ZRT-309         Warning             0              1            0
ZRT-444     Information             0              4            0
ZRT-559     Information             0              3            0
ZRT-574     Information             0              3            0
ZRT-613     Information             0              6            0
ZRT-703     Information             0              4            0
ZRT-706     Information             0              4            0
ZRT-707     Information             0              4            0

Diagnostics summary: 148 warnings, 134 informationals
echo [exec date +%s] > route_opt 
exit
Maximum memory usage for this session: 1584.30 MB
Maximum memory usage for this session including child processes: 1584.30 MB
CPU usage for this session:     53 seconds (  0.01 hours)
Elapsed time for this session:     56 seconds (  0.02 hours)
Thank you for using IC Compiler II.
hostname > hostname
cp /proc/loadavg .
chmod 644 loadavg
make[3]: Leaving directory `/mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm'
make[2]: Leaving directory `/mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm/icc2rm'
python3 parse_reports.py 5 0.5 met5 0.5 0.1
make[1]: Leaving directory `/mnt/ncsudrive/r/rjujjav/rjujjav/hw01/pdrm'
