set_global_assignment -name IP_TOOL_NAME "ALTPLL"
set_global_assignment -name IP_TOOL_VERSION "10.1"
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "PLL_clock.v"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "PLL_clock.bsf"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "PLL_clock_inst.v"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "PLL_clock_bb.v"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "PLL_clock.ppf"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "PLL_clock_syn.v"]
