// generated by newgenasym  Thu Feb 10 16:44:54 2005


module vd_new (a, b);
    input a;
    output b;


    initial
        begin
        end

endmodule
