Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date         : Mon Dec  3 22:29:47 2018
| Host         : SIRAWIT-DELL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    63 |
| Unused register locations in slices containing registers |   312 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           45 |
|      6 |            1 |
|      8 |            3 |
|     12 |            3 |
|     14 |            2 |
|    16+ |            9 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             182 |           44 |
| No           | No                    | Yes                    |              56 |           28 |
| No           | Yes                   | No                     |             188 |           34 |
| Yes          | No                    | No                     |             254 |           78 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+------------------------------------------------+-------------------------------------+------------------+----------------+
|            Clock Signal            |                  Enable Signal                 |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+------------------------------------+------------------------------------------------+-------------------------------------+------------------+----------------+
| ~is24HrMode_BUFG                   |                                                |                                     |                1 |              2 |
|  min/trigMin                       |                                                | nolabel_line52/current_reg[5]_P_0   |                1 |              2 |
|  min/trigMin                       |                                                | nolabel_line52/currentampm_reg_C    |                1 |              2 |
|  min/trigMin                       |                                                | nolabel_line52/currentampm_reg_P    |                1 |              2 |
|  min/trigMin                       |                                                | nolabel_line52/load                 |                1 |              2 |
|  sec/trigSec                       |                                                |                                     |                1 |              2 |
|  sec/trigSec                       |                                                | nolabel_line52/current_reg[1]_C     |                1 |              2 |
|  nolabel_line52/current_reg[2]_P   |                                                | nolabel_line52/current_reg[2]_C_0   |                1 |              2 |
|  sec/trigSec                       |                                                | nolabel_line52/current_reg[0]_C     |                1 |              2 |
|  sec/trigSec                       |                                                | nolabel_line52/current_reg[3]_P     |                1 |              2 |
|  n_0_654_BUFG                      | nolabel_line52/rec_i_1_n_4                     |                                     |                1 |              2 |
|  sec/trigSec                       |                                                | nolabel_line52/current_reg[4]_P     |                1 |              2 |
|  sec/trigSec                       |                                                | nolabel_line52/current_reg[2]_C_0   |                1 |              2 |
|  sec/trigSec                       |                                                | nolabel_line52/current_reg[5]_C     |                1 |              2 |
|  sec/trigSec                       |                                                | nolabel_line52/current_reg[5]_P     |                1 |              2 |
|  sec/trigSec                       |                                                | nolabel_line52/current_reg[1]_P     |                1 |              2 |
|  sec/trigSec                       |                                                | nolabel_line52/current_reg[2]_P     |                1 |              2 |
|  sec/trigSec                       |                                                | nolabel_line52/current_reg[4]_C     |                1 |              2 |
|  sec/trigSec                       |                                                | nolabel_line52/current_reg[3]_C     |                1 |              2 |
|  sec/trigSec                       |                                                | nolabel_line52/load                 |                1 |              2 |
|  n_2_655_BUFG                      | nolabel_line51/select_i_1_n_4                  |                                     |                1 |              2 |
|  nolabel_line52/current_reg[1]_P_0 |                                                | nolabel_line52/current_reg[1]_C_0   |                1 |              2 |
|  nolabel_line52/current_reg[3]_P   |                                                | nolabel_line52/current_reg[3]_C     |                1 |              2 |
|  nolabel_line52/current_reg[3]_P_0 |                                                | nolabel_line52/current_reg[3]_C_0   |                1 |              2 |
|  nolabel_line52/current_reg[4]_P   |                                                | nolabel_line52/current_reg[4]_C     |                1 |              2 |
|  nolabel_line52/current_reg[0]_P   |                                                | nolabel_line52/current_reg[0]_C     |                1 |              2 |
|  nolabel_line52/current_reg[4]_P_0 |                                                | nolabel_line52/current_reg[4]_C_0   |                1 |              2 |
|  nolabel_line52/current_reg[5]_P   |                                                | nolabel_line52/current_reg[5]_C     |                1 |              2 |
|  nolabel_line52/current_reg[1]_P   |                                                | nolabel_line52/current_reg[1]_C     |                1 |              2 |
|  nolabel_line52/current_reg[2]_P_0 |                                                | nolabel_line52/current_reg[2]_C_1   |                1 |              2 |
|  nolabel_line52/current_reg[0]_P_0 |                                                | nolabel_line52/current_reg[0]_C_0   |                1 |              2 |
|  sec/trigSec                       |                                                | nolabel_line52/current_reg[0]_P     |                1 |              2 |
|  nolabel_line52/current_reg[5]_P_0 |                                                | nolabel_line52/current_reg[5]_C_0   |                1 |              2 |
|  nolabel_line52/currentampm_reg_P  |                                                | nolabel_line52/currentampm_reg_C    |                1 |              2 |
|  min/trigMin                       |                                                | nolabel_line52/current_reg[5]_C_0   |                1 |              2 |
|  min/trigMin                       |                                                | nolabel_line52/current_reg[4]_C_0   |                1 |              2 |
|  min/trigMin                       |                                                | nolabel_line52/current_reg[1]_P_0   |                1 |              2 |
|  min/trigMin                       |                                                | nolabel_line52/current_reg[1]_C_0   |                1 |              2 |
|  min/trigMin                       |                                                | nolabel_line52/current_reg[3]_C_0   |                1 |              2 |
|  min/trigMin                       |                                                | nolabel_line52/current_reg[3]_P_0   |                1 |              2 |
|  min/trigMin                       |                                                | nolabel_line52/current_reg[4]_P_0   |                1 |              2 |
|  min/trigMin                       |                                                | nolabel_line52/current_reg[2]_P_0   |                1 |              2 |
|  min/trigMin                       |                                                | nolabel_line52/current_reg[0]_C_0   |                1 |              2 |
|  min/trigMin                       |                                                | nolabel_line52/current_reg[2]_C_1   |                1 |              2 |
|  min/trigMin                       |                                                | nolabel_line52/current_reg[0]_P_0   |                1 |              2 |
|  clock_IBUF_BUFG                   |                                                |                                     |                3 |              6 |
|  n_0_654_BUFG                      | nolabel_line52/FSM_sequential_state[3]_i_1_n_4 |                                     |                2 |              8 |
|  n_0_654_BUFG                      | nolabel_line52/hour[5]_i_2_n_4                 | nolabel_line52/hour[5]_i_1_n_4      |                3 |              8 |
|  n_0_654_BUFG                      | nolabel_line52/menu_bot[121]_i_1_n_4           | nolabel_line52/menu_bot[99]_i_1_n_4 |                2 |              8 |
|  n_0_654_BUFG                      | nolabel_line52/almHour                         |                                     |                3 |             12 |
|  n_0_654_BUFG                      | nolabel_line52/almMin                          |                                     |                2 |             12 |
|  n_0_654_BUFG                      | nolabel_line52/min[5]_i_1_n_4                  |                                     |                2 |             12 |
|  n_0_654_BUFG                      | nolabel_line52/E[0]                            |                                     |                3 |             14 |
|  n_3_653_BUFG                      |                                                |                                     |                2 |             14 |
|  n_2_655_BUFG                      | nolabel_line51/stage_i_1_n_4                   |                                     |                6 |             16 |
|  n_2_655_BUFG                      |                                                |                                     |                4 |             20 |
|  n_0_654_BUFG                      | nolabel_line52/menu_top[102]_i_1_n_4           |                                     |               10 |             28 |
|  n_0_654_BUFG                      |                                                |                                     |               14 |             42 |
|  clock_IBUF_BUFG                   |                                                | n_0_654_BUFG                        |                7 |             54 |
|  clock_IBUF_BUFG                   |                                                | n_3_653_BUFG                        |                7 |             54 |
|  clock_IBUF_BUFG                   |                                                | n_2_655_BUFG                        |                7 |             54 |
|  n_1_712_BUFG                      |                                                |                                     |               19 |             96 |
|  n_0_654_BUFG                      | nolabel_line52/menu_bot[121]_i_1_n_4           |                                     |               48 |            148 |
+------------------------------------+------------------------------------------------+-------------------------------------+------------------+----------------+


