Loading plugins phase: Elapsed time ==> 0s.131ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Ade0n\Desktop\PR\CyberPong\CyberPong.cydsn\CyberPongRemastered.cydsn\CyberPongRemastered.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Ade0n\Desktop\PR\CyberPong\CyberPong.cydsn\CyberPongRemastered.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.342ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.041ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  CyberPongRemastered.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ade0n\Desktop\PR\CyberPong\CyberPong.cydsn\CyberPongRemastered.cydsn\CyberPongRemastered.cyprj -dcpsoc3 CyberPongRemastered.v -verilog
======================================================================

======================================================================
Compiling:  CyberPongRemastered.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ade0n\Desktop\PR\CyberPong\CyberPong.cydsn\CyberPongRemastered.cydsn\CyberPongRemastered.cyprj -dcpsoc3 CyberPongRemastered.v -verilog
======================================================================

======================================================================
Compiling:  CyberPongRemastered.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ade0n\Desktop\PR\CyberPong\CyberPong.cydsn\CyberPongRemastered.cydsn\CyberPongRemastered.cyprj -dcpsoc3 -verilog CyberPongRemastered.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Jan 13 19:30:43 2022


======================================================================
Compiling:  CyberPongRemastered.v
Program  :   vpp
Options  :    -yv2 -q10 CyberPongRemastered.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Jan 13 19:30:43 2022

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_FanTach_v4_10\B_FanTach_v4_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_FanController_v4_10\B_FanController_v4_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'CyberPongRemastered.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 79, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 88, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  CyberPongRemastered.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ade0n\Desktop\PR\CyberPong\CyberPong.cydsn\CyberPongRemastered.cydsn\CyberPongRemastered.cyprj -dcpsoc3 -verilog CyberPongRemastered.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Jan 13 19:30:44 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Ade0n\Desktop\PR\CyberPong\CyberPong.cydsn\CyberPongRemastered.cydsn\codegentemp\CyberPongRemastered.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Ade0n\Desktop\PR\CyberPong\CyberPong.cydsn\CyberPongRemastered.cydsn\codegentemp\CyberPongRemastered.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_FanTach_v4_10\B_FanTach_v4_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_FanController_v4_10\B_FanController_v4_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
tovif:  CyberPongRemastered.v:  Warning: (W5120) Attempt to connect scalar net 'f0_data_ready' with a formal 'f0_bus_stat' of size 2. Some bits of the formal 'f0_bus_stat' will be left unconnected.
tovif:  CyberPongRemastered.v:  Warning: (W5120) Attempt to connect scalar net 'f0_data_ready' with a formal 'f0_bus_stat' of size 2. Some bits of the formal 'f0_bus_stat' will be left unconnected.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.  2 warnings.


======================================================================
Compiling:  CyberPongRemastered.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ade0n\Desktop\PR\CyberPong\CyberPong.cydsn\CyberPongRemastered.cydsn\CyberPongRemastered.cyprj -dcpsoc3 -verilog CyberPongRemastered.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Jan 13 19:30:44 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Ade0n\Desktop\PR\CyberPong\CyberPong.cydsn\CyberPongRemastered.cydsn\codegentemp\CyberPongRemastered.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Ade0n\Desktop\PR\CyberPong\CyberPong.cydsn\CyberPongRemastered.cydsn\codegentemp\CyberPongRemastered.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_FanTach_v4_10\B_FanTach_v4_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_FanController_v4_10\B_FanController_v4_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\FanController:B_FanCtrl:override\
	\FanController:pwm_5\
	\FanController:pwm_6\
	\FanController:pwm_7\
	\FanController:pwm_8\
	\FanController:pwm_9\
	\FanController:pwm_10\
	\FanController:pwm_11\
	\FanController:pwm_12\
	\FanController:pwm_13\
	\FanController:pwm_14\
	\FanController:pwm_15\
	\FanController:pwm_16\
	\FanController:alrt\
	\FanController:alert_mask_4\
	\FanController:alert_mask_5\
	\FanController:alert_mask_6\
	\FanController:alert_mask_7\
	\FanController:alert_mask_8\
	\FanController:alert_mask_9\
	\FanController:alert_mask_10\
	\FanController:alert_mask_11\
	\FanController:alert_mask_12\
	\FanController:alert_mask_13\
	\FanController:alert_mask_14\
	\FanController:alert_mask_15\
	\FanController:override\
	Net_17
	Net_46_8
	Net_46_7
	Net_46_6
	Net_46_5
	Net_46_4
	Net_46_3
	Net_46_2
	Net_46_1
	Net_18
	Net_19
	Net_20
	Net_21
	Net_22
	Net_23
	Net_24
	Net_25
	Net_42
	\FanController:fan_16\
	\FanController:fan_15\
	\FanController:fan_14\
	\FanController:fan_13\
	\FanController:fan_12\
	\FanController:fan_11\
	\FanController:fan_10\
	\FanController:fan_9\
	\FanController:fan_8\
	\FanController:fan_7\
	\FanController:fan_6\
	\FanController:fan_5\
	Net_44_4
	Net_44_3
	Net_44_2
	Net_44_1
	Net_27
	Net_28
	Net_29
	Net_30
	Net_31
	Net_32
	Net_33
	Net_38
	Net_39
	Net_40
	Net_41
	Net_26
	\FanController:btch_16\
	\FanController:btch_15\
	\FanController:btch_14\
	\FanController:btch_13\
	\FanController:btch_12\
	\FanController:btch_11\
	\FanController:btch_10\
	\FanController:btch_9\
	\FanController:btch_8\
	\FanController:btch_7\
	\FanController:btch_6\
	\FanController:btch_5\
	\FanController:btch_4\
	\FanController:btch_3\
	\FanController:btch_2\
	\FanController:btch_1\
	\FreqDiv_1:MODULE_1:b_31\
	\FreqDiv_1:MODULE_1:b_30\
	\FreqDiv_1:MODULE_1:b_29\
	\FreqDiv_1:MODULE_1:b_28\
	\FreqDiv_1:MODULE_1:b_27\
	\FreqDiv_1:MODULE_1:b_26\
	\FreqDiv_1:MODULE_1:b_25\
	\FreqDiv_1:MODULE_1:b_24\
	\FreqDiv_1:MODULE_1:b_23\
	\FreqDiv_1:MODULE_1:b_22\
	\FreqDiv_1:MODULE_1:b_21\
	\FreqDiv_1:MODULE_1:b_20\
	\FreqDiv_1:MODULE_1:b_19\
	\FreqDiv_1:MODULE_1:b_18\
	\FreqDiv_1:MODULE_1:b_17\
	\FreqDiv_1:MODULE_1:b_16\
	\FreqDiv_1:MODULE_1:b_15\
	\FreqDiv_1:MODULE_1:b_14\
	\FreqDiv_1:MODULE_1:b_13\
	\FreqDiv_1:MODULE_1:b_12\
	\FreqDiv_1:MODULE_1:b_11\
	\FreqDiv_1:MODULE_1:b_10\
	\FreqDiv_1:MODULE_1:b_9\
	\FreqDiv_1:MODULE_1:b_8\
	\FreqDiv_1:MODULE_1:b_7\
	\FreqDiv_1:MODULE_1:b_6\
	\FreqDiv_1:MODULE_1:b_5\
	\FreqDiv_1:MODULE_1:b_4\
	\FreqDiv_1:MODULE_1:b_3\
	\FreqDiv_1:MODULE_1:b_2\
	\FreqDiv_1:MODULE_1:b_1\
	\FreqDiv_1:MODULE_1:b_0\
	\FreqDiv_1:MODULE_1:g2:a0:a_31\
	\FreqDiv_1:MODULE_1:g2:a0:a_30\
	\FreqDiv_1:MODULE_1:g2:a0:a_29\
	\FreqDiv_1:MODULE_1:g2:a0:a_28\
	\FreqDiv_1:MODULE_1:g2:a0:a_27\
	\FreqDiv_1:MODULE_1:g2:a0:a_26\
	\FreqDiv_1:MODULE_1:g2:a0:a_25\
	\FreqDiv_1:MODULE_1:g2:a0:a_24\
	\FreqDiv_1:MODULE_1:g2:a0:b_31\
	\FreqDiv_1:MODULE_1:g2:a0:b_30\
	\FreqDiv_1:MODULE_1:g2:a0:b_29\
	\FreqDiv_1:MODULE_1:g2:a0:b_28\
	\FreqDiv_1:MODULE_1:g2:a0:b_27\
	\FreqDiv_1:MODULE_1:g2:a0:b_26\
	\FreqDiv_1:MODULE_1:g2:a0:b_25\
	\FreqDiv_1:MODULE_1:g2:a0:b_24\
	\FreqDiv_1:MODULE_1:g2:a0:b_23\
	\FreqDiv_1:MODULE_1:g2:a0:b_22\
	\FreqDiv_1:MODULE_1:g2:a0:b_21\
	\FreqDiv_1:MODULE_1:g2:a0:b_20\
	\FreqDiv_1:MODULE_1:g2:a0:b_19\
	\FreqDiv_1:MODULE_1:g2:a0:b_18\
	\FreqDiv_1:MODULE_1:g2:a0:b_17\
	\FreqDiv_1:MODULE_1:g2:a0:b_16\
	\FreqDiv_1:MODULE_1:g2:a0:b_15\
	\FreqDiv_1:MODULE_1:g2:a0:b_14\
	\FreqDiv_1:MODULE_1:g2:a0:b_13\
	\FreqDiv_1:MODULE_1:g2:a0:b_12\
	\FreqDiv_1:MODULE_1:g2:a0:b_11\
	\FreqDiv_1:MODULE_1:g2:a0:b_10\
	\FreqDiv_1:MODULE_1:g2:a0:b_9\
	\FreqDiv_1:MODULE_1:g2:a0:b_8\
	\FreqDiv_1:MODULE_1:g2:a0:b_7\
	\FreqDiv_1:MODULE_1:g2:a0:b_6\
	\FreqDiv_1:MODULE_1:g2:a0:b_5\
	\FreqDiv_1:MODULE_1:g2:a0:b_4\
	\FreqDiv_1:MODULE_1:g2:a0:b_3\
	\FreqDiv_1:MODULE_1:g2:a0:b_2\
	\FreqDiv_1:MODULE_1:g2:a0:b_1\
	\FreqDiv_1:MODULE_1:g2:a0:b_0\
	\FreqDiv_1:MODULE_1:g2:a0:s_31\
	\FreqDiv_1:MODULE_1:g2:a0:s_30\
	\FreqDiv_1:MODULE_1:g2:a0:s_29\
	\FreqDiv_1:MODULE_1:g2:a0:s_28\
	\FreqDiv_1:MODULE_1:g2:a0:s_27\
	\FreqDiv_1:MODULE_1:g2:a0:s_26\
	\FreqDiv_1:MODULE_1:g2:a0:s_25\
	\FreqDiv_1:MODULE_1:g2:a0:s_24\
	\FreqDiv_1:MODULE_1:g2:a0:s_23\
	\FreqDiv_1:MODULE_1:g2:a0:s_22\
	\FreqDiv_1:MODULE_1:g2:a0:s_21\
	\FreqDiv_1:MODULE_1:g2:a0:s_20\
	\FreqDiv_1:MODULE_1:g2:a0:s_19\
	\FreqDiv_1:MODULE_1:g2:a0:s_18\
	\FreqDiv_1:MODULE_1:g2:a0:s_17\
	\FreqDiv_1:MODULE_1:g2:a0:s_16\
	\FreqDiv_1:MODULE_1:g2:a0:s_15\
	\FreqDiv_1:MODULE_1:g2:a0:s_14\
	\FreqDiv_1:MODULE_1:g2:a0:s_13\
	\FreqDiv_1:MODULE_1:g2:a0:s_12\
	\FreqDiv_1:MODULE_1:g2:a0:s_11\
	\FreqDiv_1:MODULE_1:g2:a0:s_10\
	\FreqDiv_1:MODULE_1:g2:a0:s_9\
	\FreqDiv_1:MODULE_1:g2:a0:s_8\
	\FreqDiv_1:MODULE_1:g2:a0:s_7\
	\FreqDiv_1:MODULE_1:g2:a0:s_6\
	\FreqDiv_1:MODULE_1:g2:a0:s_5\
	\FreqDiv_1:MODULE_1:g2:a0:s_4\
	\FreqDiv_1:MODULE_1:g2:a0:s_3\
	\FreqDiv_1:MODULE_1:g2:a0:s_2\
	\FreqDiv_1:MODULE_1:g2:a0:s_1\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\FreqDiv_2:MODULE_2:b_31\
	\FreqDiv_2:MODULE_2:b_30\
	\FreqDiv_2:MODULE_2:b_29\
	\FreqDiv_2:MODULE_2:b_28\
	\FreqDiv_2:MODULE_2:b_27\
	\FreqDiv_2:MODULE_2:b_26\
	\FreqDiv_2:MODULE_2:b_25\
	\FreqDiv_2:MODULE_2:b_24\
	\FreqDiv_2:MODULE_2:b_23\
	\FreqDiv_2:MODULE_2:b_22\
	\FreqDiv_2:MODULE_2:b_21\
	\FreqDiv_2:MODULE_2:b_20\
	\FreqDiv_2:MODULE_2:b_19\
	\FreqDiv_2:MODULE_2:b_18\
	\FreqDiv_2:MODULE_2:b_17\
	\FreqDiv_2:MODULE_2:b_16\
	\FreqDiv_2:MODULE_2:b_15\
	\FreqDiv_2:MODULE_2:b_14\
	\FreqDiv_2:MODULE_2:b_13\
	\FreqDiv_2:MODULE_2:b_12\
	\FreqDiv_2:MODULE_2:b_11\
	\FreqDiv_2:MODULE_2:b_10\
	\FreqDiv_2:MODULE_2:b_9\
	\FreqDiv_2:MODULE_2:b_8\
	\FreqDiv_2:MODULE_2:b_7\
	\FreqDiv_2:MODULE_2:b_6\
	\FreqDiv_2:MODULE_2:b_5\
	\FreqDiv_2:MODULE_2:b_4\
	\FreqDiv_2:MODULE_2:b_3\
	\FreqDiv_2:MODULE_2:b_2\
	\FreqDiv_2:MODULE_2:b_1\
	\FreqDiv_2:MODULE_2:b_0\
	\FreqDiv_2:MODULE_2:g2:a0:a_31\
	\FreqDiv_2:MODULE_2:g2:a0:a_30\
	\FreqDiv_2:MODULE_2:g2:a0:a_29\
	\FreqDiv_2:MODULE_2:g2:a0:a_28\
	\FreqDiv_2:MODULE_2:g2:a0:a_27\
	\FreqDiv_2:MODULE_2:g2:a0:a_26\
	\FreqDiv_2:MODULE_2:g2:a0:a_25\
	\FreqDiv_2:MODULE_2:g2:a0:a_24\
	\FreqDiv_2:MODULE_2:g2:a0:b_31\
	\FreqDiv_2:MODULE_2:g2:a0:b_30\
	\FreqDiv_2:MODULE_2:g2:a0:b_29\
	\FreqDiv_2:MODULE_2:g2:a0:b_28\
	\FreqDiv_2:MODULE_2:g2:a0:b_27\
	\FreqDiv_2:MODULE_2:g2:a0:b_26\
	\FreqDiv_2:MODULE_2:g2:a0:b_25\
	\FreqDiv_2:MODULE_2:g2:a0:b_24\
	\FreqDiv_2:MODULE_2:g2:a0:b_23\
	\FreqDiv_2:MODULE_2:g2:a0:b_22\
	\FreqDiv_2:MODULE_2:g2:a0:b_21\
	\FreqDiv_2:MODULE_2:g2:a0:b_20\
	\FreqDiv_2:MODULE_2:g2:a0:b_19\
	\FreqDiv_2:MODULE_2:g2:a0:b_18\
	\FreqDiv_2:MODULE_2:g2:a0:b_17\
	\FreqDiv_2:MODULE_2:g2:a0:b_16\
	\FreqDiv_2:MODULE_2:g2:a0:b_15\
	\FreqDiv_2:MODULE_2:g2:a0:b_14\
	\FreqDiv_2:MODULE_2:g2:a0:b_13\
	\FreqDiv_2:MODULE_2:g2:a0:b_12\
	\FreqDiv_2:MODULE_2:g2:a0:b_11\
	\FreqDiv_2:MODULE_2:g2:a0:b_10\
	\FreqDiv_2:MODULE_2:g2:a0:b_9\
	\FreqDiv_2:MODULE_2:g2:a0:b_8\
	\FreqDiv_2:MODULE_2:g2:a0:b_7\
	\FreqDiv_2:MODULE_2:g2:a0:b_6\
	\FreqDiv_2:MODULE_2:g2:a0:b_5\
	\FreqDiv_2:MODULE_2:g2:a0:b_4\
	\FreqDiv_2:MODULE_2:g2:a0:b_3\
	\FreqDiv_2:MODULE_2:g2:a0:b_2\
	\FreqDiv_2:MODULE_2:g2:a0:b_1\
	\FreqDiv_2:MODULE_2:g2:a0:b_0\
	\FreqDiv_2:MODULE_2:g2:a0:s_31\
	\FreqDiv_2:MODULE_2:g2:a0:s_30\
	\FreqDiv_2:MODULE_2:g2:a0:s_29\
	\FreqDiv_2:MODULE_2:g2:a0:s_28\
	\FreqDiv_2:MODULE_2:g2:a0:s_27\
	\FreqDiv_2:MODULE_2:g2:a0:s_26\
	\FreqDiv_2:MODULE_2:g2:a0:s_25\
	\FreqDiv_2:MODULE_2:g2:a0:s_24\
	\FreqDiv_2:MODULE_2:g2:a0:s_23\
	\FreqDiv_2:MODULE_2:g2:a0:s_22\
	\FreqDiv_2:MODULE_2:g2:a0:s_21\
	\FreqDiv_2:MODULE_2:g2:a0:s_20\
	\FreqDiv_2:MODULE_2:g2:a0:s_19\
	\FreqDiv_2:MODULE_2:g2:a0:s_18\
	\FreqDiv_2:MODULE_2:g2:a0:s_17\
	\FreqDiv_2:MODULE_2:g2:a0:s_16\
	\FreqDiv_2:MODULE_2:g2:a0:s_15\
	\FreqDiv_2:MODULE_2:g2:a0:s_14\
	\FreqDiv_2:MODULE_2:g2:a0:s_13\
	\FreqDiv_2:MODULE_2:g2:a0:s_12\
	\FreqDiv_2:MODULE_2:g2:a0:s_11\
	\FreqDiv_2:MODULE_2:g2:a0:s_10\
	\FreqDiv_2:MODULE_2:g2:a0:s_9\
	\FreqDiv_2:MODULE_2:g2:a0:s_8\
	\FreqDiv_2:MODULE_2:g2:a0:s_7\
	\FreqDiv_2:MODULE_2:g2:a0:s_6\
	\FreqDiv_2:MODULE_2:g2:a0:s_5\
	\FreqDiv_2:MODULE_2:g2:a0:s_4\
	\FreqDiv_2:MODULE_2:g2:a0:s_3\
	\FreqDiv_2:MODULE_2:g2:a0:s_2\
	\FreqDiv_2:MODULE_2:g2:a0:s_1\
	\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	\FreqDiv_3:MODULE_3:b_31\
	\FreqDiv_3:MODULE_3:b_30\
	\FreqDiv_3:MODULE_3:b_29\
	\FreqDiv_3:MODULE_3:b_28\
	\FreqDiv_3:MODULE_3:b_27\
	\FreqDiv_3:MODULE_3:b_26\
	\FreqDiv_3:MODULE_3:b_25\
	\FreqDiv_3:MODULE_3:b_24\
	\FreqDiv_3:MODULE_3:b_23\
	\FreqDiv_3:MODULE_3:b_22\
	\FreqDiv_3:MODULE_3:b_21\
	\FreqDiv_3:MODULE_3:b_20\
	\FreqDiv_3:MODULE_3:b_19\
	\FreqDiv_3:MODULE_3:b_18\
	\FreqDiv_3:MODULE_3:b_17\
	\FreqDiv_3:MODULE_3:b_16\
	\FreqDiv_3:MODULE_3:b_15\
	\FreqDiv_3:MODULE_3:b_14\
	\FreqDiv_3:MODULE_3:b_13\
	\FreqDiv_3:MODULE_3:b_12\
	\FreqDiv_3:MODULE_3:b_11\
	\FreqDiv_3:MODULE_3:b_10\
	\FreqDiv_3:MODULE_3:b_9\
	\FreqDiv_3:MODULE_3:b_8\
	\FreqDiv_3:MODULE_3:b_7\
	\FreqDiv_3:MODULE_3:b_6\
	\FreqDiv_3:MODULE_3:b_5\
	\FreqDiv_3:MODULE_3:b_4\
	\FreqDiv_3:MODULE_3:b_3\
	\FreqDiv_3:MODULE_3:b_2\
	\FreqDiv_3:MODULE_3:b_1\
	\FreqDiv_3:MODULE_3:b_0\
	\FreqDiv_3:MODULE_3:g2:a0:a_31\
	\FreqDiv_3:MODULE_3:g2:a0:a_30\
	\FreqDiv_3:MODULE_3:g2:a0:a_29\
	\FreqDiv_3:MODULE_3:g2:a0:a_28\
	\FreqDiv_3:MODULE_3:g2:a0:a_27\
	\FreqDiv_3:MODULE_3:g2:a0:a_26\
	\FreqDiv_3:MODULE_3:g2:a0:a_25\
	\FreqDiv_3:MODULE_3:g2:a0:a_24\
	\FreqDiv_3:MODULE_3:g2:a0:b_31\
	\FreqDiv_3:MODULE_3:g2:a0:b_30\
	\FreqDiv_3:MODULE_3:g2:a0:b_29\
	\FreqDiv_3:MODULE_3:g2:a0:b_28\
	\FreqDiv_3:MODULE_3:g2:a0:b_27\
	\FreqDiv_3:MODULE_3:g2:a0:b_26\
	\FreqDiv_3:MODULE_3:g2:a0:b_25\
	\FreqDiv_3:MODULE_3:g2:a0:b_24\
	\FreqDiv_3:MODULE_3:g2:a0:b_23\
	\FreqDiv_3:MODULE_3:g2:a0:b_22\
	\FreqDiv_3:MODULE_3:g2:a0:b_21\
	\FreqDiv_3:MODULE_3:g2:a0:b_20\
	\FreqDiv_3:MODULE_3:g2:a0:b_19\
	\FreqDiv_3:MODULE_3:g2:a0:b_18\
	\FreqDiv_3:MODULE_3:g2:a0:b_17\
	\FreqDiv_3:MODULE_3:g2:a0:b_16\
	\FreqDiv_3:MODULE_3:g2:a0:b_15\
	\FreqDiv_3:MODULE_3:g2:a0:b_14\
	\FreqDiv_3:MODULE_3:g2:a0:b_13\
	\FreqDiv_3:MODULE_3:g2:a0:b_12\
	\FreqDiv_3:MODULE_3:g2:a0:b_11\
	\FreqDiv_3:MODULE_3:g2:a0:b_10\
	\FreqDiv_3:MODULE_3:g2:a0:b_9\
	\FreqDiv_3:MODULE_3:g2:a0:b_8\
	\FreqDiv_3:MODULE_3:g2:a0:b_7\
	\FreqDiv_3:MODULE_3:g2:a0:b_6\
	\FreqDiv_3:MODULE_3:g2:a0:b_5\
	\FreqDiv_3:MODULE_3:g2:a0:b_4\
	\FreqDiv_3:MODULE_3:g2:a0:b_3\
	\FreqDiv_3:MODULE_3:g2:a0:b_2\
	\FreqDiv_3:MODULE_3:g2:a0:b_1\
	\FreqDiv_3:MODULE_3:g2:a0:b_0\
	\FreqDiv_3:MODULE_3:g2:a0:s_31\
	\FreqDiv_3:MODULE_3:g2:a0:s_30\
	\FreqDiv_3:MODULE_3:g2:a0:s_29\
	\FreqDiv_3:MODULE_3:g2:a0:s_28\
	\FreqDiv_3:MODULE_3:g2:a0:s_27\
	\FreqDiv_3:MODULE_3:g2:a0:s_26\
	\FreqDiv_3:MODULE_3:g2:a0:s_25\
	\FreqDiv_3:MODULE_3:g2:a0:s_24\
	\FreqDiv_3:MODULE_3:g2:a0:s_23\
	\FreqDiv_3:MODULE_3:g2:a0:s_22\
	\FreqDiv_3:MODULE_3:g2:a0:s_21\
	\FreqDiv_3:MODULE_3:g2:a0:s_20\
	\FreqDiv_3:MODULE_3:g2:a0:s_19\
	\FreqDiv_3:MODULE_3:g2:a0:s_18\
	\FreqDiv_3:MODULE_3:g2:a0:s_17\
	\FreqDiv_3:MODULE_3:g2:a0:s_16\
	\FreqDiv_3:MODULE_3:g2:a0:s_15\
	\FreqDiv_3:MODULE_3:g2:a0:s_14\
	\FreqDiv_3:MODULE_3:g2:a0:s_13\
	\FreqDiv_3:MODULE_3:g2:a0:s_12\
	\FreqDiv_3:MODULE_3:g2:a0:s_11\
	\FreqDiv_3:MODULE_3:g2:a0:s_10\
	\FreqDiv_3:MODULE_3:g2:a0:s_9\
	\FreqDiv_3:MODULE_3:g2:a0:s_8\
	\FreqDiv_3:MODULE_3:g2:a0:s_7\
	\FreqDiv_3:MODULE_3:g2:a0:s_6\
	\FreqDiv_3:MODULE_3:g2:a0:s_5\
	\FreqDiv_3:MODULE_3:g2:a0:s_4\
	\FreqDiv_3:MODULE_3:g2:a0:s_3\
	\FreqDiv_3:MODULE_3:g2:a0:s_2\
	\FreqDiv_3:MODULE_3:g2:a0:s_1\
	\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	\FreqDiv_4:MODULE_4:b_31\
	\FreqDiv_4:MODULE_4:b_30\
	\FreqDiv_4:MODULE_4:b_29\
	\FreqDiv_4:MODULE_4:b_28\
	\FreqDiv_4:MODULE_4:b_27\
	\FreqDiv_4:MODULE_4:b_26\
	\FreqDiv_4:MODULE_4:b_25\
	\FreqDiv_4:MODULE_4:b_24\
	\FreqDiv_4:MODULE_4:b_23\
	\FreqDiv_4:MODULE_4:b_22\
	\FreqDiv_4:MODULE_4:b_21\
	\FreqDiv_4:MODULE_4:b_20\
	\FreqDiv_4:MODULE_4:b_19\
	\FreqDiv_4:MODULE_4:b_18\
	\FreqDiv_4:MODULE_4:b_17\
	\FreqDiv_4:MODULE_4:b_16\
	\FreqDiv_4:MODULE_4:b_15\
	\FreqDiv_4:MODULE_4:b_14\
	\FreqDiv_4:MODULE_4:b_13\
	\FreqDiv_4:MODULE_4:b_12\
	\FreqDiv_4:MODULE_4:b_11\
	\FreqDiv_4:MODULE_4:b_10\
	\FreqDiv_4:MODULE_4:b_9\
	\FreqDiv_4:MODULE_4:b_8\
	\FreqDiv_4:MODULE_4:b_7\
	\FreqDiv_4:MODULE_4:b_6\
	\FreqDiv_4:MODULE_4:b_5\
	\FreqDiv_4:MODULE_4:b_4\
	\FreqDiv_4:MODULE_4:b_3\
	\FreqDiv_4:MODULE_4:b_2\
	\FreqDiv_4:MODULE_4:b_1\
	\FreqDiv_4:MODULE_4:b_0\
	\FreqDiv_4:MODULE_4:g2:a0:a_31\
	\FreqDiv_4:MODULE_4:g2:a0:a_30\
	\FreqDiv_4:MODULE_4:g2:a0:a_29\
	\FreqDiv_4:MODULE_4:g2:a0:a_28\
	\FreqDiv_4:MODULE_4:g2:a0:a_27\
	\FreqDiv_4:MODULE_4:g2:a0:a_26\
	\FreqDiv_4:MODULE_4:g2:a0:a_25\
	\FreqDiv_4:MODULE_4:g2:a0:a_24\
	\FreqDiv_4:MODULE_4:g2:a0:b_31\
	\FreqDiv_4:MODULE_4:g2:a0:b_30\
	\FreqDiv_4:MODULE_4:g2:a0:b_29\
	\FreqDiv_4:MODULE_4:g2:a0:b_28\
	\FreqDiv_4:MODULE_4:g2:a0:b_27\
	\FreqDiv_4:MODULE_4:g2:a0:b_26\
	\FreqDiv_4:MODULE_4:g2:a0:b_25\
	\FreqDiv_4:MODULE_4:g2:a0:b_24\
	\FreqDiv_4:MODULE_4:g2:a0:b_23\
	\FreqDiv_4:MODULE_4:g2:a0:b_22\
	\FreqDiv_4:MODULE_4:g2:a0:b_21\
	\FreqDiv_4:MODULE_4:g2:a0:b_20\
	\FreqDiv_4:MODULE_4:g2:a0:b_19\
	\FreqDiv_4:MODULE_4:g2:a0:b_18\
	\FreqDiv_4:MODULE_4:g2:a0:b_17\
	\FreqDiv_4:MODULE_4:g2:a0:b_16\
	\FreqDiv_4:MODULE_4:g2:a0:b_15\
	\FreqDiv_4:MODULE_4:g2:a0:b_14\
	\FreqDiv_4:MODULE_4:g2:a0:b_13\
	\FreqDiv_4:MODULE_4:g2:a0:b_12\
	\FreqDiv_4:MODULE_4:g2:a0:b_11\
	\FreqDiv_4:MODULE_4:g2:a0:b_10\
	\FreqDiv_4:MODULE_4:g2:a0:b_9\
	\FreqDiv_4:MODULE_4:g2:a0:b_8\
	\FreqDiv_4:MODULE_4:g2:a0:b_7\
	\FreqDiv_4:MODULE_4:g2:a0:b_6\
	\FreqDiv_4:MODULE_4:g2:a0:b_5\
	\FreqDiv_4:MODULE_4:g2:a0:b_4\
	\FreqDiv_4:MODULE_4:g2:a0:b_3\
	\FreqDiv_4:MODULE_4:g2:a0:b_2\
	\FreqDiv_4:MODULE_4:g2:a0:b_1\
	\FreqDiv_4:MODULE_4:g2:a0:b_0\
	\FreqDiv_4:MODULE_4:g2:a0:s_31\
	\FreqDiv_4:MODULE_4:g2:a0:s_30\
	\FreqDiv_4:MODULE_4:g2:a0:s_29\
	\FreqDiv_4:MODULE_4:g2:a0:s_28\
	\FreqDiv_4:MODULE_4:g2:a0:s_27\
	\FreqDiv_4:MODULE_4:g2:a0:s_26\
	\FreqDiv_4:MODULE_4:g2:a0:s_25\
	\FreqDiv_4:MODULE_4:g2:a0:s_24\
	\FreqDiv_4:MODULE_4:g2:a0:s_23\
	\FreqDiv_4:MODULE_4:g2:a0:s_22\
	\FreqDiv_4:MODULE_4:g2:a0:s_21\
	\FreqDiv_4:MODULE_4:g2:a0:s_20\
	\FreqDiv_4:MODULE_4:g2:a0:s_19\
	\FreqDiv_4:MODULE_4:g2:a0:s_18\
	\FreqDiv_4:MODULE_4:g2:a0:s_17\
	\FreqDiv_4:MODULE_4:g2:a0:s_16\
	\FreqDiv_4:MODULE_4:g2:a0:s_15\
	\FreqDiv_4:MODULE_4:g2:a0:s_14\
	\FreqDiv_4:MODULE_4:g2:a0:s_13\
	\FreqDiv_4:MODULE_4:g2:a0:s_12\
	\FreqDiv_4:MODULE_4:g2:a0:s_11\
	\FreqDiv_4:MODULE_4:g2:a0:s_10\
	\FreqDiv_4:MODULE_4:g2:a0:s_9\
	\FreqDiv_4:MODULE_4:g2:a0:s_8\
	\FreqDiv_4:MODULE_4:g2:a0:s_7\
	\FreqDiv_4:MODULE_4:g2:a0:s_6\
	\FreqDiv_4:MODULE_4:g2:a0:s_5\
	\FreqDiv_4:MODULE_4:g2:a0:s_4\
	\FreqDiv_4:MODULE_4:g2:a0:s_3\
	\FreqDiv_4:MODULE_4:g2:a0:s_2\
	\FreqDiv_4:MODULE_4:g2:a0:s_1\
	\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	\UART:BUART:reset_sr\
	Net_114
	Net_109
	\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	Net_105
	\UART:BUART:sRX:MODULE_8:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_9:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_9:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_9:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_9:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_9:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_9:lt\
	\UART:BUART:sRX:MODULE_9:eq\
	\UART:BUART:sRX:MODULE_9:gt\
	\UART:BUART:sRX:MODULE_9:gte\
	\UART:BUART:sRX:MODULE_9:lte\

    Synthesized names
	\FreqDiv_1:add_vi_vv_MODGEN_1_31\
	\FreqDiv_1:add_vi_vv_MODGEN_1_30\
	\FreqDiv_1:add_vi_vv_MODGEN_1_29\
	\FreqDiv_1:add_vi_vv_MODGEN_1_28\
	\FreqDiv_1:add_vi_vv_MODGEN_1_27\
	\FreqDiv_1:add_vi_vv_MODGEN_1_26\
	\FreqDiv_1:add_vi_vv_MODGEN_1_25\
	\FreqDiv_1:add_vi_vv_MODGEN_1_24\
	\FreqDiv_1:add_vi_vv_MODGEN_1_23\
	\FreqDiv_1:add_vi_vv_MODGEN_1_22\
	\FreqDiv_1:add_vi_vv_MODGEN_1_21\
	\FreqDiv_1:add_vi_vv_MODGEN_1_20\
	\FreqDiv_1:add_vi_vv_MODGEN_1_19\
	\FreqDiv_1:add_vi_vv_MODGEN_1_18\
	\FreqDiv_1:add_vi_vv_MODGEN_1_17\
	\FreqDiv_1:add_vi_vv_MODGEN_1_16\
	\FreqDiv_1:add_vi_vv_MODGEN_1_15\
	\FreqDiv_1:add_vi_vv_MODGEN_1_14\
	\FreqDiv_1:add_vi_vv_MODGEN_1_13\
	\FreqDiv_1:add_vi_vv_MODGEN_1_12\
	\FreqDiv_1:add_vi_vv_MODGEN_1_11\
	\FreqDiv_1:add_vi_vv_MODGEN_1_10\
	\FreqDiv_1:add_vi_vv_MODGEN_1_9\
	\FreqDiv_1:add_vi_vv_MODGEN_1_8\
	\FreqDiv_1:add_vi_vv_MODGEN_1_7\
	\FreqDiv_1:add_vi_vv_MODGEN_1_6\
	\FreqDiv_1:add_vi_vv_MODGEN_1_5\
	\FreqDiv_1:add_vi_vv_MODGEN_1_4\
	\FreqDiv_1:add_vi_vv_MODGEN_1_3\
	\FreqDiv_1:add_vi_vv_MODGEN_1_2\
	\FreqDiv_1:add_vi_vv_MODGEN_1_1\
	\FreqDiv_2:add_vi_vv_MODGEN_2_31\
	\FreqDiv_2:add_vi_vv_MODGEN_2_30\
	\FreqDiv_2:add_vi_vv_MODGEN_2_29\
	\FreqDiv_2:add_vi_vv_MODGEN_2_28\
	\FreqDiv_2:add_vi_vv_MODGEN_2_27\
	\FreqDiv_2:add_vi_vv_MODGEN_2_26\
	\FreqDiv_2:add_vi_vv_MODGEN_2_25\
	\FreqDiv_2:add_vi_vv_MODGEN_2_24\
	\FreqDiv_2:add_vi_vv_MODGEN_2_23\
	\FreqDiv_2:add_vi_vv_MODGEN_2_22\
	\FreqDiv_2:add_vi_vv_MODGEN_2_21\
	\FreqDiv_2:add_vi_vv_MODGEN_2_20\
	\FreqDiv_2:add_vi_vv_MODGEN_2_19\
	\FreqDiv_2:add_vi_vv_MODGEN_2_18\
	\FreqDiv_2:add_vi_vv_MODGEN_2_17\
	\FreqDiv_2:add_vi_vv_MODGEN_2_16\
	\FreqDiv_2:add_vi_vv_MODGEN_2_15\
	\FreqDiv_2:add_vi_vv_MODGEN_2_14\
	\FreqDiv_2:add_vi_vv_MODGEN_2_13\
	\FreqDiv_2:add_vi_vv_MODGEN_2_12\
	\FreqDiv_2:add_vi_vv_MODGEN_2_11\
	\FreqDiv_2:add_vi_vv_MODGEN_2_10\
	\FreqDiv_2:add_vi_vv_MODGEN_2_9\
	\FreqDiv_2:add_vi_vv_MODGEN_2_8\
	\FreqDiv_2:add_vi_vv_MODGEN_2_7\
	\FreqDiv_2:add_vi_vv_MODGEN_2_6\
	\FreqDiv_2:add_vi_vv_MODGEN_2_5\
	\FreqDiv_2:add_vi_vv_MODGEN_2_4\
	\FreqDiv_2:add_vi_vv_MODGEN_2_3\
	\FreqDiv_2:add_vi_vv_MODGEN_2_2\
	\FreqDiv_2:add_vi_vv_MODGEN_2_1\
	\FreqDiv_3:add_vi_vv_MODGEN_3_31\
	\FreqDiv_3:add_vi_vv_MODGEN_3_30\
	\FreqDiv_3:add_vi_vv_MODGEN_3_29\
	\FreqDiv_3:add_vi_vv_MODGEN_3_28\
	\FreqDiv_3:add_vi_vv_MODGEN_3_27\
	\FreqDiv_3:add_vi_vv_MODGEN_3_26\
	\FreqDiv_3:add_vi_vv_MODGEN_3_25\
	\FreqDiv_3:add_vi_vv_MODGEN_3_24\
	\FreqDiv_3:add_vi_vv_MODGEN_3_23\
	\FreqDiv_3:add_vi_vv_MODGEN_3_22\
	\FreqDiv_3:add_vi_vv_MODGEN_3_21\
	\FreqDiv_3:add_vi_vv_MODGEN_3_20\
	\FreqDiv_3:add_vi_vv_MODGEN_3_19\
	\FreqDiv_3:add_vi_vv_MODGEN_3_18\
	\FreqDiv_3:add_vi_vv_MODGEN_3_17\
	\FreqDiv_3:add_vi_vv_MODGEN_3_16\
	\FreqDiv_3:add_vi_vv_MODGEN_3_15\
	\FreqDiv_3:add_vi_vv_MODGEN_3_14\
	\FreqDiv_3:add_vi_vv_MODGEN_3_13\
	\FreqDiv_3:add_vi_vv_MODGEN_3_12\
	\FreqDiv_3:add_vi_vv_MODGEN_3_11\
	\FreqDiv_3:add_vi_vv_MODGEN_3_10\
	\FreqDiv_3:add_vi_vv_MODGEN_3_9\
	\FreqDiv_3:add_vi_vv_MODGEN_3_8\
	\FreqDiv_3:add_vi_vv_MODGEN_3_7\
	\FreqDiv_3:add_vi_vv_MODGEN_3_6\
	\FreqDiv_3:add_vi_vv_MODGEN_3_5\
	\FreqDiv_3:add_vi_vv_MODGEN_3_4\
	\FreqDiv_3:add_vi_vv_MODGEN_3_3\
	\FreqDiv_3:add_vi_vv_MODGEN_3_2\
	\FreqDiv_3:add_vi_vv_MODGEN_3_1\
	\FreqDiv_4:add_vi_vv_MODGEN_4_31\
	\FreqDiv_4:add_vi_vv_MODGEN_4_30\
	\FreqDiv_4:add_vi_vv_MODGEN_4_29\
	\FreqDiv_4:add_vi_vv_MODGEN_4_28\
	\FreqDiv_4:add_vi_vv_MODGEN_4_27\
	\FreqDiv_4:add_vi_vv_MODGEN_4_26\
	\FreqDiv_4:add_vi_vv_MODGEN_4_25\
	\FreqDiv_4:add_vi_vv_MODGEN_4_24\
	\FreqDiv_4:add_vi_vv_MODGEN_4_23\
	\FreqDiv_4:add_vi_vv_MODGEN_4_22\
	\FreqDiv_4:add_vi_vv_MODGEN_4_21\
	\FreqDiv_4:add_vi_vv_MODGEN_4_20\
	\FreqDiv_4:add_vi_vv_MODGEN_4_19\
	\FreqDiv_4:add_vi_vv_MODGEN_4_18\
	\FreqDiv_4:add_vi_vv_MODGEN_4_17\
	\FreqDiv_4:add_vi_vv_MODGEN_4_16\
	\FreqDiv_4:add_vi_vv_MODGEN_4_15\
	\FreqDiv_4:add_vi_vv_MODGEN_4_14\
	\FreqDiv_4:add_vi_vv_MODGEN_4_13\
	\FreqDiv_4:add_vi_vv_MODGEN_4_12\
	\FreqDiv_4:add_vi_vv_MODGEN_4_11\
	\FreqDiv_4:add_vi_vv_MODGEN_4_10\
	\FreqDiv_4:add_vi_vv_MODGEN_4_9\
	\FreqDiv_4:add_vi_vv_MODGEN_4_8\
	\FreqDiv_4:add_vi_vv_MODGEN_4_7\
	\FreqDiv_4:add_vi_vv_MODGEN_4_6\
	\FreqDiv_4:add_vi_vv_MODGEN_4_5\
	\FreqDiv_4:add_vi_vv_MODGEN_4_4\
	\FreqDiv_4:add_vi_vv_MODGEN_4_3\
	\FreqDiv_4:add_vi_vv_MODGEN_4_2\
	\FreqDiv_4:add_vi_vv_MODGEN_4_1\

Deleted 556 User equations/components.
Deleted 124 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \FanController:wtch5\ to \FanController:wtch8\
Aliasing \FanController:wtch6\ to \FanController:wtch8\
Aliasing \FanController:wtch7\ to \FanController:wtch8\
Aliasing \FanController:wtch12\ to \FanController:wtch8\
Aliasing \FanController:wtch9\ to \FanController:wtch8\
Aliasing \FanController:wtch10\ to \FanController:wtch8\
Aliasing \FanController:wtch11\ to \FanController:wtch8\
Aliasing \FanController:wtch16\ to \FanController:wtch8\
Aliasing \FanController:wtch13\ to \FanController:wtch8\
Aliasing \FanController:wtch14\ to \FanController:wtch8\
Aliasing \FanController:wtch15\ to \FanController:wtch8\
Aliasing zero to \FanController:wtch8\
Aliasing \FanController:Net_235\ to \FanController:FanTach:damping_cntr_cs_1\
Aliasing \FanController:FanTach:glitch_filter_cntr_cs_1\ to \FanController:FanTach:damping_cntr_cs_2\
Aliasing \FanController:FanTach:tach_data_ready\ to \FanController:wtch8\
Aliasing \FanController:Net_6149_4\ to \FanController:wtch8\
Aliasing \FanController:Net_6149_5\ to \FanController:wtch8\
Aliasing \FanController:Net_6149_6\ to \FanController:wtch8\
Aliasing \FanController:Net_6149_7\ to \FanController:wtch8\
Aliasing \FanController:Net_6149_8\ to \FanController:wtch8\
Aliasing \FanController:Net_6149_9\ to \FanController:wtch8\
Aliasing \FanController:Net_6149_10\ to \FanController:wtch8\
Aliasing \FanController:Net_6149_11\ to \FanController:wtch8\
Aliasing \FanController:Net_6149_12\ to \FanController:wtch8\
Aliasing \FanController:Net_6149_13\ to \FanController:wtch8\
Aliasing \FanController:Net_6149_14\ to \FanController:wtch8\
Aliasing \FanController:Net_6149_15\ to \FanController:wtch8\
Aliasing \FanController:B_FanCtrl:enable\ to \FanController:enable\
Aliasing \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cs_addr_2\ to \FanController:wtch8\
Aliasing \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cs_addr_1\ to \FanController:wtch8\
Aliasing \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cs_addr_2\ to \FanController:wtch8\
Aliasing \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cs_addr_1\ to \FanController:wtch8\
Aliasing \FanController:B_FanCtrl:status_6\ to \FanController:wtch8\
Aliasing \FanController:B_FanCtrl:status_5\ to \FanController:wtch8\
Aliasing \FanController:B_FanCtrl:status_4\ to \FanController:wtch8\
Aliasing \FanController:B_FanCtrl:status_3\ to \FanController:wtch8\
Aliasing \FanController:B_FanCtrl:status_2\ to \FanController:wtch8\
Aliasing tmpOE__Pin_Input_LEFT_net_0 to one
Aliasing tmpOE__Pin_Output_LEFT_net_0 to one
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_23\ to \FanController:wtch8\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_22\ to \FanController:wtch8\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_21\ to \FanController:wtch8\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_20\ to \FanController:wtch8\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_19\ to \FanController:wtch8\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_18\ to \FanController:wtch8\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_17\ to \FanController:wtch8\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_16\ to \FanController:wtch8\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_15\ to \FanController:wtch8\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_14\ to \FanController:wtch8\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_13\ to \FanController:wtch8\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_12\ to \FanController:wtch8\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_11\ to \FanController:wtch8\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_10\ to \FanController:wtch8\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_9\ to \FanController:wtch8\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_8\ to \FanController:wtch8\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_7\ to \FanController:wtch8\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_6\ to \FanController:wtch8\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_5\ to \FanController:wtch8\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_4\ to \FanController:wtch8\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_3\ to \FanController:wtch8\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_2\ to \FanController:wtch8\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_1\ to \FanController:wtch8\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \FreqDiv_2:MODULE_2:g2:a0:a_23\ to \FanController:wtch8\
Aliasing \FreqDiv_2:MODULE_2:g2:a0:a_22\ to \FanController:wtch8\
Aliasing \FreqDiv_2:MODULE_2:g2:a0:a_21\ to \FanController:wtch8\
Aliasing \FreqDiv_2:MODULE_2:g2:a0:a_20\ to \FanController:wtch8\
Aliasing \FreqDiv_2:MODULE_2:g2:a0:a_19\ to \FanController:wtch8\
Aliasing \FreqDiv_2:MODULE_2:g2:a0:a_18\ to \FanController:wtch8\
Aliasing \FreqDiv_2:MODULE_2:g2:a0:a_17\ to \FanController:wtch8\
Aliasing \FreqDiv_2:MODULE_2:g2:a0:a_16\ to \FanController:wtch8\
Aliasing \FreqDiv_2:MODULE_2:g2:a0:a_15\ to \FanController:wtch8\
Aliasing \FreqDiv_2:MODULE_2:g2:a0:a_14\ to \FanController:wtch8\
Aliasing \FreqDiv_2:MODULE_2:g2:a0:a_13\ to \FanController:wtch8\
Aliasing \FreqDiv_2:MODULE_2:g2:a0:a_12\ to \FanController:wtch8\
Aliasing \FreqDiv_2:MODULE_2:g2:a0:a_11\ to \FanController:wtch8\
Aliasing \FreqDiv_2:MODULE_2:g2:a0:a_10\ to \FanController:wtch8\
Aliasing \FreqDiv_2:MODULE_2:g2:a0:a_9\ to \FanController:wtch8\
Aliasing \FreqDiv_2:MODULE_2:g2:a0:a_8\ to \FanController:wtch8\
Aliasing \FreqDiv_2:MODULE_2:g2:a0:a_7\ to \FanController:wtch8\
Aliasing \FreqDiv_2:MODULE_2:g2:a0:a_6\ to \FanController:wtch8\
Aliasing \FreqDiv_2:MODULE_2:g2:a0:a_5\ to \FanController:wtch8\
Aliasing \FreqDiv_2:MODULE_2:g2:a0:a_4\ to \FanController:wtch8\
Aliasing \FreqDiv_2:MODULE_2:g2:a0:a_3\ to \FanController:wtch8\
Aliasing \FreqDiv_2:MODULE_2:g2:a0:a_2\ to \FanController:wtch8\
Aliasing \FreqDiv_2:MODULE_2:g2:a0:a_1\ to \FanController:wtch8\
Aliasing \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \FreqDiv_3:MODULE_3:g2:a0:a_23\ to \FanController:wtch8\
Aliasing \FreqDiv_3:MODULE_3:g2:a0:a_22\ to \FanController:wtch8\
Aliasing \FreqDiv_3:MODULE_3:g2:a0:a_21\ to \FanController:wtch8\
Aliasing \FreqDiv_3:MODULE_3:g2:a0:a_20\ to \FanController:wtch8\
Aliasing \FreqDiv_3:MODULE_3:g2:a0:a_19\ to \FanController:wtch8\
Aliasing \FreqDiv_3:MODULE_3:g2:a0:a_18\ to \FanController:wtch8\
Aliasing \FreqDiv_3:MODULE_3:g2:a0:a_17\ to \FanController:wtch8\
Aliasing \FreqDiv_3:MODULE_3:g2:a0:a_16\ to \FanController:wtch8\
Aliasing \FreqDiv_3:MODULE_3:g2:a0:a_15\ to \FanController:wtch8\
Aliasing \FreqDiv_3:MODULE_3:g2:a0:a_14\ to \FanController:wtch8\
Aliasing \FreqDiv_3:MODULE_3:g2:a0:a_13\ to \FanController:wtch8\
Aliasing \FreqDiv_3:MODULE_3:g2:a0:a_12\ to \FanController:wtch8\
Aliasing \FreqDiv_3:MODULE_3:g2:a0:a_11\ to \FanController:wtch8\
Aliasing \FreqDiv_3:MODULE_3:g2:a0:a_10\ to \FanController:wtch8\
Aliasing \FreqDiv_3:MODULE_3:g2:a0:a_9\ to \FanController:wtch8\
Aliasing \FreqDiv_3:MODULE_3:g2:a0:a_8\ to \FanController:wtch8\
Aliasing \FreqDiv_3:MODULE_3:g2:a0:a_7\ to \FanController:wtch8\
Aliasing \FreqDiv_3:MODULE_3:g2:a0:a_6\ to \FanController:wtch8\
Aliasing \FreqDiv_3:MODULE_3:g2:a0:a_5\ to \FanController:wtch8\
Aliasing \FreqDiv_3:MODULE_3:g2:a0:a_4\ to \FanController:wtch8\
Aliasing \FreqDiv_3:MODULE_3:g2:a0:a_3\ to \FanController:wtch8\
Aliasing \FreqDiv_3:MODULE_3:g2:a0:a_2\ to \FanController:wtch8\
Aliasing \FreqDiv_3:MODULE_3:g2:a0:a_1\ to \FanController:wtch8\
Aliasing \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \FreqDiv_4:MODULE_4:g2:a0:a_23\ to \FanController:wtch8\
Aliasing \FreqDiv_4:MODULE_4:g2:a0:a_22\ to \FanController:wtch8\
Aliasing \FreqDiv_4:MODULE_4:g2:a0:a_21\ to \FanController:wtch8\
Aliasing \FreqDiv_4:MODULE_4:g2:a0:a_20\ to \FanController:wtch8\
Aliasing \FreqDiv_4:MODULE_4:g2:a0:a_19\ to \FanController:wtch8\
Aliasing \FreqDiv_4:MODULE_4:g2:a0:a_18\ to \FanController:wtch8\
Aliasing \FreqDiv_4:MODULE_4:g2:a0:a_17\ to \FanController:wtch8\
Aliasing \FreqDiv_4:MODULE_4:g2:a0:a_16\ to \FanController:wtch8\
Aliasing \FreqDiv_4:MODULE_4:g2:a0:a_15\ to \FanController:wtch8\
Aliasing \FreqDiv_4:MODULE_4:g2:a0:a_14\ to \FanController:wtch8\
Aliasing \FreqDiv_4:MODULE_4:g2:a0:a_13\ to \FanController:wtch8\
Aliasing \FreqDiv_4:MODULE_4:g2:a0:a_12\ to \FanController:wtch8\
Aliasing \FreqDiv_4:MODULE_4:g2:a0:a_11\ to \FanController:wtch8\
Aliasing \FreqDiv_4:MODULE_4:g2:a0:a_10\ to \FanController:wtch8\
Aliasing \FreqDiv_4:MODULE_4:g2:a0:a_9\ to \FanController:wtch8\
Aliasing \FreqDiv_4:MODULE_4:g2:a0:a_8\ to \FanController:wtch8\
Aliasing \FreqDiv_4:MODULE_4:g2:a0:a_7\ to \FanController:wtch8\
Aliasing \FreqDiv_4:MODULE_4:g2:a0:a_6\ to \FanController:wtch8\
Aliasing \FreqDiv_4:MODULE_4:g2:a0:a_5\ to \FanController:wtch8\
Aliasing \FreqDiv_4:MODULE_4:g2:a0:a_4\ to \FanController:wtch8\
Aliasing \FreqDiv_4:MODULE_4:g2:a0:a_3\ to \FanController:wtch8\
Aliasing \FreqDiv_4:MODULE_4:g2:a0:a_2\ to \FanController:wtch8\
Aliasing \FreqDiv_4:MODULE_4:g2:a0:a_1\ to \FanController:wtch8\
Aliasing \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Pin_Input_RIGHT_net_0 to one
Aliasing tmpOE__Pin_Input_UP_net_0 to one
Aliasing tmpOE__Pin_Input_DOWN_net_0 to one
Aliasing tmpOE__Pin_Output_RIGHT_net_0 to one
Aliasing tmpOE__Pin_Output_UP_net_0 to one
Aliasing tmpOE__Pin_Output_DOWN_net_0 to one
Aliasing \UART:BUART:tx_hd_send_break\ to \FanController:wtch8\
Aliasing \UART:BUART:HalfDuplexSend\ to \FanController:wtch8\
Aliasing \UART:BUART:FinalParityType_1\ to \FanController:wtch8\
Aliasing \UART:BUART:FinalParityType_0\ to \FanController:wtch8\
Aliasing \UART:BUART:FinalAddrMode_2\ to \FanController:wtch8\
Aliasing \UART:BUART:FinalAddrMode_1\ to \FanController:wtch8\
Aliasing \UART:BUART:FinalAddrMode_0\ to \FanController:wtch8\
Aliasing \UART:BUART:tx_ctrl_mark\ to \FanController:wtch8\
Aliasing \UART:BUART:tx_status_6\ to \FanController:wtch8\
Aliasing \UART:BUART:tx_status_5\ to \FanController:wtch8\
Aliasing \UART:BUART:tx_status_4\ to \FanController:wtch8\
Aliasing \UART:BUART:rx_count7_bit8_wire\ to \FanController:wtch8\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODIN6_1\ to \UART:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN6_0\ to \UART:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_1\ to \FanController:wtch8\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_0\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODIN7_1\ to \UART:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN7_0\ to \UART:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to \FanController:wtch8\
Aliasing \UART:BUART:rx_status_1\ to \FanController:wtch8\
Aliasing \UART:BUART:sRX:MODULE_8:g2:a0:newa_6\ to \FanController:wtch8\
Aliasing \UART:BUART:sRX:MODULE_8:g2:a0:newa_5\ to \FanController:wtch8\
Aliasing \UART:BUART:sRX:MODULE_8:g2:a0:newa_4\ to \FanController:wtch8\
Aliasing \UART:BUART:sRX:MODULE_8:g2:a0:newb_6\ to \FanController:wtch8\
Aliasing \UART:BUART:sRX:MODULE_8:g2:a0:newb_5\ to \FanController:wtch8\
Aliasing \UART:BUART:sRX:MODULE_8:g2:a0:newb_4\ to \FanController:wtch8\
Aliasing \UART:BUART:sRX:MODULE_8:g2:a0:newb_3\ to \FanController:wtch8\
Aliasing \UART:BUART:sRX:MODULE_8:g2:a0:newb_2\ to one
Aliasing \UART:BUART:sRX:MODULE_8:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:MODULE_8:g2:a0:newb_0\ to \FanController:wtch8\
Aliasing \UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_1_net_0 to one
Aliasing tmpOE__Tx_1_net_0 to one
Aliasing \FanController:FanTach:fifo_load\\D\ to \FanController:wtch8\
Aliasing \FreqDiv_1:not_last_reset\\D\ to one
Aliasing \FreqDiv_2:not_last_reset\\D\ to one
Aliasing \FreqDiv_3:not_last_reset\\D\ to one
Aliasing \FreqDiv_4:not_last_reset\\D\ to one
Aliasing \UART:BUART:reset_reg\\D\ to \FanController:wtch8\
Aliasing \UART:BUART:rx_break_status\\D\ to \FanController:wtch8\
Removing Rhs of wire \FanController:tach_bus_0\[0] = \FanController:wtch1\[1]
Removing Lhs of wire \FanController:tach_bus_0\[0] = Net_1[582]
Removing Rhs of wire \FanController:tach_bus_1\[2] = \FanController:wtch2\[3]
Removing Lhs of wire \FanController:tach_bus_1\[2] = Net_2[583]
Removing Rhs of wire \FanController:tach_bus_2\[4] = \FanController:wtch3\[5]
Removing Lhs of wire \FanController:tach_bus_2\[4] = Net_3[584]
Removing Rhs of wire \FanController:tach_bus_7\[6] = \FanController:wtch8\[7]
Removing Lhs of wire \FanController:tach_bus_4\[8] = \FanController:tach_bus_7\[6]
Removing Lhs of wire \FanController:wtch5\[9] = \FanController:tach_bus_7\[6]
Removing Lhs of wire \FanController:tach_bus_5\[10] = \FanController:tach_bus_7\[6]
Removing Lhs of wire \FanController:wtch6\[11] = \FanController:tach_bus_7\[6]
Removing Lhs of wire \FanController:tach_bus_6\[12] = \FanController:tach_bus_7\[6]
Removing Lhs of wire \FanController:wtch7\[13] = \FanController:tach_bus_7\[6]
Removing Lhs of wire \FanController:tach_bus_11\[14] = \FanController:tach_bus_7\[6]
Removing Lhs of wire \FanController:wtch12\[15] = \FanController:tach_bus_7\[6]
Removing Lhs of wire \FanController:tach_bus_8\[16] = \FanController:tach_bus_7\[6]
Removing Lhs of wire \FanController:wtch9\[17] = \FanController:tach_bus_7\[6]
Removing Lhs of wire \FanController:tach_bus_9\[18] = \FanController:tach_bus_7\[6]
Removing Lhs of wire \FanController:wtch10\[19] = \FanController:tach_bus_7\[6]
Removing Lhs of wire \FanController:tach_bus_10\[20] = \FanController:tach_bus_7\[6]
Removing Lhs of wire \FanController:wtch11\[21] = \FanController:tach_bus_7\[6]
Removing Lhs of wire \FanController:tach_bus_15\[22] = \FanController:tach_bus_7\[6]
Removing Lhs of wire \FanController:wtch16\[23] = \FanController:tach_bus_7\[6]
Removing Lhs of wire \FanController:tach_bus_12\[24] = \FanController:tach_bus_7\[6]
Removing Lhs of wire \FanController:wtch13\[25] = \FanController:tach_bus_7\[6]
Removing Lhs of wire \FanController:tach_bus_13\[26] = \FanController:tach_bus_7\[6]
Removing Lhs of wire \FanController:wtch14\[27] = \FanController:tach_bus_7\[6]
Removing Lhs of wire \FanController:tach_bus_14\[28] = \FanController:tach_bus_7\[6]
Removing Lhs of wire \FanController:wtch15\[29] = \FanController:tach_bus_7\[6]
Removing Lhs of wire \FanController:Net_6129\[34] = \FanController:Net_6559\[33]
Removing Rhs of wire zero[37] = \FanController:tach_bus_7\[6]
Removing Lhs of wire \FanController:fan_clk\[39] = \FanController:Net_6559\[33]
Removing Lhs of wire \FanController:nrq\[40] = \FanController:Net_6081\[38]
Removing Rhs of wire \FanController:enable\[44] = \FanController:B_FanCtrl:control_5\[264]
Removing Rhs of wire \FanController:address_3\[47] = \FanController:FanTach:fan_count_3\[57]
Removing Rhs of wire \FanController:address_2\[48] = \FanController:FanTach:fan_count_2\[58]
Removing Rhs of wire \FanController:address_1\[49] = \FanController:FanTach:fan_count_1\[59]
Removing Rhs of wire \FanController:address_0\[50] = \FanController:FanTach:fan_count_0\[60]
Removing Rhs of wire \FanController:tach_bus_3\[51] = \FanController:wtch4\[515]
Removing Lhs of wire \FanController:tach_bus_3\[51] = Net_4[585]
Removing Rhs of wire \FanController:FanTach:damping_cntr_cs_0\[62] = \FanController:FanTach:damping_cntr_reload_a0\[63]
Removing Rhs of wire \FanController:FanTach:damping_cntr_cs_1\[64] = \FanController:FanTach:damping_factor_tc\[65]
Removing Rhs of wire \FanController:FanTach:damping_cntr_cs_2\[66] = \FanController:FanTach:div10_tc\[67]
Removing Rhs of wire \FanController:Net_235\[103] = \FanController:FanTach:damping_cntr_cs_1\[64]
Removing Lhs of wire \FanController:FanTach:enable\[105] = \FanController:FanTach:reg_enable\[104]
Removing Lhs of wire \FanController:FanTach:glitch_filter_cntr_cs_0\[110] = \FanController:FanTach:glitch_filter_ld\[108]
Removing Lhs of wire \FanController:FanTach:glitch_filter_cntr_cs_1\[111] = \FanController:FanTach:damping_cntr_cs_2\[66]
Removing Lhs of wire \FanController:FanTach:glitch_filter_cntr_cs_2\[112] = \FanController:FanTach:gf_dmp_state\[102]
Removing Lhs of wire \FanController:FanTach:tach_data_ready\[147] = zero[37]
Removing Rhs of wire \FanController:alert_mask_0\[155] = \FanController:B_FanCtrl:alert_mask_control_lsb_0\[278]
Removing Rhs of wire \FanController:alert_mask_1\[157] = \FanController:B_FanCtrl:alert_mask_control_lsb_1\[277]
Removing Rhs of wire \FanController:alert_mask_2\[159] = \FanController:B_FanCtrl:alert_mask_control_lsb_2\[276]
Removing Rhs of wire \FanController:alert_mask_3\[161] = \FanController:B_FanCtrl:alert_mask_control_lsb_3\[275]
Removing Rhs of wire \FanController:Net_6149_0\[162] = \FanController:FanTach:reg_stall_0\[154]
Removing Rhs of wire \FanController:Net_6149_1\[163] = \FanController:FanTach:reg_stall_1\[156]
Removing Rhs of wire \FanController:Net_6149_2\[164] = \FanController:FanTach:reg_stall_2\[158]
Removing Rhs of wire \FanController:Net_6149_3\[165] = \FanController:FanTach:reg_stall_3\[160]
Removing Lhs of wire \FanController:Net_6149_4\[166] = zero[37]
Removing Lhs of wire \FanController:Net_6149_5\[167] = zero[37]
Removing Lhs of wire \FanController:Net_6149_6\[168] = zero[37]
Removing Lhs of wire \FanController:Net_6149_7\[169] = zero[37]
Removing Lhs of wire \FanController:Net_6149_8\[170] = zero[37]
Removing Lhs of wire \FanController:Net_6149_9\[171] = zero[37]
Removing Lhs of wire \FanController:Net_6149_10\[172] = zero[37]
Removing Lhs of wire \FanController:Net_6149_11\[173] = zero[37]
Removing Lhs of wire \FanController:Net_6149_12\[174] = zero[37]
Removing Lhs of wire \FanController:Net_6149_13\[175] = zero[37]
Removing Lhs of wire \FanController:Net_6149_14\[176] = zero[37]
Removing Lhs of wire \FanController:Net_6149_15\[177] = zero[37]
Removing Lhs of wire \FanController:B_FanCtrl:alert_pin_en\[287] = \FanController:B_FanCtrl:control_0\[269]
Removing Lhs of wire \FanController:B_FanCtrl:stall_alert_en\[288] = \FanController:B_FanCtrl:control_1\[268]
Removing Lhs of wire \FanController:B_FanCtrl:speed_alert_en\[289] = \FanController:B_FanCtrl:control_2\[267]
Removing Lhs of wire \FanController:B_FanCtrl:enable\[290] = \FanController:enable\[44]
Removing Lhs of wire \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cs_addr_2\[301] = zero[37]
Removing Lhs of wire \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cs_addr_1\[302] = zero[37]
Removing Lhs of wire \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cs_addr_2\[388] = zero[37]
Removing Lhs of wire \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cs_addr_1\[389] = zero[37]
Removing Lhs of wire \FanController:B_FanCtrl:stall_err_status_lsb_0\[482] = \FanController:Net_6149_0\[162]
Removing Lhs of wire \FanController:B_FanCtrl:stall_err_status_lsb_1\[483] = \FanController:Net_6149_1\[163]
Removing Lhs of wire \FanController:B_FanCtrl:stall_err_status_lsb_2\[484] = \FanController:Net_6149_2\[164]
Removing Lhs of wire \FanController:B_FanCtrl:stall_err_status_lsb_3\[485] = \FanController:Net_6149_3\[165]
Removing Lhs of wire \FanController:B_FanCtrl:stall_err_status_lsb_4\[486] = zero[37]
Removing Lhs of wire \FanController:B_FanCtrl:stall_err_status_lsb_5\[487] = zero[37]
Removing Lhs of wire \FanController:B_FanCtrl:stall_err_status_lsb_6\[488] = zero[37]
Removing Lhs of wire \FanController:B_FanCtrl:stall_err_status_lsb_7\[489] = zero[37]
Removing Lhs of wire \FanController:B_FanCtrl:status_6\[494] = zero[37]
Removing Lhs of wire \FanController:B_FanCtrl:status_5\[495] = zero[37]
Removing Lhs of wire \FanController:B_FanCtrl:status_4\[496] = zero[37]
Removing Lhs of wire \FanController:B_FanCtrl:status_3\[497] = zero[37]
Removing Lhs of wire \FanController:B_FanCtrl:status_2\[498] = zero[37]
Removing Lhs of wire \FanController:B_FanCtrl:status_1\[499] = \FanController:B_FanCtrl:speed_status\[478]
Removing Lhs of wire \FanController:B_FanCtrl:status_0\[500] = \FanController:B_FanCtrl:stall_status\[492]
Removing Rhs of wire Net_52[550] = \FanController:pwm_1\[294]
Removing Rhs of wire Net_69[558] = \FanController:pwm_2\[297]
Removing Rhs of wire Net_70[559] = \FanController:pwm_3\[381]
Removing Rhs of wire Net_71[560] = \FanController:pwm_4\[384]
Removing Lhs of wire tmpOE__Pin_Input_LEFT_net_0[587] = one[259]
Removing Lhs of wire tmpOE__Pin_Output_LEFT_net_0[593] = one[259]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_1_0\[600] = \FreqDiv_1:MODULE_1:g2:a0:s_0\[760]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_23\[641] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_22\[642] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_21\[643] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_20\[644] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_19\[645] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_18\[646] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_17\[647] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_16\[648] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_15\[649] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_14\[650] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_13\[651] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_12\[652] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_11\[653] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_10\[654] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_9\[655] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_8\[656] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_7\[657] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_6\[658] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_5\[659] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_4\[660] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_3\[661] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_2\[662] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_1\[663] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_0\[664] = \FreqDiv_1:MODIN1_0\[665]
Removing Lhs of wire \FreqDiv_1:MODIN1_0\[665] = \FreqDiv_1:count_0\[599]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[798] = one[259]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[799] = one[259]
Removing Lhs of wire \FreqDiv_2:add_vi_vv_MODGEN_2_0\[803] = \FreqDiv_2:MODULE_2:g2:a0:s_0\[963]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_23\[844] = zero[37]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_22\[845] = zero[37]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_21\[846] = zero[37]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_20\[847] = zero[37]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_19\[848] = zero[37]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_18\[849] = zero[37]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_17\[850] = zero[37]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_16\[851] = zero[37]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_15\[852] = zero[37]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_14\[853] = zero[37]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_13\[854] = zero[37]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_12\[855] = zero[37]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_11\[856] = zero[37]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_10\[857] = zero[37]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_9\[858] = zero[37]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_8\[859] = zero[37]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_7\[860] = zero[37]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_6\[861] = zero[37]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_5\[862] = zero[37]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_4\[863] = zero[37]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_3\[864] = zero[37]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_2\[865] = zero[37]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_1\[866] = zero[37]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_0\[867] = \FreqDiv_2:MODIN2_0\[868]
Removing Lhs of wire \FreqDiv_2:MODIN2_0\[868] = \FreqDiv_2:count_0\[802]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[1001] = one[259]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[1002] = one[259]
Removing Lhs of wire \FreqDiv_3:add_vi_vv_MODGEN_3_0\[1006] = \FreqDiv_3:MODULE_3:g2:a0:s_0\[1166]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_23\[1047] = zero[37]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_22\[1048] = zero[37]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_21\[1049] = zero[37]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_20\[1050] = zero[37]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_19\[1051] = zero[37]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_18\[1052] = zero[37]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_17\[1053] = zero[37]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_16\[1054] = zero[37]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_15\[1055] = zero[37]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_14\[1056] = zero[37]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_13\[1057] = zero[37]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_12\[1058] = zero[37]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_11\[1059] = zero[37]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_10\[1060] = zero[37]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_9\[1061] = zero[37]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_8\[1062] = zero[37]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_7\[1063] = zero[37]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_6\[1064] = zero[37]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_5\[1065] = zero[37]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_4\[1066] = zero[37]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_3\[1067] = zero[37]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_2\[1068] = zero[37]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_1\[1069] = zero[37]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_0\[1070] = \FreqDiv_3:MODIN3_0\[1071]
Removing Lhs of wire \FreqDiv_3:MODIN3_0\[1071] = \FreqDiv_3:count_0\[1005]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1204] = one[259]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1205] = one[259]
Removing Lhs of wire \FreqDiv_4:add_vi_vv_MODGEN_4_0\[1209] = \FreqDiv_4:MODULE_4:g2:a0:s_0\[1369]
Removing Lhs of wire \FreqDiv_4:MODULE_4:g2:a0:a_23\[1250] = zero[37]
Removing Lhs of wire \FreqDiv_4:MODULE_4:g2:a0:a_22\[1251] = zero[37]
Removing Lhs of wire \FreqDiv_4:MODULE_4:g2:a0:a_21\[1252] = zero[37]
Removing Lhs of wire \FreqDiv_4:MODULE_4:g2:a0:a_20\[1253] = zero[37]
Removing Lhs of wire \FreqDiv_4:MODULE_4:g2:a0:a_19\[1254] = zero[37]
Removing Lhs of wire \FreqDiv_4:MODULE_4:g2:a0:a_18\[1255] = zero[37]
Removing Lhs of wire \FreqDiv_4:MODULE_4:g2:a0:a_17\[1256] = zero[37]
Removing Lhs of wire \FreqDiv_4:MODULE_4:g2:a0:a_16\[1257] = zero[37]
Removing Lhs of wire \FreqDiv_4:MODULE_4:g2:a0:a_15\[1258] = zero[37]
Removing Lhs of wire \FreqDiv_4:MODULE_4:g2:a0:a_14\[1259] = zero[37]
Removing Lhs of wire \FreqDiv_4:MODULE_4:g2:a0:a_13\[1260] = zero[37]
Removing Lhs of wire \FreqDiv_4:MODULE_4:g2:a0:a_12\[1261] = zero[37]
Removing Lhs of wire \FreqDiv_4:MODULE_4:g2:a0:a_11\[1262] = zero[37]
Removing Lhs of wire \FreqDiv_4:MODULE_4:g2:a0:a_10\[1263] = zero[37]
Removing Lhs of wire \FreqDiv_4:MODULE_4:g2:a0:a_9\[1264] = zero[37]
Removing Lhs of wire \FreqDiv_4:MODULE_4:g2:a0:a_8\[1265] = zero[37]
Removing Lhs of wire \FreqDiv_4:MODULE_4:g2:a0:a_7\[1266] = zero[37]
Removing Lhs of wire \FreqDiv_4:MODULE_4:g2:a0:a_6\[1267] = zero[37]
Removing Lhs of wire \FreqDiv_4:MODULE_4:g2:a0:a_5\[1268] = zero[37]
Removing Lhs of wire \FreqDiv_4:MODULE_4:g2:a0:a_4\[1269] = zero[37]
Removing Lhs of wire \FreqDiv_4:MODULE_4:g2:a0:a_3\[1270] = zero[37]
Removing Lhs of wire \FreqDiv_4:MODULE_4:g2:a0:a_2\[1271] = zero[37]
Removing Lhs of wire \FreqDiv_4:MODULE_4:g2:a0:a_1\[1272] = zero[37]
Removing Lhs of wire \FreqDiv_4:MODULE_4:g2:a0:a_0\[1273] = \FreqDiv_4:MODIN4_0\[1274]
Removing Lhs of wire \FreqDiv_4:MODIN4_0\[1274] = \FreqDiv_4:count_0\[1208]
Removing Lhs of wire \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[1407] = one[259]
Removing Lhs of wire \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[1408] = one[259]
Removing Lhs of wire tmpOE__Pin_Input_RIGHT_net_0[1410] = one[259]
Removing Lhs of wire tmpOE__Pin_Input_UP_net_0[1415] = one[259]
Removing Lhs of wire tmpOE__Pin_Input_DOWN_net_0[1420] = one[259]
Removing Lhs of wire tmpOE__Pin_Output_RIGHT_net_0[1425] = one[259]
Removing Lhs of wire tmpOE__Pin_Output_UP_net_0[1431] = one[259]
Removing Lhs of wire tmpOE__Pin_Output_DOWN_net_0[1437] = one[259]
Removing Lhs of wire \UART:Net_61\[1444] = \UART:Net_9\[1443]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[1448] = zero[37]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[1449] = zero[37]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[1450] = zero[37]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[1451] = zero[37]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[1452] = zero[37]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[1453] = zero[37]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[1454] = zero[37]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[1455] = zero[37]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[1467] = \UART:BUART:tx_bitclk_dp\[1503]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[1513] = \UART:BUART:tx_counter_dp\[1504]
Removing Lhs of wire \UART:BUART:tx_status_6\[1514] = zero[37]
Removing Lhs of wire \UART:BUART:tx_status_5\[1515] = zero[37]
Removing Lhs of wire \UART:BUART:tx_status_4\[1516] = zero[37]
Removing Lhs of wire \UART:BUART:tx_status_1\[1518] = \UART:BUART:tx_fifo_empty\[1481]
Removing Lhs of wire \UART:BUART:tx_status_3\[1520] = \UART:BUART:tx_fifo_notfull\[1480]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[1580] = zero[37]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_5_1\[1588] = \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_1\[1599]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_5_0\[1590] = \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_0\[1600]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_6\[1591] = \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_0\[1616]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_7\[1592] = \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[1630]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:a_1\[1593] = \UART:BUART:sRX:s23Poll:MODIN5_1\[1594]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN5_1\[1594] = \UART:BUART:pollcount_1\[1586]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:a_0\[1595] = \UART:BUART:sRX:s23Poll:MODIN5_0\[1596]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN5_0\[1596] = \UART:BUART:pollcount_0\[1589]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[1602] = one[259]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[1603] = one[259]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:newa_1\[1604] = \UART:BUART:pollcount_1\[1586]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN6_1\[1605] = \UART:BUART:pollcount_1\[1586]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:newa_0\[1606] = \UART:BUART:pollcount_0\[1589]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN6_0\[1607] = \UART:BUART:pollcount_0\[1589]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_1\[1608] = zero[37]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_0\[1609] = one[259]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:dataa_1\[1610] = \UART:BUART:pollcount_1\[1586]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:dataa_0\[1611] = \UART:BUART:pollcount_0\[1589]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:datab_1\[1612] = zero[37]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:datab_0\[1613] = one[259]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[1618] = \UART:BUART:pollcount_1\[1586]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN7_1\[1619] = \UART:BUART:pollcount_1\[1586]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[1620] = \UART:BUART:pollcount_0\[1589]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN7_0\[1621] = \UART:BUART:pollcount_0\[1589]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[1622] = one[259]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[1623] = zero[37]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[1624] = \UART:BUART:pollcount_1\[1586]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[1625] = \UART:BUART:pollcount_0\[1589]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[1626] = one[259]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[1627] = zero[37]
Removing Lhs of wire \UART:BUART:rx_status_1\[1634] = zero[37]
Removing Rhs of wire \UART:BUART:rx_status_2\[1635] = \UART:BUART:rx_parity_error_status\[1636]
Removing Rhs of wire \UART:BUART:rx_status_3\[1637] = \UART:BUART:rx_stop_bit_error\[1638]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_8\[1648] = \UART:BUART:sRX:MODULE_8:g2:a0:lta_0\[1697]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_9\[1652] = \UART:BUART:sRX:MODULE_9:g1:a0:xneq\[1719]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:newa_6\[1653] = zero[37]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:newa_5\[1654] = zero[37]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:newa_4\[1655] = zero[37]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:newa_3\[1656] = \UART:BUART:sRX:MODIN8_6\[1657]
Removing Lhs of wire \UART:BUART:sRX:MODIN8_6\[1657] = \UART:BUART:rx_count_6\[1575]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:newa_2\[1658] = \UART:BUART:sRX:MODIN8_5\[1659]
Removing Lhs of wire \UART:BUART:sRX:MODIN8_5\[1659] = \UART:BUART:rx_count_5\[1576]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:newa_1\[1660] = \UART:BUART:sRX:MODIN8_4\[1661]
Removing Lhs of wire \UART:BUART:sRX:MODIN8_4\[1661] = \UART:BUART:rx_count_4\[1577]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:newa_0\[1662] = \UART:BUART:sRX:MODIN8_3\[1663]
Removing Lhs of wire \UART:BUART:sRX:MODIN8_3\[1663] = \UART:BUART:rx_count_3\[1578]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:newb_6\[1664] = zero[37]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:newb_5\[1665] = zero[37]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:newb_4\[1666] = zero[37]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:newb_3\[1667] = zero[37]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:newb_2\[1668] = one[259]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:newb_1\[1669] = one[259]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:newb_0\[1670] = zero[37]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:dataa_6\[1671] = zero[37]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:dataa_5\[1672] = zero[37]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:dataa_4\[1673] = zero[37]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:dataa_3\[1674] = \UART:BUART:rx_count_6\[1575]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:dataa_2\[1675] = \UART:BUART:rx_count_5\[1576]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:dataa_1\[1676] = \UART:BUART:rx_count_4\[1577]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:dataa_0\[1677] = \UART:BUART:rx_count_3\[1578]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:datab_6\[1678] = zero[37]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:datab_5\[1679] = zero[37]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:datab_4\[1680] = zero[37]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:datab_3\[1681] = zero[37]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:datab_2\[1682] = one[259]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:datab_1\[1683] = one[259]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:datab_0\[1684] = zero[37]
Removing Lhs of wire \UART:BUART:sRX:MODULE_9:g1:a0:newa_0\[1699] = \UART:BUART:rx_postpoll\[1534]
Removing Lhs of wire \UART:BUART:sRX:MODULE_9:g1:a0:newb_0\[1700] = \UART:BUART:rx_parity_bit\[1651]
Removing Lhs of wire \UART:BUART:sRX:MODULE_9:g1:a0:dataa_0\[1701] = \UART:BUART:rx_postpoll\[1534]
Removing Lhs of wire \UART:BUART:sRX:MODULE_9:g1:a0:datab_0\[1702] = \UART:BUART:rx_parity_bit\[1651]
Removing Lhs of wire \UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:a_0\[1703] = \UART:BUART:rx_postpoll\[1534]
Removing Lhs of wire \UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:b_0\[1704] = \UART:BUART:rx_parity_bit\[1651]
Removing Lhs of wire \UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:aeqb_0\[1706] = one[259]
Removing Lhs of wire \UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:eq_0\[1707] = \UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:xnor_array_0\[1705]
Removing Lhs of wire \UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:eqi_0\[1708] = \UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:xnor_array_0\[1705]
Removing Lhs of wire tmpOE__Rx_1_net_0[1730] = one[259]
Removing Lhs of wire tmpOE__Tx_1_net_0[1735] = one[259]
Removing Lhs of wire \FanController:FanTach:fifo_load\\D\[1755] = zero[37]
Removing Lhs of wire \FreqDiv_1:not_last_reset\\D\[1773] = one[259]
Removing Lhs of wire \FreqDiv_2:not_last_reset\\D\[1775] = one[259]
Removing Lhs of wire \FreqDiv_3:not_last_reset\\D\[1777] = one[259]
Removing Lhs of wire \FreqDiv_4:not_last_reset\\D\[1779] = one[259]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[1781] = zero[37]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[1796] = \UART:BUART:rx_bitclk_pre\[1569]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[1805] = \UART:BUART:rx_parity_error_pre\[1646]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[1806] = zero[37]

------------------------------------------------------
Aliased 0 equations, 320 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for '\FanController:B_FanCtrl:async_nrq\' (cost = 2):
\FanController:B_FanCtrl:async_nrq\ <= ((not \FanController:B_FanCtrl:sync_nrq\ and \FanController:B_FanCtrl:continuous_nrq\)
	OR \FanController:Net_6081\);

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:s_0\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:s_0\ <= (not \FreqDiv_1:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FreqDiv_1:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:s_0\' (cost = 0):
\FreqDiv_2:MODULE_2:g2:a0:s_0\ <= (not \FreqDiv_2:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FreqDiv_2:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:s_0\' (cost = 0):
\FreqDiv_3:MODULE_3:g2:a0:s_0\ <= (not \FreqDiv_3:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FreqDiv_3:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_4:g2:a0:s_0\' (cost = 0):
\FreqDiv_4:MODULE_4:g2:a0:s_0\ <= (not \FreqDiv_4:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FreqDiv_4:count_0\);

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_8:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_8:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_8:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_8:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_8:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_8:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_8:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_8:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_8:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_8:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_8:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_8:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_8:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_8:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_8:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_8:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_8:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_8:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_8:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_8:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_8:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_8:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_8:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_8:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_8:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_8:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_106 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:pollcount_1\ and not Net_106 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_106 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:pollcount_1\ and not Net_106 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_106 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 122 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[769] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[779] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[789] = zero[37]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[972] = zero[37]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[982] = zero[37]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[992] = zero[37]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[1175] = zero[37]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[1185] = zero[37]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[1195] = zero[37]
Removing Lhs of wire \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[1378] = zero[37]
Removing Lhs of wire \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[1388] = zero[37]
Removing Lhs of wire \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\[1398] = zero[37]
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[1533] = \UART:BUART:rx_bitclk\[1581]
Removing Lhs of wire \UART:BUART:rx_status_0\[1632] = zero[37]
Removing Lhs of wire \UART:BUART:rx_status_6\[1641] = zero[37]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[1788] = \UART:BUART:tx_ctrl_mark_last\[1524]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[1800] = zero[37]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[1801] = zero[37]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[1803] = zero[37]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[1804] = \UART:BUART:rx_markspace_pre\[1645]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[1809] = \UART:BUART:rx_parity_bit\[1651]

------------------------------------------------------
Aliased 0 equations, 21 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_9:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_106 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not Net_106 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ade0n\Desktop\PR\CyberPong\CyberPong.cydsn\CyberPongRemastered.cydsn\CyberPongRemastered.cyprj -dcpsoc3 CyberPongRemastered.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.689ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Thursday, 13 January 2022 19:30:45
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ade0n\Desktop\PR\CyberPong\CyberPong.cydsn\CyberPongRemastered.cydsn\CyberPongRemastered.cyprj -d CY8C5888LTI-LP097 CyberPongRemastered.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.018ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \FanController:FanTach:fifo_load\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
Assigning clock FanController_BUS_CLK to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'FanController_PWM_CLOCK_25k_10b'. Fanout=3, Signal=\FanController:Net_6559\
    Digital Clock 1: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'FanController_TACH_CLK_500K'. Fanout=1, Signal=\FanController:tach_clk\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \FanController:FanTach:ClkSync\: with output requested to be synchronous
        ClockIn: FanController_TACH_CLK_500K was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \FanController:B_FanCtrl:GlobalControlReg\:controlcell.control_5 was determined to be synchronous to ClockIn
        ClockOut: FanController_TACH_CLK_500K, EnableOut: \FanController:B_FanCtrl:GlobalControlReg\:controlcell.control_5
    UDB Clk/Enable \FanController:B_FanCtrl:FanClkSync\: with output requested to be synchronous
        ClockIn: FanController_PWM_CLOCK_25k_10b was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: FanController_PWM_CLOCK_25k_10b, EnableOut: Constant 1
    UDB Clk/Enable \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:ClkSync\: with output requested to be synchronous
        ClockIn: FanController_PWM_CLOCK_25k_10b was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: FanController_PWM_CLOCK_25k_10b, EnableOut: Constant 1
    UDB Clk/Enable \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:ClkSync\: with output requested to be synchronous
        ClockIn: FanController_PWM_CLOCK_25k_10b was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: FanController_PWM_CLOCK_25k_10b, EnableOut: Constant 1
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: Pin_Input_LEFT(0):iocell.fb
        Effective Clock: Pin_Input_LEFT(0):iocell.fb
        Enable Signal: True
    Routed Clock: Pin_Input_RIGHT(0):iocell.fb
        Effective Clock: Pin_Input_RIGHT(0):iocell.fb
        Enable Signal: True
    Routed Clock: Pin_Input_UP(0):iocell.fb
        Effective Clock: Pin_Input_UP(0):iocell.fb
        Enable Signal: True
    Routed Clock: Pin_Input_DOWN(0):iocell.fb
        Effective Clock: Pin_Input_DOWN(0):iocell.fb
        Enable Signal: True
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_Input_LEFT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Input_LEFT(0)__PA ,
            fb => Net_56 ,
            pad => Pin_Input_LEFT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Output_LEFT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Output_LEFT(0)__PA ,
            pin_input => Net_52 ,
            pad => Pin_Output_LEFT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Input_RIGHT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Input_RIGHT(0)__PA ,
            fb => Net_57 ,
            pad => Pin_Input_RIGHT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Input_UP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Input_UP(0)__PA ,
            fb => Net_61 ,
            pad => Pin_Input_UP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Input_DOWN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Input_DOWN(0)__PA ,
            fb => Net_65 ,
            pad => Pin_Input_DOWN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Output_RIGHT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Output_RIGHT(0)__PA ,
            pin_input => Net_69 ,
            pad => Pin_Output_RIGHT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Output_UP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Output_UP(0)__PA ,
            pin_input => Net_70 ,
            pad => Pin_Output_UP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Output_DOWN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Output_DOWN(0)__PA ,
            pin_input => Net_71 ,
            pad => Pin_Output_DOWN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_106 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_110 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\FanController:B_FanCtrl:speed_status\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FanController:B_FanCtrl:control_4\ * 
              \FanController:B_FanCtrl:control_2\
        );
        Output = \FanController:B_FanCtrl:speed_status\ (fanout=1)

    MacroCell: Name=\FanController:B_FanCtrl:stall_status\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FanController:B_FanCtrl:control_1\ * 
              \FanController:B_FanCtrl:stall_alrt\
        );
        Output = \FanController:B_FanCtrl:stall_status\ (fanout=1)

    MacroCell: Name=Net_110, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_110 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_106 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\FanController:B_FanCtrl:continuous_nrq\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FanController:Net_6081\
            + !\FanController:B_FanCtrl:sync_nrq\ * 
              \FanController:B_FanCtrl:continuous_nrq\
        );
        Output = \FanController:B_FanCtrl:continuous_nrq\ (fanout=3)

    MacroCell: Name=\FanController:B_FanCtrl:sync_nrq\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FanController:Net_6559\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FanController:Net_6081\
            + !\FanController:B_FanCtrl:sync_nrq\ * 
              \FanController:B_FanCtrl:continuous_nrq\
        );
        Output = \FanController:B_FanCtrl:sync_nrq\ (fanout=3)

    MacroCell: Name=\FanController:sync\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FanController:Net_6559\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FanController:Net_6081\ * !\FanController:B_FanCtrl:sync_nrq\
            + !\FanController:B_FanCtrl:sync_nrq\ * 
              \FanController:B_FanCtrl:continuous_nrq\
        );
        Output = \FanController:sync\ (fanout=1)

    MacroCell: Name=\FanController:drq\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 1 pterm
        (
              \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_0\
        );
        Output = \FanController:drq\ (fanout=1)

    MacroCell: Name=\FanController:FanTach:tach\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 4 pterms
        (
              !\FanController:address_3\ * !\FanController:address_2\ * 
              !\FanController:address_1\ * !\FanController:address_0\ * Net_1
            + !\FanController:address_3\ * !\FanController:address_2\ * 
              !\FanController:address_1\ * \FanController:address_0\ * Net_2
            + !\FanController:address_3\ * !\FanController:address_2\ * 
              \FanController:address_1\ * !\FanController:address_0\ * Net_3
            + !\FanController:address_3\ * !\FanController:address_2\ * 
              \FanController:address_1\ * \FanController:address_0\ * Net_4
        );
        Output = \FanController:FanTach:tach\ (fanout=2)

    MacroCell: Name=\FanController:FanTach:next_fan\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 2 pterms
        (
              \FanController:FanTach:next_fan\ * 
              \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_0\
            + \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_1\
        );
        Output = \FanController:FanTach:next_fan\ (fanout=2)

    MacroCell: Name=\FanController:Net_235\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 1 pterm
        (
              \FanController:FanTach:damping_cntr_cs_0\ * 
              \FanController:FanTach:damping_cntr_tc\ * 
              \FanController:FanTach:gf_dmp_state\
        );
        Output = \FanController:Net_235\ (fanout=3)

    MacroCell: Name=\FanController:FanTach:end_of_measurement\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 1 pterm
        (
              !\FanController:address_3\ * !\FanController:address_2\ * 
              !\FanController:address_1\ * !\FanController:address_0\ * 
              \FanController:FanTach:pulse_tc\
        );
        Output = \FanController:FanTach:end_of_measurement\ (fanout=1)

    MacroCell: Name=\FanController:FanTach:pulse_tc\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 2 pterms
        (
              \FanController:FanTach:pulse_tc\ * 
              \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_0\
            + \FanController:FanTach:tach_state_2\ * 
              !\FanController:FanTach:tach_state_1\ * 
              \FanController:FanTach:tach_state_0\
        );
        Output = \FanController:FanTach:pulse_tc\ (fanout=2)

    MacroCell: Name=\FanController:FanTach:gf_dmp_state\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 1 pterm
        (
              \FanController:enable\ * !\FanController:FanTach:gf_dmp_state\
        );
        Output = \FanController:FanTach:gf_dmp_state\ (fanout=3)

    MacroCell: Name=\FanController:FanTach:reg_enable\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 2 pterms
        (
              \FanController:enable\ * \FanController:Net_235\
            + !\FanController:FanTach:end_of_measurement\ * 
              !\FanController:Net_235\ * \FanController:FanTach:reg_enable\
        );
        Output = \FanController:FanTach:reg_enable\ (fanout=3)

    MacroCell: Name=\FanController:FanTach:glitch_filter_state\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 2 pterms
        (
              \FanController:FanTach:tach\ * 
              \FanController:FanTach:glitch_filter_state\
            + !\FanController:FanTach:glitch_filter_state\ * 
              \FanController:FanTach:glitch_filter_tc\
        );
        Output = \FanController:FanTach:glitch_filter_state\ (fanout=3)

    MacroCell: Name=\FanController:FanTach:glitch_filter_ld\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 1 pterm
        !(
              \FanController:FanTach:tach\ * 
              !\FanController:FanTach:glitch_filter_state\
        );
        Output = \FanController:FanTach:glitch_filter_ld\ (fanout=1)

    MacroCell: Name=\FanController:FanTach:filtered_rising_tach\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 1 pterm
        (
              \FanController:FanTach:glitch_filter_state\ * 
              \FanController:FanTach:glitch_filter_tc\
        );
        Output = \FanController:FanTach:filtered_rising_tach\ (fanout=4)

    MacroCell: Name=\FanController:FanTach:tach_state_2\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 3 pterms
        (
              !\FanController:FanTach:filtered_rising_tach\ * 
              !\FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_0\ * 
              \FanController:FanTach:co_1\
            + \FanController:FanTach:filtered_rising_tach\ * 
              !\FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_1\ * 
              \FanController:FanTach:tach_state_0\
            + \FanController:FanTach:tach_state_2\ * 
              !\FanController:FanTach:tach_state_1\
        );
        Output = \FanController:FanTach:tach_state_2\ (fanout=12)

    MacroCell: Name=\FanController:FanTach:tach_state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 6 pterms
        (
              !\FanController:FanTach:filtered_rising_tach\ * 
              !\FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_1\
            + !\FanController:FanTach:filtered_rising_tach\ * 
              \FanController:FanTach:tach_state_2\ * 
              !\FanController:FanTach:tach_state_1\ * 
              \FanController:FanTach:co_1\
            + !\FanController:FanTach:filtered_rising_tach\ * 
              !\FanController:FanTach:tach_state_1\ * 
              \FanController:FanTach:tach_state_0\ * 
              \FanController:FanTach:co_1\
            + \FanController:FanTach:filtered_rising_tach\ * 
              !\FanController:FanTach:tach_state_1\ * 
              \FanController:FanTach:tach_state_0\ * 
              \FanController:FanTach:sync2_tach_cnt3\
            + !\FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_1\ * 
              !\FanController:FanTach:tach_state_0\
            + \FanController:FanTach:tach_state_2\ * 
              !\FanController:FanTach:tach_state_1\ * 
              \FanController:FanTach:tach_state_0\
        );
        Output = \FanController:FanTach:tach_state_1\ (fanout=11)

    MacroCell: Name=\FanController:FanTach:tach_state_0\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 5 pterms
        !(
              !\FanController:FanTach:reg_enable\ * 
              !\FanController:FanTach:tach_state_2\ * 
              !\FanController:FanTach:tach_state_1\ * 
              !\FanController:FanTach:tach_state_0\
            + !\FanController:FanTach:filtered_rising_tach\ * 
              !\FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_0\
            + !\FanController:FanTach:filtered_rising_tach\ * 
              \FanController:FanTach:tach_state_2\ * 
              !\FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:co_1\
            + !\FanController:FanTach:tach_state_2\ * 
              !\FanController:FanTach:tach_state_1\ * 
              \FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:sync2_tach_cnt3\
            + \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_1\ * 
              !\FanController:FanTach:tach_state_0\
        );
        Output = \FanController:FanTach:tach_state_0\ (fanout=12)

    MacroCell: Name=\FanController:FanTach:sync2_tach_cnt3\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 2 pterms
        (
              \FanController:FanTach:reg_enable\ * 
              !\FanController:FanTach:tach_state_2\ * 
              !\FanController:FanTach:tach_state_1\ * 
              !\FanController:FanTach:tach_state_0\ * 
              \FanController:FanTach:sync2_tach_cnt3\
            + \FanController:FanTach:filtered_rising_tach\ * 
              !\FanController:FanTach:tach_state_2\ * 
              !\FanController:FanTach:tach_state_1\ * 
              \FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:sync2_tach_cnt3\
        );
        Output = \FanController:FanTach:sync2_tach_cnt3\ (fanout=3)

    MacroCell: Name=\FanController:FanTach:stall_det\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 2 pterms
        (
              \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_1\ * 
              \FanController:FanTach:tach_state_0\
            + \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_0\ * 
              \FanController:FanTach:stall_det\
        );
        Output = \FanController:FanTach:stall_det\ (fanout=5)

    MacroCell: Name=\FanController:Net_6505\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 2 pterms
        (
              \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_1\ * \FanController:Net_6505\
            + \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_0\ * \FanController:Net_6505\
        );
        Output = \FanController:Net_6505\ (fanout=1)

    MacroCell: Name=\FanController:Net_6146\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 2 pterms
        (
              \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_1\ * \FanController:Net_6146\
            + \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_0\ * \FanController:Net_6146\
        );
        Output = \FanController:Net_6146\ (fanout=1)

    MacroCell: Name=\FanController:Net_6149_0\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 3 pterms
        (
              !\FanController:address_1\ * !\FanController:address_0\ * 
              \FanController:FanTach:stall_det\ * 
              \FanController:alert_mask_0\
            + \FanController:address_1\ * \FanController:Net_6149_0\
            + \FanController:address_0\ * \FanController:Net_6149_0\
        );
        Output = \FanController:Net_6149_0\ (fanout=3)

    MacroCell: Name=\FanController:Net_6149_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 3 pterms
        (
              !\FanController:address_1\ * \FanController:address_0\ * 
              \FanController:FanTach:stall_det\ * 
              \FanController:alert_mask_1\
            + \FanController:address_1\ * \FanController:Net_6149_1\
            + !\FanController:address_0\ * \FanController:Net_6149_1\
        );
        Output = \FanController:Net_6149_1\ (fanout=3)

    MacroCell: Name=\FanController:Net_6149_2\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 3 pterms
        (
              !\FanController:address_1\ * \FanController:Net_6149_2\
            + \FanController:address_1\ * !\FanController:address_0\ * 
              \FanController:FanTach:stall_det\ * 
              \FanController:alert_mask_2\
            + \FanController:address_0\ * \FanController:Net_6149_2\
        );
        Output = \FanController:Net_6149_2\ (fanout=3)

    MacroCell: Name=\FanController:Net_6149_3\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 3 pterms
        (
              !\FanController:address_1\ * \FanController:Net_6149_3\
            + \FanController:address_1\ * \FanController:address_0\ * 
              \FanController:FanTach:stall_det\ * 
              \FanController:alert_mask_3\
            + !\FanController:address_0\ * \FanController:Net_6149_3\
        );
        Output = \FanController:Net_6149_3\ (fanout=3)

    MacroCell: Name=Net_52, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:Net_6559\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \FanController:enable\ * 
              !\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:cl0\ * 
              !\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:ce0\
        );
        Output = Net_52 (fanout=1)

    MacroCell: Name=Net_69, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:Net_6559\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \FanController:enable\ * 
              !\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:cl1\ * 
              !\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:ce1\
        );
        Output = Net_69 (fanout=1)

    MacroCell: Name=Net_70, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:Net_6559\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \FanController:enable\ * 
              !\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:cl0\ * 
              !\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:ce0\
        );
        Output = Net_70 (fanout=1)

    MacroCell: Name=Net_71, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:Net_6559\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \FanController:enable\ * 
              !\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:cl1\ * 
              !\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:ce1\
        );
        Output = Net_71 (fanout=1)

    MacroCell: Name=\FanController:B_FanCtrl:alert_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FanController:Net_6559\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FanController:B_FanCtrl:control_0\ * \FanController:sync\ * 
              \FanController:B_FanCtrl:interrupt\
            + !\FanController:sync\ * \FanController:B_FanCtrl:alert_reg\ * 
              \FanController:B_FanCtrl:interrupt\
        );
        Output = \FanController:B_FanCtrl:alert_reg\ (fanout=1)

    MacroCell: Name=\FanController:B_FanCtrl:stall_alrt\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:Net_6559\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\FanController:Net_6149_0\ * !\FanController:Net_6149_1\ * 
              !\FanController:Net_6149_2\ * !\FanController:Net_6149_3\
        );
        Output = \FanController:B_FanCtrl:stall_alrt\ (fanout=1)

    MacroCell: Name=Net_1, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_56)
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \FreqDiv_1:not_last_reset\ * !\FreqDiv_1:count_0\
        );
        Output = Net_1 (fanout=1)

    MacroCell: Name=Net_2, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_57)
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \FreqDiv_2:not_last_reset\ * !\FreqDiv_2:count_0\
        );
        Output = Net_2 (fanout=1)

    MacroCell: Name=Net_3, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_61)
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \FreqDiv_3:not_last_reset\ * !\FreqDiv_3:count_0\
        );
        Output = Net_3 (fanout=1)

    MacroCell: Name=Net_4, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_65)
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \FreqDiv_4:not_last_reset\ * !\FreqDiv_4:count_0\
        );
        Output = Net_4 (fanout=1)

    MacroCell: Name=\FreqDiv_1:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_56)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_1:not_last_reset\ (fanout=2)

    MacroCell: Name=\FreqDiv_1:count_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_56)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\
        );
        Output = \FreqDiv_1:count_0\ (fanout=1)

    MacroCell: Name=\FreqDiv_2:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_57)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_2:not_last_reset\ (fanout=2)

    MacroCell: Name=\FreqDiv_2:count_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_57)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_2:not_last_reset\
        );
        Output = \FreqDiv_2:count_0\ (fanout=1)

    MacroCell: Name=\FreqDiv_3:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_61)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_3:not_last_reset\ (fanout=2)

    MacroCell: Name=\FreqDiv_3:count_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_61)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_3:not_last_reset\
        );
        Output = \FreqDiv_3:count_0\ (fanout=1)

    MacroCell: Name=\FreqDiv_4:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_65)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_4:not_last_reset\ (fanout=2)

    MacroCell: Name=\FreqDiv_4:count_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_65)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_4:not_last_reset\
        );
        Output = \FreqDiv_4:count_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_106
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_106 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_106 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_106
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_106 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_106 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_106
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_106
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\
        PORT MAP (
            clock => \FanController:tach_clk\ ,
            cs_addr_2 => \FanController:FanTach:damping_cntr_cs_2\ ,
            cs_addr_1 => \FanController:Net_235\ ,
            cs_addr_0 => \FanController:FanTach:damping_cntr_cs_0\ ,
            z0_comb => \FanController:FanTach:damping_cntr_cs_0\ ,
            z1_comb => \FanController:FanTach:damping_cntr_tc\ ,
            clk_en => \FanController:enable\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000010100000010000000100000001010000100100000100000001100000000010001010000011111111000000001111111111111111000001001110101000000100000000000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\FanController:enable\)

    datapathcell: Name =\FanController:FanTach:GlitchFilterTimer:u0\
        PORT MAP (
            clock => \FanController:tach_clk\ ,
            cs_addr_2 => \FanController:FanTach:gf_dmp_state\ ,
            cs_addr_1 => \FanController:FanTach:damping_cntr_cs_2\ ,
            cs_addr_0 => \FanController:FanTach:glitch_filter_ld\ ,
            z0_comb => \FanController:FanTach:glitch_filter_tc\ ,
            z1_comb => \FanController:FanTach:damping_cntr_cs_2\ ,
            clk_en => \FanController:enable\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100000001000000000000001000000001000000011000000000000010100000010100000001000001010000100100000000000000100000000010001010000011111111000000001111111111111111000001001110101000000100000000000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\FanController:enable\)

    datapathcell: Name =\FanController:FanTach:FanTachCounter:u0\
        PORT MAP (
            clock => \FanController:tach_clk\ ,
            cs_addr_2 => \FanController:FanTach:tach_state_2\ ,
            cs_addr_1 => \FanController:FanTach:tach_state_1\ ,
            cs_addr_0 => \FanController:FanTach:tach_state_0\ ,
            chain_out => \FanController:FanTach:FanTachCounter:carry\ ,
            clk_en => \FanController:enable\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000010101000010000000010000001000000001000000100000010000000000100001010100001000000101010000100000011111111000000001111111111111111000000000000000000000001000000000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\FanController:enable\)
        Next in chain : \FanController:FanTach:FanTachCounter:u1\

    datapathcell: Name =\FanController:FanTach:FanTachCounter:u1\
        PORT MAP (
            clock => \FanController:tach_clk\ ,
            cs_addr_2 => \FanController:FanTach:tach_state_2\ ,
            cs_addr_1 => \FanController:FanTach:tach_state_1\ ,
            cs_addr_0 => \FanController:FanTach:tach_state_0\ ,
            co_msb_comb => \FanController:FanTach:co_1\ ,
            chain_in => \FanController:FanTach:FanTachCounter:carry\ ,
            clk_en => \FanController:enable\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000010101000010000000010000001000000001000000100000010000000000100001010100001000000101010000100000011111111000000001111111111111111000011110000111100000001000011110000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\FanController:enable\)
        Previous in chain : \FanController:FanTach:FanTachCounter:u0\

    datapathcell: Name =\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\
        PORT MAP (
            clock => \FanController:Net_6559\ ,
            cs_addr_0 => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:z0\ ,
            d0_load => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:z0\ ,
            d1_load => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:z0\ ,
            chain_out => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100000001000000011011000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000000000000000000000000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\

    datapathcell: Name =\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\
        PORT MAP (
            clock => \FanController:Net_6559\ ,
            cs_addr_0 => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:z0\ ,
            d0_load => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:z0\ ,
            d1_load => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:z0\ ,
            ce0_comb => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:ce0\ ,
            cl0_comb => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:cl0\ ,
            z0_comb => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:z0\ ,
            ce1_comb => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:ce1\ ,
            cl1_comb => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:cl1\ ,
            chain_in => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100000001000000011011000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001011110000111100000000000011110000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\

    datapathcell: Name =\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\
        PORT MAP (
            clock => \FanController:Net_6559\ ,
            cs_addr_0 => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:z0\ ,
            d0_load => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:z0\ ,
            d1_load => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:z0\ ,
            chain_out => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100000001000000011011000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000000000000000000000000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\

    datapathcell: Name =\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\
        PORT MAP (
            clock => \FanController:Net_6559\ ,
            cs_addr_0 => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:z0\ ,
            d0_load => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:z0\ ,
            d1_load => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:z0\ ,
            ce0_comb => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:ce0\ ,
            cl0_comb => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:cl0\ ,
            z0_comb => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:z0\ ,
            ce1_comb => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:ce1\ ,
            cl1_comb => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:cl1\ ,
            chain_in => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100000001000000011011000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001011110000111100000000000011110000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\FanController:B_FanCtrl:StallStatus:StallError_LSB\
        PORT MAP (
            clock => \FanController:Net_6559\ ,
            status_3 => \FanController:Net_6149_3\ ,
            status_2 => \FanController:Net_6149_2\ ,
            status_1 => \FanController:Net_6149_1\ ,
            status_0 => \FanController:Net_6149_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "11111111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\FanController:B_FanCtrl:AlertStatusReg\
        PORT MAP (
            clock => \FanController:Net_6559\ ,
            status_1 => \FanController:B_FanCtrl:speed_status\ ,
            status_0 => \FanController:B_FanCtrl:stall_status\ ,
            interrupt => \FanController:B_FanCtrl:interrupt\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\FanController:B_FanCtrl:GlobalControlReg\
        PORT MAP (
            clock => \FanController:Net_6559\ ,
            control_7 => \FanController:B_FanCtrl:control_7\ ,
            control_6 => \FanController:B_FanCtrl:control_6\ ,
            control_5 => \FanController:enable\ ,
            control_4 => \FanController:B_FanCtrl:control_4\ ,
            control_3 => \FanController:B_FanCtrl:control_3\ ,
            control_2 => \FanController:B_FanCtrl:control_2\ ,
            control_1 => \FanController:B_FanCtrl:control_1\ ,
            control_0 => \FanController:B_FanCtrl:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00011000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\FanController:B_FanCtrl:HwCtl:AlertMaskLSB\
        PORT MAP (
            clock => \FanController:Net_6559\ ,
            control_7 => \FanController:B_FanCtrl:alert_mask_control_lsb_7\ ,
            control_6 => \FanController:B_FanCtrl:alert_mask_control_lsb_6\ ,
            control_5 => \FanController:B_FanCtrl:alert_mask_control_lsb_5\ ,
            control_4 => \FanController:B_FanCtrl:alert_mask_control_lsb_4\ ,
            control_3 => \FanController:alert_mask_3\ ,
            control_2 => \FanController:alert_mask_2\ ,
            control_1 => \FanController:alert_mask_1\ ,
            control_0 => \FanController:alert_mask_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\FanController:FanTach:P3_P5:FanCounter\
        PORT MAP (
            clock => \FanController:tach_clk\ ,
            enable => \FanController:FanTach:next_fan\ ,
            count_6 => \FanController:FanTach:fan_count_6\ ,
            count_5 => \FanController:FanTach:fan_count_5\ ,
            count_4 => \FanController:FanTach:fan_count_4\ ,
            count_3 => \FanController:address_3\ ,
            count_2 => \FanController:address_2\ ,
            count_1 => \FanController:address_1\ ,
            count_0 => \FanController:address_0\ ,
            tc => \FanController:FanTach:fan_count_tc\ ,
            clk_en => \FanController:enable\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0000011"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\FanController:enable\)

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\FanController:TachOutDMA\
        PORT MAP (
            dmareq => \FanController:drq\ ,
            termin => zero ,
            termout => \FanController:Net_6081\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\FanController:PID_ISR\
        PORT MAP (
            interrupt => \FanController:Net_235\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :   13 :   35 :   48 : 27.08 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    1 :   23 :   24 :  4.17 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   69 :  123 :  192 : 35.94 %
  Unique P-terms              :  115 :  269 :  384 : 29.95 %
  Total P-terms               :  128 :      :      :        
  Datapath Cells              :   11 :   13 :   24 : 45.83 %
  Status Cells                :    6 :   18 :   24 : 25.00 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    3 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :    4 :   20 :   24 : 16.67 %
    Control Registers         :    2 :      :      :        
    Count7 Cells              :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.169ms
Tech Mapping phase: Elapsed time ==> 0s.231ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(3)][IoId=(0)] : Pin_Input_DOWN(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Pin_Input_LEFT(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Pin_Input_RIGHT(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Pin_Input_UP(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Pin_Output_DOWN(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : Pin_Output_LEFT(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Pin_Output_RIGHT(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Pin_Output_UP(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.324ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   35 :   13 :   48 :  72.92%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.54
                   Pterms :            3.66
               Macrocells :            1.97
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.063ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         18 :      11.11 :       3.83
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\FreqDiv_2:not_last_reset\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_57)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_2:not_last_reset\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_2:count_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_57)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_2:not_last_reset\
        );
        Output = \FreqDiv_2:count_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_2, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_57)
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \FreqDiv_2:not_last_reset\ * !\FreqDiv_2:count_0\
        );
        Output = Net_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_110, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_110 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_106 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_106
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_106 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_106 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_106 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_106
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_106 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_106
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=11, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_106
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=11, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_1, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_56)
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \FreqDiv_1:not_last_reset\ * !\FreqDiv_1:count_0\
        );
        Output = Net_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=5, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\FreqDiv_1:not_last_reset\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_56)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_1:not_last_reset\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\FanController:Net_6146\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 2 pterms
        (
              \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_1\ * \FanController:Net_6146\
            + \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_0\ * \FanController:Net_6146\
        );
        Output = \FanController:Net_6146\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FanController:B_FanCtrl:speed_status\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FanController:B_FanCtrl:control_4\ * 
              \FanController:B_FanCtrl:control_2\
        );
        Output = \FanController:B_FanCtrl:speed_status\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FanController:FanTach:glitch_filter_state\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 2 pterms
        (
              \FanController:FanTach:tach\ * 
              \FanController:FanTach:glitch_filter_state\
            + !\FanController:FanTach:glitch_filter_state\ * 
              \FanController:FanTach:glitch_filter_tc\
        );
        Output = \FanController:FanTach:glitch_filter_state\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\
    PORT MAP (
        clock => \FanController:Net_6559\ ,
        cs_addr_0 => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:z0\ ,
        d0_load => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:z0\ ,
        d1_load => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:z0\ ,
        chain_out => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100000001000000011011000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000000000000000000000000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\FanController:FanTach:tach_state_1\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 6 pterms
        (
              !\FanController:FanTach:filtered_rising_tach\ * 
              !\FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_1\
            + !\FanController:FanTach:filtered_rising_tach\ * 
              \FanController:FanTach:tach_state_2\ * 
              !\FanController:FanTach:tach_state_1\ * 
              \FanController:FanTach:co_1\
            + !\FanController:FanTach:filtered_rising_tach\ * 
              !\FanController:FanTach:tach_state_1\ * 
              \FanController:FanTach:tach_state_0\ * 
              \FanController:FanTach:co_1\
            + \FanController:FanTach:filtered_rising_tach\ * 
              !\FanController:FanTach:tach_state_1\ * 
              \FanController:FanTach:tach_state_0\ * 
              \FanController:FanTach:sync2_tach_cnt3\
            + !\FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_1\ * 
              !\FanController:FanTach:tach_state_0\
            + \FanController:FanTach:tach_state_2\ * 
              !\FanController:FanTach:tach_state_1\ * 
              \FanController:FanTach:tach_state_0\
        );
        Output = \FanController:FanTach:tach_state_1\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\FanController:FanTach:glitch_filter_ld\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 1 pterm
        !(
              \FanController:FanTach:tach\ * 
              !\FanController:FanTach:glitch_filter_state\
        );
        Output = \FanController:FanTach:glitch_filter_ld\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\FanController:B_FanCtrl:alert_reg\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FanController:Net_6559\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FanController:B_FanCtrl:control_0\ * \FanController:sync\ * 
              \FanController:B_FanCtrl:interrupt\
            + !\FanController:sync\ * \FanController:B_FanCtrl:alert_reg\ * 
              \FanController:B_FanCtrl:interrupt\
        );
        Output = \FanController:B_FanCtrl:alert_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\FanController:B_FanCtrl:stall_status\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FanController:B_FanCtrl:control_1\ * 
              \FanController:B_FanCtrl:stall_alrt\
        );
        Output = \FanController:B_FanCtrl:stall_status\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\FanController:FanTach:GlitchFilterTimer:u0\
    PORT MAP (
        clock => \FanController:tach_clk\ ,
        cs_addr_2 => \FanController:FanTach:gf_dmp_state\ ,
        cs_addr_1 => \FanController:FanTach:damping_cntr_cs_2\ ,
        cs_addr_0 => \FanController:FanTach:glitch_filter_ld\ ,
        z0_comb => \FanController:FanTach:glitch_filter_tc\ ,
        z1_comb => \FanController:FanTach:damping_cntr_cs_2\ ,
        clk_en => \FanController:enable\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100000001000000000000001000000001000000011000000000000010100000010100000001000001010000100100000000000000100000000010001010000011111111000000001111111111111111000001001110101000000100000000000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\FanController:enable\)

statusicell: Name =\FanController:B_FanCtrl:AlertStatusReg\
    PORT MAP (
        clock => \FanController:Net_6559\ ,
        status_1 => \FanController:B_FanCtrl:speed_status\ ,
        status_0 => \FanController:B_FanCtrl:stall_status\ ,
        interrupt => \FanController:B_FanCtrl:interrupt\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\FanController:FanTach:tach_state_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 5 pterms
        !(
              !\FanController:FanTach:reg_enable\ * 
              !\FanController:FanTach:tach_state_2\ * 
              !\FanController:FanTach:tach_state_1\ * 
              !\FanController:FanTach:tach_state_0\
            + !\FanController:FanTach:filtered_rising_tach\ * 
              !\FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_0\
            + !\FanController:FanTach:filtered_rising_tach\ * 
              \FanController:FanTach:tach_state_2\ * 
              !\FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:co_1\
            + !\FanController:FanTach:tach_state_2\ * 
              !\FanController:FanTach:tach_state_1\ * 
              \FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:sync2_tach_cnt3\
            + \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_1\ * 
              !\FanController:FanTach:tach_state_0\
        );
        Output = \FanController:FanTach:tach_state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FanController:Net_235\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 1 pterm
        (
              \FanController:FanTach:damping_cntr_cs_0\ * 
              \FanController:FanTach:damping_cntr_tc\ * 
              \FanController:FanTach:gf_dmp_state\
        );
        Output = \FanController:Net_235\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\FanController:FanTach:filtered_rising_tach\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 1 pterm
        (
              \FanController:FanTach:glitch_filter_state\ * 
              \FanController:FanTach:glitch_filter_tc\
        );
        Output = \FanController:FanTach:filtered_rising_tach\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\FanController:FanTach:sync2_tach_cnt3\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 2 pterms
        (
              \FanController:FanTach:reg_enable\ * 
              !\FanController:FanTach:tach_state_2\ * 
              !\FanController:FanTach:tach_state_1\ * 
              !\FanController:FanTach:tach_state_0\ * 
              \FanController:FanTach:sync2_tach_cnt3\
            + \FanController:FanTach:filtered_rising_tach\ * 
              !\FanController:FanTach:tach_state_2\ * 
              !\FanController:FanTach:tach_state_1\ * 
              \FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:sync2_tach_cnt3\
        );
        Output = \FanController:FanTach:sync2_tach_cnt3\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FanController:Net_6149_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 3 pterms
        (
              !\FanController:address_1\ * !\FanController:address_0\ * 
              \FanController:FanTach:stall_det\ * 
              \FanController:alert_mask_0\
            + \FanController:address_1\ * \FanController:Net_6149_0\
            + \FanController:address_0\ * \FanController:Net_6149_0\
        );
        Output = \FanController:Net_6149_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\
    PORT MAP (
        clock => \FanController:tach_clk\ ,
        cs_addr_2 => \FanController:FanTach:damping_cntr_cs_2\ ,
        cs_addr_1 => \FanController:Net_235\ ,
        cs_addr_0 => \FanController:FanTach:damping_cntr_cs_0\ ,
        z0_comb => \FanController:FanTach:damping_cntr_cs_0\ ,
        z1_comb => \FanController:FanTach:damping_cntr_tc\ ,
        clk_en => \FanController:enable\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000010100000010000000100000001010000100100000100000001100000000010001010000011111111000000001111111111111111000001001110101000000100000000000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\FanController:enable\)

controlcell: Name =\FanController:B_FanCtrl:HwCtl:AlertMaskLSB\
    PORT MAP (
        clock => \FanController:Net_6559\ ,
        control_7 => \FanController:B_FanCtrl:alert_mask_control_lsb_7\ ,
        control_6 => \FanController:B_FanCtrl:alert_mask_control_lsb_6\ ,
        control_5 => \FanController:B_FanCtrl:alert_mask_control_lsb_5\ ,
        control_4 => \FanController:B_FanCtrl:alert_mask_control_lsb_4\ ,
        control_3 => \FanController:alert_mask_3\ ,
        control_2 => \FanController:alert_mask_2\ ,
        control_1 => \FanController:alert_mask_1\ ,
        control_0 => \FanController:alert_mask_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\FanController:FanTach:end_of_measurement\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 1 pterm
        (
              !\FanController:address_3\ * !\FanController:address_2\ * 
              !\FanController:address_1\ * !\FanController:address_0\ * 
              \FanController:FanTach:pulse_tc\
        );
        Output = \FanController:FanTach:end_of_measurement\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FanController:FanTach:pulse_tc\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 2 pterms
        (
              \FanController:FanTach:pulse_tc\ * 
              \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_0\
            + \FanController:FanTach:tach_state_2\ * 
              !\FanController:FanTach:tach_state_1\ * 
              \FanController:FanTach:tach_state_0\
        );
        Output = \FanController:FanTach:pulse_tc\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FanController:Net_6149_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 3 pterms
        (
              !\FanController:address_1\ * \FanController:address_0\ * 
              \FanController:FanTach:stall_det\ * 
              \FanController:alert_mask_1\
            + \FanController:address_1\ * \FanController:Net_6149_1\
            + !\FanController:address_0\ * \FanController:Net_6149_1\
        );
        Output = \FanController:Net_6149_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FanController:drq\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 1 pterm
        (
              \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_0\
        );
        Output = \FanController:drq\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\FanController:FanTach:gf_dmp_state\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 1 pterm
        (
              \FanController:enable\ * !\FanController:FanTach:gf_dmp_state\
        );
        Output = \FanController:FanTach:gf_dmp_state\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FanController:FanTach:stall_det\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 2 pterms
        (
              \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_1\ * 
              \FanController:FanTach:tach_state_0\
            + \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_0\ * 
              \FanController:FanTach:stall_det\
        );
        Output = \FanController:FanTach:stall_det\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FanController:FanTach:reg_enable\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 2 pterms
        (
              \FanController:enable\ * \FanController:Net_235\
            + !\FanController:FanTach:end_of_measurement\ * 
              !\FanController:Net_235\ * \FanController:FanTach:reg_enable\
        );
        Output = \FanController:FanTach:reg_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FanController:FanTach:tach_state_2\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 3 pterms
        (
              !\FanController:FanTach:filtered_rising_tach\ * 
              !\FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_0\ * 
              \FanController:FanTach:co_1\
            + \FanController:FanTach:filtered_rising_tach\ * 
              !\FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_1\ * 
              \FanController:FanTach:tach_state_0\
            + \FanController:FanTach:tach_state_2\ * 
              !\FanController:FanTach:tach_state_1\
        );
        Output = \FanController:FanTach:tach_state_2\ (fanout=12)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statuscell: Name =\FanController:B_FanCtrl:StallStatus:StallError_LSB\
    PORT MAP (
        clock => \FanController:Net_6559\ ,
        status_3 => \FanController:Net_6149_3\ ,
        status_2 => \FanController:Net_6149_2\ ,
        status_1 => \FanController:Net_6149_1\ ,
        status_0 => \FanController:Net_6149_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "11111111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\FanController:B_FanCtrl:GlobalControlReg\
    PORT MAP (
        clock => \FanController:Net_6559\ ,
        control_7 => \FanController:B_FanCtrl:control_7\ ,
        control_6 => \FanController:B_FanCtrl:control_6\ ,
        control_5 => \FanController:enable\ ,
        control_4 => \FanController:B_FanCtrl:control_4\ ,
        control_3 => \FanController:B_FanCtrl:control_3\ ,
        control_2 => \FanController:B_FanCtrl:control_2\ ,
        control_1 => \FanController:B_FanCtrl:control_1\ ,
        control_0 => \FanController:B_FanCtrl:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00011000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\FanController:Net_6149_3\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 3 pterms
        (
              !\FanController:address_1\ * \FanController:Net_6149_3\
            + \FanController:address_1\ * \FanController:address_0\ * 
              \FanController:FanTach:stall_det\ * 
              \FanController:alert_mask_3\
            + !\FanController:address_0\ * \FanController:Net_6149_3\
        );
        Output = \FanController:Net_6149_3\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FanController:FanTach:next_fan\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 2 pterms
        (
              \FanController:FanTach:next_fan\ * 
              \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_0\
            + \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_1\
        );
        Output = \FanController:FanTach:next_fan\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\FanController:Net_6149_2\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 3 pterms
        (
              !\FanController:address_1\ * \FanController:Net_6149_2\
            + \FanController:address_1\ * !\FanController:address_0\ * 
              \FanController:FanTach:stall_det\ * 
              \FanController:alert_mask_2\
            + \FanController:address_0\ * \FanController:Net_6149_2\
        );
        Output = \FanController:Net_6149_2\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\FanController:B_FanCtrl:stall_alrt\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:Net_6559\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\FanController:Net_6149_0\ * !\FanController:Net_6149_1\ * 
              !\FanController:Net_6149_2\ * !\FanController:Net_6149_3\
        );
        Output = \FanController:B_FanCtrl:stall_alrt\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\FanController:FanTach:FanTachCounter:u1\
    PORT MAP (
        clock => \FanController:tach_clk\ ,
        cs_addr_2 => \FanController:FanTach:tach_state_2\ ,
        cs_addr_1 => \FanController:FanTach:tach_state_1\ ,
        cs_addr_0 => \FanController:FanTach:tach_state_0\ ,
        co_msb_comb => \FanController:FanTach:co_1\ ,
        chain_in => \FanController:FanTach:FanTachCounter:carry\ ,
        clk_en => \FanController:enable\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000010101000010000000010000001000000001000000100000010000000000100001010100001000000101010000100000011111111000000001111111111111111000011110000111100000001000011110000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\FanController:enable\)
    Previous in chain : \FanController:FanTach:FanTachCounter:u0\

count7cell: Name =\FanController:FanTach:P3_P5:FanCounter\
    PORT MAP (
        clock => \FanController:tach_clk\ ,
        enable => \FanController:FanTach:next_fan\ ,
        count_6 => \FanController:FanTach:fan_count_6\ ,
        count_5 => \FanController:FanTach:fan_count_5\ ,
        count_4 => \FanController:FanTach:fan_count_4\ ,
        count_3 => \FanController:address_3\ ,
        count_2 => \FanController:address_2\ ,
        count_1 => \FanController:address_1\ ,
        count_0 => \FanController:address_0\ ,
        tc => \FanController:FanTach:fan_count_tc\ ,
        clk_en => \FanController:enable\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0000011"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\FanController:enable\)

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=2, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\FanController:FanTach:tach\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 4 pterms
        (
              !\FanController:address_3\ * !\FanController:address_2\ * 
              !\FanController:address_1\ * !\FanController:address_0\ * Net_1
            + !\FanController:address_3\ * !\FanController:address_2\ * 
              !\FanController:address_1\ * \FanController:address_0\ * Net_2
            + !\FanController:address_3\ * !\FanController:address_2\ * 
              \FanController:address_1\ * !\FanController:address_0\ * Net_3
            + !\FanController:address_3\ * !\FanController:address_2\ * 
              \FanController:address_1\ * \FanController:address_0\ * Net_4
        );
        Output = \FanController:FanTach:tach\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FanController:Net_6505\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 2 pterms
        (
              \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_1\ * \FanController:Net_6505\
            + \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_0\ * \FanController:Net_6505\
        );
        Output = \FanController:Net_6505\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\
    PORT MAP (
        clock => \FanController:Net_6559\ ,
        cs_addr_0 => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:z0\ ,
        d0_load => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:z0\ ,
        d1_load => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:z0\ ,
        chain_out => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100000001000000011011000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000000000000000000000000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_52, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:Net_6559\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \FanController:enable\ * 
              !\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:cl0\ * 
              !\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:ce0\
        );
        Output = Net_52 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_69, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:Net_6559\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \FanController:enable\ * 
              !\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:cl1\ * 
              !\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:ce1\
        );
        Output = Net_69 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\
    PORT MAP (
        clock => \FanController:Net_6559\ ,
        cs_addr_0 => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:z0\ ,
        d0_load => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:z0\ ,
        d1_load => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:z0\ ,
        ce0_comb => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:ce0\ ,
        cl0_comb => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:cl0\ ,
        z0_comb => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:z0\ ,
        ce1_comb => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:ce1\ ,
        cl1_comb => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:cl1\ ,
        chain_in => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100000001000000011011000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001011110000111100000000000011110000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=8, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_4, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_65)
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \FreqDiv_4:not_last_reset\ * !\FreqDiv_4:count_0\
        );
        Output = Net_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_4:count_0\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_65)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_4:not_last_reset\
        );
        Output = \FreqDiv_4:count_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv_4:not_last_reset\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_65)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_4:not_last_reset\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\FreqDiv_1:count_0\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_56)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\
        );
        Output = \FreqDiv_1:count_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\FreqDiv_3:count_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_61)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_3:not_last_reset\
        );
        Output = \FreqDiv_3:count_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\FreqDiv_3:not_last_reset\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_61)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_3:not_last_reset\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\FanController:sync\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FanController:Net_6559\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FanController:Net_6081\ * !\FanController:B_FanCtrl:sync_nrq\
            + !\FanController:B_FanCtrl:sync_nrq\ * 
              \FanController:B_FanCtrl:continuous_nrq\
        );
        Output = \FanController:sync\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_3, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_61)
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \FreqDiv_3:not_last_reset\ * !\FreqDiv_3:count_0\
        );
        Output = Net_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\FanController:FanTach:FanTachCounter:u0\
    PORT MAP (
        clock => \FanController:tach_clk\ ,
        cs_addr_2 => \FanController:FanTach:tach_state_2\ ,
        cs_addr_1 => \FanController:FanTach:tach_state_1\ ,
        cs_addr_0 => \FanController:FanTach:tach_state_0\ ,
        chain_out => \FanController:FanTach:FanTachCounter:carry\ ,
        clk_en => \FanController:enable\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000010101000010000000010000001000000001000000100000010000000000100001010100001000000101010000100000011111111000000001111111111111111000000000000000000000001000000000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\FanController:enable\)
    Next in chain : \FanController:FanTach:FanTachCounter:u1\

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_70, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:Net_6559\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \FanController:enable\ * 
              !\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:cl0\ * 
              !\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:ce0\
        );
        Output = Net_70 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\FanController:B_FanCtrl:sync_nrq\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FanController:Net_6559\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FanController:Net_6081\
            + !\FanController:B_FanCtrl:sync_nrq\ * 
              \FanController:B_FanCtrl:continuous_nrq\
        );
        Output = \FanController:B_FanCtrl:sync_nrq\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_71, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:Net_6559\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \FanController:enable\ * 
              !\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:cl1\ * 
              !\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:ce1\
        );
        Output = Net_71 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\FanController:B_FanCtrl:continuous_nrq\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FanController:Net_6081\
            + !\FanController:B_FanCtrl:sync_nrq\ * 
              \FanController:B_FanCtrl:continuous_nrq\
        );
        Output = \FanController:B_FanCtrl:continuous_nrq\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\
    PORT MAP (
        clock => \FanController:Net_6559\ ,
        cs_addr_0 => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:z0\ ,
        d0_load => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:z0\ ,
        d1_load => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:z0\ ,
        ce0_comb => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:ce0\ ,
        cl0_comb => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:cl0\ ,
        z0_comb => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:z0\ ,
        ce1_comb => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:ce1\ ,
        cl1_comb => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:cl1\ ,
        chain_in => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100000001000000011011000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001011110000111100000000000011110000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\FanController:PID_ISR\
        PORT MAP (
            interrupt => \FanController:Net_235\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\FanController:TachOutDMA\
        PORT MAP (
            dmareq => \FanController:drq\ ,
            termin => zero ,
            termout => \FanController:Net_6081\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_Input_DOWN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Input_DOWN(0)__PA ,
        fb => Net_65 ,
        pad => Pin_Input_DOWN(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_Input_LEFT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Input_LEFT(0)__PA ,
        fb => Net_56 ,
        pad => Pin_Input_LEFT(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_Input_RIGHT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Input_RIGHT(0)__PA ,
        fb => Net_57 ,
        pad => Pin_Input_RIGHT(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_Input_UP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Input_UP(0)__PA ,
        fb => Net_61 ,
        pad => Pin_Input_UP(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_Output_DOWN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Output_DOWN(0)__PA ,
        pin_input => Net_71 ,
        pad => Pin_Output_DOWN(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_Output_LEFT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Output_LEFT(0)__PA ,
        pin_input => Net_52 ,
        pad => Pin_Output_LEFT(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_Output_RIGHT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Output_RIGHT(0)__PA ,
        pin_input => Net_69 ,
        pad => Pin_Output_RIGHT(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_Output_UP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Output_UP(0)__PA ,
        pin_input => Net_70 ,
        pad => Pin_Output_UP(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_106 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_110 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \FanController:Net_6559\ ,
            dclk_0 => \FanController:Net_6559_local\ ,
            dclk_glb_1 => \UART:Net_9\ ,
            dclk_1 => \UART:Net_9_local\ ,
            dclk_glb_2 => \FanController:tach_clk\ ,
            dclk_2 => \FanController:tach_clk_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                     | 
Port | Pin | Fixed |      Type |       Drive Mode |                Name | Connections
-----+-----+-------+-----------+------------------+---------------------+------------
   3 |   0 |     * |      NONE |      RES_PULL_UP |   Pin_Input_DOWN(0) | FB(Net_65)
     |   1 |     * |      NONE |      RES_PULL_UP |   Pin_Input_LEFT(0) | FB(Net_56)
     |   2 |     * |      NONE |      RES_PULL_UP |  Pin_Input_RIGHT(0) | FB(Net_57)
     |   3 |     * |      NONE |      RES_PULL_UP |     Pin_Input_UP(0) | FB(Net_61)
     |   4 |     * |      NONE |         CMOS_OUT |  Pin_Output_DOWN(0) | In(Net_71)
     |   5 |     * |      NONE |         CMOS_OUT |  Pin_Output_LEFT(0) | In(Net_52)
     |   6 |     * |      NONE |         CMOS_OUT | Pin_Output_RIGHT(0) | In(Net_69)
     |   7 |     * |      NONE |         CMOS_OUT |    Pin_Output_UP(0) | In(Net_70)
-----+-----+-------+-----------+------------------+---------------------+------------
  12 |   6 |     * |      NONE |      RES_PULL_UP |             Rx_1(0) | FB(Net_106)
     |   7 |     * |      NONE |         CMOS_OUT |             Tx_1(0) | In(Net_110)
-------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.050ms
Digital Placement phase: Elapsed time ==> 2s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "CyberPongRemastered_r.vh2" --pcf-path "CyberPongRemastered.pco" --des-name "CyberPongRemastered" --dsf-path "CyberPongRemastered.dsf" --sdc-path "CyberPongRemastered.sdc" --lib-path "CyberPongRemastered_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.633ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.158ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.026ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: CyberPongRemastered_timing.html: Warning-1350: Asynchronous path(s) exist from "Pin_Input_DOWN(0)_PAD" to "FanController_TACH_CLK_500K". See the timing report for details. (File=C:\Users\Ade0n\Desktop\PR\CyberPong\CyberPong.cydsn\CyberPongRemastered.cydsn\CyberPongRemastered_timing.html)
Warning: sta.M0021: CyberPongRemastered_timing.html: Warning-1350: Asynchronous path(s) exist from "Pin_Input_UP(0)_PAD" to "FanController_TACH_CLK_500K". See the timing report for details. (File=C:\Users\Ade0n\Desktop\PR\CyberPong\CyberPong.cydsn\CyberPongRemastered.cydsn\CyberPongRemastered_timing.html)
Warning: sta.M0021: CyberPongRemastered_timing.html: Warning-1350: Asynchronous path(s) exist from "Pin_Input_RIGHT(0)_PAD" to "FanController_TACH_CLK_500K". See the timing report for details. (File=C:\Users\Ade0n\Desktop\PR\CyberPong\CyberPong.cydsn\CyberPongRemastered.cydsn\CyberPongRemastered_timing.html)
Warning: sta.M0021: CyberPongRemastered_timing.html: Warning-1350: Asynchronous path(s) exist from "Pin_Input_LEFT(0)_PAD" to "FanController_TACH_CLK_500K". See the timing report for details. (File=C:\Users\Ade0n\Desktop\PR\CyberPong\CyberPong.cydsn\CyberPongRemastered.cydsn\CyberPongRemastered_timing.html)
Timing report is in CyberPongRemastered_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.501ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.268ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.287ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.287ms
API generation phase: Elapsed time ==> 1s.117ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
