Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue May 11 12:12:36 2021
| Host         : sebastian-ZBook running 64-bit Linux Mint 20
| Command      : report_timing_summary -max_paths 10 -file ElectricGoKart_wrapper_timing_summary_routed.rpt -pb ElectricGoKart_wrapper_timing_summary_routed.pb -rpx ElectricGoKart_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ElectricGoKart_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There is 1 register/latch pin which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.472       -0.581                      2                 3744        0.035        0.000                      0                 3744        4.020        0.000                       0                  1705  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                     Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                     ------------           ----------      --------------
VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {0.000 560.000}        1120.000        0.893           
VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock    {0.000 10.000}         20.000          50.000          
clk_fpga_0                                                                                {0.000 5.000}          10.000          100.000         
  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock        {0.000 560.000}        1120.000        0.893           
  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock          {0.000 10.000}         20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                0.532        0.000                      0                 3533        0.035        0.000                      0                 3533        4.020        0.000                       0                  1616  
  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock      558.713        0.000                      0                   92        0.168        0.000                      0                   92      559.500        0.000                       0                    52  
  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock         14.502        0.000                      0                   37        0.227        0.000                      0                   37        9.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                To Clock                                                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                --------                                                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock          VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock     1108.979        0.000                      0                    1        3.431        0.000                      0                    1  
ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock            VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock          9.530        0.000                      0                    3        2.868        0.000                      0                    3  
ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock          clk_fpga_0                                                                                      6.709        0.000                      0                    9        0.459        0.000                      0                    9  
ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock            clk_fpga_0                                                                                     -0.472       -0.581                      2                    5        0.546        0.000                      0                    5  
VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock             1113.995        0.000                      0                   34        0.165        0.000                      0                   34  
clk_fpga_0                                                                                ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock                4.098        0.000                      0                   52        0.439        0.000                      0                   52  
clk_fpga_0                                                                                ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock                  3.868        0.000                      0                   40        0.306        0.000                      0                   40  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.532ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_IO_tri_io[4]
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.152ns  (logic 4.094ns (66.544%)  route 2.058ns (33.456%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -3.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.754     3.062    ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y43         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.456     3.518 r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           2.058     5.576    Digital_IO_tri_iobuf_4/I
    W14                  OBUFT (Prop_obuft_I_O)       3.638     9.214 r  Digital_IO_tri_iobuf_4/OBUFT/O
                         net (fo=1, unset)            0.000     9.214    Digital_IO_tri_io[4]
    W14                                                               r  Digital_IO_tri_io[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_IO_tri_io[0]
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 4.095ns (66.895%)  route 2.027ns (33.105%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -3.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.754     3.062    ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y43         FDSE                                         r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDSE (Prop_fdse_C_Q)         0.456     3.518 f  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[4]/Q
                         net (fo=3, routed)           2.027     5.545    Digital_IO_tri_iobuf_0/T
    V15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.639     9.184 r  Digital_IO_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     9.184    Digital_IO_tri_io[0]
    V15                                                               r  Digital_IO_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_Relay_tri_io[1]
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.959ns  (logic 4.046ns (67.898%)  route 1.913ns (32.102%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -3.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.753     3.061    ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y48         FDSE                                         r  ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDSE (Prop_fdse_C_Q)         0.518     3.579 f  ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/Q
                         net (fo=4, routed)           1.913     5.492    Main_Relay_tri_iobuf_1/T
    J15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.528     9.020 r  Main_Relay_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000     9.020    Main_Relay_tri_io[1]
    J15                                                               r  Main_Relay_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_IO_tri_io[3]
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.951ns  (logic 4.084ns (68.620%)  route 1.867ns (31.380%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -3.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.754     3.062    ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y44         FDSE                                         r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDSE (Prop_fdse_C_Q)         0.456     3.518 f  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/Q
                         net (fo=3, routed)           1.867     5.385    Digital_IO_tri_iobuf_3/T
    T10                  OBUFT (TriStatE_obuft_T_O)
                                                      3.628     9.013 r  Digital_IO_tri_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000     9.013    Digital_IO_tri_io[3]
    T10                                                               r  Digital_IO_tri_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_IO_tri_io[2]
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.944ns  (logic 4.076ns (68.566%)  route 1.869ns (31.434%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -3.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.754     3.062    ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y43         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.456     3.518 r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           1.869     5.387    Digital_IO_tri_iobuf_2/I
    T11                  OBUFT (Prop_obuft_I_O)       3.620     9.006 r  Digital_IO_tri_iobuf_2/OBUFT/O
                         net (fo=1, unset)            0.000     9.006    Digital_IO_tri_io[2]
    T11                                                               r  Digital_IO_tri_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_IO_tri_io[1]
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.745ns  (logic 4.073ns (70.904%)  route 1.672ns (29.096%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -3.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.741     3.049    ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y29         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           1.672     5.177    Digital_IO_tri_iobuf_1/I
    W15                  OBUFT (Prop_obuft_I_O)       3.617     8.794 r  Digital_IO_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000     8.794    Digital_IO_tri_io[1]
    W15                                                               r  Digital_IO_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -8.794    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Precharge_En_tri_o[0]
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.731ns  (logic 4.043ns (70.556%)  route 1.687ns (29.444%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -3.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.753     3.061    ElectricGoKart_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y41         FDRE                                         r  ElectricGoKart_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     3.517 r  ElectricGoKart_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.687     5.204    Precharge_En_tri_o_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         3.587     8.792 r  Precharge_En_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.792    Precharge_En_tri_o[0]
    V12                                                               r  Precharge_En_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_Relay_tri_io[0]
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.538ns  (logic 3.987ns (71.993%)  route 1.551ns (28.007%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -3.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.749     3.057    ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y13         FDRE                                         r  ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.456     3.513 r  ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           1.551     5.064    Main_Relay_tri_iobuf_0/I
    W16                  OBUFT (Prop_obuft_I_O)       3.531     8.595 r  Main_Relay_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     8.595    Main_Relay_tri_io[0]
    W16                                                               r  Main_Relay_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             2.903ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.796ns  (logic 1.574ns (23.162%)  route 5.222ns (76.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 12.764 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.765     3.073    ElectricGoKart_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.523 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=19, routed)          5.222     9.744    ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/s_axi_wdata[0]
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124     9.868 r  ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_OE[1]_i_1/O
                         net (fo=1, routed)           0.000     9.868    ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_OE[1]_i_1_n_0
    SLICE_X43Y13         FDSE                                         r  ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.571    12.763    ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y13         FDSE                                         r  ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/C
                         clock pessimism              0.130    12.893    
                         clock uncertainty           -0.154    12.739    
    SLICE_X43Y13         FDSE (Setup_fdse_C_D)        0.032    12.771    ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]
  -------------------------------------------------------------------
                         required time                         12.771    
                         arrival time                          -9.868    
  -------------------------------------------------------------------
                         slack                                  2.903    

Slack (MET) :             2.917ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.411ns  (logic 1.567ns (24.442%)  route 4.844ns (75.558%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.765     3.073    ElectricGoKart_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.523 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=15, routed)          3.657     8.180    ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[1]
    SLICE_X38Y45         LUT4 (Prop_lut4_I3_O)        0.117     8.297 r  ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[3]_i_1/O
                         net (fo=2, routed)           1.187     9.484    ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/D[1]
    SLICE_X41Y29         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.565    12.757    ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y29         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                         clock pessimism              0.130    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X41Y29         FDRE (Setup_fdre_C_D)       -0.332    12.401    ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]
  -------------------------------------------------------------------
                         required time                         12.401    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                  2.917    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.462%)  route 0.189ns (53.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.561     0.902    ElectricGoKart_i/xadc_wiz_0/U0/s_axi_aclk
    SLICE_X16Y55         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y55         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  ElectricGoKart_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[17]/Q
                         net (fo=1, routed)           0.189     1.255    ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[14]
    SLICE_X18Y48         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.832     1.202    ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X18Y48         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X18Y48         FDRE (Hold_fdre_C_D)         0.047     1.220    ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.599%)  route 0.292ns (67.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.560     0.901    ElectricGoKart_i/xadc_wiz_0/U0/s_axi_aclk
    SLICE_X17Y57         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y57         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ElectricGoKart_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[14]/Q
                         net (fo=1, routed)           0.292     1.333    ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[17]
    SLICE_X21Y45         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.830     1.200    ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y45         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X21Y45         FDRE (Hold_fdre_C_D)         0.070     1.241    ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.926%)  route 0.247ns (60.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.561     0.902    ElectricGoKart_i/xadc_wiz_0/U0/s_axi_aclk
    SLICE_X16Y55         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y55         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  ElectricGoKart_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[16]/Q
                         net (fo=1, routed)           0.247     1.312    ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[15]
    SLICE_X18Y48         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.832     1.202    ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X18Y48         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X18Y48         FDRE (Hold_fdre_C_D)         0.047     1.220    ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/Intr2Bus_RdAck_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.142%)  route 0.266ns (58.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.564     0.905    ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X17Y49         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/Q
                         net (fo=44, routed)          0.266     1.312    ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_0
    SLICE_X18Y50         LUT6 (Prop_lut6_I1_O)        0.045     1.357 r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Intr2Bus_RdAck_i_1/O
                         net (fo=1, routed)           0.000     1.357    ElectricGoKart_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/Intr2Bus_RdAck0
    SLICE_X18Y50         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/Intr2Bus_RdAck_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.831     1.201    ElectricGoKart_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X18Y50         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/Intr2Bus_RdAck_reg/C
                         clock pessimism             -0.029     1.172    
    SLICE_X18Y50         FDRE (Hold_fdre_C_D)         0.091     1.263    ElectricGoKart_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/Intr2Bus_RdAck_reg
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.209ns (42.703%)  route 0.280ns (57.297%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.562     0.903    ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X34Y50         FDSE                                         r  ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDSE (Prop_fdse_C_Q)         0.164     1.067 r  ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/Q
                         net (fo=6, routed)           0.280     1.347    ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg_n_0_[0]
    SLICE_X34Y48         LUT4 (Prop_lut4_I1_O)        0.045     1.392 r  ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.392    ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state[1]_i_1_n_0
    SLICE_X34Y48         FDRE                                         r  ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.833     1.203    ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X34Y48         FDRE                                         r  ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.029     1.174    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.121     1.295    ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.563     0.904    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y43         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=1, routed)           0.054     1.099    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg2[2]
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.045     1.144 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     1.144    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X28Y43         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.831     1.201    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y43         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism             -0.284     0.917    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.121     1.038    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.589     0.930    ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X37Y50         FDRE                                         r  ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056     1.126    ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_1
    SLICE_X37Y50         FDRE                                         r  ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.859     1.229    ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X37Y50         FDRE                                         r  ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.299     0.930    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.075     1.005    ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.561     0.901    ElectricGoKart_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X17Y38         FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ElectricGoKart_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.098    ElectricGoKart_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X17Y38         FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.829     1.199    ElectricGoKart_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X17Y38         FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.297     0.902    
    SLICE_X17Y38         FDRE (Hold_fdre_C_D)         0.075     0.977    ElectricGoKart_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.562     0.903    ElectricGoKart_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X33Y51         FDRE                                         r  ElectricGoKart_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ElectricGoKart_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056     1.099    ElectricGoKart_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_1
    SLICE_X33Y51         FDRE                                         r  ElectricGoKart_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.831     1.201    ElectricGoKart_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X33Y51         FDRE                                         r  ElectricGoKart_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.298     0.903    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.075     0.978    ElectricGoKart_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.176%)  route 0.302ns (64.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.561     0.902    ElectricGoKart_i/xadc_wiz_0/U0/s_axi_aclk
    SLICE_X16Y56         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y56         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  ElectricGoKart_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[27]/Q
                         net (fo=1, routed)           0.302     1.368    ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[4]
    SLICE_X18Y48         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.832     1.202    ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X18Y48         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X18Y48         FDRE (Hold_fdre_C_D)         0.071     1.244    ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         10.000      6.000      XADC_X0Y0      ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y39   ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y40   ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/clk_div_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y41   ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg1_reg[24]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y41   ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg1_reg[25]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y41   ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y41   ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg1_reg[27]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y41   ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg1_reg[28]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y41   ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y46    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y46    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y46    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y44   ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y46    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y46    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y46    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y44   ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  To Clock:  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock

Setup :            0  Failing Endpoints,  Worst Slack      558.713ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      559.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             558.713ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                            (clock source 'ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock'  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            560.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 0.124ns (7.276%)  route 1.580ns (92.724%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.596ns = ( 563.596 - 560.000 ) 
    Source Clock Delay      (SCD):    3.436ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.672     2.980    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          1.580     5.016    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X35Y39         LUT6 (Prop_lut6_I4_O)        0.124     5.140 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_i_1/O
                         net (fo=1, routed)           0.000     5.140    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_i_1_n_0
    SLICE_X35Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   561.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   561.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.497   562.689    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.367   563.056 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.540   563.596    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X35Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/C  (IS_INVERTED)
                         clock pessimism              0.379   563.975    
                         clock uncertainty           -0.154   563.821    
    SLICE_X35Y39         FDRE (Setup_fdre_C_D)        0.032   563.853    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg
  -------------------------------------------------------------------
                         required time                        563.853    
                         arrival time                          -5.140    
  -------------------------------------------------------------------
                         slack                                558.713    

Slack (MET) :             1114.182ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        5.442ns  (logic 1.250ns (22.971%)  route 4.192ns (77.030%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.694ns = ( 1683.694 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.382ns = ( 564.382 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.672   562.980    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.456   563.436 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.946   564.382    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X34Y46         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.524   564.906 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[31]/Q
                         net (fo=5, routed)           0.970   565.876    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[31]
    SLICE_X35Y45         LUT4 (Prop_lut4_I2_O)        0.152   566.028 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_12/O
                         net (fo=1, routed)           0.832   566.860    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_12_n_0
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.326   567.186 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_5/O
                         net (fo=2, routed)           1.189   568.375    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_5_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I2_O)        0.124   568.499 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_2/O
                         net (fo=40, routed)          1.200   569.700    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index
    SLICE_X32Y39         LUT6 (Prop_lut6_I4_O)        0.124   569.824 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[3]_i_1/O
                         net (fo=1, routed)           0.000   569.824    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[3]_i_1_n_0
    SLICE_X32Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.497  1682.689    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.367  1683.056 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.637  1683.694    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X32Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.379  1684.073    
                         clock uncertainty           -0.154  1683.919    
    SLICE_X32Y39         FDRE (Setup_fdre_C_D)        0.086  1684.005    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]
  -------------------------------------------------------------------
                         required time                       1684.005    
                         arrival time                        -569.824    
  -------------------------------------------------------------------
                         slack                               1114.182    

Slack (MET) :             1114.325ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        5.288ns  (logic 1.250ns (23.640%)  route 4.038ns (76.361%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 1683.737 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.382ns = ( 564.382 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.672   562.980    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.456   563.436 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.946   564.382    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X34Y46         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.524   564.906 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[31]/Q
                         net (fo=5, routed)           0.970   565.876    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[31]
    SLICE_X35Y45         LUT4 (Prop_lut4_I2_O)        0.152   566.028 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_12/O
                         net (fo=1, routed)           0.832   566.860    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_12_n_0
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.326   567.186 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_5/O
                         net (fo=2, routed)           1.189   568.375    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_5_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I2_O)        0.124   568.499 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_2/O
                         net (fo=40, routed)          1.046   569.545    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index
    SLICE_X33Y40         LUT6 (Prop_lut6_I4_O)        0.124   569.669 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[5]_i_1/O
                         net (fo=1, routed)           0.000   569.669    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[5]_i_1_n_0
    SLICE_X33Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.497  1682.689    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.367  1683.056 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.681  1683.737    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X33Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.379  1684.117    
                         clock uncertainty           -0.154  1683.963    
    SLICE_X33Y40         FDRE (Setup_fdre_C_D)        0.032  1683.995    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]
  -------------------------------------------------------------------
                         required time                       1683.995    
                         arrival time                        -569.669    
  -------------------------------------------------------------------
                         slack                               1114.325    

Slack (MET) :             1114.360ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        5.303ns  (logic 1.250ns (23.573%)  route 4.053ns (76.428%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 1683.737 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.382ns = ( 564.382 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.672   562.980    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.456   563.436 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.946   564.382    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X34Y46         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.524   564.906 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[31]/Q
                         net (fo=5, routed)           0.970   565.876    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[31]
    SLICE_X35Y45         LUT4 (Prop_lut4_I2_O)        0.152   566.028 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_12/O
                         net (fo=1, routed)           0.832   566.860    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_12_n_0
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.326   567.186 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_5/O
                         net (fo=2, routed)           1.189   568.375    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_5_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I2_O)        0.124   568.499 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_2/O
                         net (fo=40, routed)          1.061   569.560    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index
    SLICE_X32Y40         LUT6 (Prop_lut6_I4_O)        0.124   569.685 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[0]_i_1/O
                         net (fo=1, routed)           0.000   569.685    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[0]_i_1_n_0
    SLICE_X32Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.497  1682.689    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.367  1683.056 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.681  1683.737    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X32Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.379  1684.117    
                         clock uncertainty           -0.154  1683.963    
    SLICE_X32Y40         FDRE (Setup_fdre_C_D)        0.082  1684.045    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]
  -------------------------------------------------------------------
                         required time                       1684.045    
                         arrival time                        -569.685    
  -------------------------------------------------------------------
                         slack                               1114.360    

Slack (MET) :             1114.372ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[24]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        5.091ns  (logic 1.126ns (22.116%)  route 3.965ns (77.884%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.752ns = ( 1683.752 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.382ns = ( 564.382 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.672   562.980    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.456   563.436 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.946   564.382    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X34Y46         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.524   564.906 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[31]/Q
                         net (fo=5, routed)           0.970   565.876    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[31]
    SLICE_X35Y45         LUT4 (Prop_lut4_I2_O)        0.152   566.028 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_12/O
                         net (fo=1, routed)           0.832   566.860    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_12_n_0
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.326   567.186 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_5/O
                         net (fo=2, routed)           1.189   568.375    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_5_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I2_O)        0.124   568.499 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_2/O
                         net (fo=40, routed)          0.974   569.473    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index
    SLICE_X34Y45         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.497  1682.689    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.367  1683.056 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.696  1683.752    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X34Y45         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.410  1684.163    
                         clock uncertainty           -0.154  1684.009    
    SLICE_X34Y45         FDRE (Setup_fdre_C_CE)      -0.164  1683.845    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[24]
  -------------------------------------------------------------------
                         required time                       1683.845    
                         arrival time                        -569.473    
  -------------------------------------------------------------------
                         slack                               1114.372    

Slack (MET) :             1114.372ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[25]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        5.091ns  (logic 1.126ns (22.116%)  route 3.965ns (77.884%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.752ns = ( 1683.752 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.382ns = ( 564.382 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.672   562.980    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.456   563.436 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.946   564.382    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X34Y46         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.524   564.906 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[31]/Q
                         net (fo=5, routed)           0.970   565.876    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[31]
    SLICE_X35Y45         LUT4 (Prop_lut4_I2_O)        0.152   566.028 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_12/O
                         net (fo=1, routed)           0.832   566.860    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_12_n_0
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.326   567.186 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_5/O
                         net (fo=2, routed)           1.189   568.375    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_5_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I2_O)        0.124   568.499 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_2/O
                         net (fo=40, routed)          0.974   569.473    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index
    SLICE_X34Y45         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.497  1682.689    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.367  1683.056 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.696  1683.752    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X34Y45         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.410  1684.163    
                         clock uncertainty           -0.154  1684.009    
    SLICE_X34Y45         FDRE (Setup_fdre_C_CE)      -0.164  1683.845    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[25]
  -------------------------------------------------------------------
                         required time                       1683.845    
                         arrival time                        -569.473    
  -------------------------------------------------------------------
                         slack                               1114.372    

Slack (MET) :             1114.372ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[26]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        5.091ns  (logic 1.126ns (22.116%)  route 3.965ns (77.884%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.752ns = ( 1683.752 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.382ns = ( 564.382 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.672   562.980    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.456   563.436 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.946   564.382    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X34Y46         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.524   564.906 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[31]/Q
                         net (fo=5, routed)           0.970   565.876    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[31]
    SLICE_X35Y45         LUT4 (Prop_lut4_I2_O)        0.152   566.028 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_12/O
                         net (fo=1, routed)           0.832   566.860    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_12_n_0
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.326   567.186 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_5/O
                         net (fo=2, routed)           1.189   568.375    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_5_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I2_O)        0.124   568.499 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_2/O
                         net (fo=40, routed)          0.974   569.473    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index
    SLICE_X34Y45         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.497  1682.689    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.367  1683.056 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.696  1683.752    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X34Y45         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.410  1684.163    
                         clock uncertainty           -0.154  1684.009    
    SLICE_X34Y45         FDRE (Setup_fdre_C_CE)      -0.164  1683.845    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[26]
  -------------------------------------------------------------------
                         required time                       1683.845    
                         arrival time                        -569.473    
  -------------------------------------------------------------------
                         slack                               1114.372    

Slack (MET) :             1114.372ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[27]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        5.091ns  (logic 1.126ns (22.116%)  route 3.965ns (77.884%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.752ns = ( 1683.752 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.382ns = ( 564.382 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.672   562.980    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.456   563.436 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.946   564.382    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X34Y46         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.524   564.906 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[31]/Q
                         net (fo=5, routed)           0.970   565.876    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[31]
    SLICE_X35Y45         LUT4 (Prop_lut4_I2_O)        0.152   566.028 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_12/O
                         net (fo=1, routed)           0.832   566.860    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_12_n_0
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.326   567.186 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_5/O
                         net (fo=2, routed)           1.189   568.375    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_5_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I2_O)        0.124   568.499 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_2/O
                         net (fo=40, routed)          0.974   569.473    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index
    SLICE_X34Y45         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.497  1682.689    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.367  1683.056 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.696  1683.752    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X34Y45         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.410  1684.163    
                         clock uncertainty           -0.154  1684.009    
    SLICE_X34Y45         FDRE (Setup_fdre_C_CE)      -0.164  1683.845    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[27]
  -------------------------------------------------------------------
                         required time                       1683.845    
                         arrival time                        -569.473    
  -------------------------------------------------------------------
                         slack                               1114.372    

Slack (MET) :             1114.374ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        5.293ns  (logic 1.250ns (23.617%)  route 4.043ns (76.383%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 1683.737 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.382ns = ( 564.382 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.672   562.980    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.456   563.436 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.946   564.382    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X34Y46         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.524   564.906 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[31]/Q
                         net (fo=5, routed)           0.970   565.876    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[31]
    SLICE_X35Y45         LUT4 (Prop_lut4_I2_O)        0.152   566.028 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_12/O
                         net (fo=1, routed)           0.832   566.860    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_12_n_0
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.326   567.186 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_5/O
                         net (fo=2, routed)           1.189   568.375    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_5_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I2_O)        0.124   568.499 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_2/O
                         net (fo=40, routed)          1.051   569.550    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index
    SLICE_X32Y40         LUT6 (Prop_lut6_I4_O)        0.124   569.674 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[1]_i_1/O
                         net (fo=1, routed)           0.000   569.674    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[1]_i_1_n_0
    SLICE_X32Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.497  1682.689    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.367  1683.056 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.681  1683.737    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X32Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.379  1684.117    
                         clock uncertainty           -0.154  1683.963    
    SLICE_X32Y40         FDRE (Setup_fdre_C_D)        0.086  1684.049    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[1]
  -------------------------------------------------------------------
                         required time                       1684.049    
                         arrival time                        -569.674    
  -------------------------------------------------------------------
                         slack                               1114.374    

Slack (MET) :             1114.450ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[28]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        5.231ns  (logic 1.126ns (21.524%)  route 4.105ns (78.475%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.881ns = ( 1683.881 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.382ns = ( 564.382 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.672   562.980    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.456   563.436 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.946   564.382    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X34Y46         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.524   564.906 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[31]/Q
                         net (fo=5, routed)           0.970   565.876    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[31]
    SLICE_X35Y45         LUT4 (Prop_lut4_I2_O)        0.152   566.028 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_12/O
                         net (fo=1, routed)           0.832   566.860    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_12_n_0
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.326   567.186 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_5/O
                         net (fo=2, routed)           1.189   568.375    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_5_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I2_O)        0.124   568.499 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_2/O
                         net (fo=40, routed)          1.114   569.613    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index
    SLICE_X34Y46         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.497  1682.689    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.367  1683.056 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.825  1683.881    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X34Y46         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.500  1684.382    
                         clock uncertainty           -0.154  1684.228    
    SLICE_X34Y46         FDRE (Setup_fdre_C_CE)      -0.164  1684.064    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[28]
  -------------------------------------------------------------------
                         required time                       1684.063    
                         arrival time                        -569.613    
  -------------------------------------------------------------------
                         slack                               1114.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.396ns  (logic 0.212ns (53.485%)  route 0.184ns (46.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns = ( 561.840 - 560.000 ) 
    Source Clock Delay      (SCD):    1.403ns = ( 561.403 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.561   560.901    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141   561.042 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.361   561.403    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X32Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.167   561.570 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/Q
                         net (fo=11, routed)          0.184   561.755    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[0]
    SLICE_X32Y43         LUT6 (Prop_lut6_I2_O)        0.045   561.800 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[2]_i_1/O
                         net (fo=1, routed)           0.000   561.800    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[2]_i_1_n_0
    SLICE_X32Y43         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.465   561.839    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X32Y43         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.332   561.508    
    SLICE_X32Y43         FDRE (Hold_fdre_C_D)         0.124   561.632    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]
  -------------------------------------------------------------------
                         required time                       -561.632    
                         arrival time                         561.800    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.393ns  (logic 0.212ns (53.911%)  route 0.181ns (46.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.778ns = ( 561.778 - 560.000 ) 
    Source Clock Delay      (SCD):    1.376ns = ( 561.376 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.561   560.901    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141   561.042 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.333   561.376    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X32Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.167   561.543 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/Q
                         net (fo=2, routed)           0.181   561.724    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[3]
    SLICE_X32Y42         LUT6 (Prop_lut6_I0_O)        0.045   561.769 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[3]_i_1/O
                         net (fo=1, routed)           0.000   561.769    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[3]_i_1_n_0
    SLICE_X32Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.404   561.778    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X32Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.332   561.446    
    SLICE_X32Y42         FDRE (Hold_fdre_C_D)         0.125   561.571    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]
  -------------------------------------------------------------------
                         required time                       -561.571    
                         arrival time                         561.769    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.361ns  (logic 0.212ns (58.668%)  route 0.149ns (41.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 561.789 - 560.000 ) 
    Source Clock Delay      (SCD):    1.417ns = ( 561.417 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.561   560.901    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141   561.042 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.375   561.417    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X32Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.167   561.584 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]/Q
                         net (fo=2, routed)           0.149   561.734    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[4]
    SLICE_X32Y40         LUT6 (Prop_lut6_I5_O)        0.045   561.779 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[4]_i_1/O
                         net (fo=1, routed)           0.000   561.779    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[4]_i_1_n_0
    SLICE_X32Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.415   561.789    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X32Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.372   561.417    
    SLICE_X32Y40         FDRE (Hold_fdre_C_D)         0.125   561.542    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]
  -------------------------------------------------------------------
                         required time                       -561.542    
                         arrival time                         561.779    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.466ns  (logic 0.212ns (45.504%)  route 0.254ns (54.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 561.789 - 560.000 ) 
    Source Clock Delay      (SCD):    1.355ns = ( 561.355 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.561   560.901    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141   561.042 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.313   561.355    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X34Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.167   561.522 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[0]/Q
                         net (fo=11, routed)          0.254   561.776    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[0]
    SLICE_X32Y40         LUT6 (Prop_lut6_I2_O)        0.045   561.821 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[0]_i_1/O
                         net (fo=1, routed)           0.000   561.821    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[0]_i_1_n_0
    SLICE_X32Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.415   561.789    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X32Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.332   561.457    
    SLICE_X32Y40         FDRE (Hold_fdre_C_D)         0.124   561.581    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]
  -------------------------------------------------------------------
                         required time                       -561.581    
                         arrival time                         561.821    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.376ns  (logic 0.212ns (56.440%)  route 0.164ns (43.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns = ( 561.746 - 560.000 ) 
    Source Clock Delay      (SCD):    1.376ns = ( 561.376 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.561   560.901    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141   561.042 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.333   561.376    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X32Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.167   561.543 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/Q
                         net (fo=2, routed)           0.164   561.706    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[3]
    SLICE_X32Y39         LUT6 (Prop_lut6_I5_O)        0.045   561.751 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[3]_i_1/O
                         net (fo=1, routed)           0.000   561.751    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[3]_i_1_n_0
    SLICE_X32Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.372   561.746    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X32Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.371   561.376    
    SLICE_X32Y39         FDRE (Hold_fdre_C_D)         0.125   561.501    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]
  -------------------------------------------------------------------
                         required time                       -561.501    
                         arrival time                         561.752    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.458ns  (logic 0.257ns (56.108%)  route 0.201ns (43.892%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns = ( 561.838 - 560.000 ) 
    Source Clock Delay      (SCD):    1.403ns = ( 561.403 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.561   560.901    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141   561.042 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.361   561.403    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X32Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.167   561.570 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/Q
                         net (fo=8, routed)           0.084   561.654    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[3]
    SLICE_X33Y42         LUT6 (Prop_lut6_I1_O)        0.045   561.699 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[6]_i_3/O
                         net (fo=2, routed)           0.117   561.816    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[6]_i_3_n_0
    SLICE_X33Y41         LUT6 (Prop_lut6_I4_O)        0.045   561.861 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[6]_i_1/O
                         net (fo=1, routed)           0.000   561.861    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[6]_i_1_n_0
    SLICE_X33Y41         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.464   561.838    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X33Y41         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.332   561.506    
    SLICE_X33Y41         FDRE (Hold_fdre_C_D)         0.098   561.604    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]
  -------------------------------------------------------------------
                         required time                       -561.604    
                         arrival time                         561.861    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.382ns  (logic 0.212ns (55.425%)  route 0.170ns (44.569%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.778ns = ( 561.778 - 560.000 ) 
    Source Clock Delay      (SCD):    1.403ns = ( 561.403 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.561   560.901    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141   561.042 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.361   561.403    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X32Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.167   561.570 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/Q
                         net (fo=11, routed)          0.170   561.741    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[0]
    SLICE_X32Y42         LUT6 (Prop_lut6_I3_O)        0.045   561.786 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[1]_i_1/O
                         net (fo=1, routed)           0.000   561.786    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[1]_i_1_n_0
    SLICE_X32Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.404   561.778    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X32Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.375   561.403    
    SLICE_X32Y42         FDRE (Hold_fdre_C_D)         0.125   561.528    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]
  -------------------------------------------------------------------
                         required time                       -561.528    
                         arrival time                         561.786    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.359ns  (logic 0.191ns (53.158%)  route 0.168ns (46.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 561.719 - 560.000 ) 
    Source Clock Delay      (SCD):    1.355ns = ( 561.355 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.561   560.901    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141   561.042 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.313   561.355    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X35Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.146   561.501 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/Q
                         net (fo=2, routed)           0.168   561.669    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK
    SLICE_X35Y39         LUT6 (Prop_lut6_I0_O)        0.045   561.714 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_i_1/O
                         net (fo=1, routed)           0.000   561.714    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_i_1_n_0
    SLICE_X35Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.345   561.719    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X35Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/C  (IS_INVERTED)
                         clock pessimism             -0.364   561.355    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.098   561.453    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg
  -------------------------------------------------------------------
                         required time                       -561.453    
                         arrival time                         561.714    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.359ns  (logic 0.191ns (53.166%)  route 0.168ns (46.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 561.789 - 560.000 ) 
    Source Clock Delay      (SCD):    1.417ns = ( 561.417 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.561   560.901    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141   561.042 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.375   561.417    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X33Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.146   561.563 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]/Q
                         net (fo=2, routed)           0.168   561.731    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[5]
    SLICE_X33Y40         LUT6 (Prop_lut6_I5_O)        0.045   561.776 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[5]_i_1/O
                         net (fo=1, routed)           0.000   561.776    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[5]_i_1_n_0
    SLICE_X33Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.415   561.789    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X33Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.372   561.417    
    SLICE_X33Y40         FDRE (Hold_fdre_C_D)         0.098   561.515    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]
  -------------------------------------------------------------------
                         required time                       -561.515    
                         arrival time                         561.776    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.361ns  (logic 0.191ns (52.873%)  route 0.170ns (47.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 561.789 - 560.000 ) 
    Source Clock Delay      (SCD):    1.417ns = ( 561.417 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.561   560.901    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141   561.042 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.375   561.417    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X33Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.146   561.563 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/Q
                         net (fo=2, routed)           0.170   561.733    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]
    SLICE_X33Y40         LUT6 (Prop_lut6_I5_O)        0.045   561.778 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_1/O
                         net (fo=1, routed)           0.000   561.778    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_1_n_0
    SLICE_X33Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.415   561.789    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X33Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.372   561.417    
    SLICE_X33Y40         FDRE (Hold_fdre_C_D)         0.099   561.516    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]
  -------------------------------------------------------------------
                         required time                       -561.516    
                         arrival time                         561.779    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
Waveform(ns):       { 0.000 560.000 }
Period(ns):         1120.000
Sources:            { ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X35Y42  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X32Y41  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X32Y41  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X35Y39  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X34Y39  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X34Y41  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X34Y41  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X34Y42  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X34Y42  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X34Y42  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X35Y42  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X35Y42  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X32Y41  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X32Y41  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X35Y39  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X35Y39  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X34Y39  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X34Y39  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X34Y41  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X34Y41  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X35Y42  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X32Y41  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X32Y41  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X34Y42  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X34Y42  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X34Y42  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X34Y42  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X34Y44  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X34Y44  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X34Y44  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  To Clock:  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock

Setup :            0  Failing Endpoints,  Worst Slack       14.502ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.502ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        5.326ns  (logic 0.890ns (16.709%)  route 4.436ns (83.291%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.063ns = ( 24.063 - 20.000 ) 
    Source Clock Delay      (SCD):    4.621ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.753     3.061    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518     3.579 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          1.042     4.621    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.518     5.139 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]/Q
                         net (fo=13, routed)          1.623     6.762    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[5]
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.124     6.886 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_12/O
                         net (fo=4, routed)           0.950     7.836    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_12_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.960 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3/O
                         net (fo=31, routed)          1.863     9.823    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124     9.947 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.947    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[2]_i_1_n_0
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.575    22.767    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.418    23.185 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.877    24.063    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[2]/C
                         clock pessimism              0.459    24.522    
                         clock uncertainty           -0.154    24.368    
    SLICE_X42Y27         FDRE (Setup_fdre_C_D)        0.081    24.449    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         24.449    
                         arrival time                          -9.947    
  -------------------------------------------------------------------
                         slack                                 14.502    

Slack (MET) :             14.597ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        5.328ns  (logic 0.890ns (16.703%)  route 4.438ns (83.297%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.085ns = ( 24.085 - 20.000 ) 
    Source Clock Delay      (SCD):    4.621ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.753     3.061    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518     3.579 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          1.042     4.621    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.518     5.139 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]/Q
                         net (fo=13, routed)          1.623     6.762    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[5]
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.124     6.886 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_12/O
                         net (fo=4, routed)           0.950     7.836    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_12_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.960 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3/O
                         net (fo=31, routed)          1.865     9.825    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3_n_0
    SLICE_X42Y28         LUT6 (Prop_lut6_I1_O)        0.124     9.949 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     9.949    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[8]_i_1_n_0
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.575    22.767    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.418    23.185 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.900    24.085    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[8]/C
                         clock pessimism              0.535    24.621    
                         clock uncertainty           -0.154    24.467    
    SLICE_X42Y28         FDRE (Setup_fdre_C_D)        0.079    24.546    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         24.546    
                         arrival time                          -9.949    
  -------------------------------------------------------------------
                         slack                                 14.597    

Slack (MET) :             14.644ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        5.182ns  (logic 0.890ns (17.173%)  route 4.292ns (82.827%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.063ns = ( 24.063 - 20.000 ) 
    Source Clock Delay      (SCD):    4.621ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.753     3.061    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518     3.579 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          1.042     4.621    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.518     5.139 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]/Q
                         net (fo=13, routed)          1.623     6.762    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[5]
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.124     6.886 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_12/O
                         net (fo=4, routed)           0.950     7.836    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_12_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.960 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3/O
                         net (fo=31, routed)          1.719     9.679    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124     9.803 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     9.803    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[4]_i_1_n_0
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.575    22.767    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.418    23.185 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.877    24.063    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[4]/C
                         clock pessimism              0.459    24.522    
                         clock uncertainty           -0.154    24.368    
    SLICE_X42Y27         FDRE (Setup_fdre_C_D)        0.079    24.447    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         24.447    
                         arrival time                          -9.803    
  -------------------------------------------------------------------
                         slack                                 14.644    

Slack (MET) :             14.678ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        4.999ns  (logic 1.124ns (22.486%)  route 3.875ns (77.514%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.880ns = ( 23.880 - 20.000 ) 
    Source Clock Delay      (SCD):    4.521ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.753     3.061    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518     3.579 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.942     4.521    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     5.039 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[23]/Q
                         net (fo=10, routed)          1.297     6.337    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[23]
    SLICE_X43Y30         LUT2 (Prop_lut2_I1_O)        0.150     6.487 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_15/O
                         net (fo=1, routed)           0.685     7.172    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_15_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.332     7.504 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_10/O
                         net (fo=33, routed)          1.892     9.396    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_10_n_0
    SLICE_X42Y34         LUT6 (Prop_lut6_I5_O)        0.124     9.520 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_1/O
                         net (fo=1, routed)           0.000     9.520    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_1_n_0
    SLICE_X42Y34         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.575    22.767    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.418    23.185 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.694    23.880    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y34         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[31]/C
                         clock pessimism              0.393    24.273    
                         clock uncertainty           -0.154    24.119    
    SLICE_X42Y34         FDRE (Setup_fdre_C_D)        0.079    24.198    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         24.198    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                 14.678    

Slack (MET) :             14.682ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        5.144ns  (logic 0.890ns (17.301%)  route 4.254ns (82.699%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.063ns = ( 24.063 - 20.000 ) 
    Source Clock Delay      (SCD):    4.621ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.753     3.061    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518     3.579 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          1.042     4.621    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.518     5.139 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]/Q
                         net (fo=13, routed)          1.623     6.762    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[5]
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.124     6.886 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_12/O
                         net (fo=4, routed)           0.950     7.836    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_12_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.960 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3/O
                         net (fo=31, routed)          1.681     9.641    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124     9.765 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     9.765    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[3]_i_1_n_0
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.575    22.767    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.418    23.185 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.877    24.063    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[3]/C
                         clock pessimism              0.459    24.522    
                         clock uncertainty           -0.154    24.368    
    SLICE_X42Y27         FDRE (Setup_fdre_C_D)        0.079    24.447    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         24.447    
                         arrival time                          -9.765    
  -------------------------------------------------------------------
                         slack                                 14.682    

Slack (MET) :             14.787ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 0.890ns (17.761%)  route 4.121ns (82.239%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.100ns = ( 24.100 - 20.000 ) 
    Source Clock Delay      (SCD):    4.621ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.753     3.061    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518     3.579 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          1.042     4.621    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.518     5.139 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]/Q
                         net (fo=13, routed)          1.623     6.762    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[5]
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.124     6.886 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_12/O
                         net (fo=4, routed)           0.950     7.836    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_12_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.960 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3/O
                         net (fo=31, routed)          1.548     9.508    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I1_O)        0.124     9.632 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     9.632    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[9]_i_1_n_0
    SLICE_X42Y29         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.575    22.767    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.418    23.185 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.915    24.100    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y29         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[9]/C
                         clock pessimism              0.393    24.494    
                         clock uncertainty           -0.154    24.340    
    SLICE_X42Y29         FDRE (Setup_fdre_C_D)        0.079    24.419    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         24.419    
                         arrival time                          -9.632    
  -------------------------------------------------------------------
                         slack                                 14.787    

Slack (MET) :             14.826ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        5.099ns  (logic 0.890ns (17.455%)  route 4.209ns (82.545%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.085ns = ( 24.085 - 20.000 ) 
    Source Clock Delay      (SCD):    4.621ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.753     3.061    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518     3.579 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          1.042     4.621    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.518     5.139 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]/Q
                         net (fo=13, routed)          1.623     6.762    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[5]
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.124     6.886 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_12/O
                         net (fo=4, routed)           0.950     7.836    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_12_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.960 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3/O
                         net (fo=31, routed)          1.636     9.596    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3_n_0
    SLICE_X42Y28         LUT6 (Prop_lut6_I1_O)        0.124     9.720 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     9.720    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[7]_i_1_n_0
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.575    22.767    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.418    23.185 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.900    24.085    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]/C
                         clock pessimism              0.535    24.621    
                         clock uncertainty           -0.154    24.467    
    SLICE_X42Y28         FDRE (Setup_fdre_C_D)        0.079    24.546    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         24.546    
                         arrival time                          -9.720    
  -------------------------------------------------------------------
                         slack                                 14.826    

Slack (MET) :             14.829ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        4.973ns  (logic 0.766ns (15.403%)  route 4.207ns (84.597%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.097ns = ( 24.097 - 20.000 ) 
    Source Clock Delay      (SCD):    4.598ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.753     3.061    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518     3.579 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          1.019     4.598    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518     5.116 f  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[2]/Q
                         net (fo=14, routed)          2.178     7.294    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[2]
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.418 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_6/O
                         net (fo=31, routed)          2.029     9.447    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_6_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I4_O)        0.124     9.571 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.571    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[22]_i_1_n_0
    SLICE_X39Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.575    22.767    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.418    23.185 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.911    24.097    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[22]/C
                         clock pessimism              0.426    24.523    
                         clock uncertainty           -0.154    24.369    
    SLICE_X39Y32         FDRE (Setup_fdre_C_D)        0.031    24.400    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         24.400    
                         arrival time                          -9.571    
  -------------------------------------------------------------------
                         slack                                 14.829    

Slack (MET) :             14.829ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 0.890ns (17.817%)  route 4.105ns (82.183%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.063ns = ( 24.063 - 20.000 ) 
    Source Clock Delay      (SCD):    4.621ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.753     3.061    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518     3.579 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          1.042     4.621    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.518     5.139 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]/Q
                         net (fo=13, routed)          1.623     6.762    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[5]
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.124     6.886 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_12/O
                         net (fo=4, routed)           0.950     7.836    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_12_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.960 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3/O
                         net (fo=31, routed)          1.532     9.492    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124     9.616 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     9.616    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[1]_i_1_n_0
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.575    22.767    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.418    23.185 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.877    24.063    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/C
                         clock pessimism              0.459    24.522    
                         clock uncertainty           -0.154    24.368    
    SLICE_X42Y27         FDRE (Setup_fdre_C_D)        0.077    24.445    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         24.445    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                 14.829    

Slack (MET) :             14.839ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        4.844ns  (logic 0.890ns (18.373%)  route 3.954ns (81.627%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.984ns = ( 23.984 - 20.000 ) 
    Source Clock Delay      (SCD):    4.621ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.753     3.061    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518     3.579 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          1.042     4.621    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.518     5.139 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]/Q
                         net (fo=13, routed)          1.623     6.762    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[5]
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.124     6.886 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_12/O
                         net (fo=4, routed)           0.950     7.836    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_12_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.960 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3/O
                         net (fo=31, routed)          1.381     9.341    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     9.465 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.465    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[18]_i_1_n_0
    SLICE_X42Y31         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.575    22.767    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.418    23.185 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.798    23.984    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y31         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[18]/C
                         clock pessimism              0.393    24.377    
                         clock uncertainty           -0.154    24.223    
    SLICE_X42Y31         FDRE (Setup_fdre_C_D)        0.081    24.304    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         24.304    
                         arrival time                          -9.465    
  -------------------------------------------------------------------
                         slack                                 14.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.438%)  route 0.132ns (41.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.591     0.932    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.409     1.505    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/Q
                         net (fo=4, routed)           0.132     1.778    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state
    SLICE_X43Y32         LUT6 (Prop_lut6_I5_O)        0.045     1.823 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_i_1/O
                         net (fo=1, routed)           0.000     1.823    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_i_1_n_0
    SLICE_X43Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.860     1.230    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.204     1.434 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.467     1.901    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
                         clock pessimism             -0.396     1.505    
    SLICE_X43Y32         FDRE (Hold_fdre_C_D)         0.091     1.596    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.092%)  route 0.164ns (43.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.591     0.932    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.455     1.551    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.164     1.715 f  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/Q
                         net (fo=10, routed)          0.164     1.878    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[0]
    SLICE_X42Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.923 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.923    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/minusOp[0]
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.860     1.230    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.204     1.434 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.523     1.957    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/C
                         clock pessimism             -0.407     1.551    
    SLICE_X42Y30         FDRE (Hold_fdre_C_D)         0.121     1.672    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.399ns (58.066%)  route 0.288ns (41.934%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.591     0.932    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.431     1.526    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/Q
                         net (fo=10, routed)          0.179     1.846    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[13]
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.997 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[16]_i_3/O[1]
                         net (fo=1, routed)           0.109     2.106    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/plusOp[14]
    SLICE_X42Y30         LUT6 (Prop_lut6_I2_O)        0.107     2.213 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     2.213    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[14]_i_1_n_0
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.860     1.230    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.204     1.434 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.523     1.957    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[14]/C
                         clock pessimism             -0.338     1.619    
    SLICE_X42Y30         FDRE (Hold_fdre_C_D)         0.120     1.739    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.231ns (36.971%)  route 0.394ns (63.029%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.591     0.932    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.409     1.505    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141     1.646 f  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/Q
                         net (fo=4, routed)           0.163     1.809    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state
    SLICE_X43Y32         LUT5 (Prop_lut5_I4_O)        0.045     1.854 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_5/O
                         net (fo=31, routed)          0.231     2.085    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_5_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I3_O)        0.045     2.130 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     2.130    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[20]_i_1_n_0
    SLICE_X42Y31         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.860     1.230    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.204     1.434 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.460     1.894    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y31         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[20]/C
                         clock pessimism             -0.363     1.531    
    SLICE_X42Y31         FDRE (Hold_fdre_C_D)         0.121     1.652    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.299ns (44.990%)  route 0.366ns (55.010%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.591     0.932    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.455     1.551    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.164     1.715 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[15]/Q
                         net (fo=10, routed)          0.102     1.817    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[15]
    SLICE_X43Y30         LUT4 (Prop_lut4_I0_O)        0.045     1.862 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_18/O
                         net (fo=1, routed)           0.051     1.913    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_18_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I5_O)        0.045     1.958 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_10/O
                         net (fo=33, routed)          0.212     2.170    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_10_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I5_O)        0.045     2.215 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     2.215    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[11]_i_1_n_0
    SLICE_X42Y29         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.860     1.230    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.204     1.434 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.528     1.962    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y29         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[11]/C
                         clock pessimism             -0.349     1.613    
    SLICE_X42Y29         FDRE (Hold_fdre_C_D)         0.121     1.734    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.231ns (36.736%)  route 0.398ns (63.264%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.591     0.932    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.409     1.505    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141     1.646 f  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/Q
                         net (fo=4, routed)           0.163     1.809    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state
    SLICE_X43Y32         LUT5 (Prop_lut5_I4_O)        0.045     1.854 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_5/O
                         net (fo=31, routed)          0.235     2.089    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_5_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I3_O)        0.045     2.134 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     2.134    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[17]_i_1_n_0
    SLICE_X42Y31         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.860     1.230    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.204     1.434 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.460     1.894    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y31         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[17]/C
                         clock pessimism             -0.363     1.531    
    SLICE_X42Y31         FDRE (Hold_fdre_C_D)         0.120     1.651    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.299ns (42.881%)  route 0.398ns (57.119%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.591     0.932    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.455     1.551    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.164     1.715 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[15]/Q
                         net (fo=10, routed)          0.102     1.817    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[15]
    SLICE_X43Y30         LUT4 (Prop_lut4_I0_O)        0.045     1.862 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_18/O
                         net (fo=1, routed)           0.051     1.913    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_18_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I5_O)        0.045     1.958 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_10/O
                         net (fo=33, routed)          0.245     2.203    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_10_n_0
    SLICE_X42Y28         LUT6 (Prop_lut6_I5_O)        0.045     2.248 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.248    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[6]_i_1_n_0
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.860     1.230    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.204     1.434 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.536     1.970    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[6]/C
                         clock pessimism             -0.338     1.631    
    SLICE_X42Y28         FDRE (Hold_fdre_C_D)         0.121     1.752    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.231ns (35.433%)  route 0.421ns (64.567%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.591     0.932    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.409     1.505    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141     1.646 f  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/Q
                         net (fo=4, routed)           0.163     1.809    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state
    SLICE_X43Y32         LUT5 (Prop_lut5_I4_O)        0.045     1.854 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_5/O
                         net (fo=31, routed)          0.258     2.112    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_5_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I3_O)        0.045     2.157 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     2.157    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[18]_i_1_n_0
    SLICE_X42Y31         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.860     1.230    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.204     1.434 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.460     1.894    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y31         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[18]/C
                         clock pessimism             -0.363     1.531    
    SLICE_X42Y31         FDRE (Hold_fdre_C_D)         0.121     1.652    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.231ns (32.185%)  route 0.487ns (67.815%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.591     0.932    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.409     1.505    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141     1.646 f  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/Q
                         net (fo=4, routed)           0.163     1.809    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state
    SLICE_X43Y32         LUT5 (Prop_lut5_I4_O)        0.045     1.854 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_5/O
                         net (fo=31, routed)          0.323     2.178    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_5_n_0
    SLICE_X42Y30         LUT6 (Prop_lut6_I3_O)        0.045     2.223 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     2.223    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[16]_i_1_n_0
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.860     1.230    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.204     1.434 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.523     1.957    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[16]/C
                         clock pessimism             -0.363     1.594    
    SLICE_X42Y30         FDRE (Hold_fdre_C_D)         0.121     1.715    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.440ns (60.922%)  route 0.282ns (39.078%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.591     0.932    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.431     1.526    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/Q
                         net (fo=10, routed)          0.179     1.846    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[13]
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191     2.037 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[16]_i_3/O[2]
                         net (fo=1, routed)           0.104     2.140    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/plusOp[15]
    SLICE_X42Y30         LUT6 (Prop_lut6_I2_O)        0.108     2.248 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     2.248    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[15]_i_1_n_0
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.860     1.230    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.204     1.434 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.523     1.957    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[15]/C
                         clock pessimism             -0.338     1.619    
    SLICE_X42Y30         FDRE (Hold_fdre_C_D)         0.121     1.740    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.509    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y37  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y30  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y29  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y29  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y29  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y30  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y30  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y30  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y30  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y39  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y29  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y29  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y29  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y31  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y31  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y31  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y31  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y29  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y37  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y30  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y37  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y30  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y30  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y29  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y29  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y29  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y30  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y30  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y30  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y30  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  To Clock:  VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock

Setup :            0  Failing Endpoints,  Worst Slack     1108.979ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.431ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1108.979ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            SERIAL_CLOCK_0
                            (output port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            1120.000ns  (VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        6.726ns  (logic 4.004ns (59.521%)  route 2.723ns (40.479%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -4.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 1680.000 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.043ns = ( 564.043 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.672   562.980    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.456   563.436 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.607   564.043    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X35Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.459   564.502 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/Q
                         net (fo=2, routed)           2.723   567.224    SERIAL_CLOCK_0_OBUF
    V20                  OBUF (Prop_obuf_I_O)         3.545   570.769 r  SERIAL_CLOCK_0_OBUF_inst/O
                         net (fo=0)                   0.000   570.769    SERIAL_CLOCK_0
    V20                                                               r  SERIAL_CLOCK_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 f  
                         ideal clock network latency
                                                      0.000  1680.000    
                         clock pessimism              0.000  1680.000    
                         clock uncertainty           -0.152  1679.848    
                         output delay                -0.100  1679.748    
  -------------------------------------------------------------------
                         required time                       1679.748    
                         arrival time                        -570.769    
  -------------------------------------------------------------------
                         slack                               1108.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.431ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            SERIAL_CLOCK_0
                            (output port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.228ns  (logic 1.391ns (62.446%)  route 0.837ns (37.554%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 560.000 - 560.000 ) 
    Source Clock Delay      (SCD):    1.355ns = ( 561.355 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.561   560.901    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141   561.042 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.313   561.355    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X35Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.146   561.501 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/Q
                         net (fo=2, routed)           0.837   562.338    SERIAL_CLOCK_0_OBUF
    V20                  OBUF (Prop_obuf_I_O)         1.245   563.583 r  SERIAL_CLOCK_0_OBUF_inst/O
                         net (fo=0)                   0.000   563.583    SERIAL_CLOCK_0
    V20                                                               r  SERIAL_CLOCK_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         clock pessimism              0.000   560.000    
                         clock uncertainty            0.152   560.152    
                         output delay                -0.000   560.152    
  -------------------------------------------------------------------
                         required time                       -560.152    
                         arrival time                         563.583    
  -------------------------------------------------------------------
                         slack                                  3.431    





---------------------------------------------------------------------------------------------------
From Clock:  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  To Clock:  VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock

Setup :            0  Failing Endpoints,  Worst Slack        9.530ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.868ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.530ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_c_0
                            (output port clocked by VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        5.597ns  (logic 4.072ns (72.745%)  route 1.526ns (27.255%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -4.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.621ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.753     3.061    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518     3.579 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          1.042     4.621    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     5.077 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/Q
                         net (fo=1, routed)           1.526     6.602    PWM_c_0_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.616    10.218 r  PWM_c_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.218    PWM_c_0
    U14                                                               r  PWM_c_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.152    19.848    
                         output delay                -0.100    19.748    
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -10.218    
  -------------------------------------------------------------------
                         slack                                  9.530    

Slack (MET) :             9.893ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_a_0
                            (output port clocked by VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 4.023ns (72.507%)  route 1.526ns (27.493%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -4.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.306ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.753     3.061    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518     3.579 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.727     4.306    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y37         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.456     4.762 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/Q
                         net (fo=1, routed)           1.526     6.288    PWM_a_0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.567     9.855 r  PWM_a_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.855    PWM_a_0
    R14                                                               r  PWM_a_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.152    19.848    
                         output delay                -0.100    19.748    
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                          -9.855    
  -------------------------------------------------------------------
                         slack                                  9.893    

Slack (MET) :             10.057ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_b_0
                            (output port clocked by VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        5.548ns  (logic 4.022ns (72.501%)  route 1.526ns (27.499%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -4.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.753     3.061    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518     3.579 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.564     4.143    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y39         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.456     4.599 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/Q
                         net (fo=1, routed)           1.526     6.125    PWM_b_0_OBUF
    T15                  OBUF (Prop_obuf_I_O)         3.566     9.691 r  PWM_b_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.691    PWM_b_0
    T15                                                               r  PWM_b_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.152    19.848    
                         output delay                -0.100    19.748    
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                          -9.691    
  -------------------------------------------------------------------
                         slack                                 10.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.868ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_b_0
                            (output port clocked by VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 1.408ns (83.383%)  route 0.281ns (16.617%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.591     0.932    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.236     1.332    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y39         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     1.473 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/Q
                         net (fo=1, routed)           0.281     1.753    PWM_b_0_OBUF
    T15                  OBUF (Prop_obuf_I_O)         1.267     3.020 r  PWM_b_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.020    PWM_b_0
    T15                                                               r  PWM_b_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.152     0.152    
                         output delay                -0.000     0.152    
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           3.020    
  -------------------------------------------------------------------
                         slack                                  2.868    

Slack (MET) :             2.950ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_a_0
                            (output port clocked by VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 1.409ns (83.393%)  route 0.281ns (16.607%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.591     0.932    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.317     1.413    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y37         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     1.554 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/Q
                         net (fo=1, routed)           0.281     1.834    PWM_a_0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.268     3.102 r  PWM_a_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.102    PWM_a_0
    R14                                                               r  PWM_a_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.152     0.152    
                         output delay                -0.000     0.152    
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           3.102    
  -------------------------------------------------------------------
                         slack                                  2.950    

Slack (MET) :             3.154ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_c_0
                            (output port clocked by VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 1.457ns (83.852%)  route 0.281ns (16.148%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.591     0.932    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.473     1.568    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     1.709 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/Q
                         net (fo=1, routed)           0.281     1.990    PWM_c_0_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.316     3.306 r  PWM_c_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.306    PWM_c_0
    U14                                                               r  PWM_c_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.152     0.152    
                         output delay                -0.000     0.152    
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           3.306    
  -------------------------------------------------------------------
                         slack                                  3.154    





---------------------------------------------------------------------------------------------------
From Clock:  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.709ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.459ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.709ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@570.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        1.798ns  (logic 0.648ns (36.033%)  route 1.150ns (63.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 572.690 - 570.000 ) 
    Source Clock Delay      (SCD):    4.222ns = ( 564.222 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.672   562.980    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.456   563.436 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.786   564.222    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X32Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.524   564.746 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/Q
                         net (fo=8, routed)           1.150   565.896    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[3]
    SLICE_X28Y42         LUT6 (Prop_lut6_I4_O)        0.124   566.020 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000   566.020    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X28Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    570.000   570.000 r  
    PS7_X0Y0             PS7                          0.000   570.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   571.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   571.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.498   572.690    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.116   572.806    
                         clock uncertainty           -0.154   572.652    
    SLICE_X28Y42         FDRE (Setup_fdre_C_D)        0.077   572.729    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                        572.729    
                         arrival time                        -566.020    
  -------------------------------------------------------------------
                         slack                                  6.709    

Slack (MET) :             6.787ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@570.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        1.640ns  (logic 0.583ns (35.551%)  route 1.057ns (64.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 572.690 - 570.000 ) 
    Source Clock Delay      (SCD):    4.257ns = ( 564.257 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.672   562.980    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.456   563.436 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.821   564.257    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X33Y41         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.459   564.716 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/Q
                         net (fo=3, routed)           1.057   565.773    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]
    SLICE_X27Y41         LUT6 (Prop_lut6_I4_O)        0.124   565.897 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000   565.897    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X27Y41         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    570.000   570.000 r  
    PS7_X0Y0             PS7                          0.000   570.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   571.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   571.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.498   572.690    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y41         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.116   572.806    
                         clock uncertainty           -0.154   572.652    
    SLICE_X27Y41         FDRE (Setup_fdre_C_D)        0.031   572.683    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                        572.683    
                         arrival time                        -565.897    
  -------------------------------------------------------------------
                         slack                                  6.787    

Slack (MET) :             7.004ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@570.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        1.428ns  (logic 0.583ns (40.818%)  route 0.845ns (59.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 572.690 - 570.000 ) 
    Source Clock Delay      (SCD):    4.302ns = ( 564.302 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.672   562.980    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.456   563.436 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.865   564.301    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X33Y43         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.459   564.760 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/Q
                         net (fo=5, routed)           0.845   565.606    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[5]
    SLICE_X28Y42         LUT6 (Prop_lut6_I4_O)        0.124   565.730 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000   565.730    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X28Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    570.000   570.000 r  
    PS7_X0Y0             PS7                          0.000   570.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   571.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   571.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.498   572.690    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.116   572.806    
                         clock uncertainty           -0.154   572.652    
    SLICE_X28Y42         FDRE (Setup_fdre_C_D)        0.081   572.733    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                        572.733    
                         arrival time                        -565.730    
  -------------------------------------------------------------------
                         slack                                  7.004    

Slack (MET) :             7.006ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@570.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        1.501ns  (logic 0.648ns (43.168%)  route 0.853ns (56.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 572.690 - 570.000 ) 
    Source Clock Delay      (SCD):    4.222ns = ( 564.222 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.672   562.980    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.456   563.436 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.786   564.222    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X32Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.524   564.746 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/Q
                         net (fo=11, routed)          0.853   565.599    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I4_O)        0.124   565.723 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000   565.723    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X30Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    570.000   570.000 r  
    PS7_X0Y0             PS7                          0.000   570.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   571.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   571.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.498   572.690    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.116   572.806    
                         clock uncertainty           -0.154   572.652    
    SLICE_X30Y42         FDRE (Setup_fdre_C_D)        0.077   572.729    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                        572.729    
                         arrival time                        -565.723    
  -------------------------------------------------------------------
                         slack                                  7.006    

Slack (MET) :             7.028ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@570.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        1.403ns  (logic 0.648ns (46.181%)  route 0.755ns (53.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 572.692 - 570.000 ) 
    Source Clock Delay      (SCD):    4.302ns = ( 564.302 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.672   562.980    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.456   563.436 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.865   564.301    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X32Y43         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.524   564.825 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/Q
                         net (fo=9, routed)           0.755   565.581    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[2]
    SLICE_X28Y43         LUT6 (Prop_lut6_I4_O)        0.124   565.705 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000   565.705    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X28Y43         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    570.000   570.000 r  
    PS7_X0Y0             PS7                          0.000   570.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   571.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   571.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.499   572.691    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y43         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.116   572.807    
                         clock uncertainty           -0.154   572.653    
    SLICE_X28Y43         FDRE (Setup_fdre_C_D)        0.079   572.732    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                        572.732    
                         arrival time                        -565.705    
  -------------------------------------------------------------------
                         slack                                  7.028    

Slack (MET) :             7.040ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@570.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        1.468ns  (logic 0.648ns (44.129%)  route 0.820ns (55.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 572.692 - 570.000 ) 
    Source Clock Delay      (SCD):    4.222ns = ( 564.222 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.672   562.980    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.456   563.436 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.786   564.222    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X32Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.524   564.746 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/Q
                         net (fo=10, routed)          0.820   565.566    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[1]
    SLICE_X28Y43         LUT6 (Prop_lut6_I4_O)        0.124   565.690 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000   565.690    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X28Y43         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    570.000   570.000 r  
    PS7_X0Y0             PS7                          0.000   570.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   571.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   571.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.499   572.691    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y43         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.116   572.807    
                         clock uncertainty           -0.154   572.653    
    SLICE_X28Y43         FDRE (Setup_fdre_C_D)        0.077   572.730    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                        572.730    
                         arrival time                        -565.690    
  -------------------------------------------------------------------
                         slack                                  7.040    

Slack (MET) :             7.084ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@570.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        1.295ns  (logic 0.648ns (50.025%)  route 0.647ns (49.980%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 572.690 - 570.000 ) 
    Source Clock Delay      (SCD):    4.302ns = ( 564.302 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.672   562.980    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.456   563.436 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.865   564.301    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X32Y43         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.524   564.825 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/Q
                         net (fo=7, routed)           0.647   565.473    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[4]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.124   565.597 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000   565.597    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X27Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    570.000   570.000 r  
    PS7_X0Y0             PS7                          0.000   570.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   571.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   571.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.498   572.690    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.116   572.806    
                         clock uncertainty           -0.154   572.652    
    SLICE_X27Y42         FDRE (Setup_fdre_C_D)        0.029   572.681    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                        572.681    
                         arrival time                        -565.597    
  -------------------------------------------------------------------
                         slack                                  7.084    

Slack (MET) :             7.226ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@570.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        1.198ns  (logic 0.583ns (48.652%)  route 0.615ns (51.350%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 572.690 - 570.000 ) 
    Source Clock Delay      (SCD):    4.257ns = ( 564.257 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.672   562.980    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.456   563.436 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.821   564.257    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X33Y41         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.459   564.716 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/Q
                         net (fo=5, routed)           0.615   565.331    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[6]
    SLICE_X27Y41         LUT6 (Prop_lut6_I4_O)        0.124   565.455 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000   565.455    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X27Y41         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    570.000   570.000 r  
    PS7_X0Y0             PS7                          0.000   570.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   571.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   571.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.498   572.690    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y41         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.116   572.806    
                         clock uncertainty           -0.154   572.652    
    SLICE_X27Y41         FDRE (Setup_fdre_C_D)        0.029   572.681    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                        572.681    
                         arrival time                        -565.455    
  -------------------------------------------------------------------
                         slack                                  7.226    

Slack (MET) :             7.519ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                            (clock source 'ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock'  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        1.725ns  (logic 0.124ns (7.188%)  route 1.601ns (92.812%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.436ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.672     2.980    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          1.601     5.037    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X31Y39         LUT3 (Prop_lut3_I2_O)        0.124     5.161 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_i_1/O
                         net (fo=1, routed)           0.000     5.161    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_i_1_n_0
    SLICE_X31Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.497    12.689    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/C
                         clock pessimism              0.116    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X31Y39         FDRE (Setup_fdre_C_D)        0.029    12.680    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg
  -------------------------------------------------------------------
                         required time                         12.680    
                         arrival time                          -5.161    
  -------------------------------------------------------------------
                         slack                                  7.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                            (clock source 'ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock'  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.045ns (6.645%)  route 0.632ns (93.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    1.043ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.561     0.901    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.632     1.675    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X31Y39         LUT3 (Prop_lut3_I2_O)        0.045     1.720 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_i_1/O
                         net (fo=1, routed)           0.000     1.720    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_i_1_n_0
    SLICE_X31Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.829     1.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/C
                         clock pessimism             -0.029     1.170    
    SLICE_X31Y39         FDRE (Hold_fdre_C_D)         0.091     1.261    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.445ns  (logic 0.191ns (42.891%)  route 0.254ns (57.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 561.200 - 560.000 ) 
    Source Clock Delay      (SCD):    1.459ns = ( 561.459 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.561   560.901    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141   561.042 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.417   561.459    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X33Y41         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.146   561.605 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/Q
                         net (fo=5, routed)           0.254   561.860    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[6]
    SLICE_X27Y41         LUT6 (Prop_lut6_I4_O)        0.045   561.905 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000   561.905    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X27Y41         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.830   561.200    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y41         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism             -0.029   561.171    
    SLICE_X27Y41         FDRE (Hold_fdre_C_D)         0.091   561.262    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                       -561.262    
                         arrival time                         561.905    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.536ns  (logic 0.212ns (39.541%)  route 0.324ns (60.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 561.200 - 560.000 ) 
    Source Clock Delay      (SCD):    1.403ns = ( 561.403 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.561   560.901    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141   561.042 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.361   561.403    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X32Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.167   561.570 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/Q
                         net (fo=11, routed)          0.324   561.894    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I4_O)        0.045   561.939 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000   561.939    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X30Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.830   561.200    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism             -0.029   561.171    
    SLICE_X30Y42         FDRE (Hold_fdre_C_D)         0.120   561.291    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                       -561.291    
                         arrival time                         561.939    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.541ns  (logic 0.212ns (39.151%)  route 0.329ns (60.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns = ( 561.201 - 560.000 ) 
    Source Clock Delay      (SCD):    1.403ns = ( 561.403 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.561   560.901    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141   561.042 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.361   561.403    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X32Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.167   561.570 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/Q
                         net (fo=10, routed)          0.329   561.900    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[1]
    SLICE_X28Y43         LUT6 (Prop_lut6_I4_O)        0.045   561.945 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000   561.945    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X28Y43         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.831   561.201    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y43         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism             -0.029   561.172    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.120   561.292    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                       -561.292    
                         arrival time                         561.945    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.485ns  (logic 0.191ns (39.355%)  route 0.294ns (60.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 561.200 - 560.000 ) 
    Source Clock Delay      (SCD):    1.461ns = ( 561.461 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.561   560.901    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141   561.042 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.418   561.461    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X33Y43         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.146   561.607 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/Q
                         net (fo=5, routed)           0.294   561.901    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[5]
    SLICE_X28Y42         LUT6 (Prop_lut6_I4_O)        0.045   561.946 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000   561.946    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X28Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.830   561.200    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism             -0.029   561.171    
    SLICE_X28Y42         FDRE (Hold_fdre_C_D)         0.121   561.292    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                       -561.292    
                         arrival time                         561.946    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.491ns  (logic 0.212ns (43.156%)  route 0.279ns (56.843%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns = ( 561.201 - 560.000 ) 
    Source Clock Delay      (SCD):    1.461ns = ( 561.461 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.561   560.901    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141   561.042 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.418   561.461    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X32Y43         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.167   561.628 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/Q
                         net (fo=9, routed)           0.279   561.907    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[2]
    SLICE_X28Y43         LUT6 (Prop_lut6_I4_O)        0.045   561.952 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000   561.952    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X28Y43         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.831   561.201    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y43         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism             -0.029   561.172    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.121   561.293    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                       -561.293    
                         arrival time                         561.952    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.489ns  (logic 0.212ns (43.316%)  route 0.277ns (56.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 561.200 - 560.000 ) 
    Source Clock Delay      (SCD):    1.461ns = ( 561.461 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.561   560.901    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141   561.042 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.418   561.461    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X32Y43         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.167   561.628 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/Q
                         net (fo=7, routed)           0.277   561.905    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[4]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.045   561.950 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000   561.950    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X27Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.830   561.200    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism             -0.029   561.171    
    SLICE_X27Y42         FDRE (Hold_fdre_C_D)         0.091   561.262    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                       -561.262    
                         arrival time                         561.950    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.637ns  (logic 0.212ns (33.261%)  route 0.425ns (66.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 561.200 - 560.000 ) 
    Source Clock Delay      (SCD):    1.403ns = ( 561.403 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.561   560.901    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141   561.042 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.361   561.403    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X32Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.167   561.570 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/Q
                         net (fo=8, routed)           0.425   561.996    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[3]
    SLICE_X28Y42         LUT6 (Prop_lut6_I4_O)        0.045   562.041 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000   562.041    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X28Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.830   561.200    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism             -0.029   561.171    
    SLICE_X28Y42         FDRE (Hold_fdre_C_D)         0.120   561.291    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                       -561.291    
                         arrival time                         562.041    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.581ns  (logic 0.191ns (32.881%)  route 0.390ns (67.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 561.200 - 560.000 ) 
    Source Clock Delay      (SCD):    1.459ns = ( 561.459 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.561   560.901    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141   561.042 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.417   561.459    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X33Y41         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.146   561.605 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/Q
                         net (fo=3, routed)           0.390   561.995    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]
    SLICE_X27Y41         LUT6 (Prop_lut6_I4_O)        0.045   562.040 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000   562.040    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X27Y41         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.830   561.200    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y41         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism             -0.029   561.171    
    SLICE_X27Y41         FDRE (Hold_fdre_C_D)         0.092   561.263    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                       -561.263    
                         arrival time                         562.040    
  -------------------------------------------------------------------
                         slack                                  0.777    





---------------------------------------------------------------------------------------------------
From Clock:  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  To Clock:  clk_fpga_0

Setup :            2  Failing Endpoints,  Worst Slack       -0.472ns,  Total Violation       -0.581ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.546ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.472ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_c_0
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        5.597ns  (logic 4.072ns (72.745%)  route 1.526ns (27.255%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -4.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.621ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.753     3.061    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518     3.579 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          1.042     4.621    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     5.077 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/Q
                         net (fo=1, routed)           1.526     6.602    PWM_c_0_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.616    10.218 r  PWM_c_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.218    PWM_c_0
    U14                                                               r  PWM_c_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                         -10.218    
  -------------------------------------------------------------------
                         slack                                 -0.472    

Slack (VIOLATED) :        -0.109ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_a_0
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 4.023ns (72.507%)  route 1.526ns (27.493%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -4.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.306ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.753     3.061    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518     3.579 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.727     4.306    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y37         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.456     4.762 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/Q
                         net (fo=1, routed)           1.526     6.288    PWM_a_0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.567     9.855 r  PWM_a_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.855    PWM_a_0
    R14                                                               r  PWM_a_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -9.855    
  -------------------------------------------------------------------
                         slack                                 -0.109    

Slack (MET) :             0.055ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_b_0
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        5.548ns  (logic 4.022ns (72.501%)  route 1.526ns (27.499%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -4.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.753     3.061    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518     3.579 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.564     4.143    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y39         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.456     4.599 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/Q
                         net (fo=1, routed)           1.526     6.125    PWM_b_0_OBUF
    T15                  OBUF (Prop_obuf_I_O)         3.566     9.691 r  PWM_b_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.691    PWM_b_0
    T15                                                               r  PWM_b_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -9.691    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             6.809ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.456ns (35.770%)  route 0.819ns (64.230%))
  Logic Levels:           0  
  Clock Path Skew:        -1.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    4.564ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.753     3.061    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518     3.579 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.985     4.564    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X41Y35         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.456     5.020 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/Q
                         net (fo=1, routed)           0.819     5.838    ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_in
    SLICE_X39Y42         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.574    12.766    ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/s_axi_aclk
    SLICE_X39Y42         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_d1_reg/C
                         clock pessimism              0.116    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X39Y42         FDRE (Setup_fdre_C_D)       -0.081    12.647    ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_d1_reg
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                          -5.838    
  -------------------------------------------------------------------
                         slack                                  6.809    

Slack (MET) :             7.554ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                            (clock source 'ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        1.675ns  (logic 0.124ns (7.403%)  route 1.551ns (92.597%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    3.579ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.753     3.061    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518     3.579 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          1.551     5.130    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y41         LUT5 (Prop_lut5_I4_O)        0.124     5.254 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_i_1/O
                         net (fo=1, routed)           0.000     5.254    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_i_1_n_0
    SLICE_X42Y41         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.575    12.767    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/C
                         clock pessimism              0.116    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X42Y41         FDRE (Setup_fdre_C_D)        0.079    12.808    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg
  -------------------------------------------------------------------
                         required time                         12.808    
                         arrival time                          -5.254    
  -------------------------------------------------------------------
                         slack                                  7.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                            (clock source 'ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@10.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock fall@10.000ns)
  Data Path Delay:        0.772ns  (logic 0.045ns (5.828%)  route 0.727ns (94.172%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns = ( 11.230 - 10.000 ) 
    Source Clock Delay      (SCD):    1.095ns = ( 11.095 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    10.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.591    10.932    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164    11.095 f  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.727    11.823    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y41         LUT5 (Prop_lut5_I4_O)        0.045    11.868 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_i_1/O
                         net (fo=1, routed)           0.000    11.868    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_i_1_n_0
    SLICE_X42Y41         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341    10.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.860    11.230    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/C
                         clock pessimism             -0.029    11.201    
    SLICE_X42Y41         FDRE (Hold_fdre_C_D)         0.121    11.322    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg
  -------------------------------------------------------------------
                         required time                        -11.322    
                         arrival time                          11.868    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.934%)  route 0.315ns (69.066%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.591     0.932    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.403     1.498    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X41Y35         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/Q
                         net (fo=1, routed)           0.315     1.954    ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_in
    SLICE_X39Y42         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.858     1.228    ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/s_axi_aclk
    SLICE_X39Y42         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_d1_reg/C
                         clock pessimism             -0.029     1.199    
    SLICE_X39Y42         FDRE (Hold_fdre_C_D)         0.066     1.265    ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             3.020ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_b_0
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 1.408ns (83.383%)  route 0.281ns (16.617%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.591     0.932    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.236     1.332    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y39         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     1.473 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/Q
                         net (fo=1, routed)           0.281     1.753    PWM_b_0_OBUF
    T15                  OBUF (Prop_obuf_I_O)         1.267     3.020 r  PWM_b_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.020    PWM_b_0
    T15                                                               r  PWM_b_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.020    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.102ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_a_0
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 1.409ns (83.393%)  route 0.281ns (16.607%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.591     0.932    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.317     1.413    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y37         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     1.554 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/Q
                         net (fo=1, routed)           0.281     1.834    PWM_a_0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.268     3.102 r  PWM_a_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.102    PWM_a_0
    R14                                                               r  PWM_a_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.102    
  -------------------------------------------------------------------
                         slack                                  3.102    

Slack (MET) :             3.306ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_c_0
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 1.457ns (83.852%)  route 0.281ns (16.148%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.591     0.932    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.473     1.568    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     1.709 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/Q
                         net (fo=1, routed)           0.281     1.990    PWM_c_0_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.316     3.306 r  PWM_c_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.306    PWM_c_0
    U14                                                               r  PWM_c_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.306    
  -------------------------------------------------------------------
                         slack                                  3.306    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  To Clock:  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock

Setup :            0  Failing Endpoints,  Worst Slack     1113.995ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1113.995ns  (required time - arrival time)
  Source:                 INC_A_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        9.599ns  (logic 1.851ns (19.279%)  route 7.749ns (80.722%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=2)
  Input Delay:            0.100ns
  Clock Path Skew:        3.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.815ns = ( 1683.815 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    U20                                               0.000   560.100 r  INC_A_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_A_0
    U20                  IBUF (Prop_ibuf_I_O)         1.479   561.579 r  INC_A_0_IBUF_inst/O
                         net (fo=8, routed)           4.527   566.105    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_A
    SLICE_X32Y41         LUT4 (Prop_lut4_I0_O)        0.124   566.229 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[6]_i_2/O
                         net (fo=7, routed)           1.582   567.811    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[6]_i_2_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I2_O)        0.124   567.935 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[5]_i_2/O
                         net (fo=1, routed)           1.640   569.575    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[5]_i_2_n_0
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124   569.699 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[5]_i_1/O
                         net (fo=1, routed)           0.000   569.699    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[5]_i_1_n_0
    SLICE_X33Y43         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.497  1682.689    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.367  1683.056 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.758  1683.815    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X33Y43         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.815    
                         clock uncertainty           -0.152  1683.663    
    SLICE_X33Y43         FDRE (Setup_fdre_C_D)        0.032  1683.695    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]
  -------------------------------------------------------------------
                         required time                       1683.695    
                         arrival time                        -569.699    
  -------------------------------------------------------------------
                         slack                               1113.995    

Slack (MET) :             1114.380ns  (required time - arrival time)
  Source:                 INC_B_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        9.229ns  (logic 2.107ns (22.826%)  route 7.122ns (77.174%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        3.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 1683.778 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    T20                                               0.000   560.100 f  INC_B_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_B_0
    T20                  IBUF (Prop_ibuf_I_O)         1.483   561.583 f  INC_B_0_IBUF_inst/O
                         net (fo=5, routed)           4.404   565.987    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_B
    SLICE_X32Y42         LUT4 (Prop_lut4_I3_O)        0.152   566.139 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_7/O
                         net (fo=1, routed)           1.102   567.241    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_7_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I0_O)        0.348   567.589 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2/O
                         net (fo=11, routed)          1.616   569.205    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2_n_0
    SLICE_X32Y41         LUT4 (Prop_lut4_I1_O)        0.124   569.329 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000   569.329    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[2]_i_1_n_0
    SLICE_X32Y41         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.497  1682.689    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.367  1683.056 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.722  1683.778    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X32Y41         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.778    
                         clock uncertainty           -0.152  1683.626    
    SLICE_X32Y41         FDRE (Setup_fdre_C_D)        0.082  1683.708    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                       1683.708    
                         arrival time                        -569.328    
  -------------------------------------------------------------------
                         slack                               1114.380    

Slack (MET) :             1114.492ns  (required time - arrival time)
  Source:                 INC_B_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        8.869ns  (logic 1.983ns (22.354%)  route 6.886ns (77.646%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        3.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.815ns = ( 1683.815 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    T20                                               0.000   560.100 f  INC_B_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_B_0
    T20                  IBUF (Prop_ibuf_I_O)         1.483   561.583 f  INC_B_0_IBUF_inst/O
                         net (fo=5, routed)           4.404   565.987    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_B
    SLICE_X32Y42         LUT4 (Prop_lut4_I3_O)        0.152   566.139 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_7/O
                         net (fo=1, routed)           1.102   567.241    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_7_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I0_O)        0.348   567.589 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2/O
                         net (fo=11, routed)          1.380   568.969    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2_n_0
    SLICE_X33Y43         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.497  1682.689    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.367  1683.056 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.758  1683.815    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X33Y43         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.815    
                         clock uncertainty           -0.152  1683.663    
    SLICE_X33Y43         FDRE (Setup_fdre_C_CE)      -0.202  1683.461    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]
  -------------------------------------------------------------------
                         required time                       1683.461    
                         arrival time                        -568.969    
  -------------------------------------------------------------------
                         slack                               1114.492    

Slack (MET) :             1114.503ns  (required time - arrival time)
  Source:                 INC_B_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        9.078ns  (logic 2.107ns (23.204%)  route 6.972ns (76.797%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Input Delay:            0.100ns
  Clock Path Skew:        3.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.801ns = ( 1683.801 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    T20                                               0.000   560.100 f  INC_B_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_B_0
    T20                  IBUF (Prop_ibuf_I_O)         1.483   561.583 f  INC_B_0_IBUF_inst/O
                         net (fo=5, routed)           4.404   565.987    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_B
    SLICE_X32Y42         LUT4 (Prop_lut4_I3_O)        0.152   566.139 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_7/O
                         net (fo=1, routed)           1.102   567.241    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_7_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I0_O)        0.348   567.589 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2/O
                         net (fo=11, routed)          1.465   569.054    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I1_O)        0.124   569.178 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000   569.178    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[0]_i_1_n_0
    SLICE_X35Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.497  1682.689    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.367  1683.056 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.744  1683.801    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X35Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.801    
                         clock uncertainty           -0.152  1683.649    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)        0.032  1683.681    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                       1683.681    
                         arrival time                        -569.178    
  -------------------------------------------------------------------
                         slack                               1114.503    

Slack (MET) :             1114.534ns  (required time - arrival time)
  Source:                 INC_B_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        8.790ns  (logic 1.983ns (22.554%)  route 6.807ns (77.446%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        3.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 1683.778 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    T20                                               0.000   560.100 f  INC_B_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_B_0
    T20                  IBUF (Prop_ibuf_I_O)         1.483   561.583 f  INC_B_0_IBUF_inst/O
                         net (fo=5, routed)           4.404   565.987    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_B
    SLICE_X32Y42         LUT4 (Prop_lut4_I3_O)        0.152   566.139 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_7/O
                         net (fo=1, routed)           1.102   567.241    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_7_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I0_O)        0.348   567.589 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2/O
                         net (fo=11, routed)          1.301   568.890    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2_n_0
    SLICE_X33Y41         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.497  1682.689    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.367  1683.056 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.722  1683.778    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X33Y41         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.778    
                         clock uncertainty           -0.152  1683.626    
    SLICE_X33Y41         FDRE (Setup_fdre_C_CE)      -0.202  1683.424    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]
  -------------------------------------------------------------------
                         required time                       1683.424    
                         arrival time                        -568.890    
  -------------------------------------------------------------------
                         slack                               1114.534    

Slack (MET) :             1114.534ns  (required time - arrival time)
  Source:                 INC_B_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        8.790ns  (logic 1.983ns (22.554%)  route 6.807ns (77.446%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        3.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 1683.778 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    T20                                               0.000   560.100 f  INC_B_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_B_0
    T20                  IBUF (Prop_ibuf_I_O)         1.483   561.583 f  INC_B_0_IBUF_inst/O
                         net (fo=5, routed)           4.404   565.987    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_B
    SLICE_X32Y42         LUT4 (Prop_lut4_I3_O)        0.152   566.139 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_7/O
                         net (fo=1, routed)           1.102   567.241    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_7_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I0_O)        0.348   567.589 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2/O
                         net (fo=11, routed)          1.301   568.890    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2_n_0
    SLICE_X33Y41         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.497  1682.689    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.367  1683.056 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.722  1683.778    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X33Y41         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.778    
                         clock uncertainty           -0.152  1683.626    
    SLICE_X33Y41         FDRE (Setup_fdre_C_CE)      -0.202  1683.424    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]
  -------------------------------------------------------------------
                         required time                       1683.424    
                         arrival time                        -568.890    
  -------------------------------------------------------------------
                         slack                               1114.534    

Slack (MET) :             1114.559ns  (required time - arrival time)
  Source:                 INC_A_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        9.017ns  (logic 2.107ns (23.363%)  route 6.910ns (76.637%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        3.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 1683.744 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    U20                                               0.000   560.100 r  INC_A_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_A_0
    U20                  IBUF (Prop_ibuf_I_O)         1.479   561.579 r  INC_A_0_IBUF_inst/O
                         net (fo=8, routed)           4.527   566.105    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_A
    SLICE_X32Y41         LUT4 (Prop_lut4_I0_O)        0.149   566.254 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_15/O
                         net (fo=6, routed)           1.717   567.971    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_15_n_0
    SLICE_X32Y43         LUT5 (Prop_lut5_I0_O)        0.355   568.326 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[3]_i_3/O
                         net (fo=1, routed)           0.667   568.993    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[3]_i_3_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I5_O)        0.124   569.117 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[3]_i_1/O
                         net (fo=1, routed)           0.000   569.117    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[3]_i_1_n_0
    SLICE_X32Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.497  1682.689    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.367  1683.056 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.688  1683.744    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X32Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.744    
                         clock uncertainty           -0.152  1683.592    
    SLICE_X32Y42         FDRE (Setup_fdre_C_D)        0.084  1683.676    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]
  -------------------------------------------------------------------
                         required time                       1683.676    
                         arrival time                        -569.117    
  -------------------------------------------------------------------
                         slack                               1114.559    

Slack (MET) :             1114.658ns  (required time - arrival time)
  Source:                 INC_A_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        8.902ns  (logic 1.851ns (20.789%)  route 7.052ns (79.212%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        3.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 1683.778 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    U20                                               0.000   560.100 r  INC_A_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_A_0
    U20                  IBUF (Prop_ibuf_I_O)         1.479   561.579 r  INC_A_0_IBUF_inst/O
                         net (fo=8, routed)           4.527   566.105    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_A
    SLICE_X32Y41         LUT4 (Prop_lut4_I0_O)        0.124   566.229 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[6]_i_2/O
                         net (fo=7, routed)           1.420   567.649    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[6]_i_2_n_0
    SLICE_X33Y41         LUT6 (Prop_lut6_I3_O)        0.124   567.773 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_13/O
                         net (fo=1, routed)           1.105   568.878    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_13_n_0
    SLICE_X33Y41         LUT5 (Prop_lut5_I0_O)        0.124   569.003 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_3/O
                         net (fo=1, routed)           0.000   569.003    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_3_n_0
    SLICE_X33Y41         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.497  1682.689    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.367  1683.056 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.722  1683.778    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X33Y41         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.778    
                         clock uncertainty           -0.152  1683.626    
    SLICE_X33Y41         FDRE (Setup_fdre_C_D)        0.034  1683.660    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]
  -------------------------------------------------------------------
                         required time                       1683.660    
                         arrival time                        -569.002    
  -------------------------------------------------------------------
                         slack                               1114.658    

Slack (MET) :             1114.687ns  (required time - arrival time)
  Source:                 INC_B_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        8.641ns  (logic 1.983ns (22.943%)  route 6.659ns (77.057%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        3.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 1683.744 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    T20                                               0.000   560.100 f  INC_B_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_B_0
    T20                  IBUF (Prop_ibuf_I_O)         1.483   561.583 f  INC_B_0_IBUF_inst/O
                         net (fo=5, routed)           4.404   565.987    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_B
    SLICE_X32Y42         LUT4 (Prop_lut4_I3_O)        0.152   566.139 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_7/O
                         net (fo=1, routed)           1.102   567.241    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_7_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I0_O)        0.348   567.589 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2/O
                         net (fo=11, routed)          1.152   568.741    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2_n_0
    SLICE_X32Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.497  1682.689    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.367  1683.056 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.688  1683.744    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X32Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.744    
                         clock uncertainty           -0.152  1683.592    
    SLICE_X32Y42         FDRE (Setup_fdre_C_CE)      -0.164  1683.428    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]
  -------------------------------------------------------------------
                         required time                       1683.428    
                         arrival time                        -568.741    
  -------------------------------------------------------------------
                         slack                               1114.687    

Slack (MET) :             1114.687ns  (required time - arrival time)
  Source:                 INC_B_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        8.641ns  (logic 1.983ns (22.943%)  route 6.659ns (77.057%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        3.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 1683.744 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    T20                                               0.000   560.100 f  INC_B_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_B_0
    T20                  IBUF (Prop_ibuf_I_O)         1.483   561.583 f  INC_B_0_IBUF_inst/O
                         net (fo=5, routed)           4.404   565.987    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_B
    SLICE_X32Y42         LUT4 (Prop_lut4_I3_O)        0.152   566.139 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_7/O
                         net (fo=1, routed)           1.102   567.241    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_7_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I0_O)        0.348   567.589 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2/O
                         net (fo=11, routed)          1.152   568.741    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2_n_0
    SLICE_X32Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.497  1682.689    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.367  1683.056 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.688  1683.744    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X32Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.744    
                         clock uncertainty           -0.152  1683.592    
    SLICE_X32Y42         FDRE (Setup_fdre_C_CE)      -0.164  1683.428    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]
  -------------------------------------------------------------------
                         required time                       1683.428    
                         arrival time                        -568.741    
  -------------------------------------------------------------------
                         slack                               1114.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 SERIAL_DATA_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.188ns  (logic 0.305ns (13.917%)  route 1.884ns (86.082%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns = ( 561.746 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    W20                                               0.000   560.000 r  SERIAL_DATA_0 (IN)
                         net (fo=0)                   0.000   560.000    SERIAL_DATA_0
    W20                  IBUF (Prop_ibuf_I_O)         0.260   560.260 r  SERIAL_DATA_0_IBUF_inst/O
                         net (fo=8, routed)           1.884   562.143    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_DATA
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.045   562.188 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[3]_i_1/O
                         net (fo=1, routed)           0.000   562.188    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[3]_i_1_n_0
    SLICE_X32Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.372   561.746    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X32Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.746    
                         clock uncertainty            0.152   561.898    
    SLICE_X32Y39         FDRE (Hold_fdre_C_D)         0.125   562.023    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]
  -------------------------------------------------------------------
                         required time                       -562.023    
                         arrival time                         562.188    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 SERIAL_DATA_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.189ns  (logic 0.305ns (13.911%)  route 1.885ns (86.088%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns = ( 561.746 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    W20                                               0.000   560.000 r  SERIAL_DATA_0 (IN)
                         net (fo=0)                   0.000   560.000    SERIAL_DATA_0
    W20                  IBUF (Prop_ibuf_I_O)         0.260   560.260 r  SERIAL_DATA_0_IBUF_inst/O
                         net (fo=8, routed)           1.885   562.144    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_DATA
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.045   562.189 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[2]_i_1/O
                         net (fo=1, routed)           0.000   562.189    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[2]_i_1_n_0
    SLICE_X32Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.372   561.746    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X32Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.746    
                         clock uncertainty            0.152   561.898    
    SLICE_X32Y39         FDRE (Hold_fdre_C_D)         0.124   562.022    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[2]
  -------------------------------------------------------------------
                         required time                       -562.022    
                         arrival time                         562.189    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 INC_B_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.273ns  (logic 0.295ns (12.991%)  route 1.978ns (87.007%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.854ns = ( 561.854 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    T20                                               0.000   560.000 r  INC_B_0 (IN)
                         net (fo=0)                   0.000   560.000    INC_B_0
    T20                  IBUF (Prop_ibuf_I_O)         0.250   560.250 r  INC_B_0_IBUF_inst/O
                         net (fo=5, routed)           1.978   562.228    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_B
    SLICE_X35Y42         LUT6 (Prop_lut6_I2_O)        0.045   562.273 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000   562.273    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[0]_i_1_n_0
    SLICE_X35Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.480   561.854    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X35Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.854    
                         clock uncertainty            0.152   562.006    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.098   562.104    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                       -562.104    
                         arrival time                         562.273    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 SERIAL_DATA_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.298ns  (logic 0.305ns (13.255%)  route 1.993ns (86.745%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 561.789 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    W20                                               0.000   560.000 r  SERIAL_DATA_0 (IN)
                         net (fo=0)                   0.000   560.000    SERIAL_DATA_0
    W20                  IBUF (Prop_ibuf_I_O)         0.260   560.260 r  SERIAL_DATA_0_IBUF_inst/O
                         net (fo=8, routed)           1.993   562.253    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_DATA
    SLICE_X32Y40         LUT6 (Prop_lut6_I0_O)        0.045   562.298 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[0]_i_1/O
                         net (fo=1, routed)           0.000   562.298    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[0]_i_1_n_0
    SLICE_X32Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.415   561.789    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X32Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.789    
                         clock uncertainty            0.152   561.941    
    SLICE_X32Y40         FDRE (Hold_fdre_C_D)         0.124   562.065    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]
  -------------------------------------------------------------------
                         required time                       -562.065    
                         arrival time                         562.298    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 SERIAL_DATA_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.377ns  (logic 0.305ns (12.815%)  route 2.072ns (87.185%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 561.789 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    W20                                               0.000   560.000 r  SERIAL_DATA_0 (IN)
                         net (fo=0)                   0.000   560.000    SERIAL_DATA_0
    W20                  IBUF (Prop_ibuf_I_O)         0.260   560.260 r  SERIAL_DATA_0_IBUF_inst/O
                         net (fo=8, routed)           2.072   562.332    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_DATA
    SLICE_X33Y40         LUT6 (Prop_lut6_I0_O)        0.045   562.377 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[5]_i_1/O
                         net (fo=1, routed)           0.000   562.377    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[5]_i_1_n_0
    SLICE_X33Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.415   561.789    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X33Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.789    
                         clock uncertainty            0.152   561.941    
    SLICE_X33Y40         FDRE (Hold_fdre_C_D)         0.098   562.039    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]
  -------------------------------------------------------------------
                         required time                       -562.039    
                         arrival time                         562.377    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 SERIAL_DATA_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.410ns  (logic 0.305ns (12.639%)  route 2.105ns (87.359%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 561.789 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    W20                                               0.000   560.000 r  SERIAL_DATA_0 (IN)
                         net (fo=0)                   0.000   560.000    SERIAL_DATA_0
    W20                  IBUF (Prop_ibuf_I_O)         0.260   560.260 r  SERIAL_DATA_0_IBUF_inst/O
                         net (fo=8, routed)           2.105   562.365    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_DATA
    SLICE_X32Y40         LUT6 (Prop_lut6_I0_O)        0.045   562.410 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[4]_i_1/O
                         net (fo=1, routed)           0.000   562.410    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[4]_i_1_n_0
    SLICE_X32Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.415   561.789    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X32Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.789    
                         clock uncertainty            0.152   561.941    
    SLICE_X32Y40         FDRE (Hold_fdre_C_D)         0.125   562.066    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]
  -------------------------------------------------------------------
                         required time                       -562.066    
                         arrival time                         562.410    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 SERIAL_DATA_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.455ns  (logic 0.305ns (12.408%)  route 2.150ns (87.591%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 561.789 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    W20                                               0.000   560.000 r  SERIAL_DATA_0 (IN)
                         net (fo=0)                   0.000   560.000    SERIAL_DATA_0
    W20                  IBUF (Prop_ibuf_I_O)         0.260   560.260 r  SERIAL_DATA_0_IBUF_inst/O
                         net (fo=8, routed)           2.150   562.410    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_DATA
    SLICE_X32Y40         LUT6 (Prop_lut6_I0_O)        0.045   562.455 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[1]_i_1/O
                         net (fo=1, routed)           0.000   562.455    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[1]_i_1_n_0
    SLICE_X32Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.415   561.789    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X32Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.789    
                         clock uncertainty            0.152   561.941    
    SLICE_X32Y40         FDRE (Hold_fdre_C_D)         0.125   562.066    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[1]
  -------------------------------------------------------------------
                         required time                       -562.066    
                         arrival time                         562.455    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 SERIAL_DATA_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.440ns  (logic 0.305ns (12.484%)  route 2.135ns (87.516%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 561.789 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    W20                                               0.000   560.000 r  SERIAL_DATA_0 (IN)
                         net (fo=0)                   0.000   560.000    SERIAL_DATA_0
    W20                  IBUF (Prop_ibuf_I_O)         0.260   560.260 r  SERIAL_DATA_0_IBUF_inst/O
                         net (fo=8, routed)           2.135   562.395    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_DATA
    SLICE_X33Y40         LUT6 (Prop_lut6_I0_O)        0.045   562.440 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_1/O
                         net (fo=1, routed)           0.000   562.440    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_1_n_0
    SLICE_X33Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.415   561.789    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X33Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.789    
                         clock uncertainty            0.152   561.941    
    SLICE_X33Y40         FDRE (Hold_fdre_C_D)         0.099   562.040    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]
  -------------------------------------------------------------------
                         required time                       -562.040    
                         arrival time                         562.440    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 SERIAL_DATA_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.514ns  (logic 0.305ns (12.117%)  route 2.209ns (87.884%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 561.789 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    W20                                               0.000   560.000 r  SERIAL_DATA_0 (IN)
                         net (fo=0)                   0.000   560.000    SERIAL_DATA_0
    W20                  IBUF (Prop_ibuf_I_O)         0.260   560.260 r  SERIAL_DATA_0_IBUF_inst/O
                         net (fo=8, routed)           2.209   562.469    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_DATA
    SLICE_X33Y40         LUT6 (Prop_lut6_I0_O)        0.045   562.514 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[6]_i_1/O
                         net (fo=1, routed)           0.000   562.514    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[6]_i_1_n_0
    SLICE_X33Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.415   561.789    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X33Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.789    
                         clock uncertainty            0.152   561.941    
    SLICE_X33Y40         FDRE (Hold_fdre_C_D)         0.099   562.040    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[6]
  -------------------------------------------------------------------
                         required time                       -562.040    
                         arrival time                         562.513    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 INC_B_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.603ns  (logic 0.340ns (13.075%)  route 2.263ns (86.923%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns = ( 561.838 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    T20                                               0.000   560.000 r  INC_B_0 (IN)
                         net (fo=0)                   0.000   560.000    INC_B_0
    T20                  IBUF (Prop_ibuf_I_O)         0.250   560.250 r  INC_B_0_IBUF_inst/O
                         net (fo=5, routed)           1.829   562.080    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_B
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.045   562.125 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.433   562.558    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[2]_i_2_n_0
    SLICE_X32Y41         LUT4 (Prop_lut4_I2_O)        0.045   562.603 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000   562.603    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[2]_i_1_n_0
    SLICE_X32Y41         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.464   561.838    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X32Y41         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.838    
                         clock uncertainty            0.152   561.990    
    SLICE_X32Y41         FDRE (Hold_fdre_C_D)         0.124   562.114    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                       -562.114    
                         arrival time                         562.603    
  -------------------------------------------------------------------
                         slack                                  0.489    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock

Setup :            0  Failing Endpoints,  Worst Slack        4.098ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.439ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@550.000ns)
  Data Path Delay:        6.108ns  (logic 0.966ns (15.815%)  route 5.142ns (84.185%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 563.744 - 560.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 552.981 - 550.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    550.000   550.000 r  
    PS7_X0Y0             PS7                          0.000   550.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   551.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   551.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.673   552.981    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.419   553.400 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[7]/Q
                         net (fo=2, routed)           1.205   554.605    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1[7]
    SLICE_X25Y40         LUT4 (Prop_lut4_I3_O)        0.299   554.904 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_17/O
                         net (fo=1, routed)           1.203   556.106    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_17_n_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I4_O)        0.124   556.230 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4/O
                         net (fo=3, routed)           1.154   557.385    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4_n_0
    SLICE_X33Y43         LUT4 (Prop_lut4_I0_O)        0.124   557.509 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1/O
                         net (fo=8, routed)           1.580   559.089    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1_n_0
    SLICE_X32Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   561.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   561.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.497   562.689    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.367   563.056 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.688   563.744    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X32Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.116   563.860    
                         clock uncertainty           -0.154   563.706    
    SLICE_X32Y42         FDRE (Setup_fdre_C_R)       -0.519   563.187    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]
  -------------------------------------------------------------------
                         required time                        563.187    
                         arrival time                        -559.089    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@550.000ns)
  Data Path Delay:        6.108ns  (logic 0.966ns (15.815%)  route 5.142ns (84.185%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 563.744 - 560.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 552.981 - 550.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    550.000   550.000 r  
    PS7_X0Y0             PS7                          0.000   550.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   551.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   551.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.673   552.981    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.419   553.400 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[7]/Q
                         net (fo=2, routed)           1.205   554.605    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1[7]
    SLICE_X25Y40         LUT4 (Prop_lut4_I3_O)        0.299   554.904 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_17/O
                         net (fo=1, routed)           1.203   556.106    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_17_n_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I4_O)        0.124   556.230 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4/O
                         net (fo=3, routed)           1.154   557.385    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4_n_0
    SLICE_X33Y43         LUT4 (Prop_lut4_I0_O)        0.124   557.509 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1/O
                         net (fo=8, routed)           1.580   559.089    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1_n_0
    SLICE_X32Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   561.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   561.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.497   562.689    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.367   563.056 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.688   563.744    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X32Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.116   563.860    
                         clock uncertainty           -0.154   563.706    
    SLICE_X32Y42         FDRE (Setup_fdre_C_R)       -0.519   563.187    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]
  -------------------------------------------------------------------
                         required time                        563.187    
                         arrival time                        -559.089    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@550.000ns)
  Data Path Delay:        6.108ns  (logic 0.966ns (15.815%)  route 5.142ns (84.185%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 563.744 - 560.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 552.981 - 550.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    550.000   550.000 r  
    PS7_X0Y0             PS7                          0.000   550.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   551.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   551.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.673   552.981    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.419   553.400 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[7]/Q
                         net (fo=2, routed)           1.205   554.605    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1[7]
    SLICE_X25Y40         LUT4 (Prop_lut4_I3_O)        0.299   554.904 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_17/O
                         net (fo=1, routed)           1.203   556.106    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_17_n_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I4_O)        0.124   556.230 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4/O
                         net (fo=3, routed)           1.154   557.385    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4_n_0
    SLICE_X33Y43         LUT4 (Prop_lut4_I0_O)        0.124   557.509 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1/O
                         net (fo=8, routed)           1.580   559.089    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1_n_0
    SLICE_X32Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   561.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   561.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.497   562.689    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.367   563.056 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.688   563.744    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X32Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.116   563.860    
                         clock uncertainty           -0.154   563.706    
    SLICE_X32Y42         FDRE (Setup_fdre_C_R)       -0.519   563.187    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]
  -------------------------------------------------------------------
                         required time                        563.187    
                         arrival time                        -559.089    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.185ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@550.000ns)
  Data Path Delay:        6.092ns  (logic 0.966ns (15.858%)  route 5.126ns (84.142%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.815ns = ( 563.815 - 560.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 552.981 - 550.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    550.000   550.000 r  
    PS7_X0Y0             PS7                          0.000   550.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   551.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   551.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.673   552.981    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.419   553.400 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[7]/Q
                         net (fo=2, routed)           1.205   554.605    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1[7]
    SLICE_X25Y40         LUT4 (Prop_lut4_I3_O)        0.299   554.904 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_17/O
                         net (fo=1, routed)           1.203   556.106    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_17_n_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I4_O)        0.124   556.230 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4/O
                         net (fo=3, routed)           1.154   557.385    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4_n_0
    SLICE_X33Y43         LUT4 (Prop_lut4_I0_O)        0.124   557.509 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1/O
                         net (fo=8, routed)           1.564   559.073    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1_n_0
    SLICE_X32Y43         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   561.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   561.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.497   562.689    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.367   563.056 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.758   563.815    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X32Y43         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.116   563.931    
                         clock uncertainty           -0.154   563.777    
    SLICE_X32Y43         FDRE (Setup_fdre_C_R)       -0.519   563.258    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]
  -------------------------------------------------------------------
                         required time                        563.258    
                         arrival time                        -559.072    
  -------------------------------------------------------------------
                         slack                                  4.185    

Slack (MET) :             4.185ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@550.000ns)
  Data Path Delay:        6.092ns  (logic 0.966ns (15.858%)  route 5.126ns (84.142%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.815ns = ( 563.815 - 560.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 552.981 - 550.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    550.000   550.000 r  
    PS7_X0Y0             PS7                          0.000   550.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   551.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   551.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.673   552.981    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.419   553.400 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[7]/Q
                         net (fo=2, routed)           1.205   554.605    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1[7]
    SLICE_X25Y40         LUT4 (Prop_lut4_I3_O)        0.299   554.904 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_17/O
                         net (fo=1, routed)           1.203   556.106    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_17_n_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I4_O)        0.124   556.230 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4/O
                         net (fo=3, routed)           1.154   557.385    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4_n_0
    SLICE_X33Y43         LUT4 (Prop_lut4_I0_O)        0.124   557.509 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1/O
                         net (fo=8, routed)           1.564   559.073    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1_n_0
    SLICE_X32Y43         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   561.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   561.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.497   562.689    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.367   563.056 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.758   563.815    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X32Y43         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.116   563.931    
                         clock uncertainty           -0.154   563.777    
    SLICE_X32Y43         FDRE (Setup_fdre_C_R)       -0.519   563.258    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]
  -------------------------------------------------------------------
                         required time                        563.258    
                         arrival time                        -559.072    
  -------------------------------------------------------------------
                         slack                                  4.185    

Slack (MET) :             4.237ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@550.000ns)
  Data Path Delay:        6.096ns  (logic 0.966ns (15.847%)  route 5.130ns (84.153%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 563.778 - 560.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 552.981 - 550.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    550.000   550.000 r  
    PS7_X0Y0             PS7                          0.000   550.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   551.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   551.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.673   552.981    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.419   553.400 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[7]/Q
                         net (fo=2, routed)           1.205   554.605    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1[7]
    SLICE_X25Y40         LUT4 (Prop_lut4_I3_O)        0.299   554.904 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_17/O
                         net (fo=1, routed)           1.203   556.106    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_17_n_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I4_O)        0.124   556.230 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4/O
                         net (fo=3, routed)           1.154   557.385    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4_n_0
    SLICE_X33Y43         LUT4 (Prop_lut4_I0_O)        0.124   557.509 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1/O
                         net (fo=8, routed)           1.568   559.077    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1_n_0
    SLICE_X33Y41         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   561.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   561.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.497   562.689    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.367   563.056 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.722   563.778    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X33Y41         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.116   563.894    
                         clock uncertainty           -0.154   563.740    
    SLICE_X33Y41         FDRE (Setup_fdre_C_R)       -0.426   563.314    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]
  -------------------------------------------------------------------
                         required time                        563.314    
                         arrival time                        -559.077    
  -------------------------------------------------------------------
                         slack                                  4.237    

Slack (MET) :             4.237ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@550.000ns)
  Data Path Delay:        6.096ns  (logic 0.966ns (15.847%)  route 5.130ns (84.153%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 563.778 - 560.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 552.981 - 550.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    550.000   550.000 r  
    PS7_X0Y0             PS7                          0.000   550.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   551.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   551.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.673   552.981    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.419   553.400 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[7]/Q
                         net (fo=2, routed)           1.205   554.605    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1[7]
    SLICE_X25Y40         LUT4 (Prop_lut4_I3_O)        0.299   554.904 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_17/O
                         net (fo=1, routed)           1.203   556.106    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_17_n_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I4_O)        0.124   556.230 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4/O
                         net (fo=3, routed)           1.154   557.385    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4_n_0
    SLICE_X33Y43         LUT4 (Prop_lut4_I0_O)        0.124   557.509 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1/O
                         net (fo=8, routed)           1.568   559.077    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1_n_0
    SLICE_X33Y41         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   561.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   561.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.497   562.689    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.367   563.056 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.722   563.778    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X33Y41         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.116   563.894    
                         clock uncertainty           -0.154   563.740    
    SLICE_X33Y41         FDRE (Setup_fdre_C_R)       -0.426   563.314    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]
  -------------------------------------------------------------------
                         required time                        563.314    
                         arrival time                        -559.077    
  -------------------------------------------------------------------
                         slack                                  4.237    

Slack (MET) :             4.278ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@550.000ns)
  Data Path Delay:        6.092ns  (logic 0.966ns (15.858%)  route 5.126ns (84.142%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.815ns = ( 563.815 - 560.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 552.981 - 550.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    550.000   550.000 r  
    PS7_X0Y0             PS7                          0.000   550.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   551.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   551.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.673   552.981    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.419   553.400 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[7]/Q
                         net (fo=2, routed)           1.205   554.605    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1[7]
    SLICE_X25Y40         LUT4 (Prop_lut4_I3_O)        0.299   554.904 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_17/O
                         net (fo=1, routed)           1.203   556.106    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_17_n_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I4_O)        0.124   556.230 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4/O
                         net (fo=3, routed)           1.154   557.385    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4_n_0
    SLICE_X33Y43         LUT4 (Prop_lut4_I0_O)        0.124   557.509 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1/O
                         net (fo=8, routed)           1.564   559.073    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1_n_0
    SLICE_X33Y43         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   561.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   561.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.497   562.689    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.367   563.056 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.758   563.815    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X33Y43         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.116   563.931    
                         clock uncertainty           -0.154   563.777    
    SLICE_X33Y43         FDRE (Setup_fdre_C_R)       -0.426   563.351    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]
  -------------------------------------------------------------------
                         required time                        563.351    
                         arrival time                        -559.072    
  -------------------------------------------------------------------
                         slack                                  4.278    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@550.000ns)
  Data Path Delay:        5.750ns  (logic 0.966ns (16.800%)  route 4.784ns (83.200%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.596ns = ( 563.596 - 560.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 552.981 - 550.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    550.000   550.000 r  
    PS7_X0Y0             PS7                          0.000   550.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   551.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   551.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.673   552.981    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.419   553.400 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[7]/Q
                         net (fo=2, routed)           1.205   554.605    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1[7]
    SLICE_X25Y40         LUT4 (Prop_lut4_I3_O)        0.299   554.904 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_17/O
                         net (fo=1, routed)           1.203   556.106    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_17_n_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I4_O)        0.124   556.230 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4/O
                         net (fo=3, routed)           1.114   557.345    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4_n_0
    SLICE_X33Y43         LUT3 (Prop_lut3_I2_O)        0.124   557.469 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_1/O
                         net (fo=36, routed)          1.262   558.731    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_1_n_0
    SLICE_X34Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   561.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   561.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.497   562.689    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.367   563.056 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.540   563.596    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X34Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.116   563.712    
                         clock uncertainty           -0.154   563.558    
    SLICE_X34Y39         FDRE (Setup_fdre_C_R)       -0.519   563.039    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[0]
  -------------------------------------------------------------------
                         required time                        563.039    
                         arrival time                        -558.731    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@550.000ns)
  Data Path Delay:        5.750ns  (logic 0.966ns (16.800%)  route 4.784ns (83.200%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.596ns = ( 563.596 - 560.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 552.981 - 550.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    550.000   550.000 r  
    PS7_X0Y0             PS7                          0.000   550.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   551.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   551.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.673   552.981    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.419   553.400 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[7]/Q
                         net (fo=2, routed)           1.205   554.605    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1[7]
    SLICE_X25Y40         LUT4 (Prop_lut4_I3_O)        0.299   554.904 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_17/O
                         net (fo=1, routed)           1.203   556.106    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_17_n_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I4_O)        0.124   556.230 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4/O
                         net (fo=3, routed)           1.114   557.345    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4_n_0
    SLICE_X33Y43         LUT3 (Prop_lut3_I2_O)        0.124   557.469 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_1/O
                         net (fo=36, routed)          1.262   558.731    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_1_n_0
    SLICE_X34Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   561.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   561.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.497   562.689    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.367   563.056 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.540   563.596    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X34Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.116   563.712    
                         clock uncertainty           -0.154   563.558    
    SLICE_X34Y39         FDRE (Setup_fdre_C_R)       -0.519   563.039    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]
  -------------------------------------------------------------------
                         required time                        563.039    
                         arrival time                        -558.731    
  -------------------------------------------------------------------
                         slack                                  4.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@560.000ns)
  Data Path Delay:        1.420ns  (logic 0.276ns (19.430%)  route 1.144ns (80.570%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 561.789 - 560.000 ) 
    Source Clock Delay      (SCD):    0.903ns = ( 560.903 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.562   560.902    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141   561.043 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=2, routed)           0.325   561.368    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1[1]
    SLICE_X28Y42         LUT6 (Prop_lut6_I1_O)        0.045   561.413 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4/O
                         net (fo=3, routed)           0.414   561.827    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4_n_0
    SLICE_X33Y43         LUT5 (Prop_lut5_I4_O)        0.045   561.872 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_3/O
                         net (fo=8, routed)           0.406   562.278    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_3_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I3_O)        0.045   562.323 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[0]_i_1/O
                         net (fo=1, routed)           0.000   562.323    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[0]_i_1_n_0
    SLICE_X32Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.415   561.789    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X32Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.029   561.760    
    SLICE_X32Y40         FDRE (Hold_fdre_C_D)         0.124   561.884    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]
  -------------------------------------------------------------------
                         required time                       -561.884    
                         arrival time                         562.323    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@560.000ns)
  Data Path Delay:        1.336ns  (logic 0.294ns (22.012%)  route 1.042ns (77.988%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.788ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 561.719 - 560.000 ) 
    Source Clock Delay      (SCD):    0.902ns = ( 560.901 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.561   560.901    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y39         FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDRE (Prop_fdre_C_Q)         0.141   561.042 r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=30, routed)          0.758   561.800    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X35Y41         LUT5 (Prop_lut5_I0_O)        0.046   561.846 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_i_3/O
                         net (fo=1, routed)           0.284   562.130    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_i_3_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.107   562.237 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_i_1/O
                         net (fo=1, routed)           0.000   562.237    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_i_1_n_0
    SLICE_X35Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.345   561.719    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X35Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/C  (IS_INVERTED)
                         clock pessimism             -0.029   561.689    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.098   561.787    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg
  -------------------------------------------------------------------
                         required time                       -561.787    
                         arrival time                         562.237    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@560.000ns)
  Data Path Delay:        1.417ns  (logic 0.276ns (19.480%)  route 1.141ns (80.520%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns = ( 561.746 - 560.000 ) 
    Source Clock Delay      (SCD):    0.903ns = ( 560.903 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.562   560.902    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141   561.043 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=2, routed)           0.325   561.368    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1[1]
    SLICE_X28Y42         LUT6 (Prop_lut6_I1_O)        0.045   561.413 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4/O
                         net (fo=3, routed)           0.414   561.827    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4_n_0
    SLICE_X33Y43         LUT5 (Prop_lut5_I4_O)        0.045   561.872 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_3/O
                         net (fo=8, routed)           0.402   562.274    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_3_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I3_O)        0.045   562.319 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[3]_i_1/O
                         net (fo=1, routed)           0.000   562.319    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[3]_i_1_n_0
    SLICE_X32Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.372   561.746    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X32Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.029   561.717    
    SLICE_X32Y39         FDRE (Hold_fdre_C_D)         0.125   561.842    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]
  -------------------------------------------------------------------
                         required time                       -561.842    
                         arrival time                         562.319    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@560.000ns)
  Data Path Delay:        1.419ns  (logic 0.276ns (19.453%)  route 1.143ns (80.547%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns = ( 561.746 - 560.000 ) 
    Source Clock Delay      (SCD):    0.903ns = ( 560.903 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.562   560.902    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141   561.043 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=2, routed)           0.325   561.368    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1[1]
    SLICE_X28Y42         LUT6 (Prop_lut6_I1_O)        0.045   561.413 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4/O
                         net (fo=3, routed)           0.414   561.827    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4_n_0
    SLICE_X33Y43         LUT5 (Prop_lut5_I4_O)        0.045   561.872 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_3/O
                         net (fo=8, routed)           0.404   562.276    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_3_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I3_O)        0.045   562.321 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[2]_i_1/O
                         net (fo=1, routed)           0.000   562.321    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[2]_i_1_n_0
    SLICE_X32Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.372   561.746    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X32Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.029   561.717    
    SLICE_X32Y39         FDRE (Hold_fdre_C_D)         0.124   561.841    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[2]
  -------------------------------------------------------------------
                         required time                       -561.841    
                         arrival time                         562.321    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@560.000ns)
  Data Path Delay:        1.444ns  (logic 0.276ns (19.109%)  route 1.168ns (80.891%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 561.789 - 560.000 ) 
    Source Clock Delay      (SCD):    0.903ns = ( 560.903 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.562   560.902    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141   561.043 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=2, routed)           0.325   561.368    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1[1]
    SLICE_X28Y42         LUT6 (Prop_lut6_I1_O)        0.045   561.413 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4/O
                         net (fo=3, routed)           0.414   561.827    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4_n_0
    SLICE_X33Y43         LUT5 (Prop_lut5_I4_O)        0.045   561.872 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_3/O
                         net (fo=8, routed)           0.430   562.302    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_3_n_0
    SLICE_X33Y40         LUT6 (Prop_lut6_I3_O)        0.045   562.347 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[6]_i_1/O
                         net (fo=1, routed)           0.000   562.347    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[6]_i_1_n_0
    SLICE_X33Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.415   561.789    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X33Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.029   561.760    
    SLICE_X33Y40         FDRE (Hold_fdre_C_D)         0.099   561.859    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[6]
  -------------------------------------------------------------------
                         required time                       -561.859    
                         arrival time                         562.347    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@560.000ns)
  Data Path Delay:        1.444ns  (logic 0.276ns (19.109%)  route 1.168ns (80.891%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 561.789 - 560.000 ) 
    Source Clock Delay      (SCD):    0.903ns = ( 560.903 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.562   560.902    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141   561.043 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=2, routed)           0.325   561.368    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1[1]
    SLICE_X28Y42         LUT6 (Prop_lut6_I1_O)        0.045   561.413 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4/O
                         net (fo=3, routed)           0.414   561.827    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4_n_0
    SLICE_X33Y43         LUT5 (Prop_lut5_I4_O)        0.045   561.872 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_3/O
                         net (fo=8, routed)           0.430   562.302    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_3_n_0
    SLICE_X33Y40         LUT6 (Prop_lut6_I3_O)        0.045   562.347 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_1/O
                         net (fo=1, routed)           0.000   562.347    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_1_n_0
    SLICE_X33Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.415   561.789    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X33Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.029   561.760    
    SLICE_X33Y40         FDRE (Hold_fdre_C_D)         0.099   561.859    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]
  -------------------------------------------------------------------
                         required time                       -561.859    
                         arrival time                         562.347    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@560.000ns)
  Data Path Delay:        1.444ns  (logic 0.276ns (19.108%)  route 1.168ns (80.892%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 561.789 - 560.000 ) 
    Source Clock Delay      (SCD):    0.903ns = ( 560.903 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.562   560.902    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141   561.043 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=2, routed)           0.325   561.368    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1[1]
    SLICE_X28Y42         LUT6 (Prop_lut6_I1_O)        0.045   561.413 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4/O
                         net (fo=3, routed)           0.414   561.827    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4_n_0
    SLICE_X33Y43         LUT5 (Prop_lut5_I4_O)        0.045   561.872 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_3/O
                         net (fo=8, routed)           0.430   562.302    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_3_n_0
    SLICE_X33Y40         LUT6 (Prop_lut6_I3_O)        0.045   562.347 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[5]_i_1/O
                         net (fo=1, routed)           0.000   562.347    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[5]_i_1_n_0
    SLICE_X33Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.415   561.789    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X33Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.029   561.760    
    SLICE_X33Y40         FDRE (Hold_fdre_C_D)         0.098   561.858    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]
  -------------------------------------------------------------------
                         required time                       -561.858    
                         arrival time                         562.347    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@560.000ns)
  Data Path Delay:        1.475ns  (logic 0.276ns (18.714%)  route 1.199ns (81.286%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 561.789 - 560.000 ) 
    Source Clock Delay      (SCD):    0.903ns = ( 560.903 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.562   560.902    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141   561.043 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=2, routed)           0.325   561.368    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1[1]
    SLICE_X28Y42         LUT6 (Prop_lut6_I1_O)        0.045   561.413 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4/O
                         net (fo=3, routed)           0.414   561.827    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4_n_0
    SLICE_X33Y43         LUT5 (Prop_lut5_I4_O)        0.045   561.872 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_3/O
                         net (fo=8, routed)           0.460   562.332    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_3_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I3_O)        0.045   562.377 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[4]_i_1/O
                         net (fo=1, routed)           0.000   562.377    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[4]_i_1_n_0
    SLICE_X32Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.415   561.789    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X32Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.029   561.760    
    SLICE_X32Y40         FDRE (Hold_fdre_C_D)         0.125   561.885    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]
  -------------------------------------------------------------------
                         required time                       -561.885    
                         arrival time                         562.377    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@560.000ns)
  Data Path Delay:        1.533ns  (logic 0.276ns (18.003%)  route 1.257ns (81.997%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.906ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns = ( 561.838 - 560.000 ) 
    Source Clock Delay      (SCD):    0.903ns = ( 560.903 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.562   560.902    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141   561.043 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=2, routed)           0.325   561.368    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1[1]
    SLICE_X28Y42         LUT6 (Prop_lut6_I1_O)        0.045   561.413 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4/O
                         net (fo=3, routed)           0.437   561.851    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4_n_0
    SLICE_X33Y43         LUT3 (Prop_lut3_I2_O)        0.045   561.896 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_1/O
                         net (fo=36, routed)          0.495   562.390    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_1_n_0
    SLICE_X32Y41         LUT4 (Prop_lut4_I3_O)        0.045   562.435 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000   562.435    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[1]_i_1_n_0
    SLICE_X32Y41         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.464   561.838    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X32Y41         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.029   561.809    
    SLICE_X32Y41         FDRE (Hold_fdre_C_D)         0.125   561.934    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                       -561.934    
                         arrival time                         562.436    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@560.000ns)
  Data Path Delay:        1.545ns  (logic 0.276ns (17.863%)  route 1.269ns (82.137%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.906ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns = ( 561.838 - 560.000 ) 
    Source Clock Delay      (SCD):    0.903ns = ( 560.903 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.562   560.902    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141   561.043 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=2, routed)           0.325   561.368    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg1[1]
    SLICE_X28Y42         LUT6 (Prop_lut6_I1_O)        0.045   561.413 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4/O
                         net (fo=3, routed)           0.437   561.851    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4_n_0
    SLICE_X33Y43         LUT3 (Prop_lut3_I2_O)        0.045   561.896 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_1/O
                         net (fo=36, routed)          0.507   562.402    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_1_n_0
    SLICE_X32Y41         LUT4 (Prop_lut4_I3_O)        0.045   562.447 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000   562.447    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[2]_i_1_n_0
    SLICE_X32Y41         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.464   561.838    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X32Y41         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.029   561.809    
    SLICE_X32Y41         FDRE (Hold_fdre_C_D)         0.124   561.933    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                       -561.933    
                         arrival time                         562.448    
  -------------------------------------------------------------------
                         slack                                  0.515    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock

Setup :            0  Failing Endpoints,  Worst Slack        3.868ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.306ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.653ns  (logic 0.704ns (10.582%)  route 5.949ns (89.418%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.063ns = ( 24.063 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 12.980 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.672    12.980    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y39         FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDRE (Prop_fdre_C_Q)         0.456    13.436 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=30, routed)          2.958    16.394    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y40         LUT6 (Prop_lut6_I1_O)        0.124    16.518 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_6/O
                         net (fo=1, routed)           1.251    17.769    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_6_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I3_O)        0.124    17.893 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=37, routed)          1.740    19.633    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.575    22.767    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.418    23.185 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.877    24.063    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/C
                         clock pessimism              0.116    24.179    
                         clock uncertainty           -0.154    24.025    
    SLICE_X42Y27         FDRE (Setup_fdre_C_R)       -0.524    23.501    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         23.501    
                         arrival time                         -19.633    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.653ns  (logic 0.704ns (10.582%)  route 5.949ns (89.418%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.063ns = ( 24.063 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 12.980 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.672    12.980    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y39         FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDRE (Prop_fdre_C_Q)         0.456    13.436 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=30, routed)          2.958    16.394    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y40         LUT6 (Prop_lut6_I1_O)        0.124    16.518 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_6/O
                         net (fo=1, routed)           1.251    17.769    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_6_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I3_O)        0.124    17.893 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=37, routed)          1.740    19.633    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.575    22.767    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.418    23.185 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.877    24.063    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[2]/C
                         clock pessimism              0.116    24.179    
                         clock uncertainty           -0.154    24.025    
    SLICE_X42Y27         FDRE (Setup_fdre_C_R)       -0.524    23.501    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         23.501    
                         arrival time                         -19.633    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.653ns  (logic 0.704ns (10.582%)  route 5.949ns (89.418%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.063ns = ( 24.063 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 12.980 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.672    12.980    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y39         FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDRE (Prop_fdre_C_Q)         0.456    13.436 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=30, routed)          2.958    16.394    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y40         LUT6 (Prop_lut6_I1_O)        0.124    16.518 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_6/O
                         net (fo=1, routed)           1.251    17.769    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_6_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I3_O)        0.124    17.893 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=37, routed)          1.740    19.633    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.575    22.767    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.418    23.185 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.877    24.063    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[3]/C
                         clock pessimism              0.116    24.179    
                         clock uncertainty           -0.154    24.025    
    SLICE_X42Y27         FDRE (Setup_fdre_C_R)       -0.524    23.501    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         23.501    
                         arrival time                         -19.633    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.653ns  (logic 0.704ns (10.582%)  route 5.949ns (89.418%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.063ns = ( 24.063 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 12.980 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.672    12.980    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y39         FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDRE (Prop_fdre_C_Q)         0.456    13.436 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=30, routed)          2.958    16.394    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y40         LUT6 (Prop_lut6_I1_O)        0.124    16.518 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_6/O
                         net (fo=1, routed)           1.251    17.769    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_6_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I3_O)        0.124    17.893 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=37, routed)          1.740    19.633    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.575    22.767    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.418    23.185 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.877    24.063    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[4]/C
                         clock pessimism              0.116    24.179    
                         clock uncertainty           -0.154    24.025    
    SLICE_X42Y27         FDRE (Setup_fdre_C_R)       -0.524    23.501    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         23.501    
                         arrival time                         -19.633    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             3.886ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.657ns  (logic 0.704ns (10.575%)  route 5.953ns (89.425%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.085ns = ( 24.085 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 12.980 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.672    12.980    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y39         FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDRE (Prop_fdre_C_Q)         0.456    13.436 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=30, routed)          2.958    16.394    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y40         LUT6 (Prop_lut6_I1_O)        0.124    16.518 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_6/O
                         net (fo=1, routed)           1.251    17.769    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_6_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I3_O)        0.124    17.893 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=37, routed)          1.744    19.637    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.575    22.767    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.418    23.185 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.900    24.085    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]/C
                         clock pessimism              0.116    24.201    
                         clock uncertainty           -0.154    24.047    
    SLICE_X42Y28         FDRE (Setup_fdre_C_R)       -0.524    23.523    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         23.523    
                         arrival time                         -19.637    
  -------------------------------------------------------------------
                         slack                                  3.886    

Slack (MET) :             3.886ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.657ns  (logic 0.704ns (10.575%)  route 5.953ns (89.425%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.085ns = ( 24.085 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 12.980 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.672    12.980    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y39         FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDRE (Prop_fdre_C_Q)         0.456    13.436 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=30, routed)          2.958    16.394    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y40         LUT6 (Prop_lut6_I1_O)        0.124    16.518 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_6/O
                         net (fo=1, routed)           1.251    17.769    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_6_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I3_O)        0.124    17.893 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=37, routed)          1.744    19.637    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.575    22.767    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.418    23.185 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.900    24.085    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[6]/C
                         clock pessimism              0.116    24.201    
                         clock uncertainty           -0.154    24.047    
    SLICE_X42Y28         FDRE (Setup_fdre_C_R)       -0.524    23.523    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         23.523    
                         arrival time                         -19.637    
  -------------------------------------------------------------------
                         slack                                  3.886    

Slack (MET) :             3.886ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.657ns  (logic 0.704ns (10.575%)  route 5.953ns (89.425%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.085ns = ( 24.085 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 12.980 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.672    12.980    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y39         FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDRE (Prop_fdre_C_Q)         0.456    13.436 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=30, routed)          2.958    16.394    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y40         LUT6 (Prop_lut6_I1_O)        0.124    16.518 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_6/O
                         net (fo=1, routed)           1.251    17.769    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_6_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I3_O)        0.124    17.893 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=37, routed)          1.744    19.637    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.575    22.767    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.418    23.185 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.900    24.085    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]/C
                         clock pessimism              0.116    24.201    
                         clock uncertainty           -0.154    24.047    
    SLICE_X42Y28         FDRE (Setup_fdre_C_R)       -0.524    23.523    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         23.523    
                         arrival time                         -19.637    
  -------------------------------------------------------------------
                         slack                                  3.886    

Slack (MET) :             3.886ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.657ns  (logic 0.704ns (10.575%)  route 5.953ns (89.425%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.085ns = ( 24.085 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 12.980 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.672    12.980    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y39         FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDRE (Prop_fdre_C_Q)         0.456    13.436 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=30, routed)          2.958    16.394    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y40         LUT6 (Prop_lut6_I1_O)        0.124    16.518 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_6/O
                         net (fo=1, routed)           1.251    17.769    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_6_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I3_O)        0.124    17.893 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=37, routed)          1.744    19.637    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.575    22.767    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.418    23.185 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.900    24.085    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[8]/C
                         clock pessimism              0.116    24.201    
                         clock uncertainty           -0.154    24.047    
    SLICE_X42Y28         FDRE (Setup_fdre_C_R)       -0.524    23.523    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         23.523    
                         arrival time                         -19.637    
  -------------------------------------------------------------------
                         slack                                  3.886    

Slack (MET) :             3.923ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.519ns  (logic 0.704ns (10.799%)  route 5.815ns (89.201%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.984ns = ( 23.984 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 12.980 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.672    12.980    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y39         FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDRE (Prop_fdre_C_Q)         0.456    13.436 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=30, routed)          2.958    16.394    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y40         LUT6 (Prop_lut6_I1_O)        0.124    16.518 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_6/O
                         net (fo=1, routed)           1.251    17.769    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_6_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I3_O)        0.124    17.893 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=37, routed)          1.606    19.499    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y31         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.575    22.767    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.418    23.185 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.798    23.984    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y31         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[17]/C
                         clock pessimism              0.116    24.100    
                         clock uncertainty           -0.154    23.946    
    SLICE_X42Y31         FDRE (Setup_fdre_C_R)       -0.524    23.422    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         23.422    
                         arrival time                         -19.499    
  -------------------------------------------------------------------
                         slack                                  3.923    

Slack (MET) :             3.923ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.519ns  (logic 0.704ns (10.799%)  route 5.815ns (89.201%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.984ns = ( 23.984 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 12.980 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.672    12.980    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y39         FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDRE (Prop_fdre_C_Q)         0.456    13.436 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=30, routed)          2.958    16.394    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y40         LUT6 (Prop_lut6_I1_O)        0.124    16.518 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_6/O
                         net (fo=1, routed)           1.251    17.769    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_6_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I3_O)        0.124    17.893 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=37, routed)          1.606    19.499    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y31         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        1.575    22.767    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.418    23.185 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.798    23.984    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y31         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[18]/C
                         clock pessimism              0.116    24.100    
                         clock uncertainty           -0.154    23.946    
    SLICE_X42Y31         FDRE (Setup_fdre_C_R)       -0.524    23.422    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         23.422    
                         arrival time                         -19.499    
  -------------------------------------------------------------------
                         slack                                  3.923    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.349ns (29.508%)  route 0.834ns (70.492%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.587     0.928    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y37         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg1_reg[13]/Q
                         net (fo=3, routed)           0.500     1.569    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg1[13]
    SLICE_X42Y37         LUT4 (Prop_lut4_I2_O)        0.044     1.613 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.613    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b0_carry__0_i_2_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     1.697 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.697    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b0_carry__0_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.737 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.737    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b0_carry__1_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.777 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b0_carry__2/CO[3]
                         net (fo=1, routed)           0.334     2.110    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b0_carry__2_n_0
    SLICE_X43Y39         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.860     1.230    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.204     1.434 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.269     1.703    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y39         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
                         clock pessimism             -0.029     1.674    
    SLICE_X43Y39         FDRE (Hold_fdre_C_D)         0.130     1.804    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.287ns  (logic 0.357ns (27.736%)  route 0.930ns (72.264%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.794ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.587     0.928    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y37         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg0_reg[13]/Q
                         net (fo=3, routed)           0.508     1.576    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg0[13]
    SLICE_X43Y34         LUT4 (Prop_lut4_I0_O)        0.044     1.620 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.620    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a0_carry__0_i_2_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.714 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.714    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a0_carry__0_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.753 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.753    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a0_carry__1_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.792 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a0_carry__2/CO[3]
                         net (fo=1, routed)           0.422     2.215    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a0_carry__2_n_0
    SLICE_X43Y37         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.860     1.230    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.204     1.434 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.360     1.794    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y37         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
                         clock pessimism             -0.029     1.765    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.130     1.895    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.319ns (21.841%)  route 1.142ns (78.159%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        1.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.591     0.932    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y41         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg2_reg[24]/Q
                         net (fo=3, routed)           0.719     1.792    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg2[24]
    SLICE_X43Y27         LUT4 (Prop_lut4_I1_O)        0.046     1.838 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c0_carry__2_i_4/O
                         net (fo=1, routed)           0.000     1.838    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c0_carry__2_i_4_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.970 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c0_carry__2/CO[3]
                         net (fo=1, routed)           0.422     2.392    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c0_carry__2_n_0
    SLICE_X43Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.860     1.230    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.204     1.434 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.536     1.970    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/C
                         clock pessimism             -0.029     1.941    
    SLICE_X43Y28         FDRE (Hold_fdre_C_D)         0.130     2.071    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.254ns (17.731%)  route 1.179ns (82.269%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.589     0.930    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y40         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164     1.094 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[17]/Q
                         net (fo=2, routed)           0.359     1.452    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3[17]
    SLICE_X38Y38         LUT6 (Prop_lut6_I2_O)        0.045     1.497 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_8/O
                         net (fo=1, routed)           0.294     1.791    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_8_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I5_O)        0.045     1.836 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=37, routed)          0.526     2.362    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X39Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.860     1.230    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.204     1.434 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.537     1.971    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[21]/C
                         clock pessimism             -0.029     1.942    
    SLICE_X39Y32         FDRE (Hold_fdre_C_R)        -0.018     1.924    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.254ns (17.731%)  route 1.179ns (82.269%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.589     0.930    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y40         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164     1.094 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[17]/Q
                         net (fo=2, routed)           0.359     1.452    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3[17]
    SLICE_X38Y38         LUT6 (Prop_lut6_I2_O)        0.045     1.497 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_8/O
                         net (fo=1, routed)           0.294     1.791    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_8_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I5_O)        0.045     1.836 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=37, routed)          0.526     2.362    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X39Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.860     1.230    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.204     1.434 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.537     1.971    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[22]/C
                         clock pessimism             -0.029     1.942    
    SLICE_X39Y32         FDRE (Hold_fdre_C_R)        -0.018     1.924    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.254ns (17.731%)  route 1.179ns (82.269%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.589     0.930    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y40         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164     1.094 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[17]/Q
                         net (fo=2, routed)           0.359     1.452    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3[17]
    SLICE_X38Y38         LUT6 (Prop_lut6_I2_O)        0.045     1.497 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_8/O
                         net (fo=1, routed)           0.294     1.791    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_8_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I5_O)        0.045     1.836 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=37, routed)          0.526     2.362    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X39Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.860     1.230    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.204     1.434 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.537     1.971    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[24]/C
                         clock pessimism             -0.029     1.942    
    SLICE_X39Y32         FDRE (Hold_fdre_C_R)        -0.018     1.924    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.254ns (18.417%)  route 1.125ns (81.583%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.589     0.930    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y40         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164     1.094 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[17]/Q
                         net (fo=2, routed)           0.359     1.452    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3[17]
    SLICE_X38Y38         LUT6 (Prop_lut6_I2_O)        0.045     1.497 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_8/O
                         net (fo=1, routed)           0.294     1.791    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_8_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I5_O)        0.045     1.836 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=37, routed)          0.473     2.309    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y34         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.860     1.230    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.204     1.434 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.400     1.834    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y34         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[29]/C
                         clock pessimism             -0.029     1.805    
    SLICE_X42Y34         FDRE (Hold_fdre_C_R)         0.009     1.814    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.254ns (18.417%)  route 1.125ns (81.583%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.589     0.930    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y40         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164     1.094 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[17]/Q
                         net (fo=2, routed)           0.359     1.452    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3[17]
    SLICE_X38Y38         LUT6 (Prop_lut6_I2_O)        0.045     1.497 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_8/O
                         net (fo=1, routed)           0.294     1.791    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_8_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I5_O)        0.045     1.836 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=37, routed)          0.473     2.309    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y34         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.860     1.230    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.204     1.434 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.400     1.834    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y34         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[30]/C
                         clock pessimism             -0.029     1.805    
    SLICE_X42Y34         FDRE (Hold_fdre_C_R)         0.009     1.814    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.254ns (18.417%)  route 1.125ns (81.583%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.589     0.930    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y40         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164     1.094 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[17]/Q
                         net (fo=2, routed)           0.359     1.452    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3[17]
    SLICE_X38Y38         LUT6 (Prop_lut6_I2_O)        0.045     1.497 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_8/O
                         net (fo=1, routed)           0.294     1.791    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_8_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I5_O)        0.045     1.836 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=37, routed)          0.473     2.309    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y34         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.860     1.230    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.204     1.434 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.400     1.834    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y34         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[31]/C
                         clock pessimism             -0.029     1.805    
    SLICE_X42Y34         FDRE (Hold_fdre_C_R)         0.009     1.814    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.254ns (17.048%)  route 1.236ns (82.952%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.934ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.589     0.930    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y40         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164     1.094 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3_reg[17]/Q
                         net (fo=2, routed)           0.359     1.452    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg3[17]
    SLICE_X38Y38         LUT6 (Prop_lut6_I2_O)        0.045     1.497 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_8/O
                         net (fo=1, routed)           0.294     1.791    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_8_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I5_O)        0.045     1.836 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=37, routed)          0.583     2.419    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X41Y35         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1616, routed)        0.860     1.230    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.204     1.434 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.459     1.893    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X41Y35         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/C
                         clock pessimism             -0.029     1.863    
    SLICE_X41Y35         FDRE (Hold_fdre_C_R)        -0.018     1.845    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.574    





