

================================================================
== Vitis HLS Report for 'bgn_inference'
================================================================
* Date:           Sun Mar  1 01:54:18 2026

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        mnist_mlp_bgn
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.087 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        1|    22419|  10.000 ns|  0.224 ms|    2|  22420|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+-------------------+
        |                                                   |                                        |  Latency (cycles) |   Latency (absolute)  |  Interval |      Pipeline     |
        |                      Instance                     |                 Module                 |   min   |   max   |    min    |    max    | min | max |        Type       |
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+-------------------+
        |grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_137  |bgn_inference_Pipeline_LAYER1_XNOR_POP  |    16009|    16009|   0.160 ms|   0.160 ms|    0|    0|  loop pipeline stp|
        |grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151       |bgn_inference_Pipeline_LAYER2_MAC       |     6406|     6406|  64.060 us|  64.060 us|    0|    0|  loop pipeline stp|
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+-------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     50|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        6|    3|    1172|   1445|    -|
|Memory           |        -|    -|       7|     70|    -|
|Multiplexer      |        -|    -|       0|     87|    -|
|Register         |        -|    -|       8|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        6|    3|    1187|   1652|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    1|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |CTRL_s_axi_U                                       |CTRL_s_axi                              |        0|   0|  332|  379|    0|
    |grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_137  |bgn_inference_Pipeline_LAYER1_XNOR_POP  |        2|   2|  435|  551|    0|
    |grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151       |bgn_inference_Pipeline_LAYER2_MAC       |        4|   1|  405|  515|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |Total                                              |                                        |        6|   3| 1172| 1445|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |             Module            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |hidden_out_U  |hidden_out_RAM_1P_LUTRAM_1R1W  |        0|  7|  70|    0|   640|    7|     1|         4480|
    +--------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                               |        0|  7|  70|    0|   640|    7|     1|         4480|
    +--------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |icmp_ln40_fu_161_p2  |      icmp|   0|  0|  32|          32|           1|
    |icmp_ln42_fu_177_p2  |      icmp|   0|  0|  18|          18|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  50|          50|           2|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  25|          6|    1|          6|
    |hidden_out_address0     |  13|          3|   10|         30|
    |hidden_out_ce0          |  13|          3|    1|          3|
    |hidden_out_we0          |   9|          2|    1|          2|
    |weight_mem_Addr_A       |   9|          2|   32|         64|
    |weight_mem_EN_A         |   9|          2|    1|          2|
    |weight_mem_WEN_A_local  |   9|          2|    4|          8|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  87|         20|   50|        115|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+---+----+-----+-----------+
    |                              Name                              | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                       |  5|   0|    5|          0|
    |grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_137_ap_start_reg  |  1|   0|    1|          0|
    |grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151_ap_start_reg       |  1|   0|    1|          0|
    |icmp_ln40_reg_202                                               |  1|   0|    1|          0|
    +----------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                           |  8|   0|    8|          0|
    +----------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------------+-----+-----+------------+---------------+--------------+
|s_axi_CTRL_AWVALID  |   in|    1|       s_axi|           CTRL|         array|
|s_axi_CTRL_AWREADY  |  out|    1|       s_axi|           CTRL|         array|
|s_axi_CTRL_AWADDR   |   in|    8|       s_axi|           CTRL|         array|
|s_axi_CTRL_WVALID   |   in|    1|       s_axi|           CTRL|         array|
|s_axi_CTRL_WREADY   |  out|    1|       s_axi|           CTRL|         array|
|s_axi_CTRL_WDATA    |   in|   32|       s_axi|           CTRL|         array|
|s_axi_CTRL_WSTRB    |   in|    4|       s_axi|           CTRL|         array|
|s_axi_CTRL_ARVALID  |   in|    1|       s_axi|           CTRL|         array|
|s_axi_CTRL_ARREADY  |  out|    1|       s_axi|           CTRL|         array|
|s_axi_CTRL_ARADDR   |   in|    8|       s_axi|           CTRL|         array|
|s_axi_CTRL_RVALID   |  out|    1|       s_axi|           CTRL|         array|
|s_axi_CTRL_RREADY   |   in|    1|       s_axi|           CTRL|         array|
|s_axi_CTRL_RDATA    |  out|   32|       s_axi|           CTRL|         array|
|s_axi_CTRL_RRESP    |  out|    2|       s_axi|           CTRL|         array|
|s_axi_CTRL_BVALID   |  out|    1|       s_axi|           CTRL|         array|
|s_axi_CTRL_BREADY   |   in|    1|       s_axi|           CTRL|         array|
|s_axi_CTRL_BRESP    |  out|    2|       s_axi|           CTRL|         array|
|ap_clk              |   in|    1|  ap_ctrl_hs|  bgn_inference|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|  bgn_inference|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|  bgn_inference|  return value|
|weight_mem_Addr_A   |  out|   32|        bram|     weight_mem|         array|
|weight_mem_EN_A     |  out|    1|        bram|     weight_mem|         array|
|weight_mem_WEN_A    |  out|    4|        bram|     weight_mem|         array|
|weight_mem_Din_A    |  out|   32|        bram|     weight_mem|         array|
|weight_mem_Dout_A   |   in|   32|        bram|     weight_mem|         array|
|weight_mem_Clk_A    |  out|    1|        bram|     weight_mem|         array|
|weight_mem_Rst_A    |  out|    1|        bram|     weight_mem|         array|
+--------------------+-----+-----+------------+---------------+--------------+

