{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 12 17:25:46 2020 " "Info: Processing started: Thu Nov 12 17:25:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TrafficLightsControl -c TrafficLightsControl " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TrafficLightsControl -c TrafficLightsControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode6Out\[1\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode6Out\[1\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode6Out\[3\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode6Out\[3\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode6Out\[0\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode6Out\[0\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode6Out\[2\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode6Out\[2\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode7Out\[1\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode7Out\[1\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode0Out\[3\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode0Out\[3\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode0Out\[0\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode0Out\[0\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode0Out\[2\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode0Out\[2\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode0Out\[1\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode0Out\[1\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode1Out\[1\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode1Out\[1\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode7Out\[0\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode7Out\[0\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode1Out\[0\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode1Out\[0\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "10 " "Warning: Found 10 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "LightSensor:LS\|clk_tmp " "Info: Detected ripple clock \"LightSensor:LS\|clk_tmp\" as buffer" {  } { { "lightsensor.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/lightsensor.vhd" 24 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LightSensor:LS\|clk_tmp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DigitalTubeCounter:DTC\|Mux27~0 " "Info: Detected gated clock \"DigitalTubeCounter:DTC\|Mux27~0\" as buffer" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 76 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DigitalTubeCounter:DTC\|Mux27~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DigitalTubeCounter:DTC\|Mux27~1 " "Info: Detected gated clock \"DigitalTubeCounter:DTC\|Mux27~1\" as buffer" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 76 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DigitalTubeCounter:DTC\|Mux27~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:maincounter\|cnt_tmp\[1\] " "Info: Detected ripple clock \"counter:maincounter\|cnt_tmp\[1\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "counter:maincounter\|cnt_tmp\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:maincounter\|cnt_tmp\[2\] " "Info: Detected ripple clock \"counter:maincounter\|cnt_tmp\[2\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "counter:maincounter\|cnt_tmp\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:maincounter\|cnt_tmp\[0\] " "Info: Detected ripple clock \"counter:maincounter\|cnt_tmp\[0\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "counter:maincounter\|cnt_tmp\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:maincounter\|cnt_tmp\[3\] " "Info: Detected ripple clock \"counter:maincounter\|cnt_tmp\[3\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "counter:maincounter\|cnt_tmp\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:maincounter\|cnt_tmp\[4\] " "Info: Detected ripple clock \"counter:maincounter\|cnt_tmp\[4\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "counter:maincounter\|cnt_tmp\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "crossover1000:crossover\|clk_tmp " "Info: Detected ripple clock \"crossover1000:crossover\|clk_tmp\" as buffer" {  } { { "crossover1000.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/crossover1000.vhd" 24 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "crossover1000:crossover\|clk_tmp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:maincounter\|cnt_tmp\[5\] " "Info: Detected ripple clock \"counter:maincounter\|cnt_tmp\[5\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "counter:maincounter\|cnt_tmp\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register DigitalTubeComp:DigTube\|scan_cnt\[0\] register dotdisp:dot_array\|scan_cnt\[2\] 107.12 MHz 9.335 ns Internal " "Info: Clock \"clk\" has Internal fmax of 107.12 MHz between source register \"DigitalTubeComp:DigTube\|scan_cnt\[0\]\" and destination register \"dotdisp:dot_array\|scan_cnt\[2\]\" (period= 9.335 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.626 ns + Longest register register " "Info: + Longest register to register delay is 8.626 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DigitalTubeComp:DigTube\|scan_cnt\[0\] 1 REG LC_X5_Y10_N9 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y10_N9; Fanout = 32; REG Node = 'DigitalTubeComp:DigTube\|scan_cnt\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DigitalTubeComp:DigTube|scan_cnt[0] } "NODE_NAME" } } { "DigitalTubeComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeComp.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.110 ns) + CELL(0.200 ns) 4.310 ns dotdisp:dot_array\|Add0~0 2 COMB LC_X12_Y4_N5 3 " "Info: 2: + IC(4.110 ns) + CELL(0.200 ns) = 4.310 ns; Loc. = LC_X12_Y4_N5; Fanout = 3; COMB Node = 'dotdisp:dot_array\|Add0~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.310 ns" { DigitalTubeComp:DigTube|scan_cnt[0] dotdisp:dot_array|Add0~0 } "NODE_NAME" } } { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.073 ns) + CELL(1.243 ns) 8.626 ns dotdisp:dot_array\|scan_cnt\[2\] 3 REG LC_X5_Y6_N3 20 " "Info: 3: + IC(3.073 ns) + CELL(1.243 ns) = 8.626 ns; Loc. = LC_X5_Y6_N3; Fanout = 20; REG Node = 'dotdisp:dot_array\|scan_cnt\[2\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.316 ns" { dotdisp:dot_array|Add0~0 dotdisp:dot_array|scan_cnt[2] } "NODE_NAME" } } { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.443 ns ( 16.73 % ) " "Info: Total cell delay = 1.443 ns ( 16.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.183 ns ( 83.27 % ) " "Info: Total interconnect delay = 7.183 ns ( 83.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.626 ns" { DigitalTubeComp:DigTube|scan_cnt[0] dotdisp:dot_array|Add0~0 dotdisp:dot_array|scan_cnt[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.626 ns" { DigitalTubeComp:DigTube|scan_cnt[0] {} dotdisp:dot_array|Add0~0 {} dotdisp:dot_array|scan_cnt[2] {} } { 0.000ns 4.110ns 3.073ns } { 0.000ns 0.200ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 29 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 29; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns dotdisp:dot_array\|scan_cnt\[2\] 2 REG LC_X5_Y6_N3 20 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X5_Y6_N3; Fanout = 20; REG Node = 'dotdisp:dot_array\|scan_cnt\[2\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk dotdisp:dot_array|scan_cnt[2] } "NODE_NAME" } } { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk dotdisp:dot_array|scan_cnt[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} dotdisp:dot_array|scan_cnt[2] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 29 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 29; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns DigitalTubeComp:DigTube\|scan_cnt\[0\] 2 REG LC_X5_Y10_N9 32 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X5_Y10_N9; Fanout = 32; REG Node = 'DigitalTubeComp:DigTube\|scan_cnt\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk DigitalTubeComp:DigTube|scan_cnt[0] } "NODE_NAME" } } { "DigitalTubeComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeComp.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk DigitalTubeComp:DigTube|scan_cnt[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} DigitalTubeComp:DigTube|scan_cnt[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk dotdisp:dot_array|scan_cnt[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} dotdisp:dot_array|scan_cnt[2] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk DigitalTubeComp:DigTube|scan_cnt[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} DigitalTubeComp:DigTube|scan_cnt[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "DigitalTubeComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeComp.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.626 ns" { DigitalTubeComp:DigTube|scan_cnt[0] dotdisp:dot_array|Add0~0 dotdisp:dot_array|scan_cnt[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.626 ns" { DigitalTubeComp:DigTube|scan_cnt[0] {} dotdisp:dot_array|Add0~0 {} dotdisp:dot_array|scan_cnt[2] {} } { 0.000ns 4.110ns 3.073ns } { 0.000ns 0.200ns 1.243ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk dotdisp:dot_array|scan_cnt[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} dotdisp:dot_array|scan_cnt[2] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk DigitalTubeComp:DigTube|scan_cnt[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} DigitalTubeComp:DigTube|scan_cnt[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 62 " "Warning: Circuit may not operate. Detected 62 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter:maincounter\|cnt_tmp\[4\] DigitalTubeCounter:DTC\|TubeCode6Out\[1\] clk 5.576 ns " "Info: Found hold time violation between source  pin or register \"counter:maincounter\|cnt_tmp\[4\]\" and destination pin or register \"DigitalTubeCounter:DTC\|TubeCode6Out\[1\]\" for clock \"clk\" (Hold time is 5.576 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.214 ns + Largest " "Info: + Largest clock skew is 10.214 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 20.381 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 20.381 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 29 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 29; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns crossover1000:crossover\|clk_tmp 2 REG LC_X15_Y10_N9 7 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X15_Y10_N9; Fanout = 7; REG Node = 'crossover1000:crossover\|clk_tmp'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk crossover1000:crossover|clk_tmp } "NODE_NAME" } } { "crossover1000.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/crossover1000.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.054 ns) + CELL(1.294 ns) 10.543 ns counter:maincounter\|cnt_tmp\[3\] 3 REG LC_X7_Y7_N4 43 " "Info: 3: + IC(5.054 ns) + CELL(1.294 ns) = 10.543 ns; Loc. = LC_X7_Y7_N4; Fanout = 43; REG Node = 'counter:maincounter\|cnt_tmp\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.348 ns" { crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[3] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.911 ns) + CELL(0.511 ns) 13.965 ns DigitalTubeCounter:DTC\|Mux27~0 4 COMB LC_X7_Y6_N7 1 " "Info: 4: + IC(2.911 ns) + CELL(0.511 ns) = 13.965 ns; Loc. = LC_X7_Y6_N7; Fanout = 1; COMB Node = 'DigitalTubeCounter:DTC\|Mux27~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.422 ns" { counter:maincounter|cnt_tmp[3] DigitalTubeCounter:DTC|Mux27~0 } "NODE_NAME" } } { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 14.470 ns DigitalTubeCounter:DTC\|Mux27~1 5 COMB LC_X7_Y6_N8 12 " "Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 14.470 ns; Loc. = LC_X7_Y6_N8; Fanout = 12; COMB Node = 'DigitalTubeCounter:DTC\|Mux27~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.505 ns" { DigitalTubeCounter:DTC|Mux27~0 DigitalTubeCounter:DTC|Mux27~1 } "NODE_NAME" } } { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.171 ns) + CELL(0.740 ns) 20.381 ns DigitalTubeCounter:DTC\|TubeCode6Out\[1\] 6 REG LC_X10_Y8_N1 7 " "Info: 6: + IC(5.171 ns) + CELL(0.740 ns) = 20.381 ns; Loc. = LC_X10_Y8_N1; Fanout = 7; REG Node = 'DigitalTubeCounter:DTC\|TubeCode6Out\[1\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.911 ns" { DigitalTubeCounter:DTC|Mux27~1 DigitalTubeCounter:DTC|TubeCode6Out[1] } "NODE_NAME" } } { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.202 ns ( 25.52 % ) " "Info: Total cell delay = 5.202 ns ( 25.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.179 ns ( 74.48 % ) " "Info: Total interconnect delay = 15.179 ns ( 74.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "20.381 ns" { clk crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[3] DigitalTubeCounter:DTC|Mux27~0 DigitalTubeCounter:DTC|Mux27~1 DigitalTubeCounter:DTC|TubeCode6Out[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "20.381 ns" { clk {} clk~combout {} crossover1000:crossover|clk_tmp {} counter:maincounter|cnt_tmp[3] {} DigitalTubeCounter:DTC|Mux27~0 {} DigitalTubeCounter:DTC|Mux27~1 {} DigitalTubeCounter:DTC|TubeCode6Out[1] {} } { 0.000ns 0.000ns 1.738ns 5.054ns 2.911ns 0.305ns 5.171ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.511ns 0.200ns 0.740ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.167 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 10.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 29 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 29; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns crossover1000:crossover\|clk_tmp 2 REG LC_X15_Y10_N9 7 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X15_Y10_N9; Fanout = 7; REG Node = 'crossover1000:crossover\|clk_tmp'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk crossover1000:crossover|clk_tmp } "NODE_NAME" } } { "crossover1000.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/crossover1000.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.054 ns) + CELL(0.918 ns) 10.167 ns counter:maincounter\|cnt_tmp\[4\] 3 REG LC_X7_Y7_N5 45 " "Info: 3: + IC(5.054 ns) + CELL(0.918 ns) = 10.167 ns; Loc. = LC_X7_Y7_N5; Fanout = 45; REG Node = 'counter:maincounter\|cnt_tmp\[4\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.972 ns" { crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[4] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 33.20 % ) " "Info: Total cell delay = 3.375 ns ( 33.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.792 ns ( 66.80 % ) " "Info: Total interconnect delay = 6.792 ns ( 66.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "10.167 ns" { clk crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "10.167 ns" { clk {} clk~combout {} crossover1000:crossover|clk_tmp {} counter:maincounter|cnt_tmp[4] {} } { 0.000ns 0.000ns 1.738ns 5.054ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "20.381 ns" { clk crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[3] DigitalTubeCounter:DTC|Mux27~0 DigitalTubeCounter:DTC|Mux27~1 DigitalTubeCounter:DTC|TubeCode6Out[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "20.381 ns" { clk {} clk~combout {} crossover1000:crossover|clk_tmp {} counter:maincounter|cnt_tmp[3] {} DigitalTubeCounter:DTC|Mux27~0 {} DigitalTubeCounter:DTC|Mux27~1 {} DigitalTubeCounter:DTC|TubeCode6Out[1] {} } { 0.000ns 0.000ns 1.738ns 5.054ns 2.911ns 0.305ns 5.171ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.511ns 0.200ns 0.740ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "10.167 ns" { clk crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "10.167 ns" { clk {} clk~combout {} crossover1000:crossover|clk_tmp {} counter:maincounter|cnt_tmp[4] {} } { 0.000ns 0.000ns 1.738ns 5.054ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.262 ns - Shortest register register " "Info: - Shortest register to register delay is 4.262 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:maincounter\|cnt_tmp\[4\] 1 REG LC_X7_Y7_N5 45 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y7_N5; Fanout = 45; REG Node = 'counter:maincounter\|cnt_tmp\[4\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter:maincounter|cnt_tmp[4] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.770 ns) + CELL(0.200 ns) 2.970 ns DigitalTubeCounter:DTC\|Mux15~7 2 COMB LC_X10_Y8_N6 1 " "Info: 2: + IC(2.770 ns) + CELL(0.200 ns) = 2.970 ns; Loc. = LC_X10_Y8_N6; Fanout = 1; COMB Node = 'DigitalTubeCounter:DTC\|Mux15~7'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.970 ns" { counter:maincounter|cnt_tmp[4] DigitalTubeCounter:DTC|Mux15~7 } "NODE_NAME" } } { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.511 ns) 4.262 ns DigitalTubeCounter:DTC\|TubeCode6Out\[1\] 3 REG LC_X10_Y8_N1 7 " "Info: 3: + IC(0.781 ns) + CELL(0.511 ns) = 4.262 ns; Loc. = LC_X10_Y8_N1; Fanout = 7; REG Node = 'DigitalTubeCounter:DTC\|TubeCode6Out\[1\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.292 ns" { DigitalTubeCounter:DTC|Mux15~7 DigitalTubeCounter:DTC|TubeCode6Out[1] } "NODE_NAME" } } { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 16.68 % ) " "Info: Total cell delay = 0.711 ns ( 16.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.551 ns ( 83.32 % ) " "Info: Total interconnect delay = 3.551 ns ( 83.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.262 ns" { counter:maincounter|cnt_tmp[4] DigitalTubeCounter:DTC|Mux15~7 DigitalTubeCounter:DTC|TubeCode6Out[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.262 ns" { counter:maincounter|cnt_tmp[4] {} DigitalTubeCounter:DTC|Mux15~7 {} DigitalTubeCounter:DTC|TubeCode6Out[1] {} } { 0.000ns 2.770ns 0.781ns } { 0.000ns 0.200ns 0.511ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "20.381 ns" { clk crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[3] DigitalTubeCounter:DTC|Mux27~0 DigitalTubeCounter:DTC|Mux27~1 DigitalTubeCounter:DTC|TubeCode6Out[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "20.381 ns" { clk {} clk~combout {} crossover1000:crossover|clk_tmp {} counter:maincounter|cnt_tmp[3] {} DigitalTubeCounter:DTC|Mux27~0 {} DigitalTubeCounter:DTC|Mux27~1 {} DigitalTubeCounter:DTC|TubeCode6Out[1] {} } { 0.000ns 0.000ns 1.738ns 5.054ns 2.911ns 0.305ns 5.171ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.511ns 0.200ns 0.740ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "10.167 ns" { clk crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "10.167 ns" { clk {} clk~combout {} crossover1000:crossover|clk_tmp {} counter:maincounter|cnt_tmp[4] {} } { 0.000ns 0.000ns 1.738ns 5.054ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.262 ns" { counter:maincounter|cnt_tmp[4] DigitalTubeCounter:DTC|Mux15~7 DigitalTubeCounter:DTC|TubeCode6Out[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.262 ns" { counter:maincounter|cnt_tmp[4] {} DigitalTubeCounter:DTC|Mux15~7 {} DigitalTubeCounter:DTC|TubeCode6Out[1] {} } { 0.000ns 2.770ns 0.781ns } { 0.000ns 0.200ns 0.511ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Stabilizer:stab\|tmp1 rst clk 1.948 ns register " "Info: tsu for register \"Stabilizer:stab\|tmp1\" (data pin = \"rst\", clock pin = \"clk\") is 1.948 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.434 ns + Longest pin register " "Info: + Longest pin to register delay is 5.434 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns rst 1 PIN PIN_124 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_124; Fanout = 1; PIN Node = 'rst'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.241 ns) + CELL(1.061 ns) 5.434 ns Stabilizer:stab\|tmp1 2 REG LC_X15_Y9_N5 2 " "Info: 2: + IC(3.241 ns) + CELL(1.061 ns) = 5.434 ns; Loc. = LC_X15_Y9_N5; Fanout = 2; REG Node = 'Stabilizer:stab\|tmp1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.302 ns" { rst Stabilizer:stab|tmp1 } "NODE_NAME" } } { "Stabilizer.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/Stabilizer.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.193 ns ( 40.36 % ) " "Info: Total cell delay = 2.193 ns ( 40.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.241 ns ( 59.64 % ) " "Info: Total interconnect delay = 3.241 ns ( 59.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.434 ns" { rst Stabilizer:stab|tmp1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.434 ns" { rst {} rst~combout {} Stabilizer:stab|tmp1 {} } { 0.000ns 0.000ns 3.241ns } { 0.000ns 1.132ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Stabilizer.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/Stabilizer.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 29 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 29; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns Stabilizer:stab\|tmp1 2 REG LC_X15_Y9_N5 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X15_Y9_N5; Fanout = 2; REG Node = 'Stabilizer:stab\|tmp1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk Stabilizer:stab|tmp1 } "NODE_NAME" } } { "Stabilizer.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/Stabilizer.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Stabilizer:stab|tmp1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Stabilizer:stab|tmp1 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.434 ns" { rst Stabilizer:stab|tmp1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.434 ns" { rst {} rst~combout {} Stabilizer:stab|tmp1 {} } { 0.000ns 0.000ns 3.241ns } { 0.000ns 1.132ns 1.061ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Stabilizer:stab|tmp1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Stabilizer:stab|tmp1 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk TubeDispOut\[3\] DigitalTubeCounter:DTC\|TubeCode6Out\[2\] 31.017 ns register " "Info: tco from clock \"clk\" to destination pin \"TubeDispOut\[3\]\" through register \"DigitalTubeCounter:DTC\|TubeCode6Out\[2\]\" is 31.017 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 20.310 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 20.310 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 29 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 29; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns crossover1000:crossover\|clk_tmp 2 REG LC_X15_Y10_N9 7 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X15_Y10_N9; Fanout = 7; REG Node = 'crossover1000:crossover\|clk_tmp'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk crossover1000:crossover|clk_tmp } "NODE_NAME" } } { "crossover1000.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/crossover1000.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.054 ns) + CELL(1.294 ns) 10.543 ns counter:maincounter\|cnt_tmp\[3\] 3 REG LC_X7_Y7_N4 43 " "Info: 3: + IC(5.054 ns) + CELL(1.294 ns) = 10.543 ns; Loc. = LC_X7_Y7_N4; Fanout = 43; REG Node = 'counter:maincounter\|cnt_tmp\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.348 ns" { crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[3] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.911 ns) + CELL(0.511 ns) 13.965 ns DigitalTubeCounter:DTC\|Mux27~0 4 COMB LC_X7_Y6_N7 1 " "Info: 4: + IC(2.911 ns) + CELL(0.511 ns) = 13.965 ns; Loc. = LC_X7_Y6_N7; Fanout = 1; COMB Node = 'DigitalTubeCounter:DTC\|Mux27~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.422 ns" { counter:maincounter|cnt_tmp[3] DigitalTubeCounter:DTC|Mux27~0 } "NODE_NAME" } } { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 14.470 ns DigitalTubeCounter:DTC\|Mux27~1 5 COMB LC_X7_Y6_N8 12 " "Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 14.470 ns; Loc. = LC_X7_Y6_N8; Fanout = 12; COMB Node = 'DigitalTubeCounter:DTC\|Mux27~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.505 ns" { DigitalTubeCounter:DTC|Mux27~0 DigitalTubeCounter:DTC|Mux27~1 } "NODE_NAME" } } { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(0.740 ns) 20.310 ns DigitalTubeCounter:DTC\|TubeCode6Out\[2\] 6 REG LC_X7_Y10_N7 7 " "Info: 6: + IC(5.100 ns) + CELL(0.740 ns) = 20.310 ns; Loc. = LC_X7_Y10_N7; Fanout = 7; REG Node = 'DigitalTubeCounter:DTC\|TubeCode6Out\[2\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.840 ns" { DigitalTubeCounter:DTC|Mux27~1 DigitalTubeCounter:DTC|TubeCode6Out[2] } "NODE_NAME" } } { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.202 ns ( 25.61 % ) " "Info: Total cell delay = 5.202 ns ( 25.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.108 ns ( 74.39 % ) " "Info: Total interconnect delay = 15.108 ns ( 74.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "20.310 ns" { clk crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[3] DigitalTubeCounter:DTC|Mux27~0 DigitalTubeCounter:DTC|Mux27~1 DigitalTubeCounter:DTC|TubeCode6Out[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "20.310 ns" { clk {} clk~combout {} crossover1000:crossover|clk_tmp {} counter:maincounter|cnt_tmp[3] {} DigitalTubeCounter:DTC|Mux27~0 {} DigitalTubeCounter:DTC|Mux27~1 {} DigitalTubeCounter:DTC|TubeCode6Out[2] {} } { 0.000ns 0.000ns 1.738ns 5.054ns 2.911ns 0.305ns 5.100ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.511ns 0.200ns 0.740ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.707 ns + Longest register pin " "Info: + Longest register to pin delay is 10.707 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DigitalTubeCounter:DTC\|TubeCode6Out\[2\] 1 REG LC_X7_Y10_N7 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y10_N7; Fanout = 7; REG Node = 'DigitalTubeCounter:DTC\|TubeCode6Out\[2\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DigitalTubeCounter:DTC|TubeCode6Out[2] } "NODE_NAME" } } { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.451 ns) + CELL(0.914 ns) 3.365 ns DigitalTube:DT6\|Mux3~0 2 COMB LC_X7_Y10_N0 1 " "Info: 2: + IC(2.451 ns) + CELL(0.914 ns) = 3.365 ns; Loc. = LC_X7_Y10_N0; Fanout = 1; COMB Node = 'DigitalTube:DT6\|Mux3~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.365 ns" { DigitalTubeCounter:DTC|TubeCode6Out[2] DigitalTube:DT6|Mux3~0 } "NODE_NAME" } } { "DigitalTube.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTube.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.721 ns) + CELL(0.200 ns) 5.286 ns DigitalTubeComp:DigTube\|Mux7~0 3 COMB LC_X9_Y10_N2 1 " "Info: 3: + IC(1.721 ns) + CELL(0.200 ns) = 5.286 ns; Loc. = LC_X9_Y10_N2; Fanout = 1; COMB Node = 'DigitalTubeComp:DigTube\|Mux7~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.921 ns" { DigitalTube:DT6|Mux3~0 DigitalTubeComp:DigTube|Mux7~0 } "NODE_NAME" } } { "DigitalTubeComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeComp.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 5.791 ns DigitalTubeComp:DigTube\|Mux7~1 4 COMB LC_X9_Y10_N3 1 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 5.791 ns; Loc. = LC_X9_Y10_N3; Fanout = 1; COMB Node = 'DigitalTubeComp:DigTube\|Mux7~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.505 ns" { DigitalTubeComp:DigTube|Mux7~0 DigitalTubeComp:DigTube|Mux7~1 } "NODE_NAME" } } { "DigitalTubeComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeComp.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.594 ns) + CELL(2.322 ns) 10.707 ns TubeDispOut\[3\] 5 PIN PIN_57 0 " "Info: 5: + IC(2.594 ns) + CELL(2.322 ns) = 10.707 ns; Loc. = PIN_57; Fanout = 0; PIN Node = 'TubeDispOut\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.916 ns" { DigitalTubeComp:DigTube|Mux7~1 TubeDispOut[3] } "NODE_NAME" } } { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.636 ns ( 33.96 % ) " "Info: Total cell delay = 3.636 ns ( 33.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.071 ns ( 66.04 % ) " "Info: Total interconnect delay = 7.071 ns ( 66.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "10.707 ns" { DigitalTubeCounter:DTC|TubeCode6Out[2] DigitalTube:DT6|Mux3~0 DigitalTubeComp:DigTube|Mux7~0 DigitalTubeComp:DigTube|Mux7~1 TubeDispOut[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "10.707 ns" { DigitalTubeCounter:DTC|TubeCode6Out[2] {} DigitalTube:DT6|Mux3~0 {} DigitalTubeComp:DigTube|Mux7~0 {} DigitalTubeComp:DigTube|Mux7~1 {} TubeDispOut[3] {} } { 0.000ns 2.451ns 1.721ns 0.305ns 2.594ns } { 0.000ns 0.914ns 0.200ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "20.310 ns" { clk crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[3] DigitalTubeCounter:DTC|Mux27~0 DigitalTubeCounter:DTC|Mux27~1 DigitalTubeCounter:DTC|TubeCode6Out[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "20.310 ns" { clk {} clk~combout {} crossover1000:crossover|clk_tmp {} counter:maincounter|cnt_tmp[3] {} DigitalTubeCounter:DTC|Mux27~0 {} DigitalTubeCounter:DTC|Mux27~1 {} DigitalTubeCounter:DTC|TubeCode6Out[2] {} } { 0.000ns 0.000ns 1.738ns 5.054ns 2.911ns 0.305ns 5.100ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.511ns 0.200ns 0.740ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "10.707 ns" { DigitalTubeCounter:DTC|TubeCode6Out[2] DigitalTube:DT6|Mux3~0 DigitalTubeComp:DigTube|Mux7~0 DigitalTubeComp:DigTube|Mux7~1 TubeDispOut[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "10.707 ns" { DigitalTubeCounter:DTC|TubeCode6Out[2] {} DigitalTube:DT6|Mux3~0 {} DigitalTubeComp:DigTube|Mux7~0 {} DigitalTubeComp:DigTube|Mux7~1 {} TubeDispOut[3] {} } { 0.000ns 2.451ns 1.721ns 0.305ns 2.594ns } { 0.000ns 0.914ns 0.200ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "adjust col_r\[6\] 17.366 ns Longest " "Info: Longest tpd from source pin \"adjust\" to destination pin \"col_r\[6\]\" is 17.366 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns adjust 1 PIN PIN_134 28 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_134; Fanout = 28; PIN Node = 'adjust'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adjust } "NODE_NAME" } } { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.782 ns) + CELL(0.200 ns) 4.114 ns counter:maincounter\|TrafficState\[0\]~0 2 COMB LC_X9_Y10_N6 1 " "Info: 2: + IC(2.782 ns) + CELL(0.200 ns) = 4.114 ns; Loc. = LC_X9_Y10_N6; Fanout = 1; COMB Node = 'counter:maincounter\|TrafficState\[0\]~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.982 ns" { adjust counter:maincounter|TrafficState[0]~0 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 4.619 ns counter:maincounter\|TrafficState\[0\]~1 3 COMB LC_X9_Y10_N7 1 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 4.619 ns; Loc. = LC_X9_Y10_N7; Fanout = 1; COMB Node = 'counter:maincounter\|TrafficState\[0\]~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.505 ns" { counter:maincounter|TrafficState[0]~0 counter:maincounter|TrafficState[0]~1 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.486 ns) + CELL(0.200 ns) 7.305 ns counter:maincounter\|TrafficState\[0\]~2 4 COMB LC_X7_Y7_N9 6 " "Info: 4: + IC(2.486 ns) + CELL(0.200 ns) = 7.305 ns; Loc. = LC_X7_Y7_N9; Fanout = 6; COMB Node = 'counter:maincounter\|TrafficState\[0\]~2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.686 ns" { counter:maincounter|TrafficState[0]~1 counter:maincounter|TrafficState[0]~2 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.391 ns) + CELL(0.200 ns) 9.896 ns counter:maincounter\|TrafficState\[1\]~6 5 COMB LC_X4_Y8_N2 9 " "Info: 5: + IC(2.391 ns) + CELL(0.200 ns) = 9.896 ns; Loc. = LC_X4_Y8_N2; Fanout = 9; COMB Node = 'counter:maincounter\|TrafficState\[1\]~6'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.591 ns" { counter:maincounter|TrafficState[0]~2 counter:maincounter|TrafficState[1]~6 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.078 ns) + CELL(0.511 ns) 12.485 ns dotdisp:dot_array\|Mux25~1 6 COMB LC_X5_Y6_N6 1 " "Info: 6: + IC(2.078 ns) + CELL(0.511 ns) = 12.485 ns; Loc. = LC_X5_Y6_N6; Fanout = 1; COMB Node = 'dotdisp:dot_array\|Mux25~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.589 ns" { counter:maincounter|TrafficState[1]~6 dotdisp:dot_array|Mux25~1 } "NODE_NAME" } } { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.559 ns) + CELL(2.322 ns) 17.366 ns col_r\[6\] 7 PIN PIN_12 0 " "Info: 7: + IC(2.559 ns) + CELL(2.322 ns) = 17.366 ns; Loc. = PIN_12; Fanout = 0; PIN Node = 'col_r\[6\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.881 ns" { dotdisp:dot_array|Mux25~1 col_r[6] } "NODE_NAME" } } { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.765 ns ( 27.44 % ) " "Info: Total cell delay = 4.765 ns ( 27.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.601 ns ( 72.56 % ) " "Info: Total interconnect delay = 12.601 ns ( 72.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "17.366 ns" { adjust counter:maincounter|TrafficState[0]~0 counter:maincounter|TrafficState[0]~1 counter:maincounter|TrafficState[0]~2 counter:maincounter|TrafficState[1]~6 dotdisp:dot_array|Mux25~1 col_r[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "17.366 ns" { adjust {} adjust~combout {} counter:maincounter|TrafficState[0]~0 {} counter:maincounter|TrafficState[0]~1 {} counter:maincounter|TrafficState[0]~2 {} counter:maincounter|TrafficState[1]~6 {} dotdisp:dot_array|Mux25~1 {} col_r[6] {} } { 0.000ns 0.000ns 2.782ns 0.305ns 2.486ns 2.391ns 2.078ns 2.559ns } { 0.000ns 1.132ns 0.200ns 0.200ns 0.200ns 0.200ns 0.511ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "DigitalTubeCounter:DTC\|TubeCode7Out\[0\] adjust clk 11.767 ns register " "Info: th for register \"DigitalTubeCounter:DTC\|TubeCode7Out\[0\]\" (data pin = \"adjust\", clock pin = \"clk\") is 11.767 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 19.840 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 19.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 29 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 29; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns crossover1000:crossover\|clk_tmp 2 REG LC_X15_Y10_N9 7 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X15_Y10_N9; Fanout = 7; REG Node = 'crossover1000:crossover\|clk_tmp'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk crossover1000:crossover|clk_tmp } "NODE_NAME" } } { "crossover1000.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/crossover1000.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.054 ns) + CELL(1.294 ns) 10.543 ns counter:maincounter\|cnt_tmp\[3\] 3 REG LC_X7_Y7_N4 43 " "Info: 3: + IC(5.054 ns) + CELL(1.294 ns) = 10.543 ns; Loc. = LC_X7_Y7_N4; Fanout = 43; REG Node = 'counter:maincounter\|cnt_tmp\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.348 ns" { crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[3] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.911 ns) + CELL(0.511 ns) 13.965 ns DigitalTubeCounter:DTC\|Mux27~0 4 COMB LC_X7_Y6_N7 1 " "Info: 4: + IC(2.911 ns) + CELL(0.511 ns) = 13.965 ns; Loc. = LC_X7_Y6_N7; Fanout = 1; COMB Node = 'DigitalTubeCounter:DTC\|Mux27~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.422 ns" { counter:maincounter|cnt_tmp[3] DigitalTubeCounter:DTC|Mux27~0 } "NODE_NAME" } } { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 14.470 ns DigitalTubeCounter:DTC\|Mux27~1 5 COMB LC_X7_Y6_N8 12 " "Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 14.470 ns; Loc. = LC_X7_Y6_N8; Fanout = 12; COMB Node = 'DigitalTubeCounter:DTC\|Mux27~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.505 ns" { DigitalTubeCounter:DTC|Mux27~0 DigitalTubeCounter:DTC|Mux27~1 } "NODE_NAME" } } { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.170 ns) + CELL(0.200 ns) 19.840 ns DigitalTubeCounter:DTC\|TubeCode7Out\[0\] 6 REG LC_X10_Y8_N2 4 " "Info: 6: + IC(5.170 ns) + CELL(0.200 ns) = 19.840 ns; Loc. = LC_X10_Y8_N2; Fanout = 4; REG Node = 'DigitalTubeCounter:DTC\|TubeCode7Out\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.370 ns" { DigitalTubeCounter:DTC|Mux27~1 DigitalTubeCounter:DTC|TubeCode7Out[0] } "NODE_NAME" } } { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.662 ns ( 23.50 % ) " "Info: Total cell delay = 4.662 ns ( 23.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.178 ns ( 76.50 % ) " "Info: Total interconnect delay = 15.178 ns ( 76.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "19.840 ns" { clk crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[3] DigitalTubeCounter:DTC|Mux27~0 DigitalTubeCounter:DTC|Mux27~1 DigitalTubeCounter:DTC|TubeCode7Out[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "19.840 ns" { clk {} clk~combout {} crossover1000:crossover|clk_tmp {} counter:maincounter|cnt_tmp[3] {} DigitalTubeCounter:DTC|Mux27~0 {} DigitalTubeCounter:DTC|Mux27~1 {} DigitalTubeCounter:DTC|TubeCode7Out[0] {} } { 0.000ns 0.000ns 1.738ns 5.054ns 2.911ns 0.305ns 5.170ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.511ns 0.200ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.073 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns adjust 1 PIN PIN_134 28 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_134; Fanout = 28; PIN Node = 'adjust'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adjust } "NODE_NAME" } } { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.026 ns) + CELL(0.740 ns) 4.898 ns DigitalTubeCounter:DTC\|TubeCode7Out\[0\]~3 2 COMB LC_X5_Y7_N0 1 " "Info: 2: + IC(3.026 ns) + CELL(0.740 ns) = 4.898 ns; Loc. = LC_X5_Y7_N0; Fanout = 1; COMB Node = 'DigitalTubeCounter:DTC\|TubeCode7Out\[0\]~3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.766 ns" { adjust DigitalTubeCounter:DTC|TubeCode7Out[0]~3 } "NODE_NAME" } } { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.435 ns) + CELL(0.740 ns) 8.073 ns DigitalTubeCounter:DTC\|TubeCode7Out\[0\] 3 REG LC_X10_Y8_N2 4 " "Info: 3: + IC(2.435 ns) + CELL(0.740 ns) = 8.073 ns; Loc. = LC_X10_Y8_N2; Fanout = 4; REG Node = 'DigitalTubeCounter:DTC\|TubeCode7Out\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.175 ns" { DigitalTubeCounter:DTC|TubeCode7Out[0]~3 DigitalTubeCounter:DTC|TubeCode7Out[0] } "NODE_NAME" } } { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 32.35 % ) " "Info: Total cell delay = 2.612 ns ( 32.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.461 ns ( 67.65 % ) " "Info: Total interconnect delay = 5.461 ns ( 67.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.073 ns" { adjust DigitalTubeCounter:DTC|TubeCode7Out[0]~3 DigitalTubeCounter:DTC|TubeCode7Out[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.073 ns" { adjust {} adjust~combout {} DigitalTubeCounter:DTC|TubeCode7Out[0]~3 {} DigitalTubeCounter:DTC|TubeCode7Out[0] {} } { 0.000ns 0.000ns 3.026ns 2.435ns } { 0.000ns 1.132ns 0.740ns 0.740ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "19.840 ns" { clk crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[3] DigitalTubeCounter:DTC|Mux27~0 DigitalTubeCounter:DTC|Mux27~1 DigitalTubeCounter:DTC|TubeCode7Out[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "19.840 ns" { clk {} clk~combout {} crossover1000:crossover|clk_tmp {} counter:maincounter|cnt_tmp[3] {} DigitalTubeCounter:DTC|Mux27~0 {} DigitalTubeCounter:DTC|Mux27~1 {} DigitalTubeCounter:DTC|TubeCode7Out[0] {} } { 0.000ns 0.000ns 1.738ns 5.054ns 2.911ns 0.305ns 5.170ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.511ns 0.200ns 0.200ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.073 ns" { adjust DigitalTubeCounter:DTC|TubeCode7Out[0]~3 DigitalTubeCounter:DTC|TubeCode7Out[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.073 ns" { adjust {} adjust~combout {} DigitalTubeCounter:DTC|TubeCode7Out[0]~3 {} DigitalTubeCounter:DTC|TubeCode7Out[0] {} } { 0.000ns 0.000ns 3.026ns 2.435ns } { 0.000ns 1.132ns 0.740ns 0.740ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 16 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4368 " "Info: Peak virtual memory: 4368 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 12 17:25:46 2020 " "Info: Processing ended: Thu Nov 12 17:25:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
