*-27.000000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
@200
-Test details
@22
top.tb_int_man_unit_test.tb.i_test.iterations
top.tb_int_man_unit_test.tb.i_test.log_level
top.tb_int_man_unit_test.tb.i_test.error_beh
top.tb_int_man_unit_test.tb.i_test.loop_ctr
@200
-System
@22
top.tb_int_man_unit_test.tb.i_test.res_n
top.tb_int_man_unit_test.tb.i_test.clk_sys
@200
-DUT inputs (generated)
@800200
-Interrupt sources
@22
top.tb_int_man_unit_test.tb.i_test.error_valid
top.tb_int_man_unit_test.tb.i_test.error_passive_changed
top.tb_int_man_unit_test.tb.i_test.error_warning_limit
top.tb_int_man_unit_test.tb.i_test.arbitration_lost
top.tb_int_man_unit_test.tb.i_test.tx_finished
top.tb_int_man_unit_test.tb.i_test.br_shifted
top.tb_int_man_unit_test.tb.i_test.rx_message_disc
top.tb_int_man_unit_test.tb.i_test.rec_message_valid
top.tb_int_man_unit_test.tb.i_test.rx_full
top.tb_int_man_unit_test.tb.i_test.loger_finished
top.tb_int_man_unit_test.tb.i_test.rx_empty
top.tb_int_man_unit_test.tb.i_test.txt_hw_cmd_int[3:0]
@1000200
-Interrupt sources
@22
+{Interrupt clear} top.tb_int_man_unit_test.tb.i_test.drv_int_clear[11:0]
+{Interrupt Enable set} top.tb_int_man_unit_test.tb.i_test.drv_int_ena_set[11:0]
+{Interrupt Enable clear} top.tb_int_man_unit_test.tb.i_test.drv_int_ena_clear[11:0]
+{Interrupt Mask set} top.tb_int_man_unit_test.tb.i_test.drv_int_mask_set[11:0]
+{Interrupt Mask clear} top.tb_int_man_unit_test.tb.i_test.drv_int_mask_clear[11:0]
@200
-DUT outputs
@22
+{Interrupt output} top.tb_int_man_unit_test.tb.i_test.int_out
+{Interrupt vector} top.tb_int_man_unit_test.tb.i_test.int_vector[11:0]
+{Interrupt Enable} top.tb_int_man_unit_test.tb.i_test.int_ena[11:0]
+{Interrupt Mask} top.tb_int_man_unit_test.tb.i_test.int_mask[11:0]
@200
-Testbench internal signals
@22
top.tb_int_man_unit_test.tb.i_test.int_status_exp[11:0]
top.tb_int_man_unit_test.tb.i_test.int_ena_exp[11:0]
top.tb_int_man_unit_test.tb.i_test.int_mask_exp[11:0]
