|T8052_Toplevel
clk_50MHz => altpll48:use_dll:dll.inclk0
SWITCH1 => Reset_n.IN1
LED[1] <= t8052:u0.P1_out[1]
LED[2] <= t8052:u0.P1_out[2]
LED[3] <= t8052:u0.P1_out[3]
LED[4] <= t8052:u0.P1_out[4]
LED[5] <= t8052:u0.P1_out[5]
LED[6] <= t8052:u0.P1_out[6]
LED[7] <= t8052:u0.P1_out[7]
DIPSW[0] => InputSync:sync_dp:0:ISDIP.Input
DIPSW[1] => InputSync:sync_dp:1:ISDIP.Input
DIPSW[2] => InputSync:sync_dp:2:ISDIP.Input
DIPSW[3] => InputSync:sync_dp:3:ISDIP.Input
DIPSW[4] => InputSync:sync_dp:4:ISDIP.Input
DIPSW[5] => InputSync:sync_dp:5:ISDIP.Input
DIPSW[6] => InputSync:sync_dp:6:ISDIP.Input
DIPSW[7] => InputSync:sync_dp:7:ISDIP.Input
SWITCH2 => InputSync:ISSw2.Input
SWITCH3 => InputSync:ISSw3.Input
SWITCH4 => InputSync:ISSw4.Input
Txd232 <= t8052:u0.TXD
RxD232 => InputSync:ISRxd.Input
SCL <= comb~3
SDA <= comb~2
SevenSeg_D_o[0] <= t8052:u0.SevenSeg_D_o[0]
SevenSeg_D_o[1] <= t8052:u0.SevenSeg_D_o[1]
SevenSeg_D_o[2] <= t8052:u0.SevenSeg_D_o[2]
SevenSeg_D_o[3] <= t8052:u0.SevenSeg_D_o[3]
SevenSeg_D_o[4] <= t8052:u0.SevenSeg_D_o[4]
SevenSeg_D_o[5] <= t8052:u0.SevenSeg_D_o[5]
SevenSeg_D_o[6] <= t8052:u0.SevenSeg_D_o[6]
SevenSeg_D_o[7] <= t8052:u0.SevenSeg_D_o[7]
SevenSegEn_o[0] <= t8052:u0.SevenSegEn_o[0]
SevenSegEn_o[1] <= t8052:u0.SevenSegEn_o[1]
SevenSegEn_o[2] <= t8052:u0.SevenSegEn_o[2]
SevenSegEn_o[3] <= t8052:u0.SevenSegEn_o[3]
SevenSegEn_o[4] <= t8052:u0.SevenSegEn_o[4]
Ps2Clk_io <= t8052:u0.Ps2Clk_io
Ps2Dat_io <= t8052:u0.Ps2Dat_io
usb_dn <= comb~1
usb_dp <= comb~0
usb_conn <= t8052:u0.P3_out[7]
usb_conn_ls <= <VCC>


|T8052_Toplevel|altpll48:\use_dll:dll
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
locked <= altpll:altpll_component.locked


|T8052_Toplevel|altpll48:\use_dll:dll|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
clk[0] <= pll.CLK
clk[1] <= <UNC>
clk[2] <= <UNC>
clk[3] <= <UNC>
clk[4] <= <UNC>
clk[5] <= <UNC>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1~0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0
Clk => PS2Keyboard:PS2Kbd.clk_i
Clk => sevenseg_if:SevSeg.clk_i
Clk => T51_UART:uart.Clk
Clk => T51_TC2:tc2.Clk
Clk => T51_TC01:tc01.Clk
Clk => T51_Port:tp3.Clk
Clk => T51_Port:tp2.Clk
Clk => T51_Port:tp1.Clk
Clk => T51_Port:tp0.Clk
Clk => T51_Glue:glue51.Clk
Clk => T51:core51.Clk
Clk => xram_cyclone:Altera_ram.clock
Clk => rom_cyclone:Altera_rom.clock
Clk => mux_sel_r.CLK
Clk => RAM_Addr_r[0].CLK
Clk => RAM_Addr_r[1].CLK
Clk => RAM_Addr_r[2].CLK
Clk => RAM_Addr_r[3].CLK
Clk => RAM_Addr_r[4].CLK
Clk => RAM_Addr_r[5].CLK
Clk => RAM_Addr_r[6].CLK
Clk => RAM_Addr_r[7].CLK
Clk => RAM_Addr_r[8].CLK
Clk => RAM_Addr_r[9].CLK
Clk => RAM_Addr_r[10].CLK
Clk => RAM_Addr_r[11].CLK
Clk => RAM_Addr_r[12].CLK
Clk => RAM_Addr_r[13].CLK
Clk => RAM_Addr_r[14].CLK
Clk => RAM_Addr_r[15].CLK
Clk => IO_Addr_r[0].CLK
Clk => IO_Addr_r[1].CLK
Clk => IO_Addr_r[2].CLK
Clk => IO_Addr_r[3].CLK
Clk => IO_Addr_r[4].CLK
Clk => IO_Addr_r[5].CLK
Clk => IO_Addr_r[6].CLK
Rst_n => PS2Keyboard:PS2Kbd.clr_n_i
Rst_n => sevenseg_if:SevSeg.reset_n_i
Rst_n => T51_UART:uart.Rst_n
Rst_n => T51_TC2:tc2.Rst_n
Rst_n => T51_TC01:tc01.Rst_n
Rst_n => T51_Port:tp3.Rst_n
Rst_n => T51_Port:tp2.Rst_n
Rst_n => T51_Port:tp1.Rst_n
Rst_n => T51_Port:tp0.Rst_n
Rst_n => T51_Glue:glue51.Rst_n
Rst_n => T51:core51.Rst_n
Rst_n => mux_sel_r.ACLR
Rst_n => RAM_Addr_r[0].ACLR
Rst_n => RAM_Addr_r[1].ACLR
Rst_n => RAM_Addr_r[2].ACLR
Rst_n => RAM_Addr_r[3].ACLR
Rst_n => RAM_Addr_r[4].ACLR
Rst_n => RAM_Addr_r[5].ACLR
Rst_n => RAM_Addr_r[6].ACLR
Rst_n => RAM_Addr_r[7].ACLR
Rst_n => RAM_Addr_r[8].ACLR
Rst_n => RAM_Addr_r[9].ACLR
Rst_n => RAM_Addr_r[10].ACLR
Rst_n => RAM_Addr_r[11].ACLR
Rst_n => RAM_Addr_r[12].ACLR
Rst_n => RAM_Addr_r[13].ACLR
Rst_n => RAM_Addr_r[14].ACLR
Rst_n => RAM_Addr_r[15].ACLR
Rst_n => IO_Addr_r[0].ACLR
Rst_n => IO_Addr_r[1].ACLR
Rst_n => IO_Addr_r[2].ACLR
Rst_n => IO_Addr_r[3].ACLR
Rst_n => IO_Addr_r[4].ACLR
Rst_n => IO_Addr_r[5].ACLR
Rst_n => IO_Addr_r[6].ACLR
P0_in[0] => T51_Port:tp0.IOPort_in[0]
P0_in[1] => T51_Port:tp0.IOPort_in[1]
P0_in[2] => T51_Port:tp0.IOPort_in[2]
P0_in[3] => T51_Port:tp0.IOPort_in[3]
P0_in[4] => T51_Port:tp0.IOPort_in[4]
P0_in[5] => T51_Port:tp0.IOPort_in[5]
P0_in[6] => T51_Port:tp0.IOPort_in[6]
P0_in[7] => T51_Port:tp0.IOPort_in[7]
P1_in[0] => T51_Port:tp1.IOPort_in[0]
P1_in[1] => T51_Port:tp1.IOPort_in[1]
P1_in[2] => T51_Port:tp1.IOPort_in[2]
P1_in[3] => T51_Port:tp1.IOPort_in[3]
P1_in[4] => T51_Port:tp1.IOPort_in[4]
P1_in[5] => T51_Port:tp1.IOPort_in[5]
P1_in[6] => T51_Port:tp1.IOPort_in[6]
P1_in[7] => T51_Port:tp1.IOPort_in[7]
P2_in[0] => T51_Port:tp2.IOPort_in[0]
P2_in[1] => T51_Port:tp2.IOPort_in[1]
P2_in[2] => T51_Port:tp2.IOPort_in[2]
P2_in[3] => T51_Port:tp2.IOPort_in[3]
P2_in[4] => T51_Port:tp2.IOPort_in[4]
P2_in[5] => T51_Port:tp2.IOPort_in[5]
P2_in[6] => T51_Port:tp2.IOPort_in[6]
P2_in[7] => T51_Port:tp2.IOPort_in[7]
P3_in[0] => T51_Port:tp3.IOPort_in[0]
P3_in[1] => T51_Port:tp3.IOPort_in[1]
P3_in[2] => T51_Port:tp3.IOPort_in[2]
P3_in[3] => T51_Port:tp3.IOPort_in[3]
P3_in[4] => T51_Port:tp3.IOPort_in[4]
P3_in[5] => T51_Port:tp3.IOPort_in[5]
P3_in[6] => T51_Port:tp3.IOPort_in[6]
P3_in[7] => T51_Port:tp3.IOPort_in[7]
P0_out[0] <= T51_Port:tp0.IOPort_out[0]
P0_out[1] <= T51_Port:tp0.IOPort_out[1]
P0_out[2] <= T51_Port:tp0.IOPort_out[2]
P0_out[3] <= T51_Port:tp0.IOPort_out[3]
P0_out[4] <= T51_Port:tp0.IOPort_out[4]
P0_out[5] <= T51_Port:tp0.IOPort_out[5]
P0_out[6] <= T51_Port:tp0.IOPort_out[6]
P0_out[7] <= T51_Port:tp0.IOPort_out[7]
P1_out[0] <= T51_Port:tp1.IOPort_out[0]
P1_out[1] <= T51_Port:tp1.IOPort_out[1]
P1_out[2] <= T51_Port:tp1.IOPort_out[2]
P1_out[3] <= T51_Port:tp1.IOPort_out[3]
P1_out[4] <= T51_Port:tp1.IOPort_out[4]
P1_out[5] <= T51_Port:tp1.IOPort_out[5]
P1_out[6] <= T51_Port:tp1.IOPort_out[6]
P1_out[7] <= T51_Port:tp1.IOPort_out[7]
P2_out[0] <= T51_Port:tp2.IOPort_out[0]
P2_out[1] <= T51_Port:tp2.IOPort_out[1]
P2_out[2] <= T51_Port:tp2.IOPort_out[2]
P2_out[3] <= T51_Port:tp2.IOPort_out[3]
P2_out[4] <= T51_Port:tp2.IOPort_out[4]
P2_out[5] <= T51_Port:tp2.IOPort_out[5]
P2_out[6] <= T51_Port:tp2.IOPort_out[6]
P2_out[7] <= T51_Port:tp2.IOPort_out[7]
P3_out[0] <= T51_Port:tp3.IOPort_out[0]
P3_out[1] <= T51_Port:tp3.IOPort_out[1]
P3_out[2] <= T51_Port:tp3.IOPort_out[2]
P3_out[3] <= T51_Port:tp3.IOPort_out[3]
P3_out[4] <= T51_Port:tp3.IOPort_out[4]
P3_out[5] <= T51_Port:tp3.IOPort_out[5]
P3_out[6] <= T51_Port:tp3.IOPort_out[6]
P3_out[7] <= T51_Port:tp3.IOPort_out[7]
INT0 => T51_TC01:tc01.INT0
INT1 => T51_TC01:tc01.INT1
INT1 => T51_Glue:glue51.INT1
T0 => T51_TC01:tc01.T0
T1 => T51_TC01:tc01.T1
T2 => T51_TC2:tc2.T2
T2EX => T51_TC2:tc2.T2EX
RXD => T51_UART:uart.RXD
RXD_IsO <= T51_UART:uart.RXD_IsO
RXD_O <= T51_UART:uart.RXD_O
TXD <= T51_UART:uart.TXD
SevenSeg_D_o[0] <= sevenseg_if:SevSeg.SevenSeg_D_o[0]
SevenSeg_D_o[1] <= sevenseg_if:SevSeg.SevenSeg_D_o[1]
SevenSeg_D_o[2] <= sevenseg_if:SevSeg.SevenSeg_D_o[2]
SevenSeg_D_o[3] <= sevenseg_if:SevSeg.SevenSeg_D_o[3]
SevenSeg_D_o[4] <= sevenseg_if:SevSeg.SevenSeg_D_o[4]
SevenSeg_D_o[5] <= sevenseg_if:SevSeg.SevenSeg_D_o[5]
SevenSeg_D_o[6] <= sevenseg_if:SevSeg.SevenSeg_D_o[6]
SevenSeg_D_o[7] <= sevenseg_if:SevSeg.SevenSeg_D_o[7]
SevenSegEn_o[0] <= sevenseg_if:SevSeg.SevenSegEn_o[0]
SevenSegEn_o[1] <= sevenseg_if:SevSeg.SevenSegEn_o[1]
SevenSegEn_o[2] <= sevenseg_if:SevSeg.SevenSegEn_o[2]
SevenSegEn_o[3] <= sevenseg_if:SevSeg.SevenSegEn_o[3]
SevenSegEn_o[4] <= sevenseg_if:SevSeg.SevenSegEn_o[4]
Ps2Clk_io <= PS2Keyboard:PS2Kbd.Ps2Clk_io
Ps2Dat_io <= PS2Keyboard:PS2Kbd.Ps2Dat_io
XRAM_WE_O <= T51:core51.RAM_Wr
XRAM_STB_O <= XRAM_STB_O~0.DB_MAX_OUTPUT_PORT_TYPE
XRAM_CYC_O <= XRAM_CYC_O~0.DB_MAX_OUTPUT_PORT_TYPE
XRAM_ACK_I => Ready~0.IN0
XRAM_DAT_O[0] <= T51:core51.RAM_WData[0]
XRAM_DAT_O[1] <= T51:core51.RAM_WData[1]
XRAM_DAT_O[2] <= T51:core51.RAM_WData[2]
XRAM_DAT_O[3] <= T51:core51.RAM_WData[3]
XRAM_DAT_O[4] <= T51:core51.RAM_WData[4]
XRAM_DAT_O[5] <= T51:core51.RAM_WData[5]
XRAM_DAT_O[6] <= T51:core51.RAM_WData[6]
XRAM_DAT_O[7] <= T51:core51.RAM_WData[7]
XRAM_ADR_O[0] <= RAM_Addr_r[0].DB_MAX_OUTPUT_PORT_TYPE
XRAM_ADR_O[1] <= RAM_Addr_r[1].DB_MAX_OUTPUT_PORT_TYPE
XRAM_ADR_O[2] <= RAM_Addr_r[2].DB_MAX_OUTPUT_PORT_TYPE
XRAM_ADR_O[3] <= RAM_Addr_r[3].DB_MAX_OUTPUT_PORT_TYPE
XRAM_ADR_O[4] <= RAM_Addr_r[4].DB_MAX_OUTPUT_PORT_TYPE
XRAM_ADR_O[5] <= RAM_Addr_r[5].DB_MAX_OUTPUT_PORT_TYPE
XRAM_ADR_O[6] <= RAM_Addr_r[6].DB_MAX_OUTPUT_PORT_TYPE
XRAM_ADR_O[7] <= RAM_Addr_r[7].DB_MAX_OUTPUT_PORT_TYPE
XRAM_ADR_O[8] <= RAM_Addr_r[8].DB_MAX_OUTPUT_PORT_TYPE
XRAM_ADR_O[9] <= RAM_Addr_r[9].DB_MAX_OUTPUT_PORT_TYPE
XRAM_ADR_O[10] <= RAM_Addr_r[10].DB_MAX_OUTPUT_PORT_TYPE
XRAM_ADR_O[11] <= RAM_Addr_r[11].DB_MAX_OUTPUT_PORT_TYPE
XRAM_ADR_O[12] <= RAM_Addr_r[12].DB_MAX_OUTPUT_PORT_TYPE
XRAM_ADR_O[13] <= RAM_Addr_r[13].DB_MAX_OUTPUT_PORT_TYPE
XRAM_ADR_O[14] <= RAM_Addr_r[14].DB_MAX_OUTPUT_PORT_TYPE
XRAM_ADR_O[15] <= RAM_Addr_r[15].DB_MAX_OUTPUT_PORT_TYPE
XRAM_DAT_I[0] => RAM_RData[0].DATAA
XRAM_DAT_I[1] => RAM_RData[1].DATAA
XRAM_DAT_I[2] => RAM_RData[2].DATAA
XRAM_DAT_I[3] => RAM_RData[3].DATAA
XRAM_DAT_I[4] => RAM_RData[4].DATAA
XRAM_DAT_I[5] => RAM_RData[5].DATAA
XRAM_DAT_I[6] => RAM_RData[6].DATAA
XRAM_DAT_I[7] => RAM_RData[7].DATAA


|T8052_Toplevel|T8052:u0|rom_cyclone:Altera_rom
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|T8052_Toplevel|T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component
wren_a => altsyncram_ngk1:auto_generated.wren_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ngk1:auto_generated.data_a[0]
data_a[1] => altsyncram_ngk1:auto_generated.data_a[1]
data_a[2] => altsyncram_ngk1:auto_generated.data_a[2]
data_a[3] => altsyncram_ngk1:auto_generated.data_a[3]
data_a[4] => altsyncram_ngk1:auto_generated.data_a[4]
data_a[5] => altsyncram_ngk1:auto_generated.data_a[5]
data_a[6] => altsyncram_ngk1:auto_generated.data_a[6]
data_a[7] => altsyncram_ngk1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ngk1:auto_generated.address_a[0]
address_a[1] => altsyncram_ngk1:auto_generated.address_a[1]
address_a[2] => altsyncram_ngk1:auto_generated.address_a[2]
address_a[3] => altsyncram_ngk1:auto_generated.address_a[3]
address_a[4] => altsyncram_ngk1:auto_generated.address_a[4]
address_a[5] => altsyncram_ngk1:auto_generated.address_a[5]
address_a[6] => altsyncram_ngk1:auto_generated.address_a[6]
address_a[7] => altsyncram_ngk1:auto_generated.address_a[7]
address_a[8] => altsyncram_ngk1:auto_generated.address_a[8]
address_a[9] => altsyncram_ngk1:auto_generated.address_a[9]
address_a[10] => altsyncram_ngk1:auto_generated.address_a[10]
address_a[11] => altsyncram_ngk1:auto_generated.address_a[11]
address_a[12] => altsyncram_ngk1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ngk1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ngk1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ngk1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ngk1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ngk1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ngk1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ngk1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ngk1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ngk1:auto_generated.q_a[7]
q_b[0] <= <GND>


|T8052_Toplevel|T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_ngk1:auto_generated
address_a[0] => altsyncram_unn2:altsyncram1.address_a[0]
address_a[1] => altsyncram_unn2:altsyncram1.address_a[1]
address_a[2] => altsyncram_unn2:altsyncram1.address_a[2]
address_a[3] => altsyncram_unn2:altsyncram1.address_a[3]
address_a[4] => altsyncram_unn2:altsyncram1.address_a[4]
address_a[5] => altsyncram_unn2:altsyncram1.address_a[5]
address_a[6] => altsyncram_unn2:altsyncram1.address_a[6]
address_a[7] => altsyncram_unn2:altsyncram1.address_a[7]
address_a[8] => altsyncram_unn2:altsyncram1.address_a[8]
address_a[9] => altsyncram_unn2:altsyncram1.address_a[9]
address_a[10] => altsyncram_unn2:altsyncram1.address_a[10]
address_a[11] => altsyncram_unn2:altsyncram1.address_a[11]
address_a[12] => altsyncram_unn2:altsyncram1.address_a[12]
clock0 => altsyncram_unn2:altsyncram1.clock0
data_a[0] => altsyncram_unn2:altsyncram1.data_a[0]
data_a[1] => altsyncram_unn2:altsyncram1.data_a[1]
data_a[2] => altsyncram_unn2:altsyncram1.data_a[2]
data_a[3] => altsyncram_unn2:altsyncram1.data_a[3]
data_a[4] => altsyncram_unn2:altsyncram1.data_a[4]
data_a[5] => altsyncram_unn2:altsyncram1.data_a[5]
data_a[6] => altsyncram_unn2:altsyncram1.data_a[6]
data_a[7] => altsyncram_unn2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_unn2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_unn2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_unn2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_unn2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_unn2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_unn2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_unn2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_unn2:altsyncram1.q_a[7]
wren_a => altsyncram_unn2:altsyncram1.wren_a


|T8052_Toplevel|T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_ngk1:auto_generated|altsyncram_unn2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[11] => ram_block3a8.PORTAADDR11
address_a[11] => ram_block3a9.PORTAADDR11
address_a[11] => ram_block3a10.PORTAADDR11
address_a[11] => ram_block3a11.PORTAADDR11
address_a[11] => ram_block3a12.PORTAADDR11
address_a[11] => ram_block3a13.PORTAADDR11
address_a[11] => ram_block3a14.PORTAADDR11
address_a[11] => ram_block3a15.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_fga:decode4.data[0]
address_a[12] => decode_fga:decode_a.data[0]
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[11] => ram_block3a8.PORTBADDR11
address_b[11] => ram_block3a9.PORTBADDR11
address_b[11] => ram_block3a10.PORTBADDR11
address_b[11] => ram_block3a11.PORTBADDR11
address_b[11] => ram_block3a12.PORTBADDR11
address_b[11] => ram_block3a13.PORTBADDR11
address_b[11] => ram_block3a14.PORTBADDR11
address_b[11] => ram_block3a15.PORTBADDR11
address_b[12] => address_reg_b[0].DATAIN
address_b[12] => decode_fga:decode5.data[0]
address_b[12] => decode_fga:decode_b.data[0]
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => address_reg_a[0].CLK
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => address_reg_b[0].CLK
data_a[0] => ram_block3a0.PORTADATAIN
data_a[0] => ram_block3a8.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[1] => ram_block3a9.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[2] => ram_block3a10.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[3] => ram_block3a11.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[4] => ram_block3a12.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[5] => ram_block3a13.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[6] => ram_block3a14.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[7] => ram_block3a15.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[0] => ram_block3a8.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[1] => ram_block3a9.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[2] => ram_block3a10.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[3] => ram_block3a11.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[4] => ram_block3a12.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[5] => ram_block3a13.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[6] => ram_block3a14.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[7] => ram_block3a15.PORTBDATAIN
q_a[0] <= mux_vab:mux6.result[0]
q_a[1] <= mux_vab:mux6.result[1]
q_a[2] <= mux_vab:mux6.result[2]
q_a[3] <= mux_vab:mux6.result[3]
q_a[4] <= mux_vab:mux6.result[4]
q_a[5] <= mux_vab:mux6.result[5]
q_a[6] <= mux_vab:mux6.result[6]
q_a[7] <= mux_vab:mux6.result[7]
q_b[0] <= mux_vab:mux7.result[0]
q_b[1] <= mux_vab:mux7.result[1]
q_b[2] <= mux_vab:mux7.result[2]
q_b[3] <= mux_vab:mux7.result[3]
q_b[4] <= mux_vab:mux7.result[4]
q_b[5] <= mux_vab:mux7.result[5]
q_b[6] <= mux_vab:mux7.result[6]
q_b[7] <= mux_vab:mux7.result[7]
wren_a => decode_fga:decode4.enable
wren_b => decode_fga:decode5.enable


|T8052_Toplevel|T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_ngk1:auto_generated|altsyncram_unn2:altsyncram1|decode_fga:decode4
data[0] => eq_node[1].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_ngk1:auto_generated|altsyncram_unn2:altsyncram1|decode_fga:decode5
data[0] => eq_node[1].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_ngk1:auto_generated|altsyncram_unn2:altsyncram1|decode_fga:decode_a
data[0] => eq_node[1].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_ngk1:auto_generated|altsyncram_unn2:altsyncram1|decode_fga:decode_b
data[0] => eq_node[1].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_ngk1:auto_generated|altsyncram_unn2:altsyncram1|mux_vab:mux6
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_ngk1:auto_generated|altsyncram_unn2:altsyncram1|mux_vab:mux7
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_ngk1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
address[12] <= ram_rom_addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write~0.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg~15.DATAB
data_read[1] => ram_rom_data_reg~14.DATAB
data_read[2] => ram_rom_data_reg~13.DATAB
data_read[3] => ram_rom_data_reg~12.DATAB
data_read[4] => ram_rom_data_reg~11.DATAB
data_read[5] => ram_rom_data_reg~10.DATAB
data_read[6] => ram_rom_data_reg~9.DATAB
data_read[7] => ram_rom_data_reg~8.DATAB
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_shift_cntr_reg[3].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_data_reg[4].CLK
raw_tck => ram_rom_data_reg[5].CLK
raw_tck => ram_rom_data_reg[6].CLK
raw_tck => ram_rom_data_reg[7].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => ram_rom_addr_reg[8].CLK
raw_tck => ram_rom_addr_reg[9].CLK
raw_tck => ram_rom_addr_reg[10].CLK
raw_tck => ram_rom_addr_reg[11].CLK
raw_tck => ram_rom_addr_reg[12].CLK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg~13.DATAB
tdi => ram_rom_data_reg~0.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN1
usr1 => name_gen~0.IN1
jtag_state_cdr => name_gen~1.IN1
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen~1.IN0
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN0
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clrn => bypass_reg_out.ACLR
clrn => is_in_use_reg.ACLR
ena => dr_scan.IN0
ena => name_gen~0.IN0
ena => bypass_reg_out.ENA
ir_in[0] => process4~0.IN0
ir_in[0] => tdo~1.OUTPUTSELECT
ir_in[0] => is_in_use_reg~1.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[0] => ram_rom_addr_reg[8].ACLR
ir_in[0] => ram_rom_addr_reg[9].ACLR
ir_in[0] => ram_rom_addr_reg[10].ACLR
ir_in[0] => ram_rom_addr_reg[11].ACLR
ir_in[0] => ram_rom_addr_reg[12].ACLR
ir_in[1] => process1~0.IN0
ir_in[1] => process1~2.IN0
ir_in[1] => ram_rom_incr_addr~0.IN0
ir_in[2] => process1~2.IN1
ir_in[2] => ram_rom_incr_addr~1.IN0
ir_in[2] => enable_write~0.IN1
ir_in[3] => process0~0.IN0
ir_in[3] => process1~1.IN0
ir_in[3] => process4~1.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[3].ACLR
ir_in[4] => process4~0.IN1
ir_in[4] => is_in_use_reg~0.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
irq <= <GND>
tdo <= tdo~1.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_ngk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter~5.OUTPUTSELECT
SHIFT => word_counter~6.OUTPUTSELECT
SHIFT => word_counter~7.OUTPUTSELECT
SHIFT => word_counter~8.OUTPUTSELECT
SHIFT => word_counter~9.OUTPUTSELECT
SHIFT => WORD_SR~0.OUTPUTSELECT
SHIFT => WORD_SR~1.OUTPUTSELECT
SHIFT => WORD_SR~2.OUTPUTSELECT
SHIFT => WORD_SR~3.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter~10.OUTPUTSELECT
ENA => word_counter~11.OUTPUTSELECT
ENA => word_counter~12.OUTPUTSELECT
ENA => word_counter~13.OUTPUTSELECT
ENA => word_counter~14.OUTPUTSELECT
ENA => WORD_SR~4.OUTPUTSELECT
ENA => WORD_SR~5.OUTPUTSELECT
ENA => WORD_SR~6.OUTPUTSELECT
ENA => WORD_SR~7.OUTPUTSELECT
TDI => WORD_SR~0.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|xram_cyclone:Altera_ram
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|T8052_Toplevel|T8052:u0|xram_cyclone:Altera_ram|altsyncram:altsyncram_component
wren_a => altsyncram_ulh1:auto_generated.wren_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ulh1:auto_generated.data_a[0]
data_a[1] => altsyncram_ulh1:auto_generated.data_a[1]
data_a[2] => altsyncram_ulh1:auto_generated.data_a[2]
data_a[3] => altsyncram_ulh1:auto_generated.data_a[3]
data_a[4] => altsyncram_ulh1:auto_generated.data_a[4]
data_a[5] => altsyncram_ulh1:auto_generated.data_a[5]
data_a[6] => altsyncram_ulh1:auto_generated.data_a[6]
data_a[7] => altsyncram_ulh1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ulh1:auto_generated.address_a[0]
address_a[1] => altsyncram_ulh1:auto_generated.address_a[1]
address_a[2] => altsyncram_ulh1:auto_generated.address_a[2]
address_a[3] => altsyncram_ulh1:auto_generated.address_a[3]
address_a[4] => altsyncram_ulh1:auto_generated.address_a[4]
address_a[5] => altsyncram_ulh1:auto_generated.address_a[5]
address_a[6] => altsyncram_ulh1:auto_generated.address_a[6]
address_a[7] => altsyncram_ulh1:auto_generated.address_a[7]
address_a[8] => altsyncram_ulh1:auto_generated.address_a[8]
address_a[9] => altsyncram_ulh1:auto_generated.address_a[9]
address_a[10] => altsyncram_ulh1:auto_generated.address_a[10]
address_a[11] => altsyncram_ulh1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ulh1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ulh1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ulh1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ulh1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ulh1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ulh1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ulh1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ulh1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ulh1:auto_generated.q_a[7]
q_b[0] <= <GND>


|T8052_Toplevel|T8052:u0|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated
address_a[0] => altsyncram_ppk2:altsyncram1.address_a[0]
address_a[1] => altsyncram_ppk2:altsyncram1.address_a[1]
address_a[2] => altsyncram_ppk2:altsyncram1.address_a[2]
address_a[3] => altsyncram_ppk2:altsyncram1.address_a[3]
address_a[4] => altsyncram_ppk2:altsyncram1.address_a[4]
address_a[5] => altsyncram_ppk2:altsyncram1.address_a[5]
address_a[6] => altsyncram_ppk2:altsyncram1.address_a[6]
address_a[7] => altsyncram_ppk2:altsyncram1.address_a[7]
address_a[8] => altsyncram_ppk2:altsyncram1.address_a[8]
address_a[9] => altsyncram_ppk2:altsyncram1.address_a[9]
address_a[10] => altsyncram_ppk2:altsyncram1.address_a[10]
address_a[11] => altsyncram_ppk2:altsyncram1.address_a[11]
clock0 => altsyncram_ppk2:altsyncram1.clock0
data_a[0] => altsyncram_ppk2:altsyncram1.data_a[0]
data_a[1] => altsyncram_ppk2:altsyncram1.data_a[1]
data_a[2] => altsyncram_ppk2:altsyncram1.data_a[2]
data_a[3] => altsyncram_ppk2:altsyncram1.data_a[3]
data_a[4] => altsyncram_ppk2:altsyncram1.data_a[4]
data_a[5] => altsyncram_ppk2:altsyncram1.data_a[5]
data_a[6] => altsyncram_ppk2:altsyncram1.data_a[6]
data_a[7] => altsyncram_ppk2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_ppk2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_ppk2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_ppk2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_ppk2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_ppk2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_ppk2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_ppk2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_ppk2:altsyncram1.q_a[7]
wren_a => altsyncram_ppk2:altsyncram1.wren_a


|T8052_Toplevel|T8052:u0|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|altsyncram_ppk2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBRE
wren_b => ram_block3a1.PORTBRE
wren_b => ram_block3a2.PORTBRE
wren_b => ram_block3a3.PORTBRE
wren_b => ram_block3a4.PORTBRE
wren_b => ram_block3a5.PORTBRE
wren_b => ram_block3a6.PORTBRE
wren_b => ram_block3a7.PORTBRE


|T8052_Toplevel|T8052:u0|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write~0.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg~15.DATAB
data_read[1] => ram_rom_data_reg~14.DATAB
data_read[2] => ram_rom_data_reg~13.DATAB
data_read[3] => ram_rom_data_reg~12.DATAB
data_read[4] => ram_rom_data_reg~11.DATAB
data_read[5] => ram_rom_data_reg~10.DATAB
data_read[6] => ram_rom_data_reg~9.DATAB
data_read[7] => ram_rom_data_reg~8.DATAB
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_shift_cntr_reg[3].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_data_reg[4].CLK
raw_tck => ram_rom_data_reg[5].CLK
raw_tck => ram_rom_data_reg[6].CLK
raw_tck => ram_rom_data_reg[7].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => ram_rom_addr_reg[8].CLK
raw_tck => ram_rom_addr_reg[9].CLK
raw_tck => ram_rom_addr_reg[10].CLK
raw_tck => ram_rom_addr_reg[11].CLK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg~12.DATAB
tdi => ram_rom_data_reg~0.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN1
usr1 => name_gen~0.IN1
jtag_state_cdr => name_gen~1.IN1
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen~1.IN0
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN0
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clrn => bypass_reg_out.ACLR
clrn => is_in_use_reg.ACLR
ena => dr_scan.IN0
ena => name_gen~0.IN0
ena => bypass_reg_out.ENA
ir_in[0] => process4~0.IN0
ir_in[0] => tdo~1.OUTPUTSELECT
ir_in[0] => is_in_use_reg~1.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[0] => ram_rom_addr_reg[8].ACLR
ir_in[0] => ram_rom_addr_reg[9].ACLR
ir_in[0] => ram_rom_addr_reg[10].ACLR
ir_in[0] => ram_rom_addr_reg[11].ACLR
ir_in[1] => process1~0.IN0
ir_in[1] => process1~2.IN0
ir_in[1] => ram_rom_incr_addr~0.IN0
ir_in[2] => process1~2.IN1
ir_in[2] => ram_rom_incr_addr~1.IN0
ir_in[2] => enable_write~0.IN1
ir_in[3] => process0~0.IN0
ir_in[3] => process1~1.IN0
ir_in[3] => process4~1.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[3].ACLR
ir_in[4] => process4~0.IN1
ir_in[4] => is_in_use_reg~0.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
irq <= <GND>
tdo <= tdo~1.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter~5.OUTPUTSELECT
SHIFT => word_counter~6.OUTPUTSELECT
SHIFT => word_counter~7.OUTPUTSELECT
SHIFT => word_counter~8.OUTPUTSELECT
SHIFT => word_counter~9.OUTPUTSELECT
SHIFT => WORD_SR~0.OUTPUTSELECT
SHIFT => WORD_SR~1.OUTPUTSELECT
SHIFT => WORD_SR~2.OUTPUTSELECT
SHIFT => WORD_SR~3.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter~10.OUTPUTSELECT
ENA => word_counter~11.OUTPUTSELECT
ENA => word_counter~12.OUTPUTSELECT
ENA => word_counter~13.OUTPUTSELECT
ENA => word_counter~14.OUTPUTSELECT
ENA => WORD_SR~4.OUTPUTSELECT
ENA => WORD_SR~5.OUTPUTSELECT
ENA => WORD_SR~6.OUTPUTSELECT
ENA => WORD_SR~7.OUTPUTSELECT
TDI => WORD_SR~0.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|T51:core51
Clk => T51_RAM_Altera:Altera_MODEL:ram.Clk
Clk => T51_ALU:alu.Clk
Clk => SFR_RData_r[0].CLK
Clk => SFR_RData_r[1].CLK
Clk => SFR_RData_r[2].CLK
Clk => SFR_RData_r[3].CLK
Clk => SFR_RData_r[4].CLK
Clk => SFR_RData_r[5].CLK
Clk => SFR_RData_r[6].CLK
Clk => SFR_RData_r[7].CLK
Clk => PCC[0].CLK
Clk => PCC[1].CLK
Clk => PCC[2].CLK
Clk => PCC[3].CLK
Clk => PCC[4].CLK
Clk => PCC[5].CLK
Clk => PCC[6].CLK
Clk => PCC[7].CLK
Clk => PCC[8].CLK
Clk => PCC[9].CLK
Clk => PCC[10].CLK
Clk => PCC[11].CLK
Clk => PCC[12].CLK
Clk => PCC[13].CLK
Clk => PCC[14].CLK
Clk => PCC[15].CLK
Clk => Old_Mem_B[0].CLK
Clk => Old_Mem_B[1].CLK
Clk => Old_Mem_B[2].CLK
Clk => Old_Mem_B[3].CLK
Clk => Old_Mem_B[4].CLK
Clk => Old_Mem_B[5].CLK
Clk => Old_Mem_B[6].CLK
Clk => Old_Mem_B[7].CLK
Clk => PCPaused[0].CLK
Clk => PCPaused[1].CLK
Clk => PCPaused[2].CLK
Clk => PCPaused[3].CLK
Clk => RET_r.CLK
Clk => FCycle[0].CLK
Clk => FCycle[1].CLK
Clk => OPC[0].CLK
Clk => OPC[1].CLK
Clk => OPC[2].CLK
Clk => OPC[3].CLK
Clk => OPC[4].CLK
Clk => OPC[5].CLK
Clk => OPC[6].CLK
Clk => OPC[7].CLK
Clk => OPC[8].CLK
Clk => OPC[9].CLK
Clk => OPC[10].CLK
Clk => OPC[11].CLK
Clk => OPC[12].CLK
Clk => OPC[13].CLK
Clk => OPC[14].CLK
Clk => OPC[15].CLK
Clk => PC[0].CLK
Clk => PC[1].CLK
Clk => PC[2].CLK
Clk => PC[3].CLK
Clk => PC[4].CLK
Clk => PC[5].CLK
Clk => PC[6].CLK
Clk => PC[7].CLK
Clk => PC[8].CLK
Clk => PC[9].CLK
Clk => PC[10].CLK
Clk => PC[11].CLK
Clk => PC[12].CLK
Clk => PC[13].CLK
Clk => PC[14].CLK
Clk => PC[15].CLK
Clk => ICall.CLK
Clk => IP[0].CLK
Clk => IP[1].CLK
Clk => IP[2].CLK
Clk => IP[3].CLK
Clk => IP[4].CLK
Clk => IP[5].CLK
Clk => IP[6].CLK
Clk => IP[7].CLK
Clk => IPending.CLK
Clk => Int_Trig_r[0].CLK
Clk => Int_Trig_r[1].CLK
Clk => Int_Trig_r[2].CLK
Clk => Int_Trig_r[3].CLK
Clk => Int_Trig_r[4].CLK
Clk => Int_Trig_r[5].CLK
Clk => Int_Trig_r[6].CLK
Clk => Int_Acc[0]~reg0.CLK
Clk => Int_Acc[1]~reg0.CLK
Clk => Int_Acc[2]~reg0.CLK
Clk => Int_Acc[3]~reg0.CLK
Clk => Int_Acc[4]~reg0.CLK
Clk => Int_Acc[5]~reg0.CLK
Clk => Int_Acc[6]~reg0.CLK
Clk => HPInt.CLK
Clk => LPInt.CLK
Clk => ramc_r.CLK
Clk => RAM_Wr_i.CLK
Clk => RAM_Rd_i.CLK
Clk => INC_DPTR.CLK
Clk => DPH0[0].CLK
Clk => DPH0[1].CLK
Clk => DPH0[2].CLK
Clk => DPH0[3].CLK
Clk => DPH0[4].CLK
Clk => DPH0[5].CLK
Clk => DPH0[6].CLK
Clk => DPH0[7].CLK
Clk => DPL0[0].CLK
Clk => DPL0[1].CLK
Clk => DPL0[2].CLK
Clk => DPL0[3].CLK
Clk => DPL0[4].CLK
Clk => DPL0[5].CLK
Clk => DPL0[6].CLK
Clk => DPL0[7].CLK
Clk => P2R[0].CLK
Clk => P2R[1].CLK
Clk => P2R[2].CLK
Clk => P2R[3].CLK
Clk => P2R[4].CLK
Clk => P2R[5].CLK
Clk => P2R[6].CLK
Clk => P2R[7].CLK
Clk => rd_flag_r.CLK
Clk => SP[0].CLK
Clk => SP[1].CLK
Clk => SP[2].CLK
Clk => SP[3].CLK
Clk => SP[4].CLK
Clk => SP[5].CLK
Clk => SP[6].CLK
Clk => SP[7].CLK
Clk => B_Wr.CLK
Clk => ACC_Wr.CLK
Clk => B[0].CLK
Clk => B[1].CLK
Clk => B[2].CLK
Clk => B[3].CLK
Clk => B[4].CLK
Clk => B[5].CLK
Clk => B[6].CLK
Clk => B[7].CLK
Clk => ACC[0].CLK
Clk => ACC[1].CLK
Clk => ACC[2].CLK
Clk => ACC[3].CLK
Clk => ACC[4].CLK
Clk => ACC[5].CLK
Clk => ACC[6].CLK
Clk => ACC[7].CLK
Clk => PSW[1].CLK
Clk => PSW[2].CLK
Clk => PSW[3].CLK
Clk => PSW[4].CLK
Clk => PSW[5].CLK
Clk => PSW[6].CLK
Clk => PSW[7].CLK
Clk => Bit_Pattern[0].CLK
Clk => Bit_Pattern[1].CLK
Clk => Bit_Pattern[2].CLK
Clk => Bit_Pattern[3].CLK
Clk => Bit_Pattern[4].CLK
Clk => Bit_Pattern[5].CLK
Clk => Bit_Pattern[6].CLK
Clk => Bit_Pattern[7].CLK
Clk => Inst2[0].CLK
Clk => Inst2[1].CLK
Clk => Inst2[2].CLK
Clk => Inst2[3].CLK
Clk => Inst2[4].CLK
Clk => Inst2[5].CLK
Clk => Inst2[6].CLK
Clk => Inst2[7].CLK
Clk => Inst1[0].CLK
Clk => Inst1[1].CLK
Clk => Inst1[2].CLK
Clk => Inst1[3].CLK
Clk => Inst1[4].CLK
Clk => Inst1[5].CLK
Clk => Inst1[6].CLK
Clk => Inst1[7].CLK
Clk => Inst[0].CLK
Clk => Inst[1].CLK
Clk => Inst[2].CLK
Clk => Inst[3].CLK
Clk => Inst[4].CLK
Clk => Inst[5].CLK
Clk => Inst[6].CLK
Clk => Inst[7].CLK
Clk => Rst_r_n.CLK
Clk => Mem_Wr.CLK
Clk => SFR_Wr_i.CLK
Clk => RMux_PCH.CLK
Clk => RMux_PCL.CLK
Clk => BMux_Inst2.CLK
Clk => AMux_SFR.CLK
Rst_n => T51_RAM_Altera:Altera_MODEL:ram.Rst_n
Rst_n => Int_Trig_r[0].ACLR
Rst_n => IPending.ACLR
Rst_n => IP[7].ACLR
Rst_n => IP[6].ACLR
Rst_n => IP[5].ACLR
Rst_n => IP[4].ACLR
Rst_n => IP[3].ACLR
Rst_n => IP[2].ACLR
Rst_n => IP[1].ACLR
Rst_n => IP[0].ACLR
Rst_n => ICall.ACLR
Rst_n => PSW[7].ACLR
Rst_n => PSW[6].ACLR
Rst_n => PSW[5].ACLR
Rst_n => PSW[4].ACLR
Rst_n => PSW[3].ACLR
Rst_n => PSW[2].ACLR
Rst_n => PSW[1].ACLR
Rst_n => ACC[7].ACLR
Rst_n => ACC[6].ACLR
Rst_n => ACC[5].ACLR
Rst_n => ACC[4].ACLR
Rst_n => ACC[3].ACLR
Rst_n => ACC[2].ACLR
Rst_n => ACC[1].ACLR
Rst_n => ACC[0].ACLR
Rst_n => B[7].ACLR
Rst_n => B[6].ACLR
Rst_n => ramc_r.ACLR
Rst_n => RAM_Wr_i.ACLR
Rst_n => RAM_Rd_i.ACLR
Rst_n => INC_DPTR.ACLR
Rst_n => DPH0[0].ACLR
Rst_n => DPH0[1].ACLR
Rst_n => DPH0[2].ACLR
Rst_n => DPH0[3].ACLR
Rst_n => DPH0[4].ACLR
Rst_n => DPH0[5].ACLR
Rst_n => DPH0[6].ACLR
Rst_n => DPH0[7].ACLR
Rst_n => DPL0[0].ACLR
Rst_n => DPL0[1].ACLR
Rst_n => DPL0[2].ACLR
Rst_n => DPL0[3].ACLR
Rst_n => DPL0[4].ACLR
Rst_n => DPL0[5].ACLR
Rst_n => DPL0[6].ACLR
Rst_n => DPL0[7].ACLR
Rst_n => P2R[0].PRESET
Rst_n => B[5].ACLR
Rst_n => P2R[1].PRESET
Rst_n => B[4].ACLR
Rst_n => P2R[2].PRESET
Rst_n => B[3].ACLR
Rst_n => P2R[3].PRESET
Rst_n => B[2].ACLR
Rst_n => P2R[4].PRESET
Rst_n => B[1].ACLR
Rst_n => P2R[5].PRESET
Rst_n => B[0].ACLR
Rst_n => P2R[6].PRESET
Rst_n => ACC_Wr.ACLR
Rst_n => P2R[7].PRESET
Rst_n => B_Wr.ACLR
Rst_n => Int_Trig_r[1].ACLR
Rst_n => Int_Trig_r[2].ACLR
Rst_n => Int_Trig_r[3].ACLR
Rst_n => Int_Trig_r[4].ACLR
Rst_n => Int_Trig_r[5].ACLR
Rst_n => Int_Trig_r[6].ACLR
Rst_n => Int_Acc[0]~reg0.ACLR
Rst_n => Int_Acc[1]~reg0.ACLR
Rst_n => Int_Acc[2]~reg0.ACLR
Rst_n => Int_Acc[3]~reg0.ACLR
Rst_n => Int_Acc[4]~reg0.ACLR
Rst_n => Int_Acc[5]~reg0.ACLR
Rst_n => Int_Acc[6]~reg0.ACLR
Rst_n => HPInt.ACLR
Rst_n => LPInt.ACLR
Rst_n => PCPaused[0].ACLR
Rst_n => PCPaused[1].ACLR
Rst_n => PCPaused[2].ACLR
Rst_n => PCPaused[3].ACLR
Rst_n => RET_r.ACLR
Rst_n => FCycle[0].PRESET
Rst_n => FCycle[1].ACLR
Rst_n => OPC[0].ACLR
Rst_n => OPC[1].ACLR
Rst_n => OPC[2].ACLR
Rst_n => OPC[3].ACLR
Rst_n => OPC[4].ACLR
Rst_n => OPC[5].ACLR
Rst_n => OPC[6].ACLR
Rst_n => OPC[7].ACLR
Rst_n => OPC[8].ACLR
Rst_n => OPC[9].ACLR
Rst_n => OPC[10].ACLR
Rst_n => OPC[11].ACLR
Rst_n => OPC[12].ACLR
Rst_n => OPC[13].ACLR
Rst_n => OPC[14].ACLR
Rst_n => OPC[15].ACLR
Rst_n => PC[0].ACLR
Rst_n => PC[1].ACLR
Rst_n => PC[2].ACLR
Rst_n => PC[3].ACLR
Rst_n => PC[4].ACLR
Rst_n => PC[5].ACLR
Rst_n => PC[6].ACLR
Rst_n => PC[7].ACLR
Rst_n => PC[8].ACLR
Rst_n => PC[9].ACLR
Rst_n => PC[10].ACLR
Rst_n => PC[11].ACLR
Rst_n => PC[12].ACLR
Rst_n => PC[13].ACLR
Rst_n => PC[14].ACLR
Rst_n => PC[15].ACLR
Rst_n => rd_flag_r.ACLR
Rst_n => SP[0].PRESET
Rst_n => SP[1].PRESET
Rst_n => SP[2].PRESET
Rst_n => SP[3].ACLR
Rst_n => SP[4].ACLR
Rst_n => SP[5].ACLR
Rst_n => SP[6].ACLR
Rst_n => SP[7].ACLR
Rst_n => Bit_Pattern[2].ACLR
Rst_n => Bit_Pattern[1].ACLR
Rst_n => Bit_Pattern[0].ACLR
Rst_n => Bit_Pattern[3].ACLR
Rst_n => Bit_Pattern[4].ACLR
Rst_n => Bit_Pattern[5].ACLR
Rst_n => Bit_Pattern[6].ACLR
Rst_n => Bit_Pattern[7].ACLR
Rst_n => Inst2[0].ACLR
Rst_n => Inst2[1].ACLR
Rst_n => Inst2[2].ACLR
Rst_n => Inst2[3].ACLR
Rst_n => Inst2[4].ACLR
Rst_n => Inst2[5].ACLR
Rst_n => Inst2[6].ACLR
Rst_n => Inst2[7].ACLR
Rst_n => Inst1[0].ACLR
Rst_n => Inst1[1].ACLR
Rst_n => Inst1[2].ACLR
Rst_n => Inst1[3].ACLR
Rst_n => Inst1[4].ACLR
Rst_n => Inst1[5].ACLR
Rst_n => Inst1[6].ACLR
Rst_n => Inst1[7].ACLR
Rst_n => Inst[0].ACLR
Rst_n => Inst[1].ACLR
Rst_n => Inst[2].ACLR
Rst_n => Inst[3].ACLR
Rst_n => Inst[4].ACLR
Rst_n => Inst[5].ACLR
Rst_n => Inst[6].ACLR
Rst_n => Inst[7].ACLR
Rst_n => Rst_r_n.ACLR
Ready => iReady.IN1
Ready => T51_RAM_Altera:Altera_MODEL:ram.ARE
Ready => Int_AddrA[7].OUTPUTSELECT
Ready => Int_AddrA[6].OUTPUTSELECT
Ready => Int_AddrA[5].OUTPUTSELECT
Ready => Int_AddrA[4].OUTPUTSELECT
Ready => Int_AddrA[3].OUTPUTSELECT
Ready => Int_AddrA[2].OUTPUTSELECT
Ready => Int_AddrA[1].OUTPUTSELECT
Ready => Int_AddrA[0].OUTPUTSELECT
Ready => ramc_r.ENA
Ready => RAM_Wr_i.ENA
Ready => RAM_Rd_i.ENA
ROM_Addr[0] <= NPC~365.DB_MAX_OUTPUT_PORT_TYPE
ROM_Addr[1] <= NPC~364.DB_MAX_OUTPUT_PORT_TYPE
ROM_Addr[2] <= NPC~363.DB_MAX_OUTPUT_PORT_TYPE
ROM_Addr[3] <= NPC~362.DB_MAX_OUTPUT_PORT_TYPE
ROM_Addr[4] <= NPC~361.DB_MAX_OUTPUT_PORT_TYPE
ROM_Addr[5] <= NPC~360.DB_MAX_OUTPUT_PORT_TYPE
ROM_Addr[6] <= NPC~359.DB_MAX_OUTPUT_PORT_TYPE
ROM_Addr[7] <= NPC~358.DB_MAX_OUTPUT_PORT_TYPE
ROM_Addr[8] <= NPC~357.DB_MAX_OUTPUT_PORT_TYPE
ROM_Addr[9] <= NPC~356.DB_MAX_OUTPUT_PORT_TYPE
ROM_Addr[10] <= NPC~355.DB_MAX_OUTPUT_PORT_TYPE
ROM_Addr[11] <= NPC~354.DB_MAX_OUTPUT_PORT_TYPE
ROM_Addr[12] <= NPC~353.DB_MAX_OUTPUT_PORT_TYPE
ROM_Addr[13] <= NPC~352.DB_MAX_OUTPUT_PORT_TYPE
ROM_Addr[14] <= NPC~351.DB_MAX_OUTPUT_PORT_TYPE
ROM_Addr[15] <= NPC~350.DB_MAX_OUTPUT_PORT_TYPE
ROM_Data[0] => Int_AddrA~101.DATAB
ROM_Data[0] => Int_AddrA~117.DATAB
ROM_Data[0] => Int_AddrB~23.DATAB
ROM_Data[0] => Equal22.IN5
ROM_Data[0] => Inst~7.DATAB
ROM_Data[0] => Decoder0.IN2
ROM_Data[0] => ACC~31.DATAB
ROM_Data[0] => NPC~207.DATAB
ROM_Data[0] => Equal24.IN4
ROM_Data[0] => Equal26.IN7
ROM_Data[0] => Equal27.IN1
ROM_Data[0] => Equal31.IN0
ROM_Data[0] => Inst2[0].DATAIN
ROM_Data[0] => Inst1[0].DATAIN
ROM_Data[1] => Int_AddrA~100.DATAB
ROM_Data[1] => Int_AddrA~116.DATAB
ROM_Data[1] => Inst~6.DATAB
ROM_Data[1] => Decoder0.IN1
ROM_Data[1] => ACC~30.DATAB
ROM_Data[1] => NPC~206.DATAB
ROM_Data[1] => Equal18.IN1
ROM_Data[1] => Equal19.IN3
ROM_Data[1] => Equal20.IN4
ROM_Data[1] => Equal24.IN3
ROM_Data[1] => Equal26.IN1
ROM_Data[1] => Equal27.IN4
ROM_Data[1] => Equal31.IN1
ROM_Data[1] => Inst2[1].DATAIN
ROM_Data[1] => Inst1[1].DATAIN
ROM_Data[2] => Int_AddrA~99.DATAB
ROM_Data[2] => Int_AddrA~115.DATAB
ROM_Data[2] => Inst~5.DATAB
ROM_Data[2] => Decoder0.IN0
ROM_Data[2] => ACC~29.DATAB
ROM_Data[2] => NPC~205.DATAB
ROM_Data[2] => Equal18.IN0
ROM_Data[2] => Equal19.IN6
ROM_Data[2] => Equal20.IN6
ROM_Data[2] => Equal24.IN7
ROM_Data[2] => Equal26.IN6
ROM_Data[2] => Equal27.IN3
ROM_Data[2] => Equal30.IN1
ROM_Data[2] => Inst2[2].DATAIN
ROM_Data[2] => Inst1[2].DATAIN
ROM_Data[3] => Int_AddrA~98.DATAB
ROM_Data[3] => Int_AddrA~114.DATAB
ROM_Data[3] => PSW_Stall~1.IN0
ROM_Data[3] => Inst~4.DATAB
ROM_Data[3] => ACC~28.DATAB
ROM_Data[3] => NPC~204.DATAB
ROM_Data[3] => Equal18.IN2
ROM_Data[3] => Equal19.IN5
ROM_Data[3] => Equal20.IN5
ROM_Data[3] => Equal24.IN6
ROM_Data[3] => Equal26.IN5
ROM_Data[3] => Equal27.IN2
ROM_Data[3] => Equal30.IN0
ROM_Data[3] => Inst2[3].DATAIN
ROM_Data[3] => Inst1[3].DATAIN
ROM_Data[4] => Int_AddrA~97.DATAB
ROM_Data[4] => Int_AddrA~113.DATAB
ROM_Data[4] => Inst~3.DATAB
ROM_Data[4] => ACC~27.DATAB
ROM_Data[4] => NPC~203.DATAB
ROM_Data[4] => Equal19.IN4
ROM_Data[4] => Equal20.IN3
ROM_Data[4] => Equal24.IN2
ROM_Data[4] => Equal26.IN0
ROM_Data[4] => Equal27.IN0
ROM_Data[4] => Inst2[4].DATAIN
ROM_Data[4] => Inst1[4].DATAIN
ROM_Data[5] => Int_AddrA~96.DATAB
ROM_Data[5] => Int_AddrA~112.DATAB
ROM_Data[5] => Inst~2.DATAB
ROM_Data[5] => ACC~26.DATAB
ROM_Data[5] => NPC~202.DATAB
ROM_Data[5] => Equal19.IN2
ROM_Data[5] => Equal20.IN2
ROM_Data[5] => Equal24.IN1
ROM_Data[5] => Equal26.IN4
ROM_Data[5] => Equal29.IN2
ROM_Data[5] => Inst2[5].DATAIN
ROM_Data[5] => Inst1[5].DATAIN
ROM_Data[6] => Int_AddrA~95.DATAB
ROM_Data[6] => Int_AddrA~111.DATAB
ROM_Data[6] => Inst~1.DATAB
ROM_Data[6] => ACC~25.DATAB
ROM_Data[6] => NPC~201.DATAB
ROM_Data[6] => Equal19.IN1
ROM_Data[6] => Equal20.IN1
ROM_Data[6] => Equal24.IN0
ROM_Data[6] => Equal26.IN3
ROM_Data[6] => Equal29.IN1
ROM_Data[6] => Inst2[6].DATAIN
ROM_Data[6] => Inst1[6].DATAIN
ROM_Data[7] => Int_AddrA~94.DATAB
ROM_Data[7] => Int_AddrA~110.DATAB
ROM_Data[7] => Inst~0.DATAB
ROM_Data[7] => ACC~24.DATAB
ROM_Data[7] => NPC~200.DATAB
ROM_Data[7] => Equal19.IN0
ROM_Data[7] => Equal20.IN0
ROM_Data[7] => Equal24.IN5
ROM_Data[7] => Equal26.IN2
ROM_Data[7] => Equal29.IN0
ROM_Data[7] => Inst2[7].DATAIN
ROM_Data[7] => Inst1[7].DATAIN
RAM_Addr[0] <= RAM_Addr~55.DB_MAX_OUTPUT_PORT_TYPE
RAM_Addr[1] <= RAM_Addr~54.DB_MAX_OUTPUT_PORT_TYPE
RAM_Addr[2] <= RAM_Addr~53.DB_MAX_OUTPUT_PORT_TYPE
RAM_Addr[3] <= RAM_Addr~52.DB_MAX_OUTPUT_PORT_TYPE
RAM_Addr[4] <= RAM_Addr~51.DB_MAX_OUTPUT_PORT_TYPE
RAM_Addr[5] <= RAM_Addr~50.DB_MAX_OUTPUT_PORT_TYPE
RAM_Addr[6] <= RAM_Addr~49.DB_MAX_OUTPUT_PORT_TYPE
RAM_Addr[7] <= RAM_Addr~48.DB_MAX_OUTPUT_PORT_TYPE
RAM_Addr[8] <= RAM_Addr~47.DB_MAX_OUTPUT_PORT_TYPE
RAM_Addr[9] <= RAM_Addr~46.DB_MAX_OUTPUT_PORT_TYPE
RAM_Addr[10] <= RAM_Addr~45.DB_MAX_OUTPUT_PORT_TYPE
RAM_Addr[11] <= RAM_Addr~44.DB_MAX_OUTPUT_PORT_TYPE
RAM_Addr[12] <= RAM_Addr~43.DB_MAX_OUTPUT_PORT_TYPE
RAM_Addr[13] <= RAM_Addr~42.DB_MAX_OUTPUT_PORT_TYPE
RAM_Addr[14] <= RAM_Addr~41.DB_MAX_OUTPUT_PORT_TYPE
RAM_Addr[15] <= RAM_Addr~40.DB_MAX_OUTPUT_PORT_TYPE
RAM_RData[0] => ACC~23.DATAB
RAM_RData[1] => ACC~22.DATAB
RAM_RData[2] => ACC~21.DATAB
RAM_RData[3] => ACC~20.DATAB
RAM_RData[4] => ACC~19.DATAB
RAM_RData[5] => ACC~18.DATAB
RAM_RData[6] => ACC~17.DATAB
RAM_RData[7] => ACC~16.DATAB
RAM_WData[0] <= ACC[0].DB_MAX_OUTPUT_PORT_TYPE
RAM_WData[1] <= ACC[1].DB_MAX_OUTPUT_PORT_TYPE
RAM_WData[2] <= ACC[2].DB_MAX_OUTPUT_PORT_TYPE
RAM_WData[3] <= ACC[3].DB_MAX_OUTPUT_PORT_TYPE
RAM_WData[4] <= ACC[4].DB_MAX_OUTPUT_PORT_TYPE
RAM_WData[5] <= ACC[5].DB_MAX_OUTPUT_PORT_TYPE
RAM_WData[6] <= ACC[6].DB_MAX_OUTPUT_PORT_TYPE
RAM_WData[7] <= ACC[7].DB_MAX_OUTPUT_PORT_TYPE
RAM_Cycle <= ramc~2.DB_MAX_OUTPUT_PORT_TYPE
RAM_Rd <= RAM_Rd~0.DB_MAX_OUTPUT_PORT_TYPE
RAM_Wr <= RAM_Wr_i.DB_MAX_OUTPUT_PORT_TYPE
Int_Trig[0] => process10~1.IN1
Int_Trig[0] => Int_Trig_r~6.DATAB
Int_Trig[0] => Equal54.IN6
Int_Trig[1] => process10~2.IN1
Int_Trig[1] => Int_Trig_r~5.DATAB
Int_Trig[1] => Equal54.IN5
Int_Trig[2] => process10~3.IN1
Int_Trig[2] => Int_Trig_r~4.DATAB
Int_Trig[2] => Equal54.IN4
Int_Trig[3] => process10~4.IN1
Int_Trig[3] => Int_Trig_r~3.DATAB
Int_Trig[3] => Equal54.IN3
Int_Trig[4] => process10~5.IN1
Int_Trig[4] => Int_Trig_r~2.DATAB
Int_Trig[4] => Equal54.IN2
Int_Trig[5] => process10~6.IN1
Int_Trig[5] => Int_Trig_r~1.DATAB
Int_Trig[5] => Equal54.IN1
Int_Trig[6] => process10~7.IN1
Int_Trig[6] => Int_Trig_r~0.DATAB
Int_Trig[6] => Equal54.IN0
Int_Acc[0] <= Int_Acc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Int_Acc[1] <= Int_Acc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Int_Acc[2] <= Int_Acc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Int_Acc[3] <= Int_Acc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Int_Acc[4] <= Int_Acc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Int_Acc[5] <= Int_Acc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Int_Acc[6] <= Int_Acc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SFR_Rd_RMW <= SFR_Rd_RMW~2.DB_MAX_OUTPUT_PORT_TYPE
SFR_Wr <= SFR_Wr_i.DB_MAX_OUTPUT_PORT_TYPE
SFR_Addr[0] <= Int_AddrA[0].DB_MAX_OUTPUT_PORT_TYPE
SFR_Addr[1] <= Int_AddrA[1].DB_MAX_OUTPUT_PORT_TYPE
SFR_Addr[2] <= Int_AddrA[2].DB_MAX_OUTPUT_PORT_TYPE
SFR_Addr[3] <= Int_AddrA[3].DB_MAX_OUTPUT_PORT_TYPE
SFR_Addr[4] <= Int_AddrA[4].DB_MAX_OUTPUT_PORT_TYPE
SFR_Addr[5] <= Int_AddrA[5].DB_MAX_OUTPUT_PORT_TYPE
SFR_Addr[6] <= Int_AddrA[6].DB_MAX_OUTPUT_PORT_TYPE
SFR_WData[0] <= T51_ALU:alu.IDCPBL_Q[0]
SFR_WData[1] <= T51_ALU:alu.IDCPBL_Q[1]
SFR_WData[2] <= T51_ALU:alu.IDCPBL_Q[2]
SFR_WData[3] <= T51_ALU:alu.IDCPBL_Q[3]
SFR_WData[4] <= T51_ALU:alu.IDCPBL_Q[4]
SFR_WData[5] <= T51_ALU:alu.IDCPBL_Q[5]
SFR_WData[6] <= T51_ALU:alu.IDCPBL_Q[6]
SFR_WData[7] <= T51_ALU:alu.IDCPBL_Q[7]
SFR_RData_in[0] => SFR_RData~7.DATAA
SFR_RData_in[1] => SFR_RData~6.DATAA
SFR_RData_in[2] => SFR_RData~5.DATAA
SFR_RData_in[3] => SFR_RData~4.DATAA
SFR_RData_in[4] => SFR_RData~3.DATAA
SFR_RData_in[5] => SFR_RData~2.DATAA
SFR_RData_in[6] => SFR_RData~1.DATAA
SFR_RData_in[7] => SFR_RData~0.DATAA
IRAM_Wr <= Mem_Wr.DB_MAX_OUTPUT_PORT_TYPE
IRAM_Addr[0] <= T51_RAM_Altera:Altera_MODEL:ram.Int_AddrA_r[0]
IRAM_Addr[1] <= T51_RAM_Altera:Altera_MODEL:ram.Int_AddrA_r[1]
IRAM_Addr[2] <= T51_RAM_Altera:Altera_MODEL:ram.Int_AddrA_r[2]
IRAM_Addr[3] <= T51_RAM_Altera:Altera_MODEL:ram.Int_AddrA_r[3]
IRAM_Addr[4] <= T51_RAM_Altera:Altera_MODEL:ram.Int_AddrA_r[4]
IRAM_Addr[5] <= T51_RAM_Altera:Altera_MODEL:ram.Int_AddrA_r[5]
IRAM_Addr[6] <= T51_RAM_Altera:Altera_MODEL:ram.Int_AddrA_r[6]
IRAM_Addr[7] <= T51_RAM_Altera:Altera_MODEL:ram.Int_AddrA_r[7]
IRAM_WData[0] <= Mem_Din[0].DB_MAX_OUTPUT_PORT_TYPE
IRAM_WData[1] <= Mem_Din[1].DB_MAX_OUTPUT_PORT_TYPE
IRAM_WData[2] <= Mem_Din[2].DB_MAX_OUTPUT_PORT_TYPE
IRAM_WData[3] <= Mem_Din[3].DB_MAX_OUTPUT_PORT_TYPE
IRAM_WData[4] <= Mem_Din[4].DB_MAX_OUTPUT_PORT_TYPE
IRAM_WData[5] <= Mem_Din[5].DB_MAX_OUTPUT_PORT_TYPE
IRAM_WData[6] <= Mem_Din[6].DB_MAX_OUTPUT_PORT_TYPE
IRAM_WData[7] <= Mem_Din[7].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|T51:core51|T51_ALU:alu
Clk => T51_MD:md.Clk
Clk => Last_r.CLK
Clk => Do_B_Op[0].CLK
Clk => Do_B_Op[1].CLK
Clk => Do_B_JBC.CLK
Clk => Do_B_MOV.CLK
Clk => Do_B_BA_Dir.CLK
Clk => Do_B_C_Dir.CLK
Clk => Do_B_C_BA.CLK
Clk => Do_B_Inv.CLK
Clk => MOV_Op[1].CLK
Clk => MOV_Op[2].CLK
Clk => MOV_Op[3].CLK
Clk => IA_d[0].CLK
Clk => IA_d[1].CLK
Clk => IA_d[2].CLK
Clk => IA_d[3].CLK
Clk => IA_d[4].CLK
Clk => IA_d[5].CLK
Clk => IA_d[6].CLK
Clk => IA_d[7].CLK
Clk => Do_I_CJNE.CLK
Clk => Do_I_MOV.CLK
Clk => Do_I_XRL.CLK
Clk => Do_I_ANL.CLK
Clk => Do_I_ORL.CLK
Clk => Do_I_DEC.CLK
Clk => Do_I_INC.CLK
Clk => Do_I_Imm.CLK
Clk => Do_A_CPL.CLK
Clk => Do_A_CLR.CLK
Clk => Do_A_XCHD.CLK
Clk => Do_A_DA.CLK
Clk => Do_A_XCH.CLK
Clk => Do_A_SWAP.CLK
Clk => Do_A_CJNE.CLK
Clk => Do_A_MUL.CLK
Clk => Do_A_SUBB.CLK
Clk => Do_A_DIV.CLK
Clk => Do_A_MOV.CLK
Clk => Do_A_XRL.CLK
Clk => Do_A_ANL.CLK
Clk => Do_A_ORL.CLK
Clk => Do_A_RLC.CLK
Clk => Do_A_ADD.CLK
Clk => Do_A_RL.CLK
Clk => Do_A_DEC.CLK
Clk => Do_A_RRC.CLK
Clk => Do_A_INC.CLK
Clk => Do_A_RR.CLK
Clk => Do_A_Carry.CLK
Clk => Do_A_Imm.CLK
Last => Last_r.DATAIN
OpCode[0] => Equal0.IN2
OpCode[0] => Equal1.IN7
OpCode[0] => Equal2.IN6
OpCode[0] => Equal3.IN7
OpCode[0] => Equal4.IN5
OpCode[0] => Equal5.IN7
OpCode[0] => Equal6.IN5
OpCode[0] => Equal7.IN7
OpCode[0] => Equal10.IN7
OpCode[0] => Equal11.IN4
OpCode[0] => Equal12.IN7
OpCode[0] => Equal15.IN5
OpCode[0] => Equal16.IN7
OpCode[0] => Equal19.IN4
OpCode[0] => Equal20.IN7
OpCode[0] => Equal23.IN4
OpCode[0] => Equal24.IN7
OpCode[0] => Equal27.IN3
OpCode[0] => Equal28.IN7
OpCode[0] => Equal31.IN5
OpCode[0] => Equal32.IN4
OpCode[0] => Equal33.IN7
OpCode[0] => Equal36.IN4
OpCode[0] => Equal38.IN4
OpCode[0] => Equal39.IN7
OpCode[0] => Equal42.IN3
OpCode[0] => Equal44.IN3
OpCode[0] => Equal45.IN2
OpCode[0] => Equal46.IN3
OpCode[0] => Equal47.IN7
OpCode[0] => Equal50.IN7
OpCode[0] => Equal54.IN7
OpCode[0] => Equal58.IN7
OpCode[0] => Equal63.IN5
OpCode[0] => Equal66.IN3
OpCode[0] => Equal68.IN7
OpCode[0] => Equal72.IN3
OpCode[0] => Equal75.IN1
OpCode[0] => Equal76.IN3
OpCode[0] => Equal77.IN5
OpCode[0] => Equal78.IN5
OpCode[0] => Equal79.IN4
OpCode[0] => Equal80.IN4
OpCode[0] => Equal81.IN7
OpCode[0] => Equal82.IN7
OpCode[0] => Equal83.IN7
OpCode[0] => Equal84.IN3
OpCode[0] => Equal85.IN4
OpCode[0] => Equal86.IN3
OpCode[0] => Equal87.IN4
OpCode[0] => Equal88.IN6
OpCode[1] => Equal0.IN1
OpCode[1] => Equal1.IN6
OpCode[1] => Equal2.IN5
OpCode[1] => Equal3.IN6
OpCode[1] => Equal4.IN4
OpCode[1] => Equal5.IN6
OpCode[1] => Equal6.IN4
OpCode[1] => Equal7.IN4
OpCode[1] => Equal8.IN6
OpCode[1] => Equal10.IN6
OpCode[1] => Equal11.IN3
OpCode[1] => Equal12.IN3
OpCode[1] => Equal13.IN6
OpCode[1] => Equal15.IN4
OpCode[1] => Equal16.IN4
OpCode[1] => Equal17.IN6
OpCode[1] => Equal19.IN3
OpCode[1] => Equal20.IN3
OpCode[1] => Equal21.IN6
OpCode[1] => Equal23.IN3
OpCode[1] => Equal24.IN3
OpCode[1] => Equal25.IN6
OpCode[1] => Equal27.IN2
OpCode[1] => Equal28.IN2
OpCode[1] => Equal29.IN6
OpCode[1] => Equal31.IN4
OpCode[1] => Equal32.IN3
OpCode[1] => Equal33.IN3
OpCode[1] => Equal34.IN6
OpCode[1] => Equal36.IN3
OpCode[1] => Equal37.IN2
OpCode[1] => Equal38.IN3
OpCode[1] => Equal39.IN3
OpCode[1] => Equal40.IN6
OpCode[1] => Equal42.IN2
OpCode[1] => Equal43.IN6
OpCode[1] => Equal44.IN2
OpCode[1] => Equal45.IN1
OpCode[1] => Equal46.IN2
OpCode[1] => Equal47.IN5
OpCode[1] => Equal48.IN6
OpCode[1] => Equal50.IN4
OpCode[1] => Equal51.IN6
OpCode[1] => Equal54.IN2
OpCode[1] => Equal55.IN6
OpCode[1] => Equal56.IN6
OpCode[1] => Equal57.IN6
OpCode[1] => Equal58.IN2
OpCode[1] => Equal59.IN6
OpCode[1] => Equal61.IN6
OpCode[1] => Equal63.IN4
OpCode[1] => Equal64.IN6
OpCode[1] => Equal66.IN2
OpCode[1] => Equal67.IN6
OpCode[1] => Equal68.IN1
OpCode[1] => Equal69.IN6
OpCode[1] => Equal72.IN2
OpCode[1] => Equal73.IN6
OpCode[1] => Equal75.IN0
OpCode[1] => Equal76.IN7
OpCode[1] => Equal77.IN7
OpCode[1] => Equal78.IN4
OpCode[1] => Equal79.IN7
OpCode[1] => Equal80.IN3
OpCode[1] => Equal81.IN6
OpCode[1] => Equal82.IN6
OpCode[1] => Equal83.IN6
OpCode[1] => Equal84.IN7
OpCode[1] => Equal85.IN7
OpCode[1] => Equal86.IN7
OpCode[1] => Equal87.IN7
OpCode[1] => Equal88.IN5
OpCode[2] => Equal0.IN3
OpCode[2] => Equal1.IN5
OpCode[2] => Equal2.IN7
OpCode[2] => Equal3.IN4
OpCode[2] => Equal4.IN7
OpCode[2] => Equal5.IN4
OpCode[2] => Equal6.IN7
OpCode[2] => Equal7.IN6
OpCode[2] => Equal8.IN5
OpCode[2] => Equal10.IN3
OpCode[2] => Equal11.IN7
OpCode[2] => Equal12.IN6
OpCode[2] => Equal13.IN5
OpCode[2] => Equal15.IN7
OpCode[2] => Equal16.IN6
OpCode[2] => Equal17.IN5
OpCode[2] => Equal19.IN7
OpCode[2] => Equal20.IN6
OpCode[2] => Equal21.IN5
OpCode[2] => Equal23.IN7
OpCode[2] => Equal24.IN6
OpCode[2] => Equal25.IN5
OpCode[2] => Equal27.IN7
OpCode[2] => Equal28.IN6
OpCode[2] => Equal29.IN5
OpCode[2] => Equal31.IN7
OpCode[2] => Equal32.IN7
OpCode[2] => Equal33.IN6
OpCode[2] => Equal34.IN5
OpCode[2] => Equal36.IN7
OpCode[2] => Equal37.IN6
OpCode[2] => Equal38.IN7
OpCode[2] => Equal39.IN6
OpCode[2] => Equal40.IN5
OpCode[2] => Equal42.IN7
OpCode[2] => Equal43.IN5
OpCode[2] => Equal44.IN7
OpCode[2] => Equal45.IN7
OpCode[2] => Equal46.IN1
OpCode[2] => Equal47.IN6
OpCode[2] => Equal48.IN5
OpCode[2] => Equal50.IN6
OpCode[2] => Equal51.IN5
OpCode[2] => Equal54.IN6
OpCode[2] => Equal55.IN4
OpCode[2] => Equal56.IN3
OpCode[2] => Equal57.IN3
OpCode[2] => Equal58.IN6
OpCode[2] => Equal59.IN5
OpCode[2] => Equal61.IN5
OpCode[2] => Equal63.IN3
OpCode[2] => Equal64.IN5
OpCode[2] => Equal66.IN1
OpCode[2] => Equal67.IN1
OpCode[2] => Equal68.IN6
OpCode[2] => Equal69.IN5
OpCode[2] => Equal72.IN1
OpCode[2] => Equal73.IN5
OpCode[2] => Equal76.IN2
OpCode[2] => Equal77.IN4
OpCode[2] => Equal78.IN3
OpCode[2] => Equal79.IN3
OpCode[2] => Equal80.IN2
OpCode[2] => Equal81.IN2
OpCode[2] => Equal82.IN3
OpCode[2] => Equal83.IN2
OpCode[2] => Equal84.IN2
OpCode[2] => Equal85.IN3
OpCode[2] => Equal86.IN2
OpCode[2] => Equal87.IN3
OpCode[2] => Equal88.IN4
OpCode[3] => Equal0.IN0
OpCode[3] => Equal1.IN4
OpCode[3] => Equal2.IN4
OpCode[3] => Equal3.IN3
OpCode[3] => Equal4.IN3
OpCode[3] => Equal5.IN3
OpCode[3] => Equal6.IN3
OpCode[3] => Equal7.IN3
OpCode[3] => Equal8.IN3
OpCode[3] => Equal9.IN4
OpCode[3] => Equal10.IN2
OpCode[3] => Equal11.IN2
OpCode[3] => Equal12.IN2
OpCode[3] => Equal13.IN2
OpCode[3] => Equal14.IN4
OpCode[3] => Equal15.IN3
OpCode[3] => Equal16.IN3
OpCode[3] => Equal17.IN3
OpCode[3] => Equal18.IN4
OpCode[3] => Equal19.IN2
OpCode[3] => Equal20.IN2
OpCode[3] => Equal21.IN2
OpCode[3] => Equal22.IN4
OpCode[3] => Equal23.IN2
OpCode[3] => Equal24.IN2
OpCode[3] => Equal25.IN2
OpCode[3] => Equal26.IN4
OpCode[3] => Equal27.IN1
OpCode[3] => Equal28.IN1
OpCode[3] => Equal29.IN1
OpCode[3] => Equal30.IN4
OpCode[3] => Equal31.IN3
OpCode[3] => Equal32.IN2
OpCode[3] => Equal33.IN2
OpCode[3] => Equal34.IN2
OpCode[3] => Equal35.IN4
OpCode[3] => Equal36.IN2
OpCode[3] => Equal37.IN1
OpCode[3] => Equal38.IN2
OpCode[3] => Equal39.IN2
OpCode[3] => Equal40.IN2
OpCode[3] => Equal41.IN4
OpCode[3] => Equal42.IN1
OpCode[3] => Equal43.IN1
OpCode[3] => Equal44.IN1
OpCode[3] => Equal45.IN0
OpCode[3] => Equal46.IN0
OpCode[3] => Equal47.IN4
OpCode[3] => Equal48.IN4
OpCode[3] => Equal49.IN4
OpCode[3] => Equal50.IN3
OpCode[3] => Equal51.IN3
OpCode[3] => Equal52.IN4
OpCode[3] => Equal53.IN4
OpCode[3] => Equal54.IN1
OpCode[3] => Equal55.IN3
OpCode[3] => Equal56.IN2
OpCode[3] => Equal57.IN2
OpCode[3] => Equal58.IN1
OpCode[3] => Equal59.IN1
OpCode[3] => Equal60.IN4
OpCode[3] => Equal61.IN3
OpCode[3] => Equal62.IN4
OpCode[3] => Equal63.IN2
OpCode[3] => Equal64.IN2
OpCode[3] => Equal65.IN4
OpCode[3] => Equal66.IN0
OpCode[3] => Equal67.IN0
OpCode[3] => Equal68.IN0
OpCode[3] => Equal69.IN0
OpCode[3] => Equal70.IN4
OpCode[3] => Equal72.IN0
OpCode[3] => Equal73.IN1
OpCode[3] => Equal74.IN4
OpCode[3] => Equal76.IN1
OpCode[3] => Equal77.IN3
OpCode[3] => Equal78.IN2
OpCode[3] => Equal79.IN2
OpCode[3] => Equal80.IN1
OpCode[3] => Equal81.IN1
OpCode[3] => Equal82.IN2
OpCode[3] => Equal83.IN1
OpCode[3] => Equal84.IN1
OpCode[3] => Equal85.IN2
OpCode[3] => Equal86.IN1
OpCode[3] => Equal87.IN2
OpCode[3] => Equal88.IN3
OpCode[4] => Do_B_Op[0].DATAIN
OpCode[4] => Equal1.IN3
OpCode[4] => Equal2.IN3
OpCode[4] => Equal3.IN5
OpCode[4] => Equal4.IN6
OpCode[4] => Equal5.IN2
OpCode[4] => Equal6.IN2
OpCode[4] => Equal7.IN2
OpCode[4] => Equal8.IN2
OpCode[4] => Equal9.IN2
OpCode[4] => Equal10.IN5
OpCode[4] => Equal11.IN6
OpCode[4] => Equal12.IN5
OpCode[4] => Equal13.IN4
OpCode[4] => Equal14.IN3
OpCode[4] => Equal15.IN2
OpCode[4] => Equal16.IN2
OpCode[4] => Equal17.IN2
OpCode[4] => Equal18.IN2
OpCode[4] => Equal19.IN6
OpCode[4] => Equal20.IN5
OpCode[4] => Equal21.IN4
OpCode[4] => Equal22.IN3
OpCode[4] => Equal23.IN1
OpCode[4] => Equal24.IN1
OpCode[4] => Equal25.IN1
OpCode[4] => Equal26.IN1
OpCode[4] => Equal27.IN6
OpCode[4] => Equal28.IN0
OpCode[4] => Equal29.IN0
OpCode[4] => Equal30.IN0
OpCode[4] => Equal31.IN2
OpCode[4] => Equal32.IN6
OpCode[4] => Equal33.IN5
OpCode[4] => Equal34.IN4
OpCode[4] => Equal35.IN3
OpCode[4] => Equal36.IN1
OpCode[4] => Equal37.IN5
OpCode[4] => Equal38.IN1
OpCode[4] => Equal39.IN1
OpCode[4] => Equal40.IN1
OpCode[4] => Equal41.IN1
OpCode[4] => Equal42.IN6
OpCode[4] => Equal43.IN4
OpCode[4] => Equal44.IN0
OpCode[4] => Equal45.IN6
OpCode[4] => Equal47.IN3
OpCode[4] => Equal48.IN3
OpCode[4] => Equal49.IN3
OpCode[4] => Equal50.IN5
OpCode[4] => Equal51.IN4
OpCode[4] => Equal52.IN3
OpCode[4] => Equal53.IN3
OpCode[4] => Equal54.IN5
OpCode[4] => Equal55.IN2
OpCode[4] => Equal56.IN5
OpCode[4] => Equal57.IN1
OpCode[4] => Equal58.IN5
OpCode[4] => Equal59.IN4
OpCode[4] => Equal60.IN3
OpCode[4] => Equal61.IN2
OpCode[4] => Equal62.IN2
OpCode[4] => Equal63.IN7
OpCode[4] => Equal64.IN1
OpCode[4] => Equal65.IN1
OpCode[4] => Equal66.IN7
OpCode[4] => Equal67.IN5
OpCode[4] => Equal68.IN5
OpCode[4] => Equal69.IN4
OpCode[4] => Equal70.IN3
OpCode[4] => Equal73.IN4
OpCode[4] => Equal74.IN3
OpCode[4] => Equal76.IN6
OpCode[4] => Equal77.IN2
OpCode[4] => Equal78.IN1
OpCode[4] => Equal79.IN1
OpCode[4] => Equal80.IN7
OpCode[4] => Equal81.IN5
OpCode[4] => Equal82.IN1
OpCode[4] => Equal83.IN5
OpCode[4] => Equal84.IN6
OpCode[4] => Equal85.IN1
OpCode[4] => Equal86.IN6
OpCode[4] => Equal87.IN6
OpCode[4] => Equal88.IN7
OpCode[5] => MOV_Op[1].DATAIN
OpCode[5] => Do_B_Op[1].DATAIN
OpCode[5] => Equal1.IN2
OpCode[5] => Equal2.IN2
OpCode[5] => Equal3.IN2
OpCode[5] => Equal4.IN2
OpCode[5] => Equal5.IN5
OpCode[5] => Equal6.IN6
OpCode[5] => Equal7.IN5
OpCode[5] => Equal8.IN4
OpCode[5] => Equal9.IN3
OpCode[5] => Equal10.IN4
OpCode[5] => Equal11.IN5
OpCode[5] => Equal12.IN4
OpCode[5] => Equal13.IN3
OpCode[5] => Equal14.IN2
OpCode[5] => Equal15.IN1
OpCode[5] => Equal16.IN1
OpCode[5] => Equal17.IN1
OpCode[5] => Equal18.IN1
OpCode[5] => Equal19.IN1
OpCode[5] => Equal20.IN1
OpCode[5] => Equal21.IN1
OpCode[5] => Equal22.IN1
OpCode[5] => Equal23.IN6
OpCode[5] => Equal24.IN5
OpCode[5] => Equal25.IN4
OpCode[5] => Equal26.IN3
OpCode[5] => Equal27.IN5
OpCode[5] => Equal28.IN5
OpCode[5] => Equal29.IN4
OpCode[5] => Equal30.IN3
OpCode[5] => Equal31.IN1
OpCode[5] => Equal32.IN1
OpCode[5] => Equal33.IN1
OpCode[5] => Equal34.IN1
OpCode[5] => Equal35.IN1
OpCode[5] => Equal36.IN6
OpCode[5] => Equal37.IN4
OpCode[5] => Equal38.IN0
OpCode[5] => Equal39.IN0
OpCode[5] => Equal40.IN0
OpCode[5] => Equal41.IN0
OpCode[5] => Equal42.IN0
OpCode[5] => Equal43.IN0
OpCode[5] => Equal44.IN6
OpCode[5] => Equal45.IN5
OpCode[5] => Equal47.IN2
OpCode[5] => Equal48.IN2
OpCode[5] => Equal49.IN2
OpCode[5] => Equal50.IN2
OpCode[5] => Equal51.IN2
OpCode[5] => Equal52.IN2
OpCode[5] => Equal53.IN0
OpCode[5] => Equal54.IN0
OpCode[5] => Equal55.IN1
OpCode[5] => Equal56.IN1
OpCode[5] => Equal57.IN5
OpCode[5] => Equal58.IN4
OpCode[5] => Equal59.IN3
OpCode[5] => Equal60.IN2
OpCode[5] => Equal61.IN1
OpCode[5] => Equal62.IN1
OpCode[5] => Equal63.IN1
OpCode[5] => Equal64.IN4
OpCode[5] => Equal65.IN3
OpCode[5] => Equal66.IN6
OpCode[5] => Equal67.IN4
OpCode[5] => Equal68.IN4
OpCode[5] => Equal69.IN3
OpCode[5] => Equal70.IN2
OpCode[5] => Equal71.IN0
OpCode[5] => Equal73.IN3
OpCode[5] => Equal74.IN2
OpCode[5] => Equal76.IN5
OpCode[5] => Equal77.IN1
OpCode[5] => Equal78.IN7
OpCode[5] => Equal79.IN6
OpCode[5] => Equal80.IN6
OpCode[5] => Equal81.IN4
OpCode[5] => Equal82.IN0
OpCode[5] => Equal83.IN0
OpCode[5] => Equal84.IN5
OpCode[5] => Equal85.IN0
OpCode[5] => Equal86.IN0
OpCode[5] => Equal87.IN1
OpCode[5] => Equal88.IN2
OpCode[6] => MOV_Op[2].DATAIN
OpCode[6] => Equal1.IN1
OpCode[6] => Equal2.IN1
OpCode[6] => Equal3.IN1
OpCode[6] => Equal4.IN1
OpCode[6] => Equal5.IN1
OpCode[6] => Equal6.IN1
OpCode[6] => Equal7.IN1
OpCode[6] => Equal8.IN1
OpCode[6] => Equal9.IN1
OpCode[6] => Equal10.IN1
OpCode[6] => Equal11.IN1
OpCode[6] => Equal12.IN1
OpCode[6] => Equal13.IN1
OpCode[6] => Equal14.IN1
OpCode[6] => Equal15.IN6
OpCode[6] => Equal16.IN5
OpCode[6] => Equal17.IN4
OpCode[6] => Equal18.IN3
OpCode[6] => Equal19.IN5
OpCode[6] => Equal20.IN4
OpCode[6] => Equal21.IN3
OpCode[6] => Equal22.IN2
OpCode[6] => Equal23.IN5
OpCode[6] => Equal24.IN4
OpCode[6] => Equal25.IN3
OpCode[6] => Equal26.IN2
OpCode[6] => Equal27.IN4
OpCode[6] => Equal28.IN4
OpCode[6] => Equal29.IN3
OpCode[6] => Equal30.IN2
OpCode[6] => Equal31.IN0
OpCode[6] => Equal32.IN0
OpCode[6] => Equal33.IN0
OpCode[6] => Equal34.IN0
OpCode[6] => Equal35.IN0
OpCode[6] => Equal36.IN0
OpCode[6] => Equal37.IN0
OpCode[6] => Equal38.IN6
OpCode[6] => Equal39.IN5
OpCode[6] => Equal40.IN4
OpCode[6] => Equal41.IN3
OpCode[6] => Equal42.IN5
OpCode[6] => Equal43.IN3
OpCode[6] => Equal44.IN5
OpCode[6] => Equal45.IN4
OpCode[6] => Equal47.IN1
OpCode[6] => Equal48.IN1
OpCode[6] => Equal49.IN1
OpCode[6] => Equal50.IN1
OpCode[6] => Equal51.IN1
OpCode[6] => Equal52.IN1
OpCode[6] => Equal53.IN2
OpCode[6] => Equal54.IN4
OpCode[6] => Equal55.IN5
OpCode[6] => Equal56.IN4
OpCode[6] => Equal57.IN4
OpCode[6] => Equal58.IN3
OpCode[6] => Equal59.IN2
OpCode[6] => Equal60.IN1
OpCode[6] => Equal61.IN0
OpCode[6] => Equal62.IN0
OpCode[6] => Equal63.IN0
OpCode[6] => Equal64.IN0
OpCode[6] => Equal65.IN0
OpCode[6] => Equal66.IN5
OpCode[6] => Equal67.IN3
OpCode[6] => Equal68.IN3
OpCode[6] => Equal69.IN2
OpCode[6] => Equal70.IN1
OpCode[6] => Equal71.IN2
OpCode[6] => Equal73.IN0
OpCode[6] => Equal74.IN0
OpCode[6] => Equal76.IN4
OpCode[6] => Equal77.IN0
OpCode[6] => Equal78.IN0
OpCode[6] => Equal79.IN0
OpCode[6] => Equal80.IN0
OpCode[6] => Equal81.IN0
OpCode[6] => Equal82.IN5
OpCode[6] => Equal83.IN4
OpCode[6] => Equal84.IN0
OpCode[6] => Equal85.IN6
OpCode[6] => Equal86.IN5
OpCode[6] => Equal87.IN0
OpCode[6] => Equal88.IN1
OpCode[7] => MOV_Op[3].DATAIN
OpCode[7] => Equal1.IN0
OpCode[7] => Equal2.IN0
OpCode[7] => Equal3.IN0
OpCode[7] => Equal4.IN0
OpCode[7] => Equal5.IN0
OpCode[7] => Equal6.IN0
OpCode[7] => Equal7.IN0
OpCode[7] => Equal8.IN0
OpCode[7] => Equal9.IN0
OpCode[7] => Equal10.IN0
OpCode[7] => Equal11.IN0
OpCode[7] => Equal12.IN0
OpCode[7] => Equal13.IN0
OpCode[7] => Equal14.IN0
OpCode[7] => Equal15.IN0
OpCode[7] => Equal16.IN0
OpCode[7] => Equal17.IN0
OpCode[7] => Equal18.IN0
OpCode[7] => Equal19.IN0
OpCode[7] => Equal20.IN0
OpCode[7] => Equal21.IN0
OpCode[7] => Equal22.IN0
OpCode[7] => Equal23.IN0
OpCode[7] => Equal24.IN0
OpCode[7] => Equal25.IN0
OpCode[7] => Equal26.IN0
OpCode[7] => Equal27.IN0
OpCode[7] => Equal28.IN3
OpCode[7] => Equal29.IN2
OpCode[7] => Equal30.IN1
OpCode[7] => Equal31.IN6
OpCode[7] => Equal32.IN5
OpCode[7] => Equal33.IN4
OpCode[7] => Equal34.IN3
OpCode[7] => Equal35.IN2
OpCode[7] => Equal36.IN5
OpCode[7] => Equal37.IN3
OpCode[7] => Equal38.IN5
OpCode[7] => Equal39.IN4
OpCode[7] => Equal40.IN3
OpCode[7] => Equal41.IN2
OpCode[7] => Equal42.IN4
OpCode[7] => Equal43.IN2
OpCode[7] => Equal44.IN4
OpCode[7] => Equal45.IN3
OpCode[7] => Equal47.IN0
OpCode[7] => Equal48.IN0
OpCode[7] => Equal49.IN0
OpCode[7] => Equal50.IN0
OpCode[7] => Equal51.IN0
OpCode[7] => Equal52.IN0
OpCode[7] => Equal53.IN1
OpCode[7] => Equal54.IN3
OpCode[7] => Equal55.IN0
OpCode[7] => Equal56.IN0
OpCode[7] => Equal57.IN0
OpCode[7] => Equal58.IN0
OpCode[7] => Equal59.IN0
OpCode[7] => Equal60.IN0
OpCode[7] => Equal61.IN4
OpCode[7] => Equal62.IN3
OpCode[7] => Equal63.IN6
OpCode[7] => Equal64.IN3
OpCode[7] => Equal65.IN2
OpCode[7] => Equal66.IN4
OpCode[7] => Equal67.IN2
OpCode[7] => Equal68.IN2
OpCode[7] => Equal69.IN1
OpCode[7] => Equal70.IN0
OpCode[7] => Equal71.IN1
OpCode[7] => Equal73.IN2
OpCode[7] => Equal74.IN1
OpCode[7] => Equal76.IN0
OpCode[7] => Equal77.IN6
OpCode[7] => Equal78.IN6
OpCode[7] => Equal79.IN5
OpCode[7] => Equal80.IN5
OpCode[7] => Equal81.IN3
OpCode[7] => Equal82.IN4
OpCode[7] => Equal83.IN3
OpCode[7] => Equal84.IN4
OpCode[7] => Equal85.IN5
OpCode[7] => Equal86.IN4
OpCode[7] => Equal87.IN5
OpCode[7] => Equal88.IN0
ACC[0] => ACC_Q~24.DATAB
ACC[0] => Add0.IN8
ACC[0] => ACC_Q~52.DATAB
ACC[0] => ACC_Q~57.IN0
ACC[0] => ACC_Q~73.IN0
ACC[0] => ACC_Q~89.IN0
ACC[0] => Add6.IN16
ACC[0] => Add7.IN16
ACC[0] => ACC_Q~135.DATAB
ACC[0] => ACC_Q~143.DATAB
ACC[0] => ACC_Q~153.DATAB
ACC[0] => CY_Out~24.DATAB
ACC[0] => IDCPBL_Q~25.DATAB
ACC[0] => IDCPBL_Q~33.DATAB
ACC[0] => LessThan1.IN8
ACC[0] => IOP[0].DATAA
ACC[0] => Mux7.IN4
ACC[0] => T51_MD:md.ACC[0]
ACC[0] => ACC_Q~112.DATAB
ACC[1] => Add0.IN7
ACC[1] => ACC_Q~51.DATAB
ACC[1] => ACC_Q~58.IN0
ACC[1] => ACC_Q~74.IN0
ACC[1] => ACC_Q~90.IN0
ACC[1] => Add6.IN15
ACC[1] => Add7.IN15
ACC[1] => ACC_Q~134.DATAB
ACC[1] => ACC_Q~142.DATAB
ACC[1] => ACC_Q~152.DATAB
ACC[1] => ACC_Q~160.DATAB
ACC[1] => IDCPBL_Q~24.DATAB
ACC[1] => IDCPBL_Q~32.DATAB
ACC[1] => LessThan1.IN7
ACC[1] => Add10.IN14
ACC[1] => IOP[1].DATAA
ACC[1] => Mux6.IN3
ACC[1] => T51_MD:md.ACC[1]
ACC[1] => ACC_Q~111.DATAB
ACC[2] => Add0.IN6
ACC[2] => ACC_Q~50.DATAB
ACC[2] => ACC_Q~59.IN0
ACC[2] => ACC_Q~75.IN0
ACC[2] => ACC_Q~91.IN0
ACC[2] => Add6.IN14
ACC[2] => Add7.IN14
ACC[2] => ACC_Q~133.DATAB
ACC[2] => ACC_Q~141.DATAB
ACC[2] => ACC_Q~151.DATAB
ACC[2] => ACC_Q~159.DATAB
ACC[2] => IDCPBL_Q~23.DATAB
ACC[2] => IDCPBL_Q~31.DATAB
ACC[2] => LessThan1.IN6
ACC[2] => Add10.IN13
ACC[2] => IOP[2].DATAA
ACC[2] => Mux5.IN3
ACC[2] => T51_MD:md.ACC[2]
ACC[2] => ACC_Q~110.DATAB
ACC[3] => Add0.IN5
ACC[3] => ACC_Q~49.DATAB
ACC[3] => ACC_Q~60.IN0
ACC[3] => ACC_Q~76.IN0
ACC[3] => ACC_Q~92.IN0
ACC[3] => Add6.IN13
ACC[3] => Add7.IN13
ACC[3] => ACC_Q~132.DATAB
ACC[3] => ACC_Q~140.DATAB
ACC[3] => ACC_Q~150.DATAB
ACC[3] => ACC_Q~158.DATAB
ACC[3] => IDCPBL_Q~22.DATAB
ACC[3] => IDCPBL_Q~30.DATAB
ACC[3] => LessThan1.IN5
ACC[3] => Add10.IN12
ACC[3] => IOP[3].DATAA
ACC[3] => Mux4.IN3
ACC[3] => T51_MD:md.ACC[3]
ACC[3] => ACC_Q~109.DATAB
ACC[4] => Add2.IN6
ACC[4] => ACC_Q~36.DATAB
ACC[4] => ACC_Q~56.DATAB
ACC[4] => ACC_Q~61.IN0
ACC[4] => ACC_Q~77.IN0
ACC[4] => ACC_Q~93.IN0
ACC[4] => Add6.IN12
ACC[4] => Add7.IN12
ACC[4] => ACC_Q~131.DATAB
ACC[4] => ACC_Q~139.DATAB
ACC[4] => ACC_Q~149.DATAB
ACC[4] => ACC_Q~157.DATAB
ACC[4] => IDCPBL_Q~29.DATAB
ACC[4] => LessThan0.IN8
ACC[4] => Equal91.IN7
ACC[4] => Add10.IN11
ACC[4] => IOP[4].DATAA
ACC[4] => Mux3.IN3
ACC[4] => T51_MD:md.ACC[4]
ACC[4] => ACC_Q~108.DATAB
ACC[5] => Add2.IN5
ACC[5] => ACC_Q~35.DATAB
ACC[5] => ACC_Q~55.DATAB
ACC[5] => ACC_Q~62.IN0
ACC[5] => ACC_Q~78.IN0
ACC[5] => ACC_Q~94.IN0
ACC[5] => Add6.IN11
ACC[5] => Add7.IN11
ACC[5] => ACC_Q~130.DATAB
ACC[5] => ACC_Q~138.DATAB
ACC[5] => ACC_Q~148.DATAB
ACC[5] => ACC_Q~156.DATAB
ACC[5] => IDCPBL_Q~28.DATAB
ACC[5] => LessThan0.IN7
ACC[5] => Equal91.IN6
ACC[5] => Add10.IN10
ACC[5] => IOP[5].DATAA
ACC[5] => Mux2.IN3
ACC[5] => T51_MD:md.ACC[5]
ACC[5] => ACC_Q~107.DATAB
ACC[6] => Add2.IN4
ACC[6] => ACC_Q~34.DATAB
ACC[6] => ACC_Q~54.DATAB
ACC[6] => ACC_Q~63.IN0
ACC[6] => ACC_Q~79.IN0
ACC[6] => ACC_Q~95.IN0
ACC[6] => Add6.IN10
ACC[6] => Add7.IN10
ACC[6] => ACC_Q~129.DATAB
ACC[6] => ACC_Q~137.DATAB
ACC[6] => ACC_Q~147.DATAB
ACC[6] => ACC_Q~155.DATAB
ACC[6] => IDCPBL_Q~27.DATAB
ACC[6] => LessThan0.IN6
ACC[6] => Equal91.IN5
ACC[6] => Add10.IN9
ACC[6] => IOP[6].DATAA
ACC[6] => Mux1.IN3
ACC[6] => T51_MD:md.ACC[6]
ACC[6] => ACC_Q~106.DATAB
ACC[7] => Add4.IN2
ACC[7] => ACC_Q~33.DATAB
ACC[7] => ACC_Q~53.DATAB
ACC[7] => ACC_Q~64.IN0
ACC[7] => ACC_Q~80.IN0
ACC[7] => ACC_Q~96.IN0
ACC[7] => Add6.IN9
ACC[7] => Add7.IN9
ACC[7] => ACC_Q~144.DATAB
ACC[7] => ACC_Q~146.DATAB
ACC[7] => ACC_Q~154.DATAB
ACC[7] => CY_Out~23.DATAB
ACC[7] => IDCPBL_Q~26.DATAB
ACC[7] => LessThan0.IN5
ACC[7] => Equal91.IN4
ACC[7] => Add10.IN8
ACC[7] => IOP[7].DATAA
ACC[7] => Mux0.IN3
ACC[7] => T51_MD:md.ACC[7]
ACC[7] => ACC_Q~105.DATAB
B[0] => T51_MD:md.B[0]
B[1] => T51_MD:md.B[1]
B[2] => T51_MD:md.B[2]
B[3] => T51_MD:md.B[3]
B[4] => T51_MD:md.B[4]
B[5] => T51_MD:md.B[5]
B[6] => T51_MD:md.B[6]
B[7] => T51_MD:md.B[7]
IA[0] => AOP2[0].DATAA
IA[0] => ACC_Q~40.DATAB
IA[0] => ACC_Q~48.DATAB
IA[0] => IDCPBL_Q~34.IN0
IA[0] => IDCPBL_Q~50.IN0
IA[0] => IDCPBL_Q~66.IN0
IA[0] => Add8.IN16
IA[0] => Add9.IN16
IA[0] => Add11.IN16
IA[0] => Bit_Op1[0].IN0
IA[0] => Bit_Op2~0.IN0
IA[0] => Bit_Result~17.IN0
IA[0] => Bit_Result~44.IN0
IA[0] => IA_d[0].DATAIN
IA[0] => Bit_Op2~8.IN0
IA[1] => AOP2[1].DATAA
IA[1] => ACC_Q~39.DATAB
IA[1] => ACC_Q~47.DATAB
IA[1] => IDCPBL_Q~35.IN0
IA[1] => IDCPBL_Q~51.IN0
IA[1] => IDCPBL_Q~67.IN0
IA[1] => Add8.IN15
IA[1] => Add9.IN15
IA[1] => Add11.IN15
IA[1] => Bit_Op1[1].IN0
IA[1] => Bit_Op2~1.IN0
IA[1] => Bit_Result~18.IN0
IA[1] => Bit_Result~45.IN0
IA[1] => IA_d[1].DATAIN
IA[1] => Bit_Op2~9.IN0
IA[2] => AOP2[2].DATAA
IA[2] => ACC_Q~38.DATAB
IA[2] => ACC_Q~46.DATAB
IA[2] => IDCPBL_Q~36.IN0
IA[2] => IDCPBL_Q~52.IN0
IA[2] => IDCPBL_Q~68.IN0
IA[2] => Add8.IN14
IA[2] => Add9.IN14
IA[2] => Add11.IN14
IA[2] => Bit_Op1[2].IN0
IA[2] => Bit_Op2~2.IN0
IA[2] => Bit_Result~19.IN0
IA[2] => Bit_Result~46.IN0
IA[2] => IA_d[2].DATAIN
IA[2] => Bit_Op2~10.IN0
IA[3] => AOP2[3].DATAA
IA[3] => ACC_Q~37.DATAB
IA[3] => ACC_Q~45.DATAB
IA[3] => IDCPBL_Q~37.IN0
IA[3] => IDCPBL_Q~53.IN0
IA[3] => IDCPBL_Q~69.IN0
IA[3] => Add8.IN13
IA[3] => Add9.IN13
IA[3] => Add11.IN13
IA[3] => Bit_Op1[3].IN0
IA[3] => Bit_Op2~3.IN0
IA[3] => Bit_Result~20.IN0
IA[3] => Bit_Result~47.IN0
IA[3] => IA_d[3].DATAIN
IA[3] => Bit_Op2~11.IN0
IA[4] => AOP2[4].DATAA
IA[4] => ACC_Q~44.DATAB
IA[4] => IDCPBL_Q~21.DATAB
IA[4] => IDCPBL_Q~38.IN0
IA[4] => IDCPBL_Q~54.IN0
IA[4] => IDCPBL_Q~70.IN0
IA[4] => Add8.IN12
IA[4] => Add9.IN12
IA[4] => Add11.IN12
IA[4] => Bit_Op1[4].IN0
IA[4] => Bit_Op2~4.IN0
IA[4] => Bit_Result~21.IN0
IA[4] => Bit_Result~48.IN0
IA[4] => IA_d[4].DATAIN
IA[4] => Bit_Op2~12.IN0
IA[5] => AOP2[5].DATAA
IA[5] => ACC_Q~43.DATAB
IA[5] => IDCPBL_Q~20.DATAB
IA[5] => IDCPBL_Q~39.IN0
IA[5] => IDCPBL_Q~55.IN0
IA[5] => IDCPBL_Q~71.IN0
IA[5] => Add8.IN11
IA[5] => Add9.IN11
IA[5] => Add11.IN11
IA[5] => Bit_Op1[5].IN0
IA[5] => Bit_Op2~5.IN0
IA[5] => Bit_Result~22.IN0
IA[5] => Bit_Result~49.IN0
IA[5] => IA_d[5].DATAIN
IA[5] => Bit_Op2~13.IN0
IA[6] => AOP2[6].DATAA
IA[6] => ACC_Q~42.DATAB
IA[6] => IDCPBL_Q~19.DATAB
IA[6] => IDCPBL_Q~40.IN0
IA[6] => IDCPBL_Q~56.IN0
IA[6] => IDCPBL_Q~72.IN0
IA[6] => Add8.IN10
IA[6] => Add9.IN10
IA[6] => Add11.IN10
IA[6] => Bit_Op1[6].IN0
IA[6] => Bit_Op2~6.IN0
IA[6] => Bit_Result~23.IN0
IA[6] => Bit_Result~50.IN0
IA[6] => IA_d[6].DATAIN
IA[6] => Bit_Op2~14.IN0
IA[7] => AOP2[7].DATAA
IA[7] => ACC_Q~41.DATAB
IA[7] => IDCPBL_Q~18.DATAB
IA[7] => IDCPBL_Q~41.IN0
IA[7] => IDCPBL_Q~57.IN0
IA[7] => IDCPBL_Q~73.IN0
IA[7] => Add8.IN9
IA[7] => Add9.IN9
IA[7] => Add11.IN9
IA[7] => Bit_Op1[7].IN0
IA[7] => Bit_Op2~7.IN0
IA[7] => Bit_Result~24.IN0
IA[7] => Bit_Result~51.IN0
IA[7] => IA_d[7].DATAIN
IA[7] => Bit_Op2~15.IN0
IB[0] => AOP2[0].DATAB
IB[0] => IOP[0].DATAB
IB[0] => Mux7.IN3
IB[0] => Add11.IN8
IB[1] => AOP2[1].DATAB
IB[1] => IOP[1].DATAB
IB[1] => Mux6.IN4
IB[1] => Add11.IN7
IB[2] => AOP2[2].DATAB
IB[2] => IOP[2].DATAB
IB[2] => Mux5.IN4
IB[2] => Add11.IN6
IB[3] => AOP2[3].DATAB
IB[3] => IOP[3].DATAB
IB[3] => Mux4.IN4
IB[3] => Add11.IN5
IB[4] => AOP2[4].DATAB
IB[4] => IOP[4].DATAB
IB[4] => Mux3.IN4
IB[4] => Add11.IN4
IB[5] => AOP2[5].DATAB
IB[5] => IOP[5].DATAB
IB[5] => Mux2.IN4
IB[5] => Add11.IN3
IB[6] => AOP2[6].DATAB
IB[6] => IOP[6].DATAB
IB[6] => Mux1.IN4
IB[6] => Add11.IN2
IB[7] => AOP2[7].DATAB
IB[7] => IOP[7].DATAB
IB[7] => Mux0.IN4
IB[7] => Add11.IN1
Bit_Pattern[0] => Bit_Op2~0.IN1
Bit_Pattern[0] => Bit_Op2~8.IN1
Bit_Pattern[0] => Bit_Result~0.IN1
Bit_Pattern[0] => Bit_Result~17.IN1
Bit_Pattern[0] => Bit_Result~44.IN1
Bit_Pattern[0] => Bit_Op1[0].IN1
Bit_Pattern[1] => Bit_Op2~1.IN1
Bit_Pattern[1] => Bit_Op2~9.IN1
Bit_Pattern[1] => Bit_Result~1.IN1
Bit_Pattern[1] => Bit_Result~18.IN1
Bit_Pattern[1] => Bit_Result~45.IN1
Bit_Pattern[1] => Bit_Op1[1].IN1
Bit_Pattern[2] => Bit_Op2~2.IN1
Bit_Pattern[2] => Bit_Op2~10.IN1
Bit_Pattern[2] => Bit_Result~2.IN1
Bit_Pattern[2] => Bit_Result~19.IN1
Bit_Pattern[2] => Bit_Result~46.IN1
Bit_Pattern[2] => Bit_Op1[2].IN1
Bit_Pattern[3] => Bit_Op2~3.IN1
Bit_Pattern[3] => Bit_Op2~11.IN1
Bit_Pattern[3] => Bit_Result~3.IN1
Bit_Pattern[3] => Bit_Result~20.IN1
Bit_Pattern[3] => Bit_Result~47.IN1
Bit_Pattern[3] => Bit_Op1[3].IN1
Bit_Pattern[4] => Bit_Op2~4.IN1
Bit_Pattern[4] => Bit_Op2~12.IN1
Bit_Pattern[4] => Bit_Result~4.IN1
Bit_Pattern[4] => Bit_Result~21.IN1
Bit_Pattern[4] => Bit_Result~48.IN1
Bit_Pattern[4] => Bit_Op1[4].IN1
Bit_Pattern[5] => Bit_Op2~5.IN1
Bit_Pattern[5] => Bit_Op2~13.IN1
Bit_Pattern[5] => Bit_Result~5.IN1
Bit_Pattern[5] => Bit_Result~22.IN1
Bit_Pattern[5] => Bit_Result~49.IN1
Bit_Pattern[5] => Bit_Op1[5].IN1
Bit_Pattern[6] => Bit_Op2~6.IN1
Bit_Pattern[6] => Bit_Op2~14.IN1
Bit_Pattern[6] => Bit_Result~6.IN1
Bit_Pattern[6] => Bit_Result~23.IN1
Bit_Pattern[6] => Bit_Result~50.IN1
Bit_Pattern[6] => Bit_Op1[6].IN1
Bit_Pattern[7] => Bit_Op2~7.IN1
Bit_Pattern[7] => Bit_Op2~15.IN1
Bit_Pattern[7] => Bit_Result~7.IN1
Bit_Pattern[7] => Bit_Result~24.IN1
Bit_Pattern[7] => Bit_Result~51.IN1
Bit_Pattern[7] => Bit_Op1[7].IN1
CY_In => comb~1.IN1
CY_In => ACC_Q~136.DATAB
CY_In => ACC_Q~145.DATAB
CY_In => CY_Out~0.IN0
CY_In => CY_Out~5.IN0
CY_In => DA~1.IN0
CY_In => ADA[8].IN0
CY_In => Bit_Result~0.IN0
CY_In => Bit_Result~1.IN0
CY_In => Bit_Result~2.IN0
CY_In => Bit_Result~3.IN0
CY_In => Bit_Result~4.IN0
CY_In => Bit_Result~5.IN0
CY_In => Bit_Result~6.IN0
CY_In => Bit_Result~7.IN0
CY_In => CY_Out~18.DATAB
AC_In => DA~0.IN1
ACC_Q[0] <= ACC_Q~168.DB_MAX_OUTPUT_PORT_TYPE
ACC_Q[1] <= ACC_Q~167.DB_MAX_OUTPUT_PORT_TYPE
ACC_Q[2] <= ACC_Q~166.DB_MAX_OUTPUT_PORT_TYPE
ACC_Q[3] <= ACC_Q~165.DB_MAX_OUTPUT_PORT_TYPE
ACC_Q[4] <= ACC_Q~164.DB_MAX_OUTPUT_PORT_TYPE
ACC_Q[5] <= ACC_Q~163.DB_MAX_OUTPUT_PORT_TYPE
ACC_Q[6] <= ACC_Q~162.DB_MAX_OUTPUT_PORT_TYPE
ACC_Q[7] <= ACC_Q~161.DB_MAX_OUTPUT_PORT_TYPE
B_Q[0] <= B_Q~7.DB_MAX_OUTPUT_PORT_TYPE
B_Q[1] <= B_Q~6.DB_MAX_OUTPUT_PORT_TYPE
B_Q[2] <= B_Q~5.DB_MAX_OUTPUT_PORT_TYPE
B_Q[3] <= B_Q~4.DB_MAX_OUTPUT_PORT_TYPE
B_Q[4] <= B_Q~3.DB_MAX_OUTPUT_PORT_TYPE
B_Q[5] <= B_Q~2.DB_MAX_OUTPUT_PORT_TYPE
B_Q[6] <= B_Q~1.DB_MAX_OUTPUT_PORT_TYPE
B_Q[7] <= B_Q~0.DB_MAX_OUTPUT_PORT_TYPE
IDCPBL_Q[0] <= IDCPBL_Q~97.DB_MAX_OUTPUT_PORT_TYPE
IDCPBL_Q[1] <= IDCPBL_Q~96.DB_MAX_OUTPUT_PORT_TYPE
IDCPBL_Q[2] <= IDCPBL_Q~95.DB_MAX_OUTPUT_PORT_TYPE
IDCPBL_Q[3] <= IDCPBL_Q~94.DB_MAX_OUTPUT_PORT_TYPE
IDCPBL_Q[4] <= IDCPBL_Q~93.DB_MAX_OUTPUT_PORT_TYPE
IDCPBL_Q[5] <= IDCPBL_Q~92.DB_MAX_OUTPUT_PORT_TYPE
IDCPBL_Q[6] <= IDCPBL_Q~91.DB_MAX_OUTPUT_PORT_TYPE
IDCPBL_Q[7] <= IDCPBL_Q~90.DB_MAX_OUTPUT_PORT_TYPE
Div_Rdy <= T51_MD:md.Div_Rdy
CJNE <= CJNE~2.DB_MAX_OUTPUT_PORT_TYPE
DJNZ <= Equal90.DB_MAX_OUTPUT_PORT_TYPE
CY_Out <= CY_Out~26.DB_MAX_OUTPUT_PORT_TYPE
AC_Out <= AC_Out~0.DB_MAX_OUTPUT_PORT_TYPE
OV_Out <= OV_Out~2.DB_MAX_OUTPUT_PORT_TYPE
CY_Wr <= CY_Wr~8.DB_MAX_OUTPUT_PORT_TYPE
AC_Wr <= AC_Wr~1.DB_MAX_OUTPUT_PORT_TYPE
OV_Wr <= OV_Wr~2.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md
Clk => Div_Q[0]~reg0.CLK
Clk => Div_Q[1]~reg0.CLK
Clk => Div_Q[2]~reg0.CLK
Clk => Div_Q[3]~reg0.CLK
Clk => Div_Q[4]~reg0.CLK
Clk => Div_Q[5]~reg0.CLK
Clk => Div_Q[6]~reg0.CLK
Clk => Div_Q[7]~reg0.CLK
Clk => Div_Q[8]~reg0.CLK
Clk => Div_Q[9]~reg0.CLK
Clk => Div_Q[10]~reg0.CLK
Clk => Div_Q[11]~reg0.CLK
Clk => Div_Q[12]~reg0.CLK
Clk => Div_Q[13]~reg0.CLK
Clk => Div_Q[14]~reg0.CLK
Clk => Div_Q[15]~reg0.CLK
Clk => Div_OV~reg0.CLK
Clk => Div_Rdy~reg0.CLK
Clk => Old_B[0].CLK
Clk => Old_B[1].CLK
Clk => Old_B[2].CLK
Clk => Old_B[3].CLK
Clk => Old_B[4].CLK
Clk => Old_B[5].CLK
Clk => Old_B[6].CLK
Clk => Old_B[7].CLK
Clk => Old_ACC[0].CLK
Clk => Old_ACC[1].CLK
Clk => Old_ACC[2].CLK
Clk => Old_ACC[3].CLK
Clk => Old_ACC[4].CLK
Clk => Old_ACC[5].CLK
Clk => Old_ACC[6].CLK
Clk => Old_ACC[7].CLK
Clk => Cnt[0].CLK
Clk => Cnt[1].CLK
Clk => Cnt[2].CLK
Clk => Cnt[3].CLK
Clk => Tmp3[0].CLK
Clk => Tmp3[1].CLK
Clk => Tmp3[2].CLK
Clk => Tmp3[3].CLK
Clk => Tmp3[4].CLK
Clk => Tmp3[5].CLK
Clk => Tmp3[6].CLK
Clk => Tmp3[7].CLK
Clk => Tmp3[8].CLK
Clk => Tmp1[0].CLK
Clk => Tmp1[1].CLK
Clk => Tmp1[2].CLK
Clk => Tmp1[3].CLK
Clk => Tmp1[4].CLK
Clk => Tmp1[5].CLK
Clk => Tmp1[6].CLK
Clk => Tmp1[7].CLK
Clk => Tmp1[8].CLK
Clk => Tmp1[9].CLK
Clk => Tmp1[10].CLK
Clk => Tmp1[11].CLK
Clk => Tmp1[12].CLK
Clk => Tmp1[13].CLK
Clk => Tmp1[14].CLK
ACC[0] => Mult0.IN7
ACC[0] => Old_ACC[0].DATAIN
ACC[0] => Equal2.IN7
ACC[0] => LessThan0.IN8
ACC[0] => Div_Q~23.DATAB
ACC[0] => Equal3.IN7
ACC[0] => Tmp1~82.DATAB
ACC[1] => Mult0.IN6
ACC[1] => Old_ACC[1].DATAIN
ACC[1] => Equal2.IN6
ACC[1] => LessThan0.IN7
ACC[1] => Div_Q~22.DATAB
ACC[1] => Equal3.IN6
ACC[1] => Tmp1~81.DATAB
ACC[2] => Mult0.IN5
ACC[2] => Old_ACC[2].DATAIN
ACC[2] => Equal2.IN5
ACC[2] => LessThan0.IN6
ACC[2] => Div_Q~21.DATAB
ACC[2] => Equal3.IN5
ACC[2] => Tmp1~80.DATAB
ACC[3] => Mult0.IN4
ACC[3] => Old_ACC[3].DATAIN
ACC[3] => Equal2.IN4
ACC[3] => LessThan0.IN5
ACC[3] => Div_Q~20.DATAB
ACC[3] => Equal3.IN4
ACC[3] => Tmp1~79.DATAB
ACC[4] => Mult0.IN3
ACC[4] => Old_ACC[4].DATAIN
ACC[4] => Equal2.IN3
ACC[4] => LessThan0.IN4
ACC[4] => Div_Q~19.DATAB
ACC[4] => Equal3.IN3
ACC[4] => Tmp1~78.DATAB
ACC[5] => Mult0.IN2
ACC[5] => Old_ACC[5].DATAIN
ACC[5] => Equal2.IN2
ACC[5] => LessThan0.IN3
ACC[5] => Div_Q~18.DATAB
ACC[5] => Equal3.IN2
ACC[5] => Tmp1~77.DATAB
ACC[6] => Mult0.IN1
ACC[6] => Old_ACC[6].DATAIN
ACC[6] => Equal2.IN1
ACC[6] => LessThan0.IN2
ACC[6] => Div_Q~17.DATAB
ACC[6] => Equal3.IN1
ACC[6] => Tmp1~76.DATAB
ACC[7] => Mult0.IN0
ACC[7] => Old_ACC[7].DATAIN
ACC[7] => Equal2.IN0
ACC[7] => LessThan0.IN1
ACC[7] => Div_Q~16.DATAB
ACC[7] => Equal3.IN0
ACC[7] => Tmp1~75.DATAB
B[0] => Mult0.IN15
B[0] => Equal2.IN15
B[0] => LessThan0.IN16
B[0] => Old_B[0].DATAIN
B[0] => Equal4.IN7
B[0] => Equal1.IN7
B[0] => Tmp3[0].DATAIN
B[1] => Mult0.IN14
B[1] => Equal2.IN14
B[1] => LessThan0.IN15
B[1] => Old_B[1].DATAIN
B[1] => Equal4.IN6
B[1] => Equal1.IN6
B[1] => Tmp3[1].DATAIN
B[2] => Mult0.IN13
B[2] => Equal2.IN13
B[2] => LessThan0.IN14
B[2] => Old_B[2].DATAIN
B[2] => Equal4.IN5
B[2] => Equal1.IN5
B[2] => Tmp3[2].DATAIN
B[3] => Mult0.IN12
B[3] => Equal2.IN12
B[3] => LessThan0.IN13
B[3] => Old_B[3].DATAIN
B[3] => Equal4.IN4
B[3] => Equal1.IN4
B[3] => Tmp3[3].DATAIN
B[4] => Mult0.IN11
B[4] => Equal2.IN11
B[4] => LessThan0.IN12
B[4] => Old_B[4].DATAIN
B[4] => Equal4.IN3
B[4] => Equal1.IN3
B[4] => Tmp3[4].DATAIN
B[5] => Mult0.IN10
B[5] => Equal2.IN10
B[5] => LessThan0.IN11
B[5] => Old_B[5].DATAIN
B[5] => Equal4.IN2
B[5] => Equal1.IN2
B[5] => Tmp3[5].DATAIN
B[6] => Mult0.IN9
B[6] => Equal2.IN9
B[6] => LessThan0.IN10
B[6] => Old_B[6].DATAIN
B[6] => Equal4.IN1
B[6] => Equal1.IN1
B[6] => Tmp3[6].DATAIN
B[7] => Mult0.IN8
B[7] => Equal2.IN8
B[7] => LessThan0.IN9
B[7] => Old_B[7].DATAIN
B[7] => Equal4.IN0
B[7] => Equal1.IN0
B[7] => Tmp3[7].DATAIN
Mul_Q[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mul_Q[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mul_Q[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mul_Q[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mul_Q[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mul_Q[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mul_Q[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mul_Q[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mul_Q[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mul_Q[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mul_Q[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mul_Q[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mul_Q[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mul_Q[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mul_Q[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mul_Q[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mul_OV <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
Div_Q[0] <= Div_Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Div_Q[1] <= Div_Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Div_Q[2] <= Div_Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Div_Q[3] <= Div_Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Div_Q[4] <= Div_Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Div_Q[5] <= Div_Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Div_Q[6] <= Div_Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Div_Q[7] <= Div_Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Div_Q[8] <= Div_Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Div_Q[9] <= Div_Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Div_Q[10] <= Div_Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Div_Q[11] <= Div_Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Div_Q[12] <= Div_Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Div_Q[13] <= Div_Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Div_Q[14] <= Div_Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Div_Q[15] <= Div_Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Div_OV <= Div_OV~reg0.DB_MAX_OUTPUT_PORT_TYPE
Div_Rdy <= Div_Rdy~reg0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram
Clk => iram_cyclone:IRAM.clock
Clk => wrdata_r[0].CLK
Clk => wrdata_r[1].CLK
Clk => wrdata_r[2].CLK
Clk => wrdata_r[3].CLK
Clk => wrdata_r[4].CLK
Clk => wrdata_r[5].CLK
Clk => wrdata_r[6].CLK
Clk => wrdata_r[7].CLK
Clk => wren_mux_b.CLK
Clk => wren_mux_a.CLK
Clk => Int_AddrA_r_i[0].CLK
Clk => Int_AddrA_r_i[1].CLK
Clk => Int_AddrA_r_i[2].CLK
Clk => Int_AddrA_r_i[3].CLK
Clk => Int_AddrA_r_i[4].CLK
Clk => Int_AddrA_r_i[5].CLK
Clk => Int_AddrA_r_i[6].CLK
Clk => Int_AddrA_r_i[7].CLK
Rst_n => wren_mux_b.ACLR
Rst_n => wren_mux_a.ACLR
Rst_n => Int_AddrA_r_i[0].ACLR
Rst_n => Int_AddrA_r_i[1].ACLR
Rst_n => Int_AddrA_r_i[2].ACLR
Rst_n => Int_AddrA_r_i[3].ACLR
Rst_n => Int_AddrA_r_i[4].ACLR
Rst_n => Int_AddrA_r_i[5].ACLR
Rst_n => Int_AddrA_r_i[6].ACLR
Rst_n => Int_AddrA_r_i[7].ACLR
Rst_n => wrdata_r[1].ENA
Rst_n => wrdata_r[0].ENA
Rst_n => wrdata_r[2].ENA
Rst_n => wrdata_r[3].ENA
Rst_n => wrdata_r[4].ENA
Rst_n => wrdata_r[5].ENA
Rst_n => wrdata_r[6].ENA
Rst_n => wrdata_r[7].ENA
ARE => iram_cyclone:IRAM.rden_b
ARE => iram_cyclone:IRAM.rden_a
Wr => process1~0.IN0
Wr => process1~1.IN0
Wr => iram_cyclone:IRAM.wren
DIn[0] => iram_cyclone:IRAM.data[0]
DIn[0] => wrdata_r[0].DATAIN
DIn[1] => iram_cyclone:IRAM.data[1]
DIn[1] => wrdata_r[1].DATAIN
DIn[2] => iram_cyclone:IRAM.data[2]
DIn[2] => wrdata_r[2].DATAIN
DIn[3] => iram_cyclone:IRAM.data[3]
DIn[3] => wrdata_r[3].DATAIN
DIn[4] => iram_cyclone:IRAM.data[4]
DIn[4] => wrdata_r[4].DATAIN
DIn[5] => iram_cyclone:IRAM.data[5]
DIn[5] => wrdata_r[5].DATAIN
DIn[6] => iram_cyclone:IRAM.data[6]
DIn[6] => wrdata_r[6].DATAIN
DIn[7] => iram_cyclone:IRAM.data[7]
DIn[7] => wrdata_r[7].DATAIN
Int_AddrA[0] => Int_AddrA_r_i[0].DATAIN
Int_AddrA[0] => Equal0.IN7
Int_AddrA[0] => iram_cyclone:IRAM.rdaddress_a[0]
Int_AddrA[1] => Int_AddrA_r_i[1].DATAIN
Int_AddrA[1] => Equal0.IN6
Int_AddrA[1] => iram_cyclone:IRAM.rdaddress_a[1]
Int_AddrA[2] => Int_AddrA_r_i[2].DATAIN
Int_AddrA[2] => Equal0.IN5
Int_AddrA[2] => iram_cyclone:IRAM.rdaddress_a[2]
Int_AddrA[3] => Int_AddrA_r_i[3].DATAIN
Int_AddrA[3] => Equal0.IN4
Int_AddrA[3] => iram_cyclone:IRAM.rdaddress_a[3]
Int_AddrA[4] => Int_AddrA_r_i[4].DATAIN
Int_AddrA[4] => Equal0.IN3
Int_AddrA[4] => iram_cyclone:IRAM.rdaddress_a[4]
Int_AddrA[5] => Int_AddrA_r_i[5].DATAIN
Int_AddrA[5] => Equal0.IN2
Int_AddrA[5] => iram_cyclone:IRAM.rdaddress_a[5]
Int_AddrA[6] => Int_AddrA_r_i[6].DATAIN
Int_AddrA[6] => Equal0.IN1
Int_AddrA[6] => iram_cyclone:IRAM.rdaddress_a[6]
Int_AddrA[7] => Int_AddrA_r_i[7].DATAIN
Int_AddrA[7] => Equal0.IN0
Int_AddrA[7] => iram_cyclone:IRAM.rdaddress_a[7]
Int_AddrA_r[0] <= Int_AddrA_r_i[0].DB_MAX_OUTPUT_PORT_TYPE
Int_AddrA_r[1] <= Int_AddrA_r_i[1].DB_MAX_OUTPUT_PORT_TYPE
Int_AddrA_r[2] <= Int_AddrA_r_i[2].DB_MAX_OUTPUT_PORT_TYPE
Int_AddrA_r[3] <= Int_AddrA_r_i[3].DB_MAX_OUTPUT_PORT_TYPE
Int_AddrA_r[4] <= Int_AddrA_r_i[4].DB_MAX_OUTPUT_PORT_TYPE
Int_AddrA_r[5] <= Int_AddrA_r_i[5].DB_MAX_OUTPUT_PORT_TYPE
Int_AddrA_r[6] <= Int_AddrA_r_i[6].DB_MAX_OUTPUT_PORT_TYPE
Int_AddrA_r[7] <= Int_AddrA_r_i[7].DB_MAX_OUTPUT_PORT_TYPE
Int_AddrB[0] => Equal1.IN7
Int_AddrB[0] => iram_cyclone:IRAM.rdaddress_b[0]
Int_AddrB[1] => Equal1.IN6
Int_AddrB[1] => iram_cyclone:IRAM.rdaddress_b[1]
Int_AddrB[2] => Equal1.IN5
Int_AddrB[2] => iram_cyclone:IRAM.rdaddress_b[2]
Int_AddrB[3] => Equal1.IN4
Int_AddrB[3] => iram_cyclone:IRAM.rdaddress_b[3]
Int_AddrB[4] => Equal1.IN3
Int_AddrB[4] => iram_cyclone:IRAM.rdaddress_b[4]
Int_AddrB[5] => Equal1.IN2
Int_AddrB[5] => iram_cyclone:IRAM.rdaddress_b[5]
Int_AddrB[6] => Equal1.IN1
Int_AddrB[6] => iram_cyclone:IRAM.rdaddress_b[6]
Int_AddrB[7] => Equal1.IN0
Int_AddrB[7] => iram_cyclone:IRAM.rdaddress_b[7]
Mem_A[0] <= Mem_A~7.DB_MAX_OUTPUT_PORT_TYPE
Mem_A[1] <= Mem_A~6.DB_MAX_OUTPUT_PORT_TYPE
Mem_A[2] <= Mem_A~5.DB_MAX_OUTPUT_PORT_TYPE
Mem_A[3] <= Mem_A~4.DB_MAX_OUTPUT_PORT_TYPE
Mem_A[4] <= Mem_A~3.DB_MAX_OUTPUT_PORT_TYPE
Mem_A[5] <= Mem_A~2.DB_MAX_OUTPUT_PORT_TYPE
Mem_A[6] <= Mem_A~1.DB_MAX_OUTPUT_PORT_TYPE
Mem_A[7] <= Mem_A~0.DB_MAX_OUTPUT_PORT_TYPE
Mem_B[0] <= Mem_B~7.DB_MAX_OUTPUT_PORT_TYPE
Mem_B[1] <= Mem_B~6.DB_MAX_OUTPUT_PORT_TYPE
Mem_B[2] <= Mem_B~5.DB_MAX_OUTPUT_PORT_TYPE
Mem_B[3] <= Mem_B~4.DB_MAX_OUTPUT_PORT_TYPE
Mem_B[4] <= Mem_B~3.DB_MAX_OUTPUT_PORT_TYPE
Mem_B[5] <= Mem_B~2.DB_MAX_OUTPUT_PORT_TYPE
Mem_B[6] <= Mem_B~1.DB_MAX_OUTPUT_PORT_TYPE
Mem_B[7] <= Mem_B~0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM
clock => alt3pram:alt3pram_component.inclock
data[0] => alt3pram:alt3pram_component.data[0]
data[1] => alt3pram:alt3pram_component.data[1]
data[2] => alt3pram:alt3pram_component.data[2]
data[3] => alt3pram:alt3pram_component.data[3]
data[4] => alt3pram:alt3pram_component.data[4]
data[5] => alt3pram:alt3pram_component.data[5]
data[6] => alt3pram:alt3pram_component.data[6]
data[7] => alt3pram:alt3pram_component.data[7]
rdaddress_a[0] => alt3pram:alt3pram_component.rdaddress_a[0]
rdaddress_a[1] => alt3pram:alt3pram_component.rdaddress_a[1]
rdaddress_a[2] => alt3pram:alt3pram_component.rdaddress_a[2]
rdaddress_a[3] => alt3pram:alt3pram_component.rdaddress_a[3]
rdaddress_a[4] => alt3pram:alt3pram_component.rdaddress_a[4]
rdaddress_a[5] => alt3pram:alt3pram_component.rdaddress_a[5]
rdaddress_a[6] => alt3pram:alt3pram_component.rdaddress_a[6]
rdaddress_a[7] => alt3pram:alt3pram_component.rdaddress_a[7]
rdaddress_b[0] => alt3pram:alt3pram_component.rdaddress_b[0]
rdaddress_b[1] => alt3pram:alt3pram_component.rdaddress_b[1]
rdaddress_b[2] => alt3pram:alt3pram_component.rdaddress_b[2]
rdaddress_b[3] => alt3pram:alt3pram_component.rdaddress_b[3]
rdaddress_b[4] => alt3pram:alt3pram_component.rdaddress_b[4]
rdaddress_b[5] => alt3pram:alt3pram_component.rdaddress_b[5]
rdaddress_b[6] => alt3pram:alt3pram_component.rdaddress_b[6]
rdaddress_b[7] => alt3pram:alt3pram_component.rdaddress_b[7]
rden_a => alt3pram:alt3pram_component.rden_a
rden_b => alt3pram:alt3pram_component.rden_b
wraddress[0] => alt3pram:alt3pram_component.wraddress[0]
wraddress[1] => alt3pram:alt3pram_component.wraddress[1]
wraddress[2] => alt3pram:alt3pram_component.wraddress[2]
wraddress[3] => alt3pram:alt3pram_component.wraddress[3]
wraddress[4] => alt3pram:alt3pram_component.wraddress[4]
wraddress[5] => alt3pram:alt3pram_component.wraddress[5]
wraddress[6] => alt3pram:alt3pram_component.wraddress[6]
wraddress[7] => alt3pram:alt3pram_component.wraddress[7]
wren => alt3pram:alt3pram_component.wren
qa[0] <= alt3pram:alt3pram_component.qa[0]
qa[1] <= alt3pram:alt3pram_component.qa[1]
qa[2] <= alt3pram:alt3pram_component.qa[2]
qa[3] <= alt3pram:alt3pram_component.qa[3]
qa[4] <= alt3pram:alt3pram_component.qa[4]
qa[5] <= alt3pram:alt3pram_component.qa[5]
qa[6] <= alt3pram:alt3pram_component.qa[6]
qa[7] <= alt3pram:alt3pram_component.qa[7]
qb[0] <= alt3pram:alt3pram_component.qb[0]
qb[1] <= alt3pram:alt3pram_component.qb[1]
qb[2] <= alt3pram:alt3pram_component.qb[2]
qb[3] <= alt3pram:alt3pram_component.qb[3]
qb[4] <= alt3pram:alt3pram_component.qb[4]
qb[5] <= alt3pram:alt3pram_component.qb[5]
qb[6] <= alt3pram:alt3pram_component.qb[6]
qb[7] <= alt3pram:alt3pram_component.qb[7]


|T8052_Toplevel|T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component
wren => altdpram:altdpram_component1.wren
wren => altdpram:altdpram_component2.wren
data[0] => altdpram:altdpram_component1.data[0]
data[0] => altdpram:altdpram_component2.data[0]
data[1] => altdpram:altdpram_component1.data[1]
data[1] => altdpram:altdpram_component2.data[1]
data[2] => altdpram:altdpram_component1.data[2]
data[2] => altdpram:altdpram_component2.data[2]
data[3] => altdpram:altdpram_component1.data[3]
data[3] => altdpram:altdpram_component2.data[3]
data[4] => altdpram:altdpram_component1.data[4]
data[4] => altdpram:altdpram_component2.data[4]
data[5] => altdpram:altdpram_component1.data[5]
data[5] => altdpram:altdpram_component2.data[5]
data[6] => altdpram:altdpram_component1.data[6]
data[6] => altdpram:altdpram_component2.data[6]
data[7] => altdpram:altdpram_component1.data[7]
data[7] => altdpram:altdpram_component2.data[7]
wraddress[0] => altdpram:altdpram_component1.wraddress[0]
wraddress[0] => altdpram:altdpram_component2.wraddress[0]
wraddress[1] => altdpram:altdpram_component1.wraddress[1]
wraddress[1] => altdpram:altdpram_component2.wraddress[1]
wraddress[2] => altdpram:altdpram_component1.wraddress[2]
wraddress[2] => altdpram:altdpram_component2.wraddress[2]
wraddress[3] => altdpram:altdpram_component1.wraddress[3]
wraddress[3] => altdpram:altdpram_component2.wraddress[3]
wraddress[4] => altdpram:altdpram_component1.wraddress[4]
wraddress[4] => altdpram:altdpram_component2.wraddress[4]
wraddress[5] => altdpram:altdpram_component1.wraddress[5]
wraddress[5] => altdpram:altdpram_component2.wraddress[5]
wraddress[6] => altdpram:altdpram_component1.wraddress[6]
wraddress[6] => altdpram:altdpram_component2.wraddress[6]
wraddress[7] => altdpram:altdpram_component1.wraddress[7]
wraddress[7] => altdpram:altdpram_component2.wraddress[7]
inclock => altdpram:altdpram_component1.inclock
inclock => altdpram:altdpram_component2.inclock
inclocken => ~NO_FANOUT~
outclock => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
rden_a => altdpram:altdpram_component1.rden
rden_b => altdpram:altdpram_component2.rden
rdaddress_a[0] => altdpram:altdpram_component1.rdaddress[0]
rdaddress_a[1] => altdpram:altdpram_component1.rdaddress[1]
rdaddress_a[2] => altdpram:altdpram_component1.rdaddress[2]
rdaddress_a[3] => altdpram:altdpram_component1.rdaddress[3]
rdaddress_a[4] => altdpram:altdpram_component1.rdaddress[4]
rdaddress_a[5] => altdpram:altdpram_component1.rdaddress[5]
rdaddress_a[6] => altdpram:altdpram_component1.rdaddress[6]
rdaddress_a[7] => altdpram:altdpram_component1.rdaddress[7]
rdaddress_b[0] => altdpram:altdpram_component2.rdaddress[0]
rdaddress_b[1] => altdpram:altdpram_component2.rdaddress[1]
rdaddress_b[2] => altdpram:altdpram_component2.rdaddress[2]
rdaddress_b[3] => altdpram:altdpram_component2.rdaddress[3]
rdaddress_b[4] => altdpram:altdpram_component2.rdaddress[4]
rdaddress_b[5] => altdpram:altdpram_component2.rdaddress[5]
rdaddress_b[6] => altdpram:altdpram_component2.rdaddress[6]
rdaddress_b[7] => altdpram:altdpram_component2.rdaddress[7]
qa[0] <= altdpram:altdpram_component1.q[0]
qa[1] <= altdpram:altdpram_component1.q[1]
qa[2] <= altdpram:altdpram_component1.q[2]
qa[3] <= altdpram:altdpram_component1.q[3]
qa[4] <= altdpram:altdpram_component1.q[4]
qa[5] <= altdpram:altdpram_component1.q[5]
qa[6] <= altdpram:altdpram_component1.q[6]
qa[7] <= altdpram:altdpram_component1.q[7]
qb[0] <= altdpram:altdpram_component2.q[0]
qb[1] <= altdpram:altdpram_component2.q[1]
qb[2] <= altdpram:altdpram_component2.q[2]
qb[3] <= altdpram:altdpram_component2.q[3]
qb[4] <= altdpram:altdpram_component2.q[4]
qb[5] <= altdpram:altdpram_component2.q[5]
qb[6] <= altdpram:altdpram_component2.q[6]
qb[7] <= altdpram:altdpram_component2.q[7]


|T8052_Toplevel|T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1
wren => altsyncram:ram_block.wren_a
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
wraddress[0] => altsyncram:ram_block.address_a[0]
wraddress[1] => altsyncram:ram_block.address_a[1]
wraddress[2] => altsyncram:ram_block.address_a[2]
wraddress[3] => altsyncram:ram_block.address_a[3]
wraddress[4] => altsyncram:ram_block.address_a[4]
wraddress[5] => altsyncram:ram_block.address_a[5]
wraddress[6] => altsyncram:ram_block.address_a[6]
wraddress[7] => altsyncram:ram_block.address_a[7]
inclock => altsyncram:ram_block.clock0
inclocken => ~NO_FANOUT~
rden => altsyncram:ram_block.rden_b
rdaddress[0] => altsyncram:ram_block.address_b[0]
rdaddress[1] => altsyncram:ram_block.address_b[1]
rdaddress[2] => altsyncram:ram_block.address_b[2]
rdaddress[3] => altsyncram:ram_block.address_b[3]
rdaddress[4] => altsyncram:ram_block.address_b[4]
rdaddress[5] => altsyncram:ram_block.address_b[5]
rdaddress[6] => altsyncram:ram_block.address_b[6]
rdaddress[7] => altsyncram:ram_block.address_b[7]
outclock => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
q[0] <= altsyncram:ram_block.q_b[0]
q[1] <= altsyncram:ram_block.q_b[1]
q[2] <= altsyncram:ram_block.q_b[2]
q[3] <= altsyncram:ram_block.q_b[3]
q[4] <= altsyncram:ram_block.q_b[4]
q[5] <= altsyncram:ram_block.q_b[5]
q[6] <= altsyncram:ram_block.q_b[6]
q[7] <= altsyncram:ram_block.q_b[7]


|T8052_Toplevel|T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block
wren_a => altsyncram_49p1:auto_generated.wren_a
wren_b => ~NO_FANOUT~
rden_b => altsyncram_49p1:auto_generated.rden_b
data_a[0] => altsyncram_49p1:auto_generated.data_a[0]
data_a[1] => altsyncram_49p1:auto_generated.data_a[1]
data_a[2] => altsyncram_49p1:auto_generated.data_a[2]
data_a[3] => altsyncram_49p1:auto_generated.data_a[3]
data_a[4] => altsyncram_49p1:auto_generated.data_a[4]
data_a[5] => altsyncram_49p1:auto_generated.data_a[5]
data_a[6] => altsyncram_49p1:auto_generated.data_a[6]
data_a[7] => altsyncram_49p1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_49p1:auto_generated.address_a[0]
address_a[1] => altsyncram_49p1:auto_generated.address_a[1]
address_a[2] => altsyncram_49p1:auto_generated.address_a[2]
address_a[3] => altsyncram_49p1:auto_generated.address_a[3]
address_a[4] => altsyncram_49p1:auto_generated.address_a[4]
address_a[5] => altsyncram_49p1:auto_generated.address_a[5]
address_a[6] => altsyncram_49p1:auto_generated.address_a[6]
address_a[7] => altsyncram_49p1:auto_generated.address_a[7]
address_b[0] => altsyncram_49p1:auto_generated.address_b[0]
address_b[1] => altsyncram_49p1:auto_generated.address_b[1]
address_b[2] => altsyncram_49p1:auto_generated.address_b[2]
address_b[3] => altsyncram_49p1:auto_generated.address_b[3]
address_b[4] => altsyncram_49p1:auto_generated.address_b[4]
address_b[5] => altsyncram_49p1:auto_generated.address_b[5]
address_b[6] => altsyncram_49p1:auto_generated.address_b[6]
address_b[7] => altsyncram_49p1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_49p1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_49p1:auto_generated.q_b[0]
q_b[1] <= altsyncram_49p1:auto_generated.q_b[1]
q_b[2] <= altsyncram_49p1:auto_generated.q_b[2]
q_b[3] <= altsyncram_49p1:auto_generated.q_b[3]
q_b[4] <= altsyncram_49p1:auto_generated.q_b[4]
q_b[5] <= altsyncram_49p1:auto_generated.q_b[5]
q_b[6] <= altsyncram_49p1:auto_generated.q_b[6]
q_b[7] <= altsyncram_49p1:auto_generated.q_b[7]


|T8052_Toplevel|T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
rden_b => ram_block1a0.ENA1
rden_b => ram_block1a1.ENA1
rden_b => ram_block1a2.ENA1
rden_b => ram_block1a3.ENA1
rden_b => ram_block1a4.ENA1
rden_b => ram_block1a5.ENA1
rden_b => ram_block1a6.ENA1
rden_b => ram_block1a7.ENA1
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.ENA0


|T8052_Toplevel|T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2
wren => altsyncram:ram_block.wren_a
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
wraddress[0] => altsyncram:ram_block.address_a[0]
wraddress[1] => altsyncram:ram_block.address_a[1]
wraddress[2] => altsyncram:ram_block.address_a[2]
wraddress[3] => altsyncram:ram_block.address_a[3]
wraddress[4] => altsyncram:ram_block.address_a[4]
wraddress[5] => altsyncram:ram_block.address_a[5]
wraddress[6] => altsyncram:ram_block.address_a[6]
wraddress[7] => altsyncram:ram_block.address_a[7]
inclock => altsyncram:ram_block.clock0
inclocken => ~NO_FANOUT~
rden => altsyncram:ram_block.rden_b
rdaddress[0] => altsyncram:ram_block.address_b[0]
rdaddress[1] => altsyncram:ram_block.address_b[1]
rdaddress[2] => altsyncram:ram_block.address_b[2]
rdaddress[3] => altsyncram:ram_block.address_b[3]
rdaddress[4] => altsyncram:ram_block.address_b[4]
rdaddress[5] => altsyncram:ram_block.address_b[5]
rdaddress[6] => altsyncram:ram_block.address_b[6]
rdaddress[7] => altsyncram:ram_block.address_b[7]
outclock => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
q[0] <= altsyncram:ram_block.q_b[0]
q[1] <= altsyncram:ram_block.q_b[1]
q[2] <= altsyncram:ram_block.q_b[2]
q[3] <= altsyncram:ram_block.q_b[3]
q[4] <= altsyncram:ram_block.q_b[4]
q[5] <= altsyncram:ram_block.q_b[5]
q[6] <= altsyncram:ram_block.q_b[6]
q[7] <= altsyncram:ram_block.q_b[7]


|T8052_Toplevel|T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block
wren_a => altsyncram_49p1:auto_generated.wren_a
wren_b => ~NO_FANOUT~
rden_b => altsyncram_49p1:auto_generated.rden_b
data_a[0] => altsyncram_49p1:auto_generated.data_a[0]
data_a[1] => altsyncram_49p1:auto_generated.data_a[1]
data_a[2] => altsyncram_49p1:auto_generated.data_a[2]
data_a[3] => altsyncram_49p1:auto_generated.data_a[3]
data_a[4] => altsyncram_49p1:auto_generated.data_a[4]
data_a[5] => altsyncram_49p1:auto_generated.data_a[5]
data_a[6] => altsyncram_49p1:auto_generated.data_a[6]
data_a[7] => altsyncram_49p1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_49p1:auto_generated.address_a[0]
address_a[1] => altsyncram_49p1:auto_generated.address_a[1]
address_a[2] => altsyncram_49p1:auto_generated.address_a[2]
address_a[3] => altsyncram_49p1:auto_generated.address_a[3]
address_a[4] => altsyncram_49p1:auto_generated.address_a[4]
address_a[5] => altsyncram_49p1:auto_generated.address_a[5]
address_a[6] => altsyncram_49p1:auto_generated.address_a[6]
address_a[7] => altsyncram_49p1:auto_generated.address_a[7]
address_b[0] => altsyncram_49p1:auto_generated.address_b[0]
address_b[1] => altsyncram_49p1:auto_generated.address_b[1]
address_b[2] => altsyncram_49p1:auto_generated.address_b[2]
address_b[3] => altsyncram_49p1:auto_generated.address_b[3]
address_b[4] => altsyncram_49p1:auto_generated.address_b[4]
address_b[5] => altsyncram_49p1:auto_generated.address_b[5]
address_b[6] => altsyncram_49p1:auto_generated.address_b[6]
address_b[7] => altsyncram_49p1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_49p1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_49p1:auto_generated.q_b[0]
q_b[1] <= altsyncram_49p1:auto_generated.q_b[1]
q_b[2] <= altsyncram_49p1:auto_generated.q_b[2]
q_b[3] <= altsyncram_49p1:auto_generated.q_b[3]
q_b[4] <= altsyncram_49p1:auto_generated.q_b[4]
q_b[5] <= altsyncram_49p1:auto_generated.q_b[5]
q_b[6] <= altsyncram_49p1:auto_generated.q_b[6]
q_b[7] <= altsyncram_49p1:auto_generated.q_b[7]


|T8052_Toplevel|T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_49p1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
rden_b => ram_block1a0.ENA1
rden_b => ram_block1a1.ENA1
rden_b => ram_block1a2.ENA1
rden_b => ram_block1a3.ENA1
rden_b => ram_block1a4.ENA1
rden_b => ram_block1a5.ENA1
rden_b => ram_block1a6.ENA1
rden_b => ram_block1a7.ENA1
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.ENA0


|T8052_Toplevel|T8052:u0|T51_Glue:glue51
Clk => Int1_r[0].CLK
Clk => Int1_r[1].CLK
Clk => Int0_r[0].CLK
Clk => Int0_r[1].CLK
Clk => PCON[0].CLK
Clk => PCON[1].CLK
Clk => PCON[2].CLK
Clk => PCON[3].CLK
Clk => PCON[4].CLK
Clk => PCON[5].CLK
Clk => PCON[6].CLK
Clk => PCON[7].CLK
Clk => TCON[0].CLK
Clk => TCON[1].CLK
Clk => TCON[2].CLK
Clk => TCON[3].CLK
Clk => TCON[4].CLK
Clk => TCON[5].CLK
Clk => TCON[6].CLK
Clk => TCON[7].CLK
Clk => IE[0].CLK
Clk => IE[1].CLK
Clk => IE[2].CLK
Clk => IE[3].CLK
Clk => IE[4].CLK
Clk => IE[5].CLK
Clk => IE[6].CLK
Clk => IE[7].CLK
Rst_n => Int1_r[0].PRESET
Rst_n => Int1_r[1].PRESET
Rst_n => Int0_r[0].PRESET
Rst_n => Int0_r[1].PRESET
Rst_n => PCON[0].ACLR
Rst_n => PCON[1].ACLR
Rst_n => PCON[2].ACLR
Rst_n => PCON[3].ACLR
Rst_n => PCON[4].ACLR
Rst_n => PCON[5].ACLR
Rst_n => PCON[6].ACLR
Rst_n => PCON[7].ACLR
Rst_n => TCON[0].ACLR
Rst_n => TCON[1].ACLR
Rst_n => TCON[2].ACLR
Rst_n => TCON[3].ACLR
Rst_n => TCON[4].ACLR
Rst_n => TCON[5].ACLR
Rst_n => TCON[6].ACLR
Rst_n => TCON[7].ACLR
Rst_n => IE[0].ACLR
Rst_n => IE[1].ACLR
Rst_n => IE[2].ACLR
Rst_n => IE[3].ACLR
Rst_n => IE[4].ACLR
Rst_n => IE[5].ACLR
Rst_n => IE[6].ACLR
Rst_n => IE[7].ACLR
INT0 => Int0_r[0].DATAIN
INT1 => Int1_r[0].DATAIN
RI => Int_Trig~11.IN0
TI => Int_Trig~11.IN1
OF0 => TCON~4.OUTPUTSELECT
OF1 => TCON~6.OUTPUTSELECT
OF2 => Int_Trig~14.IN1
IO_Wr => process0~0.IN0
IO_Wr => process0~1.IN1
IO_Wr => process0~2.IN0
IO_Wr => P0_Wr~0.IN0
IO_Wr => P1_Wr~0.IN0
IO_Wr => P2_Wr~0.IN0
IO_Wr => P3_Wr~0.IN0
IO_Wr => TMOD_Wr~0.IN0
IO_Wr => TL0_Wr~0.IN0
IO_Wr => TL1_Wr~0.IN0
IO_Wr => TH0_Wr~0.IN0
IO_Wr => TH1_Wr~0.IN0
IO_Wr => T2CON_Wr~0.IN0
IO_Wr => RCAP2L_Wr~0.IN0
IO_Wr => RCAP2H_Wr~0.IN0
IO_Wr => TL2_Wr~0.IN0
IO_Wr => TH2_Wr~0.IN0
IO_Wr => SCON_Wr~0.IN0
IO_Wr => SBUF_Wr~0.IN0
IO_Wr => SevSeg_Con_Wr~0.IN0
IO_Wr => process1~0.IN0
IO_Wr => process1~1.IN0
IO_Wr => process1~2.IN0
IO_Wr => process1~3.IN0
IO_Wr => SevSeg_En_Wr~0.IN0
IO_Wr => ps2_data_wr~0.IN0
IO_Wr => ps2_ctrl_stat_wr~0.IN0
IO_Wr => Bank_Reg0_Wr~0.IN0
IO_Wr => Bank_Reg1_Wr~0.IN0
IO_Addr[0] => Equal42.IN13
IO_Addr[0] => Equal44.IN13
IO_Addr[0] => Equal46.IN13
IO_Addr[0] => Equal48.IN13
IO_Addr[0] => Equal0.IN2
IO_Addr[0] => Equal1.IN6
IO_Addr[0] => Equal2.IN6
IO_Addr[0] => Equal8.IN6
IO_Addr[0] => Equal10.IN6
IO_Addr[0] => Equal12.IN6
IO_Addr[0] => Equal14.IN6
IO_Addr[0] => Equal16.IN1
IO_Addr[0] => Equal18.IN6
IO_Addr[0] => Equal20.IN2
IO_Addr[0] => Equal22.IN6
IO_Addr[0] => Equal24.IN2
IO_Addr[0] => Equal26.IN6
IO_Addr[0] => Equal28.IN6
IO_Addr[0] => Equal30.IN3
IO_Addr[0] => Equal32.IN6
IO_Addr[0] => Equal34.IN3
IO_Addr[0] => Equal36.IN6
IO_Addr[0] => Equal38.IN2
IO_Addr[0] => Equal40.IN6
IO_Addr[0] => Equal50.IN2
IO_Addr[0] => Equal52.IN3
IO_Addr[0] => Equal54.IN6
IO_Addr[0] => Equal56.IN6
IO_Addr[0] => Equal58.IN4
IO_Addr[1] => Equal42.IN12
IO_Addr[1] => Equal44.IN12
IO_Addr[1] => Equal46.IN12
IO_Addr[1] => Equal48.IN12
IO_Addr[1] => Equal0.IN1
IO_Addr[1] => Equal1.IN5
IO_Addr[1] => Equal2.IN5
IO_Addr[1] => Equal8.IN5
IO_Addr[1] => Equal10.IN5
IO_Addr[1] => Equal12.IN5
IO_Addr[1] => Equal14.IN5
IO_Addr[1] => Equal16.IN6
IO_Addr[1] => Equal18.IN1
IO_Addr[1] => Equal20.IN1
IO_Addr[1] => Equal22.IN5
IO_Addr[1] => Equal24.IN6
IO_Addr[1] => Equal26.IN5
IO_Addr[1] => Equal28.IN2
IO_Addr[1] => Equal30.IN2
IO_Addr[1] => Equal32.IN5
IO_Addr[1] => Equal34.IN6
IO_Addr[1] => Equal36.IN5
IO_Addr[1] => Equal38.IN6
IO_Addr[1] => Equal40.IN5
IO_Addr[1] => Equal50.IN6
IO_Addr[1] => Equal52.IN6
IO_Addr[1] => Equal54.IN5
IO_Addr[1] => Equal56.IN5
IO_Addr[1] => Equal58.IN6
IO_Addr[2] => Equal42.IN11
IO_Addr[2] => Equal44.IN11
IO_Addr[2] => Equal46.IN11
IO_Addr[2] => Equal48.IN11
IO_Addr[2] => Equal0.IN0
IO_Addr[2] => Equal1.IN4
IO_Addr[2] => Equal2.IN4
IO_Addr[2] => Equal8.IN4
IO_Addr[2] => Equal10.IN4
IO_Addr[2] => Equal12.IN4
IO_Addr[2] => Equal14.IN4
IO_Addr[2] => Equal16.IN5
IO_Addr[2] => Equal18.IN5
IO_Addr[2] => Equal20.IN6
IO_Addr[2] => Equal22.IN1
IO_Addr[2] => Equal24.IN1
IO_Addr[2] => Equal26.IN4
IO_Addr[2] => Equal28.IN5
IO_Addr[2] => Equal30.IN6
IO_Addr[2] => Equal32.IN2
IO_Addr[2] => Equal34.IN2
IO_Addr[2] => Equal36.IN4
IO_Addr[2] => Equal38.IN5
IO_Addr[2] => Equal40.IN4
IO_Addr[2] => Equal50.IN1
IO_Addr[2] => Equal52.IN5
IO_Addr[2] => Equal54.IN4
IO_Addr[2] => Equal56.IN4
IO_Addr[2] => Equal58.IN5
IO_Addr[3] => Equal42.IN10
IO_Addr[3] => Equal44.IN10
IO_Addr[3] => Equal46.IN10
IO_Addr[3] => Equal48.IN10
IO_Addr[3] => Equal0.IN6
IO_Addr[3] => Equal1.IN0
IO_Addr[3] => Equal2.IN1
IO_Addr[3] => Equal8.IN3
IO_Addr[3] => Equal10.IN3
IO_Addr[3] => Equal12.IN3
IO_Addr[3] => Equal14.IN3
IO_Addr[3] => Equal16.IN0
IO_Addr[3] => Equal18.IN0
IO_Addr[3] => Equal20.IN0
IO_Addr[3] => Equal22.IN0
IO_Addr[3] => Equal24.IN0
IO_Addr[3] => Equal26.IN1
IO_Addr[3] => Equal28.IN1
IO_Addr[3] => Equal30.IN1
IO_Addr[3] => Equal32.IN1
IO_Addr[3] => Equal34.IN1
IO_Addr[3] => Equal36.IN1
IO_Addr[3] => Equal38.IN1
IO_Addr[3] => Equal40.IN3
IO_Addr[3] => Equal50.IN5
IO_Addr[3] => Equal52.IN2
IO_Addr[3] => Equal54.IN2
IO_Addr[3] => Equal56.IN3
IO_Addr[3] => Equal58.IN3
IO_Addr[4] => Equal42.IN9
IO_Addr[4] => Equal44.IN9
IO_Addr[4] => Equal46.IN9
IO_Addr[4] => Equal48.IN9
IO_Addr[4] => Equal0.IN5
IO_Addr[4] => Equal1.IN3
IO_Addr[4] => Equal2.IN3
IO_Addr[4] => Equal8.IN2
IO_Addr[4] => Equal10.IN0
IO_Addr[4] => Equal12.IN2
IO_Addr[4] => Equal14.IN1
IO_Addr[4] => Equal16.IN4
IO_Addr[4] => Equal18.IN4
IO_Addr[4] => Equal20.IN5
IO_Addr[4] => Equal22.IN4
IO_Addr[4] => Equal24.IN5
IO_Addr[4] => Equal26.IN3
IO_Addr[4] => Equal28.IN4
IO_Addr[4] => Equal30.IN5
IO_Addr[4] => Equal32.IN4
IO_Addr[4] => Equal34.IN5
IO_Addr[4] => Equal36.IN0
IO_Addr[4] => Equal38.IN0
IO_Addr[4] => Equal40.IN2
IO_Addr[4] => Equal50.IN4
IO_Addr[4] => Equal52.IN1
IO_Addr[4] => Equal54.IN1
IO_Addr[4] => Equal56.IN2
IO_Addr[4] => Equal58.IN2
IO_Addr[5] => Equal42.IN8
IO_Addr[5] => Equal44.IN8
IO_Addr[5] => Equal46.IN8
IO_Addr[5] => Equal48.IN8
IO_Addr[5] => Equal0.IN4
IO_Addr[5] => Equal1.IN2
IO_Addr[5] => Equal2.IN0
IO_Addr[5] => Equal8.IN1
IO_Addr[5] => Equal10.IN2
IO_Addr[5] => Equal12.IN0
IO_Addr[5] => Equal14.IN0
IO_Addr[5] => Equal16.IN3
IO_Addr[5] => Equal18.IN3
IO_Addr[5] => Equal20.IN4
IO_Addr[5] => Equal22.IN3
IO_Addr[5] => Equal24.IN4
IO_Addr[5] => Equal26.IN2
IO_Addr[5] => Equal28.IN3
IO_Addr[5] => Equal30.IN4
IO_Addr[5] => Equal32.IN3
IO_Addr[5] => Equal34.IN4
IO_Addr[5] => Equal36.IN3
IO_Addr[5] => Equal38.IN4
IO_Addr[5] => Equal40.IN1
IO_Addr[5] => Equal50.IN3
IO_Addr[5] => Equal52.IN4
IO_Addr[5] => Equal54.IN3
IO_Addr[5] => Equal56.IN1
IO_Addr[5] => Equal58.IN1
IO_Addr[6] => Equal42.IN7
IO_Addr[6] => Equal44.IN7
IO_Addr[6] => Equal46.IN7
IO_Addr[6] => Equal48.IN7
IO_Addr[6] => Equal0.IN3
IO_Addr[6] => Equal1.IN1
IO_Addr[6] => Equal2.IN2
IO_Addr[6] => Equal8.IN0
IO_Addr[6] => Equal10.IN1
IO_Addr[6] => Equal12.IN1
IO_Addr[6] => Equal14.IN2
IO_Addr[6] => Equal16.IN2
IO_Addr[6] => Equal18.IN2
IO_Addr[6] => Equal20.IN3
IO_Addr[6] => Equal22.IN2
IO_Addr[6] => Equal24.IN3
IO_Addr[6] => Equal26.IN0
IO_Addr[6] => Equal28.IN0
IO_Addr[6] => Equal30.IN0
IO_Addr[6] => Equal32.IN0
IO_Addr[6] => Equal34.IN0
IO_Addr[6] => Equal36.IN2
IO_Addr[6] => Equal38.IN3
IO_Addr[6] => Equal40.IN0
IO_Addr[6] => Equal50.IN0
IO_Addr[6] => Equal52.IN0
IO_Addr[6] => Equal54.IN0
IO_Addr[6] => Equal56.IN0
IO_Addr[6] => Equal58.IN0
IO_Addr_r[0] => Equal43.IN13
IO_Addr_r[0] => Equal45.IN13
IO_Addr_r[0] => Equal47.IN13
IO_Addr_r[0] => Equal49.IN13
IO_Addr_r[0] => Equal3.IN6
IO_Addr_r[0] => Equal4.IN6
IO_Addr_r[0] => Equal5.IN2
IO_Addr_r[0] => Equal9.IN6
IO_Addr_r[0] => Equal11.IN6
IO_Addr_r[0] => Equal13.IN6
IO_Addr_r[0] => Equal15.IN6
IO_Addr_r[0] => Equal17.IN1
IO_Addr_r[0] => Equal19.IN6
IO_Addr_r[0] => Equal21.IN2
IO_Addr_r[0] => Equal23.IN6
IO_Addr_r[0] => Equal25.IN2
IO_Addr_r[0] => Equal27.IN6
IO_Addr_r[0] => Equal29.IN6
IO_Addr_r[0] => Equal31.IN3
IO_Addr_r[0] => Equal33.IN6
IO_Addr_r[0] => Equal35.IN3
IO_Addr_r[0] => Equal37.IN6
IO_Addr_r[0] => Equal39.IN2
IO_Addr_r[0] => Equal41.IN6
IO_Addr_r[0] => Equal51.IN2
IO_Addr_r[0] => Equal53.IN3
IO_Addr_r[0] => Equal55.IN6
IO_Addr_r[0] => Equal57.IN6
IO_Addr_r[0] => Equal59.IN4
IO_Addr_r[1] => Equal43.IN12
IO_Addr_r[1] => Equal45.IN12
IO_Addr_r[1] => Equal47.IN12
IO_Addr_r[1] => Equal49.IN12
IO_Addr_r[1] => Equal3.IN5
IO_Addr_r[1] => Equal4.IN5
IO_Addr_r[1] => Equal5.IN1
IO_Addr_r[1] => Equal9.IN5
IO_Addr_r[1] => Equal11.IN5
IO_Addr_r[1] => Equal13.IN5
IO_Addr_r[1] => Equal15.IN5
IO_Addr_r[1] => Equal17.IN6
IO_Addr_r[1] => Equal19.IN1
IO_Addr_r[1] => Equal21.IN1
IO_Addr_r[1] => Equal23.IN5
IO_Addr_r[1] => Equal25.IN6
IO_Addr_r[1] => Equal27.IN5
IO_Addr_r[1] => Equal29.IN2
IO_Addr_r[1] => Equal31.IN2
IO_Addr_r[1] => Equal33.IN5
IO_Addr_r[1] => Equal35.IN6
IO_Addr_r[1] => Equal37.IN5
IO_Addr_r[1] => Equal39.IN6
IO_Addr_r[1] => Equal41.IN5
IO_Addr_r[1] => Equal51.IN6
IO_Addr_r[1] => Equal53.IN6
IO_Addr_r[1] => Equal55.IN5
IO_Addr_r[1] => Equal57.IN5
IO_Addr_r[1] => Equal59.IN6
IO_Addr_r[2] => Equal43.IN11
IO_Addr_r[2] => Equal45.IN11
IO_Addr_r[2] => Equal47.IN11
IO_Addr_r[2] => Equal49.IN11
IO_Addr_r[2] => Equal3.IN4
IO_Addr_r[2] => Equal4.IN4
IO_Addr_r[2] => Equal5.IN0
IO_Addr_r[2] => Equal9.IN4
IO_Addr_r[2] => Equal11.IN4
IO_Addr_r[2] => Equal13.IN4
IO_Addr_r[2] => Equal15.IN4
IO_Addr_r[2] => Equal17.IN5
IO_Addr_r[2] => Equal19.IN5
IO_Addr_r[2] => Equal21.IN6
IO_Addr_r[2] => Equal23.IN1
IO_Addr_r[2] => Equal25.IN1
IO_Addr_r[2] => Equal27.IN4
IO_Addr_r[2] => Equal29.IN5
IO_Addr_r[2] => Equal31.IN6
IO_Addr_r[2] => Equal33.IN2
IO_Addr_r[2] => Equal35.IN2
IO_Addr_r[2] => Equal37.IN4
IO_Addr_r[2] => Equal39.IN5
IO_Addr_r[2] => Equal41.IN4
IO_Addr_r[2] => Equal51.IN1
IO_Addr_r[2] => Equal53.IN5
IO_Addr_r[2] => Equal55.IN4
IO_Addr_r[2] => Equal57.IN4
IO_Addr_r[2] => Equal59.IN5
IO_Addr_r[3] => Equal43.IN10
IO_Addr_r[3] => Equal45.IN10
IO_Addr_r[3] => Equal47.IN10
IO_Addr_r[3] => Equal49.IN10
IO_Addr_r[3] => Equal3.IN1
IO_Addr_r[3] => Equal4.IN0
IO_Addr_r[3] => Equal5.IN6
IO_Addr_r[3] => Equal9.IN3
IO_Addr_r[3] => Equal11.IN3
IO_Addr_r[3] => Equal13.IN3
IO_Addr_r[3] => Equal15.IN3
IO_Addr_r[3] => Equal17.IN0
IO_Addr_r[3] => Equal19.IN0
IO_Addr_r[3] => Equal21.IN0
IO_Addr_r[3] => Equal23.IN0
IO_Addr_r[3] => Equal25.IN0
IO_Addr_r[3] => Equal27.IN1
IO_Addr_r[3] => Equal29.IN1
IO_Addr_r[3] => Equal31.IN1
IO_Addr_r[3] => Equal33.IN1
IO_Addr_r[3] => Equal35.IN1
IO_Addr_r[3] => Equal37.IN1
IO_Addr_r[3] => Equal39.IN1
IO_Addr_r[3] => Equal41.IN3
IO_Addr_r[3] => Equal51.IN5
IO_Addr_r[3] => Equal53.IN2
IO_Addr_r[3] => Equal55.IN2
IO_Addr_r[3] => Equal57.IN3
IO_Addr_r[3] => Equal59.IN3
IO_Addr_r[4] => Equal43.IN9
IO_Addr_r[4] => Equal45.IN9
IO_Addr_r[4] => Equal47.IN9
IO_Addr_r[4] => Equal49.IN9
IO_Addr_r[4] => Equal3.IN3
IO_Addr_r[4] => Equal4.IN3
IO_Addr_r[4] => Equal5.IN5
IO_Addr_r[4] => Equal9.IN2
IO_Addr_r[4] => Equal11.IN0
IO_Addr_r[4] => Equal13.IN2
IO_Addr_r[4] => Equal15.IN1
IO_Addr_r[4] => Equal17.IN4
IO_Addr_r[4] => Equal19.IN4
IO_Addr_r[4] => Equal21.IN5
IO_Addr_r[4] => Equal23.IN4
IO_Addr_r[4] => Equal25.IN5
IO_Addr_r[4] => Equal27.IN3
IO_Addr_r[4] => Equal29.IN4
IO_Addr_r[4] => Equal31.IN5
IO_Addr_r[4] => Equal33.IN4
IO_Addr_r[4] => Equal35.IN5
IO_Addr_r[4] => Equal37.IN0
IO_Addr_r[4] => Equal39.IN0
IO_Addr_r[4] => Equal41.IN2
IO_Addr_r[4] => Equal51.IN4
IO_Addr_r[4] => Equal53.IN1
IO_Addr_r[4] => Equal55.IN1
IO_Addr_r[4] => Equal57.IN2
IO_Addr_r[4] => Equal59.IN2
IO_Addr_r[5] => Equal43.IN8
IO_Addr_r[5] => Equal45.IN8
IO_Addr_r[5] => Equal47.IN8
IO_Addr_r[5] => Equal49.IN8
IO_Addr_r[5] => Equal3.IN0
IO_Addr_r[5] => Equal4.IN2
IO_Addr_r[5] => Equal5.IN4
IO_Addr_r[5] => Equal9.IN1
IO_Addr_r[5] => Equal11.IN2
IO_Addr_r[5] => Equal13.IN0
IO_Addr_r[5] => Equal15.IN0
IO_Addr_r[5] => Equal17.IN3
IO_Addr_r[5] => Equal19.IN3
IO_Addr_r[5] => Equal21.IN4
IO_Addr_r[5] => Equal23.IN3
IO_Addr_r[5] => Equal25.IN4
IO_Addr_r[5] => Equal27.IN2
IO_Addr_r[5] => Equal29.IN3
IO_Addr_r[5] => Equal31.IN4
IO_Addr_r[5] => Equal33.IN3
IO_Addr_r[5] => Equal35.IN4
IO_Addr_r[5] => Equal37.IN3
IO_Addr_r[5] => Equal39.IN4
IO_Addr_r[5] => Equal41.IN1
IO_Addr_r[5] => Equal51.IN3
IO_Addr_r[5] => Equal53.IN4
IO_Addr_r[5] => Equal55.IN3
IO_Addr_r[5] => Equal57.IN1
IO_Addr_r[5] => Equal59.IN1
IO_Addr_r[6] => Equal43.IN7
IO_Addr_r[6] => Equal45.IN7
IO_Addr_r[6] => Equal47.IN7
IO_Addr_r[6] => Equal49.IN7
IO_Addr_r[6] => Equal3.IN2
IO_Addr_r[6] => Equal4.IN1
IO_Addr_r[6] => Equal5.IN3
IO_Addr_r[6] => Equal9.IN0
IO_Addr_r[6] => Equal11.IN1
IO_Addr_r[6] => Equal13.IN1
IO_Addr_r[6] => Equal15.IN2
IO_Addr_r[6] => Equal17.IN2
IO_Addr_r[6] => Equal19.IN2
IO_Addr_r[6] => Equal21.IN3
IO_Addr_r[6] => Equal23.IN2
IO_Addr_r[6] => Equal25.IN3
IO_Addr_r[6] => Equal27.IN0
IO_Addr_r[6] => Equal29.IN0
IO_Addr_r[6] => Equal31.IN0
IO_Addr_r[6] => Equal33.IN0
IO_Addr_r[6] => Equal35.IN0
IO_Addr_r[6] => Equal37.IN2
IO_Addr_r[6] => Equal39.IN3
IO_Addr_r[6] => Equal41.IN0
IO_Addr_r[6] => Equal51.IN0
IO_Addr_r[6] => Equal53.IN0
IO_Addr_r[6] => Equal55.IN0
IO_Addr_r[6] => Equal57.IN0
IO_Addr_r[6] => Equal59.IN0
IO_WData[0] => TCON[0].DATAIN
IO_WData[0] => PCON[0].DATAIN
IO_WData[0] => IE[0].DATAIN
IO_WData[1] => TCON~3.DATAB
IO_WData[1] => PCON[1].DATAIN
IO_WData[1] => IE[1].DATAIN
IO_WData[2] => TCON[2].DATAIN
IO_WData[2] => PCON[2].DATAIN
IO_WData[2] => IE[2].DATAIN
IO_WData[3] => TCON~2.DATAB
IO_WData[3] => PCON[3].DATAIN
IO_WData[3] => IE[3].DATAIN
IO_WData[4] => TCON[4].DATAIN
IO_WData[4] => PCON[4].DATAIN
IO_WData[4] => IE[4].DATAIN
IO_WData[5] => TCON~1.DATAB
IO_WData[5] => PCON[5].DATAIN
IO_WData[5] => IE[5].DATAIN
IO_WData[6] => PCON[6].DATAIN
IO_WData[6] => TCON[6].DATAIN
IO_WData[6] => IE[6].DATAIN
IO_WData[7] => TCON~0.DATAB
IO_WData[7] => PCON[7].DATAIN
IO_WData[7] => IE[7].DATAIN
IO_RData[0] <= IO_RData~15.DB_MAX_OUTPUT_PORT_TYPE
IO_RData[1] <= IO_RData~14.DB_MAX_OUTPUT_PORT_TYPE
IO_RData[2] <= IO_RData~13.DB_MAX_OUTPUT_PORT_TYPE
IO_RData[3] <= IO_RData~12.DB_MAX_OUTPUT_PORT_TYPE
IO_RData[4] <= IO_RData~11.DB_MAX_OUTPUT_PORT_TYPE
IO_RData[5] <= IO_RData~10.DB_MAX_OUTPUT_PORT_TYPE
IO_RData[6] <= IO_RData~9.DB_MAX_OUTPUT_PORT_TYPE
IO_RData[7] <= IO_RData~8.DB_MAX_OUTPUT_PORT_TYPE
Selected <= Selected~1.DB_MAX_OUTPUT_PORT_TYPE
Int_Acc[0] => TCON~8.OUTPUTSELECT
Int_Acc[1] => TCON~5.OUTPUTSELECT
Int_Acc[2] => TCON~11.OUTPUTSELECT
Int_Acc[3] => TCON~7.OUTPUTSELECT
Int_Acc[4] => ~NO_FANOUT~
Int_Acc[5] => ~NO_FANOUT~
Int_Acc[6] => ~NO_FANOUT~
R0 <= TCON[4].DB_MAX_OUTPUT_PORT_TYPE
R1 <= TCON[6].DB_MAX_OUTPUT_PORT_TYPE
SMOD <= PCON[7].DB_MAX_OUTPUT_PORT_TYPE
P0_Sel <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
P1_Sel <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
P2_Sel <= Equal12.DB_MAX_OUTPUT_PORT_TYPE
P3_Sel <= Equal14.DB_MAX_OUTPUT_PORT_TYPE
TMOD_Sel <= Equal16.DB_MAX_OUTPUT_PORT_TYPE
TL0_Sel <= Equal18.DB_MAX_OUTPUT_PORT_TYPE
TL1_Sel <= Equal20.DB_MAX_OUTPUT_PORT_TYPE
TH0_Sel <= Equal22.DB_MAX_OUTPUT_PORT_TYPE
TH1_Sel <= Equal24.DB_MAX_OUTPUT_PORT_TYPE
T2CON_Sel <= Equal26.DB_MAX_OUTPUT_PORT_TYPE
RCAP2L_Sel <= Equal28.DB_MAX_OUTPUT_PORT_TYPE
RCAP2H_Sel <= Equal30.DB_MAX_OUTPUT_PORT_TYPE
TL2_Sel <= Equal32.DB_MAX_OUTPUT_PORT_TYPE
TH2_Sel <= Equal34.DB_MAX_OUTPUT_PORT_TYPE
SCON_Sel <= Equal36.DB_MAX_OUTPUT_PORT_TYPE
SBUF_Sel <= Equal38.DB_MAX_OUTPUT_PORT_TYPE
P0_Wr <= P0_Wr~0.DB_MAX_OUTPUT_PORT_TYPE
P1_Wr <= P1_Wr~0.DB_MAX_OUTPUT_PORT_TYPE
P2_Wr <= P2_Wr~0.DB_MAX_OUTPUT_PORT_TYPE
P3_Wr <= P3_Wr~0.DB_MAX_OUTPUT_PORT_TYPE
TMOD_Wr <= TMOD_Wr~0.DB_MAX_OUTPUT_PORT_TYPE
TL0_Wr <= TL0_Wr~0.DB_MAX_OUTPUT_PORT_TYPE
TL1_Wr <= TL1_Wr~0.DB_MAX_OUTPUT_PORT_TYPE
TH0_Wr <= TH0_Wr~0.DB_MAX_OUTPUT_PORT_TYPE
TH1_Wr <= TH1_Wr~0.DB_MAX_OUTPUT_PORT_TYPE
T2CON_Wr <= T2CON_Wr~0.DB_MAX_OUTPUT_PORT_TYPE
RCAP2L_Wr <= RCAP2L_Wr~0.DB_MAX_OUTPUT_PORT_TYPE
RCAP2H_Wr <= RCAP2H_Wr~0.DB_MAX_OUTPUT_PORT_TYPE
TL2_Wr <= TL2_Wr~0.DB_MAX_OUTPUT_PORT_TYPE
TH2_Wr <= TH2_Wr~0.DB_MAX_OUTPUT_PORT_TYPE
SCON_Wr <= SCON_Wr~0.DB_MAX_OUTPUT_PORT_TYPE
SBUF_Wr <= SBUF_Wr~0.DB_MAX_OUTPUT_PORT_TYPE
Int_Trig[0] <= Int_Trig~2.DB_MAX_OUTPUT_PORT_TYPE
Int_Trig[1] <= Int_Trig~4.DB_MAX_OUTPUT_PORT_TYPE
Int_Trig[2] <= Int_Trig~7.DB_MAX_OUTPUT_PORT_TYPE
Int_Trig[3] <= Int_Trig~9.DB_MAX_OUTPUT_PORT_TYPE
Int_Trig[4] <= Int_Trig~12.DB_MAX_OUTPUT_PORT_TYPE
Int_Trig[5] <= Int_Trig~14.DB_MAX_OUTPUT_PORT_TYPE
Int_Trig[6] <= <GND>
Bank_Reg0_Sel <= Equal56.DB_MAX_OUTPUT_PORT_TYPE
Bank_Reg0_Wr <= Bank_Reg0_Wr~0.DB_MAX_OUTPUT_PORT_TYPE
Bank_Reg1_Sel <= Equal58.DB_MAX_OUTPUT_PORT_TYPE
Bank_Reg1_Wr <= Bank_Reg1_Wr~0.DB_MAX_OUTPUT_PORT_TYPE
SevSeg_Con_Sel <= Equal40.DB_MAX_OUTPUT_PORT_TYPE
SevSeg_Con_Wr <= SevSeg_Con_Wr~0.DB_MAX_OUTPUT_PORT_TYPE
SevSeg_Data_Sel[0] <= Equal48.DB_MAX_OUTPUT_PORT_TYPE
SevSeg_Data_Sel[1] <= Equal46.DB_MAX_OUTPUT_PORT_TYPE
SevSeg_Data_Sel[2] <= Equal44.DB_MAX_OUTPUT_PORT_TYPE
SevSeg_Data_Sel[3] <= Equal42.DB_MAX_OUTPUT_PORT_TYPE
SevSeg_Data_Wr[0] <= process1~3.DB_MAX_OUTPUT_PORT_TYPE
SevSeg_Data_Wr[1] <= process1~2.DB_MAX_OUTPUT_PORT_TYPE
SevSeg_Data_Wr[2] <= process1~1.DB_MAX_OUTPUT_PORT_TYPE
SevSeg_Data_Wr[3] <= process1~0.DB_MAX_OUTPUT_PORT_TYPE
SevSeg_En_Sel <= Equal50.DB_MAX_OUTPUT_PORT_TYPE
SevSeg_En_Wr <= SevSeg_En_Wr~0.DB_MAX_OUTPUT_PORT_TYPE
ps2_data_sel <= Equal52.DB_MAX_OUTPUT_PORT_TYPE
ps2_data_wr <= ps2_data_wr~0.DB_MAX_OUTPUT_PORT_TYPE
ps2_ctrl_stat_sel <= Equal54.DB_MAX_OUTPUT_PORT_TYPE
ps2_ctrl_stat_wr <= ps2_ctrl_stat_wr~0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|T51_Port:tp0
Clk => Port_Output[0].CLK
Clk => Port_Output[1].CLK
Clk => Port_Output[2].CLK
Clk => Port_Output[3].CLK
Clk => Port_Output[4].CLK
Clk => Port_Output[5].CLK
Clk => Port_Output[6].CLK
Clk => Port_Output[7].CLK
Rst_n => Port_Output[0].PRESET
Rst_n => Port_Output[1].PRESET
Rst_n => Port_Output[2].PRESET
Rst_n => Port_Output[3].PRESET
Rst_n => Port_Output[4].PRESET
Rst_n => Port_Output[5].PRESET
Rst_n => Port_Output[6].PRESET
Rst_n => Port_Output[7].PRESET
Sel => Data_Out~0.IN1
Rd_RMW => Data_Out~0.IN0
Wr => Port_Output[0].ENA
Wr => Port_Output[1].ENA
Wr => Port_Output[2].ENA
Wr => Port_Output[3].ENA
Wr => Port_Output[4].ENA
Wr => Port_Output[5].ENA
Wr => Port_Output[6].ENA
Wr => Port_Output[7].ENA
Data_In[0] => Port_Output[0].DATAIN
Data_In[1] => Port_Output[1].DATAIN
Data_In[2] => Port_Output[2].DATAIN
Data_In[3] => Port_Output[3].DATAIN
Data_In[4] => Port_Output[4].DATAIN
Data_In[5] => Port_Output[5].DATAIN
Data_In[6] => Port_Output[6].DATAIN
Data_In[7] => Port_Output[7].DATAIN
Data_Out[0] <= Data_Out~8.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out~7.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out~6.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out~5.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out~4.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out~3.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out~2.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out~1.DB_MAX_OUTPUT_PORT_TYPE
IOPort_in[0] => Data_Out~8.DATAB
IOPort_in[1] => Data_Out~7.DATAB
IOPort_in[2] => Data_Out~6.DATAB
IOPort_in[3] => Data_Out~5.DATAB
IOPort_in[4] => Data_Out~4.DATAB
IOPort_in[5] => Data_Out~3.DATAB
IOPort_in[6] => Data_Out~2.DATAB
IOPort_in[7] => Data_Out~1.DATAB
IOPort_out[0] <= Port_Output[0].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[1] <= Port_Output[1].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[2] <= Port_Output[2].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[3] <= Port_Output[3].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[4] <= Port_Output[4].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[5] <= Port_Output[5].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[6] <= Port_Output[6].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[7] <= Port_Output[7].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|T51_Port:tp1
Clk => Port_Output[0].CLK
Clk => Port_Output[1].CLK
Clk => Port_Output[2].CLK
Clk => Port_Output[3].CLK
Clk => Port_Output[4].CLK
Clk => Port_Output[5].CLK
Clk => Port_Output[6].CLK
Clk => Port_Output[7].CLK
Rst_n => Port_Output[0].PRESET
Rst_n => Port_Output[1].PRESET
Rst_n => Port_Output[2].PRESET
Rst_n => Port_Output[3].PRESET
Rst_n => Port_Output[4].PRESET
Rst_n => Port_Output[5].PRESET
Rst_n => Port_Output[6].PRESET
Rst_n => Port_Output[7].PRESET
Sel => Data_Out~0.IN1
Rd_RMW => Data_Out~0.IN0
Wr => Port_Output[0].ENA
Wr => Port_Output[1].ENA
Wr => Port_Output[2].ENA
Wr => Port_Output[3].ENA
Wr => Port_Output[4].ENA
Wr => Port_Output[5].ENA
Wr => Port_Output[6].ENA
Wr => Port_Output[7].ENA
Data_In[0] => Port_Output[0].DATAIN
Data_In[1] => Port_Output[1].DATAIN
Data_In[2] => Port_Output[2].DATAIN
Data_In[3] => Port_Output[3].DATAIN
Data_In[4] => Port_Output[4].DATAIN
Data_In[5] => Port_Output[5].DATAIN
Data_In[6] => Port_Output[6].DATAIN
Data_In[7] => Port_Output[7].DATAIN
Data_Out[0] <= Data_Out~8.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out~7.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out~6.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out~5.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out~4.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out~3.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out~2.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out~1.DB_MAX_OUTPUT_PORT_TYPE
IOPort_in[0] => Data_Out~8.DATAB
IOPort_in[1] => Data_Out~7.DATAB
IOPort_in[2] => Data_Out~6.DATAB
IOPort_in[3] => Data_Out~5.DATAB
IOPort_in[4] => Data_Out~4.DATAB
IOPort_in[5] => Data_Out~3.DATAB
IOPort_in[6] => Data_Out~2.DATAB
IOPort_in[7] => Data_Out~1.DATAB
IOPort_out[0] <= Port_Output[0].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[1] <= Port_Output[1].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[2] <= Port_Output[2].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[3] <= Port_Output[3].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[4] <= Port_Output[4].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[5] <= Port_Output[5].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[6] <= Port_Output[6].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[7] <= Port_Output[7].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|T51_Port:tp2
Clk => Port_Output[0].CLK
Clk => Port_Output[1].CLK
Clk => Port_Output[2].CLK
Clk => Port_Output[3].CLK
Clk => Port_Output[4].CLK
Clk => Port_Output[5].CLK
Clk => Port_Output[6].CLK
Clk => Port_Output[7].CLK
Rst_n => Port_Output[0].PRESET
Rst_n => Port_Output[1].PRESET
Rst_n => Port_Output[2].PRESET
Rst_n => Port_Output[3].PRESET
Rst_n => Port_Output[4].PRESET
Rst_n => Port_Output[5].PRESET
Rst_n => Port_Output[6].PRESET
Rst_n => Port_Output[7].PRESET
Sel => Data_Out~0.IN1
Rd_RMW => Data_Out~0.IN0
Wr => Port_Output[0].ENA
Wr => Port_Output[1].ENA
Wr => Port_Output[2].ENA
Wr => Port_Output[3].ENA
Wr => Port_Output[4].ENA
Wr => Port_Output[5].ENA
Wr => Port_Output[6].ENA
Wr => Port_Output[7].ENA
Data_In[0] => Port_Output[0].DATAIN
Data_In[1] => Port_Output[1].DATAIN
Data_In[2] => Port_Output[2].DATAIN
Data_In[3] => Port_Output[3].DATAIN
Data_In[4] => Port_Output[4].DATAIN
Data_In[5] => Port_Output[5].DATAIN
Data_In[6] => Port_Output[6].DATAIN
Data_In[7] => Port_Output[7].DATAIN
Data_Out[0] <= Data_Out~8.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out~7.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out~6.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out~5.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out~4.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out~3.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out~2.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out~1.DB_MAX_OUTPUT_PORT_TYPE
IOPort_in[0] => Data_Out~8.DATAB
IOPort_in[1] => Data_Out~7.DATAB
IOPort_in[2] => Data_Out~6.DATAB
IOPort_in[3] => Data_Out~5.DATAB
IOPort_in[4] => Data_Out~4.DATAB
IOPort_in[5] => Data_Out~3.DATAB
IOPort_in[6] => Data_Out~2.DATAB
IOPort_in[7] => Data_Out~1.DATAB
IOPort_out[0] <= Port_Output[0].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[1] <= Port_Output[1].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[2] <= Port_Output[2].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[3] <= Port_Output[3].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[4] <= Port_Output[4].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[5] <= Port_Output[5].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[6] <= Port_Output[6].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[7] <= Port_Output[7].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|T51_Port:tp3
Clk => Port_Output[0].CLK
Clk => Port_Output[1].CLK
Clk => Port_Output[2].CLK
Clk => Port_Output[3].CLK
Clk => Port_Output[4].CLK
Clk => Port_Output[5].CLK
Clk => Port_Output[6].CLK
Clk => Port_Output[7].CLK
Rst_n => Port_Output[0].PRESET
Rst_n => Port_Output[1].PRESET
Rst_n => Port_Output[2].PRESET
Rst_n => Port_Output[3].PRESET
Rst_n => Port_Output[4].PRESET
Rst_n => Port_Output[5].PRESET
Rst_n => Port_Output[6].PRESET
Rst_n => Port_Output[7].PRESET
Sel => Data_Out~0.IN1
Rd_RMW => Data_Out~0.IN0
Wr => Port_Output[0].ENA
Wr => Port_Output[1].ENA
Wr => Port_Output[2].ENA
Wr => Port_Output[3].ENA
Wr => Port_Output[4].ENA
Wr => Port_Output[5].ENA
Wr => Port_Output[6].ENA
Wr => Port_Output[7].ENA
Data_In[0] => Port_Output[0].DATAIN
Data_In[1] => Port_Output[1].DATAIN
Data_In[2] => Port_Output[2].DATAIN
Data_In[3] => Port_Output[3].DATAIN
Data_In[4] => Port_Output[4].DATAIN
Data_In[5] => Port_Output[5].DATAIN
Data_In[6] => Port_Output[6].DATAIN
Data_In[7] => Port_Output[7].DATAIN
Data_Out[0] <= Data_Out~8.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out~7.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out~6.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out~5.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out~4.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out~3.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out~2.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out~1.DB_MAX_OUTPUT_PORT_TYPE
IOPort_in[0] => Data_Out~8.DATAB
IOPort_in[1] => Data_Out~7.DATAB
IOPort_in[2] => Data_Out~6.DATAB
IOPort_in[3] => Data_Out~5.DATAB
IOPort_in[4] => Data_Out~4.DATAB
IOPort_in[5] => Data_Out~3.DATAB
IOPort_in[6] => Data_Out~2.DATAB
IOPort_in[7] => Data_Out~1.DATAB
IOPort_out[0] <= Port_Output[0].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[1] <= Port_Output[1].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[2] <= Port_Output[2].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[3] <= Port_Output[3].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[4] <= Port_Output[4].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[5] <= Port_Output[5].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[6] <= Port_Output[6].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[7] <= Port_Output[7].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|T51_TC01:tc01
Clk => Tick12.CLK
Clk => Tick1.CLK
Clk => Tick0.CLK
Clk => I1_r[0].CLK
Clk => I1_r[1].CLK
Clk => I0_r[0].CLK
Clk => I0_r[1].CLK
Clk => T1_r[0].CLK
Clk => T1_r[1].CLK
Clk => T0_r[0].CLK
Clk => T0_r[1].CLK
Clk => Prescaler[0].CLK
Clk => Prescaler[1].CLK
Clk => Prescaler[2].CLK
Clk => Prescaler[3].CLK
Clk => OF1~reg0.CLK
Clk => OF0~reg0.CLK
Clk => Cnt1[0].CLK
Clk => Cnt1[1].CLK
Clk => Cnt1[2].CLK
Clk => Cnt1[3].CLK
Clk => Cnt1[4].CLK
Clk => Cnt1[5].CLK
Clk => Cnt1[6].CLK
Clk => Cnt1[7].CLK
Clk => Cnt1[8].CLK
Clk => Cnt1[9].CLK
Clk => Cnt1[10].CLK
Clk => Cnt1[11].CLK
Clk => Cnt1[12].CLK
Clk => Cnt1[13].CLK
Clk => Cnt1[14].CLK
Clk => Cnt1[15].CLK
Clk => Cnt0[0].CLK
Clk => Cnt0[1].CLK
Clk => Cnt0[2].CLK
Clk => Cnt0[3].CLK
Clk => Cnt0[4].CLK
Clk => Cnt0[5].CLK
Clk => Cnt0[6].CLK
Clk => Cnt0[7].CLK
Clk => Cnt0[8].CLK
Clk => Cnt0[9].CLK
Clk => Cnt0[10].CLK
Clk => Cnt0[11].CLK
Clk => Cnt0[12].CLK
Clk => Cnt0[13].CLK
Clk => Cnt0[14].CLK
Clk => Cnt0[15].CLK
Clk => TMOD[0].CLK
Clk => TMOD[1].CLK
Clk => TMOD[2].CLK
Clk => TMOD[3].CLK
Clk => TMOD[4].CLK
Clk => TMOD[5].CLK
Clk => TMOD[6].CLK
Clk => TMOD[7].CLK
Rst_n => Prescaler[3].ACLR
Rst_n => Prescaler[2].ACLR
Rst_n => Prescaler[1].ACLR
Rst_n => Prescaler[0].ACLR
Rst_n => T0_r[1].ACLR
Rst_n => T0_r[0].ACLR
Rst_n => T1_r[1].ACLR
Rst_n => T1_r[0].ACLR
Rst_n => I0_r[1].ACLR
Rst_n => I0_r[0].ACLR
Rst_n => I1_r[1].ACLR
Rst_n => I1_r[0].ACLR
Rst_n => Tick0.ACLR
Rst_n => Tick1.ACLR
Rst_n => Tick12.ACLR
Rst_n => OF1~reg0.ACLR
Rst_n => OF0~reg0.ACLR
Rst_n => Cnt1[0].ACLR
Rst_n => Cnt1[1].ACLR
Rst_n => Cnt1[2].ACLR
Rst_n => Cnt1[3].ACLR
Rst_n => Cnt1[4].ACLR
Rst_n => Cnt1[5].ACLR
Rst_n => Cnt1[6].ACLR
Rst_n => Cnt1[7].ACLR
Rst_n => Cnt1[8].ACLR
Rst_n => Cnt1[9].ACLR
Rst_n => Cnt1[10].ACLR
Rst_n => Cnt1[11].ACLR
Rst_n => Cnt1[12].ACLR
Rst_n => Cnt1[13].ACLR
Rst_n => Cnt1[14].ACLR
Rst_n => Cnt1[15].ACLR
Rst_n => Cnt0[0].ACLR
Rst_n => Cnt0[1].ACLR
Rst_n => Cnt0[2].ACLR
Rst_n => Cnt0[3].ACLR
Rst_n => Cnt0[4].ACLR
Rst_n => Cnt0[5].ACLR
Rst_n => Cnt0[6].ACLR
Rst_n => Cnt0[7].ACLR
Rst_n => Cnt0[8].ACLR
Rst_n => Cnt0[9].ACLR
Rst_n => Cnt0[10].ACLR
Rst_n => Cnt0[11].ACLR
Rst_n => Cnt0[12].ACLR
Rst_n => Cnt0[13].ACLR
Rst_n => Cnt0[14].ACLR
Rst_n => Cnt0[15].ACLR
Rst_n => TMOD[0].ACLR
Rst_n => TMOD[1].ACLR
Rst_n => TMOD[2].ACLR
Rst_n => TMOD[3].ACLR
Rst_n => TMOD[4].ACLR
Rst_n => TMOD[5].ACLR
Rst_n => TMOD[6].ACLR
Rst_n => TMOD[7].ACLR
T0 => T0_r[0].DATAIN
T1 => T1_r[0].DATAIN
INT0 => I0_r[0].DATAIN
INT1 => I1_r[0].DATAIN
M_Sel => ~NO_FANOUT~
H0_Sel => Data_Out~24.OUTPUTSELECT
H0_Sel => Data_Out~25.OUTPUTSELECT
H0_Sel => Data_Out~26.OUTPUTSELECT
H0_Sel => Data_Out~27.OUTPUTSELECT
H0_Sel => Data_Out~28.OUTPUTSELECT
H0_Sel => Data_Out~29.OUTPUTSELECT
H0_Sel => Data_Out~30.OUTPUTSELECT
H0_Sel => Data_Out~31.OUTPUTSELECT
L0_Sel => Data_Out~16.OUTPUTSELECT
L0_Sel => Data_Out~17.OUTPUTSELECT
L0_Sel => Data_Out~18.OUTPUTSELECT
L0_Sel => Data_Out~19.OUTPUTSELECT
L0_Sel => Data_Out~20.OUTPUTSELECT
L0_Sel => Data_Out~21.OUTPUTSELECT
L0_Sel => Data_Out~22.OUTPUTSELECT
L0_Sel => Data_Out~23.OUTPUTSELECT
H1_Sel => Data_Out~8.OUTPUTSELECT
H1_Sel => Data_Out~9.OUTPUTSELECT
H1_Sel => Data_Out~10.OUTPUTSELECT
H1_Sel => Data_Out~11.OUTPUTSELECT
H1_Sel => Data_Out~12.OUTPUTSELECT
H1_Sel => Data_Out~13.OUTPUTSELECT
H1_Sel => Data_Out~14.OUTPUTSELECT
H1_Sel => Data_Out~15.OUTPUTSELECT
L1_Sel => Data_Out~0.OUTPUTSELECT
L1_Sel => Data_Out~1.OUTPUTSELECT
L1_Sel => Data_Out~2.OUTPUTSELECT
L1_Sel => Data_Out~3.OUTPUTSELECT
L1_Sel => Data_Out~4.OUTPUTSELECT
L1_Sel => Data_Out~5.OUTPUTSELECT
L1_Sel => Data_Out~6.OUTPUTSELECT
L1_Sel => Data_Out~7.OUTPUTSELECT
R0 => process1~1.IN1
R1 => process0~0.IN1
R1 => process1~3.IN0
M_Wr => TMOD[0].ENA
M_Wr => TMOD[1].ENA
M_Wr => TMOD[2].ENA
M_Wr => TMOD[3].ENA
M_Wr => TMOD[4].ENA
M_Wr => TMOD[5].ENA
M_Wr => TMOD[6].ENA
M_Wr => TMOD[7].ENA
H0_Wr => Cnt0~114.OUTPUTSELECT
H0_Wr => Cnt0~115.OUTPUTSELECT
H0_Wr => Cnt0~116.OUTPUTSELECT
H0_Wr => Cnt0~117.OUTPUTSELECT
H0_Wr => Cnt0~118.OUTPUTSELECT
H0_Wr => Cnt0~119.OUTPUTSELECT
H0_Wr => Cnt0~120.OUTPUTSELECT
H0_Wr => Cnt0~121.OUTPUTSELECT
L0_Wr => Cnt0~122.OUTPUTSELECT
L0_Wr => Cnt0~123.OUTPUTSELECT
L0_Wr => Cnt0~124.OUTPUTSELECT
L0_Wr => Cnt0~125.OUTPUTSELECT
L0_Wr => Cnt0~126.OUTPUTSELECT
L0_Wr => Cnt0~127.OUTPUTSELECT
L0_Wr => Cnt0~128.OUTPUTSELECT
L0_Wr => Cnt0~129.OUTPUTSELECT
H1_Wr => Cnt1~82.OUTPUTSELECT
H1_Wr => Cnt1~83.OUTPUTSELECT
H1_Wr => Cnt1~84.OUTPUTSELECT
H1_Wr => Cnt1~85.OUTPUTSELECT
H1_Wr => Cnt1~86.OUTPUTSELECT
H1_Wr => Cnt1~87.OUTPUTSELECT
H1_Wr => Cnt1~88.OUTPUTSELECT
H1_Wr => Cnt1~89.OUTPUTSELECT
L1_Wr => Cnt1~90.OUTPUTSELECT
L1_Wr => Cnt1~91.OUTPUTSELECT
L1_Wr => Cnt1~92.OUTPUTSELECT
L1_Wr => Cnt1~93.OUTPUTSELECT
L1_Wr => Cnt1~94.OUTPUTSELECT
L1_Wr => Cnt1~95.OUTPUTSELECT
L1_Wr => Cnt1~96.OUTPUTSELECT
L1_Wr => Cnt1~97.OUTPUTSELECT
Data_In[0] => Cnt0~121.DATAB
Data_In[0] => Cnt0~129.DATAB
Data_In[0] => Cnt1~89.DATAB
Data_In[0] => Cnt1~97.DATAB
Data_In[0] => TMOD[0].DATAIN
Data_In[1] => Cnt0~120.DATAB
Data_In[1] => Cnt0~128.DATAB
Data_In[1] => Cnt1~88.DATAB
Data_In[1] => Cnt1~96.DATAB
Data_In[1] => TMOD[1].DATAIN
Data_In[2] => Cnt0~119.DATAB
Data_In[2] => Cnt0~127.DATAB
Data_In[2] => Cnt1~87.DATAB
Data_In[2] => Cnt1~95.DATAB
Data_In[2] => TMOD[2].DATAIN
Data_In[3] => Cnt0~118.DATAB
Data_In[3] => Cnt0~126.DATAB
Data_In[3] => Cnt1~86.DATAB
Data_In[3] => Cnt1~94.DATAB
Data_In[3] => TMOD[3].DATAIN
Data_In[4] => Cnt0~117.DATAB
Data_In[4] => Cnt0~125.DATAB
Data_In[4] => Cnt1~85.DATAB
Data_In[4] => Cnt1~93.DATAB
Data_In[4] => TMOD[4].DATAIN
Data_In[5] => Cnt0~116.DATAB
Data_In[5] => Cnt0~124.DATAB
Data_In[5] => Cnt1~84.DATAB
Data_In[5] => Cnt1~92.DATAB
Data_In[5] => TMOD[5].DATAIN
Data_In[6] => Cnt0~115.DATAB
Data_In[6] => Cnt0~123.DATAB
Data_In[6] => Cnt1~83.DATAB
Data_In[6] => Cnt1~91.DATAB
Data_In[6] => TMOD[6].DATAIN
Data_In[7] => Cnt0~114.DATAB
Data_In[7] => Cnt0~122.DATAB
Data_In[7] => Cnt1~82.DATAB
Data_In[7] => Cnt1~90.DATAB
Data_In[7] => TMOD[7].DATAIN
Data_Out[0] <= Data_Out~31.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out~30.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out~29.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out~28.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out~27.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out~26.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out~25.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out~24.DB_MAX_OUTPUT_PORT_TYPE
OF0 <= OF0~reg0.DB_MAX_OUTPUT_PORT_TYPE
OF1 <= OF1~reg0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|T51_TC2:tc2
Clk => Capture.CLK
Clk => Tick12.CLK
Clk => Tick.CLK
Clk => E_r[0].CLK
Clk => E_r[1].CLK
Clk => T_r[0].CLK
Clk => T_r[1].CLK
Clk => Prescaler[0].CLK
Clk => Prescaler[1].CLK
Clk => Prescaler[2].CLK
Clk => Prescaler[3].CLK
Clk => UART_Clk~reg0.CLK
Clk => Cpt[0].CLK
Clk => Cpt[1].CLK
Clk => Cpt[2].CLK
Clk => Cpt[3].CLK
Clk => Cpt[4].CLK
Clk => Cpt[5].CLK
Clk => Cpt[6].CLK
Clk => Cpt[7].CLK
Clk => Cpt[8].CLK
Clk => Cpt[9].CLK
Clk => Cpt[10].CLK
Clk => Cpt[11].CLK
Clk => Cpt[12].CLK
Clk => Cpt[13].CLK
Clk => Cpt[14].CLK
Clk => Cpt[15].CLK
Clk => Cnt[0].CLK
Clk => Cnt[1].CLK
Clk => Cnt[2].CLK
Clk => Cnt[3].CLK
Clk => Cnt[4].CLK
Clk => Cnt[5].CLK
Clk => Cnt[6].CLK
Clk => Cnt[7].CLK
Clk => Cnt[8].CLK
Clk => Cnt[9].CLK
Clk => Cnt[10].CLK
Clk => Cnt[11].CLK
Clk => Cnt[12].CLK
Clk => Cnt[13].CLK
Clk => Cnt[14].CLK
Clk => Cnt[15].CLK
Clk => TCON[0].CLK
Clk => TCON[1].CLK
Clk => TCON[2].CLK
Clk => TCON[3].CLK
Clk => TCON[4].CLK
Clk => TCON[5].CLK
Clk => TCON[6].CLK
Clk => TCON[7].CLK
Rst_n => Prescaler[3].ACLR
Rst_n => Prescaler[2].ACLR
Rst_n => Prescaler[1].ACLR
Rst_n => Prescaler[0].ACLR
Rst_n => T_r[1].ACLR
Rst_n => T_r[0].ACLR
Rst_n => Tick.ACLR
Rst_n => Tick12.ACLR
Rst_n => Capture.ACLR
Rst_n => UART_Clk~reg0.ACLR
Rst_n => Cpt[0].ACLR
Rst_n => Cpt[1].ACLR
Rst_n => Cpt[2].ACLR
Rst_n => Cpt[3].ACLR
Rst_n => Cpt[4].ACLR
Rst_n => Cpt[5].ACLR
Rst_n => Cpt[6].ACLR
Rst_n => Cpt[7].ACLR
Rst_n => Cpt[8].ACLR
Rst_n => Cpt[9].ACLR
Rst_n => Cpt[10].ACLR
Rst_n => Cpt[11].ACLR
Rst_n => Cpt[12].ACLR
Rst_n => Cpt[13].ACLR
Rst_n => Cpt[14].ACLR
Rst_n => Cpt[15].ACLR
Rst_n => Cnt[0].ACLR
Rst_n => Cnt[1].ACLR
Rst_n => Cnt[2].ACLR
Rst_n => Cnt[3].ACLR
Rst_n => Cnt[4].ACLR
Rst_n => Cnt[5].ACLR
Rst_n => Cnt[6].ACLR
Rst_n => Cnt[7].ACLR
Rst_n => Cnt[8].ACLR
Rst_n => Cnt[9].ACLR
Rst_n => Cnt[10].ACLR
Rst_n => Cnt[11].ACLR
Rst_n => Cnt[12].ACLR
Rst_n => Cnt[13].ACLR
Rst_n => Cnt[14].ACLR
Rst_n => Cnt[15].ACLR
Rst_n => TCON[0].ACLR
Rst_n => TCON[1].ACLR
Rst_n => TCON[2].ACLR
Rst_n => TCON[3].ACLR
Rst_n => TCON[4].ACLR
Rst_n => TCON[5].ACLR
Rst_n => TCON[6].ACLR
Rst_n => TCON[7].ACLR
Rst_n => E_r[0].ENA
Rst_n => E_r[1].ENA
T2 => T_r[0].DATAIN
T2EX => E_r[0].DATAIN
C_Sel => ~NO_FANOUT~
CH_Sel => Data_Out~8.OUTPUTSELECT
CH_Sel => Data_Out~9.OUTPUTSELECT
CH_Sel => Data_Out~10.OUTPUTSELECT
CH_Sel => Data_Out~11.OUTPUTSELECT
CH_Sel => Data_Out~12.OUTPUTSELECT
CH_Sel => Data_Out~13.OUTPUTSELECT
CH_Sel => Data_Out~14.OUTPUTSELECT
CH_Sel => Data_Out~15.OUTPUTSELECT
CL_Sel => Data_Out~0.OUTPUTSELECT
CL_Sel => Data_Out~1.OUTPUTSELECT
CL_Sel => Data_Out~2.OUTPUTSELECT
CL_Sel => Data_Out~3.OUTPUTSELECT
CL_Sel => Data_Out~4.OUTPUTSELECT
CL_Sel => Data_Out~5.OUTPUTSELECT
CL_Sel => Data_Out~6.OUTPUTSELECT
CL_Sel => Data_Out~7.OUTPUTSELECT
H_Sel => Data_Out~24.OUTPUTSELECT
H_Sel => Data_Out~25.OUTPUTSELECT
H_Sel => Data_Out~26.OUTPUTSELECT
H_Sel => Data_Out~27.OUTPUTSELECT
H_Sel => Data_Out~28.OUTPUTSELECT
H_Sel => Data_Out~29.OUTPUTSELECT
H_Sel => Data_Out~30.OUTPUTSELECT
H_Sel => Data_Out~31.OUTPUTSELECT
L_Sel => Data_Out~16.OUTPUTSELECT
L_Sel => Data_Out~17.OUTPUTSELECT
L_Sel => Data_Out~18.OUTPUTSELECT
L_Sel => Data_Out~19.OUTPUTSELECT
L_Sel => Data_Out~20.OUTPUTSELECT
L_Sel => Data_Out~21.OUTPUTSELECT
L_Sel => Data_Out~22.OUTPUTSELECT
L_Sel => Data_Out~23.OUTPUTSELECT
C_Wr => TCON~5.OUTPUTSELECT
C_Wr => TCON~6.OUTPUTSELECT
C_Wr => TCON[0].ENA
C_Wr => TCON[1].ENA
C_Wr => TCON[2].ENA
C_Wr => TCON[3].ENA
C_Wr => TCON[4].ENA
C_Wr => TCON[5].ENA
CH_Wr => Cpt~16.OUTPUTSELECT
CH_Wr => Cpt~17.OUTPUTSELECT
CH_Wr => Cpt~18.OUTPUTSELECT
CH_Wr => Cpt~19.OUTPUTSELECT
CH_Wr => Cpt~20.OUTPUTSELECT
CH_Wr => Cpt~21.OUTPUTSELECT
CH_Wr => Cpt~22.OUTPUTSELECT
CH_Wr => Cpt~23.OUTPUTSELECT
CL_Wr => Cpt~24.OUTPUTSELECT
CL_Wr => Cpt~25.OUTPUTSELECT
CL_Wr => Cpt~26.OUTPUTSELECT
CL_Wr => Cpt~27.OUTPUTSELECT
CL_Wr => Cpt~28.OUTPUTSELECT
CL_Wr => Cpt~29.OUTPUTSELECT
CL_Wr => Cpt~30.OUTPUTSELECT
CL_Wr => Cpt~31.OUTPUTSELECT
H_Wr => Cnt~64.OUTPUTSELECT
H_Wr => Cnt~65.OUTPUTSELECT
H_Wr => Cnt~66.OUTPUTSELECT
H_Wr => Cnt~67.OUTPUTSELECT
H_Wr => Cnt~68.OUTPUTSELECT
H_Wr => Cnt~69.OUTPUTSELECT
H_Wr => Cnt~70.OUTPUTSELECT
H_Wr => Cnt~71.OUTPUTSELECT
L_Wr => Cnt~72.OUTPUTSELECT
L_Wr => Cnt~73.OUTPUTSELECT
L_Wr => Cnt~74.OUTPUTSELECT
L_Wr => Cnt~75.OUTPUTSELECT
L_Wr => Cnt~76.OUTPUTSELECT
L_Wr => Cnt~77.OUTPUTSELECT
L_Wr => Cnt~78.OUTPUTSELECT
L_Wr => Cnt~79.OUTPUTSELECT
Data_In[0] => Cnt~71.DATAB
Data_In[0] => Cnt~79.DATAB
Data_In[0] => Cpt~23.DATAB
Data_In[0] => Cpt~31.DATAB
Data_In[0] => TCON[0].DATAIN
Data_In[1] => Cnt~70.DATAB
Data_In[1] => Cnt~78.DATAB
Data_In[1] => Cpt~22.DATAB
Data_In[1] => Cpt~30.DATAB
Data_In[1] => TCON[1].DATAIN
Data_In[2] => Cnt~69.DATAB
Data_In[2] => Cnt~77.DATAB
Data_In[2] => Cpt~21.DATAB
Data_In[2] => Cpt~29.DATAB
Data_In[2] => TCON[2].DATAIN
Data_In[3] => Cnt~68.DATAB
Data_In[3] => Cnt~76.DATAB
Data_In[3] => Cpt~20.DATAB
Data_In[3] => Cpt~28.DATAB
Data_In[3] => TCON[3].DATAIN
Data_In[4] => Cnt~67.DATAB
Data_In[4] => Cnt~75.DATAB
Data_In[4] => Cpt~19.DATAB
Data_In[4] => Cpt~27.DATAB
Data_In[4] => TCON[4].DATAIN
Data_In[5] => Cnt~66.DATAB
Data_In[5] => Cnt~74.DATAB
Data_In[5] => Cpt~18.DATAB
Data_In[5] => Cpt~26.DATAB
Data_In[5] => TCON[5].DATAIN
Data_In[6] => TCON~6.DATAB
Data_In[6] => Cnt~65.DATAB
Data_In[6] => Cnt~73.DATAB
Data_In[6] => Cpt~17.DATAB
Data_In[6] => Cpt~25.DATAB
Data_In[7] => TCON~5.DATAB
Data_In[7] => Cnt~64.DATAB
Data_In[7] => Cnt~72.DATAB
Data_In[7] => Cpt~16.DATAB
Data_In[7] => Cpt~24.DATAB
Data_Out[0] <= Data_Out~31.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out~30.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out~29.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out~28.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out~27.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out~26.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out~25.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out~24.DB_MAX_OUTPUT_PORT_TYPE
UseR2 <= TCON[5].DB_MAX_OUTPUT_PORT_TYPE
UseT2 <= TCON[4].DB_MAX_OUTPUT_PORT_TYPE
UART_Clk <= UART_Clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
F <= F~0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|T51_UART:uart
Clk => Tick6.CLK
Clk => Prescaler[0].CLK
Clk => Prescaler[1].CLK
Clk => Prescaler[2].CLK
Clk => RXD_O~reg0.CLK
Clk => TXD_i.CLK
Clk => TX_Shifting.CLK
Clk => TX_Start.CLK
Clk => TX_Data[0].CLK
Clk => TX_Data[1].CLK
Clk => TX_Data[2].CLK
Clk => TX_Data[3].CLK
Clk => TX_Data[4].CLK
Clk => TX_Data[5].CLK
Clk => TX_Data[6].CLK
Clk => TX_Data[7].CLK
Clk => TX_ShiftReg[0].CLK
Clk => TX_ShiftReg[1].CLK
Clk => TX_ShiftReg[2].CLK
Clk => TX_ShiftReg[3].CLK
Clk => TX_ShiftReg[4].CLK
Clk => TX_ShiftReg[5].CLK
Clk => TX_ShiftReg[6].CLK
Clk => TX_ShiftReg[7].CLK
Clk => TX_ShiftReg[8].CLK
Clk => TX_Bit_Cnt[0].CLK
Clk => TX_Bit_Cnt[1].CLK
Clk => TX_Bit_Cnt[2].CLK
Clk => TX_Bit_Cnt[3].CLK
Clk => SCON[1].CLK
Clk => TX_Tick.CLK
Clk => TX_Cnt[0].CLK
Clk => TX_Cnt[1].CLK
Clk => TX_Cnt[2].CLK
Clk => TX_Cnt[3].CLK
Clk => RX_Shifting.CLK
Clk => RX_Bit_Cnt[0].CLK
Clk => RX_Bit_Cnt[1].CLK
Clk => RX_Bit_Cnt[2].CLK
Clk => RX_Bit_Cnt[3].CLK
Clk => RX_ShiftReg[0].CLK
Clk => RX_ShiftReg[1].CLK
Clk => RX_ShiftReg[2].CLK
Clk => RX_ShiftReg[3].CLK
Clk => RX_ShiftReg[4].CLK
Clk => RX_ShiftReg[5].CLK
Clk => RX_ShiftReg[6].CLK
Clk => RX_ShiftReg[7].CLK
Clk => RX_ShiftReg[8].CLK
Clk => Bit_Phase[0].CLK
Clk => Bit_Phase[1].CLK
Clk => Bit_Phase[2].CLK
Clk => Bit_Phase[3].CLK
Clk => SBUF[0].CLK
Clk => SBUF[1].CLK
Clk => SBUF[2].CLK
Clk => SBUF[3].CLK
Clk => SBUF[4].CLK
Clk => SBUF[5].CLK
Clk => SBUF[6].CLK
Clk => SBUF[7].CLK
Clk => SCON[0].CLK
Clk => SCON[2].CLK
Clk => RX_Filtered.CLK
Clk => Samples[0].CLK
Clk => Samples[1].CLK
Clk => BaudC1_g.CLK
Clk => BaudFix.CLK
Clk => Baud_Cnt[0].CLK
Clk => Baud_Cnt[1].CLK
Clk => Baud_Cnt[2].CLK
Clk => Baud_Cnt[3].CLK
Clk => Baud_Cnt[4].CLK
Clk => Baud_Cnt[5].CLK
Clk => SCON[3].CLK
Clk => SCON[4].CLK
Clk => SCON[5].CLK
Clk => SCON[6].CLK
Clk => SCON[7].CLK
Rst_n => Prescaler[0].ACLR
Rst_n => Tick6.ACLR
Rst_n => SCON[1].ACLR
Rst_n => TX_Bit_Cnt[3].ACLR
Rst_n => TX_Bit_Cnt[2].ACLR
Rst_n => TX_Bit_Cnt[1].ACLR
Rst_n => TX_Bit_Cnt[0].ACLR
Rst_n => TX_ShiftReg[8].ACLR
Rst_n => TX_ShiftReg[7].ACLR
Rst_n => TX_ShiftReg[6].ACLR
Rst_n => TX_ShiftReg[5].ACLR
Rst_n => TX_ShiftReg[4].ACLR
Rst_n => TX_ShiftReg[3].ACLR
Rst_n => TX_ShiftReg[2].ACLR
Rst_n => TX_ShiftReg[1].ACLR
Rst_n => TX_ShiftReg[0].ACLR
Rst_n => TX_Data[7].ACLR
Rst_n => TX_Data[6].ACLR
Rst_n => TX_Data[5].ACLR
Rst_n => TX_Data[4].ACLR
Rst_n => TX_Data[3].ACLR
Rst_n => TX_Data[2].ACLR
Rst_n => TX_Data[1].ACLR
Rst_n => TX_Data[0].ACLR
Rst_n => TX_Start.ACLR
Rst_n => TX_Shifting.ACLR
Rst_n => TXD_i.PRESET
Rst_n => RXD_O~reg0.PRESET
Rst_n => RX_Shifting.ACLR
Rst_n => RX_Bit_Cnt[0].ACLR
Rst_n => RX_Bit_Cnt[1].ACLR
Rst_n => RX_Bit_Cnt[2].ACLR
Rst_n => RX_Bit_Cnt[3].ACLR
Rst_n => RX_ShiftReg[0].ACLR
Rst_n => RX_ShiftReg[1].ACLR
Rst_n => RX_ShiftReg[2].ACLR
Rst_n => RX_ShiftReg[3].ACLR
Rst_n => RX_ShiftReg[4].ACLR
Rst_n => RX_ShiftReg[5].ACLR
Rst_n => RX_ShiftReg[6].ACLR
Rst_n => RX_ShiftReg[7].ACLR
Rst_n => RX_ShiftReg[8].ACLR
Rst_n => Bit_Phase[0].ACLR
Rst_n => Bit_Phase[1].ACLR
Rst_n => Bit_Phase[2].ACLR
Rst_n => Bit_Phase[3].ACLR
Rst_n => SBUF[0].ACLR
Rst_n => SBUF[1].ACLR
Rst_n => SBUF[2].ACLR
Rst_n => SBUF[3].ACLR
Rst_n => SBUF[4].ACLR
Rst_n => SBUF[5].ACLR
Rst_n => SBUF[6].ACLR
Rst_n => SBUF[7].ACLR
Rst_n => SCON[0].ACLR
Rst_n => SCON[2].ACLR
Rst_n => Prescaler[1].ACLR
Rst_n => Prescaler[2].ACLR
Rst_n => TX_Tick.ACLR
Rst_n => TX_Cnt[0].ACLR
Rst_n => TX_Cnt[1].ACLR
Rst_n => TX_Cnt[2].ACLR
Rst_n => TX_Cnt[3].ACLR
Rst_n => RX_Filtered.PRESET
Rst_n => Samples[0].PRESET
Rst_n => Samples[1].PRESET
Rst_n => BaudC1_g.ACLR
Rst_n => BaudFix.ACLR
Rst_n => Baud_Cnt[0].ACLR
Rst_n => Baud_Cnt[1].ACLR
Rst_n => Baud_Cnt[2].ACLR
Rst_n => Baud_Cnt[3].ACLR
Rst_n => Baud_Cnt[4].ACLR
Rst_n => Baud_Cnt[5].ACLR
Rst_n => SCON[3].ACLR
Rst_n => SCON[4].ACLR
Rst_n => SCON[5].ACLR
Rst_n => SCON[6].ACLR
Rst_n => SCON[7].ACLR
UseR2 => Baud16R_i~0.IN1
UseR2 => Baud16R_i~1.IN1
UseT2 => Baud16T_i~0.IN0
UseT2 => Baud16T_i~1.IN0
BaudC2 => Baud16T_i~0.IN1
BaudC2 => Baud16R_i~0.IN0
BaudC1 => Baud16T_i~1.IN1
BaudC1 => Baud16R_i~1.IN0
BaudC1 => process1~0.IN0
SC_Sel => Data_Out~0.OUTPUTSELECT
SC_Sel => Data_Out~1.OUTPUTSELECT
SC_Sel => Data_Out~2.OUTPUTSELECT
SC_Sel => Data_Out~3.OUTPUTSELECT
SC_Sel => Data_Out~4.OUTPUTSELECT
SC_Sel => Data_Out~5.OUTPUTSELECT
SC_Sel => Data_Out~6.OUTPUTSELECT
SC_Sel => Data_Out~7.OUTPUTSELECT
SB_Sel => ~NO_FANOUT~
SC_Wr => SCON~0.OUTPUTSELECT
SC_Wr => SCON~1.OUTPUTSELECT
SC_Wr => SCON~18.OUTPUTSELECT
SC_Wr => SCON[3].ENA
SC_Wr => SCON[4].ENA
SC_Wr => SCON[5].ENA
SC_Wr => SCON[6].ENA
SC_Wr => SCON[7].ENA
SB_Wr => TX_Start~0.OUTPUTSELECT
SB_Wr => TX_Data[0].ENA
SB_Wr => TX_Data[1].ENA
SB_Wr => TX_Data[2].ENA
SB_Wr => TX_Data[3].ENA
SB_Wr => TX_Data[4].ENA
SB_Wr => TX_Data[5].ENA
SB_Wr => TX_Data[6].ENA
SB_Wr => TX_Data[7].ENA
SMOD => BaudC1_g~0.OUTPUTSELECT
SMOD => process1~1.IN1
SMOD => process1~0.IN1
Data_In[0] => SCON~1.DATAB
Data_In[0] => TX_Data[0].DATAIN
Data_In[1] => SCON~18.DATAB
Data_In[1] => TX_Data[1].DATAIN
Data_In[2] => SCON~0.DATAB
Data_In[2] => TX_Data[2].DATAIN
Data_In[3] => TX_Data[3].DATAIN
Data_In[3] => SCON[3].DATAIN
Data_In[4] => TX_Data[4].DATAIN
Data_In[4] => SCON[4].DATAIN
Data_In[5] => TX_Data[5].DATAIN
Data_In[5] => SCON[5].DATAIN
Data_In[6] => TX_Data[6].DATAIN
Data_In[6] => SCON[6].DATAIN
Data_In[7] => TX_Data[7].DATAIN
Data_In[7] => SCON[7].DATAIN
Data_Out[0] <= Data_Out~7.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out~6.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out~5.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out~4.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out~3.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out~2.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out~1.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out~0.DB_MAX_OUTPUT_PORT_TYPE
RXD => Samples~1.DATAB
RXD_IsO <= TX_Shifting.DB_MAX_OUTPUT_PORT_TYPE
RXD_O <= RXD_O~reg0.DB_MAX_OUTPUT_PORT_TYPE
TXD <= TXD_i.DB_MAX_OUTPUT_PORT_TYPE
RI <= SCON[0].DB_MAX_OUTPUT_PORT_TYPE
TI <= SCON[1].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|sevenseg_if:SevSeg
clk_i => SevenSegMux[0].CLK
clk_i => SevenSegMux[1].CLK
clk_i => Counter[0].CLK
clk_i => Counter[1].CLK
clk_i => Counter[2].CLK
clk_i => Counter[3].CLK
clk_i => Counter[4].CLK
clk_i => Counter[5].CLK
clk_i => Counter[6].CLK
clk_i => Counter[7].CLK
clk_i => Counter[8].CLK
clk_i => Counter[9].CLK
clk_i => Counter[10].CLK
clk_i => Counter[11].CLK
clk_i => Counter[12].CLK
clk_i => Counter[13].CLK
clk_i => Counter[14].CLK
clk_i => Counter[15].CLK
clk_i => LedReg[3][0].CLK
clk_i => LedReg[3][1].CLK
clk_i => LedReg[3][2].CLK
clk_i => LedReg[3][3].CLK
clk_i => LedReg[3][4].CLK
clk_i => LedReg[3][5].CLK
clk_i => LedReg[3][6].CLK
clk_i => LedReg[3][7].CLK
clk_i => LedReg[2][0].CLK
clk_i => LedReg[2][1].CLK
clk_i => LedReg[2][2].CLK
clk_i => LedReg[2][3].CLK
clk_i => LedReg[2][4].CLK
clk_i => LedReg[2][5].CLK
clk_i => LedReg[2][6].CLK
clk_i => LedReg[2][7].CLK
clk_i => LedReg[1][0].CLK
clk_i => LedReg[1][1].CLK
clk_i => LedReg[1][2].CLK
clk_i => LedReg[1][3].CLK
clk_i => LedReg[1][4].CLK
clk_i => LedReg[1][5].CLK
clk_i => LedReg[1][6].CLK
clk_i => LedReg[1][7].CLK
clk_i => LedReg[0][0].CLK
clk_i => LedReg[0][1].CLK
clk_i => LedReg[0][2].CLK
clk_i => LedReg[0][3].CLK
clk_i => LedReg[0][4].CLK
clk_i => LedReg[0][5].CLK
clk_i => LedReg[0][6].CLK
clk_i => LedReg[0][7].CLK
clk_i => EnableReg[0].CLK
clk_i => EnableReg[1].CLK
clk_i => EnableReg[2].CLK
clk_i => EnableReg[3].CLK
clk_i => CtrlReg[0].CLK
clk_i => CtrlReg[1].CLK
clk_i => CtrlReg[4].CLK
clk_i => CtrlReg[5].CLK
clk_i => CtrlReg[6].CLK
clk_i => CtrlReg[7].CLK
reset_n_i => Counter[15].ACLR
reset_n_i => Counter[14].ACLR
reset_n_i => Counter[13].ACLR
reset_n_i => Counter[12].ACLR
reset_n_i => Counter[11].ACLR
reset_n_i => Counter[10].ACLR
reset_n_i => Counter[9].ACLR
reset_n_i => Counter[8].ACLR
reset_n_i => Counter[7].ACLR
reset_n_i => Counter[6].ACLR
reset_n_i => Counter[5].ACLR
reset_n_i => Counter[4].ACLR
reset_n_i => Counter[3].ACLR
reset_n_i => Counter[2].ACLR
reset_n_i => Counter[1].ACLR
reset_n_i => Counter[0].ACLR
reset_n_i => SevenSegMux[1].ACLR
reset_n_i => SevenSegMux[0].ACLR
reset_n_i => LedReg[3][0].ACLR
reset_n_i => LedReg[3][1].ACLR
reset_n_i => LedReg[3][2].ACLR
reset_n_i => LedReg[3][3].ACLR
reset_n_i => LedReg[3][4].ACLR
reset_n_i => LedReg[3][5].ACLR
reset_n_i => LedReg[3][6].ACLR
reset_n_i => LedReg[3][7].ACLR
reset_n_i => LedReg[2][0].ACLR
reset_n_i => LedReg[2][1].ACLR
reset_n_i => LedReg[2][2].ACLR
reset_n_i => LedReg[2][3].ACLR
reset_n_i => LedReg[2][4].ACLR
reset_n_i => LedReg[2][5].ACLR
reset_n_i => LedReg[2][6].ACLR
reset_n_i => LedReg[2][7].ACLR
reset_n_i => LedReg[1][0].ACLR
reset_n_i => LedReg[1][1].ACLR
reset_n_i => LedReg[1][2].ACLR
reset_n_i => LedReg[1][3].ACLR
reset_n_i => LedReg[1][4].ACLR
reset_n_i => LedReg[1][5].ACLR
reset_n_i => LedReg[1][6].ACLR
reset_n_i => LedReg[1][7].ACLR
reset_n_i => LedReg[0][0].ACLR
reset_n_i => LedReg[0][1].ACLR
reset_n_i => LedReg[0][2].ACLR
reset_n_i => LedReg[0][3].ACLR
reset_n_i => LedReg[0][4].ACLR
reset_n_i => LedReg[0][5].ACLR
reset_n_i => LedReg[0][6].ACLR
reset_n_i => LedReg[0][7].ACLR
reset_n_i => EnableReg[0].ACLR
reset_n_i => EnableReg[1].ACLR
reset_n_i => EnableReg[2].ACLR
reset_n_i => EnableReg[3].ACLR
reset_n_i => CtrlReg[0].ACLR
reset_n_i => CtrlReg[1].ACLR
reset_n_i => CtrlReg[4].ACLR
reset_n_i => CtrlReg[5].ACLR
reset_n_i => CtrlReg[6].ACLR
reset_n_i => CtrlReg[7].ACLR
sevseg_con_sel => SFR_Data_o~0.OUTPUTSELECT
sevseg_con_sel => SFR_Data_o~1.OUTPUTSELECT
sevseg_con_sel => SFR_Data_o~2.OUTPUTSELECT
sevseg_con_sel => SFR_Data_o~3.OUTPUTSELECT
sevseg_con_sel => SFR_Data_o~4.OUTPUTSELECT
sevseg_con_sel => SFR_Data_o~5.OUTPUTSELECT
sevseg_con_sel => SFR_Data_o~6.OUTPUTSELECT
sevseg_con_sel => SFR_Data_o~7.OUTPUTSELECT
sevseg_con_wr => CtrlReg[0].ENA
sevseg_con_wr => CtrlReg[1].ENA
sevseg_con_wr => CtrlReg[4].ENA
sevseg_con_wr => CtrlReg[5].ENA
sevseg_con_wr => CtrlReg[6].ENA
sevseg_con_wr => CtrlReg[7].ENA
sevseg_data_sel[0] => SFR_Data_o~32.OUTPUTSELECT
sevseg_data_sel[0] => SFR_Data_o~33.OUTPUTSELECT
sevseg_data_sel[0] => SFR_Data_o~34.OUTPUTSELECT
sevseg_data_sel[0] => SFR_Data_o~35.OUTPUTSELECT
sevseg_data_sel[0] => SFR_Data_o~36.OUTPUTSELECT
sevseg_data_sel[0] => SFR_Data_o~37.OUTPUTSELECT
sevseg_data_sel[0] => SFR_Data_o~38.OUTPUTSELECT
sevseg_data_sel[0] => SFR_Data_o~39.OUTPUTSELECT
sevseg_data_sel[1] => SFR_Data_o~24.OUTPUTSELECT
sevseg_data_sel[1] => SFR_Data_o~25.OUTPUTSELECT
sevseg_data_sel[1] => SFR_Data_o~26.OUTPUTSELECT
sevseg_data_sel[1] => SFR_Data_o~27.OUTPUTSELECT
sevseg_data_sel[1] => SFR_Data_o~28.OUTPUTSELECT
sevseg_data_sel[1] => SFR_Data_o~29.OUTPUTSELECT
sevseg_data_sel[1] => SFR_Data_o~30.OUTPUTSELECT
sevseg_data_sel[1] => SFR_Data_o~31.OUTPUTSELECT
sevseg_data_sel[2] => SFR_Data_o~16.OUTPUTSELECT
sevseg_data_sel[2] => SFR_Data_o~17.OUTPUTSELECT
sevseg_data_sel[2] => SFR_Data_o~18.OUTPUTSELECT
sevseg_data_sel[2] => SFR_Data_o~19.OUTPUTSELECT
sevseg_data_sel[2] => SFR_Data_o~20.OUTPUTSELECT
sevseg_data_sel[2] => SFR_Data_o~21.OUTPUTSELECT
sevseg_data_sel[2] => SFR_Data_o~22.OUTPUTSELECT
sevseg_data_sel[2] => SFR_Data_o~23.OUTPUTSELECT
sevseg_data_sel[3] => SFR_Data_o~8.OUTPUTSELECT
sevseg_data_sel[3] => SFR_Data_o~9.OUTPUTSELECT
sevseg_data_sel[3] => SFR_Data_o~10.OUTPUTSELECT
sevseg_data_sel[3] => SFR_Data_o~11.OUTPUTSELECT
sevseg_data_sel[3] => SFR_Data_o~12.OUTPUTSELECT
sevseg_data_sel[3] => SFR_Data_o~13.OUTPUTSELECT
sevseg_data_sel[3] => SFR_Data_o~14.OUTPUTSELECT
sevseg_data_sel[3] => SFR_Data_o~15.OUTPUTSELECT
sevseg_data_wr[0] => LedReg[0][0].ENA
sevseg_data_wr[0] => LedReg[0][1].ENA
sevseg_data_wr[0] => LedReg[0][2].ENA
sevseg_data_wr[0] => LedReg[0][3].ENA
sevseg_data_wr[0] => LedReg[0][4].ENA
sevseg_data_wr[0] => LedReg[0][5].ENA
sevseg_data_wr[0] => LedReg[0][6].ENA
sevseg_data_wr[0] => LedReg[0][7].ENA
sevseg_data_wr[1] => LedReg[1][0].ENA
sevseg_data_wr[1] => LedReg[1][1].ENA
sevseg_data_wr[1] => LedReg[1][2].ENA
sevseg_data_wr[1] => LedReg[1][3].ENA
sevseg_data_wr[1] => LedReg[1][4].ENA
sevseg_data_wr[1] => LedReg[1][5].ENA
sevseg_data_wr[1] => LedReg[1][6].ENA
sevseg_data_wr[1] => LedReg[1][7].ENA
sevseg_data_wr[2] => LedReg[2][0].ENA
sevseg_data_wr[2] => LedReg[2][1].ENA
sevseg_data_wr[2] => LedReg[2][2].ENA
sevseg_data_wr[2] => LedReg[2][3].ENA
sevseg_data_wr[2] => LedReg[2][4].ENA
sevseg_data_wr[2] => LedReg[2][5].ENA
sevseg_data_wr[2] => LedReg[2][6].ENA
sevseg_data_wr[2] => LedReg[2][7].ENA
sevseg_data_wr[3] => LedReg[3][0].ENA
sevseg_data_wr[3] => LedReg[3][1].ENA
sevseg_data_wr[3] => LedReg[3][2].ENA
sevseg_data_wr[3] => LedReg[3][3].ENA
sevseg_data_wr[3] => LedReg[3][4].ENA
sevseg_data_wr[3] => LedReg[3][5].ENA
sevseg_data_wr[3] => LedReg[3][6].ENA
sevseg_data_wr[3] => LedReg[3][7].ENA
SevSeg_En_Sel => ~NO_FANOUT~
SevSeg_En_Wr => EnableReg[0].ENA
SevSeg_En_Wr => EnableReg[1].ENA
SevSeg_En_Wr => EnableReg[2].ENA
SevSeg_En_Wr => EnableReg[3].ENA
SFR_Data_i[0] => LedReg[3][0].DATAIN
SFR_Data_i[0] => LedReg[2][0].DATAIN
SFR_Data_i[0] => LedReg[1][0].DATAIN
SFR_Data_i[0] => LedReg[0][0].DATAIN
SFR_Data_i[0] => EnableReg[0].DATAIN
SFR_Data_i[0] => CtrlReg[0].DATAIN
SFR_Data_i[1] => LedReg[3][1].DATAIN
SFR_Data_i[1] => LedReg[2][1].DATAIN
SFR_Data_i[1] => LedReg[1][1].DATAIN
SFR_Data_i[1] => LedReg[0][1].DATAIN
SFR_Data_i[1] => EnableReg[1].DATAIN
SFR_Data_i[1] => CtrlReg[1].DATAIN
SFR_Data_i[2] => LedReg[3][2].DATAIN
SFR_Data_i[2] => LedReg[2][2].DATAIN
SFR_Data_i[2] => LedReg[1][2].DATAIN
SFR_Data_i[2] => LedReg[0][2].DATAIN
SFR_Data_i[2] => EnableReg[2].DATAIN
SFR_Data_i[3] => LedReg[3][3].DATAIN
SFR_Data_i[3] => LedReg[2][3].DATAIN
SFR_Data_i[3] => LedReg[1][3].DATAIN
SFR_Data_i[3] => LedReg[0][3].DATAIN
SFR_Data_i[3] => EnableReg[3].DATAIN
SFR_Data_i[4] => LedReg[3][4].DATAIN
SFR_Data_i[4] => LedReg[2][4].DATAIN
SFR_Data_i[4] => LedReg[1][4].DATAIN
SFR_Data_i[4] => LedReg[0][4].DATAIN
SFR_Data_i[4] => CtrlReg[4].DATAIN
SFR_Data_i[5] => LedReg[3][5].DATAIN
SFR_Data_i[5] => LedReg[2][5].DATAIN
SFR_Data_i[5] => LedReg[1][5].DATAIN
SFR_Data_i[5] => LedReg[0][5].DATAIN
SFR_Data_i[5] => CtrlReg[5].DATAIN
SFR_Data_i[6] => LedReg[3][6].DATAIN
SFR_Data_i[6] => LedReg[2][6].DATAIN
SFR_Data_i[6] => LedReg[1][6].DATAIN
SFR_Data_i[6] => LedReg[0][6].DATAIN
SFR_Data_i[6] => CtrlReg[6].DATAIN
SFR_Data_i[7] => LedReg[3][7].DATAIN
SFR_Data_i[7] => LedReg[2][7].DATAIN
SFR_Data_i[7] => LedReg[1][7].DATAIN
SFR_Data_i[7] => LedReg[0][7].DATAIN
SFR_Data_i[7] => CtrlReg[7].DATAIN
SFR_Data_o[0] <= SFR_Data_o~39.DB_MAX_OUTPUT_PORT_TYPE
SFR_Data_o[1] <= SFR_Data_o~38.DB_MAX_OUTPUT_PORT_TYPE
SFR_Data_o[2] <= SFR_Data_o~37.DB_MAX_OUTPUT_PORT_TYPE
SFR_Data_o[3] <= SFR_Data_o~36.DB_MAX_OUTPUT_PORT_TYPE
SFR_Data_o[4] <= SFR_Data_o~35.DB_MAX_OUTPUT_PORT_TYPE
SFR_Data_o[5] <= SFR_Data_o~34.DB_MAX_OUTPUT_PORT_TYPE
SFR_Data_o[6] <= SFR_Data_o~33.DB_MAX_OUTPUT_PORT_TYPE
SFR_Data_o[7] <= SFR_Data_o~32.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_D_o[0] <= SevenSeg_D_o~15.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_D_o[1] <= SevenSeg_D_o~14.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_D_o[2] <= SevenSeg_D_o~13.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_D_o[3] <= SevenSeg_D_o~12.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_D_o[4] <= SevenSeg_D_o~11.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_D_o[5] <= SevenSeg_D_o~10.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_D_o[6] <= SevenSeg_D_o~9.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_D_o[7] <= SevenSeg_D_o~8.DB_MAX_OUTPUT_PORT_TYPE
SevenSegEn_o[0] <= SevenSegEn_o~4.DB_MAX_OUTPUT_PORT_TYPE
SevenSegEn_o[1] <= SevenSegEn_o~3.DB_MAX_OUTPUT_PORT_TYPE
SevenSegEn_o[2] <= SevenSegEn_o~2.DB_MAX_OUTPUT_PORT_TYPE
SevenSegEn_o[3] <= SevenSegEn_o~1.DB_MAX_OUTPUT_PORT_TYPE
SevenSegEn_o[4] <= SevenSegEn_o~0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|PS2Keyboard:PS2Kbd
clr_n_i => InputSync:IS1.clr_n
clr_n_i => ackReceived.ACLR
clr_n_i => RcvOv.ACLR
clr_n_i => txirq.ACLR
clr_n_i => DataReg[0].ACLR
clr_n_i => DataReg[1].ACLR
clr_n_i => DataReg[2].ACLR
clr_n_i => DataReg[3].ACLR
clr_n_i => DataReg[4].ACLR
clr_n_i => DataReg[5].ACLR
clr_n_i => DataReg[6].ACLR
clr_n_i => DataReg[7].ACLR
clr_n_i => DataReg[8].ACLR
clr_n_i => CmdReg[0].ACLR
clr_n_i => CmdReg[1].ACLR
clr_n_i => CmdReg[2].ACLR
clr_n_i => CmdReg[3].ACLR
clr_n_i => CmdReg[4].ACLR
clr_n_i => CmdReg[5].ACLR
clr_n_i => CmdReg[6].ACLR
clr_n_i => CmdReg[7].ACLR
clr_n_i => CmdReg[8].ACLR
clr_n_i => Ps2DataOut.PRESET
clr_n_i => Ps2ClockOut.PRESET
clr_n_i => Ps2ClkOld.PRESET
clr_n_i => delayCnt[0].ACLR
clr_n_i => delayCnt[1].ACLR
clr_n_i => delayCnt[2].ACLR
clr_n_i => delayCnt[3].ACLR
clr_n_i => delayCnt[4].ACLR
clr_n_i => delayCnt[5].ACLR
clr_n_i => delayCnt[6].ACLR
clr_n_i => delayCnt[7].ACLR
clr_n_i => delayCnt[8].ACLR
clr_n_i => delayCnt[9].ACLR
clr_n_i => delayCnt[10].ACLR
clr_n_i => q[0].ACLR
clr_n_i => q[1].ACLR
clr_n_i => q[2].ACLR
clr_n_i => q[3].ACLR
clr_n_i => sReg[0].ACLR
clr_n_i => sReg[1].ACLR
clr_n_i => sReg[2].ACLR
clr_n_i => sReg[3].ACLR
clr_n_i => sReg[4].ACLR
clr_n_i => sReg[5].ACLR
clr_n_i => sReg[6].ACLR
clr_n_i => sReg[7].ACLR
clr_n_i => sReg[8].ACLR
clr_n_i => Ps2Direction.ACLR
clr_n_i => state~11.IN1
clk_i => InputSync:IS1.clk
clk_i => ackReceived.CLK
clk_i => RcvOv.CLK
clk_i => txirq.CLK
clk_i => DataReg[0].CLK
clk_i => DataReg[1].CLK
clk_i => DataReg[2].CLK
clk_i => DataReg[3].CLK
clk_i => DataReg[4].CLK
clk_i => DataReg[5].CLK
clk_i => DataReg[6].CLK
clk_i => DataReg[7].CLK
clk_i => DataReg[8].CLK
clk_i => CmdReg[0].CLK
clk_i => CmdReg[1].CLK
clk_i => CmdReg[2].CLK
clk_i => CmdReg[3].CLK
clk_i => CmdReg[4].CLK
clk_i => CmdReg[5].CLK
clk_i => CmdReg[6].CLK
clk_i => CmdReg[7].CLK
clk_i => CmdReg[8].CLK
clk_i => Ps2DataOut.CLK
clk_i => Ps2ClockOut.CLK
clk_i => Ps2ClkOld.CLK
clk_i => delayCnt[0].CLK
clk_i => delayCnt[1].CLK
clk_i => delayCnt[2].CLK
clk_i => delayCnt[3].CLK
clk_i => delayCnt[4].CLK
clk_i => delayCnt[5].CLK
clk_i => delayCnt[6].CLK
clk_i => delayCnt[7].CLK
clk_i => delayCnt[8].CLK
clk_i => delayCnt[9].CLK
clk_i => delayCnt[10].CLK
clk_i => q[0].CLK
clk_i => q[1].CLK
clk_i => q[2].CLK
clk_i => q[3].CLK
clk_i => sReg[0].CLK
clk_i => sReg[1].CLK
clk_i => sReg[2].CLK
clk_i => sReg[3].CLK
clk_i => sReg[4].CLK
clk_i => sReg[5].CLK
clk_i => sReg[6].CLK
clk_i => sReg[7].CLK
clk_i => sReg[8].CLK
clk_i => Ps2Direction.CLK
clk_i => state~10.IN1
Ps2Clk_io <= comb~0
Ps2Dat_io <= comb~1
SFR_Data_i[0] => DataReg~3.DATAB
SFR_Data_i[0] => CmdReg[0].DATAIN
SFR_Data_i[1] => RcvOv~4.DATAB
SFR_Data_i[1] => CmdReg[1].DATAIN
SFR_Data_i[2] => CmdReg[2].DATAIN
SFR_Data_i[3] => CmdReg[3].DATAIN
SFR_Data_i[4] => ackReceived~3.DATAB
SFR_Data_i[4] => txirq~2.DATAB
SFR_Data_i[4] => CmdReg[4].DATAIN
SFR_Data_i[5] => CmdReg[5].DATAIN
SFR_Data_i[6] => CmdReg[6].DATAIN
SFR_Data_i[7] => state~0.OUTPUTSELECT
SFR_Data_i[7] => state~1.OUTPUTSELECT
SFR_Data_i[7] => state~2.OUTPUTSELECT
SFR_Data_i[7] => state~3.OUTPUTSELECT
SFR_Data_i[7] => state~4.OUTPUTSELECT
SFR_Data_i[7] => Ps2Direction~0.OUTPUTSELECT
SFR_Data_i[7] => CmdReg[7].DATAIN
SFR_Data_o[0] <= SFR_Data_o~7.DB_MAX_OUTPUT_PORT_TYPE
SFR_Data_o[1] <= SFR_Data_o~6.DB_MAX_OUTPUT_PORT_TYPE
SFR_Data_o[2] <= SFR_Data_o~5.DB_MAX_OUTPUT_PORT_TYPE
SFR_Data_o[3] <= SFR_Data_o~4.DB_MAX_OUTPUT_PORT_TYPE
SFR_Data_o[4] <= SFR_Data_o~3.DB_MAX_OUTPUT_PORT_TYPE
SFR_Data_o[5] <= SFR_Data_o~2.DB_MAX_OUTPUT_PORT_TYPE
SFR_Data_o[6] <= SFR_Data_o~1.DB_MAX_OUTPUT_PORT_TYPE
SFR_Data_o[7] <= SFR_Data_o~0.DB_MAX_OUTPUT_PORT_TYPE
data_sel_i => SFR_Data_o~0.OUTPUTSELECT
data_sel_i => SFR_Data_o~1.OUTPUTSELECT
data_sel_i => SFR_Data_o~2.OUTPUTSELECT
data_sel_i => SFR_Data_o~3.OUTPUTSELECT
data_sel_i => SFR_Data_o~4.OUTPUTSELECT
data_sel_i => SFR_Data_o~5.OUTPUTSELECT
data_sel_i => SFR_Data_o~6.OUTPUTSELECT
data_sel_i => SFR_Data_o~7.OUTPUTSELECT
data_wr_i => CmdReg~2.OUTPUTSELECT
data_wr_i => CmdReg[0].ENA
data_wr_i => CmdReg[1].ENA
data_wr_i => CmdReg[2].ENA
data_wr_i => CmdReg[3].ENA
data_wr_i => CmdReg[4].ENA
data_wr_i => CmdReg[5].ENA
data_wr_i => CmdReg[6].ENA
data_wr_i => CmdReg[7].ENA
ctrl_stat_sel_i => ~NO_FANOUT~
ctrl_stat_wr_i => state~5.OUTPUTSELECT
ctrl_stat_wr_i => state~6.OUTPUTSELECT
ctrl_stat_wr_i => state~7.OUTPUTSELECT
ctrl_stat_wr_i => state~8.OUTPUTSELECT
ctrl_stat_wr_i => state~9.OUTPUTSELECT
ctrl_stat_wr_i => Ps2Direction~1.OUTPUTSELECT
ctrl_stat_wr_i => DataReg~3.OUTPUTSELECT
ctrl_stat_wr_i => RcvOv~4.OUTPUTSELECT
ctrl_stat_wr_i => ackReceived~3.OUTPUTSELECT
ctrl_stat_wr_i => txirq~2.OUTPUTSELECT
Irq_o <= Irq_o~0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|PS2Keyboard:PS2Kbd|InputSync:IS1
Input => q1[0].DATAIN
clk => q1[0].CLK
clk => q1[1].CLK
clr_n => q1[0].PRESET
clr_n => q1[1].PRESET
q <= q1[1].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|InputSync:ISRxd
Input => q1[0].DATAIN
clk => q1[0].CLK
clk => q1[1].CLK
clr_n => q1[0].ACLR
clr_n => q1[1].ACLR
q <= q1[1].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|InputSync:ISSDA
Input => q1[0].DATAIN
clk => q1[0].CLK
clk => q1[1].CLK
clr_n => q1[0].ACLR
clr_n => q1[1].ACLR
q <= q1[1].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|InputSync:ISSCL
Input => q1[0].DATAIN
clk => q1[0].CLK
clk => q1[1].CLK
clr_n => q1[0].ACLR
clr_n => q1[1].ACLR
q <= q1[1].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|InputSync:ISSw2
Input => q1[0].DATAIN
clk => q1[0].CLK
clk => q1[1].CLK
clr_n => q1[0].ACLR
clr_n => q1[1].ACLR
q <= q1[1].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|InputSync:ISSw3
Input => q1[0].DATAIN
clk => q1[0].CLK
clk => q1[1].CLK
clr_n => q1[0].ACLR
clr_n => q1[1].ACLR
q <= q1[1].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|InputSync:ISSw4
Input => q1[0].DATAIN
clk => q1[0].CLK
clk => q1[1].CLK
clr_n => q1[0].ACLR
clr_n => q1[1].ACLR
q <= q1[1].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|InputSync:\sync_dp:7:ISDIP
Input => q1[0].DATAIN
clk => q1[0].CLK
clk => q1[1].CLK
clr_n => q1[0].ACLR
clr_n => q1[1].ACLR
q <= q1[1].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|InputSync:\sync_dp:6:ISDIP
Input => q1[0].DATAIN
clk => q1[0].CLK
clk => q1[1].CLK
clr_n => q1[0].ACLR
clr_n => q1[1].ACLR
q <= q1[1].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|InputSync:\sync_dp:5:ISDIP
Input => q1[0].DATAIN
clk => q1[0].CLK
clk => q1[1].CLK
clr_n => q1[0].ACLR
clr_n => q1[1].ACLR
q <= q1[1].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|InputSync:\sync_dp:4:ISDIP
Input => q1[0].DATAIN
clk => q1[0].CLK
clk => q1[1].CLK
clr_n => q1[0].ACLR
clr_n => q1[1].ACLR
q <= q1[1].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|InputSync:\sync_dp:3:ISDIP
Input => q1[0].DATAIN
clk => q1[0].CLK
clk => q1[1].CLK
clr_n => q1[0].ACLR
clr_n => q1[1].ACLR
q <= q1[1].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|InputSync:\sync_dp:2:ISDIP
Input => q1[0].DATAIN
clk => q1[0].CLK
clk => q1[1].CLK
clr_n => q1[0].ACLR
clr_n => q1[1].ACLR
q <= q1[1].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|InputSync:\sync_dp:1:ISDIP
Input => q1[0].DATAIN
clk => q1[0].CLK
clk => q1[1].CLK
clr_n => q1[0].ACLR
clr_n => q1[1].ACLR
q <= q1[1].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|InputSync:\sync_dp:0:ISDIP
Input => q1[0].DATAIN
clk => q1[0].CLK
clk => q1[1].CLK
clr_n => q1[0].ACLR
clr_n => q1[1].ACLR
q <= q1[1].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|USB:USB1
CLK_i => usbHostSlave:usb1.usbClk
CLK_i => usbHostSlave:usb1.clk_i
CLK_i => Irq_o~reg0.CLK
Reset_n_i => usbHostSlave:usb1.rst_i
tx_dp <= usbHostSlave:usb1.USBWireDataOut[1]
tx_dn <= usbHostSlave:usb1.USBWireDataOut[0]
tx_oe <= usbHostSlave:usb1.USBWireCtrlOut
rx_dp => usbHostSlave:usb1.USBWireDataIn[1]
rx_dn => usbHostSlave:usb1.USBWireDataIn[0]
address_i[0] => usbHostSlave:usb1.address_i[0]
address_i[1] => usbHostSlave:usb1.address_i[1]
address_i[2] => usbHostSlave:usb1.address_i[2]
address_i[3] => usbHostSlave:usb1.address_i[3]
address_i[4] => usbHostSlave:usb1.address_i[4]
address_i[5] => usbHostSlave:usb1.address_i[5]
address_i[6] => usbHostSlave:usb1.address_i[6]
address_i[7] => usbHostSlave:usb1.address_i[7]
address_i[8] => ~NO_FANOUT~
address_i[9] => ~NO_FANOUT~
address_i[10] => ~NO_FANOUT~
address_i[11] => ~NO_FANOUT~
address_i[12] => ~NO_FANOUT~
address_i[13] => ~NO_FANOUT~
address_i[14] => ~NO_FANOUT~
address_i[15] => ~NO_FANOUT~
data_i[0] => usbHostSlave:usb1.data_i[0]
data_i[1] => usbHostSlave:usb1.data_i[1]
data_i[2] => usbHostSlave:usb1.data_i[2]
data_i[3] => usbHostSlave:usb1.data_i[3]
data_i[4] => usbHostSlave:usb1.data_i[4]
data_i[5] => usbHostSlave:usb1.data_i[5]
data_i[6] => usbHostSlave:usb1.data_i[6]
data_i[7] => usbHostSlave:usb1.data_i[7]
data_o[0] <= usbHostSlave:usb1.data_o[0]
data_o[1] <= usbHostSlave:usb1.data_o[1]
data_o[2] <= usbHostSlave:usb1.data_o[2]
data_o[3] <= usbHostSlave:usb1.data_o[3]
data_o[4] <= usbHostSlave:usb1.data_o[4]
data_o[5] <= usbHostSlave:usb1.data_o[5]
data_o[6] <= usbHostSlave:usb1.data_o[6]
data_o[7] <= usbHostSlave:usb1.data_o[7]
we_i => usbHostSlave:usb1.we_i
strobe_i => usbHostSlave:usb1.strobe_i
ack_o <= usbHostSlave:usb1.ack_o
Irq_o <= Irq_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1
clk_i => clk_i~0.IN14
rst_i => rst_i~0.IN1
address_i[0] => address_i[0]~7.IN14
address_i[1] => address_i[1]~6.IN13
address_i[2] => address_i[2]~5.IN13
address_i[3] => address_i[3]~4.IN3
address_i[4] => address_i[4]~3.IN2
address_i[5] => address_i[5]~2.IN1
address_i[6] => address_i[6]~1.IN1
address_i[7] => address_i[7]~0.IN1
data_i[0] => data_i[0]~7.IN14
data_i[1] => data_i[1]~6.IN14
data_i[2] => data_i[2]~5.IN14
data_i[3] => data_i[3]~4.IN14
data_i[4] => data_i[4]~3.IN14
data_i[5] => data_i[5]~2.IN14
data_i[6] => data_i[6]~1.IN14
data_i[7] => data_i[7]~0.IN14
data_o[0] <= wishBoneBI:u_wishBoneBI.dataOut
data_o[1] <= wishBoneBI:u_wishBoneBI.dataOut
data_o[2] <= wishBoneBI:u_wishBoneBI.dataOut
data_o[3] <= wishBoneBI:u_wishBoneBI.dataOut
data_o[4] <= wishBoneBI:u_wishBoneBI.dataOut
data_o[5] <= wishBoneBI:u_wishBoneBI.dataOut
data_o[6] <= wishBoneBI:u_wishBoneBI.dataOut
data_o[7] <= wishBoneBI:u_wishBoneBI.dataOut
we_i => we_i~0.IN14
strobe_i => strobe_i~0.IN14
ack_o <= wishBoneBI:u_wishBoneBI.ack_o
usbClk => usbClk~0.IN14
hostSOFSentIntOut <= usbHostControl:u_usbHostControl.SOFSentIntOut
hostConnEventIntOut <= usbHostControl:u_usbHostControl.connEventIntOut
hostResumeIntOut <= usbHostControl:u_usbHostControl.resumeIntOut
hostTransDoneIntOut <= usbHostControl:u_usbHostControl.transDoneIntOut
slaveNAKSentIntOut <= usbSlaveControl:u_usbSlaveControl.NAKSentIntOut
slaveSOFRxedIntOut <= usbSlaveControl:u_usbSlaveControl.SOFRxedIntOut
slaveResetEventIntOut <= usbSlaveControl:u_usbSlaveControl.resetEventIntOut
slaveResumeIntOut <= usbSlaveControl:u_usbSlaveControl.resumeIntOut
slaveTransDoneIntOut <= usbSlaveControl:u_usbSlaveControl.transDoneIntOut
USBWireDataIn[0] => USBWireDataIn[0]~1.IN1
USBWireDataIn[1] => USBWireDataIn[1]~0.IN1
USBWireDataInTick <= usbSerialInterfaceEngine:u_usbSerialInterfaceEngine.USBWireDataInTick
USBWireDataOut[0] <= usbSerialInterfaceEngine:u_usbSerialInterfaceEngine.USBWireDataOut
USBWireDataOut[1] <= usbSerialInterfaceEngine:u_usbSerialInterfaceEngine.USBWireDataOut
USBWireDataOutTick <= usbSerialInterfaceEngine:u_usbSerialInterfaceEngine.USBWireDataOutTick
USBWireCtrlOut <= usbSerialInterfaceEngine:u_usbSerialInterfaceEngine.USBWireCtrlOut
USBFullSpeed <= fullSpeedBitRateToSIE.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|usbHostControl:u_usbHostControl
busClk => busClk~0.IN1
rstSyncToBusClk => rstSyncToBusClk~0.IN1
usbClk => usbClk~0.IN11
rstSyncToUsbClk => rstSyncToUsbClk~0.IN11
TxFifoRE <= sendPacket:u_sendPacket.fifoReadEn
TxFifoData[0] => TxFifoData[0]~7.IN1
TxFifoData[1] => TxFifoData[1]~6.IN1
TxFifoData[2] => TxFifoData[2]~5.IN1
TxFifoData[3] => TxFifoData[3]~4.IN1
TxFifoData[4] => TxFifoData[4]~3.IN1
TxFifoData[5] => TxFifoData[5]~2.IN1
TxFifoData[6] => TxFifoData[6]~1.IN1
TxFifoData[7] => TxFifoData[7]~0.IN1
TxFifoEmpty => TxFifoEmpty~0.IN1
RxFifoWE <= getPacket:u_getPacket.RXFifoWEn
RxFifoData[0] <= getPacket:u_getPacket.RXFifoData
RxFifoData[1] <= getPacket:u_getPacket.RXFifoData
RxFifoData[2] <= getPacket:u_getPacket.RXFifoData
RxFifoData[3] <= getPacket:u_getPacket.RXFifoData
RxFifoData[4] <= getPacket:u_getPacket.RXFifoData
RxFifoData[5] <= getPacket:u_getPacket.RXFifoData
RxFifoData[6] <= getPacket:u_getPacket.RXFifoData
RxFifoData[7] <= getPacket:u_getPacket.RXFifoData
RxFifoFull => RxFifoFull~0.IN1
RxByteStatus[0] => RxByteStatus[0]~7.IN1
RxByteStatus[1] => RxByteStatus[1]~6.IN1
RxByteStatus[2] => RxByteStatus[2]~5.IN1
RxByteStatus[3] => RxByteStatus[3]~4.IN1
RxByteStatus[4] => RxByteStatus[4]~3.IN1
RxByteStatus[5] => RxByteStatus[5]~2.IN1
RxByteStatus[6] => RxByteStatus[6]~1.IN1
RxByteStatus[7] => RxByteStatus[7]~0.IN1
RxData[0] => RxData[0]~7.IN1
RxData[1] => RxData[1]~6.IN1
RxData[2] => RxData[2]~5.IN1
RxData[3] => RxData[3]~4.IN1
RxData[4] => RxData[4]~3.IN1
RxData[5] => RxData[5]~2.IN1
RxData[6] => RxData[6]~1.IN1
RxData[7] => RxData[7]~0.IN1
RxDataValid => RxDataValid~0.IN1
SIERxTimeOut => SIERxTimeOut~0.IN1
fullSpeedRate <= USBHostControlBI:u_USBHostControlBI.fullSpeedRate
fullSpeedPol <= fullSpeedPol~0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortEn <= HCTxPortArbiter:u_HCTxPortArbiter.HCTxPortWEnable
HCTxPortRdy => HCTxPortRdy~0.IN3
HCTxPortData[0] <= HCTxPortArbiter:u_HCTxPortArbiter.HCTxPortData
HCTxPortData[1] <= HCTxPortArbiter:u_HCTxPortArbiter.HCTxPortData
HCTxPortData[2] <= HCTxPortArbiter:u_HCTxPortArbiter.HCTxPortData
HCTxPortData[3] <= HCTxPortArbiter:u_HCTxPortArbiter.HCTxPortData
HCTxPortData[4] <= HCTxPortArbiter:u_HCTxPortArbiter.HCTxPortData
HCTxPortData[5] <= HCTxPortArbiter:u_HCTxPortArbiter.HCTxPortData
HCTxPortData[6] <= HCTxPortArbiter:u_HCTxPortArbiter.HCTxPortData
HCTxPortData[7] <= HCTxPortArbiter:u_HCTxPortArbiter.HCTxPortData
HCTxPortCtrl[0] <= HCTxPortArbiter:u_HCTxPortArbiter.HCTxPortCntl
HCTxPortCtrl[1] <= HCTxPortArbiter:u_HCTxPortArbiter.HCTxPortCntl
HCTxPortCtrl[2] <= HCTxPortArbiter:u_HCTxPortArbiter.HCTxPortCntl
HCTxPortCtrl[3] <= HCTxPortArbiter:u_HCTxPortArbiter.HCTxPortCntl
HCTxPortCtrl[4] <= HCTxPortArbiter:u_HCTxPortArbiter.HCTxPortCntl
HCTxPortCtrl[5] <= HCTxPortArbiter:u_HCTxPortArbiter.HCTxPortCntl
HCTxPortCtrl[6] <= HCTxPortArbiter:u_HCTxPortArbiter.HCTxPortCntl
HCTxPortCtrl[7] <= HCTxPortArbiter:u_HCTxPortArbiter.HCTxPortCntl
connectStateIn[0] => connectStateIn[0]~1.IN1
connectStateIn[1] => connectStateIn[1]~0.IN1
resumeDetectedIn => resumeDetectedIn~0.IN1
busAddress[0] => busAddress[0]~3.IN1
busAddress[1] => busAddress[1]~2.IN1
busAddress[2] => busAddress[2]~1.IN1
busAddress[3] => busAddress[3]~0.IN1
busDataIn[0] => busDataIn[0]~7.IN1
busDataIn[1] => busDataIn[1]~6.IN1
busDataIn[2] => busDataIn[2]~5.IN1
busDataIn[3] => busDataIn[3]~4.IN1
busDataIn[4] => busDataIn[4]~3.IN1
busDataIn[5] => busDataIn[5]~2.IN1
busDataIn[6] => busDataIn[6]~1.IN1
busDataIn[7] => busDataIn[7]~0.IN1
busDataOut[0] <= USBHostControlBI:u_USBHostControlBI.dataOut
busDataOut[1] <= USBHostControlBI:u_USBHostControlBI.dataOut
busDataOut[2] <= USBHostControlBI:u_USBHostControlBI.dataOut
busDataOut[3] <= USBHostControlBI:u_USBHostControlBI.dataOut
busDataOut[4] <= USBHostControlBI:u_USBHostControlBI.dataOut
busDataOut[5] <= USBHostControlBI:u_USBHostControlBI.dataOut
busDataOut[6] <= USBHostControlBI:u_USBHostControlBI.dataOut
busDataOut[7] <= USBHostControlBI:u_USBHostControlBI.dataOut
busWriteEn => busWriteEn~0.IN1
busStrobe_i => busStrobe_i~0.IN1
SOFSentIntOut <= USBHostControlBI:u_USBHostControlBI.SOFSentIntOut
connEventIntOut <= USBHostControlBI:u_USBHostControlBI.connEventIntOut
resumeIntOut <= USBHostControlBI:u_USBHostControlBI.resumeIntOut
transDoneIntOut <= USBHostControlBI:u_USBHostControlBI.transDoneIntOut
hostControlSelect => hostControlSelect~0.IN1


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI
address[0] => Decoder0.IN3
address[1] => Decoder0.IN2
address[2] => Decoder0.IN1
address[3] => Decoder0.IN0
dataIn[0] => setTransReq~0.DATAB
dataIn[0] => TxTransTypeRegSTB~1.DATAB
dataIn[0] => TxLineControlReg~4.DATAB
dataIn[0] => TxSOFEnableRegSTB~0.DATAB
dataIn[0] => TxAddrRegSTB~6.DATAB
dataIn[0] => TxEndPRegSTB~3.DATAB
dataIn[0] => clrTransDoneReq~0.DATAB
dataIn[0] => interruptMaskReg~3.DATAB
dataIn[1] => SOFSyncSTB~0.DATAB
dataIn[1] => TxTransTypeRegSTB~0.DATAB
dataIn[1] => TxLineControlReg~3.DATAB
dataIn[1] => TxAddrRegSTB~5.DATAB
dataIn[1] => TxEndPRegSTB~2.DATAB
dataIn[1] => clrResInReq~0.DATAB
dataIn[1] => interruptMaskReg~2.DATAB
dataIn[2] => preambleEnSTB~0.DATAB
dataIn[2] => TxLineControlReg~2.DATAB
dataIn[2] => TxAddrRegSTB~4.DATAB
dataIn[2] => TxEndPRegSTB~1.DATAB
dataIn[2] => clrConnEvtReq~0.DATAB
dataIn[2] => interruptMaskReg~1.DATAB
dataIn[3] => isoEnSTB~0.DATAB
dataIn[3] => TxLineControlReg~1.DATAB
dataIn[3] => TxAddrRegSTB~3.DATAB
dataIn[3] => TxEndPRegSTB~0.DATAB
dataIn[3] => clrSOFReq~0.DATAB
dataIn[3] => interruptMaskReg~0.DATAB
dataIn[4] => TxLineControlReg~0.DATAB
dataIn[4] => TxAddrRegSTB~2.DATAB
dataIn[5] => TxAddrRegSTB~1.DATAB
dataIn[6] => TxAddrRegSTB~0.DATAB
dataIn[7] => ~NO_FANOUT~
dataOut[0] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
writeEn => always0~0.IN0
strobe_i => always0~0.IN1
busClk => preambleEnSTB.CLK
busClk => SOFSyncSTB.CLK
busClk => TxTransTypeRegSTB[1].CLK
busClk => TxTransTypeRegSTB[0].CLK
busClk => TxLineControlReg[4].CLK
busClk => TxLineControlReg[3].CLK
busClk => TxLineControlReg[2].CLK
busClk => TxLineControlReg[1].CLK
busClk => TxLineControlReg[0].CLK
busClk => TxSOFEnableRegSTB.CLK
busClk => TxAddrRegSTB[6].CLK
busClk => TxAddrRegSTB[5].CLK
busClk => TxAddrRegSTB[4].CLK
busClk => TxAddrRegSTB[3].CLK
busClk => TxAddrRegSTB[2].CLK
busClk => TxAddrRegSTB[1].CLK
busClk => TxAddrRegSTB[0].CLK
busClk => TxEndPRegSTB[3].CLK
busClk => TxEndPRegSTB[2].CLK
busClk => TxEndPRegSTB[1].CLK
busClk => TxEndPRegSTB[0].CLK
busClk => interruptMaskReg[3].CLK
busClk => interruptMaskReg[2].CLK
busClk => interruptMaskReg[1].CLK
busClk => interruptMaskReg[0].CLK
busClk => clrSOFReq.CLK
busClk => clrConnEvtReq.CLK
busClk => clrResInReq.CLK
busClk => clrTransDoneReq.CLK
busClk => setTransReq.CLK
busClk => SOFSentInt.CLK
busClk => connEventInt.CLK
busClk => resumeInt.CLK
busClk => transDoneInt.CLK
busClk => transReqSTB.CLK
busClk => frameNumInSTB[10].CLK
busClk => frameNumInSTB[9].CLK
busClk => frameNumInSTB[8].CLK
busClk => frameNumInSTB[7].CLK
busClk => frameNumInSTB[6].CLK
busClk => frameNumInSTB[5].CLK
busClk => frameNumInSTB[4].CLK
busClk => frameNumInSTB[3].CLK
busClk => frameNumInSTB[2].CLK
busClk => frameNumInSTB[1].CLK
busClk => frameNumInSTB[0].CLK
busClk => RxPktStatusInSTB[7].CLK
busClk => RxPktStatusInSTB[6].CLK
busClk => RxPktStatusInSTB[5].CLK
busClk => RxPktStatusInSTB[4].CLK
busClk => RxPktStatusInSTB[3].CLK
busClk => RxPktStatusInSTB[2].CLK
busClk => RxPktStatusInSTB[1].CLK
busClk => RxPktStatusInSTB[0].CLK
busClk => RxPIDInSTB[3].CLK
busClk => RxPIDInSTB[2].CLK
busClk => RxPIDInSTB[1].CLK
busClk => RxPIDInSTB[0].CLK
busClk => connectStateInSTB[1].CLK
busClk => connectStateInSTB[0].CLK
busClk => SOFSentInSTB.CLK
busClk => connEventInSTB.CLK
busClk => resumeIntInSTB.CLK
busClk => transDoneInSTB.CLK
busClk => clrTransReqSTB.CLK
busClk => isoEnSTB.CLK
rstSyncToBusClk => isoEnSTB~2.OUTPUTSELECT
rstSyncToBusClk => preambleEnSTB~2.OUTPUTSELECT
rstSyncToBusClk => SOFSyncSTB~2.OUTPUTSELECT
rstSyncToBusClk => TxTransTypeRegSTB~4.OUTPUTSELECT
rstSyncToBusClk => TxTransTypeRegSTB~5.OUTPUTSELECT
rstSyncToBusClk => TxLineControlReg~10.OUTPUTSELECT
rstSyncToBusClk => TxLineControlReg~11.OUTPUTSELECT
rstSyncToBusClk => TxLineControlReg~12.OUTPUTSELECT
rstSyncToBusClk => TxLineControlReg~13.OUTPUTSELECT
rstSyncToBusClk => TxLineControlReg~14.OUTPUTSELECT
rstSyncToBusClk => TxSOFEnableRegSTB~2.OUTPUTSELECT
rstSyncToBusClk => TxAddrRegSTB~14.OUTPUTSELECT
rstSyncToBusClk => TxAddrRegSTB~15.OUTPUTSELECT
rstSyncToBusClk => TxAddrRegSTB~16.OUTPUTSELECT
rstSyncToBusClk => TxAddrRegSTB~17.OUTPUTSELECT
rstSyncToBusClk => TxAddrRegSTB~18.OUTPUTSELECT
rstSyncToBusClk => TxAddrRegSTB~19.OUTPUTSELECT
rstSyncToBusClk => TxAddrRegSTB~20.OUTPUTSELECT
rstSyncToBusClk => TxEndPRegSTB~8.OUTPUTSELECT
rstSyncToBusClk => TxEndPRegSTB~9.OUTPUTSELECT
rstSyncToBusClk => TxEndPRegSTB~10.OUTPUTSELECT
rstSyncToBusClk => TxEndPRegSTB~11.OUTPUTSELECT
rstSyncToBusClk => interruptMaskReg~8.OUTPUTSELECT
rstSyncToBusClk => interruptMaskReg~9.OUTPUTSELECT
rstSyncToBusClk => interruptMaskReg~10.OUTPUTSELECT
rstSyncToBusClk => interruptMaskReg~11.OUTPUTSELECT
rstSyncToBusClk => SOFSentInt~2.OUTPUTSELECT
rstSyncToBusClk => connEventInt~2.OUTPUTSELECT
rstSyncToBusClk => resumeInt~2.OUTPUTSELECT
rstSyncToBusClk => transDoneInt~2.OUTPUTSELECT
rstSyncToBusClk => transReqSTB~2.OUTPUTSELECT
rstSyncToBusClk => clrSOFReq.ENA
rstSyncToBusClk => clrConnEvtReq.ENA
rstSyncToBusClk => clrResInReq.ENA
rstSyncToBusClk => clrTransDoneReq.ENA
rstSyncToBusClk => setTransReq.ENA
usbClk => preambleEn~reg0.CLK
usbClk => SOFSync~reg0.CLK
usbClk => TxTransTypeReg[1]~reg0.CLK
usbClk => TxTransTypeReg[0]~reg0.CLK
usbClk => TxSOFEnableReg~reg0.CLK
usbClk => TxAddrReg[6]~reg0.CLK
usbClk => TxAddrReg[5]~reg0.CLK
usbClk => TxAddrReg[4]~reg0.CLK
usbClk => TxAddrReg[3]~reg0.CLK
usbClk => TxAddrReg[2]~reg0.CLK
usbClk => TxAddrReg[1]~reg0.CLK
usbClk => TxAddrReg[0]~reg0.CLK
usbClk => TxEndPReg[3]~reg0.CLK
usbClk => TxEndPReg[2]~reg0.CLK
usbClk => TxEndPReg[1]~reg0.CLK
usbClk => TxEndPReg[0]~reg0.CLK
usbClk => TxLineState[1]~reg0.CLK
usbClk => TxLineState[0]~reg0.CLK
usbClk => LineDirectControlEn~reg0.CLK
usbClk => fullSpeedPol~reg0.CLK
usbClk => fullSpeedRate~reg0.CLK
usbClk => transReq~reg0.CLK
usbClk => isoEn~reg0.CLK
rstSyncToUsbClk => isoEn~0.OUTPUTSELECT
rstSyncToUsbClk => preambleEn~0.OUTPUTSELECT
rstSyncToUsbClk => SOFSync~0.OUTPUTSELECT
rstSyncToUsbClk => TxTransTypeReg~0.OUTPUTSELECT
rstSyncToUsbClk => TxTransTypeReg~1.OUTPUTSELECT
rstSyncToUsbClk => TxSOFEnableReg~0.OUTPUTSELECT
rstSyncToUsbClk => TxAddrReg~0.OUTPUTSELECT
rstSyncToUsbClk => TxAddrReg~1.OUTPUTSELECT
rstSyncToUsbClk => TxAddrReg~2.OUTPUTSELECT
rstSyncToUsbClk => TxAddrReg~3.OUTPUTSELECT
rstSyncToUsbClk => TxAddrReg~4.OUTPUTSELECT
rstSyncToUsbClk => TxAddrReg~5.OUTPUTSELECT
rstSyncToUsbClk => TxAddrReg~6.OUTPUTSELECT
rstSyncToUsbClk => TxEndPReg~0.OUTPUTSELECT
rstSyncToUsbClk => TxEndPReg~1.OUTPUTSELECT
rstSyncToUsbClk => TxEndPReg~2.OUTPUTSELECT
rstSyncToUsbClk => TxEndPReg~3.OUTPUTSELECT
rstSyncToUsbClk => TxLineState~0.OUTPUTSELECT
rstSyncToUsbClk => TxLineState~1.OUTPUTSELECT
rstSyncToUsbClk => LineDirectControlEn~0.OUTPUTSELECT
rstSyncToUsbClk => fullSpeedPol~0.OUTPUTSELECT
rstSyncToUsbClk => fullSpeedRate~0.OUTPUTSELECT
rstSyncToUsbClk => transReq~0.OUTPUTSELECT
SOFSentIntOut <= SOFSentIntOut~0.DB_MAX_OUTPUT_PORT_TYPE
connEventIntOut <= connEventIntOut~0.DB_MAX_OUTPUT_PORT_TYPE
resumeIntOut <= resumeIntOut~0.DB_MAX_OUTPUT_PORT_TYPE
transDoneIntOut <= transDoneIntOut~0.DB_MAX_OUTPUT_PORT_TYPE
TxTransTypeReg[0] <= TxTransTypeReg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxTransTypeReg[1] <= TxTransTypeReg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxSOFEnableReg <= TxSOFEnableReg~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxAddrReg[0] <= TxAddrReg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxAddrReg[1] <= TxAddrReg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxAddrReg[2] <= TxAddrReg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxAddrReg[3] <= TxAddrReg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxAddrReg[4] <= TxAddrReg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxAddrReg[5] <= TxAddrReg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxAddrReg[6] <= TxAddrReg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxEndPReg[0] <= TxEndPReg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxEndPReg[1] <= TxEndPReg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxEndPReg[2] <= TxEndPReg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxEndPReg[3] <= TxEndPReg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frameNumIn[0] => frameNumInSTB[0].DATAIN
frameNumIn[1] => frameNumInSTB[1].DATAIN
frameNumIn[2] => frameNumInSTB[2].DATAIN
frameNumIn[3] => frameNumInSTB[3].DATAIN
frameNumIn[4] => frameNumInSTB[4].DATAIN
frameNumIn[5] => frameNumInSTB[5].DATAIN
frameNumIn[6] => frameNumInSTB[6].DATAIN
frameNumIn[7] => frameNumInSTB[7].DATAIN
frameNumIn[8] => frameNumInSTB[8].DATAIN
frameNumIn[9] => frameNumInSTB[9].DATAIN
frameNumIn[10] => frameNumInSTB[10].DATAIN
RxPktStatusIn[0] => RxPktStatusInSTB[0].DATAIN
RxPktStatusIn[1] => RxPktStatusInSTB[1].DATAIN
RxPktStatusIn[2] => RxPktStatusInSTB[2].DATAIN
RxPktStatusIn[3] => RxPktStatusInSTB[3].DATAIN
RxPktStatusIn[4] => RxPktStatusInSTB[4].DATAIN
RxPktStatusIn[5] => RxPktStatusInSTB[5].DATAIN
RxPktStatusIn[6] => RxPktStatusInSTB[6].DATAIN
RxPktStatusIn[7] => RxPktStatusInSTB[7].DATAIN
RxPIDIn[0] => RxPIDInSTB[0].DATAIN
RxPIDIn[1] => RxPIDInSTB[1].DATAIN
RxPIDIn[2] => RxPIDInSTB[2].DATAIN
RxPIDIn[3] => RxPIDInSTB[3].DATAIN
connectStateIn[0] => connectStateInSTB[0].DATAIN
connectStateIn[1] => connectStateInSTB[1].DATAIN
SOFSentIn => SOFSentInSTB.DATAIN
connEventIn => connEventInSTB.DATAIN
resumeIntIn => resumeIntInSTB.DATAIN
transDoneIn => transDoneInSTB.DATAIN
hostControlSelect => always0~1.IN1
clrTransReq => clrTransReqSTB.DATAIN
preambleEn <= preambleEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
SOFSync <= SOFSync~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxLineState[0] <= TxLineState[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxLineState[1] <= TxLineState[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LineDirectControlEn <= LineDirectControlEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
fullSpeedPol <= fullSpeedPol~reg0.DB_MAX_OUTPUT_PORT_TYPE
fullSpeedRate <= fullSpeedRate~reg0.DB_MAX_OUTPUT_PORT_TYPE
transReq <= transReq~reg0.DB_MAX_OUTPUT_PORT_TYPE
isoEn <= isoEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
SOFTimer[0] => ~NO_FANOUT~
SOFTimer[1] => ~NO_FANOUT~
SOFTimer[2] => ~NO_FANOUT~
SOFTimer[3] => ~NO_FANOUT~
SOFTimer[4] => ~NO_FANOUT~
SOFTimer[5] => ~NO_FANOUT~
SOFTimer[6] => ~NO_FANOUT~
SOFTimer[7] => ~NO_FANOUT~
SOFTimer[8] => Selector7.IN16
SOFTimer[9] => Selector6.IN15
SOFTimer[10] => Selector5.IN13
SOFTimer[11] => Selector4.IN12
SOFTimer[12] => Selector3.IN7
SOFTimer[13] => Selector2.IN6
SOFTimer[14] => Selector1.IN6
SOFTimer[15] => Selector0.IN5


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|usbHostControl:u_usbHostControl|hostcontroller:u_hostController
clearTXReq <= clearTXReq~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => transDone~reg0.CLK
clk => clearTXReq~reg0.CLK
clk => getPacketREn~reg0.CLK
clk => sendPacketArbiterReq~reg0.CLK
clk => sendPacketPID[3]~reg0.CLK
clk => sendPacketPID[2]~reg0.CLK
clk => sendPacketPID[1]~reg0.CLK
clk => sendPacketPID[0]~reg0.CLK
clk => sendPacketWEn~reg0.CLK
clk => CurrState_hstCntrl~35.IN1
getPacketRdy => NextState_hstCntrl~210.OUTPUTSELECT
getPacketRdy => NextState_hstCntrl~211.OUTPUTSELECT
getPacketRdy => NextState_hstCntrl~212.OUTPUTSELECT
getPacketRdy => NextState_hstCntrl~213.OUTPUTSELECT
getPacketRdy => NextState_hstCntrl~214.OUTPUTSELECT
getPacketRdy => NextState_hstCntrl~215.OUTPUTSELECT
getPacketRdy => NextState_hstCntrl~216.OUTPUTSELECT
getPacketRdy => NextState_hstCntrl~217.OUTPUTSELECT
getPacketRdy => NextState_hstCntrl~218.OUTPUTSELECT
getPacketRdy => NextState_hstCntrl~219.OUTPUTSELECT
getPacketRdy => NextState_hstCntrl~220.OUTPUTSELECT
getPacketRdy => NextState_hstCntrl~221.OUTPUTSELECT
getPacketRdy => NextState_hstCntrl~222.OUTPUTSELECT
getPacketRdy => NextState_hstCntrl~223.OUTPUTSELECT
getPacketRdy => NextState_hstCntrl~224.OUTPUTSELECT
getPacketRdy => NextState_hstCntrl~225.OUTPUTSELECT
getPacketRdy => NextState_hstCntrl~226.OUTPUTSELECT
getPacketRdy => NextState_hstCntrl~227.OUTPUTSELECT
getPacketRdy => NextState_hstCntrl~228.OUTPUTSELECT
getPacketRdy => NextState_hstCntrl~229.OUTPUTSELECT
getPacketRdy => NextState_hstCntrl~230.OUTPUTSELECT
getPacketRdy => NextState_hstCntrl~231.OUTPUTSELECT
getPacketRdy => NextState_hstCntrl~232.OUTPUTSELECT
getPacketRdy => NextState_hstCntrl~233.OUTPUTSELECT
getPacketRdy => NextState_hstCntrl~234.OUTPUTSELECT
getPacketRdy => NextState_hstCntrl~235.OUTPUTSELECT
getPacketRdy => NextState_hstCntrl~236.OUTPUTSELECT
getPacketRdy => NextState_hstCntrl~237.OUTPUTSELECT
getPacketRdy => NextState_hstCntrl~238.OUTPUTSELECT
getPacketRdy => NextState_hstCntrl~239.OUTPUTSELECT
getPacketRdy => NextState_hstCntrl~240.OUTPUTSELECT
getPacketRdy => NextState_hstCntrl~241.OUTPUTSELECT
getPacketRdy => NextState_hstCntrl~242.OUTPUTSELECT
getPacketRdy => NextState_hstCntrl~243.OUTPUTSELECT
getPacketRdy => NextState_hstCntrl~244.OUTPUTSELECT
getPacketRdy => NextState_hstCntrl~283.OUTPUTSELECT
getPacketRdy => NextState_hstCntrl~284.OUTPUTSELECT
getPacketREn <= getPacketREn~reg0.DB_MAX_OUTPUT_PORT_TYPE
isoEn => Selector22.IN23
isoEn => NextState_hstCntrl~285.OUTPUTSELECT
isoEn => NextState_hstCntrl~286.OUTPUTSELECT
isoEn => Selector6.IN21
isoEn => next_getPacketREn~1.OUTPUTSELECT
rst => CurrState_hstCntrl~0.OUTPUTSELECT
rst => CurrState_hstCntrl~1.OUTPUTSELECT
rst => CurrState_hstCntrl~2.OUTPUTSELECT
rst => CurrState_hstCntrl~3.OUTPUTSELECT
rst => CurrState_hstCntrl~4.OUTPUTSELECT
rst => CurrState_hstCntrl~5.OUTPUTSELECT
rst => CurrState_hstCntrl~6.OUTPUTSELECT
rst => CurrState_hstCntrl~7.OUTPUTSELECT
rst => CurrState_hstCntrl~8.OUTPUTSELECT
rst => CurrState_hstCntrl~9.OUTPUTSELECT
rst => CurrState_hstCntrl~10.OUTPUTSELECT
rst => CurrState_hstCntrl~11.OUTPUTSELECT
rst => CurrState_hstCntrl~12.OUTPUTSELECT
rst => CurrState_hstCntrl~13.OUTPUTSELECT
rst => CurrState_hstCntrl~14.OUTPUTSELECT
rst => CurrState_hstCntrl~15.OUTPUTSELECT
rst => CurrState_hstCntrl~16.OUTPUTSELECT
rst => CurrState_hstCntrl~17.OUTPUTSELECT
rst => CurrState_hstCntrl~18.OUTPUTSELECT
rst => CurrState_hstCntrl~19.OUTPUTSELECT
rst => CurrState_hstCntrl~20.OUTPUTSELECT
rst => CurrState_hstCntrl~21.OUTPUTSELECT
rst => CurrState_hstCntrl~22.OUTPUTSELECT
rst => CurrState_hstCntrl~23.OUTPUTSELECT
rst => CurrState_hstCntrl~24.OUTPUTSELECT
rst => CurrState_hstCntrl~25.OUTPUTSELECT
rst => CurrState_hstCntrl~26.OUTPUTSELECT
rst => CurrState_hstCntrl~27.OUTPUTSELECT
rst => CurrState_hstCntrl~28.OUTPUTSELECT
rst => CurrState_hstCntrl~29.OUTPUTSELECT
rst => CurrState_hstCntrl~30.OUTPUTSELECT
rst => CurrState_hstCntrl~31.OUTPUTSELECT
rst => CurrState_hstCntrl~32.OUTPUTSELECT
rst => CurrState_hstCntrl~33.OUTPUTSELECT
rst => CurrState_hstCntrl~34.OUTPUTSELECT
rst => transDone~0.OUTPUTSELECT
rst => clearTXReq~0.OUTPUTSELECT
rst => getPacketREn~0.OUTPUTSELECT
rst => sendPacketArbiterReq~0.OUTPUTSELECT
rst => sendPacketPID~0.OUTPUTSELECT
rst => sendPacketPID~1.OUTPUTSELECT
rst => sendPacketPID~2.OUTPUTSELECT
rst => sendPacketPID~3.OUTPUTSELECT
rst => sendPacketWEn~0.OUTPUTSELECT
RXStatus[0] => always0~0.IN0
RXStatus[1] => always0~0.IN1
RXStatus[2] => always0~1.IN1
RXStatus[3] => always0~4.IN1
RXStatus[4] => always0~2.IN1
RXStatus[5] => always0~3.IN1
RXStatus[6] => ~NO_FANOUT~
RXStatus[7] => ~NO_FANOUT~
sendPacketArbiterGnt => NextState_hstCntrl~175.OUTPUTSELECT
sendPacketArbiterGnt => NextState_hstCntrl~176.OUTPUTSELECT
sendPacketArbiterGnt => NextState_hstCntrl~177.OUTPUTSELECT
sendPacketArbiterGnt => NextState_hstCntrl~178.OUTPUTSELECT
sendPacketArbiterGnt => NextState_hstCntrl~179.OUTPUTSELECT
sendPacketArbiterGnt => NextState_hstCntrl~180.OUTPUTSELECT
sendPacketArbiterGnt => NextState_hstCntrl~181.OUTPUTSELECT
sendPacketArbiterGnt => NextState_hstCntrl~182.OUTPUTSELECT
sendPacketArbiterGnt => NextState_hstCntrl~183.OUTPUTSELECT
sendPacketArbiterGnt => NextState_hstCntrl~184.OUTPUTSELECT
sendPacketArbiterGnt => NextState_hstCntrl~185.OUTPUTSELECT
sendPacketArbiterGnt => NextState_hstCntrl~186.OUTPUTSELECT
sendPacketArbiterGnt => NextState_hstCntrl~187.OUTPUTSELECT
sendPacketArbiterGnt => NextState_hstCntrl~188.OUTPUTSELECT
sendPacketArbiterGnt => NextState_hstCntrl~189.OUTPUTSELECT
sendPacketArbiterGnt => NextState_hstCntrl~190.OUTPUTSELECT
sendPacketArbiterGnt => NextState_hstCntrl~191.OUTPUTSELECT
sendPacketArbiterGnt => NextState_hstCntrl~192.OUTPUTSELECT
sendPacketArbiterGnt => NextState_hstCntrl~193.OUTPUTSELECT
sendPacketArbiterGnt => NextState_hstCntrl~194.OUTPUTSELECT
sendPacketArbiterGnt => NextState_hstCntrl~195.OUTPUTSELECT
sendPacketArbiterGnt => NextState_hstCntrl~196.OUTPUTSELECT
sendPacketArbiterGnt => NextState_hstCntrl~197.OUTPUTSELECT
sendPacketArbiterGnt => NextState_hstCntrl~198.OUTPUTSELECT
sendPacketArbiterGnt => NextState_hstCntrl~199.OUTPUTSELECT
sendPacketArbiterGnt => NextState_hstCntrl~200.OUTPUTSELECT
sendPacketArbiterGnt => NextState_hstCntrl~201.OUTPUTSELECT
sendPacketArbiterGnt => NextState_hstCntrl~202.OUTPUTSELECT
sendPacketArbiterGnt => NextState_hstCntrl~203.OUTPUTSELECT
sendPacketArbiterGnt => NextState_hstCntrl~204.OUTPUTSELECT
sendPacketArbiterGnt => NextState_hstCntrl~205.OUTPUTSELECT
sendPacketArbiterGnt => NextState_hstCntrl~206.OUTPUTSELECT
sendPacketArbiterGnt => NextState_hstCntrl~207.OUTPUTSELECT
sendPacketArbiterGnt => NextState_hstCntrl~208.OUTPUTSELECT
sendPacketArbiterGnt => NextState_hstCntrl~209.OUTPUTSELECT
sendPacketArbiterReq <= sendPacketArbiterReq~reg0.DB_MAX_OUTPUT_PORT_TYPE
sendPacketPID[0] <= sendPacketPID[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sendPacketPID[1] <= sendPacketPID[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sendPacketPID[2] <= sendPacketPID[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sendPacketPID[3] <= sendPacketPID[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sendPacketRdy => NextState_hstCntrl~245.OUTPUTSELECT
sendPacketRdy => NextState_hstCntrl~246.OUTPUTSELECT
sendPacketRdy => NextState_hstCntrl~247.OUTPUTSELECT
sendPacketRdy => NextState_hstCntrl~248.OUTPUTSELECT
sendPacketRdy => NextState_hstCntrl~249.OUTPUTSELECT
sendPacketRdy => NextState_hstCntrl~250.OUTPUTSELECT
sendPacketRdy => NextState_hstCntrl~251.OUTPUTSELECT
sendPacketRdy => NextState_hstCntrl~252.OUTPUTSELECT
sendPacketRdy => NextState_hstCntrl~253.OUTPUTSELECT
sendPacketRdy => NextState_hstCntrl~254.OUTPUTSELECT
sendPacketRdy => NextState_hstCntrl~255.OUTPUTSELECT
sendPacketRdy => NextState_hstCntrl~256.OUTPUTSELECT
sendPacketRdy => NextState_hstCntrl~257.OUTPUTSELECT
sendPacketRdy => NextState_hstCntrl~258.OUTPUTSELECT
sendPacketRdy => NextState_hstCntrl~259.OUTPUTSELECT
sendPacketRdy => NextState_hstCntrl~260.OUTPUTSELECT
sendPacketRdy => NextState_hstCntrl~261.OUTPUTSELECT
sendPacketRdy => NextState_hstCntrl~262.OUTPUTSELECT
sendPacketRdy => NextState_hstCntrl~263.OUTPUTSELECT
sendPacketRdy => NextState_hstCntrl~264.OUTPUTSELECT
sendPacketRdy => NextState_hstCntrl~265.OUTPUTSELECT
sendPacketRdy => NextState_hstCntrl~266.OUTPUTSELECT
sendPacketRdy => NextState_hstCntrl~267.OUTPUTSELECT
sendPacketRdy => NextState_hstCntrl~268.OUTPUTSELECT
sendPacketRdy => NextState_hstCntrl~269.OUTPUTSELECT
sendPacketRdy => NextState_hstCntrl~270.OUTPUTSELECT
sendPacketRdy => NextState_hstCntrl~271.OUTPUTSELECT
sendPacketRdy => NextState_hstCntrl~272.OUTPUTSELECT
sendPacketRdy => NextState_hstCntrl~273.OUTPUTSELECT
sendPacketRdy => NextState_hstCntrl~274.OUTPUTSELECT
sendPacketRdy => NextState_hstCntrl~275.OUTPUTSELECT
sendPacketRdy => NextState_hstCntrl~276.OUTPUTSELECT
sendPacketRdy => NextState_hstCntrl~277.OUTPUTSELECT
sendPacketRdy => NextState_hstCntrl~278.OUTPUTSELECT
sendPacketRdy => NextState_hstCntrl~279.OUTPUTSELECT
sendPacketRdy => next_sendPacketWEn~0.OUTPUTSELECT
sendPacketRdy => next_sendPacketPID~0.OUTPUTSELECT
sendPacketRdy => next_sendPacketPID~1.OUTPUTSELECT
sendPacketRdy => next_sendPacketPID~2.OUTPUTSELECT
sendPacketRdy => next_sendPacketPID~3.OUTPUTSELECT
sendPacketRdy => NextState_hstCntrl~280.OUTPUTSELECT
sendPacketRdy => NextState_hstCntrl~281.OUTPUTSELECT
sendPacketRdy => next_sendPacketPID~4.OUTPUTSELECT
sendPacketRdy => next_sendPacketPID~5.OUTPUTSELECT
sendPacketRdy => next_sendPacketPID~6.OUTPUTSELECT
sendPacketRdy => NextState_hstCntrl~282.OUTPUTSELECT
sendPacketRdy => next_getPacketREn~0.OUTPUTSELECT
sendPacketRdy => NextState_hstCntrl~287.OUTPUTSELECT
sendPacketRdy => NextState_hstCntrl~288.OUTPUTSELECT
sendPacketRdy => NextState_hstCntrl~289.OUTPUTSELECT
sendPacketRdy => next_sendPacketPID~7.OUTPUTSELECT
sendPacketRdy => NextState_hstCntrl~290.OUTPUTSELECT
sendPacketRdy => NextState_hstCntrl~291.OUTPUTSELECT
sendPacketRdy => NextState_hstCntrl~292.OUTPUTSELECT
sendPacketRdy => NextState_hstCntrl~293.OUTPUTSELECT
sendPacketRdy => NextState_hstCntrl~294.OUTPUTSELECT
sendPacketRdy => NextState_hstCntrl~295.OUTPUTSELECT
sendPacketRdy => NextState_hstCntrl~296.OUTPUTSELECT
sendPacketWEn <= sendPacketWEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
transDone <= transDone~reg0.DB_MAX_OUTPUT_PORT_TYPE
transReq => NextState_hstCntrl~0.OUTPUTSELECT
transReq => NextState_hstCntrl~1.OUTPUTSELECT
transReq => NextState_hstCntrl~2.OUTPUTSELECT
transReq => NextState_hstCntrl~3.OUTPUTSELECT
transReq => NextState_hstCntrl~4.OUTPUTSELECT
transReq => NextState_hstCntrl~5.OUTPUTSELECT
transReq => NextState_hstCntrl~6.OUTPUTSELECT
transReq => NextState_hstCntrl~7.OUTPUTSELECT
transReq => NextState_hstCntrl~8.OUTPUTSELECT
transReq => NextState_hstCntrl~9.OUTPUTSELECT
transReq => NextState_hstCntrl~10.OUTPUTSELECT
transReq => NextState_hstCntrl~11.OUTPUTSELECT
transReq => NextState_hstCntrl~12.OUTPUTSELECT
transReq => NextState_hstCntrl~13.OUTPUTSELECT
transReq => NextState_hstCntrl~14.OUTPUTSELECT
transReq => NextState_hstCntrl~15.OUTPUTSELECT
transReq => NextState_hstCntrl~16.OUTPUTSELECT
transReq => NextState_hstCntrl~17.OUTPUTSELECT
transReq => NextState_hstCntrl~18.OUTPUTSELECT
transReq => NextState_hstCntrl~19.OUTPUTSELECT
transReq => NextState_hstCntrl~20.OUTPUTSELECT
transReq => NextState_hstCntrl~21.OUTPUTSELECT
transReq => NextState_hstCntrl~22.OUTPUTSELECT
transReq => NextState_hstCntrl~23.OUTPUTSELECT
transReq => NextState_hstCntrl~24.OUTPUTSELECT
transReq => NextState_hstCntrl~25.OUTPUTSELECT
transReq => NextState_hstCntrl~26.OUTPUTSELECT
transReq => NextState_hstCntrl~27.OUTPUTSELECT
transReq => NextState_hstCntrl~28.OUTPUTSELECT
transReq => NextState_hstCntrl~29.OUTPUTSELECT
transReq => NextState_hstCntrl~30.OUTPUTSELECT
transReq => NextState_hstCntrl~31.OUTPUTSELECT
transReq => NextState_hstCntrl~32.OUTPUTSELECT
transReq => NextState_hstCntrl~33.OUTPUTSELECT
transReq => NextState_hstCntrl~34.OUTPUTSELECT
transReq => next_sendPacketArbiterReq~0.OUTPUTSELECT
transType[0] => Equal0.IN30
transType[0] => Equal1.IN61
transType[0] => Equal2.IN31
transType[0] => Equal3.IN61
transType[1] => Equal0.IN61
transType[1] => Equal1.IN30
transType[1] => Equal2.IN30
transType[1] => Equal3.IN60


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|usbHostControl:u_usbHostControl|SOFController:u_SOFController
clk => SOFTimer[15]~reg0.CLK
clk => SOFTimer[14]~reg0.CLK
clk => SOFTimer[13]~reg0.CLK
clk => SOFTimer[12]~reg0.CLK
clk => SOFTimer[11]~reg0.CLK
clk => SOFTimer[10]~reg0.CLK
clk => SOFTimer[9]~reg0.CLK
clk => SOFTimer[8]~reg0.CLK
clk => SOFTimer[7]~reg0.CLK
clk => SOFTimer[6]~reg0.CLK
clk => SOFTimer[5]~reg0.CLK
clk => SOFTimer[4]~reg0.CLK
clk => SOFTimer[3]~reg0.CLK
clk => SOFTimer[2]~reg0.CLK
clk => SOFTimer[1]~reg0.CLK
clk => SOFTimer[0]~reg0.CLK
clk => HCTxPortCntl[7]~reg0.CLK
clk => HCTxPortCntl[6]~reg0.CLK
clk => HCTxPortCntl[5]~reg0.CLK
clk => HCTxPortCntl[4]~reg0.CLK
clk => HCTxPortCntl[3]~reg0.CLK
clk => HCTxPortCntl[2]~reg0.CLK
clk => HCTxPortCntl[1]~reg0.CLK
clk => HCTxPortCntl[0]~reg0.CLK
clk => HCTxPortData[7]~reg0.CLK
clk => HCTxPortData[6]~reg0.CLK
clk => HCTxPortData[5]~reg0.CLK
clk => HCTxPortData[4]~reg0.CLK
clk => HCTxPortData[3]~reg0.CLK
clk => HCTxPortData[2]~reg0.CLK
clk => HCTxPortData[1]~reg0.CLK
clk => HCTxPortData[0]~reg0.CLK
clk => HCTxPortWEn~reg0.CLK
clk => HCTxPortReq~reg0.CLK
clk => CurrState_sofCntl~6.IN1
HCTxPortCntl[0] <= HCTxPortCntl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortCntl[1] <= HCTxPortCntl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortCntl[2] <= HCTxPortCntl[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortCntl[3] <= HCTxPortCntl[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortCntl[4] <= HCTxPortCntl[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortCntl[5] <= HCTxPortCntl[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortCntl[6] <= HCTxPortCntl[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortCntl[7] <= HCTxPortCntl[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortData[0] <= HCTxPortData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortData[1] <= HCTxPortData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortData[2] <= HCTxPortData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortData[3] <= HCTxPortData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortData[4] <= HCTxPortData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortData[5] <= HCTxPortData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortData[6] <= HCTxPortData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortData[7] <= HCTxPortData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortGnt => NextState_sofCntl~18.OUTPUTSELECT
HCTxPortGnt => NextState_sofCntl~19.OUTPUTSELECT
HCTxPortGnt => NextState_sofCntl~20.OUTPUTSELECT
HCTxPortGnt => NextState_sofCntl~21.OUTPUTSELECT
HCTxPortGnt => NextState_sofCntl~22.OUTPUTSELECT
HCTxPortGnt => NextState_sofCntl~23.OUTPUTSELECT
HCTxPortRdy => NextState_sofCntl~6.OUTPUTSELECT
HCTxPortRdy => NextState_sofCntl~7.OUTPUTSELECT
HCTxPortRdy => NextState_sofCntl~8.OUTPUTSELECT
HCTxPortRdy => NextState_sofCntl~9.OUTPUTSELECT
HCTxPortRdy => NextState_sofCntl~10.OUTPUTSELECT
HCTxPortRdy => NextState_sofCntl~11.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortWEn~0.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~0.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~1.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~2.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~3.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~4.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~5.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~6.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~7.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortCntl~0.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortCntl~1.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortCntl~2.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortCntl~3.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortCntl~4.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortCntl~5.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortCntl~6.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortCntl~7.OUTPUTSELECT
HCTxPortReq <= HCTxPortReq~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortWEn <= HCTxPortWEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst => CurrState_sofCntl~0.OUTPUTSELECT
rst => CurrState_sofCntl~1.OUTPUTSELECT
rst => CurrState_sofCntl~2.OUTPUTSELECT
rst => CurrState_sofCntl~3.OUTPUTSELECT
rst => CurrState_sofCntl~4.OUTPUTSELECT
rst => CurrState_sofCntl~5.OUTPUTSELECT
rst => SOFTimer~0.OUTPUTSELECT
rst => SOFTimer~1.OUTPUTSELECT
rst => SOFTimer~2.OUTPUTSELECT
rst => SOFTimer~3.OUTPUTSELECT
rst => SOFTimer~4.OUTPUTSELECT
rst => SOFTimer~5.OUTPUTSELECT
rst => SOFTimer~6.OUTPUTSELECT
rst => SOFTimer~7.OUTPUTSELECT
rst => SOFTimer~8.OUTPUTSELECT
rst => SOFTimer~9.OUTPUTSELECT
rst => SOFTimer~10.OUTPUTSELECT
rst => SOFTimer~11.OUTPUTSELECT
rst => SOFTimer~12.OUTPUTSELECT
rst => SOFTimer~13.OUTPUTSELECT
rst => SOFTimer~14.OUTPUTSELECT
rst => SOFTimer~15.OUTPUTSELECT
rst => HCTxPortCntl~0.OUTPUTSELECT
rst => HCTxPortCntl~1.OUTPUTSELECT
rst => HCTxPortCntl~2.OUTPUTSELECT
rst => HCTxPortCntl~3.OUTPUTSELECT
rst => HCTxPortCntl~4.OUTPUTSELECT
rst => HCTxPortCntl~5.OUTPUTSELECT
rst => HCTxPortCntl~6.OUTPUTSELECT
rst => HCTxPortCntl~7.OUTPUTSELECT
rst => HCTxPortData~0.OUTPUTSELECT
rst => HCTxPortData~1.OUTPUTSELECT
rst => HCTxPortData~2.OUTPUTSELECT
rst => HCTxPortData~3.OUTPUTSELECT
rst => HCTxPortData~4.OUTPUTSELECT
rst => HCTxPortData~5.OUTPUTSELECT
rst => HCTxPortData~6.OUTPUTSELECT
rst => HCTxPortData~7.OUTPUTSELECT
rst => HCTxPortWEn~0.OUTPUTSELECT
rst => HCTxPortReq~0.OUTPUTSELECT
SOFEnable => NextState_sofCntl~0.OUTPUTSELECT
SOFEnable => NextState_sofCntl~1.OUTPUTSELECT
SOFEnable => NextState_sofCntl~2.OUTPUTSELECT
SOFEnable => NextState_sofCntl~3.OUTPUTSELECT
SOFEnable => NextState_sofCntl~4.OUTPUTSELECT
SOFEnable => NextState_sofCntl~5.OUTPUTSELECT
SOFEnable => next_HCTxPortReq~0.OUTPUTSELECT
SOFEnable => NextState_sofCntl~12.OUTPUTSELECT
SOFEnable => NextState_sofCntl~13.OUTPUTSELECT
SOFEnable => NextState_sofCntl~14.OUTPUTSELECT
SOFEnable => NextState_sofCntl~15.OUTPUTSELECT
SOFEnable => NextState_sofCntl~16.OUTPUTSELECT
SOFEnable => NextState_sofCntl~17.OUTPUTSELECT
SOFEnable => next_SOFTimer~16.OUTPUTSELECT
SOFEnable => next_SOFTimer~17.OUTPUTSELECT
SOFEnable => next_SOFTimer~18.OUTPUTSELECT
SOFEnable => next_SOFTimer~19.OUTPUTSELECT
SOFEnable => next_SOFTimer~20.OUTPUTSELECT
SOFEnable => next_SOFTimer~21.OUTPUTSELECT
SOFEnable => next_SOFTimer~22.OUTPUTSELECT
SOFEnable => next_SOFTimer~23.OUTPUTSELECT
SOFEnable => next_SOFTimer~24.OUTPUTSELECT
SOFEnable => next_SOFTimer~25.OUTPUTSELECT
SOFEnable => next_SOFTimer~26.OUTPUTSELECT
SOFEnable => next_SOFTimer~27.OUTPUTSELECT
SOFEnable => next_SOFTimer~28.OUTPUTSELECT
SOFEnable => next_SOFTimer~29.OUTPUTSELECT
SOFEnable => next_SOFTimer~30.OUTPUTSELECT
SOFEnable => next_SOFTimer~31.OUTPUTSELECT
SOFTimer[0] <= SOFTimer[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SOFTimer[1] <= SOFTimer[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SOFTimer[2] <= SOFTimer[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SOFTimer[3] <= SOFTimer[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SOFTimer[4] <= SOFTimer[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SOFTimer[5] <= SOFTimer[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SOFTimer[6] <= SOFTimer[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SOFTimer[7] <= SOFTimer[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SOFTimer[8] <= SOFTimer[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SOFTimer[9] <= SOFTimer[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SOFTimer[10] <= SOFTimer[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SOFTimer[11] <= SOFTimer[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SOFTimer[12] <= SOFTimer[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SOFTimer[13] <= SOFTimer[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SOFTimer[14] <= SOFTimer[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SOFTimer[15] <= SOFTimer[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SOFTimerClr => next_SOFTimer~0.OUTPUTSELECT
SOFTimerClr => next_SOFTimer~1.OUTPUTSELECT
SOFTimerClr => next_SOFTimer~2.OUTPUTSELECT
SOFTimerClr => next_SOFTimer~3.OUTPUTSELECT
SOFTimerClr => next_SOFTimer~4.OUTPUTSELECT
SOFTimerClr => next_SOFTimer~5.OUTPUTSELECT
SOFTimerClr => next_SOFTimer~6.OUTPUTSELECT
SOFTimerClr => next_SOFTimer~7.OUTPUTSELECT
SOFTimerClr => next_SOFTimer~8.OUTPUTSELECT
SOFTimerClr => next_SOFTimer~9.OUTPUTSELECT
SOFTimerClr => next_SOFTimer~10.OUTPUTSELECT
SOFTimerClr => next_SOFTimer~11.OUTPUTSELECT
SOFTimerClr => next_SOFTimer~12.OUTPUTSELECT
SOFTimerClr => next_SOFTimer~13.OUTPUTSELECT
SOFTimerClr => next_SOFTimer~14.OUTPUTSELECT
SOFTimerClr => next_SOFTimer~15.OUTPUTSELECT


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|usbHostControl:u_usbHostControl|SOFTransmit:u_SOFTransmit
clk => SOFSent~reg0.CLK
clk => SOFTimerClr~reg0.CLK
clk => sendPacketArbiterReq~reg0.CLK
clk => sendPacketWEn~reg0.CLK
clk => i[7].CLK
clk => i[6].CLK
clk => i[5].CLK
clk => i[4].CLK
clk => i[3].CLK
clk => i[2].CLK
clk => i[1].CLK
clk => i[0].CLK
clk => CurrState_SOFTx~7.IN1
rst => CurrState_SOFTx~0.OUTPUTSELECT
rst => CurrState_SOFTx~1.OUTPUTSELECT
rst => CurrState_SOFTx~2.OUTPUTSELECT
rst => CurrState_SOFTx~3.OUTPUTSELECT
rst => CurrState_SOFTx~4.OUTPUTSELECT
rst => CurrState_SOFTx~5.OUTPUTSELECT
rst => CurrState_SOFTx~6.OUTPUTSELECT
rst => SOFSent~0.OUTPUTSELECT
rst => SOFTimerClr~0.OUTPUTSELECT
rst => sendPacketArbiterReq~0.OUTPUTSELECT
rst => sendPacketWEn~0.OUTPUTSELECT
rst => i~0.OUTPUTSELECT
rst => i~1.OUTPUTSELECT
rst => i~2.OUTPUTSELECT
rst => i~3.OUTPUTSELECT
rst => i~4.OUTPUTSELECT
rst => i~5.OUTPUTSELECT
rst => i~6.OUTPUTSELECT
rst => i~7.OUTPUTSELECT
sendPacketArbiterGnt => always0~2.IN1
sendPacketArbiterReq <= sendPacketArbiterReq~reg0.DB_MAX_OUTPUT_PORT_TYPE
sendPacketRdy => always0~2.IN0
sendPacketRdy => NextState_SOFTx~28.OUTPUTSELECT
sendPacketRdy => NextState_SOFTx~29.OUTPUTSELECT
sendPacketRdy => NextState_SOFTx~30.OUTPUTSELECT
sendPacketRdy => NextState_SOFTx~31.OUTPUTSELECT
sendPacketRdy => NextState_SOFTx~32.OUTPUTSELECT
sendPacketRdy => NextState_SOFTx~33.OUTPUTSELECT
sendPacketRdy => NextState_SOFTx~34.OUTPUTSELECT
sendPacketRdy => next_i~0.OUTPUTSELECT
sendPacketRdy => next_i~1.OUTPUTSELECT
sendPacketRdy => next_i~2.OUTPUTSELECT
sendPacketRdy => next_i~3.OUTPUTSELECT
sendPacketRdy => next_i~4.OUTPUTSELECT
sendPacketRdy => next_i~5.OUTPUTSELECT
sendPacketRdy => next_i~6.OUTPUTSELECT
sendPacketRdy => next_i~7.OUTPUTSELECT
sendPacketWEn <= sendPacketWEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
SOFEnable => always0~0.IN0
SOFEnable => NextState_SOFTx~14.OUTPUTSELECT
SOFEnable => NextState_SOFTx~15.OUTPUTSELECT
SOFEnable => NextState_SOFTx~16.OUTPUTSELECT
SOFEnable => NextState_SOFTx~17.OUTPUTSELECT
SOFEnable => NextState_SOFTx~18.OUTPUTSELECT
SOFEnable => NextState_SOFTx~19.OUTPUTSELECT
SOFEnable => NextState_SOFTx~20.OUTPUTSELECT
SOFEnable => next_SOFTimerClr~0.OUTPUTSELECT
SOFSent <= SOFSent~reg0.DB_MAX_OUTPUT_PORT_TYPE
SOFSyncEn => always0~0.IN1
SOFTimer[0] => LessThan0.IN32
SOFTimer[0] => LessThan1.IN32
SOFTimer[1] => LessThan0.IN31
SOFTimer[1] => LessThan1.IN31
SOFTimer[2] => LessThan0.IN30
SOFTimer[2] => LessThan1.IN30
SOFTimer[3] => LessThan0.IN29
SOFTimer[3] => LessThan1.IN29
SOFTimer[4] => LessThan0.IN28
SOFTimer[4] => LessThan1.IN28
SOFTimer[5] => LessThan0.IN27
SOFTimer[5] => LessThan1.IN27
SOFTimer[6] => LessThan0.IN26
SOFTimer[6] => LessThan1.IN26
SOFTimer[7] => LessThan0.IN25
SOFTimer[7] => LessThan1.IN25
SOFTimer[8] => LessThan0.IN24
SOFTimer[8] => LessThan1.IN24
SOFTimer[9] => LessThan0.IN23
SOFTimer[9] => LessThan1.IN23
SOFTimer[10] => LessThan0.IN22
SOFTimer[10] => LessThan1.IN22
SOFTimer[11] => LessThan0.IN21
SOFTimer[11] => LessThan1.IN21
SOFTimer[12] => LessThan0.IN20
SOFTimer[12] => LessThan1.IN20
SOFTimer[13] => LessThan0.IN19
SOFTimer[13] => LessThan1.IN19
SOFTimer[14] => LessThan0.IN18
SOFTimer[14] => LessThan1.IN18
SOFTimer[15] => LessThan0.IN17
SOFTimer[15] => LessThan1.IN17
SOFTimerClr <= SOFTimerClr~reg0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|usbHostControl:u_usbHostControl|sendPacketArbiter:u_sendPacketArbiter
clk => HCTxGnt~reg0.CLK
clk => SOFTxGnt~reg0.CLK
clk => muxSOFNotHC.CLK
clk => CurrState_sendPktArb~4.IN1
HC_PID[0] => sendPacketPID~3.DATAA
HC_PID[1] => sendPacketPID~2.DATAA
HC_PID[2] => sendPacketPID~1.DATAA
HC_PID[3] => sendPacketPID~0.DATAA
HC_SP_WEn => sendPacketWEnable~0.DATAA
HCTxGnt <= HCTxGnt~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxReq => NextState_sendPktArb~8.OUTPUTSELECT
HCTxReq => NextState_sendPktArb~9.OUTPUTSELECT
HCTxReq => NextState_sendPktArb~10.OUTPUTSELECT
HCTxReq => NextState_sendPktArb~11.OUTPUTSELECT
HCTxReq => next_HCTxGnt~1.OUTPUTSELECT
HCTxReq => next_muxSOFNotHC~0.OUTPUTSELECT
HCTxReq => NextState_sendPktArb~0.OUTPUTSELECT
HCTxReq => NextState_sendPktArb~1.OUTPUTSELECT
HCTxReq => NextState_sendPktArb~2.OUTPUTSELECT
HCTxReq => NextState_sendPktArb~3.OUTPUTSELECT
HCTxReq => next_HCTxGnt~0.OUTPUTSELECT
rst => CurrState_sendPktArb~0.OUTPUTSELECT
rst => CurrState_sendPktArb~1.OUTPUTSELECT
rst => CurrState_sendPktArb~2.OUTPUTSELECT
rst => CurrState_sendPktArb~3.OUTPUTSELECT
rst => HCTxGnt~0.OUTPUTSELECT
rst => SOFTxGnt~0.OUTPUTSELECT
rst => muxSOFNotHC~0.OUTPUTSELECT
sendPacketPID[0] <= sendPacketPID~3.DB_MAX_OUTPUT_PORT_TYPE
sendPacketPID[1] <= sendPacketPID~2.DB_MAX_OUTPUT_PORT_TYPE
sendPacketPID[2] <= sendPacketPID~1.DB_MAX_OUTPUT_PORT_TYPE
sendPacketPID[3] <= sendPacketPID~0.DB_MAX_OUTPUT_PORT_TYPE
sendPacketWEnable <= sendPacketWEnable~0.DB_MAX_OUTPUT_PORT_TYPE
SOF_SP_WEn => sendPacketWEnable~0.DATAB
SOFTxGnt <= SOFTxGnt~reg0.DB_MAX_OUTPUT_PORT_TYPE
SOFTxReq => NextState_sendPktArb~12.OUTPUTSELECT
SOFTxReq => NextState_sendPktArb~13.OUTPUTSELECT
SOFTxReq => NextState_sendPktArb~14.OUTPUTSELECT
SOFTxReq => NextState_sendPktArb~15.OUTPUTSELECT
SOFTxReq => next_SOFTxGnt~1.OUTPUTSELECT
SOFTxReq => next_muxSOFNotHC~1.OUTPUTSELECT
SOFTxReq => next_HCTxGnt~2.OUTPUTSELECT
SOFTxReq => NextState_sendPktArb~4.OUTPUTSELECT
SOFTxReq => NextState_sendPktArb~5.OUTPUTSELECT
SOFTxReq => NextState_sendPktArb~6.OUTPUTSELECT
SOFTxReq => NextState_sendPktArb~7.OUTPUTSELECT
SOFTxReq => next_SOFTxGnt~0.OUTPUTSELECT


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|usbHostControl:u_usbHostControl|sendPacketCheckPreamble:u_sendPacketCheckPreamble
clk => sendPacketCPReady~reg0.CLK
clk => sendPacketWEn~reg0.CLK
clk => sendPacketPID[3]~reg0.CLK
clk => sendPacketPID[2]~reg0.CLK
clk => sendPacketPID[1]~reg0.CLK
clk => sendPacketPID[0]~reg0.CLK
clk => CurrState_sendPktCP~14.IN1
preAmbleEnable => Selector11.IN7
preAmbleEnable => Selector10.IN2
rst => CurrState_sendPktCP~0.OUTPUTSELECT
rst => CurrState_sendPktCP~1.OUTPUTSELECT
rst => CurrState_sendPktCP~2.OUTPUTSELECT
rst => CurrState_sendPktCP~3.OUTPUTSELECT
rst => CurrState_sendPktCP~4.OUTPUTSELECT
rst => CurrState_sendPktCP~5.OUTPUTSELECT
rst => CurrState_sendPktCP~6.OUTPUTSELECT
rst => CurrState_sendPktCP~7.OUTPUTSELECT
rst => CurrState_sendPktCP~8.OUTPUTSELECT
rst => CurrState_sendPktCP~9.OUTPUTSELECT
rst => CurrState_sendPktCP~10.OUTPUTSELECT
rst => CurrState_sendPktCP~11.OUTPUTSELECT
rst => CurrState_sendPktCP~12.OUTPUTSELECT
rst => CurrState_sendPktCP~13.OUTPUTSELECT
rst => sendPacketCPReady~0.OUTPUTSELECT
rst => sendPacketWEn~0.OUTPUTSELECT
rst => sendPacketPID~0.OUTPUTSELECT
rst => sendPacketPID~1.OUTPUTSELECT
rst => sendPacketPID~2.OUTPUTSELECT
rst => sendPacketPID~3.OUTPUTSELECT
sendPacketCPPID[0] => Selector19.IN3
sendPacketCPPID[1] => Selector18.IN3
sendPacketCPPID[2] => Selector17.IN3
sendPacketCPPID[3] => Selector16.IN3
sendPacketCPReady <= sendPacketCPReady~reg0.DB_MAX_OUTPUT_PORT_TYPE
sendPacketCPWEn => NextState_sendPktCP~0.OUTPUTSELECT
sendPacketCPWEn => NextState_sendPktCP~1.OUTPUTSELECT
sendPacketCPWEn => NextState_sendPktCP~2.OUTPUTSELECT
sendPacketCPWEn => NextState_sendPktCP~3.OUTPUTSELECT
sendPacketCPWEn => NextState_sendPktCP~4.OUTPUTSELECT
sendPacketCPWEn => NextState_sendPktCP~5.OUTPUTSELECT
sendPacketCPWEn => NextState_sendPktCP~6.OUTPUTSELECT
sendPacketCPWEn => NextState_sendPktCP~7.OUTPUTSELECT
sendPacketCPWEn => NextState_sendPktCP~8.OUTPUTSELECT
sendPacketCPWEn => NextState_sendPktCP~9.OUTPUTSELECT
sendPacketCPWEn => NextState_sendPktCP~10.OUTPUTSELECT
sendPacketCPWEn => NextState_sendPktCP~11.OUTPUTSELECT
sendPacketCPWEn => NextState_sendPktCP~12.OUTPUTSELECT
sendPacketCPWEn => NextState_sendPktCP~13.OUTPUTSELECT
sendPacketCPWEn => next_sendPacketCPReady~0.OUTPUTSELECT
sendPacketPID[0] <= sendPacketPID[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sendPacketPID[1] <= sendPacketPID[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sendPacketPID[2] <= sendPacketPID[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sendPacketPID[3] <= sendPacketPID[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sendPacketRdy => NextState_sendPktCP~14.OUTPUTSELECT
sendPacketRdy => NextState_sendPktCP~15.OUTPUTSELECT
sendPacketRdy => NextState_sendPktCP~16.OUTPUTSELECT
sendPacketRdy => NextState_sendPktCP~17.OUTPUTSELECT
sendPacketRdy => NextState_sendPktCP~18.OUTPUTSELECT
sendPacketRdy => NextState_sendPktCP~19.OUTPUTSELECT
sendPacketRdy => NextState_sendPktCP~20.OUTPUTSELECT
sendPacketRdy => NextState_sendPktCP~21.OUTPUTSELECT
sendPacketRdy => NextState_sendPktCP~22.OUTPUTSELECT
sendPacketRdy => NextState_sendPktCP~23.OUTPUTSELECT
sendPacketRdy => NextState_sendPktCP~24.OUTPUTSELECT
sendPacketRdy => NextState_sendPktCP~25.OUTPUTSELECT
sendPacketRdy => NextState_sendPktCP~26.OUTPUTSELECT
sendPacketRdy => NextState_sendPktCP~27.OUTPUTSELECT
sendPacketRdy => NextState_sendPktCP~28.OUTPUTSELECT
sendPacketRdy => NextState_sendPktCP~29.OUTPUTSELECT
sendPacketRdy => NextState_sendPktCP~30.OUTPUTSELECT
sendPacketRdy => NextState_sendPktCP~31.OUTPUTSELECT
sendPacketWEn <= sendPacketWEn~reg0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|usbHostControl:u_usbHostControl|sendPacket:u_sendPacket
clk => sendPacketRdy~reg0.CLK
clk => fifoReadEn~reg0.CLK
clk => HCTxPortData[7]~reg0.CLK
clk => HCTxPortData[6]~reg0.CLK
clk => HCTxPortData[5]~reg0.CLK
clk => HCTxPortData[4]~reg0.CLK
clk => HCTxPortData[3]~reg0.CLK
clk => HCTxPortData[2]~reg0.CLK
clk => HCTxPortData[1]~reg0.CLK
clk => HCTxPortData[0]~reg0.CLK
clk => HCTxPortCntl[7]~reg0.CLK
clk => HCTxPortCntl[6]~reg0.CLK
clk => HCTxPortCntl[5]~reg0.CLK
clk => HCTxPortCntl[4]~reg0.CLK
clk => HCTxPortCntl[3]~reg0.CLK
clk => HCTxPortCntl[2]~reg0.CLK
clk => HCTxPortCntl[1]~reg0.CLK
clk => HCTxPortCntl[0]~reg0.CLK
clk => HCTxPortWEn~reg0.CLK
clk => HCTxPortReq~reg0.CLK
clk => frameNum[10]~reg0.CLK
clk => frameNum[9]~reg0.CLK
clk => frameNum[8]~reg0.CLK
clk => frameNum[7]~reg0.CLK
clk => frameNum[6]~reg0.CLK
clk => frameNum[5]~reg0.CLK
clk => frameNum[4]~reg0.CLK
clk => frameNum[3]~reg0.CLK
clk => frameNum[2]~reg0.CLK
clk => frameNum[1]~reg0.CLK
clk => frameNum[0]~reg0.CLK
clk => CurrState_sndPkt~23.IN1
fifoData[0] => Selector33.IN8
fifoData[1] => Selector32.IN8
fifoData[2] => Selector31.IN8
fifoData[3] => Selector30.IN8
fifoData[4] => Selector29.IN8
fifoData[5] => Selector28.IN8
fifoData[6] => Selector27.IN8
fifoData[7] => Selector26.IN8
fifoEmpty => Selector4.IN12
fifoEmpty => Selector5.IN11
fifoReadEn <= fifoReadEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
frameNum[0] <= frameNum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frameNum[1] <= frameNum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frameNum[2] <= frameNum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frameNum[3] <= frameNum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frameNum[4] <= frameNum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frameNum[5] <= frameNum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frameNum[6] <= frameNum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frameNum[7] <= frameNum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frameNum[8] <= frameNum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frameNum[9] <= frameNum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frameNum[10] <= frameNum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fullSpeedPolarity => always1~0.IN0
HCTxPortCntl[0] <= HCTxPortCntl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortCntl[1] <= HCTxPortCntl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortCntl[2] <= HCTxPortCntl[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortCntl[3] <= HCTxPortCntl[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortCntl[4] <= HCTxPortCntl[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortCntl[5] <= HCTxPortCntl[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortCntl[6] <= HCTxPortCntl[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortCntl[7] <= HCTxPortCntl[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortData[0] <= HCTxPortData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortData[1] <= HCTxPortData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortData[2] <= HCTxPortData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortData[3] <= HCTxPortData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortData[4] <= HCTxPortData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortData[5] <= HCTxPortData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortData[6] <= HCTxPortData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortData[7] <= HCTxPortData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortGnt => always1~1.IN0
HCTxPortGnt => NextState_sndPkt~23.OUTPUTSELECT
HCTxPortGnt => NextState_sndPkt~24.OUTPUTSELECT
HCTxPortGnt => NextState_sndPkt~25.OUTPUTSELECT
HCTxPortGnt => NextState_sndPkt~26.OUTPUTSELECT
HCTxPortGnt => NextState_sndPkt~27.OUTPUTSELECT
HCTxPortGnt => NextState_sndPkt~28.OUTPUTSELECT
HCTxPortGnt => NextState_sndPkt~29.OUTPUTSELECT
HCTxPortGnt => NextState_sndPkt~30.OUTPUTSELECT
HCTxPortGnt => NextState_sndPkt~31.OUTPUTSELECT
HCTxPortGnt => NextState_sndPkt~32.OUTPUTSELECT
HCTxPortGnt => NextState_sndPkt~33.OUTPUTSELECT
HCTxPortGnt => NextState_sndPkt~34.OUTPUTSELECT
HCTxPortGnt => NextState_sndPkt~35.OUTPUTSELECT
HCTxPortGnt => NextState_sndPkt~36.OUTPUTSELECT
HCTxPortGnt => NextState_sndPkt~37.OUTPUTSELECT
HCTxPortGnt => NextState_sndPkt~38.OUTPUTSELECT
HCTxPortGnt => NextState_sndPkt~39.OUTPUTSELECT
HCTxPortGnt => NextState_sndPkt~40.OUTPUTSELECT
HCTxPortGnt => NextState_sndPkt~41.OUTPUTSELECT
HCTxPortGnt => NextState_sndPkt~42.OUTPUTSELECT
HCTxPortGnt => NextState_sndPkt~43.OUTPUTSELECT
HCTxPortGnt => NextState_sndPkt~44.OUTPUTSELECT
HCTxPortGnt => NextState_sndPkt~45.OUTPUTSELECT
HCTxPortRdy => NextState_sndPkt~69.OUTPUTSELECT
HCTxPortRdy => NextState_sndPkt~70.OUTPUTSELECT
HCTxPortRdy => NextState_sndPkt~71.OUTPUTSELECT
HCTxPortRdy => NextState_sndPkt~72.OUTPUTSELECT
HCTxPortRdy => NextState_sndPkt~73.OUTPUTSELECT
HCTxPortRdy => NextState_sndPkt~74.OUTPUTSELECT
HCTxPortRdy => NextState_sndPkt~75.OUTPUTSELECT
HCTxPortRdy => NextState_sndPkt~76.OUTPUTSELECT
HCTxPortRdy => NextState_sndPkt~77.OUTPUTSELECT
HCTxPortRdy => NextState_sndPkt~78.OUTPUTSELECT
HCTxPortRdy => NextState_sndPkt~79.OUTPUTSELECT
HCTxPortRdy => NextState_sndPkt~80.OUTPUTSELECT
HCTxPortRdy => NextState_sndPkt~81.OUTPUTSELECT
HCTxPortRdy => NextState_sndPkt~82.OUTPUTSELECT
HCTxPortRdy => NextState_sndPkt~83.OUTPUTSELECT
HCTxPortRdy => NextState_sndPkt~84.OUTPUTSELECT
HCTxPortRdy => NextState_sndPkt~85.OUTPUTSELECT
HCTxPortRdy => NextState_sndPkt~86.OUTPUTSELECT
HCTxPortRdy => NextState_sndPkt~87.OUTPUTSELECT
HCTxPortRdy => NextState_sndPkt~88.OUTPUTSELECT
HCTxPortRdy => NextState_sndPkt~89.OUTPUTSELECT
HCTxPortRdy => NextState_sndPkt~90.OUTPUTSELECT
HCTxPortRdy => NextState_sndPkt~91.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortWEn~0.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~0.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~1.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~2.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~3.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~4.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~5.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~6.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~7.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortCntl~0.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortCntl~1.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortCntl~2.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortCntl~3.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortCntl~4.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortCntl~5.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortCntl~6.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortCntl~7.OUTPUTSELECT
HCTxPortRdy => NextState_sndPkt~97.OUTPUTSELECT
HCTxPortRdy => NextState_sndPkt~98.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~8.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~9.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~10.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~11.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~12.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~13.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~14.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~15.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortCntl~8.OUTPUTSELECT
HCTxPortRdy => NextState_sndPkt~99.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~16.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~17.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~18.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~19.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~20.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~21.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~22.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~23.OUTPUTSELECT
HCTxPortRdy => NextState_sndPkt~100.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~24.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~25.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~26.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~27.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~28.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~29.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~30.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~31.OUTPUTSELECT
HCTxPortRdy => NextState_sndPkt~101.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~32.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~33.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~34.OUTPUTSELECT
HCTxPortRdy => NextState_sndPkt~102.OUTPUTSELECT
HCTxPortRdy => next_fifoReadEn~0.OUTPUTSELECT
HCTxPortRdy => NextState_sndPkt~103.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~35.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~36.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~37.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortCntl~9.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortCntl~10.OUTPUTSELECT
HCTxPortRdy => NextState_sndPkt~104.OUTPUTSELECT
HCTxPortReq <= HCTxPortReq~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortWEn <= HCTxPortWEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
PID[0] => next_HCTxPortData~7.DATAB
PID[0] => next_HCTxPortData~3.DATAB
PID[0] => Equal0.IN3
PID[0] => Equal1.IN3
PID[0] => Equal2.IN3
PID[0] => Equal3.IN3
PID[0] => Equal4.IN3
PID[0] => Equal5.IN3
PID[1] => next_HCTxPortData~6.DATAB
PID[1] => next_HCTxPortData~2.DATAB
PID[1] => Equal0.IN1
PID[1] => Equal1.IN2
PID[1] => Equal2.IN2
PID[1] => Equal3.IN2
PID[1] => Equal4.IN1
PID[1] => Equal5.IN0
PID[2] => next_HCTxPortData~5.DATAB
PID[2] => next_HCTxPortData~1.DATAB
PID[2] => Equal0.IN2
PID[2] => Equal1.IN1
PID[2] => Equal2.IN0
PID[2] => Equal3.IN1
PID[2] => Equal4.IN0
PID[2] => Equal5.IN2
PID[3] => next_HCTxPortData~4.DATAB
PID[3] => next_HCTxPortData~0.DATAB
PID[3] => Equal0.IN0
PID[3] => Equal1.IN0
PID[3] => Equal2.IN1
PID[3] => Equal3.IN0
PID[3] => Equal4.IN2
PID[3] => Equal5.IN1
rst => CurrState_sndPkt~0.OUTPUTSELECT
rst => CurrState_sndPkt~1.OUTPUTSELECT
rst => CurrState_sndPkt~2.OUTPUTSELECT
rst => CurrState_sndPkt~3.OUTPUTSELECT
rst => CurrState_sndPkt~4.OUTPUTSELECT
rst => CurrState_sndPkt~5.OUTPUTSELECT
rst => CurrState_sndPkt~6.OUTPUTSELECT
rst => CurrState_sndPkt~7.OUTPUTSELECT
rst => CurrState_sndPkt~8.OUTPUTSELECT
rst => CurrState_sndPkt~9.OUTPUTSELECT
rst => CurrState_sndPkt~10.OUTPUTSELECT
rst => CurrState_sndPkt~11.OUTPUTSELECT
rst => CurrState_sndPkt~12.OUTPUTSELECT
rst => CurrState_sndPkt~13.OUTPUTSELECT
rst => CurrState_sndPkt~14.OUTPUTSELECT
rst => CurrState_sndPkt~15.OUTPUTSELECT
rst => CurrState_sndPkt~16.OUTPUTSELECT
rst => CurrState_sndPkt~17.OUTPUTSELECT
rst => CurrState_sndPkt~18.OUTPUTSELECT
rst => CurrState_sndPkt~19.OUTPUTSELECT
rst => CurrState_sndPkt~20.OUTPUTSELECT
rst => CurrState_sndPkt~21.OUTPUTSELECT
rst => CurrState_sndPkt~22.OUTPUTSELECT
rst => sendPacketRdy~0.OUTPUTSELECT
rst => fifoReadEn~0.OUTPUTSELECT
rst => HCTxPortData~0.OUTPUTSELECT
rst => HCTxPortData~1.OUTPUTSELECT
rst => HCTxPortData~2.OUTPUTSELECT
rst => HCTxPortData~3.OUTPUTSELECT
rst => HCTxPortData~4.OUTPUTSELECT
rst => HCTxPortData~5.OUTPUTSELECT
rst => HCTxPortData~6.OUTPUTSELECT
rst => HCTxPortData~7.OUTPUTSELECT
rst => HCTxPortCntl~0.OUTPUTSELECT
rst => HCTxPortCntl~1.OUTPUTSELECT
rst => HCTxPortCntl~2.OUTPUTSELECT
rst => HCTxPortCntl~3.OUTPUTSELECT
rst => HCTxPortCntl~4.OUTPUTSELECT
rst => HCTxPortCntl~5.OUTPUTSELECT
rst => HCTxPortCntl~6.OUTPUTSELECT
rst => HCTxPortCntl~7.OUTPUTSELECT
rst => HCTxPortWEn~0.OUTPUTSELECT
rst => HCTxPortReq~0.OUTPUTSELECT
rst => frameNum~0.OUTPUTSELECT
rst => frameNum~1.OUTPUTSELECT
rst => frameNum~2.OUTPUTSELECT
rst => frameNum~3.OUTPUTSELECT
rst => frameNum~4.OUTPUTSELECT
rst => frameNum~5.OUTPUTSELECT
rst => frameNum~6.OUTPUTSELECT
rst => frameNum~7.OUTPUTSELECT
rst => frameNum~8.OUTPUTSELECT
rst => frameNum~9.OUTPUTSELECT
rst => frameNum~10.OUTPUTSELECT
sendPacketRdy <= sendPacketRdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
sendPacketWEn => NextState_sndPkt~0.OUTPUTSELECT
sendPacketWEn => NextState_sndPkt~1.OUTPUTSELECT
sendPacketWEn => NextState_sndPkt~2.OUTPUTSELECT
sendPacketWEn => NextState_sndPkt~3.OUTPUTSELECT
sendPacketWEn => NextState_sndPkt~4.OUTPUTSELECT
sendPacketWEn => NextState_sndPkt~5.OUTPUTSELECT
sendPacketWEn => NextState_sndPkt~6.OUTPUTSELECT
sendPacketWEn => NextState_sndPkt~7.OUTPUTSELECT
sendPacketWEn => NextState_sndPkt~8.OUTPUTSELECT
sendPacketWEn => NextState_sndPkt~9.OUTPUTSELECT
sendPacketWEn => NextState_sndPkt~10.OUTPUTSELECT
sendPacketWEn => NextState_sndPkt~11.OUTPUTSELECT
sendPacketWEn => NextState_sndPkt~12.OUTPUTSELECT
sendPacketWEn => NextState_sndPkt~13.OUTPUTSELECT
sendPacketWEn => NextState_sndPkt~14.OUTPUTSELECT
sendPacketWEn => NextState_sndPkt~15.OUTPUTSELECT
sendPacketWEn => NextState_sndPkt~16.OUTPUTSELECT
sendPacketWEn => NextState_sndPkt~17.OUTPUTSELECT
sendPacketWEn => NextState_sndPkt~18.OUTPUTSELECT
sendPacketWEn => NextState_sndPkt~19.OUTPUTSELECT
sendPacketWEn => NextState_sndPkt~20.OUTPUTSELECT
sendPacketWEn => NextState_sndPkt~21.OUTPUTSELECT
sendPacketWEn => NextState_sndPkt~22.OUTPUTSELECT
sendPacketWEn => next_sendPacketRdy~0.OUTPUTSELECT
sendPacketWEn => next_HCTxPortReq~0.OUTPUTSELECT
TxAddr[0] => next_HCTxPortData~15.DATAB
TxAddr[1] => next_HCTxPortData~14.DATAB
TxAddr[2] => next_HCTxPortData~13.DATAB
TxAddr[3] => next_HCTxPortData~12.DATAB
TxAddr[4] => next_HCTxPortData~11.DATAB
TxAddr[5] => next_HCTxPortData~10.DATAB
TxAddr[6] => next_HCTxPortData~9.DATAB
TxEndP[0] => next_HCTxPortData~8.DATAB
TxEndP[1] => next_HCTxPortData~23.DATAB
TxEndP[2] => next_HCTxPortData~22.DATAB
TxEndP[3] => next_HCTxPortData~21.DATAB


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|usbHostControl:u_usbHostControl|directControl:u_directControl
clk => HCTxPortCntl[7]~reg0.CLK
clk => HCTxPortCntl[6]~reg0.CLK
clk => HCTxPortCntl[5]~reg0.CLK
clk => HCTxPortCntl[4]~reg0.CLK
clk => HCTxPortCntl[3]~reg0.CLK
clk => HCTxPortCntl[2]~reg0.CLK
clk => HCTxPortCntl[1]~reg0.CLK
clk => HCTxPortCntl[0]~reg0.CLK
clk => HCTxPortData[7]~reg0.CLK
clk => HCTxPortData[6]~reg0.CLK
clk => HCTxPortData[5]~reg0.CLK
clk => HCTxPortData[4]~reg0.CLK
clk => HCTxPortData[3]~reg0.CLK
clk => HCTxPortData[2]~reg0.CLK
clk => HCTxPortData[1]~reg0.CLK
clk => HCTxPortData[0]~reg0.CLK
clk => HCTxPortWEn~reg0.CLK
clk => HCTxPortReq~reg0.CLK
clk => CurrState_drctCntl~8.IN1
directControlEn => Selector4.IN6
directControlEn => Selector6.IN6
directControlEn => Selector5.IN3
directControlEn => Selector7.IN4
directControlEn => next_HCTxPortReq~0.OUTPUTSELECT
directControlLineState[0] => next_HCTxPortData~7.DATAB
directControlLineState[1] => next_HCTxPortData~6.DATAB
HCTxPortCntl[0] <= HCTxPortCntl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortCntl[1] <= HCTxPortCntl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortCntl[2] <= HCTxPortCntl[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortCntl[3] <= HCTxPortCntl[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortCntl[4] <= HCTxPortCntl[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortCntl[5] <= HCTxPortCntl[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortCntl[6] <= HCTxPortCntl[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortCntl[7] <= HCTxPortCntl[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortData[0] <= HCTxPortData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortData[1] <= HCTxPortData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortData[2] <= HCTxPortData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortData[3] <= HCTxPortData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortData[4] <= HCTxPortData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortData[5] <= HCTxPortData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortData[6] <= HCTxPortData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortData[7] <= HCTxPortData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortGnt => NextState_drctCntl~0.OUTPUTSELECT
HCTxPortGnt => NextState_drctCntl~1.OUTPUTSELECT
HCTxPortGnt => NextState_drctCntl~2.OUTPUTSELECT
HCTxPortGnt => NextState_drctCntl~3.OUTPUTSELECT
HCTxPortGnt => NextState_drctCntl~4.OUTPUTSELECT
HCTxPortGnt => NextState_drctCntl~5.OUTPUTSELECT
HCTxPortGnt => NextState_drctCntl~6.OUTPUTSELECT
HCTxPortGnt => NextState_drctCntl~7.OUTPUTSELECT
HCTxPortGnt => NextState_drctCntl~16.OUTPUTSELECT
HCTxPortGnt => NextState_drctCntl~17.OUTPUTSELECT
HCTxPortRdy => NextState_drctCntl~8.OUTPUTSELECT
HCTxPortRdy => NextState_drctCntl~9.OUTPUTSELECT
HCTxPortRdy => NextState_drctCntl~10.OUTPUTSELECT
HCTxPortRdy => NextState_drctCntl~11.OUTPUTSELECT
HCTxPortRdy => NextState_drctCntl~12.OUTPUTSELECT
HCTxPortRdy => NextState_drctCntl~13.OUTPUTSELECT
HCTxPortRdy => NextState_drctCntl~14.OUTPUTSELECT
HCTxPortRdy => NextState_drctCntl~15.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortWEn~0.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~0.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~1.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~2.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~3.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~4.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~5.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~6.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~7.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortCntl~0.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortCntl~1.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortCntl~2.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortCntl~3.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortCntl~4.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortCntl~5.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortCntl~6.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortCntl~7.OUTPUTSELECT
HCTxPortRdy => NextState_drctCntl~18.OUTPUTSELECT
HCTxPortRdy => NextState_drctCntl~19.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~8.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortData~9.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortCntl~8.OUTPUTSELECT
HCTxPortRdy => next_HCTxPortCntl~9.OUTPUTSELECT
HCTxPortReq <= HCTxPortReq~reg0.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortWEn <= HCTxPortWEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst => CurrState_drctCntl~0.OUTPUTSELECT
rst => CurrState_drctCntl~1.OUTPUTSELECT
rst => CurrState_drctCntl~2.OUTPUTSELECT
rst => CurrState_drctCntl~3.OUTPUTSELECT
rst => CurrState_drctCntl~4.OUTPUTSELECT
rst => CurrState_drctCntl~5.OUTPUTSELECT
rst => CurrState_drctCntl~6.OUTPUTSELECT
rst => CurrState_drctCntl~7.OUTPUTSELECT
rst => HCTxPortCntl~0.OUTPUTSELECT
rst => HCTxPortCntl~1.OUTPUTSELECT
rst => HCTxPortCntl~2.OUTPUTSELECT
rst => HCTxPortCntl~3.OUTPUTSELECT
rst => HCTxPortCntl~4.OUTPUTSELECT
rst => HCTxPortCntl~5.OUTPUTSELECT
rst => HCTxPortCntl~6.OUTPUTSELECT
rst => HCTxPortCntl~7.OUTPUTSELECT
rst => HCTxPortData~0.OUTPUTSELECT
rst => HCTxPortData~1.OUTPUTSELECT
rst => HCTxPortData~2.OUTPUTSELECT
rst => HCTxPortData~3.OUTPUTSELECT
rst => HCTxPortData~4.OUTPUTSELECT
rst => HCTxPortData~5.OUTPUTSELECT
rst => HCTxPortData~6.OUTPUTSELECT
rst => HCTxPortData~7.OUTPUTSELECT
rst => HCTxPortWEn~0.OUTPUTSELECT
rst => HCTxPortReq~0.OUTPUTSELECT


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|usbHostControl:u_usbHostControl|HCTxPortArbiter:u_HCTxPortArbiter
clk => SOFCntlGnt~reg0.CLK
clk => sendPacketGnt~reg0.CLK
clk => directCntlGnt~reg0.CLK
clk => CurrState_HCTxArb~5.IN1
clk => muxCntl~3.IN1
directCntlCntl[0] => Selector16.IN0
directCntlCntl[1] => Selector15.IN0
directCntlCntl[2] => Selector14.IN0
directCntlCntl[3] => Selector13.IN0
directCntlCntl[4] => Selector12.IN0
directCntlCntl[5] => Selector11.IN0
directCntlCntl[6] => Selector10.IN0
directCntlCntl[7] => Selector9.IN0
directCntlData[0] => Selector8.IN0
directCntlData[1] => Selector7.IN0
directCntlData[2] => Selector6.IN0
directCntlData[3] => Selector5.IN0
directCntlData[4] => Selector4.IN0
directCntlData[5] => Selector3.IN0
directCntlData[6] => Selector2.IN0
directCntlData[7] => Selector1.IN0
directCntlGnt <= directCntlGnt~reg0.DB_MAX_OUTPUT_PORT_TYPE
directCntlReq => NextState_HCTxArb~0.OUTPUTSELECT
directCntlReq => NextState_HCTxArb~1.OUTPUTSELECT
directCntlReq => NextState_HCTxArb~2.OUTPUTSELECT
directCntlReq => NextState_HCTxArb~3.OUTPUTSELECT
directCntlReq => NextState_HCTxArb~4.OUTPUTSELECT
directCntlReq => next_directCntlGnt~0.OUTPUTSELECT
directCntlReq => next_muxCntl~0.OUTPUTSELECT
directCntlReq => next_muxCntl~1.OUTPUTSELECT
directCntlReq => next_muxCntl~2.OUTPUTSELECT
directCntlReq => NextState_HCTxArb~25.OUTPUTSELECT
directCntlReq => NextState_HCTxArb~26.OUTPUTSELECT
directCntlReq => NextState_HCTxArb~27.OUTPUTSELECT
directCntlReq => NextState_HCTxArb~28.OUTPUTSELECT
directCntlReq => NextState_HCTxArb~29.OUTPUTSELECT
directCntlReq => next_directCntlGnt~3.OUTPUTSELECT
directCntlWEn => Selector0.IN0
HCTxPortCntl[0] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortCntl[1] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortCntl[2] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortCntl[3] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortCntl[4] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortCntl[5] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortCntl[6] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortCntl[7] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortData[0] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortData[1] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortData[2] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortData[3] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortData[4] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortData[5] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortData[6] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortData[7] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
HCTxPortWEnable <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
rst => CurrState_HCTxArb~0.OUTPUTSELECT
rst => CurrState_HCTxArb~1.OUTPUTSELECT
rst => CurrState_HCTxArb~2.OUTPUTSELECT
rst => CurrState_HCTxArb~3.OUTPUTSELECT
rst => CurrState_HCTxArb~4.OUTPUTSELECT
rst => SOFCntlGnt~0.OUTPUTSELECT
rst => sendPacketGnt~0.OUTPUTSELECT
rst => directCntlGnt~0.OUTPUTSELECT
rst => muxCntl~0.OUTPUTSELECT
rst => muxCntl~1.OUTPUTSELECT
rst => muxCntl~2.OUTPUTSELECT
sendPacketCntl[0] => Selector16.IN1
sendPacketCntl[1] => Selector15.IN1
sendPacketCntl[2] => Selector14.IN1
sendPacketCntl[3] => Selector13.IN1
sendPacketCntl[4] => Selector12.IN1
sendPacketCntl[5] => Selector11.IN1
sendPacketCntl[6] => Selector10.IN1
sendPacketCntl[7] => Selector9.IN1
sendPacketData[0] => Selector8.IN1
sendPacketData[1] => Selector7.IN1
sendPacketData[2] => Selector6.IN1
sendPacketData[3] => Selector5.IN1
sendPacketData[4] => Selector4.IN1
sendPacketData[5] => Selector3.IN1
sendPacketData[6] => Selector2.IN1
sendPacketData[7] => Selector1.IN1
sendPacketGnt <= sendPacketGnt~reg0.DB_MAX_OUTPUT_PORT_TYPE
sendPacketReq => NextState_HCTxArb~5.OUTPUTSELECT
sendPacketReq => NextState_HCTxArb~6.OUTPUTSELECT
sendPacketReq => NextState_HCTxArb~7.OUTPUTSELECT
sendPacketReq => NextState_HCTxArb~8.OUTPUTSELECT
sendPacketReq => NextState_HCTxArb~9.OUTPUTSELECT
sendPacketReq => next_sendPacketGnt~0.OUTPUTSELECT
sendPacketReq => next_muxCntl~3.OUTPUTSELECT
sendPacketReq => next_muxCntl~4.OUTPUTSELECT
sendPacketReq => next_muxCntl~5.OUTPUTSELECT
sendPacketReq => next_directCntlGnt~1.OUTPUTSELECT
sendPacketReq => NextState_HCTxArb~20.OUTPUTSELECT
sendPacketReq => NextState_HCTxArb~21.OUTPUTSELECT
sendPacketReq => NextState_HCTxArb~22.OUTPUTSELECT
sendPacketReq => NextState_HCTxArb~23.OUTPUTSELECT
sendPacketReq => NextState_HCTxArb~24.OUTPUTSELECT
sendPacketReq => next_sendPacketGnt~2.OUTPUTSELECT
sendPacketWEn => Selector0.IN1
SOFCntlCntl[0] => Selector16.IN2
SOFCntlCntl[1] => Selector15.IN2
SOFCntlCntl[2] => Selector14.IN2
SOFCntlCntl[3] => Selector13.IN2
SOFCntlCntl[4] => Selector12.IN2
SOFCntlCntl[5] => Selector11.IN2
SOFCntlCntl[6] => Selector10.IN2
SOFCntlCntl[7] => Selector9.IN2
SOFCntlData[0] => Selector8.IN2
SOFCntlData[1] => Selector7.IN2
SOFCntlData[2] => Selector6.IN2
SOFCntlData[3] => Selector5.IN2
SOFCntlData[4] => Selector4.IN2
SOFCntlData[5] => Selector3.IN2
SOFCntlData[6] => Selector2.IN2
SOFCntlData[7] => Selector1.IN2
SOFCntlGnt <= SOFCntlGnt~reg0.DB_MAX_OUTPUT_PORT_TYPE
SOFCntlReq => NextState_HCTxArb~10.OUTPUTSELECT
SOFCntlReq => NextState_HCTxArb~11.OUTPUTSELECT
SOFCntlReq => NextState_HCTxArb~12.OUTPUTSELECT
SOFCntlReq => NextState_HCTxArb~13.OUTPUTSELECT
SOFCntlReq => NextState_HCTxArb~14.OUTPUTSELECT
SOFCntlReq => next_SOFCntlGnt~0.OUTPUTSELECT
SOFCntlReq => next_muxCntl~6.OUTPUTSELECT
SOFCntlReq => next_muxCntl~7.OUTPUTSELECT
SOFCntlReq => next_muxCntl~8.OUTPUTSELECT
SOFCntlReq => next_sendPacketGnt~1.OUTPUTSELECT
SOFCntlReq => next_directCntlGnt~2.OUTPUTSELECT
SOFCntlReq => NextState_HCTxArb~15.OUTPUTSELECT
SOFCntlReq => NextState_HCTxArb~16.OUTPUTSELECT
SOFCntlReq => NextState_HCTxArb~17.OUTPUTSELECT
SOFCntlReq => NextState_HCTxArb~18.OUTPUTSELECT
SOFCntlReq => NextState_HCTxArb~19.OUTPUTSELECT
SOFCntlReq => next_SOFCntlGnt~1.OUTPUTSELECT
SOFCntlWEn => Selector0.IN2


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|usbHostControl:u_usbHostControl|getPacket:u_getPacket
clk => RXFifoWEn~reg0.CLK
clk => RXFifoData[7]~reg0.CLK
clk => RXFifoData[6]~reg0.CLK
clk => RXFifoData[5]~reg0.CLK
clk => RXFifoData[4]~reg0.CLK
clk => RXFifoData[3]~reg0.CLK
clk => RXFifoData[2]~reg0.CLK
clk => RXFifoData[1]~reg0.CLK
clk => RXFifoData[0]~reg0.CLK
clk => RXPacketRdy~reg0.CLK
clk => RxPID[3]~reg0.CLK
clk => RxPID[2]~reg0.CLK
clk => RxPID[1]~reg0.CLK
clk => RxPID[0]~reg0.CLK
clk => RXOverflow.CLK
clk => NAKRxed.CLK
clk => stallRxed.CLK
clk => ACKRxed.CLK
clk => RXByte[7].CLK
clk => RXByte[6].CLK
clk => RXByte[5].CLK
clk => RXByte[4].CLK
clk => RXByte[3].CLK
clk => RXByte[2].CLK
clk => RXByte[1].CLK
clk => RXByte[0].CLK
clk => RXStreamStatus[7].CLK
clk => RXStreamStatus[6].CLK
clk => RXStreamStatus[5].CLK
clk => RXStreamStatus[4].CLK
clk => RXStreamStatus[3].CLK
clk => RXStreamStatus[2].CLK
clk => RXStreamStatus[1].CLK
clk => RXStreamStatus[0].CLK
clk => RXByteOldest[7].CLK
clk => RXByteOldest[6].CLK
clk => RXByteOldest[5].CLK
clk => RXByteOldest[4].CLK
clk => RXByteOldest[3].CLK
clk => RXByteOldest[2].CLK
clk => RXByteOldest[1].CLK
clk => RXByteOldest[0].CLK
clk => CRCError.CLK
clk => bitStuffError.CLK
clk => dataSequence.CLK
clk => RXByteOld[7].CLK
clk => RXByteOld[6].CLK
clk => RXByteOld[5].CLK
clk => RXByteOld[4].CLK
clk => RXByteOld[3].CLK
clk => RXByteOld[2].CLK
clk => RXByteOld[1].CLK
clk => RXByteOld[0].CLK
clk => RXTimeOut.CLK
clk => CurrState_getPkt~18.IN1
getPacketEn => NextState_getPkt~36.OUTPUTSELECT
getPacketEn => NextState_getPkt~37.OUTPUTSELECT
getPacketEn => NextState_getPkt~38.OUTPUTSELECT
getPacketEn => NextState_getPkt~39.OUTPUTSELECT
getPacketEn => NextState_getPkt~40.OUTPUTSELECT
getPacketEn => NextState_getPkt~41.OUTPUTSELECT
getPacketEn => NextState_getPkt~42.OUTPUTSELECT
getPacketEn => NextState_getPkt~43.OUTPUTSELECT
getPacketEn => NextState_getPkt~44.OUTPUTSELECT
getPacketEn => NextState_getPkt~45.OUTPUTSELECT
getPacketEn => NextState_getPkt~46.OUTPUTSELECT
getPacketEn => NextState_getPkt~47.OUTPUTSELECT
getPacketEn => NextState_getPkt~48.OUTPUTSELECT
getPacketEn => NextState_getPkt~49.OUTPUTSELECT
getPacketEn => NextState_getPkt~50.OUTPUTSELECT
getPacketEn => NextState_getPkt~51.OUTPUTSELECT
getPacketEn => NextState_getPkt~52.OUTPUTSELECT
getPacketEn => NextState_getPkt~53.OUTPUTSELECT
rst => CurrState_getPkt~0.OUTPUTSELECT
rst => CurrState_getPkt~1.OUTPUTSELECT
rst => CurrState_getPkt~2.OUTPUTSELECT
rst => CurrState_getPkt~3.OUTPUTSELECT
rst => CurrState_getPkt~4.OUTPUTSELECT
rst => CurrState_getPkt~5.OUTPUTSELECT
rst => CurrState_getPkt~6.OUTPUTSELECT
rst => CurrState_getPkt~7.OUTPUTSELECT
rst => CurrState_getPkt~8.OUTPUTSELECT
rst => CurrState_getPkt~9.OUTPUTSELECT
rst => CurrState_getPkt~10.OUTPUTSELECT
rst => CurrState_getPkt~11.OUTPUTSELECT
rst => CurrState_getPkt~12.OUTPUTSELECT
rst => CurrState_getPkt~13.OUTPUTSELECT
rst => CurrState_getPkt~14.OUTPUTSELECT
rst => CurrState_getPkt~15.OUTPUTSELECT
rst => CurrState_getPkt~16.OUTPUTSELECT
rst => CurrState_getPkt~17.OUTPUTSELECT
rst => RXFifoWEn~0.OUTPUTSELECT
rst => RXFifoData~0.OUTPUTSELECT
rst => RXFifoData~1.OUTPUTSELECT
rst => RXFifoData~2.OUTPUTSELECT
rst => RXFifoData~3.OUTPUTSELECT
rst => RXFifoData~4.OUTPUTSELECT
rst => RXFifoData~5.OUTPUTSELECT
rst => RXFifoData~6.OUTPUTSELECT
rst => RXFifoData~7.OUTPUTSELECT
rst => RXPacketRdy~0.OUTPUTSELECT
rst => RxPID~0.OUTPUTSELECT
rst => RxPID~1.OUTPUTSELECT
rst => RxPID~2.OUTPUTSELECT
rst => RxPID~3.OUTPUTSELECT
rst => RXOverflow~0.OUTPUTSELECT
rst => NAKRxed~0.OUTPUTSELECT
rst => stallRxed~0.OUTPUTSELECT
rst => ACKRxed~0.OUTPUTSELECT
rst => RXByte~0.OUTPUTSELECT
rst => RXByte~1.OUTPUTSELECT
rst => RXByte~2.OUTPUTSELECT
rst => RXByte~3.OUTPUTSELECT
rst => RXByte~4.OUTPUTSELECT
rst => RXByte~5.OUTPUTSELECT
rst => RXByte~6.OUTPUTSELECT
rst => RXByte~7.OUTPUTSELECT
rst => RXStreamStatus~0.OUTPUTSELECT
rst => RXStreamStatus~1.OUTPUTSELECT
rst => RXStreamStatus~2.OUTPUTSELECT
rst => RXStreamStatus~3.OUTPUTSELECT
rst => RXStreamStatus~4.OUTPUTSELECT
rst => RXStreamStatus~5.OUTPUTSELECT
rst => RXStreamStatus~6.OUTPUTSELECT
rst => RXStreamStatus~7.OUTPUTSELECT
rst => RXByteOldest~0.OUTPUTSELECT
rst => RXByteOldest~1.OUTPUTSELECT
rst => RXByteOldest~2.OUTPUTSELECT
rst => RXByteOldest~3.OUTPUTSELECT
rst => RXByteOldest~4.OUTPUTSELECT
rst => RXByteOldest~5.OUTPUTSELECT
rst => RXByteOldest~6.OUTPUTSELECT
rst => RXByteOldest~7.OUTPUTSELECT
rst => CRCError~0.OUTPUTSELECT
rst => bitStuffError~0.OUTPUTSELECT
rst => dataSequence~0.OUTPUTSELECT
rst => RXByteOld~0.OUTPUTSELECT
rst => RXByteOld~1.OUTPUTSELECT
rst => RXByteOld~2.OUTPUTSELECT
rst => RXByteOld~3.OUTPUTSELECT
rst => RXByteOld~4.OUTPUTSELECT
rst => RXByteOld~5.OUTPUTSELECT
rst => RXByteOld~6.OUTPUTSELECT
rst => RXByteOld~7.OUTPUTSELECT
rst => RXTimeOut~0.OUTPUTSELECT
RXDataIn[0] => next_RXByte~7.DATAB
RXDataIn[0] => next_RXByte~23.DATAB
RXDataIn[1] => next_RXByte~6.DATAB
RXDataIn[1] => next_RXByte~22.DATAB
RXDataIn[2] => next_RXByte~5.DATAB
RXDataIn[2] => next_RXOverflow~0.DATAB
RXDataIn[2] => next_RXByte~21.DATAB
RXDataIn[3] => next_RXByte~4.DATAB
RXDataIn[3] => next_NAKRxed~0.DATAB
RXDataIn[3] => next_RXByte~20.DATAB
RXDataIn[4] => next_RXByte~3.DATAB
RXDataIn[4] => next_stallRxed~0.DATAB
RXDataIn[4] => next_RXByte~19.DATAB
RXDataIn[5] => next_RXByte~2.DATAB
RXDataIn[5] => next_ACKRxed~0.DATAB
RXDataIn[5] => next_RXByte~18.DATAB
RXDataIn[6] => next_RXByte~1.DATAB
RXDataIn[6] => next_RXByte~17.DATAB
RXDataIn[7] => next_RXByte~0.DATAB
RXDataIn[7] => next_RXByte~16.DATAB
RXDataValid => NextState_getPkt~0.OUTPUTSELECT
RXDataValid => NextState_getPkt~1.OUTPUTSELECT
RXDataValid => NextState_getPkt~2.OUTPUTSELECT
RXDataValid => NextState_getPkt~3.OUTPUTSELECT
RXDataValid => NextState_getPkt~4.OUTPUTSELECT
RXDataValid => NextState_getPkt~5.OUTPUTSELECT
RXDataValid => NextState_getPkt~6.OUTPUTSELECT
RXDataValid => NextState_getPkt~7.OUTPUTSELECT
RXDataValid => NextState_getPkt~8.OUTPUTSELECT
RXDataValid => NextState_getPkt~9.OUTPUTSELECT
RXDataValid => NextState_getPkt~10.OUTPUTSELECT
RXDataValid => NextState_getPkt~11.OUTPUTSELECT
RXDataValid => NextState_getPkt~12.OUTPUTSELECT
RXDataValid => NextState_getPkt~13.OUTPUTSELECT
RXDataValid => NextState_getPkt~14.OUTPUTSELECT
RXDataValid => NextState_getPkt~15.OUTPUTSELECT
RXDataValid => NextState_getPkt~16.OUTPUTSELECT
RXDataValid => NextState_getPkt~17.OUTPUTSELECT
RXDataValid => next_RXByte~0.OUTPUTSELECT
RXDataValid => next_RXByte~1.OUTPUTSELECT
RXDataValid => next_RXByte~2.OUTPUTSELECT
RXDataValid => next_RXByte~3.OUTPUTSELECT
RXDataValid => next_RXByte~4.OUTPUTSELECT
RXDataValid => next_RXByte~5.OUTPUTSELECT
RXDataValid => next_RXByte~6.OUTPUTSELECT
RXDataValid => next_RXByte~7.OUTPUTSELECT
RXDataValid => next_RXStreamStatus~0.OUTPUTSELECT
RXDataValid => next_RXStreamStatus~1.OUTPUTSELECT
RXDataValid => next_RXStreamStatus~2.OUTPUTSELECT
RXDataValid => next_RXStreamStatus~3.OUTPUTSELECT
RXDataValid => next_RXStreamStatus~4.OUTPUTSELECT
RXDataValid => next_RXStreamStatus~5.OUTPUTSELECT
RXDataValid => next_RXStreamStatus~6.OUTPUTSELECT
RXDataValid => next_RXStreamStatus~7.OUTPUTSELECT
RXDataValid => NextState_getPkt~56.OUTPUTSELECT
RXDataValid => NextState_getPkt~57.OUTPUTSELECT
RXDataValid => next_RXOverflow~0.OUTPUTSELECT
RXDataValid => next_NAKRxed~0.OUTPUTSELECT
RXDataValid => next_stallRxed~0.OUTPUTSELECT
RXDataValid => next_ACKRxed~0.OUTPUTSELECT
RXDataValid => NextState_getPkt~58.OUTPUTSELECT
RXDataValid => NextState_getPkt~59.OUTPUTSELECT
RXDataValid => NextState_getPkt~60.OUTPUTSELECT
RXDataValid => always1~0.IN0
RXDataValid => NextState_getPkt~61.OUTPUTSELECT
RXFifoData[0] <= RXFifoData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RXFifoData[1] <= RXFifoData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RXFifoData[2] <= RXFifoData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RXFifoData[3] <= RXFifoData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RXFifoData[4] <= RXFifoData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RXFifoData[5] <= RXFifoData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RXFifoData[6] <= RXFifoData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RXFifoData[7] <= RXFifoData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RXFifoFull => Selector3.IN9
RXFifoFull => next_RXOverflow~1.OUTPUTSELECT
RXFifoFull => next_RXFifoWEn~0.OUTPUTSELECT
RXFifoFull => next_RXFifoData~0.OUTPUTSELECT
RXFifoFull => next_RXFifoData~1.OUTPUTSELECT
RXFifoFull => next_RXFifoData~2.OUTPUTSELECT
RXFifoFull => next_RXFifoData~3.OUTPUTSELECT
RXFifoFull => next_RXFifoData~4.OUTPUTSELECT
RXFifoFull => next_RXFifoData~5.OUTPUTSELECT
RXFifoFull => next_RXFifoData~6.OUTPUTSELECT
RXFifoFull => next_RXFifoData~7.OUTPUTSELECT
RXFifoFull => next_RXByteOldest~8.OUTPUTSELECT
RXFifoFull => next_RXByteOldest~9.OUTPUTSELECT
RXFifoFull => next_RXByteOldest~10.OUTPUTSELECT
RXFifoFull => next_RXByteOldest~11.OUTPUTSELECT
RXFifoFull => next_RXByteOldest~12.OUTPUTSELECT
RXFifoFull => next_RXByteOldest~13.OUTPUTSELECT
RXFifoFull => next_RXByteOldest~14.OUTPUTSELECT
RXFifoFull => next_RXByteOldest~15.OUTPUTSELECT
RXFifoFull => next_RXByteOld~8.OUTPUTSELECT
RXFifoFull => next_RXByteOld~9.OUTPUTSELECT
RXFifoFull => next_RXByteOld~10.OUTPUTSELECT
RXFifoFull => next_RXByteOld~11.OUTPUTSELECT
RXFifoFull => next_RXByteOld~12.OUTPUTSELECT
RXFifoFull => next_RXByteOld~13.OUTPUTSELECT
RXFifoFull => next_RXByteOld~14.OUTPUTSELECT
RXFifoFull => next_RXByteOld~15.OUTPUTSELECT
RXFifoFull => Selector2.IN8
RXFifoWEn <= RXFifoWEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
RXPacketRdy <= RXPacketRdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxPID[0] <= RxPID[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxPID[1] <= RxPID[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxPID[2] <= RxPID[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxPID[3] <= RxPID[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RXPktStatus[0] <= CRCError.DB_MAX_OUTPUT_PORT_TYPE
RXPktStatus[1] <= bitStuffError.DB_MAX_OUTPUT_PORT_TYPE
RXPktStatus[2] <= RXOverflow.DB_MAX_OUTPUT_PORT_TYPE
RXPktStatus[3] <= RXTimeOut.DB_MAX_OUTPUT_PORT_TYPE
RXPktStatus[4] <= NAKRxed.DB_MAX_OUTPUT_PORT_TYPE
RXPktStatus[5] <= stallRxed.DB_MAX_OUTPUT_PORT_TYPE
RXPktStatus[6] <= ACKRxed.DB_MAX_OUTPUT_PORT_TYPE
RXPktStatus[7] <= dataSequence.DB_MAX_OUTPUT_PORT_TYPE
RXStreamStatusIn[0] => next_RXStreamStatus~7.DATAB
RXStreamStatusIn[0] => next_RXStreamStatus~23.DATAB
RXStreamStatusIn[0] => Equal4.IN55
RXStreamStatusIn[1] => next_RXStreamStatus~6.DATAB
RXStreamStatusIn[1] => next_RXStreamStatus~22.DATAB
RXStreamStatusIn[1] => Equal4.IN30
RXStreamStatusIn[2] => next_RXStreamStatus~5.DATAB
RXStreamStatusIn[2] => next_RXStreamStatus~21.DATAB
RXStreamStatusIn[2] => Equal4.IN29
RXStreamStatusIn[3] => next_RXStreamStatus~4.DATAB
RXStreamStatusIn[3] => next_RXStreamStatus~20.DATAB
RXStreamStatusIn[3] => Equal4.IN28
RXStreamStatusIn[4] => next_RXStreamStatus~3.DATAB
RXStreamStatusIn[4] => next_RXStreamStatus~19.DATAB
RXStreamStatusIn[4] => Equal4.IN27
RXStreamStatusIn[5] => next_RXStreamStatus~2.DATAB
RXStreamStatusIn[5] => next_RXStreamStatus~18.DATAB
RXStreamStatusIn[5] => Equal4.IN26
RXStreamStatusIn[6] => next_RXStreamStatus~1.DATAB
RXStreamStatusIn[6] => next_RXStreamStatus~17.DATAB
RXStreamStatusIn[6] => Equal4.IN25
RXStreamStatusIn[7] => next_RXStreamStatus~0.DATAB
RXStreamStatusIn[7] => next_RXStreamStatus~16.DATAB
RXStreamStatusIn[7] => Equal4.IN24
SIERxTimeOut => NextState_getPkt~18.OUTPUTSELECT
SIERxTimeOut => NextState_getPkt~19.OUTPUTSELECT
SIERxTimeOut => NextState_getPkt~20.OUTPUTSELECT
SIERxTimeOut => NextState_getPkt~21.OUTPUTSELECT
SIERxTimeOut => NextState_getPkt~22.OUTPUTSELECT
SIERxTimeOut => NextState_getPkt~23.OUTPUTSELECT
SIERxTimeOut => NextState_getPkt~24.OUTPUTSELECT
SIERxTimeOut => NextState_getPkt~25.OUTPUTSELECT
SIERxTimeOut => NextState_getPkt~26.OUTPUTSELECT
SIERxTimeOut => NextState_getPkt~27.OUTPUTSELECT
SIERxTimeOut => NextState_getPkt~28.OUTPUTSELECT
SIERxTimeOut => NextState_getPkt~29.OUTPUTSELECT
SIERxTimeOut => NextState_getPkt~30.OUTPUTSELECT
SIERxTimeOut => NextState_getPkt~31.OUTPUTSELECT
SIERxTimeOut => NextState_getPkt~32.OUTPUTSELECT
SIERxTimeOut => NextState_getPkt~33.OUTPUTSELECT
SIERxTimeOut => NextState_getPkt~34.OUTPUTSELECT
SIERxTimeOut => NextState_getPkt~35.OUTPUTSELECT
SIERxTimeOut => Selector21.IN2
SIERxTimeOut => next_RXByte~8.OUTPUTSELECT
SIERxTimeOut => next_RXByte~9.OUTPUTSELECT
SIERxTimeOut => next_RXByte~10.OUTPUTSELECT
SIERxTimeOut => next_RXByte~11.OUTPUTSELECT
SIERxTimeOut => next_RXByte~12.OUTPUTSELECT
SIERxTimeOut => next_RXByte~13.OUTPUTSELECT
SIERxTimeOut => next_RXByte~14.OUTPUTSELECT
SIERxTimeOut => next_RXByte~15.OUTPUTSELECT
SIERxTimeOut => next_RXStreamStatus~8.OUTPUTSELECT
SIERxTimeOut => next_RXStreamStatus~9.OUTPUTSELECT
SIERxTimeOut => next_RXStreamStatus~10.OUTPUTSELECT
SIERxTimeOut => next_RXStreamStatus~11.OUTPUTSELECT
SIERxTimeOut => next_RXStreamStatus~12.OUTPUTSELECT
SIERxTimeOut => next_RXStreamStatus~13.OUTPUTSELECT
SIERxTimeOut => next_RXStreamStatus~14.OUTPUTSELECT
SIERxTimeOut => next_RXStreamStatus~15.OUTPUTSELECT


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|usbHostControl:u_usbHostControl|rxStatusMonitor:u_rxStatusMonitor
connectStateIn[0] => Equal0.IN1
connectStateIn[0] => oldConnectState[0].DATAIN
connectStateIn[0] => connectStateOut[0].DATAIN
connectStateIn[1] => Equal0.IN0
connectStateIn[1] => oldConnectState[1].DATAIN
connectStateIn[1] => connectStateOut[1].DATAIN
connectStateOut[0] <= connectStateIn[0].DB_MAX_OUTPUT_PORT_TYPE
connectStateOut[1] <= connectStateIn[1].DB_MAX_OUTPUT_PORT_TYPE
resumeDetectedIn => always1~0.IN1
resumeDetectedIn => oldResumeDetected.DATAIN
connectionEventOut <= connectionEventOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
resumeIntOut <= resumeIntOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => oldConnectState[0].CLK
clk => oldResumeDetected.CLK
clk => connectionEventOut~reg0.CLK
clk => resumeIntOut~reg0.CLK
clk => oldConnectState[1].CLK
rst => connectionEventOut~reg0.ENA
rst => resumeIntOut~reg0.ENA


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|usbSlaveControl:u_usbSlaveControl
busClk => busClk~0.IN1
rstSyncToBusClk => rstSyncToBusClk~0.IN1
usbClk => usbClk~0.IN8
rstSyncToUsbClk => rstSyncToUsbClk~0.IN8
RxByteStatus[0] => RxByteStatus[0]~7.IN2
RxByteStatus[1] => RxByteStatus[1]~6.IN2
RxByteStatus[2] => RxByteStatus[2]~5.IN2
RxByteStatus[3] => RxByteStatus[3]~4.IN2
RxByteStatus[4] => RxByteStatus[4]~3.IN2
RxByteStatus[5] => RxByteStatus[5]~2.IN2
RxByteStatus[6] => RxByteStatus[6]~1.IN2
RxByteStatus[7] => RxByteStatus[7]~0.IN2
RxData[0] => RxData[0]~7.IN2
RxData[1] => RxData[1]~6.IN2
RxData[2] => RxData[2]~5.IN2
RxData[3] => RxData[3]~4.IN2
RxData[4] => RxData[4]~3.IN2
RxData[5] => RxData[5]~2.IN2
RxData[6] => RxData[6]~1.IN2
RxData[7] => RxData[7]~0.IN2
RxDataValid => RxDataValid~0.IN2
SIERxTimeOut => SIERxTimeOut~0.IN1
RxFifoData[0] <= slaveGetPacket:u_slaveGetPacket.RXFifoData
RxFifoData[1] <= slaveGetPacket:u_slaveGetPacket.RXFifoData
RxFifoData[2] <= slaveGetPacket:u_slaveGetPacket.RXFifoData
RxFifoData[3] <= slaveGetPacket:u_slaveGetPacket.RXFifoData
RxFifoData[4] <= slaveGetPacket:u_slaveGetPacket.RXFifoData
RxFifoData[5] <= slaveGetPacket:u_slaveGetPacket.RXFifoData
RxFifoData[6] <= slaveGetPacket:u_slaveGetPacket.RXFifoData
RxFifoData[7] <= slaveGetPacket:u_slaveGetPacket.RXFifoData
fullSpeedRate <= USBSlaveControlBI:u_USBSlaveControlBI.fullSpeedRate
fullSpeedPol <= USBSlaveControlBI:u_USBSlaveControlBI.fullSpeedPol
SCTxPortEn <= SCTxPortArbiter:u_SCTxPortArbiter.SCTxPortWEnable
SCTxPortRdy => SCTxPortRdy~0.IN1
SCTxPortData[0] <= SCTxPortArbiter:u_SCTxPortArbiter.SCTxPortData
SCTxPortData[1] <= SCTxPortArbiter:u_SCTxPortArbiter.SCTxPortData
SCTxPortData[2] <= SCTxPortArbiter:u_SCTxPortArbiter.SCTxPortData
SCTxPortData[3] <= SCTxPortArbiter:u_SCTxPortArbiter.SCTxPortData
SCTxPortData[4] <= SCTxPortArbiter:u_SCTxPortArbiter.SCTxPortData
SCTxPortData[5] <= SCTxPortArbiter:u_SCTxPortArbiter.SCTxPortData
SCTxPortData[6] <= SCTxPortArbiter:u_SCTxPortArbiter.SCTxPortData
SCTxPortData[7] <= SCTxPortArbiter:u_SCTxPortArbiter.SCTxPortData
SCTxPortCtrl[0] <= SCTxPortArbiter:u_SCTxPortArbiter.SCTxPortCntl
SCTxPortCtrl[1] <= SCTxPortArbiter:u_SCTxPortArbiter.SCTxPortCntl
SCTxPortCtrl[2] <= SCTxPortArbiter:u_SCTxPortArbiter.SCTxPortCntl
SCTxPortCtrl[3] <= SCTxPortArbiter:u_SCTxPortArbiter.SCTxPortCntl
SCTxPortCtrl[4] <= SCTxPortArbiter:u_SCTxPortArbiter.SCTxPortCntl
SCTxPortCtrl[5] <= SCTxPortArbiter:u_SCTxPortArbiter.SCTxPortCntl
SCTxPortCtrl[6] <= SCTxPortArbiter:u_SCTxPortArbiter.SCTxPortCntl
SCTxPortCtrl[7] <= SCTxPortArbiter:u_SCTxPortArbiter.SCTxPortCntl
connectStateIn[0] => connectStateIn[0]~1.IN1
connectStateIn[1] => connectStateIn[1]~0.IN1
resumeDetectedIn => resumeDetectedIn~0.IN1
busAddress[0] => busAddress[0]~4.IN1
busAddress[1] => busAddress[1]~3.IN1
busAddress[2] => busAddress[2]~2.IN1
busAddress[3] => busAddress[3]~1.IN1
busAddress[4] => busAddress[4]~0.IN1
busDataIn[0] => busDataIn[0]~7.IN1
busDataIn[1] => busDataIn[1]~6.IN1
busDataIn[2] => busDataIn[2]~5.IN1
busDataIn[3] => busDataIn[3]~4.IN1
busDataIn[4] => busDataIn[4]~3.IN1
busDataIn[5] => busDataIn[5]~2.IN1
busDataIn[6] => busDataIn[6]~1.IN1
busDataIn[7] => busDataIn[7]~0.IN1
busDataOut[0] <= USBSlaveControlBI:u_USBSlaveControlBI.dataOut
busDataOut[1] <= USBSlaveControlBI:u_USBSlaveControlBI.dataOut
busDataOut[2] <= USBSlaveControlBI:u_USBSlaveControlBI.dataOut
busDataOut[3] <= USBSlaveControlBI:u_USBSlaveControlBI.dataOut
busDataOut[4] <= USBSlaveControlBI:u_USBSlaveControlBI.dataOut
busDataOut[5] <= USBSlaveControlBI:u_USBSlaveControlBI.dataOut
busDataOut[6] <= USBSlaveControlBI:u_USBSlaveControlBI.dataOut
busDataOut[7] <= USBSlaveControlBI:u_USBSlaveControlBI.dataOut
busWriteEn => busWriteEn~0.IN1
busStrobe_i => busStrobe_i~0.IN1
SOFRxedIntOut <= USBSlaveControlBI:u_USBSlaveControlBI.SOFRxedIntOut
resetEventIntOut <= USBSlaveControlBI:u_USBSlaveControlBI.resetEventIntOut
resumeIntOut <= USBSlaveControlBI:u_USBSlaveControlBI.resumeIntOut
transDoneIntOut <= USBSlaveControlBI:u_USBSlaveControlBI.transDoneIntOut
NAKSentIntOut <= USBSlaveControlBI:u_USBSlaveControlBI.NAKSentIntOut
slaveControlSelect => slaveControlSelect~0.IN1
TxFifoEP0REn <= fifoMux:u_fifoMux.TxFifoEP0REn
TxFifoEP1REn <= fifoMux:u_fifoMux.TxFifoEP1REn
TxFifoEP2REn <= fifoMux:u_fifoMux.TxFifoEP2REn
TxFifoEP3REn <= fifoMux:u_fifoMux.TxFifoEP3REn
TxFifoEP0Data[0] => TxFifoEP0Data[0]~7.IN1
TxFifoEP0Data[1] => TxFifoEP0Data[1]~6.IN1
TxFifoEP0Data[2] => TxFifoEP0Data[2]~5.IN1
TxFifoEP0Data[3] => TxFifoEP0Data[3]~4.IN1
TxFifoEP0Data[4] => TxFifoEP0Data[4]~3.IN1
TxFifoEP0Data[5] => TxFifoEP0Data[5]~2.IN1
TxFifoEP0Data[6] => TxFifoEP0Data[6]~1.IN1
TxFifoEP0Data[7] => TxFifoEP0Data[7]~0.IN1
TxFifoEP1Data[0] => TxFifoEP1Data[0]~7.IN1
TxFifoEP1Data[1] => TxFifoEP1Data[1]~6.IN1
TxFifoEP1Data[2] => TxFifoEP1Data[2]~5.IN1
TxFifoEP1Data[3] => TxFifoEP1Data[3]~4.IN1
TxFifoEP1Data[4] => TxFifoEP1Data[4]~3.IN1
TxFifoEP1Data[5] => TxFifoEP1Data[5]~2.IN1
TxFifoEP1Data[6] => TxFifoEP1Data[6]~1.IN1
TxFifoEP1Data[7] => TxFifoEP1Data[7]~0.IN1
TxFifoEP2Data[0] => TxFifoEP2Data[0]~7.IN1
TxFifoEP2Data[1] => TxFifoEP2Data[1]~6.IN1
TxFifoEP2Data[2] => TxFifoEP2Data[2]~5.IN1
TxFifoEP2Data[3] => TxFifoEP2Data[3]~4.IN1
TxFifoEP2Data[4] => TxFifoEP2Data[4]~3.IN1
TxFifoEP2Data[5] => TxFifoEP2Data[5]~2.IN1
TxFifoEP2Data[6] => TxFifoEP2Data[6]~1.IN1
TxFifoEP2Data[7] => TxFifoEP2Data[7]~0.IN1
TxFifoEP3Data[0] => TxFifoEP3Data[0]~7.IN1
TxFifoEP3Data[1] => TxFifoEP3Data[1]~6.IN1
TxFifoEP3Data[2] => TxFifoEP3Data[2]~5.IN1
TxFifoEP3Data[3] => TxFifoEP3Data[3]~4.IN1
TxFifoEP3Data[4] => TxFifoEP3Data[4]~3.IN1
TxFifoEP3Data[5] => TxFifoEP3Data[5]~2.IN1
TxFifoEP3Data[6] => TxFifoEP3Data[6]~1.IN1
TxFifoEP3Data[7] => TxFifoEP3Data[7]~0.IN1
TxFifoEP0Empty => TxFifoEP0Empty~0.IN1
TxFifoEP1Empty => TxFifoEP1Empty~0.IN1
TxFifoEP2Empty => TxFifoEP2Empty~0.IN1
TxFifoEP3Empty => TxFifoEP3Empty~0.IN1
RxFifoEP0WEn <= fifoMux:u_fifoMux.RxFifoEP0WEn
RxFifoEP1WEn <= fifoMux:u_fifoMux.RxFifoEP1WEn
RxFifoEP2WEn <= fifoMux:u_fifoMux.RxFifoEP2WEn
RxFifoEP3WEn <= fifoMux:u_fifoMux.RxFifoEP3WEn
RxFifoEP0Full => RxFifoEP0Full~0.IN1
RxFifoEP1Full => RxFifoEP1Full~0.IN1
RxFifoEP2Full => RxFifoEP2Full~0.IN1
RxFifoEP3Full => RxFifoEP3Full~0.IN1


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|usbSlaveControl:u_usbSlaveControl|USBSlaveControlBI:u_USBSlaveControlBI
address[0] => Decoder0.IN4
address[1] => Decoder0.IN3
address[2] => Decoder0.IN2
address[3] => Decoder0.IN1
address[4] => Decoder0.IN0
dataIn[0] => EP0Enable~0.DATAB
dataIn[0] => EP1Enable~0.DATAB
dataIn[0] => EP2Enable~0.DATAB
dataIn[0] => EP3Enable~0.DATAB
dataIn[0] => SCControlReg~5.DATAB
dataIn[0] => SCAddrReg~6.DATAB
dataIn[0] => clrTransDoneReq~0.DATAB
dataIn[0] => interruptMaskReg~4.DATAB
dataIn[1] => EP0SetReady~0.DATAB
dataIn[1] => EP1SetReady~0.DATAB
dataIn[1] => EP2SetReady~0.DATAB
dataIn[1] => EP3SetReady~0.DATAB
dataIn[1] => SCControlReg~4.DATAB
dataIn[1] => SCAddrReg~5.DATAB
dataIn[1] => clrResInReq~0.DATAB
dataIn[1] => interruptMaskReg~3.DATAB
dataIn[2] => EP0DataSequence~0.DATAB
dataIn[2] => EP1DataSequence~0.DATAB
dataIn[2] => EP2DataSequence~0.DATAB
dataIn[2] => EP3DataSequence~0.DATAB
dataIn[2] => SCControlReg~3.DATAB
dataIn[2] => SCAddrReg~4.DATAB
dataIn[2] => clrResetReq~0.DATAB
dataIn[2] => interruptMaskReg~2.DATAB
dataIn[3] => EP0SendStall~0.DATAB
dataIn[3] => EP1SendStall~0.DATAB
dataIn[3] => EP2SendStall~0.DATAB
dataIn[3] => EP3SendStall~0.DATAB
dataIn[3] => SCControlReg~2.DATAB
dataIn[3] => SCAddrReg~3.DATAB
dataIn[3] => clrSOFReq~0.DATAB
dataIn[3] => interruptMaskReg~1.DATAB
dataIn[4] => EP0IsoEn~0.DATAB
dataIn[4] => EP1IsoEn~0.DATAB
dataIn[4] => EP2IsoEn~0.DATAB
dataIn[4] => EP3IsoEn~0.DATAB
dataIn[4] => SCControlReg~1.DATAB
dataIn[4] => SCAddrReg~2.DATAB
dataIn[4] => clrNAKReq~0.DATAB
dataIn[4] => interruptMaskReg~0.DATAB
dataIn[5] => SCControlReg~0.DATAB
dataIn[5] => SCAddrReg~1.DATAB
dataIn[6] => SCAddrReg~0.DATAB
dataIn[7] => ~NO_FANOUT~
dataOut[0] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
writeEn => always0~0.IN0
strobe_i => always0~0.IN1
busClk => EP0SendStall.CLK
busClk => EP0DataSequence.CLK
busClk => EP0Enable.CLK
busClk => EP1IsoEn.CLK
busClk => EP1SendStall.CLK
busClk => EP1DataSequence.CLK
busClk => EP1Enable.CLK
busClk => EP2IsoEn.CLK
busClk => EP2SendStall.CLK
busClk => EP2DataSequence.CLK
busClk => EP2Enable.CLK
busClk => EP3IsoEn.CLK
busClk => EP3SendStall.CLK
busClk => EP3DataSequence.CLK
busClk => EP3Enable.CLK
busClk => SCControlReg[5].CLK
busClk => SCControlReg[4].CLK
busClk => SCControlReg[3].CLK
busClk => SCControlReg[2].CLK
busClk => SCControlReg[1].CLK
busClk => SCControlReg[0].CLK
busClk => SCAddrReg[6]~reg0.CLK
busClk => SCAddrReg[5]~reg0.CLK
busClk => SCAddrReg[4]~reg0.CLK
busClk => SCAddrReg[3]~reg0.CLK
busClk => SCAddrReg[2]~reg0.CLK
busClk => SCAddrReg[1]~reg0.CLK
busClk => SCAddrReg[0]~reg0.CLK
busClk => interruptMaskReg[4].CLK
busClk => interruptMaskReg[3].CLK
busClk => interruptMaskReg[2].CLK
busClk => interruptMaskReg[1].CLK
busClk => interruptMaskReg[0].CLK
busClk => clrNAKReq.CLK
busClk => clrSOFReq.CLK
busClk => clrResetReq.CLK
busClk => clrResInReq.CLK
busClk => clrTransDoneReq.CLK
busClk => EP0SetReady.CLK
busClk => EP1SetReady.CLK
busClk => EP2SetReady.CLK
busClk => EP3SetReady.CLK
busClk => NAKSentInt.CLK
busClk => SOFRxedInt.CLK
busClk => resetEventInt.CLK
busClk => resumeInt.CLK
busClk => transDoneInt.CLK
busClk => EP0Ready.CLK
busClk => EP1Ready.CLK
busClk => EP2Ready.CLK
busClk => EP3Ready.CLK
busClk => NAKSentInSTB.CLK
busClk => SOFRxedInSTB.CLK
busClk => resetEventInSTB.CLK
busClk => resumeIntInSTB.CLK
busClk => transDoneInSTB.CLK
busClk => clrEP0ReadySTB.CLK
busClk => clrEP1ReadySTB.CLK
busClk => clrEP2ReadySTB.CLK
busClk => clrEP3ReadySTB.CLK
busClk => EP0StatusRegSTB[7].CLK
busClk => EP0StatusRegSTB[6].CLK
busClk => EP0StatusRegSTB[5].CLK
busClk => EP0StatusRegSTB[4].CLK
busClk => EP0StatusRegSTB[3].CLK
busClk => EP0StatusRegSTB[2].CLK
busClk => EP0StatusRegSTB[1].CLK
busClk => EP0StatusRegSTB[0].CLK
busClk => EP1StatusRegSTB[7].CLK
busClk => EP1StatusRegSTB[6].CLK
busClk => EP1StatusRegSTB[5].CLK
busClk => EP1StatusRegSTB[4].CLK
busClk => EP1StatusRegSTB[3].CLK
busClk => EP1StatusRegSTB[2].CLK
busClk => EP1StatusRegSTB[1].CLK
busClk => EP1StatusRegSTB[0].CLK
busClk => EP2StatusRegSTB[7].CLK
busClk => EP2StatusRegSTB[6].CLK
busClk => EP2StatusRegSTB[5].CLK
busClk => EP2StatusRegSTB[4].CLK
busClk => EP2StatusRegSTB[3].CLK
busClk => EP2StatusRegSTB[2].CLK
busClk => EP2StatusRegSTB[1].CLK
busClk => EP2StatusRegSTB[0].CLK
busClk => EP3StatusRegSTB[7].CLK
busClk => EP3StatusRegSTB[6].CLK
busClk => EP3StatusRegSTB[5].CLK
busClk => EP3StatusRegSTB[4].CLK
busClk => EP3StatusRegSTB[3].CLK
busClk => EP3StatusRegSTB[2].CLK
busClk => EP3StatusRegSTB[1].CLK
busClk => EP3StatusRegSTB[0].CLK
busClk => endP0TransTypeRegSTB[1].CLK
busClk => endP0TransTypeRegSTB[0].CLK
busClk => endP1TransTypeRegSTB[1].CLK
busClk => endP1TransTypeRegSTB[0].CLK
busClk => endP2TransTypeRegSTB[1].CLK
busClk => endP2TransTypeRegSTB[0].CLK
busClk => endP3TransTypeRegSTB[1].CLK
busClk => endP3TransTypeRegSTB[0].CLK
busClk => endP0NAKTransTypeRegSTB[1].CLK
busClk => endP0NAKTransTypeRegSTB[0].CLK
busClk => endP1NAKTransTypeRegSTB[1].CLK
busClk => endP1NAKTransTypeRegSTB[0].CLK
busClk => endP2NAKTransTypeRegSTB[1].CLK
busClk => endP2NAKTransTypeRegSTB[0].CLK
busClk => endP3NAKTransTypeRegSTB[1].CLK
busClk => endP3NAKTransTypeRegSTB[0].CLK
busClk => frameNumSTB[10].CLK
busClk => frameNumSTB[9].CLK
busClk => frameNumSTB[8].CLK
busClk => frameNumSTB[7].CLK
busClk => frameNumSTB[6].CLK
busClk => frameNumSTB[5].CLK
busClk => frameNumSTB[4].CLK
busClk => frameNumSTB[3].CLK
busClk => frameNumSTB[2].CLK
busClk => frameNumSTB[1].CLK
busClk => frameNumSTB[0].CLK
busClk => EP0IsoEn.CLK
rstSyncToBusClk => EP0IsoEn~2.OUTPUTSELECT
rstSyncToBusClk => EP0SendStall~2.OUTPUTSELECT
rstSyncToBusClk => EP0DataSequence~2.OUTPUTSELECT
rstSyncToBusClk => EP0Enable~2.OUTPUTSELECT
rstSyncToBusClk => EP1IsoEn~2.OUTPUTSELECT
rstSyncToBusClk => EP1SendStall~2.OUTPUTSELECT
rstSyncToBusClk => EP1DataSequence~2.OUTPUTSELECT
rstSyncToBusClk => EP1Enable~2.OUTPUTSELECT
rstSyncToBusClk => EP2IsoEn~2.OUTPUTSELECT
rstSyncToBusClk => EP2SendStall~2.OUTPUTSELECT
rstSyncToBusClk => EP2DataSequence~2.OUTPUTSELECT
rstSyncToBusClk => EP2Enable~2.OUTPUTSELECT
rstSyncToBusClk => EP3IsoEn~2.OUTPUTSELECT
rstSyncToBusClk => EP3SendStall~2.OUTPUTSELECT
rstSyncToBusClk => EP3DataSequence~2.OUTPUTSELECT
rstSyncToBusClk => EP3Enable~2.OUTPUTSELECT
rstSyncToBusClk => SCControlReg~12.OUTPUTSELECT
rstSyncToBusClk => SCControlReg~13.OUTPUTSELECT
rstSyncToBusClk => SCControlReg~14.OUTPUTSELECT
rstSyncToBusClk => SCControlReg~15.OUTPUTSELECT
rstSyncToBusClk => SCControlReg~16.OUTPUTSELECT
rstSyncToBusClk => SCControlReg~17.OUTPUTSELECT
rstSyncToBusClk => SCAddrReg~14.OUTPUTSELECT
rstSyncToBusClk => SCAddrReg~15.OUTPUTSELECT
rstSyncToBusClk => SCAddrReg~16.OUTPUTSELECT
rstSyncToBusClk => SCAddrReg~17.OUTPUTSELECT
rstSyncToBusClk => SCAddrReg~18.OUTPUTSELECT
rstSyncToBusClk => SCAddrReg~19.OUTPUTSELECT
rstSyncToBusClk => SCAddrReg~20.OUTPUTSELECT
rstSyncToBusClk => interruptMaskReg~10.OUTPUTSELECT
rstSyncToBusClk => interruptMaskReg~11.OUTPUTSELECT
rstSyncToBusClk => interruptMaskReg~12.OUTPUTSELECT
rstSyncToBusClk => interruptMaskReg~13.OUTPUTSELECT
rstSyncToBusClk => interruptMaskReg~14.OUTPUTSELECT
rstSyncToBusClk => NAKSentInt~2.OUTPUTSELECT
rstSyncToBusClk => SOFRxedInt~2.OUTPUTSELECT
rstSyncToBusClk => resetEventInt~2.OUTPUTSELECT
rstSyncToBusClk => resumeInt~2.OUTPUTSELECT
rstSyncToBusClk => transDoneInt~2.OUTPUTSELECT
rstSyncToBusClk => EP0Ready~2.OUTPUTSELECT
rstSyncToBusClk => EP1Ready~2.OUTPUTSELECT
rstSyncToBusClk => EP2Ready~2.OUTPUTSELECT
rstSyncToBusClk => EP3Ready~2.OUTPUTSELECT
rstSyncToBusClk => clrNAKReq.ENA
rstSyncToBusClk => clrSOFReq.ENA
rstSyncToBusClk => clrResetReq.ENA
rstSyncToBusClk => clrResInReq.ENA
rstSyncToBusClk => clrTransDoneReq.ENA
rstSyncToBusClk => EP0SetReady.ENA
rstSyncToBusClk => EP1SetReady.ENA
rstSyncToBusClk => EP2SetReady.ENA
rstSyncToBusClk => EP3SetReady.ENA
usbClk => endP0ControlReg[3]~reg0.CLK
usbClk => endP0ControlReg[2]~reg0.CLK
usbClk => endP0ControlReg[1]~reg0.CLK
usbClk => endP0ControlReg[0]~reg0.CLK
usbClk => endP1ControlReg[4]~reg0.CLK
usbClk => endP1ControlReg[3]~reg0.CLK
usbClk => endP1ControlReg[2]~reg0.CLK
usbClk => endP1ControlReg[1]~reg0.CLK
usbClk => endP1ControlReg[0]~reg0.CLK
usbClk => endP2ControlReg[4]~reg0.CLK
usbClk => endP2ControlReg[3]~reg0.CLK
usbClk => endP2ControlReg[2]~reg0.CLK
usbClk => endP2ControlReg[1]~reg0.CLK
usbClk => endP2ControlReg[0]~reg0.CLK
usbClk => endP3ControlReg[4]~reg0.CLK
usbClk => endP3ControlReg[3]~reg0.CLK
usbClk => endP3ControlReg[2]~reg0.CLK
usbClk => endP3ControlReg[1]~reg0.CLK
usbClk => endP3ControlReg[0]~reg0.CLK
usbClk => SCGlobalEn~reg0.CLK
usbClk => TxLineState[1]~reg0.CLK
usbClk => TxLineState[0]~reg0.CLK
usbClk => LineDirectControlEn~reg0.CLK
usbClk => fullSpeedPol~reg0.CLK
usbClk => fullSpeedRate~reg0.CLK
usbClk => endP0ControlReg[4]~reg0.CLK
rstSyncToUsbClk => ~NO_FANOUT~
SOFRxedIntOut <= SOFRxedIntOut~0.DB_MAX_OUTPUT_PORT_TYPE
resetEventIntOut <= resetEventIntOut~0.DB_MAX_OUTPUT_PORT_TYPE
resumeIntOut <= resumeIntOut~0.DB_MAX_OUTPUT_PORT_TYPE
transDoneIntOut <= transDoneIntOut~0.DB_MAX_OUTPUT_PORT_TYPE
NAKSentIntOut <= NAKSentIntOut~0.DB_MAX_OUTPUT_PORT_TYPE
endP0TransTypeReg[0] => endP0TransTypeRegSTB[0].DATAIN
endP0TransTypeReg[1] => endP0TransTypeRegSTB[1].DATAIN
endP0NAKTransTypeReg[0] => endP0NAKTransTypeRegSTB[0].DATAIN
endP0NAKTransTypeReg[1] => endP0NAKTransTypeRegSTB[1].DATAIN
endP1TransTypeReg[0] => endP1TransTypeRegSTB[0].DATAIN
endP1TransTypeReg[1] => endP1TransTypeRegSTB[1].DATAIN
endP1NAKTransTypeReg[0] => endP1NAKTransTypeRegSTB[0].DATAIN
endP1NAKTransTypeReg[1] => endP1NAKTransTypeRegSTB[1].DATAIN
endP2TransTypeReg[0] => endP2TransTypeRegSTB[0].DATAIN
endP2TransTypeReg[1] => endP2TransTypeRegSTB[1].DATAIN
endP2NAKTransTypeReg[0] => endP2NAKTransTypeRegSTB[0].DATAIN
endP2NAKTransTypeReg[1] => endP2NAKTransTypeRegSTB[1].DATAIN
endP3TransTypeReg[0] => endP3TransTypeRegSTB[0].DATAIN
endP3TransTypeReg[1] => endP3TransTypeRegSTB[1].DATAIN
endP3NAKTransTypeReg[0] => endP3NAKTransTypeRegSTB[0].DATAIN
endP3NAKTransTypeReg[1] => endP3NAKTransTypeRegSTB[1].DATAIN
endP0ControlReg[0] <= endP0ControlReg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP0ControlReg[1] <= endP0ControlReg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP0ControlReg[2] <= endP0ControlReg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP0ControlReg[3] <= endP0ControlReg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP0ControlReg[4] <= endP0ControlReg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP1ControlReg[0] <= endP1ControlReg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP1ControlReg[1] <= endP1ControlReg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP1ControlReg[2] <= endP1ControlReg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP1ControlReg[3] <= endP1ControlReg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP1ControlReg[4] <= endP1ControlReg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP2ControlReg[0] <= endP2ControlReg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP2ControlReg[1] <= endP2ControlReg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP2ControlReg[2] <= endP2ControlReg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP2ControlReg[3] <= endP2ControlReg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP2ControlReg[4] <= endP2ControlReg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP3ControlReg[0] <= endP3ControlReg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP3ControlReg[1] <= endP3ControlReg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP3ControlReg[2] <= endP3ControlReg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP3ControlReg[3] <= endP3ControlReg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP3ControlReg[4] <= endP3ControlReg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EP0StatusReg[0] => EP0StatusRegSTB[0].DATAIN
EP0StatusReg[1] => EP0StatusRegSTB[1].DATAIN
EP0StatusReg[2] => EP0StatusRegSTB[2].DATAIN
EP0StatusReg[3] => EP0StatusRegSTB[3].DATAIN
EP0StatusReg[4] => EP0StatusRegSTB[4].DATAIN
EP0StatusReg[5] => EP0StatusRegSTB[5].DATAIN
EP0StatusReg[6] => EP0StatusRegSTB[6].DATAIN
EP0StatusReg[7] => EP0StatusRegSTB[7].DATAIN
EP1StatusReg[0] => EP1StatusRegSTB[0].DATAIN
EP1StatusReg[1] => EP1StatusRegSTB[1].DATAIN
EP1StatusReg[2] => EP1StatusRegSTB[2].DATAIN
EP1StatusReg[3] => EP1StatusRegSTB[3].DATAIN
EP1StatusReg[4] => EP1StatusRegSTB[4].DATAIN
EP1StatusReg[5] => EP1StatusRegSTB[5].DATAIN
EP1StatusReg[6] => EP1StatusRegSTB[6].DATAIN
EP1StatusReg[7] => EP1StatusRegSTB[7].DATAIN
EP2StatusReg[0] => EP2StatusRegSTB[0].DATAIN
EP2StatusReg[1] => EP2StatusRegSTB[1].DATAIN
EP2StatusReg[2] => EP2StatusRegSTB[2].DATAIN
EP2StatusReg[3] => EP2StatusRegSTB[3].DATAIN
EP2StatusReg[4] => EP2StatusRegSTB[4].DATAIN
EP2StatusReg[5] => EP2StatusRegSTB[5].DATAIN
EP2StatusReg[6] => EP2StatusRegSTB[6].DATAIN
EP2StatusReg[7] => EP2StatusRegSTB[7].DATAIN
EP3StatusReg[0] => EP3StatusRegSTB[0].DATAIN
EP3StatusReg[1] => EP3StatusRegSTB[1].DATAIN
EP3StatusReg[2] => EP3StatusRegSTB[2].DATAIN
EP3StatusReg[3] => EP3StatusRegSTB[3].DATAIN
EP3StatusReg[4] => EP3StatusRegSTB[4].DATAIN
EP3StatusReg[5] => EP3StatusRegSTB[5].DATAIN
EP3StatusReg[6] => EP3StatusRegSTB[6].DATAIN
EP3StatusReg[7] => EP3StatusRegSTB[7].DATAIN
SCAddrReg[0] <= SCAddrReg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCAddrReg[1] <= SCAddrReg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCAddrReg[2] <= SCAddrReg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCAddrReg[3] <= SCAddrReg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCAddrReg[4] <= SCAddrReg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCAddrReg[5] <= SCAddrReg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCAddrReg[6] <= SCAddrReg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frameNum[0] => frameNumSTB[0].DATAIN
frameNum[1] => frameNumSTB[1].DATAIN
frameNum[2] => frameNumSTB[2].DATAIN
frameNum[3] => frameNumSTB[3].DATAIN
frameNum[4] => frameNumSTB[4].DATAIN
frameNum[5] => frameNumSTB[5].DATAIN
frameNum[6] => frameNumSTB[6].DATAIN
frameNum[7] => frameNumSTB[7].DATAIN
frameNum[8] => frameNumSTB[8].DATAIN
frameNum[9] => frameNumSTB[9].DATAIN
frameNum[10] => frameNumSTB[10].DATAIN
connectStateIn[0] => Selector7.IN26
connectStateIn[1] => Selector6.IN26
SOFRxedIn => SOFRxedInSTB.DATAIN
resetEventIn => resetEventInSTB.DATAIN
resumeIntIn => resumeIntInSTB.DATAIN
transDoneIn => transDoneInSTB.DATAIN
NAKSentIn => NAKSentInSTB.DATAIN
slaveControlSelect => always0~1.IN1
clrEP0Ready => clrEP0ReadySTB.DATAIN
clrEP1Ready => clrEP1ReadySTB.DATAIN
clrEP2Ready => clrEP2ReadySTB.DATAIN
clrEP3Ready => clrEP3ReadySTB.DATAIN
TxLineState[0] <= TxLineState[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxLineState[1] <= TxLineState[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LineDirectControlEn <= LineDirectControlEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
fullSpeedPol <= fullSpeedPol~reg0.DB_MAX_OUTPUT_PORT_TYPE
fullSpeedRate <= fullSpeedRate~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCGlobalEn <= SCGlobalEn~reg0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|usbSlaveControl:u_usbSlaveControl|slavecontroller:u_slavecontroller
bitStuffError => always0~6.IN1
clk => stallSent~reg0.CLK
clk => NAKSent~reg0.CLK
clk => SOFRxed~reg0.CLK
clk => transDone~reg0.CLK
clk => clrEPRdy~reg0.CLK
clk => endPMuxErrorsWEn~reg0.CLK
clk => frameNum[10]~reg0.CLK
clk => frameNum[9]~reg0.CLK
clk => frameNum[8]~reg0.CLK
clk => frameNum[7]~reg0.CLK
clk => frameNum[6]~reg0.CLK
clk => frameNum[5]~reg0.CLK
clk => frameNum[4]~reg0.CLK
clk => frameNum[3]~reg0.CLK
clk => frameNum[2]~reg0.CLK
clk => frameNum[1]~reg0.CLK
clk => frameNum[0]~reg0.CLK
clk => USBEndP[3]~reg0.CLK
clk => USBEndP[2]~reg0.CLK
clk => USBEndP[1]~reg0.CLK
clk => USBEndP[0]~reg0.CLK
clk => USBEndPTransTypeReg[1]~reg0.CLK
clk => USBEndPTransTypeReg[0]~reg0.CLK
clk => USBEndPNakTransTypeReg[1]~reg0.CLK
clk => USBEndPNakTransTypeReg[0]~reg0.CLK
clk => sendPacketWEn~reg0.CLK
clk => sendPacketPID[3]~reg0.CLK
clk => sendPacketPID[2]~reg0.CLK
clk => sendPacketPID[1]~reg0.CLK
clk => sendPacketPID[0]~reg0.CLK
clk => getPacketREn~reg0.CLK
clk => endPointReadyToGetPkt~reg0.CLK
clk => PIDByte[3].CLK
clk => PIDByte[2].CLK
clk => PIDByte[1].CLK
clk => PIDByte[0].CLK
clk => endpCRCTemp[2].CLK
clk => endpCRCTemp[1].CLK
clk => endpCRCTemp[0].CLK
clk => addrEndPTemp[7].CLK
clk => addrEndPTemp[6].CLK
clk => addrEndPTemp[5].CLK
clk => addrEndPTemp[4].CLK
clk => addrEndPTemp[3].CLK
clk => addrEndPTemp[2].CLK
clk => addrEndPTemp[1].CLK
clk => addrEndPTemp[0].CLK
clk => tempUSBEndPTransTypeReg[1].CLK
clk => tempUSBEndPTransTypeReg[0].CLK
clk => USBAddress[6].CLK
clk => USBAddress[5].CLK
clk => USBAddress[4].CLK
clk => USBAddress[3].CLK
clk => USBAddress[2].CLK
clk => USBAddress[1].CLK
clk => USBAddress[0].CLK
clk => USBEndPControlRegCopy[4].CLK
clk => USBEndPControlRegCopy[3].CLK
clk => USBEndPControlRegCopy[2].CLK
clk => USBEndPControlRegCopy[1].CLK
clk => CurrState_slvCntrl~20.IN1
clrEPRdy <= clrEPRdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCError => always0~6.IN0
endPMuxErrorsWEn <= endPMuxErrorsWEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
endPointReadyToGetPkt <= endPointReadyToGetPkt~reg0.DB_MAX_OUTPUT_PORT_TYPE
frameNum[0] <= frameNum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frameNum[1] <= frameNum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frameNum[2] <= frameNum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frameNum[3] <= frameNum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frameNum[4] <= frameNum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frameNum[5] <= frameNum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frameNum[6] <= frameNum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frameNum[7] <= frameNum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frameNum[8] <= frameNum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frameNum[9] <= frameNum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frameNum[10] <= frameNum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
getPacketRdy => always0~5.IN1
getPacketRdy => always0~9.IN0
getPacketRdy => NextState_slvCntrl~57.OUTPUTSELECT
getPacketRdy => NextState_slvCntrl~58.OUTPUTSELECT
getPacketRdy => NextState_slvCntrl~59.OUTPUTSELECT
getPacketRdy => NextState_slvCntrl~60.OUTPUTSELECT
getPacketRdy => NextState_slvCntrl~61.OUTPUTSELECT
getPacketRdy => NextState_slvCntrl~62.OUTPUTSELECT
getPacketRdy => NextState_slvCntrl~63.OUTPUTSELECT
getPacketRdy => NextState_slvCntrl~64.OUTPUTSELECT
getPacketRdy => NextState_slvCntrl~65.OUTPUTSELECT
getPacketRdy => NextState_slvCntrl~66.OUTPUTSELECT
getPacketRdy => NextState_slvCntrl~67.OUTPUTSELECT
getPacketRdy => NextState_slvCntrl~68.OUTPUTSELECT
getPacketRdy => NextState_slvCntrl~69.OUTPUTSELECT
getPacketRdy => NextState_slvCntrl~70.OUTPUTSELECT
getPacketRdy => NextState_slvCntrl~71.OUTPUTSELECT
getPacketRdy => NextState_slvCntrl~72.OUTPUTSELECT
getPacketRdy => NextState_slvCntrl~73.OUTPUTSELECT
getPacketRdy => NextState_slvCntrl~74.OUTPUTSELECT
getPacketRdy => NextState_slvCntrl~75.OUTPUTSELECT
getPacketRdy => NextState_slvCntrl~76.OUTPUTSELECT
getPacketREn <= getPacketREn~reg0.DB_MAX_OUTPUT_PORT_TYPE
NAKSent <= NAKSent~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst => CurrState_slvCntrl~0.OUTPUTSELECT
rst => CurrState_slvCntrl~1.OUTPUTSELECT
rst => CurrState_slvCntrl~2.OUTPUTSELECT
rst => CurrState_slvCntrl~3.OUTPUTSELECT
rst => CurrState_slvCntrl~4.OUTPUTSELECT
rst => CurrState_slvCntrl~5.OUTPUTSELECT
rst => CurrState_slvCntrl~6.OUTPUTSELECT
rst => CurrState_slvCntrl~7.OUTPUTSELECT
rst => CurrState_slvCntrl~8.OUTPUTSELECT
rst => CurrState_slvCntrl~9.OUTPUTSELECT
rst => CurrState_slvCntrl~10.OUTPUTSELECT
rst => CurrState_slvCntrl~11.OUTPUTSELECT
rst => CurrState_slvCntrl~12.OUTPUTSELECT
rst => CurrState_slvCntrl~13.OUTPUTSELECT
rst => CurrState_slvCntrl~14.OUTPUTSELECT
rst => CurrState_slvCntrl~15.OUTPUTSELECT
rst => CurrState_slvCntrl~16.OUTPUTSELECT
rst => CurrState_slvCntrl~17.OUTPUTSELECT
rst => CurrState_slvCntrl~18.OUTPUTSELECT
rst => CurrState_slvCntrl~19.OUTPUTSELECT
rst => stallSent~0.OUTPUTSELECT
rst => NAKSent~0.OUTPUTSELECT
rst => SOFRxed~0.OUTPUTSELECT
rst => transDone~0.OUTPUTSELECT
rst => clrEPRdy~0.OUTPUTSELECT
rst => endPMuxErrorsWEn~0.OUTPUTSELECT
rst => frameNum~0.OUTPUTSELECT
rst => frameNum~1.OUTPUTSELECT
rst => frameNum~2.OUTPUTSELECT
rst => frameNum~3.OUTPUTSELECT
rst => frameNum~4.OUTPUTSELECT
rst => frameNum~5.OUTPUTSELECT
rst => frameNum~6.OUTPUTSELECT
rst => frameNum~7.OUTPUTSELECT
rst => frameNum~8.OUTPUTSELECT
rst => frameNum~9.OUTPUTSELECT
rst => frameNum~10.OUTPUTSELECT
rst => USBEndP~0.OUTPUTSELECT
rst => USBEndP~1.OUTPUTSELECT
rst => USBEndP~2.OUTPUTSELECT
rst => USBEndP~3.OUTPUTSELECT
rst => USBEndPTransTypeReg~0.OUTPUTSELECT
rst => USBEndPTransTypeReg~1.OUTPUTSELECT
rst => USBEndPNakTransTypeReg~0.OUTPUTSELECT
rst => USBEndPNakTransTypeReg~1.OUTPUTSELECT
rst => sendPacketWEn~0.OUTPUTSELECT
rst => sendPacketPID~0.OUTPUTSELECT
rst => sendPacketPID~1.OUTPUTSELECT
rst => sendPacketPID~2.OUTPUTSELECT
rst => sendPacketPID~3.OUTPUTSELECT
rst => getPacketREn~0.OUTPUTSELECT
rst => endPointReadyToGetPkt~0.OUTPUTSELECT
rst => PIDByte~0.OUTPUTSELECT
rst => PIDByte~1.OUTPUTSELECT
rst => PIDByte~2.OUTPUTSELECT
rst => PIDByte~3.OUTPUTSELECT
rst => endpCRCTemp~0.OUTPUTSELECT
rst => endpCRCTemp~1.OUTPUTSELECT
rst => endpCRCTemp~2.OUTPUTSELECT
rst => addrEndPTemp~0.OUTPUTSELECT
rst => addrEndPTemp~1.OUTPUTSELECT
rst => addrEndPTemp~2.OUTPUTSELECT
rst => addrEndPTemp~3.OUTPUTSELECT
rst => addrEndPTemp~4.OUTPUTSELECT
rst => addrEndPTemp~5.OUTPUTSELECT
rst => addrEndPTemp~6.OUTPUTSELECT
rst => addrEndPTemp~7.OUTPUTSELECT
rst => tempUSBEndPTransTypeReg~0.OUTPUTSELECT
rst => tempUSBEndPTransTypeReg~1.OUTPUTSELECT
rst => USBAddress~0.OUTPUTSELECT
rst => USBAddress~1.OUTPUTSELECT
rst => USBAddress~2.OUTPUTSELECT
rst => USBAddress~3.OUTPUTSELECT
rst => USBAddress~4.OUTPUTSELECT
rst => USBAddress~5.OUTPUTSELECT
rst => USBAddress~6.OUTPUTSELECT
rst => USBEndPControlRegCopy~0.OUTPUTSELECT
rst => USBEndPControlRegCopy~1.OUTPUTSELECT
rst => USBEndPControlRegCopy~2.OUTPUTSELECT
rst => USBEndPControlRegCopy~3.OUTPUTSELECT
RxByte[0] => next_PIDByte~3.DATAB
RxByte[0] => next_endpCRCTemp~2.DATAB
RxByte[0] => next_addrEndPTemp~7.DATAB
RxByte[0] => Equal1.IN1
RxByte[0] => always0~12.IN1
RxByte[1] => next_PIDByte~2.DATAB
RxByte[1] => next_endpCRCTemp~1.DATAB
RxByte[1] => next_addrEndPTemp~6.DATAB
RxByte[1] => Equal1.IN0
RxByte[1] => always0~12.IN0
RxByte[2] => next_PIDByte~1.DATAB
RxByte[2] => next_endpCRCTemp~0.DATAB
RxByte[2] => next_addrEndPTemp~5.DATAB
RxByte[2] => always0~13.IN0
RxByte[3] => next_PIDByte~0.DATAB
RxByte[3] => next_addrEndPTemp~4.DATAB
RxByte[4] => next_addrEndPTemp~3.DATAB
RxByte[5] => next_addrEndPTemp~2.DATAB
RxByte[6] => next_addrEndPTemp~1.DATAB
RxByte[7] => next_addrEndPTemp~0.DATAB
RxDataWEn => always0~0.IN1
RxDataWEn => always0~10.IN0
RxDataWEn => always0~11.IN0
RxDataWEn => always0~14.IN0
RxDataWEn => NextState_slvCntrl~162.OUTPUTSELECT
RxDataWEn => NextState_slvCntrl~163.OUTPUTSELECT
RxDataWEn => NextState_slvCntrl~164.OUTPUTSELECT
RxDataWEn => NextState_slvCntrl~165.OUTPUTSELECT
RxDataWEn => NextState_slvCntrl~166.OUTPUTSELECT
RxDataWEn => NextState_slvCntrl~167.OUTPUTSELECT
RxDataWEn => NextState_slvCntrl~168.OUTPUTSELECT
RxDataWEn => NextState_slvCntrl~169.OUTPUTSELECT
RxDataWEn => NextState_slvCntrl~170.OUTPUTSELECT
RxDataWEn => NextState_slvCntrl~171.OUTPUTSELECT
RxDataWEn => NextState_slvCntrl~172.OUTPUTSELECT
RxDataWEn => NextState_slvCntrl~173.OUTPUTSELECT
RxDataWEn => NextState_slvCntrl~174.OUTPUTSELECT
RxDataWEn => NextState_slvCntrl~175.OUTPUTSELECT
RxDataWEn => NextState_slvCntrl~176.OUTPUTSELECT
RxDataWEn => NextState_slvCntrl~177.OUTPUTSELECT
RxDataWEn => NextState_slvCntrl~178.OUTPUTSELECT
RxDataWEn => NextState_slvCntrl~179.OUTPUTSELECT
RxDataWEn => NextState_slvCntrl~180.OUTPUTSELECT
RxDataWEn => NextState_slvCntrl~181.OUTPUTSELECT
RxOverflow => always0~7.IN1
RxStatus[0] => Equal0.IN31
RxStatus[0] => Equal5.IN55
RxStatus[1] => Equal0.IN30
RxStatus[1] => Equal5.IN30
RxStatus[2] => Equal0.IN29
RxStatus[2] => Equal5.IN29
RxStatus[3] => Equal0.IN28
RxStatus[3] => Equal5.IN28
RxStatus[4] => Equal0.IN27
RxStatus[4] => Equal5.IN27
RxStatus[5] => Equal0.IN26
RxStatus[5] => Equal5.IN26
RxStatus[6] => Equal0.IN25
RxStatus[6] => Equal5.IN25
RxStatus[7] => Equal0.IN24
RxStatus[7] => Equal5.IN24
RxTimeOut => always0~8.IN1
SCGlobalEn => always0~16.IN1
sendPacketPID[0] <= sendPacketPID[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sendPacketPID[1] <= sendPacketPID[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sendPacketPID[2] <= sendPacketPID[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sendPacketPID[3] <= sendPacketPID[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sendPacketRdy => NextState_slvCntrl~37.OUTPUTSELECT
sendPacketRdy => NextState_slvCntrl~38.OUTPUTSELECT
sendPacketRdy => NextState_slvCntrl~39.OUTPUTSELECT
sendPacketRdy => NextState_slvCntrl~40.OUTPUTSELECT
sendPacketRdy => NextState_slvCntrl~41.OUTPUTSELECT
sendPacketRdy => NextState_slvCntrl~42.OUTPUTSELECT
sendPacketRdy => NextState_slvCntrl~43.OUTPUTSELECT
sendPacketRdy => NextState_slvCntrl~44.OUTPUTSELECT
sendPacketRdy => NextState_slvCntrl~45.OUTPUTSELECT
sendPacketRdy => NextState_slvCntrl~46.OUTPUTSELECT
sendPacketRdy => NextState_slvCntrl~47.OUTPUTSELECT
sendPacketRdy => NextState_slvCntrl~48.OUTPUTSELECT
sendPacketRdy => NextState_slvCntrl~49.OUTPUTSELECT
sendPacketRdy => NextState_slvCntrl~50.OUTPUTSELECT
sendPacketRdy => NextState_slvCntrl~51.OUTPUTSELECT
sendPacketRdy => NextState_slvCntrl~52.OUTPUTSELECT
sendPacketRdy => NextState_slvCntrl~53.OUTPUTSELECT
sendPacketRdy => NextState_slvCntrl~54.OUTPUTSELECT
sendPacketRdy => NextState_slvCntrl~55.OUTPUTSELECT
sendPacketRdy => NextState_slvCntrl~56.OUTPUTSELECT
sendPacketRdy => NextState_slvCntrl~117.OUTPUTSELECT
sendPacketRdy => NextState_slvCntrl~118.OUTPUTSELECT
sendPacketWEn <= sendPacketWEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
SOFRxed <= SOFRxed~reg0.DB_MAX_OUTPUT_PORT_TYPE
stallSent <= stallSent~reg0.DB_MAX_OUTPUT_PORT_TYPE
transDone <= transDone~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBEndP[0] <= USBEndP[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBEndP[1] <= USBEndP[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBEndP[2] <= USBEndP[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBEndP[3] <= USBEndP[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBEndPControlReg[0] => always0~17.IN1
USBEndPControlReg[1] => next_USBEndPControlRegCopy~3.DATAB
USBEndPControlReg[1] => next_endPointReadyToGetPkt~0.DATAB
USBEndPControlReg[2] => next_USBEndPControlRegCopy~2.DATAB
USBEndPControlReg[3] => next_USBEndPControlRegCopy~1.DATAB
USBEndPControlReg[4] => next_USBEndPControlRegCopy~0.DATAB
USBEndPNakTransTypeReg[0] <= USBEndPNakTransTypeReg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBEndPNakTransTypeReg[1] <= USBEndPNakTransTypeReg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBEndPTransTypeReg[0] <= USBEndPTransTypeReg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBEndPTransTypeReg[1] <= USBEndPTransTypeReg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBTgtAddress[0] => Equal7.IN6
USBTgtAddress[1] => Equal7.IN5
USBTgtAddress[2] => Equal7.IN4
USBTgtAddress[3] => Equal7.IN3
USBTgtAddress[4] => Equal7.IN2
USBTgtAddress[5] => Equal7.IN1
USBTgtAddress[6] => Equal7.IN0


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|usbSlaveControl:u_usbSlaveControl|endpMux:u_endpMux
clk => endPControlReg[3]~reg0.CLK
clk => endPControlReg[2]~reg0.CLK
clk => endPControlReg[1]~reg0.CLK
clk => endPControlReg[0]~reg0.CLK
clk => clrEP0Rdy~reg0.CLK
clk => clrEP1Rdy~reg0.CLK
clk => clrEP2Rdy~reg0.CLK
clk => clrEP3Rdy~reg0.CLK
clk => endP0NAKTransTypeReg[1]~reg0.CLK
clk => endP0NAKTransTypeReg[0]~reg0.CLK
clk => endP1NAKTransTypeReg[1]~reg0.CLK
clk => endP1NAKTransTypeReg[0]~reg0.CLK
clk => endP2NAKTransTypeReg[1]~reg0.CLK
clk => endP2NAKTransTypeReg[0]~reg0.CLK
clk => endP3NAKTransTypeReg[1]~reg0.CLK
clk => endP3NAKTransTypeReg[0]~reg0.CLK
clk => endP0TransTypeReg[1]~reg0.CLK
clk => endP0TransTypeReg[0]~reg0.CLK
clk => endP1TransTypeReg[1]~reg0.CLK
clk => endP1TransTypeReg[0]~reg0.CLK
clk => endP2TransTypeReg[1]~reg0.CLK
clk => endP2TransTypeReg[0]~reg0.CLK
clk => endP3TransTypeReg[1]~reg0.CLK
clk => endP3TransTypeReg[0]~reg0.CLK
clk => endP0StatusReg[7]~reg0.CLK
clk => endP0StatusReg[6]~reg0.CLK
clk => endP0StatusReg[5]~reg0.CLK
clk => endP0StatusReg[4]~reg0.CLK
clk => endP0StatusReg[3]~reg0.CLK
clk => endP0StatusReg[2]~reg0.CLK
clk => endP0StatusReg[1]~reg0.CLK
clk => endP0StatusReg[0]~reg0.CLK
clk => endP1StatusReg[7]~reg0.CLK
clk => endP1StatusReg[6]~reg0.CLK
clk => endP1StatusReg[5]~reg0.CLK
clk => endP1StatusReg[4]~reg0.CLK
clk => endP1StatusReg[3]~reg0.CLK
clk => endP1StatusReg[2]~reg0.CLK
clk => endP1StatusReg[1]~reg0.CLK
clk => endP1StatusReg[0]~reg0.CLK
clk => endP2StatusReg[7]~reg0.CLK
clk => endP2StatusReg[6]~reg0.CLK
clk => endP2StatusReg[5]~reg0.CLK
clk => endP2StatusReg[4]~reg0.CLK
clk => endP2StatusReg[3]~reg0.CLK
clk => endP2StatusReg[2]~reg0.CLK
clk => endP2StatusReg[1]~reg0.CLK
clk => endP2StatusReg[0]~reg0.CLK
clk => endP3StatusReg[7]~reg0.CLK
clk => endP3StatusReg[6]~reg0.CLK
clk => endP3StatusReg[5]~reg0.CLK
clk => endP3StatusReg[4]~reg0.CLK
clk => endP3StatusReg[3]~reg0.CLK
clk => endP3StatusReg[2]~reg0.CLK
clk => endP3StatusReg[1]~reg0.CLK
clk => endP3StatusReg[0]~reg0.CLK
clk => endPControlReg[4]~reg0.CLK
rst => endP0NAKTransTypeReg~6.OUTPUTSELECT
rst => endP0NAKTransTypeReg~7.OUTPUTSELECT
rst => endP1NAKTransTypeReg~6.OUTPUTSELECT
rst => endP1NAKTransTypeReg~7.OUTPUTSELECT
rst => endP2NAKTransTypeReg~6.OUTPUTSELECT
rst => endP2NAKTransTypeReg~7.OUTPUTSELECT
rst => endP3NAKTransTypeReg~6.OUTPUTSELECT
rst => endP3NAKTransTypeReg~7.OUTPUTSELECT
rst => endP0TransTypeReg~6.OUTPUTSELECT
rst => endP0TransTypeReg~7.OUTPUTSELECT
rst => endP1TransTypeReg~6.OUTPUTSELECT
rst => endP1TransTypeReg~7.OUTPUTSELECT
rst => endP2TransTypeReg~6.OUTPUTSELECT
rst => endP2TransTypeReg~7.OUTPUTSELECT
rst => endP3TransTypeReg~6.OUTPUTSELECT
rst => endP3TransTypeReg~7.OUTPUTSELECT
rst => endP0StatusReg~25.OUTPUTSELECT
rst => endP0StatusReg~26.OUTPUTSELECT
rst => endP0StatusReg~27.OUTPUTSELECT
rst => endP0StatusReg~28.OUTPUTSELECT
rst => endP0StatusReg~29.OUTPUTSELECT
rst => endP0StatusReg~30.OUTPUTSELECT
rst => endP0StatusReg~31.OUTPUTSELECT
rst => endP0StatusReg~32.OUTPUTSELECT
rst => endP1StatusReg~25.OUTPUTSELECT
rst => endP1StatusReg~26.OUTPUTSELECT
rst => endP1StatusReg~27.OUTPUTSELECT
rst => endP1StatusReg~28.OUTPUTSELECT
rst => endP1StatusReg~29.OUTPUTSELECT
rst => endP1StatusReg~30.OUTPUTSELECT
rst => endP1StatusReg~31.OUTPUTSELECT
rst => endP1StatusReg~32.OUTPUTSELECT
rst => endP2StatusReg~25.OUTPUTSELECT
rst => endP2StatusReg~26.OUTPUTSELECT
rst => endP2StatusReg~27.OUTPUTSELECT
rst => endP2StatusReg~28.OUTPUTSELECT
rst => endP2StatusReg~29.OUTPUTSELECT
rst => endP2StatusReg~30.OUTPUTSELECT
rst => endP2StatusReg~31.OUTPUTSELECT
rst => endP2StatusReg~32.OUTPUTSELECT
rst => endP3StatusReg~25.OUTPUTSELECT
rst => endP3StatusReg~26.OUTPUTSELECT
rst => endP3StatusReg~27.OUTPUTSELECT
rst => endP3StatusReg~28.OUTPUTSELECT
rst => endP3StatusReg~29.OUTPUTSELECT
rst => endP3StatusReg~30.OUTPUTSELECT
rst => endP3StatusReg~31.OUTPUTSELECT
rst => endP3StatusReg~32.OUTPUTSELECT
currEndP[0] => Decoder0.IN1
currEndP[1] => Decoder0.IN0
currEndP[2] => ~NO_FANOUT~
currEndP[3] => ~NO_FANOUT~
NAKSent => endP0NAKTransTypeReg~2.OUTPUTSELECT
NAKSent => endP0NAKTransTypeReg~3.OUTPUTSELECT
NAKSent => endP0StatusReg~9.OUTPUTSELECT
NAKSent => endP0StatusReg~10.OUTPUTSELECT
NAKSent => endP0StatusReg~11.OUTPUTSELECT
NAKSent => endP0StatusReg~12.OUTPUTSELECT
NAKSent => endP0StatusReg~13.OUTPUTSELECT
NAKSent => endP0StatusReg~14.OUTPUTSELECT
NAKSent => endP0StatusReg~15.OUTPUTSELECT
NAKSent => endP0StatusReg~16.OUTPUTSELECT
NAKSent => endP1NAKTransTypeReg~2.OUTPUTSELECT
NAKSent => endP1NAKTransTypeReg~3.OUTPUTSELECT
NAKSent => endP1StatusReg~9.OUTPUTSELECT
NAKSent => endP1StatusReg~10.OUTPUTSELECT
NAKSent => endP1StatusReg~11.OUTPUTSELECT
NAKSent => endP1StatusReg~12.OUTPUTSELECT
NAKSent => endP1StatusReg~13.OUTPUTSELECT
NAKSent => endP1StatusReg~14.OUTPUTSELECT
NAKSent => endP1StatusReg~15.OUTPUTSELECT
NAKSent => endP1StatusReg~16.OUTPUTSELECT
NAKSent => endP2NAKTransTypeReg~2.OUTPUTSELECT
NAKSent => endP2NAKTransTypeReg~3.OUTPUTSELECT
NAKSent => endP2StatusReg~9.OUTPUTSELECT
NAKSent => endP2StatusReg~10.OUTPUTSELECT
NAKSent => endP2StatusReg~11.OUTPUTSELECT
NAKSent => endP2StatusReg~12.OUTPUTSELECT
NAKSent => endP2StatusReg~13.OUTPUTSELECT
NAKSent => endP2StatusReg~14.OUTPUTSELECT
NAKSent => endP2StatusReg~15.OUTPUTSELECT
NAKSent => endP2StatusReg~16.OUTPUTSELECT
NAKSent => endP3NAKTransTypeReg~2.OUTPUTSELECT
NAKSent => endP3NAKTransTypeReg~3.OUTPUTSELECT
NAKSent => endP3StatusReg~9.OUTPUTSELECT
NAKSent => endP3StatusReg~10.OUTPUTSELECT
NAKSent => endP3StatusReg~11.OUTPUTSELECT
NAKSent => endP3StatusReg~12.OUTPUTSELECT
NAKSent => endP3StatusReg~13.OUTPUTSELECT
NAKSent => endP3StatusReg~14.OUTPUTSELECT
NAKSent => endP3StatusReg~15.OUTPUTSELECT
NAKSent => endP3StatusReg~16.OUTPUTSELECT
NAKSent => endP0TransTypeReg~2.OUTPUTSELECT
NAKSent => endP0TransTypeReg~3.OUTPUTSELECT
NAKSent => endP1TransTypeReg~2.OUTPUTSELECT
NAKSent => endP1TransTypeReg~3.OUTPUTSELECT
NAKSent => endP2TransTypeReg~2.OUTPUTSELECT
NAKSent => endP2TransTypeReg~3.OUTPUTSELECT
NAKSent => endP3TransTypeReg~2.OUTPUTSELECT
NAKSent => endP3TransTypeReg~3.OUTPUTSELECT
stallSent => endP0StatusReg~3.DATAB
stallSent => endP1StatusReg~3.DATAB
stallSent => endP2StatusReg~3.DATAB
stallSent => endP3StatusReg~3.DATAB
CRCError => endP0StatusReg~8.DATAB
CRCError => endP1StatusReg~8.DATAB
CRCError => endP2StatusReg~8.DATAB
CRCError => endP3StatusReg~8.DATAB
bitStuffError => endP0StatusReg~7.DATAB
bitStuffError => endP1StatusReg~7.DATAB
bitStuffError => endP2StatusReg~7.DATAB
bitStuffError => endP3StatusReg~7.DATAB
RxOverflow => endP0StatusReg~6.DATAB
RxOverflow => endP1StatusReg~6.DATAB
RxOverflow => endP2StatusReg~6.DATAB
RxOverflow => endP3StatusReg~6.DATAB
RxTimeOut => endP0StatusReg~5.DATAB
RxTimeOut => endP1StatusReg~5.DATAB
RxTimeOut => endP2StatusReg~5.DATAB
RxTimeOut => endP3StatusReg~5.DATAB
dataSequence => endP0StatusReg~1.DATAB
dataSequence => endP1StatusReg~1.DATAB
dataSequence => endP2StatusReg~1.DATAB
dataSequence => endP3StatusReg~1.DATAB
ACKRxed => endP0StatusReg~2.DATAB
ACKRxed => endP1StatusReg~2.DATAB
ACKRxed => endP2StatusReg~2.DATAB
ACKRxed => endP3StatusReg~2.DATAB
transType[0] => endP0TransTypeReg~1.DATAB
transType[0] => endP1TransTypeReg~1.DATAB
transType[0] => endP2TransTypeReg~1.DATAB
transType[0] => endP3TransTypeReg~1.DATAB
transType[1] => endP0TransTypeReg~0.DATAB
transType[1] => endP1TransTypeReg~0.DATAB
transType[1] => endP2TransTypeReg~0.DATAB
transType[1] => endP3TransTypeReg~0.DATAB
transTypeNAK[0] => endP0NAKTransTypeReg~1.DATAB
transTypeNAK[0] => endP1NAKTransTypeReg~1.DATAB
transTypeNAK[0] => endP2NAKTransTypeReg~1.DATAB
transTypeNAK[0] => endP3NAKTransTypeReg~1.DATAB
transTypeNAK[1] => endP0NAKTransTypeReg~0.DATAB
transTypeNAK[1] => endP1NAKTransTypeReg~0.DATAB
transTypeNAK[1] => endP2NAKTransTypeReg~0.DATAB
transTypeNAK[1] => endP3NAKTransTypeReg~0.DATAB
endPControlReg[0] <= endPControlReg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endPControlReg[1] <= endPControlReg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endPControlReg[2] <= endPControlReg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endPControlReg[3] <= endPControlReg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endPControlReg[4] <= endPControlReg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clrEPRdy => clrEP0Rdy~reg0.DATAIN
clrEPRdy => clrEP1Rdy~reg0.DATAIN
clrEPRdy => clrEP2Rdy~reg0.DATAIN
clrEPRdy => clrEP3Rdy~reg0.DATAIN
endPMuxErrorsWEn => endP0NAKTransTypeReg~4.OUTPUTSELECT
endPMuxErrorsWEn => endP0NAKTransTypeReg~5.OUTPUTSELECT
endPMuxErrorsWEn => endP0StatusReg~17.OUTPUTSELECT
endPMuxErrorsWEn => endP0StatusReg~18.OUTPUTSELECT
endPMuxErrorsWEn => endP0StatusReg~19.OUTPUTSELECT
endPMuxErrorsWEn => endP0StatusReg~20.OUTPUTSELECT
endPMuxErrorsWEn => endP0StatusReg~21.OUTPUTSELECT
endPMuxErrorsWEn => endP0StatusReg~22.OUTPUTSELECT
endPMuxErrorsWEn => endP0StatusReg~23.OUTPUTSELECT
endPMuxErrorsWEn => endP0StatusReg~24.OUTPUTSELECT
endPMuxErrorsWEn => endP1NAKTransTypeReg~4.OUTPUTSELECT
endPMuxErrorsWEn => endP1NAKTransTypeReg~5.OUTPUTSELECT
endPMuxErrorsWEn => endP1StatusReg~17.OUTPUTSELECT
endPMuxErrorsWEn => endP1StatusReg~18.OUTPUTSELECT
endPMuxErrorsWEn => endP1StatusReg~19.OUTPUTSELECT
endPMuxErrorsWEn => endP1StatusReg~20.OUTPUTSELECT
endPMuxErrorsWEn => endP1StatusReg~21.OUTPUTSELECT
endPMuxErrorsWEn => endP1StatusReg~22.OUTPUTSELECT
endPMuxErrorsWEn => endP1StatusReg~23.OUTPUTSELECT
endPMuxErrorsWEn => endP1StatusReg~24.OUTPUTSELECT
endPMuxErrorsWEn => endP2NAKTransTypeReg~4.OUTPUTSELECT
endPMuxErrorsWEn => endP2NAKTransTypeReg~5.OUTPUTSELECT
endPMuxErrorsWEn => endP2StatusReg~17.OUTPUTSELECT
endPMuxErrorsWEn => endP2StatusReg~18.OUTPUTSELECT
endPMuxErrorsWEn => endP2StatusReg~19.OUTPUTSELECT
endPMuxErrorsWEn => endP2StatusReg~20.OUTPUTSELECT
endPMuxErrorsWEn => endP2StatusReg~21.OUTPUTSELECT
endPMuxErrorsWEn => endP2StatusReg~22.OUTPUTSELECT
endPMuxErrorsWEn => endP2StatusReg~23.OUTPUTSELECT
endPMuxErrorsWEn => endP2StatusReg~24.OUTPUTSELECT
endPMuxErrorsWEn => endP3NAKTransTypeReg~4.OUTPUTSELECT
endPMuxErrorsWEn => endP3NAKTransTypeReg~5.OUTPUTSELECT
endPMuxErrorsWEn => endP3StatusReg~17.OUTPUTSELECT
endPMuxErrorsWEn => endP3StatusReg~18.OUTPUTSELECT
endPMuxErrorsWEn => endP3StatusReg~19.OUTPUTSELECT
endPMuxErrorsWEn => endP3StatusReg~20.OUTPUTSELECT
endPMuxErrorsWEn => endP3StatusReg~21.OUTPUTSELECT
endPMuxErrorsWEn => endP3StatusReg~22.OUTPUTSELECT
endPMuxErrorsWEn => endP3StatusReg~23.OUTPUTSELECT
endPMuxErrorsWEn => endP3StatusReg~24.OUTPUTSELECT
endPMuxErrorsWEn => endP0TransTypeReg~4.OUTPUTSELECT
endPMuxErrorsWEn => endP0TransTypeReg~5.OUTPUTSELECT
endPMuxErrorsWEn => endP1TransTypeReg~4.OUTPUTSELECT
endPMuxErrorsWEn => endP1TransTypeReg~5.OUTPUTSELECT
endPMuxErrorsWEn => endP2TransTypeReg~4.OUTPUTSELECT
endPMuxErrorsWEn => endP2TransTypeReg~5.OUTPUTSELECT
endPMuxErrorsWEn => endP3TransTypeReg~4.OUTPUTSELECT
endPMuxErrorsWEn => endP3TransTypeReg~5.OUTPUTSELECT
endP0ControlReg[0] => Selector4.IN4
endP0ControlReg[1] => Selector3.IN4
endP0ControlReg[2] => Selector2.IN4
endP0ControlReg[3] => Selector1.IN4
endP0ControlReg[4] => Selector0.IN4
endP1ControlReg[0] => Selector4.IN5
endP1ControlReg[1] => Selector3.IN5
endP1ControlReg[2] => Selector2.IN5
endP1ControlReg[3] => Selector1.IN5
endP1ControlReg[4] => Selector0.IN5
endP2ControlReg[0] => Selector4.IN6
endP2ControlReg[1] => Selector3.IN6
endP2ControlReg[2] => Selector2.IN6
endP2ControlReg[3] => Selector1.IN6
endP2ControlReg[4] => Selector0.IN6
endP3ControlReg[0] => Selector4.IN7
endP3ControlReg[1] => Selector3.IN7
endP3ControlReg[2] => Selector2.IN7
endP3ControlReg[3] => Selector1.IN7
endP3ControlReg[4] => Selector0.IN7
endP0StatusReg[0] <= endP0StatusReg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP0StatusReg[1] <= endP0StatusReg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP0StatusReg[2] <= endP0StatusReg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP0StatusReg[3] <= endP0StatusReg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP0StatusReg[4] <= endP0StatusReg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP0StatusReg[5] <= endP0StatusReg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP0StatusReg[6] <= endP0StatusReg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP0StatusReg[7] <= endP0StatusReg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP1StatusReg[0] <= endP1StatusReg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP1StatusReg[1] <= endP1StatusReg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP1StatusReg[2] <= endP1StatusReg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP1StatusReg[3] <= endP1StatusReg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP1StatusReg[4] <= endP1StatusReg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP1StatusReg[5] <= endP1StatusReg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP1StatusReg[6] <= endP1StatusReg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP1StatusReg[7] <= endP1StatusReg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP2StatusReg[0] <= endP2StatusReg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP2StatusReg[1] <= endP2StatusReg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP2StatusReg[2] <= endP2StatusReg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP2StatusReg[3] <= endP2StatusReg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP2StatusReg[4] <= endP2StatusReg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP2StatusReg[5] <= endP2StatusReg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP2StatusReg[6] <= endP2StatusReg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP2StatusReg[7] <= endP2StatusReg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP3StatusReg[0] <= endP3StatusReg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP3StatusReg[1] <= endP3StatusReg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP3StatusReg[2] <= endP3StatusReg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP3StatusReg[3] <= endP3StatusReg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP3StatusReg[4] <= endP3StatusReg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP3StatusReg[5] <= endP3StatusReg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP3StatusReg[6] <= endP3StatusReg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP3StatusReg[7] <= endP3StatusReg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP0TransTypeReg[0] <= endP0TransTypeReg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP0TransTypeReg[1] <= endP0TransTypeReg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP1TransTypeReg[0] <= endP1TransTypeReg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP1TransTypeReg[1] <= endP1TransTypeReg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP2TransTypeReg[0] <= endP2TransTypeReg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP2TransTypeReg[1] <= endP2TransTypeReg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP3TransTypeReg[0] <= endP3TransTypeReg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP3TransTypeReg[1] <= endP3TransTypeReg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP0NAKTransTypeReg[0] <= endP0NAKTransTypeReg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP0NAKTransTypeReg[1] <= endP0NAKTransTypeReg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP1NAKTransTypeReg[0] <= endP1NAKTransTypeReg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP1NAKTransTypeReg[1] <= endP1NAKTransTypeReg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP2NAKTransTypeReg[0] <= endP2NAKTransTypeReg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP2NAKTransTypeReg[1] <= endP2NAKTransTypeReg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP3NAKTransTypeReg[0] <= endP3NAKTransTypeReg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endP3NAKTransTypeReg[1] <= endP3NAKTransTypeReg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clrEP0Rdy <= clrEP0Rdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
clrEP1Rdy <= clrEP1Rdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
clrEP2Rdy <= clrEP2Rdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
clrEP3Rdy <= clrEP3Rdy~reg0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|usbSlaveControl:u_usbSlaveControl|slaveSendPacket:u_slaveSendPacket
clk => sendPacketRdy~reg0.CLK
clk => fifoReadEn~reg0.CLK
clk => SCTxPortData[7]~reg0.CLK
clk => SCTxPortData[6]~reg0.CLK
clk => SCTxPortData[5]~reg0.CLK
clk => SCTxPortData[4]~reg0.CLK
clk => SCTxPortData[3]~reg0.CLK
clk => SCTxPortData[2]~reg0.CLK
clk => SCTxPortData[1]~reg0.CLK
clk => SCTxPortData[0]~reg0.CLK
clk => SCTxPortCntl[7]~reg0.CLK
clk => SCTxPortCntl[6]~reg0.CLK
clk => SCTxPortCntl[5]~reg0.CLK
clk => SCTxPortCntl[4]~reg0.CLK
clk => SCTxPortCntl[3]~reg0.CLK
clk => SCTxPortCntl[2]~reg0.CLK
clk => SCTxPortCntl[1]~reg0.CLK
clk => SCTxPortCntl[0]~reg0.CLK
clk => SCTxPortWEn~reg0.CLK
clk => SCTxPortReq~reg0.CLK
clk => CurrState_slvSndPkt~14.IN1
fifoData[0] => Selector24.IN3
fifoData[1] => Selector23.IN3
fifoData[2] => Selector22.IN3
fifoData[3] => Selector21.IN3
fifoData[4] => Selector20.IN3
fifoData[5] => Selector19.IN3
fifoData[6] => Selector18.IN3
fifoData[7] => Selector17.IN3
fifoEmpty => Selector3.IN7
fifoEmpty => Selector4.IN6
fifoReadEn <= fifoReadEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
PID[0] => next_SCTxPortData~7.DATAB
PID[0] => next_SCTxPortData~3.DATAB
PID[0] => Equal0.IN3
PID[0] => Equal1.IN3
PID[1] => next_SCTxPortData~6.DATAB
PID[1] => next_SCTxPortData~2.DATAB
PID[1] => Equal0.IN2
PID[1] => Equal1.IN2
PID[2] => next_SCTxPortData~5.DATAB
PID[2] => next_SCTxPortData~1.DATAB
PID[2] => Equal0.IN1
PID[2] => Equal1.IN0
PID[3] => next_SCTxPortData~4.DATAB
PID[3] => next_SCTxPortData~0.DATAB
PID[3] => Equal0.IN0
PID[3] => Equal1.IN1
rst => CurrState_slvSndPkt~0.OUTPUTSELECT
rst => CurrState_slvSndPkt~1.OUTPUTSELECT
rst => CurrState_slvSndPkt~2.OUTPUTSELECT
rst => CurrState_slvSndPkt~3.OUTPUTSELECT
rst => CurrState_slvSndPkt~4.OUTPUTSELECT
rst => CurrState_slvSndPkt~5.OUTPUTSELECT
rst => CurrState_slvSndPkt~6.OUTPUTSELECT
rst => CurrState_slvSndPkt~7.OUTPUTSELECT
rst => CurrState_slvSndPkt~8.OUTPUTSELECT
rst => CurrState_slvSndPkt~9.OUTPUTSELECT
rst => CurrState_slvSndPkt~10.OUTPUTSELECT
rst => CurrState_slvSndPkt~11.OUTPUTSELECT
rst => CurrState_slvSndPkt~12.OUTPUTSELECT
rst => CurrState_slvSndPkt~13.OUTPUTSELECT
rst => sendPacketRdy~0.OUTPUTSELECT
rst => fifoReadEn~0.OUTPUTSELECT
rst => SCTxPortData~0.OUTPUTSELECT
rst => SCTxPortData~1.OUTPUTSELECT
rst => SCTxPortData~2.OUTPUTSELECT
rst => SCTxPortData~3.OUTPUTSELECT
rst => SCTxPortData~4.OUTPUTSELECT
rst => SCTxPortData~5.OUTPUTSELECT
rst => SCTxPortData~6.OUTPUTSELECT
rst => SCTxPortData~7.OUTPUTSELECT
rst => SCTxPortCntl~0.OUTPUTSELECT
rst => SCTxPortCntl~1.OUTPUTSELECT
rst => SCTxPortCntl~2.OUTPUTSELECT
rst => SCTxPortCntl~3.OUTPUTSELECT
rst => SCTxPortCntl~4.OUTPUTSELECT
rst => SCTxPortCntl~5.OUTPUTSELECT
rst => SCTxPortCntl~6.OUTPUTSELECT
rst => SCTxPortCntl~7.OUTPUTSELECT
rst => SCTxPortWEn~0.OUTPUTSELECT
rst => SCTxPortReq~0.OUTPUTSELECT
SCTxPortCntl[0] <= SCTxPortCntl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortCntl[1] <= SCTxPortCntl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortCntl[2] <= SCTxPortCntl[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortCntl[3] <= SCTxPortCntl[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortCntl[4] <= SCTxPortCntl[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortCntl[5] <= SCTxPortCntl[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortCntl[6] <= SCTxPortCntl[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortCntl[7] <= SCTxPortCntl[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortData[0] <= SCTxPortData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortData[1] <= SCTxPortData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortData[2] <= SCTxPortData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortData[3] <= SCTxPortData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortData[4] <= SCTxPortData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortData[5] <= SCTxPortData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortData[6] <= SCTxPortData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortData[7] <= SCTxPortData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortGnt => NextState_slvSndPkt~14.OUTPUTSELECT
SCTxPortGnt => NextState_slvSndPkt~15.OUTPUTSELECT
SCTxPortGnt => NextState_slvSndPkt~16.OUTPUTSELECT
SCTxPortGnt => NextState_slvSndPkt~17.OUTPUTSELECT
SCTxPortGnt => NextState_slvSndPkt~18.OUTPUTSELECT
SCTxPortGnt => NextState_slvSndPkt~19.OUTPUTSELECT
SCTxPortGnt => NextState_slvSndPkt~20.OUTPUTSELECT
SCTxPortGnt => NextState_slvSndPkt~21.OUTPUTSELECT
SCTxPortGnt => NextState_slvSndPkt~22.OUTPUTSELECT
SCTxPortGnt => NextState_slvSndPkt~23.OUTPUTSELECT
SCTxPortGnt => NextState_slvSndPkt~24.OUTPUTSELECT
SCTxPortGnt => NextState_slvSndPkt~25.OUTPUTSELECT
SCTxPortGnt => NextState_slvSndPkt~26.OUTPUTSELECT
SCTxPortGnt => NextState_slvSndPkt~27.OUTPUTSELECT
SCTxPortRdy => NextState_slvSndPkt~28.OUTPUTSELECT
SCTxPortRdy => NextState_slvSndPkt~29.OUTPUTSELECT
SCTxPortRdy => NextState_slvSndPkt~30.OUTPUTSELECT
SCTxPortRdy => NextState_slvSndPkt~31.OUTPUTSELECT
SCTxPortRdy => NextState_slvSndPkt~32.OUTPUTSELECT
SCTxPortRdy => NextState_slvSndPkt~33.OUTPUTSELECT
SCTxPortRdy => NextState_slvSndPkt~34.OUTPUTSELECT
SCTxPortRdy => NextState_slvSndPkt~35.OUTPUTSELECT
SCTxPortRdy => NextState_slvSndPkt~36.OUTPUTSELECT
SCTxPortRdy => NextState_slvSndPkt~37.OUTPUTSELECT
SCTxPortRdy => NextState_slvSndPkt~38.OUTPUTSELECT
SCTxPortRdy => NextState_slvSndPkt~39.OUTPUTSELECT
SCTxPortRdy => NextState_slvSndPkt~40.OUTPUTSELECT
SCTxPortRdy => NextState_slvSndPkt~41.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortWEn~0.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortData~0.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortData~1.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortData~2.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortData~3.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortData~4.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortData~5.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortData~6.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortData~7.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortCntl~0.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortCntl~1.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortCntl~2.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortCntl~3.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortCntl~4.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortCntl~5.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortCntl~6.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortCntl~7.OUTPUTSELECT
SCTxPortRdy => NextState_slvSndPkt~42.OUTPUTSELECT
SCTxPortRdy => NextState_slvSndPkt~43.OUTPUTSELECT
SCTxPortRdy => next_fifoReadEn~0.OUTPUTSELECT
SCTxPortRdy => NextState_slvSndPkt~44.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortData~8.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortData~9.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortData~10.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortData~11.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortData~12.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortData~13.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortData~14.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortData~15.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortCntl~8.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortCntl~9.OUTPUTSELECT
SCTxPortReq <= SCTxPortReq~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortWEn <= SCTxPortWEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
sendPacketRdy <= sendPacketRdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
sendPacketWEn => NextState_slvSndPkt~0.OUTPUTSELECT
sendPacketWEn => NextState_slvSndPkt~1.OUTPUTSELECT
sendPacketWEn => NextState_slvSndPkt~2.OUTPUTSELECT
sendPacketWEn => NextState_slvSndPkt~3.OUTPUTSELECT
sendPacketWEn => NextState_slvSndPkt~4.OUTPUTSELECT
sendPacketWEn => NextState_slvSndPkt~5.OUTPUTSELECT
sendPacketWEn => NextState_slvSndPkt~6.OUTPUTSELECT
sendPacketWEn => NextState_slvSndPkt~7.OUTPUTSELECT
sendPacketWEn => NextState_slvSndPkt~8.OUTPUTSELECT
sendPacketWEn => NextState_slvSndPkt~9.OUTPUTSELECT
sendPacketWEn => NextState_slvSndPkt~10.OUTPUTSELECT
sendPacketWEn => NextState_slvSndPkt~11.OUTPUTSELECT
sendPacketWEn => NextState_slvSndPkt~12.OUTPUTSELECT
sendPacketWEn => NextState_slvSndPkt~13.OUTPUTSELECT
sendPacketWEn => next_sendPacketRdy~0.OUTPUTSELECT
sendPacketWEn => next_SCTxPortReq~0.OUTPUTSELECT


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|usbSlaveControl:u_usbSlaveControl|slaveDirectControl:u_slaveDirectControl
clk => SCTxPortCntl[7]~reg0.CLK
clk => SCTxPortCntl[6]~reg0.CLK
clk => SCTxPortCntl[5]~reg0.CLK
clk => SCTxPortCntl[4]~reg0.CLK
clk => SCTxPortCntl[3]~reg0.CLK
clk => SCTxPortCntl[2]~reg0.CLK
clk => SCTxPortCntl[1]~reg0.CLK
clk => SCTxPortCntl[0]~reg0.CLK
clk => SCTxPortData[7]~reg0.CLK
clk => SCTxPortData[6]~reg0.CLK
clk => SCTxPortData[5]~reg0.CLK
clk => SCTxPortData[4]~reg0.CLK
clk => SCTxPortData[3]~reg0.CLK
clk => SCTxPortData[2]~reg0.CLK
clk => SCTxPortData[1]~reg0.CLK
clk => SCTxPortData[0]~reg0.CLK
clk => SCTxPortWEn~reg0.CLK
clk => SCTxPortReq~reg0.CLK
clk => CurrState_slvDrctCntl~8.IN1
directControlEn => Selector4.IN6
directControlEn => Selector6.IN6
directControlEn => Selector5.IN3
directControlEn => Selector7.IN4
directControlEn => next_SCTxPortReq~0.OUTPUTSELECT
directControlLineState[0] => next_SCTxPortData~7.DATAB
directControlLineState[1] => next_SCTxPortData~6.DATAB
rst => CurrState_slvDrctCntl~0.OUTPUTSELECT
rst => CurrState_slvDrctCntl~1.OUTPUTSELECT
rst => CurrState_slvDrctCntl~2.OUTPUTSELECT
rst => CurrState_slvDrctCntl~3.OUTPUTSELECT
rst => CurrState_slvDrctCntl~4.OUTPUTSELECT
rst => CurrState_slvDrctCntl~5.OUTPUTSELECT
rst => CurrState_slvDrctCntl~6.OUTPUTSELECT
rst => CurrState_slvDrctCntl~7.OUTPUTSELECT
rst => SCTxPortCntl~0.OUTPUTSELECT
rst => SCTxPortCntl~1.OUTPUTSELECT
rst => SCTxPortCntl~2.OUTPUTSELECT
rst => SCTxPortCntl~3.OUTPUTSELECT
rst => SCTxPortCntl~4.OUTPUTSELECT
rst => SCTxPortCntl~5.OUTPUTSELECT
rst => SCTxPortCntl~6.OUTPUTSELECT
rst => SCTxPortCntl~7.OUTPUTSELECT
rst => SCTxPortData~0.OUTPUTSELECT
rst => SCTxPortData~1.OUTPUTSELECT
rst => SCTxPortData~2.OUTPUTSELECT
rst => SCTxPortData~3.OUTPUTSELECT
rst => SCTxPortData~4.OUTPUTSELECT
rst => SCTxPortData~5.OUTPUTSELECT
rst => SCTxPortData~6.OUTPUTSELECT
rst => SCTxPortData~7.OUTPUTSELECT
rst => SCTxPortWEn~0.OUTPUTSELECT
rst => SCTxPortReq~0.OUTPUTSELECT
SCTxPortCntl[0] <= SCTxPortCntl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortCntl[1] <= SCTxPortCntl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortCntl[2] <= SCTxPortCntl[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortCntl[3] <= SCTxPortCntl[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortCntl[4] <= SCTxPortCntl[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortCntl[5] <= SCTxPortCntl[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortCntl[6] <= SCTxPortCntl[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortCntl[7] <= SCTxPortCntl[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortData[0] <= SCTxPortData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortData[1] <= SCTxPortData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortData[2] <= SCTxPortData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortData[3] <= SCTxPortData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortData[4] <= SCTxPortData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortData[5] <= SCTxPortData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortData[6] <= SCTxPortData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortData[7] <= SCTxPortData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortGnt => NextState_slvDrctCntl~0.OUTPUTSELECT
SCTxPortGnt => NextState_slvDrctCntl~1.OUTPUTSELECT
SCTxPortGnt => NextState_slvDrctCntl~2.OUTPUTSELECT
SCTxPortGnt => NextState_slvDrctCntl~3.OUTPUTSELECT
SCTxPortGnt => NextState_slvDrctCntl~4.OUTPUTSELECT
SCTxPortGnt => NextState_slvDrctCntl~5.OUTPUTSELECT
SCTxPortGnt => NextState_slvDrctCntl~6.OUTPUTSELECT
SCTxPortGnt => NextState_slvDrctCntl~7.OUTPUTSELECT
SCTxPortGnt => NextState_slvDrctCntl~16.OUTPUTSELECT
SCTxPortGnt => NextState_slvDrctCntl~17.OUTPUTSELECT
SCTxPortRdy => NextState_slvDrctCntl~8.OUTPUTSELECT
SCTxPortRdy => NextState_slvDrctCntl~9.OUTPUTSELECT
SCTxPortRdy => NextState_slvDrctCntl~10.OUTPUTSELECT
SCTxPortRdy => NextState_slvDrctCntl~11.OUTPUTSELECT
SCTxPortRdy => NextState_slvDrctCntl~12.OUTPUTSELECT
SCTxPortRdy => NextState_slvDrctCntl~13.OUTPUTSELECT
SCTxPortRdy => NextState_slvDrctCntl~14.OUTPUTSELECT
SCTxPortRdy => NextState_slvDrctCntl~15.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortWEn~0.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortData~0.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortData~1.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortData~2.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortData~3.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortData~4.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortData~5.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortData~6.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortData~7.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortCntl~0.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortCntl~1.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortCntl~2.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortCntl~3.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortCntl~4.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortCntl~5.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortCntl~6.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortCntl~7.OUTPUTSELECT
SCTxPortRdy => NextState_slvDrctCntl~18.OUTPUTSELECT
SCTxPortRdy => NextState_slvDrctCntl~19.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortData~8.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortData~9.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortCntl~8.OUTPUTSELECT
SCTxPortRdy => next_SCTxPortCntl~9.OUTPUTSELECT
SCTxPortReq <= SCTxPortReq~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortWEn <= SCTxPortWEn~reg0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|usbSlaveControl:u_usbSlaveControl|SCTxPortArbiter:u_SCTxPortArbiter
clk => sendPacketGnt~reg0.CLK
clk => directCntlGnt~reg0.CLK
clk => muxDCEn.CLK
clk => CurrState_SCTxArb~4.IN1
directCntlCntl[0] => SCTxPortCntl~7.DATAB
directCntlCntl[1] => SCTxPortCntl~6.DATAB
directCntlCntl[2] => SCTxPortCntl~5.DATAB
directCntlCntl[3] => SCTxPortCntl~4.DATAB
directCntlCntl[4] => SCTxPortCntl~3.DATAB
directCntlCntl[5] => SCTxPortCntl~2.DATAB
directCntlCntl[6] => SCTxPortCntl~1.DATAB
directCntlCntl[7] => SCTxPortCntl~0.DATAB
directCntlData[0] => SCTxPortData~7.DATAB
directCntlData[1] => SCTxPortData~6.DATAB
directCntlData[2] => SCTxPortData~5.DATAB
directCntlData[3] => SCTxPortData~4.DATAB
directCntlData[4] => SCTxPortData~3.DATAB
directCntlData[5] => SCTxPortData~2.DATAB
directCntlData[6] => SCTxPortData~1.DATAB
directCntlData[7] => SCTxPortData~0.DATAB
directCntlGnt <= directCntlGnt~reg0.DB_MAX_OUTPUT_PORT_TYPE
directCntlReq => NextState_SCTxArb~0.OUTPUTSELECT
directCntlReq => NextState_SCTxArb~1.OUTPUTSELECT
directCntlReq => NextState_SCTxArb~2.OUTPUTSELECT
directCntlReq => NextState_SCTxArb~3.OUTPUTSELECT
directCntlReq => next_directCntlGnt~0.OUTPUTSELECT
directCntlReq => next_muxDCEn~0.OUTPUTSELECT
directCntlReq => NextState_SCTxArb~12.OUTPUTSELECT
directCntlReq => NextState_SCTxArb~13.OUTPUTSELECT
directCntlReq => NextState_SCTxArb~14.OUTPUTSELECT
directCntlReq => NextState_SCTxArb~15.OUTPUTSELECT
directCntlReq => next_directCntlGnt~2.OUTPUTSELECT
directCntlWEn => SCTxPortWEnable~0.DATAB
rst => CurrState_SCTxArb~0.OUTPUTSELECT
rst => CurrState_SCTxArb~1.OUTPUTSELECT
rst => CurrState_SCTxArb~2.OUTPUTSELECT
rst => CurrState_SCTxArb~3.OUTPUTSELECT
rst => sendPacketGnt~0.OUTPUTSELECT
rst => directCntlGnt~0.OUTPUTSELECT
rst => muxDCEn~0.OUTPUTSELECT
SCTxPortCntl[0] <= SCTxPortCntl~7.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortCntl[1] <= SCTxPortCntl~6.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortCntl[2] <= SCTxPortCntl~5.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortCntl[3] <= SCTxPortCntl~4.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortCntl[4] <= SCTxPortCntl~3.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortCntl[5] <= SCTxPortCntl~2.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortCntl[6] <= SCTxPortCntl~1.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortCntl[7] <= SCTxPortCntl~0.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortData[0] <= SCTxPortData~7.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortData[1] <= SCTxPortData~6.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortData[2] <= SCTxPortData~5.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortData[3] <= SCTxPortData~4.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortData[4] <= SCTxPortData~3.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortData[5] <= SCTxPortData~2.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortData[6] <= SCTxPortData~1.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortData[7] <= SCTxPortData~0.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortRdyIn => SCTxPortRdyOut.DATAIN
SCTxPortRdyOut <= SCTxPortRdyIn.DB_MAX_OUTPUT_PORT_TYPE
SCTxPortWEnable <= SCTxPortWEnable~0.DB_MAX_OUTPUT_PORT_TYPE
sendPacketCntl[0] => SCTxPortCntl~7.DATAA
sendPacketCntl[1] => SCTxPortCntl~6.DATAA
sendPacketCntl[2] => SCTxPortCntl~5.DATAA
sendPacketCntl[3] => SCTxPortCntl~4.DATAA
sendPacketCntl[4] => SCTxPortCntl~3.DATAA
sendPacketCntl[5] => SCTxPortCntl~2.DATAA
sendPacketCntl[6] => SCTxPortCntl~1.DATAA
sendPacketCntl[7] => SCTxPortCntl~0.DATAA
sendPacketData[0] => SCTxPortData~7.DATAA
sendPacketData[1] => SCTxPortData~6.DATAA
sendPacketData[2] => SCTxPortData~5.DATAA
sendPacketData[3] => SCTxPortData~4.DATAA
sendPacketData[4] => SCTxPortData~3.DATAA
sendPacketData[5] => SCTxPortData~2.DATAA
sendPacketData[6] => SCTxPortData~1.DATAA
sendPacketData[7] => SCTxPortData~0.DATAA
sendPacketGnt <= sendPacketGnt~reg0.DB_MAX_OUTPUT_PORT_TYPE
sendPacketReq => NextState_SCTxArb~4.OUTPUTSELECT
sendPacketReq => NextState_SCTxArb~5.OUTPUTSELECT
sendPacketReq => NextState_SCTxArb~6.OUTPUTSELECT
sendPacketReq => NextState_SCTxArb~7.OUTPUTSELECT
sendPacketReq => next_sendPacketGnt~0.OUTPUTSELECT
sendPacketReq => next_muxDCEn~1.OUTPUTSELECT
sendPacketReq => next_directCntlGnt~1.OUTPUTSELECT
sendPacketReq => NextState_SCTxArb~8.OUTPUTSELECT
sendPacketReq => NextState_SCTxArb~9.OUTPUTSELECT
sendPacketReq => NextState_SCTxArb~10.OUTPUTSELECT
sendPacketReq => NextState_SCTxArb~11.OUTPUTSELECT
sendPacketReq => next_sendPacketGnt~1.OUTPUTSELECT
sendPacketWEn => SCTxPortWEnable~0.DATAA


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|usbSlaveControl:u_usbSlaveControl|slaveGetPacket:u_slaveGetPacket
ACKRxed <= ACKRxed~reg0.DB_MAX_OUTPUT_PORT_TYPE
bitStuffError <= bitStuffError~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => RXOverflow~reg0.CLK
clk => ACKRxed~reg0.CLK
clk => CRCError~reg0.CLK
clk => bitStuffError~reg0.CLK
clk => dataSequence~reg0.CLK
clk => RXFifoWEn~reg0.CLK
clk => RXFifoData[7]~reg0.CLK
clk => RXFifoData[6]~reg0.CLK
clk => RXFifoData[5]~reg0.CLK
clk => RXFifoData[4]~reg0.CLK
clk => RXFifoData[3]~reg0.CLK
clk => RXFifoData[2]~reg0.CLK
clk => RXFifoData[1]~reg0.CLK
clk => RXFifoData[0]~reg0.CLK
clk => RXPacketRdy~reg0.CLK
clk => RXTimeOut~reg0.CLK
clk => RxPID[3]~reg0.CLK
clk => RxPID[2]~reg0.CLK
clk => RxPID[1]~reg0.CLK
clk => RxPID[0]~reg0.CLK
clk => RXByte[7].CLK
clk => RXByte[6].CLK
clk => RXByte[5].CLK
clk => RXByte[4].CLK
clk => RXByte[3].CLK
clk => RXByte[2].CLK
clk => RXByte[1].CLK
clk => RXByte[0].CLK
clk => RXStreamStatus[7].CLK
clk => RXStreamStatus[6].CLK
clk => RXStreamStatus[5].CLK
clk => RXStreamStatus[4].CLK
clk => RXStreamStatus[3].CLK
clk => RXStreamStatus[2].CLK
clk => RXStreamStatus[1].CLK
clk => RXStreamStatus[0].CLK
clk => RXByteOldest[7].CLK
clk => RXByteOldest[6].CLK
clk => RXByteOldest[5].CLK
clk => RXByteOldest[4].CLK
clk => RXByteOldest[3].CLK
clk => RXByteOldest[2].CLK
clk => RXByteOldest[1].CLK
clk => RXByteOldest[0].CLK
clk => RXByteOld[7].CLK
clk => RXByteOld[6].CLK
clk => RXByteOld[5].CLK
clk => RXByteOld[4].CLK
clk => RXByteOld[3].CLK
clk => RXByteOld[2].CLK
clk => RXByteOld[1].CLK
clk => RXByteOld[0].CLK
clk => CurrState_slvGetPkt~19.IN1
CRCError <= CRCError~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataSequence <= dataSequence~reg0.DB_MAX_OUTPUT_PORT_TYPE
endPointReady => NextState_slvGetPkt~82.OUTPUTSELECT
endPointReady => NextState_slvGetPkt~83.OUTPUTSELECT
endPointReady => Selector4.IN7
endPointReady => next_RXOverflow~2.OUTPUTSELECT
endPointReady => next_RXFifoWEn~1.OUTPUTSELECT
endPointReady => next_RXFifoData~8.OUTPUTSELECT
endPointReady => next_RXFifoData~9.OUTPUTSELECT
endPointReady => next_RXFifoData~10.OUTPUTSELECT
endPointReady => next_RXFifoData~11.OUTPUTSELECT
endPointReady => next_RXFifoData~12.OUTPUTSELECT
endPointReady => next_RXFifoData~13.OUTPUTSELECT
endPointReady => next_RXFifoData~14.OUTPUTSELECT
endPointReady => next_RXFifoData~15.OUTPUTSELECT
endPointReady => next_RXByteOldest~16.OUTPUTSELECT
endPointReady => next_RXByteOldest~17.OUTPUTSELECT
endPointReady => next_RXByteOldest~18.OUTPUTSELECT
endPointReady => next_RXByteOldest~19.OUTPUTSELECT
endPointReady => next_RXByteOldest~20.OUTPUTSELECT
endPointReady => next_RXByteOldest~21.OUTPUTSELECT
endPointReady => next_RXByteOldest~22.OUTPUTSELECT
endPointReady => next_RXByteOldest~23.OUTPUTSELECT
endPointReady => next_RXByteOld~16.OUTPUTSELECT
endPointReady => next_RXByteOld~17.OUTPUTSELECT
endPointReady => next_RXByteOld~18.OUTPUTSELECT
endPointReady => next_RXByteOld~19.OUTPUTSELECT
endPointReady => next_RXByteOld~20.OUTPUTSELECT
endPointReady => next_RXByteOld~21.OUTPUTSELECT
endPointReady => next_RXByteOld~22.OUTPUTSELECT
endPointReady => next_RXByteOld~23.OUTPUTSELECT
getPacketEn => NextState_slvGetPkt~38.OUTPUTSELECT
getPacketEn => NextState_slvGetPkt~39.OUTPUTSELECT
getPacketEn => NextState_slvGetPkt~40.OUTPUTSELECT
getPacketEn => NextState_slvGetPkt~41.OUTPUTSELECT
getPacketEn => NextState_slvGetPkt~42.OUTPUTSELECT
getPacketEn => NextState_slvGetPkt~43.OUTPUTSELECT
getPacketEn => NextState_slvGetPkt~44.OUTPUTSELECT
getPacketEn => NextState_slvGetPkt~45.OUTPUTSELECT
getPacketEn => NextState_slvGetPkt~46.OUTPUTSELECT
getPacketEn => NextState_slvGetPkt~47.OUTPUTSELECT
getPacketEn => NextState_slvGetPkt~48.OUTPUTSELECT
getPacketEn => NextState_slvGetPkt~49.OUTPUTSELECT
getPacketEn => NextState_slvGetPkt~50.OUTPUTSELECT
getPacketEn => NextState_slvGetPkt~51.OUTPUTSELECT
getPacketEn => NextState_slvGetPkt~52.OUTPUTSELECT
getPacketEn => NextState_slvGetPkt~53.OUTPUTSELECT
getPacketEn => NextState_slvGetPkt~54.OUTPUTSELECT
getPacketEn => NextState_slvGetPkt~55.OUTPUTSELECT
getPacketEn => NextState_slvGetPkt~56.OUTPUTSELECT
rst => CurrState_slvGetPkt~0.OUTPUTSELECT
rst => CurrState_slvGetPkt~1.OUTPUTSELECT
rst => CurrState_slvGetPkt~2.OUTPUTSELECT
rst => CurrState_slvGetPkt~3.OUTPUTSELECT
rst => CurrState_slvGetPkt~4.OUTPUTSELECT
rst => CurrState_slvGetPkt~5.OUTPUTSELECT
rst => CurrState_slvGetPkt~6.OUTPUTSELECT
rst => CurrState_slvGetPkt~7.OUTPUTSELECT
rst => CurrState_slvGetPkt~8.OUTPUTSELECT
rst => CurrState_slvGetPkt~9.OUTPUTSELECT
rst => CurrState_slvGetPkt~10.OUTPUTSELECT
rst => CurrState_slvGetPkt~11.OUTPUTSELECT
rst => CurrState_slvGetPkt~12.OUTPUTSELECT
rst => CurrState_slvGetPkt~13.OUTPUTSELECT
rst => CurrState_slvGetPkt~14.OUTPUTSELECT
rst => CurrState_slvGetPkt~15.OUTPUTSELECT
rst => CurrState_slvGetPkt~16.OUTPUTSELECT
rst => CurrState_slvGetPkt~17.OUTPUTSELECT
rst => CurrState_slvGetPkt~18.OUTPUTSELECT
rst => RXOverflow~0.OUTPUTSELECT
rst => ACKRxed~0.OUTPUTSELECT
rst => CRCError~0.OUTPUTSELECT
rst => bitStuffError~0.OUTPUTSELECT
rst => dataSequence~0.OUTPUTSELECT
rst => RXFifoWEn~0.OUTPUTSELECT
rst => RXFifoData~0.OUTPUTSELECT
rst => RXFifoData~1.OUTPUTSELECT
rst => RXFifoData~2.OUTPUTSELECT
rst => RXFifoData~3.OUTPUTSELECT
rst => RXFifoData~4.OUTPUTSELECT
rst => RXFifoData~5.OUTPUTSELECT
rst => RXFifoData~6.OUTPUTSELECT
rst => RXFifoData~7.OUTPUTSELECT
rst => RXPacketRdy~0.OUTPUTSELECT
rst => RXTimeOut~0.OUTPUTSELECT
rst => RxPID~0.OUTPUTSELECT
rst => RxPID~1.OUTPUTSELECT
rst => RxPID~2.OUTPUTSELECT
rst => RxPID~3.OUTPUTSELECT
rst => RXByte~0.OUTPUTSELECT
rst => RXByte~1.OUTPUTSELECT
rst => RXByte~2.OUTPUTSELECT
rst => RXByte~3.OUTPUTSELECT
rst => RXByte~4.OUTPUTSELECT
rst => RXByte~5.OUTPUTSELECT
rst => RXByte~6.OUTPUTSELECT
rst => RXByte~7.OUTPUTSELECT
rst => RXStreamStatus~0.OUTPUTSELECT
rst => RXStreamStatus~1.OUTPUTSELECT
rst => RXStreamStatus~2.OUTPUTSELECT
rst => RXStreamStatus~3.OUTPUTSELECT
rst => RXStreamStatus~4.OUTPUTSELECT
rst => RXStreamStatus~5.OUTPUTSELECT
rst => RXStreamStatus~6.OUTPUTSELECT
rst => RXStreamStatus~7.OUTPUTSELECT
rst => RXByteOldest~0.OUTPUTSELECT
rst => RXByteOldest~1.OUTPUTSELECT
rst => RXByteOldest~2.OUTPUTSELECT
rst => RXByteOldest~3.OUTPUTSELECT
rst => RXByteOldest~4.OUTPUTSELECT
rst => RXByteOldest~5.OUTPUTSELECT
rst => RXByteOldest~6.OUTPUTSELECT
rst => RXByteOldest~7.OUTPUTSELECT
rst => RXByteOld~0.OUTPUTSELECT
rst => RXByteOld~1.OUTPUTSELECT
rst => RXByteOld~2.OUTPUTSELECT
rst => RXByteOld~3.OUTPUTSELECT
rst => RXByteOld~4.OUTPUTSELECT
rst => RXByteOld~5.OUTPUTSELECT
rst => RXByteOld~6.OUTPUTSELECT
rst => RXByteOld~7.OUTPUTSELECT
RXDataIn[0] => next_RXByte~7.DATAB
RXDataIn[0] => next_RXByte~15.DATAB
RXDataIn[1] => next_RXByte~6.DATAB
RXDataIn[1] => next_RXByte~14.DATAB
RXDataIn[2] => next_RXByte~5.DATAB
RXDataIn[2] => next_RXOverflow~0.DATAB
RXDataIn[2] => next_RXByte~13.DATAB
RXDataIn[3] => next_RXByte~4.DATAB
RXDataIn[3] => next_RXByte~12.DATAB
RXDataIn[4] => next_RXByte~3.DATAB
RXDataIn[4] => next_RXByte~11.DATAB
RXDataIn[5] => next_RXByte~2.DATAB
RXDataIn[5] => next_ACKRxed~0.DATAB
RXDataIn[5] => next_RXByte~10.DATAB
RXDataIn[6] => next_RXByte~1.DATAB
RXDataIn[6] => next_RXByte~9.DATAB
RXDataIn[7] => next_RXByte~0.DATAB
RXDataIn[7] => next_RXByte~8.DATAB
RXDataValid => NextState_slvGetPkt~19.OUTPUTSELECT
RXDataValid => NextState_slvGetPkt~20.OUTPUTSELECT
RXDataValid => NextState_slvGetPkt~21.OUTPUTSELECT
RXDataValid => NextState_slvGetPkt~22.OUTPUTSELECT
RXDataValid => NextState_slvGetPkt~23.OUTPUTSELECT
RXDataValid => NextState_slvGetPkt~24.OUTPUTSELECT
RXDataValid => NextState_slvGetPkt~25.OUTPUTSELECT
RXDataValid => NextState_slvGetPkt~26.OUTPUTSELECT
RXDataValid => NextState_slvGetPkt~27.OUTPUTSELECT
RXDataValid => NextState_slvGetPkt~28.OUTPUTSELECT
RXDataValid => NextState_slvGetPkt~29.OUTPUTSELECT
RXDataValid => NextState_slvGetPkt~30.OUTPUTSELECT
RXDataValid => NextState_slvGetPkt~31.OUTPUTSELECT
RXDataValid => NextState_slvGetPkt~32.OUTPUTSELECT
RXDataValid => NextState_slvGetPkt~33.OUTPUTSELECT
RXDataValid => NextState_slvGetPkt~34.OUTPUTSELECT
RXDataValid => NextState_slvGetPkt~35.OUTPUTSELECT
RXDataValid => NextState_slvGetPkt~36.OUTPUTSELECT
RXDataValid => NextState_slvGetPkt~37.OUTPUTSELECT
RXDataValid => next_RXByte~0.OUTPUTSELECT
RXDataValid => next_RXByte~1.OUTPUTSELECT
RXDataValid => next_RXByte~2.OUTPUTSELECT
RXDataValid => next_RXByte~3.OUTPUTSELECT
RXDataValid => next_RXByte~4.OUTPUTSELECT
RXDataValid => next_RXByte~5.OUTPUTSELECT
RXDataValid => next_RXByte~6.OUTPUTSELECT
RXDataValid => next_RXByte~7.OUTPUTSELECT
RXDataValid => next_RXStreamStatus~0.OUTPUTSELECT
RXDataValid => next_RXStreamStatus~1.OUTPUTSELECT
RXDataValid => next_RXStreamStatus~2.OUTPUTSELECT
RXDataValid => next_RXStreamStatus~3.OUTPUTSELECT
RXDataValid => next_RXStreamStatus~4.OUTPUTSELECT
RXDataValid => next_RXStreamStatus~5.OUTPUTSELECT
RXDataValid => next_RXStreamStatus~6.OUTPUTSELECT
RXDataValid => next_RXStreamStatus~7.OUTPUTSELECT
RXDataValid => next_RXTimeOut~0.OUTPUTSELECT
RXDataValid => NextState_slvGetPkt~59.OUTPUTSELECT
RXDataValid => NextState_slvGetPkt~60.OUTPUTSELECT
RXDataValid => NextState_slvGetPkt~61.OUTPUTSELECT
RXDataValid => NextState_slvGetPkt~62.OUTPUTSELECT
RXDataValid => NextState_slvGetPkt~63.OUTPUTSELECT
RXDataValid => NextState_slvGetPkt~64.OUTPUTSELECT
RXDataValid => NextState_slvGetPkt~65.OUTPUTSELECT
RXDataValid => NextState_slvGetPkt~66.OUTPUTSELECT
RXDataValid => NextState_slvGetPkt~67.OUTPUTSELECT
RXDataValid => NextState_slvGetPkt~68.OUTPUTSELECT
RXDataValid => NextState_slvGetPkt~69.OUTPUTSELECT
RXDataValid => NextState_slvGetPkt~70.OUTPUTSELECT
RXDataValid => NextState_slvGetPkt~71.OUTPUTSELECT
RXDataValid => NextState_slvGetPkt~72.OUTPUTSELECT
RXDataValid => NextState_slvGetPkt~73.OUTPUTSELECT
RXDataValid => NextState_slvGetPkt~74.OUTPUTSELECT
RXDataValid => NextState_slvGetPkt~75.OUTPUTSELECT
RXDataValid => NextState_slvGetPkt~76.OUTPUTSELECT
RXDataValid => NextState_slvGetPkt~77.OUTPUTSELECT
RXDataValid => next_RXOverflow~0.OUTPUTSELECT
RXDataValid => next_ACKRxed~0.OUTPUTSELECT
RXDataValid => NextState_slvGetPkt~78.OUTPUTSELECT
RXDataValid => NextState_slvGetPkt~79.OUTPUTSELECT
RXDataValid => NextState_slvGetPkt~80.OUTPUTSELECT
RXDataValid => NextState_slvGetPkt~81.OUTPUTSELECT
RXDataValid => always0~0.IN0
RXDataValid => NextState_slvGetPkt~84.OUTPUTSELECT
RXFifoData[0] <= RXFifoData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RXFifoData[1] <= RXFifoData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RXFifoData[2] <= RXFifoData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RXFifoData[3] <= RXFifoData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RXFifoData[4] <= RXFifoData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RXFifoData[5] <= RXFifoData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RXFifoData[6] <= RXFifoData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RXFifoData[7] <= RXFifoData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RXFifoFull => NextState_slvGetPkt~83.DATAA
RXFifoFull => next_RXOverflow~1.OUTPUTSELECT
RXFifoFull => next_RXFifoWEn~0.OUTPUTSELECT
RXFifoFull => next_RXFifoData~0.OUTPUTSELECT
RXFifoFull => next_RXFifoData~1.OUTPUTSELECT
RXFifoFull => next_RXFifoData~2.OUTPUTSELECT
RXFifoFull => next_RXFifoData~3.OUTPUTSELECT
RXFifoFull => next_RXFifoData~4.OUTPUTSELECT
RXFifoFull => next_RXFifoData~5.OUTPUTSELECT
RXFifoFull => next_RXFifoData~6.OUTPUTSELECT
RXFifoFull => next_RXFifoData~7.OUTPUTSELECT
RXFifoFull => next_RXByteOldest~8.OUTPUTSELECT
RXFifoFull => next_RXByteOldest~9.OUTPUTSELECT
RXFifoFull => next_RXByteOldest~10.OUTPUTSELECT
RXFifoFull => next_RXByteOldest~11.OUTPUTSELECT
RXFifoFull => next_RXByteOldest~12.OUTPUTSELECT
RXFifoFull => next_RXByteOldest~13.OUTPUTSELECT
RXFifoFull => next_RXByteOldest~14.OUTPUTSELECT
RXFifoFull => next_RXByteOldest~15.OUTPUTSELECT
RXFifoFull => next_RXByteOld~8.OUTPUTSELECT
RXFifoFull => next_RXByteOld~9.OUTPUTSELECT
RXFifoFull => next_RXByteOld~10.OUTPUTSELECT
RXFifoFull => next_RXByteOld~11.OUTPUTSELECT
RXFifoFull => next_RXByteOld~12.OUTPUTSELECT
RXFifoFull => next_RXByteOld~13.OUTPUTSELECT
RXFifoFull => next_RXByteOld~14.OUTPUTSELECT
RXFifoFull => next_RXByteOld~15.OUTPUTSELECT
RXFifoFull => NextState_slvGetPkt~82.DATAA
RXFifoWEn <= RXFifoWEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
RXOverflow <= RXOverflow~reg0.DB_MAX_OUTPUT_PORT_TYPE
RXPacketRdy <= RXPacketRdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxPID[0] <= RxPID[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxPID[1] <= RxPID[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxPID[2] <= RxPID[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxPID[3] <= RxPID[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RXStreamStatusIn[0] => next_RXStreamStatus~7.DATAB
RXStreamStatusIn[0] => Equal4.IN55
RXStreamStatusIn[1] => next_RXStreamStatus~6.DATAB
RXStreamStatusIn[1] => Equal4.IN30
RXStreamStatusIn[2] => next_RXStreamStatus~5.DATAB
RXStreamStatusIn[2] => Equal4.IN29
RXStreamStatusIn[3] => next_RXStreamStatus~4.DATAB
RXStreamStatusIn[3] => Equal4.IN28
RXStreamStatusIn[4] => next_RXStreamStatus~3.DATAB
RXStreamStatusIn[4] => Equal4.IN27
RXStreamStatusIn[5] => next_RXStreamStatus~2.DATAB
RXStreamStatusIn[5] => Equal4.IN26
RXStreamStatusIn[6] => next_RXStreamStatus~1.DATAB
RXStreamStatusIn[6] => Equal4.IN25
RXStreamStatusIn[7] => next_RXStreamStatus~0.DATAB
RXStreamStatusIn[7] => Equal4.IN24
RXTimeOut <= RXTimeOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIERxTimeOut => NextState_slvGetPkt~0.OUTPUTSELECT
SIERxTimeOut => NextState_slvGetPkt~1.OUTPUTSELECT
SIERxTimeOut => NextState_slvGetPkt~2.OUTPUTSELECT
SIERxTimeOut => NextState_slvGetPkt~3.OUTPUTSELECT
SIERxTimeOut => NextState_slvGetPkt~4.OUTPUTSELECT
SIERxTimeOut => NextState_slvGetPkt~5.OUTPUTSELECT
SIERxTimeOut => NextState_slvGetPkt~6.OUTPUTSELECT
SIERxTimeOut => NextState_slvGetPkt~7.OUTPUTSELECT
SIERxTimeOut => NextState_slvGetPkt~8.OUTPUTSELECT
SIERxTimeOut => NextState_slvGetPkt~9.OUTPUTSELECT
SIERxTimeOut => NextState_slvGetPkt~10.OUTPUTSELECT
SIERxTimeOut => NextState_slvGetPkt~11.OUTPUTSELECT
SIERxTimeOut => NextState_slvGetPkt~12.OUTPUTSELECT
SIERxTimeOut => NextState_slvGetPkt~13.OUTPUTSELECT
SIERxTimeOut => NextState_slvGetPkt~14.OUTPUTSELECT
SIERxTimeOut => NextState_slvGetPkt~15.OUTPUTSELECT
SIERxTimeOut => NextState_slvGetPkt~16.OUTPUTSELECT
SIERxTimeOut => NextState_slvGetPkt~17.OUTPUTSELECT
SIERxTimeOut => NextState_slvGetPkt~18.OUTPUTSELECT
SIERxTimeOut => next_RXTimeOut~0.DATAA


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|usbSlaveControl:u_usbSlaveControl|slaveRxStatusMonitor:u_slaveRxStatusMonitor
connectStateIn[0] => Equal0.IN1
connectStateIn[0] => oldConnectState[0].DATAIN
connectStateIn[0] => connectStateOut[0].DATAIN
connectStateIn[1] => Equal0.IN0
connectStateIn[1] => oldConnectState[1].DATAIN
connectStateIn[1] => connectStateOut[1].DATAIN
connectStateOut[0] <= connectStateIn[0].DB_MAX_OUTPUT_PORT_TYPE
connectStateOut[1] <= connectStateIn[1].DB_MAX_OUTPUT_PORT_TYPE
resumeDetectedIn => always1~0.IN1
resumeDetectedIn => oldResumeDetected.DATAIN
resetEventOut <= resetEventOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
resumeIntOut <= resumeIntOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => oldConnectState[0].CLK
clk => oldResumeDetected.CLK
clk => resetEventOut~reg0.CLK
clk => resumeIntOut~reg0.CLK
clk => oldConnectState[1].CLK
rst => resetEventOut~reg0.ENA
rst => resumeIntOut~reg0.ENA


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|usbSlaveControl:u_usbSlaveControl|fifoMux:u_fifoMux
currEndP[0] => Decoder0.IN1
currEndP[1] => Decoder0.IN0
currEndP[2] => ~NO_FANOUT~
currEndP[3] => ~NO_FANOUT~
TxFifoREn => TxFifoEP0REn~0.DATAB
TxFifoREn => TxFifoEP1REn~0.DATAB
TxFifoREn => TxFifoEP2REn~0.DATAB
TxFifoREn => TxFifoEP3REn~0.DATAB
TxFifoEP0REn <= TxFifoEP0REn~0.DB_MAX_OUTPUT_PORT_TYPE
TxFifoEP1REn <= TxFifoEP1REn~0.DB_MAX_OUTPUT_PORT_TYPE
TxFifoEP2REn <= TxFifoEP2REn~0.DB_MAX_OUTPUT_PORT_TYPE
TxFifoEP3REn <= TxFifoEP3REn~0.DB_MAX_OUTPUT_PORT_TYPE
TxFifoData[0] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
TxFifoData[1] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
TxFifoData[2] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
TxFifoData[3] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
TxFifoData[4] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
TxFifoData[5] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
TxFifoData[6] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
TxFifoData[7] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
TxFifoEP0Data[0] => Selector7.IN4
TxFifoEP0Data[1] => Selector6.IN4
TxFifoEP0Data[2] => Selector5.IN4
TxFifoEP0Data[3] => Selector4.IN4
TxFifoEP0Data[4] => Selector3.IN4
TxFifoEP0Data[5] => Selector2.IN4
TxFifoEP0Data[6] => Selector1.IN4
TxFifoEP0Data[7] => Selector0.IN4
TxFifoEP1Data[0] => Selector7.IN5
TxFifoEP1Data[1] => Selector6.IN5
TxFifoEP1Data[2] => Selector5.IN5
TxFifoEP1Data[3] => Selector4.IN5
TxFifoEP1Data[4] => Selector3.IN5
TxFifoEP1Data[5] => Selector2.IN5
TxFifoEP1Data[6] => Selector1.IN5
TxFifoEP1Data[7] => Selector0.IN5
TxFifoEP2Data[0] => Selector7.IN6
TxFifoEP2Data[1] => Selector6.IN6
TxFifoEP2Data[2] => Selector5.IN6
TxFifoEP2Data[3] => Selector4.IN6
TxFifoEP2Data[4] => Selector3.IN6
TxFifoEP2Data[5] => Selector2.IN6
TxFifoEP2Data[6] => Selector1.IN6
TxFifoEP2Data[7] => Selector0.IN6
TxFifoEP3Data[0] => Selector7.IN7
TxFifoEP3Data[1] => Selector6.IN7
TxFifoEP3Data[2] => Selector5.IN7
TxFifoEP3Data[3] => Selector4.IN7
TxFifoEP3Data[4] => Selector3.IN7
TxFifoEP3Data[5] => Selector2.IN7
TxFifoEP3Data[6] => Selector1.IN7
TxFifoEP3Data[7] => Selector0.IN7
TxFifoEmpty <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
TxFifoEP0Empty => Selector8.IN4
TxFifoEP1Empty => Selector8.IN5
TxFifoEP2Empty => Selector8.IN6
TxFifoEP3Empty => Selector8.IN7
RxFifoWEn => RxFifoEP0WEn~0.DATAB
RxFifoWEn => RxFifoEP1WEn~0.DATAB
RxFifoWEn => RxFifoEP2WEn~0.DATAB
RxFifoWEn => RxFifoEP3WEn~0.DATAB
RxFifoEP0WEn <= RxFifoEP0WEn~0.DB_MAX_OUTPUT_PORT_TYPE
RxFifoEP1WEn <= RxFifoEP1WEn~0.DB_MAX_OUTPUT_PORT_TYPE
RxFifoEP2WEn <= RxFifoEP2WEn~0.DB_MAX_OUTPUT_PORT_TYPE
RxFifoEP3WEn <= RxFifoEP3WEn~0.DB_MAX_OUTPUT_PORT_TYPE
RxFifoFull <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
RxFifoEP0Full => Selector9.IN4
RxFifoEP1Full => Selector9.IN5
RxFifoEP2Full => Selector9.IN6
RxFifoEP3Full => Selector9.IN7


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|wishBoneBI:u_wishBoneBI
address[0] => Equal0.IN6
address[0] => Equal1.IN5
address[0] => Equal2.IN5
address[0] => Equal3.IN4
address[0] => Equal4.IN6
address[0] => Equal5.IN5
address[0] => Equal6.IN5
address[0] => Equal7.IN4
address[0] => Equal8.IN5
address[0] => Equal9.IN4
address[1] => Equal0.IN5
address[1] => Equal1.IN4
address[1] => Equal2.IN4
address[1] => Equal3.IN3
address[1] => Equal4.IN5
address[1] => Equal5.IN4
address[1] => Equal6.IN4
address[1] => Equal7.IN3
address[1] => Equal8.IN4
address[1] => Equal9.IN3
address[2] => Equal0.IN4
address[2] => Equal1.IN3
address[2] => Equal2.IN3
address[2] => Equal3.IN2
address[2] => Equal4.IN4
address[2] => Equal5.IN3
address[2] => Equal6.IN3
address[2] => Equal7.IN2
address[2] => Equal8.IN3
address[2] => Equal9.IN2
address[3] => Equal0.IN3
address[3] => Equal1.IN2
address[3] => Equal2.IN2
address[3] => Equal3.IN1
address[3] => Equal4.IN3
address[3] => Equal5.IN2
address[3] => Equal6.IN2
address[3] => Equal7.IN1
address[3] => Equal8.IN2
address[3] => Equal9.IN1
address[4] => Decoder0.IN7
address[4] => Equal0.IN2
address[4] => Equal1.IN7
address[4] => Equal2.IN1
address[4] => Equal3.IN7
address[4] => Equal4.IN2
address[4] => Equal5.IN7
address[4] => Equal6.IN1
address[4] => Equal7.IN7
address[4] => Equal8.IN1
address[4] => Equal9.IN7
address[5] => Decoder0.IN6
address[5] => Equal0.IN7
address[5] => Equal1.IN6
address[5] => Equal2.IN7
address[5] => Equal3.IN6
address[5] => Equal4.IN1
address[5] => Equal5.IN1
address[5] => Equal6.IN7
address[5] => Equal7.IN6
address[5] => Equal8.IN0
address[5] => Equal9.IN0
address[6] => Decoder0.IN5
address[6] => Equal0.IN1
address[6] => Equal1.IN1
address[6] => Equal2.IN6
address[6] => Equal3.IN5
address[6] => Equal4.IN0
address[6] => Equal5.IN0
address[6] => Equal6.IN0
address[6] => Equal7.IN0
address[6] => Equal8.IN7
address[6] => Equal9.IN6
address[7] => Decoder0.IN4
address[7] => Equal0.IN0
address[7] => Equal1.IN0
address[7] => Equal2.IN0
address[7] => Equal3.IN0
address[7] => Equal4.IN7
address[7] => Equal5.IN6
address[7] => Equal6.IN6
address[7] => Equal7.IN5
address[7] => Equal8.IN6
address[7] => Equal9.IN5
dataIn[0] => ~NO_FANOUT~
dataIn[1] => ~NO_FANOUT~
dataIn[2] => ~NO_FANOUT~
dataIn[3] => ~NO_FANOUT~
dataIn[4] => ~NO_FANOUT~
dataIn[5] => ~NO_FANOUT~
dataIn[6] => ~NO_FANOUT~
dataIn[7] => ~NO_FANOUT~
dataOut[0] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
writeEn => always3~9.IN0
strobe_i => ack_o~0.DATAA
strobe_i => ack_delayed.DATAIN
ack_o <= ack_o~0.DB_MAX_OUTPUT_PORT_TYPE
clk => ack_delayed.CLK
rst => ~NO_FANOUT~
hostControlSel <= dataOut~1.DB_MAX_OUTPUT_PORT_TYPE
hostRxFifoSel <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
hostTxFifoSel <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
slaveControlSel <= dataOut~0.DB_MAX_OUTPUT_PORT_TYPE
slaveEP0RxFifoSel <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
slaveEP1RxFifoSel <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
slaveEP2RxFifoSel <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
slaveEP3RxFifoSel <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
slaveEP0TxFifoSel <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
slaveEP1TxFifoSel <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
slaveEP2TxFifoSel <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
slaveEP3TxFifoSel <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
hostSlaveMuxSel <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
dataFromHostControl[0] => Selector7.IN15
dataFromHostControl[1] => Selector6.IN15
dataFromHostControl[2] => Selector5.IN15
dataFromHostControl[3] => Selector4.IN15
dataFromHostControl[4] => Selector3.IN15
dataFromHostControl[5] => Selector2.IN15
dataFromHostControl[6] => Selector1.IN15
dataFromHostControl[7] => Selector0.IN15
dataFromHostRxFifo[0] => Selector7.IN16
dataFromHostRxFifo[1] => Selector6.IN16
dataFromHostRxFifo[2] => Selector5.IN16
dataFromHostRxFifo[3] => Selector4.IN16
dataFromHostRxFifo[4] => Selector3.IN16
dataFromHostRxFifo[5] => Selector2.IN16
dataFromHostRxFifo[6] => Selector1.IN16
dataFromHostRxFifo[7] => Selector0.IN16
dataFromHostTxFifo[0] => Selector7.IN17
dataFromHostTxFifo[1] => Selector6.IN17
dataFromHostTxFifo[2] => Selector5.IN17
dataFromHostTxFifo[3] => Selector4.IN17
dataFromHostTxFifo[4] => Selector3.IN17
dataFromHostTxFifo[5] => Selector2.IN17
dataFromHostTxFifo[6] => Selector1.IN17
dataFromHostTxFifo[7] => Selector0.IN17
dataFromSlaveControl[0] => Selector7.IN18
dataFromSlaveControl[1] => Selector6.IN18
dataFromSlaveControl[2] => Selector5.IN18
dataFromSlaveControl[3] => Selector4.IN18
dataFromSlaveControl[4] => Selector3.IN18
dataFromSlaveControl[5] => Selector2.IN18
dataFromSlaveControl[6] => Selector1.IN18
dataFromSlaveControl[7] => Selector0.IN18
dataFromEP0RxFifo[0] => Selector7.IN19
dataFromEP0RxFifo[1] => Selector6.IN19
dataFromEP0RxFifo[2] => Selector5.IN19
dataFromEP0RxFifo[3] => Selector4.IN19
dataFromEP0RxFifo[4] => Selector3.IN19
dataFromEP0RxFifo[5] => Selector2.IN19
dataFromEP0RxFifo[6] => Selector1.IN19
dataFromEP0RxFifo[7] => Selector0.IN19
dataFromEP1RxFifo[0] => Selector7.IN20
dataFromEP1RxFifo[1] => Selector6.IN20
dataFromEP1RxFifo[2] => Selector5.IN20
dataFromEP1RxFifo[3] => Selector4.IN20
dataFromEP1RxFifo[4] => Selector3.IN20
dataFromEP1RxFifo[5] => Selector2.IN20
dataFromEP1RxFifo[6] => Selector1.IN20
dataFromEP1RxFifo[7] => Selector0.IN20
dataFromEP2RxFifo[0] => Selector7.IN21
dataFromEP2RxFifo[1] => Selector6.IN21
dataFromEP2RxFifo[2] => Selector5.IN21
dataFromEP2RxFifo[3] => Selector4.IN21
dataFromEP2RxFifo[4] => Selector3.IN21
dataFromEP2RxFifo[5] => Selector2.IN21
dataFromEP2RxFifo[6] => Selector1.IN21
dataFromEP2RxFifo[7] => Selector0.IN21
dataFromEP3RxFifo[0] => Selector7.IN22
dataFromEP3RxFifo[1] => Selector6.IN22
dataFromEP3RxFifo[2] => Selector5.IN22
dataFromEP3RxFifo[3] => Selector4.IN22
dataFromEP3RxFifo[4] => Selector3.IN22
dataFromEP3RxFifo[5] => Selector2.IN22
dataFromEP3RxFifo[6] => Selector1.IN22
dataFromEP3RxFifo[7] => Selector0.IN22
dataFromEP0TxFifo[0] => Selector7.IN23
dataFromEP0TxFifo[1] => Selector6.IN23
dataFromEP0TxFifo[2] => Selector5.IN23
dataFromEP0TxFifo[3] => Selector4.IN23
dataFromEP0TxFifo[4] => Selector3.IN23
dataFromEP0TxFifo[5] => Selector2.IN23
dataFromEP0TxFifo[6] => Selector1.IN23
dataFromEP0TxFifo[7] => Selector0.IN23
dataFromEP1TxFifo[0] => Selector7.IN24
dataFromEP1TxFifo[1] => Selector6.IN24
dataFromEP1TxFifo[2] => Selector5.IN24
dataFromEP1TxFifo[3] => Selector4.IN24
dataFromEP1TxFifo[4] => Selector3.IN24
dataFromEP1TxFifo[5] => Selector2.IN24
dataFromEP1TxFifo[6] => Selector1.IN24
dataFromEP1TxFifo[7] => Selector0.IN24
dataFromEP2TxFifo[0] => Selector7.IN25
dataFromEP2TxFifo[1] => Selector6.IN25
dataFromEP2TxFifo[2] => Selector5.IN25
dataFromEP2TxFifo[3] => Selector4.IN25
dataFromEP2TxFifo[4] => Selector3.IN25
dataFromEP2TxFifo[5] => Selector2.IN25
dataFromEP2TxFifo[6] => Selector1.IN25
dataFromEP2TxFifo[7] => Selector0.IN25
dataFromEP3TxFifo[0] => Selector7.IN26
dataFromEP3TxFifo[1] => Selector6.IN26
dataFromEP3TxFifo[2] => Selector5.IN26
dataFromEP3TxFifo[3] => Selector4.IN26
dataFromEP3TxFifo[4] => Selector3.IN26
dataFromEP3TxFifo[5] => Selector2.IN26
dataFromEP3TxFifo[6] => Selector1.IN26
dataFromEP3TxFifo[7] => Selector0.IN26
dataFromHostSlaveMux[0] => Selector7.IN27
dataFromHostSlaveMux[1] => Selector6.IN27
dataFromHostSlaveMux[2] => Selector5.IN27
dataFromHostSlaveMux[3] => Selector4.IN27
dataFromHostSlaveMux[4] => Selector3.IN27
dataFromHostSlaveMux[5] => Selector2.IN27
dataFromHostSlaveMux[6] => Selector1.IN27
dataFromHostSlaveMux[7] => Selector0.IN27


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|hostSlaveMux:u_hostSlaveMux
SIEPortCtrlInToSIE[0] <= SIEPortCtrlInToSIE~7.DB_MAX_OUTPUT_PORT_TYPE
SIEPortCtrlInToSIE[1] <= SIEPortCtrlInToSIE~6.DB_MAX_OUTPUT_PORT_TYPE
SIEPortCtrlInToSIE[2] <= SIEPortCtrlInToSIE~5.DB_MAX_OUTPUT_PORT_TYPE
SIEPortCtrlInToSIE[3] <= SIEPortCtrlInToSIE~4.DB_MAX_OUTPUT_PORT_TYPE
SIEPortCtrlInToSIE[4] <= SIEPortCtrlInToSIE~3.DB_MAX_OUTPUT_PORT_TYPE
SIEPortCtrlInToSIE[5] <= SIEPortCtrlInToSIE~2.DB_MAX_OUTPUT_PORT_TYPE
SIEPortCtrlInToSIE[6] <= SIEPortCtrlInToSIE~1.DB_MAX_OUTPUT_PORT_TYPE
SIEPortCtrlInToSIE[7] <= SIEPortCtrlInToSIE~0.DB_MAX_OUTPUT_PORT_TYPE
SIEPortCtrlInFromHost[0] => SIEPortCtrlInToSIE~7.DATAB
SIEPortCtrlInFromHost[1] => SIEPortCtrlInToSIE~6.DATAB
SIEPortCtrlInFromHost[2] => SIEPortCtrlInToSIE~5.DATAB
SIEPortCtrlInFromHost[3] => SIEPortCtrlInToSIE~4.DATAB
SIEPortCtrlInFromHost[4] => SIEPortCtrlInToSIE~3.DATAB
SIEPortCtrlInFromHost[5] => SIEPortCtrlInToSIE~2.DATAB
SIEPortCtrlInFromHost[6] => SIEPortCtrlInToSIE~1.DATAB
SIEPortCtrlInFromHost[7] => SIEPortCtrlInToSIE~0.DATAB
SIEPortCtrlInFromSlave[0] => SIEPortCtrlInToSIE~7.DATAA
SIEPortCtrlInFromSlave[1] => SIEPortCtrlInToSIE~6.DATAA
SIEPortCtrlInFromSlave[2] => SIEPortCtrlInToSIE~5.DATAA
SIEPortCtrlInFromSlave[3] => SIEPortCtrlInToSIE~4.DATAA
SIEPortCtrlInFromSlave[4] => SIEPortCtrlInToSIE~3.DATAA
SIEPortCtrlInFromSlave[5] => SIEPortCtrlInToSIE~2.DATAA
SIEPortCtrlInFromSlave[6] => SIEPortCtrlInToSIE~1.DATAA
SIEPortCtrlInFromSlave[7] => SIEPortCtrlInToSIE~0.DATAA
SIEPortDataInToSIE[0] <= SIEPortDataInToSIE~7.DB_MAX_OUTPUT_PORT_TYPE
SIEPortDataInToSIE[1] <= SIEPortDataInToSIE~6.DB_MAX_OUTPUT_PORT_TYPE
SIEPortDataInToSIE[2] <= SIEPortDataInToSIE~5.DB_MAX_OUTPUT_PORT_TYPE
SIEPortDataInToSIE[3] <= SIEPortDataInToSIE~4.DB_MAX_OUTPUT_PORT_TYPE
SIEPortDataInToSIE[4] <= SIEPortDataInToSIE~3.DB_MAX_OUTPUT_PORT_TYPE
SIEPortDataInToSIE[5] <= SIEPortDataInToSIE~2.DB_MAX_OUTPUT_PORT_TYPE
SIEPortDataInToSIE[6] <= SIEPortDataInToSIE~1.DB_MAX_OUTPUT_PORT_TYPE
SIEPortDataInToSIE[7] <= SIEPortDataInToSIE~0.DB_MAX_OUTPUT_PORT_TYPE
SIEPortDataInFromHost[0] => SIEPortDataInToSIE~7.DATAB
SIEPortDataInFromHost[1] => SIEPortDataInToSIE~6.DATAB
SIEPortDataInFromHost[2] => SIEPortDataInToSIE~5.DATAB
SIEPortDataInFromHost[3] => SIEPortDataInToSIE~4.DATAB
SIEPortDataInFromHost[4] => SIEPortDataInToSIE~3.DATAB
SIEPortDataInFromHost[5] => SIEPortDataInToSIE~2.DATAB
SIEPortDataInFromHost[6] => SIEPortDataInToSIE~1.DATAB
SIEPortDataInFromHost[7] => SIEPortDataInToSIE~0.DATAB
SIEPortDataInFromSlave[0] => SIEPortDataInToSIE~7.DATAA
SIEPortDataInFromSlave[1] => SIEPortDataInToSIE~6.DATAA
SIEPortDataInFromSlave[2] => SIEPortDataInToSIE~5.DATAA
SIEPortDataInFromSlave[3] => SIEPortDataInToSIE~4.DATAA
SIEPortDataInFromSlave[4] => SIEPortDataInToSIE~3.DATAA
SIEPortDataInFromSlave[5] => SIEPortDataInToSIE~2.DATAA
SIEPortDataInFromSlave[6] => SIEPortDataInToSIE~1.DATAA
SIEPortDataInFromSlave[7] => SIEPortDataInToSIE~0.DATAA
SIEPortWEnToSIE <= SIEPortWEnToSIE~0.DB_MAX_OUTPUT_PORT_TYPE
SIEPortWEnFromHost => SIEPortWEnToSIE~0.DATAB
SIEPortWEnFromSlave => SIEPortWEnToSIE~0.DATAA
fullSpeedPolarityToSIE <= fullSpeedPolarityToSIE~0.DB_MAX_OUTPUT_PORT_TYPE
fullSpeedPolarityFromHost => fullSpeedPolarityToSIE~0.DATAB
fullSpeedPolarityFromSlave => fullSpeedPolarityToSIE~0.DATAA
fullSpeedBitRateToSIE <= fullSpeedBitRateToSIE~0.DB_MAX_OUTPUT_PORT_TYPE
fullSpeedBitRateFromHost => fullSpeedBitRateToSIE~0.DATAB
fullSpeedBitRateFromSlave => fullSpeedBitRateToSIE~0.DATAA
dataIn[0] => dataIn[0]~7.IN1
dataIn[1] => dataIn[1]~6.IN1
dataIn[2] => dataIn[2]~5.IN1
dataIn[3] => dataIn[3]~4.IN1
dataIn[4] => dataIn[4]~3.IN1
dataIn[5] => dataIn[5]~2.IN1
dataIn[6] => dataIn[6]~1.IN1
dataIn[7] => dataIn[7]~0.IN1
dataOut[0] <= hostSlaveMuxBI:u_hostSlaveMuxBI.dataOut
dataOut[1] <= hostSlaveMuxBI:u_hostSlaveMuxBI.dataOut
dataOut[2] <= hostSlaveMuxBI:u_hostSlaveMuxBI.dataOut
dataOut[3] <= hostSlaveMuxBI:u_hostSlaveMuxBI.dataOut
dataOut[4] <= hostSlaveMuxBI:u_hostSlaveMuxBI.dataOut
dataOut[5] <= hostSlaveMuxBI:u_hostSlaveMuxBI.dataOut
dataOut[6] <= hostSlaveMuxBI:u_hostSlaveMuxBI.dataOut
dataOut[7] <= hostSlaveMuxBI:u_hostSlaveMuxBI.dataOut
address => address~0.IN1
writeEn => writeEn~0.IN1
strobe_i => strobe_i~0.IN1
busClk => busClk~0.IN1
usbClk => usbClk~0.IN1
hostSlaveMuxSel => hostSlaveMuxSel~0.IN1
rstFromWire => rstFromWire~0.IN1
rstSyncToBusClkOut <= hostSlaveMuxBI:u_hostSlaveMuxBI.rstSyncToBusClkOut
rstSyncToUsbClkOut <= hostSlaveMuxBI:u_hostSlaveMuxBI.rstSyncToUsbClkOut


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|hostSlaveMux:u_hostSlaveMux|hostSlaveMuxBI:u_hostSlaveMuxBI
dataIn[0] => hostMode~0.DATAB
dataIn[1] => always0~3.IN1
dataIn[2] => ~NO_FANOUT~
dataIn[3] => ~NO_FANOUT~
dataIn[4] => ~NO_FANOUT~
dataIn[5] => ~NO_FANOUT~
dataIn[6] => ~NO_FANOUT~
dataIn[7] => ~NO_FANOUT~
dataOut[0] <= dataOut~0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= <GND>
dataOut[2] <= <GND>
dataOut[3] <= <GND>
dataOut[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= <GND>
dataOut[6] <= <GND>
dataOut[7] <= <GND>
address => Decoder0.IN0
address => always0~2.IN1
writeEn => always0~0.IN0
strobe_i => always0~1.IN1
busClk => rstFromBus.CLK
busClk => rstShift[5].CLK
busClk => rstShift[4].CLK
busClk => rstShift[3].CLK
busClk => rstShift[2].CLK
busClk => rstShift[1].CLK
busClk => rstShift[0].CLK
busClk => hostMode~reg0.CLK
usbClk => rstSyncToUsbClkOut~reg0.CLK
usbClk => rstSyncToUsbClkFirst.CLK
hostMode <= hostMode~reg0.DB_MAX_OUTPUT_PORT_TYPE
hostSlaveMuxSel => always0~0.IN1
rstFromWire => always2~0.IN1
rstSyncToBusClkOut <= rstShift[0].DB_MAX_OUTPUT_PORT_TYPE
rstSyncToUsbClkOut <= rstSyncToUsbClkOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine
clk => clk~0.IN12
rst => rst~0.IN12
USBWireDataIn[0] => USBWireDataIn[0]~1.IN1
USBWireDataIn[1] => USBWireDataIn[1]~0.IN1
USBWireDataInTick <= readUSBWireData:u_readUSBWireData.RxDataInTick
USBWireDataOut[0] <= writeUSBWireData:u_writeUSBWireData.TxBitsOut
USBWireDataOut[1] <= writeUSBWireData:u_writeUSBWireData.TxBitsOut
USBWireCtrlOut <= writeUSBWireData:u_writeUSBWireData.TxCtrlOut
USBWireDataOutTick <= writeUSBWireData:u_writeUSBWireData.TxDataOutTick
connectState[0] <= SIEReceiver:u_SIEReceiver.connectState
connectState[1] <= SIEReceiver:u_SIEReceiver.connectState
resumeDetected <= processRxBit:u_processRxBit.resumeDetected
RxCtrlOut[0] <= processRxByte:u_processRxByte.RxCtrlOut
RxCtrlOut[1] <= processRxByte:u_processRxByte.RxCtrlOut
RxCtrlOut[2] <= processRxByte:u_processRxByte.RxCtrlOut
RxCtrlOut[3] <= processRxByte:u_processRxByte.RxCtrlOut
RxCtrlOut[4] <= processRxByte:u_processRxByte.RxCtrlOut
RxCtrlOut[5] <= processRxByte:u_processRxByte.RxCtrlOut
RxCtrlOut[6] <= processRxByte:u_processRxByte.RxCtrlOut
RxCtrlOut[7] <= processRxByte:u_processRxByte.RxCtrlOut
RxDataOutWEn <= processRxByte:u_processRxByte.RxDataOutWEn
RxDataOut[0] <= processRxByte:u_processRxByte.RxDataOut
RxDataOut[1] <= processRxByte:u_processRxByte.RxDataOut
RxDataOut[2] <= processRxByte:u_processRxByte.RxDataOut
RxDataOut[3] <= processRxByte:u_processRxByte.RxDataOut
RxDataOut[4] <= processRxByte:u_processRxByte.RxDataOut
RxDataOut[5] <= processRxByte:u_processRxByte.RxDataOut
RxDataOut[6] <= processRxByte:u_processRxByte.RxDataOut
RxDataOut[7] <= processRxByte:u_processRxByte.RxDataOut
SIEPortCtrlIn[0] => SIEPortCtrlIn[0]~7.IN1
SIEPortCtrlIn[1] => SIEPortCtrlIn[1]~6.IN1
SIEPortCtrlIn[2] => SIEPortCtrlIn[2]~5.IN1
SIEPortCtrlIn[3] => SIEPortCtrlIn[3]~4.IN1
SIEPortCtrlIn[4] => SIEPortCtrlIn[4]~3.IN1
SIEPortCtrlIn[5] => SIEPortCtrlIn[5]~2.IN1
SIEPortCtrlIn[6] => SIEPortCtrlIn[6]~1.IN1
SIEPortCtrlIn[7] => SIEPortCtrlIn[7]~0.IN1
SIEPortDataIn[0] => SIEPortDataIn[0]~7.IN1
SIEPortDataIn[1] => SIEPortDataIn[1]~6.IN1
SIEPortDataIn[2] => SIEPortDataIn[2]~5.IN1
SIEPortDataIn[3] => SIEPortDataIn[3]~4.IN1
SIEPortDataIn[4] => SIEPortDataIn[4]~3.IN1
SIEPortDataIn[5] => SIEPortDataIn[5]~2.IN1
SIEPortDataIn[6] => SIEPortDataIn[6]~1.IN1
SIEPortDataIn[7] => SIEPortDataIn[7]~0.IN1
SIEPortTxRdy <= SIETransmitter:u_SIETransmitter.SIEPortTxRdy
SIEPortWEn => SIEPortWEn~0.IN1
fullSpeedPolarity => fullSpeedPolarity~0.IN1
fullSpeedBitRate => fullSpeedBitRate~0.IN3
noActivityTimeOut <= readUSBWireData:u_readUSBWireData.noActivityTimeOut


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|lineControlUpdate:u_lineControlUpdate
fullSpeedPolarity => JBit[1].DATAIN
fullSpeedPolarity => JBit[0].DATAIN
fullSpeedPolarity => KBit[1].DATAIN
fullSpeedPolarity => KBit[0].DATAIN
fullSpeedBitRate => ~NO_FANOUT~
JBit[0] <= fullSpeedPolarity.DB_MAX_OUTPUT_PORT_TYPE
JBit[1] <= fullSpeedPolarity.DB_MAX_OUTPUT_PORT_TYPE
KBit[0] <= fullSpeedPolarity.DB_MAX_OUTPUT_PORT_TYPE
KBit[1] <= fullSpeedPolarity.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver
clk => connectState[1]~reg0.CLK
clk => connectState[0]~reg0.CLK
clk => RXWaitCount[7].CLK
clk => RXWaitCount[6].CLK
clk => RXWaitCount[5].CLK
clk => RXWaitCount[4].CLK
clk => RXWaitCount[3].CLK
clk => RXWaitCount[2].CLK
clk => RXWaitCount[1].CLK
clk => RXWaitCount[0].CLK
clk => RxBits[1].CLK
clk => RxBits[0].CLK
clk => CurrState_rcvr~9.IN1
clk => RXStMachCurrState~7.IN1
connectState[0] <= connectState[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
connectState[1] <= connectState[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst => CurrState_rcvr~0.OUTPUTSELECT
rst => CurrState_rcvr~1.OUTPUTSELECT
rst => CurrState_rcvr~2.OUTPUTSELECT
rst => CurrState_rcvr~3.OUTPUTSELECT
rst => CurrState_rcvr~4.OUTPUTSELECT
rst => CurrState_rcvr~5.OUTPUTSELECT
rst => CurrState_rcvr~6.OUTPUTSELECT
rst => CurrState_rcvr~7.OUTPUTSELECT
rst => CurrState_rcvr~8.OUTPUTSELECT
rst => connectState~0.OUTPUTSELECT
rst => connectState~1.OUTPUTSELECT
rst => RXWaitCount~0.OUTPUTSELECT
rst => RXWaitCount~1.OUTPUTSELECT
rst => RXWaitCount~2.OUTPUTSELECT
rst => RXWaitCount~3.OUTPUTSELECT
rst => RXWaitCount~4.OUTPUTSELECT
rst => RXWaitCount~5.OUTPUTSELECT
rst => RXWaitCount~6.OUTPUTSELECT
rst => RXWaitCount~7.OUTPUTSELECT
rst => RXStMachCurrState~0.OUTPUTSELECT
rst => RXStMachCurrState~1.OUTPUTSELECT
rst => RXStMachCurrState~2.OUTPUTSELECT
rst => RXStMachCurrState~3.OUTPUTSELECT
rst => RXStMachCurrState~4.OUTPUTSELECT
rst => RXStMachCurrState~5.OUTPUTSELECT
rst => RXStMachCurrState~6.OUTPUTSELECT
rst => RxBits~0.OUTPUTSELECT
rst => RxBits~1.OUTPUTSELECT
RxWireDataIn[0] => next_RxBits~1.DATAB
RxWireDataIn[0] => next_RxBits~3.DATAB
RxWireDataIn[0] => next_RxBits~5.DATAB
RxWireDataIn[0] => next_RxBits~7.DATAB
RxWireDataIn[0] => next_RxBits~9.DATAB
RxWireDataIn[0] => next_RxBits~11.DATAB
RxWireDataIn[0] => next_RxBits~13.DATAB
RxWireDataIn[1] => next_RxBits~0.DATAB
RxWireDataIn[1] => next_RxBits~2.DATAB
RxWireDataIn[1] => next_RxBits~4.DATAB
RxWireDataIn[1] => next_RxBits~6.DATAB
RxWireDataIn[1] => next_RxBits~8.DATAB
RxWireDataIn[1] => next_RxBits~10.DATAB
RxWireDataIn[1] => next_RxBits~12.DATAB
RxWireDataWEn => always0~0.IN1
RxWireDataWEn => always0~1.IN1
RxWireDataWEn => always0~2.IN1
RxWireDataWEn => always0~3.IN1
RxWireDataWEn => always0~4.IN1
RxWireDataWEn => always0~5.IN1
RxWireDataWEn => always0~6.IN1


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit
clk => processRxByteWEn~reg0.CLK
clk => RxCtrlOut[7]~reg0.CLK
clk => RxCtrlOut[6]~reg0.CLK
clk => RxCtrlOut[5]~reg0.CLK
clk => RxCtrlOut[4]~reg0.CLK
clk => RxCtrlOut[3]~reg0.CLK
clk => RxCtrlOut[2]~reg0.CLK
clk => RxCtrlOut[1]~reg0.CLK
clk => RxCtrlOut[0]~reg0.CLK
clk => RxDataOut[7]~reg0.CLK
clk => RxDataOut[6]~reg0.CLK
clk => RxDataOut[5]~reg0.CLK
clk => RxDataOut[4]~reg0.CLK
clk => RxDataOut[3]~reg0.CLK
clk => RxDataOut[2]~reg0.CLK
clk => RxDataOut[1]~reg0.CLK
clk => RxDataOut[0]~reg0.CLK
clk => resumeDetected~reg0.CLK
clk => processRxBitRdy~reg0.CLK
clk => RxBits[1].CLK
clk => RxBits[0].CLK
clk => RXSameBitCount[3].CLK
clk => RXSameBitCount[2].CLK
clk => RXSameBitCount[1].CLK
clk => RXSameBitCount[0].CLK
clk => RXBitCount[3].CLK
clk => RXBitCount[2].CLK
clk => RXBitCount[1].CLK
clk => RXBitCount[0].CLK
clk => oldRXBits[1].CLK
clk => oldRXBits[0].CLK
clk => RXByte[7].CLK
clk => RXByte[6].CLK
clk => RXByte[5].CLK
clk => RXByte[4].CLK
clk => RXByte[3].CLK
clk => RXByte[2].CLK
clk => RXByte[1].CLK
clk => RXByte[0].CLK
clk => bitStuffError.CLK
clk => resumeWaitCnt[4].CLK
clk => resumeWaitCnt[3].CLK
clk => resumeWaitCnt[2].CLK
clk => resumeWaitCnt[1].CLK
clk => resumeWaitCnt[0].CLK
clk => CurrState_prRxBit~15.IN1
clk => RXBitStMachCurrState~4.IN1
JBit[0] => Equal6.IN1
JBit[1] => Equal6.IN0
KBit[0] => Equal0.IN1
KBit[1] => Equal0.IN0
processRxBitRdy <= processRxBitRdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
processRxBitsWEn => always0~0.IN1
processRxBitsWEn => always0~1.IN1
processRxBitsWEn => always0~2.IN1
processRxBitsWEn => always0~3.IN1
processRxByteRdy => NextState_prRxBit~60.OUTPUTSELECT
processRxByteRdy => NextState_prRxBit~61.OUTPUTSELECT
processRxByteRdy => NextState_prRxBit~62.OUTPUTSELECT
processRxByteRdy => NextState_prRxBit~63.OUTPUTSELECT
processRxByteRdy => NextState_prRxBit~64.OUTPUTSELECT
processRxByteRdy => NextState_prRxBit~65.OUTPUTSELECT
processRxByteRdy => NextState_prRxBit~66.OUTPUTSELECT
processRxByteRdy => NextState_prRxBit~67.OUTPUTSELECT
processRxByteRdy => NextState_prRxBit~68.OUTPUTSELECT
processRxByteRdy => NextState_prRxBit~69.OUTPUTSELECT
processRxByteRdy => NextState_prRxBit~70.OUTPUTSELECT
processRxByteRdy => NextState_prRxBit~71.OUTPUTSELECT
processRxByteRdy => NextState_prRxBit~72.OUTPUTSELECT
processRxByteRdy => NextState_prRxBit~73.OUTPUTSELECT
processRxByteRdy => NextState_prRxBit~74.OUTPUTSELECT
processRxByteRdy => next_RxDataOut~0.OUTPUTSELECT
processRxByteRdy => next_RxDataOut~1.OUTPUTSELECT
processRxByteRdy => next_RxDataOut~2.OUTPUTSELECT
processRxByteRdy => next_RxDataOut~3.OUTPUTSELECT
processRxByteRdy => next_RxDataOut~4.OUTPUTSELECT
processRxByteRdy => next_RxDataOut~5.OUTPUTSELECT
processRxByteRdy => next_RxDataOut~6.OUTPUTSELECT
processRxByteRdy => next_RxDataOut~7.OUTPUTSELECT
processRxByteRdy => next_RxCtrlOut~0.OUTPUTSELECT
processRxByteRdy => next_RxCtrlOut~1.OUTPUTSELECT
processRxByteRdy => next_RxCtrlOut~2.OUTPUTSELECT
processRxByteRdy => next_RxCtrlOut~3.OUTPUTSELECT
processRxByteRdy => next_RxCtrlOut~4.OUTPUTSELECT
processRxByteRdy => next_RxCtrlOut~5.OUTPUTSELECT
processRxByteRdy => next_RxCtrlOut~6.OUTPUTSELECT
processRxByteRdy => next_RxCtrlOut~7.OUTPUTSELECT
processRxByteRdy => next_processRxByteWEn~0.OUTPUTSELECT
processRxByteRdy => NextState_prRxBit~75.OUTPUTSELECT
processRxByteRdy => NextState_prRxBit~76.OUTPUTSELECT
processRxByteRdy => next_RxCtrlOut~8.OUTPUTSELECT
processRxByteRdy => NextState_prRxBit~79.OUTPUTSELECT
processRxByteRdy => next_RXBitCount~16.OUTPUTSELECT
processRxByteRdy => next_RXBitCount~17.OUTPUTSELECT
processRxByteRdy => next_RXBitCount~18.OUTPUTSELECT
processRxByteRdy => next_RXBitCount~19.OUTPUTSELECT
processRxByteRdy => next_RxDataOut~8.OUTPUTSELECT
processRxByteRdy => next_RxDataOut~9.OUTPUTSELECT
processRxByteRdy => next_RxDataOut~10.OUTPUTSELECT
processRxByteRdy => next_RxDataOut~11.OUTPUTSELECT
processRxByteRdy => next_RxDataOut~12.OUTPUTSELECT
processRxByteRdy => next_RxDataOut~13.OUTPUTSELECT
processRxByteRdy => next_RxDataOut~14.OUTPUTSELECT
processRxByteRdy => next_RxDataOut~15.OUTPUTSELECT
processRxByteRdy => next_RxCtrlOut~9.OUTPUTSELECT
processRxByteRdy => NextState_prRxBit~80.OUTPUTSELECT
processRxByteWEn <= processRxByteWEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
resumeDetected <= resumeDetected~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst => CurrState_prRxBit~0.OUTPUTSELECT
rst => CurrState_prRxBit~1.OUTPUTSELECT
rst => CurrState_prRxBit~2.OUTPUTSELECT
rst => CurrState_prRxBit~3.OUTPUTSELECT
rst => CurrState_prRxBit~4.OUTPUTSELECT
rst => CurrState_prRxBit~5.OUTPUTSELECT
rst => CurrState_prRxBit~6.OUTPUTSELECT
rst => CurrState_prRxBit~7.OUTPUTSELECT
rst => CurrState_prRxBit~8.OUTPUTSELECT
rst => CurrState_prRxBit~9.OUTPUTSELECT
rst => CurrState_prRxBit~10.OUTPUTSELECT
rst => CurrState_prRxBit~11.OUTPUTSELECT
rst => CurrState_prRxBit~12.OUTPUTSELECT
rst => CurrState_prRxBit~13.OUTPUTSELECT
rst => CurrState_prRxBit~14.OUTPUTSELECT
rst => processRxByteWEn~0.OUTPUTSELECT
rst => RxCtrlOut~0.OUTPUTSELECT
rst => RxCtrlOut~1.OUTPUTSELECT
rst => RxCtrlOut~2.OUTPUTSELECT
rst => RxCtrlOut~3.OUTPUTSELECT
rst => RxCtrlOut~4.OUTPUTSELECT
rst => RxCtrlOut~5.OUTPUTSELECT
rst => RxCtrlOut~6.OUTPUTSELECT
rst => RxCtrlOut~7.OUTPUTSELECT
rst => RxDataOut~0.OUTPUTSELECT
rst => RxDataOut~1.OUTPUTSELECT
rst => RxDataOut~2.OUTPUTSELECT
rst => RxDataOut~3.OUTPUTSELECT
rst => RxDataOut~4.OUTPUTSELECT
rst => RxDataOut~5.OUTPUTSELECT
rst => RxDataOut~6.OUTPUTSELECT
rst => RxDataOut~7.OUTPUTSELECT
rst => resumeDetected~0.OUTPUTSELECT
rst => processRxBitRdy~0.OUTPUTSELECT
rst => RXBitStMachCurrState~0.OUTPUTSELECT
rst => RXBitStMachCurrState~1.OUTPUTSELECT
rst => RXBitStMachCurrState~2.OUTPUTSELECT
rst => RXBitStMachCurrState~3.OUTPUTSELECT
rst => RxBits~0.OUTPUTSELECT
rst => RxBits~1.OUTPUTSELECT
rst => RXSameBitCount~0.OUTPUTSELECT
rst => RXSameBitCount~1.OUTPUTSELECT
rst => RXSameBitCount~2.OUTPUTSELECT
rst => RXSameBitCount~3.OUTPUTSELECT
rst => RXBitCount~0.OUTPUTSELECT
rst => RXBitCount~1.OUTPUTSELECT
rst => RXBitCount~2.OUTPUTSELECT
rst => RXBitCount~3.OUTPUTSELECT
rst => oldRXBits~0.OUTPUTSELECT
rst => oldRXBits~1.OUTPUTSELECT
rst => RXByte~0.OUTPUTSELECT
rst => RXByte~1.OUTPUTSELECT
rst => RXByte~2.OUTPUTSELECT
rst => RXByte~3.OUTPUTSELECT
rst => RXByte~4.OUTPUTSELECT
rst => RXByte~5.OUTPUTSELECT
rst => RXByte~6.OUTPUTSELECT
rst => RXByte~7.OUTPUTSELECT
rst => bitStuffError~0.OUTPUTSELECT
rst => resumeWaitCnt~0.OUTPUTSELECT
rst => resumeWaitCnt~1.OUTPUTSELECT
rst => resumeWaitCnt~2.OUTPUTSELECT
rst => resumeWaitCnt~3.OUTPUTSELECT
rst => resumeWaitCnt~4.OUTPUTSELECT
RxBitsIn[0] => next_RxBits~1.DATAB
RxBitsIn[0] => next_RxBits~3.DATAB
RxBitsIn[0] => next_RxBits~5.DATAB
RxBitsIn[0] => next_RxBits~7.DATAB
RxBitsIn[1] => next_RxBits~0.DATAB
RxBitsIn[1] => next_RxBits~2.DATAB
RxBitsIn[1] => next_RxBits~4.DATAB
RxBitsIn[1] => next_RxBits~6.DATAB
RxCtrlOut[0] <= RxCtrlOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxCtrlOut[1] <= RxCtrlOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxCtrlOut[2] <= RxCtrlOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxCtrlOut[3] <= RxCtrlOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxCtrlOut[4] <= RxCtrlOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxCtrlOut[5] <= RxCtrlOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxCtrlOut[6] <= RxCtrlOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxCtrlOut[7] <= RxCtrlOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxDataOut[0] <= RxDataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxDataOut[1] <= RxDataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxDataOut[2] <= RxDataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxDataOut[3] <= RxDataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxDataOut[4] <= RxDataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxDataOut[5] <= RxDataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxDataOut[6] <= RxDataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxDataOut[7] <= RxDataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxWireActive => always0~4.IN1


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxByte:u_processRxByte
clk => RxDataOut[7]~reg0.CLK
clk => RxDataOut[6]~reg0.CLK
clk => RxDataOut[5]~reg0.CLK
clk => RxDataOut[4]~reg0.CLK
clk => RxDataOut[3]~reg0.CLK
clk => RxDataOut[2]~reg0.CLK
clk => RxDataOut[1]~reg0.CLK
clk => RxDataOut[0]~reg0.CLK
clk => RxCtrlOut[7]~reg0.CLK
clk => RxCtrlOut[6]~reg0.CLK
clk => RxCtrlOut[5]~reg0.CLK
clk => RxCtrlOut[4]~reg0.CLK
clk => RxCtrlOut[3]~reg0.CLK
clk => RxCtrlOut[2]~reg0.CLK
clk => RxCtrlOut[1]~reg0.CLK
clk => RxCtrlOut[0]~reg0.CLK
clk => RxDataOutWEn~reg0.CLK
clk => rstCRC~reg0.CLK
clk => CRCData[7]~reg0.CLK
clk => CRCData[6]~reg0.CLK
clk => CRCData[5]~reg0.CLK
clk => CRCData[4]~reg0.CLK
clk => CRCData[3]~reg0.CLK
clk => CRCData[2]~reg0.CLK
clk => CRCData[1]~reg0.CLK
clk => CRCData[0]~reg0.CLK
clk => CRC5En~reg0.CLK
clk => CRC5_8Bit~reg0.CLK
clk => CRC16En~reg0.CLK
clk => processRxByteRdy~reg0.CLK
clk => RxByte[7].CLK
clk => RxByte[6].CLK
clk => RxByte[5].CLK
clk => RxByte[4].CLK
clk => RxByte[3].CLK
clk => RxByte[2].CLK
clk => RxByte[1].CLK
clk => RxByte[0].CLK
clk => RxCtrl[7].CLK
clk => RxCtrl[6].CLK
clk => RxCtrl[5].CLK
clk => RxCtrl[4].CLK
clk => RxCtrl[3].CLK
clk => RxCtrl[2].CLK
clk => RxCtrl[1].CLK
clk => RxCtrl[0].CLK
clk => CRCError.CLK
clk => bitStuffError.CLK
clk => RxOverflow.CLK
clk => NAKRxed.CLK
clk => stallRxed.CLK
clk => ACKRxed.CLK
clk => dataSequence.CLK
clk => RXDataByteCnt[9].CLK
clk => RXDataByteCnt[8].CLK
clk => RXDataByteCnt[7].CLK
clk => RXDataByteCnt[6].CLK
clk => RXDataByteCnt[5].CLK
clk => RXDataByteCnt[4].CLK
clk => RXDataByteCnt[3].CLK
clk => RXDataByteCnt[2].CLK
clk => RXDataByteCnt[1].CLK
clk => RXDataByteCnt[0].CLK
clk => CurrState_prRxByte~15.IN1
clk => RXByteStMachCurrState~6.IN1
CRC16En <= CRC16En~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC16Result[0] => Equal2.IN3
CRC16Result[1] => Equal2.IN15
CRC16Result[2] => Equal2.IN14
CRC16Result[3] => Equal2.IN13
CRC16Result[4] => Equal2.IN12
CRC16Result[5] => Equal2.IN11
CRC16Result[6] => Equal2.IN10
CRC16Result[7] => Equal2.IN9
CRC16Result[8] => Equal2.IN8
CRC16Result[9] => Equal2.IN7
CRC16Result[10] => Equal2.IN6
CRC16Result[11] => Equal2.IN5
CRC16Result[12] => Equal2.IN2
CRC16Result[13] => Equal2.IN1
CRC16Result[14] => Equal2.IN4
CRC16Result[15] => Equal2.IN0
CRC16UpdateRdy => NextState_prRxByte~105.OUTPUTSELECT
CRC16UpdateRdy => NextState_prRxByte~106.OUTPUTSELECT
CRC16UpdateRdy => NextState_prRxByte~107.OUTPUTSELECT
CRC16UpdateRdy => NextState_prRxByte~108.OUTPUTSELECT
CRC16UpdateRdy => NextState_prRxByte~109.OUTPUTSELECT
CRC16UpdateRdy => NextState_prRxByte~110.OUTPUTSELECT
CRC16UpdateRdy => NextState_prRxByte~111.OUTPUTSELECT
CRC16UpdateRdy => NextState_prRxByte~112.OUTPUTSELECT
CRC16UpdateRdy => NextState_prRxByte~113.OUTPUTSELECT
CRC16UpdateRdy => NextState_prRxByte~114.OUTPUTSELECT
CRC16UpdateRdy => NextState_prRxByte~115.OUTPUTSELECT
CRC16UpdateRdy => NextState_prRxByte~116.OUTPUTSELECT
CRC16UpdateRdy => NextState_prRxByte~117.OUTPUTSELECT
CRC16UpdateRdy => NextState_prRxByte~118.OUTPUTSELECT
CRC16UpdateRdy => NextState_prRxByte~119.OUTPUTSELECT
CRC5_8Bit <= CRC5_8Bit~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC5En <= CRC5En~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC5Result[0] => Equal3.IN4
CRC5Result[1] => Equal3.IN1
CRC5Result[2] => Equal3.IN0
CRC5Result[3] => Equal3.IN3
CRC5Result[4] => Equal3.IN2
CRC5UpdateRdy => NextState_prRxByte~120.OUTPUTSELECT
CRC5UpdateRdy => NextState_prRxByte~121.OUTPUTSELECT
CRC5UpdateRdy => NextState_prRxByte~122.OUTPUTSELECT
CRC5UpdateRdy => NextState_prRxByte~123.OUTPUTSELECT
CRC5UpdateRdy => NextState_prRxByte~124.OUTPUTSELECT
CRC5UpdateRdy => NextState_prRxByte~125.OUTPUTSELECT
CRC5UpdateRdy => NextState_prRxByte~126.OUTPUTSELECT
CRC5UpdateRdy => NextState_prRxByte~127.OUTPUTSELECT
CRC5UpdateRdy => NextState_prRxByte~128.OUTPUTSELECT
CRC5UpdateRdy => NextState_prRxByte~129.OUTPUTSELECT
CRC5UpdateRdy => NextState_prRxByte~130.OUTPUTSELECT
CRC5UpdateRdy => NextState_prRxByte~131.OUTPUTSELECT
CRC5UpdateRdy => NextState_prRxByte~132.OUTPUTSELECT
CRC5UpdateRdy => NextState_prRxByte~133.OUTPUTSELECT
CRC5UpdateRdy => NextState_prRxByte~134.OUTPUTSELECT
CRCData[0] <= CRCData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCData[1] <= CRCData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCData[2] <= CRCData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCData[3] <= CRCData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCData[4] <= CRCData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCData[5] <= CRCData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCData[6] <= CRCData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCData[7] <= CRCData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
processRxByteRdy <= processRxByteRdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
processRxDataInWEn => NextState_prRxByte~90.OUTPUTSELECT
processRxDataInWEn => NextState_prRxByte~91.OUTPUTSELECT
processRxDataInWEn => NextState_prRxByte~92.OUTPUTSELECT
processRxDataInWEn => NextState_prRxByte~93.OUTPUTSELECT
processRxDataInWEn => NextState_prRxByte~94.OUTPUTSELECT
processRxDataInWEn => NextState_prRxByte~95.OUTPUTSELECT
processRxDataInWEn => NextState_prRxByte~96.OUTPUTSELECT
processRxDataInWEn => NextState_prRxByte~97.OUTPUTSELECT
processRxDataInWEn => NextState_prRxByte~98.OUTPUTSELECT
processRxDataInWEn => NextState_prRxByte~99.OUTPUTSELECT
processRxDataInWEn => NextState_prRxByte~100.OUTPUTSELECT
processRxDataInWEn => NextState_prRxByte~101.OUTPUTSELECT
processRxDataInWEn => NextState_prRxByte~102.OUTPUTSELECT
processRxDataInWEn => NextState_prRxByte~103.OUTPUTSELECT
processRxDataInWEn => NextState_prRxByte~104.OUTPUTSELECT
processRxDataInWEn => next_RxByte~0.OUTPUTSELECT
processRxDataInWEn => next_RxByte~1.OUTPUTSELECT
processRxDataInWEn => next_RxByte~2.OUTPUTSELECT
processRxDataInWEn => next_RxByte~3.OUTPUTSELECT
processRxDataInWEn => next_RxByte~4.OUTPUTSELECT
processRxDataInWEn => next_RxByte~5.OUTPUTSELECT
processRxDataInWEn => next_RxByte~6.OUTPUTSELECT
processRxDataInWEn => next_RxByte~7.OUTPUTSELECT
processRxDataInWEn => next_RxCtrl~0.OUTPUTSELECT
processRxDataInWEn => next_RxCtrl~1.OUTPUTSELECT
processRxDataInWEn => next_RxCtrl~2.OUTPUTSELECT
processRxDataInWEn => next_RxCtrl~3.OUTPUTSELECT
processRxDataInWEn => next_RxCtrl~4.OUTPUTSELECT
processRxDataInWEn => next_RxCtrl~5.OUTPUTSELECT
processRxDataInWEn => next_RxCtrl~6.OUTPUTSELECT
processRxDataInWEn => next_RxCtrl~7.OUTPUTSELECT
processRxDataInWEn => next_processRxByteRdy~0.OUTPUTSELECT
rst => CurrState_prRxByte~0.OUTPUTSELECT
rst => CurrState_prRxByte~1.OUTPUTSELECT
rst => CurrState_prRxByte~2.OUTPUTSELECT
rst => CurrState_prRxByte~3.OUTPUTSELECT
rst => CurrState_prRxByte~4.OUTPUTSELECT
rst => CurrState_prRxByte~5.OUTPUTSELECT
rst => CurrState_prRxByte~6.OUTPUTSELECT
rst => CurrState_prRxByte~7.OUTPUTSELECT
rst => CurrState_prRxByte~8.OUTPUTSELECT
rst => CurrState_prRxByte~9.OUTPUTSELECT
rst => CurrState_prRxByte~10.OUTPUTSELECT
rst => CurrState_prRxByte~11.OUTPUTSELECT
rst => CurrState_prRxByte~12.OUTPUTSELECT
rst => CurrState_prRxByte~13.OUTPUTSELECT
rst => CurrState_prRxByte~14.OUTPUTSELECT
rst => RxDataOut~0.OUTPUTSELECT
rst => RxDataOut~1.OUTPUTSELECT
rst => RxDataOut~2.OUTPUTSELECT
rst => RxDataOut~3.OUTPUTSELECT
rst => RxDataOut~4.OUTPUTSELECT
rst => RxDataOut~5.OUTPUTSELECT
rst => RxDataOut~6.OUTPUTSELECT
rst => RxDataOut~7.OUTPUTSELECT
rst => RxCtrlOut~0.OUTPUTSELECT
rst => RxCtrlOut~1.OUTPUTSELECT
rst => RxCtrlOut~2.OUTPUTSELECT
rst => RxCtrlOut~3.OUTPUTSELECT
rst => RxCtrlOut~4.OUTPUTSELECT
rst => RxCtrlOut~5.OUTPUTSELECT
rst => RxCtrlOut~6.OUTPUTSELECT
rst => RxCtrlOut~7.OUTPUTSELECT
rst => RxDataOutWEn~0.OUTPUTSELECT
rst => rstCRC~0.OUTPUTSELECT
rst => CRCData~0.OUTPUTSELECT
rst => CRCData~1.OUTPUTSELECT
rst => CRCData~2.OUTPUTSELECT
rst => CRCData~3.OUTPUTSELECT
rst => CRCData~4.OUTPUTSELECT
rst => CRCData~5.OUTPUTSELECT
rst => CRCData~6.OUTPUTSELECT
rst => CRCData~7.OUTPUTSELECT
rst => CRC5En~0.OUTPUTSELECT
rst => CRC5_8Bit~0.OUTPUTSELECT
rst => CRC16En~0.OUTPUTSELECT
rst => processRxByteRdy~0.OUTPUTSELECT
rst => RxByte~0.OUTPUTSELECT
rst => RxByte~1.OUTPUTSELECT
rst => RxByte~2.OUTPUTSELECT
rst => RxByte~3.OUTPUTSELECT
rst => RxByte~4.OUTPUTSELECT
rst => RxByte~5.OUTPUTSELECT
rst => RxByte~6.OUTPUTSELECT
rst => RxByte~7.OUTPUTSELECT
rst => RxCtrl~0.OUTPUTSELECT
rst => RxCtrl~1.OUTPUTSELECT
rst => RxCtrl~2.OUTPUTSELECT
rst => RxCtrl~3.OUTPUTSELECT
rst => RxCtrl~4.OUTPUTSELECT
rst => RxCtrl~5.OUTPUTSELECT
rst => RxCtrl~6.OUTPUTSELECT
rst => RxCtrl~7.OUTPUTSELECT
rst => RXByteStMachCurrState~0.OUTPUTSELECT
rst => RXByteStMachCurrState~1.OUTPUTSELECT
rst => RXByteStMachCurrState~2.OUTPUTSELECT
rst => RXByteStMachCurrState~3.OUTPUTSELECT
rst => RXByteStMachCurrState~4.OUTPUTSELECT
rst => RXByteStMachCurrState~5.OUTPUTSELECT
rst => CRCError~0.OUTPUTSELECT
rst => bitStuffError~0.OUTPUTSELECT
rst => RxOverflow~0.OUTPUTSELECT
rst => NAKRxed~0.OUTPUTSELECT
rst => stallRxed~0.OUTPUTSELECT
rst => ACKRxed~0.OUTPUTSELECT
rst => dataSequence~0.OUTPUTSELECT
rst => RXDataByteCnt~0.OUTPUTSELECT
rst => RXDataByteCnt~1.OUTPUTSELECT
rst => RXDataByteCnt~2.OUTPUTSELECT
rst => RXDataByteCnt~3.OUTPUTSELECT
rst => RXDataByteCnt~4.OUTPUTSELECT
rst => RXDataByteCnt~5.OUTPUTSELECT
rst => RXDataByteCnt~6.OUTPUTSELECT
rst => RXDataByteCnt~7.OUTPUTSELECT
rst => RXDataByteCnt~8.OUTPUTSELECT
rst => RXDataByteCnt~9.OUTPUTSELECT
rstCRC <= rstCRC~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxByteIn[0] => next_RxByte~7.DATAB
RxByteIn[1] => next_RxByte~6.DATAB
RxByteIn[2] => next_RxByte~5.DATAB
RxByteIn[3] => next_RxByte~4.DATAB
RxByteIn[4] => next_RxByte~3.DATAB
RxByteIn[5] => next_RxByte~2.DATAB
RxByteIn[6] => next_RxByte~1.DATAB
RxByteIn[7] => next_RxByte~0.DATAB
RxCtrlIn[0] => next_RxCtrl~7.DATAB
RxCtrlIn[1] => next_RxCtrl~6.DATAB
RxCtrlIn[2] => next_RxCtrl~5.DATAB
RxCtrlIn[3] => next_RxCtrl~4.DATAB
RxCtrlIn[4] => next_RxCtrl~3.DATAB
RxCtrlIn[5] => next_RxCtrl~2.DATAB
RxCtrlIn[6] => next_RxCtrl~1.DATAB
RxCtrlIn[7] => next_RxCtrl~0.DATAB
RxCtrlOut[0] <= RxCtrlOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxCtrlOut[1] <= RxCtrlOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxCtrlOut[2] <= RxCtrlOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxCtrlOut[3] <= RxCtrlOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxCtrlOut[4] <= RxCtrlOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxCtrlOut[5] <= RxCtrlOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxCtrlOut[6] <= RxCtrlOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxCtrlOut[7] <= RxCtrlOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxDataOut[0] <= RxDataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxDataOut[1] <= RxDataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxDataOut[2] <= RxDataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxDataOut[3] <= RxDataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxDataOut[4] <= RxDataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxDataOut[5] <= RxDataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxDataOut[6] <= RxDataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxDataOut[7] <= RxDataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxDataOutWEn <= RxDataOutWEn~reg0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|updateCRC5:RxUpdateCRC5
rstCRC => always0~0.IN0
CRCResult[0] <= CRCResult[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCResult[1] <= CRCResult[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCResult[2] <= CRCResult[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCResult[3] <= CRCResult[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCResult[4] <= CRCResult[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCEn => ready~0.OUTPUTSELECT
CRCEn => doUpdateCRC~0.OUTPUTSELECT
CRCEn => data~0.OUTPUTSELECT
CRCEn => data~1.OUTPUTSELECT
CRCEn => data~2.OUTPUTSELECT
CRCEn => data~3.OUTPUTSELECT
CRCEn => data~4.OUTPUTSELECT
CRCEn => data~5.OUTPUTSELECT
CRCEn => data~6.OUTPUTSELECT
CRCEn => data~7.OUTPUTSELECT
CRC5_8BitIn => loopEnd[2].DATAIN
CRC5_8BitIn => loopEnd[0].DATAIN
dataIn[0] => data~7.DATAB
dataIn[1] => data~6.DATAB
dataIn[2] => data~5.DATAB
dataIn[3] => data~4.DATAB
dataIn[4] => data~3.DATAB
dataIn[5] => data~2.DATAB
dataIn[6] => data~1.DATAB
dataIn[7] => data~0.DATAB
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => i[3].CLK
clk => i[2].CLK
clk => i[1].CLK
clk => i[0].CLK
clk => CRCResult[4]~reg0.CLK
clk => CRCResult[3]~reg0.CLK
clk => CRCResult[2]~reg0.CLK
clk => CRCResult[1]~reg0.CLK
clk => CRCResult[0]~reg0.CLK
clk => ready~reg0.CLK
clk => data[7].CLK
clk => data[6].CLK
clk => data[5].CLK
clk => data[4].CLK
clk => data[3].CLK
clk => data[2].CLK
clk => data[1].CLK
clk => data[0].CLK
clk => loopEnd[3].CLK
clk => loopEnd[2].CLK
clk => loopEnd[1].CLK
clk => loopEnd[0].CLK
clk => doUpdateCRC.CLK
rst => always0~0.IN1


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|updateCRC16:RxUpdateCRC16
rstCRC => always0~0.IN0
CRCResult[0] <= CRCResult[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCResult[1] <= CRCResult[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCResult[2] <= CRCResult[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCResult[3] <= CRCResult[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCResult[4] <= CRCResult[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCResult[5] <= CRCResult[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCResult[6] <= CRCResult[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCResult[7] <= CRCResult[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCResult[8] <= CRCResult[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCResult[9] <= CRCResult[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCResult[10] <= CRCResult[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCResult[11] <= CRCResult[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCResult[12] <= CRCResult[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCResult[13] <= CRCResult[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCResult[14] <= CRCResult[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCResult[15] <= CRCResult[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCEn => doUpdateCRC~0.OUTPUTSELECT
CRCEn => data~0.OUTPUTSELECT
CRCEn => data~1.OUTPUTSELECT
CRCEn => data~2.OUTPUTSELECT
CRCEn => data~3.OUTPUTSELECT
CRCEn => data~4.OUTPUTSELECT
CRCEn => data~5.OUTPUTSELECT
CRCEn => data~6.OUTPUTSELECT
CRCEn => data~7.OUTPUTSELECT
CRCEn => ready~0.OUTPUTSELECT
dataIn[0] => data~7.DATAB
dataIn[1] => data~6.DATAB
dataIn[2] => data~5.DATAB
dataIn[3] => data~4.DATAB
dataIn[4] => data~3.DATAB
dataIn[5] => data~2.DATAB
dataIn[6] => data~1.DATAB
dataIn[7] => data~0.DATAB
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => i[3].CLK
clk => i[2].CLK
clk => i[1].CLK
clk => i[0].CLK
clk => CRCResult[15]~reg0.CLK
clk => CRCResult[14]~reg0.CLK
clk => CRCResult[13]~reg0.CLK
clk => CRCResult[12]~reg0.CLK
clk => CRCResult[11]~reg0.CLK
clk => CRCResult[10]~reg0.CLK
clk => CRCResult[9]~reg0.CLK
clk => CRCResult[8]~reg0.CLK
clk => CRCResult[7]~reg0.CLK
clk => CRCResult[6]~reg0.CLK
clk => CRCResult[5]~reg0.CLK
clk => CRCResult[4]~reg0.CLK
clk => CRCResult[3]~reg0.CLK
clk => CRCResult[2]~reg0.CLK
clk => CRCResult[1]~reg0.CLK
clk => CRCResult[0]~reg0.CLK
clk => ready~reg0.CLK
clk => data[7].CLK
clk => data[6].CLK
clk => data[5].CLK
clk => data[4].CLK
clk => data[3].CLK
clk => data[2].CLK
clk => data[1].CLK
clk => data[0].CLK
clk => doUpdateCRC.CLK
rst => always0~0.IN1


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIETransmitter:u_SIETransmitter
clk => USBWireWEn~reg0.CLK
clk => USBWireReq~reg0.CLK
clk => processTxByteWEn~reg0.CLK
clk => rstCRC~reg0.CLK
clk => USBWireFullSpeedRate~reg0.CLK
clk => TxByteOut[7]~reg0.CLK
clk => TxByteOut[6]~reg0.CLK
clk => TxByteOut[5]~reg0.CLK
clk => TxByteOut[4]~reg0.CLK
clk => TxByteOut[3]~reg0.CLK
clk => TxByteOut[2]~reg0.CLK
clk => TxByteOut[1]~reg0.CLK
clk => TxByteOut[0]~reg0.CLK
clk => TxByteOutCtrl[7]~reg0.CLK
clk => TxByteOutCtrl[6]~reg0.CLK
clk => TxByteOutCtrl[5]~reg0.CLK
clk => TxByteOutCtrl[4]~reg0.CLK
clk => TxByteOutCtrl[3]~reg0.CLK
clk => TxByteOutCtrl[2]~reg0.CLK
clk => TxByteOutCtrl[1]~reg0.CLK
clk => TxByteOutCtrl[0]~reg0.CLK
clk => USBWireData[1]~reg0.CLK
clk => USBWireData[0]~reg0.CLK
clk => USBWireCtrl~reg0.CLK
clk => CRCData[7]~reg0.CLK
clk => CRCData[6]~reg0.CLK
clk => CRCData[5]~reg0.CLK
clk => CRCData[4]~reg0.CLK
clk => CRCData[3]~reg0.CLK
clk => CRCData[2]~reg0.CLK
clk => CRCData[1]~reg0.CLK
clk => CRCData[0]~reg0.CLK
clk => CRC5En~reg0.CLK
clk => CRC5_8Bit~reg0.CLK
clk => CRC16En~reg0.CLK
clk => SIEPortTxRdy~reg0.CLK
clk => TxByteOutFullSpeedRate~reg0.CLK
clk => i[2].CLK
clk => i[1].CLK
clk => i[0].CLK
clk => SIEPortData[7].CLK
clk => SIEPortData[6].CLK
clk => SIEPortData[5].CLK
clk => SIEPortData[4].CLK
clk => SIEPortData[3].CLK
clk => SIEPortData[2].CLK
clk => SIEPortData[1].CLK
clk => SIEPortData[0].CLK
clk => SIEPortCtrl[7].CLK
clk => SIEPortCtrl[6].CLK
clk => SIEPortCtrl[5].CLK
clk => SIEPortCtrl[4].CLK
clk => SIEPortCtrl[3].CLK
clk => SIEPortCtrl[2].CLK
clk => SIEPortCtrl[1].CLK
clk => SIEPortCtrl[0].CLK
clk => resumeCnt[15].CLK
clk => resumeCnt[14].CLK
clk => resumeCnt[13].CLK
clk => resumeCnt[12].CLK
clk => resumeCnt[11].CLK
clk => resumeCnt[10].CLK
clk => resumeCnt[9].CLK
clk => resumeCnt[8].CLK
clk => resumeCnt[7].CLK
clk => resumeCnt[6].CLK
clk => resumeCnt[5].CLK
clk => resumeCnt[4].CLK
clk => resumeCnt[3].CLK
clk => resumeCnt[2].CLK
clk => resumeCnt[1].CLK
clk => resumeCnt[0].CLK
clk => CurrState_SIETx~57.IN1
CRC16En <= CRC16En~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC16Result[0] => next_TxByteOut~15.DATAB
CRC16Result[1] => next_TxByteOut~14.DATAB
CRC16Result[2] => next_TxByteOut~13.DATAB
CRC16Result[3] => next_TxByteOut~12.DATAB
CRC16Result[4] => next_TxByteOut~11.DATAB
CRC16Result[5] => next_TxByteOut~10.DATAB
CRC16Result[6] => next_TxByteOut~9.DATAB
CRC16Result[7] => next_TxByteOut~8.DATAB
CRC16Result[8] => next_TxByteOut~23.DATAB
CRC16Result[9] => next_TxByteOut~22.DATAB
CRC16Result[10] => next_TxByteOut~21.DATAB
CRC16Result[11] => next_TxByteOut~20.DATAB
CRC16Result[12] => next_TxByteOut~19.DATAB
CRC16Result[13] => next_TxByteOut~18.DATAB
CRC16Result[14] => next_TxByteOut~17.DATAB
CRC16Result[15] => next_TxByteOut~16.DATAB
CRC16UpdateRdy => NextState_SIETx~804.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~805.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~806.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~807.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~808.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~809.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~810.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~811.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~812.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~813.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~814.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~815.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~816.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~817.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~818.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~819.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~820.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~821.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~822.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~823.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~824.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~825.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~826.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~827.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~828.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~829.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~830.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~831.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~832.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~833.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~834.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~835.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~836.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~837.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~838.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~839.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~840.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~841.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~842.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~843.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~844.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~845.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~846.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~847.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~848.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~849.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~850.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~851.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~852.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~853.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~854.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~855.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~856.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~857.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~858.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~859.OUTPUTSELECT
CRC16UpdateRdy => NextState_SIETx~860.OUTPUTSELECT
CRC5_8Bit <= CRC5_8Bit~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC5En <= CRC5En~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC5Result[0] => next_TxByteOut~36.DATAB
CRC5Result[1] => next_TxByteOut~35.DATAB
CRC5Result[2] => next_TxByteOut~34.DATAB
CRC5Result[3] => next_TxByteOut~33.DATAB
CRC5Result[4] => next_TxByteOut~32.DATAB
CRC5UpdateRdy => NextState_SIETx~866.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~867.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~868.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~869.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~870.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~871.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~872.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~873.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~874.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~875.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~876.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~877.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~878.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~879.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~880.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~881.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~882.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~883.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~884.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~885.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~886.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~887.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~888.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~889.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~890.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~891.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~892.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~893.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~894.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~895.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~896.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~897.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~898.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~899.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~900.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~901.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~902.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~903.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~904.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~905.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~906.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~907.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~908.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~909.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~910.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~911.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~912.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~913.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~914.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~915.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~916.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~917.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~918.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~919.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~920.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~921.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~922.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~925.OUTPUTSELECT
CRC5UpdateRdy => NextState_SIETx~926.OUTPUTSELECT
CRCData[0] <= CRCData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCData[1] <= CRCData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCData[2] <= CRCData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCData[3] <= CRCData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCData[4] <= CRCData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCData[5] <= CRCData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCData[6] <= CRCData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCData[7] <= CRCData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fullSpeedRateIn => next_TxByteOutFullSpeedRate~1.DATAB
fullSpeedRateIn => next_USBWireFullSpeedRate~6.DATAB
fullSpeedRateIn => Selector128.IN4
JBit[0] => next_USBWireData~7.DATAB
JBit[1] => next_USBWireData~6.DATAB
KBit[0] => next_USBWireData~5.DATAB
KBit[1] => next_USBWireData~4.DATAB
processTxByteRdy => NextState_SIETx~741.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~742.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~743.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~744.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~745.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~746.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~747.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~748.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~749.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~750.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~751.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~752.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~753.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~754.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~755.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~756.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~757.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~758.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~759.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~760.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~761.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~762.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~763.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~764.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~765.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~766.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~767.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~768.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~769.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~770.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~771.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~772.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~773.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~774.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~775.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~776.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~777.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~778.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~779.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~780.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~781.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~782.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~783.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~784.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~785.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~786.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~787.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~788.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~789.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~790.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~791.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~792.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~793.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~794.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~795.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~796.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~797.OUTPUTSELECT
processTxByteRdy => next_processTxByteWEn~0.OUTPUTSELECT
processTxByteRdy => next_TxByteOut~0.OUTPUTSELECT
processTxByteRdy => next_TxByteOut~1.OUTPUTSELECT
processTxByteRdy => next_TxByteOut~2.OUTPUTSELECT
processTxByteRdy => next_TxByteOut~3.OUTPUTSELECT
processTxByteRdy => next_TxByteOut~4.OUTPUTSELECT
processTxByteRdy => next_TxByteOut~5.OUTPUTSELECT
processTxByteRdy => next_TxByteOut~6.OUTPUTSELECT
processTxByteRdy => next_TxByteOut~7.OUTPUTSELECT
processTxByteRdy => next_TxByteOutCtrl~0.OUTPUTSELECT
processTxByteRdy => next_TxByteOutCtrl~1.OUTPUTSELECT
processTxByteRdy => next_TxByteOutCtrl~2.OUTPUTSELECT
processTxByteRdy => next_TxByteOutCtrl~3.OUTPUTSELECT
processTxByteRdy => next_TxByteOutCtrl~4.OUTPUTSELECT
processTxByteRdy => next_TxByteOutCtrl~5.OUTPUTSELECT
processTxByteRdy => next_TxByteOutCtrl~6.OUTPUTSELECT
processTxByteRdy => next_TxByteOutCtrl~7.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~798.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~799.OUTPUTSELECT
processTxByteRdy => next_TxByteOut~8.OUTPUTSELECT
processTxByteRdy => next_TxByteOut~9.OUTPUTSELECT
processTxByteRdy => next_TxByteOut~10.OUTPUTSELECT
processTxByteRdy => next_TxByteOut~11.OUTPUTSELECT
processTxByteRdy => next_TxByteOut~12.OUTPUTSELECT
processTxByteRdy => next_TxByteOut~13.OUTPUTSELECT
processTxByteRdy => next_TxByteOut~14.OUTPUTSELECT
processTxByteRdy => next_TxByteOut~15.OUTPUTSELECT
processTxByteRdy => next_TxByteOutCtrl~8.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~800.OUTPUTSELECT
processTxByteRdy => next_TxByteOut~16.OUTPUTSELECT
processTxByteRdy => next_TxByteOut~17.OUTPUTSELECT
processTxByteRdy => next_TxByteOut~18.OUTPUTSELECT
processTxByteRdy => next_TxByteOut~19.OUTPUTSELECT
processTxByteRdy => next_TxByteOut~20.OUTPUTSELECT
processTxByteRdy => next_TxByteOut~21.OUTPUTSELECT
processTxByteRdy => next_TxByteOut~22.OUTPUTSELECT
processTxByteRdy => next_TxByteOut~23.OUTPUTSELECT
processTxByteRdy => next_TxByteOutCtrl~9.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~803.OUTPUTSELECT
processTxByteRdy => next_TxByteOut~24.OUTPUTSELECT
processTxByteRdy => next_TxByteOut~25.OUTPUTSELECT
processTxByteRdy => next_TxByteOut~26.OUTPUTSELECT
processTxByteRdy => next_TxByteOut~27.OUTPUTSELECT
processTxByteRdy => next_TxByteOut~28.OUTPUTSELECT
processTxByteRdy => next_TxByteOut~29.OUTPUTSELECT
processTxByteRdy => next_TxByteOut~30.OUTPUTSELECT
processTxByteRdy => next_TxByteOut~31.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~861.OUTPUTSELECT
processTxByteRdy => next_rstCRC~0.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~862.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~863.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~865.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~924.OUTPUTSELECT
processTxByteRdy => next_TxByteOut~32.OUTPUTSELECT
processTxByteRdy => next_TxByteOut~33.OUTPUTSELECT
processTxByteRdy => next_TxByteOut~34.OUTPUTSELECT
processTxByteRdy => next_TxByteOut~35.OUTPUTSELECT
processTxByteRdy => next_TxByteOut~36.OUTPUTSELECT
processTxByteRdy => NextState_SIETx~927.OUTPUTSELECT
processTxByteWEn <= processTxByteWEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst => CurrState_SIETx~0.OUTPUTSELECT
rst => CurrState_SIETx~1.OUTPUTSELECT
rst => CurrState_SIETx~2.OUTPUTSELECT
rst => CurrState_SIETx~3.OUTPUTSELECT
rst => CurrState_SIETx~4.OUTPUTSELECT
rst => CurrState_SIETx~5.OUTPUTSELECT
rst => CurrState_SIETx~6.OUTPUTSELECT
rst => CurrState_SIETx~7.OUTPUTSELECT
rst => CurrState_SIETx~8.OUTPUTSELECT
rst => CurrState_SIETx~9.OUTPUTSELECT
rst => CurrState_SIETx~10.OUTPUTSELECT
rst => CurrState_SIETx~11.OUTPUTSELECT
rst => CurrState_SIETx~12.OUTPUTSELECT
rst => CurrState_SIETx~13.OUTPUTSELECT
rst => CurrState_SIETx~14.OUTPUTSELECT
rst => CurrState_SIETx~15.OUTPUTSELECT
rst => CurrState_SIETx~16.OUTPUTSELECT
rst => CurrState_SIETx~17.OUTPUTSELECT
rst => CurrState_SIETx~18.OUTPUTSELECT
rst => CurrState_SIETx~19.OUTPUTSELECT
rst => CurrState_SIETx~20.OUTPUTSELECT
rst => CurrState_SIETx~21.OUTPUTSELECT
rst => CurrState_SIETx~22.OUTPUTSELECT
rst => CurrState_SIETx~23.OUTPUTSELECT
rst => CurrState_SIETx~24.OUTPUTSELECT
rst => CurrState_SIETx~25.OUTPUTSELECT
rst => CurrState_SIETx~26.OUTPUTSELECT
rst => CurrState_SIETx~27.OUTPUTSELECT
rst => CurrState_SIETx~28.OUTPUTSELECT
rst => CurrState_SIETx~29.OUTPUTSELECT
rst => CurrState_SIETx~30.OUTPUTSELECT
rst => CurrState_SIETx~31.OUTPUTSELECT
rst => CurrState_SIETx~32.OUTPUTSELECT
rst => CurrState_SIETx~33.OUTPUTSELECT
rst => CurrState_SIETx~34.OUTPUTSELECT
rst => CurrState_SIETx~35.OUTPUTSELECT
rst => CurrState_SIETx~36.OUTPUTSELECT
rst => CurrState_SIETx~37.OUTPUTSELECT
rst => CurrState_SIETx~38.OUTPUTSELECT
rst => CurrState_SIETx~39.OUTPUTSELECT
rst => CurrState_SIETx~40.OUTPUTSELECT
rst => CurrState_SIETx~41.OUTPUTSELECT
rst => CurrState_SIETx~42.OUTPUTSELECT
rst => CurrState_SIETx~43.OUTPUTSELECT
rst => CurrState_SIETx~44.OUTPUTSELECT
rst => CurrState_SIETx~45.OUTPUTSELECT
rst => CurrState_SIETx~46.OUTPUTSELECT
rst => CurrState_SIETx~47.OUTPUTSELECT
rst => CurrState_SIETx~48.OUTPUTSELECT
rst => CurrState_SIETx~49.OUTPUTSELECT
rst => CurrState_SIETx~50.OUTPUTSELECT
rst => CurrState_SIETx~51.OUTPUTSELECT
rst => CurrState_SIETx~52.OUTPUTSELECT
rst => CurrState_SIETx~53.OUTPUTSELECT
rst => CurrState_SIETx~54.OUTPUTSELECT
rst => CurrState_SIETx~55.OUTPUTSELECT
rst => CurrState_SIETx~56.OUTPUTSELECT
rst => USBWireWEn~0.OUTPUTSELECT
rst => USBWireReq~0.OUTPUTSELECT
rst => processTxByteWEn~0.OUTPUTSELECT
rst => rstCRC~0.OUTPUTSELECT
rst => USBWireFullSpeedRate~0.OUTPUTSELECT
rst => TxByteOut~0.OUTPUTSELECT
rst => TxByteOut~1.OUTPUTSELECT
rst => TxByteOut~2.OUTPUTSELECT
rst => TxByteOut~3.OUTPUTSELECT
rst => TxByteOut~4.OUTPUTSELECT
rst => TxByteOut~5.OUTPUTSELECT
rst => TxByteOut~6.OUTPUTSELECT
rst => TxByteOut~7.OUTPUTSELECT
rst => TxByteOutCtrl~0.OUTPUTSELECT
rst => TxByteOutCtrl~1.OUTPUTSELECT
rst => TxByteOutCtrl~2.OUTPUTSELECT
rst => TxByteOutCtrl~3.OUTPUTSELECT
rst => TxByteOutCtrl~4.OUTPUTSELECT
rst => TxByteOutCtrl~5.OUTPUTSELECT
rst => TxByteOutCtrl~6.OUTPUTSELECT
rst => TxByteOutCtrl~7.OUTPUTSELECT
rst => USBWireData~0.OUTPUTSELECT
rst => USBWireData~1.OUTPUTSELECT
rst => USBWireCtrl~0.OUTPUTSELECT
rst => CRCData~0.OUTPUTSELECT
rst => CRCData~1.OUTPUTSELECT
rst => CRCData~2.OUTPUTSELECT
rst => CRCData~3.OUTPUTSELECT
rst => CRCData~4.OUTPUTSELECT
rst => CRCData~5.OUTPUTSELECT
rst => CRCData~6.OUTPUTSELECT
rst => CRCData~7.OUTPUTSELECT
rst => CRC5En~0.OUTPUTSELECT
rst => CRC5_8Bit~0.OUTPUTSELECT
rst => CRC16En~0.OUTPUTSELECT
rst => SIEPortTxRdy~0.OUTPUTSELECT
rst => TxByteOutFullSpeedRate~0.OUTPUTSELECT
rst => i~0.OUTPUTSELECT
rst => i~1.OUTPUTSELECT
rst => i~2.OUTPUTSELECT
rst => SIEPortData~0.OUTPUTSELECT
rst => SIEPortData~1.OUTPUTSELECT
rst => SIEPortData~2.OUTPUTSELECT
rst => SIEPortData~3.OUTPUTSELECT
rst => SIEPortData~4.OUTPUTSELECT
rst => SIEPortData~5.OUTPUTSELECT
rst => SIEPortData~6.OUTPUTSELECT
rst => SIEPortData~7.OUTPUTSELECT
rst => SIEPortCtrl~0.OUTPUTSELECT
rst => SIEPortCtrl~1.OUTPUTSELECT
rst => SIEPortCtrl~2.OUTPUTSELECT
rst => SIEPortCtrl~3.OUTPUTSELECT
rst => SIEPortCtrl~4.OUTPUTSELECT
rst => SIEPortCtrl~5.OUTPUTSELECT
rst => SIEPortCtrl~6.OUTPUTSELECT
rst => SIEPortCtrl~7.OUTPUTSELECT
rst => resumeCnt~0.OUTPUTSELECT
rst => resumeCnt~1.OUTPUTSELECT
rst => resumeCnt~2.OUTPUTSELECT
rst => resumeCnt~3.OUTPUTSELECT
rst => resumeCnt~4.OUTPUTSELECT
rst => resumeCnt~5.OUTPUTSELECT
rst => resumeCnt~6.OUTPUTSELECT
rst => resumeCnt~7.OUTPUTSELECT
rst => resumeCnt~8.OUTPUTSELECT
rst => resumeCnt~9.OUTPUTSELECT
rst => resumeCnt~10.OUTPUTSELECT
rst => resumeCnt~11.OUTPUTSELECT
rst => resumeCnt~12.OUTPUTSELECT
rst => resumeCnt~13.OUTPUTSELECT
rst => resumeCnt~14.OUTPUTSELECT
rst => resumeCnt~15.OUTPUTSELECT
rstCRC <= rstCRC~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIEPortCtrlIn[0] => next_SIEPortCtrl~7.DATAB
SIEPortCtrlIn[1] => next_SIEPortCtrl~6.DATAB
SIEPortCtrlIn[2] => next_SIEPortCtrl~5.DATAB
SIEPortCtrlIn[3] => next_SIEPortCtrl~4.DATAB
SIEPortCtrlIn[4] => next_SIEPortCtrl~3.DATAB
SIEPortCtrlIn[5] => next_SIEPortCtrl~2.DATAB
SIEPortCtrlIn[6] => next_SIEPortCtrl~1.DATAB
SIEPortCtrlIn[7] => next_SIEPortCtrl~0.DATAB
SIEPortDataIn[0] => next_SIEPortData~7.DATAB
SIEPortDataIn[1] => next_SIEPortData~6.DATAB
SIEPortDataIn[2] => next_SIEPortData~5.DATAB
SIEPortDataIn[3] => next_SIEPortData~4.DATAB
SIEPortDataIn[4] => next_SIEPortData~3.DATAB
SIEPortDataIn[5] => next_SIEPortData~2.DATAB
SIEPortDataIn[6] => next_SIEPortData~1.DATAB
SIEPortDataIn[7] => next_SIEPortData~0.DATAB
SIEPortTxRdy <= SIEPortTxRdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIEPortWEn => NextState_SIETx~342.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~343.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~344.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~345.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~346.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~347.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~348.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~349.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~350.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~351.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~352.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~353.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~354.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~355.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~356.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~357.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~358.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~359.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~360.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~361.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~362.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~363.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~364.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~365.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~366.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~367.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~368.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~369.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~370.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~371.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~372.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~373.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~374.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~375.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~376.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~377.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~378.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~379.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~380.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~381.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~382.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~383.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~384.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~385.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~386.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~387.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~388.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~389.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~390.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~391.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~392.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~393.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~394.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~395.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~396.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~397.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~398.OUTPUTSELECT
SIEPortWEn => next_SIEPortData~0.OUTPUTSELECT
SIEPortWEn => next_SIEPortData~1.OUTPUTSELECT
SIEPortWEn => next_SIEPortData~2.OUTPUTSELECT
SIEPortWEn => next_SIEPortData~3.OUTPUTSELECT
SIEPortWEn => next_SIEPortData~4.OUTPUTSELECT
SIEPortWEn => next_SIEPortData~5.OUTPUTSELECT
SIEPortWEn => next_SIEPortData~6.OUTPUTSELECT
SIEPortWEn => next_SIEPortData~7.OUTPUTSELECT
SIEPortWEn => next_SIEPortCtrl~0.OUTPUTSELECT
SIEPortWEn => next_SIEPortCtrl~1.OUTPUTSELECT
SIEPortWEn => next_SIEPortCtrl~2.OUTPUTSELECT
SIEPortWEn => next_SIEPortCtrl~3.OUTPUTSELECT
SIEPortWEn => next_SIEPortCtrl~4.OUTPUTSELECT
SIEPortWEn => next_SIEPortCtrl~5.OUTPUTSELECT
SIEPortWEn => next_SIEPortCtrl~6.OUTPUTSELECT
SIEPortWEn => next_SIEPortCtrl~7.OUTPUTSELECT
SIEPortWEn => next_TxByteOutFullSpeedRate~1.OUTPUTSELECT
SIEPortWEn => next_USBWireFullSpeedRate~6.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~801.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~802.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~864.OUTPUTSELECT
SIEPortWEn => NextState_SIETx~923.OUTPUTSELECT
SIEPortWEn => Selector91.IN1
SIEPortWEn => Selector91.IN2
SIEPortWEn => Selector91.IN3
SIEPortWEn => Selector91.IN4
TxByteOut[0] <= TxByteOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxByteOut[1] <= TxByteOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxByteOut[2] <= TxByteOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxByteOut[3] <= TxByteOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxByteOut[4] <= TxByteOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxByteOut[5] <= TxByteOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxByteOut[6] <= TxByteOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxByteOut[7] <= TxByteOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxByteOutCtrl[0] <= TxByteOutCtrl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxByteOutCtrl[1] <= TxByteOutCtrl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxByteOutCtrl[2] <= TxByteOutCtrl[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxByteOutCtrl[3] <= TxByteOutCtrl[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxByteOutCtrl[4] <= TxByteOutCtrl[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxByteOutCtrl[5] <= TxByteOutCtrl[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxByteOutCtrl[6] <= TxByteOutCtrl[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxByteOutCtrl[7] <= TxByteOutCtrl[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxByteOutFullSpeedRate <= TxByteOutFullSpeedRate~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBWireCtrl <= USBWireCtrl~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBWireData[0] <= USBWireData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBWireData[1] <= USBWireData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBWireFullSpeedRate <= USBWireFullSpeedRate~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBWireGnt => NextState_SIETx~399.OUTPUTSELECT
USBWireGnt => NextState_SIETx~400.OUTPUTSELECT
USBWireGnt => NextState_SIETx~401.OUTPUTSELECT
USBWireGnt => NextState_SIETx~402.OUTPUTSELECT
USBWireGnt => NextState_SIETx~403.OUTPUTSELECT
USBWireGnt => NextState_SIETx~404.OUTPUTSELECT
USBWireGnt => NextState_SIETx~405.OUTPUTSELECT
USBWireGnt => NextState_SIETx~406.OUTPUTSELECT
USBWireGnt => NextState_SIETx~407.OUTPUTSELECT
USBWireGnt => NextState_SIETx~408.OUTPUTSELECT
USBWireGnt => NextState_SIETx~409.OUTPUTSELECT
USBWireGnt => NextState_SIETx~410.OUTPUTSELECT
USBWireGnt => NextState_SIETx~411.OUTPUTSELECT
USBWireGnt => NextState_SIETx~412.OUTPUTSELECT
USBWireGnt => NextState_SIETx~413.OUTPUTSELECT
USBWireGnt => NextState_SIETx~414.OUTPUTSELECT
USBWireGnt => NextState_SIETx~415.OUTPUTSELECT
USBWireGnt => NextState_SIETx~416.OUTPUTSELECT
USBWireGnt => NextState_SIETx~417.OUTPUTSELECT
USBWireGnt => NextState_SIETx~418.OUTPUTSELECT
USBWireGnt => NextState_SIETx~419.OUTPUTSELECT
USBWireGnt => NextState_SIETx~420.OUTPUTSELECT
USBWireGnt => NextState_SIETx~421.OUTPUTSELECT
USBWireGnt => NextState_SIETx~422.OUTPUTSELECT
USBWireGnt => NextState_SIETx~423.OUTPUTSELECT
USBWireGnt => NextState_SIETx~424.OUTPUTSELECT
USBWireGnt => NextState_SIETx~425.OUTPUTSELECT
USBWireGnt => NextState_SIETx~426.OUTPUTSELECT
USBWireGnt => NextState_SIETx~427.OUTPUTSELECT
USBWireGnt => NextState_SIETx~428.OUTPUTSELECT
USBWireGnt => NextState_SIETx~429.OUTPUTSELECT
USBWireGnt => NextState_SIETx~430.OUTPUTSELECT
USBWireGnt => NextState_SIETx~431.OUTPUTSELECT
USBWireGnt => NextState_SIETx~432.OUTPUTSELECT
USBWireGnt => NextState_SIETx~433.OUTPUTSELECT
USBWireGnt => NextState_SIETx~434.OUTPUTSELECT
USBWireGnt => NextState_SIETx~435.OUTPUTSELECT
USBWireGnt => NextState_SIETx~436.OUTPUTSELECT
USBWireGnt => NextState_SIETx~437.OUTPUTSELECT
USBWireGnt => NextState_SIETx~438.OUTPUTSELECT
USBWireGnt => NextState_SIETx~439.OUTPUTSELECT
USBWireGnt => NextState_SIETx~440.OUTPUTSELECT
USBWireGnt => NextState_SIETx~441.OUTPUTSELECT
USBWireGnt => NextState_SIETx~442.OUTPUTSELECT
USBWireGnt => NextState_SIETx~443.OUTPUTSELECT
USBWireGnt => NextState_SIETx~444.OUTPUTSELECT
USBWireGnt => NextState_SIETx~445.OUTPUTSELECT
USBWireGnt => NextState_SIETx~446.OUTPUTSELECT
USBWireGnt => NextState_SIETx~447.OUTPUTSELECT
USBWireGnt => NextState_SIETx~448.OUTPUTSELECT
USBWireGnt => NextState_SIETx~449.OUTPUTSELECT
USBWireGnt => NextState_SIETx~450.OUTPUTSELECT
USBWireGnt => NextState_SIETx~451.OUTPUTSELECT
USBWireGnt => NextState_SIETx~452.OUTPUTSELECT
USBWireGnt => NextState_SIETx~453.OUTPUTSELECT
USBWireGnt => NextState_SIETx~454.OUTPUTSELECT
USBWireGnt => NextState_SIETx~455.OUTPUTSELECT
USBWireGnt => NextState_SIETx~930.OUTPUTSELECT
USBWireGnt => NextState_SIETx~931.OUTPUTSELECT
USBWireGnt => NextState_SIETx~936.OUTPUTSELECT
USBWireRdy => NextState_SIETx~456.OUTPUTSELECT
USBWireRdy => NextState_SIETx~457.OUTPUTSELECT
USBWireRdy => NextState_SIETx~458.OUTPUTSELECT
USBWireRdy => NextState_SIETx~459.OUTPUTSELECT
USBWireRdy => NextState_SIETx~460.OUTPUTSELECT
USBWireRdy => NextState_SIETx~461.OUTPUTSELECT
USBWireRdy => NextState_SIETx~462.OUTPUTSELECT
USBWireRdy => NextState_SIETx~463.OUTPUTSELECT
USBWireRdy => NextState_SIETx~464.OUTPUTSELECT
USBWireRdy => NextState_SIETx~465.OUTPUTSELECT
USBWireRdy => NextState_SIETx~466.OUTPUTSELECT
USBWireRdy => NextState_SIETx~467.OUTPUTSELECT
USBWireRdy => NextState_SIETx~468.OUTPUTSELECT
USBWireRdy => NextState_SIETx~469.OUTPUTSELECT
USBWireRdy => NextState_SIETx~470.OUTPUTSELECT
USBWireRdy => NextState_SIETx~471.OUTPUTSELECT
USBWireRdy => NextState_SIETx~472.OUTPUTSELECT
USBWireRdy => NextState_SIETx~473.OUTPUTSELECT
USBWireRdy => NextState_SIETx~474.OUTPUTSELECT
USBWireRdy => NextState_SIETx~475.OUTPUTSELECT
USBWireRdy => NextState_SIETx~476.OUTPUTSELECT
USBWireRdy => NextState_SIETx~477.OUTPUTSELECT
USBWireRdy => NextState_SIETx~478.OUTPUTSELECT
USBWireRdy => NextState_SIETx~479.OUTPUTSELECT
USBWireRdy => NextState_SIETx~480.OUTPUTSELECT
USBWireRdy => NextState_SIETx~481.OUTPUTSELECT
USBWireRdy => NextState_SIETx~482.OUTPUTSELECT
USBWireRdy => NextState_SIETx~483.OUTPUTSELECT
USBWireRdy => NextState_SIETx~484.OUTPUTSELECT
USBWireRdy => NextState_SIETx~485.OUTPUTSELECT
USBWireRdy => NextState_SIETx~486.OUTPUTSELECT
USBWireRdy => NextState_SIETx~487.OUTPUTSELECT
USBWireRdy => NextState_SIETx~488.OUTPUTSELECT
USBWireRdy => NextState_SIETx~489.OUTPUTSELECT
USBWireRdy => NextState_SIETx~490.OUTPUTSELECT
USBWireRdy => NextState_SIETx~491.OUTPUTSELECT
USBWireRdy => NextState_SIETx~492.OUTPUTSELECT
USBWireRdy => NextState_SIETx~493.OUTPUTSELECT
USBWireRdy => NextState_SIETx~494.OUTPUTSELECT
USBWireRdy => NextState_SIETx~495.OUTPUTSELECT
USBWireRdy => NextState_SIETx~496.OUTPUTSELECT
USBWireRdy => NextState_SIETx~497.OUTPUTSELECT
USBWireRdy => NextState_SIETx~498.OUTPUTSELECT
USBWireRdy => NextState_SIETx~499.OUTPUTSELECT
USBWireRdy => NextState_SIETx~500.OUTPUTSELECT
USBWireRdy => NextState_SIETx~501.OUTPUTSELECT
USBWireRdy => NextState_SIETx~502.OUTPUTSELECT
USBWireRdy => NextState_SIETx~503.OUTPUTSELECT
USBWireRdy => NextState_SIETx~504.OUTPUTSELECT
USBWireRdy => NextState_SIETx~505.OUTPUTSELECT
USBWireRdy => NextState_SIETx~506.OUTPUTSELECT
USBWireRdy => NextState_SIETx~507.OUTPUTSELECT
USBWireRdy => NextState_SIETx~508.OUTPUTSELECT
USBWireRdy => NextState_SIETx~509.OUTPUTSELECT
USBWireRdy => NextState_SIETx~510.OUTPUTSELECT
USBWireRdy => NextState_SIETx~511.OUTPUTSELECT
USBWireRdy => NextState_SIETx~512.OUTPUTSELECT
USBWireRdy => next_USBWireData~0.OUTPUTSELECT
USBWireRdy => next_USBWireData~1.OUTPUTSELECT
USBWireRdy => next_USBWireCtrl~0.OUTPUTSELECT
USBWireRdy => next_USBWireWEn~0.OUTPUTSELECT
USBWireRdy => NextState_SIETx~928.OUTPUTSELECT
USBWireRdy => NextState_SIETx~929.OUTPUTSELECT
USBWireRdy => next_USBWireData~2.OUTPUTSELECT
USBWireRdy => next_USBWireData~3.OUTPUTSELECT
USBWireRdy => NextState_SIETx~932.OUTPUTSELECT
USBWireRdy => next_USBWireData~4.OUTPUTSELECT
USBWireRdy => next_USBWireData~5.OUTPUTSELECT
USBWireRdy => next_resumeCnt~96.OUTPUTSELECT
USBWireRdy => next_resumeCnt~97.OUTPUTSELECT
USBWireRdy => next_resumeCnt~98.OUTPUTSELECT
USBWireRdy => next_resumeCnt~99.OUTPUTSELECT
USBWireRdy => next_resumeCnt~100.OUTPUTSELECT
USBWireRdy => next_resumeCnt~101.OUTPUTSELECT
USBWireRdy => next_resumeCnt~102.OUTPUTSELECT
USBWireRdy => next_resumeCnt~103.OUTPUTSELECT
USBWireRdy => next_resumeCnt~104.OUTPUTSELECT
USBWireRdy => next_resumeCnt~105.OUTPUTSELECT
USBWireRdy => next_resumeCnt~106.OUTPUTSELECT
USBWireRdy => next_resumeCnt~107.OUTPUTSELECT
USBWireRdy => next_resumeCnt~108.OUTPUTSELECT
USBWireRdy => next_resumeCnt~109.OUTPUTSELECT
USBWireRdy => next_resumeCnt~110.OUTPUTSELECT
USBWireRdy => next_resumeCnt~111.OUTPUTSELECT
USBWireRdy => NextState_SIETx~933.OUTPUTSELECT
USBWireRdy => NextState_SIETx~934.OUTPUTSELECT
USBWireRdy => next_USBWireData~6.OUTPUTSELECT
USBWireRdy => next_USBWireData~7.OUTPUTSELECT
USBWireRdy => NextState_SIETx~935.OUTPUTSELECT
USBWireRdy => next_USBWireCtrl~1.OUTPUTSELECT
USBWireRdy => NextState_SIETx~937.OUTPUTSELECT
USBWireRdy => NextState_SIETx~938.OUTPUTSELECT
USBWireRdy => NextState_SIETx~939.OUTPUTSELECT
USBWireReq <= USBWireReq~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBWireWEn <= USBWireWEn~reg0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|updateCRC5:TxUpdateCRC5
rstCRC => always0~0.IN0
CRCResult[0] <= CRCResult[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCResult[1] <= CRCResult[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCResult[2] <= CRCResult[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCResult[3] <= CRCResult[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCResult[4] <= CRCResult[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCEn => ready~0.OUTPUTSELECT
CRCEn => doUpdateCRC~0.OUTPUTSELECT
CRCEn => data~0.OUTPUTSELECT
CRCEn => data~1.OUTPUTSELECT
CRCEn => data~2.OUTPUTSELECT
CRCEn => data~3.OUTPUTSELECT
CRCEn => data~4.OUTPUTSELECT
CRCEn => data~5.OUTPUTSELECT
CRCEn => data~6.OUTPUTSELECT
CRCEn => data~7.OUTPUTSELECT
CRC5_8BitIn => loopEnd[2].DATAIN
CRC5_8BitIn => loopEnd[0].DATAIN
dataIn[0] => data~7.DATAB
dataIn[1] => data~6.DATAB
dataIn[2] => data~5.DATAB
dataIn[3] => data~4.DATAB
dataIn[4] => data~3.DATAB
dataIn[5] => data~2.DATAB
dataIn[6] => data~1.DATAB
dataIn[7] => data~0.DATAB
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => i[3].CLK
clk => i[2].CLK
clk => i[1].CLK
clk => i[0].CLK
clk => CRCResult[4]~reg0.CLK
clk => CRCResult[3]~reg0.CLK
clk => CRCResult[2]~reg0.CLK
clk => CRCResult[1]~reg0.CLK
clk => CRCResult[0]~reg0.CLK
clk => ready~reg0.CLK
clk => data[7].CLK
clk => data[6].CLK
clk => data[5].CLK
clk => data[4].CLK
clk => data[3].CLK
clk => data[2].CLK
clk => data[1].CLK
clk => data[0].CLK
clk => loopEnd[3].CLK
clk => loopEnd[2].CLK
clk => loopEnd[1].CLK
clk => loopEnd[0].CLK
clk => doUpdateCRC.CLK
rst => always0~0.IN1


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|updateCRC16:TxUpdateCRC16
rstCRC => always0~0.IN0
CRCResult[0] <= CRCResult[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCResult[1] <= CRCResult[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCResult[2] <= CRCResult[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCResult[3] <= CRCResult[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCResult[4] <= CRCResult[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCResult[5] <= CRCResult[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCResult[6] <= CRCResult[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCResult[7] <= CRCResult[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCResult[8] <= CRCResult[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCResult[9] <= CRCResult[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCResult[10] <= CRCResult[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCResult[11] <= CRCResult[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCResult[12] <= CRCResult[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCResult[13] <= CRCResult[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCResult[14] <= CRCResult[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCResult[15] <= CRCResult[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRCEn => doUpdateCRC~0.OUTPUTSELECT
CRCEn => data~0.OUTPUTSELECT
CRCEn => data~1.OUTPUTSELECT
CRCEn => data~2.OUTPUTSELECT
CRCEn => data~3.OUTPUTSELECT
CRCEn => data~4.OUTPUTSELECT
CRCEn => data~5.OUTPUTSELECT
CRCEn => data~6.OUTPUTSELECT
CRCEn => data~7.OUTPUTSELECT
CRCEn => ready~0.OUTPUTSELECT
dataIn[0] => data~7.DATAB
dataIn[1] => data~6.DATAB
dataIn[2] => data~5.DATAB
dataIn[3] => data~4.DATAB
dataIn[4] => data~3.DATAB
dataIn[5] => data~2.DATAB
dataIn[6] => data~1.DATAB
dataIn[7] => data~0.DATAB
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => i[3].CLK
clk => i[2].CLK
clk => i[1].CLK
clk => i[0].CLK
clk => CRCResult[15]~reg0.CLK
clk => CRCResult[14]~reg0.CLK
clk => CRCResult[13]~reg0.CLK
clk => CRCResult[12]~reg0.CLK
clk => CRCResult[11]~reg0.CLK
clk => CRCResult[10]~reg0.CLK
clk => CRCResult[9]~reg0.CLK
clk => CRCResult[8]~reg0.CLK
clk => CRCResult[7]~reg0.CLK
clk => CRCResult[6]~reg0.CLK
clk => CRCResult[5]~reg0.CLK
clk => CRCResult[4]~reg0.CLK
clk => CRCResult[3]~reg0.CLK
clk => CRCResult[2]~reg0.CLK
clk => CRCResult[1]~reg0.CLK
clk => CRCResult[0]~reg0.CLK
clk => ready~reg0.CLK
clk => data[7].CLK
clk => data[6].CLK
clk => data[5].CLK
clk => data[4].CLK
clk => data[3].CLK
clk => data[2].CLK
clk => data[1].CLK
clk => data[0].CLK
clk => doUpdateCRC.CLK
rst => always0~0.IN1


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processTxByte:u_processTxByte
clk => processTxByteRdy~reg0.CLK
clk => USBWireData[1]~reg0.CLK
clk => USBWireData[0]~reg0.CLK
clk => USBWireCtrl~reg0.CLK
clk => USBWireReq~reg0.CLK
clk => USBWireWEn~reg0.CLK
clk => USBWireFullSpeedRate~reg0.CLK
clk => i[3].CLK
clk => i[2].CLK
clk => i[1].CLK
clk => i[0].CLK
clk => TxByte[7].CLK
clk => TxByte[6].CLK
clk => TxByte[5].CLK
clk => TxByte[4].CLK
clk => TxByte[3].CLK
clk => TxByte[2].CLK
clk => TxByte[1].CLK
clk => TxByte[0].CLK
clk => TxByteCtrl[7].CLK
clk => TxByteCtrl[6].CLK
clk => TxByteCtrl[5].CLK
clk => TxByteCtrl[4].CLK
clk => TxByteCtrl[3].CLK
clk => TxByteCtrl[2].CLK
clk => TxByteCtrl[1].CLK
clk => TxByteCtrl[0].CLK
clk => TXLineState[1].CLK
clk => TXLineState[0].CLK
clk => TXOneCount[3].CLK
clk => TXOneCount[2].CLK
clk => TXOneCount[1].CLK
clk => TXOneCount[0].CLK
clk => TxByteFullSpeedRate.CLK
clk => CurrState_prcTxB~29.IN1
JBit[0] => next_TXLineState~1.DATAB
JBit[0] => next_USBWireData~1.DATAB
JBit[0] => Equal1.IN1
JBit[0] => next_TXLineState~3.DATAA
JBit[1] => next_TXLineState~0.DATAB
JBit[1] => next_USBWireData~0.DATAB
JBit[1] => Equal1.IN0
JBit[1] => next_TXLineState~2.DATAA
KBit[0] => next_TXLineState~3.DATAB
KBit[1] => next_TXLineState~2.DATAB
processTxByteRdy <= processTxByteRdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
processTxByteWEn => always0~0.IN0
processTxByteWEn => NextState_prcTxB~0.OUTPUTSELECT
processTxByteWEn => NextState_prcTxB~1.OUTPUTSELECT
processTxByteWEn => NextState_prcTxB~2.OUTPUTSELECT
processTxByteWEn => NextState_prcTxB~3.OUTPUTSELECT
processTxByteWEn => NextState_prcTxB~4.OUTPUTSELECT
processTxByteWEn => NextState_prcTxB~5.OUTPUTSELECT
processTxByteWEn => NextState_prcTxB~6.OUTPUTSELECT
processTxByteWEn => NextState_prcTxB~7.OUTPUTSELECT
processTxByteWEn => NextState_prcTxB~8.OUTPUTSELECT
processTxByteWEn => NextState_prcTxB~9.OUTPUTSELECT
processTxByteWEn => NextState_prcTxB~10.OUTPUTSELECT
processTxByteWEn => NextState_prcTxB~11.OUTPUTSELECT
processTxByteWEn => NextState_prcTxB~12.OUTPUTSELECT
processTxByteWEn => NextState_prcTxB~13.OUTPUTSELECT
processTxByteWEn => NextState_prcTxB~14.OUTPUTSELECT
processTxByteWEn => NextState_prcTxB~15.OUTPUTSELECT
processTxByteWEn => NextState_prcTxB~16.OUTPUTSELECT
processTxByteWEn => NextState_prcTxB~17.OUTPUTSELECT
processTxByteWEn => NextState_prcTxB~18.OUTPUTSELECT
processTxByteWEn => NextState_prcTxB~19.OUTPUTSELECT
processTxByteWEn => NextState_prcTxB~20.OUTPUTSELECT
processTxByteWEn => NextState_prcTxB~21.OUTPUTSELECT
processTxByteWEn => NextState_prcTxB~22.OUTPUTSELECT
processTxByteWEn => NextState_prcTxB~23.OUTPUTSELECT
processTxByteWEn => NextState_prcTxB~24.OUTPUTSELECT
processTxByteWEn => NextState_prcTxB~25.OUTPUTSELECT
processTxByteWEn => NextState_prcTxB~26.OUTPUTSELECT
processTxByteWEn => NextState_prcTxB~27.OUTPUTSELECT
processTxByteWEn => NextState_prcTxB~28.OUTPUTSELECT
processTxByteWEn => next_TxByte~0.OUTPUTSELECT
processTxByteWEn => next_TxByte~1.OUTPUTSELECT
processTxByteWEn => next_TxByte~2.OUTPUTSELECT
processTxByteWEn => next_TxByte~3.OUTPUTSELECT
processTxByteWEn => next_TxByte~4.OUTPUTSELECT
processTxByteWEn => next_TxByte~5.OUTPUTSELECT
processTxByteWEn => next_TxByte~6.OUTPUTSELECT
processTxByteWEn => next_TxByte~7.OUTPUTSELECT
processTxByteWEn => next_TxByteCtrl~0.OUTPUTSELECT
processTxByteWEn => next_TxByteCtrl~1.OUTPUTSELECT
processTxByteWEn => next_TxByteCtrl~2.OUTPUTSELECT
processTxByteWEn => next_TxByteCtrl~3.OUTPUTSELECT
processTxByteWEn => next_TxByteCtrl~4.OUTPUTSELECT
processTxByteWEn => next_TxByteCtrl~5.OUTPUTSELECT
processTxByteWEn => next_TxByteCtrl~6.OUTPUTSELECT
processTxByteWEn => next_TxByteCtrl~7.OUTPUTSELECT
processTxByteWEn => next_TxByteFullSpeedRate~0.OUTPUTSELECT
processTxByteWEn => next_USBWireFullSpeedRate~0.OUTPUTSELECT
processTxByteWEn => next_i~0.OUTPUTSELECT
processTxByteWEn => next_i~1.OUTPUTSELECT
processTxByteWEn => next_i~2.OUTPUTSELECT
processTxByteWEn => next_i~3.OUTPUTSELECT
processTxByteWEn => next_processTxByteRdy~0.DATAA
rst => CurrState_prcTxB~0.OUTPUTSELECT
rst => CurrState_prcTxB~1.OUTPUTSELECT
rst => CurrState_prcTxB~2.OUTPUTSELECT
rst => CurrState_prcTxB~3.OUTPUTSELECT
rst => CurrState_prcTxB~4.OUTPUTSELECT
rst => CurrState_prcTxB~5.OUTPUTSELECT
rst => CurrState_prcTxB~6.OUTPUTSELECT
rst => CurrState_prcTxB~7.OUTPUTSELECT
rst => CurrState_prcTxB~8.OUTPUTSELECT
rst => CurrState_prcTxB~9.OUTPUTSELECT
rst => CurrState_prcTxB~10.OUTPUTSELECT
rst => CurrState_prcTxB~11.OUTPUTSELECT
rst => CurrState_prcTxB~12.OUTPUTSELECT
rst => CurrState_prcTxB~13.OUTPUTSELECT
rst => CurrState_prcTxB~14.OUTPUTSELECT
rst => CurrState_prcTxB~15.OUTPUTSELECT
rst => CurrState_prcTxB~16.OUTPUTSELECT
rst => CurrState_prcTxB~17.OUTPUTSELECT
rst => CurrState_prcTxB~18.OUTPUTSELECT
rst => CurrState_prcTxB~19.OUTPUTSELECT
rst => CurrState_prcTxB~20.OUTPUTSELECT
rst => CurrState_prcTxB~21.OUTPUTSELECT
rst => CurrState_prcTxB~22.OUTPUTSELECT
rst => CurrState_prcTxB~23.OUTPUTSELECT
rst => CurrState_prcTxB~24.OUTPUTSELECT
rst => CurrState_prcTxB~25.OUTPUTSELECT
rst => CurrState_prcTxB~26.OUTPUTSELECT
rst => CurrState_prcTxB~27.OUTPUTSELECT
rst => CurrState_prcTxB~28.OUTPUTSELECT
rst => processTxByteRdy~0.OUTPUTSELECT
rst => USBWireData~0.OUTPUTSELECT
rst => USBWireData~1.OUTPUTSELECT
rst => USBWireCtrl~0.OUTPUTSELECT
rst => USBWireReq~0.OUTPUTSELECT
rst => USBWireWEn~0.OUTPUTSELECT
rst => USBWireFullSpeedRate~0.OUTPUTSELECT
rst => i~0.OUTPUTSELECT
rst => i~1.OUTPUTSELECT
rst => i~2.OUTPUTSELECT
rst => i~3.OUTPUTSELECT
rst => TxByte~0.OUTPUTSELECT
rst => TxByte~1.OUTPUTSELECT
rst => TxByte~2.OUTPUTSELECT
rst => TxByte~3.OUTPUTSELECT
rst => TxByte~4.OUTPUTSELECT
rst => TxByte~5.OUTPUTSELECT
rst => TxByte~6.OUTPUTSELECT
rst => TxByte~7.OUTPUTSELECT
rst => TxByteCtrl~0.OUTPUTSELECT
rst => TxByteCtrl~1.OUTPUTSELECT
rst => TxByteCtrl~2.OUTPUTSELECT
rst => TxByteCtrl~3.OUTPUTSELECT
rst => TxByteCtrl~4.OUTPUTSELECT
rst => TxByteCtrl~5.OUTPUTSELECT
rst => TxByteCtrl~6.OUTPUTSELECT
rst => TxByteCtrl~7.OUTPUTSELECT
rst => TXLineState~0.OUTPUTSELECT
rst => TXLineState~1.OUTPUTSELECT
rst => TXOneCount~0.OUTPUTSELECT
rst => TXOneCount~1.OUTPUTSELECT
rst => TXOneCount~2.OUTPUTSELECT
rst => TXOneCount~3.OUTPUTSELECT
rst => TxByteFullSpeedRate~0.OUTPUTSELECT
TxByteCtrlIn[0] => next_TxByteCtrl~7.DATAB
TxByteCtrlIn[0] => next_TxByteCtrl~15.DATAB
TxByteCtrlIn[0] => Equal0.IN7
TxByteCtrlIn[1] => next_TxByteCtrl~6.DATAB
TxByteCtrlIn[1] => next_TxByteCtrl~14.DATAB
TxByteCtrlIn[1] => Equal0.IN6
TxByteCtrlIn[2] => next_TxByteCtrl~5.DATAB
TxByteCtrlIn[2] => next_TxByteCtrl~13.DATAB
TxByteCtrlIn[2] => Equal0.IN5
TxByteCtrlIn[3] => next_TxByteCtrl~4.DATAB
TxByteCtrlIn[3] => next_TxByteCtrl~12.DATAB
TxByteCtrlIn[3] => Equal0.IN4
TxByteCtrlIn[4] => next_TxByteCtrl~3.DATAB
TxByteCtrlIn[4] => next_TxByteCtrl~11.DATAB
TxByteCtrlIn[4] => Equal0.IN3
TxByteCtrlIn[5] => next_TxByteCtrl~2.DATAB
TxByteCtrlIn[5] => next_TxByteCtrl~10.DATAB
TxByteCtrlIn[5] => Equal0.IN2
TxByteCtrlIn[6] => next_TxByteCtrl~1.DATAB
TxByteCtrlIn[6] => next_TxByteCtrl~9.DATAB
TxByteCtrlIn[6] => Equal0.IN1
TxByteCtrlIn[7] => next_TxByteCtrl~0.DATAB
TxByteCtrlIn[7] => next_TxByteCtrl~8.DATAB
TxByteCtrlIn[7] => Equal0.IN0
TxByteFullSpeedRateIn => next_TxByteFullSpeedRate~0.DATAB
TxByteFullSpeedRateIn => next_USBWireFullSpeedRate~0.DATAB
TxByteFullSpeedRateIn => next_TxByteFullSpeedRate~1.DATAB
TxByteFullSpeedRateIn => next_USBWireFullSpeedRate~1.DATAB
TxByteIn[0] => next_TxByte~7.DATAB
TxByteIn[0] => next_TxByte~15.DATAB
TxByteIn[1] => next_TxByte~6.DATAB
TxByteIn[1] => next_TxByte~14.DATAB
TxByteIn[2] => next_TxByte~5.DATAB
TxByteIn[2] => next_TxByte~13.DATAB
TxByteIn[3] => next_TxByte~4.DATAB
TxByteIn[3] => next_TxByte~12.DATAB
TxByteIn[4] => next_TxByte~3.DATAB
TxByteIn[4] => next_TxByte~11.DATAB
TxByteIn[5] => next_TxByte~2.DATAB
TxByteIn[5] => next_TxByte~10.DATAB
TxByteIn[6] => next_TxByte~1.DATAB
TxByteIn[6] => next_TxByte~9.DATAB
TxByteIn[7] => next_TxByte~0.DATAB
TxByteIn[7] => next_TxByte~8.DATAB
USBWireCtrl <= USBWireCtrl~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBWireData[0] <= USBWireData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBWireData[1] <= USBWireData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBWireFullSpeedRate <= USBWireFullSpeedRate~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBWireGnt => NextState_prcTxB~58.OUTPUTSELECT
USBWireGnt => NextState_prcTxB~59.OUTPUTSELECT
USBWireGnt => NextState_prcTxB~60.OUTPUTSELECT
USBWireGnt => NextState_prcTxB~61.OUTPUTSELECT
USBWireGnt => NextState_prcTxB~62.OUTPUTSELECT
USBWireGnt => NextState_prcTxB~63.OUTPUTSELECT
USBWireGnt => NextState_prcTxB~64.OUTPUTSELECT
USBWireGnt => NextState_prcTxB~65.OUTPUTSELECT
USBWireGnt => NextState_prcTxB~66.OUTPUTSELECT
USBWireGnt => NextState_prcTxB~67.OUTPUTSELECT
USBWireGnt => NextState_prcTxB~68.OUTPUTSELECT
USBWireGnt => NextState_prcTxB~69.OUTPUTSELECT
USBWireGnt => NextState_prcTxB~70.OUTPUTSELECT
USBWireGnt => NextState_prcTxB~71.OUTPUTSELECT
USBWireGnt => NextState_prcTxB~72.OUTPUTSELECT
USBWireGnt => NextState_prcTxB~73.OUTPUTSELECT
USBWireGnt => NextState_prcTxB~74.OUTPUTSELECT
USBWireGnt => NextState_prcTxB~75.OUTPUTSELECT
USBWireGnt => NextState_prcTxB~76.OUTPUTSELECT
USBWireGnt => NextState_prcTxB~77.OUTPUTSELECT
USBWireGnt => NextState_prcTxB~78.OUTPUTSELECT
USBWireGnt => NextState_prcTxB~79.OUTPUTSELECT
USBWireGnt => NextState_prcTxB~80.OUTPUTSELECT
USBWireGnt => NextState_prcTxB~81.OUTPUTSELECT
USBWireGnt => NextState_prcTxB~82.OUTPUTSELECT
USBWireGnt => NextState_prcTxB~83.OUTPUTSELECT
USBWireGnt => NextState_prcTxB~84.OUTPUTSELECT
USBWireGnt => NextState_prcTxB~85.OUTPUTSELECT
USBWireGnt => NextState_prcTxB~86.OUTPUTSELECT
USBWireRdy => always0~1.IN1
USBWireRdy => NextState_prcTxB~87.OUTPUTSELECT
USBWireRdy => NextState_prcTxB~88.OUTPUTSELECT
USBWireRdy => NextState_prcTxB~89.OUTPUTSELECT
USBWireRdy => NextState_prcTxB~90.OUTPUTSELECT
USBWireRdy => NextState_prcTxB~91.OUTPUTSELECT
USBWireRdy => NextState_prcTxB~92.OUTPUTSELECT
USBWireRdy => NextState_prcTxB~93.OUTPUTSELECT
USBWireRdy => NextState_prcTxB~94.OUTPUTSELECT
USBWireRdy => NextState_prcTxB~95.OUTPUTSELECT
USBWireRdy => NextState_prcTxB~96.OUTPUTSELECT
USBWireRdy => NextState_prcTxB~97.OUTPUTSELECT
USBWireRdy => NextState_prcTxB~98.OUTPUTSELECT
USBWireRdy => NextState_prcTxB~99.OUTPUTSELECT
USBWireRdy => NextState_prcTxB~100.OUTPUTSELECT
USBWireRdy => NextState_prcTxB~101.OUTPUTSELECT
USBWireRdy => NextState_prcTxB~102.OUTPUTSELECT
USBWireRdy => NextState_prcTxB~103.OUTPUTSELECT
USBWireRdy => NextState_prcTxB~104.OUTPUTSELECT
USBWireRdy => NextState_prcTxB~105.OUTPUTSELECT
USBWireRdy => NextState_prcTxB~106.OUTPUTSELECT
USBWireRdy => NextState_prcTxB~107.OUTPUTSELECT
USBWireRdy => NextState_prcTxB~108.OUTPUTSELECT
USBWireRdy => NextState_prcTxB~109.OUTPUTSELECT
USBWireRdy => NextState_prcTxB~110.OUTPUTSELECT
USBWireRdy => NextState_prcTxB~111.OUTPUTSELECT
USBWireRdy => NextState_prcTxB~112.OUTPUTSELECT
USBWireRdy => NextState_prcTxB~113.OUTPUTSELECT
USBWireRdy => NextState_prcTxB~114.OUTPUTSELECT
USBWireRdy => NextState_prcTxB~115.OUTPUTSELECT
USBWireRdy => next_USBWireData~0.OUTPUTSELECT
USBWireRdy => next_USBWireData~1.OUTPUTSELECT
USBWireRdy => next_USBWireCtrl~0.OUTPUTSELECT
USBWireRdy => next_USBWireWEn~0.OUTPUTSELECT
USBWireRdy => NextState_prcTxB~145.OUTPUTSELECT
USBWireRdy => NextState_prcTxB~146.OUTPUTSELECT
USBWireRdy => next_USBWireData~4.OUTPUTSELECT
USBWireRdy => next_USBWireData~5.OUTPUTSELECT
USBWireRdy => NextState_prcTxB~149.OUTPUTSELECT
USBWireRdy => NextState_prcTxB~150.OUTPUTSELECT
USBWireRdy => next_USBWireData~6.OUTPUTSELECT
USBWireRdy => next_USBWireData~7.OUTPUTSELECT
USBWireRdy => NextState_prcTxB~151.OUTPUTSELECT
USBWireRdy => NextState_prcTxB~152.OUTPUTSELECT
USBWireRdy => NextState_prcTxB~153.OUTPUTSELECT
USBWireRdy => next_USBWireCtrl~2.OUTPUTSELECT
USBWireRdy => NextState_prcTxB~154.OUTPUTSELECT
USBWireRdy => NextState_prcTxB~155.OUTPUTSELECT
USBWireRdy => NextState_prcTxB~156.OUTPUTSELECT
USBWireRdy => NextState_prcTxB~157.OUTPUTSELECT
USBWireReq <= USBWireReq~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBWireWEn <= USBWireWEn~reg0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|USBTxWireArbiter:u_USBTxWireArbiter
clk => prcTxByteGnt~reg0.CLK
clk => SIETxGnt~reg0.CLK
clk => muxSIENotPTXB.CLK
clk => CurrState_txWireArb~4.IN1
prcTxByteCtrl => TxCtl~0.DATAA
prcTxByteData[0] => TxBits~1.DATAA
prcTxByteData[1] => TxBits~0.DATAA
prcTxByteFSRate => TxFSRate~0.DATAA
prcTxByteGnt <= prcTxByteGnt~reg0.DB_MAX_OUTPUT_PORT_TYPE
prcTxByteReq => NextState_txWireArb~4.OUTPUTSELECT
prcTxByteReq => NextState_txWireArb~5.OUTPUTSELECT
prcTxByteReq => NextState_txWireArb~6.OUTPUTSELECT
prcTxByteReq => NextState_txWireArb~7.OUTPUTSELECT
prcTxByteReq => next_prcTxByteGnt~0.OUTPUTSELECT
prcTxByteReq => next_muxSIENotPTXB~1.OUTPUTSELECT
prcTxByteReq => next_SIETxGnt~1.OUTPUTSELECT
prcTxByteReq => NextState_txWireArb~8.OUTPUTSELECT
prcTxByteReq => NextState_txWireArb~9.OUTPUTSELECT
prcTxByteReq => NextState_txWireArb~10.OUTPUTSELECT
prcTxByteReq => NextState_txWireArb~11.OUTPUTSELECT
prcTxByteReq => next_prcTxByteGnt~1.OUTPUTSELECT
prcTxByteWEn => USBWireWEn~0.DATAA
rst => CurrState_txWireArb~0.OUTPUTSELECT
rst => CurrState_txWireArb~1.OUTPUTSELECT
rst => CurrState_txWireArb~2.OUTPUTSELECT
rst => CurrState_txWireArb~3.OUTPUTSELECT
rst => prcTxByteGnt~0.OUTPUTSELECT
rst => SIETxGnt~0.OUTPUTSELECT
rst => muxSIENotPTXB~0.OUTPUTSELECT
SIETxCtrl => TxCtl~0.DATAB
SIETxData[0] => TxBits~1.DATAB
SIETxData[1] => TxBits~0.DATAB
SIETxFSRate => TxFSRate~0.DATAB
SIETxGnt <= SIETxGnt~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIETxReq => NextState_txWireArb~0.OUTPUTSELECT
SIETxReq => NextState_txWireArb~1.OUTPUTSELECT
SIETxReq => NextState_txWireArb~2.OUTPUTSELECT
SIETxReq => NextState_txWireArb~3.OUTPUTSELECT
SIETxReq => next_SIETxGnt~0.OUTPUTSELECT
SIETxReq => next_muxSIENotPTXB~0.OUTPUTSELECT
SIETxReq => NextState_txWireArb~12.OUTPUTSELECT
SIETxReq => NextState_txWireArb~13.OUTPUTSELECT
SIETxReq => NextState_txWireArb~14.OUTPUTSELECT
SIETxReq => NextState_txWireArb~15.OUTPUTSELECT
SIETxReq => next_SIETxGnt~2.OUTPUTSELECT
SIETxWEn => USBWireWEn~0.DATAB
TxBits[0] <= TxBits~1.DB_MAX_OUTPUT_PORT_TYPE
TxBits[1] <= TxBits~0.DB_MAX_OUTPUT_PORT_TYPE
TxCtl <= TxCtl~0.DB_MAX_OUTPUT_PORT_TYPE
TxFSRate <= TxFSRate~0.DB_MAX_OUTPUT_PORT_TYPE
USBWireRdyIn => USBWireRdyOut.DATAIN
USBWireRdyOut <= USBWireRdyIn.DB_MAX_OUTPUT_PORT_TYPE
USBWireWEn <= USBWireWEn~0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|writeUSBWireData:u_writeUSBWireData
TxBitsIn[0] => buffer0~1.DATAB
TxBitsIn[0] => buffer1~1.DATAB
TxBitsIn[0] => buffer2~1.DATAB
TxBitsIn[0] => buffer3~1.DATAB
TxBitsIn[1] => buffer0~0.DATAB
TxBitsIn[1] => buffer1~0.DATAB
TxBitsIn[1] => buffer2~0.DATAB
TxBitsIn[1] => buffer3~0.DATAB
TxBitsOut[0] <= TxBitsOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxBitsOut[1] <= TxBitsOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxDataOutTick <= TxDataOutTick~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxCtrlIn => buffer0~2.DATAB
TxCtrlIn => buffer1~2.DATAB
TxCtrlIn => buffer2~2.DATAB
TxCtrlIn => buffer3~2.DATAB
TxCtrlOut <= TxCtrlOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBWireRdy <= USBWireRdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
USBWireWEn => incBufferCnt~0.OUTPUTSELECT
USBWireWEn => USBWireRdy~1.OUTPUTSELECT
USBWireWEn => bufferInIndex~0.OUTPUTSELECT
USBWireWEn => bufferInIndex~1.OUTPUTSELECT
USBWireWEn => buffer0~3.OUTPUTSELECT
USBWireWEn => buffer0~4.OUTPUTSELECT
USBWireWEn => buffer0~5.OUTPUTSELECT
USBWireWEn => buffer1~3.OUTPUTSELECT
USBWireWEn => buffer1~4.OUTPUTSELECT
USBWireWEn => buffer1~5.OUTPUTSELECT
USBWireWEn => buffer2~3.OUTPUTSELECT
USBWireWEn => buffer2~4.OUTPUTSELECT
USBWireWEn => buffer2~5.OUTPUTSELECT
USBWireWEn => buffer3~3.OUTPUTSELECT
USBWireWEn => buffer3~4.OUTPUTSELECT
USBWireWEn => buffer3~5.OUTPUTSELECT
USBWireWEn => bufferInStMachCurrState~3.OUTPUTSELECT
USBWireWEn => bufferInStMachCurrState~4.OUTPUTSELECT
USBWireWEn => bufferInStMachCurrState~5.OUTPUTSELECT
TxWireActiveDrive <= TxCtrlOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
fullSpeedRate => always3~0.IN1
fullSpeedRate => always3~1.IN1
clk => bufferCnt[1].CLK
clk => bufferCnt[0].CLK
clk => incBufferCnt.CLK
clk => bufferInIndex[1].CLK
clk => bufferInIndex[0].CLK
clk => buffer0[2].CLK
clk => buffer0[1].CLK
clk => buffer0[0].CLK
clk => buffer1[2].CLK
clk => buffer1[1].CLK
clk => buffer1[0].CLK
clk => buffer2[2].CLK
clk => buffer2[1].CLK
clk => buffer2[0].CLK
clk => buffer3[2].CLK
clk => buffer3[1].CLK
clk => buffer3[0].CLK
clk => USBWireRdy~reg0.CLK
clk => i[4].CLK
clk => i[3].CLK
clk => i[2].CLK
clk => i[1].CLK
clk => i[0].CLK
clk => fullSpeedTick.CLK
clk => lowSpeedTick.CLK
clk => bufferOutIndex[1].CLK
clk => bufferOutIndex[0].CLK
clk => decBufferCnt.CLK
clk => TxBitsOut[1]~reg0.CLK
clk => TxBitsOut[0]~reg0.CLK
clk => TxCtrlOut~reg0.CLK
clk => TxDataOutTick~reg0.CLK
clk => bufferCnt[2].CLK
clk => bufferInStMachCurrState~9.IN1
clk => bufferOutStMachCurrState~8.IN1
rst => bufferCnt~6.OUTPUTSELECT
rst => bufferCnt~7.OUTPUTSELECT
rst => bufferCnt~8.OUTPUTSELECT
rst => incBufferCnt~1.OUTPUTSELECT
rst => bufferInIndex~4.OUTPUTSELECT
rst => bufferInIndex~5.OUTPUTSELECT
rst => buffer0~9.OUTPUTSELECT
rst => buffer0~10.OUTPUTSELECT
rst => buffer0~11.OUTPUTSELECT
rst => buffer1~9.OUTPUTSELECT
rst => buffer1~10.OUTPUTSELECT
rst => buffer1~11.OUTPUTSELECT
rst => buffer2~9.OUTPUTSELECT
rst => buffer2~10.OUTPUTSELECT
rst => buffer2~11.OUTPUTSELECT
rst => buffer3~9.OUTPUTSELECT
rst => buffer3~10.OUTPUTSELECT
rst => buffer3~11.OUTPUTSELECT
rst => USBWireRdy~3.OUTPUTSELECT
rst => bufferInStMachCurrState~6.OUTPUTSELECT
rst => bufferInStMachCurrState~7.OUTPUTSELECT
rst => bufferInStMachCurrState~8.OUTPUTSELECT
rst => i~0.OUTPUTSELECT
rst => i~1.OUTPUTSELECT
rst => i~2.OUTPUTSELECT
rst => i~3.OUTPUTSELECT
rst => i~4.OUTPUTSELECT
rst => fullSpeedTick~0.OUTPUTSELECT
rst => lowSpeedTick~0.OUTPUTSELECT
rst => bufferOutIndex~6.OUTPUTSELECT
rst => bufferOutIndex~7.OUTPUTSELECT
rst => decBufferCnt~3.OUTPUTSELECT
rst => TxBitsOut~6.OUTPUTSELECT
rst => TxBitsOut~7.OUTPUTSELECT
rst => TxCtrlOut~3.OUTPUTSELECT
rst => TxDataOutTick~2.OUTPUTSELECT
rst => bufferOutStMachCurrState~6.OUTPUTSELECT
rst => bufferOutStMachCurrState~7.OUTPUTSELECT


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData
RxBitsIn[0] => RxBitsInReg[0].DATAIN
RxBitsIn[1] => RxBitsInReg[1].DATAIN
RxDataInTick <= RxDataInTick~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxBitsOut[0] <= RxBitsOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxBitsOut[1] <= RxBitsOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIERxRdyIn => SIERxWEn~0.OUTPUTSELECT
SIERxRdyIn => bufferOutStMachCurrState~3.OUTPUTSELECT
SIERxRdyIn => bufferOutStMachCurrState~4.OUTPUTSELECT
SIERxRdyIn => bufferOutStMachCurrState~5.OUTPUTSELECT
SIERxRdyIn => decBufferCnt~0.OUTPUTSELECT
SIERxRdyIn => bufferOutIndex~0.OUTPUTSELECT
SIERxRdyIn => bufferOutIndex~1.OUTPUTSELECT
SIERxRdyIn => RxBitsOut~0.OUTPUTSELECT
SIERxRdyIn => RxBitsOut~1.OUTPUTSELECT
SIERxWEn <= SIERxWEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
fullSpeedRate => always1~1.IN1
fullSpeedRate => always3~1.IN0
fullSpeedRate => always1~2.IN0
fullSpeedRate => always3~2.IN0
TxWireActiveDrive => always3~0.IN1
TxWireActiveDrive => incBufferCnt~0.DATAB
TxWireActiveDrive => bufferInIndex~0.OUTPUTSELECT
TxWireActiveDrive => bufferInIndex~1.OUTPUTSELECT
TxWireActiveDrive => buffer0~3.OUTPUTSELECT
TxWireActiveDrive => buffer0~4.OUTPUTSELECT
TxWireActiveDrive => buffer0~5.OUTPUTSELECT
TxWireActiveDrive => buffer1~3.OUTPUTSELECT
TxWireActiveDrive => buffer1~4.OUTPUTSELECT
TxWireActiveDrive => buffer1~5.OUTPUTSELECT
TxWireActiveDrive => buffer2~3.OUTPUTSELECT
TxWireActiveDrive => buffer2~4.OUTPUTSELECT
TxWireActiveDrive => buffer2~5.OUTPUTSELECT
TxWireActiveDrive => buffer3~3.OUTPUTSELECT
TxWireActiveDrive => buffer3~4.OUTPUTSELECT
TxWireActiveDrive => buffer3~5.OUTPUTSELECT
TxWireActiveDrive => always1~0.IN1
clk => bufferCnt[1].CLK
clk => bufferCnt[0].CLK
clk => i[4].CLK
clk => i[3].CLK
clk => i[2].CLK
clk => i[1].CLK
clk => i[0].CLK
clk => incBufferCnt.CLK
clk => bufferInIndex[1].CLK
clk => bufferInIndex[0].CLK
clk => buffer0[2].CLK
clk => buffer0[1].CLK
clk => buffer0[0].CLK
clk => buffer1[2].CLK
clk => buffer1[1].CLK
clk => buffer1[0].CLK
clk => buffer2[2].CLK
clk => buffer2[1].CLK
clk => buffer2[0].CLK
clk => buffer3[2].CLK
clk => buffer3[1].CLK
clk => buffer3[0].CLK
clk => RxDataInTick~reg0.CLK
clk => RxWireEdgeDetect.CLK
clk => RxWireActiveReg1.CLK
clk => RxWireActiveReg2.CLK
clk => RxBitsInReg[1].CLK
clk => RxBitsInReg[0].CLK
clk => oldRxBitsIn[1].CLK
clk => oldRxBitsIn[0].CLK
clk => decBufferCnt.CLK
clk => bufferOutIndex[1].CLK
clk => bufferOutIndex[0].CLK
clk => RxBitsOut[1]~reg0.CLK
clk => RxBitsOut[0]~reg0.CLK
clk => SIERxWEn~reg0.CLK
clk => RxWireActive~reg0.CLK
clk => timeOutCnt[15].CLK
clk => timeOutCnt[14].CLK
clk => timeOutCnt[13].CLK
clk => timeOutCnt[12].CLK
clk => timeOutCnt[11].CLK
clk => timeOutCnt[10].CLK
clk => timeOutCnt[9].CLK
clk => timeOutCnt[8].CLK
clk => timeOutCnt[7].CLK
clk => timeOutCnt[6].CLK
clk => timeOutCnt[5].CLK
clk => timeOutCnt[4].CLK
clk => timeOutCnt[3].CLK
clk => timeOutCnt[2].CLK
clk => timeOutCnt[1].CLK
clk => timeOutCnt[0].CLK
clk => noActivityTimeOut~reg0.CLK
clk => bufferCnt[2].CLK
clk => bufferOutStMachCurrState~9.IN1
rst => bufferCnt~6.OUTPUTSELECT
rst => bufferCnt~7.OUTPUTSELECT
rst => bufferCnt~8.OUTPUTSELECT
rst => i~5.OUTPUTSELECT
rst => i~6.OUTPUTSELECT
rst => i~7.OUTPUTSELECT
rst => i~8.OUTPUTSELECT
rst => i~9.OUTPUTSELECT
rst => incBufferCnt~1.OUTPUTSELECT
rst => bufferInIndex~4.OUTPUTSELECT
rst => bufferInIndex~5.OUTPUTSELECT
rst => buffer0~9.OUTPUTSELECT
rst => buffer0~10.OUTPUTSELECT
rst => buffer0~11.OUTPUTSELECT
rst => buffer1~9.OUTPUTSELECT
rst => buffer1~10.OUTPUTSELECT
rst => buffer1~11.OUTPUTSELECT
rst => buffer2~9.OUTPUTSELECT
rst => buffer2~10.OUTPUTSELECT
rst => buffer2~11.OUTPUTSELECT
rst => buffer3~9.OUTPUTSELECT
rst => buffer3~10.OUTPUTSELECT
rst => buffer3~11.OUTPUTSELECT
rst => RxDataInTick~1.OUTPUTSELECT
rst => RxWireEdgeDetect~0.OUTPUTSELECT
rst => RxWireActiveReg1~2.OUTPUTSELECT
rst => RxWireActiveReg2~0.OUTPUTSELECT
rst => decBufferCnt~1.OUTPUTSELECT
rst => bufferOutIndex~4.OUTPUTSELECT
rst => bufferOutIndex~5.OUTPUTSELECT
rst => RxBitsOut~4.OUTPUTSELECT
rst => RxBitsOut~5.OUTPUTSELECT
rst => SIERxWEn~1.OUTPUTSELECT
rst => bufferOutStMachCurrState~6.OUTPUTSELECT
rst => bufferOutStMachCurrState~7.OUTPUTSELECT
rst => bufferOutStMachCurrState~8.OUTPUTSELECT
rst => timeOutCnt~16.OUTPUTSELECT
rst => timeOutCnt~17.OUTPUTSELECT
rst => timeOutCnt~18.OUTPUTSELECT
rst => timeOutCnt~19.OUTPUTSELECT
rst => timeOutCnt~20.OUTPUTSELECT
rst => timeOutCnt~21.OUTPUTSELECT
rst => timeOutCnt~22.OUTPUTSELECT
rst => timeOutCnt~23.OUTPUTSELECT
rst => timeOutCnt~24.OUTPUTSELECT
rst => timeOutCnt~25.OUTPUTSELECT
rst => timeOutCnt~26.OUTPUTSELECT
rst => timeOutCnt~27.OUTPUTSELECT
rst => timeOutCnt~28.OUTPUTSELECT
rst => timeOutCnt~29.OUTPUTSELECT
rst => timeOutCnt~30.OUTPUTSELECT
rst => timeOutCnt~31.OUTPUTSELECT
rst => noActivityTimeOut~0.OUTPUTSELECT
rst => RxBitsInReg[1].ENA
rst => RxBitsInReg[0].ENA
rst => oldRxBitsIn[1].ENA
rst => oldRxBitsIn[0].ENA
noActivityTimeOut <= noActivityTimeOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxWireActive <= RxWireActive~reg0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|TxFifo:HostTxFifo
busClk => busClk~0.IN2
usbClk => usbClk~0.IN2
rstSyncToBusClk => rstSyncToBusClk~0.IN2
rstSyncToUsbClk => rstSyncToUsbClk~0.IN1
fifoREn => fifoREn~0.IN1
fifoEmpty <= fifoRTL:u_fifo.fifoEmpty
busAddress[0] => busAddress[0]~2.IN1
busAddress[1] => busAddress[1]~1.IN1
busAddress[2] => busAddress[2]~0.IN1
busWriteEn => busWriteEn~0.IN1
busStrobe_i => busStrobe_i~0.IN1
busFifoSelect => busFifoSelect~0.IN1
busDataIn[0] => busDataIn[0]~7.IN2
busDataIn[1] => busDataIn[1]~6.IN2
busDataIn[2] => busDataIn[2]~5.IN2
busDataIn[3] => busDataIn[3]~4.IN2
busDataIn[4] => busDataIn[4]~3.IN2
busDataIn[5] => busDataIn[5]~2.IN2
busDataIn[6] => busDataIn[6]~1.IN2
busDataIn[7] => busDataIn[7]~0.IN2
busDataOut[0] <= TxfifoBI:u_TxfifoBI.busDataOut
busDataOut[1] <= TxfifoBI:u_TxfifoBI.busDataOut
busDataOut[2] <= TxfifoBI:u_TxfifoBI.busDataOut
busDataOut[3] <= TxfifoBI:u_TxfifoBI.busDataOut
busDataOut[4] <= TxfifoBI:u_TxfifoBI.busDataOut
busDataOut[5] <= TxfifoBI:u_TxfifoBI.busDataOut
busDataOut[6] <= TxfifoBI:u_TxfifoBI.busDataOut
busDataOut[7] <= TxfifoBI:u_TxfifoBI.busDataOut
fifoDataOut[0] <= fifoRTL:u_fifo.dataOut
fifoDataOut[1] <= fifoRTL:u_fifo.dataOut
fifoDataOut[2] <= fifoRTL:u_fifo.dataOut
fifoDataOut[3] <= fifoRTL:u_fifo.dataOut
fifoDataOut[4] <= fifoRTL:u_fifo.dataOut
fifoDataOut[5] <= fifoRTL:u_fifo.dataOut
fifoDataOut[6] <= fifoRTL:u_fifo.dataOut
fifoDataOut[7] <= fifoRTL:u_fifo.dataOut


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|TxFifo:HostTxFifo|fifoRTL:u_fifo
wrClk => wrClk~0.IN1
rdClk => rdClk~0.IN1
rstSyncToWrClk => always0~0.IN0
rstSyncToRdClk => always2~0.IN0
dataIn[0] => dataIn[0]~7.IN1
dataIn[1] => dataIn[1]~6.IN1
dataIn[2] => dataIn[2]~5.IN1
dataIn[3] => dataIn[3]~4.IN1
dataIn[4] => dataIn[4]~3.IN1
dataIn[5] => dataIn[5]~2.IN1
dataIn[6] => dataIn[6]~1.IN1
dataIn[7] => dataIn[7]~0.IN1
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifoWEn => fifoWEn~0.IN1
fifoREn => fifoREn~0.IN1
fifoFull <= fifoFull~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifoEmpty <= fifoEmpty~reg0.DB_MAX_OUTPUT_PORT_TYPE
forceEmptySyncToWrClk => always0~0.IN1
forceEmptySyncToRdClk => always2~0.IN1
numElementsInFifo[0] <= numElementsInFifo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[1] <= numElementsInFifo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[2] <= numElementsInFifo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[3] <= numElementsInFifo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[4] <= numElementsInFifo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[5] <= numElementsInFifo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[6] <= numElementsInFifo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[7] <= numElementsInFifo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[8] <= numElementsInFifo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[9] <= numElementsInFifo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[10] <= numElementsInFifo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[11] <= numElementsInFifo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[12] <= numElementsInFifo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[13] <= numElementsInFifo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[14] <= numElementsInFifo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[15] <= numElementsInFifo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|TxFifo:HostTxFifo|fifoRTL:u_fifo|dpMem_dc:u_dpMem_dc
addrIn[0] => buffer.waddr[0].DATAIN
addrIn[0] => buffer.WADDR
addrIn[1] => buffer.waddr[1].DATAIN
addrIn[1] => buffer.WADDR1
addrIn[2] => buffer.waddr[2].DATAIN
addrIn[2] => buffer.WADDR2
addrIn[3] => buffer.waddr[3].DATAIN
addrIn[3] => buffer.WADDR3
addrIn[4] => buffer.waddr[4].DATAIN
addrIn[4] => buffer.WADDR4
addrIn[5] => buffer.waddr[5].DATAIN
addrIn[5] => buffer.WADDR5
addrOut[0] => buffer.RADDR
addrOut[1] => buffer.RADDR1
addrOut[2] => buffer.RADDR2
addrOut[3] => buffer.RADDR3
addrOut[4] => buffer.RADDR4
addrOut[5] => buffer.RADDR5
wrClk => buffer.datain[6].CLK
wrClk => buffer.datain[5].CLK
wrClk => buffer.datain[4].CLK
wrClk => buffer.datain[3].CLK
wrClk => buffer.datain[2].CLK
wrClk => buffer.datain[1].CLK
wrClk => buffer.datain[0].CLK
wrClk => buffer.waddr[5].CLK
wrClk => buffer.waddr[4].CLK
wrClk => buffer.waddr[3].CLK
wrClk => buffer.waddr[2].CLK
wrClk => buffer.waddr[1].CLK
wrClk => buffer.waddr[0].CLK
wrClk => always1~0.CLK
wrClk => buffer.datain[7].CLK
wrClk => buffer.CLK0
rdClk => dataOut[6]~reg0.CLK
rdClk => dataOut[5]~reg0.CLK
rdClk => dataOut[4]~reg0.CLK
rdClk => dataOut[3]~reg0.CLK
rdClk => dataOut[2]~reg0.CLK
rdClk => dataOut[1]~reg0.CLK
rdClk => dataOut[0]~reg0.CLK
rdClk => dataOut[7]~reg0.CLK
dataIn[0] => buffer.datain[0].DATAIN
dataIn[0] => buffer.DATAIN
dataIn[1] => buffer.datain[1].DATAIN
dataIn[1] => buffer.DATAIN1
dataIn[2] => buffer.datain[2].DATAIN
dataIn[2] => buffer.DATAIN2
dataIn[3] => buffer.datain[3].DATAIN
dataIn[3] => buffer.DATAIN3
dataIn[4] => buffer.datain[4].DATAIN
dataIn[4] => buffer.DATAIN4
dataIn[5] => buffer.datain[5].DATAIN
dataIn[5] => buffer.DATAIN5
dataIn[6] => buffer.datain[6].DATAIN
dataIn[6] => buffer.DATAIN6
dataIn[7] => buffer.datain[7].DATAIN
dataIn[7] => buffer.DATAIN7
writeEn => always1~0.DATAIN
writeEn => buffer.WE
readEn => ~NO_FANOUT~
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|TxFifo:HostTxFifo|TxfifoBI:u_TxfifoBI
address[0] => Equal0.IN2
address[0] => Equal1.IN2
address[1] => Equal0.IN1
address[1] => Equal1.IN1
address[2] => Equal0.IN0
address[2] => Equal1.IN0
writeEn => always0~0.IN0
writeEn => always3~0.IN0
strobe_i => always0~2.IN1
strobe_i => always3~1.IN0
busClk => forceEmptyShift[5].CLK
busClk => forceEmptyShift[4].CLK
busClk => forceEmptyShift[3].CLK
busClk => forceEmptyShift[2].CLK
busClk => forceEmptyShift[1].CLK
busClk => forceEmptyShift[0].CLK
busClk => forceEmpty.CLK
usbClk => forceEmptySyncToUsbClk~reg0.CLK
usbClk => forceEmptySyncToUsbClkFirst.CLK
rstSyncToBusClk => forceEmptyShift~5.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~6.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~7.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~8.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~9.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~10.OUTPUTSELECT
fifoSelect => always0~0.IN1
fifoSelect => always3~2.IN0
busDataIn[0] => always0~3.IN1
busDataIn[1] => ~NO_FANOUT~
busDataIn[2] => ~NO_FANOUT~
busDataIn[3] => ~NO_FANOUT~
busDataIn[4] => ~NO_FANOUT~
busDataIn[5] => ~NO_FANOUT~
busDataIn[6] => ~NO_FANOUT~
busDataIn[7] => ~NO_FANOUT~
busDataOut[0] <= <GND>
busDataOut[1] <= <GND>
busDataOut[2] <= <GND>
busDataOut[3] <= <GND>
busDataOut[4] <= <GND>
busDataOut[5] <= <GND>
busDataOut[6] <= <GND>
busDataOut[7] <= <GND>
fifoWEn <= always3~2.DB_MAX_OUTPUT_PORT_TYPE
forceEmptySyncToUsbClk <= forceEmptySyncToUsbClk~reg0.DB_MAX_OUTPUT_PORT_TYPE
forceEmptySyncToBusClk <= forceEmptyShift[0].DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[0] => ~NO_FANOUT~
numElementsInFifo[1] => ~NO_FANOUT~
numElementsInFifo[2] => ~NO_FANOUT~
numElementsInFifo[3] => ~NO_FANOUT~
numElementsInFifo[4] => ~NO_FANOUT~
numElementsInFifo[5] => ~NO_FANOUT~
numElementsInFifo[6] => ~NO_FANOUT~
numElementsInFifo[7] => ~NO_FANOUT~
numElementsInFifo[8] => ~NO_FANOUT~
numElementsInFifo[9] => ~NO_FANOUT~
numElementsInFifo[10] => ~NO_FANOUT~
numElementsInFifo[11] => ~NO_FANOUT~
numElementsInFifo[12] => ~NO_FANOUT~
numElementsInFifo[13] => ~NO_FANOUT~
numElementsInFifo[14] => ~NO_FANOUT~
numElementsInFifo[15] => ~NO_FANOUT~


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|RxFifo:HostRxFifo
busClk => busClk~0.IN2
usbClk => usbClk~0.IN2
rstSyncToBusClk => rstSyncToBusClk~0.IN2
rstSyncToUsbClk => rstSyncToUsbClk~0.IN1
fifoWEn => fifoWEn~0.IN1
fifoFull <= fifoRTL:u_fifo.fifoFull
busAddress[0] => busAddress[0]~2.IN1
busAddress[1] => busAddress[1]~1.IN1
busAddress[2] => busAddress[2]~0.IN1
busWriteEn => busWriteEn~0.IN1
busStrobe_i => busStrobe_i~0.IN1
busFifoSelect => busFifoSelect~0.IN1
busDataIn[0] => busDataIn[0]~7.IN1
busDataIn[1] => busDataIn[1]~6.IN1
busDataIn[2] => busDataIn[2]~5.IN1
busDataIn[3] => busDataIn[3]~4.IN1
busDataIn[4] => busDataIn[4]~3.IN1
busDataIn[5] => busDataIn[5]~2.IN1
busDataIn[6] => busDataIn[6]~1.IN1
busDataIn[7] => busDataIn[7]~0.IN1
busDataOut[0] <= RxfifoBI:u_RxfifoBI.busDataOut
busDataOut[1] <= RxfifoBI:u_RxfifoBI.busDataOut
busDataOut[2] <= RxfifoBI:u_RxfifoBI.busDataOut
busDataOut[3] <= RxfifoBI:u_RxfifoBI.busDataOut
busDataOut[4] <= RxfifoBI:u_RxfifoBI.busDataOut
busDataOut[5] <= RxfifoBI:u_RxfifoBI.busDataOut
busDataOut[6] <= RxfifoBI:u_RxfifoBI.busDataOut
busDataOut[7] <= RxfifoBI:u_RxfifoBI.busDataOut
fifoDataIn[0] => fifoDataIn[0]~7.IN1
fifoDataIn[1] => fifoDataIn[1]~6.IN1
fifoDataIn[2] => fifoDataIn[2]~5.IN1
fifoDataIn[3] => fifoDataIn[3]~4.IN1
fifoDataIn[4] => fifoDataIn[4]~3.IN1
fifoDataIn[5] => fifoDataIn[5]~2.IN1
fifoDataIn[6] => fifoDataIn[6]~1.IN1
fifoDataIn[7] => fifoDataIn[7]~0.IN1


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|RxFifo:HostRxFifo|fifoRTL:u_fifo
wrClk => wrClk~0.IN1
rdClk => rdClk~0.IN1
rstSyncToWrClk => always0~0.IN0
rstSyncToRdClk => always2~0.IN0
dataIn[0] => dataIn[0]~7.IN1
dataIn[1] => dataIn[1]~6.IN1
dataIn[2] => dataIn[2]~5.IN1
dataIn[3] => dataIn[3]~4.IN1
dataIn[4] => dataIn[4]~3.IN1
dataIn[5] => dataIn[5]~2.IN1
dataIn[6] => dataIn[6]~1.IN1
dataIn[7] => dataIn[7]~0.IN1
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifoWEn => fifoWEn~0.IN1
fifoREn => fifoREn~0.IN1
fifoFull <= fifoFull~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifoEmpty <= fifoEmpty~reg0.DB_MAX_OUTPUT_PORT_TYPE
forceEmptySyncToWrClk => always0~0.IN1
forceEmptySyncToRdClk => always2~0.IN1
numElementsInFifo[0] <= numElementsInFifo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[1] <= numElementsInFifo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[2] <= numElementsInFifo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[3] <= numElementsInFifo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[4] <= numElementsInFifo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[5] <= numElementsInFifo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[6] <= numElementsInFifo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[7] <= numElementsInFifo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[8] <= numElementsInFifo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[9] <= numElementsInFifo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[10] <= numElementsInFifo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[11] <= numElementsInFifo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[12] <= numElementsInFifo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[13] <= numElementsInFifo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[14] <= numElementsInFifo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[15] <= numElementsInFifo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|RxFifo:HostRxFifo|fifoRTL:u_fifo|dpMem_dc:u_dpMem_dc
addrIn[0] => buffer.waddr[0].DATAIN
addrIn[0] => buffer.WADDR
addrIn[1] => buffer.waddr[1].DATAIN
addrIn[1] => buffer.WADDR1
addrIn[2] => buffer.waddr[2].DATAIN
addrIn[2] => buffer.WADDR2
addrIn[3] => buffer.waddr[3].DATAIN
addrIn[3] => buffer.WADDR3
addrIn[4] => buffer.waddr[4].DATAIN
addrIn[4] => buffer.WADDR4
addrIn[5] => buffer.waddr[5].DATAIN
addrIn[5] => buffer.WADDR5
addrOut[0] => buffer.RADDR
addrOut[1] => buffer.RADDR1
addrOut[2] => buffer.RADDR2
addrOut[3] => buffer.RADDR3
addrOut[4] => buffer.RADDR4
addrOut[5] => buffer.RADDR5
wrClk => buffer.datain[6].CLK
wrClk => buffer.datain[5].CLK
wrClk => buffer.datain[4].CLK
wrClk => buffer.datain[3].CLK
wrClk => buffer.datain[2].CLK
wrClk => buffer.datain[1].CLK
wrClk => buffer.datain[0].CLK
wrClk => buffer.waddr[5].CLK
wrClk => buffer.waddr[4].CLK
wrClk => buffer.waddr[3].CLK
wrClk => buffer.waddr[2].CLK
wrClk => buffer.waddr[1].CLK
wrClk => buffer.waddr[0].CLK
wrClk => always1~0.CLK
wrClk => buffer.datain[7].CLK
wrClk => buffer.CLK0
rdClk => dataOut[6]~reg0.CLK
rdClk => dataOut[5]~reg0.CLK
rdClk => dataOut[4]~reg0.CLK
rdClk => dataOut[3]~reg0.CLK
rdClk => dataOut[2]~reg0.CLK
rdClk => dataOut[1]~reg0.CLK
rdClk => dataOut[0]~reg0.CLK
rdClk => dataOut[7]~reg0.CLK
dataIn[0] => buffer.datain[0].DATAIN
dataIn[0] => buffer.DATAIN
dataIn[1] => buffer.datain[1].DATAIN
dataIn[1] => buffer.DATAIN1
dataIn[2] => buffer.datain[2].DATAIN
dataIn[2] => buffer.DATAIN2
dataIn[3] => buffer.datain[3].DATAIN
dataIn[3] => buffer.DATAIN3
dataIn[4] => buffer.datain[4].DATAIN
dataIn[4] => buffer.DATAIN4
dataIn[5] => buffer.datain[5].DATAIN
dataIn[5] => buffer.DATAIN5
dataIn[6] => buffer.datain[6].DATAIN
dataIn[6] => buffer.DATAIN6
dataIn[7] => buffer.datain[7].DATAIN
dataIn[7] => buffer.DATAIN7
writeEn => always1~0.DATAIN
writeEn => buffer.WE
readEn => ~NO_FANOUT~
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|RxFifo:HostRxFifo|RxfifoBI:u_RxfifoBI
address[0] => Decoder0.IN2
address[0] => Equal0.IN1
address[0] => Equal1.IN2
address[1] => Decoder0.IN1
address[1] => Equal0.IN0
address[1] => Equal1.IN1
address[2] => Decoder0.IN0
address[2] => Equal0.IN2
address[2] => Equal1.IN0
writeEn => always0~0.IN0
writeEn => always4~0.IN0
strobe_i => always0~2.IN1
strobe_i => always4~1.IN0
busClk => forceEmptyShift[5].CLK
busClk => forceEmptyShift[4].CLK
busClk => forceEmptyShift[3].CLK
busClk => forceEmptyShift[2].CLK
busClk => forceEmptyShift[1].CLK
busClk => forceEmptyShift[0].CLK
busClk => forceEmpty.CLK
usbClk => forceEmptySyncToUsbClk~reg0.CLK
usbClk => forceEmptySyncToUsbClkFirst.CLK
rstSyncToBusClk => forceEmptyShift~5.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~6.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~7.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~8.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~9.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~10.OUTPUTSELECT
fifoSelect => always0~0.IN1
fifoSelect => always4~2.IN0
fifoDataIn[0] => Selector7.IN5
fifoDataIn[1] => Selector6.IN5
fifoDataIn[2] => Selector5.IN5
fifoDataIn[3] => Selector4.IN5
fifoDataIn[4] => Selector3.IN5
fifoDataIn[5] => Selector2.IN5
fifoDataIn[6] => Selector1.IN5
fifoDataIn[7] => Selector0.IN5
busDataIn[0] => always0~3.IN1
busDataIn[1] => ~NO_FANOUT~
busDataIn[2] => ~NO_FANOUT~
busDataIn[3] => ~NO_FANOUT~
busDataIn[4] => ~NO_FANOUT~
busDataIn[5] => ~NO_FANOUT~
busDataIn[6] => ~NO_FANOUT~
busDataIn[7] => ~NO_FANOUT~
busDataOut[0] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
busDataOut[1] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
busDataOut[2] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
busDataOut[3] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
busDataOut[4] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
busDataOut[5] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
busDataOut[6] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
busDataOut[7] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
fifoREn <= always4~2.DB_MAX_OUTPUT_PORT_TYPE
forceEmptySyncToUsbClk <= forceEmptySyncToUsbClk~reg0.DB_MAX_OUTPUT_PORT_TYPE
forceEmptySyncToBusClk <= forceEmptyShift[0].DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[0] => Selector7.IN7
numElementsInFifo[1] => Selector6.IN7
numElementsInFifo[2] => Selector5.IN7
numElementsInFifo[3] => Selector4.IN7
numElementsInFifo[4] => Selector3.IN7
numElementsInFifo[5] => Selector2.IN7
numElementsInFifo[6] => Selector1.IN7
numElementsInFifo[7] => Selector0.IN7
numElementsInFifo[8] => Selector7.IN6
numElementsInFifo[9] => Selector6.IN6
numElementsInFifo[10] => Selector5.IN6
numElementsInFifo[11] => Selector4.IN6
numElementsInFifo[12] => Selector3.IN6
numElementsInFifo[13] => Selector2.IN6
numElementsInFifo[14] => Selector1.IN6
numElementsInFifo[15] => Selector0.IN6


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|TxFifo:EP0TxFifo
busClk => busClk~0.IN2
usbClk => usbClk~0.IN2
rstSyncToBusClk => rstSyncToBusClk~0.IN2
rstSyncToUsbClk => rstSyncToUsbClk~0.IN1
fifoREn => fifoREn~0.IN1
fifoEmpty <= fifoRTL:u_fifo.fifoEmpty
busAddress[0] => busAddress[0]~2.IN1
busAddress[1] => busAddress[1]~1.IN1
busAddress[2] => busAddress[2]~0.IN1
busWriteEn => busWriteEn~0.IN1
busStrobe_i => busStrobe_i~0.IN1
busFifoSelect => busFifoSelect~0.IN1
busDataIn[0] => busDataIn[0]~7.IN2
busDataIn[1] => busDataIn[1]~6.IN2
busDataIn[2] => busDataIn[2]~5.IN2
busDataIn[3] => busDataIn[3]~4.IN2
busDataIn[4] => busDataIn[4]~3.IN2
busDataIn[5] => busDataIn[5]~2.IN2
busDataIn[6] => busDataIn[6]~1.IN2
busDataIn[7] => busDataIn[7]~0.IN2
busDataOut[0] <= TxfifoBI:u_TxfifoBI.busDataOut
busDataOut[1] <= TxfifoBI:u_TxfifoBI.busDataOut
busDataOut[2] <= TxfifoBI:u_TxfifoBI.busDataOut
busDataOut[3] <= TxfifoBI:u_TxfifoBI.busDataOut
busDataOut[4] <= TxfifoBI:u_TxfifoBI.busDataOut
busDataOut[5] <= TxfifoBI:u_TxfifoBI.busDataOut
busDataOut[6] <= TxfifoBI:u_TxfifoBI.busDataOut
busDataOut[7] <= TxfifoBI:u_TxfifoBI.busDataOut
fifoDataOut[0] <= fifoRTL:u_fifo.dataOut
fifoDataOut[1] <= fifoRTL:u_fifo.dataOut
fifoDataOut[2] <= fifoRTL:u_fifo.dataOut
fifoDataOut[3] <= fifoRTL:u_fifo.dataOut
fifoDataOut[4] <= fifoRTL:u_fifo.dataOut
fifoDataOut[5] <= fifoRTL:u_fifo.dataOut
fifoDataOut[6] <= fifoRTL:u_fifo.dataOut
fifoDataOut[7] <= fifoRTL:u_fifo.dataOut


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|TxFifo:EP0TxFifo|fifoRTL:u_fifo
wrClk => wrClk~0.IN1
rdClk => rdClk~0.IN1
rstSyncToWrClk => always0~0.IN0
rstSyncToRdClk => always2~0.IN0
dataIn[0] => dataIn[0]~7.IN1
dataIn[1] => dataIn[1]~6.IN1
dataIn[2] => dataIn[2]~5.IN1
dataIn[3] => dataIn[3]~4.IN1
dataIn[4] => dataIn[4]~3.IN1
dataIn[5] => dataIn[5]~2.IN1
dataIn[6] => dataIn[6]~1.IN1
dataIn[7] => dataIn[7]~0.IN1
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifoWEn => fifoWEn~0.IN1
fifoREn => fifoREn~0.IN1
fifoFull <= fifoFull~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifoEmpty <= fifoEmpty~reg0.DB_MAX_OUTPUT_PORT_TYPE
forceEmptySyncToWrClk => always0~0.IN1
forceEmptySyncToRdClk => always2~0.IN1
numElementsInFifo[0] <= numElementsInFifo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[1] <= numElementsInFifo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[2] <= numElementsInFifo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[3] <= numElementsInFifo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[4] <= numElementsInFifo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[5] <= numElementsInFifo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[6] <= numElementsInFifo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[7] <= numElementsInFifo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[8] <= numElementsInFifo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[9] <= numElementsInFifo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[10] <= numElementsInFifo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[11] <= numElementsInFifo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[12] <= numElementsInFifo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[13] <= numElementsInFifo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[14] <= numElementsInFifo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[15] <= numElementsInFifo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|TxFifo:EP0TxFifo|fifoRTL:u_fifo|dpMem_dc:u_dpMem_dc
addrIn[0] => buffer.waddr[0].DATAIN
addrIn[0] => buffer.WADDR
addrIn[1] => buffer.waddr[1].DATAIN
addrIn[1] => buffer.WADDR1
addrIn[2] => buffer.waddr[2].DATAIN
addrIn[2] => buffer.WADDR2
addrIn[3] => buffer.waddr[3].DATAIN
addrIn[3] => buffer.WADDR3
addrIn[4] => buffer.waddr[4].DATAIN
addrIn[4] => buffer.WADDR4
addrIn[5] => buffer.waddr[5].DATAIN
addrIn[5] => buffer.WADDR5
addrOut[0] => buffer.RADDR
addrOut[1] => buffer.RADDR1
addrOut[2] => buffer.RADDR2
addrOut[3] => buffer.RADDR3
addrOut[4] => buffer.RADDR4
addrOut[5] => buffer.RADDR5
wrClk => buffer.datain[6].CLK
wrClk => buffer.datain[5].CLK
wrClk => buffer.datain[4].CLK
wrClk => buffer.datain[3].CLK
wrClk => buffer.datain[2].CLK
wrClk => buffer.datain[1].CLK
wrClk => buffer.datain[0].CLK
wrClk => buffer.waddr[5].CLK
wrClk => buffer.waddr[4].CLK
wrClk => buffer.waddr[3].CLK
wrClk => buffer.waddr[2].CLK
wrClk => buffer.waddr[1].CLK
wrClk => buffer.waddr[0].CLK
wrClk => always1~0.CLK
wrClk => buffer.datain[7].CLK
wrClk => buffer.CLK0
rdClk => dataOut[6]~reg0.CLK
rdClk => dataOut[5]~reg0.CLK
rdClk => dataOut[4]~reg0.CLK
rdClk => dataOut[3]~reg0.CLK
rdClk => dataOut[2]~reg0.CLK
rdClk => dataOut[1]~reg0.CLK
rdClk => dataOut[0]~reg0.CLK
rdClk => dataOut[7]~reg0.CLK
dataIn[0] => buffer.datain[0].DATAIN
dataIn[0] => buffer.DATAIN
dataIn[1] => buffer.datain[1].DATAIN
dataIn[1] => buffer.DATAIN1
dataIn[2] => buffer.datain[2].DATAIN
dataIn[2] => buffer.DATAIN2
dataIn[3] => buffer.datain[3].DATAIN
dataIn[3] => buffer.DATAIN3
dataIn[4] => buffer.datain[4].DATAIN
dataIn[4] => buffer.DATAIN4
dataIn[5] => buffer.datain[5].DATAIN
dataIn[5] => buffer.DATAIN5
dataIn[6] => buffer.datain[6].DATAIN
dataIn[6] => buffer.DATAIN6
dataIn[7] => buffer.datain[7].DATAIN
dataIn[7] => buffer.DATAIN7
writeEn => always1~0.DATAIN
writeEn => buffer.WE
readEn => ~NO_FANOUT~
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|TxFifo:EP0TxFifo|TxfifoBI:u_TxfifoBI
address[0] => Equal0.IN2
address[0] => Equal1.IN2
address[1] => Equal0.IN1
address[1] => Equal1.IN1
address[2] => Equal0.IN0
address[2] => Equal1.IN0
writeEn => always0~0.IN0
writeEn => always3~0.IN0
strobe_i => always0~2.IN1
strobe_i => always3~1.IN0
busClk => forceEmptyShift[5].CLK
busClk => forceEmptyShift[4].CLK
busClk => forceEmptyShift[3].CLK
busClk => forceEmptyShift[2].CLK
busClk => forceEmptyShift[1].CLK
busClk => forceEmptyShift[0].CLK
busClk => forceEmpty.CLK
usbClk => forceEmptySyncToUsbClk~reg0.CLK
usbClk => forceEmptySyncToUsbClkFirst.CLK
rstSyncToBusClk => forceEmptyShift~5.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~6.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~7.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~8.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~9.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~10.OUTPUTSELECT
fifoSelect => always0~0.IN1
fifoSelect => always3~2.IN0
busDataIn[0] => always0~3.IN1
busDataIn[1] => ~NO_FANOUT~
busDataIn[2] => ~NO_FANOUT~
busDataIn[3] => ~NO_FANOUT~
busDataIn[4] => ~NO_FANOUT~
busDataIn[5] => ~NO_FANOUT~
busDataIn[6] => ~NO_FANOUT~
busDataIn[7] => ~NO_FANOUT~
busDataOut[0] <= <GND>
busDataOut[1] <= <GND>
busDataOut[2] <= <GND>
busDataOut[3] <= <GND>
busDataOut[4] <= <GND>
busDataOut[5] <= <GND>
busDataOut[6] <= <GND>
busDataOut[7] <= <GND>
fifoWEn <= always3~2.DB_MAX_OUTPUT_PORT_TYPE
forceEmptySyncToUsbClk <= forceEmptySyncToUsbClk~reg0.DB_MAX_OUTPUT_PORT_TYPE
forceEmptySyncToBusClk <= forceEmptyShift[0].DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[0] => ~NO_FANOUT~
numElementsInFifo[1] => ~NO_FANOUT~
numElementsInFifo[2] => ~NO_FANOUT~
numElementsInFifo[3] => ~NO_FANOUT~
numElementsInFifo[4] => ~NO_FANOUT~
numElementsInFifo[5] => ~NO_FANOUT~
numElementsInFifo[6] => ~NO_FANOUT~
numElementsInFifo[7] => ~NO_FANOUT~
numElementsInFifo[8] => ~NO_FANOUT~
numElementsInFifo[9] => ~NO_FANOUT~
numElementsInFifo[10] => ~NO_FANOUT~
numElementsInFifo[11] => ~NO_FANOUT~
numElementsInFifo[12] => ~NO_FANOUT~
numElementsInFifo[13] => ~NO_FANOUT~
numElementsInFifo[14] => ~NO_FANOUT~
numElementsInFifo[15] => ~NO_FANOUT~


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|TxFifo:EP1TxFifo
busClk => busClk~0.IN2
usbClk => usbClk~0.IN2
rstSyncToBusClk => rstSyncToBusClk~0.IN2
rstSyncToUsbClk => rstSyncToUsbClk~0.IN1
fifoREn => fifoREn~0.IN1
fifoEmpty <= fifoRTL:u_fifo.fifoEmpty
busAddress[0] => busAddress[0]~2.IN1
busAddress[1] => busAddress[1]~1.IN1
busAddress[2] => busAddress[2]~0.IN1
busWriteEn => busWriteEn~0.IN1
busStrobe_i => busStrobe_i~0.IN1
busFifoSelect => busFifoSelect~0.IN1
busDataIn[0] => busDataIn[0]~7.IN2
busDataIn[1] => busDataIn[1]~6.IN2
busDataIn[2] => busDataIn[2]~5.IN2
busDataIn[3] => busDataIn[3]~4.IN2
busDataIn[4] => busDataIn[4]~3.IN2
busDataIn[5] => busDataIn[5]~2.IN2
busDataIn[6] => busDataIn[6]~1.IN2
busDataIn[7] => busDataIn[7]~0.IN2
busDataOut[0] <= TxfifoBI:u_TxfifoBI.busDataOut
busDataOut[1] <= TxfifoBI:u_TxfifoBI.busDataOut
busDataOut[2] <= TxfifoBI:u_TxfifoBI.busDataOut
busDataOut[3] <= TxfifoBI:u_TxfifoBI.busDataOut
busDataOut[4] <= TxfifoBI:u_TxfifoBI.busDataOut
busDataOut[5] <= TxfifoBI:u_TxfifoBI.busDataOut
busDataOut[6] <= TxfifoBI:u_TxfifoBI.busDataOut
busDataOut[7] <= TxfifoBI:u_TxfifoBI.busDataOut
fifoDataOut[0] <= fifoRTL:u_fifo.dataOut
fifoDataOut[1] <= fifoRTL:u_fifo.dataOut
fifoDataOut[2] <= fifoRTL:u_fifo.dataOut
fifoDataOut[3] <= fifoRTL:u_fifo.dataOut
fifoDataOut[4] <= fifoRTL:u_fifo.dataOut
fifoDataOut[5] <= fifoRTL:u_fifo.dataOut
fifoDataOut[6] <= fifoRTL:u_fifo.dataOut
fifoDataOut[7] <= fifoRTL:u_fifo.dataOut


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|TxFifo:EP1TxFifo|fifoRTL:u_fifo
wrClk => wrClk~0.IN1
rdClk => rdClk~0.IN1
rstSyncToWrClk => always0~0.IN0
rstSyncToRdClk => always2~0.IN0
dataIn[0] => dataIn[0]~7.IN1
dataIn[1] => dataIn[1]~6.IN1
dataIn[2] => dataIn[2]~5.IN1
dataIn[3] => dataIn[3]~4.IN1
dataIn[4] => dataIn[4]~3.IN1
dataIn[5] => dataIn[5]~2.IN1
dataIn[6] => dataIn[6]~1.IN1
dataIn[7] => dataIn[7]~0.IN1
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifoWEn => fifoWEn~0.IN1
fifoREn => fifoREn~0.IN1
fifoFull <= fifoFull~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifoEmpty <= fifoEmpty~reg0.DB_MAX_OUTPUT_PORT_TYPE
forceEmptySyncToWrClk => always0~0.IN1
forceEmptySyncToRdClk => always2~0.IN1
numElementsInFifo[0] <= numElementsInFifo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[1] <= numElementsInFifo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[2] <= numElementsInFifo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[3] <= numElementsInFifo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[4] <= numElementsInFifo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[5] <= numElementsInFifo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[6] <= numElementsInFifo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[7] <= numElementsInFifo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[8] <= numElementsInFifo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[9] <= numElementsInFifo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[10] <= numElementsInFifo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[11] <= numElementsInFifo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[12] <= numElementsInFifo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[13] <= numElementsInFifo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[14] <= numElementsInFifo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[15] <= numElementsInFifo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|TxFifo:EP1TxFifo|fifoRTL:u_fifo|dpMem_dc:u_dpMem_dc
addrIn[0] => buffer.waddr[0].DATAIN
addrIn[0] => buffer.WADDR
addrIn[1] => buffer.waddr[1].DATAIN
addrIn[1] => buffer.WADDR1
addrIn[2] => buffer.waddr[2].DATAIN
addrIn[2] => buffer.WADDR2
addrIn[3] => buffer.waddr[3].DATAIN
addrIn[3] => buffer.WADDR3
addrIn[4] => buffer.waddr[4].DATAIN
addrIn[4] => buffer.WADDR4
addrIn[5] => buffer.waddr[5].DATAIN
addrIn[5] => buffer.WADDR5
addrOut[0] => buffer.RADDR
addrOut[1] => buffer.RADDR1
addrOut[2] => buffer.RADDR2
addrOut[3] => buffer.RADDR3
addrOut[4] => buffer.RADDR4
addrOut[5] => buffer.RADDR5
wrClk => buffer.datain[6].CLK
wrClk => buffer.datain[5].CLK
wrClk => buffer.datain[4].CLK
wrClk => buffer.datain[3].CLK
wrClk => buffer.datain[2].CLK
wrClk => buffer.datain[1].CLK
wrClk => buffer.datain[0].CLK
wrClk => buffer.waddr[5].CLK
wrClk => buffer.waddr[4].CLK
wrClk => buffer.waddr[3].CLK
wrClk => buffer.waddr[2].CLK
wrClk => buffer.waddr[1].CLK
wrClk => buffer.waddr[0].CLK
wrClk => always1~0.CLK
wrClk => buffer.datain[7].CLK
wrClk => buffer.CLK0
rdClk => dataOut[6]~reg0.CLK
rdClk => dataOut[5]~reg0.CLK
rdClk => dataOut[4]~reg0.CLK
rdClk => dataOut[3]~reg0.CLK
rdClk => dataOut[2]~reg0.CLK
rdClk => dataOut[1]~reg0.CLK
rdClk => dataOut[0]~reg0.CLK
rdClk => dataOut[7]~reg0.CLK
dataIn[0] => buffer.datain[0].DATAIN
dataIn[0] => buffer.DATAIN
dataIn[1] => buffer.datain[1].DATAIN
dataIn[1] => buffer.DATAIN1
dataIn[2] => buffer.datain[2].DATAIN
dataIn[2] => buffer.DATAIN2
dataIn[3] => buffer.datain[3].DATAIN
dataIn[3] => buffer.DATAIN3
dataIn[4] => buffer.datain[4].DATAIN
dataIn[4] => buffer.DATAIN4
dataIn[5] => buffer.datain[5].DATAIN
dataIn[5] => buffer.DATAIN5
dataIn[6] => buffer.datain[6].DATAIN
dataIn[6] => buffer.DATAIN6
dataIn[7] => buffer.datain[7].DATAIN
dataIn[7] => buffer.DATAIN7
writeEn => always1~0.DATAIN
writeEn => buffer.WE
readEn => ~NO_FANOUT~
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|TxFifo:EP1TxFifo|TxfifoBI:u_TxfifoBI
address[0] => Equal0.IN2
address[0] => Equal1.IN2
address[1] => Equal0.IN1
address[1] => Equal1.IN1
address[2] => Equal0.IN0
address[2] => Equal1.IN0
writeEn => always0~0.IN0
writeEn => always3~0.IN0
strobe_i => always0~2.IN1
strobe_i => always3~1.IN0
busClk => forceEmptyShift[5].CLK
busClk => forceEmptyShift[4].CLK
busClk => forceEmptyShift[3].CLK
busClk => forceEmptyShift[2].CLK
busClk => forceEmptyShift[1].CLK
busClk => forceEmptyShift[0].CLK
busClk => forceEmpty.CLK
usbClk => forceEmptySyncToUsbClk~reg0.CLK
usbClk => forceEmptySyncToUsbClkFirst.CLK
rstSyncToBusClk => forceEmptyShift~5.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~6.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~7.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~8.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~9.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~10.OUTPUTSELECT
fifoSelect => always0~0.IN1
fifoSelect => always3~2.IN0
busDataIn[0] => always0~3.IN1
busDataIn[1] => ~NO_FANOUT~
busDataIn[2] => ~NO_FANOUT~
busDataIn[3] => ~NO_FANOUT~
busDataIn[4] => ~NO_FANOUT~
busDataIn[5] => ~NO_FANOUT~
busDataIn[6] => ~NO_FANOUT~
busDataIn[7] => ~NO_FANOUT~
busDataOut[0] <= <GND>
busDataOut[1] <= <GND>
busDataOut[2] <= <GND>
busDataOut[3] <= <GND>
busDataOut[4] <= <GND>
busDataOut[5] <= <GND>
busDataOut[6] <= <GND>
busDataOut[7] <= <GND>
fifoWEn <= always3~2.DB_MAX_OUTPUT_PORT_TYPE
forceEmptySyncToUsbClk <= forceEmptySyncToUsbClk~reg0.DB_MAX_OUTPUT_PORT_TYPE
forceEmptySyncToBusClk <= forceEmptyShift[0].DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[0] => ~NO_FANOUT~
numElementsInFifo[1] => ~NO_FANOUT~
numElementsInFifo[2] => ~NO_FANOUT~
numElementsInFifo[3] => ~NO_FANOUT~
numElementsInFifo[4] => ~NO_FANOUT~
numElementsInFifo[5] => ~NO_FANOUT~
numElementsInFifo[6] => ~NO_FANOUT~
numElementsInFifo[7] => ~NO_FANOUT~
numElementsInFifo[8] => ~NO_FANOUT~
numElementsInFifo[9] => ~NO_FANOUT~
numElementsInFifo[10] => ~NO_FANOUT~
numElementsInFifo[11] => ~NO_FANOUT~
numElementsInFifo[12] => ~NO_FANOUT~
numElementsInFifo[13] => ~NO_FANOUT~
numElementsInFifo[14] => ~NO_FANOUT~
numElementsInFifo[15] => ~NO_FANOUT~


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|TxFifo:EP2TxFifo
busClk => busClk~0.IN2
usbClk => usbClk~0.IN2
rstSyncToBusClk => rstSyncToBusClk~0.IN2
rstSyncToUsbClk => rstSyncToUsbClk~0.IN1
fifoREn => fifoREn~0.IN1
fifoEmpty <= fifoRTL:u_fifo.fifoEmpty
busAddress[0] => busAddress[0]~2.IN1
busAddress[1] => busAddress[1]~1.IN1
busAddress[2] => busAddress[2]~0.IN1
busWriteEn => busWriteEn~0.IN1
busStrobe_i => busStrobe_i~0.IN1
busFifoSelect => busFifoSelect~0.IN1
busDataIn[0] => busDataIn[0]~7.IN2
busDataIn[1] => busDataIn[1]~6.IN2
busDataIn[2] => busDataIn[2]~5.IN2
busDataIn[3] => busDataIn[3]~4.IN2
busDataIn[4] => busDataIn[4]~3.IN2
busDataIn[5] => busDataIn[5]~2.IN2
busDataIn[6] => busDataIn[6]~1.IN2
busDataIn[7] => busDataIn[7]~0.IN2
busDataOut[0] <= TxfifoBI:u_TxfifoBI.busDataOut
busDataOut[1] <= TxfifoBI:u_TxfifoBI.busDataOut
busDataOut[2] <= TxfifoBI:u_TxfifoBI.busDataOut
busDataOut[3] <= TxfifoBI:u_TxfifoBI.busDataOut
busDataOut[4] <= TxfifoBI:u_TxfifoBI.busDataOut
busDataOut[5] <= TxfifoBI:u_TxfifoBI.busDataOut
busDataOut[6] <= TxfifoBI:u_TxfifoBI.busDataOut
busDataOut[7] <= TxfifoBI:u_TxfifoBI.busDataOut
fifoDataOut[0] <= fifoRTL:u_fifo.dataOut
fifoDataOut[1] <= fifoRTL:u_fifo.dataOut
fifoDataOut[2] <= fifoRTL:u_fifo.dataOut
fifoDataOut[3] <= fifoRTL:u_fifo.dataOut
fifoDataOut[4] <= fifoRTL:u_fifo.dataOut
fifoDataOut[5] <= fifoRTL:u_fifo.dataOut
fifoDataOut[6] <= fifoRTL:u_fifo.dataOut
fifoDataOut[7] <= fifoRTL:u_fifo.dataOut


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|TxFifo:EP2TxFifo|fifoRTL:u_fifo
wrClk => wrClk~0.IN1
rdClk => rdClk~0.IN1
rstSyncToWrClk => always0~0.IN0
rstSyncToRdClk => always2~0.IN0
dataIn[0] => dataIn[0]~7.IN1
dataIn[1] => dataIn[1]~6.IN1
dataIn[2] => dataIn[2]~5.IN1
dataIn[3] => dataIn[3]~4.IN1
dataIn[4] => dataIn[4]~3.IN1
dataIn[5] => dataIn[5]~2.IN1
dataIn[6] => dataIn[6]~1.IN1
dataIn[7] => dataIn[7]~0.IN1
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifoWEn => fifoWEn~0.IN1
fifoREn => fifoREn~0.IN1
fifoFull <= fifoFull~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifoEmpty <= fifoEmpty~reg0.DB_MAX_OUTPUT_PORT_TYPE
forceEmptySyncToWrClk => always0~0.IN1
forceEmptySyncToRdClk => always2~0.IN1
numElementsInFifo[0] <= numElementsInFifo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[1] <= numElementsInFifo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[2] <= numElementsInFifo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[3] <= numElementsInFifo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[4] <= numElementsInFifo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[5] <= numElementsInFifo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[6] <= numElementsInFifo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[7] <= numElementsInFifo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[8] <= numElementsInFifo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[9] <= numElementsInFifo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[10] <= numElementsInFifo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[11] <= numElementsInFifo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[12] <= numElementsInFifo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[13] <= numElementsInFifo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[14] <= numElementsInFifo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[15] <= numElementsInFifo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|TxFifo:EP2TxFifo|fifoRTL:u_fifo|dpMem_dc:u_dpMem_dc
addrIn[0] => buffer.waddr[0].DATAIN
addrIn[0] => buffer.WADDR
addrIn[1] => buffer.waddr[1].DATAIN
addrIn[1] => buffer.WADDR1
addrIn[2] => buffer.waddr[2].DATAIN
addrIn[2] => buffer.WADDR2
addrIn[3] => buffer.waddr[3].DATAIN
addrIn[3] => buffer.WADDR3
addrIn[4] => buffer.waddr[4].DATAIN
addrIn[4] => buffer.WADDR4
addrIn[5] => buffer.waddr[5].DATAIN
addrIn[5] => buffer.WADDR5
addrOut[0] => buffer.RADDR
addrOut[1] => buffer.RADDR1
addrOut[2] => buffer.RADDR2
addrOut[3] => buffer.RADDR3
addrOut[4] => buffer.RADDR4
addrOut[5] => buffer.RADDR5
wrClk => buffer.datain[6].CLK
wrClk => buffer.datain[5].CLK
wrClk => buffer.datain[4].CLK
wrClk => buffer.datain[3].CLK
wrClk => buffer.datain[2].CLK
wrClk => buffer.datain[1].CLK
wrClk => buffer.datain[0].CLK
wrClk => buffer.waddr[5].CLK
wrClk => buffer.waddr[4].CLK
wrClk => buffer.waddr[3].CLK
wrClk => buffer.waddr[2].CLK
wrClk => buffer.waddr[1].CLK
wrClk => buffer.waddr[0].CLK
wrClk => always1~0.CLK
wrClk => buffer.datain[7].CLK
wrClk => buffer.CLK0
rdClk => dataOut[6]~reg0.CLK
rdClk => dataOut[5]~reg0.CLK
rdClk => dataOut[4]~reg0.CLK
rdClk => dataOut[3]~reg0.CLK
rdClk => dataOut[2]~reg0.CLK
rdClk => dataOut[1]~reg0.CLK
rdClk => dataOut[0]~reg0.CLK
rdClk => dataOut[7]~reg0.CLK
dataIn[0] => buffer.datain[0].DATAIN
dataIn[0] => buffer.DATAIN
dataIn[1] => buffer.datain[1].DATAIN
dataIn[1] => buffer.DATAIN1
dataIn[2] => buffer.datain[2].DATAIN
dataIn[2] => buffer.DATAIN2
dataIn[3] => buffer.datain[3].DATAIN
dataIn[3] => buffer.DATAIN3
dataIn[4] => buffer.datain[4].DATAIN
dataIn[4] => buffer.DATAIN4
dataIn[5] => buffer.datain[5].DATAIN
dataIn[5] => buffer.DATAIN5
dataIn[6] => buffer.datain[6].DATAIN
dataIn[6] => buffer.DATAIN6
dataIn[7] => buffer.datain[7].DATAIN
dataIn[7] => buffer.DATAIN7
writeEn => always1~0.DATAIN
writeEn => buffer.WE
readEn => ~NO_FANOUT~
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|TxFifo:EP2TxFifo|TxfifoBI:u_TxfifoBI
address[0] => Equal0.IN2
address[0] => Equal1.IN2
address[1] => Equal0.IN1
address[1] => Equal1.IN1
address[2] => Equal0.IN0
address[2] => Equal1.IN0
writeEn => always0~0.IN0
writeEn => always3~0.IN0
strobe_i => always0~2.IN1
strobe_i => always3~1.IN0
busClk => forceEmptyShift[5].CLK
busClk => forceEmptyShift[4].CLK
busClk => forceEmptyShift[3].CLK
busClk => forceEmptyShift[2].CLK
busClk => forceEmptyShift[1].CLK
busClk => forceEmptyShift[0].CLK
busClk => forceEmpty.CLK
usbClk => forceEmptySyncToUsbClk~reg0.CLK
usbClk => forceEmptySyncToUsbClkFirst.CLK
rstSyncToBusClk => forceEmptyShift~5.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~6.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~7.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~8.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~9.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~10.OUTPUTSELECT
fifoSelect => always0~0.IN1
fifoSelect => always3~2.IN0
busDataIn[0] => always0~3.IN1
busDataIn[1] => ~NO_FANOUT~
busDataIn[2] => ~NO_FANOUT~
busDataIn[3] => ~NO_FANOUT~
busDataIn[4] => ~NO_FANOUT~
busDataIn[5] => ~NO_FANOUT~
busDataIn[6] => ~NO_FANOUT~
busDataIn[7] => ~NO_FANOUT~
busDataOut[0] <= <GND>
busDataOut[1] <= <GND>
busDataOut[2] <= <GND>
busDataOut[3] <= <GND>
busDataOut[4] <= <GND>
busDataOut[5] <= <GND>
busDataOut[6] <= <GND>
busDataOut[7] <= <GND>
fifoWEn <= always3~2.DB_MAX_OUTPUT_PORT_TYPE
forceEmptySyncToUsbClk <= forceEmptySyncToUsbClk~reg0.DB_MAX_OUTPUT_PORT_TYPE
forceEmptySyncToBusClk <= forceEmptyShift[0].DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[0] => ~NO_FANOUT~
numElementsInFifo[1] => ~NO_FANOUT~
numElementsInFifo[2] => ~NO_FANOUT~
numElementsInFifo[3] => ~NO_FANOUT~
numElementsInFifo[4] => ~NO_FANOUT~
numElementsInFifo[5] => ~NO_FANOUT~
numElementsInFifo[6] => ~NO_FANOUT~
numElementsInFifo[7] => ~NO_FANOUT~
numElementsInFifo[8] => ~NO_FANOUT~
numElementsInFifo[9] => ~NO_FANOUT~
numElementsInFifo[10] => ~NO_FANOUT~
numElementsInFifo[11] => ~NO_FANOUT~
numElementsInFifo[12] => ~NO_FANOUT~
numElementsInFifo[13] => ~NO_FANOUT~
numElementsInFifo[14] => ~NO_FANOUT~
numElementsInFifo[15] => ~NO_FANOUT~


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|TxFifo:EP3TxFifo
busClk => busClk~0.IN2
usbClk => usbClk~0.IN2
rstSyncToBusClk => rstSyncToBusClk~0.IN2
rstSyncToUsbClk => rstSyncToUsbClk~0.IN1
fifoREn => fifoREn~0.IN1
fifoEmpty <= fifoRTL:u_fifo.fifoEmpty
busAddress[0] => busAddress[0]~2.IN1
busAddress[1] => busAddress[1]~1.IN1
busAddress[2] => busAddress[2]~0.IN1
busWriteEn => busWriteEn~0.IN1
busStrobe_i => busStrobe_i~0.IN1
busFifoSelect => busFifoSelect~0.IN1
busDataIn[0] => busDataIn[0]~7.IN2
busDataIn[1] => busDataIn[1]~6.IN2
busDataIn[2] => busDataIn[2]~5.IN2
busDataIn[3] => busDataIn[3]~4.IN2
busDataIn[4] => busDataIn[4]~3.IN2
busDataIn[5] => busDataIn[5]~2.IN2
busDataIn[6] => busDataIn[6]~1.IN2
busDataIn[7] => busDataIn[7]~0.IN2
busDataOut[0] <= TxfifoBI:u_TxfifoBI.busDataOut
busDataOut[1] <= TxfifoBI:u_TxfifoBI.busDataOut
busDataOut[2] <= TxfifoBI:u_TxfifoBI.busDataOut
busDataOut[3] <= TxfifoBI:u_TxfifoBI.busDataOut
busDataOut[4] <= TxfifoBI:u_TxfifoBI.busDataOut
busDataOut[5] <= TxfifoBI:u_TxfifoBI.busDataOut
busDataOut[6] <= TxfifoBI:u_TxfifoBI.busDataOut
busDataOut[7] <= TxfifoBI:u_TxfifoBI.busDataOut
fifoDataOut[0] <= fifoRTL:u_fifo.dataOut
fifoDataOut[1] <= fifoRTL:u_fifo.dataOut
fifoDataOut[2] <= fifoRTL:u_fifo.dataOut
fifoDataOut[3] <= fifoRTL:u_fifo.dataOut
fifoDataOut[4] <= fifoRTL:u_fifo.dataOut
fifoDataOut[5] <= fifoRTL:u_fifo.dataOut
fifoDataOut[6] <= fifoRTL:u_fifo.dataOut
fifoDataOut[7] <= fifoRTL:u_fifo.dataOut


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|TxFifo:EP3TxFifo|fifoRTL:u_fifo
wrClk => wrClk~0.IN1
rdClk => rdClk~0.IN1
rstSyncToWrClk => always0~0.IN0
rstSyncToRdClk => always2~0.IN0
dataIn[0] => dataIn[0]~7.IN1
dataIn[1] => dataIn[1]~6.IN1
dataIn[2] => dataIn[2]~5.IN1
dataIn[3] => dataIn[3]~4.IN1
dataIn[4] => dataIn[4]~3.IN1
dataIn[5] => dataIn[5]~2.IN1
dataIn[6] => dataIn[6]~1.IN1
dataIn[7] => dataIn[7]~0.IN1
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifoWEn => fifoWEn~0.IN1
fifoREn => fifoREn~0.IN1
fifoFull <= fifoFull~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifoEmpty <= fifoEmpty~reg0.DB_MAX_OUTPUT_PORT_TYPE
forceEmptySyncToWrClk => always0~0.IN1
forceEmptySyncToRdClk => always2~0.IN1
numElementsInFifo[0] <= numElementsInFifo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[1] <= numElementsInFifo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[2] <= numElementsInFifo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[3] <= numElementsInFifo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[4] <= numElementsInFifo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[5] <= numElementsInFifo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[6] <= numElementsInFifo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[7] <= numElementsInFifo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[8] <= numElementsInFifo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[9] <= numElementsInFifo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[10] <= numElementsInFifo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[11] <= numElementsInFifo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[12] <= numElementsInFifo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[13] <= numElementsInFifo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[14] <= numElementsInFifo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[15] <= numElementsInFifo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|TxFifo:EP3TxFifo|fifoRTL:u_fifo|dpMem_dc:u_dpMem_dc
addrIn[0] => buffer.waddr[0].DATAIN
addrIn[0] => buffer.WADDR
addrIn[1] => buffer.waddr[1].DATAIN
addrIn[1] => buffer.WADDR1
addrIn[2] => buffer.waddr[2].DATAIN
addrIn[2] => buffer.WADDR2
addrIn[3] => buffer.waddr[3].DATAIN
addrIn[3] => buffer.WADDR3
addrIn[4] => buffer.waddr[4].DATAIN
addrIn[4] => buffer.WADDR4
addrIn[5] => buffer.waddr[5].DATAIN
addrIn[5] => buffer.WADDR5
addrOut[0] => buffer.RADDR
addrOut[1] => buffer.RADDR1
addrOut[2] => buffer.RADDR2
addrOut[3] => buffer.RADDR3
addrOut[4] => buffer.RADDR4
addrOut[5] => buffer.RADDR5
wrClk => buffer.datain[6].CLK
wrClk => buffer.datain[5].CLK
wrClk => buffer.datain[4].CLK
wrClk => buffer.datain[3].CLK
wrClk => buffer.datain[2].CLK
wrClk => buffer.datain[1].CLK
wrClk => buffer.datain[0].CLK
wrClk => buffer.waddr[5].CLK
wrClk => buffer.waddr[4].CLK
wrClk => buffer.waddr[3].CLK
wrClk => buffer.waddr[2].CLK
wrClk => buffer.waddr[1].CLK
wrClk => buffer.waddr[0].CLK
wrClk => always1~0.CLK
wrClk => buffer.datain[7].CLK
wrClk => buffer.CLK0
rdClk => dataOut[6]~reg0.CLK
rdClk => dataOut[5]~reg0.CLK
rdClk => dataOut[4]~reg0.CLK
rdClk => dataOut[3]~reg0.CLK
rdClk => dataOut[2]~reg0.CLK
rdClk => dataOut[1]~reg0.CLK
rdClk => dataOut[0]~reg0.CLK
rdClk => dataOut[7]~reg0.CLK
dataIn[0] => buffer.datain[0].DATAIN
dataIn[0] => buffer.DATAIN
dataIn[1] => buffer.datain[1].DATAIN
dataIn[1] => buffer.DATAIN1
dataIn[2] => buffer.datain[2].DATAIN
dataIn[2] => buffer.DATAIN2
dataIn[3] => buffer.datain[3].DATAIN
dataIn[3] => buffer.DATAIN3
dataIn[4] => buffer.datain[4].DATAIN
dataIn[4] => buffer.DATAIN4
dataIn[5] => buffer.datain[5].DATAIN
dataIn[5] => buffer.DATAIN5
dataIn[6] => buffer.datain[6].DATAIN
dataIn[6] => buffer.DATAIN6
dataIn[7] => buffer.datain[7].DATAIN
dataIn[7] => buffer.DATAIN7
writeEn => always1~0.DATAIN
writeEn => buffer.WE
readEn => ~NO_FANOUT~
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|TxFifo:EP3TxFifo|TxfifoBI:u_TxfifoBI
address[0] => Equal0.IN2
address[0] => Equal1.IN2
address[1] => Equal0.IN1
address[1] => Equal1.IN1
address[2] => Equal0.IN0
address[2] => Equal1.IN0
writeEn => always0~0.IN0
writeEn => always3~0.IN0
strobe_i => always0~2.IN1
strobe_i => always3~1.IN0
busClk => forceEmptyShift[5].CLK
busClk => forceEmptyShift[4].CLK
busClk => forceEmptyShift[3].CLK
busClk => forceEmptyShift[2].CLK
busClk => forceEmptyShift[1].CLK
busClk => forceEmptyShift[0].CLK
busClk => forceEmpty.CLK
usbClk => forceEmptySyncToUsbClk~reg0.CLK
usbClk => forceEmptySyncToUsbClkFirst.CLK
rstSyncToBusClk => forceEmptyShift~5.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~6.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~7.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~8.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~9.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~10.OUTPUTSELECT
fifoSelect => always0~0.IN1
fifoSelect => always3~2.IN0
busDataIn[0] => always0~3.IN1
busDataIn[1] => ~NO_FANOUT~
busDataIn[2] => ~NO_FANOUT~
busDataIn[3] => ~NO_FANOUT~
busDataIn[4] => ~NO_FANOUT~
busDataIn[5] => ~NO_FANOUT~
busDataIn[6] => ~NO_FANOUT~
busDataIn[7] => ~NO_FANOUT~
busDataOut[0] <= <GND>
busDataOut[1] <= <GND>
busDataOut[2] <= <GND>
busDataOut[3] <= <GND>
busDataOut[4] <= <GND>
busDataOut[5] <= <GND>
busDataOut[6] <= <GND>
busDataOut[7] <= <GND>
fifoWEn <= always3~2.DB_MAX_OUTPUT_PORT_TYPE
forceEmptySyncToUsbClk <= forceEmptySyncToUsbClk~reg0.DB_MAX_OUTPUT_PORT_TYPE
forceEmptySyncToBusClk <= forceEmptyShift[0].DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[0] => ~NO_FANOUT~
numElementsInFifo[1] => ~NO_FANOUT~
numElementsInFifo[2] => ~NO_FANOUT~
numElementsInFifo[3] => ~NO_FANOUT~
numElementsInFifo[4] => ~NO_FANOUT~
numElementsInFifo[5] => ~NO_FANOUT~
numElementsInFifo[6] => ~NO_FANOUT~
numElementsInFifo[7] => ~NO_FANOUT~
numElementsInFifo[8] => ~NO_FANOUT~
numElementsInFifo[9] => ~NO_FANOUT~
numElementsInFifo[10] => ~NO_FANOUT~
numElementsInFifo[11] => ~NO_FANOUT~
numElementsInFifo[12] => ~NO_FANOUT~
numElementsInFifo[13] => ~NO_FANOUT~
numElementsInFifo[14] => ~NO_FANOUT~
numElementsInFifo[15] => ~NO_FANOUT~


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|RxFifo:EP0RxFifo
busClk => busClk~0.IN2
usbClk => usbClk~0.IN2
rstSyncToBusClk => rstSyncToBusClk~0.IN2
rstSyncToUsbClk => rstSyncToUsbClk~0.IN1
fifoWEn => fifoWEn~0.IN1
fifoFull <= fifoRTL:u_fifo.fifoFull
busAddress[0] => busAddress[0]~2.IN1
busAddress[1] => busAddress[1]~1.IN1
busAddress[2] => busAddress[2]~0.IN1
busWriteEn => busWriteEn~0.IN1
busStrobe_i => busStrobe_i~0.IN1
busFifoSelect => busFifoSelect~0.IN1
busDataIn[0] => busDataIn[0]~7.IN1
busDataIn[1] => busDataIn[1]~6.IN1
busDataIn[2] => busDataIn[2]~5.IN1
busDataIn[3] => busDataIn[3]~4.IN1
busDataIn[4] => busDataIn[4]~3.IN1
busDataIn[5] => busDataIn[5]~2.IN1
busDataIn[6] => busDataIn[6]~1.IN1
busDataIn[7] => busDataIn[7]~0.IN1
busDataOut[0] <= RxfifoBI:u_RxfifoBI.busDataOut
busDataOut[1] <= RxfifoBI:u_RxfifoBI.busDataOut
busDataOut[2] <= RxfifoBI:u_RxfifoBI.busDataOut
busDataOut[3] <= RxfifoBI:u_RxfifoBI.busDataOut
busDataOut[4] <= RxfifoBI:u_RxfifoBI.busDataOut
busDataOut[5] <= RxfifoBI:u_RxfifoBI.busDataOut
busDataOut[6] <= RxfifoBI:u_RxfifoBI.busDataOut
busDataOut[7] <= RxfifoBI:u_RxfifoBI.busDataOut
fifoDataIn[0] => fifoDataIn[0]~7.IN1
fifoDataIn[1] => fifoDataIn[1]~6.IN1
fifoDataIn[2] => fifoDataIn[2]~5.IN1
fifoDataIn[3] => fifoDataIn[3]~4.IN1
fifoDataIn[4] => fifoDataIn[4]~3.IN1
fifoDataIn[5] => fifoDataIn[5]~2.IN1
fifoDataIn[6] => fifoDataIn[6]~1.IN1
fifoDataIn[7] => fifoDataIn[7]~0.IN1


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|RxFifo:EP0RxFifo|fifoRTL:u_fifo
wrClk => wrClk~0.IN1
rdClk => rdClk~0.IN1
rstSyncToWrClk => always0~0.IN0
rstSyncToRdClk => always2~0.IN0
dataIn[0] => dataIn[0]~7.IN1
dataIn[1] => dataIn[1]~6.IN1
dataIn[2] => dataIn[2]~5.IN1
dataIn[3] => dataIn[3]~4.IN1
dataIn[4] => dataIn[4]~3.IN1
dataIn[5] => dataIn[5]~2.IN1
dataIn[6] => dataIn[6]~1.IN1
dataIn[7] => dataIn[7]~0.IN1
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifoWEn => fifoWEn~0.IN1
fifoREn => fifoREn~0.IN1
fifoFull <= fifoFull~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifoEmpty <= fifoEmpty~reg0.DB_MAX_OUTPUT_PORT_TYPE
forceEmptySyncToWrClk => always0~0.IN1
forceEmptySyncToRdClk => always2~0.IN1
numElementsInFifo[0] <= numElementsInFifo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[1] <= numElementsInFifo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[2] <= numElementsInFifo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[3] <= numElementsInFifo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[4] <= numElementsInFifo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[5] <= numElementsInFifo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[6] <= numElementsInFifo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[7] <= numElementsInFifo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[8] <= numElementsInFifo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[9] <= numElementsInFifo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[10] <= numElementsInFifo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[11] <= numElementsInFifo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[12] <= numElementsInFifo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[13] <= numElementsInFifo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[14] <= numElementsInFifo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[15] <= numElementsInFifo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|RxFifo:EP0RxFifo|fifoRTL:u_fifo|dpMem_dc:u_dpMem_dc
addrIn[0] => buffer.waddr[0].DATAIN
addrIn[0] => buffer.WADDR
addrIn[1] => buffer.waddr[1].DATAIN
addrIn[1] => buffer.WADDR1
addrIn[2] => buffer.waddr[2].DATAIN
addrIn[2] => buffer.WADDR2
addrIn[3] => buffer.waddr[3].DATAIN
addrIn[3] => buffer.WADDR3
addrIn[4] => buffer.waddr[4].DATAIN
addrIn[4] => buffer.WADDR4
addrIn[5] => buffer.waddr[5].DATAIN
addrIn[5] => buffer.WADDR5
addrOut[0] => buffer.RADDR
addrOut[1] => buffer.RADDR1
addrOut[2] => buffer.RADDR2
addrOut[3] => buffer.RADDR3
addrOut[4] => buffer.RADDR4
addrOut[5] => buffer.RADDR5
wrClk => buffer.datain[6].CLK
wrClk => buffer.datain[5].CLK
wrClk => buffer.datain[4].CLK
wrClk => buffer.datain[3].CLK
wrClk => buffer.datain[2].CLK
wrClk => buffer.datain[1].CLK
wrClk => buffer.datain[0].CLK
wrClk => buffer.waddr[5].CLK
wrClk => buffer.waddr[4].CLK
wrClk => buffer.waddr[3].CLK
wrClk => buffer.waddr[2].CLK
wrClk => buffer.waddr[1].CLK
wrClk => buffer.waddr[0].CLK
wrClk => always1~0.CLK
wrClk => buffer.datain[7].CLK
wrClk => buffer.CLK0
rdClk => dataOut[6]~reg0.CLK
rdClk => dataOut[5]~reg0.CLK
rdClk => dataOut[4]~reg0.CLK
rdClk => dataOut[3]~reg0.CLK
rdClk => dataOut[2]~reg0.CLK
rdClk => dataOut[1]~reg0.CLK
rdClk => dataOut[0]~reg0.CLK
rdClk => dataOut[7]~reg0.CLK
dataIn[0] => buffer.datain[0].DATAIN
dataIn[0] => buffer.DATAIN
dataIn[1] => buffer.datain[1].DATAIN
dataIn[1] => buffer.DATAIN1
dataIn[2] => buffer.datain[2].DATAIN
dataIn[2] => buffer.DATAIN2
dataIn[3] => buffer.datain[3].DATAIN
dataIn[3] => buffer.DATAIN3
dataIn[4] => buffer.datain[4].DATAIN
dataIn[4] => buffer.DATAIN4
dataIn[5] => buffer.datain[5].DATAIN
dataIn[5] => buffer.DATAIN5
dataIn[6] => buffer.datain[6].DATAIN
dataIn[6] => buffer.DATAIN6
dataIn[7] => buffer.datain[7].DATAIN
dataIn[7] => buffer.DATAIN7
writeEn => always1~0.DATAIN
writeEn => buffer.WE
readEn => ~NO_FANOUT~
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|RxFifo:EP0RxFifo|RxfifoBI:u_RxfifoBI
address[0] => Decoder0.IN2
address[0] => Equal0.IN1
address[0] => Equal1.IN2
address[1] => Decoder0.IN1
address[1] => Equal0.IN0
address[1] => Equal1.IN1
address[2] => Decoder0.IN0
address[2] => Equal0.IN2
address[2] => Equal1.IN0
writeEn => always0~0.IN0
writeEn => always4~0.IN0
strobe_i => always0~2.IN1
strobe_i => always4~1.IN0
busClk => forceEmptyShift[5].CLK
busClk => forceEmptyShift[4].CLK
busClk => forceEmptyShift[3].CLK
busClk => forceEmptyShift[2].CLK
busClk => forceEmptyShift[1].CLK
busClk => forceEmptyShift[0].CLK
busClk => forceEmpty.CLK
usbClk => forceEmptySyncToUsbClk~reg0.CLK
usbClk => forceEmptySyncToUsbClkFirst.CLK
rstSyncToBusClk => forceEmptyShift~5.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~6.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~7.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~8.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~9.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~10.OUTPUTSELECT
fifoSelect => always0~0.IN1
fifoSelect => always4~2.IN0
fifoDataIn[0] => Selector7.IN5
fifoDataIn[1] => Selector6.IN5
fifoDataIn[2] => Selector5.IN5
fifoDataIn[3] => Selector4.IN5
fifoDataIn[4] => Selector3.IN5
fifoDataIn[5] => Selector2.IN5
fifoDataIn[6] => Selector1.IN5
fifoDataIn[7] => Selector0.IN5
busDataIn[0] => always0~3.IN1
busDataIn[1] => ~NO_FANOUT~
busDataIn[2] => ~NO_FANOUT~
busDataIn[3] => ~NO_FANOUT~
busDataIn[4] => ~NO_FANOUT~
busDataIn[5] => ~NO_FANOUT~
busDataIn[6] => ~NO_FANOUT~
busDataIn[7] => ~NO_FANOUT~
busDataOut[0] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
busDataOut[1] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
busDataOut[2] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
busDataOut[3] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
busDataOut[4] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
busDataOut[5] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
busDataOut[6] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
busDataOut[7] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
fifoREn <= always4~2.DB_MAX_OUTPUT_PORT_TYPE
forceEmptySyncToUsbClk <= forceEmptySyncToUsbClk~reg0.DB_MAX_OUTPUT_PORT_TYPE
forceEmptySyncToBusClk <= forceEmptyShift[0].DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[0] => Selector7.IN7
numElementsInFifo[1] => Selector6.IN7
numElementsInFifo[2] => Selector5.IN7
numElementsInFifo[3] => Selector4.IN7
numElementsInFifo[4] => Selector3.IN7
numElementsInFifo[5] => Selector2.IN7
numElementsInFifo[6] => Selector1.IN7
numElementsInFifo[7] => Selector0.IN7
numElementsInFifo[8] => Selector7.IN6
numElementsInFifo[9] => Selector6.IN6
numElementsInFifo[10] => Selector5.IN6
numElementsInFifo[11] => Selector4.IN6
numElementsInFifo[12] => Selector3.IN6
numElementsInFifo[13] => Selector2.IN6
numElementsInFifo[14] => Selector1.IN6
numElementsInFifo[15] => Selector0.IN6


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|RxFifo:EP1RxFifo
busClk => busClk~0.IN2
usbClk => usbClk~0.IN2
rstSyncToBusClk => rstSyncToBusClk~0.IN2
rstSyncToUsbClk => rstSyncToUsbClk~0.IN1
fifoWEn => fifoWEn~0.IN1
fifoFull <= fifoRTL:u_fifo.fifoFull
busAddress[0] => busAddress[0]~2.IN1
busAddress[1] => busAddress[1]~1.IN1
busAddress[2] => busAddress[2]~0.IN1
busWriteEn => busWriteEn~0.IN1
busStrobe_i => busStrobe_i~0.IN1
busFifoSelect => busFifoSelect~0.IN1
busDataIn[0] => busDataIn[0]~7.IN1
busDataIn[1] => busDataIn[1]~6.IN1
busDataIn[2] => busDataIn[2]~5.IN1
busDataIn[3] => busDataIn[3]~4.IN1
busDataIn[4] => busDataIn[4]~3.IN1
busDataIn[5] => busDataIn[5]~2.IN1
busDataIn[6] => busDataIn[6]~1.IN1
busDataIn[7] => busDataIn[7]~0.IN1
busDataOut[0] <= RxfifoBI:u_RxfifoBI.busDataOut
busDataOut[1] <= RxfifoBI:u_RxfifoBI.busDataOut
busDataOut[2] <= RxfifoBI:u_RxfifoBI.busDataOut
busDataOut[3] <= RxfifoBI:u_RxfifoBI.busDataOut
busDataOut[4] <= RxfifoBI:u_RxfifoBI.busDataOut
busDataOut[5] <= RxfifoBI:u_RxfifoBI.busDataOut
busDataOut[6] <= RxfifoBI:u_RxfifoBI.busDataOut
busDataOut[7] <= RxfifoBI:u_RxfifoBI.busDataOut
fifoDataIn[0] => fifoDataIn[0]~7.IN1
fifoDataIn[1] => fifoDataIn[1]~6.IN1
fifoDataIn[2] => fifoDataIn[2]~5.IN1
fifoDataIn[3] => fifoDataIn[3]~4.IN1
fifoDataIn[4] => fifoDataIn[4]~3.IN1
fifoDataIn[5] => fifoDataIn[5]~2.IN1
fifoDataIn[6] => fifoDataIn[6]~1.IN1
fifoDataIn[7] => fifoDataIn[7]~0.IN1


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|RxFifo:EP1RxFifo|fifoRTL:u_fifo
wrClk => wrClk~0.IN1
rdClk => rdClk~0.IN1
rstSyncToWrClk => always0~0.IN0
rstSyncToRdClk => always2~0.IN0
dataIn[0] => dataIn[0]~7.IN1
dataIn[1] => dataIn[1]~6.IN1
dataIn[2] => dataIn[2]~5.IN1
dataIn[3] => dataIn[3]~4.IN1
dataIn[4] => dataIn[4]~3.IN1
dataIn[5] => dataIn[5]~2.IN1
dataIn[6] => dataIn[6]~1.IN1
dataIn[7] => dataIn[7]~0.IN1
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifoWEn => fifoWEn~0.IN1
fifoREn => fifoREn~0.IN1
fifoFull <= fifoFull~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifoEmpty <= fifoEmpty~reg0.DB_MAX_OUTPUT_PORT_TYPE
forceEmptySyncToWrClk => always0~0.IN1
forceEmptySyncToRdClk => always2~0.IN1
numElementsInFifo[0] <= numElementsInFifo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[1] <= numElementsInFifo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[2] <= numElementsInFifo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[3] <= numElementsInFifo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[4] <= numElementsInFifo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[5] <= numElementsInFifo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[6] <= numElementsInFifo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[7] <= numElementsInFifo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[8] <= numElementsInFifo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[9] <= numElementsInFifo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[10] <= numElementsInFifo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[11] <= numElementsInFifo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[12] <= numElementsInFifo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[13] <= numElementsInFifo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[14] <= numElementsInFifo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[15] <= numElementsInFifo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|RxFifo:EP1RxFifo|fifoRTL:u_fifo|dpMem_dc:u_dpMem_dc
addrIn[0] => buffer.waddr[0].DATAIN
addrIn[0] => buffer.WADDR
addrIn[1] => buffer.waddr[1].DATAIN
addrIn[1] => buffer.WADDR1
addrIn[2] => buffer.waddr[2].DATAIN
addrIn[2] => buffer.WADDR2
addrIn[3] => buffer.waddr[3].DATAIN
addrIn[3] => buffer.WADDR3
addrIn[4] => buffer.waddr[4].DATAIN
addrIn[4] => buffer.WADDR4
addrIn[5] => buffer.waddr[5].DATAIN
addrIn[5] => buffer.WADDR5
addrOut[0] => buffer.RADDR
addrOut[1] => buffer.RADDR1
addrOut[2] => buffer.RADDR2
addrOut[3] => buffer.RADDR3
addrOut[4] => buffer.RADDR4
addrOut[5] => buffer.RADDR5
wrClk => buffer.datain[6].CLK
wrClk => buffer.datain[5].CLK
wrClk => buffer.datain[4].CLK
wrClk => buffer.datain[3].CLK
wrClk => buffer.datain[2].CLK
wrClk => buffer.datain[1].CLK
wrClk => buffer.datain[0].CLK
wrClk => buffer.waddr[5].CLK
wrClk => buffer.waddr[4].CLK
wrClk => buffer.waddr[3].CLK
wrClk => buffer.waddr[2].CLK
wrClk => buffer.waddr[1].CLK
wrClk => buffer.waddr[0].CLK
wrClk => always1~0.CLK
wrClk => buffer.datain[7].CLK
wrClk => buffer.CLK0
rdClk => dataOut[6]~reg0.CLK
rdClk => dataOut[5]~reg0.CLK
rdClk => dataOut[4]~reg0.CLK
rdClk => dataOut[3]~reg0.CLK
rdClk => dataOut[2]~reg0.CLK
rdClk => dataOut[1]~reg0.CLK
rdClk => dataOut[0]~reg0.CLK
rdClk => dataOut[7]~reg0.CLK
dataIn[0] => buffer.datain[0].DATAIN
dataIn[0] => buffer.DATAIN
dataIn[1] => buffer.datain[1].DATAIN
dataIn[1] => buffer.DATAIN1
dataIn[2] => buffer.datain[2].DATAIN
dataIn[2] => buffer.DATAIN2
dataIn[3] => buffer.datain[3].DATAIN
dataIn[3] => buffer.DATAIN3
dataIn[4] => buffer.datain[4].DATAIN
dataIn[4] => buffer.DATAIN4
dataIn[5] => buffer.datain[5].DATAIN
dataIn[5] => buffer.DATAIN5
dataIn[6] => buffer.datain[6].DATAIN
dataIn[6] => buffer.DATAIN6
dataIn[7] => buffer.datain[7].DATAIN
dataIn[7] => buffer.DATAIN7
writeEn => always1~0.DATAIN
writeEn => buffer.WE
readEn => ~NO_FANOUT~
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|RxFifo:EP1RxFifo|RxfifoBI:u_RxfifoBI
address[0] => Decoder0.IN2
address[0] => Equal0.IN1
address[0] => Equal1.IN2
address[1] => Decoder0.IN1
address[1] => Equal0.IN0
address[1] => Equal1.IN1
address[2] => Decoder0.IN0
address[2] => Equal0.IN2
address[2] => Equal1.IN0
writeEn => always0~0.IN0
writeEn => always4~0.IN0
strobe_i => always0~2.IN1
strobe_i => always4~1.IN0
busClk => forceEmptyShift[5].CLK
busClk => forceEmptyShift[4].CLK
busClk => forceEmptyShift[3].CLK
busClk => forceEmptyShift[2].CLK
busClk => forceEmptyShift[1].CLK
busClk => forceEmptyShift[0].CLK
busClk => forceEmpty.CLK
usbClk => forceEmptySyncToUsbClk~reg0.CLK
usbClk => forceEmptySyncToUsbClkFirst.CLK
rstSyncToBusClk => forceEmptyShift~5.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~6.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~7.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~8.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~9.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~10.OUTPUTSELECT
fifoSelect => always0~0.IN1
fifoSelect => always4~2.IN0
fifoDataIn[0] => Selector7.IN5
fifoDataIn[1] => Selector6.IN5
fifoDataIn[2] => Selector5.IN5
fifoDataIn[3] => Selector4.IN5
fifoDataIn[4] => Selector3.IN5
fifoDataIn[5] => Selector2.IN5
fifoDataIn[6] => Selector1.IN5
fifoDataIn[7] => Selector0.IN5
busDataIn[0] => always0~3.IN1
busDataIn[1] => ~NO_FANOUT~
busDataIn[2] => ~NO_FANOUT~
busDataIn[3] => ~NO_FANOUT~
busDataIn[4] => ~NO_FANOUT~
busDataIn[5] => ~NO_FANOUT~
busDataIn[6] => ~NO_FANOUT~
busDataIn[7] => ~NO_FANOUT~
busDataOut[0] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
busDataOut[1] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
busDataOut[2] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
busDataOut[3] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
busDataOut[4] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
busDataOut[5] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
busDataOut[6] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
busDataOut[7] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
fifoREn <= always4~2.DB_MAX_OUTPUT_PORT_TYPE
forceEmptySyncToUsbClk <= forceEmptySyncToUsbClk~reg0.DB_MAX_OUTPUT_PORT_TYPE
forceEmptySyncToBusClk <= forceEmptyShift[0].DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[0] => Selector7.IN7
numElementsInFifo[1] => Selector6.IN7
numElementsInFifo[2] => Selector5.IN7
numElementsInFifo[3] => Selector4.IN7
numElementsInFifo[4] => Selector3.IN7
numElementsInFifo[5] => Selector2.IN7
numElementsInFifo[6] => Selector1.IN7
numElementsInFifo[7] => Selector0.IN7
numElementsInFifo[8] => Selector7.IN6
numElementsInFifo[9] => Selector6.IN6
numElementsInFifo[10] => Selector5.IN6
numElementsInFifo[11] => Selector4.IN6
numElementsInFifo[12] => Selector3.IN6
numElementsInFifo[13] => Selector2.IN6
numElementsInFifo[14] => Selector1.IN6
numElementsInFifo[15] => Selector0.IN6


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|RxFifo:EP2RxFifo
busClk => busClk~0.IN2
usbClk => usbClk~0.IN2
rstSyncToBusClk => rstSyncToBusClk~0.IN2
rstSyncToUsbClk => rstSyncToUsbClk~0.IN1
fifoWEn => fifoWEn~0.IN1
fifoFull <= fifoRTL:u_fifo.fifoFull
busAddress[0] => busAddress[0]~2.IN1
busAddress[1] => busAddress[1]~1.IN1
busAddress[2] => busAddress[2]~0.IN1
busWriteEn => busWriteEn~0.IN1
busStrobe_i => busStrobe_i~0.IN1
busFifoSelect => busFifoSelect~0.IN1
busDataIn[0] => busDataIn[0]~7.IN1
busDataIn[1] => busDataIn[1]~6.IN1
busDataIn[2] => busDataIn[2]~5.IN1
busDataIn[3] => busDataIn[3]~4.IN1
busDataIn[4] => busDataIn[4]~3.IN1
busDataIn[5] => busDataIn[5]~2.IN1
busDataIn[6] => busDataIn[6]~1.IN1
busDataIn[7] => busDataIn[7]~0.IN1
busDataOut[0] <= RxfifoBI:u_RxfifoBI.busDataOut
busDataOut[1] <= RxfifoBI:u_RxfifoBI.busDataOut
busDataOut[2] <= RxfifoBI:u_RxfifoBI.busDataOut
busDataOut[3] <= RxfifoBI:u_RxfifoBI.busDataOut
busDataOut[4] <= RxfifoBI:u_RxfifoBI.busDataOut
busDataOut[5] <= RxfifoBI:u_RxfifoBI.busDataOut
busDataOut[6] <= RxfifoBI:u_RxfifoBI.busDataOut
busDataOut[7] <= RxfifoBI:u_RxfifoBI.busDataOut
fifoDataIn[0] => fifoDataIn[0]~7.IN1
fifoDataIn[1] => fifoDataIn[1]~6.IN1
fifoDataIn[2] => fifoDataIn[2]~5.IN1
fifoDataIn[3] => fifoDataIn[3]~4.IN1
fifoDataIn[4] => fifoDataIn[4]~3.IN1
fifoDataIn[5] => fifoDataIn[5]~2.IN1
fifoDataIn[6] => fifoDataIn[6]~1.IN1
fifoDataIn[7] => fifoDataIn[7]~0.IN1


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|RxFifo:EP2RxFifo|fifoRTL:u_fifo
wrClk => wrClk~0.IN1
rdClk => rdClk~0.IN1
rstSyncToWrClk => always0~0.IN0
rstSyncToRdClk => always2~0.IN0
dataIn[0] => dataIn[0]~7.IN1
dataIn[1] => dataIn[1]~6.IN1
dataIn[2] => dataIn[2]~5.IN1
dataIn[3] => dataIn[3]~4.IN1
dataIn[4] => dataIn[4]~3.IN1
dataIn[5] => dataIn[5]~2.IN1
dataIn[6] => dataIn[6]~1.IN1
dataIn[7] => dataIn[7]~0.IN1
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifoWEn => fifoWEn~0.IN1
fifoREn => fifoREn~0.IN1
fifoFull <= fifoFull~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifoEmpty <= fifoEmpty~reg0.DB_MAX_OUTPUT_PORT_TYPE
forceEmptySyncToWrClk => always0~0.IN1
forceEmptySyncToRdClk => always2~0.IN1
numElementsInFifo[0] <= numElementsInFifo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[1] <= numElementsInFifo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[2] <= numElementsInFifo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[3] <= numElementsInFifo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[4] <= numElementsInFifo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[5] <= numElementsInFifo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[6] <= numElementsInFifo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[7] <= numElementsInFifo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[8] <= numElementsInFifo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[9] <= numElementsInFifo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[10] <= numElementsInFifo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[11] <= numElementsInFifo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[12] <= numElementsInFifo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[13] <= numElementsInFifo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[14] <= numElementsInFifo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[15] <= numElementsInFifo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|RxFifo:EP2RxFifo|fifoRTL:u_fifo|dpMem_dc:u_dpMem_dc
addrIn[0] => buffer.waddr[0].DATAIN
addrIn[0] => buffer.WADDR
addrIn[1] => buffer.waddr[1].DATAIN
addrIn[1] => buffer.WADDR1
addrIn[2] => buffer.waddr[2].DATAIN
addrIn[2] => buffer.WADDR2
addrIn[3] => buffer.waddr[3].DATAIN
addrIn[3] => buffer.WADDR3
addrIn[4] => buffer.waddr[4].DATAIN
addrIn[4] => buffer.WADDR4
addrIn[5] => buffer.waddr[5].DATAIN
addrIn[5] => buffer.WADDR5
addrOut[0] => buffer.RADDR
addrOut[1] => buffer.RADDR1
addrOut[2] => buffer.RADDR2
addrOut[3] => buffer.RADDR3
addrOut[4] => buffer.RADDR4
addrOut[5] => buffer.RADDR5
wrClk => buffer.datain[6].CLK
wrClk => buffer.datain[5].CLK
wrClk => buffer.datain[4].CLK
wrClk => buffer.datain[3].CLK
wrClk => buffer.datain[2].CLK
wrClk => buffer.datain[1].CLK
wrClk => buffer.datain[0].CLK
wrClk => buffer.waddr[5].CLK
wrClk => buffer.waddr[4].CLK
wrClk => buffer.waddr[3].CLK
wrClk => buffer.waddr[2].CLK
wrClk => buffer.waddr[1].CLK
wrClk => buffer.waddr[0].CLK
wrClk => always1~0.CLK
wrClk => buffer.datain[7].CLK
wrClk => buffer.CLK0
rdClk => dataOut[6]~reg0.CLK
rdClk => dataOut[5]~reg0.CLK
rdClk => dataOut[4]~reg0.CLK
rdClk => dataOut[3]~reg0.CLK
rdClk => dataOut[2]~reg0.CLK
rdClk => dataOut[1]~reg0.CLK
rdClk => dataOut[0]~reg0.CLK
rdClk => dataOut[7]~reg0.CLK
dataIn[0] => buffer.datain[0].DATAIN
dataIn[0] => buffer.DATAIN
dataIn[1] => buffer.datain[1].DATAIN
dataIn[1] => buffer.DATAIN1
dataIn[2] => buffer.datain[2].DATAIN
dataIn[2] => buffer.DATAIN2
dataIn[3] => buffer.datain[3].DATAIN
dataIn[3] => buffer.DATAIN3
dataIn[4] => buffer.datain[4].DATAIN
dataIn[4] => buffer.DATAIN4
dataIn[5] => buffer.datain[5].DATAIN
dataIn[5] => buffer.DATAIN5
dataIn[6] => buffer.datain[6].DATAIN
dataIn[6] => buffer.DATAIN6
dataIn[7] => buffer.datain[7].DATAIN
dataIn[7] => buffer.DATAIN7
writeEn => always1~0.DATAIN
writeEn => buffer.WE
readEn => ~NO_FANOUT~
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|RxFifo:EP2RxFifo|RxfifoBI:u_RxfifoBI
address[0] => Decoder0.IN2
address[0] => Equal0.IN1
address[0] => Equal1.IN2
address[1] => Decoder0.IN1
address[1] => Equal0.IN0
address[1] => Equal1.IN1
address[2] => Decoder0.IN0
address[2] => Equal0.IN2
address[2] => Equal1.IN0
writeEn => always0~0.IN0
writeEn => always4~0.IN0
strobe_i => always0~2.IN1
strobe_i => always4~1.IN0
busClk => forceEmptyShift[5].CLK
busClk => forceEmptyShift[4].CLK
busClk => forceEmptyShift[3].CLK
busClk => forceEmptyShift[2].CLK
busClk => forceEmptyShift[1].CLK
busClk => forceEmptyShift[0].CLK
busClk => forceEmpty.CLK
usbClk => forceEmptySyncToUsbClk~reg0.CLK
usbClk => forceEmptySyncToUsbClkFirst.CLK
rstSyncToBusClk => forceEmptyShift~5.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~6.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~7.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~8.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~9.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~10.OUTPUTSELECT
fifoSelect => always0~0.IN1
fifoSelect => always4~2.IN0
fifoDataIn[0] => Selector7.IN5
fifoDataIn[1] => Selector6.IN5
fifoDataIn[2] => Selector5.IN5
fifoDataIn[3] => Selector4.IN5
fifoDataIn[4] => Selector3.IN5
fifoDataIn[5] => Selector2.IN5
fifoDataIn[6] => Selector1.IN5
fifoDataIn[7] => Selector0.IN5
busDataIn[0] => always0~3.IN1
busDataIn[1] => ~NO_FANOUT~
busDataIn[2] => ~NO_FANOUT~
busDataIn[3] => ~NO_FANOUT~
busDataIn[4] => ~NO_FANOUT~
busDataIn[5] => ~NO_FANOUT~
busDataIn[6] => ~NO_FANOUT~
busDataIn[7] => ~NO_FANOUT~
busDataOut[0] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
busDataOut[1] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
busDataOut[2] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
busDataOut[3] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
busDataOut[4] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
busDataOut[5] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
busDataOut[6] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
busDataOut[7] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
fifoREn <= always4~2.DB_MAX_OUTPUT_PORT_TYPE
forceEmptySyncToUsbClk <= forceEmptySyncToUsbClk~reg0.DB_MAX_OUTPUT_PORT_TYPE
forceEmptySyncToBusClk <= forceEmptyShift[0].DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[0] => Selector7.IN7
numElementsInFifo[1] => Selector6.IN7
numElementsInFifo[2] => Selector5.IN7
numElementsInFifo[3] => Selector4.IN7
numElementsInFifo[4] => Selector3.IN7
numElementsInFifo[5] => Selector2.IN7
numElementsInFifo[6] => Selector1.IN7
numElementsInFifo[7] => Selector0.IN7
numElementsInFifo[8] => Selector7.IN6
numElementsInFifo[9] => Selector6.IN6
numElementsInFifo[10] => Selector5.IN6
numElementsInFifo[11] => Selector4.IN6
numElementsInFifo[12] => Selector3.IN6
numElementsInFifo[13] => Selector2.IN6
numElementsInFifo[14] => Selector1.IN6
numElementsInFifo[15] => Selector0.IN6


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|RxFifo:EP3RxFifo
busClk => busClk~0.IN2
usbClk => usbClk~0.IN2
rstSyncToBusClk => rstSyncToBusClk~0.IN2
rstSyncToUsbClk => rstSyncToUsbClk~0.IN1
fifoWEn => fifoWEn~0.IN1
fifoFull <= fifoRTL:u_fifo.fifoFull
busAddress[0] => busAddress[0]~2.IN1
busAddress[1] => busAddress[1]~1.IN1
busAddress[2] => busAddress[2]~0.IN1
busWriteEn => busWriteEn~0.IN1
busStrobe_i => busStrobe_i~0.IN1
busFifoSelect => busFifoSelect~0.IN1
busDataIn[0] => busDataIn[0]~7.IN1
busDataIn[1] => busDataIn[1]~6.IN1
busDataIn[2] => busDataIn[2]~5.IN1
busDataIn[3] => busDataIn[3]~4.IN1
busDataIn[4] => busDataIn[4]~3.IN1
busDataIn[5] => busDataIn[5]~2.IN1
busDataIn[6] => busDataIn[6]~1.IN1
busDataIn[7] => busDataIn[7]~0.IN1
busDataOut[0] <= RxfifoBI:u_RxfifoBI.busDataOut
busDataOut[1] <= RxfifoBI:u_RxfifoBI.busDataOut
busDataOut[2] <= RxfifoBI:u_RxfifoBI.busDataOut
busDataOut[3] <= RxfifoBI:u_RxfifoBI.busDataOut
busDataOut[4] <= RxfifoBI:u_RxfifoBI.busDataOut
busDataOut[5] <= RxfifoBI:u_RxfifoBI.busDataOut
busDataOut[6] <= RxfifoBI:u_RxfifoBI.busDataOut
busDataOut[7] <= RxfifoBI:u_RxfifoBI.busDataOut
fifoDataIn[0] => fifoDataIn[0]~7.IN1
fifoDataIn[1] => fifoDataIn[1]~6.IN1
fifoDataIn[2] => fifoDataIn[2]~5.IN1
fifoDataIn[3] => fifoDataIn[3]~4.IN1
fifoDataIn[4] => fifoDataIn[4]~3.IN1
fifoDataIn[5] => fifoDataIn[5]~2.IN1
fifoDataIn[6] => fifoDataIn[6]~1.IN1
fifoDataIn[7] => fifoDataIn[7]~0.IN1


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|RxFifo:EP3RxFifo|fifoRTL:u_fifo
wrClk => wrClk~0.IN1
rdClk => rdClk~0.IN1
rstSyncToWrClk => always0~0.IN0
rstSyncToRdClk => always2~0.IN0
dataIn[0] => dataIn[0]~7.IN1
dataIn[1] => dataIn[1]~6.IN1
dataIn[2] => dataIn[2]~5.IN1
dataIn[3] => dataIn[3]~4.IN1
dataIn[4] => dataIn[4]~3.IN1
dataIn[5] => dataIn[5]~2.IN1
dataIn[6] => dataIn[6]~1.IN1
dataIn[7] => dataIn[7]~0.IN1
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifoWEn => fifoWEn~0.IN1
fifoREn => fifoREn~0.IN1
fifoFull <= fifoFull~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifoEmpty <= fifoEmpty~reg0.DB_MAX_OUTPUT_PORT_TYPE
forceEmptySyncToWrClk => always0~0.IN1
forceEmptySyncToRdClk => always2~0.IN1
numElementsInFifo[0] <= numElementsInFifo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[1] <= numElementsInFifo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[2] <= numElementsInFifo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[3] <= numElementsInFifo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[4] <= numElementsInFifo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[5] <= numElementsInFifo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[6] <= numElementsInFifo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[7] <= numElementsInFifo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[8] <= numElementsInFifo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[9] <= numElementsInFifo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[10] <= numElementsInFifo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[11] <= numElementsInFifo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[12] <= numElementsInFifo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[13] <= numElementsInFifo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[14] <= numElementsInFifo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[15] <= numElementsInFifo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|RxFifo:EP3RxFifo|fifoRTL:u_fifo|dpMem_dc:u_dpMem_dc
addrIn[0] => buffer.waddr[0].DATAIN
addrIn[0] => buffer.WADDR
addrIn[1] => buffer.waddr[1].DATAIN
addrIn[1] => buffer.WADDR1
addrIn[2] => buffer.waddr[2].DATAIN
addrIn[2] => buffer.WADDR2
addrIn[3] => buffer.waddr[3].DATAIN
addrIn[3] => buffer.WADDR3
addrIn[4] => buffer.waddr[4].DATAIN
addrIn[4] => buffer.WADDR4
addrIn[5] => buffer.waddr[5].DATAIN
addrIn[5] => buffer.WADDR5
addrOut[0] => buffer.RADDR
addrOut[1] => buffer.RADDR1
addrOut[2] => buffer.RADDR2
addrOut[3] => buffer.RADDR3
addrOut[4] => buffer.RADDR4
addrOut[5] => buffer.RADDR5
wrClk => buffer.datain[6].CLK
wrClk => buffer.datain[5].CLK
wrClk => buffer.datain[4].CLK
wrClk => buffer.datain[3].CLK
wrClk => buffer.datain[2].CLK
wrClk => buffer.datain[1].CLK
wrClk => buffer.datain[0].CLK
wrClk => buffer.waddr[5].CLK
wrClk => buffer.waddr[4].CLK
wrClk => buffer.waddr[3].CLK
wrClk => buffer.waddr[2].CLK
wrClk => buffer.waddr[1].CLK
wrClk => buffer.waddr[0].CLK
wrClk => always1~0.CLK
wrClk => buffer.datain[7].CLK
wrClk => buffer.CLK0
rdClk => dataOut[6]~reg0.CLK
rdClk => dataOut[5]~reg0.CLK
rdClk => dataOut[4]~reg0.CLK
rdClk => dataOut[3]~reg0.CLK
rdClk => dataOut[2]~reg0.CLK
rdClk => dataOut[1]~reg0.CLK
rdClk => dataOut[0]~reg0.CLK
rdClk => dataOut[7]~reg0.CLK
dataIn[0] => buffer.datain[0].DATAIN
dataIn[0] => buffer.DATAIN
dataIn[1] => buffer.datain[1].DATAIN
dataIn[1] => buffer.DATAIN1
dataIn[2] => buffer.datain[2].DATAIN
dataIn[2] => buffer.DATAIN2
dataIn[3] => buffer.datain[3].DATAIN
dataIn[3] => buffer.DATAIN3
dataIn[4] => buffer.datain[4].DATAIN
dataIn[4] => buffer.DATAIN4
dataIn[5] => buffer.datain[5].DATAIN
dataIn[5] => buffer.DATAIN5
dataIn[6] => buffer.datain[6].DATAIN
dataIn[6] => buffer.DATAIN6
dataIn[7] => buffer.datain[7].DATAIN
dataIn[7] => buffer.DATAIN7
writeEn => always1~0.DATAIN
writeEn => buffer.WE
readEn => ~NO_FANOUT~
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|USB:USB1|usbHostSlave:usb1|RxFifo:EP3RxFifo|RxfifoBI:u_RxfifoBI
address[0] => Decoder0.IN2
address[0] => Equal0.IN1
address[0] => Equal1.IN2
address[1] => Decoder0.IN1
address[1] => Equal0.IN0
address[1] => Equal1.IN1
address[2] => Decoder0.IN0
address[2] => Equal0.IN2
address[2] => Equal1.IN0
writeEn => always0~0.IN0
writeEn => always4~0.IN0
strobe_i => always0~2.IN1
strobe_i => always4~1.IN0
busClk => forceEmptyShift[5].CLK
busClk => forceEmptyShift[4].CLK
busClk => forceEmptyShift[3].CLK
busClk => forceEmptyShift[2].CLK
busClk => forceEmptyShift[1].CLK
busClk => forceEmptyShift[0].CLK
busClk => forceEmpty.CLK
usbClk => forceEmptySyncToUsbClk~reg0.CLK
usbClk => forceEmptySyncToUsbClkFirst.CLK
rstSyncToBusClk => forceEmptyShift~5.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~6.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~7.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~8.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~9.OUTPUTSELECT
rstSyncToBusClk => forceEmptyShift~10.OUTPUTSELECT
fifoSelect => always0~0.IN1
fifoSelect => always4~2.IN0
fifoDataIn[0] => Selector7.IN5
fifoDataIn[1] => Selector6.IN5
fifoDataIn[2] => Selector5.IN5
fifoDataIn[3] => Selector4.IN5
fifoDataIn[4] => Selector3.IN5
fifoDataIn[5] => Selector2.IN5
fifoDataIn[6] => Selector1.IN5
fifoDataIn[7] => Selector0.IN5
busDataIn[0] => always0~3.IN1
busDataIn[1] => ~NO_FANOUT~
busDataIn[2] => ~NO_FANOUT~
busDataIn[3] => ~NO_FANOUT~
busDataIn[4] => ~NO_FANOUT~
busDataIn[5] => ~NO_FANOUT~
busDataIn[6] => ~NO_FANOUT~
busDataIn[7] => ~NO_FANOUT~
busDataOut[0] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
busDataOut[1] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
busDataOut[2] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
busDataOut[3] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
busDataOut[4] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
busDataOut[5] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
busDataOut[6] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
busDataOut[7] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
fifoREn <= always4~2.DB_MAX_OUTPUT_PORT_TYPE
forceEmptySyncToUsbClk <= forceEmptySyncToUsbClk~reg0.DB_MAX_OUTPUT_PORT_TYPE
forceEmptySyncToBusClk <= forceEmptyShift[0].DB_MAX_OUTPUT_PORT_TYPE
numElementsInFifo[0] => Selector7.IN7
numElementsInFifo[1] => Selector6.IN7
numElementsInFifo[2] => Selector5.IN7
numElementsInFifo[3] => Selector4.IN7
numElementsInFifo[4] => Selector3.IN7
numElementsInFifo[5] => Selector2.IN7
numElementsInFifo[6] => Selector1.IN7
numElementsInFifo[7] => Selector0.IN7
numElementsInFifo[8] => Selector7.IN6
numElementsInFifo[9] => Selector6.IN6
numElementsInFifo[10] => Selector5.IN6
numElementsInFifo[11] => Selector4.IN6
numElementsInFifo[12] => Selector3.IN6
numElementsInFifo[13] => Selector2.IN6
numElementsInFifo[14] => Selector1.IN6
numElementsInFifo[15] => Selector0.IN6


