-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Rd_Mem_dataflow_in_loop_VITIS_LOOP_283_2 is
port (
    ctrl1_reg : IN STD_LOGIC_VECTOR (31 downto 0);
    ctrl2_reg : IN STD_LOGIC_VECTOR (31 downto 0);
    pny_2 : IN STD_LOGIC_VECTOR (7 downto 0);
    layer2_reg : IN STD_LOGIC_VECTOR (31 downto 0);
    burst_buffer1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    burst_buffer1_ce0 : OUT STD_LOGIC;
    burst_buffer1_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
    burst_buffer1_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
    burst_buffer1_we0 : OUT STD_LOGIC;
    burst_buffer1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    burst_buffer1_ce1 : OUT STD_LOGIC;
    burst_buffer1_d1 : OUT STD_LOGIC_VECTOR (127 downto 0);
    burst_buffer1_q1 : IN STD_LOGIC_VECTOR (127 downto 0);
    burst_buffer1_we1 : OUT STD_LOGIC;
    in_r : IN STD_LOGIC_VECTOR (127 downto 0);
    burst_buffer2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    burst_buffer2_ce0 : OUT STD_LOGIC;
    burst_buffer2_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
    burst_buffer2_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
    burst_buffer2_we0 : OUT STD_LOGIC;
    burst_buffer2_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    burst_buffer2_ce1 : OUT STD_LOGIC;
    burst_buffer2_d1 : OUT STD_LOGIC_VECTOR (127 downto 0);
    burst_buffer2_q1 : IN STD_LOGIC_VECTOR (127 downto 0);
    burst_buffer2_we1 : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ctrl1_reg_ap_vld : IN STD_LOGIC;
    ctrl2_reg_ap_vld : IN STD_LOGIC;
    pny_2_ap_vld : IN STD_LOGIC;
    layer2_reg_ap_vld : IN STD_LOGIC;
    in_r_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of Rd_Mem_dataflow_in_loop_VITIS_LOOP_283_2 is 
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv128_lc_1 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal VITIS_LOOP_287_3_proc_U0_ap_start : STD_LOGIC;
    signal VITIS_LOOP_287_3_proc_U0_ap_done : STD_LOGIC;
    signal VITIS_LOOP_287_3_proc_U0_ap_continue : STD_LOGIC;
    signal VITIS_LOOP_287_3_proc_U0_ap_idle : STD_LOGIC;
    signal VITIS_LOOP_287_3_proc_U0_ap_ready : STD_LOGIC;
    signal VITIS_LOOP_287_3_proc_U0_burst_buffer1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal VITIS_LOOP_287_3_proc_U0_burst_buffer1_ce0 : STD_LOGIC;
    signal VITIS_LOOP_287_3_proc_U0_burst_buffer1_we0 : STD_LOGIC;
    signal VITIS_LOOP_287_3_proc_U0_burst_buffer1_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_sync_continue : STD_LOGIC;
    signal VITIS_LOOP_305_5_proc_U0_ap_start : STD_LOGIC;
    signal VITIS_LOOP_305_5_proc_U0_ap_done : STD_LOGIC;
    signal VITIS_LOOP_305_5_proc_U0_ap_continue : STD_LOGIC;
    signal VITIS_LOOP_305_5_proc_U0_ap_idle : STD_LOGIC;
    signal VITIS_LOOP_305_5_proc_U0_ap_ready : STD_LOGIC;
    signal VITIS_LOOP_305_5_proc_U0_burst_buffer2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal VITIS_LOOP_305_5_proc_U0_burst_buffer2_ce0 : STD_LOGIC;
    signal VITIS_LOOP_305_5_proc_U0_burst_buffer2_we0 : STD_LOGIC;
    signal VITIS_LOOP_305_5_proc_U0_burst_buffer2_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_VITIS_LOOP_287_3_proc_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_VITIS_LOOP_287_3_proc_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_VITIS_LOOP_305_5_proc_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_VITIS_LOOP_305_5_proc_U0_ap_ready : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Rd_Mem_VITIS_LOOP_287_3_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ctrl1_reg : IN STD_LOGIC_VECTOR (31 downto 0);
        ctrl2_reg : IN STD_LOGIC_VECTOR (31 downto 0);
        pny_2 : IN STD_LOGIC_VECTOR (7 downto 0);
        layer2_reg : IN STD_LOGIC_VECTOR (31 downto 0);
        burst_buffer1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        burst_buffer1_ce0 : OUT STD_LOGIC;
        burst_buffer1_we0 : OUT STD_LOGIC;
        burst_buffer1_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        in_r : IN STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component Rd_Mem_VITIS_LOOP_305_5_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ctrl1_reg : IN STD_LOGIC_VECTOR (31 downto 0);
        layer2_reg : IN STD_LOGIC_VECTOR (31 downto 0);
        pny_2 : IN STD_LOGIC_VECTOR (7 downto 0);
        burst_buffer2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        burst_buffer2_ce0 : OUT STD_LOGIC;
        burst_buffer2_we0 : OUT STD_LOGIC;
        burst_buffer2_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        in_r : IN STD_LOGIC_VECTOR (127 downto 0) );
    end component;



begin
    VITIS_LOOP_287_3_proc_U0 : component Rd_Mem_VITIS_LOOP_287_3_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => VITIS_LOOP_287_3_proc_U0_ap_start,
        ap_done => VITIS_LOOP_287_3_proc_U0_ap_done,
        ap_continue => VITIS_LOOP_287_3_proc_U0_ap_continue,
        ap_idle => VITIS_LOOP_287_3_proc_U0_ap_idle,
        ap_ready => VITIS_LOOP_287_3_proc_U0_ap_ready,
        ctrl1_reg => ctrl1_reg,
        ctrl2_reg => ctrl2_reg,
        pny_2 => pny_2,
        layer2_reg => layer2_reg,
        burst_buffer1_address0 => VITIS_LOOP_287_3_proc_U0_burst_buffer1_address0,
        burst_buffer1_ce0 => VITIS_LOOP_287_3_proc_U0_burst_buffer1_ce0,
        burst_buffer1_we0 => VITIS_LOOP_287_3_proc_U0_burst_buffer1_we0,
        burst_buffer1_d0 => VITIS_LOOP_287_3_proc_U0_burst_buffer1_d0,
        in_r => in_r);

    VITIS_LOOP_305_5_proc_U0 : component Rd_Mem_VITIS_LOOP_305_5_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => VITIS_LOOP_305_5_proc_U0_ap_start,
        ap_done => VITIS_LOOP_305_5_proc_U0_ap_done,
        ap_continue => VITIS_LOOP_305_5_proc_U0_ap_continue,
        ap_idle => VITIS_LOOP_305_5_proc_U0_ap_idle,
        ap_ready => VITIS_LOOP_305_5_proc_U0_ap_ready,
        ctrl1_reg => ctrl1_reg,
        layer2_reg => layer2_reg,
        pny_2 => pny_2,
        burst_buffer2_address0 => VITIS_LOOP_305_5_proc_U0_burst_buffer2_address0,
        burst_buffer2_ce0 => VITIS_LOOP_305_5_proc_U0_burst_buffer2_ce0,
        burst_buffer2_we0 => VITIS_LOOP_305_5_proc_U0_burst_buffer2_we0,
        burst_buffer2_d0 => VITIS_LOOP_305_5_proc_U0_burst_buffer2_d0,
        in_r => in_r);





    ap_sync_reg_VITIS_LOOP_287_3_proc_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_VITIS_LOOP_287_3_proc_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_VITIS_LOOP_287_3_proc_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_VITIS_LOOP_287_3_proc_U0_ap_ready <= ap_sync_VITIS_LOOP_287_3_proc_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_VITIS_LOOP_305_5_proc_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_VITIS_LOOP_305_5_proc_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_VITIS_LOOP_305_5_proc_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_VITIS_LOOP_305_5_proc_U0_ap_ready <= ap_sync_VITIS_LOOP_305_5_proc_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;

    VITIS_LOOP_287_3_proc_U0_ap_continue <= ap_sync_continue;
    VITIS_LOOP_287_3_proc_U0_ap_start <= ((ap_sync_reg_VITIS_LOOP_287_3_proc_U0_ap_ready xor ap_const_logic_1) and ap_start);
    VITIS_LOOP_305_5_proc_U0_ap_continue <= ap_sync_continue;
    VITIS_LOOP_305_5_proc_U0_ap_start <= ((ap_sync_reg_VITIS_LOOP_305_5_proc_U0_ap_ready xor ap_const_logic_1) and ap_start);
    ap_done <= ap_sync_done;
    ap_idle <= (VITIS_LOOP_305_5_proc_U0_ap_idle and VITIS_LOOP_287_3_proc_U0_ap_idle);
    ap_ready <= ap_sync_ready;
    ap_sync_VITIS_LOOP_287_3_proc_U0_ap_ready <= (ap_sync_reg_VITIS_LOOP_287_3_proc_U0_ap_ready or VITIS_LOOP_287_3_proc_U0_ap_ready);
    ap_sync_VITIS_LOOP_305_5_proc_U0_ap_ready <= (ap_sync_reg_VITIS_LOOP_305_5_proc_U0_ap_ready or VITIS_LOOP_305_5_proc_U0_ap_ready);
    ap_sync_continue <= (ap_sync_done and ap_continue);
    ap_sync_done <= (VITIS_LOOP_305_5_proc_U0_ap_done and VITIS_LOOP_287_3_proc_U0_ap_done);
    ap_sync_ready <= (ap_sync_VITIS_LOOP_305_5_proc_U0_ap_ready and ap_sync_VITIS_LOOP_287_3_proc_U0_ap_ready);
    burst_buffer1_address0 <= VITIS_LOOP_287_3_proc_U0_burst_buffer1_address0;
    burst_buffer1_address1 <= ap_const_lv11_0;
    burst_buffer1_ce0 <= VITIS_LOOP_287_3_proc_U0_burst_buffer1_ce0;
    burst_buffer1_ce1 <= ap_const_logic_0;
    burst_buffer1_d0 <= VITIS_LOOP_287_3_proc_U0_burst_buffer1_d0;
    burst_buffer1_d1 <= ap_const_lv128_lc_1;
    burst_buffer1_we0 <= VITIS_LOOP_287_3_proc_U0_burst_buffer1_we0;
    burst_buffer1_we1 <= ap_const_logic_0;
    burst_buffer2_address0 <= VITIS_LOOP_305_5_proc_U0_burst_buffer2_address0;
    burst_buffer2_address1 <= ap_const_lv11_0;
    burst_buffer2_ce0 <= VITIS_LOOP_305_5_proc_U0_burst_buffer2_ce0;
    burst_buffer2_ce1 <= ap_const_logic_0;
    burst_buffer2_d0 <= VITIS_LOOP_305_5_proc_U0_burst_buffer2_d0;
    burst_buffer2_d1 <= ap_const_lv128_lc_1;
    burst_buffer2_we0 <= VITIS_LOOP_305_5_proc_U0_burst_buffer2_we0;
    burst_buffer2_we1 <= ap_const_logic_0;
end behav;
