Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Fri Dec 11 16:31:46 2020
| Host         : abraracoucix.etis-lab.fr running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_level_timing_summary_routed.rpt -rpx top_level_timing_summary_routed.rpx
| Design       : top_level
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -27.687    -1045.603                     78                  220        0.146        0.000                      0                  220        2.775        0.000                       0                    81  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                          ------------         ----------      --------------
VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {0.000 6.250}        12.500          80.000          
clk                                            {0.000 3.125}        6.250           160.000         
  Concurrent_loop_for_pixels[0].U1/flag        {12.500 25.000}      25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                          -27.687     -879.870                     62                  156        0.215        0.000                      0                  156        2.775        0.000                       0                    65  
  Concurrent_loop_for_pixels[0].U1/flag                                                                                                                                                   12.150        0.000                       0                    16  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                     To Clock                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                     --------                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
Concurrent_loop_for_pixels[0].U1/flag          VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag      -10.654     -165.733                     16                   16        9.423        0.000                      0                   16  
Concurrent_loop_for_pixels[0].U1/flag          clk                                                  4.846        0.000                      0                    1        0.364        0.000                      0                    1  
clk                                            Concurrent_loop_for_pixels[0].U1/flag                0.000        0.000                      0                   16        0.146        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      0.011        0.000                      0                   32        2.610        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           62  Failing Endpoints,  Worst Slack      -27.687ns,  Total Violation     -879.870ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.775ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -27.687ns  (required time - arrival time)
  Source:                 weight[9]
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        31.267ns  (logic 13.348ns (42.690%)  route 17.919ns (57.310%))
  Logic Levels:           94  (CARRY4=67 IBUF=1 LUT1=1 LUT2=21 LUT3=2 LUT4=1 LUT5=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 10.583 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  7.000     7.000    
    AK16                                              0.000     7.000 r  weight[9] (IN)
                         net (fo=0)                   0.000     7.000    weight[9]
    AK16                 IBUF (Prop_ibuf_I_O)         0.836     7.836 r  weight_IBUF[9]_inst/O
                         net (fo=1, routed)           1.054     8.890    Concurrent_loop_for_pixels[0].U1/weight[9]
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.043     8.933 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_16/O
                         net (fo=1, routed)           0.000     8.933    Concurrent_loop_for_pixels[0].U1/result[11]_i_16_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.189 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.189    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.301 f  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_12/O[2]
                         net (fo=5, routed)           0.463     9.764    Concurrent_loop_for_pixels[0].U1/A[14]
    SLICE_X1Y73          LUT2 (Prop_lut2_I0_O)        0.127     9.891 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_55/O
                         net (fo=1, routed)           0.000     9.891    Concurrent_loop_for_pixels[0].U1/result[15]_i_55_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.084 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.084    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.223 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13/CO[0]
                         net (fo=48, routed)          0.636    10.859    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13_n_3
    SLICE_X0Y80          LUT4 (Prop_lut4_I1_O)        0.131    10.990 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_6/O
                         net (fo=1, routed)           0.000    10.990    Concurrent_loop_for_pixels[0].U1/result[19]_i_6_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.246 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.246    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.300 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.300    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_2_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.354 r  Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.354    Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_2_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    11.505 f  Concurrent_loop_for_pixels[0].U1/result_reg[31]_i_3/O[3]
                         net (fo=35, routed)          0.353    11.859    Concurrent_loop_for_pixels[0].U1/p_0_in[31]
    SLICE_X1Y83          LUT2 (Prop_lut2_I1_O)        0.120    11.979 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_89/O
                         net (fo=1, routed)           0.000    11.979    Concurrent_loop_for_pixels[0].U1/result[23]_i_89_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    12.172 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74/CO[3]
                         net (fo=33, routed)          0.490    12.662    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74_n_0
    SLICE_X1Y85          LUT3 (Prop_lut3_I1_O)        0.043    12.705 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_99/O
                         net (fo=1, routed)           0.190    12.894    Concurrent_loop_for_pixels[0].U1/result[23]_i_99_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.326    13.220 f  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79/O[1]
                         net (fo=1, routed)           0.320    13.541    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79_n_6
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.125    13.666 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_70/O
                         net (fo=1, routed)           0.000    13.666    Concurrent_loop_for_pixels[0].U1/result[23]_i_70_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    13.861 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.861    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_43_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    13.971 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42/CO[2]
                         net (fo=15, routed)          0.450    14.420    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42_n_1
    SLICE_X2Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.339    14.759 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.759    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.813 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17/CO[3]
                         net (fo=15, routed)          0.494    15.308    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    15.595 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.595    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.648 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12/CO[3]
                         net (fo=17, routed)          0.601    16.249    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12_n_0
    SLICE_X3Y83          LUT2 (Prop_lut2_I0_O)        0.043    16.292 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_57/O
                         net (fo=1, routed)           0.000    16.292    Concurrent_loop_for_pixels[0].U1/result[23]_i_57_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    16.551 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.551    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.604 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13/CO[3]
                         net (fo=17, routed)          0.620    17.224    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13_n_0
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.043    17.267 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_62/O
                         net (fo=1, routed)           0.000    17.267    Concurrent_loop_for_pixels[0].U1/result[23]_i_62_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    17.513 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.513    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.567 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15/CO[3]
                         net (fo=17, routed)          0.494    18.061    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    18.348 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.348    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_16_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.401 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12/CO[3]
                         net (fo=17, routed)          0.498    18.899    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12_n_0
    SLICE_X7Y83          LUT2 (Prop_lut2_I0_O)        0.043    18.942 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_44/O
                         net (fo=1, routed)           0.000    18.942    Concurrent_loop_for_pixels[0].U1/result[19]_i_44_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    19.201 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.201    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.254 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13/CO[3]
                         net (fo=17, routed)          0.587    19.841    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13_n_0
    SLICE_X5Y81          LUT2 (Prop_lut2_I0_O)        0.043    19.884 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_48/O
                         net (fo=1, routed)           0.000    19.884    Concurrent_loop_for_pixels[0].U1/result[19]_i_48_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.151 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.151    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_26_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.204 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14/CO[3]
                         net (fo=17, routed)          0.646    20.850    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14_n_0
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.043    20.893 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_105/O
                         net (fo=1, routed)           0.000    20.893    Concurrent_loop_for_pixels[0].U1/result[15]_i_105_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    21.152 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    21.152    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_64_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.205 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15/CO[3]
                         net (fo=17, routed)          0.690    21.895    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15_n_0
    SLICE_X9Y83          LUT2 (Prop_lut2_I0_O)        0.043    21.938 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_99/O
                         net (fo=1, routed)           0.000    21.938    Concurrent_loop_for_pixels[0].U1/result[15]_i_99_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.205 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_63/CO[3]
                         net (fo=1, routed)           0.000    22.205    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_63_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.258 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45/CO[3]
                         net (fo=17, routed)          0.538    22.796    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    23.093 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    23.093    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.147 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46/CO[3]
                         net (fo=17, routed)          0.509    23.657    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46_n_0
    SLICE_X11Y83         LUT2 (Prop_lut2_I0_O)        0.043    23.700 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_114/O
                         net (fo=1, routed)           0.000    23.700    Concurrent_loop_for_pixels[0].U1/result[15]_i_114_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.967 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74/CO[3]
                         net (fo=1, routed)           0.000    23.967    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.020 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47/CO[3]
                         net (fo=17, routed)          0.584    24.604    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    24.901 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    24.901    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.955 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49/CO[3]
                         net (fo=17, routed)          0.499    25.454    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49_n_0
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043    25.497 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_50/O
                         net (fo=1, routed)           0.000    25.497    Concurrent_loop_for_pixels[0].U1/result[11]_i_50_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.764 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.764    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.817 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18/CO[3]
                         net (fo=17, routed)          0.590    26.406    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18_n_0
    SLICE_X10Y80         LUT2 (Prop_lut2_I0_O)        0.043    26.449 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_56/O
                         net (fo=1, routed)           0.000    26.449    Concurrent_loop_for_pixels[0].U1/result[11]_i_56_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    26.695 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.695    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.749 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19/CO[3]
                         net (fo=17, routed)          0.504    27.253    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19_n_0
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.043    27.296 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_61/O
                         net (fo=1, routed)           0.000    27.296    Concurrent_loop_for_pixels[0].U1/result[11]_i_61_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    27.555 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.555    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.608 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20/CO[3]
                         net (fo=17, routed)          0.638    28.246    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20_n_0
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.043    28.289 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_66/O
                         net (fo=1, routed)           0.000    28.289    Concurrent_loop_for_pixels[0].U1/result[11]_i_66_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    28.535 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.535    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_42_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.589 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22/CO[3]
                         net (fo=17, routed)          0.599    29.189    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22_n_0
    SLICE_X12Y77         LUT2 (Prop_lut2_I0_O)        0.043    29.232 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_51/O
                         net (fo=1, routed)           0.000    29.232    Concurrent_loop_for_pixels[0].U1/result[7]_i_51_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.478 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.478    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_23_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.532 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18/CO[3]
                         net (fo=17, routed)          0.498    30.029    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18_n_0
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.043    30.072 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_55/O
                         net (fo=1, routed)           0.000    30.072    Concurrent_loop_for_pixels[0].U1/result[7]_i_55_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.339 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.339    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.392 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19/CO[3]
                         net (fo=17, routed)          0.662    31.054    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.262    31.316 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_62_CARRY4/O[0]
                         net (fo=2, routed)           0.535    31.851    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_62_n_0
    SLICE_X9Y76          LUT2 (Prop_lut2_I1_O)        0.123    31.974 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_66/O
                         net (fo=1, routed)           0.000    31.974    Concurrent_loop_for_pixels[0].U1/result[7]_i_66_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    32.233 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    32.233    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.286 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22/CO[3]
                         net (fo=17, routed)          0.596    32.882    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22_n_0
    SLICE_X10Y75         LUT2 (Prop_lut2_I0_O)        0.043    32.925 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_48/O
                         net (fo=1, routed)           0.000    32.925    Concurrent_loop_for_pixels[0].U1/result[3]_i_48_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    33.171 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.171    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.225 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15/CO[3]
                         net (fo=17, routed)          0.604    33.829    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15_n_0
    SLICE_X9Y73          LUT2 (Prop_lut2_I0_O)        0.043    33.872 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_42/O
                         net (fo=1, routed)           0.000    33.872    Concurrent_loop_for_pixels[0].U1/result[3]_i_42_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.139 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    34.139    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.192 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16/CO[3]
                         net (fo=15, routed)          0.526    34.717    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16_n_0
    SLICE_X8Y73          LUT2 (Prop_lut2_I0_O)        0.043    34.760 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_38/O
                         net (fo=1, routed)           0.000    34.760    Concurrent_loop_for_pixels[0].U1/result[3]_i_38_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    35.006 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.006    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.060 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14/CO[3]
                         net (fo=14, routed)          0.528    35.588    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14_n_0
    SLICE_X7Y74          LUT2 (Prop_lut2_I0_O)        0.043    35.631 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_60/O
                         net (fo=1, routed)           0.000    35.631    Concurrent_loop_for_pixels[0].U1/result[3]_i_60_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    35.898 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.007    35.906    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_49_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.959 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.959    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    36.070 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17/O[0]
                         net (fo=2, routed)           0.227    36.297    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17_n_7
    SLICE_X7Y77          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    36.665 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.665    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.718 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.718    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.771 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.771    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_48_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    36.920 f  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_44/O[3]
                         net (fo=1, routed)           0.327    37.247    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_44_n_4
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.120    37.367 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_11/O
                         net (fo=1, routed)           0.000    37.367    Concurrent_loop_for_pixels[0].U1/result[19]_i_11_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    37.613 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.613    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.667 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.667    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    37.779 r  Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_3/O[2]
                         net (fo=1, routed)           0.361    38.140    Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_3_n_5
    SLICE_X7Y85          LUT5 (Prop_lut5_I4_O)        0.127    38.267 r  Concurrent_loop_for_pixels[0].U1/result[26]_i_1/O
                         net (fo=1, routed)           0.000    38.267    Concurrent_loop_for_pixels[0].U1/result[26]
    SLICE_X7Y85          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     6.898 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197     9.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.178 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.405    10.583    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X7Y85          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[26]/C
                         clock pessimism              0.000    10.583    
                         clock uncertainty           -0.035    10.547    
    SLICE_X7Y85          FDCE (Setup_fdce_C_D)        0.033    10.580    Concurrent_loop_for_pixels[0].U1/result_reg[26]
  -------------------------------------------------------------------
                         required time                         10.580    
                         arrival time                         -38.267    
  -------------------------------------------------------------------
                         slack                                -27.687    

Slack (VIOLATED) :        -27.627ns  (required time - arrival time)
  Source:                 weight[9]
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        31.209ns  (logic 13.380ns (42.873%)  route 17.829ns (57.127%))
  Logic Levels:           94  (CARRY4=67 IBUF=1 LUT1=1 LUT2=21 LUT3=2 LUT4=1 LUT5=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 10.583 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  7.000     7.000    
    AK16                                              0.000     7.000 r  weight[9] (IN)
                         net (fo=0)                   0.000     7.000    weight[9]
    AK16                 IBUF (Prop_ibuf_I_O)         0.836     7.836 r  weight_IBUF[9]_inst/O
                         net (fo=1, routed)           1.054     8.890    Concurrent_loop_for_pixels[0].U1/weight[9]
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.043     8.933 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_16/O
                         net (fo=1, routed)           0.000     8.933    Concurrent_loop_for_pixels[0].U1/result[11]_i_16_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.189 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.189    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.301 f  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_12/O[2]
                         net (fo=5, routed)           0.463     9.764    Concurrent_loop_for_pixels[0].U1/A[14]
    SLICE_X1Y73          LUT2 (Prop_lut2_I0_O)        0.127     9.891 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_55/O
                         net (fo=1, routed)           0.000     9.891    Concurrent_loop_for_pixels[0].U1/result[15]_i_55_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.084 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.084    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.223 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13/CO[0]
                         net (fo=48, routed)          0.636    10.859    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13_n_3
    SLICE_X0Y80          LUT4 (Prop_lut4_I1_O)        0.131    10.990 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_6/O
                         net (fo=1, routed)           0.000    10.990    Concurrent_loop_for_pixels[0].U1/result[19]_i_6_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.246 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.246    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.300 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.300    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_2_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.354 r  Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.354    Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_2_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    11.505 f  Concurrent_loop_for_pixels[0].U1/result_reg[31]_i_3/O[3]
                         net (fo=35, routed)          0.353    11.859    Concurrent_loop_for_pixels[0].U1/p_0_in[31]
    SLICE_X1Y83          LUT2 (Prop_lut2_I1_O)        0.120    11.979 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_89/O
                         net (fo=1, routed)           0.000    11.979    Concurrent_loop_for_pixels[0].U1/result[23]_i_89_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    12.172 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74/CO[3]
                         net (fo=33, routed)          0.490    12.662    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74_n_0
    SLICE_X1Y85          LUT3 (Prop_lut3_I1_O)        0.043    12.705 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_99/O
                         net (fo=1, routed)           0.190    12.894    Concurrent_loop_for_pixels[0].U1/result[23]_i_99_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.326    13.220 f  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79/O[1]
                         net (fo=1, routed)           0.320    13.541    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79_n_6
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.125    13.666 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_70/O
                         net (fo=1, routed)           0.000    13.666    Concurrent_loop_for_pixels[0].U1/result[23]_i_70_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    13.861 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.861    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_43_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    13.971 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42/CO[2]
                         net (fo=15, routed)          0.450    14.420    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42_n_1
    SLICE_X2Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.339    14.759 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.759    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.813 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17/CO[3]
                         net (fo=15, routed)          0.494    15.308    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    15.595 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.595    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.648 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12/CO[3]
                         net (fo=17, routed)          0.601    16.249    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12_n_0
    SLICE_X3Y83          LUT2 (Prop_lut2_I0_O)        0.043    16.292 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_57/O
                         net (fo=1, routed)           0.000    16.292    Concurrent_loop_for_pixels[0].U1/result[23]_i_57_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    16.551 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.551    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.604 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13/CO[3]
                         net (fo=17, routed)          0.620    17.224    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13_n_0
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.043    17.267 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_62/O
                         net (fo=1, routed)           0.000    17.267    Concurrent_loop_for_pixels[0].U1/result[23]_i_62_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    17.513 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.513    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.567 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15/CO[3]
                         net (fo=17, routed)          0.494    18.061    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    18.348 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.348    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_16_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.401 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12/CO[3]
                         net (fo=17, routed)          0.498    18.899    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12_n_0
    SLICE_X7Y83          LUT2 (Prop_lut2_I0_O)        0.043    18.942 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_44/O
                         net (fo=1, routed)           0.000    18.942    Concurrent_loop_for_pixels[0].U1/result[19]_i_44_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    19.201 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.201    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.254 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13/CO[3]
                         net (fo=17, routed)          0.587    19.841    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13_n_0
    SLICE_X5Y81          LUT2 (Prop_lut2_I0_O)        0.043    19.884 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_48/O
                         net (fo=1, routed)           0.000    19.884    Concurrent_loop_for_pixels[0].U1/result[19]_i_48_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.151 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.151    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_26_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.204 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14/CO[3]
                         net (fo=17, routed)          0.646    20.850    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14_n_0
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.043    20.893 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_105/O
                         net (fo=1, routed)           0.000    20.893    Concurrent_loop_for_pixels[0].U1/result[15]_i_105_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    21.152 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    21.152    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_64_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.205 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15/CO[3]
                         net (fo=17, routed)          0.690    21.895    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15_n_0
    SLICE_X9Y83          LUT2 (Prop_lut2_I0_O)        0.043    21.938 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_99/O
                         net (fo=1, routed)           0.000    21.938    Concurrent_loop_for_pixels[0].U1/result[15]_i_99_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.205 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_63/CO[3]
                         net (fo=1, routed)           0.000    22.205    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_63_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.258 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45/CO[3]
                         net (fo=17, routed)          0.538    22.796    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    23.093 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    23.093    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.147 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46/CO[3]
                         net (fo=17, routed)          0.509    23.657    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46_n_0
    SLICE_X11Y83         LUT2 (Prop_lut2_I0_O)        0.043    23.700 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_114/O
                         net (fo=1, routed)           0.000    23.700    Concurrent_loop_for_pixels[0].U1/result[15]_i_114_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.967 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74/CO[3]
                         net (fo=1, routed)           0.000    23.967    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.020 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47/CO[3]
                         net (fo=17, routed)          0.584    24.604    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    24.901 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    24.901    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.955 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49/CO[3]
                         net (fo=17, routed)          0.499    25.454    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49_n_0
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043    25.497 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_50/O
                         net (fo=1, routed)           0.000    25.497    Concurrent_loop_for_pixels[0].U1/result[11]_i_50_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.764 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.764    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.817 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18/CO[3]
                         net (fo=17, routed)          0.590    26.406    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18_n_0
    SLICE_X10Y80         LUT2 (Prop_lut2_I0_O)        0.043    26.449 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_56/O
                         net (fo=1, routed)           0.000    26.449    Concurrent_loop_for_pixels[0].U1/result[11]_i_56_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    26.695 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.695    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.749 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19/CO[3]
                         net (fo=17, routed)          0.504    27.253    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19_n_0
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.043    27.296 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_61/O
                         net (fo=1, routed)           0.000    27.296    Concurrent_loop_for_pixels[0].U1/result[11]_i_61_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    27.555 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.555    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.608 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20/CO[3]
                         net (fo=17, routed)          0.638    28.246    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20_n_0
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.043    28.289 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_66/O
                         net (fo=1, routed)           0.000    28.289    Concurrent_loop_for_pixels[0].U1/result[11]_i_66_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    28.535 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.535    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_42_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.589 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22/CO[3]
                         net (fo=17, routed)          0.599    29.189    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22_n_0
    SLICE_X12Y77         LUT2 (Prop_lut2_I0_O)        0.043    29.232 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_51/O
                         net (fo=1, routed)           0.000    29.232    Concurrent_loop_for_pixels[0].U1/result[7]_i_51_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.478 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.478    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_23_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.532 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18/CO[3]
                         net (fo=17, routed)          0.498    30.029    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18_n_0
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.043    30.072 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_55/O
                         net (fo=1, routed)           0.000    30.072    Concurrent_loop_for_pixels[0].U1/result[7]_i_55_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.339 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.339    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.392 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19/CO[3]
                         net (fo=17, routed)          0.662    31.054    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.262    31.316 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_62_CARRY4/O[0]
                         net (fo=2, routed)           0.535    31.851    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_62_n_0
    SLICE_X9Y76          LUT2 (Prop_lut2_I1_O)        0.123    31.974 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_66/O
                         net (fo=1, routed)           0.000    31.974    Concurrent_loop_for_pixels[0].U1/result[7]_i_66_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    32.233 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    32.233    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.286 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22/CO[3]
                         net (fo=17, routed)          0.596    32.882    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22_n_0
    SLICE_X10Y75         LUT2 (Prop_lut2_I0_O)        0.043    32.925 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_48/O
                         net (fo=1, routed)           0.000    32.925    Concurrent_loop_for_pixels[0].U1/result[3]_i_48_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    33.171 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.171    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.225 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15/CO[3]
                         net (fo=17, routed)          0.604    33.829    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15_n_0
    SLICE_X9Y73          LUT2 (Prop_lut2_I0_O)        0.043    33.872 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_42/O
                         net (fo=1, routed)           0.000    33.872    Concurrent_loop_for_pixels[0].U1/result[3]_i_42_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.139 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    34.139    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.192 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16/CO[3]
                         net (fo=15, routed)          0.526    34.717    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16_n_0
    SLICE_X8Y73          LUT2 (Prop_lut2_I0_O)        0.043    34.760 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_38/O
                         net (fo=1, routed)           0.000    34.760    Concurrent_loop_for_pixels[0].U1/result[3]_i_38_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    35.006 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.006    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.060 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14/CO[3]
                         net (fo=14, routed)          0.528    35.588    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14_n_0
    SLICE_X7Y74          LUT2 (Prop_lut2_I0_O)        0.043    35.631 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_60/O
                         net (fo=1, routed)           0.000    35.631    Concurrent_loop_for_pixels[0].U1/result[3]_i_60_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    35.898 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.007    35.906    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_49_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.959 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.959    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    36.070 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17/O[0]
                         net (fo=2, routed)           0.227    36.297    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17_n_7
    SLICE_X7Y77          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    36.665 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.665    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.718 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.718    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.771 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.771    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_48_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    36.920 f  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_44/O[3]
                         net (fo=1, routed)           0.327    37.247    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_44_n_4
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.120    37.367 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_11/O
                         net (fo=1, routed)           0.000    37.367    Concurrent_loop_for_pixels[0].U1/result[19]_i_11_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    37.613 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.613    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.667 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.667    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    37.818 r  Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_3/O[3]
                         net (fo=1, routed)           0.271    38.089    Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_3_n_4
    SLICE_X5Y85          LUT5 (Prop_lut5_I4_O)        0.120    38.209 r  Concurrent_loop_for_pixels[0].U1/result[27]_i_1/O
                         net (fo=1, routed)           0.000    38.209    Concurrent_loop_for_pixels[0].U1/result[27]
    SLICE_X5Y85          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     6.898 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197     9.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.178 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.405    10.583    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X5Y85          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[27]/C
                         clock pessimism              0.000    10.583    
                         clock uncertainty           -0.035    10.547    
    SLICE_X5Y85          FDCE (Setup_fdce_C_D)        0.034    10.581    Concurrent_loop_for_pixels[0].U1/result_reg[27]
  -------------------------------------------------------------------
                         required time                         10.581    
                         arrival time                         -38.209    
  -------------------------------------------------------------------
                         slack                                -27.627    

Slack (VIOLATED) :        -27.620ns  (required time - arrival time)
  Source:                 weight[9]
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        31.201ns  (logic 13.399ns (42.944%)  route 17.802ns (57.056%))
  Logic Levels:           94  (CARRY4=67 IBUF=1 LUT1=1 LUT2=21 LUT3=2 LUT4=1 LUT5=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 10.583 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  7.000     7.000    
    AK16                                              0.000     7.000 r  weight[9] (IN)
                         net (fo=0)                   0.000     7.000    weight[9]
    AK16                 IBUF (Prop_ibuf_I_O)         0.836     7.836 r  weight_IBUF[9]_inst/O
                         net (fo=1, routed)           1.054     8.890    Concurrent_loop_for_pixels[0].U1/weight[9]
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.043     8.933 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_16/O
                         net (fo=1, routed)           0.000     8.933    Concurrent_loop_for_pixels[0].U1/result[11]_i_16_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.189 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.189    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.301 f  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_12/O[2]
                         net (fo=5, routed)           0.463     9.764    Concurrent_loop_for_pixels[0].U1/A[14]
    SLICE_X1Y73          LUT2 (Prop_lut2_I0_O)        0.127     9.891 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_55/O
                         net (fo=1, routed)           0.000     9.891    Concurrent_loop_for_pixels[0].U1/result[15]_i_55_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.084 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.084    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.223 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13/CO[0]
                         net (fo=48, routed)          0.636    10.859    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13_n_3
    SLICE_X0Y80          LUT4 (Prop_lut4_I1_O)        0.131    10.990 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_6/O
                         net (fo=1, routed)           0.000    10.990    Concurrent_loop_for_pixels[0].U1/result[19]_i_6_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.246 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.246    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.300 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.300    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_2_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.354 r  Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.354    Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_2_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    11.505 f  Concurrent_loop_for_pixels[0].U1/result_reg[31]_i_3/O[3]
                         net (fo=35, routed)          0.353    11.859    Concurrent_loop_for_pixels[0].U1/p_0_in[31]
    SLICE_X1Y83          LUT2 (Prop_lut2_I1_O)        0.120    11.979 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_89/O
                         net (fo=1, routed)           0.000    11.979    Concurrent_loop_for_pixels[0].U1/result[23]_i_89_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    12.172 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74/CO[3]
                         net (fo=33, routed)          0.490    12.662    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74_n_0
    SLICE_X1Y85          LUT3 (Prop_lut3_I1_O)        0.043    12.705 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_99/O
                         net (fo=1, routed)           0.190    12.894    Concurrent_loop_for_pixels[0].U1/result[23]_i_99_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.326    13.220 f  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79/O[1]
                         net (fo=1, routed)           0.320    13.541    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79_n_6
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.125    13.666 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_70/O
                         net (fo=1, routed)           0.000    13.666    Concurrent_loop_for_pixels[0].U1/result[23]_i_70_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    13.861 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.861    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_43_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    13.971 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42/CO[2]
                         net (fo=15, routed)          0.450    14.420    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42_n_1
    SLICE_X2Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.339    14.759 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.759    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.813 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17/CO[3]
                         net (fo=15, routed)          0.494    15.308    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    15.595 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.595    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.648 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12/CO[3]
                         net (fo=17, routed)          0.601    16.249    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12_n_0
    SLICE_X3Y83          LUT2 (Prop_lut2_I0_O)        0.043    16.292 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_57/O
                         net (fo=1, routed)           0.000    16.292    Concurrent_loop_for_pixels[0].U1/result[23]_i_57_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    16.551 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.551    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.604 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13/CO[3]
                         net (fo=17, routed)          0.620    17.224    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13_n_0
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.043    17.267 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_62/O
                         net (fo=1, routed)           0.000    17.267    Concurrent_loop_for_pixels[0].U1/result[23]_i_62_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    17.513 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.513    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.567 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15/CO[3]
                         net (fo=17, routed)          0.494    18.061    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    18.348 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.348    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_16_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.401 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12/CO[3]
                         net (fo=17, routed)          0.498    18.899    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12_n_0
    SLICE_X7Y83          LUT2 (Prop_lut2_I0_O)        0.043    18.942 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_44/O
                         net (fo=1, routed)           0.000    18.942    Concurrent_loop_for_pixels[0].U1/result[19]_i_44_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    19.201 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.201    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.254 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13/CO[3]
                         net (fo=17, routed)          0.587    19.841    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13_n_0
    SLICE_X5Y81          LUT2 (Prop_lut2_I0_O)        0.043    19.884 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_48/O
                         net (fo=1, routed)           0.000    19.884    Concurrent_loop_for_pixels[0].U1/result[19]_i_48_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.151 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.151    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_26_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.204 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14/CO[3]
                         net (fo=17, routed)          0.646    20.850    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14_n_0
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.043    20.893 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_105/O
                         net (fo=1, routed)           0.000    20.893    Concurrent_loop_for_pixels[0].U1/result[15]_i_105_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    21.152 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    21.152    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_64_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.205 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15/CO[3]
                         net (fo=17, routed)          0.690    21.895    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15_n_0
    SLICE_X9Y83          LUT2 (Prop_lut2_I0_O)        0.043    21.938 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_99/O
                         net (fo=1, routed)           0.000    21.938    Concurrent_loop_for_pixels[0].U1/result[15]_i_99_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.205 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_63/CO[3]
                         net (fo=1, routed)           0.000    22.205    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_63_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.258 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45/CO[3]
                         net (fo=17, routed)          0.538    22.796    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    23.093 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    23.093    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.147 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46/CO[3]
                         net (fo=17, routed)          0.509    23.657    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46_n_0
    SLICE_X11Y83         LUT2 (Prop_lut2_I0_O)        0.043    23.700 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_114/O
                         net (fo=1, routed)           0.000    23.700    Concurrent_loop_for_pixels[0].U1/result[15]_i_114_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.967 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74/CO[3]
                         net (fo=1, routed)           0.000    23.967    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.020 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47/CO[3]
                         net (fo=17, routed)          0.584    24.604    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    24.901 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    24.901    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.955 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49/CO[3]
                         net (fo=17, routed)          0.499    25.454    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49_n_0
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043    25.497 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_50/O
                         net (fo=1, routed)           0.000    25.497    Concurrent_loop_for_pixels[0].U1/result[11]_i_50_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.764 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.764    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.817 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18/CO[3]
                         net (fo=17, routed)          0.590    26.406    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18_n_0
    SLICE_X10Y80         LUT2 (Prop_lut2_I0_O)        0.043    26.449 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_56/O
                         net (fo=1, routed)           0.000    26.449    Concurrent_loop_for_pixels[0].U1/result[11]_i_56_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    26.695 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.695    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.749 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19/CO[3]
                         net (fo=17, routed)          0.504    27.253    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19_n_0
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.043    27.296 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_61/O
                         net (fo=1, routed)           0.000    27.296    Concurrent_loop_for_pixels[0].U1/result[11]_i_61_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    27.555 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.555    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.608 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20/CO[3]
                         net (fo=17, routed)          0.638    28.246    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20_n_0
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.043    28.289 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_66/O
                         net (fo=1, routed)           0.000    28.289    Concurrent_loop_for_pixels[0].U1/result[11]_i_66_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    28.535 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.535    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_42_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.589 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22/CO[3]
                         net (fo=17, routed)          0.599    29.189    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22_n_0
    SLICE_X12Y77         LUT2 (Prop_lut2_I0_O)        0.043    29.232 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_51/O
                         net (fo=1, routed)           0.000    29.232    Concurrent_loop_for_pixels[0].U1/result[7]_i_51_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.478 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.478    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_23_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.532 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18/CO[3]
                         net (fo=17, routed)          0.498    30.029    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18_n_0
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.043    30.072 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_55/O
                         net (fo=1, routed)           0.000    30.072    Concurrent_loop_for_pixels[0].U1/result[7]_i_55_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.339 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.339    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.392 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19/CO[3]
                         net (fo=17, routed)          0.662    31.054    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.262    31.316 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_62_CARRY4/O[0]
                         net (fo=2, routed)           0.535    31.851    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_62_n_0
    SLICE_X9Y76          LUT2 (Prop_lut2_I1_O)        0.123    31.974 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_66/O
                         net (fo=1, routed)           0.000    31.974    Concurrent_loop_for_pixels[0].U1/result[7]_i_66_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    32.233 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    32.233    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.286 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22/CO[3]
                         net (fo=17, routed)          0.596    32.882    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22_n_0
    SLICE_X10Y75         LUT2 (Prop_lut2_I0_O)        0.043    32.925 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_48/O
                         net (fo=1, routed)           0.000    32.925    Concurrent_loop_for_pixels[0].U1/result[3]_i_48_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    33.171 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.171    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.225 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15/CO[3]
                         net (fo=17, routed)          0.604    33.829    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15_n_0
    SLICE_X9Y73          LUT2 (Prop_lut2_I0_O)        0.043    33.872 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_42/O
                         net (fo=1, routed)           0.000    33.872    Concurrent_loop_for_pixels[0].U1/result[3]_i_42_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.139 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    34.139    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.192 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16/CO[3]
                         net (fo=15, routed)          0.526    34.717    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16_n_0
    SLICE_X8Y73          LUT2 (Prop_lut2_I0_O)        0.043    34.760 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_38/O
                         net (fo=1, routed)           0.000    34.760    Concurrent_loop_for_pixels[0].U1/result[3]_i_38_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    35.006 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.006    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.060 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14/CO[3]
                         net (fo=14, routed)          0.528    35.588    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14_n_0
    SLICE_X7Y74          LUT2 (Prop_lut2_I0_O)        0.043    35.631 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_60/O
                         net (fo=1, routed)           0.000    35.631    Concurrent_loop_for_pixels[0].U1/result[3]_i_60_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    35.898 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.007    35.906    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_49_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.959 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.959    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    36.070 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17/O[0]
                         net (fo=2, routed)           0.227    36.297    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17_n_7
    SLICE_X7Y77          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    36.665 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.665    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.718 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.718    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.771 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.771    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_48_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    36.920 f  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_44/O[3]
                         net (fo=1, routed)           0.327    37.247    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_44_n_4
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.120    37.367 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_11/O
                         net (fo=1, routed)           0.000    37.367    Concurrent_loop_for_pixels[0].U1/result[19]_i_11_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    37.613 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.613    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.667 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.667    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    37.832 r  Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_3/O[1]
                         net (fo=1, routed)           0.244    38.076    Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_3_n_6
    SLICE_X7Y85          LUT5 (Prop_lut5_I4_O)        0.125    38.201 r  Concurrent_loop_for_pixels[0].U1/result[25]_i_1/O
                         net (fo=1, routed)           0.000    38.201    Concurrent_loop_for_pixels[0].U1/result[25]
    SLICE_X7Y85          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     6.898 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197     9.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.178 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.405    10.583    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X7Y85          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[25]/C
                         clock pessimism              0.000    10.583    
                         clock uncertainty           -0.035    10.547    
    SLICE_X7Y85          FDCE (Setup_fdce_C_D)        0.034    10.581    Concurrent_loop_for_pixels[0].U1/result_reg[25]
  -------------------------------------------------------------------
                         required time                         10.581    
                         arrival time                         -38.201    
  -------------------------------------------------------------------
                         slack                                -27.620    

Slack (VIOLATED) :        -27.605ns  (required time - arrival time)
  Source:                 weight[9]
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        31.218ns  (logic 13.402ns (42.930%)  route 17.816ns (57.070%))
  Logic Levels:           95  (CARRY4=68 IBUF=1 LUT1=1 LUT2=21 LUT3=2 LUT4=1 LUT5=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 10.583 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  7.000     7.000    
    AK16                                              0.000     7.000 r  weight[9] (IN)
                         net (fo=0)                   0.000     7.000    weight[9]
    AK16                 IBUF (Prop_ibuf_I_O)         0.836     7.836 r  weight_IBUF[9]_inst/O
                         net (fo=1, routed)           1.054     8.890    Concurrent_loop_for_pixels[0].U1/weight[9]
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.043     8.933 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_16/O
                         net (fo=1, routed)           0.000     8.933    Concurrent_loop_for_pixels[0].U1/result[11]_i_16_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.189 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.189    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.301 f  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_12/O[2]
                         net (fo=5, routed)           0.463     9.764    Concurrent_loop_for_pixels[0].U1/A[14]
    SLICE_X1Y73          LUT2 (Prop_lut2_I0_O)        0.127     9.891 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_55/O
                         net (fo=1, routed)           0.000     9.891    Concurrent_loop_for_pixels[0].U1/result[15]_i_55_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.084 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.084    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.223 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13/CO[0]
                         net (fo=48, routed)          0.636    10.859    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13_n_3
    SLICE_X0Y80          LUT4 (Prop_lut4_I1_O)        0.131    10.990 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_6/O
                         net (fo=1, routed)           0.000    10.990    Concurrent_loop_for_pixels[0].U1/result[19]_i_6_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.246 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.246    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.300 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.300    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_2_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.354 r  Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.354    Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_2_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    11.505 f  Concurrent_loop_for_pixels[0].U1/result_reg[31]_i_3/O[3]
                         net (fo=35, routed)          0.353    11.859    Concurrent_loop_for_pixels[0].U1/p_0_in[31]
    SLICE_X1Y83          LUT2 (Prop_lut2_I1_O)        0.120    11.979 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_89/O
                         net (fo=1, routed)           0.000    11.979    Concurrent_loop_for_pixels[0].U1/result[23]_i_89_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    12.172 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74/CO[3]
                         net (fo=33, routed)          0.490    12.662    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74_n_0
    SLICE_X1Y85          LUT3 (Prop_lut3_I1_O)        0.043    12.705 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_99/O
                         net (fo=1, routed)           0.190    12.894    Concurrent_loop_for_pixels[0].U1/result[23]_i_99_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.326    13.220 f  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79/O[1]
                         net (fo=1, routed)           0.320    13.541    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79_n_6
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.125    13.666 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_70/O
                         net (fo=1, routed)           0.000    13.666    Concurrent_loop_for_pixels[0].U1/result[23]_i_70_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    13.861 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.861    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_43_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    13.971 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42/CO[2]
                         net (fo=15, routed)          0.450    14.420    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42_n_1
    SLICE_X2Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.339    14.759 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.759    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.813 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17/CO[3]
                         net (fo=15, routed)          0.494    15.308    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    15.595 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.595    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.648 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12/CO[3]
                         net (fo=17, routed)          0.601    16.249    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12_n_0
    SLICE_X3Y83          LUT2 (Prop_lut2_I0_O)        0.043    16.292 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_57/O
                         net (fo=1, routed)           0.000    16.292    Concurrent_loop_for_pixels[0].U1/result[23]_i_57_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    16.551 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.551    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.604 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13/CO[3]
                         net (fo=17, routed)          0.620    17.224    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13_n_0
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.043    17.267 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_62/O
                         net (fo=1, routed)           0.000    17.267    Concurrent_loop_for_pixels[0].U1/result[23]_i_62_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    17.513 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.513    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.567 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15/CO[3]
                         net (fo=17, routed)          0.494    18.061    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    18.348 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.348    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_16_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.401 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12/CO[3]
                         net (fo=17, routed)          0.498    18.899    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12_n_0
    SLICE_X7Y83          LUT2 (Prop_lut2_I0_O)        0.043    18.942 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_44/O
                         net (fo=1, routed)           0.000    18.942    Concurrent_loop_for_pixels[0].U1/result[19]_i_44_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    19.201 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.201    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.254 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13/CO[3]
                         net (fo=17, routed)          0.587    19.841    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13_n_0
    SLICE_X5Y81          LUT2 (Prop_lut2_I0_O)        0.043    19.884 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_48/O
                         net (fo=1, routed)           0.000    19.884    Concurrent_loop_for_pixels[0].U1/result[19]_i_48_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.151 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.151    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_26_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.204 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14/CO[3]
                         net (fo=17, routed)          0.646    20.850    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14_n_0
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.043    20.893 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_105/O
                         net (fo=1, routed)           0.000    20.893    Concurrent_loop_for_pixels[0].U1/result[15]_i_105_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    21.152 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    21.152    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_64_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.205 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15/CO[3]
                         net (fo=17, routed)          0.690    21.895    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15_n_0
    SLICE_X9Y83          LUT2 (Prop_lut2_I0_O)        0.043    21.938 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_99/O
                         net (fo=1, routed)           0.000    21.938    Concurrent_loop_for_pixels[0].U1/result[15]_i_99_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.205 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_63/CO[3]
                         net (fo=1, routed)           0.000    22.205    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_63_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.258 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45/CO[3]
                         net (fo=17, routed)          0.538    22.796    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    23.093 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    23.093    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.147 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46/CO[3]
                         net (fo=17, routed)          0.509    23.657    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46_n_0
    SLICE_X11Y83         LUT2 (Prop_lut2_I0_O)        0.043    23.700 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_114/O
                         net (fo=1, routed)           0.000    23.700    Concurrent_loop_for_pixels[0].U1/result[15]_i_114_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.967 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74/CO[3]
                         net (fo=1, routed)           0.000    23.967    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.020 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47/CO[3]
                         net (fo=17, routed)          0.584    24.604    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    24.901 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    24.901    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.955 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49/CO[3]
                         net (fo=17, routed)          0.499    25.454    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49_n_0
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043    25.497 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_50/O
                         net (fo=1, routed)           0.000    25.497    Concurrent_loop_for_pixels[0].U1/result[11]_i_50_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.764 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.764    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.817 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18/CO[3]
                         net (fo=17, routed)          0.590    26.406    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18_n_0
    SLICE_X10Y80         LUT2 (Prop_lut2_I0_O)        0.043    26.449 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_56/O
                         net (fo=1, routed)           0.000    26.449    Concurrent_loop_for_pixels[0].U1/result[11]_i_56_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    26.695 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.695    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.749 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19/CO[3]
                         net (fo=17, routed)          0.504    27.253    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19_n_0
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.043    27.296 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_61/O
                         net (fo=1, routed)           0.000    27.296    Concurrent_loop_for_pixels[0].U1/result[11]_i_61_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    27.555 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.555    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.608 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20/CO[3]
                         net (fo=17, routed)          0.638    28.246    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20_n_0
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.043    28.289 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_66/O
                         net (fo=1, routed)           0.000    28.289    Concurrent_loop_for_pixels[0].U1/result[11]_i_66_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    28.535 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.535    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_42_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.589 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22/CO[3]
                         net (fo=17, routed)          0.599    29.189    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22_n_0
    SLICE_X12Y77         LUT2 (Prop_lut2_I0_O)        0.043    29.232 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_51/O
                         net (fo=1, routed)           0.000    29.232    Concurrent_loop_for_pixels[0].U1/result[7]_i_51_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.478 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.478    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_23_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.532 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18/CO[3]
                         net (fo=17, routed)          0.498    30.029    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18_n_0
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.043    30.072 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_55/O
                         net (fo=1, routed)           0.000    30.072    Concurrent_loop_for_pixels[0].U1/result[7]_i_55_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.339 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.339    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.392 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19/CO[3]
                         net (fo=17, routed)          0.662    31.054    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.262    31.316 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_62_CARRY4/O[0]
                         net (fo=2, routed)           0.535    31.851    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_62_n_0
    SLICE_X9Y76          LUT2 (Prop_lut2_I1_O)        0.123    31.974 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_66/O
                         net (fo=1, routed)           0.000    31.974    Concurrent_loop_for_pixels[0].U1/result[7]_i_66_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    32.233 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    32.233    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.286 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22/CO[3]
                         net (fo=17, routed)          0.596    32.882    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22_n_0
    SLICE_X10Y75         LUT2 (Prop_lut2_I0_O)        0.043    32.925 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_48/O
                         net (fo=1, routed)           0.000    32.925    Concurrent_loop_for_pixels[0].U1/result[3]_i_48_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    33.171 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.171    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.225 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15/CO[3]
                         net (fo=17, routed)          0.604    33.829    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15_n_0
    SLICE_X9Y73          LUT2 (Prop_lut2_I0_O)        0.043    33.872 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_42/O
                         net (fo=1, routed)           0.000    33.872    Concurrent_loop_for_pixels[0].U1/result[3]_i_42_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.139 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    34.139    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.192 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16/CO[3]
                         net (fo=15, routed)          0.526    34.717    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16_n_0
    SLICE_X8Y73          LUT2 (Prop_lut2_I0_O)        0.043    34.760 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_38/O
                         net (fo=1, routed)           0.000    34.760    Concurrent_loop_for_pixels[0].U1/result[3]_i_38_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    35.006 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.006    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.060 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14/CO[3]
                         net (fo=14, routed)          0.528    35.588    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14_n_0
    SLICE_X7Y74          LUT2 (Prop_lut2_I0_O)        0.043    35.631 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_60/O
                         net (fo=1, routed)           0.000    35.631    Concurrent_loop_for_pixels[0].U1/result[3]_i_60_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    35.898 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.007    35.906    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_49_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.959 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.959    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    36.070 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17/O[0]
                         net (fo=2, routed)           0.227    36.297    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17_n_7
    SLICE_X7Y77          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    36.665 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.665    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.718 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.718    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.771 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.771    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_48_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    36.920 f  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_44/O[3]
                         net (fo=1, routed)           0.327    37.247    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_44_n_4
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.120    37.367 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_11/O
                         net (fo=1, routed)           0.000    37.367    Concurrent_loop_for_pixels[0].U1/result[19]_i_11_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    37.613 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.613    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.667 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.667    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.721 r  Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.721    Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_3_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    37.833 r  Concurrent_loop_for_pixels[0].U1/result_reg[31]_i_4/O[2]
                         net (fo=1, routed)           0.258    38.091    Concurrent_loop_for_pixels[0].U1/result_reg[31]_i_4_n_5
    SLICE_X6Y85          LUT5 (Prop_lut5_I4_O)        0.127    38.218 r  Concurrent_loop_for_pixels[0].U1/result[30]_i_1/O
                         net (fo=1, routed)           0.000    38.218    Concurrent_loop_for_pixels[0].U1/result[30]
    SLICE_X6Y85          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     6.898 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197     9.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.178 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.405    10.583    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X6Y85          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[30]/C
                         clock pessimism              0.000    10.583    
                         clock uncertainty           -0.035    10.547    
    SLICE_X6Y85          FDCE (Setup_fdce_C_D)        0.066    10.613    Concurrent_loop_for_pixels[0].U1/result_reg[30]
  -------------------------------------------------------------------
                         required time                         10.613    
                         arrival time                         -38.218    
  -------------------------------------------------------------------
                         slack                                -27.605    

Slack (VIOLATED) :        -27.588ns  (required time - arrival time)
  Source:                 weight[9]
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        31.170ns  (logic 13.294ns (42.650%)  route 17.876ns (57.350%))
  Logic Levels:           93  (CARRY4=66 IBUF=1 LUT1=1 LUT2=21 LUT3=2 LUT4=1 LUT5=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.334ns = ( 10.584 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  7.000     7.000    
    AK16                                              0.000     7.000 r  weight[9] (IN)
                         net (fo=0)                   0.000     7.000    weight[9]
    AK16                 IBUF (Prop_ibuf_I_O)         0.836     7.836 r  weight_IBUF[9]_inst/O
                         net (fo=1, routed)           1.054     8.890    Concurrent_loop_for_pixels[0].U1/weight[9]
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.043     8.933 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_16/O
                         net (fo=1, routed)           0.000     8.933    Concurrent_loop_for_pixels[0].U1/result[11]_i_16_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.189 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.189    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.301 f  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_12/O[2]
                         net (fo=5, routed)           0.463     9.764    Concurrent_loop_for_pixels[0].U1/A[14]
    SLICE_X1Y73          LUT2 (Prop_lut2_I0_O)        0.127     9.891 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_55/O
                         net (fo=1, routed)           0.000     9.891    Concurrent_loop_for_pixels[0].U1/result[15]_i_55_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.084 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.084    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.223 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13/CO[0]
                         net (fo=48, routed)          0.636    10.859    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13_n_3
    SLICE_X0Y80          LUT4 (Prop_lut4_I1_O)        0.131    10.990 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_6/O
                         net (fo=1, routed)           0.000    10.990    Concurrent_loop_for_pixels[0].U1/result[19]_i_6_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.246 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.246    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.300 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.300    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_2_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.354 r  Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.354    Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_2_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    11.505 f  Concurrent_loop_for_pixels[0].U1/result_reg[31]_i_3/O[3]
                         net (fo=35, routed)          0.353    11.859    Concurrent_loop_for_pixels[0].U1/p_0_in[31]
    SLICE_X1Y83          LUT2 (Prop_lut2_I1_O)        0.120    11.979 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_89/O
                         net (fo=1, routed)           0.000    11.979    Concurrent_loop_for_pixels[0].U1/result[23]_i_89_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    12.172 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74/CO[3]
                         net (fo=33, routed)          0.490    12.662    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74_n_0
    SLICE_X1Y85          LUT3 (Prop_lut3_I1_O)        0.043    12.705 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_99/O
                         net (fo=1, routed)           0.190    12.894    Concurrent_loop_for_pixels[0].U1/result[23]_i_99_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.326    13.220 f  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79/O[1]
                         net (fo=1, routed)           0.320    13.541    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79_n_6
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.125    13.666 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_70/O
                         net (fo=1, routed)           0.000    13.666    Concurrent_loop_for_pixels[0].U1/result[23]_i_70_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    13.861 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.861    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_43_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    13.971 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42/CO[2]
                         net (fo=15, routed)          0.450    14.420    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42_n_1
    SLICE_X2Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.339    14.759 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.759    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.813 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17/CO[3]
                         net (fo=15, routed)          0.494    15.308    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    15.595 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.595    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.648 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12/CO[3]
                         net (fo=17, routed)          0.601    16.249    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12_n_0
    SLICE_X3Y83          LUT2 (Prop_lut2_I0_O)        0.043    16.292 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_57/O
                         net (fo=1, routed)           0.000    16.292    Concurrent_loop_for_pixels[0].U1/result[23]_i_57_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    16.551 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.551    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.604 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13/CO[3]
                         net (fo=17, routed)          0.620    17.224    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13_n_0
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.043    17.267 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_62/O
                         net (fo=1, routed)           0.000    17.267    Concurrent_loop_for_pixels[0].U1/result[23]_i_62_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    17.513 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.513    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.567 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15/CO[3]
                         net (fo=17, routed)          0.494    18.061    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    18.348 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.348    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_16_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.401 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12/CO[3]
                         net (fo=17, routed)          0.498    18.899    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12_n_0
    SLICE_X7Y83          LUT2 (Prop_lut2_I0_O)        0.043    18.942 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_44/O
                         net (fo=1, routed)           0.000    18.942    Concurrent_loop_for_pixels[0].U1/result[19]_i_44_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    19.201 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.201    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.254 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13/CO[3]
                         net (fo=17, routed)          0.587    19.841    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13_n_0
    SLICE_X5Y81          LUT2 (Prop_lut2_I0_O)        0.043    19.884 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_48/O
                         net (fo=1, routed)           0.000    19.884    Concurrent_loop_for_pixels[0].U1/result[19]_i_48_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.151 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.151    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_26_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.204 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14/CO[3]
                         net (fo=17, routed)          0.646    20.850    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14_n_0
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.043    20.893 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_105/O
                         net (fo=1, routed)           0.000    20.893    Concurrent_loop_for_pixels[0].U1/result[15]_i_105_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    21.152 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    21.152    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_64_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.205 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15/CO[3]
                         net (fo=17, routed)          0.690    21.895    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15_n_0
    SLICE_X9Y83          LUT2 (Prop_lut2_I0_O)        0.043    21.938 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_99/O
                         net (fo=1, routed)           0.000    21.938    Concurrent_loop_for_pixels[0].U1/result[15]_i_99_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.205 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_63/CO[3]
                         net (fo=1, routed)           0.000    22.205    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_63_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.258 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45/CO[3]
                         net (fo=17, routed)          0.538    22.796    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    23.093 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    23.093    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.147 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46/CO[3]
                         net (fo=17, routed)          0.509    23.657    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46_n_0
    SLICE_X11Y83         LUT2 (Prop_lut2_I0_O)        0.043    23.700 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_114/O
                         net (fo=1, routed)           0.000    23.700    Concurrent_loop_for_pixels[0].U1/result[15]_i_114_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.967 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74/CO[3]
                         net (fo=1, routed)           0.000    23.967    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.020 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47/CO[3]
                         net (fo=17, routed)          0.584    24.604    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    24.901 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    24.901    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.955 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49/CO[3]
                         net (fo=17, routed)          0.499    25.454    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49_n_0
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043    25.497 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_50/O
                         net (fo=1, routed)           0.000    25.497    Concurrent_loop_for_pixels[0].U1/result[11]_i_50_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.764 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.764    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.817 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18/CO[3]
                         net (fo=17, routed)          0.590    26.406    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18_n_0
    SLICE_X10Y80         LUT2 (Prop_lut2_I0_O)        0.043    26.449 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_56/O
                         net (fo=1, routed)           0.000    26.449    Concurrent_loop_for_pixels[0].U1/result[11]_i_56_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    26.695 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.695    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.749 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19/CO[3]
                         net (fo=17, routed)          0.504    27.253    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19_n_0
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.043    27.296 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_61/O
                         net (fo=1, routed)           0.000    27.296    Concurrent_loop_for_pixels[0].U1/result[11]_i_61_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    27.555 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.555    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.608 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20/CO[3]
                         net (fo=17, routed)          0.638    28.246    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20_n_0
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.043    28.289 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_66/O
                         net (fo=1, routed)           0.000    28.289    Concurrent_loop_for_pixels[0].U1/result[11]_i_66_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    28.535 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.535    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_42_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.589 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22/CO[3]
                         net (fo=17, routed)          0.599    29.189    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22_n_0
    SLICE_X12Y77         LUT2 (Prop_lut2_I0_O)        0.043    29.232 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_51/O
                         net (fo=1, routed)           0.000    29.232    Concurrent_loop_for_pixels[0].U1/result[7]_i_51_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.478 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.478    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_23_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.532 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18/CO[3]
                         net (fo=17, routed)          0.498    30.029    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18_n_0
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.043    30.072 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_55/O
                         net (fo=1, routed)           0.000    30.072    Concurrent_loop_for_pixels[0].U1/result[7]_i_55_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.339 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.339    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.392 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19/CO[3]
                         net (fo=17, routed)          0.662    31.054    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.262    31.316 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_62_CARRY4/O[0]
                         net (fo=2, routed)           0.535    31.851    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_62_n_0
    SLICE_X9Y76          LUT2 (Prop_lut2_I1_O)        0.123    31.974 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_66/O
                         net (fo=1, routed)           0.000    31.974    Concurrent_loop_for_pixels[0].U1/result[7]_i_66_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    32.233 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    32.233    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.286 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22/CO[3]
                         net (fo=17, routed)          0.596    32.882    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22_n_0
    SLICE_X10Y75         LUT2 (Prop_lut2_I0_O)        0.043    32.925 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_48/O
                         net (fo=1, routed)           0.000    32.925    Concurrent_loop_for_pixels[0].U1/result[3]_i_48_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    33.171 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.171    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.225 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15/CO[3]
                         net (fo=17, routed)          0.604    33.829    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15_n_0
    SLICE_X9Y73          LUT2 (Prop_lut2_I0_O)        0.043    33.872 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_42/O
                         net (fo=1, routed)           0.000    33.872    Concurrent_loop_for_pixels[0].U1/result[3]_i_42_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.139 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    34.139    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.192 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16/CO[3]
                         net (fo=15, routed)          0.526    34.717    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16_n_0
    SLICE_X8Y73          LUT2 (Prop_lut2_I0_O)        0.043    34.760 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_38/O
                         net (fo=1, routed)           0.000    34.760    Concurrent_loop_for_pixels[0].U1/result[3]_i_38_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    35.006 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.006    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.060 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14/CO[3]
                         net (fo=14, routed)          0.528    35.588    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14_n_0
    SLICE_X7Y74          LUT2 (Prop_lut2_I0_O)        0.043    35.631 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_60/O
                         net (fo=1, routed)           0.000    35.631    Concurrent_loop_for_pixels[0].U1/result[3]_i_60_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    35.898 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.007    35.906    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_49_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.959 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.959    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    36.070 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17/O[0]
                         net (fo=2, routed)           0.227    36.297    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17_n_7
    SLICE_X7Y77          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    36.665 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.665    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.718 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.718    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.771 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.771    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_48_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    36.920 f  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_44/O[3]
                         net (fo=1, routed)           0.327    37.247    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_44_n_4
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.120    37.367 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_11/O
                         net (fo=1, routed)           0.000    37.367    Concurrent_loop_for_pixels[0].U1/result[19]_i_11_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    37.613 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.613    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    37.725 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3/O[2]
                         net (fo=1, routed)           0.318    38.043    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3_n_5
    SLICE_X7Y87          LUT5 (Prop_lut5_I4_O)        0.127    38.170 r  Concurrent_loop_for_pixels[0].U1/result[22]_i_1/O
                         net (fo=1, routed)           0.000    38.170    Concurrent_loop_for_pixels[0].U1/result[22]
    SLICE_X7Y87          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     6.898 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197     9.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.178 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.406    10.584    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X7Y87          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[22]/C
                         clock pessimism              0.000    10.584    
                         clock uncertainty           -0.035    10.548    
    SLICE_X7Y87          FDCE (Setup_fdce_C_D)        0.034    10.582    Concurrent_loop_for_pixels[0].U1/result_reg[22]
  -------------------------------------------------------------------
                         required time                         10.582    
                         arrival time                         -38.170    
  -------------------------------------------------------------------
                         slack                                -27.588    

Slack (VIOLATED) :        -27.586ns  (required time - arrival time)
  Source:                 weight[9]
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        31.199ns  (logic 13.453ns (43.121%)  route 17.746ns (56.879%))
  Logic Levels:           95  (CARRY4=68 IBUF=1 LUT1=1 LUT2=21 LUT3=2 LUT4=1 LUT5=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 10.583 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  7.000     7.000    
    AK16                                              0.000     7.000 r  weight[9] (IN)
                         net (fo=0)                   0.000     7.000    weight[9]
    AK16                 IBUF (Prop_ibuf_I_O)         0.836     7.836 r  weight_IBUF[9]_inst/O
                         net (fo=1, routed)           1.054     8.890    Concurrent_loop_for_pixels[0].U1/weight[9]
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.043     8.933 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_16/O
                         net (fo=1, routed)           0.000     8.933    Concurrent_loop_for_pixels[0].U1/result[11]_i_16_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.189 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.189    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.301 f  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_12/O[2]
                         net (fo=5, routed)           0.463     9.764    Concurrent_loop_for_pixels[0].U1/A[14]
    SLICE_X1Y73          LUT2 (Prop_lut2_I0_O)        0.127     9.891 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_55/O
                         net (fo=1, routed)           0.000     9.891    Concurrent_loop_for_pixels[0].U1/result[15]_i_55_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.084 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.084    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.223 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13/CO[0]
                         net (fo=48, routed)          0.636    10.859    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13_n_3
    SLICE_X0Y80          LUT4 (Prop_lut4_I1_O)        0.131    10.990 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_6/O
                         net (fo=1, routed)           0.000    10.990    Concurrent_loop_for_pixels[0].U1/result[19]_i_6_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.246 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.246    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.300 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.300    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_2_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.354 r  Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.354    Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_2_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    11.505 f  Concurrent_loop_for_pixels[0].U1/result_reg[31]_i_3/O[3]
                         net (fo=35, routed)          0.353    11.859    Concurrent_loop_for_pixels[0].U1/p_0_in[31]
    SLICE_X1Y83          LUT2 (Prop_lut2_I1_O)        0.120    11.979 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_89/O
                         net (fo=1, routed)           0.000    11.979    Concurrent_loop_for_pixels[0].U1/result[23]_i_89_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    12.172 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74/CO[3]
                         net (fo=33, routed)          0.490    12.662    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74_n_0
    SLICE_X1Y85          LUT3 (Prop_lut3_I1_O)        0.043    12.705 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_99/O
                         net (fo=1, routed)           0.190    12.894    Concurrent_loop_for_pixels[0].U1/result[23]_i_99_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.326    13.220 f  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79/O[1]
                         net (fo=1, routed)           0.320    13.541    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79_n_6
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.125    13.666 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_70/O
                         net (fo=1, routed)           0.000    13.666    Concurrent_loop_for_pixels[0].U1/result[23]_i_70_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    13.861 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.861    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_43_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    13.971 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42/CO[2]
                         net (fo=15, routed)          0.450    14.420    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42_n_1
    SLICE_X2Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.339    14.759 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.759    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.813 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17/CO[3]
                         net (fo=15, routed)          0.494    15.308    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    15.595 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.595    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.648 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12/CO[3]
                         net (fo=17, routed)          0.601    16.249    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12_n_0
    SLICE_X3Y83          LUT2 (Prop_lut2_I0_O)        0.043    16.292 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_57/O
                         net (fo=1, routed)           0.000    16.292    Concurrent_loop_for_pixels[0].U1/result[23]_i_57_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    16.551 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.551    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.604 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13/CO[3]
                         net (fo=17, routed)          0.620    17.224    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13_n_0
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.043    17.267 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_62/O
                         net (fo=1, routed)           0.000    17.267    Concurrent_loop_for_pixels[0].U1/result[23]_i_62_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    17.513 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.513    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.567 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15/CO[3]
                         net (fo=17, routed)          0.494    18.061    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    18.348 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.348    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_16_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.401 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12/CO[3]
                         net (fo=17, routed)          0.498    18.899    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12_n_0
    SLICE_X7Y83          LUT2 (Prop_lut2_I0_O)        0.043    18.942 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_44/O
                         net (fo=1, routed)           0.000    18.942    Concurrent_loop_for_pixels[0].U1/result[19]_i_44_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    19.201 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.201    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.254 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13/CO[3]
                         net (fo=17, routed)          0.587    19.841    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13_n_0
    SLICE_X5Y81          LUT2 (Prop_lut2_I0_O)        0.043    19.884 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_48/O
                         net (fo=1, routed)           0.000    19.884    Concurrent_loop_for_pixels[0].U1/result[19]_i_48_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.151 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.151    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_26_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.204 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14/CO[3]
                         net (fo=17, routed)          0.646    20.850    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14_n_0
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.043    20.893 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_105/O
                         net (fo=1, routed)           0.000    20.893    Concurrent_loop_for_pixels[0].U1/result[15]_i_105_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    21.152 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    21.152    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_64_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.205 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15/CO[3]
                         net (fo=17, routed)          0.690    21.895    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15_n_0
    SLICE_X9Y83          LUT2 (Prop_lut2_I0_O)        0.043    21.938 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_99/O
                         net (fo=1, routed)           0.000    21.938    Concurrent_loop_for_pixels[0].U1/result[15]_i_99_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.205 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_63/CO[3]
                         net (fo=1, routed)           0.000    22.205    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_63_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.258 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45/CO[3]
                         net (fo=17, routed)          0.538    22.796    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    23.093 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    23.093    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.147 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46/CO[3]
                         net (fo=17, routed)          0.509    23.657    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46_n_0
    SLICE_X11Y83         LUT2 (Prop_lut2_I0_O)        0.043    23.700 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_114/O
                         net (fo=1, routed)           0.000    23.700    Concurrent_loop_for_pixels[0].U1/result[15]_i_114_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.967 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74/CO[3]
                         net (fo=1, routed)           0.000    23.967    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.020 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47/CO[3]
                         net (fo=17, routed)          0.584    24.604    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    24.901 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    24.901    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.955 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49/CO[3]
                         net (fo=17, routed)          0.499    25.454    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49_n_0
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043    25.497 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_50/O
                         net (fo=1, routed)           0.000    25.497    Concurrent_loop_for_pixels[0].U1/result[11]_i_50_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.764 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.764    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.817 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18/CO[3]
                         net (fo=17, routed)          0.590    26.406    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18_n_0
    SLICE_X10Y80         LUT2 (Prop_lut2_I0_O)        0.043    26.449 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_56/O
                         net (fo=1, routed)           0.000    26.449    Concurrent_loop_for_pixels[0].U1/result[11]_i_56_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    26.695 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.695    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.749 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19/CO[3]
                         net (fo=17, routed)          0.504    27.253    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19_n_0
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.043    27.296 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_61/O
                         net (fo=1, routed)           0.000    27.296    Concurrent_loop_for_pixels[0].U1/result[11]_i_61_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    27.555 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.555    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.608 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20/CO[3]
                         net (fo=17, routed)          0.638    28.246    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20_n_0
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.043    28.289 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_66/O
                         net (fo=1, routed)           0.000    28.289    Concurrent_loop_for_pixels[0].U1/result[11]_i_66_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    28.535 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.535    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_42_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.589 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22/CO[3]
                         net (fo=17, routed)          0.599    29.189    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22_n_0
    SLICE_X12Y77         LUT2 (Prop_lut2_I0_O)        0.043    29.232 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_51/O
                         net (fo=1, routed)           0.000    29.232    Concurrent_loop_for_pixels[0].U1/result[7]_i_51_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.478 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.478    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_23_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.532 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18/CO[3]
                         net (fo=17, routed)          0.498    30.029    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18_n_0
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.043    30.072 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_55/O
                         net (fo=1, routed)           0.000    30.072    Concurrent_loop_for_pixels[0].U1/result[7]_i_55_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.339 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.339    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.392 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19/CO[3]
                         net (fo=17, routed)          0.662    31.054    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.262    31.316 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_62_CARRY4/O[0]
                         net (fo=2, routed)           0.535    31.851    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_62_n_0
    SLICE_X9Y76          LUT2 (Prop_lut2_I1_O)        0.123    31.974 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_66/O
                         net (fo=1, routed)           0.000    31.974    Concurrent_loop_for_pixels[0].U1/result[7]_i_66_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    32.233 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    32.233    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.286 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22/CO[3]
                         net (fo=17, routed)          0.596    32.882    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22_n_0
    SLICE_X10Y75         LUT2 (Prop_lut2_I0_O)        0.043    32.925 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_48/O
                         net (fo=1, routed)           0.000    32.925    Concurrent_loop_for_pixels[0].U1/result[3]_i_48_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    33.171 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.171    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.225 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15/CO[3]
                         net (fo=17, routed)          0.604    33.829    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15_n_0
    SLICE_X9Y73          LUT2 (Prop_lut2_I0_O)        0.043    33.872 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_42/O
                         net (fo=1, routed)           0.000    33.872    Concurrent_loop_for_pixels[0].U1/result[3]_i_42_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.139 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    34.139    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.192 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16/CO[3]
                         net (fo=15, routed)          0.526    34.717    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16_n_0
    SLICE_X8Y73          LUT2 (Prop_lut2_I0_O)        0.043    34.760 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_38/O
                         net (fo=1, routed)           0.000    34.760    Concurrent_loop_for_pixels[0].U1/result[3]_i_38_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    35.006 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.006    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.060 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14/CO[3]
                         net (fo=14, routed)          0.528    35.588    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14_n_0
    SLICE_X7Y74          LUT2 (Prop_lut2_I0_O)        0.043    35.631 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_60/O
                         net (fo=1, routed)           0.000    35.631    Concurrent_loop_for_pixels[0].U1/result[3]_i_60_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    35.898 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.007    35.906    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_49_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.959 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.959    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    36.070 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17/O[0]
                         net (fo=2, routed)           0.227    36.297    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17_n_7
    SLICE_X7Y77          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    36.665 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.665    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.718 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.718    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.771 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.771    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_48_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    36.920 f  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_44/O[3]
                         net (fo=1, routed)           0.327    37.247    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_44_n_4
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.120    37.367 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_11/O
                         net (fo=1, routed)           0.000    37.367    Concurrent_loop_for_pixels[0].U1/result[19]_i_11_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    37.613 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.613    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.667 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.667    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.721 r  Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.721    Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_3_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    37.886 r  Concurrent_loop_for_pixels[0].U1/result_reg[31]_i_4/O[1]
                         net (fo=1, routed)           0.187    38.074    Concurrent_loop_for_pixels[0].U1/result_reg[31]_i_4_n_6
    SLICE_X6Y85          LUT5 (Prop_lut5_I4_O)        0.125    38.199 r  Concurrent_loop_for_pixels[0].U1/result[29]_i_1/O
                         net (fo=1, routed)           0.000    38.199    Concurrent_loop_for_pixels[0].U1/result[29]
    SLICE_X6Y85          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     6.898 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197     9.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.178 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.405    10.583    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X6Y85          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[29]/C
                         clock pessimism              0.000    10.583    
                         clock uncertainty           -0.035    10.547    
    SLICE_X6Y85          FDCE (Setup_fdce_C_D)        0.065    10.612    Concurrent_loop_for_pixels[0].U1/result_reg[29]
  -------------------------------------------------------------------
                         required time                         10.612    
                         arrival time                         -38.199    
  -------------------------------------------------------------------
                         slack                                -27.586    

Slack (VIOLATED) :        -27.572ns  (required time - arrival time)
  Source:                 weight[9]
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        31.185ns  (logic 13.434ns (43.078%)  route 17.751ns (56.922%))
  Logic Levels:           95  (CARRY4=68 IBUF=1 LUT1=1 LUT2=21 LUT3=2 LUT4=1 LUT5=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 10.583 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  7.000     7.000    
    AK16                                              0.000     7.000 r  weight[9] (IN)
                         net (fo=0)                   0.000     7.000    weight[9]
    AK16                 IBUF (Prop_ibuf_I_O)         0.836     7.836 r  weight_IBUF[9]_inst/O
                         net (fo=1, routed)           1.054     8.890    Concurrent_loop_for_pixels[0].U1/weight[9]
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.043     8.933 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_16/O
                         net (fo=1, routed)           0.000     8.933    Concurrent_loop_for_pixels[0].U1/result[11]_i_16_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.189 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.189    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.301 f  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_12/O[2]
                         net (fo=5, routed)           0.463     9.764    Concurrent_loop_for_pixels[0].U1/A[14]
    SLICE_X1Y73          LUT2 (Prop_lut2_I0_O)        0.127     9.891 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_55/O
                         net (fo=1, routed)           0.000     9.891    Concurrent_loop_for_pixels[0].U1/result[15]_i_55_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.084 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.084    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.223 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13/CO[0]
                         net (fo=48, routed)          0.636    10.859    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13_n_3
    SLICE_X0Y80          LUT4 (Prop_lut4_I1_O)        0.131    10.990 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_6/O
                         net (fo=1, routed)           0.000    10.990    Concurrent_loop_for_pixels[0].U1/result[19]_i_6_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.246 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.246    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.300 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.300    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_2_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.354 r  Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.354    Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_2_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    11.505 f  Concurrent_loop_for_pixels[0].U1/result_reg[31]_i_3/O[3]
                         net (fo=35, routed)          0.353    11.859    Concurrent_loop_for_pixels[0].U1/p_0_in[31]
    SLICE_X1Y83          LUT2 (Prop_lut2_I1_O)        0.120    11.979 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_89/O
                         net (fo=1, routed)           0.000    11.979    Concurrent_loop_for_pixels[0].U1/result[23]_i_89_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    12.172 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74/CO[3]
                         net (fo=33, routed)          0.490    12.662    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74_n_0
    SLICE_X1Y85          LUT3 (Prop_lut3_I1_O)        0.043    12.705 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_99/O
                         net (fo=1, routed)           0.190    12.894    Concurrent_loop_for_pixels[0].U1/result[23]_i_99_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.326    13.220 f  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79/O[1]
                         net (fo=1, routed)           0.320    13.541    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79_n_6
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.125    13.666 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_70/O
                         net (fo=1, routed)           0.000    13.666    Concurrent_loop_for_pixels[0].U1/result[23]_i_70_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    13.861 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.861    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_43_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    13.971 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42/CO[2]
                         net (fo=15, routed)          0.450    14.420    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42_n_1
    SLICE_X2Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.339    14.759 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.759    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.813 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17/CO[3]
                         net (fo=15, routed)          0.494    15.308    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    15.595 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.595    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.648 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12/CO[3]
                         net (fo=17, routed)          0.601    16.249    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12_n_0
    SLICE_X3Y83          LUT2 (Prop_lut2_I0_O)        0.043    16.292 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_57/O
                         net (fo=1, routed)           0.000    16.292    Concurrent_loop_for_pixels[0].U1/result[23]_i_57_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    16.551 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.551    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.604 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13/CO[3]
                         net (fo=17, routed)          0.620    17.224    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13_n_0
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.043    17.267 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_62/O
                         net (fo=1, routed)           0.000    17.267    Concurrent_loop_for_pixels[0].U1/result[23]_i_62_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    17.513 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.513    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.567 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15/CO[3]
                         net (fo=17, routed)          0.494    18.061    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    18.348 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.348    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_16_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.401 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12/CO[3]
                         net (fo=17, routed)          0.498    18.899    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12_n_0
    SLICE_X7Y83          LUT2 (Prop_lut2_I0_O)        0.043    18.942 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_44/O
                         net (fo=1, routed)           0.000    18.942    Concurrent_loop_for_pixels[0].U1/result[19]_i_44_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    19.201 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.201    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.254 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13/CO[3]
                         net (fo=17, routed)          0.587    19.841    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13_n_0
    SLICE_X5Y81          LUT2 (Prop_lut2_I0_O)        0.043    19.884 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_48/O
                         net (fo=1, routed)           0.000    19.884    Concurrent_loop_for_pixels[0].U1/result[19]_i_48_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.151 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.151    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_26_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.204 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14/CO[3]
                         net (fo=17, routed)          0.646    20.850    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14_n_0
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.043    20.893 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_105/O
                         net (fo=1, routed)           0.000    20.893    Concurrent_loop_for_pixels[0].U1/result[15]_i_105_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    21.152 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    21.152    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_64_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.205 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15/CO[3]
                         net (fo=17, routed)          0.690    21.895    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15_n_0
    SLICE_X9Y83          LUT2 (Prop_lut2_I0_O)        0.043    21.938 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_99/O
                         net (fo=1, routed)           0.000    21.938    Concurrent_loop_for_pixels[0].U1/result[15]_i_99_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.205 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_63/CO[3]
                         net (fo=1, routed)           0.000    22.205    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_63_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.258 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45/CO[3]
                         net (fo=17, routed)          0.538    22.796    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    23.093 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    23.093    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.147 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46/CO[3]
                         net (fo=17, routed)          0.509    23.657    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46_n_0
    SLICE_X11Y83         LUT2 (Prop_lut2_I0_O)        0.043    23.700 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_114/O
                         net (fo=1, routed)           0.000    23.700    Concurrent_loop_for_pixels[0].U1/result[15]_i_114_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.967 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74/CO[3]
                         net (fo=1, routed)           0.000    23.967    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.020 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47/CO[3]
                         net (fo=17, routed)          0.584    24.604    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    24.901 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    24.901    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.955 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49/CO[3]
                         net (fo=17, routed)          0.499    25.454    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49_n_0
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043    25.497 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_50/O
                         net (fo=1, routed)           0.000    25.497    Concurrent_loop_for_pixels[0].U1/result[11]_i_50_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.764 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.764    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.817 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18/CO[3]
                         net (fo=17, routed)          0.590    26.406    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18_n_0
    SLICE_X10Y80         LUT2 (Prop_lut2_I0_O)        0.043    26.449 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_56/O
                         net (fo=1, routed)           0.000    26.449    Concurrent_loop_for_pixels[0].U1/result[11]_i_56_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    26.695 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.695    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.749 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19/CO[3]
                         net (fo=17, routed)          0.504    27.253    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19_n_0
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.043    27.296 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_61/O
                         net (fo=1, routed)           0.000    27.296    Concurrent_loop_for_pixels[0].U1/result[11]_i_61_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    27.555 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.555    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.608 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20/CO[3]
                         net (fo=17, routed)          0.638    28.246    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20_n_0
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.043    28.289 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_66/O
                         net (fo=1, routed)           0.000    28.289    Concurrent_loop_for_pixels[0].U1/result[11]_i_66_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    28.535 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.535    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_42_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.589 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22/CO[3]
                         net (fo=17, routed)          0.599    29.189    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22_n_0
    SLICE_X12Y77         LUT2 (Prop_lut2_I0_O)        0.043    29.232 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_51/O
                         net (fo=1, routed)           0.000    29.232    Concurrent_loop_for_pixels[0].U1/result[7]_i_51_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.478 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.478    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_23_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.532 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18/CO[3]
                         net (fo=17, routed)          0.498    30.029    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18_n_0
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.043    30.072 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_55/O
                         net (fo=1, routed)           0.000    30.072    Concurrent_loop_for_pixels[0].U1/result[7]_i_55_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.339 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.339    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.392 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19/CO[3]
                         net (fo=17, routed)          0.662    31.054    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.262    31.316 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_62_CARRY4/O[0]
                         net (fo=2, routed)           0.535    31.851    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_62_n_0
    SLICE_X9Y76          LUT2 (Prop_lut2_I1_O)        0.123    31.974 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_66/O
                         net (fo=1, routed)           0.000    31.974    Concurrent_loop_for_pixels[0].U1/result[7]_i_66_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    32.233 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    32.233    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.286 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22/CO[3]
                         net (fo=17, routed)          0.596    32.882    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22_n_0
    SLICE_X10Y75         LUT2 (Prop_lut2_I0_O)        0.043    32.925 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_48/O
                         net (fo=1, routed)           0.000    32.925    Concurrent_loop_for_pixels[0].U1/result[3]_i_48_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    33.171 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.171    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.225 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15/CO[3]
                         net (fo=17, routed)          0.604    33.829    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15_n_0
    SLICE_X9Y73          LUT2 (Prop_lut2_I0_O)        0.043    33.872 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_42/O
                         net (fo=1, routed)           0.000    33.872    Concurrent_loop_for_pixels[0].U1/result[3]_i_42_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.139 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    34.139    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.192 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16/CO[3]
                         net (fo=15, routed)          0.526    34.717    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16_n_0
    SLICE_X8Y73          LUT2 (Prop_lut2_I0_O)        0.043    34.760 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_38/O
                         net (fo=1, routed)           0.000    34.760    Concurrent_loop_for_pixels[0].U1/result[3]_i_38_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    35.006 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.006    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.060 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14/CO[3]
                         net (fo=14, routed)          0.528    35.588    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14_n_0
    SLICE_X7Y74          LUT2 (Prop_lut2_I0_O)        0.043    35.631 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_60/O
                         net (fo=1, routed)           0.000    35.631    Concurrent_loop_for_pixels[0].U1/result[3]_i_60_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    35.898 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.007    35.906    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_49_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.959 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.959    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    36.070 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17/O[0]
                         net (fo=2, routed)           0.227    36.297    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17_n_7
    SLICE_X7Y77          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    36.665 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.665    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.718 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.718    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.771 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.771    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_48_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    36.920 f  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_44/O[3]
                         net (fo=1, routed)           0.327    37.247    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_44_n_4
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.120    37.367 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_11/O
                         net (fo=1, routed)           0.000    37.367    Concurrent_loop_for_pixels[0].U1/result[19]_i_11_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    37.613 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.613    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.667 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.667    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.721 r  Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.721    Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_3_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    37.872 r  Concurrent_loop_for_pixels[0].U1/result_reg[31]_i_4/O[3]
                         net (fo=1, routed)           0.193    38.065    Concurrent_loop_for_pixels[0].U1/result_reg[31]_i_4_n_4
    SLICE_X6Y85          LUT5 (Prop_lut5_I4_O)        0.120    38.185 r  Concurrent_loop_for_pixels[0].U1/result[31]_i_1/O
                         net (fo=1, routed)           0.000    38.185    Concurrent_loop_for_pixels[0].U1/result[31]
    SLICE_X6Y85          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     6.898 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197     9.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.178 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.405    10.583    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X6Y85          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[31]/C
                         clock pessimism              0.000    10.583    
                         clock uncertainty           -0.035    10.547    
    SLICE_X6Y85          FDCE (Setup_fdce_C_D)        0.066    10.613    Concurrent_loop_for_pixels[0].U1/result_reg[31]
  -------------------------------------------------------------------
                         required time                         10.613    
                         arrival time                         -38.185    
  -------------------------------------------------------------------
                         slack                                -27.572    

Slack (VIOLATED) :        -27.570ns  (required time - arrival time)
  Source:                 weight[9]
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        31.182ns  (logic 13.345ns (42.797%)  route 17.837ns (57.203%))
  Logic Levels:           93  (CARRY4=66 IBUF=1 LUT1=1 LUT2=21 LUT3=2 LUT4=1 LUT5=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 10.582 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  7.000     7.000    
    AK16                                              0.000     7.000 r  weight[9] (IN)
                         net (fo=0)                   0.000     7.000    weight[9]
    AK16                 IBUF (Prop_ibuf_I_O)         0.836     7.836 r  weight_IBUF[9]_inst/O
                         net (fo=1, routed)           1.054     8.890    Concurrent_loop_for_pixels[0].U1/weight[9]
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.043     8.933 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_16/O
                         net (fo=1, routed)           0.000     8.933    Concurrent_loop_for_pixels[0].U1/result[11]_i_16_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.189 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.189    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.301 f  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_12/O[2]
                         net (fo=5, routed)           0.463     9.764    Concurrent_loop_for_pixels[0].U1/A[14]
    SLICE_X1Y73          LUT2 (Prop_lut2_I0_O)        0.127     9.891 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_55/O
                         net (fo=1, routed)           0.000     9.891    Concurrent_loop_for_pixels[0].U1/result[15]_i_55_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.084 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.084    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.223 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13/CO[0]
                         net (fo=48, routed)          0.636    10.859    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13_n_3
    SLICE_X0Y80          LUT4 (Prop_lut4_I1_O)        0.131    10.990 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_6/O
                         net (fo=1, routed)           0.000    10.990    Concurrent_loop_for_pixels[0].U1/result[19]_i_6_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.246 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.246    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.300 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.300    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_2_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.354 r  Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.354    Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_2_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    11.505 f  Concurrent_loop_for_pixels[0].U1/result_reg[31]_i_3/O[3]
                         net (fo=35, routed)          0.353    11.859    Concurrent_loop_for_pixels[0].U1/p_0_in[31]
    SLICE_X1Y83          LUT2 (Prop_lut2_I1_O)        0.120    11.979 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_89/O
                         net (fo=1, routed)           0.000    11.979    Concurrent_loop_for_pixels[0].U1/result[23]_i_89_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    12.172 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74/CO[3]
                         net (fo=33, routed)          0.490    12.662    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74_n_0
    SLICE_X1Y85          LUT3 (Prop_lut3_I1_O)        0.043    12.705 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_99/O
                         net (fo=1, routed)           0.190    12.894    Concurrent_loop_for_pixels[0].U1/result[23]_i_99_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.326    13.220 f  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79/O[1]
                         net (fo=1, routed)           0.320    13.541    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79_n_6
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.125    13.666 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_70/O
                         net (fo=1, routed)           0.000    13.666    Concurrent_loop_for_pixels[0].U1/result[23]_i_70_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    13.861 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.861    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_43_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    13.971 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42/CO[2]
                         net (fo=15, routed)          0.450    14.420    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42_n_1
    SLICE_X2Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.339    14.759 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.759    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.813 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17/CO[3]
                         net (fo=15, routed)          0.494    15.308    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    15.595 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.595    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.648 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12/CO[3]
                         net (fo=17, routed)          0.601    16.249    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12_n_0
    SLICE_X3Y83          LUT2 (Prop_lut2_I0_O)        0.043    16.292 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_57/O
                         net (fo=1, routed)           0.000    16.292    Concurrent_loop_for_pixels[0].U1/result[23]_i_57_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    16.551 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.551    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.604 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13/CO[3]
                         net (fo=17, routed)          0.620    17.224    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13_n_0
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.043    17.267 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_62/O
                         net (fo=1, routed)           0.000    17.267    Concurrent_loop_for_pixels[0].U1/result[23]_i_62_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    17.513 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.513    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.567 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15/CO[3]
                         net (fo=17, routed)          0.494    18.061    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    18.348 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.348    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_16_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.401 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12/CO[3]
                         net (fo=17, routed)          0.498    18.899    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12_n_0
    SLICE_X7Y83          LUT2 (Prop_lut2_I0_O)        0.043    18.942 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_44/O
                         net (fo=1, routed)           0.000    18.942    Concurrent_loop_for_pixels[0].U1/result[19]_i_44_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    19.201 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.201    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.254 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13/CO[3]
                         net (fo=17, routed)          0.587    19.841    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13_n_0
    SLICE_X5Y81          LUT2 (Prop_lut2_I0_O)        0.043    19.884 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_48/O
                         net (fo=1, routed)           0.000    19.884    Concurrent_loop_for_pixels[0].U1/result[19]_i_48_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.151 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.151    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_26_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.204 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14/CO[3]
                         net (fo=17, routed)          0.646    20.850    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14_n_0
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.043    20.893 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_105/O
                         net (fo=1, routed)           0.000    20.893    Concurrent_loop_for_pixels[0].U1/result[15]_i_105_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    21.152 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    21.152    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_64_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.205 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15/CO[3]
                         net (fo=17, routed)          0.690    21.895    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15_n_0
    SLICE_X9Y83          LUT2 (Prop_lut2_I0_O)        0.043    21.938 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_99/O
                         net (fo=1, routed)           0.000    21.938    Concurrent_loop_for_pixels[0].U1/result[15]_i_99_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.205 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_63/CO[3]
                         net (fo=1, routed)           0.000    22.205    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_63_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.258 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45/CO[3]
                         net (fo=17, routed)          0.538    22.796    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    23.093 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    23.093    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.147 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46/CO[3]
                         net (fo=17, routed)          0.509    23.657    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46_n_0
    SLICE_X11Y83         LUT2 (Prop_lut2_I0_O)        0.043    23.700 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_114/O
                         net (fo=1, routed)           0.000    23.700    Concurrent_loop_for_pixels[0].U1/result[15]_i_114_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.967 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74/CO[3]
                         net (fo=1, routed)           0.000    23.967    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.020 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47/CO[3]
                         net (fo=17, routed)          0.584    24.604    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    24.901 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    24.901    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.955 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49/CO[3]
                         net (fo=17, routed)          0.499    25.454    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49_n_0
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043    25.497 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_50/O
                         net (fo=1, routed)           0.000    25.497    Concurrent_loop_for_pixels[0].U1/result[11]_i_50_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.764 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.764    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.817 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18/CO[3]
                         net (fo=17, routed)          0.590    26.406    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18_n_0
    SLICE_X10Y80         LUT2 (Prop_lut2_I0_O)        0.043    26.449 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_56/O
                         net (fo=1, routed)           0.000    26.449    Concurrent_loop_for_pixels[0].U1/result[11]_i_56_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    26.695 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.695    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.749 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19/CO[3]
                         net (fo=17, routed)          0.504    27.253    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19_n_0
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.043    27.296 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_61/O
                         net (fo=1, routed)           0.000    27.296    Concurrent_loop_for_pixels[0].U1/result[11]_i_61_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    27.555 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.555    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.608 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20/CO[3]
                         net (fo=17, routed)          0.638    28.246    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20_n_0
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.043    28.289 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_66/O
                         net (fo=1, routed)           0.000    28.289    Concurrent_loop_for_pixels[0].U1/result[11]_i_66_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    28.535 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.535    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_42_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.589 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22/CO[3]
                         net (fo=17, routed)          0.599    29.189    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22_n_0
    SLICE_X12Y77         LUT2 (Prop_lut2_I0_O)        0.043    29.232 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_51/O
                         net (fo=1, routed)           0.000    29.232    Concurrent_loop_for_pixels[0].U1/result[7]_i_51_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.478 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.478    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_23_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.532 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18/CO[3]
                         net (fo=17, routed)          0.498    30.029    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18_n_0
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.043    30.072 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_55/O
                         net (fo=1, routed)           0.000    30.072    Concurrent_loop_for_pixels[0].U1/result[7]_i_55_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.339 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.339    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.392 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19/CO[3]
                         net (fo=17, routed)          0.662    31.054    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.262    31.316 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_62_CARRY4/O[0]
                         net (fo=2, routed)           0.535    31.851    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_62_n_0
    SLICE_X9Y76          LUT2 (Prop_lut2_I1_O)        0.123    31.974 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_66/O
                         net (fo=1, routed)           0.000    31.974    Concurrent_loop_for_pixels[0].U1/result[7]_i_66_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    32.233 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    32.233    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.286 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22/CO[3]
                         net (fo=17, routed)          0.596    32.882    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22_n_0
    SLICE_X10Y75         LUT2 (Prop_lut2_I0_O)        0.043    32.925 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_48/O
                         net (fo=1, routed)           0.000    32.925    Concurrent_loop_for_pixels[0].U1/result[3]_i_48_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    33.171 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.171    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.225 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15/CO[3]
                         net (fo=17, routed)          0.604    33.829    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15_n_0
    SLICE_X9Y73          LUT2 (Prop_lut2_I0_O)        0.043    33.872 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_42/O
                         net (fo=1, routed)           0.000    33.872    Concurrent_loop_for_pixels[0].U1/result[3]_i_42_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.139 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    34.139    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.192 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16/CO[3]
                         net (fo=15, routed)          0.526    34.717    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16_n_0
    SLICE_X8Y73          LUT2 (Prop_lut2_I0_O)        0.043    34.760 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_38/O
                         net (fo=1, routed)           0.000    34.760    Concurrent_loop_for_pixels[0].U1/result[3]_i_38_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    35.006 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.006    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.060 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14/CO[3]
                         net (fo=14, routed)          0.528    35.588    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14_n_0
    SLICE_X7Y74          LUT2 (Prop_lut2_I0_O)        0.043    35.631 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_60/O
                         net (fo=1, routed)           0.000    35.631    Concurrent_loop_for_pixels[0].U1/result[3]_i_60_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    35.898 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.007    35.906    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_49_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.959 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.959    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    36.070 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17/O[0]
                         net (fo=2, routed)           0.227    36.297    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17_n_7
    SLICE_X7Y77          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    36.665 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.665    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.718 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.718    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.771 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.771    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_48_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    36.920 f  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_44/O[3]
                         net (fo=1, routed)           0.327    37.247    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_44_n_4
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.120    37.367 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_11/O
                         net (fo=1, routed)           0.000    37.367    Concurrent_loop_for_pixels[0].U1/result[19]_i_11_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    37.613 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.613    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    37.778 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3/O[1]
                         net (fo=1, routed)           0.279    38.057    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3_n_6
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.125    38.182 r  Concurrent_loop_for_pixels[0].U1/result[21]_i_1/O
                         net (fo=1, routed)           0.000    38.182    Concurrent_loop_for_pixels[0].U1/result[21]
    SLICE_X4Y84          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     6.898 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197     9.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.178 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.404    10.582    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y84          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[21]/C
                         clock pessimism              0.000    10.582    
                         clock uncertainty           -0.035    10.546    
    SLICE_X4Y84          FDCE (Setup_fdce_C_D)        0.066    10.612    Concurrent_loop_for_pixels[0].U1/result_reg[21]
  -------------------------------------------------------------------
                         required time                         10.612    
                         arrival time                         -38.182    
  -------------------------------------------------------------------
                         slack                                -27.570    

Slack (VIOLATED) :        -27.561ns  (required time - arrival time)
  Source:                 weight[9]
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        31.139ns  (logic 13.245ns (42.536%)  route 17.894ns (57.464%))
  Logic Levels:           93  (CARRY4=66 IBUF=1 LUT1=1 LUT2=21 LUT3=2 LUT4=1 LUT5=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 10.579 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  7.000     7.000    
    AK16                                              0.000     7.000 r  weight[9] (IN)
                         net (fo=0)                   0.000     7.000    weight[9]
    AK16                 IBUF (Prop_ibuf_I_O)         0.836     7.836 r  weight_IBUF[9]_inst/O
                         net (fo=1, routed)           1.054     8.890    Concurrent_loop_for_pixels[0].U1/weight[9]
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.043     8.933 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_16/O
                         net (fo=1, routed)           0.000     8.933    Concurrent_loop_for_pixels[0].U1/result[11]_i_16_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.189 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.189    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.301 f  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_12/O[2]
                         net (fo=5, routed)           0.463     9.764    Concurrent_loop_for_pixels[0].U1/A[14]
    SLICE_X1Y73          LUT2 (Prop_lut2_I0_O)        0.127     9.891 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_55/O
                         net (fo=1, routed)           0.000     9.891    Concurrent_loop_for_pixels[0].U1/result[15]_i_55_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.084 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.084    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.223 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13/CO[0]
                         net (fo=48, routed)          0.636    10.859    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13_n_3
    SLICE_X0Y80          LUT4 (Prop_lut4_I1_O)        0.131    10.990 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_6/O
                         net (fo=1, routed)           0.000    10.990    Concurrent_loop_for_pixels[0].U1/result[19]_i_6_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.246 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.246    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.300 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.300    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_2_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.354 r  Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.354    Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_2_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    11.505 f  Concurrent_loop_for_pixels[0].U1/result_reg[31]_i_3/O[3]
                         net (fo=35, routed)          0.353    11.859    Concurrent_loop_for_pixels[0].U1/p_0_in[31]
    SLICE_X1Y83          LUT2 (Prop_lut2_I1_O)        0.120    11.979 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_89/O
                         net (fo=1, routed)           0.000    11.979    Concurrent_loop_for_pixels[0].U1/result[23]_i_89_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    12.172 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74/CO[3]
                         net (fo=33, routed)          0.490    12.662    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74_n_0
    SLICE_X1Y85          LUT3 (Prop_lut3_I1_O)        0.043    12.705 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_99/O
                         net (fo=1, routed)           0.190    12.894    Concurrent_loop_for_pixels[0].U1/result[23]_i_99_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.326    13.220 f  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79/O[1]
                         net (fo=1, routed)           0.320    13.541    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79_n_6
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.125    13.666 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_70/O
                         net (fo=1, routed)           0.000    13.666    Concurrent_loop_for_pixels[0].U1/result[23]_i_70_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    13.861 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.861    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_43_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    13.971 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42/CO[2]
                         net (fo=15, routed)          0.450    14.420    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42_n_1
    SLICE_X2Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.339    14.759 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.759    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.813 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17/CO[3]
                         net (fo=15, routed)          0.494    15.308    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    15.595 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.595    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.648 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12/CO[3]
                         net (fo=17, routed)          0.601    16.249    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12_n_0
    SLICE_X3Y83          LUT2 (Prop_lut2_I0_O)        0.043    16.292 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_57/O
                         net (fo=1, routed)           0.000    16.292    Concurrent_loop_for_pixels[0].U1/result[23]_i_57_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    16.551 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.551    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.604 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13/CO[3]
                         net (fo=17, routed)          0.620    17.224    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13_n_0
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.043    17.267 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_62/O
                         net (fo=1, routed)           0.000    17.267    Concurrent_loop_for_pixels[0].U1/result[23]_i_62_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    17.513 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.513    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.567 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15/CO[3]
                         net (fo=17, routed)          0.494    18.061    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    18.348 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.348    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_16_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.401 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12/CO[3]
                         net (fo=17, routed)          0.498    18.899    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12_n_0
    SLICE_X7Y83          LUT2 (Prop_lut2_I0_O)        0.043    18.942 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_44/O
                         net (fo=1, routed)           0.000    18.942    Concurrent_loop_for_pixels[0].U1/result[19]_i_44_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    19.201 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.201    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.254 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13/CO[3]
                         net (fo=17, routed)          0.587    19.841    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13_n_0
    SLICE_X5Y81          LUT2 (Prop_lut2_I0_O)        0.043    19.884 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_48/O
                         net (fo=1, routed)           0.000    19.884    Concurrent_loop_for_pixels[0].U1/result[19]_i_48_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.151 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.151    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_26_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.204 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14/CO[3]
                         net (fo=17, routed)          0.646    20.850    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14_n_0
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.043    20.893 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_105/O
                         net (fo=1, routed)           0.000    20.893    Concurrent_loop_for_pixels[0].U1/result[15]_i_105_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    21.152 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    21.152    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_64_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.205 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15/CO[3]
                         net (fo=17, routed)          0.690    21.895    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15_n_0
    SLICE_X9Y83          LUT2 (Prop_lut2_I0_O)        0.043    21.938 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_99/O
                         net (fo=1, routed)           0.000    21.938    Concurrent_loop_for_pixels[0].U1/result[15]_i_99_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.205 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_63/CO[3]
                         net (fo=1, routed)           0.000    22.205    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_63_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.258 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45/CO[3]
                         net (fo=17, routed)          0.538    22.796    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    23.093 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    23.093    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.147 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46/CO[3]
                         net (fo=17, routed)          0.509    23.657    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46_n_0
    SLICE_X11Y83         LUT2 (Prop_lut2_I0_O)        0.043    23.700 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_114/O
                         net (fo=1, routed)           0.000    23.700    Concurrent_loop_for_pixels[0].U1/result[15]_i_114_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.967 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74/CO[3]
                         net (fo=1, routed)           0.000    23.967    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.020 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47/CO[3]
                         net (fo=17, routed)          0.584    24.604    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    24.901 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    24.901    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.955 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49/CO[3]
                         net (fo=17, routed)          0.499    25.454    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49_n_0
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043    25.497 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_50/O
                         net (fo=1, routed)           0.000    25.497    Concurrent_loop_for_pixels[0].U1/result[11]_i_50_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.764 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.764    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.817 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18/CO[3]
                         net (fo=17, routed)          0.590    26.406    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18_n_0
    SLICE_X10Y80         LUT2 (Prop_lut2_I0_O)        0.043    26.449 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_56/O
                         net (fo=1, routed)           0.000    26.449    Concurrent_loop_for_pixels[0].U1/result[11]_i_56_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    26.695 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.695    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.749 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19/CO[3]
                         net (fo=17, routed)          0.504    27.253    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19_n_0
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.043    27.296 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_61/O
                         net (fo=1, routed)           0.000    27.296    Concurrent_loop_for_pixels[0].U1/result[11]_i_61_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    27.555 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.555    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.608 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20/CO[3]
                         net (fo=17, routed)          0.638    28.246    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20_n_0
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.043    28.289 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_66/O
                         net (fo=1, routed)           0.000    28.289    Concurrent_loop_for_pixels[0].U1/result[11]_i_66_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    28.535 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.535    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_42_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.589 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22/CO[3]
                         net (fo=17, routed)          0.599    29.189    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22_n_0
    SLICE_X12Y77         LUT2 (Prop_lut2_I0_O)        0.043    29.232 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_51/O
                         net (fo=1, routed)           0.000    29.232    Concurrent_loop_for_pixels[0].U1/result[7]_i_51_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.478 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.478    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_23_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.532 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18/CO[3]
                         net (fo=17, routed)          0.498    30.029    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18_n_0
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.043    30.072 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_55/O
                         net (fo=1, routed)           0.000    30.072    Concurrent_loop_for_pixels[0].U1/result[7]_i_55_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.339 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.339    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.392 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19/CO[3]
                         net (fo=17, routed)          0.662    31.054    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.262    31.316 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_62_CARRY4/O[0]
                         net (fo=2, routed)           0.535    31.851    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_62_n_0
    SLICE_X9Y76          LUT2 (Prop_lut2_I1_O)        0.123    31.974 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_66/O
                         net (fo=1, routed)           0.000    31.974    Concurrent_loop_for_pixels[0].U1/result[7]_i_66_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    32.233 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    32.233    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.286 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22/CO[3]
                         net (fo=17, routed)          0.596    32.882    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22_n_0
    SLICE_X10Y75         LUT2 (Prop_lut2_I0_O)        0.043    32.925 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_48/O
                         net (fo=1, routed)           0.000    32.925    Concurrent_loop_for_pixels[0].U1/result[3]_i_48_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    33.171 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.171    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.225 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15/CO[3]
                         net (fo=17, routed)          0.604    33.829    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15_n_0
    SLICE_X9Y73          LUT2 (Prop_lut2_I0_O)        0.043    33.872 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_42/O
                         net (fo=1, routed)           0.000    33.872    Concurrent_loop_for_pixels[0].U1/result[3]_i_42_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.139 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    34.139    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.192 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16/CO[3]
                         net (fo=15, routed)          0.526    34.717    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16_n_0
    SLICE_X8Y73          LUT2 (Prop_lut2_I0_O)        0.043    34.760 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_38/O
                         net (fo=1, routed)           0.000    34.760    Concurrent_loop_for_pixels[0].U1/result[3]_i_38_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    35.006 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.006    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.060 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14/CO[3]
                         net (fo=14, routed)          0.528    35.588    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14_n_0
    SLICE_X7Y74          LUT2 (Prop_lut2_I0_O)        0.043    35.631 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_60/O
                         net (fo=1, routed)           0.000    35.631    Concurrent_loop_for_pixels[0].U1/result[3]_i_60_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    35.898 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.007    35.906    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_49_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.959 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.959    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    36.070 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17/O[0]
                         net (fo=2, routed)           0.227    36.297    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17_n_7
    SLICE_X7Y77          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    36.665 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.665    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    36.776 f  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21/O[2]
                         net (fo=1, routed)           0.363    37.139    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21_n_5
    SLICE_X6Y78          LUT3 (Prop_lut3_I0_O)        0.122    37.261 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_10/O
                         net (fo=1, routed)           0.000    37.261    Concurrent_loop_for_pixels[0].U1/result[7]_i_10_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    37.441 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.441    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_4_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.495 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.495    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_4_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.549 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.549    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_10_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    37.714 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3/O[1]
                         net (fo=1, routed)           0.300    38.014    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3_n_6
    SLICE_X5Y80          LUT5 (Prop_lut5_I4_O)        0.125    38.139 r  Concurrent_loop_for_pixels[0].U1/result[17]_i_1/O
                         net (fo=1, routed)           0.000    38.139    Concurrent_loop_for_pixels[0].U1/result[17]
    SLICE_X5Y80          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     6.898 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197     9.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.178 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.401    10.579    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X5Y80          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[17]/C
                         clock pessimism              0.000    10.579    
                         clock uncertainty           -0.035    10.543    
    SLICE_X5Y80          FDCE (Setup_fdce_C_D)        0.034    10.577    Concurrent_loop_for_pixels[0].U1/result_reg[17]
  -------------------------------------------------------------------
                         required time                         10.577    
                         arrival time                         -38.139    
  -------------------------------------------------------------------
                         slack                                -27.561    

Slack (VIOLATED) :        -27.538ns  (required time - arrival time)
  Source:                 weight[9]
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        31.119ns  (logic 13.286ns (42.694%)  route 17.833ns (57.306%))
  Logic Levels:           93  (CARRY4=66 IBUF=1 LUT1=1 LUT2=21 LUT3=2 LUT4=1 LUT5=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 10.583 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  7.000     7.000    
    AK16                                              0.000     7.000 r  weight[9] (IN)
                         net (fo=0)                   0.000     7.000    weight[9]
    AK16                 IBUF (Prop_ibuf_I_O)         0.836     7.836 r  weight_IBUF[9]_inst/O
                         net (fo=1, routed)           1.054     8.890    Concurrent_loop_for_pixels[0].U1/weight[9]
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.043     8.933 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_16/O
                         net (fo=1, routed)           0.000     8.933    Concurrent_loop_for_pixels[0].U1/result[11]_i_16_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.189 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.189    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.301 f  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_12/O[2]
                         net (fo=5, routed)           0.463     9.764    Concurrent_loop_for_pixels[0].U1/A[14]
    SLICE_X1Y73          LUT2 (Prop_lut2_I0_O)        0.127     9.891 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_55/O
                         net (fo=1, routed)           0.000     9.891    Concurrent_loop_for_pixels[0].U1/result[15]_i_55_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.084 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.084    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.223 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13/CO[0]
                         net (fo=48, routed)          0.636    10.859    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13_n_3
    SLICE_X0Y80          LUT4 (Prop_lut4_I1_O)        0.131    10.990 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_6/O
                         net (fo=1, routed)           0.000    10.990    Concurrent_loop_for_pixels[0].U1/result[19]_i_6_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.246 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.246    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.300 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.300    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_2_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.354 r  Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.354    Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_2_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    11.505 f  Concurrent_loop_for_pixels[0].U1/result_reg[31]_i_3/O[3]
                         net (fo=35, routed)          0.353    11.859    Concurrent_loop_for_pixels[0].U1/p_0_in[31]
    SLICE_X1Y83          LUT2 (Prop_lut2_I1_O)        0.120    11.979 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_89/O
                         net (fo=1, routed)           0.000    11.979    Concurrent_loop_for_pixels[0].U1/result[23]_i_89_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    12.172 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74/CO[3]
                         net (fo=33, routed)          0.490    12.662    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74_n_0
    SLICE_X1Y85          LUT3 (Prop_lut3_I1_O)        0.043    12.705 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_99/O
                         net (fo=1, routed)           0.190    12.894    Concurrent_loop_for_pixels[0].U1/result[23]_i_99_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.326    13.220 f  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79/O[1]
                         net (fo=1, routed)           0.320    13.541    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79_n_6
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.125    13.666 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_70/O
                         net (fo=1, routed)           0.000    13.666    Concurrent_loop_for_pixels[0].U1/result[23]_i_70_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    13.861 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.861    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_43_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    13.971 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42/CO[2]
                         net (fo=15, routed)          0.450    14.420    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42_n_1
    SLICE_X2Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.339    14.759 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.759    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.813 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17/CO[3]
                         net (fo=15, routed)          0.494    15.308    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    15.595 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.595    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.648 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12/CO[3]
                         net (fo=17, routed)          0.601    16.249    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12_n_0
    SLICE_X3Y83          LUT2 (Prop_lut2_I0_O)        0.043    16.292 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_57/O
                         net (fo=1, routed)           0.000    16.292    Concurrent_loop_for_pixels[0].U1/result[23]_i_57_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    16.551 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.551    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.604 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13/CO[3]
                         net (fo=17, routed)          0.620    17.224    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13_n_0
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.043    17.267 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_62/O
                         net (fo=1, routed)           0.000    17.267    Concurrent_loop_for_pixels[0].U1/result[23]_i_62_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    17.513 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.513    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.567 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15/CO[3]
                         net (fo=17, routed)          0.494    18.061    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    18.348 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.348    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_16_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.401 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12/CO[3]
                         net (fo=17, routed)          0.498    18.899    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12_n_0
    SLICE_X7Y83          LUT2 (Prop_lut2_I0_O)        0.043    18.942 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_44/O
                         net (fo=1, routed)           0.000    18.942    Concurrent_loop_for_pixels[0].U1/result[19]_i_44_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    19.201 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.201    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.254 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13/CO[3]
                         net (fo=17, routed)          0.587    19.841    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13_n_0
    SLICE_X5Y81          LUT2 (Prop_lut2_I0_O)        0.043    19.884 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_48/O
                         net (fo=1, routed)           0.000    19.884    Concurrent_loop_for_pixels[0].U1/result[19]_i_48_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.151 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.151    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_26_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.204 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14/CO[3]
                         net (fo=17, routed)          0.646    20.850    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14_n_0
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.043    20.893 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_105/O
                         net (fo=1, routed)           0.000    20.893    Concurrent_loop_for_pixels[0].U1/result[15]_i_105_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    21.152 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    21.152    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_64_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.205 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15/CO[3]
                         net (fo=17, routed)          0.690    21.895    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15_n_0
    SLICE_X9Y83          LUT2 (Prop_lut2_I0_O)        0.043    21.938 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_99/O
                         net (fo=1, routed)           0.000    21.938    Concurrent_loop_for_pixels[0].U1/result[15]_i_99_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.205 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_63/CO[3]
                         net (fo=1, routed)           0.000    22.205    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_63_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.258 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45/CO[3]
                         net (fo=17, routed)          0.538    22.796    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    23.093 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    23.093    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.147 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46/CO[3]
                         net (fo=17, routed)          0.509    23.657    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46_n_0
    SLICE_X11Y83         LUT2 (Prop_lut2_I0_O)        0.043    23.700 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_114/O
                         net (fo=1, routed)           0.000    23.700    Concurrent_loop_for_pixels[0].U1/result[15]_i_114_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.967 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74/CO[3]
                         net (fo=1, routed)           0.000    23.967    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.020 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47/CO[3]
                         net (fo=17, routed)          0.584    24.604    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    24.901 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    24.901    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.955 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49/CO[3]
                         net (fo=17, routed)          0.499    25.454    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49_n_0
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043    25.497 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_50/O
                         net (fo=1, routed)           0.000    25.497    Concurrent_loop_for_pixels[0].U1/result[11]_i_50_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.764 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.764    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.817 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18/CO[3]
                         net (fo=17, routed)          0.590    26.406    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18_n_0
    SLICE_X10Y80         LUT2 (Prop_lut2_I0_O)        0.043    26.449 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_56/O
                         net (fo=1, routed)           0.000    26.449    Concurrent_loop_for_pixels[0].U1/result[11]_i_56_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    26.695 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.695    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.749 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19/CO[3]
                         net (fo=17, routed)          0.504    27.253    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19_n_0
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.043    27.296 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_61/O
                         net (fo=1, routed)           0.000    27.296    Concurrent_loop_for_pixels[0].U1/result[11]_i_61_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    27.555 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.555    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.608 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20/CO[3]
                         net (fo=17, routed)          0.638    28.246    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20_n_0
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.043    28.289 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_66/O
                         net (fo=1, routed)           0.000    28.289    Concurrent_loop_for_pixels[0].U1/result[11]_i_66_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    28.535 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.535    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_42_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.589 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22/CO[3]
                         net (fo=17, routed)          0.599    29.189    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22_n_0
    SLICE_X12Y77         LUT2 (Prop_lut2_I0_O)        0.043    29.232 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_51/O
                         net (fo=1, routed)           0.000    29.232    Concurrent_loop_for_pixels[0].U1/result[7]_i_51_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.478 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.478    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_23_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.532 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18/CO[3]
                         net (fo=17, routed)          0.498    30.029    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18_n_0
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.043    30.072 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_55/O
                         net (fo=1, routed)           0.000    30.072    Concurrent_loop_for_pixels[0].U1/result[7]_i_55_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.339 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.339    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.392 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19/CO[3]
                         net (fo=17, routed)          0.662    31.054    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.262    31.316 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_62_CARRY4/O[0]
                         net (fo=2, routed)           0.535    31.851    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_62_n_0
    SLICE_X9Y76          LUT2 (Prop_lut2_I1_O)        0.123    31.974 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_66/O
                         net (fo=1, routed)           0.000    31.974    Concurrent_loop_for_pixels[0].U1/result[7]_i_66_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    32.233 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    32.233    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.286 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22/CO[3]
                         net (fo=17, routed)          0.596    32.882    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22_n_0
    SLICE_X10Y75         LUT2 (Prop_lut2_I0_O)        0.043    32.925 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_48/O
                         net (fo=1, routed)           0.000    32.925    Concurrent_loop_for_pixels[0].U1/result[3]_i_48_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    33.171 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.171    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.225 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15/CO[3]
                         net (fo=17, routed)          0.604    33.829    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15_n_0
    SLICE_X9Y73          LUT2 (Prop_lut2_I0_O)        0.043    33.872 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_42/O
                         net (fo=1, routed)           0.000    33.872    Concurrent_loop_for_pixels[0].U1/result[3]_i_42_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.139 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    34.139    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.192 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16/CO[3]
                         net (fo=15, routed)          0.526    34.717    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16_n_0
    SLICE_X8Y73          LUT2 (Prop_lut2_I0_O)        0.043    34.760 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_38/O
                         net (fo=1, routed)           0.000    34.760    Concurrent_loop_for_pixels[0].U1/result[3]_i_38_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    35.006 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.006    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.060 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14/CO[3]
                         net (fo=14, routed)          0.528    35.588    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14_n_0
    SLICE_X7Y74          LUT2 (Prop_lut2_I0_O)        0.043    35.631 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_60/O
                         net (fo=1, routed)           0.000    35.631    Concurrent_loop_for_pixels[0].U1/result[3]_i_60_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    35.898 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.007    35.906    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_49_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.959 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.959    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    36.070 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17/O[0]
                         net (fo=2, routed)           0.227    36.297    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17_n_7
    SLICE_X7Y77          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    36.665 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.665    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.718 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.718    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.771 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.771    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_48_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    36.920 f  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_44/O[3]
                         net (fo=1, routed)           0.327    37.247    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_44_n_4
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.120    37.367 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_11/O
                         net (fo=1, routed)           0.000    37.367    Concurrent_loop_for_pixels[0].U1/result[19]_i_11_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    37.613 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.613    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    37.721 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3/O[0]
                         net (fo=1, routed)           0.275    37.996    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3_n_7
    SLICE_X7Y85          LUT5 (Prop_lut5_I4_O)        0.123    38.119 r  Concurrent_loop_for_pixels[0].U1/result[20]_i_1/O
                         net (fo=1, routed)           0.000    38.119    Concurrent_loop_for_pixels[0].U1/result[20]
    SLICE_X7Y85          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     6.898 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197     9.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.178 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.405    10.583    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X7Y85          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[20]/C
                         clock pessimism              0.000    10.583    
                         clock uncertainty           -0.035    10.547    
    SLICE_X7Y85          FDCE (Setup_fdce_C_D)        0.034    10.581    Concurrent_loop_for_pixels[0].U1/result_reg[20]
  -------------------------------------------------------------------
                         required time                         10.581    
                         arrival time                         -38.119    
  -------------------------------------------------------------------
                         slack                                -27.538    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.146ns (48.372%)  route 0.156ns (51.628%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.677     1.865    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.118     1.983 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[0]/Q
                         net (fo=5, routed)           0.156     2.139    Concurrent_loop_for_pixels[0].U1/cnt[0]
    SLICE_X2Y71          LUT2 (Prop_lut2_I0_O)        0.028     2.167 r  Concurrent_loop_for_pixels[0].U1/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.167    Concurrent_loop_for_pixels[0].U1/cnt[0]_i_1_n_0
    SLICE_X2Y71          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     2.414    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[0]/C
                         clock pessimism             -0.550     1.865    
    SLICE_X2Y71          FDRE (Hold_fdre_C_D)         0.087     1.952    Concurrent_loop_for_pixels[0].U1/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.193ns (62.818%)  route 0.114ns (37.182%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.672     1.860    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y74          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.118     1.978 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[23]/Q
                         net (fo=3, routed)           0.114     2.092    Concurrent_loop_for_pixels[0].U1/cnt[23]
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.167 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.167    Concurrent_loop_for_pixels[0].U1/cnt_reg[24]_i_1_n_5
    SLICE_X4Y74          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.892     2.408    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y74          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[23]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X4Y74          FDRE (Hold_fdre_C_D)         0.092     1.952    Concurrent_loop_for_pixels[0].U1/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.756%)  route 0.115ns (37.244%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.672     1.860    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y75          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.118     1.978 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[27]/Q
                         net (fo=2, routed)           0.115     2.092    Concurrent_loop_for_pixels[0].U1/cnt[27]
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.167 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.167    Concurrent_loop_for_pixels[0].U1/cnt_reg[28]_i_1_n_5
    SLICE_X4Y75          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.892     2.408    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y75          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[27]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X4Y75          FDRE (Hold_fdre_C_D)         0.092     1.952    Concurrent_loop_for_pixels[0].U1/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.663%)  route 0.115ns (37.337%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.674     1.862    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y72          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.118     1.980 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[15]/Q
                         net (fo=3, routed)           0.115     2.095    Concurrent_loop_for_pixels[0].U1/cnt[15]
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.170 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.170    Concurrent_loop_for_pixels[0].U1/cnt_reg[16]_i_1_n_5
    SLICE_X4Y72          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.895     2.411    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y72          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[15]/C
                         clock pessimism             -0.550     1.862    
    SLICE_X4Y72          FDRE (Hold_fdre_C_D)         0.092     1.954    Concurrent_loop_for_pixels[0].U1/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.193ns (62.365%)  route 0.116ns (37.635%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.673     1.861    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y73          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.118     1.979 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[19]/Q
                         net (fo=2, routed)           0.116     2.095    Concurrent_loop_for_pixels[0].U1/cnt[19]
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.170 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.170    Concurrent_loop_for_pixels[0].U1/cnt_reg[20]_i_1_n_5
    SLICE_X4Y73          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.893     2.409    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y73          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[19]/C
                         clock pessimism             -0.549     1.861    
    SLICE_X4Y73          FDRE (Hold_fdre_C_D)         0.092     1.953    Concurrent_loop_for_pixels[0].U1/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.193ns (61.242%)  route 0.122ns (38.758%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.676     1.864    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y70          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.118     1.982 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[7]/Q
                         net (fo=5, routed)           0.122     2.104    Concurrent_loop_for_pixels[0].U1/cnt[7]
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.179 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.179    Concurrent_loop_for_pixels[0].U1/cnt_reg[8]_i_1_n_5
    SLICE_X4Y70          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.897     2.413    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y70          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[7]/C
                         clock pessimism             -0.550     1.864    
    SLICE_X4Y70          FDRE (Hold_fdre_C_D)         0.092     1.956    Concurrent_loop_for_pixels[0].U1/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.219ns (65.719%)  route 0.114ns (34.281%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.672     1.860    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y74          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.118     1.978 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[23]/Q
                         net (fo=3, routed)           0.114     2.092    Concurrent_loop_for_pixels[0].U1/cnt[23]
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     2.193 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.193    Concurrent_loop_for_pixels[0].U1/cnt_reg[24]_i_1_n_4
    SLICE_X4Y74          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.892     2.408    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y74          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[24]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X4Y74          FDRE (Hold_fdre_C_D)         0.092     1.952    Concurrent_loop_for_pixels[0].U1/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.219ns (65.659%)  route 0.115ns (34.341%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.672     1.860    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y75          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.118     1.978 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[27]/Q
                         net (fo=2, routed)           0.115     2.092    Concurrent_loop_for_pixels[0].U1/cnt[27]
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     2.193 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.193    Concurrent_loop_for_pixels[0].U1/cnt_reg[28]_i_1_n_4
    SLICE_X4Y75          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.892     2.408    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y75          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[28]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X4Y75          FDRE (Hold_fdre_C_D)         0.092     1.952    Concurrent_loop_for_pixels[0].U1/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.219ns (65.569%)  route 0.115ns (34.431%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.674     1.862    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y72          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.118     1.980 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[15]/Q
                         net (fo=3, routed)           0.115     2.095    Concurrent_loop_for_pixels[0].U1/cnt[15]
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     2.196 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.196    Concurrent_loop_for_pixels[0].U1/cnt_reg[16]_i_1_n_4
    SLICE_X4Y72          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.895     2.411    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y72          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[16]/C
                         clock pessimism             -0.550     1.862    
    SLICE_X4Y72          FDRE (Hold_fdre_C_D)         0.092     1.954    Concurrent_loop_for_pixels[0].U1/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.219ns (65.282%)  route 0.116ns (34.718%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.673     1.861    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y73          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.118     1.979 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[19]/Q
                         net (fo=2, routed)           0.116     2.095    Concurrent_loop_for_pixels[0].U1/cnt[19]
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     2.196 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.196    Concurrent_loop_for_pixels[0].U1/cnt_reg[20]_i_1_n_4
    SLICE_X4Y73          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.893     2.409    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y73          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[20]/C
                         clock pessimism             -0.549     1.861    
    SLICE_X4Y73          FDRE (Hold_fdre_C_D)         0.092     1.953    Concurrent_loop_for_pixels[0].U1/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         6.250       4.841      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         6.250       5.550      SLICE_X2Y71    Concurrent_loop_for_pixels[0].U1/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         6.250       5.550      SLICE_X4Y71    Concurrent_loop_for_pixels[0].U1/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.700         6.250       5.550      SLICE_X4Y71    Concurrent_loop_for_pixels[0].U1/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.700         6.250       5.550      SLICE_X4Y71    Concurrent_loop_for_pixels[0].U1/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.700         6.250       5.550      SLICE_X4Y72    Concurrent_loop_for_pixels[0].U1/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.700         6.250       5.550      SLICE_X4Y72    Concurrent_loop_for_pixels[0].U1/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.700         6.250       5.550      SLICE_X4Y72    Concurrent_loop_for_pixels[0].U1/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.700         6.250       5.550      SLICE_X4Y71    Concurrent_loop_for_pixels[0].U1/cnt_reg[9]/C
Min Period        n/a     FDRE/C   n/a            0.700         6.250       5.550      SLICE_X2Y71    Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         3.125       2.775      SLICE_X8Y79    Concurrent_loop_for_pixels[0].U1/result_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         3.125       2.775      SLICE_X4Y70    Concurrent_loop_for_pixels[0].U1/cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         3.125       2.775      SLICE_X4Y70    Concurrent_loop_for_pixels[0].U1/cnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         3.125       2.775      SLICE_X4Y70    Concurrent_loop_for_pixels[0].U1/cnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         3.125       2.775      SLICE_X4Y70    Concurrent_loop_for_pixels[0].U1/cnt_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         3.125       2.775      SLICE_X4Y71    Concurrent_loop_for_pixels[0].U1/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         3.125       2.775      SLICE_X4Y71    Concurrent_loop_for_pixels[0].U1/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         3.125       2.775      SLICE_X4Y71    Concurrent_loop_for_pixels[0].U1/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         3.125       2.775      SLICE_X4Y71    Concurrent_loop_for_pixels[0].U1/cnt_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         3.125       2.775      SLICE_X4Y78    Concurrent_loop_for_pixels[0].U1/result_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.125       2.775      SLICE_X2Y71    Concurrent_loop_for_pixels[0].U1/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.125       2.775      SLICE_X2Y71    Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         3.125       2.775      SLICE_X5Y80    Concurrent_loop_for_pixels[0].U1/result_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         3.125       2.775      SLICE_X8Y80    Concurrent_loop_for_pixels[0].U1/result_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         3.125       2.775      SLICE_X4Y81    Concurrent_loop_for_pixels[0].U1/result_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         3.125       2.775      SLICE_X5Y80    Concurrent_loop_for_pixels[0].U1/result_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.125       2.775      SLICE_X4Y69    Concurrent_loop_for_pixels[0].U1/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         3.125       2.775      SLICE_X5Y80    Concurrent_loop_for_pixels[0].U1/result_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         3.125       2.775      SLICE_X5Y80    Concurrent_loop_for_pixels[0].U1/result_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         3.125       2.775      SLICE_X7Y87    Concurrent_loop_for_pixels[0].U1/result_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  Concurrent_loop_for_pixels[0].U1/flag
  To Clock:  Concurrent_loop_for_pixels[0].U1/flag

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Concurrent_loop_for_pixels[0].U1/flag
Waveform(ns):       { 12.500 25.000 }
Period(ns):         25.000
Sources:            { Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width  Fast    LDCE/G   n/a            0.350         12.500      12.150     SLICE_X0Y60  U2/mux_table_output_reg[10]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.350         12.500      12.150     SLICE_X0Y65  U2/mux_table_output_reg[15]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.350         12.500      12.150     SLICE_X0Y54  U2/mux_table_output_reg[4]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.350         12.500      12.150     SLICE_X0Y55  U2/mux_table_output_reg[5]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.350         12.500      12.150     SLICE_X0Y57  U2/mux_table_output_reg[7]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.350         12.500      12.150     SLICE_X0Y57  U2/mux_table_output_reg[7]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.350         12.500      12.150     SLICE_X0Y53  U2/mux_table_output_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.350         12.500      12.150     SLICE_X0Y60  U2/mux_table_output_reg[10]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.350         12.500      12.150     SLICE_X0Y62  U2/mux_table_output_reg[12]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.350         12.500      12.150     SLICE_X0Y63  U2/mux_table_output_reg[13]/G



---------------------------------------------------------------------------------------------------
From Clock:  Concurrent_loop_for_pixels[0].U1/flag
  To Clock:  VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag

Setup :           16  Failing Endpoints,  Worst Slack      -10.654ns,  Total Violation     -165.733ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.423ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.654ns  (required time - arrival time)
  Source:                 U2/mux_table_output_reg[2]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[2]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Max at Slow Process Corner
  Requirement:            12.500ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@25.000ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        3.759ns  (logic 2.632ns (70.033%)  route 1.126ns (29.967%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -5.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.678ns = ( 18.178 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    13.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    15.553    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.646 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.535    17.181    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.259    17.440 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.737    18.178    U2/flag
    SLICE_X0Y53          LDCE                                         r  U2/mux_table_output_reg[2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     7.693    25.870    
    SLICE_X0Y53                                       0.000    25.870 r  U2/mux_table_output_reg[2]/D
    SLICE_X0Y53          LDCE (DToQ_ldce_D_Q)         0.238    26.108 r  U2/mux_table_output_reg[2]/Q
                         net (fo=1, routed)           1.126    27.235    VecOut_mux_OBUF[2]
    AB17                 OBUF (Prop_obuf_I_O)         2.394    29.629 r  VecOut_mux_OBUF[2]_inst/O
                         net (fo=0)                   0.000    29.629    VecOut_mux[2]
    AB17                                                              r  VecOut_mux[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.025    24.975    
                         output delay                -6.000    18.975    
  -------------------------------------------------------------------
                         required time                         18.975    
                         arrival time                         -29.629    
  -------------------------------------------------------------------
                         slack                                -10.654    

Slack (VIOLATED) :        -10.608ns  (required time - arrival time)
  Source:                 U2/mux_table_output_reg[0]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[0]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Max at Slow Process Corner
  Requirement:            12.500ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@25.000ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        3.846ns  (logic 2.630ns (68.376%)  route 1.216ns (31.624%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -5.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.678ns = ( 18.178 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    13.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    15.553    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.646 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.535    17.181    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.259    17.440 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.737    18.178    U2/flag
    SLICE_X0Y53          LDCE                                         r  U2/mux_table_output_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     7.559    25.737    
    SLICE_X0Y53                                       0.000    25.737 r  U2/mux_table_output_reg[0]/D
    SLICE_X0Y53          LDCE (DToQ_ldce_D_Q)         0.248    25.985 r  U2/mux_table_output_reg[0]/Q
                         net (fo=1, routed)           1.216    27.201    VecOut_mux_OBUF[0]
    AA17                 OBUF (Prop_obuf_I_O)         2.382    29.583 r  VecOut_mux_OBUF[0]_inst/O
                         net (fo=0)                   0.000    29.583    VecOut_mux[0]
    AA17                                                              r  VecOut_mux[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.025    24.975    
                         output delay                -6.000    18.975    
  -------------------------------------------------------------------
                         required time                         18.975    
                         arrival time                         -29.583    
  -------------------------------------------------------------------
                         slack                                -10.608    

Slack (VIOLATED) :        -10.600ns  (required time - arrival time)
  Source:                 U2/mux_table_output_reg[4]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[4]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Max at Slow Process Corner
  Requirement:            12.500ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@25.000ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        3.678ns  (logic 2.633ns (71.586%)  route 1.045ns (28.414%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -5.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.779ns = ( 18.279 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    13.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    15.553    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.646 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.535    17.181    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.259    17.440 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.839    18.279    U2/flag
    SLICE_X0Y54          LDCE                                         r  U2/mux_table_output_reg[4]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     7.618    25.897    
    SLICE_X0Y54                                       0.000    25.897 r  U2/mux_table_output_reg[4]/D
    SLICE_X0Y54          LDCE (DToQ_ldce_D_Q)         0.240    26.137 r  U2/mux_table_output_reg[4]/Q
                         net (fo=1, routed)           1.045    27.182    VecOut_mux_OBUF[4]
    AC17                 OBUF (Prop_obuf_I_O)         2.393    29.575 r  VecOut_mux_OBUF[4]_inst/O
                         net (fo=0)                   0.000    29.575    VecOut_mux[4]
    AC17                                                              r  VecOut_mux[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.025    24.975    
                         output delay                -6.000    18.975    
  -------------------------------------------------------------------
                         required time                         18.975    
                         arrival time                         -29.575    
  -------------------------------------------------------------------
                         slack                                -10.600    

Slack (VIOLATED) :        -10.589ns  (required time - arrival time)
  Source:                 U2/mux_table_output_reg[1]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[1]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Max at Slow Process Corner
  Requirement:            12.500ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@25.000ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        3.678ns  (logic 2.633ns (71.587%)  route 1.045ns (28.413%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -5.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.779ns = ( 18.279 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    13.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    15.553    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.646 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.535    17.181    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.259    17.440 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.839    18.279    U2/flag
    SLICE_X0Y51          LDCE                                         r  U2/mux_table_output_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     7.607    25.886    
    SLICE_X0Y51                                       0.000    25.886 r  U2/mux_table_output_reg[1]/D
    SLICE_X0Y51          LDCE (DToQ_ldce_D_Q)         0.240    26.126 r  U2/mux_table_output_reg[1]/Q
                         net (fo=1, routed)           1.045    27.171    VecOut_mux_OBUF[1]
    AB16                 OBUF (Prop_obuf_I_O)         2.393    29.564 r  VecOut_mux_OBUF[1]_inst/O
                         net (fo=0)                   0.000    29.564    VecOut_mux[1]
    AB16                                                              r  VecOut_mux[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.025    24.975    
                         output delay                -6.000    18.975    
  -------------------------------------------------------------------
                         required time                         18.975    
                         arrival time                         -29.564    
  -------------------------------------------------------------------
                         slack                                -10.589    

Slack (VIOLATED) :        -10.550ns  (required time - arrival time)
  Source:                 U2/mux_table_output_reg[3]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[3]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Max at Slow Process Corner
  Requirement:            12.500ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@25.000ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        3.679ns  (logic 2.634ns (71.592%)  route 1.045ns (28.408%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -5.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.678ns = ( 18.178 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    13.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    15.553    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.646 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.535    17.181    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.259    17.440 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.737    18.178    U2/flag
    SLICE_X0Y53          LDCE                                         r  U2/mux_table_output_reg[3]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     7.668    25.846    
    SLICE_X0Y53                                       0.000    25.846 r  U2/mux_table_output_reg[3]/D
    SLICE_X0Y53          LDCE (DToQ_ldce_D_Q)         0.240    26.086 r  U2/mux_table_output_reg[3]/Q
                         net (fo=1, routed)           1.045    27.131    VecOut_mux_OBUF[3]
    AC16                 OBUF (Prop_obuf_I_O)         2.394    29.525 r  VecOut_mux_OBUF[3]_inst/O
                         net (fo=0)                   0.000    29.525    VecOut_mux[3]
    AC16                                                              r  VecOut_mux[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.025    24.975    
                         output delay                -6.000    18.975    
  -------------------------------------------------------------------
                         required time                         18.975    
                         arrival time                         -29.525    
  -------------------------------------------------------------------
                         slack                                -10.550    

Slack (VIOLATED) :        -10.498ns  (required time - arrival time)
  Source:                 U2/mux_table_output_reg[5]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[5]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Max at Slow Process Corner
  Requirement:            12.500ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@25.000ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        3.680ns  (logic 2.635ns (71.597%)  route 1.045ns (28.403%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -5.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.698ns = ( 18.198 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    13.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    15.553    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.646 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.535    17.181    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.259    17.440 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.758    18.198    U2/flag
    SLICE_X0Y55          LDCE                                         r  U2/mux_table_output_reg[5]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     7.595    25.793    
    SLICE_X0Y55                                       0.000    25.793 r  U2/mux_table_output_reg[5]/D
    SLICE_X0Y55          LDCE (DToQ_ldce_D_Q)         0.240    26.033 r  U2/mux_table_output_reg[5]/Q
                         net (fo=1, routed)           1.045    27.078    VecOut_mux_OBUF[5]
    AB14                 OBUF (Prop_obuf_I_O)         2.395    29.473 r  VecOut_mux_OBUF[5]_inst/O
                         net (fo=0)                   0.000    29.473    VecOut_mux[5]
    AB14                                                              r  VecOut_mux[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.025    24.975    
                         output delay                -6.000    18.975    
  -------------------------------------------------------------------
                         required time                         18.975    
                         arrival time                         -29.473    
  -------------------------------------------------------------------
                         slack                                -10.498    

Slack (VIOLATED) :        -10.371ns  (required time - arrival time)
  Source:                 U2/mux_table_output_reg[6]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[6]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Max at Slow Process Corner
  Requirement:            12.500ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@25.000ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        3.677ns  (logic 2.631ns (71.572%)  route 1.045ns (28.428%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -5.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.722ns = ( 18.222 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    13.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    15.553    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.646 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.535    17.181    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.259    17.440 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.782    18.222    U2/flag
    SLICE_X0Y56          LDCE                                         r  U2/mux_table_output_reg[6]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     7.447    25.669    
    SLICE_X0Y56                                       0.000    25.669 r  U2/mux_table_output_reg[6]/D
    SLICE_X0Y56          LDCE (DToQ_ldce_D_Q)         0.240    25.909 r  U2/mux_table_output_reg[6]/Q
                         net (fo=1, routed)           1.045    26.954    VecOut_mux_OBUF[6]
    AB15                 OBUF (Prop_obuf_I_O)         2.391    29.346 r  VecOut_mux_OBUF[6]_inst/O
                         net (fo=0)                   0.000    29.346    VecOut_mux[6]
    AB15                                                              r  VecOut_mux[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.025    24.975    
                         output delay                -6.000    18.975    
  -------------------------------------------------------------------
                         required time                         18.975    
                         arrival time                         -29.346    
  -------------------------------------------------------------------
                         slack                                -10.371    

Slack (VIOLATED) :        -10.335ns  (required time - arrival time)
  Source:                 U2/mux_table_output_reg[8]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[8]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Max at Slow Process Corner
  Requirement:            12.500ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@25.000ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        3.813ns  (logic 2.676ns (70.185%)  route 1.137ns (29.815%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -5.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.547ns = ( 18.047 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    13.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    15.553    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.646 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.535    17.181    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.259    17.440 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.607    18.047    U2/flag
    SLICE_X0Y59          LDCE                                         r  U2/mux_table_output_reg[8]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     7.450    25.497    
    SLICE_X0Y59                                       0.000    25.497 r  U2/mux_table_output_reg[8]/D
    SLICE_X0Y59          LDCE (DToQ_ldce_D_Q)         0.248    25.745 r  U2/mux_table_output_reg[8]/Q
                         net (fo=1, routed)           1.137    26.882    VecOut_mux_OBUF[8]
    AB12                 OBUF (Prop_obuf_I_O)         2.428    29.310 r  VecOut_mux_OBUF[8]_inst/O
                         net (fo=0)                   0.000    29.310    VecOut_mux[8]
    AB12                                                              r  VecOut_mux[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.025    24.975    
                         output delay                -6.000    18.975    
  -------------------------------------------------------------------
                         required time                         18.975    
                         arrival time                         -29.310    
  -------------------------------------------------------------------
                         slack                                -10.335    

Slack (VIOLATED) :        -10.279ns  (required time - arrival time)
  Source:                 U2/mux_table_output_reg[11]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[11]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Max at Slow Process Corner
  Requirement:            12.500ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@25.000ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        3.690ns  (logic 2.645ns (71.678%)  route 1.045ns (28.322%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -5.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.559ns = ( 18.059 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    13.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    15.553    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.646 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.535    17.181    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.259    17.440 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.619    18.059    U2/flag
    SLICE_X0Y61          LDCE                                         r  U2/mux_table_output_reg[11]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     7.504    25.563    
    SLICE_X0Y61                                       0.000    25.563 r  U2/mux_table_output_reg[11]/D
    SLICE_X0Y61          LDCE (DToQ_ldce_D_Q)         0.240    25.803 r  U2/mux_table_output_reg[11]/Q
                         net (fo=1, routed)           1.045    26.849    VecOut_mux_OBUF[11]
    AC13                 OBUF (Prop_obuf_I_O)         2.405    29.254 r  VecOut_mux_OBUF[11]_inst/O
                         net (fo=0)                   0.000    29.254    VecOut_mux[11]
    AC13                                                              r  VecOut_mux[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.025    24.975    
                         output delay                -6.000    18.975    
  -------------------------------------------------------------------
                         required time                         18.975    
                         arrival time                         -29.254    
  -------------------------------------------------------------------
                         slack                                -10.279    

Slack (VIOLATED) :        -10.274ns  (required time - arrival time)
  Source:                 U2/mux_table_output_reg[9]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[9]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Max at Slow Process Corner
  Requirement:            12.500ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@25.000ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        3.663ns  (logic 2.618ns (71.468%)  route 1.045ns (28.532%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -5.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.547ns = ( 18.047 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    13.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    15.553    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.646 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.535    17.181    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.259    17.440 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.607    18.047    U2/flag
    SLICE_X1Y59          LDCE                                         r  U2/mux_table_output_reg[9]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     7.539    25.586    
    SLICE_X1Y59                                       0.000    25.586 r  U2/mux_table_output_reg[9]/D
    SLICE_X1Y59          LDCE (DToQ_ldce_D_Q)         0.227    25.813 r  U2/mux_table_output_reg[9]/Q
                         net (fo=1, routed)           1.045    26.858    VecOut_mux_OBUF[9]
    AA14                 OBUF (Prop_obuf_I_O)         2.391    29.249 r  VecOut_mux_OBUF[9]_inst/O
                         net (fo=0)                   0.000    29.249    VecOut_mux[9]
    AA14                                                              r  VecOut_mux[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.025    24.975    
                         output delay                -6.000    18.975    
  -------------------------------------------------------------------
                         required time                         18.975    
                         arrival time                         -29.249    
  -------------------------------------------------------------------
                         slack                                -10.274    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.423ns  (arrival time - required time)
  Source:                 U2/mux_table_output_reg[15]/G
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[15]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        1.727ns  (logic 1.449ns (83.898%)  route 0.278ns (16.102%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -2.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.500 - 12.500 ) 
    Source Clock Delay      (SCD):    2.221ns = ( 14.721 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065    12.565 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097    13.662    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.688 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.677    14.365    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.118    14.483 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.238    14.721    U2/flag
    SLICE_X0Y65          LDCE                                         r  U2/mux_table_output_reg[15]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          LDCE (EnToQ_ldce_G_Q)        0.143    14.864 r  U2/mux_table_output_reg[15]/Q
                         net (fo=1, routed)           0.278    15.142    VecOut_mux_OBUF[15]
    AE17                 OBUF (Prop_obuf_I_O)         1.306    16.448 r  VecOut_mux_OBUF[15]_inst/O
                         net (fo=0)                   0.000    16.448    VecOut_mux[15]
    AE17                                                              r  VecOut_mux[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
                         ideal clock network latency
                                                      0.000    12.500    
                         clock pessimism              0.000    12.500    
                         clock uncertainty            0.025    12.525    
                         output delay                -5.500     7.025    
  -------------------------------------------------------------------
                         required time                         -7.025    
                         arrival time                          16.448    
  -------------------------------------------------------------------
                         slack                                  9.423    

Slack (MET) :             9.462ns  (arrival time - required time)
  Source:                 U2/mux_table_output_reg[13]/G
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[13]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        1.730ns  (logic 1.452ns (83.922%)  route 0.278ns (16.078%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -2.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.500 - 12.500 ) 
    Source Clock Delay      (SCD):    2.257ns = ( 14.757 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065    12.565 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097    13.662    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.688 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.677    14.365    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.118    14.483 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.275    14.757    U2/flag
    SLICE_X0Y63          LDCE                                         r  U2/mux_table_output_reg[13]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          LDCE (EnToQ_ldce_G_Q)        0.143    14.900 r  U2/mux_table_output_reg[13]/Q
                         net (fo=1, routed)           0.278    15.178    VecOut_mux_OBUF[13]
    AD15                 OBUF (Prop_obuf_I_O)         1.309    16.487 r  VecOut_mux_OBUF[13]_inst/O
                         net (fo=0)                   0.000    16.487    VecOut_mux[13]
    AD15                                                              r  VecOut_mux[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
                         ideal clock network latency
                                                      0.000    12.500    
                         clock pessimism              0.000    12.500    
                         clock uncertainty            0.025    12.525    
                         output delay                -5.500     7.025    
  -------------------------------------------------------------------
                         required time                         -7.025    
                         arrival time                          16.487    
  -------------------------------------------------------------------
                         slack                                  9.462    

Slack (MET) :             9.485ns  (arrival time - required time)
  Source:                 U2/mux_table_output_reg[12]/G
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[12]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        1.746ns  (logic 1.468ns (84.068%)  route 0.278ns (15.932%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -2.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.500 - 12.500 ) 
    Source Clock Delay      (SCD):    2.264ns = ( 14.764 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065    12.565 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097    13.662    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.688 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.677    14.365    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.118    14.483 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.282    14.764    U2/flag
    SLICE_X0Y62          LDCE                                         r  U2/mux_table_output_reg[12]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          LDCE (EnToQ_ldce_G_Q)        0.143    14.907 r  U2/mux_table_output_reg[12]/Q
                         net (fo=1, routed)           0.278    15.185    VecOut_mux_OBUF[12]
    AC14                 OBUF (Prop_obuf_I_O)         1.325    16.510 r  VecOut_mux_OBUF[12]_inst/O
                         net (fo=0)                   0.000    16.510    VecOut_mux[12]
    AC14                                                              r  VecOut_mux[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
                         ideal clock network latency
                                                      0.000    12.500    
                         clock pessimism              0.000    12.500    
                         clock uncertainty            0.025    12.525    
                         output delay                -5.500     7.025    
  -------------------------------------------------------------------
                         required time                         -7.025    
                         arrival time                          16.510    
  -------------------------------------------------------------------
                         slack                                  9.485    

Slack (MET) :             9.505ns  (arrival time - required time)
  Source:                 U2/mux_table_output_reg[9]/G
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[9]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        1.721ns  (logic 1.443ns (83.836%)  route 0.278ns (16.164%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -2.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.500 - 12.500 ) 
    Source Clock Delay      (SCD):    2.309ns = ( 14.809 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065    12.565 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097    13.662    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.688 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.677    14.365    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.118    14.483 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.327    14.809    U2/flag
    SLICE_X1Y59          LDCE                                         r  U2/mux_table_output_reg[9]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          LDCE (EnToQ_ldce_G_Q)        0.128    14.937 r  U2/mux_table_output_reg[9]/Q
                         net (fo=1, routed)           0.278    15.216    VecOut_mux_OBUF[9]
    AA14                 OBUF (Prop_obuf_I_O)         1.315    16.530 r  VecOut_mux_OBUF[9]_inst/O
                         net (fo=0)                   0.000    16.530    VecOut_mux[9]
    AA14                                                              r  VecOut_mux[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
                         ideal clock network latency
                                                      0.000    12.500    
                         clock pessimism              0.000    12.500    
                         clock uncertainty            0.025    12.525    
                         output delay                -5.500     7.025    
  -------------------------------------------------------------------
                         required time                         -7.025    
                         arrival time                          16.530    
  -------------------------------------------------------------------
                         slack                                  9.505    

Slack (MET) :             9.511ns  (arrival time - required time)
  Source:                 U2/mux_table_output_reg[14]/G
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[14]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        1.778ns  (logic 1.460ns (82.076%)  route 0.319ns (17.924%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -2.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.500 - 12.500 ) 
    Source Clock Delay      (SCD):    2.257ns = ( 14.757 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065    12.565 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097    13.662    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.688 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.677    14.365    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.118    14.483 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.275    14.757    U2/flag
    SLICE_X0Y63          LDCE                                         r  U2/mux_table_output_reg[14]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          LDCE (EnToQ_ldce_G_Q)        0.143    14.900 r  U2/mux_table_output_reg[14]/Q
                         net (fo=1, routed)           0.319    15.219    VecOut_mux_OBUF[14]
    AD16                 OBUF (Prop_obuf_I_O)         1.317    16.536 r  VecOut_mux_OBUF[14]_inst/O
                         net (fo=0)                   0.000    16.536    VecOut_mux[14]
    AD16                                                              r  VecOut_mux[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
                         ideal clock network latency
                                                      0.000    12.500    
                         clock pessimism              0.000    12.500    
                         clock uncertainty            0.025    12.525    
                         output delay                -5.500     7.025    
  -------------------------------------------------------------------
                         required time                         -7.025    
                         arrival time                          16.536    
  -------------------------------------------------------------------
                         slack                                  9.511    

Slack (MET) :             9.534ns  (arrival time - required time)
  Source:                 U2/mux_table_output_reg[11]/G
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[11]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        1.750ns  (logic 1.472ns (84.105%)  route 0.278ns (15.895%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -2.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.500 - 12.500 ) 
    Source Clock Delay      (SCD):    2.309ns = ( 14.809 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065    12.565 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097    13.662    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.688 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.677    14.365    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.118    14.483 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.327    14.809    U2/flag
    SLICE_X0Y61          LDCE                                         r  U2/mux_table_output_reg[11]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          LDCE (EnToQ_ldce_G_Q)        0.143    14.952 r  U2/mux_table_output_reg[11]/Q
                         net (fo=1, routed)           0.278    15.230    VecOut_mux_OBUF[11]
    AC13                 OBUF (Prop_obuf_I_O)         1.329    16.559 r  VecOut_mux_OBUF[11]_inst/O
                         net (fo=0)                   0.000    16.559    VecOut_mux[11]
    AC13                                                              r  VecOut_mux[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
                         ideal clock network latency
                                                      0.000    12.500    
                         clock pessimism              0.000    12.500    
                         clock uncertainty            0.025    12.525    
                         output delay                -5.500     7.025    
  -------------------------------------------------------------------
                         required time                         -7.025    
                         arrival time                          16.559    
  -------------------------------------------------------------------
                         slack                                  9.534    

Slack (MET) :             9.563ns  (arrival time - required time)
  Source:                 U2/mux_table_output_reg[10]/G
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[10]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        1.737ns  (logic 1.459ns (83.989%)  route 0.278ns (16.011%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -2.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.500 - 12.500 ) 
    Source Clock Delay      (SCD):    2.350ns = ( 14.850 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065    12.565 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097    13.662    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.688 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.677    14.365    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.118    14.483 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.368    14.850    U2/flag
    SLICE_X0Y60          LDCE                                         r  U2/mux_table_output_reg[10]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          LDCE (EnToQ_ldce_G_Q)        0.143    14.993 r  U2/mux_table_output_reg[10]/Q
                         net (fo=1, routed)           0.278    15.272    VecOut_mux_OBUF[10]
    AA15                 OBUF (Prop_obuf_I_O)         1.316    16.588 r  VecOut_mux_OBUF[10]_inst/O
                         net (fo=0)                   0.000    16.588    VecOut_mux[10]
    AA15                                                              r  VecOut_mux[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
                         ideal clock network latency
                                                      0.000    12.500    
                         clock pessimism              0.000    12.500    
                         clock uncertainty            0.025    12.525    
                         output delay                -5.500     7.025    
  -------------------------------------------------------------------
                         required time                         -7.025    
                         arrival time                          16.588    
  -------------------------------------------------------------------
                         slack                                  9.563    

Slack (MET) :             9.589ns  (arrival time - required time)
  Source:                 U2/mux_table_output_reg[3]/G
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[3]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        1.739ns  (logic 1.461ns (84.004%)  route 0.278ns (15.996%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -2.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.500 - 12.500 ) 
    Source Clock Delay      (SCD):    2.375ns = ( 14.875 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065    12.565 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097    13.662    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.688 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.677    14.365    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.118    14.483 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.392    14.875    U2/flag
    SLICE_X0Y53          LDCE                                         r  U2/mux_table_output_reg[3]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          LDCE (EnToQ_ldce_G_Q)        0.143    15.018 r  U2/mux_table_output_reg[3]/Q
                         net (fo=1, routed)           0.278    15.296    VecOut_mux_OBUF[3]
    AC16                 OBUF (Prop_obuf_I_O)         1.318    16.614 r  VecOut_mux_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.614    VecOut_mux[3]
    AC16                                                              r  VecOut_mux[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
                         ideal clock network latency
                                                      0.000    12.500    
                         clock pessimism              0.000    12.500    
                         clock uncertainty            0.025    12.525    
                         output delay                -5.500     7.025    
  -------------------------------------------------------------------
                         required time                         -7.025    
                         arrival time                          16.614    
  -------------------------------------------------------------------
                         slack                                  9.589    

Slack (MET) :             9.599ns  (arrival time - required time)
  Source:                 U2/mux_table_output_reg[5]/G
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[5]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        1.740ns  (logic 1.461ns (84.010%)  route 0.278ns (15.990%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -2.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.500 - 12.500 ) 
    Source Clock Delay      (SCD):    2.384ns = ( 14.884 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065    12.565 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097    13.662    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.688 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.677    14.365    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.118    14.483 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.402    14.884    U2/flag
    SLICE_X0Y55          LDCE                                         r  U2/mux_table_output_reg[5]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          LDCE (EnToQ_ldce_G_Q)        0.143    15.027 r  U2/mux_table_output_reg[5]/Q
                         net (fo=1, routed)           0.278    15.306    VecOut_mux_OBUF[5]
    AB14                 OBUF (Prop_obuf_I_O)         1.318    16.624 r  VecOut_mux_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.624    VecOut_mux[5]
    AB14                                                              r  VecOut_mux[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
                         ideal clock network latency
                                                      0.000    12.500    
                         clock pessimism              0.000    12.500    
                         clock uncertainty            0.025    12.525    
                         output delay                -5.500     7.025    
  -------------------------------------------------------------------
                         required time                         -7.025    
                         arrival time                          16.624    
  -------------------------------------------------------------------
                         slack                                  9.599    

Slack (MET) :             9.606ns  (arrival time - required time)
  Source:                 U2/mux_table_output_reg[8]/G
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[8]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        1.821ns  (logic 1.494ns (82.058%)  route 0.327ns (17.942%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -2.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.500 - 12.500 ) 
    Source Clock Delay      (SCD):    2.309ns = ( 14.809 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065    12.565 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097    13.662    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.688 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.677    14.365    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.118    14.483 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.327    14.809    U2/flag
    SLICE_X0Y59          LDCE                                         r  U2/mux_table_output_reg[8]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          LDCE (EnToQ_ldce_G_Q)        0.143    14.952 r  U2/mux_table_output_reg[8]/Q
                         net (fo=1, routed)           0.327    15.279    VecOut_mux_OBUF[8]
    AB12                 OBUF (Prop_obuf_I_O)         1.351    16.631 r  VecOut_mux_OBUF[8]_inst/O
                         net (fo=0)                   0.000    16.631    VecOut_mux[8]
    AB12                                                              r  VecOut_mux[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
                         ideal clock network latency
                                                      0.000    12.500    
                         clock pessimism              0.000    12.500    
                         clock uncertainty            0.025    12.525    
                         output delay                -5.500     7.025    
  -------------------------------------------------------------------
                         required time                         -7.025    
                         arrival time                          16.631    
  -------------------------------------------------------------------
                         slack                                  9.606    





---------------------------------------------------------------------------------------------------
From Clock:  Concurrent_loop_for_pixels[0].U1/flag
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.846ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.364ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.846ns  (required time - arrival time)
  Source:                 Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                            (clock source 'Concurrent_loop_for_pixels[0].U1/flag'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - Concurrent_loop_for_pixels[0].U1/flag fall@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.043ns (4.136%)  route 0.997ns (95.864%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 10.578 - 6.250 ) 
    Source Clock Delay      (SCD):    4.940ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag fall edge)
                                                      0.000     0.000 f  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.535     4.681    Concurrent_loop_for_pixels[0].U1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.259     4.940 f  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.997     5.937    Concurrent_loop_for_pixels[0].U1/flag
    SLICE_X2Y71          LUT5 (Prop_lut5_I1_O)        0.043     5.980 f  Concurrent_loop_for_pixels[0].U1/flag_t[0]_i_1/O
                         net (fo=1, routed)           0.000     5.980    Concurrent_loop_for_pixels[0].U1/flag_t[0]_i_1_n_0
    SLICE_X2Y71          FDRE                                         f  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     6.898 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197     9.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.178 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.400    10.578    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/C
                         clock pessimism              0.219    10.796    
                         clock uncertainty           -0.035    10.761    
    SLICE_X2Y71          FDRE (Setup_fdre_C_D)        0.065    10.826    Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]
  -------------------------------------------------------------------
                         required time                         10.826    
                         arrival time                          -5.980    
  -------------------------------------------------------------------
                         slack                                  4.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                            (clock source 'Concurrent_loop_for_pixels[0].U1/flag'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - Concurrent_loop_for_pixels[0].U1/flag fall@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.028ns (5.058%)  route 0.526ns (94.942%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag fall edge)
                                                      0.000     0.000 f  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.677     1.865    Concurrent_loop_for_pixels[0].U1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.118     1.983 f  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.526     2.508    Concurrent_loop_for_pixels[0].U1/flag
    SLICE_X2Y71          LUT5 (Prop_lut5_I1_O)        0.028     2.536 f  Concurrent_loop_for_pixels[0].U1/flag_t[0]_i_1/O
                         net (fo=1, routed)           0.000     2.536    Concurrent_loop_for_pixels[0].U1/flag_t[0]_i_1_n_0
    SLICE_X2Y71          FDRE                                         f  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     2.414    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/C
                         clock pessimism             -0.329     2.086    
    SLICE_X2Y71          FDRE (Hold_fdre_C_D)         0.087     2.173    Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           2.536    
  -------------------------------------------------------------------
                         slack                                  0.364    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  Concurrent_loop_for_pixels[0].U1/flag

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[2]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -6.250ns  (Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - clk rise@18.750ns)
  Data Path Delay:        2.133ns  (logic 0.259ns (12.143%)  route 1.874ns (87.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.148ns = ( 17.648 - 12.500 ) 
    Source Clock Delay      (SCD):    4.676ns = ( 23.426 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:               0.027ns
    Computed max time borrow:         12.527ns
    Time borrowed from endpoint:      7.728ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         7.693ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       18.750    18.750 r  
    AC18                                              0.000    18.750 r  clk (IN)
                         net (fo=0)                   0.000    18.750    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    19.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    21.803    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    21.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.530    23.426    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X6Y76          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDCE (Prop_fdce_C_Q)         0.259    23.685 r  Concurrent_loop_for_pixels[0].U1/result_reg[2]/Q
                         net (fo=3, routed)           1.874    25.559    U2/mux_table_input[499][2]
    SLICE_X0Y53          LDCE                                         r  U2/mux_table_output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648    13.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197    15.345    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.428 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.400    16.828    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.206    17.034 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.614    17.648    U2/flag
    SLICE_X0Y53          LDCE                                         r  U2/mux_table_output_reg[2]/G
                         clock pessimism              0.219    17.867    
                         clock uncertainty           -0.035    17.831    
                         time borrowed                7.728    25.559    
  -------------------------------------------------------------------
                         required time                         25.559    
                         arrival time                         -25.559    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[3]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -6.250ns  (Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - clk rise@18.750ns)
  Data Path Delay:        2.106ns  (logic 0.259ns (12.296%)  route 1.847ns (87.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.148ns = ( 17.648 - 12.500 ) 
    Source Clock Delay      (SCD):    4.678ns = ( 23.428 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:               0.025ns
    Computed max time borrow:         12.525ns
    Time borrowed from endpoint:      7.703ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         7.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       18.750    18.750 r  
    AC18                                              0.000    18.750 r  clk (IN)
                         net (fo=0)                   0.000    18.750    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    19.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    21.803    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    21.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.532    23.428    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y77          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDCE (Prop_fdce_C_Q)         0.259    23.687 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]/Q
                         net (fo=3, routed)           1.847    25.535    U2/mux_table_input[499][3]
    SLICE_X0Y53          LDCE                                         r  U2/mux_table_output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648    13.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197    15.345    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.428 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.400    16.828    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.206    17.034 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.614    17.648    U2/flag
    SLICE_X0Y53          LDCE                                         r  U2/mux_table_output_reg[3]/G
                         clock pessimism              0.219    17.867    
                         clock uncertainty           -0.035    17.831    
                         time borrowed                7.703    25.535    
  -------------------------------------------------------------------
                         required time                         25.535    
                         arrival time                         -25.535    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[4]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -6.250ns  (Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - clk rise@18.750ns)
  Data Path Delay:        2.140ns  (logic 0.259ns (12.101%)  route 1.881ns (87.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 17.732 - 12.500 ) 
    Source Clock Delay      (SCD):    4.678ns = ( 23.428 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:               0.025ns
    Computed max time borrow:         12.525ns
    Time borrowed from endpoint:      7.653ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         7.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       18.750    18.750 r  
    AC18                                              0.000    18.750 r  clk (IN)
                         net (fo=0)                   0.000    18.750    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    19.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    21.803    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    21.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.532    23.428    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y77          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDCE (Prop_fdce_C_Q)         0.259    23.687 r  Concurrent_loop_for_pixels[0].U1/result_reg[4]/Q
                         net (fo=3, routed)           1.881    25.569    U2/mux_table_input[499][4]
    SLICE_X0Y54          LDCE                                         r  U2/mux_table_output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648    13.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197    15.345    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.428 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.400    16.828    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.206    17.034 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.699    17.732    U2/flag
    SLICE_X0Y54          LDCE                                         r  U2/mux_table_output_reg[4]/G
                         clock pessimism              0.219    17.951    
                         clock uncertainty           -0.035    17.916    
                         time borrowed                7.653    25.569    
  -------------------------------------------------------------------
                         required time                         25.569    
                         arrival time                         -25.569    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[1]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -6.250ns  (Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - clk rise@18.750ns)
  Data Path Delay:        2.128ns  (logic 0.223ns (10.478%)  route 1.905ns (89.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.233ns = ( 17.733 - 12.500 ) 
    Source Clock Delay      (SCD):    4.680ns = ( 23.430 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:               0.025ns
    Computed max time borrow:         12.525ns
    Time borrowed from endpoint:      7.642ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         7.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       18.750    18.750 r  
    AC18                                              0.000    18.750 r  clk (IN)
                         net (fo=0)                   0.000    18.750    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    19.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    21.803    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    21.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.534    23.430    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y77          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDCE (Prop_fdce_C_Q)         0.223    23.653 r  Concurrent_loop_for_pixels[0].U1/result_reg[1]/Q
                         net (fo=3, routed)           1.905    25.559    U2/mux_table_input[499][1]
    SLICE_X0Y51          LDCE                                         r  U2/mux_table_output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648    13.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197    15.345    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.428 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.400    16.828    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.206    17.034 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.700    17.733    U2/flag
    SLICE_X0Y51          LDCE                                         r  U2/mux_table_output_reg[1]/G
                         clock pessimism              0.219    17.952    
                         clock uncertainty           -0.035    17.917    
                         time borrowed                7.642    25.559    
  -------------------------------------------------------------------
                         required time                         25.559    
                         arrival time                         -25.559    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[5]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -6.250ns  (Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - clk rise@18.750ns)
  Data Path Delay:        2.051ns  (logic 0.223ns (10.874%)  route 1.828ns (89.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.165ns = ( 17.665 - 12.500 ) 
    Source Clock Delay      (SCD):    4.678ns = ( 23.428 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:               0.025ns
    Computed max time borrow:         12.525ns
    Time borrowed from endpoint:      7.631ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         7.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       18.750    18.750 r  
    AC18                                              0.000    18.750 r  clk (IN)
                         net (fo=0)                   0.000    18.750    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    19.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    21.803    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    21.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.532    23.428    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X5Y77          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.223    23.651 r  Concurrent_loop_for_pixels[0].U1/result_reg[5]/Q
                         net (fo=3, routed)           1.828    25.479    U2/mux_table_input[499][5]
    SLICE_X0Y55          LDCE                                         r  U2/mux_table_output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648    13.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197    15.345    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.428 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.400    16.828    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.206    17.034 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.632    17.665    U2/flag
    SLICE_X0Y55          LDCE                                         r  U2/mux_table_output_reg[5]/G
                         clock pessimism              0.219    17.884    
                         clock uncertainty           -0.035    17.849    
                         time borrowed                7.631    25.479    
  -------------------------------------------------------------------
                         required time                         25.479    
                         arrival time                         -25.479    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[0]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -6.250ns  (Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - clk rise@18.750ns)
  Data Path Delay:        1.998ns  (logic 0.259ns (12.966%)  route 1.739ns (87.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.148ns = ( 17.648 - 12.500 ) 
    Source Clock Delay      (SCD):    4.678ns = ( 23.428 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:               0.017ns
    Computed max time borrow:         12.517ns
    Time borrowed from endpoint:      7.594ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         7.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       18.750    18.750 r  
    AC18                                              0.000    18.750 r  clk (IN)
                         net (fo=0)                   0.000    18.750    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    19.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    21.803    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    21.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.532    23.428    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y77          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDCE (Prop_fdce_C_Q)         0.259    23.687 r  Concurrent_loop_for_pixels[0].U1/result_reg[0]/Q
                         net (fo=3, routed)           1.739    25.426    U2/mux_table_input[499][0]
    SLICE_X0Y53          LDCE                                         r  U2/mux_table_output_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648    13.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197    15.345    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.428 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.400    16.828    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.206    17.034 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.614    17.648    U2/flag
    SLICE_X0Y53          LDCE                                         r  U2/mux_table_output_reg[0]/G
                         clock pessimism              0.219    17.867    
                         clock uncertainty           -0.035    17.831    
                         time borrowed                7.594    25.426    
  -------------------------------------------------------------------
                         required time                         25.426    
                         arrival time                         -25.426    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[9]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -6.250ns  (Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - clk rise@18.750ns)
  Data Path Delay:        1.871ns  (logic 0.223ns (11.920%)  route 1.648ns (88.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 17.541 - 12.500 ) 
    Source Clock Delay      (SCD):    4.678ns = ( 23.428 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:               0.005ns
    Computed max time borrow:         12.505ns
    Time borrowed from endpoint:      7.574ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         7.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       18.750    18.750 r  
    AC18                                              0.000    18.750 r  clk (IN)
                         net (fo=0)                   0.000    18.750    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    19.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    21.803    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    21.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.532    23.428    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X5Y77          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.223    23.651 r  Concurrent_loop_for_pixels[0].U1/result_reg[9]/Q
                         net (fo=3, routed)           1.648    25.299    U2/mux_table_input[499][9]
    SLICE_X1Y59          LDCE                                         r  U2/mux_table_output_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648    13.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197    15.345    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.428 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.400    16.828    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.206    17.034 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.508    17.541    U2/flag
    SLICE_X1Y59          LDCE                                         r  U2/mux_table_output_reg[9]/G
                         clock pessimism              0.219    17.760    
                         clock uncertainty           -0.035    17.725    
                         time borrowed                7.574    25.299    
  -------------------------------------------------------------------
                         required time                         25.299    
                         arrival time                         -25.299    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[11]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -6.250ns  (Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - clk rise@18.750ns)
  Data Path Delay:        1.844ns  (logic 0.259ns (14.045%)  route 1.585ns (85.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 17.550 - 12.500 ) 
    Source Clock Delay      (SCD):    4.679ns = ( 23.429 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:               0.025ns
    Computed max time borrow:         12.525ns
    Time borrowed from endpoint:      7.540ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         7.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       18.750    18.750 r  
    AC18                                              0.000    18.750 r  clk (IN)
                         net (fo=0)                   0.000    18.750    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    19.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    21.803    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    21.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.533    23.429    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y78          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.259    23.688 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]/Q
                         net (fo=3, routed)           1.585    25.273    U2/mux_table_input[499][11]
    SLICE_X0Y61          LDCE                                         r  U2/mux_table_output_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648    13.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197    15.345    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.428 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.400    16.828    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.206    17.034 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.517    17.550    U2/flag
    SLICE_X0Y61          LDCE                                         r  U2/mux_table_output_reg[11]/G
                         clock pessimism              0.219    17.769    
                         clock uncertainty           -0.035    17.734    
                         time borrowed                7.540    25.273    
  -------------------------------------------------------------------
                         required time                         25.273    
                         arrival time                         -25.273    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[12]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -6.250ns  (Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - clk rise@18.750ns)
  Data Path Delay:        1.750ns  (logic 0.223ns (12.739%)  route 1.527ns (87.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 17.479 - 12.500 ) 
    Source Clock Delay      (SCD):    4.682ns = ( 23.432 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:               0.025ns
    Computed max time borrow:         12.525ns
    Time borrowed from endpoint:      7.520ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         7.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       18.750    18.750 r  
    AC18                                              0.000    18.750 r  clk (IN)
                         net (fo=0)                   0.000    18.750    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    19.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    21.803    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    21.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.536    23.432    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X5Y80          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDCE (Prop_fdce_C_Q)         0.223    23.655 r  Concurrent_loop_for_pixels[0].U1/result_reg[12]/Q
                         net (fo=3, routed)           1.527    25.183    U2/mux_table_input[499][12]
    SLICE_X0Y62          LDCE                                         r  U2/mux_table_output_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648    13.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197    15.345    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.428 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.400    16.828    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.206    17.034 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.446    17.479    U2/flag
    SLICE_X0Y62          LDCE                                         r  U2/mux_table_output_reg[12]/G
                         clock pessimism              0.219    17.698    
                         clock uncertainty           -0.035    17.662    
                         time borrowed                7.520    25.183    
  -------------------------------------------------------------------
                         required time                         25.183    
                         arrival time                         -25.183    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[13]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -6.250ns  (Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - clk rise@18.750ns)
  Data Path Delay:        1.721ns  (logic 0.223ns (12.960%)  route 1.498ns (87.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 17.469 - 12.500 ) 
    Source Clock Delay      (SCD):    4.682ns = ( 23.432 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:               0.025ns
    Computed max time borrow:         12.525ns
    Time borrowed from endpoint:      7.501ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         7.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       18.750    18.750 r  
    AC18                                              0.000    18.750 r  clk (IN)
                         net (fo=0)                   0.000    18.750    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    19.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    21.803    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    21.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.536    23.432    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X5Y80          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDCE (Prop_fdce_C_Q)         0.223    23.655 r  Concurrent_loop_for_pixels[0].U1/result_reg[13]/Q
                         net (fo=3, routed)           1.498    25.153    U2/mux_table_input[499][13]
    SLICE_X0Y63          LDCE                                         r  U2/mux_table_output_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648    13.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197    15.345    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.428 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.400    16.828    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.206    17.034 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.436    17.469    U2/flag
    SLICE_X0Y63          LDCE                                         r  U2/mux_table_output_reg[13]/G
                         clock pessimism              0.219    17.688    
                         clock uncertainty           -0.035    17.652    
                         time borrowed                7.501    25.153    
  -------------------------------------------------------------------
                         required time                         25.153    
                         arrival time                         -25.153    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[6]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Concurrent_loop_for_pixels[0].U1/flag fall@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.100ns (9.366%)  route 0.968ns (90.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.056ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.674     1.862    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X5Y77          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.100     1.962 r  Concurrent_loop_for_pixels[0].U1/result_reg[6]/Q
                         net (fo=3, routed)           0.968     2.929    U2/mux_table_input[499][6]
    SLICE_X0Y56          LDCE                                         r  U2/mux_table_output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag fall edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     2.414    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.147     2.561 f  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.495     3.056    U2/flag
    SLICE_X0Y56          LDCE                                         f  U2/mux_table_output_reg[6]/G
                         clock pessimism             -0.329     2.727    
    SLICE_X0Y56          LDCE (Hold_ldce_G_D)         0.056     2.783    U2/mux_table_output_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.783    
                         arrival time                           2.929    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[15]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Concurrent_loop_for_pixels[0].U1/flag fall@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.118ns (13.262%)  route 0.772ns (86.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.648     1.836    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X8Y80          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.118     1.954 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]/Q
                         net (fo=3, routed)           0.772     2.725    U2/mux_table_input[499][15]
    SLICE_X0Y65          LDCE                                         r  U2/mux_table_output_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag fall edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     2.414    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.147     2.561 f  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.285     2.847    U2/flag
    SLICE_X0Y65          LDCE                                         f  U2/mux_table_output_reg[15]/G
                         clock pessimism             -0.329     2.518    
    SLICE_X0Y65          LDCE (Hold_ldce_G_D)         0.056     2.574    U2/mux_table_output_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.574    
                         arrival time                           2.725    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[5]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Concurrent_loop_for_pixels[0].U1/flag fall@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.100ns (9.462%)  route 0.957ns (90.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.674     1.862    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X5Y77          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.100     1.962 r  Concurrent_loop_for_pixels[0].U1/result_reg[5]/Q
                         net (fo=3, routed)           0.957     2.919    U2/mux_table_input[499][5]
    SLICE_X0Y55          LDCE                                         r  U2/mux_table_output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag fall edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     2.414    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.147     2.561 f  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.477     3.038    U2/flag
    SLICE_X0Y55          LDCE                                         f  U2/mux_table_output_reg[5]/G
                         clock pessimism             -0.329     2.709    
    SLICE_X0Y55          LDCE (Hold_ldce_G_D)         0.056     2.765    U2/mux_table_output_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.765    
                         arrival time                           2.919    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[7]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Concurrent_loop_for_pixels[0].U1/flag fall@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.100ns (9.726%)  route 0.928ns (90.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.007ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.674     1.862    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X5Y77          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.100     1.962 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]/Q
                         net (fo=3, routed)           0.928     2.890    U2/mux_table_input[499][7]
    SLICE_X0Y57          LDCE                                         r  U2/mux_table_output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag fall edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     2.414    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.147     2.561 f  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.446     3.007    U2/flag
    SLICE_X0Y57          LDCE                                         f  U2/mux_table_output_reg[7]/G
                         clock pessimism             -0.329     2.678    
    SLICE_X0Y57          LDCE (Hold_ldce_G_D)         0.056     2.734    U2/mux_table_output_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.734    
                         arrival time                           2.890    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[14]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Concurrent_loop_for_pixels[0].U1/flag fall@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.118ns (13.067%)  route 0.785ns (86.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.888ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.675     1.863    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y78          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.118     1.981 r  Concurrent_loop_for_pixels[0].U1/result_reg[14]/Q
                         net (fo=3, routed)           0.785     2.766    U2/mux_table_input[499][14]
    SLICE_X0Y63          LDCE                                         r  U2/mux_table_output_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag fall edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     2.414    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.147     2.561 f  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.327     2.888    U2/flag
    SLICE_X0Y63          LDCE                                         f  U2/mux_table_output_reg[14]/G
                         clock pessimism             -0.329     2.559    
    SLICE_X0Y63          LDCE (Hold_ldce_G_D)         0.051     2.610    U2/mux_table_output_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.610    
                         arrival time                           2.766    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[8]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Concurrent_loop_for_pixels[0].U1/flag fall@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.118ns (11.731%)  route 0.888ns (88.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.786ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.949ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.647     1.835    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X8Y79          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDCE (Prop_fdce_C_Q)         0.118     1.953 r  Concurrent_loop_for_pixels[0].U1/result_reg[8]/Q
                         net (fo=3, routed)           0.888     2.841    U2/mux_table_input[499][8]
    SLICE_X0Y59          LDCE                                         r  U2/mux_table_output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag fall edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     2.414    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.147     2.561 f  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.388     2.949    U2/flag
    SLICE_X0Y59          LDCE                                         f  U2/mux_table_output_reg[8]/G
                         clock pessimism             -0.329     2.620    
    SLICE_X0Y59          LDCE (Hold_ldce_G_D)         0.051     2.671    U2/mux_table_output_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.671    
                         arrival time                           2.841    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[9]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Concurrent_loop_for_pixels[0].U1/flag fall@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.100ns (10.093%)  route 0.891ns (89.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.949ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.674     1.862    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X5Y77          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.100     1.962 r  Concurrent_loop_for_pixels[0].U1/result_reg[9]/Q
                         net (fo=3, routed)           0.891     2.852    U2/mux_table_input[499][9]
    SLICE_X1Y59          LDCE                                         r  U2/mux_table_output_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag fall edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     2.414    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.147     2.561 f  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.388     2.949    U2/flag
    SLICE_X1Y59          LDCE                                         f  U2/mux_table_output_reg[9]/G
                         clock pessimism             -0.329     2.620    
    SLICE_X1Y59          LDCE (Hold_ldce_G_D)         0.060     2.680    U2/mux_table_output_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.680    
                         arrival time                           2.852    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[12]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Concurrent_loop_for_pixels[0].U1/flag fall@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.100ns (10.577%)  route 0.845ns (89.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.677     1.865    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X5Y80          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDCE (Prop_fdce_C_Q)         0.100     1.965 r  Concurrent_loop_for_pixels[0].U1/result_reg[12]/Q
                         net (fo=3, routed)           0.845     2.810    U2/mux_table_input[499][12]
    SLICE_X0Y62          LDCE                                         r  U2/mux_table_output_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag fall edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     2.414    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.147     2.561 f  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.335     2.896    U2/flag
    SLICE_X0Y62          LDCE                                         f  U2/mux_table_output_reg[12]/G
                         clock pessimism             -0.329     2.567    
    SLICE_X0Y62          LDCE (Hold_ldce_G_D)         0.056     2.623    U2/mux_table_output_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.623    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[13]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Concurrent_loop_for_pixels[0].U1/flag fall@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.100ns (10.630%)  route 0.841ns (89.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.888ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.677     1.865    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X5Y80          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDCE (Prop_fdce_C_Q)         0.100     1.965 r  Concurrent_loop_for_pixels[0].U1/result_reg[13]/Q
                         net (fo=3, routed)           0.841     2.805    U2/mux_table_input[499][13]
    SLICE_X0Y63          LDCE                                         r  U2/mux_table_output_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag fall edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     2.414    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.147     2.561 f  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.327     2.888    U2/flag
    SLICE_X0Y63          LDCE                                         f  U2/mux_table_output_reg[13]/G
                         clock pessimism             -0.329     2.559    
    SLICE_X0Y63          LDCE (Hold_ldce_G_D)         0.056     2.615    U2/mux_table_output_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.615    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[11]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Concurrent_loop_for_pixels[0].U1/flag fall@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.118ns (11.752%)  route 0.886ns (88.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.949ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.675     1.863    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y78          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.118     1.981 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]/Q
                         net (fo=3, routed)           0.886     2.867    U2/mux_table_input[499][11]
    SLICE_X0Y61          LDCE                                         r  U2/mux_table_output_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag fall edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     2.414    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.147     2.561 f  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.388     2.949    U2/flag
    SLICE_X0Y61          LDCE                                         f  U2/mux_table_output_reg[11]/G
                         clock pessimism             -0.329     2.620    
    SLICE_X0Y61          LDCE (Hold_ldce_G_D)         0.056     2.676    U2/mux_table_output_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.676    
                         arrival time                           2.867    
  -------------------------------------------------------------------
                         slack                                  0.190    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.610ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[22]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        1.956ns  (logic 0.305ns (15.581%)  route 1.651ns (84.419%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.870ns = ( 8.120 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  6.000     6.000    
    AE20                                              0.000     6.000 f  reset (IN)
                         net (fo=0)                   0.000     6.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.305     6.305 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.651     7.956    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X7Y87          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     6.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     7.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.438 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.682     8.120    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X7Y87          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[22]/C
                         clock pessimism              0.000     8.120    
                         clock uncertainty           -0.035     8.084    
    SLICE_X7Y87          FDCE (Recov_fdce_C_CLR)     -0.117     7.967    Concurrent_loop_for_pixels[0].U1/result_reg[22]
  -------------------------------------------------------------------
                         required time                          7.967    
                         arrival time                          -7.956    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[20]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.305ns (16.460%)  route 1.547ns (83.540%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.869ns = ( 8.119 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  6.000     6.000    
    AE20                                              0.000     6.000 f  reset (IN)
                         net (fo=0)                   0.000     6.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.305     6.305 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.547     7.852    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X7Y85          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     6.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     7.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.438 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.681     8.119    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X7Y85          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[20]/C
                         clock pessimism              0.000     8.119    
                         clock uncertainty           -0.035     8.083    
    SLICE_X7Y85          FDCE (Recov_fdce_C_CLR)     -0.117     7.966    Concurrent_loop_for_pixels[0].U1/result_reg[20]
  -------------------------------------------------------------------
                         required time                          7.966    
                         arrival time                          -7.852    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[24]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.305ns (16.460%)  route 1.547ns (83.540%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.869ns = ( 8.119 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  6.000     6.000    
    AE20                                              0.000     6.000 f  reset (IN)
                         net (fo=0)                   0.000     6.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.305     6.305 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.547     7.852    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X7Y85          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     6.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     7.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.438 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.681     8.119    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X7Y85          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[24]/C
                         clock pessimism              0.000     8.119    
                         clock uncertainty           -0.035     8.083    
    SLICE_X7Y85          FDCE (Recov_fdce_C_CLR)     -0.117     7.966    Concurrent_loop_for_pixels[0].U1/result_reg[24]
  -------------------------------------------------------------------
                         required time                          7.966    
                         arrival time                          -7.852    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[25]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.305ns (16.460%)  route 1.547ns (83.540%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.869ns = ( 8.119 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  6.000     6.000    
    AE20                                              0.000     6.000 f  reset (IN)
                         net (fo=0)                   0.000     6.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.305     6.305 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.547     7.852    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X7Y85          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     6.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     7.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.438 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.681     8.119    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X7Y85          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[25]/C
                         clock pessimism              0.000     8.119    
                         clock uncertainty           -0.035     8.083    
    SLICE_X7Y85          FDCE (Recov_fdce_C_CLR)     -0.117     7.966    Concurrent_loop_for_pixels[0].U1/result_reg[25]
  -------------------------------------------------------------------
                         required time                          7.966    
                         arrival time                          -7.852    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[26]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.305ns (16.460%)  route 1.547ns (83.540%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.869ns = ( 8.119 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  6.000     6.000    
    AE20                                              0.000     6.000 f  reset (IN)
                         net (fo=0)                   0.000     6.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.305     6.305 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.547     7.852    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X7Y85          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     6.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     7.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.438 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.681     8.119    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X7Y85          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[26]/C
                         clock pessimism              0.000     8.119    
                         clock uncertainty           -0.035     8.083    
    SLICE_X7Y85          FDCE (Recov_fdce_C_CLR)     -0.117     7.966    Concurrent_loop_for_pixels[0].U1/result_reg[26]
  -------------------------------------------------------------------
                         required time                          7.966    
                         arrival time                          -7.852    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.122ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[27]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        1.844ns  (logic 0.305ns (16.531%)  route 1.539ns (83.469%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.869ns = ( 8.119 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  6.000     6.000    
    AE20                                              0.000     6.000 f  reset (IN)
                         net (fo=0)                   0.000     6.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.305     6.305 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.539     7.844    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X5Y85          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     6.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     7.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.438 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.681     8.119    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X5Y85          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[27]/C
                         clock pessimism              0.000     8.119    
                         clock uncertainty           -0.035     8.083    
    SLICE_X5Y85          FDCE (Recov_fdce_C_CLR)     -0.117     7.966    Concurrent_loop_for_pixels[0].U1/result_reg[27]
  -------------------------------------------------------------------
                         required time                          7.966    
                         arrival time                          -7.844    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[29]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.305ns (16.460%)  route 1.547ns (83.540%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.869ns = ( 8.119 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  6.000     6.000    
    AE20                                              0.000     6.000 f  reset (IN)
                         net (fo=0)                   0.000     6.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.305     6.305 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.547     7.852    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X6Y85          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     6.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     7.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.438 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.681     8.119    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X6Y85          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[29]/C
                         clock pessimism              0.000     8.119    
                         clock uncertainty           -0.035     8.083    
    SLICE_X6Y85          FDCE (Recov_fdce_C_CLR)     -0.079     8.004    Concurrent_loop_for_pixels[0].U1/result_reg[29]
  -------------------------------------------------------------------
                         required time                          8.004    
                         arrival time                          -7.852    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[30]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.305ns (16.460%)  route 1.547ns (83.540%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.869ns = ( 8.119 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  6.000     6.000    
    AE20                                              0.000     6.000 f  reset (IN)
                         net (fo=0)                   0.000     6.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.305     6.305 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.547     7.852    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X6Y85          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     6.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     7.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.438 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.681     8.119    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X6Y85          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[30]/C
                         clock pessimism              0.000     8.119    
                         clock uncertainty           -0.035     8.083    
    SLICE_X6Y85          FDCE (Recov_fdce_C_CLR)     -0.079     8.004    Concurrent_loop_for_pixels[0].U1/result_reg[30]
  -------------------------------------------------------------------
                         required time                          8.004    
                         arrival time                          -7.852    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[31]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.305ns (16.460%)  route 1.547ns (83.540%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.869ns = ( 8.119 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  6.000     6.000    
    AE20                                              0.000     6.000 f  reset (IN)
                         net (fo=0)                   0.000     6.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.305     6.305 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.547     7.852    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X6Y85          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     6.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     7.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.438 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.681     8.119    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X6Y85          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[31]/C
                         clock pessimism              0.000     8.119    
                         clock uncertainty           -0.035     8.083    
    SLICE_X6Y85          FDCE (Recov_fdce_C_CLR)     -0.079     8.004    Concurrent_loop_for_pixels[0].U1/result_reg[31]
  -------------------------------------------------------------------
                         required time                          8.004    
                         arrival time                          -7.852    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[15]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.305ns (17.197%)  route 1.468ns (82.803%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 8.086 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  6.000     6.000    
    AE20                                              0.000     6.000 f  reset (IN)
                         net (fo=0)                   0.000     6.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.305     6.305 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.468     7.772    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X8Y80          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     6.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     7.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.438 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.648     8.086    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X8Y80          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[15]/C
                         clock pessimism              0.000     8.086    
                         clock uncertainty           -0.035     8.050    
    SLICE_X8Y80          FDCE (Recov_fdce_C_CLR)     -0.079     7.971    Concurrent_loop_for_pixels[0].U1/result_reg[15]
  -------------------------------------------------------------------
                         required time                          7.971    
                         arrival time                          -7.772    
  -------------------------------------------------------------------
                         slack                                  0.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.610ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 0.640ns (28.872%)  route 1.577ns (71.128%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        4.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.678ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
    AE20                                              0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.640     5.640 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.577     7.217    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X4Y77          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.532     4.678    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y77          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[0]/C
                         clock pessimism              0.000     4.678    
                         clock uncertainty            0.035     4.714    
    SLICE_X4Y77          FDCE (Remov_fdce_C_CLR)     -0.106     4.608    Concurrent_loop_for_pixels[0].U1/result_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.608    
                         arrival time                           7.217    
  -------------------------------------------------------------------
                         slack                                  2.610    

Slack (MET) :             2.610ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 0.640ns (28.872%)  route 1.577ns (71.128%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        4.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.678ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
    AE20                                              0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.640     5.640 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.577     7.217    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X4Y77          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.532     4.678    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y77          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[3]/C
                         clock pessimism              0.000     4.678    
                         clock uncertainty            0.035     4.714    
    SLICE_X4Y77          FDCE (Remov_fdce_C_CLR)     -0.106     4.608    Concurrent_loop_for_pixels[0].U1/result_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.608    
                         arrival time                           7.217    
  -------------------------------------------------------------------
                         slack                                  2.610    

Slack (MET) :             2.610ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 0.640ns (28.872%)  route 1.577ns (71.128%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        4.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.678ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
    AE20                                              0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.640     5.640 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.577     7.217    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X4Y77          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.532     4.678    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y77          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[4]/C
                         clock pessimism              0.000     4.678    
                         clock uncertainty            0.035     4.714    
    SLICE_X4Y77          FDCE (Remov_fdce_C_CLR)     -0.106     4.608    Concurrent_loop_for_pixels[0].U1/result_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.608    
                         arrival time                           7.217    
  -------------------------------------------------------------------
                         slack                                  2.610    

Slack (MET) :             2.644ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 0.640ns (28.872%)  route 1.577ns (71.128%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        4.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.678ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
    AE20                                              0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.640     5.640 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.577     7.217    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X5Y77          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.532     4.678    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X5Y77          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[5]/C
                         clock pessimism              0.000     4.678    
                         clock uncertainty            0.035     4.714    
    SLICE_X5Y77          FDCE (Remov_fdce_C_CLR)     -0.140     4.574    Concurrent_loop_for_pixels[0].U1/result_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.574    
                         arrival time                           7.217    
  -------------------------------------------------------------------
                         slack                                  2.644    

Slack (MET) :             2.644ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 0.640ns (28.872%)  route 1.577ns (71.128%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        4.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.678ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
    AE20                                              0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.640     5.640 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.577     7.217    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X5Y77          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.532     4.678    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X5Y77          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[6]/C
                         clock pessimism              0.000     4.678    
                         clock uncertainty            0.035     4.714    
    SLICE_X5Y77          FDCE (Remov_fdce_C_CLR)     -0.140     4.574    Concurrent_loop_for_pixels[0].U1/result_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.574    
                         arrival time                           7.217    
  -------------------------------------------------------------------
                         slack                                  2.644    

Slack (MET) :             2.644ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 0.640ns (28.872%)  route 1.577ns (71.128%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        4.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.678ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
    AE20                                              0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.640     5.640 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.577     7.217    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X5Y77          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.532     4.678    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X5Y77          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[7]/C
                         clock pessimism              0.000     4.678    
                         clock uncertainty            0.035     4.714    
    SLICE_X5Y77          FDCE (Remov_fdce_C_CLR)     -0.140     4.574    Concurrent_loop_for_pixels[0].U1/result_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.574    
                         arrival time                           7.217    
  -------------------------------------------------------------------
                         slack                                  2.644    

Slack (MET) :             2.644ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 0.640ns (28.872%)  route 1.577ns (71.128%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        4.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.678ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
    AE20                                              0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.640     5.640 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.577     7.217    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X5Y77          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.532     4.678    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X5Y77          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[9]/C
                         clock pessimism              0.000     4.678    
                         clock uncertainty            0.035     4.714    
    SLICE_X5Y77          FDCE (Remov_fdce_C_CLR)     -0.140     4.574    Concurrent_loop_for_pixels[0].U1/result_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.574    
                         arrival time                           7.217    
  -------------------------------------------------------------------
                         slack                                  2.644    

Slack (MET) :             2.679ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.640ns (28.024%)  route 1.644ns (71.976%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        4.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.676ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
    AE20                                              0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.640     5.640 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.644     7.285    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X6Y76          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.530     4.676    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X6Y76          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[2]/C
                         clock pessimism              0.000     4.676    
                         clock uncertainty            0.035     4.712    
    SLICE_X6Y76          FDCE (Remov_fdce_C_CLR)     -0.106     4.606    Concurrent_loop_for_pixels[0].U1/result_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.606    
                         arrival time                           7.285    
  -------------------------------------------------------------------
                         slack                                  2.679    

Slack (MET) :             2.681ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.640ns (27.961%)  route 1.649ns (72.039%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        4.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.679ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
    AE20                                              0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.640     5.640 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.649     7.290    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X4Y78          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.533     4.679    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y78          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[10]/C
                         clock pessimism              0.000     4.679    
                         clock uncertainty            0.035     4.715    
    SLICE_X4Y78          FDCE (Remov_fdce_C_CLR)     -0.106     4.609    Concurrent_loop_for_pixels[0].U1/result_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.609    
                         arrival time                           7.290    
  -------------------------------------------------------------------
                         slack                                  2.681    

Slack (MET) :             2.681ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.640ns (27.961%)  route 1.649ns (72.039%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        4.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.679ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
    AE20                                              0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.640     5.640 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.649     7.290    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X4Y78          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.533     4.679    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y78          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[11]/C
                         clock pessimism              0.000     4.679    
                         clock uncertainty            0.035     4.715    
    SLICE_X4Y78          FDCE (Remov_fdce_C_CLR)     -0.106     4.609    Concurrent_loop_for_pixels[0].U1/result_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.609    
                         arrival time                           7.290    
  -------------------------------------------------------------------
                         slack                                  2.681    





