// Seed: 3530571071
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input tri id_2,
    output supply1 id_3,
    output supply1 id_4,
    input supply0 id_5,
    output supply0 id_6,
    output wor id_7,
    input wire id_8,
    input tri id_9,
    output tri0 id_10,
    input tri1 id_11,
    input tri0 id_12,
    input tri0 id_13,
    input supply1 id_14
);
endmodule
module module_1 (
    output tri1 id_0,
    output wire id_1,
    output supply0 id_2,
    input wire id_3,
    input wor id_4,
    output logic id_5,
    input wire id_6,
    output tri id_7
);
  always
    if (id_3) begin
      id_5 <= 1;
    end
  module_0(
      id_6, id_6, id_4, id_0, id_0, id_4, id_1, id_2, id_3, id_3, id_0, id_6, id_6, id_3, id_3
  );
  assign id_2 = 1;
endmodule
