$date
	Wed Sep 22 19:48:38 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module cpu_tb $end
$var wire 32 ! M_ADDRESS [31:0] $end
$var wire 1 " WRITE $end
$var wire 1 # READ $end
$var wire 32 $ PC [31:0] $end
$var wire 1 % M_inter_BUSYWAIT $end
$var wire 32 & M_WRITEDATA [31:0] $end
$var wire 32 ' M_READDATA [31:0] $end
$var wire 1 ( M_BUSYWAIT $end
$var wire 128 ) MEM_WRITEDATA [127:0] $end
$var wire 1 * MEM_WRITE $end
$var wire 128 + MEM_READDATA [127:0] $end
$var wire 1 , MEM_READ $end
$var wire 32 - MEM_ADDRESS [31:0] $end
$var wire 1 . I_inter_BUSYWAIT $end
$var wire 1 / I_BUSYWAIT $end
$var wire 32 0 INSTRUCTIONS [31:0] $end
$var wire 128 1 IMEM_READDATA [127:0] $end
$var wire 1 2 IMEM_READ $end
$var wire 28 3 IMEM_ADDRESS [27:0] $end
$var reg 1 4 CLK $end
$var reg 1 5 RESET $end
$scope module cpu1 $end
$var wire 1 4 CLK $end
$var wire 32 6 M_ADDRESS [31:0] $end
$var wire 1 5 RESET $end
$var wire 1 7 ZERO $end
$var wire 1 " WRITE $end
$var wire 32 8 VAL_OUT [31:0] $end
$var wire 32 9 SIGNOUT [31:0] $end
$var wire 1 : RESET2 $end
$var wire 1 ; REG_WRITE $end
$var wire 1 < REG_DEST $end
$var wire 1 # READ $end
$var wire 1 = PC_SEL $end
$var wire 32 > PC_4 [31:0] $end
$var wire 32 ? PC [31:0] $end
$var wire 1 @ P4_REG_WRITE_OUT $end
$var wire 32 A P4_PC_NEXT_OUT [31:0] $end
$var wire 32 B P4_M_READDATA_OUT [31:0] $end
$var wire 2 C P4_MEM_TO_REG_OUT [1:0] $end
$var wire 5 D P4_IN_ADDRESS_OUT [4:0] $end
$var wire 5 E P4_IN_ADDRESS [4:0] $end
$var wire 32 F P4_ALU_OUT [31:0] $end
$var wire 1 G P3_ZERO_OUT $end
$var wire 1 H P3_REG_WRITE_OUT $end
$var wire 32 I P3_PC_NEXT_OUT [31:0] $end
$var wire 32 J P3_OUT2_OUT [31:0] $end
$var wire 3 K P3_MEM_WRITE_OUT [2:0] $end
$var wire 2 L P3_MEM_TO_REG_OUT [1:0] $end
$var wire 3 M P3_MEM_READ_OUT [2:0] $end
$var wire 5 N P3_IN_ADDRESS_OUT [4:0] $end
$var wire 1 O P3_BRANCH_OUT $end
$var wire 32 P P3_ALU_OUT [31:0] $end
$var wire 32 Q P2_SIGNOUT_OUT [31:0] $end
$var wire 1 R P2_REG_WRITE_OUT $end
$var wire 1 S P2_REG_DEST_OUT $end
$var wire 5 T P2_RD2_OUT [4:0] $end
$var wire 5 U P2_RD1_OUT [4:0] $end
$var wire 1 V P2_PC_SEL_OUT $end
$var wire 32 W P2_PC_4_OUT [31:0] $end
$var wire 32 X P2_OUT2_OUT [31:0] $end
$var wire 5 Y P2_OUT2ADDRESS_OUT [4:0] $end
$var wire 32 Z P2_OUT1_OUT [31:0] $end
$var wire 5 [ P2_OUT1ADDRESS_OUT [4:0] $end
$var wire 3 \ P2_MEM_WRITE_OUT [2:0] $end
$var wire 2 ] P2_MEM_TO_REG_OUT [1:0] $end
$var wire 3 ^ P2_MEM_READ_OUT [2:0] $end
$var wire 3 _ P2_IMMI_SEL_OUT [2:0] $end
$var wire 1 ` P2_BRANCH_OUT $end
$var wire 2 a P2_ALU_SOURCE_OUT [1:0] $end
$var wire 5 b P2_ALU_OP_OUT [4:0] $end
$var wire 32 c P1_PC_4_OUT [31:0] $end
$var wire 32 d P1_INSTRUCTION_OUT [31:0] $end
$var wire 32 e OUT2 [31:0] $end
$var wire 32 f OUT1 [31:0] $end
$var wire 32 g M_WRITEDATA [31:0] $end
$var wire 32 h M_READDATA_OUT [31:0] $end
$var wire 32 i M_READDATA [31:0] $end
$var wire 1 ( M_BUSYWAIT $end
$var wire 32 j MUX4_OUT [31:0] $end
$var wire 32 k MUX3_OUT [31:0] $end
$var wire 32 l MUX2_OUT [31:0] $end
$var wire 32 m MUX2_ALU_OUT [31:0] $end
$var wire 5 n MUX1_OUT [4:0] $end
$var wire 32 o MUX1_ALU_OUT [31:0] $end
$var wire 3 p MEM_WRITE [2:0] $end
$var wire 2 q MEM_TO_REG [1:0] $end
$var wire 3 r MEM_READ [2:0] $end
$var wire 1 / I_BUSYWAIT $end
$var wire 32 s INSTRUCTIONS [31:0] $end
$var wire 3 t IMMI_SEL [2:0] $end
$var wire 2 u FORWAD2 [1:0] $end
$var wire 2 v FORWAD1 [1:0] $end
$var wire 1 w CONT_BRANCH $end
$var wire 1 x BUSYWAIT $end
$var wire 1 y BRANCH $end
$var wire 1 z AND_OUT $end
$var wire 2 { ALU_SOURCE [1:0] $end
$var wire 32 | ALU_OUT [31:0] $end
$var wire 5 } ALU_OP [4:0] $end
$var wire 32 ~ ADDER_OUT [31:0] $end
$scope module AND_21 $end
$var wire 1 z Y $end
$var wire 1 G B $end
$var wire 1 O A $end
$upscope $end
$scope module MEM_READ_con1 $end
$var wire 32 !" IN [31:0] $end
$var wire 3 "" CON [2:0] $end
$var reg 1 # MEM_READ $end
$var reg 32 #" OUT [31:0] $end
$upscope $end
$scope module OR_21 $end
$var wire 1 x Y $end
$var wire 1 ( B $end
$var wire 1 / A $end
$upscope $end
$scope module PC_UNIT1 $end
$var wire 1 x BUSY_WAIT $end
$var wire 1 4 CLK $end
$var wire 1 5 RESET $end
$var wire 1 w CON_BRANCH $end
$var wire 32 $" BRANCH_PC [31:0] $end
$var reg 32 %" PC [31:0] $end
$var reg 32 &" PC_4 [31:0] $end
$var reg 32 '" pc_hold [31:0] $end
$upscope $end
$scope module Pip_delay $end
$var wire 5 (" INPUT [4:0] $end
$var reg 5 )" OUTPUT [4:0] $end
$upscope $end
$scope module adder1 $end
$var wire 32 *" INPUT2 [31:0] $end
$var wire 32 +" INPUT1 [31:0] $end
$var reg 32 ," RESULT [31:0] $end
$upscope $end
$scope module alu1 $end
$var wire 32 -" RES_AND [31:0] $end
$var wire 32 ." RES_FWD [31:0] $end
$var wire 32 /" RES_OR [31:0] $end
$var wire 32 0" RES_XOR [31:0] $end
$var wire 5 1" SELECT [4:0] $end
$var wire 32 2" RES_SUB [31:0] $end
$var wire 32 3" RES_SRL [31:0] $end
$var wire 32 4" RES_SRA [31:0] $end
$var wire 32 5" RES_SLTU [31:0] $end
$var wire 32 6" RES_SLT [31:0] $end
$var wire 32 7" RES_SLL [31:0] $end
$var wire 1 8" RES_REMU $end
$var wire 32 9" RES_REM [31:0] $end
$var wire 32 :" RES_MULHU [31:0] $end
$var wire 32 ;" RES_MULHSU [31:0] $end
$var wire 32 <" RES_MULH [31:0] $end
$var wire 32 =" RES_MUL [31:0] $end
$var wire 32 >" RES_DIV [31:0] $end
$var wire 32 ?" RES_ADD [31:0] $end
$var wire 32 @" DATA2 [31:0] $end
$var wire 32 A" DATA1 [31:0] $end
$var wire 1 B" BR_BNE $end
$var wire 1 C" BR_BLTU $end
$var wire 1 D" BR_BLT $end
$var wire 1 E" BR_BGEU $end
$var wire 1 F" BR_BGE $end
$var wire 1 G" BR_BEQ $end
$var reg 1 7 BRANCH $end
$var reg 32 H" RESULT [31:0] $end
$upscope $end
$scope module ctrl_unit1 $end
$var wire 1 4 CLK $end
$var wire 3 I" FUN3 [2:0] $end
$var wire 7 J" FUN7 [6:0] $end
$var wire 7 K" OP [6:0] $end
$var wire 1 5 RESET $end
$var reg 5 L" ALU_OP [4:0] $end
$var reg 2 M" ALU_SOURCE [1:0] $end
$var reg 1 y BRANCH $end
$var reg 3 N" IMMI_SEL [2:0] $end
$var reg 3 O" MEM_READ [2:0] $end
$var reg 2 P" MEM_TO_REG [1:0] $end
$var reg 3 Q" MEM_WRITE [2:0] $end
$var reg 1 = PC_SEL $end
$var reg 1 < REG_DEST $end
$var reg 1 ; REG_WRITE $end
$upscope $end
$scope module fowarding_unit1 $end
$var wire 1 4 CLK $end
$var wire 1 5 RESET $end
$var wire 5 R" RD2 [4:0] $end
$var wire 5 S" RD1 [4:0] $end
$var wire 5 T" PREV_PREV_INADD [4:0] $end
$var wire 5 U" PREV_INADD [4:0] $end
$var reg 2 V" FORWARD1 [1:0] $end
$var reg 2 W" FORWARD2 [1:0] $end
$upscope $end
$scope module mcon $end
$var wire 1 z BRANCH_IN $end
$var wire 32 X" VAL_IN [31:0] $end
$var reg 1 w BRANCH_OUT $end
$var reg 1 : RESET_2 $end
$var reg 32 Y" VAL_OUT [31:0] $end
$upscope $end
$scope module mem_write_con1 $end
$var wire 32 Z" IN [31:0] $end
$var wire 3 [" CON [2:0] $end
$var reg 1 " MEM_WRITE $end
$var reg 32 \" OUT [31:0] $end
$upscope $end
$scope module mux1 $end
$var wire 1 S SEL $end
$var wire 5 ]" IN1 [4:0] $end
$var wire 5 ^" IN0 [4:0] $end
$var reg 5 _" OUT [4:0] $end
$upscope $end
$scope module mux2 $end
$var wire 1 V SEL $end
$var wire 32 `" IN1 [31:0] $end
$var wire 32 a" IN0 [31:0] $end
$var reg 32 b" OUT [31:0] $end
$upscope $end
$scope module mux3 $end
$var wire 2 c" SEL [1:0] $end
$var wire 32 d" IN2 [31:0] $end
$var wire 32 e" IN1 [31:0] $end
$var wire 32 f" IN0 [31:0] $end
$var reg 32 g" OUT [31:0] $end
$upscope $end
$scope module mux_32bitx31 $end
$var wire 2 h" SEL [1:0] $end
$var wire 32 i" IN2 [31:0] $end
$var wire 32 j" IN1 [31:0] $end
$var wire 32 k" IN0 [31:0] $end
$var reg 32 l" OUT [31:0] $end
$upscope $end
$scope module mux_alu1 $end
$var wire 32 m" INPUT3 [31:0] $end
$var wire 2 n" SELECT [1:0] $end
$var wire 32 o" INPUT2 [31:0] $end
$var wire 32 p" INPUT1 [31:0] $end
$var reg 32 q" RESULT [31:0] $end
$upscope $end
$scope module mux_alu2 $end
$var wire 32 r" INPUT1 [31:0] $end
$var wire 32 s" INPUT3 [31:0] $end
$var wire 2 t" SELECT [1:0] $end
$var wire 32 u" INPUT2 [31:0] $end
$var reg 32 v" RESULT [31:0] $end
$upscope $end
$scope module pipeline11 $end
$var wire 1 x BUSY_WAIT $end
$var wire 1 4 CLK $end
$var wire 32 w" PC_INCREMENT4 [31:0] $end
$var wire 1 5 RESET $end
$var wire 1 : RESET2 $end
$var wire 32 x" INSTRUCTION [31:0] $end
$var reg 32 y" INSTRUCTION_OUT [31:0] $end
$var reg 32 z" PC_INCREMENT4_OUT [31:0] $end
$upscope $end
$scope module pipeline21 $end
$var wire 5 {" ALU_OP [4:0] $end
$var wire 2 |" ALU_SOURCE [1:0] $end
$var wire 1 y BRANCH $end
$var wire 1 x BUSY_WAIT $end
$var wire 1 4 CLK $end
$var wire 3 }" IMMI_SEL [2:0] $end
$var wire 3 ~" MEM_READ [2:0] $end
$var wire 2 !# MEM_TO_REG [1:0] $end
$var wire 3 "# MEM_WRITE [2:0] $end
$var wire 5 ## OUT1ADDRESS [4:0] $end
$var wire 5 $# OUT2ADDRESS [4:0] $end
$var wire 32 %# PC_INCREMENT4 [31:0] $end
$var wire 1 = PC_SEL $end
$var wire 5 &# RD1 [4:0] $end
$var wire 5 '# RD2 [4:0] $end
$var wire 1 < REG_DEST $end
$var wire 1 ; REG_WRITE $end
$var wire 1 5 RESET $end
$var wire 1 : RESET2 $end
$var wire 32 (# SIGN_EXTENDED [31:0] $end
$var wire 32 )# OUT2 [31:0] $end
$var wire 32 *# OUT1 [31:0] $end
$var reg 5 +# ALU_OP_OUT [4:0] $end
$var reg 2 ,# ALU_SOURCE_OUT [1:0] $end
$var reg 1 ` BRANCH_OUT $end
$var reg 3 -# IMMI_SEL_OUT [2:0] $end
$var reg 3 .# MEM_READ_OUT [2:0] $end
$var reg 2 /# MEM_TO_REG_OUT [1:0] $end
$var reg 3 0# MEM_WRITE_OUT [2:0] $end
$var reg 5 1# OUT1ADDRESS_OUT [4:0] $end
$var reg 32 2# OUT1_OUT [31:0] $end
$var reg 5 3# OUT2ADDRESS_OUT [4:0] $end
$var reg 32 4# OUT2_OUT [31:0] $end
$var reg 32 5# PC_INCREMENT4_OUT [31:0] $end
$var reg 1 V PC_SEL_OUT $end
$var reg 5 6# RD1_OUT [4:0] $end
$var reg 5 7# RD2_OUT [4:0] $end
$var reg 1 S REG_DEST_OUT $end
$var reg 1 R REG_WRITE_OUT $end
$var reg 32 8# SIGN_EXTENDED_OUT [31:0] $end
$upscope $end
$scope module pipeline31 $end
$var wire 32 9# ALU_RESULT [31:0] $end
$var wire 1 ` BRANCH_RES $end
$var wire 1 x BUSY_WAIT $end
$var wire 1 4 CLK $end
$var wire 5 :# IN_ADDRESS [4:0] $end
$var wire 3 ;# MEM_READ [2:0] $end
$var wire 2 <# MEM_TO_REG [1:0] $end
$var wire 3 =# MEM_WRITE [2:0] $end
$var wire 32 ># OUT2 [31:0] $end
$var wire 32 ?# PC_NEXT [31:0] $end
$var wire 1 R REG_WRITE $end
$var wire 1 5 RESET $end
$var wire 1 7 ZERO $end
$var reg 32 @# ALU_RESULT_OUT [31:0] $end
$var reg 1 O BRANCH_RES_OUT $end
$var reg 5 A# IN_ADDRESS_OUT [4:0] $end
$var reg 3 B# MEM_READ_OUT [2:0] $end
$var reg 2 C# MEM_TO_REG_OUT [1:0] $end
$var reg 3 D# MEM_WRITE_OUT [2:0] $end
$var reg 32 E# OUT2_OUT [31:0] $end
$var reg 32 F# PC_NEXT_OUT [31:0] $end
$var reg 1 H REG_WRITE_OUT $end
$var reg 1 G ZERO_OUT $end
$upscope $end
$scope module pipeline41 $end
$var wire 32 G# ALU_RESULT [31:0] $end
$var wire 1 x BUSY_WAIT $end
$var wire 1 4 CLK $end
$var wire 32 H# DATA_READED [31:0] $end
$var wire 5 I# IN_ADDRESS [4:0] $end
$var wire 2 J# MEM_TO_REG [1:0] $end
$var wire 32 K# PC_NEXT [31:0] $end
$var wire 1 H REG_WRITE $end
$var wire 1 5 RESET $end
$var reg 32 L# ALU_RESULT_OUT [31:0] $end
$var reg 32 M# DATA_READED_OUT [31:0] $end
$var reg 5 N# IN_ADDRESS_OUT [4:0] $end
$var reg 3 O# MEM_READ_OUT [2:0] $end
$var reg 2 P# MEM_TO_REG_OUT [1:0] $end
$var reg 32 Q# PC_NEXT_OUT [31:0] $end
$var reg 1 @ REG_WRITE_OUT $end
$upscope $end
$scope module reg_file1 $end
$var wire 1 4 CLK $end
$var wire 32 R# IN [31:0] $end
$var wire 5 S# INADDRESS [4:0] $end
$var wire 5 T# OUT1ADDRESS [4:0] $end
$var wire 5 U# OUT2ADDRESS [4:0] $end
$var wire 1 5 RESET $end
$var wire 1 @ WRITEENABLE $end
$var reg 32 V# OUT1 [31:0] $end
$var reg 32 W# OUT2 [31:0] $end
$var integer 32 X# i [31:0] $end
$var integer 32 Y# wflag [31:0] $end
$upscope $end
$scope module sign1 $end
$var wire 3 Z# IMMI_SEL [2:0] $end
$var wire 32 [# SIGNIN [31:0] $end
$var reg 12 \# OFFSET [11:0] $end
$var reg 32 ]# SIGNHOLD [31:0] $end
$var reg 32 ^# SIGNOUT [31:0] $end
$upscope $end
$upscope $end
$scope module data_memory1 $end
$var wire 1 4 clock $end
$var wire 1 5 reset $end
$var wire 128 _# writedata [127:0] $end
$var wire 1 * write $end
$var wire 1 , read $end
$var wire 32 `# address [31:0] $end
$var reg 1 % busywait $end
$var reg 1 a# readaccess $end
$var reg 128 b# readdata [127:0] $end
$var reg 1 c# writeaccess $end
$var integer 32 d# i [31:0] $end
$upscope $end
$scope module dcache1 $end
$var wire 32 e# address [31:0] $end
$var wire 1 4 clock $end
$var wire 1 % mem_busywait $end
$var wire 128 f# mem_readdata [127:0] $end
$var wire 1 # read $end
$var wire 1 5 reset $end
$var wire 1 " write $end
$var wire 32 g# writedata [31:0] $end
$var wire 27 h# tag [26:0] $end
$var wire 2 i# offset [1:0] $end
$var wire 3 j# index [2:0] $end
$var reg 1 ( busywait $end
$var reg 27 k# cache_tag [26:0] $end
$var reg 128 l# data [127:0] $end
$var reg 1 m# dirty $end
$var reg 1 n# hit $end
$var reg 32 o# mem_address [31:0] $end
$var reg 1 , mem_read $end
$var reg 1 * mem_write $end
$var reg 128 p# mem_writedata [127:0] $end
$var reg 3 q# next_state [2:0] $end
$var reg 32 r# readdata [31:0] $end
$var reg 3 s# state [2:0] $end
$var reg 1 t# tagout $end
$var reg 1 u# valid $end
$var integer 32 v# i [31:0] $end
$upscope $end
$scope module instruction_cache1 $end
$var wire 1 4 clock $end
$var wire 32 w# pc [31:0] $end
$var wire 1 5 reset $end
$var wire 128 x# mem_readdata [127:0] $end
$var wire 1 . mem_busywait $end
$var reg 1 / busywait $end
$var reg 3 y# cache_tag [2:0] $end
$var reg 128 z# data [127:0] $end
$var reg 1 {# hit $end
$var reg 3 |# index [2:0] $end
$var reg 32 }# instruction [31:0] $end
$var reg 28 ~# mem_address [27:0] $end
$var reg 1 2 mem_read $end
$var reg 2 !$ offset [1:0] $end
$var reg 1 "$ read $end
$var reg 3 #$ tag [2:0] $end
$var reg 1 $$ tagout $end
$var reg 1 %$ valid $end
$var integer 32 &$ i [31:0] $end
$upscope $end
$scope module instruction_memory1 $end
$var wire 28 '$ address [27:0] $end
$var wire 1 4 clock $end
$var wire 1 2 read $end
$var reg 1 . busywait $end
$var reg 1 ($ readaccess $end
$var reg 128 )$ readdata [127:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )$
0($
bx '$
bx &$
1%$
x$$
bx #$
x"$
bx !$
bx ~#
bx }#
bx |#
x{#
bx z#
bx y#
bx x#
bx w#
bx v#
xu#
xt#
bx s#
bx r#
bx q#
bx p#
bx o#
xn#
xm#
bx l#
bx k#
bz j#
bz i#
bz h#
bx g#
bx f#
bz e#
bx d#
xc#
bx b#
xa#
bx `#
bx _#
bx ^#
bx ]#
bx \#
bx [#
bx Z#
bx Y#
bx X#
bx W#
bx V#
bx U#
bx T#
bx S#
bx R#
bx Q#
bx P#
bx O#
bx N#
bx M#
bx L#
bx K#
bx J#
bx I#
bx H#
bx G#
bx F#
bx E#
bx D#
bx C#
bx B#
bx A#
bx @#
bx ?#
bx >#
bx =#
bx <#
bx ;#
bx :#
bx 9#
bx 8#
bx 7#
bx 6#
bx 5#
bx 4#
bx 3#
bx 2#
bx 1#
bx 0#
bx /#
bx .#
bx -#
bx ,#
bx +#
bx *#
bx )#
bx (#
bx '#
bx &#
bx %#
bx $#
bx ##
bx "#
bx !#
bx ~"
bx }"
bx |"
bx {"
bx z"
bx y"
bx x"
bx w"
bx v"
bx u"
bx t"
bx s"
bx r"
bx q"
bx p"
bx o"
bx n"
bx m"
bx l"
bx k"
bx j"
bx i"
bx h"
bx g"
bx f"
bx e"
bx d"
bx c"
bx b"
bx a"
bx `"
bx _"
bx ^"
bx ]"
bx \"
bx ["
bx Z"
bx Y"
bx X"
bx W"
bx V"
bx U"
bx T"
bx S"
bx R"
bx Q"
bx P"
bx O"
bx N"
bx M"
bx L"
bx K"
bx J"
bx I"
bx H"
xG"
xF"
xE"
xD"
xC"
xB"
bx A"
bx @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
x8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
bx )"
bx ("
b0 '"
bx &"
bx %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
bx |
bx {
xz
xy
xx
xw
bx v
bx u
bx t
bx s
bx r
bx q
bx p
bx o
bx n
bx m
bx l
bx k
bx j
bx i
bx h
bx g
bx f
bx e
bx d
bx c
bx b
bx a
x`
bx _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
bx W
xV
bx U
bx T
xS
xR
bx Q
bx P
xO
bx N
bx M
bx L
bx K
bx J
bx I
xH
xG
bx F
bx E
bx D
bx C
bx B
bx A
x@
bx ?
bx >
x=
x<
x;
x:
bx 9
bx 8
x7
bz 6
05
14
bx 3
02
bx 1
bx 0
x/
0.
bx -
x,
bx +
x*
bx )
x(
bx '
bx &
x%
bx $
x#
x"
bz !
$end
#10
0n#
0t#
#20
0(
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx )
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx _#
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx p#
0*
0,
b0 q#
b0 #$
b0 |#
b0 !$
1"$
b1000 v#
b1 X#
b1000 &$
0%$
0c#
0a#
0%
b100000000 d#
b0 s#
b100 >
b100 &"
b100 w"
b0 $
b0 ?
b0 %"
b0 w#
b0 u
b0 W"
b0 v
b0 V"
b0 n"
b0 t"
15
#30
b0 $#
b0 ##
b0 '#
b0 &#
b0 U#
b0 T#
b0 J"
b0 I"
b0 K"
b0 d
b0 y"
b0 [#
b0 o
b0 A"
b0 q"
0"
0#
0z
b0 z#
b0 y#
b0 Y
b0 R"
b0 3#
b0 [
b0 S"
b0 1#
b0 T
b0 ]"
b0 7#
b0 U
b0 ^"
b0 6#
0R
b0 Q
b0 +"
b0 e"
b0 8#
b11111111111111111111111111111100 W
b11111111111111111111111111111100 a"
b11111111111111111111111111111100 d"
b11111111111111111111111111111100 5#
b0 X
b0 f"
b0 4#
b0 >#
b0 Z
b0 `"
b0 p"
b0 2#
b0 b
b0 1"
b0 +#
b0 _
b0 -#
b0 \
b0 0#
b0 =#
b0 ^
b0 .#
b0 ;#
b0 a
b0 c"
b0 ,#
b0 ]
b0 /#
b0 <#
0S
0`
0G
b0 I
b0 F#
b0 K#
b0 J
b0 Z"
b0 E#
b0 P
b0 X"
b0 o"
b0 u"
b0 @#
b0 G#
b0 N
b0 ("
b0 U"
b0 A#
b0 L
b0 C#
b0 J#
b0 K
b0 ["
b0 D#
b0 M
b0 ""
b0 B#
0H
0O
b0 A
b0 i"
b0 Q#
b0 B
b0 j"
b0 M#
b0 F
b0 k"
b0 L#
b0 D
b0 T"
b0 N#
b0 S#
b0 C
b0 h"
b0 P#
0@
b0x 5"
b0x 6"
#40
b11111111111111111111111111111100 c
b11111111111111111111111111111100 z"
b11111111111111111111111111111100 %#
1($
1.
1x
b0 m
b0 @"
b0 v"
12
b0 3
b0 ~#
b0 '$
1/
b0 k
b0 g"
b0 r"
b0 n
b0 _"
b0 :#
0:
b0 8
b0 $"
b0 Y"
0w
b0 E
b0 )"
b0 I#
b0 j
b0 l"
b0 m"
b0 s"
b0 R#
0{#
1$$
b100000 X#
04
#50
b0 e
b0 )#
b0 W#
b0 f
b0 *#
b0 V#
#60
b0 -"
05
#70
07
b0 |
b0 H"
b0 9#
b0 5"
b0 6"
b0 0"
b0 /"
1E"
0C"
1F"
0D"
0B"
1G"
b0 :"
b0 ;"
b0 <"
b0 ="
b0 4"
b0 3"
b0 7"
b0 2"
b0 ?"
b0 ."
#80
14
#100
b1 u
b1 W"
b1 v
b1 V"
b1 n"
b1 t"
#120
04
#160
14
#200
04
#240
14
#280
04
#320
14
#360
04
#400
14
#440
04
#480
14
bx10010011 1
bx10010011 x#
bx10010011 )$
#520
04
#560
14
#600
04
#640
14
#680
04
#720
14
#760
04
#800
14
#840
04
#880
14
bx0000000010010011 1
bx0000000010010011 x#
bx0000000010010011 )$
#920
04
#960
14
#1000
04
#1040
14
#1080
04
#1120
14
#1160
04
#1200
14
#1240
04
#1280
14
bx010100000000000010010011 1
bx010100000000000010010011 x#
bx010100000000000010010011 )$
#1320
04
#1360
14
#1400
04
#1440
14
#1480
04
#1520
14
#1560
04
#1600
14
#1640
04
#1680
14
bx00000000010100000000000010010011 1
bx00000000010100000000000010010011 x#
bx00000000010100000000000010010011 )$
#1720
04
#1760
14
#1800
04
#1840
14
#1880
04
#1920
14
#1960
04
#2000
14
#2040
04
#2080
14
bx0001001100000000010100000000000010010011 1
bx0001001100000000010100000000000010010011 x#
bx0001001100000000010100000000000010010011 )$
#2120
04
#2160
14
#2200
04
#2240
14
#2280
04
#2320
14
#2360
04
#2400
14
#2440
04
#2480
14
bx011000010001001100000000010100000000000010010011 1
bx011000010001001100000000010100000000000010010011 x#
bx011000010001001100000000010100000000000010010011 )$
#2520
04
#2560
14
#2600
04
#2640
14
#2680
04
#2720
14
#2760
04
#2800
14
#2840
04
#2880
14
bx01010000011000010001001100000000010100000000000010010011 1
bx01010000011000010001001100000000010100000000000010010011 x#
bx01010000011000010001001100000000010100000000000010010011 )$
#2920
04
#2960
14
#3000
04
#3040
14
#3080
04
#3120
14
#3160
04
#3200
14
#3240
04
#3280
14
bx0000000001010000011000010001001100000000010100000000000010010011 1
bx0000000001010000011000010001001100000000010100000000000010010011 x#
bx0000000001010000011000010001001100000000010100000000000010010011 )$
#3320
04
#3360
14
#3400
04
#3440
14
#3480
04
#3520
14
#3560
04
#3600
14
#3640
04
#3680
14
bx101100110000000001010000011000010001001100000000010100000000000010010011 1
bx101100110000000001010000011000010001001100000000010100000000000010010011 x#
bx101100110000000001010000011000010001001100000000010100000000000010010011 )$
#3720
04
#3760
14
#3800
04
#3840
14
#3880
04
#3920
14
#3960
04
#4000
14
#4040
04
#4080
14
bx10000001101100110000000001010000011000010001001100000000010100000000000010010011 1
bx10000001101100110000000001010000011000010001001100000000010100000000000010010011 x#
bx10000001101100110000000001010000011000010001001100000000010100000000000010010011 )$
#4120
04
#4160
14
#4200
04
#4240
14
#4280
04
#4320
14
#4360
04
#4400
14
#4440
04
#4480
14
bx0010000010000001101100110000000001010000011000010001001100000000010100000000000010010011 1
bx0010000010000001101100110000000001010000011000010001001100000000010100000000000010010011 x#
bx0010000010000001101100110000000001010000011000010001001100000000010100000000000010010011 )$
#4520
04
#4560
14
#4600
04
#4640
14
#4680
04
#4720
14
#4760
04
#4800
14
#4840
04
#4880
14
bx000000000010000010000001101100110000000001010000011000010001001100000000010100000000000010010011 1
bx000000000010000010000001101100110000000001010000011000010001001100000000010100000000000010010011 x#
bx000000000010000010000001101100110000000001010000011000010001001100000000010100000000000010010011 )$
#4920
04
#4960
14
#5000
04
#5040
14
#5080
04
#5120
14
#5160
04
#5200
14
#5240
04
#5280
14
bx00100011000000000010000010000001101100110000000001010000011000010001001100000000010100000000000010010011 1
bx00100011000000000010000010000001101100110000000001010000011000010001001100000000010100000000000010010011 x#
bx00100011000000000010000010000001101100110000000001010000011000010001001100000000010100000000000010010011 )$
#5320
04
#5360
14
#5400
04
#5440
14
#5480
04
#5520
14
#5560
04
#5600
14
#5640
04
#5680
14
bx0010001000100011000000000010000010000001101100110000000001010000011000010001001100000000010100000000000010010011 1
bx0010001000100011000000000010000010000001101100110000000001010000011000010001001100000000010100000000000010010011 x#
bx0010001000100011000000000010000010000001101100110000000001010000011000010001001100000000010100000000000010010011 )$
#5720
04
#5760
14
#5800
04
#5840
14
#5880
04
#5920
14
#5960
04
#6000
14
#6040
04
#6080
14
bx001100000010001000100011000000000010000010000001101100110000000001010000011000010001001100000000010100000000000010010011 1
bx001100000010001000100011000000000010000010000001101100110000000001010000011000010001001100000000010100000000000010010011 x#
bx001100000010001000100011000000000010000010000001101100110000000001010000011000010001001100000000010100000000000010010011 )$
#6120
04
#6160
14
#6200
04
#6240
14
#6280
04
#6320
14
#6360
04
#6400
14
#6440
04
#6480
1%$
b1100000010001000100011000000000010000010000001101100110000000001010000011000010001001100000000010100000000000010010011 z#
bx 3
bx ~#
bx '$
02
14
0($
0.
b1100000010001000100011000000000010000010000001101100110000000001010000011000010001001100000000010100000000000010010011 1
b1100000010001000100011000000000010000010000001101100110000000001010000011000010001001100000000010100000000000010010011 x#
b1100000010001000100011000000000010000010000001101100110000000001010000011000010001001100000000010100000000000010010011 )$
#6500
b10100000000000010010011 0
b10100000000000010010011 s
b10100000000000010010011 x"
b10100000000000010010011 }#
1{#
#6520
04
#6560
0x
0"$
0/
14
#6570
bx Q
bx +"
bx e"
bx 8#
bx b
bx 1"
bx +#
bx _
bx -#
bx a
bx c"
bx ,#
xS
bx B
bx j"
bx M#
b100 '"
#6580
bx \
bx 0#
bx =#
bx ^
bx .#
bx ;#
x`
bx I
bx F#
bx K#
b1 !$
1"$
b1 $#
b101 ##
b1 '#
b101 &#
b101 U#
b10011 K"
b1000 >
b1000 &"
b1000 w"
b100 $
b100 ?
b100 %"
b100 w#
b10100000000000010010011 d
b10100000000000010010011 y"
b10100000000000010010011 [#
b100 c
b100 z"
b100 %#
#6590
xR
bx ]
bx /#
bx <#
b0 t
b0 N"
b0 }"
b0 Z#
b0 }
b0 L"
b0 {"
1<
0y
b1 {
b1 M"
b1 |"
1;
b0 q
b0 P"
b0 !#
b0 p
b0 Q"
b0 "#
b0 r
b0 O"
b0 ~"
#6600
b101 9
b101 (#
b101 ^#
b101 ]#
b10100000110000100010011 0
b10100000110000100010011 s
b10100000110000100010011 x"
b10100000110000100010011 }#
04
#6640
0"$
14
#6650
bx A
bx i"
bx Q#
bx K
bx ["
bx D#
bx M
bx ""
bx B#
xO
b1 Y
b1 R"
b1 3#
b101 [
b101 S"
b101 1#
b101 U
b101 ^"
b101 6#
b101 Q
b101 +"
b101 e"
b101 8#
b100 W
b100 a"
b100 d"
b100 5#
b0 b
b0 1"
b0 +#
b0 _
b0 -#
b1 a
b1 c"
b1 ,#
1S
b1000 '"
b1 T
b1 ]"
b1 7#
#6660
bx L
bx C#
bx J#
xH
b0 \
b0 0#
b0 =#
b0 ^
b0 .#
b0 ;#
0`
b10 !$
1"$
b10 $#
b10 '#
b110 I"
b101 m
b101 @"
b101 v"
b101 k
b101 g"
b101 r"
b1 n
b1 _"
b1 :#
b1100 >
b1100 &"
b1100 w"
b1000 $
b1000 ?
b1000 %"
b1000 w#
b10100000110000100010011 d
b10100000110000100010011 y"
b10100000110000100010011 [#
b1000 c
b1000 z"
b1000 %#
b0 u
b0 W"
b0 v
b0 V"
b0 n"
b0 t"
#6670
1R
b0 ]
b0 /#
b0 <#
b110 }
b110 L"
b110 {"
#6680
b1000001000000110110011 0
b1000001000000110110011 s
b1000001000000110110011 x"
b1000001000000110110011 }#
04
#6690
b101 |
b101 H"
b101 9#
b1 5"
b1 6"
08"
b101 0"
b101 /"
0E"
1C"
0F"
1D"
1B"
0G"
b0 9"
b0 >"
b11111111111111111111111111111011 2"
b101 ?"
b101 ."
#6720
0"$
14
#6730
b10 Y
b10 R"
b10 3#
b1000 W
b1000 a"
b1000 d"
b1000 5#
b110 b
b110 1"
b110 +#
b101 P
b101 X"
b101 o"
b101 u"
b101 @#
b101 G#
b0 K
b0 ["
b0 D#
b0 M
b0 ""
b0 B#
0O
bx C
bx h"
bx P#
x@
b1100 '"
b10 T
b10 ]"
b10 7#
#6740
b1 N
b1 ("
b1 U"
b1 A#
b0 L
b0 C#
b0 J#
1H
b11 !$
1"$
b11 $#
b10 ##
b11 '#
b10 &#
b10 U#
b1 T#
b0 I"
b110011 K"
b101 8
b101 $"
b101 Y"
b10 n
b10 _"
b10 :#
b10000 >
b10000 &"
b10000 w"
b1100 $
b1100 ?
b1100 %"
b1100 w#
b1000001000000110110011 d
b1000001000000110110011 y"
b1000001000000110110011 [#
b1100 c
b1100 z"
b1100 %#
#6750
b1 E
b1 )"
b1 I#
b0 }
b0 L"
b0 {"
b0 {
b0 M"
b0 |"
b10 9
b10 (#
b10 ^#
b10 ]#
#6760
b1100000010001000100011 0
b1100000010001000100011 s
b1100000010001000100011 x"
b1100000010001000100011 }#
04
#6800
0"$
14
#6810
b101 F
b101 k"
b101 L#
b1 D
b1 T"
b1 N#
b1 S#
b0 C
b0 h"
b0 P#
1@
b11 Y
b11 R"
b11 3#
b10 [
b10 S"
b10 1#
b10 U
b10 ^"
b10 6#
b10 Q
b10 +"
b10 e"
b10 8#
b1100 W
b1100 a"
b1100 d"
b1100 5#
b0 b
b0 1"
b0 +#
b0 a
b0 c"
b0 ,#
b10000 '"
b11 T
b11 ]"
b11 7#
#6820
b10 N
b10 ("
b10 U"
b10 A#
b0 m
b0 @"
b0 v"
b1 |#
b0 !$
1"$
b100 $#
b11 ##
b100 '#
b11 &#
b11 U#
b0 T#
b10 I"
b100011 K"
b101 j
b101 l"
b101 m"
b101 s"
b101 R#
b0 k
b0 g"
b0 r"
b11 n
b11 _"
b11 :#
b10100 >
b10100 &"
b10100 w"
b10000 $
b10000 ?
b10000 %"
b10000 w#
b1100000010001000100011 d
b1100000010001000100011 y"
b1100000010001000100011 [#
b10000 c
b10000 z"
b10000 %#
#6830
b10 E
b10 )"
b10 I#
b0 z#
0%$
b11 p
b11 Q"
b11 "#
b10 t
b10 N"
b10 }"
b10 Z#
b1 {
b1 M"
b1 |"
0;
b11 9
b11 (#
b11 ^#
b11 ]#
#6840
1($
1.
1x
12
b1 3
b1 ~#
b1 '$
1/
b100 9
b100 (#
b100 ^#
b100 ]#
b100 \#
0{#
04
#6850
b0 |
b0 H"
b0 9#
b0 5"
b0 6"
x8"
b0 0"
b0 /"
1E"
0C"
1F"
0D"
0B"
1G"
bx 9"
bx >"
b0 2"
b0 ?"
b0 ."
#6880
b1 Y#
14
#6900
b101 o
b101 A"
b101 q"
b101 m
b101 @"
b101 v"
b1 v
b1 V"
b1 n"
b1 t"
#6920
04
#6930
08"
b101 /"
b101 -"
b11001 :"
b11001 ;"
b11001 <"
b11001 ="
b10100000 7"
b0 9"
b1 >"
b1010 ?"
b101 ."
#6940
b1010 |
b1010 H"
b1010 9#
#6960
14
#7000
04
#7040
14
#7080
04
#7120
14
#7160
04
#7200
14
#7240
04
#7280
14
b1100000010001000100011000000000010000010000001101100110000000001010000011000010001001100000000010100000000000000100011 1
b1100000010001000100011000000000010000010000001101100110000000001010000011000010001001100000000010100000000000000100011 x#
b1100000010001000100011000000000010000010000001101100110000000001010000011000010001001100000000010100000000000000100011 )$
#7320
04
#7360
14
#7400
04
#7440
14
#7480
04
#7520
14
#7560
04
#7600
14
#7640
04
#7680
14
b1100000010001000100011000000000010000010000001101100110000000001010000011000010001001100000000010100000010001000100011 1
b1100000010001000100011000000000010000010000001101100110000000001010000011000010001001100000000010100000010001000100011 x#
b1100000010001000100011000000000010000010000001101100110000000001010000011000010001001100000000010100000010001000100011 )$
#7720
04
#7760
14
#7800
04
#7840
14
#7880
04
#7920
14
#7960
04
#8000
14
#8040
04
#8080
14
b1100000010001000100011000000000010000010000001101100110000000001010000011000010001001100000000001100000010001000100011 1
b1100000010001000100011000000000010000010000001101100110000000001010000011000010001001100000000001100000010001000100011 x#
b1100000010001000100011000000000010000010000001101100110000000001010000011000010001001100000000001100000010001000100011 )$
#8120
04
#8160
14
#8200
04
#8240
14
#8280
04
#8320
14
#8360
04
#8400
14
#8440
04
#8480
14
#8520
04
#8560
14
#8600
04
#8640
14
#8680
04
#8720
14
#8760
04
#8800
14
#8840
04
#8880
14
b1100000010001000100011000000000010000010000001101100110000000001010000011000011001001100000000001100000010001000100011 1
b1100000010001000100011000000000010000010000001101100110000000001010000011000011001001100000000001100000010001000100011 x#
b1100000010001000100011000000000010000010000001101100110000000001010000011000011001001100000000001100000010001000100011 )$
#8920
04
#8960
14
#9000
04
#9040
14
#9080
04
#9120
14
#9160
04
#9200
14
#9240
04
#9280
14
b1100000010001000100011000000000010000010000001101100110000000001010000000100001001001100000000001100000010001000100011 1
b1100000010001000100011000000000010000010000001101100110000000001010000000100001001001100000000001100000010001000100011 x#
b1100000010001000100011000000000010000010000001101100110000000001010000000100001001001100000000001100000010001000100011 )$
#9320
04
#9360
14
#9400
04
#9440
14
#9480
04
#9520
14
#9560
04
#9600
14
#9640
04
#9680
14
b1100000010001000100011000000000010000010000001101100110000000000110001000100001001001100000000001100000010001000100011 1
b1100000010001000100011000000000010000010000001101100110000000000110001000100001001001100000000001100000010001000100011 x#
b1100000010001000100011000000000010000010000001101100110000000000110001000100001001001100000000001100000010001000100011 )$
#9720
04
#9760
14
#9800
04
#9840
14
#9880
04
#9920
14
#9960
04
#10000
14
#10040
04
#10080
14
#10120
04
#10160
14
#10200
04
#10240
14
#10280
04
#10320
14
#10360
04
#10400
14
#10440
04
#10480
14
b1100000010001000100011000000000010000010000001000100110000000000110001000100001001001100000000001100000010001000100011 1
b1100000010001000100011000000000010000010000001000100110000000000110001000100001001001100000000001100000010001000100011 x#
b1100000010001000100011000000000010000010000001000100110000000000110001000100001001001100000000001100000010001000100011 )$
#10520
04
#10560
14
#10600
04
#10640
14
#10680
04
#10720
14
#10760
04
#10800
14
#10840
04
#10880
14
b1100000010001000100011000000000010000000000000000100110000000000110001000100001001001100000000001100000010001000100011 1
b1100000010001000100011000000000010000000000000000100110000000000110001000100001001001100000000001100000010001000100011 x#
b1100000010001000100011000000000010000000000000000100110000000000110001000100001001001100000000001100000010001000100011 )$
#10920
04
#10960
14
#11000
04
#11040
14
#11080
04
#11120
14
#11160
04
#11200
14
#11240
04
#11280
14
b1100000010001000100011000000000000000000000000000100110000000000110001000100001001001100000000001100000010001000100011 1
b1100000010001000100011000000000000000000000000000100110000000000110001000100001001001100000000001100000010001000100011 x#
b1100000010001000100011000000000000000000000000000100110000000000110001000100001001001100000000001100000010001000100011 )$
#11320
04
#11360
14
#11400
04
#11440
14
#11480
04
#11520
14
#11560
04
#11600
14
#11640
04
#11680
14
#11720
04
#11760
14
#11800
04
#11840
14
#11880
04
#11920
14
#11960
04
#12000
14
#12040
04
#12080
14
b1100000010001000010011000000000000000000000000000100110000000000110001000100001001001100000000001100000010001000100011 1
b1100000010001000010011000000000000000000000000000100110000000000110001000100001001001100000000001100000010001000100011 x#
b1100000010001000010011000000000000000000000000000100110000000000110001000100001001001100000000001100000010001000100011 )$
#12120
04
#12160
14
#12200
04
#12240
14
#12280
04
#12320
14
#12360
04
#12400
14
#12440
04
#12480
14
b1100000000000000010011000000000000000000000000000100110000000000110001000100001001001100000000001100000010001000100011 1
b1100000000000000010011000000000000000000000000000100110000000000110001000100001001001100000000001100000010001000100011 x#
b1100000000000000010011000000000000000000000000000100110000000000110001000100001001001100000000001100000010001000100011 )$
#12520
04
#12560
14
#12600
04
#12640
14
#12680
04
#12720
14
#12760
04
#12800
14
#12840
04
#12880
14
b10011000000000000000000000000000100110000000000110001000100001001001100000000001100000010001000100011 1
b10011000000000000000000000000000100110000000000110001000100001001001100000000001100000010001000100011 x#
b10011000000000000000000000000000100110000000000110001000100001001001100000000001100000010001000100011 )$
#12920
04
#12960
14
#13000
04
#13040
14
#13080
04
#13120
14
#13160
04
#13200
14
#13240
04
#13280
1%$
b10011000000000000000000000000000100110000000000110001000100001001001100000000001100000010001000100011 z#
bx 3
bx ~#
bx '$
02
14
0($
0.
#13300
1{#
#13320
04
#13360
0x
0"$
0/
14
#13370
b1010 o
b1010 A"
b1010 q"
b1010 m
b1010 @"
b1010 v"
b10 D
b10 T"
b10 N#
b10 S#
b1010 P
b1010 X"
b1010 o"
b1010 u"
b1010 @#
b1010 G#
b100 Y
b100 R"
b100 3#
b11 [
b11 S"
b11 1#
b11 U
b11 ^"
b11 6#
b100 Q
b100 +"
b100 e"
b100 8#
b10000 W
b10000 a"
b10000 d"
b10000 5#
b10 _
b10 -#
b1 a
b1 c"
b1 ,#
b10100 '"
b100 T
b100 ]"
b100 7#
#13380
b11 N
b11 ("
b11 U"
b11 A#
b11 \
b11 0#
b11 =#
b1 !$
1"$
b0 o
b0 A"
b0 q"
b100 m
b100 @"
b100 v"
b1010 8
b1010 $"
b1010 Y"
b100 k
b100 g"
b100 r"
b100 n
b100 _"
b100 :#
b11000 >
b11000 &"
b11000 w"
b10100 $
b10100 ?
b10100 %"
b10100 w#
b10100 c
b10100 z"
b10100 %#
b0 v
b0 V"
b0 n"
b0 t"
#13390
0R
b11 E
b11 )"
b11 I#
#13400
b1100010001000010010011 0
b1100010001000010010011 s
b1100010001000010010011 x"
b1100010001000010010011 }#
04
#13410
b100 |
b100 H"
b100 9#
b1 5"
b1 6"
b100 0"
b100 /"
b0 -"
0E"
1C"
0F"
1D"
b0 7"
1B"
0G"
b0 >"
b0 :"
b0 ;"
b0 <"
b0 ="
b11111111111111111111111111111100 2"
b100 ?"
b100 ."
#13440
0"$
14
#13450
1x
1(
b0 &
b0 g
b0 \"
b0 g#
1"
b10100 W
b10100 a"
b10100 d"
b10100 5#
b100 P
b100 X"
b100 o"
b100 u"
b100 @#
b100 G#
b11 K
b11 ["
b11 D#
b1010 F
b1010 k"
b1010 L#
b11 D
b11 T"
b11 N#
b11 S#
b11000 '"
#13460
b100 N
b100 ("
b100 U"
b100 A#
0H
b10 !$
1"$
b1 $#
b1 '#
b10 T#
b1 I"
b10011 K"
b100 o
b100 A"
b100 q"
b100 8
b100 $"
b100 Y"
b1010 j
b1010 l"
b1010 m"
b1010 s"
b1010 R#
b11100 >
b11100 &"
b11100 w"
b11000 $
b11000 ?
b11000 %"
b11000 w#
b1100010001000010010011 d
b1100010001000010010011 y"
b1100010001000010010011 [#
b11000 c
b11000 z"
b11000 %#
b1 v
b1 V"
b1 n"
b1 t"
#13470
b100 E
b100 )"
b100 I#
b1 t
b1 N"
b1 }"
b1 Z#
b1 }
b1 L"
b1 {"
1;
b0 p
b0 Q"
b0 "#
b1 9
b1 (#
b1 ^#
b1 ]#
b1 \#
#13480
b11 9
b11 (#
b11 ^#
b11 ]#
b10011 0
b10011 s
b10011 x"
b10011 }#
04
#13490
b0 5"
b0 6"
b0 0"
b100 -"
1E"
0C"
1F"
0D"
0B"
1G"
b1 >"
b10000 :"
b10000 ;"
b10000 <"
b10000 ="
b1000000 7"
b0 2"
b1000 ?"
#13500
b1000 |
b1000 H"
b1000 9#
#13510
b101 e
b101 )#
b101 W#
b101 f
b101 *#
b101 V#
#13520
0"$
14
#13540
b1010 o
b1010 A"
b1010 q"
b1010 m
b1010 @"
b1010 v"
b1 u
b1 W"
b10 v
b10 V"
b10 n"
b10 t"
#13560
04
#13570
b1010 /"
b1010 -"
b1100100 :"
b1100100 ;"
b1100100 <"
b1100100 ="
b10100000000000 7"
b10100 ?"
b1010 ."
#13580
b10100 |
b10100 H"
b10100 9#
#13600
14
#13640
04
#13680
14
#13720
04
#13760
14
#13800
04
#13840
14
#13880
04
#13920
14
#13960
04
#14000
14
#14040
04
#14080
14
#14120
04
#14160
14
#14200
04
#14240
14
#14280
04
#14320
14
#14360
04
#14400
14
#14440
04
#14480
14
#14520
04
#14560
14
#14600
04
#14640
14
#14680
04
#14720
14
#14760
04
#14800
14
#14840
04
#14880
14
#14920
04
#14960
14
#15000
04
#15040
14
#15080
04
#15120
14
#15160
04
#15200
14
#15240
04
#15280
14
#15320
04
#15360
14
#15400
04
#15440
14
#15480
04
#15520
14
#15560
04
#15600
14
#15640
04
#15680
14
#15720
04
#15760
14
#15800
04
#15840
14
#15880
04
#15920
14
#15960
04
#16000
14
#16040
04
#16080
14
#16120
04
#16160
14
#16200
04
#16240
14
#16280
04
#16320
14
#16360
04
#16400
14
#16440
04
#16480
14
#16520
04
#16560
14
#16600
04
#16640
14
#16680
04
#16720
14
#16760
04
#16800
14
#16840
04
#16880
14
#16920
04
#16960
14
#17000
04
#17040
14
#17080
04
#17120
14
#17160
04
#17200
14
#17240
04
#17280
14
#17320
04
#17360
14
#17400
04
#17440
14
#17480
04
#17520
14
#17560
04
#17600
14
#17640
04
#17680
14
#17720
04
#17760
14
#17800
04
#17840
14
#17880
04
#17920
14
#17960
04
#18000
14
#18040
04
#18080
14
#18120
04
#18160
14
#18200
04
#18240
14
#18280
04
#18320
14
#18360
04
#18400
14
#18440
04
#18480
14
#18520
04
#18560
14
#18600
04
#18640
14
#18680
04
#18720
14
#18760
04
#18800
14
#18840
04
#18880
14
#18920
04
#18960
14
#19000
04
#19040
14
#19080
04
#19120
14
#19160
04
#19200
14
#19240
04
#19280
14
#19320
04
#19360
14
#19400
04
#19440
14
#19480
04
#19520
14
#19560
04
#19600
14
#19640
04
#19680
14
#19720
04
#19760
14
#19800
04
#19840
14
#19880
04
#19920
14
#19960
04
#20000
14
#20040
04
#20080
14
#20120
04
#20160
14
#20200
04
#20240
14
#20280
04
#20320
14
#20360
04
#20400
14
#20440
04
#20480
14
#20520
04
#20560
14
#20600
04
#20640
14
#20680
04
#20720
14
#20760
04
#20800
14
#20840
04
#20880
14
#20920
04
#20960
14
#21000
04
#21040
14
#21080
04
#21120
14
#21160
04
#21200
14
#21240
04
#21280
14
#21320
04
#21360
14
#21400
04
#21440
14
#21480
04
#21520
14
#21560
04
#21600
14
#21640
04
#21680
14
#21720
04
#21760
14
#21800
04
#21840
14
#21880
04
#21920
14
#21960
04
#22000
14
#22040
04
#22060
