Reg_No,Internal,External,Total,Grade,Time,Year,Type,Code,Credit,Title,Cut-Off-S,Cut-Off-A,Cut-Off-B,Cut-Off-C,Cut-Off-D,Cut-Off-E,Directory,Absentees,Malpractices,Detentions,NA,appeared
20140012,48.00,7,55.00,E,JANUARY_JAN,2018,SUPP,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,JANUARY_JAN_2018,0,0,0,0,0
20140396,40.15,16,57.00,E,JANUARY_JAN,2018,SUPP,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,JANUARY_JAN_2018,0,0,0,0,0
201600215,54.35,21,76.00,B,JANUARY_JAN,2018,SUPP,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,JANUARY_JAN_2018,0,0,0,0,0
