Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: cron_int_board.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cron_int_board.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cron_int_board"
Output Format                      : NGC
Target Device                      : xc3s1200e-5-fg320

---- Source Options
Top Module Name                    : cron_int_board
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/FFT.vhd" in Library work.
Architecture behavioral of Entity fft is up to date.
Compiling vhdl file "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/Contatore_4.vhd" in Library work.
Architecture behavioral of Entity counter_mod4 is up to date.
Compiling vhdl file "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/Divisore_freq.vhd" in Library work.
Architecture behavioral of Entity divisore_freq is up to date.
Compiling vhdl file "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/Anodes_manager.vhd" in Library work.
Architecture behavioral of Entity anodes_manager is up to date.
Compiling vhdl file "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/Cathodes_manager.vhd" in Library work.
Architecture behavioral of Entity cathodes_manager is up to date.
Compiling vhdl file "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/Contatore_60.vhd" in Library work.
Architecture structural of Entity contatore_60 is up to date.
Compiling vhdl file "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/Contatore_24.vhd" in Library work.
Architecture structural of Entity contatore_24 is up to date.
Compiling vhdl file "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/demux.vhd" in Library work.
Architecture dataflow of Entity demux_1_4 is up to date.
Compiling vhdl file "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/Orologio_hh_mm_ss.vhd" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/Orologio_hh_mm_ss.vhd" is newer than current system time.
Architecture structural of Entity orologio_hh_mm_ss is up to date.
Compiling vhdl file "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/ButtonDebouncer.vhd" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/ButtonDebouncer.vhd" is newer than current system time.
Entity <buttondebouncer> compiled.
Entity <buttondebouncer> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/RAM.vhd" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/RAM.vhd" is newer than current system time.
Entity <ram> compiled.
Entity <ram> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/Seven_segments_display.vhd" in Library work.
Architecture structural of Entity seven_segments_display is up to date.
Compiling vhdl file "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/codificatore.vhd" in Library work.
Architecture behavioral of Entity codificatore is up to date.
Compiling vhdl file "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/Counter_address.vhd" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/Counter_address.vhd" is newer than current system time.
Entity <counter_address> compiled.
Entity <counter_address> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/mux_2_1.vhd" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/mux_2_1.vhd" is newer than current system time.
Architecture dataflow of Entity mux is up to date.
Compiling vhdl file "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/ControlloreI.vhd" in Library work.
Architecture behavioral of Entity controllorei is up to date.
Compiling vhdl file "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/contatore_int_board.vhd" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/contatore_int_board.vhd" is newer than current system time.
Entity <cron_int_board> compiled.
Entity <cron_int_board> (Architecture <structural>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <cron_int_board> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <DEMUX_1_4> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <Divisore_freq> in library <work> (architecture <behavioral>) with generics.
	freq_in = 50000000
	freq_out = 1

Analyzing hierarchy for entity <Orologio_hh_mm_ss> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <ButtonDebouncer> in library <work> (architecture <behavioral>) with generics.
	CLK_period = 20
	btn_noise_time = 2000000000

Analyzing hierarchy for entity <RAM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Seven_segments_display> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <codificatore> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Counter_address> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <ControlloreI> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Contatore_60> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <Contatore_24> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <counter_mod4> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Divisore_freq> in library <work> (architecture <behavioral>) with generics.
	freq_in = 50000000
	freq_out = 500

Analyzing hierarchy for entity <Anodes_manager> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Cathodes_manager> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FFT> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cron_int_board> in library <work> (Architecture <structural>).
WARNING:Xst:753 - "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/contatore_int_board.vhd" line 167: Unconnected output port 'DIV' of component 'Orologio_hh_mm_ss'.
Entity <cron_int_board> analyzed. Unit <cron_int_board> generated.

Analyzing Entity <DEMUX_1_4> in library <work> (Architecture <dataflow>).
Entity <DEMUX_1_4> analyzed. Unit <DEMUX_1_4> generated.

Analyzing generic Entity <Divisore_freq.1> in library <work> (Architecture <behavioral>).
	freq_in = 50000000
	freq_out = 1
Entity <Divisore_freq.1> analyzed. Unit <Divisore_freq.1> generated.

Analyzing Entity <Orologio_hh_mm_ss> in library <work> (Architecture <structural>).
Entity <Orologio_hh_mm_ss> analyzed. Unit <Orologio_hh_mm_ss> generated.

Analyzing Entity <Contatore_60> in library <work> (Architecture <structural>).
Entity <Contatore_60> analyzed. Unit <Contatore_60> generated.

Analyzing Entity <FFT> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/FFT.vhd" line 51: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <I>
Entity <FFT> analyzed. Unit <FFT> generated.

Analyzing Entity <Contatore_24> in library <work> (Architecture <structural>).
Entity <Contatore_24> analyzed. Unit <Contatore_24> generated.

Analyzing generic Entity <ButtonDebouncer> in library <work> (Architecture <behavioral>).
	CLK_period = 20
	btn_noise_time = 2000000000
Entity <ButtonDebouncer> analyzed. Unit <ButtonDebouncer> generated.

Analyzing Entity <RAM> in library <work> (Architecture <behavioral>).
Entity <RAM> analyzed. Unit <RAM> generated.

Analyzing Entity <Seven_segments_display> in library <work> (Architecture <structural>).
Entity <Seven_segments_display> analyzed. Unit <Seven_segments_display> generated.

Analyzing Entity <counter_mod4> in library <work> (Architecture <behavioral>).
Entity <counter_mod4> analyzed. Unit <counter_mod4> generated.

Analyzing generic Entity <Divisore_freq.2> in library <work> (Architecture <behavioral>).
	freq_in = 50000000
	freq_out = 500
Entity <Divisore_freq.2> analyzed. Unit <Divisore_freq.2> generated.

Analyzing Entity <Anodes_manager> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/Anodes_manager.vhd" line 56: Mux is complete : default of case is discarded
Entity <Anodes_manager> analyzed. Unit <Anodes_manager> generated.

Analyzing Entity <Cathodes_manager> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/Cathodes_manager.vhd" line 87: Mux is complete : default of case is discarded
WARNING:Xst:819 - "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/Cathodes_manager.vhd" line 72: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <value>, <dots>
INFO:Xst:1561 - "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/Cathodes_manager.vhd" line 113: Mux is complete : default of case is discarded
Entity <Cathodes_manager> analyzed. Unit <Cathodes_manager> generated.

Analyzing Entity <codificatore> in library <work> (Architecture <behavioral>).
Entity <codificatore> analyzed. Unit <codificatore> generated.

Analyzing Entity <Counter_address> in library <work> (Architecture <behavioral>).
Entity <Counter_address> analyzed. Unit <Counter_address> generated.

Analyzing Entity <mux> in library <work> (Architecture <dataflow>).
Entity <mux> analyzed. Unit <mux> generated.

Analyzing Entity <ControlloreI> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/ControlloreI.vhd" line 43: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <HMS>, <I>
Entity <ControlloreI> analyzed. Unit <ControlloreI> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <DEMUX_1_4>.
    Related source file is "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/demux.vhd".
Unit <DEMUX_1_4> synthesized.


Synthesizing Unit <Divisore_freq_1>.
    Related source file is "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/Divisore_freq.vhd".
    Found 1-bit register for signal <clk_out>.
    Found 26-bit up counter for signal <cont>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <Divisore_freq_1> synthesized.


Synthesizing Unit <ButtonDebouncer>.
    Related source file is "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/ButtonDebouncer.vhd".
    Found 1-bit register for signal <CLEARED_BTN>.
    Found 1-bit register for signal <BTN_state<0>>.
    Found 32-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <ButtonDebouncer> synthesized.


Synthesizing Unit <RAM>.
    Related source file is "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/RAM.vhd".
    Found 17-bit register for signal <do>.
    Found 17-bit 16-to-1 multiplexer for signal <$varindex0000> created at line 64.
    Found 272-bit register for signal <RAM>.
INFO:Xst:738 - HDL ADVISOR - 272 flip-flops were inferred for signal <RAM>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 289 D-type flip-flop(s).
	inferred  17 Multiplexer(s).
Unit <RAM> synthesized.


Synthesizing Unit <codificatore>.
    Related source file is "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/codificatore.vhd".
Unit <codificatore> synthesized.


Synthesizing Unit <Counter_address>.
    Related source file is "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/Counter_address.vhd".
    Found 1-bit register for signal <e>.
    Found 4-bit up counter for signal <c>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <Counter_address> synthesized.


Synthesizing Unit <mux>.
    Related source file is "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/mux_2_1.vhd".
Unit <mux> synthesized.


Synthesizing Unit <ControlloreI>.
    Related source file is "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/ControlloreI.vhd".
WARNING:Xst:647 - Input <SET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit comparator greater for signal <Output$cmp_gt0000> created at line 46.
    Found 6-bit comparator greater for signal <Output$cmp_gt0001> created at line 52.
    Summary:
	inferred   2 Comparator(s).
Unit <ControlloreI> synthesized.


Synthesizing Unit <FFT>.
    Related source file is "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/FFT.vhd".
    Found 1-bit register for signal <T>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FFT> synthesized.


Synthesizing Unit <counter_mod4>.
    Related source file is "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/Contatore_4.vhd".
    Found 2-bit up counter for signal <c>.
    Summary:
	inferred   1 Counter(s).
Unit <counter_mod4> synthesized.


Synthesizing Unit <Divisore_freq_2>.
    Related source file is "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/Divisore_freq.vhd".
    Found 1-bit register for signal <clk_out>.
    Found 17-bit up counter for signal <cont>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <Divisore_freq_2> synthesized.


Synthesizing Unit <Anodes_manager>.
    Related source file is "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/Anodes_manager.vhd".
    Found 1-of-4 decoder for signal <anodes_switching>.
    Summary:
	inferred   1 Decoder(s).
Unit <Anodes_manager> synthesized.


Synthesizing Unit <Cathodes_manager>.
    Related source file is "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/Cathodes_manager.vhd".
WARNING:Xst:647 - Input <dots<3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16x7-bit ROM for signal <cathodes_for_digit>.
    Found 4-bit 4-to-1 multiplexer for signal <nibble>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
Unit <Cathodes_manager> synthesized.


Synthesizing Unit <Seven_segments_display>.
    Related source file is "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/Seven_segments_display.vhd".
WARNING:Xst:1780 - Signal <d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <Seven_segments_display> synthesized.


Synthesizing Unit <Contatore_60>.
    Related source file is "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/Contatore_60.vhd".
Unit <Contatore_60> synthesized.


Synthesizing Unit <Contatore_24>.
    Related source file is "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/Contatore_24.vhd".
Unit <Contatore_24> synthesized.


Synthesizing Unit <Orologio_hh_mm_ss>.
    Related source file is "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/Orologio_hh_mm_ss.vhd".
Unit <Orologio_hh_mm_ss> synthesized.


Synthesizing Unit <cron_int_board>.
    Related source file is "/home/ise/vhdl/progetti_vhdl_ok/contatore_intertempi/contatore_int_board.vhd".
WARNING:Xst:646 - Signal <sets<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <cron_int_board> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 6
 17-bit up counter                                     : 1
 2-bit up counter                                      : 1
 26-bit up counter                                     : 1
 32-bit up counter                                     : 2
 4-bit up counter                                      : 1
# Registers                                            : 41
 1-bit register                                        : 24
 17-bit register                                       : 17
# Comparators                                          : 2
 6-bit comparator greater                              : 2
# Multiplexers                                         : 2
 17-bit 16-to-1 multiplexer                            : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 6
 17-bit up counter                                     : 1
 2-bit up counter                                      : 1
 26-bit up counter                                     : 1
 32-bit up counter                                     : 2
 4-bit up counter                                      : 1
# Registers                                            : 313
 Flip-Flops                                            : 313
# Comparators                                          : 2
 6-bit comparator greater                              : 2
# Multiplexers                                         : 2
 17-bit 16-to-1 multiplexer                            : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cron_int_board> ...

Optimizing unit <codificatore> ...

Optimizing unit <RAM> ...

Optimizing unit <Contatore_60> ...

Optimizing unit <Contatore_24> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cron_int_board, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 426
 Flip-Flops                                            : 426

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : cron_int_board.ngr
Top Level Output File Name         : cron_int_board
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 29

Cell Usage :
# BELS                             : 833
#      GND                         : 1
#      INV                         : 25
#      LUT1                        : 104
#      LUT2                        : 24
#      LUT2_D                      : 4
#      LUT3                        : 178
#      LUT3_D                      : 1
#      LUT4                        : 124
#      LUT4_D                      : 1
#      MUXCY                       : 131
#      MUXF5                       : 81
#      MUXF6                       : 34
#      MUXF7                       : 17
#      VCC                         : 1
#      XORCY                       : 107
# FlipFlops/Latches                : 426
#      FD                          : 2
#      FDCPE_1                     : 17
#      FDE                         : 17
#      FDR                         : 45
#      FDRE                        : 344
#      FDSE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 28
#      IBUF                        : 11
#      OBUF                        : 17
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-5 

 Number of Slices:                      349  out of   8672     4%  
 Number of Slice Flip Flops:            426  out of  17344     2%  
 Number of 4 input LUTs:                461  out of  17344     2%  
 Number of IOs:                          29
 Number of bonded IOBs:                  29  out of    250    11%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------+---------------------------+-------+
Clock Signal                                    | Clock buffer(FF name)     | Load  |
------------------------------------------------+---------------------------+-------+
clk                                             | BUFGP                     | 409   |
dv_freq/clk_out                                 | NONE(cron/Secondi/F1/T)   | 1     |
cron/Secondi/t<0>(cron/Secondi/t_0_and00001:O)  | NONE(*)(cron/Secondi/F2/T)| 1     |
cron/Secondi/t<1>(cron/Secondi/t_4_and0000111:O)| NONE(*)(cron/Secondi/F3/T)| 1     |
cron/Secondi/t<2>(cron/Secondi/t_4_and000012:O) | NONE(*)(cron/Secondi/F4/T)| 1     |
cron/Secondi/t<3>(cron/Secondi/t_3_and00001:O)  | NONE(*)(cron/Secondi/F5/T)| 1     |
cron/Secondi/t<4>(cron/Secondi/t_4_and00001:O)  | NONE(*)(cron/Secondi/F6/T)| 1     |
cron/t<0>(cron/t_0_and00001:O)                  | NONE(*)(cron/Minuti/F1/T) | 1     |
cron/Minuti/t<0>(cron/Minuti/t_0_and00001:O)    | NONE(*)(cron/Minuti/F2/T) | 1     |
cron/Minuti/t<1>(cron/t_1_and00004:O)           | NONE(*)(cron/Minuti/F3/T) | 1     |
cron/Minuti/t<2>(cron/Minuti/t_4_and000012:O)   | NONE(*)(cron/Minuti/F4/T) | 1     |
cron/Minuti/t<3>(cron/Minuti/t_3_and00001:O)    | NONE(*)(cron/Minuti/F5/T) | 1     |
cron/Minuti/t<4>(cron/Minuti/t_4_and00001:O)    | NONE(*)(cron/Minuti/F6/T) | 1     |
cron/t<1>(cron/t_1_and000013:O)                 | NONE(*)(cron/Ore/F1/T)    | 1     |
cron/Ore/t<0>(cron/Ore/t_0_and00001:O)          | NONE(*)(cron/Ore/F2/T)    | 1     |
cron/Ore/t<1>(cron/Ore/t_1_and00001:O)          | NONE(*)(cron/Ore/F3/T)    | 1     |
cron/Ore/t<2>(cron/Ore/t_2_and00001:O)          | NONE(*)(cron/Ore/F4/T)    | 1     |
cron/Ore/t<3>(cron/Ore/t_3_and00001:O)          | NONE(*)(cron/Ore/F5/T)    | 1     |
------------------------------------------------+---------------------------+-------+
(*) These 16 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------+------------------------+-------+
Control Signal                                         | Buffer(FF name)        | Load  |
-------------------------------------------------------+------------------------+-------+
cron/Minuti/F1/T_and0000(cron/Minuti/F1/T_and00001:O)  | NONE(cron/Minuti/F1/T) | 1     |
cron/Minuti/F1/T_or0000(cron/Minuti/F1/T_or00001:O)    | NONE(cron/Minuti/F1/T) | 1     |
cron/Minuti/F2/T_and0000(cron/Minuti/F2/T_and00001:O)  | NONE(cron/Minuti/F2/T) | 1     |
cron/Minuti/F2/T_or0000(cron/Minuti/F2/T_or00001:O)    | NONE(cron/Minuti/F2/T) | 1     |
cron/Minuti/F3/T_and0000(cron/Minuti/F3/T_and00001:O)  | NONE(cron/Minuti/F3/T) | 1     |
cron/Minuti/F3/T_or0000(cron/Minuti/F3/T_or00001:O)    | NONE(cron/Minuti/F3/T) | 1     |
cron/Minuti/F4/T_and0000(cron/Minuti/F4/T_and00001:O)  | NONE(cron/Minuti/F4/T) | 1     |
cron/Minuti/F4/T_or0000(cron/Minuti/F4/T_or00001:O)    | NONE(cron/Minuti/F4/T) | 1     |
cron/Minuti/F5/T_and0000(cron/Minuti/F5/T_and00001:O)  | NONE(cron/Minuti/F5/T) | 1     |
cron/Minuti/F5/T_or0000(cron/Minuti/F5/T_or00001:O)    | NONE(cron/Minuti/F5/T) | 1     |
cron/Minuti/F6/T_and0000(cron/Minuti/F6/T_and00001:O)  | NONE(cron/Minuti/F6/T) | 1     |
cron/Minuti/F6/T_or0000(cron/Minuti/F6/T_or00001:O)    | NONE(cron/Minuti/F6/T) | 1     |
cron/Ore/F1/T_and0000(cron/Ore/F1/T_and00001:O)        | NONE(cron/Ore/F1/T)    | 1     |
cron/Ore/F1/T_or0000(cron/Ore/F1/T_or00001:O)          | NONE(cron/Ore/F1/T)    | 1     |
cron/Ore/F2/T_and0000(cron/Ore/F2/T_and00001:O)        | NONE(cron/Ore/F2/T)    | 1     |
cron/Ore/F2/T_or0000(cron/Ore/F2/T_or00001:O)          | NONE(cron/Ore/F2/T)    | 1     |
cron/Ore/F3/T_and0000(cron/Ore/F3/T_and00001:O)        | NONE(cron/Ore/F3/T)    | 1     |
cron/Ore/F3/T_or0000(cron/Ore/F3/T_or00001:O)          | NONE(cron/Ore/F3/T)    | 1     |
cron/Ore/F4/T_and0000(cron/Ore/F4/T_and00001:O)        | NONE(cron/Ore/F4/T)    | 1     |
cron/Ore/F4/T_or0000(cron/Ore/F4/T_or00001:O)          | NONE(cron/Ore/F4/T)    | 1     |
cron/Ore/F5/T_and0000(cron/Ore/F5/T_and00001:O)        | NONE(cron/Ore/F5/T)    | 1     |
cron/Ore/F5/T_or0000(cron/Ore/F5/T_or00001:O)          | NONE(cron/Ore/F5/T)    | 1     |
cron/Secondi/F1/T_and0000(cron/Secondi/F1/T_and00001:O)| NONE(cron/Secondi/F1/T)| 1     |
cron/Secondi/F1/T_or0000(cron/Secondi/F1/T_or00001:O)  | NONE(cron/Secondi/F1/T)| 1     |
cron/Secondi/F2/T_and0000(cron/Secondi/F2/T_and00001:O)| NONE(cron/Secondi/F2/T)| 1     |
cron/Secondi/F2/T_or0000(cron/Secondi/F2/T_or00001:O)  | NONE(cron/Secondi/F2/T)| 1     |
cron/Secondi/F3/T_and0000(cron/Secondi/F3/T_and00001:O)| NONE(cron/Secondi/F3/T)| 1     |
cron/Secondi/F3/T_or0000(cron/Secondi/F3/T_or00001:O)  | NONE(cron/Secondi/F3/T)| 1     |
cron/Secondi/F4/T_and0000(cron/Secondi/F4/T_and00001:O)| NONE(cron/Secondi/F4/T)| 1     |
cron/Secondi/F4/T_or0000(cron/Secondi/F4/T_or00001:O)  | NONE(cron/Secondi/F4/T)| 1     |
cron/Secondi/F5/T_and0000(cron/Secondi/F5/T_and00001:O)| NONE(cron/Secondi/F5/T)| 1     |
cron/Secondi/F5/T_or0000(cron/Secondi/F5/T_or00001:O)  | NONE(cron/Secondi/F5/T)| 1     |
cron/Secondi/F6/T_and0000(cron/Secondi/F6/T_and00001:O)| NONE(cron/Secondi/F6/T)| 1     |
cron/Secondi/F6/T_or0000(cron/Secondi/F6/T_or00001:O)  | NONE(cron/Secondi/F6/T)| 1     |
-------------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.660ns (Maximum Frequency: 176.688MHz)
   Minimum input arrival time before clock: 4.877ns
   Maximum output required time after clock: 11.210ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.660ns (frequency: 176.688MHz)
  Total number of paths / destination ports: 7113 / 609
-------------------------------------------------------------------------
Delay:               5.660ns (Levels of Logic = 10)
  Source:            btn_me/count_8 (FF)
  Destination:       btn_me/count_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: btn_me/count_8 to btn_me/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.514   0.532  btn_me/count_8 (btn_me/count_8)
     LUT4:I0->O            1   0.612   0.000  btn_me/CLEARED_BTN_cmp_eq0000_wg_lut<0> (btn_me/CLEARED_BTN_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.404   0.000  btn_me/CLEARED_BTN_cmp_eq0000_wg_cy<0> (btn_me/CLEARED_BTN_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  btn_me/CLEARED_BTN_cmp_eq0000_wg_cy<1> (btn_me/CLEARED_BTN_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  btn_me/CLEARED_BTN_cmp_eq0000_wg_cy<2> (btn_me/CLEARED_BTN_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  btn_me/CLEARED_BTN_cmp_eq0000_wg_cy<3> (btn_me/CLEARED_BTN_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  btn_me/CLEARED_BTN_cmp_eq0000_wg_cy<4> (btn_me/CLEARED_BTN_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  btn_me/CLEARED_BTN_cmp_eq0000_wg_cy<5> (btn_me/CLEARED_BTN_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  btn_me/CLEARED_BTN_cmp_eq0000_wg_cy<6> (btn_me/CLEARED_BTN_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O           3   0.289   0.520  btn_me/CLEARED_BTN_cmp_eq0000_wg_cy<7> (btn_me/CLEARED_BTN_cmp_eq0000)
     LUT2:I1->O           32   0.612   1.073  btn_me/count_and00001 (btn_me/count_and0000)
     FDRE:R                    0.795          btn_me/count_0
    ----------------------------------------
    Total                      5.660ns (3.535ns logic, 2.125ns route)
                                       (62.5% logic, 37.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dv_freq/clk_out'
  Clock period: 2.773ns (frequency: 360.659MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.773ns (Levels of Logic = 1)
  Source:            cron/Secondi/F1/T (FF)
  Destination:       cron/Secondi/F1/T (FF)
  Source Clock:      dv_freq/clk_out falling
  Destination Clock: dv_freq/clk_out falling

  Data Path: cron/Secondi/F1/T to cron/Secondi/F1/T
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q         23   0.514   1.022  cron/Secondi/F1/T (cron/Secondi/F1/T)
     INV:I->O              1   0.612   0.357  cron/Secondi/F1/T_not00011_INV_0 (cron/Secondi/F1/T_not0001)
     FDCPE_1:D                 0.268          cron/Secondi/F1/T
    ----------------------------------------
    Total                      2.773ns (1.394ns logic, 1.379ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cron/Secondi/t<0>'
  Clock period: 2.740ns (frequency: 364.910MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.740ns (Levels of Logic = 1)
  Source:            cron/Secondi/F2/T (FF)
  Destination:       cron/Secondi/F2/T (FF)
  Source Clock:      cron/Secondi/t<0> falling
  Destination Clock: cron/Secondi/t<0> falling

  Data Path: cron/Secondi/F2/T to cron/Secondi/F2/T
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q         22   0.514   0.989  cron/Secondi/F2/T (cron/Secondi/F2/T)
     INV:I->O              1   0.612   0.357  cron/Secondi/F2/T_not00011_INV_0 (cron/Secondi/F2/T_not0001)
     FDCPE_1:D                 0.268          cron/Secondi/F2/T
    ----------------------------------------
    Total                      2.740ns (1.394ns logic, 1.346ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cron/Secondi/t<1>'
  Clock period: 2.710ns (frequency: 369.031MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.710ns (Levels of Logic = 1)
  Source:            cron/Secondi/F3/T (FF)
  Destination:       cron/Secondi/F3/T (FF)
  Source Clock:      cron/Secondi/t<1> falling
  Destination Clock: cron/Secondi/t<1> falling

  Data Path: cron/Secondi/F3/T to cron/Secondi/F3/T
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q         21   0.514   0.959  cron/Secondi/F3/T (cron/Secondi/F3/T)
     INV:I->O              1   0.612   0.357  cron/Secondi/F3/T_not00011_INV_0 (cron/Secondi/F3/T_not0001)
     FDCPE_1:D                 0.268          cron/Secondi/F3/T
    ----------------------------------------
    Total                      2.710ns (1.394ns logic, 1.316ns route)
                                       (51.4% logic, 48.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cron/Secondi/t<2>'
  Clock period: 2.773ns (frequency: 360.659MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.773ns (Levels of Logic = 1)
  Source:            cron/Secondi/F4/T (FF)
  Destination:       cron/Secondi/F4/T (FF)
  Source Clock:      cron/Secondi/t<2> falling
  Destination Clock: cron/Secondi/t<2> falling

  Data Path: cron/Secondi/F4/T to cron/Secondi/F4/T
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q         23   0.514   1.022  cron/Secondi/F4/T (cron/Secondi/F4/T)
     INV:I->O              1   0.612   0.357  cron/Secondi/F4/T_not00011_INV_0 (cron/Secondi/F4/T_not0001)
     FDCPE_1:D                 0.268          cron/Secondi/F4/T
    ----------------------------------------
    Total                      2.773ns (1.394ns logic, 1.379ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cron/Secondi/t<3>'
  Clock period: 2.740ns (frequency: 364.910MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.740ns (Levels of Logic = 1)
  Source:            cron/Secondi/F5/T (FF)
  Destination:       cron/Secondi/F5/T (FF)
  Source Clock:      cron/Secondi/t<3> falling
  Destination Clock: cron/Secondi/t<3> falling

  Data Path: cron/Secondi/F5/T to cron/Secondi/F5/T
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q         22   0.514   0.989  cron/Secondi/F5/T (cron/Secondi/F5/T)
     INV:I->O              1   0.612   0.357  cron/Secondi/F5/T_not00011_INV_0 (cron/Secondi/F5/T_not0001)
     FDCPE_1:D                 0.268          cron/Secondi/F5/T
    ----------------------------------------
    Total                      2.740ns (1.394ns logic, 1.346ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cron/Secondi/t<4>'
  Clock period: 2.710ns (frequency: 369.031MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.710ns (Levels of Logic = 1)
  Source:            cron/Secondi/F6/T (FF)
  Destination:       cron/Secondi/F6/T (FF)
  Source Clock:      cron/Secondi/t<4> falling
  Destination Clock: cron/Secondi/t<4> falling

  Data Path: cron/Secondi/F6/T to cron/Secondi/F6/T
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q         21   0.514   0.959  cron/Secondi/F6/T (cron/Secondi/F6/T)
     INV:I->O              1   0.612   0.357  cron/Secondi/F6/T_not00011_INV_0 (cron/Secondi/F6/T_not0001)
     FDCPE_1:D                 0.268          cron/Secondi/F6/T
    ----------------------------------------
    Total                      2.710ns (1.394ns logic, 1.316ns route)
                                       (51.4% logic, 48.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cron/t<0>'
  Clock period: 2.740ns (frequency: 364.910MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.740ns (Levels of Logic = 1)
  Source:            cron/Minuti/F1/T (FF)
  Destination:       cron/Minuti/F1/T (FF)
  Source Clock:      cron/t<0> falling
  Destination Clock: cron/t<0> falling

  Data Path: cron/Minuti/F1/T to cron/Minuti/F1/T
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q         22   0.514   0.989  cron/Minuti/F1/T (cron/Minuti/F1/T)
     INV:I->O              1   0.612   0.357  cron/Minuti/F1/T_not00011_INV_0 (cron/Minuti/F1/T_not0001)
     FDCPE_1:D                 0.268          cron/Minuti/F1/T
    ----------------------------------------
    Total                      2.740ns (1.394ns logic, 1.346ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cron/Minuti/t<0>'
  Clock period: 2.710ns (frequency: 369.031MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.710ns (Levels of Logic = 1)
  Source:            cron/Minuti/F2/T (FF)
  Destination:       cron/Minuti/F2/T (FF)
  Source Clock:      cron/Minuti/t<0> falling
  Destination Clock: cron/Minuti/t<0> falling

  Data Path: cron/Minuti/F2/T to cron/Minuti/F2/T
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q         21   0.514   0.959  cron/Minuti/F2/T (cron/Minuti/F2/T)
     INV:I->O              1   0.612   0.357  cron/Minuti/F2/T_not00011_INV_0 (cron/Minuti/F2/T_not0001)
     FDCPE_1:D                 0.268          cron/Minuti/F2/T
    ----------------------------------------
    Total                      2.710ns (1.394ns logic, 1.316ns route)
                                       (51.4% logic, 48.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cron/Minuti/t<1>'
  Clock period: 2.710ns (frequency: 369.031MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.710ns (Levels of Logic = 1)
  Source:            cron/Minuti/F3/T (FF)
  Destination:       cron/Minuti/F3/T (FF)
  Source Clock:      cron/Minuti/t<1> falling
  Destination Clock: cron/Minuti/t<1> falling

  Data Path: cron/Minuti/F3/T to cron/Minuti/F3/T
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q         21   0.514   0.959  cron/Minuti/F3/T (cron/Minuti/F3/T)
     INV:I->O              1   0.612   0.357  cron/Minuti/F3/T_not00011_INV_0 (cron/Minuti/F3/T_not0001)
     FDCPE_1:D                 0.268          cron/Minuti/F3/T
    ----------------------------------------
    Total                      2.710ns (1.394ns logic, 1.316ns route)
                                       (51.4% logic, 48.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cron/Minuti/t<2>'
  Clock period: 2.773ns (frequency: 360.659MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.773ns (Levels of Logic = 1)
  Source:            cron/Minuti/F4/T (FF)
  Destination:       cron/Minuti/F4/T (FF)
  Source Clock:      cron/Minuti/t<2> falling
  Destination Clock: cron/Minuti/t<2> falling

  Data Path: cron/Minuti/F4/T to cron/Minuti/F4/T
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q         23   0.514   1.022  cron/Minuti/F4/T (cron/Minuti/F4/T)
     INV:I->O              1   0.612   0.357  cron/Minuti/F4/T_not00011_INV_0 (cron/Minuti/F4/T_not0001)
     FDCPE_1:D                 0.268          cron/Minuti/F4/T
    ----------------------------------------
    Total                      2.773ns (1.394ns logic, 1.379ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cron/Minuti/t<3>'
  Clock period: 2.740ns (frequency: 364.910MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.740ns (Levels of Logic = 1)
  Source:            cron/Minuti/F5/T (FF)
  Destination:       cron/Minuti/F5/T (FF)
  Source Clock:      cron/Minuti/t<3> falling
  Destination Clock: cron/Minuti/t<3> falling

  Data Path: cron/Minuti/F5/T to cron/Minuti/F5/T
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q         22   0.514   0.989  cron/Minuti/F5/T (cron/Minuti/F5/T)
     INV:I->O              1   0.612   0.357  cron/Minuti/F5/T_not00011_INV_0 (cron/Minuti/F5/T_not0001)
     FDCPE_1:D                 0.268          cron/Minuti/F5/T
    ----------------------------------------
    Total                      2.740ns (1.394ns logic, 1.346ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cron/Minuti/t<4>'
  Clock period: 2.710ns (frequency: 369.031MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.710ns (Levels of Logic = 1)
  Source:            cron/Minuti/F6/T (FF)
  Destination:       cron/Minuti/F6/T (FF)
  Source Clock:      cron/Minuti/t<4> falling
  Destination Clock: cron/Minuti/t<4> falling

  Data Path: cron/Minuti/F6/T to cron/Minuti/F6/T
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q         21   0.514   0.959  cron/Minuti/F6/T (cron/Minuti/F6/T)
     INV:I->O              1   0.612   0.357  cron/Minuti/F6/T_not00011_INV_0 (cron/Minuti/F6/T_not0001)
     FDCPE_1:D                 0.268          cron/Minuti/F6/T
    ----------------------------------------
    Total                      2.710ns (1.394ns logic, 1.316ns route)
                                       (51.4% logic, 48.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cron/t<1>'
  Clock period: 2.740ns (frequency: 364.910MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.740ns (Levels of Logic = 1)
  Source:            cron/Ore/F1/T (FF)
  Destination:       cron/Ore/F1/T (FF)
  Source Clock:      cron/t<1> falling
  Destination Clock: cron/t<1> falling

  Data Path: cron/Ore/F1/T to cron/Ore/F1/T
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q         22   0.514   0.989  cron/Ore/F1/T (cron/Ore/F1/T)
     INV:I->O              1   0.612   0.357  cron/Ore/F1/T_not00011_INV_0 (cron/Ore/F1/T_not0001)
     FDCPE_1:D                 0.268          cron/Ore/F1/T
    ----------------------------------------
    Total                      2.740ns (1.394ns logic, 1.346ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cron/Ore/t<0>'
  Clock period: 2.710ns (frequency: 369.031MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.710ns (Levels of Logic = 1)
  Source:            cron/Ore/F2/T (FF)
  Destination:       cron/Ore/F2/T (FF)
  Source Clock:      cron/Ore/t<0> falling
  Destination Clock: cron/Ore/t<0> falling

  Data Path: cron/Ore/F2/T to cron/Ore/F2/T
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q         21   0.514   0.959  cron/Ore/F2/T (cron/Ore/F2/T)
     INV:I->O              1   0.612   0.357  cron/Ore/F2/T_not00011_INV_0 (cron/Ore/F2/T_not0001)
     FDCPE_1:D                 0.268          cron/Ore/F2/T
    ----------------------------------------
    Total                      2.710ns (1.394ns logic, 1.316ns route)
                                       (51.4% logic, 48.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cron/Ore/t<1>'
  Clock period: 2.688ns (frequency: 372.065MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.688ns (Levels of Logic = 1)
  Source:            cron/Ore/F3/T (FF)
  Destination:       cron/Ore/F3/T (FF)
  Source Clock:      cron/Ore/t<1> falling
  Destination Clock: cron/Ore/t<1> falling

  Data Path: cron/Ore/F3/T to cron/Ore/F3/T
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q         20   0.514   0.937  cron/Ore/F3/T (cron/Ore/F3/T)
     INV:I->O              1   0.612   0.357  cron/Ore/F3/T_not00011_INV_0 (cron/Ore/F3/T_not0001)
     FDCPE_1:D                 0.268          cron/Ore/F3/T
    ----------------------------------------
    Total                      2.688ns (1.394ns logic, 1.294ns route)
                                       (51.9% logic, 48.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cron/Ore/t<2>'
  Clock period: 2.688ns (frequency: 372.065MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.688ns (Levels of Logic = 1)
  Source:            cron/Ore/F4/T (FF)
  Destination:       cron/Ore/F4/T (FF)
  Source Clock:      cron/Ore/t<2> falling
  Destination Clock: cron/Ore/t<2> falling

  Data Path: cron/Ore/F4/T to cron/Ore/F4/T
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q         20   0.514   0.937  cron/Ore/F4/T (cron/Ore/F4/T)
     INV:I->O              1   0.612   0.357  cron/Ore/F4/T_not00011_INV_0 (cron/Ore/F4/T_not0001)
     FDCPE_1:D                 0.268          cron/Ore/F4/T
    ----------------------------------------
    Total                      2.688ns (1.394ns logic, 1.294ns route)
                                       (51.9% logic, 48.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cron/Ore/t<3>'
  Clock period: 2.673ns (frequency: 374.076MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.673ns (Levels of Logic = 1)
  Source:            cron/Ore/F5/T (FF)
  Destination:       cron/Ore/F5/T (FF)
  Source Clock:      cron/Ore/t<3> falling
  Destination Clock: cron/Ore/t<3> falling

  Data Path: cron/Ore/F5/T to cron/Ore/F5/T
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q         19   0.514   0.922  cron/Ore/F5/T (cron/Ore/F5/T)
     INV:I->O              1   0.612   0.357  cron/Ore/F5/T_not00011_INV_0 (cron/Ore/F5/T_not0001)
     FDCPE_1:D                 0.268          cron/Ore/F5/T
    ----------------------------------------
    Total                      2.673ns (1.394ns logic, 1.279ns route)
                                       (52.1% logic, 47.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 343 / 343
-------------------------------------------------------------------------
Offset:              4.877ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       dv_freq/cont_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to dv_freq/cont_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           284   1.106   1.293  rst_IBUF (rst_IBUF)
     LUT2:I0->O           26   0.612   1.071  dv_freq/cont_or00001 (dv_freq/cont_or0000)
     FDR:R                     0.795          dv_freq/cont_0
    ----------------------------------------
    Total                      4.877ns (2.513ns logic, 2.364ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1495 / 16
-------------------------------------------------------------------------
Offset:              11.210ns (Levels of Logic = 8)
  Source:            cnt_add/e (FF)
  Destination:       cathodes<3> (PAD)
  Source Clock:      clk rising

  Data Path: cnt_add/e to cathodes<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q            22   0.514   1.141  cnt_add/e (cnt_add/e)
     LUT3:I0->O           11   0.612   0.823  m0/y<8>1 (mux_out<8>)
     LUT4:I2->O            2   0.612   0.410  cod/Z_7_mux00009 (cod/Z_7_mux00009)
     LUT4:I2->O            1   0.612   0.000  cod/Z_7_mux000015_F (N80)
     MUXF5:I0->O           1   0.278   0.426  cod/Z_7_mux000015 (value_in<7>)
     LUT3:I1->O            1   0.612   0.000  ssd/C_m/Mmux_nibble_3 (ssd/C_m/Mmux_nibble_3)
     MUXF5:I1->O           7   0.278   0.754  ssd/C_m/Mmux_nibble_2_f5 (ssd/C_m/nibble<0>)
     LUT4:I0->O            1   0.612   0.357  ssd/C_m/Mrom_cathodes_for_digit31 (cathodes_3_OBUF)
     OBUF:I->O                 3.169          cathodes_3_OBUF (cathodes<3>)
    ----------------------------------------
    Total                     11.210ns (7.299ns logic, 3.911ns route)
                                       (65.1% logic, 34.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cron/Ore/t<3>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.604ns (Levels of Logic = 2)
  Source:            cron/Ore/F5/T (FF)
  Destination:       leds<4> (PAD)
  Source Clock:      cron/Ore/t<3> falling

  Data Path: cron/Ore/F5/T to leds<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q         19   0.514   0.952  cron/Ore/F5/T (cron/Ore/F5/T)
     LUT3:I2->O            1   0.612   0.357  m0/y<16>1 (leds_4_OBUF)
     OBUF:I->O                 3.169          leds_4_OBUF (leds<4>)
    ----------------------------------------
    Total                      5.604ns (4.295ns logic, 1.309ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cron/Ore/t<2>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.619ns (Levels of Logic = 2)
  Source:            cron/Ore/F4/T (FF)
  Destination:       leds<3> (PAD)
  Source Clock:      cron/Ore/t<2> falling

  Data Path: cron/Ore/F4/T to leds<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q         20   0.514   0.967  cron/Ore/F4/T (cron/Ore/F4/T)
     LUT3:I2->O            1   0.612   0.357  m0/y<15>1 (leds_3_OBUF)
     OBUF:I->O                 3.169          leds_3_OBUF (leds<3>)
    ----------------------------------------
    Total                      5.619ns (4.295ns logic, 1.324ns route)
                                       (76.4% logic, 23.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cron/Ore/t<1>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.619ns (Levels of Logic = 2)
  Source:            cron/Ore/F3/T (FF)
  Destination:       leds<2> (PAD)
  Source Clock:      cron/Ore/t<1> falling

  Data Path: cron/Ore/F3/T to leds<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q         20   0.514   0.967  cron/Ore/F3/T (cron/Ore/F3/T)
     LUT3:I2->O            1   0.612   0.357  m0/y<14>1 (leds_2_OBUF)
     OBUF:I->O                 3.169          leds_2_OBUF (leds<2>)
    ----------------------------------------
    Total                      5.619ns (4.295ns logic, 1.324ns route)
                                       (76.4% logic, 23.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cron/Ore/t<0>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.641ns (Levels of Logic = 2)
  Source:            cron/Ore/F2/T (FF)
  Destination:       leds<1> (PAD)
  Source Clock:      cron/Ore/t<0> falling

  Data Path: cron/Ore/F2/T to leds<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q         21   0.514   0.989  cron/Ore/F2/T (cron/Ore/F2/T)
     LUT3:I2->O            1   0.612   0.357  m0/y<13>1 (leds_1_OBUF)
     OBUF:I->O                 3.169          leds_1_OBUF (leds<1>)
    ----------------------------------------
    Total                      5.641ns (4.295ns logic, 1.346ns route)
                                       (76.1% logic, 23.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cron/t<1>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.671ns (Levels of Logic = 2)
  Source:            cron/Ore/F1/T (FF)
  Destination:       leds<0> (PAD)
  Source Clock:      cron/t<1> falling

  Data Path: cron/Ore/F1/T to leds<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q         22   0.514   1.019  cron/Ore/F1/T (cron/Ore/F1/T)
     LUT3:I2->O            1   0.612   0.357  m0/y<12>1 (leds_0_OBUF)
     OBUF:I->O                 3.169          leds_0_OBUF (leds<0>)
    ----------------------------------------
    Total                      5.671ns (4.295ns logic, 1.376ns route)
                                       (75.7% logic, 24.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cron/Secondi/t<1>'
  Total number of paths / destination ports: 84 / 7
-------------------------------------------------------------------------
Offset:              11.058ns (Levels of Logic = 8)
  Source:            cron/Secondi/F3/T (FF)
  Destination:       cathodes<3> (PAD)
  Source Clock:      cron/Secondi/t<1> falling

  Data Path: cron/Secondi/F3/T to cathodes<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q         21   0.514   0.989  cron/Secondi/F3/T (cron/Secondi/F3/T)
     LUT3:I2->O           11   0.612   0.823  m0/y<2>1 (mux_out<2>)
     LUT4:I2->O            2   0.612   0.410  cod/Z_15_mux00009 (cod/Z_15_mux00009)
     LUT4:I2->O            1   0.612   0.000  cod/Z_15_mux000015_F (N82)
     MUXF5:I0->O           1   0.278   0.426  cod/Z_15_mux000015 (value_in<15>)
     LUT3:I1->O            1   0.612   0.000  ssd/C_m/Mmux_nibble_4 (ssd/C_m/Mmux_nibble_4)
     MUXF5:I0->O           7   0.278   0.754  ssd/C_m/Mmux_nibble_2_f5 (ssd/C_m/nibble<0>)
     LUT4:I0->O            1   0.612   0.357  ssd/C_m/Mrom_cathodes_for_digit31 (cathodes_3_OBUF)
     OBUF:I->O                 3.169          cathodes_3_OBUF (cathodes<3>)
    ----------------------------------------
    Total                     11.058ns (7.299ns logic, 3.759ns route)
                                       (66.0% logic, 34.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cron/Secondi/t<4>'
  Total number of paths / destination ports: 56 / 7
-------------------------------------------------------------------------
Offset:              9.966ns (Levels of Logic = 7)
  Source:            cron/Secondi/F6/T (FF)
  Destination:       cathodes<6> (PAD)
  Source Clock:      cron/Secondi/t<4> falling

  Data Path: cron/Secondi/F6/T to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q         21   0.514   0.989  cron/Secondi/F6/T (cron/Secondi/F6/T)
     LUT3:I2->O            7   0.612   0.754  m0/y<5>1 (mux_out<5>)
     LUT4:I0->O            1   0.612   0.000  cod/Z_14_or0000_G (N79)
     MUXF5:I1->O           1   0.278   0.426  cod/Z_14_or0000 (value_in<14>)
     LUT3:I1->O            1   0.612   0.000  ssd/C_m/Mmux_nibble_41 (ssd/C_m/Mmux_nibble_41)
     MUXF5:I0->O           7   0.278   0.754  ssd/C_m/Mmux_nibble_2_f5_0 (ssd/C_m/nibble<1>)
     LUT4:I0->O            1   0.612   0.357  ssd/C_m/Mrom_cathodes_for_digit21 (cathodes_2_OBUF)
     OBUF:I->O                 3.169          cathodes_2_OBUF (cathodes<2>)
    ----------------------------------------
    Total                      9.966ns (6.687ns logic, 3.279ns route)
                                       (67.1% logic, 32.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cron/Secondi/t<2>'
  Total number of paths / destination ports: 84 / 7
-------------------------------------------------------------------------
Offset:              10.094ns (Levels of Logic = 7)
  Source:            cron/Secondi/F4/T (FF)
  Destination:       cathodes<6> (PAD)
  Source Clock:      cron/Secondi/t<2> falling

  Data Path: cron/Secondi/F4/T to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q         23   0.514   1.052  cron/Secondi/F4/T (cron/Secondi/F4/T)
     LUT3:I2->O           10   0.612   0.902  m0/y<3>1 (mux_out<3>)
     LUT4:I0->O            1   0.612   0.000  cod/Z_13_or0000_G (N73)
     MUXF5:I1->O           1   0.278   0.426  cod/Z_13_or0000 (value_in<13>)
     LUT3:I1->O            1   0.612   0.000  ssd/C_m/Mmux_nibble_42 (ssd/C_m/Mmux_nibble_42)
     MUXF5:I0->O           7   0.278   0.671  ssd/C_m/Mmux_nibble_2_f5_1 (ssd/C_m/nibble<2>)
     LUT4:I1->O            1   0.612   0.357  ssd/C_m/Mrom_cathodes_for_digit61 (cathodes_6_OBUF)
     OBUF:I->O                 3.169          cathodes_6_OBUF (cathodes<6>)
    ----------------------------------------
    Total                     10.094ns (6.687ns logic, 3.407ns route)
                                       (66.2% logic, 33.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cron/Secondi/t<3>'
  Total number of paths / destination ports: 77 / 7
-------------------------------------------------------------------------
Offset:              10.106ns (Levels of Logic = 7)
  Source:            cron/Secondi/F5/T (FF)
  Destination:       cathodes<3> (PAD)
  Source Clock:      cron/Secondi/t<3> falling

  Data Path: cron/Secondi/F5/T to cathodes<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q         22   0.514   1.019  cron/Secondi/F5/T (cron/Secondi/F5/T)
     LUT3:I2->O           10   0.612   0.902  m0/y<4>1 (mux_out<4>)
     LUT4:I0->O            1   0.612   0.000  cod/Z_11_mux0000_F (N66)
     MUXF5:I0->O           1   0.278   0.387  cod/Z_11_mux0000 (value_in<11>)
     LUT3:I2->O            1   0.612   0.000  ssd/C_m/Mmux_nibble_4 (ssd/C_m/Mmux_nibble_4)
     MUXF5:I0->O           7   0.278   0.754  ssd/C_m/Mmux_nibble_2_f5 (ssd/C_m/nibble<0>)
     LUT4:I0->O            1   0.612   0.357  ssd/C_m/Mrom_cathodes_for_digit31 (cathodes_3_OBUF)
     OBUF:I->O                 3.169          cathodes_3_OBUF (cathodes<3>)
    ----------------------------------------
    Total                     10.106ns (6.687ns logic, 3.419ns route)
                                       (66.2% logic, 33.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cron/Secondi/t<0>'
  Total number of paths / destination ports: 49 / 7
-------------------------------------------------------------------------
Offset:              9.836ns (Levels of Logic = 7)
  Source:            cron/Secondi/F2/T (FF)
  Destination:       cathodes<3> (PAD)
  Source Clock:      cron/Secondi/t<0> falling

  Data Path: cron/Secondi/F2/T to cathodes<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q         22   0.514   1.019  cron/Secondi/F2/T (cron/Secondi/F2/T)
     LUT3:I2->O            7   0.612   0.632  m0/y<1>1 (mux_out<1>)
     LUT4:I2->O            1   0.612   0.000  cod/Z_11_mux0000_F (N66)
     MUXF5:I0->O           1   0.278   0.387  cod/Z_11_mux0000 (value_in<11>)
     LUT3:I2->O            1   0.612   0.000  ssd/C_m/Mmux_nibble_4 (ssd/C_m/Mmux_nibble_4)
     MUXF5:I0->O           7   0.278   0.754  ssd/C_m/Mmux_nibble_2_f5 (ssd/C_m/nibble<0>)
     LUT4:I0->O            1   0.612   0.357  ssd/C_m/Mrom_cathodes_for_digit31 (cathodes_3_OBUF)
     OBUF:I->O                 3.169          cathodes_3_OBUF (cathodes<3>)
    ----------------------------------------
    Total                      9.836ns (6.687ns logic, 3.149ns route)
                                       (68.0% logic, 32.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cron/Minuti/t<2>'
  Total number of paths / destination ports: 84 / 7
-------------------------------------------------------------------------
Offset:              10.177ns (Levels of Logic = 7)
  Source:            cron/Minuti/F4/T (FF)
  Destination:       cathodes<6> (PAD)
  Source Clock:      cron/Minuti/t<2> falling

  Data Path: cron/Minuti/F4/T to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q         23   0.514   1.052  cron/Minuti/F4/T (cron/Minuti/F4/T)
     LUT3:I2->O           10   0.612   0.902  m0/y<9>1 (mux_out<9>)
     LUT4:I0->O            1   0.612   0.000  cod/Z_6_or0000_F (N76)
     MUXF5:I0->O           1   0.278   0.426  cod/Z_6_or0000 (value_in<6>)
     LUT3:I1->O            1   0.612   0.000  ssd/C_m/Mmux_nibble_31 (ssd/C_m/Mmux_nibble_31)
     MUXF5:I1->O           7   0.278   0.754  ssd/C_m/Mmux_nibble_2_f5_0 (ssd/C_m/nibble<1>)
     LUT4:I0->O            1   0.612   0.357  ssd/C_m/Mrom_cathodes_for_digit21 (cathodes_2_OBUF)
     OBUF:I->O                 3.169          cathodes_2_OBUF (cathodes<2>)
    ----------------------------------------
    Total                     10.177ns (6.687ns logic, 3.490ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cron/Minuti/t<1>'
  Total number of paths / destination ports: 84 / 7
-------------------------------------------------------------------------
Offset:              11.058ns (Levels of Logic = 8)
  Source:            cron/Minuti/F3/T (FF)
  Destination:       cathodes<3> (PAD)
  Source Clock:      cron/Minuti/t<1> falling

  Data Path: cron/Minuti/F3/T to cathodes<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q         21   0.514   0.989  cron/Minuti/F3/T (cron/Minuti/F3/T)
     LUT3:I2->O           11   0.612   0.823  m0/y<8>1 (mux_out<8>)
     LUT4:I2->O            2   0.612   0.410  cod/Z_7_mux00009 (cod/Z_7_mux00009)
     LUT4:I2->O            1   0.612   0.000  cod/Z_7_mux000015_F (N80)
     MUXF5:I0->O           1   0.278   0.426  cod/Z_7_mux000015 (value_in<7>)
     LUT3:I1->O            1   0.612   0.000  ssd/C_m/Mmux_nibble_3 (ssd/C_m/Mmux_nibble_3)
     MUXF5:I1->O           7   0.278   0.754  ssd/C_m/Mmux_nibble_2_f5 (ssd/C_m/nibble<0>)
     LUT4:I0->O            1   0.612   0.357  ssd/C_m/Mrom_cathodes_for_digit31 (cathodes_3_OBUF)
     OBUF:I->O                 3.169          cathodes_3_OBUF (cathodes<3>)
    ----------------------------------------
    Total                     11.058ns (7.299ns logic, 3.759ns route)
                                       (66.0% logic, 34.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cron/Minuti/t<0>'
  Total number of paths / destination ports: 49 / 7
-------------------------------------------------------------------------
Offset:              9.844ns (Levels of Logic = 7)
  Source:            cron/Minuti/F2/T (FF)
  Destination:       cathodes<6> (PAD)
  Source Clock:      cron/Minuti/t<0> falling

  Data Path: cron/Minuti/F2/T to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q         21   0.514   0.989  cron/Minuti/F2/T (cron/Minuti/F2/T)
     LUT3:I2->O            7   0.612   0.632  m0/y<7>1 (mux_out<7>)
     LUT4:I2->O            1   0.612   0.000  cod/Z_6_or0000_F (N76)
     MUXF5:I0->O           1   0.278   0.426  cod/Z_6_or0000 (value_in<6>)
     LUT3:I1->O            1   0.612   0.000  ssd/C_m/Mmux_nibble_31 (ssd/C_m/Mmux_nibble_31)
     MUXF5:I1->O           7   0.278   0.754  ssd/C_m/Mmux_nibble_2_f5_0 (ssd/C_m/nibble<1>)
     LUT4:I0->O            1   0.612   0.357  ssd/C_m/Mrom_cathodes_for_digit21 (cathodes_2_OBUF)
     OBUF:I->O                 3.169          cathodes_2_OBUF (cathodes<2>)
    ----------------------------------------
    Total                      9.844ns (6.687ns logic, 3.157ns route)
                                       (67.9% logic, 32.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cron/Minuti/t<4>'
  Total number of paths / destination ports: 70 / 7
-------------------------------------------------------------------------
Offset:              9.940ns (Levels of Logic = 7)
  Source:            cron/Minuti/F6/T (FF)
  Destination:       cathodes<3> (PAD)
  Source Clock:      cron/Minuti/t<4> falling

  Data Path: cron/Minuti/F6/T to cathodes<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q         21   0.514   0.989  cron/Minuti/F6/T (cron/Minuti/F6/T)
     LUT3:I2->O            9   0.612   0.766  m0/y<11>1 (mux_out<11>)
     LUT4:I1->O            1   0.612   0.000  cod/Z_3_mux0000_F (N64)
     MUXF5:I0->O           1   0.278   0.387  cod/Z_3_mux0000 (value_in<3>)
     LUT3:I2->O            1   0.612   0.000  ssd/C_m/Mmux_nibble_3 (ssd/C_m/Mmux_nibble_3)
     MUXF5:I1->O           7   0.278   0.754  ssd/C_m/Mmux_nibble_2_f5 (ssd/C_m/nibble<0>)
     LUT4:I0->O            1   0.612   0.357  ssd/C_m/Mrom_cathodes_for_digit31 (cathodes_3_OBUF)
     OBUF:I->O                 3.169          cathodes_3_OBUF (cathodes<3>)
    ----------------------------------------
    Total                      9.940ns (6.687ns logic, 3.253ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cron/Minuti/t<3>'
  Total number of paths / destination ports: 63 / 7
-------------------------------------------------------------------------
Offset:              9.956ns (Levels of Logic = 7)
  Source:            cron/Minuti/F5/T (FF)
  Destination:       cathodes<6> (PAD)
  Source Clock:      cron/Minuti/t<3> falling

  Data Path: cron/Minuti/F5/T to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q         22   0.514   1.019  cron/Minuti/F5/T (cron/Minuti/F5/T)
     LUT3:I2->O            8   0.612   0.795  m0/y<10>1 (mux_out<10>)
     LUT4:I0->O            1   0.612   0.000  cod/Z_5_or0000_F (N68)
     MUXF5:I0->O           1   0.278   0.426  cod/Z_5_or0000 (value_in<5>)
     LUT3:I1->O            1   0.612   0.000  ssd/C_m/Mmux_nibble_32 (ssd/C_m/Mmux_nibble_32)
     MUXF5:I1->O           7   0.278   0.671  ssd/C_m/Mmux_nibble_2_f5_1 (ssd/C_m/nibble<2>)
     LUT4:I1->O            1   0.612   0.357  ssd/C_m/Mrom_cathodes_for_digit61 (cathodes_6_OBUF)
     OBUF:I->O                 3.169          cathodes_6_OBUF (cathodes<6>)
    ----------------------------------------
    Total                      9.956ns (6.687ns logic, 3.269ns route)
                                       (67.2% logic, 32.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dv_freq/clk_out'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              8.636ns (Levels of Logic = 6)
  Source:            cron/Secondi/F1/T (FF)
  Destination:       cathodes<3> (PAD)
  Source Clock:      dv_freq/clk_out falling

  Data Path: cron/Secondi/F1/T to cathodes<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q         23   0.514   1.025  cron/Secondi/F1/T (cron/Secondi/F1/T)
     LUT4:I3->O            1   0.612   0.000  cod/Z_15_mux000015_G (N83)
     MUXF5:I1->O           1   0.278   0.426  cod/Z_15_mux000015 (value_in<15>)
     LUT3:I1->O            1   0.612   0.000  ssd/C_m/Mmux_nibble_4 (ssd/C_m/Mmux_nibble_4)
     MUXF5:I0->O           7   0.278   0.754  ssd/C_m/Mmux_nibble_2_f5 (ssd/C_m/nibble<0>)
     LUT4:I0->O            1   0.612   0.357  ssd/C_m/Mrom_cathodes_for_digit31 (cathodes_3_OBUF)
     OBUF:I->O                 3.169          cathodes_3_OBUF (cathodes<3>)
    ----------------------------------------
    Total                      8.636ns (6.075ns logic, 2.561ns route)
                                       (70.3% logic, 29.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cron/t<0>'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              8.604ns (Levels of Logic = 6)
  Source:            cron/Minuti/F1/T (FF)
  Destination:       cathodes<3> (PAD)
  Source Clock:      cron/t<0> falling

  Data Path: cron/Minuti/F1/T to cathodes<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q         22   0.514   0.992  cron/Minuti/F1/T (cron/Minuti/F1/T)
     LUT4:I3->O            1   0.612   0.000  cod/Z_7_mux000015_G (N81)
     MUXF5:I1->O           1   0.278   0.426  cod/Z_7_mux000015 (value_in<7>)
     LUT3:I1->O            1   0.612   0.000  ssd/C_m/Mmux_nibble_3 (ssd/C_m/Mmux_nibble_3)
     MUXF5:I1->O           7   0.278   0.754  ssd/C_m/Mmux_nibble_2_f5 (ssd/C_m/nibble<0>)
     LUT4:I0->O            1   0.612   0.357  ssd/C_m/Mrom_cathodes_for_digit31 (cathodes_3_OBUF)
     OBUF:I->O                 3.169          cathodes_3_OBUF (cathodes<3>)
    ----------------------------------------
    Total                      8.604ns (6.075ns logic, 2.529ns route)
                                       (70.6% logic, 29.4% route)

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 13.77 secs
 
--> 


Total memory usage is 624276 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   14 (   0 filtered)
Number of infos    :    5 (   0 filtered)

