Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project.src"
Input Format                       : mixed

---- Target Parameters
Target Device                      : xc6slx9-2tqg144
Output File Name                   : "project.ngc"
Output Format                      : NGC

---- Source Options
Top Module Name                    : sram

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
RTL Output                         : yes

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/nixtropy/Documents/Embebidos/stamp_repo/files/code/src/cain_examples/fpga/psram/sram.v" into library work
Parsing module <sram>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <sram>.

Elaborating module <RAMB16_S2>.
WARNING:HDLCompiler:413 - "/home/nixtropy/Documents/Embebidos/stamp_repo/files/code/src/cain_examples/fpga/psram/sram.v" Line 75: Result of 26-bit expression is truncated to fit in 25-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram>.
    Related source file is "/home/nixtropy/Documents/Embebidos/stamp_repo/files/code/src/cain_examples/fpga/psram/sram.v".
    Found 1-bit register for signal <snwe>.
    Found 8-bit register for signal <buffer_data>.
    Found 13-bit register for signal <buffer_addr>.
    Found 8-bit register for signal <wdBus>.
    Found 1-bit register for signal <we>.
    Found 1-bit register for signal <w_st>.
    Found 25-bit register for signal <counter>.
    Found 1-bit register for signal <sncs>.
    Found 25-bit adder for signal <counter[24]_GND_1_o_add_8_OUT> created at line 75.
    Found 1-bit tristate buffer for signal <sram_data<7>> created at line 22
    Found 1-bit tristate buffer for signal <sram_data<6>> created at line 22
    Found 1-bit tristate buffer for signal <sram_data<5>> created at line 22
    Found 1-bit tristate buffer for signal <sram_data<4>> created at line 22
    Found 1-bit tristate buffer for signal <sram_data<3>> created at line 22
    Found 1-bit tristate buffer for signal <sram_data<2>> created at line 22
    Found 1-bit tristate buffer for signal <sram_data<1>> created at line 22
    Found 1-bit tristate buffer for signal <sram_data<0>> created at line 22
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  58 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <sram> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 25-bit adder                                          : 1
# Registers                                            : 8
 1-bit register                                        : 4
 13-bit register                                       : 1
 25-bit register                                       : 1
 8-bit register                                        : 2
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <sram>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <sram> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 25-bit up counter                                     : 1
# Registers                                            : 33
 Flip-Flops                                            : 33

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance ba0 in unit sram of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ba1 in unit sram of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ba2 in unit sram of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ba3 in unit sram of type RAMB16_S2 has been replaced by RAMB16BWER

Optimizing unit <sram> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block sram, actual ratio is 1.
FlipFlop counter_24 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 59
 Flip-Flops                                            : 59

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : project.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 81
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 24
#      LUT2                        : 2
#      LUT4                        : 1
#      MUXCY                       : 24
#      VCC                         : 1
#      XORCY                       : 25
# FlipFlops/Latches                : 59
#      FD                          : 1
#      FD_1                        : 23
#      FDR                         : 35
# RAMS                             : 4
#      RAMB16BWER                  : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 26
#      IBUF                        : 17
#      IOBUF                       : 8
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              36  out of  11440     0%  
 Number of Slice LUTs:                   30  out of   5720     0%  
    Number used as Logic:                30  out of   5720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     39
   Number with an unused Flip Flop:       3  out of     39     7%  
   Number with an unused LUT:             9  out of     39    23%  
   Number of fully used LUT-FF pairs:    27  out of     39    69%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          27
 Number of bonded IOBs:                  27  out of    102    26%  
    IOB Flip Flops/Latches:              23

Specific Feature Utilization:
 Number of Block RAM/FIFO:                4  out of     32    12%  
    Number using Block RAM only:          4
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 63    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.072ns (Maximum Frequency: 245.580MHz)
   Minimum input arrival time before clock: 4.336ns
   Maximum output required time after clock: 5.693ns
   Maximum combinational path delay: 6.223ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.072ns (frequency: 245.580MHz)
  Total number of paths / destination ports: 439 / 112
-------------------------------------------------------------------------
Delay:               2.036ns (Levels of Logic = 0)
  Source:            we (FF)
  Destination:       ba0 (RAM)
  Source Clock:      clk rising
  Destination Clock: clk falling

  Data Path: we to ba0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              16   0.525   1.181  we (we)
     RAMB16BWER:WEA0           0.330          ba0
    ----------------------------------------
    Total                      2.036ns (0.855ns logic, 1.181ns route)
                                       (42.0% logic, 58.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 59 / 59
-------------------------------------------------------------------------
Offset:              4.336ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       wdBus_0 (FF)
  Destination Clock: clk rising

  Data Path: reset to wdBus_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.725  reset_IBUF (reset_IBUF)
     INV:I->O             35   0.255   1.569  reset_inv1_INV_0 (reset_inv)
     FDR:R                     0.459          wdBus_0
    ----------------------------------------
    Total                      4.336ns (2.042ns logic, 2.294ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              5.693ns (Levels of Logic = 1)
  Source:            ba3 (RAM)
  Destination:       sram_data<7> (PAD)
  Source Clock:      clk falling

  Data Path: ba3 to sram_data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOA1    1   2.100   0.681  ba3 (rdBus<7>)
     IOBUF:I->IO               2.912          sram_data_7_IOBUF (sram_data<7>)
    ----------------------------------------
    Total                      5.693ns (5.012ns logic, 0.681ns route)
                                       (88.0% logic, 12.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 16 / 8
-------------------------------------------------------------------------
Delay:               6.223ns (Levels of Logic = 3)
  Source:            nrd (PAD)
  Destination:       sram_data<7> (PAD)

  Data Path: nrd to sram_data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.790  nrd_IBUF (nrd_IBUF)
     LUT2:I0->O            8   0.250   0.943  T1 (T)
     IOBUF:T->IO               2.912          sram_data_7_IOBUF (sram_data<7>)
    ----------------------------------------
    Total                      6.223ns (4.490ns logic, 1.733ns route)
                                       (72.2% logic, 27.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.491|    1.683|    2.036|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 4.97 secs
 
--> 


Total memory usage is 385744 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    4 (   0 filtered)

