// Seed: 815285014
module module_0 (
    input uwire id_0,
    output wire module_0,
    output wire id_2,
    input tri0 id_3,
    input tri0 id_4,
    input supply1 id_5
);
  assign id_2 = id_0 > -1;
  assign module_1.id_3 = 0;
  assign id_2 = id_3;
  wire id_7;
  wire id_8;
endmodule
module module_1 #(
    parameter id_8 = 32'd68
) (
    output uwire id_0,
    input uwire id_1,
    output wor id_2,
    output wor id_3,
    output logic id_4,
    input uwire id_5,
    input supply0 id_6,
    input tri id_7,
    input tri _id_8,
    input supply1 id_9
);
  logic [7:0] id_11;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_3,
      id_9,
      id_9,
      id_5
  );
  wire id_12;
  logic [7:0] id_13;
  parameter id_14 = 1;
  initial id_4 = id_9;
  parameter id_15 = id_14;
  assign id_13[~(-1)] = 1'd0;
  localparam id_16 = id_15;
  logic id_17;
  logic id_18;
  ;
  assign id_4 = 1;
endmodule
