[40] %Error: t_assert_synth.v:50: top.t: synthesis parallel_case, but multiple matches found
%Error: t/t_assert_synth.v:50: Verilog $stop
Aborting...
