<stg><name>poly_challenge</name>


<trans_list>

<trans id="120" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln523" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="10" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln523" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="11" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="12" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln529" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="17" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln537" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="19" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="64">
<![CDATA[
:0  %buf = alloca [136 x i8], align 16

]]></Node>
<StgValue><ssdm name="buf"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="64">
<![CDATA[
:1  %state_s = alloca [25 x i64], align 8

]]></Node>
<StgValue><ssdm name="state_s"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %1

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %i_0_i_i = phi i5 [ 0, %0 ], [ %i_24, %2 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln362 = icmp eq i5 %i_0_i_i, -7

]]></Node>
<StgValue><ssdm name="icmp_ln362"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i_24 = add i5 %i_0_i_i, 1

]]></Node>
<StgValue><ssdm name="i_24"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln362, label %shake256_init.1.exit, label %2

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln363 = zext i5 %i_0_i_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln363"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %state_s_addr_8 = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln363

]]></Node>
<StgValue><ssdm name="state_s_addr_8"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:2  store i64 0, i64* %state_s_addr_8, align 8

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="7" op_3_bw="8" op_4_bw="13" op_5_bw="64" op_6_bw="64">
<![CDATA[
shake256_init.1.exit:0  %state_pos = call fastcc i32 @keccak_absorb.2([25 x i64]* %state_s, i7 0, [5720 x i8]* %seed, i13 0, i64 32)

]]></Node>
<StgValue><ssdm name="state_pos"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="33" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="7" op_3_bw="8" op_4_bw="13" op_5_bw="64" op_6_bw="64">
<![CDATA[
shake256_init.1.exit:0  %state_pos = call fastcc i32 @keccak_absorb.2([25 x i64]* %state_s, i7 0, [5720 x i8]* %seed, i13 0, i64 32)

]]></Node>
<StgValue><ssdm name="state_pos"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
shake256_init.1.exit:1  %i_s = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %state_pos, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="i_s"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="29">
<![CDATA[
shake256_init.1.exit:6  %zext_ln450_3 = zext i29 %i_s to i64

]]></Node>
<StgValue><ssdm name="zext_ln450_3"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
shake256_init.1.exit:7  %state_s_addr = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln450_3

]]></Node>
<StgValue><ssdm name="state_s_addr"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="37" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="5" op_1_bw="32">
<![CDATA[
shake256_init.1.exit:8  %state_s_load = load i64* %state_s_addr, align 8

]]></Node>
<StgValue><ssdm name="state_s_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="32">
<![CDATA[
shake256_init.1.exit:2  %trunc_ln450 = trunc i32 %state_pos to i3

]]></Node>
<StgValue><ssdm name="trunc_ln450"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
shake256_init.1.exit:3  %shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln450, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="6">
<![CDATA[
shake256_init.1.exit:4  %zext_ln450 = zext i6 %shl_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln450"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
shake256_init.1.exit:5  %shl_ln450 = shl i64 31, %zext_ln450

]]></Node>
<StgValue><ssdm name="shl_ln450"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="5" op_1_bw="32">
<![CDATA[
shake256_init.1.exit:8  %state_s_load = load i64* %state_s_addr, align 8

]]></Node>
<StgValue><ssdm name="state_s_load"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
shake256_init.1.exit:9  %xor_ln450 = xor i64 %state_s_load, %shl_ln450

]]></Node>
<StgValue><ssdm name="xor_ln450"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="64">
<![CDATA[
shake256_init.1.exit:10  store i64 %xor_ln450, i64* %state_s_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln450"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
shake256_init.1.exit:11  %state_s_addr_7 = getelementptr [25 x i64]* %state_s, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="state_s_addr_7"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
shake256_init.1.exit:12  %state_s_load_5 = load i64* %state_s_addr_7, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="47" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
shake256_init.1.exit:12  %state_s_load_5 = load i64* %state_s_addr_7, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_5"/></StgValue>
</operation>

<operation id="48" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
shake256_init.1.exit:13  %xor_ln451 = xor i64 %state_s_load_5, -9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln451"/></StgValue>
</operation>

<operation id="49" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="64">
<![CDATA[
shake256_init.1.exit:14  store i64 %xor_ln451, i64* %state_s_addr_7, align 8

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="50" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="0" op_5_bw="32">
<![CDATA[
shake256_init.1.exit:15  call fastcc void @keccak_squeezeblocks([136 x i8]* %buf, [25 x i64]* %state_s)

]]></Node>
<StgValue><ssdm name="call_ln694"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="51" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="0" op_5_bw="32">
<![CDATA[
shake256_init.1.exit:15  call fastcc void @keccak_squeezeblocks([136 x i8]* %buf, [25 x i64]* %state_s)

]]></Node>
<StgValue><ssdm name="call_ln694"/></StgValue>
</operation>

<operation id="52" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
shake256_init.1.exit:16  br label %3

]]></Node>
<StgValue><ssdm name="br_ln523"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="53" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i4 [ 0, %shake256_init.1.exit ], [ %i, %4 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="54" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1  %signs_0 = phi i64 [ 0, %shake256_init.1.exit ], [ %signs, %4 ]

]]></Node>
<StgValue><ssdm name="signs_0"/></StgValue>
</operation>

<operation id="55" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln523 = icmp eq i4 %i_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln523"/></StgValue>
</operation>

<operation id="56" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="57" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %i = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="58" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln523, label %.preheader4.preheader, label %4

]]></Node>
<StgValue><ssdm name="br_ln523"/></StgValue>
</operation>

<operation id="59" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln524 = zext i4 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln524"/></StgValue>
</operation>

<operation id="60" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %buf_addr = getelementptr inbounds [136 x i8]* %buf, i64 0, i64 %zext_ln524

]]></Node>
<StgValue><ssdm name="buf_addr"/></StgValue>
</operation>

<operation id="61" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8">
<![CDATA[
:2  %buf_load = load i8* %buf_addr, align 1

]]></Node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>

<operation id="62" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln523" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:0  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln527"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="63" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8">
<![CDATA[
:2  %buf_load = load i8* %buf_addr, align 1

]]></Node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>

<operation id="64" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="8">
<![CDATA[
:3  %zext_ln524_1 = zext i8 %buf_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln524_1"/></StgValue>
</operation>

<operation id="65" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="4">
<![CDATA[
:4  %trunc_ln524 = trunc i4 %i_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln524"/></StgValue>
</operation>

<operation id="66" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:5  %shl_ln13 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln524, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln13"/></StgValue>
</operation>

<operation id="67" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="6">
<![CDATA[
:6  %zext_ln524_2 = zext i6 %shl_ln13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln524_2"/></StgValue>
</operation>

<operation id="68" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %shl_ln524 = shl i64 %zext_ln524_1, %zext_ln524_2

]]></Node>
<StgValue><ssdm name="shl_ln524"/></StgValue>
</operation>

<operation id="69" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %signs = or i64 %shl_ln524, %signs_0

]]></Node>
<StgValue><ssdm name="signs"/></StgValue>
</operation>

<operation id="70" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %3

]]></Node>
<StgValue><ssdm name="br_ln523"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="71" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader4:0  %i_1 = phi i9 [ %i_25, %5 ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="72" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader4:1  %icmp_ln527 = icmp eq i9 %i_1, -256

]]></Node>
<StgValue><ssdm name="icmp_ln527"/></StgValue>
</operation>

<operation id="73" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:2  %empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="74" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader4:3  %i_25 = add i9 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_25"/></StgValue>
</operation>

<operation id="75" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:4  br i1 %icmp_ln527, label %.preheader3.preheader, label %5

]]></Node>
<StgValue><ssdm name="br_ln527"/></StgValue>
</operation>

<operation id="76" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="9">
<![CDATA[
:0  %zext_ln528 = zext i9 %i_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln528"/></StgValue>
</operation>

<operation id="77" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %c_coeffs_addr = getelementptr [256 x i32]* %c_coeffs, i64 0, i64 %zext_ln528

]]></Node>
<StgValue><ssdm name="c_coeffs_addr"/></StgValue>
</operation>

<operation id="78" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:2  store i32 0, i32* %c_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln528"/></StgValue>
</operation>

<operation id="79" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln527"/></StgValue>
</operation>

<operation id="80" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln529"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="81" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader3:0  %i_2 = phi i9 [ %i_26, %7 ], [ 217, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="82" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader3:1  %pos_0 = phi i32 [ %pos, %7 ], [ 8, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="pos_0"/></StgValue>
</operation>

<operation id="83" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader3:2  %signs_1 = phi i64 [ %signs_3, %7 ], [ %signs_0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="signs_1"/></StgValue>
</operation>

<operation id="84" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3:3  %icmp_ln529 = icmp eq i9 %i_2, -256

]]></Node>
<StgValue><ssdm name="icmp_ln529"/></StgValue>
</operation>

<operation id="85" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:4  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 39, i64 39, i64 39)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="86" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:5  br i1 %icmp_ln529, label %8, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln529"/></StgValue>
</operation>

<operation id="87" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln529" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>

<operation id="88" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln529" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln543"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="89" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:0  %pos_1 = phi i32 [ %pos, %.preheader._crit_edge ], [ %pos_0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="pos_1"/></StgValue>
</operation>

<operation id="90" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:1  %icmp_ln531 = icmp ugt i32 %pos_1, 135

]]></Node>
<StgValue><ssdm name="icmp_ln531"/></StgValue>
</operation>

<operation id="91" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:2  br i1 %icmp_ln531, label %6, label %.preheader._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>

<operation id="92" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln531" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="32" op_5_bw="0">
<![CDATA[
:0  call fastcc void @keccak_squeezeblocks([136 x i8]* %buf, [25 x i64]* %state_s)

]]></Node>
<StgValue><ssdm name="call_ln694"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="93" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln531" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="32" op_5_bw="0">
<![CDATA[
:0  call fastcc void @keccak_squeezeblocks([136 x i8]* %buf, [25 x i64]* %state_s)

]]></Node>
<StgValue><ssdm name="call_ln694"/></StgValue>
</operation>

<operation id="94" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln531" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln534"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="95" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader._crit_edge:0  %pos_2 = phi i32 [ 0, %6 ], [ %pos_1, %.preheader ]

]]></Node>
<StgValue><ssdm name="pos_2"/></StgValue>
</operation>

<operation id="96" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader._crit_edge:1  %pos = add i32 %pos_2, 1

]]></Node>
<StgValue><ssdm name="pos"/></StgValue>
</operation>

<operation id="97" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="32">
<![CDATA[
.preheader._crit_edge:2  %zext_ln536 = zext i32 %pos_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln536"/></StgValue>
</operation>

<operation id="98" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader._crit_edge:3  %buf_addr_12 = getelementptr inbounds [136 x i8]* %buf, i64 0, i64 %zext_ln536

]]></Node>
<StgValue><ssdm name="buf_addr_12"/></StgValue>
</operation>

<operation id="99" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader._crit_edge:4  %buf_load_11 = load i8* %buf_addr_12, align 1

]]></Node>
<StgValue><ssdm name="buf_load_11"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="100" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader._crit_edge:4  %buf_load_11 = load i8* %buf_addr_12, align 1

]]></Node>
<StgValue><ssdm name="buf_load_11"/></StgValue>
</operation>

<operation id="101" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="8">
<![CDATA[
.preheader._crit_edge:5  %zext_ln536_1 = zext i8 %buf_load_11 to i9

]]></Node>
<StgValue><ssdm name="zext_ln536_1"/></StgValue>
</operation>

<operation id="102" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader._crit_edge:6  %icmp_ln537 = icmp ugt i9 %zext_ln536_1, %i_2

]]></Node>
<StgValue><ssdm name="icmp_ln537"/></StgValue>
</operation>

<operation id="103" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader._crit_edge:7  br i1 %icmp_ln537, label %.preheader, label %7

]]></Node>
<StgValue><ssdm name="br_ln537"/></StgValue>
</operation>

<operation id="104" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="8">
<![CDATA[
:0  %zext_ln539 = zext i8 %buf_load_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln539"/></StgValue>
</operation>

<operation id="105" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %c_coeffs_addr_1 = getelementptr [256 x i32]* %c_coeffs, i64 0, i64 %zext_ln539

]]></Node>
<StgValue><ssdm name="c_coeffs_addr_1"/></StgValue>
</operation>

<operation id="106" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="8">
<![CDATA[
:2  %c_coeffs_load = load i32* %c_coeffs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="c_coeffs_load"/></StgValue>
</operation>

<operation id="107" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="64">
<![CDATA[
:6  %trunc_ln540 = trunc i64 %signs_1 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln540"/></StgValue>
</operation>

<operation id="108" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %signs_2 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %signs_1, i32 1, i32 63)

]]></Node>
<StgValue><ssdm name="signs_2"/></StgValue>
</operation>

<operation id="109" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="63">
<![CDATA[
:12  %signs_3 = zext i63 %signs_2 to i64

]]></Node>
<StgValue><ssdm name="signs_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="110" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="8">
<![CDATA[
:2  %c_coeffs_load = load i32* %c_coeffs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="c_coeffs_load"/></StgValue>
</operation>

<operation id="111" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="9">
<![CDATA[
:3  %zext_ln539_1 = zext i9 %i_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln539_1"/></StgValue>
</operation>

<operation id="112" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %c_coeffs_addr_2 = getelementptr [256 x i32]* %c_coeffs, i64 0, i64 %zext_ln539_1

]]></Node>
<StgValue><ssdm name="c_coeffs_addr_2"/></StgValue>
</operation>

<operation id="113" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:5  store i32 %c_coeffs_load, i32* %c_coeffs_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln539"/></StgValue>
</operation>

<operation id="114" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:13  %i_26 = add i9 1, %i_2

]]></Node>
<StgValue><ssdm name="i_26"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="115" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
:7  %shl_ln14 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %trunc_ln540, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln14"/></StgValue>
</operation>

<operation id="116" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:8  %sub_ln540 = sub i2 1, %shl_ln14

]]></Node>
<StgValue><ssdm name="sub_ln540"/></StgValue>
</operation>

<operation id="117" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="2">
<![CDATA[
:9  %sext_ln540 = sext i2 %sub_ln540 to i32

]]></Node>
<StgValue><ssdm name="sext_ln540"/></StgValue>
</operation>

<operation id="118" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
:10  store i32 %sext_ln540, i32* %c_coeffs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln540"/></StgValue>
</operation>

<operation id="119" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln529"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
