vendor_name = ModelSim
source_file = 1, C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/SST39SF.vhd
source_file = 1, C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/mux8to1.vhd
source_file = 1, C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/mux2to1.vhd
source_file = 1, C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/memory_register.vhd
source_file = 1, C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/generic_register.vhd
source_file = 1, C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/FTDI_coms.vhd
source_file = 1, C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/FT240X.vhd
source_file = 1, C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/flashProgrammer_controller.vhd
source_file = 1, C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/flashInterface.vhd
source_file = 1, C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/flash_module.vhd
source_file = 1, C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/FIFO8x8_5.vhd
source_file = 1, C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/data_path.vhd
source_file = 1, C:/Users/Tim/Dropbox/Digital Logic EEL3701/flashInterface_TutProject/flashInterface_TutProject.bdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fffifo.tdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_ff.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fefifo.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_ff.tdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altshift.inc
source_file = 1, C:/Users/Tim/Dropbox/Digital Logic EEL3701/flashInterface_TutProject/db/mux_17c.tdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_counter.tdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/cmpconst.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_counter_stratix.inc
source_file = 1, C:/Users/Tim/Dropbox/Digital Logic EEL3701/flashInterface_TutProject/db/cntr_dme.tdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fefifo.tdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_compare.tdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/comptree.inc
source_file = 1, C:/Users/Tim/Dropbox/Digital Logic EEL3701/flashInterface_TutProject/db/cmpr_jqf.tdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74161.tdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/others/maxplus2/f74161.bdf
design_name = flashInterface_TutProject
instance = comp, \FL_IO[7]~I , FL_IO[7], flashInterface_TutProject, 1
instance = comp, \FL_IO[6]~I , FL_IO[6], flashInterface_TutProject, 1
instance = comp, \FL_IO[5]~I , FL_IO[5], flashInterface_TutProject, 1
instance = comp, \FL_IO[4]~I , FL_IO[4], flashInterface_TutProject, 1
instance = comp, \FL_IO[3]~I , FL_IO[3], flashInterface_TutProject, 1
instance = comp, \FL_IO[2]~I , FL_IO[2], flashInterface_TutProject, 1
instance = comp, \FL_IO[1]~I , FL_IO[1], flashInterface_TutProject, 1
instance = comp, \FL_IO[0]~I , FL_IO[0], flashInterface_TutProject, 1
instance = comp, \FT_data[7]~I , FT_data[7], flashInterface_TutProject, 1
instance = comp, \FT_data[6]~I , FT_data[6], flashInterface_TutProject, 1
instance = comp, \FT_data[5]~I , FT_data[5], flashInterface_TutProject, 1
instance = comp, \FT_data[4]~I , FT_data[4], flashInterface_TutProject, 1
instance = comp, \FT_data[3]~I , FT_data[3], flashInterface_TutProject, 1
instance = comp, \FT_data[2]~I , FT_data[2], flashInterface_TutProject, 1
instance = comp, \FT_data[1]~I , FT_data[1], flashInterface_TutProject, 1
instance = comp, \FT_data[0]~I , FT_data[0], flashInterface_TutProject, 1
instance = comp, \FI_CLK~I , FI_CLK, flashInterface_TutProject, 1
instance = comp, \FI_RST~I , FI_RST, flashInterface_TutProject, 1
instance = comp, \inst2|counter[0] , inst2|counter[0], flashInterface_TutProject, 1
instance = comp, \inst2|counter[1] , inst2|counter[1], flashInterface_TutProject, 1
instance = comp, \inst2|div_clk , inst2|div_clk, flashInterface_TutProject, 1
instance = comp, \inst2|FP_CONTROLLER|state.FLASH_READ4 , inst2|FP_CONTROLLER|state.FLASH_READ4, flashInterface_TutProject, 1
instance = comp, \FT_TXE_n~I , FT_TXE_n, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|FTDI|TXE_flag , inst2|FTDI|FTDI|TXE_flag, flashInterface_TutProject, 1
instance = comp, \inst2|FP_CONTROLLER|state.SEND_ACK4 , inst2|FP_CONTROLLER|state.SEND_ACK4, flashInterface_TutProject, 1
instance = comp, \inst2|FP_CONTROLLER|state.SEND_ACK5 , inst2|FP_CONTROLLER|state.SEND_ACK5, flashInterface_TutProject, 1
instance = comp, \inst2|FP_CONTROLLER|state.SEND_ACK6 , inst2|FP_CONTROLLER|state.SEND_ACK6, flashInterface_TutProject, 1
instance = comp, \inst2|FP_CONTROLLER|WideOr16~0 , inst2|FP_CONTROLLER|WideOr16~0, flashInterface_TutProject, 1
instance = comp, \FT_RXF_n~I , FT_RXF_n, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|FTDI|state.W1 , inst2|FTDI|FTDI|state.W1, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|FTDI|state.W2 , inst2|FTDI|FTDI|state.W2, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|FTDI|next_state.R1~1 , inst2|FTDI|FTDI|next_state.R1~1, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|Selector3~0 , inst2|FTDI|Selector3~0, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|FTDI|Selector0~0 , inst2|FTDI|FTDI|Selector0~0, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|FTDI|next_state.W1~1 , inst2|FTDI|FTDI|next_state.W1~1, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|FTDI|state.IDLE , inst2|FTDI|FTDI|state.IDLE, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|FTDI|state.R1 , inst2|FTDI|FTDI|state.R1, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|FTDI|state.R2 , inst2|FTDI|FTDI|state.R2, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|state.R2 , inst2|FTDI|state.R2, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|state.W2 , inst2|FTDI|state.W2, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|state.INIT , inst2|FTDI|state.INIT, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|Selector0~0 , inst2|FTDI|Selector0~0, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|FTDI|RXF_flag , inst2|FTDI|FTDI|RXF_flag, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|Selector0~1 , inst2|FTDI|Selector0~1, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|state.IDLE , inst2|FTDI|state.IDLE, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|Selector1~0 , inst2|FTDI|Selector1~0, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|state.R1 , inst2|FTDI|state.R1, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|process_1~1 , inst2|FTDI|process_1~1, flashInterface_TutProject, 1
instance = comp, \inst2|FP_CONTROLLER|state.FLASH_WRITE2 , inst2|FP_CONTROLLER|state.FLASH_WRITE2, flashInterface_TutProject, 1
instance = comp, \inst2|FP_CONTROLLER|state.DECODE2 , inst2|FP_CONTROLLER|state.DECODE2, flashInterface_TutProject, 1
instance = comp, \PROG_en~I , PROG_en, flashInterface_TutProject, 1
instance = comp, \inst2|FP_CONTROLLER|Selector12~1 , inst2|FP_CONTROLLER|Selector12~1, flashInterface_TutProject, 1
instance = comp, \inst2|FP_CONTROLLER|Selector12~2 , inst2|FP_CONTROLLER|Selector12~2, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|data_flash2fabric[3] , inst2|FLASH_MOD|FLASH|data_flash2fabric[3], flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|Selector1~0 , inst2|FLASH_MOD|FLASH|Selector1~0, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|Selector4~0 , inst2|FLASH_MOD|Selector4~0, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.R2 , inst2|FLASH_MOD|FLASH|state.R2, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.W_POLL5 , inst2|FLASH_MOD|FLASH|state.W_POLL5, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.POLL1 , inst2|FLASH_MOD|FLASH|state.POLL1, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.POLL2 , inst2|FLASH_MOD|FLASH|state.POLL2, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.POLL3 , inst2|FLASH_MOD|FLASH|state.POLL3, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.POLL4 , inst2|FLASH_MOD|FLASH|state.POLL4, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.W_POLL2 , inst2|FLASH_MOD|FLASH|state.W_POLL2, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.POLL5 , inst2|FLASH_MOD|FLASH|state.POLL5, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.R3 , inst2|FLASH_MOD|FLASH|state.R3, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.R4 , inst2|FLASH_MOD|FLASH|state.R4, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|WideOr17~7 , inst2|FLASH_MOD|FLASH|WideOr17~7, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|state.POLLING , inst2|FLASH_MOD|state.POLLING, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|Selector0~1 , inst2|FLASH_MOD|Selector0~1, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|Selector0~2 , inst2|FLASH_MOD|Selector0~2, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|process_1~0 , inst2|FLASH_MOD|process_1~0, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|Selector0~0 , inst2|FLASH_MOD|Selector0~0, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|state.IDLE , inst2|FLASH_MOD|state.IDLE, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|state.READ_FLASH , inst2|FLASH_MOD|state.READ_FLASH, flashInterface_TutProject, 1
instance = comp, \inst2|FP_CONTROLLER|Selector11~0 , inst2|FP_CONTROLLER|Selector11~0, flashInterface_TutProject, 1
instance = comp, \inst2|DP|FL_READ_REG|output_signal[3] , inst2|DP|FL_READ_REG|output_signal[3], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_rreq , inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_rreq, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|_~0 , inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|_~0, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella0 , inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella0, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[3] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[3], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[3] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[3], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[3] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[3], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[3] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[3], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[3] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[3], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[3] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[3], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[3] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[3], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[3] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[3], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[3] , inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[3], flashInterface_TutProject, 1
instance = comp, \inst2|DP|PCKT_ID_REG|output_signal[3] , inst2|DP|PCKT_ID_REG|output_signal[3], flashInterface_TutProject, 1
instance = comp, \inst2|FP_CONTROLLER|WideOr16 , inst2|FP_CONTROLLER|WideOr16, flashInterface_TutProject, 1
instance = comp, \inst2|DP|DP_MUX|Mux0~4 , inst2|DP|DP_MUX|Mux0~4, flashInterface_TutProject, 1
instance = comp, \inst2|FP_CONTROLLER|state.FLASH_READ2 , inst2|FP_CONTROLLER|state.FLASH_READ2, flashInterface_TutProject, 1
instance = comp, \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[11] , inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[11], flashInterface_TutProject, 1
instance = comp, \inst2|FP_CONTROLLER|Mux0~0 , inst2|FP_CONTROLLER|Mux0~0, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|data_flash2fabric[7] , inst2|FLASH_MOD|FLASH|data_flash2fabric[7], flashInterface_TutProject, 1
instance = comp, \inst2|DP|FL_READ_REG|output_signal[7] , inst2|DP|FL_READ_REG|output_signal[7], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[7] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[7], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[7] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[7], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[7] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[7], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[7] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[7], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[7] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[7], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[7] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[7], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[7] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[7], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[7] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[7], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[7] , inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[7], flashInterface_TutProject, 1
instance = comp, \inst2|DP|PCKT_ID_REG|output_signal[7] , inst2|DP|PCKT_ID_REG|output_signal[7], flashInterface_TutProject, 1
instance = comp, \inst2|FP_CONTROLLER|dp_addr_ld_l~0 , inst2|FP_CONTROLLER|dp_addr_ld_l~0, flashInterface_TutProject, 1
instance = comp, \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[7] , inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[7], flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|data_flash2fabric[5] , inst2|FLASH_MOD|FLASH|data_flash2fabric[5], flashInterface_TutProject, 1
instance = comp, \inst2|FP_CONTROLLER|WideOr15 , inst2|FP_CONTROLLER|WideOr15, flashInterface_TutProject, 1
instance = comp, \inst2|DP|FL_READ_REG|output_signal[5] , inst2|DP|FL_READ_REG|output_signal[5], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[5] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[5], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[5] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[5], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[5] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[5], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[5] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[5], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[5] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[5], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[5] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[5], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[5] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[5], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[5] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[5], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[5] , inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[5], flashInterface_TutProject, 1
instance = comp, \inst2|DP|PCKT_ID_REG|output_signal[5] , inst2|DP|PCKT_ID_REG|output_signal[5], flashInterface_TutProject, 1
instance = comp, \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[13] , inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[13], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[6] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[6], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[6] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[6], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[6] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[6], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[6] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[6], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[6] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[6], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[6] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[6], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[6] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[6], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[6] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[6], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[6] , inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[6], flashInterface_TutProject, 1
instance = comp, \inst2|DP|PCKT_ID_REG|output_signal[6] , inst2|DP|PCKT_ID_REG|output_signal[6], flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|data_flash2fabric[6] , inst2|FLASH_MOD|FLASH|data_flash2fabric[6], flashInterface_TutProject, 1
instance = comp, \inst2|DP|FL_READ_REG|output_signal[6] , inst2|DP|FL_READ_REG|output_signal[6], flashInterface_TutProject, 1
instance = comp, \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[14] , inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[14], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[4] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[4], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[4] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[4], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[4] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[4], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[4] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[4], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[4] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[4], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[4] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[4], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[4] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[4], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[4] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[4], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[4] , inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[4], flashInterface_TutProject, 1
instance = comp, \inst2|DP|PCKT_ID_REG|output_signal[4] , inst2|DP|PCKT_ID_REG|output_signal[4], flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|data_flash2fabric[4] , inst2|FLASH_MOD|FLASH|data_flash2fabric[4], flashInterface_TutProject, 1
instance = comp, \inst2|DP|FL_READ_REG|output_signal[4] , inst2|DP|FL_READ_REG|output_signal[4], flashInterface_TutProject, 1
instance = comp, \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[12] , inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[12], flashInterface_TutProject, 1
instance = comp, \inst2|FP_CONTROLLER|Selector0~0 , inst2|FP_CONTROLLER|Selector0~0, flashInterface_TutProject, 1
instance = comp, \inst2|FP_CONTROLLER|Selector12~3 , inst2|FP_CONTROLLER|Selector12~3, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~2 , inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~2, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_full~0 , inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_full~0, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_full , inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_full, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq , inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella1 , inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella1, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~0 , inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~0, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|process_1~0 , inst2|FTDI|process_1~0, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|state_af~2 , inst2|FTDI|RXBUF|scfifo_component|state_af~2, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|state_af~3 , inst2|FTDI|RXBUF|scfifo_component|state_af~3, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|state_af~0 , inst2|FTDI|RXBUF|scfifo_component|state_af~0, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|state_af~1 , inst2|FTDI|RXBUF|scfifo_component|state_af~1, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|state_af , inst2|FTDI|RXBUF|scfifo_component|state_af, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|push~0 , inst2|FTDI|push~0, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|push~1 , inst2|FTDI|push~1, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_middle~0 , inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_middle~0, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~1 , inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~1, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~3 , inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~3, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_middle , inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_middle, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_empty~0 , inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_empty~0, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_empty , inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_empty, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|process_2~0 , inst2|FTDI|process_2~0, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|FT_rrdy_reg , inst2|FTDI|FT_rrdy_reg, flashInterface_TutProject, 1
instance = comp, \inst2|FP_CONTROLLER|state.DECODE1 , inst2|FP_CONTROLLER|state.DECODE1, flashInterface_TutProject, 1
instance = comp, \inst2|FP_CONTROLLER|WideOr14 , inst2|FP_CONTROLLER|WideOr14, flashInterface_TutProject, 1
instance = comp, \inst2|DP|DP_MUX|Mux1~5 , inst2|DP|DP_MUX|Mux1~5, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|data_flash2fabric[2] , inst2|FLASH_MOD|FLASH|data_flash2fabric[2], flashInterface_TutProject, 1
instance = comp, \inst2|DP|FL_READ_REG|output_signal[2] , inst2|DP|FL_READ_REG|output_signal[2], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[2] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[2], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[2] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[2], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[2] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[2], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[2] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[2], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[2] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[2], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[2] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[2], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[2] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[2], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[2] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[2], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[2] , inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[2], flashInterface_TutProject, 1
instance = comp, \inst2|DP|PCKT_ID_REG|output_signal[2] , inst2|DP|PCKT_ID_REG|output_signal[2], flashInterface_TutProject, 1
instance = comp, \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[10] , inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[10], flashInterface_TutProject, 1
instance = comp, \inst2|FP_CONTROLLER|Selector6~1 , inst2|FP_CONTROLLER|Selector6~1, flashInterface_TutProject, 1
instance = comp, \inst2|FP_CONTROLLER|Selector6~0 , inst2|FP_CONTROLLER|Selector6~0, flashInterface_TutProject, 1
instance = comp, \inst2|FP_CONTROLLER|state.FLASH_ERASE1 , inst2|FP_CONTROLLER|state.FLASH_ERASE1, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|Selector3~0 , inst2|FLASH_MOD|Selector3~0, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|state.ERASE_FLASH , inst2|FLASH_MOD|state.ERASE_FLASH, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.CE1 , inst2|FLASH_MOD|FLASH|state.CE1, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.CE2 , inst2|FLASH_MOD|FLASH|state.CE2, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.CE3 , inst2|FLASH_MOD|FLASH|state.CE3, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.CE4 , inst2|FLASH_MOD|FLASH|state.CE4, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.CE5 , inst2|FLASH_MOD|FLASH|state.CE5, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.CE6 , inst2|FLASH_MOD|FLASH|state.CE6, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.CE7 , inst2|FLASH_MOD|FLASH|state.CE7, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.CE8 , inst2|FLASH_MOD|FLASH|state.CE8, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.CE9 , inst2|FLASH_MOD|FLASH|state.CE9, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.CE10 , inst2|FLASH_MOD|FLASH|state.CE10, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.CE11 , inst2|FLASH_MOD|FLASH|state.CE11, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.W5 , inst2|FLASH_MOD|FLASH|state.W5, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.W6 , inst2|FLASH_MOD|FLASH|state.W6, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.W7 , inst2|FLASH_MOD|FLASH|state.W7, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.W8 , inst2|FLASH_MOD|FLASH|state.W8, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.W9 , inst2|FLASH_MOD|FLASH|state.W9, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.W10 , inst2|FLASH_MOD|FLASH|state.W10, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.CE27 , inst2|FLASH_MOD|FLASH|state.CE27, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.W11 , inst2|FLASH_MOD|FLASH|state.W11, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.W12 , inst2|FLASH_MOD|FLASH|state.W12, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.W13 , inst2|FLASH_MOD|FLASH|state.W13, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|next_state.W1~0 , inst2|FLASH_MOD|FLASH|next_state.W1~0, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.W1 , inst2|FLASH_MOD|FLASH|state.W1, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.W14 , inst2|FLASH_MOD|FLASH|state.W14, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.W2 , inst2|FLASH_MOD|FLASH|state.W2, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.W3 , inst2|FLASH_MOD|FLASH|state.W3, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.W4 , inst2|FLASH_MOD|FLASH|state.W4, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.CE15 , inst2|FLASH_MOD|FLASH|state.CE15, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.CE16 , inst2|FLASH_MOD|FLASH|state.CE16, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.CE17 , inst2|FLASH_MOD|FLASH|state.CE17, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.CE18 , inst2|FLASH_MOD|FLASH|state.CE18, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.CE12 , inst2|FLASH_MOD|FLASH|state.CE12, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.CE13 , inst2|FLASH_MOD|FLASH|state.CE13, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.CE14 , inst2|FLASH_MOD|FLASH|state.CE14, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.CE19 , inst2|FLASH_MOD|FLASH|state.CE19, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.CE20 , inst2|FLASH_MOD|FLASH|state.CE20, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.CE21 , inst2|FLASH_MOD|FLASH|state.CE21, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.CE22 , inst2|FLASH_MOD|FLASH|state.CE22, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.CE23 , inst2|FLASH_MOD|FLASH|state.CE23, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.CE24 , inst2|FLASH_MOD|FLASH|state.CE24, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.CE25 , inst2|FLASH_MOD|FLASH|state.CE25, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.CE26 , inst2|FLASH_MOD|FLASH|state.CE26, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.CE28 , inst2|FLASH_MOD|FLASH|state.CE28, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.CE29 , inst2|FLASH_MOD|FLASH|state.CE29, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.CE30 , inst2|FLASH_MOD|FLASH|state.CE30, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.CE31 , inst2|FLASH_MOD|FLASH|state.CE31, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.CE32 , inst2|FLASH_MOD|FLASH|state.CE32, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.CE33 , inst2|FLASH_MOD|FLASH|state.CE33, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.W19 , inst2|FLASH_MOD|FLASH|state.W19, flashInterface_TutProject, 1
instance = comp, \inst2|FP_CONTROLLER|state.FLASH_WRITE4 , inst2|FP_CONTROLLER|state.FLASH_WRITE4, flashInterface_TutProject, 1
instance = comp, \inst2|FP_CONTROLLER|WideOr17 , inst2|FP_CONTROLLER|WideOr17, flashInterface_TutProject, 1
instance = comp, \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[4] , inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[4], flashInterface_TutProject, 1
instance = comp, \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[4] , inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[4], flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.CE34 , inst2|FLASH_MOD|FLASH|state.CE34, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.W15 , inst2|FLASH_MOD|FLASH|state.W15, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|WideOr16~0 , inst2|FLASH_MOD|FLASH|WideOr16~0, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.W16 , inst2|FLASH_MOD|FLASH|state.W16, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.W17 , inst2|FLASH_MOD|FLASH|state.W17, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.W18 , inst2|FLASH_MOD|FLASH|state.W18, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.W20 , inst2|FLASH_MOD|FLASH|state.W20, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.W21 , inst2|FLASH_MOD|FLASH|state.W21, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.W22 , inst2|FLASH_MOD|FLASH|state.W22, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.W23 , inst2|FLASH_MOD|FLASH|state.W23, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.W24 , inst2|FLASH_MOD|FLASH|state.W24, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.W_POLL1 , inst2|FLASH_MOD|FLASH|state.W_POLL1, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.W_POLL3 , inst2|FLASH_MOD|FLASH|state.W_POLL3, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.W_POLL4 , inst2|FLASH_MOD|FLASH|state.W_POLL4, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|poll_buf[7] , inst2|FLASH_MOD|FLASH|poll_buf[7], flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.CE35 , inst2|FLASH_MOD|FLASH|state.CE35, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.CE36 , inst2|FLASH_MOD|FLASH|state.CE36, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|Selector2~0 , inst2|FLASH_MOD|FLASH|Selector2~0, flashInterface_TutProject, 1
instance = comp, \inst2|FP_CONTROLLER|state.FLASH_ERASE2 , inst2|FP_CONTROLLER|state.FLASH_ERASE2, flashInterface_TutProject, 1
instance = comp, \inst2|FP_CONTROLLER|Selector7~0 , inst2|FP_CONTROLLER|Selector7~0, flashInterface_TutProject, 1
instance = comp, \inst2|FP_CONTROLLER|state.SEND_ACK1 , inst2|FP_CONTROLLER|state.SEND_ACK1, flashInterface_TutProject, 1
instance = comp, \inst2|FP_CONTROLLER|state.SEND_ACK2 , inst2|FP_CONTROLLER|state.SEND_ACK2, flashInterface_TutProject, 1
instance = comp, \inst2|FP_CONTROLLER|state.SEND_ACK3 , inst2|FP_CONTROLLER|state.SEND_ACK3, flashInterface_TutProject, 1
instance = comp, \inst2|FP_CONTROLLER|WideOr14~0 , inst2|FP_CONTROLLER|WideOr14~0, flashInterface_TutProject, 1
instance = comp, \inst2|FP_CONTROLLER|WideOr19~0 , inst2|FP_CONTROLLER|WideOr19~0, flashInterface_TutProject, 1
instance = comp, \inst2|FP_CONTROLLER|WideOr19 , inst2|FP_CONTROLLER|WideOr19, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|state.W1 , inst2|FTDI|state.W1, flashInterface_TutProject, 1
instance = comp, \inst2|FP_CONTROLLER|state.FLASH_READ5 , inst2|FP_CONTROLLER|state.FLASH_READ5, flashInterface_TutProject, 1
instance = comp, \inst2|FP_CONTROLLER|state.FLASH_READ6 , inst2|FP_CONTROLLER|state.FLASH_READ6, flashInterface_TutProject, 1
instance = comp, \inst2|FP_CONTROLLER|state.FLASH_READ7 , inst2|FP_CONTROLLER|state.FLASH_READ7, flashInterface_TutProject, 1
instance = comp, \inst2|FP_CONTROLLER|state.FLASH_READ8 , inst2|FP_CONTROLLER|state.FLASH_READ8, flashInterface_TutProject, 1
instance = comp, \inst2|FP_CONTROLLER|state.FLASH_READ9 , inst2|FP_CONTROLLER|state.FLASH_READ9, flashInterface_TutProject, 1
instance = comp, \inst2|FP_CONTROLLER|state.FLASH_READ10 , inst2|FP_CONTROLLER|state.FLASH_READ10, flashInterface_TutProject, 1
instance = comp, \inst2|FP_CONTROLLER|Selector0~2 , inst2|FP_CONTROLLER|Selector0~2, flashInterface_TutProject, 1
instance = comp, \inst2|FP_CONTROLLER|Mux4~0 , inst2|FP_CONTROLLER|Mux4~0, flashInterface_TutProject, 1
instance = comp, \inst2|FP_CONTROLLER|Selector0~1 , inst2|FP_CONTROLLER|Selector0~1, flashInterface_TutProject, 1
instance = comp, \inst2|FP_CONTROLLER|state.IDLE , inst2|FP_CONTROLLER|state.IDLE, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.R5 , inst2|FLASH_MOD|FLASH|state.R5, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|FIFO_flush , inst2|FTDI|FIFO_flush, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella2 , inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella2, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[0] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[0], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[0] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[0], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[0] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[0], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[0] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[0], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[0] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[0], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[0] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[0], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[0] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[0], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[0] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[0], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[0] , inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[0], flashInterface_TutProject, 1
instance = comp, \inst2|DP|PCKT_ID_REG|output_signal[0] , inst2|DP|PCKT_ID_REG|output_signal[0], flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|data_flash2fabric[0] , inst2|FLASH_MOD|FLASH|data_flash2fabric[0], flashInterface_TutProject, 1
instance = comp, \inst2|DP|FL_READ_REG|output_signal[0] , inst2|DP|FL_READ_REG|output_signal[0], flashInterface_TutProject, 1
instance = comp, \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[8] , inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[8], flashInterface_TutProject, 1
instance = comp, \inst2|FP_CONTROLLER|next_state.FLASH_WRITE1~0 , inst2|FP_CONTROLLER|next_state.FLASH_WRITE1~0, flashInterface_TutProject, 1
instance = comp, \inst2|FP_CONTROLLER|state.FLASH_WRITE1 , inst2|FP_CONTROLLER|state.FLASH_WRITE1, flashInterface_TutProject, 1
instance = comp, \inst2|FP_CONTROLLER|state.FLASH_WRITE3 , inst2|FP_CONTROLLER|state.FLASH_WRITE3, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|data_flash2fabric[1] , inst2|FLASH_MOD|FLASH|data_flash2fabric[1], flashInterface_TutProject, 1
instance = comp, \inst2|DP|FL_READ_REG|output_signal[1] , inst2|DP|FL_READ_REG|output_signal[1], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[1] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[1], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[1] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[1], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[1] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[1], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[1] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[1], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[1] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[1], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[1] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[1], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[1] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[1], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[1] , inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[1], flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[1] , inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[1], flashInterface_TutProject, 1
instance = comp, \inst2|DP|PCKT_ID_REG|output_signal[1] , inst2|DP|PCKT_ID_REG|output_signal[1], flashInterface_TutProject, 1
instance = comp, \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[9] , inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[9], flashInterface_TutProject, 1
instance = comp, \inst2|FP_CONTROLLER|state.FLASH_READ1 , inst2|FP_CONTROLLER|state.FLASH_READ1, flashInterface_TutProject, 1
instance = comp, \inst2|FP_CONTROLLER|state.FLASH_READ3 , inst2|FP_CONTROLLER|state.FLASH_READ3, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|Selector1~1 , inst2|FLASH_MOD|FLASH|Selector1~1, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|Selector1~2 , inst2|FLASH_MOD|FLASH|Selector1~2, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.IDLE , inst2|FLASH_MOD|FLASH|state.IDLE, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|Selector2~1 , inst2|FLASH_MOD|Selector2~1, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|Selector2~0 , inst2|FLASH_MOD|Selector2~0, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|state.WRITE_FLASH , inst2|FLASH_MOD|state.WRITE_FLASH, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|next_state.R1~0 , inst2|FLASH_MOD|FLASH|next_state.R1~0, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|state.R1 , inst2|FLASH_MOD|FLASH|state.R1, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|WideOr21~0 , inst2|FLASH_MOD|FLASH|WideOr21~0, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|WideOr21~1 , inst2|FLASH_MOD|FLASH|WideOr21~1, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|CE_reg , inst2|FLASH_MOD|FLASH|CE_reg, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|OE_reg , inst2|FLASH_MOD|FLASH|OE_reg, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|WE_reg , inst2|FLASH_MOD|FLASH|WE_reg, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|ALE_reg , inst2|FLASH_MOD|FLASH|ALE_reg, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|FTDI|RD_n~0 , inst2|FTDI|FTDI|RD_n~0, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|Selector4~0 , inst2|FTDI|Selector4~0, flashInterface_TutProject, 1
instance = comp, \inst2|FTDI|Selector6~0 , inst2|FTDI|Selector6~0, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|WideOr17 , inst2|FLASH_MOD|FLASH|WideOr17, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|WideOr18~6 , inst2|FLASH_MOD|FLASH|WideOr18~6, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|addr_reg[6] , inst2|FLASH_MOD|FLASH|addr_reg[6], flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|WideOr19 , inst2|FLASH_MOD|FLASH|WideOr19, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|addr_reg[5] , inst2|FLASH_MOD|FLASH|addr_reg[5], flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|addr_reg[4] , inst2|FLASH_MOD|FLASH|addr_reg[4], flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|addr_reg[3] , inst2|FLASH_MOD|FLASH|addr_reg[3], flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|addr_reg[2] , inst2|FLASH_MOD|FLASH|addr_reg[2], flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|addr_reg[1] , inst2|FLASH_MOD|FLASH|addr_reg[1], flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|addr_reg[0] , inst2|FLASH_MOD|FLASH|addr_reg[0], flashInterface_TutProject, 1
instance = comp, \inst2|IO[7]~0 , inst2|IO[7]~0, flashInterface_TutProject, 1
instance = comp, \inst2|IO[7]~1 , inst2|IO[7]~1, flashInterface_TutProject, 1
instance = comp, \inst2|IO[6]~2 , inst2|IO[6]~2, flashInterface_TutProject, 1
instance = comp, \inst2|IO[5]~3 , inst2|IO[5]~3, flashInterface_TutProject, 1
instance = comp, \inst2|IO[4]~4 , inst2|IO[4]~4, flashInterface_TutProject, 1
instance = comp, \inst2|IO[3]~5 , inst2|IO[3]~5, flashInterface_TutProject, 1
instance = comp, \inst2|IO[2]~6 , inst2|IO[2]~6, flashInterface_TutProject, 1
instance = comp, \inst2|IO[1]~7 , inst2|IO[1]~7, flashInterface_TutProject, 1
instance = comp, \inst2|IO[0]~8 , inst2|IO[0]~8, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|Selector4~7 , inst2|FLASH_MOD|FLASH|Selector4~7, flashInterface_TutProject, 1
instance = comp, \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[7] , inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[7], flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|data_fabric2flash[7] , inst2|FLASH_MOD|FLASH|data_fabric2flash[7], flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|tri_reg , inst2|FLASH_MOD|FLASH|tri_reg, flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|WideOr10~3 , inst2|FLASH_MOD|FLASH|WideOr10~3, flashInterface_TutProject, 1
instance = comp, \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[6] , inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[6], flashInterface_TutProject, 1
instance = comp, \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[6] , inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[6], flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|data_fabric2flash[6] , inst2|FLASH_MOD|FLASH|data_fabric2flash[6], flashInterface_TutProject, 1
instance = comp, \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[5] , inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[5], flashInterface_TutProject, 1
instance = comp, \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[5] , inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[5], flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|data_fabric2flash[5] , inst2|FLASH_MOD|FLASH|data_fabric2flash[5], flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|data_fabric2flash[4] , inst2|FLASH_MOD|FLASH|data_fabric2flash[4], flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|data_fabric2flash[1]~5 , inst2|FLASH_MOD|FLASH|data_fabric2flash[1]~5, flashInterface_TutProject, 1
instance = comp, \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[3] , inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[3], flashInterface_TutProject, 1
instance = comp, \CLK~I , CLK, flashInterface_TutProject, 1
instance = comp, \RST~I , RST, flashInterface_TutProject, 1
instance = comp, \inst3|sub|9 , inst3|sub|9, flashInterface_TutProject, 1
instance = comp, \inst3|sub|87 , inst3|sub|87, flashInterface_TutProject, 1
instance = comp, \inst3|sub|99 , inst3|sub|99, flashInterface_TutProject, 1
instance = comp, \inst3|sub|110 , inst3|sub|110, flashInterface_TutProject, 1
instance = comp, \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[3] , inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[3], flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|data_fabric2flash[3] , inst2|FLASH_MOD|FLASH|data_fabric2flash[3], flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|data_fabric2flash[0]~4 , inst2|FLASH_MOD|FLASH|data_fabric2flash[0]~4, flashInterface_TutProject, 1
instance = comp, \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[2] , inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[2], flashInterface_TutProject, 1
instance = comp, \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[2] , inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[2], flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|data_fabric2flash[2] , inst2|FLASH_MOD|FLASH|data_fabric2flash[2], flashInterface_TutProject, 1
instance = comp, \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[1] , inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[1], flashInterface_TutProject, 1
instance = comp, \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[1] , inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[1], flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|data_fabric2flash[1] , inst2|FLASH_MOD|FLASH|data_fabric2flash[1], flashInterface_TutProject, 1
instance = comp, \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[0] , inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[0], flashInterface_TutProject, 1
instance = comp, \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[0] , inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[0], flashInterface_TutProject, 1
instance = comp, \inst2|FLASH_MOD|FLASH|data_fabric2flash[0] , inst2|FLASH_MOD|FLASH|data_fabric2flash[0], flashInterface_TutProject, 1
instance = comp, \FL_CEn~I , FL_CEn, flashInterface_TutProject, 1
instance = comp, \FL_OEn~I , FL_OEn, flashInterface_TutProject, 1
instance = comp, \FL_WEn~I , FL_WEn, flashInterface_TutProject, 1
instance = comp, \FL_ALE~I , FL_ALE, flashInterface_TutProject, 1
instance = comp, \FT_RD_n~I , FT_RD_n, flashInterface_TutProject, 1
instance = comp, \FT_WR_n~I , FT_WR_n, flashInterface_TutProject, 1
instance = comp, \FT_SIWU~I , FT_SIWU, flashInterface_TutProject, 1
instance = comp, \FT_RX_LED~I , FT_RX_LED, flashInterface_TutProject, 1
instance = comp, \FT_TX_LED~I , FT_TX_LED, flashInterface_TutProject, 1
instance = comp, \PROG_en_ind~I , PROG_en_ind, flashInterface_TutProject, 1
instance = comp, \FL_addrOut[10]~I , FL_addrOut[10], flashInterface_TutProject, 1
instance = comp, \FL_addrOut[9]~I , FL_addrOut[9], flashInterface_TutProject, 1
instance = comp, \FL_addrOut[8]~I , FL_addrOut[8], flashInterface_TutProject, 1
instance = comp, \FL_addrOut[7]~I , FL_addrOut[7], flashInterface_TutProject, 1
instance = comp, \FL_addrOut[6]~I , FL_addrOut[6], flashInterface_TutProject, 1
instance = comp, \FL_addrOut[5]~I , FL_addrOut[5], flashInterface_TutProject, 1
instance = comp, \FL_addrOut[4]~I , FL_addrOut[4], flashInterface_TutProject, 1
instance = comp, \FL_addrOut[3]~I , FL_addrOut[3], flashInterface_TutProject, 1
instance = comp, \FL_addrOut[2]~I , FL_addrOut[2], flashInterface_TutProject, 1
instance = comp, \FL_addrOut[1]~I , FL_addrOut[1], flashInterface_TutProject, 1
instance = comp, \FL_addrOut[0]~I , FL_addrOut[0], flashInterface_TutProject, 1
instance = comp, \output[7]~I , output[7], flashInterface_TutProject, 1
instance = comp, \output[6]~I , output[6], flashInterface_TutProject, 1
instance = comp, \output[5]~I , output[5], flashInterface_TutProject, 1
instance = comp, \output[4]~I , output[4], flashInterface_TutProject, 1
instance = comp, \output[3]~I , output[3], flashInterface_TutProject, 1
instance = comp, \output[2]~I , output[2], flashInterface_TutProject, 1
instance = comp, \output[1]~I , output[1], flashInterface_TutProject, 1
instance = comp, \output[0]~I , output[0], flashInterface_TutProject, 1
