C:/scuba2_repository/cards/all_cards/test/source/all_test.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/all_cards/test/source/all_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package general_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package async_pack
-- Loading package ascii_pack
-- Compiling entity all_test
-- Compiling architecture rtl of all_test
-- Loading package altera_mf_components
-- Loading entity all_test_pll
-- Loading entity rs232_rx
-- Loading entity rs232_tx
-- Loading entity reg
-- Loading entity counter
WARNING: C:/scuba2_repository/cards/all_cards/test/source/all_test.vhd(287): Case choice must be a locally static expression.
WARNING: C:/scuba2_repository/cards/all_cards/test/source/all_test.vhd(288): Case choice must be a locally static expression.
WARNING: C:/scuba2_repository/cards/all_cards/test/source/all_test.vhd(289): Case choice must be a locally static expression.
WARNING: C:/scuba2_repository/cards/all_cards/test/source/all_test.vhd(290): Case choice must be a locally static expression.
WARNING[1]: C:/scuba2_repository/cards/all_cards/test/source/all_test.vhd(497): No default binding for component: "dip_switch_test_wrapper". (No entity named "dip_switch_test_wrapper" was found)
-- Loading entity shift_reg
-- Loading package slot_id_pack
-- Loading entity slot_id_test_wrapper

} {21.0 26.0} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/fibre_tx_fifo.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/fibre_tx_fifo.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package general_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity fibre_tx_fifo
-- Compiling architecture behav of fibre_tx_fifo
-- Loading package altera_mf_components
-- Loading entity sync_fifo_tx

} {} {}} C:/scuba2_repository/cards/all_cards/slot_id/source/rtl/slot_id_pack.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/all_cards/slot_id/source/rtl/slot_id_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling package slot_id_pack

} {} {}} C:/scuba2_repository/cards/all_cards/card_id/source/rtl/card_id_pack.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/all_cards/card_id/source/rtl/card_id_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling package card_id_pack

} {} {}} C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package data_types_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package ac_dac_ctrl_wbs_pack
-- Loading package frame_timing_pack
-- Compiling package ac_dac_ctrl_pack

} {} {}} C:/scuba2_repository/cards/bias_card/bias_card/source/rtl/bias_card.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/bias_card/bias_card/source/rtl/bias_card.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package slot_id_pack
-- Loading package dispatch_pack
-- Loading package leds_pack
-- Loading package frame_timing_pack
-- Loading package bc_dac_ctrl_pack
-- Compiling entity bias_card
-- Compiling architecture top of bias_card
-- Loading package altera_mf_components
-- Loading entity bc_pll
-- Loading package general_pack
-- Loading package component_pack
-- Loading entity dispatch
-- Loading entity leds
-- Loading package bc_dac_ctrl_core_pack
-- Loading package bc_dac_ctrl_wbs_pack
-- Loading entity bc_dac_ctrl
-- Loading package frame_timing_wbs_pack
-- Loading package frame_timing_core_pack
-- Loading entity frame_timing

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_queue_ram40_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_queue_ram40_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Compiling package cmd_queue_ram40_pack

} {} {}} C:/scuba2_repository/cards/all_cards/card_id/source/tb/tb_card_id_top.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/card_id/source/tb/tb_card_id_top.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package general_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity tb_card_id_top
-- Compiling architecture beh of tb_card_id_top
-- Loading package card_id_pack
-- Loading entity card_id

} {} {}} C:/scuba2_repository/cards/bias_card/bc_dac_ctrl/source/rtl/bc_dac_ctrl_core.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/bias_card/bc_dac_ctrl/source/rtl/bc_dac_ctrl_core.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package general_pack
-- Loading package data_types_pack
-- Loading package component_pack
-- Loading package bc_dac_ctrl_pack
-- Loading package frame_timing_pack
-- Compiling entity bc_dac_ctrl_core
-- Compiling architecture rtl of bc_dac_ctrl_core
-- Loading entity counter
-- Loading entity write_spi_with_cs

} {} {}} C:/scuba2_repository/cards/clk_card/pll/source/rtl/cc_pll.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/pll/source/rtl/cc_pll.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity cc_pll
-- Compiling architecture syn of cc_pll
-- Loading package altera_device_families
-- Loading package pllpack
-- Loading entity mf_mn_cntr
-- Loading entity stx_scale_cntr
-- Loading entity dffp
-- Loading entity mf_pll_reg
-- Loading entity mf_stratix_pll
-- Loading package textio
-- Loading entity arm_scale_cntr
-- Loading entity mf_stratixii_pll
-- Loading entity altpll

} {} {}} C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_core_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_core_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package data_types_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package ac_dac_ctrl_wbs_pack
-- Loading package frame_timing_pack
-- Compiling package ac_dac_ctrl_core_pack

} {} {}} C:/scuba2_repository/cards/bias_card/test/source/bc_dac_ramp_test.vhd {0 {vcom -work work -87 -explicit C:/scuba2_repository/cards/bias_card/test/source/bc_dac_ramp_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package general_pack
-- Loading package component_pack
** Error: (vcom-11) Could not find c:/scuba2_repository/objects/modelsim/work.dac_ctrl_pack.
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_dac_ramp_test.vhd(49): cannot find expanded name: work.dac_ctrl_pack
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_dac_ramp_test.vhd(49): Unknown field: dac_ctrl_pack.
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_dac_ramp_test.vhd(54): VHDL Compiler exiting

} {12.0 16.0} {}} C:/scuba2_repository/cards/library/components/source/rtl/slave_ctrl.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/slave_ctrl.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling entity slave_ctrl
-- Compiling architecture rtl of slave_ctrl

} {} {}} C:/scuba2_repository/cards/clk_card/test/source/cc_test_pack.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/test/source/cc_test_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package array_id_pack
-- Compiling package cc_test_pack

} {} {}} C:/scuba2_repository/cards/readout_card/test/source/rc_noise1000_test.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/readout_card/test/source/rc_noise1000_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_signed
-- Compiling entity rc_noise1000_test
-- Compiling architecture behaviour of rc_noise1000_test
-- Loading package altera_mf_components
-- Loading entity pll

} {} {}} C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_ctrl_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_ctrl_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling package sram_ctrl_pack

} {} {}} C:/scuba2_repository/cards/bias_card/bc_dac_ctrl/source/rtl/bc_dac_ctrl.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/bias_card/bc_dac_ctrl/source/rtl/bc_dac_ctrl.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package general_pack
-- Loading package data_types_pack
-- Loading package component_pack
-- Loading package bc_dac_ctrl_pack
-- Loading package bc_dac_ctrl_core_pack
-- Loading package bc_dac_ctrl_wbs_pack
-- Loading package frame_timing_pack
-- Compiling entity bc_dac_ctrl
-- Compiling architecture rtl of bc_dac_ctrl
-- Loading entity bc_dac_ctrl_core
-- Loading package ac_dac_ctrl_wbs_pack
-- Loading entity bc_dac_ctrl_wbs

} {} {}} C:/scuba2_repository/cards/library/sys_param/source/rtl/general_pack.vhd {1 {vcom -work sys_param -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/sys_param/source/rtl/general_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package general_pack

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/reply_queue_sequencer.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/reply_queue_sequencer.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package sync_gen_pack
-- Loading package cmd_queue_ram40_pack
-- Loading package reply_queue_pack
-- Compiling entity reply_queue_sequencer
-- Compiling architecture rtl of reply_queue_sequencer
-- Loading entity us_timer
-- Loading package altera_mf_components
-- Loading entity reply_queue_accumulator
-- Loading entity counter

} {} {}} C:/scuba2_repository/cards/clk_card/test/source/cc_test_reset.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/test/source/cc_test_reset.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity cc_test_reset
-- Compiling architecture behaviour of cc_test_reset

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_ret_dat_fsm.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_ret_dat_fsm.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package sync_gen_pack
-- Compiling entity cmd_translator_ret_dat_fsm
-- Compiling architecture rtl of cmd_translator_ret_dat_fsm

} {} {}} C:/scuba2_repository/cards/library/components/source/tb/tb_counter.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/library/components/source/tb/tb_counter.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_counter
-- Compiling architecture beh of tb_counter
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading entity counter

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/async_fifo.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/async_fifo.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity async_fifo
-- Compiling architecture rtl of async_fifo
WARNING: C:/scuba2_repository/cards/library/components/source/rtl/async_fifo.vhd(145): Synthesis Warning: Signal fifo_count is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/library/components/source/rtl/async_fifo.vhd(138): Synthesis Warning: Signal read_addr is NOT read by the process 
but IS in the sensitivity list
WARNING: C:/scuba2_repository/cards/library/components/source/rtl/async_fifo.vhd(138): Synthesis Warning: Signal write_addr is NOT read by the process 
but IS in the sensitivity list

} {8.0 9.0 10.0 11.0 12.0 13.0} {}} C:/scuba2_repository/cards/library/components/source/rtl/ns_timer.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/ns_timer.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package general_pack
-- Compiling entity ns_timer
-- Compiling architecture rtl of ns_timer

} {} {}} C:/scuba2_repository/cards/all_cards/eeprom_ctrl/source/rtl/eeprom_ctrl.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/eeprom_ctrl/source/rtl/eeprom_ctrl.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package general_pack
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package eeprom_ctrl_pack
-- Compiling entity eeprom_ctrl
-- Compiling architecture rtl of eeprom_ctrl
WARNING: C:/scuba2_repository/cards/all_cards/eeprom_ctrl/source/rtl/eeprom_ctrl.vhd(304): Synthesis Warning: Signal eeprom_clk is read by the process 
but is NOT in the sensitivity list
WARNING[1]: C:/scuba2_repository/cards/all_cards/eeprom_ctrl/source/rtl/eeprom_ctrl.vhd(1351): No default binding for component: "write_spi". (No entity named "write_spi" was found)
WARNING[1]: C:/scuba2_repository/cards/all_cards/eeprom_ctrl/source/rtl/eeprom_ctrl.vhd(1368): No default binding for component: "read_spi". (No entity named "read_spi" was found)
-- Loading entity ns_timer

} {14.0 15.0 16.0 18.0} {}} C:/scuba2_repository/cards/bias_card/test/source/bc_test_reset.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/bias_card/test/source/bc_test_reset.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity bc_test_reset
-- Compiling architecture behaviour of bc_test_reset
WARNING: C:/scuba2_repository/cards/bias_card/test/source/bc_test_reset.vhd(95): Synthesis Warning: Reset signal "message( )" is not in process "tx_word"'s senstivity list.

} {8.0 9.0} {}} C:/scuba2_repository/cards/all_cards/array_id/source/rtl/array_id_pack.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/all_cards/array_id/source/rtl/array_id_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling package array_id_pack

} {} {}} C:/scuba2_repository/cards/all_cards/eeprom_ctrl/source/tb/tb_eeprom_ctrl.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/eeprom_ctrl/source/tb/tb_eeprom_ctrl.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package general_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package eeprom_ctrl_pack
-- Compiling entity tb_eeprom_ctrl
-- Compiling architecture beh of tb_eeprom_ctrl
-- Loading package component_pack
-- Loading entity eeprom_ctrl

} {} {}} C:/scuba2_repository/cards/bias_card/bc_dac_ctrl/source/rtl/bc_dac_ctrl_wbs.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/bias_card/bc_dac_ctrl/source/rtl/bc_dac_ctrl_wbs.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package general_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package ac_dac_ctrl_wbs_pack
-- Loading package bc_dac_ctrl_pack
-- Compiling entity bc_dac_ctrl_wbs
-- Compiling architecture rtl of bc_dac_ctrl_wbs
-- Loading package altera_mf_components
-- Loading entity tpram_32bit_x_64
-- Loading entity reg

} {} {}} C:/scuba2_repository/cards/bias_card/pll/source/rtl/bc_pll.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/bias_card/pll/source/rtl/bc_pll.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity bc_pll
-- Compiling architecture syn of bc_pll
-- Loading package altera_device_families
-- Loading package pllpack
-- Loading entity mf_mn_cntr
-- Loading entity stx_scale_cntr
-- Loading entity dffp
-- Loading entity mf_pll_reg
-- Loading entity mf_stratix_pll
-- Loading package textio
-- Loading entity arm_scale_cntr
-- Loading entity mf_stratixii_pll
-- Loading entity altpll

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/component_pack.vhd {1 {vcom -work components -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/component_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package general_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling package component_pack

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_issue_reply.vhd {0 {vcom -work work -93 -explicit C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_issue_reply.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Loading package issue_reply_pack
-- Loading package async_pack
-- Loading package sync_gen_core_pack
-- Loading package slot_id_pack
-- Loading package dispatch_pack
-- Loading package ac_dac_ctrl_wbs_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package ac_dac_ctrl_pack
-- Loading package bc_dac_ctrl_pack
-- Loading package frame_timing_core_pack
-- Loading package general_pack
-- Loading package component_pack
-- Compiling entity tb_issue_reply
-- Compiling architecture tb of tb_issue_reply
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_issue_reply.vhd(282): Unknown identifier: tx_o.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_issue_reply.vhd(283): Unknown identifier: clk_200mhz_i.
-- Loading package cmd_queue_ram40_pack
-- Loading package cmd_queue_pack
-- Loading package fibre_rx_pack
-- Loading package fibre_tx_pack
-- Loading package reply_translator_pack
-- Loading package cmd_translator_pack
-- Loading package reply_queue_pack
-- Loading entity issue_reply
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_issue_reply.vhd(303): No actual specified for row_len_i.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_issue_reply.vhd(303): No actual specified for num_rows_i.
-- Loading entity sync_gen_core
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_issue_reply.vhd(308): Unknown identifier: card.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_issue_reply.vhd(314): Unknown identifier: mem_clk_i.
-- Loading entity dispatch
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_issue_reply.vhd(333): Unknown identifier: clk_i.
-- Loading entity lvds_rx
-- Loading entity frame_timing_core
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_issue_reply.vhd(448): Unknown identifier: mem_clk_i.
-- Loading package ac_dac_ctrl_core_pack
-- Loading entity ac_dac_ctrl
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_issue_reply.vhd(1110): VHDL Compiler exiting

} {26.0 28.0 36.0 38.0 39.0 41.0 42.0 43.0 45.0 46.0 48.0 49.0} {}} C:/scuba2_repository/cards/clk_card/sync_gen/source/rtl/sync_gen_core_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/sync_gen/source/rtl/sync_gen_core_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Compiling package sync_gen_core_pack

} {} {}} C:/scuba2_repository/cards/addr_card/test/source/ac_dac_ramp.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/addr_card/test/source/ac_dac_ramp.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package data_types_pack
-- Loading package general_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity ac_dac_ramp
-- Compiling architecture rtl of ac_dac_ramp
-- Loading entity counter

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_simple_cmd_fsm.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_simple_cmd_fsm.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package general_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity cmd_translator_simple_cmd_fsm
-- Compiling architecture rtl of cmd_translator_simple_cmd_fsm

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/reply_queue_accumulator.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/reply_queue_accumulator.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity reply_queue_accumulator
-- Compiling architecture syn of reply_queue_accumulator
-- Loading package std_logic_arith
-- Loading entity altaccumulate

} {} {}} C:/scuba2_repository/cards/addr_card/pll/source/rtl/ac_pll.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/addr_card/pll/source/rtl/ac_pll.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity ac_pll
-- Compiling architecture syn of ac_pll
-- Loading package altera_device_families
-- Loading package pllpack
-- Loading entity mf_mn_cntr
-- Loading entity stx_scale_cntr
-- Loading entity dffp
-- Loading entity mf_pll_reg
-- Loading entity mf_stratix_pll
-- Loading package textio
-- Loading entity arm_scale_cntr
-- Loading entity mf_stratixii_pll
-- Loading entity altpll

} {} {}} C:/scuba2_repository/cards/clk_card/test/source/cc_test.vhd {0 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/test/source/cc_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package async_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package array_id_pack
-- Loading package cc_test_pack
-- Compiling entity cc_test
-- Compiling architecture behaviour of cc_test
** Error: C:/scuba2_repository/cards/clk_card/test/source/cc_test.vhd(141): near "is": expecting: END

} {14.0 15.0} {}} C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_core.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_core.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package ac_dac_ctrl_wbs_pack
-- Loading package frame_timing_pack
-- Loading package ac_dac_ctrl_pack
-- Loading package ac_dac_ctrl_core_pack
-- Loading package general_pack
-- Loading package component_pack
-- Compiling entity ac_dac_ctrl_core
-- Compiling architecture rtl of ac_dac_ctrl_core

} {} {}} C:/scuba2_repository/cards/all_cards/test/source/all_test_pll.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/test/source/all_test_pll.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity all_test_pll
-- Compiling architecture syn of all_test_pll
-- Loading package altera_device_families
-- Loading package pllpack
-- Loading entity mf_mn_cntr
-- Loading entity stx_scale_cntr
-- Loading entity dffp
-- Loading entity mf_pll_reg
-- Loading entity mf_stratix_pll
-- Loading package textio
-- Loading entity arm_scale_cntr
-- Loading entity mf_stratixii_pll
-- Loading entity altpll

} {} {}} C:/scuba2_repository/cards/all_cards/eeprom_ctrl/source/rtl/eeprom_ctrl_pack.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/all_cards/eeprom_ctrl/source/rtl/eeprom_ctrl_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package general_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling package eeprom_ctrl_pack

} {} {}} C:/scuba2_repository/cards/library/components/source/tb/tb_slave_ctrl.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/library/components/source/tb/tb_slave_ctrl.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package general_pack
-- Loading package component_pack
-- Compiling entity tb_slave_ctrl
-- Compiling architecture beh of tb_slave_ctrl
-- Loading entity slave_ctrl

} {} {}} C:/scuba2_repository/cards/library/components/source/tb/tb_crc.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/library/components/source/tb/tb_crc.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package general_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity tb_crc
-- Compiling architecture beh of tb_crc
-- Loading entity crc
WARNING[1]: C:/scuba2_repository/cards/library/components/source/tb/tb_crc.vhd(110): No default binding for component: "crc". (Port "clk" is not on the entity)

} {14.0 15.0} {}} C:/scuba2_repository/cards/clk_card/sync_gen/source/rtl/sync_gen.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/sync_gen/source/rtl/sync_gen.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package general_pack
-- Loading package component_pack
-- Loading package sync_gen_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package sync_gen_wbs_pack
-- Loading package sync_gen_core_pack
-- Compiling entity sync_gen
-- Compiling architecture beh of sync_gen
-- Loading entity sync_gen_wbs
-- Loading entity sync_gen_core

} {} {}} C:/scuba2_repository/cards/readout_card/flux_loop/source/rtl/raw_data_queue_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/readout_card/flux_loop/source/rtl/raw_data_queue_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package raw_data_queue_pack

} {} {}} C:/scuba2_repository/cards/all_cards/frame_timing/source/rtl/frame_timing_wbs.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/frame_timing/source/rtl/frame_timing_wbs.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package general_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Compiling entity frame_timing_wbs
-- Compiling architecture rtl of frame_timing_wbs
-- Loading entity reg

} {} {}} C:/scuba2_repository/cards/library/components/source/tb/tb_async_fifo.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/library/components/source/tb/tb_async_fifo.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package numeric_std
-- Compiling entity tb_async_fifo
-- Loading package general_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling architecture bench of tb_async_fifo
-- Loading entity async_fifo

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/issue_reply.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/issue_reply.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package general_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package sync_gen_pack
-- Loading package issue_reply_pack
-- Loading package cmd_queue_ram40_pack
-- Loading package cmd_queue_pack
-- Loading package fibre_rx_pack
-- Loading package fibre_tx_pack
-- Loading package reply_translator_pack
-- Loading package cmd_translator_pack
-- Loading package reply_queue_pack
-- Compiling entity issue_reply
-- Compiling architecture rtl of issue_reply
-- Loading entity fibre_rx
-- Loading entity fibre_tx
-- Loading entity reply_translator
-- Loading entity cmd_translator
-- Loading package async_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading entity cmd_queue
-- Loading entity reply_queue

} {} {}} C:/scuba2_repository/cards/all_cards/slot_id/source/tb/slot_id_test_wrapper.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/all_cards/slot_id/source/tb/slot_id_test_wrapper.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package slot_id_pack
-- Compiling entity slot_id_test_wrapper
-- Compiling architecture rtl of slot_id_test_wrapper
-- Loading entity slot_id

} {} {}} C:/scuba2_repository/cards/all_cards/card_id/source/tb/card_id_test_wrapper.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/card_id/source/tb/card_id_test_wrapper.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package card_id_pack
-- Loading package general_pack
-- Loading package component_pack
-- Compiling entity card_id_test_wrapper
-- Compiling architecture rtl of card_id_test_wrapper
-- Loading entity card_id
-- Loading entity hex2ascii
-- Loading entity counter
WARNING: C:/scuba2_repository/cards/all_cards/card_id/source/tb/card_id_test_wrapper.vhd(365): Synthesis Warning: Signal ascii_data is read by the process 
but is NOT in the sensitivity list

} {17.0 18.0} {}} C:/scuba2_repository/cards/library/components/source/rtl/wb_slave.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/wb_slave.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package general_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity wb_slave
-- Compiling architecture behav of wb_slave
-- Loading entity lfsr

} {} {}} C:/scuba2_repository/cards/addr_card/test/source/ac_core_power_ripple.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/addr_card/test/source/ac_core_power_ripple.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity ac_core_power_ripple
-- Compiling architecture behav of ac_core_power_ripple
WARNING[1]: C:/scuba2_repository/cards/addr_card/test/source/ac_core_power_ripple.vhd(60): No default binding for component: "pll_in25m_out400m200m25m". (No entity named "pll_in25m_out400m200m25m" was found)
WARNING[1]: C:/scuba2_repository/cards/addr_card/test/source/ac_core_power_ripple.vhd(65): No default binding for component: "counter1". (No entity named "counter1" was found)

} {7.0 9.0} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator_m_op_table.vhd {0 {vcom -work work -93 -explicit C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator_m_op_table.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Loading package issue_reply_pack
-- Compiling entity tb_cmd_translator_m_op_table
-- Compiling architecture bench of tb_cmd_translator_m_op_table
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator_m_op_table.vhd(153): Unknown identifier: cmd_translator_m_op_table
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator_m_op_table.vhd(169): Unknown component name
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator_m_op_table.vhd(329): VHDL Compiler exiting

} {14.0 17.0} {}} C:/scuba2_repository/cards/library/components/source/rtl/fifo.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/fifo.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package altera_mf_components
-- Loading package lpm_components
-- Compiling entity fifo
-- Compiling architecture rtl of fifo
-- Loading package textio
-- Loading package altera_common_conversion
-- Loading package altera_device_families
-- Loading entity altsyncram
-- Loading package lpm_common_conversion
-- Loading entity lpm_counter

} {} {}} C:/scuba2_repository/cards/all_cards/async/source/rtl/async_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/async/source/rtl/async_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package async_pack

} {} {}} C:/scuba2_repository/cards/addr_card/test/source/ac_io_toggle.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/addr_card/test/source/ac_io_toggle.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package data_types_pack
-- Compiling entity ac_io_toggle
-- Compiling architecture rtl of ac_io_toggle
WARNING[1]: C:/scuba2_repository/cards/addr_card/test/source/ac_io_toggle.vhd(88): No default binding for component: "pll_in25m_out50m1m". (No entity named "pll_in25m_out50m1m" was found)

} {10.0 11.0} {}} C:/scuba2_repository/cards/clk_card/sync_gen/source/rtl/sync_gen_wbs_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/sync_gen/source/rtl/sync_gen_wbs_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling package sync_gen_wbs_pack

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/fibre_rx.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/fibre_rx.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Loading package issue_reply_pack
-- Loading package fibre_rx_pack
-- Compiling entity fibre_rx
-- Compiling architecture rtl of fibre_rx
-- Loading package general_pack
-- Loading package component_pack
-- Loading entity fibre_rx_fifo
-- Loading entity fibre_rx_control
-- Loading package altera_mf_components
-- Loading entity fibre_rx_protocol

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/issue_reply_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/issue_reply_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Compiling package issue_reply_pack

} {} {}} C:/scuba2_repository/cards/all_cards/test/source/tb_all_test_reset.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/test/source/tb_all_test_reset.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_all_test_reset
-- Compiling architecture beh of tb_all_test_reset
-- Loading package std_logic_arith
-- Loading entity all_test_reset
-- Loading package general_pack
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading entity rs232_tx
WARNING[1]: C:/scuba2_repository/cards/all_cards/test/source/tb_all_test_reset.vhd(104): No default binding for component: "rs232_tx". (Port "comm_clk_i" is not on the entity)

} {15.0 16.0} {}} C:/scuba2_repository/cards/library/components/source/rtl/crc.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/crc.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity crc
-- Compiling architecture behav of crc

} {} {}} C:/scuba2_repository/cards/addr_card/addr_card/source/rtl/addr_card_self_test.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/addr_card/addr_card/source/rtl/addr_card_self_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package slot_id_pack
-- Loading package dispatch_pack
-- Loading package leds_pack
-- Loading package frame_timing_pack
-- Loading package ac_dac_ctrl_wbs_pack
-- Loading package ac_dac_ctrl_pack
-- Loading package async_pack
-- Compiling entity addr_card_self_test
-- Compiling architecture top of addr_card_self_test
-- Loading package altera_mf_components
-- Loading entity ac_pll
-- Loading package general_pack
-- Loading package component_pack
-- Loading entity dispatch
-- Loading entity leds
-- Loading package ac_dac_ctrl_core_pack
-- Loading entity ac_dac_ctrl
-- Loading package frame_timing_wbs_pack
-- Loading package frame_timing_core_pack
-- Loading entity frame_timing
-- Loading entity packet_ram
-- Loading entity lvds_tx
WARNING: C:/scuba2_repository/cards/addr_card/addr_card/source/rtl/addr_card_self_test.vhd(397): Synthesis Warning: Signal state_shift is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/addr_card/addr_card/source/rtl/addr_card_self_test.vhd(398): Synthesis Warning: Signal rdaddress_packet_ram is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/addr_card/addr_card/source/rtl/addr_card_self_test.vhd(399): Synthesis Warning: Signal rdaddress_packet_ram is read by the process 
but is NOT in the sensitivity list

} {32.0 33.0 34.0 35.0 36.0 37.0} {}} C:/scuba2_repository/cards/clk_card/test/source/sram_test.vhd {0 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/test/source/sram_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package general_pack
-- Loading package component_pack
-- Compiling entity sram_test_wrapper
-- Compiling architecture rtl of sram_test_wrapper
** Error: C:/scuba2_repository/cards/clk_card/test/source/sram_test.vhd(118): Unknown identifier: clk.
** Error: C:/scuba2_repository/cards/clk_card/test/source/sram_test.vhd(119): Unknown identifier: rst.
** Error: C:/scuba2_repository/cards/clk_card/test/source/sram_test.vhd(120): Unknown identifier: ena.
** Error: C:/scuba2_repository/cards/clk_card/test/source/sram_test.vhd(121): Unknown identifier: load.
** Error: C:/scuba2_repository/cards/clk_card/test/source/sram_test.vhd(122): Unknown identifier: clr.
** Error: C:/scuba2_repository/cards/clk_card/test/source/sram_test.vhd(128): Unknown identifier: shr.
-- Loading entity shift_reg
** Error: C:/scuba2_repository/cards/clk_card/test/source/sram_test.vhd(142): Unknown identifier: down_i.
-- Loading entity counter
** Error: C:/scuba2_repository/cards/clk_card/test/source/sram_test.vhd(510): VHDL Compiler exiting

} {14.0 20.0 21.0 22.0 23.0 24.0} {}} C:/scuba2_repository/cards/readout_card/flux_loop/source/rtl/raw_data_queue.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/readout_card/flux_loop/source/rtl/raw_data_queue.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity raw_data_queue
-- Compiling architecture syn of raw_data_queue
-- Loading package std_logic_arith
-- Loading package textio
-- Loading package altera_common_conversion
-- Loading package altera_device_families
-- Loading entity altsyncram

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_queue_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_queue_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Loading package cmd_queue_ram40_pack
-- Compiling package cmd_queue_pack

} {} {}} C:/scuba2_repository/cards/clk_card/fo_transceiver/rtl/simple_reply_fsm_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/fo_transceiver/rtl/simple_reply_fsm_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package simple_reply_fsm_pack

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/sync_fifo_tx.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/sync_fifo_tx.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity sync_fifo_tx
-- Compiling architecture syn of sync_fifo_tx
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package altera_device_families
-- Loading entity dcfifo_fefifo
-- Loading entity dcfifo_dffpipe
-- Loading entity dcfifo_async
-- Loading entity dcfifo_sync
-- Loading entity dcfifo_low_latency
-- Loading entity dcfifo

} {} {}} C:/scuba2_repository/cards/library/components/source/tb/tb_frame_timing.vhd {0 {vcom -work work -93 -explicit C:/scuba2_repository/cards/library/components/source/tb/tb_frame_timing.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package general_pack
-- Loading package data_types_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package frame_timing_pack
-- Compiling entity tb_frame_timing
-- Compiling architecture beh of tb_frame_timing
** Error: C:/scuba2_repository/cards/library/components/source/tb/tb_frame_timing.vhd(55): Unknown identifier: frame_rst_i.
-- Loading package frame_timing_wbs_pack
-- Loading package frame_timing_core_pack
-- Loading package component_pack
-- Loading entity frame_timing
** Error: C:/scuba2_repository/cards/library/components/source/tb/tb_frame_timing.vhd(158): VHDL Compiler exiting

} {14.0 15.0 19.0 20.0} {}} C:/scuba2_repository/cards/clk_card/test/source/fo_test.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/test/source/fo_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity fo_test
-- Compiling architecture rtl of fo_test
-- Loading package altera_mf_components
-- Loading entity pll
WARNING[1]: C:/scuba2_repository/cards/clk_card/test/source/fo_test.vhd(111): No default binding for component: "pll". (Port "e0" is not on the entity)

} {11.0 12.0} {}} C:/scuba2_repository/cards/all_cards/async/source/rtl/rs232_rx.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/all_cards/async/source/rtl/rs232_rx.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package general_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity rs232_rx
-- Compiling architecture rtl of rs232_rx
-- Loading entity counter
-- Loading entity shift_reg
-- Loading entity reg

} {} {}} C:/scuba2_repository/cards/library/sys_param/source/rtl/data_types_pack.vhd {1 {vcom -work sys_param -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/sys_param/source/rtl/data_types_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package data_types_pack

} {} {}} C:/scuba2_repository/cards/readout_card/test/source/rc_io_toggle.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/readout_card/test/source/rc_io_toggle.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package data_types_pack
-- Compiling entity rc_io_toggle
-- Compiling architecture rtl of rc_io_toggle
WARNING[1]: C:/scuba2_repository/cards/readout_card/test/source/rc_io_toggle.vhd(111): No default binding for component: "pll_in25m_out50m1m". (No entity named "pll_in25m_out50m1m" was found)

} {10.0 11.0} {}} C:/scuba2_repository/cards/bias_card/bias_card/source/rtl/bias_card_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/bias_card/bias_card/source/rtl/bias_card_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package bc_dac_ctrl_pack
-- Compiling package bias_card_pack

} {} {}} C:/scuba2_repository/cards/all_cards/array_id/source/tb/array_id_test_wrapper.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/array_id/source/tb/array_id_test_wrapper.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package array_id_pack
-- Compiling entity array_id_test_wrapper
-- Compiling architecture rtl of array_id_test_wrapper
-- Loading package general_pack
-- Loading package component_pack
-- Loading entity array_id
-- Loading entity hex2ascii
WARNING: C:/scuba2_repository/cards/all_cards/array_id/source/tb/array_id_test_wrapper.vhd(277): Synthesis Warning: Signal array_id_ascii is read by the process 
but is NOT in the sensitivity list

} {16.0 17.0} {}} C:/scuba2_repository/cards/all_cards/dip_switch/source/rtl/dip_switch_pack.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/all_cards/dip_switch/source/rtl/dip_switch_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling package dip_switch_pack

} {} {}} C:/scuba2_repository/cards/all_cards/watchdog/source/rtl/watchdog.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/watchdog/source/rtl/watchdog.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package general_pack
-- Loading package component_pack
-- Compiling entity watchdog
-- Compiling architecture rtl of watchdog
-- Loading entity us_timer

} {} {}} C:/scuba2_repository/cards/addr_card/test/source/ac_dac_xtalk.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/addr_card/test/source/ac_dac_xtalk.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package data_types_pack
-- Loading package general_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity ac_dac_xtalk
-- Compiling architecture rtl of ac_dac_xtalk
WARNING[1]: C:/scuba2_repository/cards/addr_card/test/source/ac_dac_xtalk.vhd(111): No default binding for component: "pll_in25m_out50m1m". (No entity named "pll_in25m_out50m1m" was found)

} {14.0 15.0} {}} C:/scuba2_repository/cards/library/components/source/rtl/reg.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/reg.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity reg
-- Compiling architecture behav of reg

} {} {}} C:/scuba2_repository/cards/all_cards/async/source/tb/tb_async_rx.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/all_cards/async/source/tb/tb_async_rx.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_async_rx
-- Compiling architecture beh of tb_async_rx
-- Loading package general_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading entity async_rx
WARNING[1]: C:/scuba2_repository/cards/all_cards/async/source/tb/tb_async_rx.vhd(85): No default binding for component: "async_rx". (Port "valid_o" is not on the entity)

} {14.0 15.0} {}} C:/scuba2_repository/cards/addr_card/test/source/ac_test_idle.vhd {1 {vcom -work work -87 -explicit -check_synthesis C:/scuba2_repository/cards/addr_card/test/source/ac_test_idle.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package data_types_pack
-- Loading package ac_test_pack
-- Compiling entity ac_test_idle
-- Compiling architecture behaviour of ac_test_idle
WARNING: C:/scuba2_repository/cards/addr_card/test/source/ac_test_idle.vhd(111): Synthesis Warning: Reset signal "tx_buffer( )" is not in process "transmit"'s senstivity list.
WARNING: C:/scuba2_repository/cards/addr_card/test/source/ac_test_idle.vhd(111): Synthesis Warning: Reset signal "tx_buffer(  + 1" is not in process "transmit"'s senstivity list.

} {10.0 12.0} {}} C:/scuba2_repository/cards/all_cards/array_id/source/rtl/array_id.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/array_id/source/rtl/array_id.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package array_id_pack
-- Loading package general_pack
-- Loading package component_pack
-- Compiling entity array_id
-- Compiling architecture rtl of array_id
-- Loading entity slave_ctrl

} {} {}} C:/scuba2_repository/cards/clk_card/test/source/issue_reply_test_pll.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/test/source/issue_reply_test_pll.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity issue_reply_test_pll
-- Compiling architecture syn of issue_reply_test_pll
-- Loading package altera_device_families
-- Loading package pllpack
-- Loading entity mf_mn_cntr
-- Loading entity stx_scale_cntr
-- Loading entity dffp
-- Loading entity mf_pll_reg
-- Loading entity mf_stratix_pll
-- Loading package textio
-- Loading entity arm_scale_cntr
-- Loading entity mf_stratixii_pll
-- Loading entity altpll

} {} {}} C:/scuba2_repository/cards/clk_card/sync_gen/source/rtl/sync_gen_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/sync_gen/source/rtl/sync_gen_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling package sync_gen_pack

} {} {}} C:/scuba2_repository/cards/bias_card/bias_card/source/tb/tb_bias_card_self_test.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/bias_card/bias_card/source/tb/tb_bias_card_self_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package bc_dac_ctrl_pack
-- Loading package clk_card_pack
-- Loading package bias_card_pack
-- Loading package addr_card_pack
-- Loading package general_pack
-- Loading package component_pack
-- Loading package data_types_pack
-- Compiling entity tb_bias_card_self_test
-- Compiling architecture tb of tb_bias_card_self_test
-- Loading package slot_id_pack
-- Loading package dispatch_pack
-- Loading package leds_pack
-- Loading package frame_timing_pack
-- Loading package async_pack
-- Loading entity bias_card_self_test

} {} {}} C:/scuba2_repository/cards/all_cards/dispatch/source/rtl/dispatch_reply_transmit.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/dispatch/source/rtl/dispatch_reply_transmit.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package general_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package async_pack
-- Loading package slot_id_pack
-- Loading package dispatch_pack
-- Compiling entity dispatch_reply_transmit
-- Compiling architecture rtl of dispatch_reply_transmit
-- Loading entity reg
-- Loading entity lvds_tx
-- Loading entity shift_reg
-- Loading entity counter
-- Loading entity crc

} {} {}} C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_ctrl.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_ctrl.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package general_pack
-- Loading package component_pack
-- Compiling entity sram_ctrl
-- Compiling architecture behav of sram_ctrl
-- Loading entity reg

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/tri_state_buf_vec.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/tri_state_buf_vec.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity tri_state_buf_vec
-- Compiling architecture rtl of tri_state_buf_vec

} {} {}} C:/scuba2_repository/cards/addr_card/pll/source/rtl/pll.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/addr_card/pll/source/rtl/pll.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity pll
-- Compiling architecture syn of pll
-- Loading package altera_device_families
-- Loading package pllpack
-- Loading entity mf_mn_cntr
-- Loading entity stx_scale_cntr
-- Loading entity dffp
-- Loading entity mf_pll_reg
-- Loading entity mf_stratix_pll
-- Loading package textio
-- Loading entity arm_scale_cntr
-- Loading entity mf_stratixii_pll
-- Loading entity altpll

} {} {}} C:/scuba2_repository/cards/all_cards/leds/source/rtl/leds.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/leds/source/rtl/leds.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package leds_pack
-- Compiling entity leds
-- Compiling architecture rtl of leds

} {} {}} C:/scuba2_repository/cards/readout_card/test/source/rc_test_idle.vhd {0 {vcom -work work -87 -explicit C:/scuba2_repository/cards/readout_card/test/source/rc_test_idle.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
** Error: (vcom-11) Could not find c:/scuba2_repository/objects/modelsim/work.rc_test_pack.
** Error: C:/scuba2_repository/cards/readout_card/test/source/rc_test_idle.vhd(57): cannot find expanded name: work.rc_test_pack
** Error: C:/scuba2_repository/cards/readout_card/test/source/rc_test_idle.vhd(57): Unknown field: rc_test_pack.
** Error: C:/scuba2_repository/cards/readout_card/test/source/rc_test_idle.vhd(59): VHDL Compiler exiting

} {6.0 10.0} {}} C:/scuba2_repository/cards/addr_card/test/source/tb_ac_dac_ctrl_test.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/addr_card/test/source/tb_ac_dac_ctrl_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package general_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package data_types_pack
-- Compiling entity tb_ac_dac_ctrl_test
-- Compiling architecture beh of tb_ac_dac_ctrl_test
-- Loading entity ac_dac_ctrl_test
WARNING[1]: C:/scuba2_repository/cards/addr_card/test/source/tb_ac_dac_ctrl_test.vhd(83): No default binding for component: "ac_dac_ctrl_test". (Port "dac_dat_o" is not on the entity)
-- Compiling configuration cfg_tb_ac_dac_ctrl_test
-- Loading entity tb_ac_dac_ctrl_test
-- Loading architecture beh of tb_ac_dac_ctrl_test

} {15.0 16.0} {}} C:/scuba2_repository/cards/readout_card/test/source/rc_test.vhd {0 {vcom -work work -87 -explicit C:/scuba2_repository/cards/readout_card/test/source/rc_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package async_pack
** Error: (vcom-11) Could not find c:/scuba2_repository/objects/modelsim/work.rc_test_pack.
** Error: C:/scuba2_repository/cards/readout_card/test/source/rc_test.vhd(73): cannot find expanded name: work.rc_test_pack
** Error: C:/scuba2_repository/cards/readout_card/test/source/rc_test.vhd(73): Unknown field: rc_test_pack.
** Error: C:/scuba2_repository/cards/readout_card/test/source/rc_test.vhd(75): VHDL Compiler exiting

} {6.0 10.0} {}} C:/scuba2_repository/cards/addr_card/test/source/ac_test_reset.vhd {1 {vcom -work work -87 -explicit -check_synthesis C:/scuba2_repository/cards/addr_card/test/source/ac_test_reset.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity ac_test_reset
-- Compiling architecture behaviour of ac_test_reset
WARNING: C:/scuba2_repository/cards/addr_card/test/source/ac_test_reset.vhd(98): Synthesis Warning: Reset signal "message( )" is not in process "tx_word"'s senstivity list.

} {8.0 9.0} {}} C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package ac_dac_ctrl_wbs_pack
-- Loading package frame_timing_pack
-- Loading package ac_dac_ctrl_pack
-- Loading package ac_dac_ctrl_core_pack
-- Loading package general_pack
-- Loading package component_pack
-- Compiling entity ac_dac_ctrl
-- Compiling architecture rtl of ac_dac_ctrl
-- Loading entity ac_dac_ctrl_wbs
-- Loading entity ac_dac_ctrl_core

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_queue_ram40.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_queue_ram40.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity cmd_queue_ram40
-- Compiling architecture syn of cmd_queue_ram40
-- Loading package std_logic_arith
-- Loading package textio
-- Loading package altera_device_families
-- Loading package altera_common_conversion
-- Loading entity alt3pram

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/rs232_data_tx.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/rs232_data_tx.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity rs232_data_tx
-- Compiling architecture rtl of rs232_data_tx

} {} {}} C:/scuba2_repository/cards/addr_card/test/source/ac_test.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/addr_card/test/source/ac_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package data_types_pack
-- Loading package async_pack
-- Loading package std_logic_arith
-- Loading package ac_test_pack
-- Compiling entity ac_test
-- Compiling architecture behaviour of ac_test
WARNING[1]: C:/scuba2_repository/cards/addr_card/test/source/ac_test.vhd(241): No default binding for component: "pll_in25m_out50m". (No entity named "pll_in25m_out50m" was found)
** Error: C:/scuba2_repository/cards/addr_card/test/source/ac_test.vhd(244): Unknown identifier: async_rx
** Error: C:/scuba2_repository/cards/addr_card/test/source/ac_test.vhd(254): Unknown component name
** Error: C:/scuba2_repository/cards/addr_card/test/source/ac_test.vhd(256): Statement cannot be labeled.
** Error: C:/scuba2_repository/cards/addr_card/test/source/ac_test.vhd(256): Unknown identifier: async_tx
** Error: C:/scuba2_repository/cards/addr_card/test/source/ac_test.vhd(265): Unknown component name
** Error: C:/scuba2_repository/cards/addr_card/test/source/ac_test.vhd(267): Statement cannot be labeled.
** Error: C:/scuba2_repository/cards/addr_card/test/source/ac_test.vhd(267): Unknown identifier: async_clk
** Error: C:/scuba2_repository/cards/addr_card/test/source/ac_test.vhd(271): Unknown component name
** Error: C:/scuba2_repository/cards/addr_card/test/source/ac_test.vhd(276): Statement cannot be labeled.
-- Loading entity ac_test_reset
-- Loading entity ac_test_idle
-- Loading package std_logic_unsigned
-- Loading package general_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading entity lvds_tx_test_wrapper
WARNING[1]: C:/scuba2_repository/cards/addr_card/test/source/ac_test.vhd(316): Port "comm_clk_i" is on entity "lvds_tx_test_wrapper" used for default binding, but is not on the component declaration.
WARNING[1]: C:/scuba2_repository/cards/addr_card/test/source/ac_test.vhd(316): A use of this default binding for this component instantiation will result in an elaboration error.
-- Loading entity lvds_rx_test_wrapper
WARNING[1]: C:/scuba2_repository/cards/addr_card/test/source/ac_test.vhd(338): Port "comm_clk_i" is on entity "lvds_rx_test_wrapper" used for default binding, but is not on the component declaration.
WARNING[1]: C:/scuba2_repository/cards/addr_card/test/source/ac_test.vhd(338): A use of this default binding for this component instantiation will result in an elaboration error.
-- Loading entity rs232_data_tx
-- Loading entity ac_dac_ctrl_test
-- Loading entity ac_dac_ramp
** Error: C:/scuba2_repository/cards/addr_card/test/source/ac_test.vhd(551): VHDL Compiler exiting

} {11.0 21.0 29.0 31.0 32.0 34.0 37.0 38.0} {}} C:/scuba2_repository/cards/bias_card/test/source/bc_dac_ctrl_test.vhd {0 {vcom -work work -87 -explicit C:/scuba2_repository/cards/bias_card/test/source/bc_dac_ctrl_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package general_pack
-- Loading package component_pack
** Error: (vcom-11) Could not find c:/scuba2_repository/objects/modelsim/work.dac_ctrl_pack.
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_dac_ctrl_test.vhd(83): cannot find expanded name: work.dac_ctrl_pack
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_dac_ctrl_test.vhd(83): Unknown field: dac_ctrl_pack.
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_dac_ctrl_test.vhd(88): VHDL Compiler exiting

} {12.0 16.0} {}} C:/scuba2_repository/cards/bias_card/bc_dac_ctrl/source/rtl/bc_dac_ctrl_wbs_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/bias_card/bc_dac_ctrl/source/rtl/bc_dac_ctrl_wbs_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package bc_dac_ctrl_pack
-- Compiling package bc_dac_ctrl_wbs_pack

} {} {}} C:/scuba2_repository/cards/library/sys_param/source/rtl/wishbone_pack.vhd {1 {vcom -work sys_param -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/sys_param/source/rtl/wishbone_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Compiling package wishbone_pack

} {} {}} C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package async_pack
-- Loading package std_logic_arith
-- Loading package bc_test_pack
-- Compiling entity bc_test
-- Compiling architecture behaviour of bc_test
-- Loading package altera_mf_components
-- Loading entity pll
WARNING[1]: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(265): No default binding for component: "pll". (Port "e3" is not on the entity)
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(268): Unknown identifier: async_rx
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(278): Unknown component name
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(280): Statement cannot be labeled.
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(280): Unknown identifier: async_tx
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(289): Unknown component name
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(291): Statement cannot be labeled.
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(291): Unknown identifier: async_clk
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(295): Unknown component name
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(300): Statement cannot be labeled.
-- Loading entity bc_test_reset
-- Loading entity bc_test_idle
-- Loading package std_logic_unsigned
-- Loading package general_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading entity lvds_tx_test_wrapper
WARNING[1]: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(339): Port "comm_clk_i" is on entity "lvds_tx_test_wrapper" used for default binding, but is not on the component declaration.
WARNING[1]: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(339): A use of this default binding for this component instantiation will result in an elaboration error.
-- Loading entity lvds_rx_test_wrapper
WARNING[1]: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(362): No default binding for component: "lvds_rx_test_wrapper". (Port "rx_clk_i" is not on the entity)
-- Loading entity rs232_data_tx
WARNING[1]: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(428): No default binding for component: "bc_dac_ctrl_test_wrapper". (No entity named "bc_dac_ctrl_test_wrapper" was found)
WARNING[1]: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(450): No default binding for component: "bc_dac_ramp_test_wrapper". (No entity named "bc_dac_ramp_test_wrapper" was found)
WARNING[1]: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(473): No default binding for component: "bc_dac_xtalk_test_wrapper". (No entity named "bc_dac_xtalk_test_wrapper" was found)
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(475): Case statement covers only 4 out of 81 cases.
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(481): Case statement covers only 4 out of 81 cases.
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(486): Case statement covers only 4 out of 81 cases.
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(492): Case statement covers only 4 out of 81 cases.
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(498): Case statement covers only 4 out of 81 cases.
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(504): Case statement covers only 4 out of 81 cases.
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(511): Case statement covers only 4 out of 81 cases.
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(659): VHDL Compiler exiting

} {12.0 22.0 30.0 32.0 33.0 34.0 35.0 46.0} {}} C:/scuba2_repository/cards/library/components/source/rtl/write_spi_with_cs.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/write_spi_with_cs.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package general_pack
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity write_spi_with_cs
-- Compiling architecture rtl of write_spi_with_cs
-- Loading entity shift_reg

} {} {}} C:/scuba2_repository/cards/readout_card/test/source/rc_parallel_dac_test.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/readout_card/test/source/rc_parallel_dac_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package general_pack
-- Loading package component_pack
-- Compiling entity rc_parallel_dac_test_wrapper
-- Compiling architecture rtl of rc_parallel_dac_test_wrapper
-- Loading entity counter

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/shift_reg.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/shift_reg.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity shift_reg
-- Compiling architecture behav of shift_reg

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package sync_gen_pack
-- Compiling entity cmd_translator_arbiter
-- Compiling architecture rtl of cmd_translator_arbiter

} {} {}} C:/scuba2_repository/cards/all_cards/async/source/rtl/lvds_rx.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/all_cards/async/source/rtl/lvds_rx.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package general_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity lvds_rx
-- Compiling architecture rtl of lvds_rx
-- Loading entity counter
-- Loading entity shift_reg
-- Loading entity reg

} {} {}} C:/scuba2_repository/cards/bias_card/test/source/bc_dac_xtalk_test.vhd {0 {vcom -work work -87 -explicit C:/scuba2_repository/cards/bias_card/test/source/bc_dac_xtalk_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package general_pack
-- Loading package component_pack
** Error: (vcom-11) Could not find c:/scuba2_repository/objects/modelsim/work.dac_ctrl_pack.
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_dac_xtalk_test.vhd(47): cannot find expanded name: work.dac_ctrl_pack
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_dac_xtalk_test.vhd(47): Unknown field: dac_ctrl_pack.
-- Loading package frame_timing_pack
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_dac_xtalk_test.vhd(52): VHDL Compiler exiting

} {12.0 15.0 16.0 17.0} {}} C:/scuba2_repository/cards/all_cards/dispatch/source/rtl/dispatch.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/dispatch/source/rtl/dispatch.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package general_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package slot_id_pack
-- Loading package dispatch_pack
-- Compiling entity dispatch
-- Compiling architecture rtl of dispatch
-- Loading package async_pack
-- Loading entity dispatch_cmd_receive
-- Loading entity reg
-- Loading package altera_mf_components
-- Loading entity dispatch_data_buf
-- Loading entity dispatch_wishbone
-- Loading entity dispatch_reply_transmit

} {} {}} C:/scuba2_repository/cards/all_cards/frame_timing/source/rtl/frame_timing.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/frame_timing/source/rtl/frame_timing.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package frame_timing_wbs_pack
-- Loading package frame_timing_core_pack
-- Loading package general_pack
-- Loading package component_pack
-- Compiling entity frame_timing
-- Compiling architecture beh of frame_timing
-- Loading entity frame_timing_wbs
-- Loading entity frame_timing_core

} {} {}} C:/scuba2_repository/cards/all_cards/dispatch/source/rtl/dispatch_data_buf.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/dispatch/source/rtl/dispatch_data_buf.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity dispatch_data_buf
-- Compiling architecture syn of dispatch_data_buf
-- Loading package std_logic_arith
-- Loading package textio
-- Loading package altera_common_conversion
-- Loading package altera_device_families
-- Loading entity altsyncram

} {} {}} C:/scuba2_repository/cards/addr_card/test/source/tb_ac_dac_ramp.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/addr_card/test/source/tb_ac_dac_ramp.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package general_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package data_types_pack
-- Compiling entity tb_ac_dac_ramp
-- Compiling architecture beh of tb_ac_dac_ramp
-- Loading entity ac_dac_ramp
WARNING[1]: C:/scuba2_repository/cards/addr_card/test/source/tb_ac_dac_ramp.vhd(83): No default binding for component: "ac_dac_ramp". (Port "dac_dat_o" is not on the entity)
-- Compiling configuration cfg_tb_ac_dac_ramp
-- Loading entity tb_ac_dac_ramp
-- Loading architecture beh of tb_ac_dac_ramp

} {15.0 16.0} {}} C:/scuba2_repository/cards/clk_card/test/source/issue_reply_test.vhd {0 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/test/source/issue_reply_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package numeric_std
-- Loading package general_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package sync_gen_pack
-- Loading package issue_reply_pack
-- Loading package async_pack
-- Loading package sync_gen_core_pack
-- Compiling entity issue_reply_test
-- Compiling architecture rtl of issue_reply_test
-- Loading package cmd_queue_ram40_pack
-- Loading package cmd_queue_pack
-- Loading package fibre_rx_pack
-- Loading package fibre_tx_pack
-- Loading package reply_translator_pack
-- Loading package cmd_translator_pack
-- Loading package reply_queue_pack
-- Loading entity issue_reply
WARNING[1]: C:/scuba2_repository/cards/clk_card/test/source/issue_reply_test.vhd(390): No default binding for component: "issue_reply". (Port "parameter_id_o" is not on the entity)
** Error: C:/scuba2_repository/cards/clk_card/test/source/issue_reply_test.vhd(399): Unknown identifier: clk_i.
-- Loading entity lvds_rx
-- Loading package altera_mf_components
-- Loading entity issue_reply_test_pll
** Error: C:/scuba2_repository/cards/clk_card/test/source/issue_reply_test.vhd(454): No actual specified for row_len_i.
** Error: C:/scuba2_repository/cards/clk_card/test/source/issue_reply_test.vhd(454): No actual specified for num_rows_i.
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading entity sync_gen_core
** Error: C:/scuba2_repository/cards/clk_card/test/source/issue_reply_test.vhd(456): VHDL Compiler exiting

} {26.0 28.0 31.0 33.0 36.0 37.0} {}} C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_ramdq.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_ramdq.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity ac_dac_ctrl_ramdq
-- Compiling architecture syn of ac_dac_ctrl_ramdq
-- Loading package std_logic_arith
-- Loading package textio
-- Loading package altera_common_conversion
-- Loading package altera_device_families
-- Loading entity altsyncram

} {} {}} C:/scuba2_repository/cards/all_cards/async/source/tb/tb_lvds_rx.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/all_cards/async/source/tb/tb_lvds_rx.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_lvds_rx
-- Compiling architecture beh of tb_lvds_rx
-- Loading package general_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading entity lvds_rx
WARNING[1]: C:/scuba2_repository/cards/all_cards/async/source/tb/tb_lvds_rx.vhd(103): No default binding for component: "lvds_rx". (Port "clk_i" is not on the entity)
-- Loading entity lvds_tx

} {14.0 15.0} {}} C:/scuba2_repository/cards/all_cards/io_led/source/rtl/io_pack.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/all_cards/io_led/source/rtl/io_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package io_pack

} {} {}} C:/scuba2_repository/cards/readout_card/test/source/tb_noise1000.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/readout_card/test/source/tb_noise1000.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_rc_noise1000_test
-- Compiling architecture beh of tb_rc_noise1000_test
-- Loading package std_logic_arith
-- Loading package std_logic_signed
-- Loading entity rc_noise1000_test
-- Compiling configuration cfg_tb_rc_noise1000_test
-- Loading entity tb_rc_noise1000_test
-- Loading architecture beh of tb_rc_noise1000_test

} {} {}} C:/scuba2_repository/cards/bias_card/bias_card/source/tb/tb_clk_bias_card.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/bias_card/bias_card/source/tb/tb_clk_bias_card.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Loading package issue_reply_pack
-- Loading package sync_gen_core_pack
-- Loading package slot_id_pack
-- Loading package dispatch_pack
-- Loading package ac_dac_ctrl_wbs_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package ac_dac_ctrl_pack
-- Loading package bc_dac_ctrl_pack
-- Loading package frame_timing_core_pack
-- Loading package clk_card_pack
-- Loading package bias_card_pack
-- Loading package addr_card_pack
-- Loading package general_pack
-- Loading package component_pack
-- Compiling entity tb_clk_bias_card
-- Compiling architecture tb of tb_clk_bias_card
-- Loading package leds_pack
-- Loading entity clk_card
-- Loading entity bias_card

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/counter.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/counter.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity counter
-- Compiling architecture behav of counter
WARNING: C:/scuba2_repository/cards/library/components/source/rtl/counter.vhd(105): Synthesis Warning: Reset signal "count_reset" is not in process "line__105"'s senstivity list.
WARNING[5]: C:/scuba2_repository/cards/library/components/source/rtl/counter.vhd(75): Nonresolved signal count_reset may have multiple sources.
  Drivers:
    C:/scuba2_repository/cards/library/components/source/rtl/counter.vhd(82):Conditional signal assignment line__82
    C:/scuba2_repository/cards/library/components/source/rtl/counter.vhd(86):Conditional signal assignment line__86
WARNING[5]: C:/scuba2_repository/cards/library/components/source/rtl/counter.vhd(76): Nonresolved signal count_new may have multiple sources.
  Drivers:
    C:/scuba2_repository/cards/library/components/source/rtl/counter.vhd(90):Conditional signal assignment line__90
    C:/scuba2_repository/cards/library/components/source/rtl/counter.vhd(94):Conditional signal assignment line__94
    C:/scuba2_repository/cards/library/components/source/rtl/counter.vhd(98):Conditional signal assignment line__98
    C:/scuba2_repository/cards/library/components/source/rtl/counter.vhd(102):Conditional signal assignment line__102

} {9.0 11.0 14.0 15.0} {}} C:/scuba2_repository/cards/readout_card/test/source/rc_noise_test.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/readout_card/test/source/rc_noise_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package general_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity rc_noise_test
-- Compiling architecture behaviour of rc_noise_test
-- Loading package altera_mf_components
-- Loading entity pll
-- Loading entity counter

} {} {}} C:/scuba2_repository/cards/clk_card/sram_ctrl/source/tb/tb_sram_test_wrapper.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/clk_card/sram_ctrl/source/tb/tb_sram_test_wrapper.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_sram_test_wrapper
-- Compiling architecture beh of tb_sram_test_wrapper
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package general_pack
-- Loading package component_pack
-- Loading entity sram_test_wrapper
WARNING[1]: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/tb/tb_sram_test_wrapper.vhd(125): No default binding for component: "sram_test_wrapper". (Port "tx_busy_i" is not on the entity)
-- Loading entity sram_pass

} {15.0 16.0} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/reply_translator_frame_head_ram.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/reply_translator_frame_head_ram.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity reply_translator_frame_head_ram
-- Compiling architecture syn of reply_translator_frame_head_ram
-- Loading package std_logic_arith
-- Loading package textio
-- Loading package altera_common_conversion
-- Loading package altera_device_families
-- Loading entity altsyncram

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/fibre_rx_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/fibre_rx_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Compiling package fibre_rx_pack

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/tri_state_buf.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/tri_state_buf.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity tri_state_buf
-- Compiling architecture rtl of tri_state_buf

} {} {}} C:/scuba2_repository/cards/addr_card/addr_card/source/rtl/addr_card_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/addr_card/addr_card/source/rtl/addr_card_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package addr_card_pack

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/fibre_tx.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/fibre_tx.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Loading package issue_reply_pack
-- Compiling entity fibre_tx
-- Loading package fibre_tx_pack
-- Compiling architecture behav of fibre_tx
-- Loading package general_pack
-- Loading package component_pack
-- Loading entity fibre_tx_fifo
-- Loading entity fibre_tx_control

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/hex2ascii.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/hex2ascii.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity hex2ascii
-- Compiling architecture behav of hex2ascii

} {} {}} C:/scuba2_repository/cards/bias_card/bc_dac_ctrl/source/rtl/bc_dac_ctrl_core_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/bias_card/bc_dac_ctrl/source/rtl/bc_dac_ctrl_core_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package bc_dac_ctrl_pack
-- Compiling package bc_dac_ctrl_core_pack

} {} {}} C:/scuba2_repository/cards/all_cards/frame_timing/source/rtl/frame_timing_core_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/frame_timing/source/rtl/frame_timing_core_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package data_types_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling package frame_timing_core_pack

} {} {}} C:/scuba2_repository/cards/all_cards/dip_switch/source/rtl/dip_switch.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/dip_switch/source/rtl/dip_switch.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling entity dip_switch
-- Compiling architecture behav of dip_switch

} {} {}} C:/scuba2_repository/cards/all_cards/async/source/tb/tb_rs232_rx.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/all_cards/async/source/tb/tb_rs232_rx.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_rs232_rx
-- Compiling architecture beh of tb_rs232_rx
-- Loading package general_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading entity rs232_rx
WARNING[1]: C:/scuba2_repository/cards/all_cards/async/source/tb/tb_rs232_rx.vhd(98): No default binding for component: "rs232_rx". (Port "comm_clk_i" is not on the entity)
-- Loading entity rs232_tx
WARNING[1]: C:/scuba2_repository/cards/all_cards/async/source/tb/tb_rs232_rx.vhd(107): No default binding for component: "rs232_tx". (Port "comm_clk_i" is not on the entity)

} {14.0 15.0 16.0 17.0} {}} C:/scuba2_repository/cards/all_cards/async/source/rtl/rs232_tx.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/all_cards/async/source/rtl/rs232_tx.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package general_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity rs232_tx
-- Compiling architecture rtl of rs232_tx
-- Loading entity counter
-- Loading package altera_mf_components
-- Loading package lpm_components
-- Loading entity fifo
-- Loading entity shift_reg

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Compiling package cmd_translator_pack

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/fibre_tx_control.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/fibre_tx_control.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity fibre_tx_control
-- Compiling architecture rtl of fibre_tx_control

} {} {}} C:/scuba2_repository/cards/clk_card/sram_ctrl/source/tb/tb_sram.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/clk_card/sram_ctrl/source/tb/tb_sram.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_sram
-- Compiling architecture beh of tb_sram
WARNING[1]: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/tb/tb_sram.vhd(83): No default binding for component: "sram". (No entity named "sram" was found)

} {7.0 8.0} {}} C:/scuba2_repository/cards/clk_card/fo_transceiver/rtl/simple_reply_fsm.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/fo_transceiver/rtl/simple_reply_fsm.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity simple_reply_fsm
-- Compiling architecture rtl of simple_reply_fsm
WARNING: C:/scuba2_repository/cards/clk_card/fo_transceiver/rtl/simple_reply_fsm.vhd(195): Synthesis Warning: Reset signal "memory" is not in process "initialise_reply"'s senstivity list.
WARNING: C:/scuba2_repository/cards/clk_card/fo_transceiver/rtl/simple_reply_fsm.vhd(195): Synthesis Warning: Reset signal "cmd_code_i" is not in process "initialise_reply"'s senstivity list.

} {8.0 10.0} {}} C:/scuba2_repository/cards/bias_card/test/source/bc_test_idle.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/bias_card/test/source/bc_test_idle.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package bc_test_pack
-- Compiling entity bc_test_idle
-- Compiling architecture behaviour of bc_test_idle
WARNING: C:/scuba2_repository/cards/bias_card/test/source/bc_test_idle.vhd(121): Synthesis Warning: Reset signal "tx_buffer( )" is not in process "transmit"'s senstivity list.
WARNING: C:/scuba2_repository/cards/bias_card/test/source/bc_test_idle.vhd(121): Synthesis Warning: Reset signal "tx_buffer(  + 1" is not in process "transmit"'s senstivity list.
WARNING: C:/scuba2_repository/cards/bias_card/test/source/bc_test_idle.vhd(174): Synthesis Warning: Signal "rx_valid_i" appears in process "rx_strobe"'s senstivity list, but it is not used in the clock expression or reset expression.
WARNING: C:/scuba2_repository/cards/bias_card/test/source/bc_test_idle.vhd(174): Synthesis Warning: Signal "rx_ack_i" appears in process "rx_strobe"'s senstivity list, but it is not used in the clock expression or reset expression.
WARNING: C:/scuba2_repository/cards/bias_card/test/source/bc_test_idle.vhd(174): Synthesis Warning: Signal "done" appears in process "rx_strobe"'s senstivity list, but it is not used in the clock expression or reset expression.

} {9.0 14.0} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/fibre_rx_protocol.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/fibre_rx_protocol.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Loading package issue_reply_pack
-- Loading package fibre_rx_pack
-- Loading package general_pack
-- Loading package component_pack
-- Loading package altera_mf_components
-- Compiling entity fibre_rx_protocol
-- Compiling architecture rtl of fibre_rx_protocol
-- Loading entity counter
-- Loading package textio
-- Loading package altera_common_conversion
-- Loading package altera_device_families
-- Loading entity altsyncram

} {} {}} C:/scuba2_repository/cards/library/sys_param/source/rtl/command_pack.vhd {1 {vcom -work sys_param -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/sys_param/source/rtl/command_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling package command_pack

} {} {}} C:/scuba2_repository/cards/addr_card/test/source/addr_card_io_connectivity_chk.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/addr_card/test/source/addr_card_io_connectivity_chk.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity addr_card_io_connectivity_chk
-- Compiling architecture rtl of addr_card_io_connectivity_chk

} {} {}} C:/scuba2_repository/cards/all_cards/frame_timing/source/rtl/frame_timing_wbs_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/frame_timing/source/rtl/frame_timing_wbs_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling package frame_timing_wbs_pack

} {} {}} C:/scuba2_repository/cards/addr_card/addr_card/source/rtl/addr_card.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/addr_card/addr_card/source/rtl/addr_card.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package slot_id_pack
-- Loading package dispatch_pack
-- Loading package leds_pack
-- Loading package frame_timing_pack
-- Loading package ac_dac_ctrl_wbs_pack
-- Loading package ac_dac_ctrl_pack
-- Compiling entity addr_card
-- Compiling architecture top of addr_card
-- Loading package altera_mf_components
-- Loading entity ac_pll
-- Loading package general_pack
-- Loading package component_pack
-- Loading entity dispatch
-- Loading entity leds
-- Loading package ac_dac_ctrl_core_pack
-- Loading entity ac_dac_ctrl
-- Loading package frame_timing_wbs_pack
-- Loading package frame_timing_core_pack
-- Loading entity frame_timing

} {} {}} C:/scuba2_repository/cards/addr_card/test/source/ac_test_pack.vhd {1 {vcom -work work -87 -explicit -check_synthesis C:/scuba2_repository/cards/addr_card/test/source/ac_test_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package data_types_pack
-- Compiling package ac_test_pack

} {} {}} C:/scuba2_repository/cards/all_cards/async/source/tb/tb_async_tx.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/all_cards/async/source/tb/tb_async_tx.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_async_tx
-- Compiling architecture beh of tb_async_tx
-- Loading package general_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading entity async_tx
WARNING[1]: C:/scuba2_repository/cards/all_cards/async/source/tb/tb_async_tx.vhd(78): No default binding for component: "async_tx". (Port "tx_clk_i" is not on the entity)

} {14.0 15.0} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_m_op_table.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_m_op_table.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_signed
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Compiling entity cmd_translator_m_op_table
-- Compiling architecture rtl of cmd_translator_m_op_table

} {} {}} C:/scuba2_repository/cards/all_cards/test/source/all_test_pack.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/test/source/all_test_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package slot_id_pack
-- Compiling package all_test_pack

} {} {}} C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_pass.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_pass.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity sram_pass
-- Compiling architecture behav of sram_pass
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_pass.vhd(104): Synthesis Warning: Signal write is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_pass.vhd(118): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_pass.vhd(119): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_pass.vhd(120): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_pass.vhd(121): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_pass.vhd(122): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_pass.vhd(123): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_pass.vhd(124): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_pass.vhd(125): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list

} {9.0 10.0 11.0 12.0 13.0 14.0 15.0 16.0 17.0 18.0 19.0 20.0 21.0 22.0 23.0 24.0 25.0 26.0} {}} C:/scuba2_repository/cards/readout_card/test/source/rc_test_pack.vhd {0 {vcom -work work -87 -explicit C:/scuba2_repository/cards/readout_card/test/source/rc_test_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling package rc_test_pack
** Error: C:/scuba2_repository/cards/readout_card/test/source/rc_test_pack.vhd(257): near "is": expecting: END

} {7.0 8.0} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/fibre_tx_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/fibre_tx_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Compiling package fibre_tx_pack

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/prand.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/prand.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity prand
-- Compiling architecture behaviour of prand

} {} {}} C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_32bit_x_64.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_32bit_x_64.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity tpram_32bit_x_64
-- Compiling architecture syn of tpram_32bit_x_64
-- Loading package std_logic_arith
-- Loading package textio
-- Loading package altera_device_families
-- Loading package altera_common_conversion
-- Loading entity alt3pram

} {} {}} C:/scuba2_repository/cards/all_cards/leds/source/rtl/leds_pack.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/all_cards/leds/source/rtl/leds_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling package leds_pack

} {} {}} C:/scuba2_repository/cards/readout_card/test/source/pll.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/readout_card/test/source/pll.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity pll
-- Compiling architecture syn of pll
-- Loading package altera_device_families
-- Loading package pllpack
-- Loading entity mf_mn_cntr
-- Loading entity stx_scale_cntr
-- Loading entity dffp
-- Loading entity mf_pll_reg
-- Loading entity mf_stratix_pll
-- Loading package textio
-- Loading entity arm_scale_cntr
-- Loading entity mf_stratixii_pll
-- Loading entity altpll

} {} {}} C:/scuba2_repository/cards/all_cards/array_id/source/tb/tb_array_id.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/array_id/source/tb/tb_array_id.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package array_id_pack
-- Compiling entity tb_array_id
-- Compiling architecture beh of tb_array_id
-- Loading package general_pack
-- Loading package component_pack
-- Loading entity array_id
-- Compiling configuration tb_array_id_conf
-- Loading entity tb_array_id
-- Loading architecture beh of tb_array_id

} {} {}} C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_wbs.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_wbs.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package general_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package ac_dac_ctrl_wbs_pack
-- Compiling entity ac_dac_ctrl_wbs
-- Compiling architecture rtl of ac_dac_ctrl_wbs
-- Loading package altera_mf_components
-- Loading entity tpram_32bit_x_64
-- Loading entity reg

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_reply_translator.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_reply_translator.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_reply_translator
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Loading package issue_reply_pack
-- Loading package reply_translator_pack
-- Compiling architecture bench of tb_reply_translator
-- Loading entity reply_translator

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd {0 {vcom -work work -93 -explicit C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package general_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Loading package cmd_queue_ram40_pack
-- Loading package cmd_queue_pack
-- Loading package issue_reply_pack
-- Loading package async_pack
-- Loading package reply_queue_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Compiling entity tb_cmd_queue
-- Compiling architecture beh of tb_cmd_queue
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(182): Unknown identifier: clk_200mhz_i.
-- Loading package component_pack
-- Loading entity cmd_queue
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(186): Unknown identifier: uop_rdy_i.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(187): Unknown identifier: uop_ack_o.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(188): Unknown identifier: uop_i.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(216): Unknown identifier: m_op_done_o.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(216): Unknown identifier: m_op_error_code_o.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(216): Unknown identifier: m_op_cmd_code_o.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(216): Unknown identifier: m_op_param_id_o.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(216): Unknown identifier: m_op_card_id_o.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(216): Unknown identifier: fibre_word_o.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(216): Unknown identifier: num_fibre_words_o.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(216): Unknown identifier: fibre_word_req_i.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(216): Unknown identifier: fibre_word_rdy_o.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(216): Unknown identifier: m_op_ack_i.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(216): Unknown identifier: cmd_stop_o.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(216): Unknown identifier: last_frame_o.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(216): Unknown identifier: lvds_rx0a.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(216): Unknown identifier: lvds_rx1a.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(216): Unknown identifier: lvds_rx2a.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(216): Unknown identifier: lvds_rx3a.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(216): Unknown identifier: lvds_rx4a.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(216): Unknown identifier: lvds_rx5a.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(216): Unknown identifier: lvds_rx6a.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(216): Unknown identifier: lvds_rx7a.
-- Loading entity reply_queue
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(229): Unknown identifier: clk_i.
-- Loading entity lvds_rx
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(239): Unknown identifier: dv_en_i.
-- Loading package sync_gen_wbs_pack
-- Loading package sync_gen_core_pack
-- Loading entity sync_gen
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(446): VHDL Compiler exiting

} {20.0 21.0 23.0 46.0 47.0 48.0 49.0 50.0 53.0 54.0} {}} C:/scuba2_repository/cards/all_cards/dispatch/source/rtl/dispatch_cmd_receive.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/dispatch/source/rtl/dispatch_cmd_receive.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package general_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package async_pack
-- Loading package slot_id_pack
-- Loading package dispatch_pack
-- Compiling entity dispatch_cmd_receive
-- Compiling architecture rtl of dispatch_cmd_receive
-- Loading entity lvds_rx
-- Loading entity reg
-- Loading entity shift_reg
-- Loading entity counter
-- Loading entity crc

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue_ram_40.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue_ram_40.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_cmd_queue_ram40
-- Compiling architecture beh of tb_cmd_queue_ram40
-- Loading package altera_mf_components
-- Loading entity cmd_queue_ram40

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/lfsr.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/lfsr.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity lfsr
-- Compiling architecture behav of lfsr

} {} {}} C:/scuba2_repository/cards/readout_card/test/source/rc_test_reset.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/readout_card/test/source/rc_test_reset.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity rc_test_reset
-- Compiling architecture behaviour of rc_test_reset

} {} {}} C:/scuba2_repository/cards/clk_card/test/source/cc_test_idle.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/test/source/cc_test_idle.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package array_id_pack
-- Loading package cc_test_pack
-- Compiling entity cc_test_idle
-- Compiling architecture behaviour of cc_test_idle

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/reply_queue_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/reply_queue_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Loading package cmd_queue_ram40_pack
-- Compiling package reply_queue_pack

} {} {}} C:/scuba2_repository/cards/addr_card/addr_card/source/tb/tb_addr_card_self_test.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/addr_card/addr_card/source/tb/tb_addr_card_self_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package bc_dac_ctrl_pack
-- Loading package clk_card_pack
-- Loading package addr_card_pack
-- Loading package general_pack
-- Loading package component_pack
-- Loading package data_types_pack
-- Compiling entity tb_addr_card_self_test
-- Compiling architecture tb of tb_addr_card_self_test
-- Loading package slot_id_pack
-- Loading package dispatch_pack
-- Loading package leds_pack
-- Loading package frame_timing_pack
-- Loading package ac_dac_ctrl_wbs_pack
-- Loading package ac_dac_ctrl_pack
-- Loading package async_pack
-- Loading entity addr_card_self_test

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_queue_tpram.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_queue_tpram.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity cmd_queue_tpram
-- Compiling architecture syn of cmd_queue_tpram
-- Loading package std_logic_arith
-- Loading package textio
-- Loading package altera_device_families
-- Loading package altera_common_conversion
-- Loading entity alt3pram

} {} {}} C:/scuba2_repository/cards/clk_card/pll/source/rtl/pll.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/pll/source/rtl/pll.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity pll
-- Compiling architecture syn of pll
-- Loading package altera_device_families
-- Loading package pllpack
-- Loading entity mf_mn_cntr
-- Loading entity stx_scale_cntr
-- Loading entity dffp
-- Loading entity mf_pll_reg
-- Loading entity mf_stratix_pll
-- Loading package textio
-- Loading entity arm_scale_cntr
-- Loading entity mf_stratixii_pll
-- Loading entity altpll

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/us_timer.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/us_timer.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package general_pack
-- Compiling entity us_timer
-- Compiling architecture behav of us_timer

} {} {}} C:/scuba2_repository/cards/readout_card/test/source/rc_serial_dac_test.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/readout_card/test/source/rc_serial_dac_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package general_pack
-- Loading package component_pack
-- Compiling entity rc_serial_dac_test_wrapper
-- Compiling architecture rtl of rc_serial_dac_test_wrapper
-- Loading entity counter
-- Loading entity write_spi_with_cs

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/counter_xstep.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/counter_xstep.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity counter_xstep
-- Compiling architecture behav of counter_xstep

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/fibre_rx_control.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/fibre_rx_control.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity fibre_rx_control
-- Compiling architecture rtl of fibre_rx_control

} {} {}} C:/scuba2_repository/cards/all_cards/slot_id/source/rtl/slot_id.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/slot_id/source/rtl/slot_id.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package slot_id_pack
-- Compiling entity slot_id
-- Compiling architecture rtl of slot_id

} {} {}} C:/scuba2_repository/cards/all_cards/dispatch/source/rtl/dispatch_wishbone.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/dispatch/source/rtl/dispatch_wishbone.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package general_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package slot_id_pack
-- Loading package dispatch_pack
-- Compiling entity dispatch_wishbone
-- Compiling architecture rtl of dispatch_wishbone
-- Loading entity counter
-- Loading entity us_timer

} {} {}} C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_wbs_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_wbs_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling package ac_dac_ctrl_wbs_pack

} {} {}} C:/scuba2_repository/cards/clk_card/test/source/dip_leds_test.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/test/source/dip_leds_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity dip_leds_test
-- Compiling architecture beh of dip_leds_test

} {} {}} C:/scuba2_repository/cards/all_cards/async/source/rtl/lvds_tx.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/all_cards/async/source/rtl/lvds_tx.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package general_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity lvds_tx
-- Compiling architecture rtl of lvds_tx
-- Loading entity counter
-- Loading package altera_mf_components
-- Loading package lpm_components
-- Loading entity fifo
-- Loading entity shift_reg

} {} {}} C:/scuba2_repository/cards/clk_card/fo_transceiver/tb/tb_simple_reply_fsm.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/clk_card/fo_transceiver/tb/tb_simple_reply_fsm.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Compiling entity tb_simple_reply_fsm
-- Loading package std_logic_1164
-- Loading package simple_reply_fsm_pack
-- Compiling architecture bench of tb_simple_reply_fsm
-- Loading package numeric_std
-- Loading entity simple_reply_fsm

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/reply_translator_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/reply_translator_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Compiling package reply_translator_pack

} {} {}} C:/scuba2_repository/cards/all_cards/slot_id/source/tb/tb_slot_id.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/slot_id/source/tb/tb_slot_id.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package slot_id_pack
-- Compiling entity tb_slot_id
-- Compiling architecture beh of tb_slot_id
** Error: C:/scuba2_repository/cards/all_cards/slot_id/source/tb/tb_slot_id.vhd(84): Unknown identifier: rty_o.
-- Loading entity slot_id
** Error: C:/scuba2_repository/cards/all_cards/slot_id/source/tb/tb_slot_id.vhd(328): VHDL Compiler exiting

} {12.0 13.0 14.0 15.0} {}} C:/scuba2_repository/cards/all_cards/dispatch/source/rtl/dispatch_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/dispatch/source/rtl/dispatch_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package slot_id_pack
-- Compiling package dispatch_pack

} {} {}} C:/scuba2_repository/cards/all_cards/async/source/tb/tb_lvds_tx.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/all_cards/async/source/tb/tb_lvds_tx.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_lvds_tx
-- Compiling architecture beh of tb_lvds_tx
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package general_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading entity lvds_tx

} {} {}} C:/scuba2_repository/cards/clk_card/test/source/cc_lvds.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/test/source/cc_lvds.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity cc_lvds
-- Compiling architecture behav of cc_lvds
WARNING[1]: C:/scuba2_repository/cards/clk_card/test/source/cc_lvds.vhd(52): No default binding for component: "cc_lvds_pll". (No entity named "cc_lvds_pll" was found)

} {7.0 8.0} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_internal_cmd_fsm.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_internal_cmd_fsm.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package general_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity cmd_translator_internal_cmd_fsm
-- Compiling architecture rtl of cmd_translator_internal_cmd_fsm

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/fibre_rx_fifo.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/fibre_rx_fifo.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Loading package issue_reply_pack
-- Loading package fibre_rx_pack
-- Loading package general_pack
-- Loading package component_pack
-- Compiling entity fibre_rx_fifo
-- Compiling architecture rtl of fibre_rx_fifo
-- Loading package altera_mf_components
-- Loading entity sync_fifo_rx

} {} {}} C:/scuba2_repository/cards/bias_card/bc_dac_ctrl/source/rtl/bc_dac_ctrl_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/bias_card/bc_dac_ctrl/source/rtl/bc_dac_ctrl_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling package bc_dac_ctrl_pack

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_queue_ram40_test.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_queue_ram40_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Loading package cmd_queue_ram40_pack
-- Loading package cmd_queue_pack
-- Compiling entity cmd_queue_ram40_test
-- Compiling architecture syn of cmd_queue_ram40_test

} {} {}} C:/scuba2_repository/cards/all_cards/slot_id/source/tb/tb_slot_id_test_wrapper.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/slot_id/source/tb/tb_slot_id_test_wrapper.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package general_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity tb_slot_id_test_wrapper
-- Compiling architecture beh of tb_slot_id_test_wrapper
-- Loading package slot_id_pack
-- Loading entity slot_id_test_wrapper
WARNING[1]: C:/scuba2_repository/cards/all_cards/slot_id/source/tb/tb_slot_id_test_wrapper.vhd(113): No default binding for component: "slot_id_test_wrapper". (Port "tx_busy_i" is not on the entity)

} {15.0 16.0} {}} C:/scuba2_repository/cards/all_cards/card_id/source/tb/tb_card_id_test_wrapper.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/card_id/source/tb/tb_card_id_test_wrapper.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package general_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity tb_card_id_test_wrapper
-- Compiling architecture beh of tb_card_id_test_wrapper
-- Loading package card_id_pack
-- Loading entity card_id_test_wrapper

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/reply_queue_retire.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/reply_queue_retire.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package sync_gen_pack
-- Loading package cmd_queue_ram40_pack
-- Loading package cmd_queue_pack
-- Compiling entity reply_queue_retire
-- Compiling architecture behav of reply_queue_retire
-- Loading entity reg

} {} {}} C:/scuba2_repository/cards/clk_card/sram_ctrl/source/tb/tb_sram_ctrl.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/clk_card/sram_ctrl/source/tb/tb_sram_ctrl.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package general_pack
-- Compiling entity tb_sram_ctrl
-- Compiling architecture beh of tb_sram_ctrl
-- Loading package component_pack
-- Loading entity sram_ctrl
WARNING[1]: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/tb/tb_sram_ctrl.vhd(167): No default binding for component: "sram". (No entity named "sram" was found)

} {14.0 15.0} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/reply_translator.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/reply_translator.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Loading package issue_reply_pack
-- Compiling entity reply_translator
-- Loading package numeric_std
-- Loading package general_pack
-- Loading package component_pack
-- Compiling architecture rtl of reply_translator
-- Loading package altera_mf_components
-- Loading entity reply_translator_frame_head_ram
-- Loading entity counter

} {} {}} C:/scuba2_repository/cards/clk_card/test/source/lvds_test.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/test/source/lvds_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity lvds_test
-- Compiling architecture beh of lvds_test

} {} {}} C:/scuba2_repository/cards/all_cards/dispatch/source/rtl/dispatch_crc_test.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/dispatch/source/rtl/dispatch_crc_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package general_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity dispatch_crc_test
-- Compiling architecture rtl of dispatch_crc_test
-- Loading entity reg
-- Loading entity shift_reg
-- Loading entity counter
-- Loading entity crc

} {} {}} C:/scuba2_repository/cards/all_cards/async/source/tb/tb_rs232_tx.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/all_cards/async/source/tb/tb_rs232_tx.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_rs232_tx
-- Compiling architecture beh of tb_rs232_tx
-- Loading package general_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading entity rs232_tx
WARNING[1]: C:/scuba2_repository/cards/all_cards/async/source/tb/tb_rs232_tx.vhd(80): No default binding for component: "rs232_tx". (Port "comm_clk_i" is not on the entity)

} {14.0 15.0} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd {0 {vcom -work work -93 -explicit C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Loading package issue_reply_pack
-- Loading package general_pack
-- Compiling entity tb_cmd_translator
-- Compiling architecture beh of tb_cmd_translator
-- Loading package component_pack
-- Loading package cmd_translator_pack
-- Loading entity cmd_translator
WARNING[1]: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(215): No default binding for component: "cmd_translator". (Port "reply_cmd_ack_o" is not on the entity)
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(332): Unknown identifier: fst_st_fb_addr
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(466): Unknown identifier: data_size_bus_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(466): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(466): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(466): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(466): Type mismatch between slice and defined range of array.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(467): Unknown identifier: par_id_bus_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(467): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(467): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(467): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(467): Type mismatch between slice and defined range of array.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(564): Unknown identifier: par_id_bus_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(564): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(564): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(564): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(564): Type mismatch between slice and defined range of array.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(569): String length is 8. Expected length is 16.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(676): Unknown identifier: par_id_bus_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(676): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(676): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(676): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(676): Type mismatch between slice and defined range of array.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(681): String length is 8. Expected length is 16.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(779): Unknown identifier: par_id_bus_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(779): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(779): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(779): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(779): Type mismatch between slice and defined range of array.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(784): String length is 8. Expected length is 16.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(825): Unknown identifier: data_size_bus_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(825): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(825): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(825): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(825): Type mismatch between slice and defined range of array.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(826): Unknown identifier: par_id_bus_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(826): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(826): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(826): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(826): Type mismatch between slice and defined range of array.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(827): Unknown identifier: fst_st_fb_addr
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(1054): VHDL Compiler exiting

} {17.0 59.0} {}} C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_fail.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_fail.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity sram_fail
-- Compiling architecture behav of sram_fail
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_fail.vhd(104): Synthesis Warning: Signal write is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_fail.vhd(118): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_fail.vhd(119): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_fail.vhd(120): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_fail.vhd(121): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_fail.vhd(122): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_fail.vhd(123): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_fail.vhd(124): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_fail.vhd(125): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list

} {9.0 10.0 11.0 12.0 13.0 14.0 15.0 16.0 17.0 18.0 19.0 20.0 21.0 22.0 23.0 24.0 25.0 26.0} {}} C:/scuba2_repository/cards/bias_card/test/source/bc_test_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/bias_card/test/source/bc_test_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling package bc_test_pack

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/sync_fifo_rx.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/sync_fifo_rx.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity sync_fifo_rx
-- Compiling architecture syn of sync_fifo_rx
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package altera_device_families
-- Loading entity dcfifo_fefifo
-- Loading entity dcfifo_dffpipe
-- Loading entity dcfifo_async
-- Loading entity dcfifo_sync
-- Loading entity dcfifo_low_latency
-- Loading entity dcfifo

} {} {}} C:/scuba2_repository/cards/all_cards/test/source/core_stress_test.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/test/source/core_stress_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity core_stress_test
-- Compiling architecture behav of core_stress_test
WARNING[1]: C:/scuba2_repository/cards/all_cards/test/source/core_stress_test.vhd(127): No default binding for component: "core_stress_test_pll". (No entity named "core_stress_test_pll" was found)
-- Loading entity lfsr
WARNING[1]: C:/scuba2_repository/cards/all_cards/test/source/core_stress_test.vhd(139): No default binding for component: "lfsr". (Port "clk" is not on the entity)

} {7.0 8.0 9.0 10.0} {}} C:/scuba2_repository/cards/addr_card/test/source/ac_dac_ctrl_test.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/addr_card/test/source/ac_dac_ctrl_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package general_pack
-- Loading package data_types_pack
-- Loading package component_pack
-- Compiling entity ac_dac_ctrl_test
-- Compiling architecture rtl of ac_dac_ctrl_test
-- Loading entity counter

} {} {}} C:/scuba2_repository/cards/all_cards/async/source/rtl/ascii_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/async/source/rtl/ascii_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling package ascii_pack
-- Compiling package body ascii_pack
-- Loading package ascii_pack

} {} {}}
