
---------- Begin Simulation Statistics ----------
final_tick                                14806656500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 252637                       # Simulator instruction rate (inst/s)
host_mem_usage                                4423536                       # Number of bytes of host memory used
host_op_rate                                   428381                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    47.39                       # Real time elapsed on the host
host_tick_rate                              312425919                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11973098                       # Number of instructions simulated
sim_ops                                      20302043                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014807                       # Number of seconds simulated
sim_ticks                                 14806656500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               87                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             34                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              34                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     87                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           21                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              2.961331                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2871697                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    4157406                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2424                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    2003145                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1711                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                        6679950                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.337686                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2443020                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          194                       # TLB misses on write requests
system.cpu0.numCycles                        29613313                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16927931                       # Class of committed instruction
system.cpu0.tickCycles                       22933363                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   43                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     68                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    1973098                       # Number of instructions committed
system.cpu1.committedOps                      3374112                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             15.008490                       # CPI: cycles per instruction
system.cpu1.discardedOps                       956640                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     356696                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2008                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1312361                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         4704                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       24301613                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.066629                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                     655677                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          187                       # TLB misses on write requests
system.cpu1.numCycles                        29613221                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               2098      0.06%      0.06% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                1854410     54.96%     55.02% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   641      0.02%     55.04% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1317      0.04%     55.08% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  189      0.01%     55.09% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     55.09% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                   96      0.00%     55.09% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     55.09% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     55.09% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     55.09% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     55.09% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     55.09% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   916      0.03%     55.12% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     55.12% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   943      0.03%     55.14% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     55.14% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1230      0.04%     55.18% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  843      0.02%     55.21% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     55.21% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     55.21% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 388      0.01%     55.22% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     55.22% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     55.22% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     55.22% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     55.22% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     55.22% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     55.22% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     55.22% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     55.22% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     55.22% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     55.22% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     55.22% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     55.22% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     55.22% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     55.22% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     55.22% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     55.22% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     55.22% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     55.22% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     55.22% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     55.22% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     55.22% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     55.22% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     55.22% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     55.22% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     55.22% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     55.22% # Class of committed instruction
system.cpu1.op_class_0::MemRead                199681      5.92%     61.13% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               133412      3.95%     65.09% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead             1610      0.05%     65.14% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         1176338     34.86%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 3374112                       # Class of committed instruction
system.cpu1.tickCycles                        5311608                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   30                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       181979                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        365012                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       415019                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         7708                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       830103                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           7708                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              22479                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       160195                       # Transaction distribution
system.membus.trans_dist::CleanEvict            21784                       # Transaction distribution
system.membus.trans_dist::ReadExReq            160554                       # Transaction distribution
system.membus.trans_dist::ReadExResp           160553                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         22479                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       548044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       548044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 548044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     21966528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     21966528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21966528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            183033                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  183033    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              183033                       # Request fanout histogram
system.membus.reqLayer4.occupancy          1084654500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               7.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          967255500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14806656500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2429288                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2429288                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2429288                       # number of overall hits
system.cpu0.icache.overall_hits::total        2429288                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13685                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13685                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13685                       # number of overall misses
system.cpu0.icache.overall_misses::total        13685                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    579151500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    579151500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    579151500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    579151500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2442973                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2442973                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2442973                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2442973                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005602                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005602                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005602                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005602                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 42320.168067                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 42320.168067                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 42320.168067                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 42320.168067                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        13669                       # number of writebacks
system.cpu0.icache.writebacks::total            13669                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        13685                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        13685                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        13685                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        13685                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    565466500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    565466500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    565466500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    565466500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005602                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005602                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005602                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005602                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 41320.168067                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 41320.168067                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 41320.168067                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 41320.168067                       # average overall mshr miss latency
system.cpu0.icache.replacements                 13669                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2429288                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2429288                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13685                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13685                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    579151500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    579151500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2442973                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2442973                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005602                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005602                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 42320.168067                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 42320.168067                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        13685                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        13685                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    565466500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    565466500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005602                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005602                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 41320.168067                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 41320.168067                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14806656500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999084                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2442973                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            13685                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           178.514651                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999084                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999943                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999943                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         19557469                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        19557469                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14806656500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14806656500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14806656500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14806656500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14806656500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14806656500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      5861451                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5861451                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      5864439                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5864439                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       226462                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        226462                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       230865                       # number of overall misses
system.cpu0.dcache.overall_misses::total       230865                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   4938616498                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4938616498                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   4938616498                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4938616498                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6087913                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6087913                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6095304                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6095304                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.037199                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.037199                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.037876                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.037876                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 21807.705037                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 21807.705037                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 21391.793897                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 21391.793897                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          289                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    24.083333                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        59353                       # number of writebacks
system.cpu0.dcache.writebacks::total            59353                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         8825                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8825                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         8825                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8825                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       217637                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       217637                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       221380                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       221380                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   4255834500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4255834500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   4583809000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4583809000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.035749                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.035749                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.036320                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.036320                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19554.737935                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19554.737935                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20705.614780                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20705.614780                       # average overall mshr miss latency
system.cpu0.dcache.replacements                221364                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      3983219                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3983219                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       163005                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       163005                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   2820150000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2820150000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      4146224                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      4146224                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.039314                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039314                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 17301.003037                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 17301.003037                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          370                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          370                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       162635                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       162635                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   2639174000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2639174000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.039225                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.039225                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16227.589387                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16227.589387                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1878232                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1878232                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        63457                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        63457                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   2118466498                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2118466498                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032681                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032681                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 33384.283814                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 33384.283814                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8455                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8455                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        55002                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        55002                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1616660500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1616660500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028327                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028327                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 29392.758445                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29392.758445                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data         2988                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         2988                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         4403                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         4403                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.595725                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.595725                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data    327974500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    327974500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 87623.430403                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 87623.430403                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14806656500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999005                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6085819                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           221380                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            27.490374                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999005                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999938                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999938                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48983812                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48983812                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14806656500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  14806656500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14806656500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       646748                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          646748                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       646748                       # number of overall hits
system.cpu1.icache.overall_hits::total         646748                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         8886                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8886                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         8886                       # number of overall misses
system.cpu1.icache.overall_misses::total         8886                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    226234000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    226234000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    226234000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    226234000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       655634                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       655634                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       655634                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       655634                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.013553                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.013553                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.013553                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.013553                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 25459.599370                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25459.599370                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 25459.599370                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25459.599370                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         8870                       # number of writebacks
system.cpu1.icache.writebacks::total             8870                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         8886                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8886                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         8886                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8886                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    217348000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    217348000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    217348000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    217348000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.013553                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.013553                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.013553                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.013553                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 24459.599370                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24459.599370                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 24459.599370                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24459.599370                       # average overall mshr miss latency
system.cpu1.icache.replacements                  8870                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       646748                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         646748                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         8886                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8886                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    226234000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    226234000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       655634                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       655634                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.013553                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.013553                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 25459.599370                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25459.599370                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         8886                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8886                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    217348000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    217348000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.013553                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.013553                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 24459.599370                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24459.599370                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14806656500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999053                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             655634                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8886                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            73.782804                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999053                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999941                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999941                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          5253958                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         5253958                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14806656500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14806656500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14806656500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14806656500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14806656500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14806656500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1337783                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1337783                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1337783                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1337783                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       323820                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        323820                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       323820                       # number of overall misses
system.cpu1.dcache.overall_misses::total       323820                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  25049729000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  25049729000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  25049729000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  25049729000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1661603                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1661603                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1661603                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1661603                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.194884                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.194884                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.194884                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.194884                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 77356.954481                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 77356.954481                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 77356.954481                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 77356.954481                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       157517                       # number of writebacks
system.cpu1.dcache.writebacks::total           157517                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       152687                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       152687                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       152687                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       152687                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       171133                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       171133                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       171133                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       171133                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  12651572000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  12651572000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  12651572000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  12651572000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.102993                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.102993                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.102993                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.102993                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 73928.301380                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 73928.301380                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 73928.301380                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 73928.301380                       # average overall mshr miss latency
system.cpu1.dcache.replacements                171116                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       337756                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         337756                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        16405                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16405                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    414663000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    414663000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       354161                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       354161                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.046321                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.046321                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 25276.622981                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25276.622981                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          305                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          305                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        16100                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        16100                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    384700500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    384700500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.045460                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.045460                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 23894.440994                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23894.440994                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1000027                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1000027                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       307415                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       307415                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  24635066000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  24635066000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1307442                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1307442                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.235127                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.235127                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 80136.187239                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 80136.187239                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       152382                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       152382                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       155033                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       155033                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  12266871500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  12266871500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.118577                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.118577                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 79124.260641                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 79124.260641                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14806656500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999113                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1508915                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           171132                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.817258                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           188500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999113                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999945                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         13463956                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        13463956                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14806656500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  14806656500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14806656500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                8245                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              197853                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7366                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               18587                       # number of demand (read+write) hits
system.l2.demand_hits::total                   232051                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               8245                       # number of overall hits
system.l2.overall_hits::.cpu0.data             197853                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7366                       # number of overall hits
system.l2.overall_hits::.cpu1.data              18587                       # number of overall hits
system.l2.overall_hits::total                  232051                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              5440                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             23527                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1520                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            152546                       # number of demand (read+write) misses
system.l2.demand_misses::total                 183033                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             5440                       # number of overall misses
system.l2.overall_misses::.cpu0.data            23527                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1520                       # number of overall misses
system.l2.overall_misses::.cpu1.data           152546                       # number of overall misses
system.l2.overall_misses::total                183033                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    452216500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   2024746500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    122550000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  12129826500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14729339500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    452216500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   2024746500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    122550000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  12129826500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14729339500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           13685                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          221380                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            8886                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          171133                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               415084                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          13685                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         221380                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           8886                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         171133                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              415084                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.397516                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.106274                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.171056                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.891389                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.440954                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.397516                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.106274                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.171056                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.891389                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.440954                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83128.033088                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 86060.547456                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst        80625                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 79515.860790                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80473.682341                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83128.033088                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 86060.547456                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst        80625                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 79515.860790                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80473.682341                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              160195                       # number of writebacks
system.l2.writebacks::total                    160195                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         5440                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        23527                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1520                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       152546                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            183033                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         5440                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        23527                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1520                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       152546                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           183033                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    397816500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   1789476500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    107350000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  10604376500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12899019500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    397816500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   1789476500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    107350000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  10604376500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12899019500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.397516                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.106274                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.171056                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.891389                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.440954                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.397516                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.106274                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.171056                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.891389                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.440954                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73128.033088                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 76060.547456                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst        70625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 69515.926344                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70473.736976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73128.033088                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 76060.547456                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst        70625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 69515.926344                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70473.736976                       # average overall mshr miss latency
system.l2.replacements                         187171                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       216870                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           216870                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       216870                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       216870                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        22539                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            22539                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        22539                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        22539                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2516                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2516                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            44340                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5141                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 49481                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          10662                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         149892                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              160554                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    921963500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  11911356500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12833320000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55002                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       155033                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            210035                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.193847                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.966839                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.764415                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 86471.909585                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 79466.259040                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79931.487225                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        10662                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       149892                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         160554                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    815343500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  10412446500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11227790000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.193847                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.966839                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.764415                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 76471.909585                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 69466.325755                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69931.549510                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          8245                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7366                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              15611                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         5440                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1520                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6960                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    452216500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    122550000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    574766500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        13685                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         8886                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          22571                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.397516                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.171056                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.308360                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83128.033088                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst        80625                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82581.393678                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         5440                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6960                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    397816500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    107350000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    505166500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.397516                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.171056                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.308360                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73128.033088                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst        70625                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72581.393678                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       153513                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        13446                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            166959                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        12865                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2654                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           15519                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   1102783000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    218470000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1321253000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       166378                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        16100                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        182478                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.077324                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.164845                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.085046                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 85719.626895                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 82317.256971                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85137.766609                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        12865                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2654                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        15519                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    974133000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    191930000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1166063000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.077324                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.164845                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.085046                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 75719.626895                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 72317.256971                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75137.766609                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14806656500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1021.891683                       # Cycle average of tags in use
system.l2.tags.total_refs                      827585                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    188195                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.397487                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.859911                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       15.609683                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      118.205127                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       11.332428                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      844.884533                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.031113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.015244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.115435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.011067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.825083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997941                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          877                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6829011                       # Number of tag accesses
system.l2.tags.data_accesses                  6829011                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14806656500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        348160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       1505728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         97280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       9762944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11714112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       348160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        97280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        445440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     10252480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10252480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           5440                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          23527                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         152546                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              183033                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       160195                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             160195                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         23513749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        101692641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          6570018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        659361821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             791138229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     23513749                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      6570018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         30083767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      692423708                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            692423708                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      692423708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        23513749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       101692641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         6570018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       659361821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1483561937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    160168.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      5440.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     23295.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    152534.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000296398500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9964                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9964                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              514683                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             150411                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      183033                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     160195                       # Number of write requests accepted
system.mem_ctrls.readBursts                    183033                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   160195                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    244                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    27                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9824                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.83                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1922599250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  913945000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5349893000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10518.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29268.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   160235                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  145536                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                183033                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               160195                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  166284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   14598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  10048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  10078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  10055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        37154                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    590.676213                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   377.196032                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   415.434067                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7113     19.14%     19.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5401     14.54%     33.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2578      6.94%     40.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1784      4.80%     45.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1732      4.66%     50.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1096      2.95%     53.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          975      2.62%     55.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          977      2.63%     58.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15498     41.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        37154                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9964                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.343537                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.343468                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.522547                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           9722     97.57%     97.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           144      1.45%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            48      0.48%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           22      0.22%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           12      0.12%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            6      0.06%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            3      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9964                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9964                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.071959                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.066773                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.430379                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9662     96.97%     96.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               41      0.41%     97.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              124      1.24%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              123      1.23%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.12%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9964                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11698496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15616                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                10249024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11714112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10252480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       790.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       692.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    791.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    692.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14806606500                       # Total gap between requests
system.mem_ctrls.avgGap                      43139.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       348160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      1490880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        97280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      9762176                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     10249024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 23513748.698093995452                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 100689848.515091851354                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 6570018.018585087731                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 659309952.925564289093                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 692190299.680417418480                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         5440                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        23527                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1520                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       152546                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       160195                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    174369250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    821105500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     45003750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   4309414500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 367297884250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32053.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     34900.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29607.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     28249.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2292817.41                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            142335900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             75641940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           666419040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          427611960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1168430640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6198870270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        465655200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         9144964950                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        617.625252                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1138577500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    494260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  13173819000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            122979360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             65357490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           638694420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          408324060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1168430640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       6089431980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        557813760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         9051031710                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        611.281265                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1372456500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    494260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  12939940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14806656500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            205049                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       377065                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        22539                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          202586                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           210035                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          210034                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         22571                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       182478                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        41039                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       664124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        26642                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       513381                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1245186                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1750656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     17966912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1136384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     21033536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               41887488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          187171                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10252480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           602255                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012800                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.112412                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 594546     98.72%     98.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7709      1.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             602255                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          654460500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         257224445                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          13338481                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         332120898                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          20549955                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14806656500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
