<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="/home/spenser/School/ECE585 - AdvCompArch/Project3/ise/t_top_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="constants" />
            <top_module name="numeric_std" />
            <top_module name="std_logic_1164" />
            <top_module name="std_logic_arith" />
            <top_module name="std_logic_textio" />
            <top_module name="std_logic_unsigned" />
            <top_module name="t_top" />
            <top_module name="textio" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="32" />
   <wvobject fp_name="/t_top/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/t_top/bus_clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">bus_clk</obj_property>
      <obj_property name="ObjectShortName">bus_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/t_top/reset" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="divider92" type="divider">
      <obj_property name="label">CPU Intsruction and PC</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="BkColor">128 128 255</obj_property>
      <obj_property name="TextColor">230 230 230</obj_property>
   </wvobject>
   <wvobject fp_name="/t_top/cpu_inst/pc" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/t_top/cpu_inst/ir" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ir[31:0]</obj_property>
      <obj_property name="ObjectShortName">ir[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="divider19" type="divider">
      <obj_property name="label">CPU to MemHierarchy</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="BkColor">128 128 255</obj_property>
      <obj_property name="TextColor">230 230 230</obj_property>
   </wvobject>
   <wvobject fp_name="/t_top/data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">data[31:0]</obj_property>
      <obj_property name="ObjectShortName">data[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/t_top/addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">addr[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/t_top/wr" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">wr</obj_property>
      <obj_property name="ObjectShortName">wr</obj_property>
   </wvobject>
   <wvobject fp_name="/t_top/done" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">done</obj_property>
      <obj_property name="ObjectShortName">done</obj_property>
   </wvobject>
   <wvobject fp_name="/t_top/cpu_inst/instr" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">instr</obj_property>
      <obj_property name="ObjectShortName">instr</obj_property>
   </wvobject>
   <wvobject fp_name="/t_top/cpu_inst/busy" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">busy</obj_property>
      <obj_property name="ObjectShortName">busy</obj_property>
   </wvobject>
   <wvobject fp_name="divider20" type="divider">
      <obj_property name="label">Memory Accesses</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="BkColor">128 128 255</obj_property>
      <obj_property name="TextColor">230 230 230</obj_property>
   </wvobject>
   <wvobject fp_name="/t_top/uut/gen_cache/MEM_CTL/data_in" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">data_in[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_in[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/t_top/uut/gen_cache/MEM_CTL/addr_in" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">addr_in[31:0]</obj_property>
      <obj_property name="ObjectShortName">addr_in[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/t_top/uut/gen_cache/MEM_CTL/wr_in" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">wr_in</obj_property>
      <obj_property name="ObjectShortName">wr_in</obj_property>
   </wvobject>
   <wvobject fp_name="/t_top/uut/gen_cache/MEM_CTL/done_out" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">done_out</obj_property>
      <obj_property name="ObjectShortName">done_out</obj_property>
   </wvobject>
   <wvobject fp_name="divider85" type="divider">
      <obj_property name="label">Cache Controller</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="BkColor">128 128 255</obj_property>
      <obj_property name="TextColor">230 230 230</obj_property>
   </wvobject>
   <wvobject fp_name="/t_top/uut/gen_cache/C_CTL/data_in" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">data_in[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_in[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/t_top/uut/gen_cache/C_CTL/addr_in" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">addr_in[31:0]</obj_property>
      <obj_property name="ObjectShortName">addr_in[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/t_top/uut/gen_cache/C_CTL/data_out" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">data_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_out[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/t_top/uut/gen_cache/C_CTL/addr_out" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">addr_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">addr_out[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/t_top/uut/gen_cache/C_CTL/state" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">state</obj_property>
      <obj_property name="ObjectShortName">state</obj_property>
   </wvobject>
   <wvobject fp_name="/t_top/uut/gen_cache/C_CTL/ihit" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ihit</obj_property>
      <obj_property name="ObjectShortName">ihit</obj_property>
   </wvobject>
   <wvobject fp_name="/t_top/uut/gen_cache/C_CTL/dhit" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">dhit</obj_property>
      <obj_property name="ObjectShortName">dhit</obj_property>
   </wvobject>
   <wvobject fp_name="/t_top/uut/gen_cache/C_CTL/filler_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">filler_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">filler_addr[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/t_top/uut/gen_cache/C_CTL/iwr" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">iwr</obj_property>
      <obj_property name="ObjectShortName">iwr</obj_property>
   </wvobject>
   <wvobject fp_name="/t_top/uut/gen_cache/C_CTL/dwr" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">dwr</obj_property>
      <obj_property name="ObjectShortName">dwr</obj_property>
   </wvobject>
   <wvobject fp_name="/t_top/uut/gen_cache/C_CTL/smpause" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">smpause</obj_property>
      <obj_property name="ObjectShortName">smpause</obj_property>
   </wvobject>
   <wvobject fp_name="/t_top/uut/gen_cache/C_CTL/cntr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">cntr[2:0]</obj_property>
      <obj_property name="ObjectShortName">cntr[2:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/t_top/uut/gen_cache/C_CTL/start_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">start_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">start_addr[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
</wave_config>
