$comment
	File created using the following command:
		vcd file SineWaveGenerator.msim.vcd -direction
$end
$date
	Mon Dec 26 20:15:56 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module comparador_vlg_vec_tst $end
$var reg 8 ! input_minus [7:0] $end
$var reg 8 " input_plus [7:0] $end
$var wire 1 # output_signal $end
$var wire 1 $ sampler $end
$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var tri1 1 ( devclrn $end
$var tri1 1 ) devpor $end
$var tri1 1 * devoe $end
$var wire 1 + output_signal~output_o $end
$var wire 1 , input_minus[7]~input_o $end
$var wire 1 - input_plus[7]~input_o $end
$var wire 1 . input_plus[6]~input_o $end
$var wire 1 / input_minus[6]~input_o $end
$var wire 1 0 input_minus[5]~input_o $end
$var wire 1 1 input_plus[5]~input_o $end
$var wire 1 2 input_plus[4]~input_o $end
$var wire 1 3 input_minus[4]~input_o $end
$var wire 1 4 input_plus[3]~input_o $end
$var wire 1 5 input_minus[3]~input_o $end
$var wire 1 6 input_minus[2]~input_o $end
$var wire 1 7 input_plus[2]~input_o $end
$var wire 1 8 input_plus[1]~input_o $end
$var wire 1 9 input_minus[1]~input_o $end
$var wire 1 : input_minus[0]~input_o $end
$var wire 1 ; input_plus[0]~input_o $end
$var wire 1 < LessThan0~1_cout $end
$var wire 1 = LessThan0~3_cout $end
$var wire 1 > LessThan0~5_cout $end
$var wire 1 ? LessThan0~7_cout $end
$var wire 1 @ LessThan0~9_cout $end
$var wire 1 A LessThan0~11_cout $end
$var wire 1 B LessThan0~13_cout $end
$var wire 1 C LessThan0~14_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 !
b1 "
0#
x$
0%
1&
x'
1(
1)
1*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
19
0:
1;
1<
1=
0>
1?
0@
1A
0B
0C
$end
#1000000
